TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   1
C:\STMP3XXX_SDK_FIRMWARE_320_finalfix\Projects\SDK\lcdexample\player\make\ccfcf02b.src
M:ADDR CODE           CYCLES LINE SOURCELINE
                                1 ; TASKING DSP2410 C compiler v1.5r1 Build 208 SN 00100122
                                2 ; options: -OG -si -DPLAYER -DALL -DD3500 -DMMC -DLIION -DPL3_FB
                                3 ;          -DSTMP_BUILD_PLAYER -DPLAYER_BUILD -DPLAYER -DSTFM1000_LCD
                                4 ;          -DFULL_PLAYER_KERNEL -DDCDC_POWER_TRANSFER -DBACKLIGHT
                                5 ;          -DWMAAPI_NO_DRM -DREVB_ENGR_BD -DSED15XX_LCD -DSYNC_LYRICS
                                6 ;          -DTUNER_STFM1000 -DFM_EUROPE_REGION -DSD_USE_100KHZ_TUNING_GRID
                                7 ;          -DNEWSHINGYIH -DREAL_I2S_DATA -DFUNCLET
                                8 ;          -DMEDIA_DDI_COUNT_HIDDEN_SYSTEM_BLOCKS -DFMTUNER -DMP3_ENCODE
                                9 ;          -DCHKDSK -DFAT16 -DDEBUG -DDEVICE_3500 -DSDK2400 -DENGR_BD
                               10 ;          -DUSE_PLAYLIST3 -DBATTERY_TYPE_LI_ION -DBATTERY_CHARGE -w68 -w66
                               11 ;          -I..\output_3500\include
                               12 ;          -I..\..\..\..\..\Projects\sdk\lcdexample\Player
                               13 ;          -I..\..\..\..\..\Projects\sdk\lcdexample\Player\Menus -I..\..
                               14 ;          -I..\..\..\..\..\inc -I..\..\..\..\..\System\Common
                               15 ;          -I..\..\..\..\..\System\Common\symbols
                               16 ;          -I..\..\..\..\..\Projects\sdk\lcdexample\Player\Display
                               17 ;          -I..\..\..\..\..\Algorithms\DRM\janus\src\h
                               18 ;          -I..\..\..\..\..\FileSystem\Fat32\h
                               19 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_stdtype
                               20 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_debug
                               21 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_file_system
                               22 ;          -I..\..\..\..\..\DeviceDriver\Media\cmp\cmp_media_nand -I -I
                               23 ;          -I..\..\..\..\..\system\common\resourcemanager -I..\..\..\..\..\inc
                               24 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               25 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\DataDrive\include
                               26 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               27 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               28 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\DataDrive
                               29 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               30 ;          -I..\..\..\..\..\FileSystem\Fat32\h
                               31 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_stdtype
                               32 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_debug
                               33 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_file_system
                               34 ;          -I..\..\..\..\..\DeviceDriver\Media\cmp\cmp_media_nand
                               35 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               36 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Common\include
                               37 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               38 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               39 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Common
                               40 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               41 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\SystemDrive\include
                               42 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               43 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               44 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\SystemDrive
                               45 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               46 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Media\include
                               47 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               48 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               49 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Media
                               50 ;          -I..\..\..\..\..\devicedriver\media\include
                               51 ;          -I..\..\..\..\..\devicedriver\media\ddildl
                               52 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               53 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Common\include
                               54 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               55 ;          -I..\..\..\..\..\DeviceDriver\Media\MediaTypeNAND\HAL
                               56 ;          -I..\..\..\..\..\DeviceDriver\Media\MediaTypeNAND\HAL\include
                               57 ;          -I..\..\..\..\..\DeviceDriver\Media\include
                               58 ;          -I..\..\..\..\..\DeviceDriver\Media\PortHIL\GPFlash\include
                               59 ;          -I..\..\..\..\..\DeviceDriver\Media\PortHIL\GPFlash
                               60 ;          -I..\..\..\..\..\devicedriver\media\ddildl
                               61 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               62 ;          -I..\..\..\..\..\libsource\sysserialnumber
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   2

M:ADDR CODE           CYCLES LINE SOURCELINE
                               63 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\DDI\include
                               64 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               65 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\DDI\include
                               66 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\DDI\Media
                               67 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\HAL\include
                               68 ;          -I..\..\..\..\..\FileSystem\Fat32\h
                               69 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_stdtype
                               70 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_debug
                               71 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_file_system
                               72 ;          -I..\..\..\..\..\DeviceDriver\Media\cmp\cmp_media_nand
                               73 ;          -I..\..\..\..\..\DeviceDriver\Media\MediaTypeNAND\HAL\include
                               74 ;          -I..\..\..\..\..\System\MsgModules\Software\Effects\srswow
                               75 ;          -I..\..\..\..\..\System\Common\rtcaccess
                               76 ;          -I..\..\..\..\..\System\Common\playlist3
                               77 ;          -I..\..\..\..\..\System\Common\record
                               78 ;          -I..\..\..\..\..\System\Common\mp3filename
                               79 ;          -I..\..\..\..\..\FileSystem\chkdsk\include
                               80 ;          -I..\..\..\..\..\FileSystem\Fat32\h -DFULL_PLAYER_KERNEL
                               81 ;          -DSYNC_LYRICS -DMP3_ENCODE -DBATTERY_TYPE_LI_ION -Dk_opt_single_fat
                               82 ;          -DPL3_FB -g -O2 -R -Cs -DMS_ADPCM -DIMA_ADPCM -DWINDOWS_PCM
                               83 ;          -I..\..\..\..\..\System\MsgModules\Software\musiclib\ghdr
                               84 ;          -I..\..\..\..\..\devicedriver\display
                               85 ;          -I..\..\..\..\..\System\MsgModules\Hardware\Display -MmyL
                               86 
                               94 
                               95 ; timedatemenu.c:
                               96 ; 1    |////////////////////////////////////////////////////////////////////////////////
                               97 ; 2    |// SigmaTel Inc. Copyright 2003
                               98 ; 3    |// Filename:    TimeDateMenu.c
                               99 ; 4    |// Description: Display time and date
                              100 ; 5    |// Reviews: DanhNguyen (06-2008)
                              101 ; 6    |////////////////////////////////////////////////////////////////////////////////
                              102 ; 7    |
                              103 ; 8    |#include "exec.h"                                       
                              104 
                              106 
                              107 ; 1    |#ifndef EXEC_H
                              108 ; 2    |#define EXEC_H
                              109 ; 3    |
                              110 ; 4    |
                              111 ; 5    |void _reentrant SysPostMessage(int iLength,...);
                              112 ; 6    |int _asmfunc GetMessage(struct MessageQueueDescriptor*,struct CMessage * );
                              113 ; 7    |long _asmfunc SysGetCurrentTime(void);
                              114 ; 8    |
                              115 ; 9    |
                              116 ; 10   |#endif
                              117 
                              119 
                              120 ; 9    |#include "types.h"
                              121 
                              123 
                              124 ; 1    |////////////////////////////////////////////////////////////////////////////////
                              125 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                              126 ; 3    |//
                              127 ; 4    |// Filename: types.h
                              128 ; 5    |// Description: Standard data types
                              129 ; 6    |////////////////////////////////////////////////////////////////////////////////
                              130 ; 7    |
                              131 ; 8    |#ifndef _TYPES_H
                              132 ; 9    |#define _TYPES_H
                              133 ; 10   |
                              134 ; 11   |// TODO:  move this outta here!
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   3

M:ADDR CODE           CYCLES LINE SOURCELINE
                              135 ; 12   |#if !defined(NOERROR)
                              136 ; 13   |#define NOERROR 0
                              137 ; 14   |#define SUCCESS 0
                              138 ; 15   |#endif 
                              139 ; 16   |#if !defined(SUCCESS)
                              140 ; 17   |#define SUCCESS  0
                              141 ; 18   |#endif
                              142 ; 19   |#if !defined(ERROR)
                              143 ; 20   |#define ERROR   -1
                              144 ; 21   |#endif
                              145 ; 22   |#if !defined(FALSE)
                              146 ; 23   |#define FALSE 0
                              147 ; 24   |#endif
                              148 ; 25   |#if !defined(TRUE)
                              149 ; 26   |#define TRUE  1
                              150 ; 27   |#endif
                              151 ; 28   |
                              152 ; 29   |#if !defined(NULL)
                              153 ; 30   |#define NULL 0
                              154 ; 31   |#endif
                              155 ; 32   |
                              156 ; 33   |#define MAX_INT     0x7FFFFF
                              157 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                              158 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                              159 ; 36   |#define MAX_ULONG   (-1) 
                              160 ; 37   |
                              161 ; 38   |#define WORD_SIZE   24              // word size in bits
                              162 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                              163 ; 40   |
                              164 ; 41   |
                              165 ; 42   |#define BYTE    unsigned char       // btVarName
                              166 ; 43   |#define CHAR    signed char         // cVarName
                              167 ; 44   |#define USHORT  unsigned short      // usVarName
                              168 ; 45   |#define SHORT   unsigned short      // sVarName
                              169 ; 46   |#define WORD    unsigned int        // wVarName
                              170 ; 47   |#define INT     signed int          // iVarName
                              171 ; 48   |#define DWORD   unsigned long       // dwVarName
                              172 ; 49   |#define LONG    signed long         // lVarName
                              173 ; 50   |#define BOOL    unsigned int        // bVarName
                              174 ; 51   |#define FRACT   _fract              // frVarName
                              175 ; 52   |#define LFRACT  long _fract         // lfrVarName
                              176 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                              177 ; 54   |#define FLOAT   float               // fVarName
                              178 ; 55   |#define DBL     double              // dVarName
                              179 ; 56   |#define ENUM    enum                // eVarName
                              180 ; 57   |#define CMX     _complex            // cmxVarName
                              181 ; 58   |typedef WORD UCS3;                   // 
                              182 ; 59   |
                              183 ; 60   |#define UINT16  unsigned short
                              184 ; 61   |#define UINT8   unsigned char   
                              185 ; 62   |#define UINT32  unsigned long
                              186 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                              187 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                              188 ; 65   |#define WCHAR   UINT16
                              189 ; 66   |
                              190 ; 67   |//UINT128 is 16 bytes or 6 words
                              191 ; 68   |typedef struct UINT128_3500 {   
                              192 ; 69   |    int val[6];     
                              193 ; 70   |} UINT128_3500;
                              194 ; 71   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   4

M:ADDR CODE           CYCLES LINE SOURCELINE
                              195 ; 72   |#define UINT128   UINT128_3500
                              196 ; 73   |
                              197 ; 74   |// Little endian word packed byte strings:   
                              198 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              199 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              200 ; 77   |// Little endian word packed byte strings:   
                              201 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              202 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              203 ; 80   |
                              204 ; 81   |// Declare Memory Spaces To Use When Coding
                              205 ; 82   |// A. Sector Buffers
                              206 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                              207 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                              208 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                              209 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                              210 
                              212 
                              213 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                              214 ; 88   |// B. Media DDI Memory
                              215 ; 89   |#define MEDIA_DDI_MEM _Y
                              216 ; 90   |
                              217 ; 91   |
                              218 ; 92   |
                              219 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                              220 ; 94   |// Examples of circular pointers:
                              221 ; 95   |//    INT CIRC cpiVarName
                              222 ; 96   |//    DWORD CIRC cpdwVarName
                              223 ; 97   |
                              224 ; 98   |#define RETCODE INT                 // rcVarName
                              225 ; 99   |
                              226 ; 100  |// generic bitfield structure
                              227 ; 101  |struct Bitfield {
                              228 ; 102  |    unsigned int B0  :1;
                              229 ; 103  |    unsigned int B1  :1;
                              230 ; 104  |    unsigned int B2  :1;
                              231 ; 105  |    unsigned int B3  :1;
                              232 ; 106  |    unsigned int B4  :1;
                              233 ; 107  |    unsigned int B5  :1;
                              234 ; 108  |    unsigned int B6  :1;
                              235 ; 109  |    unsigned int B7  :1;
                              236 ; 110  |    unsigned int B8  :1;
                              237 ; 111  |    unsigned int B9  :1;
                              238 ; 112  |    unsigned int B10 :1;
                              239 ; 113  |    unsigned int B11 :1;
                              240 ; 114  |    unsigned int B12 :1;
                              241 ; 115  |    unsigned int B13 :1;
                              242 ; 116  |    unsigned int B14 :1;
                              243 ; 117  |    unsigned int B15 :1;
                              244 ; 118  |    unsigned int B16 :1;
                              245 ; 119  |    unsigned int B17 :1;
                              246 ; 120  |    unsigned int B18 :1;
                              247 ; 121  |    unsigned int B19 :1;
                              248 ; 122  |    unsigned int B20 :1;
                              249 ; 123  |    unsigned int B21 :1;
                              250 ; 124  |    unsigned int B22 :1;
                              251 ; 125  |    unsigned int B23 :1;
                              252 ; 126  |};
                              253 ; 127  |
                              254 ; 128  |union BitInt {
                              255 ; 129  |        struct Bitfield B;
                              256 ; 130  |        int        I;
                              257 ; 131  |};
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   5

M:ADDR CODE           CYCLES LINE SOURCELINE
                              258 ; 132  |
                              259 ; 133  |#define MAX_MSG_LENGTH 10
                              260 ; 134  |struct CMessage
                              261 ; 135  |{
                              262 ; 136  |        unsigned int m_uLength;
                              263 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                              264 ; 138  |};
                              265 ; 139  |
                              266 ; 140  |typedef struct {
                              267 ; 141  |    WORD m_wLength;
                              268 ; 142  |    WORD m_wMessage;
                              269 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                              270 ; 144  |} Message;
                              271 ; 145  |
                              272 ; 146  |struct MessageQueueDescriptor
                              273 ; 147  |{
                              274 ; 148  |        int *m_pBase;
                              275 ; 149  |        int m_iModulo;
                              276 ; 150  |        int m_iSize;
                              277 ; 151  |        int *m_pHead;
                              278 ; 152  |        int *m_pTail;
                              279 ; 153  |};
                              280 ; 154  |
                              281 ; 155  |struct ModuleEntry
                              282 ; 156  |{
                              283 ; 157  |    int m_iSignaledEventMask;
                              284 ; 158  |    int m_iWaitEventMask;
                              285 ; 159  |    int m_iResourceOfCode;
                              286 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                              287 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                              288 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                              289 ; 163  |    int m_uTimeOutHigh;
                              290 ; 164  |    int m_uTimeOutLow;
                              291 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                              292 ; 166  |};
                              293 ; 167  |
                              294 ; 168  |union WaitMask{
                              295 ; 169  |    struct B{
                              296 ; 170  |        unsigned int m_bNone     :1;
                              297 ; 171  |        unsigned int m_bMessage  :1;
                              298 ; 172  |        unsigned int m_bTimer    :1;
                              299 ; 173  |        unsigned int m_bButton   :1;
                              300 ; 174  |    } B;
                              301 ; 175  |    int I;
                              302 ; 176  |} ;
                              303 ; 177  |
                              304 ; 178  |
                              305 ; 179  |struct Button {
                              306 ; 180  |        WORD wButtonEvent;
                              307 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                              308 ; 182  |};
                              309 ; 183  |
                              310 ; 184  |struct Message {
                              311 ; 185  |        WORD wMsgLength;
                              312 ; 186  |        WORD wMsgCommand;
                              313 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                              314 ; 188  |};
                              315 ; 189  |
                              316 ; 190  |union EventTypes {
                              317 ; 191  |        struct CMessage msg;
                              318 ; 192  |        struct Button Button ;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   6

M:ADDR CODE           CYCLES LINE SOURCELINE
                              319 ; 193  |        struct Message Message;
                              320 ; 194  |};
                              321 ; 195  |
                              322 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                              323 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                              324 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                              325 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                              326 ; 200  |
                              327 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                              328 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                              329 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                              330 ; 204  |
                              331 ; 205  |#if DEBUG
                              332 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                              333 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                              334 ; 208  |#else 
                              335 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                              336 ; 210  |#define DebugBuildAssert(x)    
                              337 ; 211  |#endif
                              338 ; 212  |
                              339 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                              340 ; 214  |//  #pragma asm
                              341 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                              342 ; 216  |//  #pragma endasm
                              343 ; 217  |
                              344 ; 218  |
                              345 ; 219  |#ifdef COLOR_262K
                              346 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                              347 ; 221  |#elif defined(COLOR_65K)
                              348 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                              349 ; 223  |#else
                              350 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                              351 ; 225  |#endif
                              352 ; 226  |    
                              353 ; 227  |#endif // #ifndef _TYPES_H
                              354 
                              356 
                              357 ; 10   |#include "menumanager.h"
                              358 
                              360 
                              361 ; 1    |#ifndef _EXEC_H
                              362 ; 2    |#define _EXEC_H
                              363 ; 3    |
                              364 ; 4    |#include "types.h"
                              365 
                              367 
                              368 ; 1    |////////////////////////////////////////////////////////////////////////////////
                              369 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                              370 ; 3    |//
                              371 ; 4    |// Filename: types.h
                              372 ; 5    |// Description: Standard data types
                              373 ; 6    |////////////////////////////////////////////////////////////////////////////////
                              374 ; 7    |
                              375 ; 8    |#ifndef _TYPES_H
                              376 ; 9    |#define _TYPES_H
                              377 ; 10   |
                              378 ; 11   |// TODO:  move this outta here!
                              379 ; 12   |#if !defined(NOERROR)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   7

M:ADDR CODE           CYCLES LINE SOURCELINE
                              380 ; 13   |#define NOERROR 0
                              381 ; 14   |#define SUCCESS 0
                              382 ; 15   |#endif 
                              383 ; 16   |#if !defined(SUCCESS)
                              384 ; 17   |#define SUCCESS  0
                              385 ; 18   |#endif
                              386 ; 19   |#if !defined(ERROR)
                              387 ; 20   |#define ERROR   -1
                              388 ; 21   |#endif
                              389 ; 22   |#if !defined(FALSE)
                              390 ; 23   |#define FALSE 0
                              391 ; 24   |#endif
                              392 ; 25   |#if !defined(TRUE)
                              393 ; 26   |#define TRUE  1
                              394 ; 27   |#endif
                              395 ; 28   |
                              396 ; 29   |#if !defined(NULL)
                              397 ; 30   |#define NULL 0
                              398 ; 31   |#endif
                              399 ; 32   |
                              400 ; 33   |#define MAX_INT     0x7FFFFF
                              401 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                              402 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                              403 ; 36   |#define MAX_ULONG   (-1) 
                              404 ; 37   |
                              405 ; 38   |#define WORD_SIZE   24              // word size in bits
                              406 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                              407 ; 40   |
                              408 ; 41   |
                              409 ; 42   |#define BYTE    unsigned char       // btVarName
                              410 ; 43   |#define CHAR    signed char         // cVarName
                              411 ; 44   |#define USHORT  unsigned short      // usVarName
                              412 ; 45   |#define SHORT   unsigned short      // sVarName
                              413 ; 46   |#define WORD    unsigned int        // wVarName
                              414 ; 47   |#define INT     signed int          // iVarName
                              415 ; 48   |#define DWORD   unsigned long       // dwVarName
                              416 ; 49   |#define LONG    signed long         // lVarName
                              417 ; 50   |#define BOOL    unsigned int        // bVarName
                              418 ; 51   |#define FRACT   _fract              // frVarName
                              419 ; 52   |#define LFRACT  long _fract         // lfrVarName
                              420 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                              421 ; 54   |#define FLOAT   float               // fVarName
                              422 ; 55   |#define DBL     double              // dVarName
                              423 ; 56   |#define ENUM    enum                // eVarName
                              424 ; 57   |#define CMX     _complex            // cmxVarName
                              425 ; 58   |typedef WORD UCS3;                   // 
                              426 ; 59   |
                              427 ; 60   |#define UINT16  unsigned short
                              428 ; 61   |#define UINT8   unsigned char   
                              429 ; 62   |#define UINT32  unsigned long
                              430 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                              431 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                              432 ; 65   |#define WCHAR   UINT16
                              433 ; 66   |
                              434 ; 67   |//UINT128 is 16 bytes or 6 words
                              435 ; 68   |typedef struct UINT128_3500 {   
                              436 ; 69   |    int val[6];     
                              437 ; 70   |} UINT128_3500;
                              438 ; 71   |
                              439 ; 72   |#define UINT128   UINT128_3500
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   8

M:ADDR CODE           CYCLES LINE SOURCELINE
                              440 ; 73   |
                              441 ; 74   |// Little endian word packed byte strings:   
                              442 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              443 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              444 ; 77   |// Little endian word packed byte strings:   
                              445 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              446 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              447 ; 80   |
                              448 ; 81   |// Declare Memory Spaces To Use When Coding
                              449 ; 82   |// A. Sector Buffers
                              450 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                              451 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                              452 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                              453 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                              454 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                              455 ; 88   |// B. Media DDI Memory
                              456 ; 89   |#define MEDIA_DDI_MEM _Y
                              457 ; 90   |
                              458 ; 91   |
                              459 ; 92   |
                              460 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                              461 ; 94   |// Examples of circular pointers:
                              462 ; 95   |//    INT CIRC cpiVarName
                              463 ; 96   |//    DWORD CIRC cpdwVarName
                              464 ; 97   |
                              465 ; 98   |#define RETCODE INT                 // rcVarName
                              466 ; 99   |
                              467 ; 100  |// generic bitfield structure
                              468 ; 101  |struct Bitfield {
                              469 ; 102  |    unsigned int B0  :1;
                              470 ; 103  |    unsigned int B1  :1;
                              471 ; 104  |    unsigned int B2  :1;
                              472 ; 105  |    unsigned int B3  :1;
                              473 ; 106  |    unsigned int B4  :1;
                              474 ; 107  |    unsigned int B5  :1;
                              475 ; 108  |    unsigned int B6  :1;
                              476 ; 109  |    unsigned int B7  :1;
                              477 ; 110  |    unsigned int B8  :1;
                              478 ; 111  |    unsigned int B9  :1;
                              479 ; 112  |    unsigned int B10 :1;
                              480 ; 113  |    unsigned int B11 :1;
                              481 ; 114  |    unsigned int B12 :1;
                              482 ; 115  |    unsigned int B13 :1;
                              483 ; 116  |    unsigned int B14 :1;
                              484 ; 117  |    unsigned int B15 :1;
                              485 ; 118  |    unsigned int B16 :1;
                              486 ; 119  |    unsigned int B17 :1;
                              487 ; 120  |    unsigned int B18 :1;
                              488 ; 121  |    unsigned int B19 :1;
                              489 ; 122  |    unsigned int B20 :1;
                              490 ; 123  |    unsigned int B21 :1;
                              491 ; 124  |    unsigned int B22 :1;
                              492 ; 125  |    unsigned int B23 :1;
                              493 ; 126  |};
                              494 ; 127  |
                              495 ; 128  |union BitInt {
                              496 ; 129  |        struct Bitfield B;
                              497 ; 130  |        int        I;
                              498 ; 131  |};
                              499 ; 132  |
                              500 ; 133  |#define MAX_MSG_LENGTH 10
                              501 ; 134  |struct CMessage
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   9

M:ADDR CODE           CYCLES LINE SOURCELINE
                              502 ; 135  |{
                              503 ; 136  |        unsigned int m_uLength;
                              504 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                              505 ; 138  |};
                              506 ; 139  |
                              507 ; 140  |typedef struct {
                              508 ; 141  |    WORD m_wLength;
                              509 ; 142  |    WORD m_wMessage;
                              510 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                              511 ; 144  |} Message;
                              512 ; 145  |
                              513 ; 146  |struct MessageQueueDescriptor
                              514 ; 147  |{
                              515 ; 148  |        int *m_pBase;
                              516 ; 149  |        int m_iModulo;
                              517 ; 150  |        int m_iSize;
                              518 ; 151  |        int *m_pHead;
                              519 ; 152  |        int *m_pTail;
                              520 ; 153  |};
                              521 ; 154  |
                              522 ; 155  |struct ModuleEntry
                              523 ; 156  |{
                              524 ; 157  |    int m_iSignaledEventMask;
                              525 ; 158  |    int m_iWaitEventMask;
                              526 ; 159  |    int m_iResourceOfCode;
                              527 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                              528 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                              529 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                              530 ; 163  |    int m_uTimeOutHigh;
                              531 ; 164  |    int m_uTimeOutLow;
                              532 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                              533 ; 166  |};
                              534 ; 167  |
                              535 ; 168  |union WaitMask{
                              536 ; 169  |    struct B{
                              537 ; 170  |        unsigned int m_bNone     :1;
                              538 ; 171  |        unsigned int m_bMessage  :1;
                              539 ; 172  |        unsigned int m_bTimer    :1;
                              540 ; 173  |        unsigned int m_bButton   :1;
                              541 ; 174  |    } B;
                              542 ; 175  |    int I;
                              543 ; 176  |} ;
                              544 ; 177  |
                              545 ; 178  |
                              546 ; 179  |struct Button {
                              547 ; 180  |        WORD wButtonEvent;
                              548 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                              549 ; 182  |};
                              550 ; 183  |
                              551 ; 184  |struct Message {
                              552 ; 185  |        WORD wMsgLength;
                              553 ; 186  |        WORD wMsgCommand;
                              554 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                              555 ; 188  |};
                              556 ; 189  |
                              557 ; 190  |union EventTypes {
                              558 ; 191  |        struct CMessage msg;
                              559 ; 192  |        struct Button Button ;
                              560 ; 193  |        struct Message Message;
                              561 ; 194  |};
                              562 ; 195  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  10

M:ADDR CODE           CYCLES LINE SOURCELINE
                              563 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                              564 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                              565 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                              566 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                              567 ; 200  |
                              568 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                              569 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                              570 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                              571 ; 204  |
                              572 ; 205  |#if DEBUG
                              573 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                              574 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                              575 ; 208  |#else 
                              576 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                              577 ; 210  |#define DebugBuildAssert(x)    
                              578 ; 211  |#endif
                              579 ; 212  |
                              580 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                              581 ; 214  |//  #pragma asm
                              582 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                              583 ; 216  |//  #pragma endasm
                              584 ; 217  |
                              585 ; 218  |
                              586 ; 219  |#ifdef COLOR_262K
                              587 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                              588 ; 221  |#elif defined(COLOR_65K)
                              589 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                              590 ; 223  |#else
                              591 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                              592 ; 225  |#endif
                              593 ; 226  |    
                              594 ; 227  |#endif // #ifndef _TYPES_H
                              595 
                              597 
                              598 ; 5    |
                              599 ; 6    |int _asmfunc SysWaitOnEvent(unsigned int uEvent,struct CMessage *,int uLength);
                              600 ; 7    |int _asmfunc SysCallFunction(unsigned int RESOURCE,int _reentrant (int,int,int*),  int, in
                                  t, int *);
                              601 ; 8    |
                              602 ; 9    |#if !defined(NULL)
                              603 ; 10   |#define NULL 0
                              604 ; 11   |#endif 
                              605 ; 12   |
                              606 ; 13   |#if !defined(FALSE)
                              607 ; 14   |#define FALSE 0
                              608 ; 15   |#endif
                              609 ; 16   |#if !defined(TRUE)
                              610 ; 17   |#define TRUE  !FALSE
                              611 ; 18   |#endif
                              612 ; 19   |
                              613 ; 20   |// The same memory location contains either a menu message or button event. 
                              614 ; 21   |// The button info is stored in the first word or the entire message is stored.
                              615 ; 22   |
                              616 ; 23   |// CMessage is kept for backards compatibility.
                              617 ; 24   |// The union and 2 new structures are added to aid in readability.
                              618 ; 25   |
                              619 ; 26   |
                              620 ; 27   |#include "messages.h"
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  11

M:ADDR CODE           CYCLES LINE SOURCELINE
                              621 
                              623 
                              624 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                              625 ; 2    |// Copyright(C) SigmaTel, Inc. 2000
                              626 ; 3    |// Message defs
                              627 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                              628 ; 5    |
                              629 ; 6    |#if (!defined(MSGEQU_INC))
                              630 ; 7    |#define MSGEQU_INC 1
                              631 ; 8    |
                              632 ; 9    |
                              633 ; 10   |#define MAX_MODULE_SIZE   (lc_u_eP_Module_overlay-lc_u_bP_Module_overlay)*3
                              634 ; 11   |
                              635 ; 12   |
                              636 ; 13   |#define MSG_TYPE_DECODER 0x000000
                              637 ; 14   |#define MSG_TYPE_ENCODER 0x010000
                              638 ; 15   |#define MSG_TYPE_PARSER 0x020000
                              639 ; 16   |#define MSG_TYPE_LCD 0x030000
                              640 ; 17   |#define MSG_TYPE_MIXER 0x040000
                              641 ; 18   |#define MSG_TYPE_SYSTEM 0x050000
                              642 ; 19   |#define MSG_TYPE_MENU 0x060000
                              643 ; 20   |#define MSG_TYPE_LED 0x070000
                              644 ; 21   |#define MSG_TYPE_TUNER 0x080000
                              645 ; 22   |#define MSG_TYPE_CHARLCD 0x030000
                              646 ; 23   |#define MSG_TYPE_SOFT_TIMER 0x090000
                              647 ; 24   |// Equalizer and other effects
                              648 ; 25   |#define MSG_TYPE_GEQ 0x0a0000             
                              649 ; 26   |#if (defined(USE_PLAYLIST3))
                              650 ; 27   |#define MSG_TYPE_MUSICLIB_PLAY 0x0b0000
                              651 ; 28   |#define MSG_TYPE_MUSICLIB_BROWSE 0x0c0000
                              652 ; 29   |#define MSG_TYPE_MUSICLIB_PLAYALLNEXT 0x0d0000
                              653 ; 30   |#define MSG_TYPE_MUSICLIB_PLAYALLPREV 0x0e0000
                              654 ; 31   |#define MSG_TYPE_MUSICLIB_SHUFFLE 0x0f0000
                              655 ; 32   |#define MSG_TYPE_MUSICLIB_VOICE 0x100000
                              656 ; 33   |#define MSG_TYPE_MUSICLIB_VOICEPLAY 0x110000
                              657 ; 34   |#define MSG_TYPE_MUSICLIB_MERGE 0x120000
                              658 ; 35   |#endif // IF (@def(USE_PLAYLIST3))
                              659 ; 36   |#if defined(USE_PLAYLIST5)
                              660 ; 37   |#define MSG_TYPE_PL5_PLAYBACK 0x0b0000
                              661 ; 38   |#define MSG_TYPE_PL5_BROWSE 0x0c0000
                              662 ; 39   |#endif // if @def('USE_PLAYLIST5')
                              663 ; 40   |
                              664 ; 41   |// Message Structure Offsets
                              665 ; 42   |#define MSG_Length 0
                              666 ; 43   |#define MSG_ID 1
                              667 ; 44   |#define MSG_Argument1 2
                              668 ; 45   |#define MSG_Argument2 3
                              669 ; 46   |#define MSG_Argument3 4
                              670 ; 47   |#define MSG_Argument4 5
                              671 ; 48   |#define MSG_Argument5 6
                              672 ; 49   |#define MSG_Argument6 7
                              673 ; 50   |
                              674 ; 51   |
                              675 ; 52   |
                              676 ; 53   |// LCD Message IDs
                              677 ; 54   |#define LCD_FIRST_MSG_ID MSG_TYPE_LCD+0
                              678 ; 55   |#define LCD_CLEAR_RANGE MSG_TYPE_LCD+0
                              679 ; 56   |#define LCD_PRINT_RANGE_RSRC MSG_TYPE_LCD+1
                              680 ; 57   |#define LCD_PRINT_RANGE_ADDR MSG_TYPE_LCD+2
                              681 ; 58   |#define LCD_PRINT_RANGE_INV_RSRC MSG_TYPE_LCD+3
                              682 ; 59   |#define LCD_PRINT_RANGE_INV_ADDR MSG_TYPE_LCD+4
                              683 ; 60   |#define LCD_PRINT_RANGE_FILE MSG_TYPE_LCD+5
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  12

M:ADDR CODE           CYCLES LINE SOURCELINE
                              684 ; 61   |#define LCD_PRINT_RANGE_INV_FILE MSG_TYPE_LCD+6
                              685 ; 62   |#define LCD_PRINT_STRING_RSRC MSG_TYPE_LCD+7
                              686 ; 63   |#define LCD_PRINT_STRING_ADDR MSG_TYPE_LCD+8
                              687 ; 64   |#define LCD_PRINT_STRING_INV_RSRC MSG_TYPE_LCD+9
                              688 ; 65   |#define LCD_PRINT_STRING_INV_ADDR MSG_TYPE_LCD+10
                              689 ; 66   |#define LCD_SCROLL_DISPLAY MSG_TYPE_LCD+11
                              690 ; 67   |#define LCD_READ_LCD_ADDR MSG_TYPE_LCD+12
                              691 ; 68   |#define LCD_SET_CONTRAST MSG_TYPE_LCD+13
                              692 ; 69   |#define LCD_INC_CONTRAST MSG_TYPE_LCD+14
                              693 ; 70   |#define LCD_DEC_CONTRAST MSG_TYPE_LCD+15
                              694 ; 71   |#define LCD_BACKLIGHT_ON MSG_TYPE_LCD+16
                              695 ; 72   |#define LCD_BACKLIGHT_OFF MSG_TYPE_LCD+17
                              696 ; 73   |#define LCD_SET_FONT MSG_TYPE_LCD+18
                              697 ; 74   |#define LCD_PRINT_NUMBER MSG_TYPE_LCD+19
                              698 ; 75   |#define LCD_PRINT_TIME MSG_TYPE_LCD+20
                              699 ; 76   |#define LCD_PRINT_TIME_LONG MSG_TYPE_LCD+21
                              700 ; 77   |#define LCD_PRINT_STRING_UNICODE_INV_ADDR MSG_TYPE_LCD+22
                              701 ; 78   |#define LCD_PRINT_STRING_UNICODE_ADDR MSG_TYPE_LCD+23
                              702 ; 79   |#define LCD_PRINT_STRING_UNICODE_INV_RSRC MSG_TYPE_LCD+24
                              703 ; 80   |#define LCD_PRINT_STRING_UNICODE_RSRC MSG_TYPE_LCD+25
                              704 ; 81   |#define LCD_BEGIN_FRAME MSG_TYPE_LCD+26
                              705 ; 82   |#define LCD_END_FRAME MSG_TYPE_LCD+27
                              706 ; 83   |#define LCD_PRINT_NUMBER_INV MSG_TYPE_LCD+28
                              707 ; 84   |#define LCD_PRINT_TIME_INV MSG_TYPE_LCD+29
                              708 ; 85   |#define LCD_PRINT_TIME_LONG_INV MSG_TYPE_LCD+30
                              709 ; 86   |#define LCD_SET_FRAMEBUFFER MSG_TYPE_LCD+31
                              710 ; 87   |//send a NULL as Param1 to return to root frame buffer
                              711 ; 88   |#define LCD_PUSH_MASK MSG_TYPE_LCD+32
                              712 ; 89   |//Param1 = left
                              713 ; 90   |//Param2 = top
                              714 ; 91   |//Param3 = right
                              715 ; 92   |//Param4 = bottom
                              716 ; 93   |#define LCD_POP_MASK MSG_TYPE_LCD+33
                              717 ; 94   |#define LCD_PRINT_UNICODE_CHAR MSG_TYPE_LCD+34
                              718 ; 95   |#define LCD_PRINT_UNICODE_CHAR_INV MSG_TYPE_LCD+35
                              719 ; 96   |#define LCD_DISPLAY_HISTOGRAM MSG_TYPE_LCD+36
                              720 ; 97   |#define LCD_PRINT_TIME_L_1DIG_HR MSG_TYPE_LCD+37
                              721 ; 98   |#define LCD_SET_ICON MSG_TYPE_LCD+38
                              722 ; 99   |
                              723 ; 100  |#define LCD_CLEAR_RANGE_BUFFER MSG_TYPE_LCD+39
                              724 ; 101  |#define LCD_PRINT_RANGE_RSRC_BUFFER MSG_TYPE_LCD+40
                              725 ; 102  |#define LCD_PRINT_RANGE_INV_RSRC_BUFFER MSG_TYPE_LCD+41
                              726 ; 103  |#define LCD_PRINT_RANGE_ADDR_BUFFER MSG_TYPE_LCD+42
                              727 ; 104  |#define LCD_PRINT_RANGE_INV_ADDR_BUFFER MSG_TYPE_LCD+43
                              728 ; 105  |#define LCD_PRINT_STRING_RSRC_BUFFER MSG_TYPE_LCD+44
                              729 ; 106  |#define LCD_PRINT_STRING_INV_RSRC_BUFFER MSG_TYPE_LCD+45
                              730 ; 107  |#define LCD_PRINT_STRING_ADDR_BUFFER MSG_TYPE_LCD+46
                              731 ; 108  |#define LCD_PRINT_STRING_INV_ADDR_BUFFER MSG_TYPE_LCD+47
                              732 ; 109  |#define LCD_PRINT_NUMBER_BUFFER MSG_TYPE_LCD+48
                              733 ; 110  |#define LCD_PRINT_NUMBER_INV_BUFFER MSG_TYPE_LCD+49
                              734 ; 111  |#define LCD_PRINT_TIME_BUFFER MSG_TYPE_LCD+50
                              735 ; 112  |#define LCD_PRINT_TIME_INV_BUFFER MSG_TYPE_LCD+51
                              736 ; 113  |#define LCD_PRINT_TIME_LONG_BUFFER MSG_TYPE_LCD+52
                              737 ; 114  |#define LCD_PRINT_TIME_LONG_INV_BUFFER MSG_TYPE_LCD+53
                              738 ; 115  |#define LCD_PRINT_STRING_UNICODE_ADDR_BUFFER MSG_TYPE_LCD+54
                              739 ; 116  |#define LCD_PRINT_STRING_UNICODE_INV_ADDR_BUFFER MSG_TYPE_LCD+55
                              740 ; 117  |#define LCD_PRINT_STRING_UNICODE_RSRC_BUFFER MSG_TYPE_LCD+56
                              741 ; 118  |#define LCD_PRINT_STRING_UNICODE_INV_RSRC_BUFFER MSG_TYPE_LCD+57
                              742 ; 119  |#define LCD_PRINT_UNICODE_CHAR_BUFFER MSG_TYPE_LCD+58
                              743 ; 120  |#define LCD_PRINT_UNICODE_CHAR_INV_BUFFER MSG_TYPE_LCD+59
                              744 ; 121  |#define LCD_PRINT_TIME_L_1DIG_HR_BUFFER MSG_TYPE_LCD+60
                              745 ; 122  |#define LCD_SET_BUFFER_COLOR MSG_TYPE_LCD+61
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  13

M:ADDR CODE           CYCLES LINE SOURCELINE
                              746 ; 123  |#define LCD_FORCE_BUFFER_UPDATE MSG_TYPE_LCD+62
                              747 ; 124  |#define LCD_SET_BUFFER_WINDOW MSG_TYPE_LCD+63
                              748 ; 125  |#define LCD_SET_COLOR MSG_TYPE_LCD+64
                              749 ; 126  |#define LCD_SET_BUFFER_POSITION MSG_TYPE_LCD+65
                              750 ; 127  |
                              751 ; 128  |#define LCD_TEMP_CONTRAST MSG_TYPE_LCD+66
                              752 ; 129  |
                              753 ; 130  |#if defined(CLCD_16BIT)
                              754 ; 131  |#define LCD_16BIT_ON MSG_TYPE_LCD+67
                              755 ; 132  |#define LCD_16BIT_OFF MSG_TYPE_LCD+68
                              756 ; 133  |
                              757 ; 134  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+68
                              758 ; 135  |#else 
                              759 ; 136  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+66
                              760 ; 137  |#endif
                              761 ; 138  |
                              762 ; 139  |// If you change the LCD message ID's then you must
                              763 ; 140  |// also change the jump table in lcdapi.asm
                              764 ; 141  |
                              765 ; 142  |// Character LCD Message IDs
                              766 ; 143  |#define CHARLCD_FIRST_MSG_ID MSG_TYPE_CHARLCD+0
                              767 ; 144  |#define CHARLCD_CLEAR_RANGE MSG_TYPE_CHARLCD+0
                              768 ; 145  |#define CHARLCD_PRINT_RSRC MSG_TYPE_CHARLCD+1
                              769 ; 146  |#define CHARLCD_PRINT_INV_RSRC MSG_TYPE_CHARLCD+2
                              770 ; 147  |#define CHARLCD_PRINT_ASCII_CHAR MSG_TYPE_CHARLCD+3
                              771 ; 148  |#define CHARLCD_PRINT_ASCII_INV_CHAR MSG_TYPE_CHARLCD+4
                              772 ; 149  |#define CHARLCD_PRINT_STRING_RSRC MSG_TYPE_CHARLCD+5
                              773 ; 150  |#define CHARLCD_PRINT_STRING_INV_RSRC MSG_TYPE_CHARLCD+6
                              774 ; 151  |#define CHARLCD_PRINT_STRING_ADDR MSG_TYPE_CHARLCD+7
                              775 ; 152  |#define CHARLCD_PRINT_STRING_INV_ADDR MSG_TYPE_CHARLCD+8
                              776 ; 153  |#define CHARLCD_SCROLL_DISPLAY MSG_TYPE_CHARLCD+9
                              777 ; 154  |#define CHARLCD_READ_LCD_ADDR MSG_TYPE_CHARLCD+10
                              778 ; 155  |#define CHARLCD_SET_CURSOR MSG_TYPE_CHARLCD+11
                              779 ; 156  |#define CHARLCD_SET_FONT MSG_TYPE_CHARLCD+12
                              780 ; 157  |#define CHARLCD_PRINT_NUMBER MSG_TYPE_CHARLCD+13
                              781 ; 158  |#define CHARLCD_PRINT_TIME MSG_TYPE_CHARLCD+14
                              782 ; 159  |#define CHARLCD_SET_BATTERY MSG_TYPE_CHARLCD+15
                              783 ; 160  |#define CHARLCD_SET_EQ MSG_TYPE_CHARLCD+16
                              784 ; 161  |#define CHARLCD_SET_ICON MSG_TYPE_CHARLCD+17
                              785 ; 162  |#define CHARLCD_SET_PLAYMODE MSG_TYPE_CHARLCD+18
                              786 ; 163  |#define CHARLCD_SET_PLAYSTATE MSG_TYPE_CHARLCD+19
                              787 ; 164  |#define CHARLCD_SET_VOLUME MSG_TYPE_CHARLCD+20
                              788 ; 165  |#define CHARLCD_CLEAR_DISPLAY MSG_TYPE_CHARLCD+21
                              789 ; 166  |#define CHARLCD_LAST_MSG_ID MSG_TYPE_CHARLCD+21
                              790 ; 167  |// If you change the cHARACTER LCD message ID's then you must
                              791 ; 168  |// also change the jump table in lcdapi.asm
                              792 ; 169  |
                              793 ; 170  |// Decoder Message IDs
                              794 ; 171  |#define DECODER_FIRST_MSG_ID MSG_TYPE_DECODER+0
                              795 ; 172  |#define DECODER_RESET MSG_TYPE_DECODER+0
                              796 ; 173  |#define DECODER_SET_DIR MSG_TYPE_DECODER+1
                              797 ; 174  |#define DECODER_PLAY MSG_TYPE_DECODER+2
                              798 ; 175  |#define DECODER_STOP MSG_TYPE_DECODER+3
                              799 ; 176  |#define DECODER_FFWD MSG_TYPE_DECODER+4
                              800 ; 177  |#define DECODER_RWND MSG_TYPE_DECODER+5
                              801 ; 178  |#define DECODER_NEXT_SONG MSG_TYPE_DECODER+6
                              802 ; 179  |#define DECODER_PREV_SONG MSG_TYPE_DECODER+7
                              803 ; 180  |#define DECODER_TIME_MODE MSG_TYPE_DECODER+8
                              804 ; 181  |#define DECODER_AB_MODE MSG_TYPE_DECODER+9
                              805 ; 182  |#define DECODER_SET_EQ MSG_TYPE_DECODER+10
                              806 ; 183  |#define DECODER_GET_SONG_INFO MSG_TYPE_DECODER+11
                              807 ; 184  |#define DECODER_NEXT_CHAPTER MSG_TYPE_DECODER+12
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  14

M:ADDR CODE           CYCLES LINE SOURCELINE
                              808 ; 185  |#define DECODER_PREV_CHAPTER MSG_TYPE_DECODER+13
                              809 ; 186  |#define DECODER_LAST_MSG_ID MSG_TYPE_DECODER+13
                              810 ; 187  |// If you change the Decoder message ID's, then you must
                              811 ; 188  |// also change the jump table in decoder_overlay.asm
                              812 ; 189  |// and in dec_adpcm_overlay.asm.
                              813 ; 190  |
                              814 ; 191  |// Encoder Message IDs
                              815 ; 192  |#define ENCODER_FIRST_MSG_ID MSG_TYPE_ENCODER+0
                              816 ; 193  |#define ENCODER_RECORD MSG_TYPE_ENCODER+0
                              817 ; 194  |#define ENCODER_STOP MSG_TYPE_ENCODER+1
                              818 ; 195  |#define ENCODER_TIME_MODE MSG_TYPE_ENCODER+2
                              819 ; 196  |#define ENCODER_LAST_MSG_ID MSG_TYPE_ENCODER+3
                              820 ; 197  |// If you change the Encoder message ID's, then you must
                              821 ; 198  |// also change the jump table in all encoder overlay modules.
                              822 ; 199  |
                              823 ; 200  |// Parser Message IDs
                              824 ; 201  |#define PARSER_FIRST_MSG_ID MSG_TYPE_PARSER+0
                              825 ; 202  |#define PARSER_NEXT_SONG MSG_TYPE_PARSER+0
                              826 ; 203  |#define PARSER_PREV_SONG MSG_TYPE_PARSER+1
                              827 ; 204  |#define PARSER_REPEAT MSG_TYPE_PARSER+2
                              828 ; 205  |#define PARSER_RANDOM MSG_TYPE_PARSER+3
                              829 ; 206  |#define PARSER_STOP MSG_TYPE_PARSER+4
                              830 ; 207  |#define PARSER_DEVICE_ENUMERATE MSG_TYPE_PARSER+5
                              831 ; 208  |#define PARSER_SET_CURRENT_SONG MSG_TYPE_PARSER+6
                              832 ; 209  |#define PARSER_LAST_MSG_ID MSG_TYPE_PARSER+6
                              833 ; 210  |// If you change the Parser message ID's, then you must
                              834 ; 211  |// also change the jump table in parser.asm
                              835 ; 212  |
                              836 ; 213  |// Button Message IDs
                              837 ; 214  |//BUTTON_FIRST_MSG_ID      equ     MSG_TYPE_BUTTON+0
                              838 ; 215  |//BUTTON_BUTTONS_ON        equ     MSG_TYPE_BUTTON+0
                              839 ; 216  |//BUTTON_BUTTONS_OFF       equ     MSG_TYPE_BUTTON+1
                              840 ; 217  |//BUTTON_HOLD              equ     MSG_TYPE_BUTTON+2
                              841 ; 218  |//BUTTON_HOLD_RELEASE      equ     MSG_TYPE_BUTTON+3
                              842 ; 219  |//BUTTON_LAST_MSG_ID       equ     MSG_TYPE_BUTTON+3
                              843 ; 220  |
                              844 ; 221  |// Mixer Message IDs
                              845 ; 222  |#define MIXER_FIRST_MSG_ID MSG_TYPE_MIXER+0
                              846 ; 223  |#define MIXER_MASTER_INCR MSG_TYPE_MIXER+0
                              847 ; 224  |#define MIXER_MASTER_DECR MSG_TYPE_MIXER+1
                              848 ; 225  |#define MIXER_MASTER_SETLVL MSG_TYPE_MIXER+2
                              849 ; 226  |#define MIXER_MASTER_MUTE MSG_TYPE_MIXER+3
                              850 ; 227  |#define MIXER_MASTER_UNMUTE MSG_TYPE_MIXER+4
                              851 ; 228  |#define MIXER_MASTER_FADE_OUT MSG_TYPE_MIXER+5
                              852 ; 229  |#define MIXER_MASTER_FADE_IN MSG_TYPE_MIXER+6
                              853 ; 230  |#define MIXER_MASTER_BAL_RIGHT MSG_TYPE_MIXER+7
                              854 ; 231  |#define MIXER_MASTER_BAL_LEFT MSG_TYPE_MIXER+8
                              855 ; 232  |#define MIXER_MIC_INCR MSG_TYPE_MIXER+9
                              856 ; 233  |#define MIXER_MIC_DECR MSG_TYPE_MIXER+10
                              857 ; 234  |#define MIXER_MIC_SETLVL MSG_TYPE_MIXER+11
                              858 ; 235  |#define MIXER_MIC_MUTE MSG_TYPE_MIXER+12
                              859 ; 236  |#define MIXER_MIC_UNMUTE MSG_TYPE_MIXER+13
                              860 ; 237  |#define MIXER_MIC_BOOST MSG_TYPE_MIXER+14
                              861 ; 238  |#define MIXER_MIC_UNBOOST MSG_TYPE_MIXER+15
                              862 ; 239  |#define MIXER_LINE_INCR MSG_TYPE_MIXER+16
                              863 ; 240  |#define MIXER_LINE_DECR MSG_TYPE_MIXER+17
                              864 ; 241  |#define MIXER_LINE_SETLVL MSG_TYPE_MIXER+18
                              865 ; 242  |#define MIXER_LINE_MUTE MSG_TYPE_MIXER+19
                              866 ; 243  |#define MIXER_LINE_UNMUTE MSG_TYPE_MIXER+20
                              867 ; 244  |#define MIXER_FM_INCR MSG_TYPE_MIXER+21
                              868 ; 245  |#define MIXER_FM_DECR MSG_TYPE_MIXER+22
                              869 ; 246  |#define MIXER_FM_SETLVL MSG_TYPE_MIXER+23
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  15

M:ADDR CODE           CYCLES LINE SOURCELINE
                              870 ; 247  |#define MIXER_FM_MUTE MSG_TYPE_MIXER+24
                              871 ; 248  |#define MIXER_FM_UNMUTE MSG_TYPE_MIXER+25
                              872 ; 249  |#define MIXER_DAC_INCR MSG_TYPE_MIXER+26
                              873 ; 250  |#define MIXER_DAC_DECR MSG_TYPE_MIXER+27
                              874 ; 251  |#define MIXER_DAC_SETLVL MSG_TYPE_MIXER+28
                              875 ; 252  |#define MIXER_DAC_MUTE MSG_TYPE_MIXER+29
                              876 ; 253  |#define MIXER_DAC_UNMUTE MSG_TYPE_MIXER+30
                              877 ; 254  |#define MIXER_ADC_SELECT MSG_TYPE_MIXER+31
                              878 ; 255  |#define MIXER_ADC_INCR MSG_TYPE_MIXER+32
                              879 ; 256  |#define MIXER_ADC_DECR MSG_TYPE_MIXER+33
                              880 ; 257  |#define MIXER_ADC_SETLVL MSG_TYPE_MIXER+34
                              881 ; 258  |#define MIXER_ADC_MUTE MSG_TYPE_MIXER+35
                              882 ; 259  |#define MIXER_ADC_UNMUTE MSG_TYPE_MIXER+36
                              883 ; 260  |#define MIXER_REC_SELECT MSG_TYPE_MIXER+37
                              884 ; 261  |#define MIXER_POWER_DOWN MSG_TYPE_MIXER+38
                              885 ; 262  |#define ENABLE_RIGHT_CH MSG_TYPE_MIXER+39
                              886 ; 263  |#define DISABLE_RIGHT_CH MSG_TYPE_MIXER+40
                              887 ; 264  |#define MIXER_LAST_MSG_ID MSG_TYPE_MIXER+40
                              888 ; 265  |// If you change the mixer message ID's then you must
                              889 ; 266  |// also change the jump table in mixer.asm
                              890 ; 267  |#define MIXER_ON 0
                              891 ; 268  |#define MIXER_OFF 1
                              892 ; 269  |
                              893 ; 270  |
                              894 ; 271  |// System Message IDs
                              895 ; 272  |#define SYSTEM_FIRST_MSG_ID MSG_TYPE_SYSTEM+0
                              896 ; 273  |#define SYSTEM_SHUTDOWN MSG_TYPE_SYSTEM+0
                              897 ; 274  |#define SYSTEM_SHUTDOWN_FALSE MSG_TYPE_SYSTEM+1
                              898 ; 275  |#define SYSTEM_SHUTDOWN_FINAL MSG_TYPE_SYSTEM+2
                              899 ; 276  |#define SYSTEM_LAST_MSG_ID MSG_TYPE_SYSTEM+2
                              900 ; 277  |// If you change the system message ID's then you must
                              901 ; 278  |// also change the jump table in systemapi.asm
                              902 ; 279  |
                              903 ; 280  |// Menu IDs
                              904 ; 281  |#define MENU_FIRST_MSG_ID MSG_TYPE_MENU+0
                              905 ; 282  |#define MENU_BUTTON_EVENT MSG_TYPE_MENU+0
                              906 ; 283  |#define MENU_DECODER_STATE_CHNG MSG_TYPE_MENU+1
                              907 ; 284  |#define MENU_RECORDER_STATE_CHNG MSG_TYPE_MENU+2
                              908 ; 285  |//sub parameters for this message:
                              909 ; 286  |#define RECORDER_START 0
                              910 ; 287  |#define RECORDER_PAUSE 0x2000
                              911 ; 288  |#define RECORDER_RESUME 0x4000
                              912 ; 289  |#define RECORDER_STOP_NORMAL 0x8000
                              913 ; 290  |#define RECORDER_STOP_FILE_ERROR 0x8001
                              914 ; 291  |#define RECORDER_STOP_OUT_OF_SPACE 0x8002
                              915 ; 292  |#define RECORDER_STOP_LOW_BATTERY 0x8003
                              916 ; 293  |#define MENU_SONG_TIME_CHNG MSG_TYPE_MENU+3
                              917 ; 294  |#define MENU_AB_MODE_OFF MSG_TYPE_MENU+4
                              918 ; 295  |#define MENU_BATTERY_CHNG MSG_TYPE_MENU+5
                              919 ; 296  |#define MENU_SCROLL_TITLE MSG_TYPE_MENU+6
                              920 ; 297  |#define MENU_AUTO_SHUTDOWN MSG_TYPE_MENU+7
                              921 ; 298  |#define MENU_MSG_MEDIA_CHANGED MSG_TYPE_MENU+8
                              922 ; 299  |#define MENU_MSG_MEDIA_OVER_CUR MSG_TYPE_MENU+9
                              923 ; 300  |#define MENU_TUNER_TUNED MSG_TYPE_MENU+10
                              924 ; 301  |#define MENU_MSG_ENC_LOW_SPACE MSG_TYPE_MENU+11
                              925 ; 302  |#define MENU_MSG_EQ_SETTINGS MSG_TYPE_MENU+12
                              926 ; 303  |#define MENU_RECORDER_WRITE_DATA MSG_TYPE_MENU+13
                              927 ; 304  |#define MENU_SONG_TRACK_CHNG MSG_TYPE_MENU+14
                              928 ; 305  |#define MENU_SET_SONG_POSITION MSG_TYPE_MENU+15
                              929 ; 306  |#define MENU_UPDATE_CHAPTER_INFO MSG_TYPE_MENU+16
                              930 ; 307  |#define MENU_USB_CONNECTED MSG_TYPE_MENU+17
                              931 ; 308  |#define MENU_MSG_LYRICS_SYNC_AB MSG_TYPE_MENU+18
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  16

M:ADDR CODE           CYCLES LINE SOURCELINE
                              932 ; 309  |#define MENU_MSG_LYRICS_UPDATE MSG_TYPE_MENU+19
                              933 ; 310  |#define MENU_TUNER_REFRESH_DISPLAY MSG_TYPE_MENU+20
                              934 ; 311  |#define MENU_TUNER_DIRTY_FLASH MSG_TYPE_MENU+21
                              935 ; 312  |#define MENU_LAST_MSG_ID MSG_TYPE_MENU+21
                              936 ; 313  |
                              937 ; 314  |// Note that other versions of this file have different msg equates.
                              938 ; 315  |// If you change the system message ID's then you must
                              939 ; 316  |// also change the jump table in all menu *.asm
                              940 ; 317  |
                              941 ; 318  |// LED Message IDs
                              942 ; 319  |#define LED_FIRST_MSG_ID MSG_TYPE_LED+0
                              943 ; 320  |#define LED_CONTROL MSG_TYPE_LED+0
                              944 ; 321  |#define LED_RESET MSG_TYPE_LED+1
                              945 ; 322  |#define LED_DLY_ON_CONTROL MSG_TYPE_LED+2
                              946 ; 323  |#define LED_LAST_MSG_ID MSG_TYPE_LED+2
                              947 ; 324  |// If you change the LeD message ID's then you must
                              948 ; 325  |// also change the jump table in ledapi.asm
                              949 ; 326  |
                              950 ; 327  |#if (!defined(REMOVE_FM))
                              951 ; 328  |// FM Tuner Message IDs
                              952 ; 329  |#define TUNER_FIRST_MSG_ID MSG_TYPE_TUNER+0
                              953 ; 330  |#define TUNER_TUNE_FREQUENCY MSG_TYPE_TUNER+0
                              954 ; 331  |#define TUNER_TUNE_MANUAL_UP MSG_TYPE_TUNER+1
                              955 ; 332  |#define TUNER_TUNE_MANUAL_DOWN MSG_TYPE_TUNER+2
                              956 ; 333  |#define TUNER_TUNE_SEARCH_UP MSG_TYPE_TUNER+3
                              957 ; 334  |#define TUNER_TUNE_SEARCH_DOWN MSG_TYPE_TUNER+4
                              958 ; 335  |#define TUNER_FORCED_MONO MSG_TYPE_TUNER+5
                              959 ; 336  |#define TUNER_RESET MSG_TYPE_TUNER+6
                              960 ; 337  |#define TUNER_POWER_ON MSG_TYPE_TUNER+7
                              961 ; 338  |#define TUNER_POWER_OFF MSG_TYPE_TUNER+8
                              962 ; 339  |#define TUNER_SET_SENSITIVITY MSG_TYPE_TUNER+9
                              963 ; 340  |//one parameter--the sensitivity in uV
                              964 ; 341  |#define TUNER_GET_STATES MSG_TYPE_TUNER+10
                              965 ; 342  |#define TUNER_MUTE_OUTPUTS MSG_TYPE_TUNER+11
                              966 ; 343  |#define TUNER_PRESET_STATION MSG_TYPE_TUNER+12
                              967 ; 344  |#define TUNER_TUNE_TO_PRESET MSG_TYPE_TUNER+13
                              968 ; 345  |#define TUNER_SET_PRESET MSG_TYPE_TUNER+14
                              969 ; 346  |#define TUNER_ERASE_PRESET MSG_TYPE_TUNER+15
                              970 ; 347  |#define TUNER_LAST_MSG_ID MSG_TYPE_TUNER+15
                              971 ; 348  |#endif
                              972 ; 349  |
                              973 ; 350  |#define SOFT_TIMER_FIRST_MSG_ID MSG_TYPE_SOFT_TIMER+0
                              974 ; 351  |#define SOFT_TIMER_SET_TIMER MSG_TYPE_SOFT_TIMER+1
                              975 ; 352  |#define SOFT_TIMER_KILL_TIMER MSG_TYPE_SOFT_TIMER+2
                              976 ; 353  |#define SOFT_TIMER_LAST_MSG_ID MSG_TYPE_SOFT_TIMER+2
                              977 ; 354  |
                              978 ; 355  |
                              979 ; 356  |#define GEQ_FIRST_MSG_ID MSG_TYPE_GEQ+0
                              980 ; 357  |#define GEQ_SET_EQ MSG_TYPE_GEQ+0
                              981 ; 358  |#define GEQ_SET_EQ_LEGACY MSG_TYPE_GEQ+1
                              982 ; 359  |#define GEQ_SET_ALL_BAND_GAINS MSG_TYPE_GEQ+2
                              983 ; 360  |#define GEQ_SET_GAIN MSG_TYPE_GEQ+3
                              984 ; 361  |#define GEQ_SET_COEFFICIENTS MSG_TYPE_GEQ+4
                              985 ; 362  |#define GEQ_SET_PARAM MSG_TYPE_GEQ+5
                              986 ; 363  |#define GEQ_GET_SETTINGS MSG_TYPE_GEQ+6
                              987 ; 364  |#define GEQ_LAST_MSG_ID MSG_TYPE_GEQ+6
                              988 ; 365  |
                              989 ; 366  |#if (defined(USE_PLAYLIST3))
                              990 ; 367  |// Music Library
                              991 ; 368  |#define MUSICLIB_PLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+0
                              992 ; 369  |#define MUSICLIB_START_PLAY_SONG MSG_TYPE_MUSICLIB_PLAY+0
                              993 ; 370  |#define MUSICLIB_START_PLAY_ALL_SONG MSG_TYPE_MUSICLIB_PLAY+1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  17

M:ADDR CODE           CYCLES LINE SOURCELINE
                              994 ; 371  |#define MUSICLIB_PLAY_SETSHUFFLE MSG_TYPE_MUSICLIB_PLAY+2
                              995 ; 372  |#define MUSICLIB_PLAY_RESUME MSG_TYPE_MUSICLIB_PLAY+3
                              996 ; 373  |#define MUSICLIB_PLAY_CURRENT_SIZE MSG_TYPE_MUSICLIB_PLAY+4
                              997 ; 374  |#define MUSICLIB_PLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+4
                              998 ; 375  |
                              999 ; 376  |#define MUSICLIB_BROWSE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+0
                             1000 ; 377  |#define MUSICLIB_BROWSE_SETROOT MSG_TYPE_MUSICLIB_BROWSE+0
                             1001 ; 378  |#define MUSICLIB_BROWSE_BROWSEMENU MSG_TYPE_MUSICLIB_BROWSE+1
                             1002 ; 379  |#define MUSICLIB_BROWSE_DOWNLIST MSG_TYPE_MUSICLIB_BROWSE+2
                             1003 ; 380  |#define MUSICLIB_BROWSE_UPLIST MSG_TYPE_MUSICLIB_BROWSE+3
                             1004 ; 381  |#define MUSICLIB_BROWSE_UPMENU MSG_TYPE_MUSICLIB_BROWSE+4
                             1005 ; 382  |#define MUSICLIB_BROWSE_SONGNUMBER MSG_TYPE_MUSICLIB_BROWSE+5
                             1006 ; 383  |#define MUSICLIB_BROWSE_ON_THE_FLY_GET_STATUS MSG_TYPE_MUSICLIB_BROWSE+6
                             1007 ; 384  |#define MUSICLIB_BROWSE_ON_THE_FLY_ADD_ITEM MSG_TYPE_MUSICLIB_BROWSE+7
                             1008 ; 385  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ITEM MSG_TYPE_MUSICLIB_BROWSE+8
                             1009 ; 386  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ALL MSG_TYPE_MUSICLIB_BROWSE+9
                             1010 ; 387  |#define MUSICLIB_BROWSE_LAST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+9
                             1011 ; 388  |
                             1012 ; 389  |#define MUSICLIB_PLAYALLNEXT_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1013 ; 390  |#define MUSICLIB_PLAYNEXTSONG MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1014 ; 391  |#define MUSICLIB_PLAYALLNEXT_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1015 ; 392  |
                             1016 ; 393  |#define MUSICLIB_PLAYALLPREV_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1017 ; 394  |#define MUSICLIB_PLAYPREVIOUSSONG MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1018 ; 395  |#define MUSICLIB_PLAYALLPREV_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1019 ; 396  |
                             1020 ; 397  |#define MUSICLIB_SHUFFLE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1021 ; 398  |#define MUSICLIB_SHUFFLE_NEXT MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1022 ; 399  |#define MUSICLIB_SHUFFLE_LAST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1023 ; 400  |
                             1024 ; 401  |#define MUSICLIB_VOICE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+0
                             1025 ; 402  |#define MUSICLIB_VOICE_BROWSEMENU MSG_TYPE_MUSICLIB_VOICE+0
                             1026 ; 403  |#define MUSICLIB_VOICE_DOWNLIST MSG_TYPE_MUSICLIB_VOICE+1
                             1027 ; 404  |#define MUSICLIB_VOICE_UPLIST MSG_TYPE_MUSICLIB_VOICE+2
                             1028 ; 405  |#define MUSICLIB_VOICE_UPMENU MSG_TYPE_MUSICLIB_VOICE+3
                             1029 ; 406  |#define MUSICLIB_VOICE_VOICENUMBER MSG_TYPE_MUSICLIB_VOICE+4
                             1030 ; 407  |#define MUSICLIB_VOICE_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+4
                             1031 ; 408  |
                             1032 ; 409  |#define MUSICLIB_VOICEPLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1033 ; 410  |#define MUSICLIB_START_PLAY_VOICE MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1034 ; 411  |#define MUSICLIB_VOICEPLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1035 ; 412  |
                             1036 ; 413  |#define MUSICLIB_MERGE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+0
                             1037 ; 414  |#define MUSICLIB_MERGE_SONG MSG_TYPE_MUSICLIB_MERGE+0
                             1038 ; 415  |#define MUSICLIB_MERGE_ALL_SONG MSG_TYPE_MUSICLIB_MERGE+1
                             1039 ; 416  |#define MUSICLIB_MERGE_RESUME MSG_TYPE_MUSICLIB_MERGE+2
                             1040 ; 417  |#define MUSICLIB_MERGE_LAST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+2
                             1041 ; 418  |#endif // IF (@def(USE_PLAYLIST3))
                             1042 ; 419  |
                             1043 ; 420  |#if defined(USE_PLAYLIST5)
                             1044 ; 421  |#define PL5_PL_FIRST_MSG_ID MSG_TYPE_PL5_PLAYBACK+0
                             1045 ; 422  |#define PL5_PL_MSG_RESET MSG_TYPE_PL5_PLAYBACK+0
                             1046 ; 423  |#define PL5_PL_MSG_CDSEARCHING MSG_TYPE_PL5_PLAYBACK+1
                             1047 ; 424  |#define PL5_PL_MSG_START MSG_TYPE_PL5_PLAYBACK+2
                             1048 ; 425  |#define PL5_PL_MSG_STOP MSG_TYPE_PL5_PLAYBACK+3
                             1049 ; 426  |#define PL5_PL_MSG_PAUSE MSG_TYPE_PL5_PLAYBACK+4
                             1050 ; 427  |#define PL5_PL_MSG_RESUME MSG_TYPE_PL5_PLAYBACK+5
                             1051 ; 428  |#define PL5_PL_MSG_DELETE MSG_TYPE_PL5_PLAYBACK+6
                             1052 ; 429  |#define PL5_PL_MSG_PLAY MSG_TYPE_PL5_PLAYBACK+7
                             1053 ; 430  |#define PL5_PL_MSG_DISCNT MSG_TYPE_PL5_PLAYBACK+8
                             1054 ; 431  |#define PL5_PL_MSG_ENACNT MSG_TYPE_PL5_PLAYBACK+9
                             1055 ; 432  |#define PL5_PL_LAST_MSG_ID MSG_TYPE_PL5_PLAYBACK+9
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  18

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1056 ; 433  |
                             1057 ; 434  |#define PL5_BR_FIRST_MSG_ID MSG_TYPE_PL5_BROWSE+0
                             1058 ; 435  |#define PL5_BR_MSG_RESET MSG_TYPE_PL5_BROWSE+0
                             1059 ; 436  |#define PL5_BR_MSG_CDBROWSING MSG_TYPE_PL5_BROWSE+1
                             1060 ; 437  |#define PL5_BR_MSG_START MSG_TYPE_PL5_BROWSE+2
                             1061 ; 438  |#define PL5_BR_MSG_STOP MSG_TYPE_PL5_BROWSE+3
                             1062 ; 439  |#define PL5_BR_MSG_PAUSE MSG_TYPE_PL5_BROWSE+4
                             1063 ; 440  |#define PL5_BR_MSG_RESUME MSG_TYPE_PL5_BROWSE+5
                             1064 ; 441  |#define PL5_BR_MSG_DELETE MSG_TYPE_PL5_BROWSE+6
                             1065 ; 442  |#define PL5_BR_LAST_MSG_ID MSG_TYPE_PL5_BROWSE+6
                             1066 ; 443  |#endif // if @def('USE_PLAYLIST5')
                             1067 ; 444  |// Events
                             1068 ; 445  |// No event
                             1069 ; 446  |#define EVENT_NONE 0x000001   
                             1070 ; 447  |// A message has been posted
                             1071 ; 448  |#define EVENT_MESSAGE 0x000002   
                             1072 ; 449  |// Run if wait time elapsed
                             1073 ; 450  |#define EVENT_TIMER 0x000004   
                             1074 ; 451  |// Run if a button event occured
                             1075 ; 452  |#define EVENT_BUTTON 0x000008   
                             1076 ; 453  |// Run if a background event occured
                             1077 ; 454  |#define EVENT_BACKGROUND 0x000010   
                             1078 ; 455  |// The executive should immediately repeat this module
                             1079 ; 456  |#define EVENT_REPEAT 0x000020   
                             1080 ; 457  |// Run the module's init routine
                             1081 ; 458  |#define EVENT_INIT 0x800000   
                             1082 ; 459  |
                             1083 ; 460  |#define EVENT_NONE_BITPOS 0
                             1084 ; 461  |#define EVENT_MESSAGE_BITPOS 1
                             1085 ; 462  |#define EVENT_TIMER_BITPOS 2
                             1086 ; 463  |#define EVENT_BUTTON_BITPOS 3
                             1087 ; 464  |#define EVENT_BACKGROUND_BITPOS 4
                             1088 ; 465  |#define EVENT_REPEAT_BITPOS 5
                             1089 ; 466  |#define EVENT_INIT_BITPOS 23
                             1090 ; 467  |
                             1091 ; 468  |// Parser Message Buffers
                             1092 ; 469  |#define ParserPlayBit 0
                             1093 ; 470  |#define ButtonPressBit 1
                             1094 ; 471  |#define ParserRwndBit 1
                             1095 ; 472  |#define ParserFfwdBit 2
                             1096 ; 473  |
                             1097 ; 474  |//NextSong Message Parameters
                             1098 ; 475  |// ButtonPressBit1 set to denote button was pressed.
                             1099 ; 476  |#define NEXT_SONG 2             
                             1100 ; 477  |// ButtonPressBit1 cleared
                             1101 ; 478  |#define NEXT_SONG_PLAY_EOF 1          
                             1102 ; 479  |// ButtonPressBit1 set
                             1103 ; 480  |#define NEXT_SONG_PLAY_BUTTON 3          
                             1104 ; 481  |// NextSong + Ffwd
                             1105 ; 482  |#define NEXT_SONG_FFWD 4          
                             1106 ; 483  |
                             1107 ; 484  |//PrevSong Message Parameters
                             1108 ; 485  |// PrevSong + Stopped
                             1109 ; 486  |#define PREV_SONG 0          
                             1110 ; 487  |// PrevSong + Play
                             1111 ; 488  |#define PREV_SONG_PLAY 1          
                             1112 ; 489  |// PrevSong + Rwnd
                             1113 ; 490  |#define PREV_SONG_RWND 2          
                             1114 ; 491  |
                             1115 ; 492  |
                             1116 ; 493  |
                             1117 ; 494  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  19

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1118 ; 495  |#endif // IF (!@def(MSGEQU_INC))
                             1119 ; 496  |
                             1120 ; 497  |
                             1121 
                             1123 
                             1124 ; 28   |
                             1125 ; 29   |#endif 
                             1126 
                             1128 
                             1129 ; 11   |#include "messages.h"
                             1130 
                             1132 
                             1133 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             1134 ; 2    |// Copyright(C) SigmaTel, Inc. 2000
                             1135 ; 3    |// Message defs
                             1136 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                             1137 ; 5    |
                             1138 ; 6    |#if (!defined(MSGEQU_INC))
                             1139 ; 7    |#define MSGEQU_INC 1
                             1140 ; 8    |
                             1141 ; 9    |
                             1142 ; 10   |#define MAX_MODULE_SIZE   (lc_u_eP_Module_overlay-lc_u_bP_Module_overlay)*3
                             1143 ; 11   |
                             1144 ; 12   |
                             1145 ; 13   |#define MSG_TYPE_DECODER 0x000000
                             1146 ; 14   |#define MSG_TYPE_ENCODER 0x010000
                             1147 ; 15   |#define MSG_TYPE_PARSER 0x020000
                             1148 ; 16   |#define MSG_TYPE_LCD 0x030000
                             1149 ; 17   |#define MSG_TYPE_MIXER 0x040000
                             1150 ; 18   |#define MSG_TYPE_SYSTEM 0x050000
                             1151 ; 19   |#define MSG_TYPE_MENU 0x060000
                             1152 ; 20   |#define MSG_TYPE_LED 0x070000
                             1153 ; 21   |#define MSG_TYPE_TUNER 0x080000
                             1154 ; 22   |#define MSG_TYPE_CHARLCD 0x030000
                             1155 ; 23   |#define MSG_TYPE_SOFT_TIMER 0x090000
                             1156 ; 24   |// Equalizer and other effects
                             1157 ; 25   |#define MSG_TYPE_GEQ 0x0a0000             
                             1158 ; 26   |#if (defined(USE_PLAYLIST3))
                             1159 ; 27   |#define MSG_TYPE_MUSICLIB_PLAY 0x0b0000
                             1160 ; 28   |#define MSG_TYPE_MUSICLIB_BROWSE 0x0c0000
                             1161 ; 29   |#define MSG_TYPE_MUSICLIB_PLAYALLNEXT 0x0d0000
                             1162 ; 30   |#define MSG_TYPE_MUSICLIB_PLAYALLPREV 0x0e0000
                             1163 ; 31   |#define MSG_TYPE_MUSICLIB_SHUFFLE 0x0f0000
                             1164 ; 32   |#define MSG_TYPE_MUSICLIB_VOICE 0x100000
                             1165 ; 33   |#define MSG_TYPE_MUSICLIB_VOICEPLAY 0x110000
                             1166 ; 34   |#define MSG_TYPE_MUSICLIB_MERGE 0x120000
                             1167 ; 35   |#endif // IF (@def(USE_PLAYLIST3))
                             1168 ; 36   |#if defined(USE_PLAYLIST5)
                             1169 ; 37   |#define MSG_TYPE_PL5_PLAYBACK 0x0b0000
                             1170 ; 38   |#define MSG_TYPE_PL5_BROWSE 0x0c0000
                             1171 ; 39   |#endif // if @def('USE_PLAYLIST5')
                             1172 ; 40   |
                             1173 ; 41   |// Message Structure Offsets
                             1174 ; 42   |#define MSG_Length 0
                             1175 ; 43   |#define MSG_ID 1
                             1176 ; 44   |#define MSG_Argument1 2
                             1177 ; 45   |#define MSG_Argument2 3
                             1178 ; 46   |#define MSG_Argument3 4
                             1179 ; 47   |#define MSG_Argument4 5
                             1180 ; 48   |#define MSG_Argument5 6
                             1181 ; 49   |#define MSG_Argument6 7
                             1182 ; 50   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  20

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1183 ; 51   |
                             1184 ; 52   |
                             1185 ; 53   |// LCD Message IDs
                             1186 ; 54   |#define LCD_FIRST_MSG_ID MSG_TYPE_LCD+0
                             1187 ; 55   |#define LCD_CLEAR_RANGE MSG_TYPE_LCD+0
                             1188 ; 56   |#define LCD_PRINT_RANGE_RSRC MSG_TYPE_LCD+1
                             1189 ; 57   |#define LCD_PRINT_RANGE_ADDR MSG_TYPE_LCD+2
                             1190 ; 58   |#define LCD_PRINT_RANGE_INV_RSRC MSG_TYPE_LCD+3
                             1191 ; 59   |#define LCD_PRINT_RANGE_INV_ADDR MSG_TYPE_LCD+4
                             1192 ; 60   |#define LCD_PRINT_RANGE_FILE MSG_TYPE_LCD+5
                             1193 ; 61   |#define LCD_PRINT_RANGE_INV_FILE MSG_TYPE_LCD+6
                             1194 ; 62   |#define LCD_PRINT_STRING_RSRC MSG_TYPE_LCD+7
                             1195 ; 63   |#define LCD_PRINT_STRING_ADDR MSG_TYPE_LCD+8
                             1196 ; 64   |#define LCD_PRINT_STRING_INV_RSRC MSG_TYPE_LCD+9
                             1197 ; 65   |#define LCD_PRINT_STRING_INV_ADDR MSG_TYPE_LCD+10
                             1198 ; 66   |#define LCD_SCROLL_DISPLAY MSG_TYPE_LCD+11
                             1199 ; 67   |#define LCD_READ_LCD_ADDR MSG_TYPE_LCD+12
                             1200 ; 68   |#define LCD_SET_CONTRAST MSG_TYPE_LCD+13
                             1201 ; 69   |#define LCD_INC_CONTRAST MSG_TYPE_LCD+14
                             1202 ; 70   |#define LCD_DEC_CONTRAST MSG_TYPE_LCD+15
                             1203 ; 71   |#define LCD_BACKLIGHT_ON MSG_TYPE_LCD+16
                             1204 ; 72   |#define LCD_BACKLIGHT_OFF MSG_TYPE_LCD+17
                             1205 ; 73   |#define LCD_SET_FONT MSG_TYPE_LCD+18
                             1206 ; 74   |#define LCD_PRINT_NUMBER MSG_TYPE_LCD+19
                             1207 ; 75   |#define LCD_PRINT_TIME MSG_TYPE_LCD+20
                             1208 ; 76   |#define LCD_PRINT_TIME_LONG MSG_TYPE_LCD+21
                             1209 ; 77   |#define LCD_PRINT_STRING_UNICODE_INV_ADDR MSG_TYPE_LCD+22
                             1210 ; 78   |#define LCD_PRINT_STRING_UNICODE_ADDR MSG_TYPE_LCD+23
                             1211 ; 79   |#define LCD_PRINT_STRING_UNICODE_INV_RSRC MSG_TYPE_LCD+24
                             1212 ; 80   |#define LCD_PRINT_STRING_UNICODE_RSRC MSG_TYPE_LCD+25
                             1213 ; 81   |#define LCD_BEGIN_FRAME MSG_TYPE_LCD+26
                             1214 ; 82   |#define LCD_END_FRAME MSG_TYPE_LCD+27
                             1215 ; 83   |#define LCD_PRINT_NUMBER_INV MSG_TYPE_LCD+28
                             1216 ; 84   |#define LCD_PRINT_TIME_INV MSG_TYPE_LCD+29
                             1217 ; 85   |#define LCD_PRINT_TIME_LONG_INV MSG_TYPE_LCD+30
                             1218 ; 86   |#define LCD_SET_FRAMEBUFFER MSG_TYPE_LCD+31
                             1219 ; 87   |//send a NULL as Param1 to return to root frame buffer
                             1220 ; 88   |#define LCD_PUSH_MASK MSG_TYPE_LCD+32
                             1221 ; 89   |//Param1 = left
                             1222 ; 90   |//Param2 = top
                             1223 ; 91   |//Param3 = right
                             1224 ; 92   |//Param4 = bottom
                             1225 ; 93   |#define LCD_POP_MASK MSG_TYPE_LCD+33
                             1226 ; 94   |#define LCD_PRINT_UNICODE_CHAR MSG_TYPE_LCD+34
                             1227 ; 95   |#define LCD_PRINT_UNICODE_CHAR_INV MSG_TYPE_LCD+35
                             1228 ; 96   |#define LCD_DISPLAY_HISTOGRAM MSG_TYPE_LCD+36
                             1229 ; 97   |#define LCD_PRINT_TIME_L_1DIG_HR MSG_TYPE_LCD+37
                             1230 ; 98   |#define LCD_SET_ICON MSG_TYPE_LCD+38
                             1231 ; 99   |
                             1232 ; 100  |#define LCD_CLEAR_RANGE_BUFFER MSG_TYPE_LCD+39
                             1233 ; 101  |#define LCD_PRINT_RANGE_RSRC_BUFFER MSG_TYPE_LCD+40
                             1234 ; 102  |#define LCD_PRINT_RANGE_INV_RSRC_BUFFER MSG_TYPE_LCD+41
                             1235 ; 103  |#define LCD_PRINT_RANGE_ADDR_BUFFER MSG_TYPE_LCD+42
                             1236 ; 104  |#define LCD_PRINT_RANGE_INV_ADDR_BUFFER MSG_TYPE_LCD+43
                             1237 ; 105  |#define LCD_PRINT_STRING_RSRC_BUFFER MSG_TYPE_LCD+44
                             1238 ; 106  |#define LCD_PRINT_STRING_INV_RSRC_BUFFER MSG_TYPE_LCD+45
                             1239 ; 107  |#define LCD_PRINT_STRING_ADDR_BUFFER MSG_TYPE_LCD+46
                             1240 ; 108  |#define LCD_PRINT_STRING_INV_ADDR_BUFFER MSG_TYPE_LCD+47
                             1241 ; 109  |#define LCD_PRINT_NUMBER_BUFFER MSG_TYPE_LCD+48
                             1242 ; 110  |#define LCD_PRINT_NUMBER_INV_BUFFER MSG_TYPE_LCD+49
                             1243 ; 111  |#define LCD_PRINT_TIME_BUFFER MSG_TYPE_LCD+50
                             1244 ; 112  |#define LCD_PRINT_TIME_INV_BUFFER MSG_TYPE_LCD+51
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  21

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1245 ; 113  |#define LCD_PRINT_TIME_LONG_BUFFER MSG_TYPE_LCD+52
                             1246 ; 114  |#define LCD_PRINT_TIME_LONG_INV_BUFFER MSG_TYPE_LCD+53
                             1247 ; 115  |#define LCD_PRINT_STRING_UNICODE_ADDR_BUFFER MSG_TYPE_LCD+54
                             1248 ; 116  |#define LCD_PRINT_STRING_UNICODE_INV_ADDR_BUFFER MSG_TYPE_LCD+55
                             1249 ; 117  |#define LCD_PRINT_STRING_UNICODE_RSRC_BUFFER MSG_TYPE_LCD+56
                             1250 ; 118  |#define LCD_PRINT_STRING_UNICODE_INV_RSRC_BUFFER MSG_TYPE_LCD+57
                             1251 ; 119  |#define LCD_PRINT_UNICODE_CHAR_BUFFER MSG_TYPE_LCD+58
                             1252 ; 120  |#define LCD_PRINT_UNICODE_CHAR_INV_BUFFER MSG_TYPE_LCD+59
                             1253 ; 121  |#define LCD_PRINT_TIME_L_1DIG_HR_BUFFER MSG_TYPE_LCD+60
                             1254 ; 122  |#define LCD_SET_BUFFER_COLOR MSG_TYPE_LCD+61
                             1255 ; 123  |#define LCD_FORCE_BUFFER_UPDATE MSG_TYPE_LCD+62
                             1256 ; 124  |#define LCD_SET_BUFFER_WINDOW MSG_TYPE_LCD+63
                             1257 ; 125  |#define LCD_SET_COLOR MSG_TYPE_LCD+64
                             1258 ; 126  |#define LCD_SET_BUFFER_POSITION MSG_TYPE_LCD+65
                             1259 ; 127  |
                             1260 ; 128  |#define LCD_TEMP_CONTRAST MSG_TYPE_LCD+66
                             1261 ; 129  |
                             1262 ; 130  |#if defined(CLCD_16BIT)
                             1263 ; 131  |#define LCD_16BIT_ON MSG_TYPE_LCD+67
                             1264 ; 132  |#define LCD_16BIT_OFF MSG_TYPE_LCD+68
                             1265 ; 133  |
                             1266 ; 134  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+68
                             1267 ; 135  |#else 
                             1268 ; 136  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+66
                             1269 ; 137  |#endif
                             1270 ; 138  |
                             1271 ; 139  |// If you change the LCD message ID's then you must
                             1272 ; 140  |// also change the jump table in lcdapi.asm
                             1273 ; 141  |
                             1274 ; 142  |// Character LCD Message IDs
                             1275 ; 143  |#define CHARLCD_FIRST_MSG_ID MSG_TYPE_CHARLCD+0
                             1276 ; 144  |#define CHARLCD_CLEAR_RANGE MSG_TYPE_CHARLCD+0
                             1277 ; 145  |#define CHARLCD_PRINT_RSRC MSG_TYPE_CHARLCD+1
                             1278 ; 146  |#define CHARLCD_PRINT_INV_RSRC MSG_TYPE_CHARLCD+2
                             1279 ; 147  |#define CHARLCD_PRINT_ASCII_CHAR MSG_TYPE_CHARLCD+3
                             1280 ; 148  |#define CHARLCD_PRINT_ASCII_INV_CHAR MSG_TYPE_CHARLCD+4
                             1281 ; 149  |#define CHARLCD_PRINT_STRING_RSRC MSG_TYPE_CHARLCD+5
                             1282 ; 150  |#define CHARLCD_PRINT_STRING_INV_RSRC MSG_TYPE_CHARLCD+6
                             1283 ; 151  |#define CHARLCD_PRINT_STRING_ADDR MSG_TYPE_CHARLCD+7
                             1284 ; 152  |#define CHARLCD_PRINT_STRING_INV_ADDR MSG_TYPE_CHARLCD+8
                             1285 ; 153  |#define CHARLCD_SCROLL_DISPLAY MSG_TYPE_CHARLCD+9
                             1286 ; 154  |#define CHARLCD_READ_LCD_ADDR MSG_TYPE_CHARLCD+10
                             1287 ; 155  |#define CHARLCD_SET_CURSOR MSG_TYPE_CHARLCD+11
                             1288 ; 156  |#define CHARLCD_SET_FONT MSG_TYPE_CHARLCD+12
                             1289 ; 157  |#define CHARLCD_PRINT_NUMBER MSG_TYPE_CHARLCD+13
                             1290 ; 158  |#define CHARLCD_PRINT_TIME MSG_TYPE_CHARLCD+14
                             1291 ; 159  |#define CHARLCD_SET_BATTERY MSG_TYPE_CHARLCD+15
                             1292 ; 160  |#define CHARLCD_SET_EQ MSG_TYPE_CHARLCD+16
                             1293 ; 161  |#define CHARLCD_SET_ICON MSG_TYPE_CHARLCD+17
                             1294 ; 162  |#define CHARLCD_SET_PLAYMODE MSG_TYPE_CHARLCD+18
                             1295 ; 163  |#define CHARLCD_SET_PLAYSTATE MSG_TYPE_CHARLCD+19
                             1296 ; 164  |#define CHARLCD_SET_VOLUME MSG_TYPE_CHARLCD+20
                             1297 ; 165  |#define CHARLCD_CLEAR_DISPLAY MSG_TYPE_CHARLCD+21
                             1298 ; 166  |#define CHARLCD_LAST_MSG_ID MSG_TYPE_CHARLCD+21
                             1299 ; 167  |// If you change the cHARACTER LCD message ID's then you must
                             1300 ; 168  |// also change the jump table in lcdapi.asm
                             1301 ; 169  |
                             1302 ; 170  |// Decoder Message IDs
                             1303 ; 171  |#define DECODER_FIRST_MSG_ID MSG_TYPE_DECODER+0
                             1304 ; 172  |#define DECODER_RESET MSG_TYPE_DECODER+0
                             1305 ; 173  |#define DECODER_SET_DIR MSG_TYPE_DECODER+1
                             1306 ; 174  |#define DECODER_PLAY MSG_TYPE_DECODER+2
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  22

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1307 ; 175  |#define DECODER_STOP MSG_TYPE_DECODER+3
                             1308 ; 176  |#define DECODER_FFWD MSG_TYPE_DECODER+4
                             1309 ; 177  |#define DECODER_RWND MSG_TYPE_DECODER+5
                             1310 ; 178  |#define DECODER_NEXT_SONG MSG_TYPE_DECODER+6
                             1311 ; 179  |#define DECODER_PREV_SONG MSG_TYPE_DECODER+7
                             1312 ; 180  |#define DECODER_TIME_MODE MSG_TYPE_DECODER+8
                             1313 ; 181  |#define DECODER_AB_MODE MSG_TYPE_DECODER+9
                             1314 ; 182  |#define DECODER_SET_EQ MSG_TYPE_DECODER+10
                             1315 ; 183  |#define DECODER_GET_SONG_INFO MSG_TYPE_DECODER+11
                             1316 ; 184  |#define DECODER_NEXT_CHAPTER MSG_TYPE_DECODER+12
                             1317 ; 185  |#define DECODER_PREV_CHAPTER MSG_TYPE_DECODER+13
                             1318 ; 186  |#define DECODER_LAST_MSG_ID MSG_TYPE_DECODER+13
                             1319 ; 187  |// If you change the Decoder message ID's, then you must
                             1320 ; 188  |// also change the jump table in decoder_overlay.asm
                             1321 ; 189  |// and in dec_adpcm_overlay.asm.
                             1322 ; 190  |
                             1323 ; 191  |// Encoder Message IDs
                             1324 ; 192  |#define ENCODER_FIRST_MSG_ID MSG_TYPE_ENCODER+0
                             1325 ; 193  |#define ENCODER_RECORD MSG_TYPE_ENCODER+0
                             1326 ; 194  |#define ENCODER_STOP MSG_TYPE_ENCODER+1
                             1327 ; 195  |#define ENCODER_TIME_MODE MSG_TYPE_ENCODER+2
                             1328 ; 196  |#define ENCODER_LAST_MSG_ID MSG_TYPE_ENCODER+3
                             1329 ; 197  |// If you change the Encoder message ID's, then you must
                             1330 ; 198  |// also change the jump table in all encoder overlay modules.
                             1331 ; 199  |
                             1332 ; 200  |// Parser Message IDs
                             1333 ; 201  |#define PARSER_FIRST_MSG_ID MSG_TYPE_PARSER+0
                             1334 ; 202  |#define PARSER_NEXT_SONG MSG_TYPE_PARSER+0
                             1335 ; 203  |#define PARSER_PREV_SONG MSG_TYPE_PARSER+1
                             1336 ; 204  |#define PARSER_REPEAT MSG_TYPE_PARSER+2
                             1337 ; 205  |#define PARSER_RANDOM MSG_TYPE_PARSER+3
                             1338 ; 206  |#define PARSER_STOP MSG_TYPE_PARSER+4
                             1339 ; 207  |#define PARSER_DEVICE_ENUMERATE MSG_TYPE_PARSER+5
                             1340 ; 208  |#define PARSER_SET_CURRENT_SONG MSG_TYPE_PARSER+6
                             1341 ; 209  |#define PARSER_LAST_MSG_ID MSG_TYPE_PARSER+6
                             1342 ; 210  |// If you change the Parser message ID's, then you must
                             1343 ; 211  |// also change the jump table in parser.asm
                             1344 ; 212  |
                             1345 ; 213  |// Button Message IDs
                             1346 ; 214  |//BUTTON_FIRST_MSG_ID      equ     MSG_TYPE_BUTTON+0
                             1347 ; 215  |//BUTTON_BUTTONS_ON        equ     MSG_TYPE_BUTTON+0
                             1348 ; 216  |//BUTTON_BUTTONS_OFF       equ     MSG_TYPE_BUTTON+1
                             1349 ; 217  |//BUTTON_HOLD              equ     MSG_TYPE_BUTTON+2
                             1350 ; 218  |//BUTTON_HOLD_RELEASE      equ     MSG_TYPE_BUTTON+3
                             1351 ; 219  |//BUTTON_LAST_MSG_ID       equ     MSG_TYPE_BUTTON+3
                             1352 ; 220  |
                             1353 ; 221  |// Mixer Message IDs
                             1354 ; 222  |#define MIXER_FIRST_MSG_ID MSG_TYPE_MIXER+0
                             1355 ; 223  |#define MIXER_MASTER_INCR MSG_TYPE_MIXER+0
                             1356 ; 224  |#define MIXER_MASTER_DECR MSG_TYPE_MIXER+1
                             1357 ; 225  |#define MIXER_MASTER_SETLVL MSG_TYPE_MIXER+2
                             1358 ; 226  |#define MIXER_MASTER_MUTE MSG_TYPE_MIXER+3
                             1359 ; 227  |#define MIXER_MASTER_UNMUTE MSG_TYPE_MIXER+4
                             1360 ; 228  |#define MIXER_MASTER_FADE_OUT MSG_TYPE_MIXER+5
                             1361 ; 229  |#define MIXER_MASTER_FADE_IN MSG_TYPE_MIXER+6
                             1362 ; 230  |#define MIXER_MASTER_BAL_RIGHT MSG_TYPE_MIXER+7
                             1363 ; 231  |#define MIXER_MASTER_BAL_LEFT MSG_TYPE_MIXER+8
                             1364 ; 232  |#define MIXER_MIC_INCR MSG_TYPE_MIXER+9
                             1365 ; 233  |#define MIXER_MIC_DECR MSG_TYPE_MIXER+10
                             1366 ; 234  |#define MIXER_MIC_SETLVL MSG_TYPE_MIXER+11
                             1367 ; 235  |#define MIXER_MIC_MUTE MSG_TYPE_MIXER+12
                             1368 ; 236  |#define MIXER_MIC_UNMUTE MSG_TYPE_MIXER+13
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  23

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1369 ; 237  |#define MIXER_MIC_BOOST MSG_TYPE_MIXER+14
                             1370 ; 238  |#define MIXER_MIC_UNBOOST MSG_TYPE_MIXER+15
                             1371 ; 239  |#define MIXER_LINE_INCR MSG_TYPE_MIXER+16
                             1372 ; 240  |#define MIXER_LINE_DECR MSG_TYPE_MIXER+17
                             1373 ; 241  |#define MIXER_LINE_SETLVL MSG_TYPE_MIXER+18
                             1374 ; 242  |#define MIXER_LINE_MUTE MSG_TYPE_MIXER+19
                             1375 ; 243  |#define MIXER_LINE_UNMUTE MSG_TYPE_MIXER+20
                             1376 ; 244  |#define MIXER_FM_INCR MSG_TYPE_MIXER+21
                             1377 ; 245  |#define MIXER_FM_DECR MSG_TYPE_MIXER+22
                             1378 ; 246  |#define MIXER_FM_SETLVL MSG_TYPE_MIXER+23
                             1379 ; 247  |#define MIXER_FM_MUTE MSG_TYPE_MIXER+24
                             1380 ; 248  |#define MIXER_FM_UNMUTE MSG_TYPE_MIXER+25
                             1381 ; 249  |#define MIXER_DAC_INCR MSG_TYPE_MIXER+26
                             1382 ; 250  |#define MIXER_DAC_DECR MSG_TYPE_MIXER+27
                             1383 ; 251  |#define MIXER_DAC_SETLVL MSG_TYPE_MIXER+28
                             1384 ; 252  |#define MIXER_DAC_MUTE MSG_TYPE_MIXER+29
                             1385 ; 253  |#define MIXER_DAC_UNMUTE MSG_TYPE_MIXER+30
                             1386 ; 254  |#define MIXER_ADC_SELECT MSG_TYPE_MIXER+31
                             1387 ; 255  |#define MIXER_ADC_INCR MSG_TYPE_MIXER+32
                             1388 ; 256  |#define MIXER_ADC_DECR MSG_TYPE_MIXER+33
                             1389 ; 257  |#define MIXER_ADC_SETLVL MSG_TYPE_MIXER+34
                             1390 ; 258  |#define MIXER_ADC_MUTE MSG_TYPE_MIXER+35
                             1391 ; 259  |#define MIXER_ADC_UNMUTE MSG_TYPE_MIXER+36
                             1392 ; 260  |#define MIXER_REC_SELECT MSG_TYPE_MIXER+37
                             1393 ; 261  |#define MIXER_POWER_DOWN MSG_TYPE_MIXER+38
                             1394 ; 262  |#define ENABLE_RIGHT_CH MSG_TYPE_MIXER+39
                             1395 ; 263  |#define DISABLE_RIGHT_CH MSG_TYPE_MIXER+40
                             1396 ; 264  |#define MIXER_LAST_MSG_ID MSG_TYPE_MIXER+40
                             1397 ; 265  |// If you change the mixer message ID's then you must
                             1398 ; 266  |// also change the jump table in mixer.asm
                             1399 ; 267  |#define MIXER_ON 0
                             1400 ; 268  |#define MIXER_OFF 1
                             1401 ; 269  |
                             1402 ; 270  |
                             1403 ; 271  |// System Message IDs
                             1404 ; 272  |#define SYSTEM_FIRST_MSG_ID MSG_TYPE_SYSTEM+0
                             1405 ; 273  |#define SYSTEM_SHUTDOWN MSG_TYPE_SYSTEM+0
                             1406 ; 274  |#define SYSTEM_SHUTDOWN_FALSE MSG_TYPE_SYSTEM+1
                             1407 ; 275  |#define SYSTEM_SHUTDOWN_FINAL MSG_TYPE_SYSTEM+2
                             1408 ; 276  |#define SYSTEM_LAST_MSG_ID MSG_TYPE_SYSTEM+2
                             1409 ; 277  |// If you change the system message ID's then you must
                             1410 ; 278  |// also change the jump table in systemapi.asm
                             1411 ; 279  |
                             1412 ; 280  |// Menu IDs
                             1413 ; 281  |#define MENU_FIRST_MSG_ID MSG_TYPE_MENU+0
                             1414 ; 282  |#define MENU_BUTTON_EVENT MSG_TYPE_MENU+0
                             1415 ; 283  |#define MENU_DECODER_STATE_CHNG MSG_TYPE_MENU+1
                             1416 ; 284  |#define MENU_RECORDER_STATE_CHNG MSG_TYPE_MENU+2
                             1417 ; 285  |//sub parameters for this message:
                             1418 ; 286  |#define RECORDER_START 0
                             1419 ; 287  |#define RECORDER_PAUSE 0x2000
                             1420 ; 288  |#define RECORDER_RESUME 0x4000
                             1421 ; 289  |#define RECORDER_STOP_NORMAL 0x8000
                             1422 ; 290  |#define RECORDER_STOP_FILE_ERROR 0x8001
                             1423 ; 291  |#define RECORDER_STOP_OUT_OF_SPACE 0x8002
                             1424 ; 292  |#define RECORDER_STOP_LOW_BATTERY 0x8003
                             1425 ; 293  |#define MENU_SONG_TIME_CHNG MSG_TYPE_MENU+3
                             1426 ; 294  |#define MENU_AB_MODE_OFF MSG_TYPE_MENU+4
                             1427 ; 295  |#define MENU_BATTERY_CHNG MSG_TYPE_MENU+5
                             1428 ; 296  |#define MENU_SCROLL_TITLE MSG_TYPE_MENU+6
                             1429 ; 297  |#define MENU_AUTO_SHUTDOWN MSG_TYPE_MENU+7
                             1430 ; 298  |#define MENU_MSG_MEDIA_CHANGED MSG_TYPE_MENU+8
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  24

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1431 ; 299  |#define MENU_MSG_MEDIA_OVER_CUR MSG_TYPE_MENU+9
                             1432 ; 300  |#define MENU_TUNER_TUNED MSG_TYPE_MENU+10
                             1433 ; 301  |#define MENU_MSG_ENC_LOW_SPACE MSG_TYPE_MENU+11
                             1434 ; 302  |#define MENU_MSG_EQ_SETTINGS MSG_TYPE_MENU+12
                             1435 ; 303  |#define MENU_RECORDER_WRITE_DATA MSG_TYPE_MENU+13
                             1436 ; 304  |#define MENU_SONG_TRACK_CHNG MSG_TYPE_MENU+14
                             1437 ; 305  |#define MENU_SET_SONG_POSITION MSG_TYPE_MENU+15
                             1438 ; 306  |#define MENU_UPDATE_CHAPTER_INFO MSG_TYPE_MENU+16
                             1439 ; 307  |#define MENU_USB_CONNECTED MSG_TYPE_MENU+17
                             1440 ; 308  |#define MENU_MSG_LYRICS_SYNC_AB MSG_TYPE_MENU+18
                             1441 ; 309  |#define MENU_MSG_LYRICS_UPDATE MSG_TYPE_MENU+19
                             1442 ; 310  |#define MENU_TUNER_REFRESH_DISPLAY MSG_TYPE_MENU+20
                             1443 ; 311  |#define MENU_TUNER_DIRTY_FLASH MSG_TYPE_MENU+21
                             1444 ; 312  |#define MENU_LAST_MSG_ID MSG_TYPE_MENU+21
                             1445 ; 313  |
                             1446 ; 314  |// Note that other versions of this file have different msg equates.
                             1447 ; 315  |// If you change the system message ID's then you must
                             1448 ; 316  |// also change the jump table in all menu *.asm
                             1449 ; 317  |
                             1450 ; 318  |// LED Message IDs
                             1451 ; 319  |#define LED_FIRST_MSG_ID MSG_TYPE_LED+0
                             1452 ; 320  |#define LED_CONTROL MSG_TYPE_LED+0
                             1453 ; 321  |#define LED_RESET MSG_TYPE_LED+1
                             1454 ; 322  |#define LED_DLY_ON_CONTROL MSG_TYPE_LED+2
                             1455 ; 323  |#define LED_LAST_MSG_ID MSG_TYPE_LED+2
                             1456 ; 324  |// If you change the LeD message ID's then you must
                             1457 ; 325  |// also change the jump table in ledapi.asm
                             1458 ; 326  |
                             1459 ; 327  |#if (!defined(REMOVE_FM))
                             1460 ; 328  |// FM Tuner Message IDs
                             1461 ; 329  |#define TUNER_FIRST_MSG_ID MSG_TYPE_TUNER+0
                             1462 ; 330  |#define TUNER_TUNE_FREQUENCY MSG_TYPE_TUNER+0
                             1463 ; 331  |#define TUNER_TUNE_MANUAL_UP MSG_TYPE_TUNER+1
                             1464 ; 332  |#define TUNER_TUNE_MANUAL_DOWN MSG_TYPE_TUNER+2
                             1465 ; 333  |#define TUNER_TUNE_SEARCH_UP MSG_TYPE_TUNER+3
                             1466 ; 334  |#define TUNER_TUNE_SEARCH_DOWN MSG_TYPE_TUNER+4
                             1467 ; 335  |#define TUNER_FORCED_MONO MSG_TYPE_TUNER+5
                             1468 ; 336  |#define TUNER_RESET MSG_TYPE_TUNER+6
                             1469 ; 337  |#define TUNER_POWER_ON MSG_TYPE_TUNER+7
                             1470 ; 338  |#define TUNER_POWER_OFF MSG_TYPE_TUNER+8
                             1471 ; 339  |#define TUNER_SET_SENSITIVITY MSG_TYPE_TUNER+9
                             1472 ; 340  |//one parameter--the sensitivity in uV
                             1473 ; 341  |#define TUNER_GET_STATES MSG_TYPE_TUNER+10
                             1474 ; 342  |#define TUNER_MUTE_OUTPUTS MSG_TYPE_TUNER+11
                             1475 ; 343  |#define TUNER_PRESET_STATION MSG_TYPE_TUNER+12
                             1476 ; 344  |#define TUNER_TUNE_TO_PRESET MSG_TYPE_TUNER+13
                             1477 ; 345  |#define TUNER_SET_PRESET MSG_TYPE_TUNER+14
                             1478 ; 346  |#define TUNER_ERASE_PRESET MSG_TYPE_TUNER+15
                             1479 ; 347  |#define TUNER_LAST_MSG_ID MSG_TYPE_TUNER+15
                             1480 ; 348  |#endif
                             1481 ; 349  |
                             1482 ; 350  |#define SOFT_TIMER_FIRST_MSG_ID MSG_TYPE_SOFT_TIMER+0
                             1483 ; 351  |#define SOFT_TIMER_SET_TIMER MSG_TYPE_SOFT_TIMER+1
                             1484 ; 352  |#define SOFT_TIMER_KILL_TIMER MSG_TYPE_SOFT_TIMER+2
                             1485 ; 353  |#define SOFT_TIMER_LAST_MSG_ID MSG_TYPE_SOFT_TIMER+2
                             1486 ; 354  |
                             1487 ; 355  |
                             1488 ; 356  |#define GEQ_FIRST_MSG_ID MSG_TYPE_GEQ+0
                             1489 ; 357  |#define GEQ_SET_EQ MSG_TYPE_GEQ+0
                             1490 ; 358  |#define GEQ_SET_EQ_LEGACY MSG_TYPE_GEQ+1
                             1491 ; 359  |#define GEQ_SET_ALL_BAND_GAINS MSG_TYPE_GEQ+2
                             1492 ; 360  |#define GEQ_SET_GAIN MSG_TYPE_GEQ+3
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  25

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1493 ; 361  |#define GEQ_SET_COEFFICIENTS MSG_TYPE_GEQ+4
                             1494 ; 362  |#define GEQ_SET_PARAM MSG_TYPE_GEQ+5
                             1495 ; 363  |#define GEQ_GET_SETTINGS MSG_TYPE_GEQ+6
                             1496 ; 364  |#define GEQ_LAST_MSG_ID MSG_TYPE_GEQ+6
                             1497 ; 365  |
                             1498 ; 366  |#if (defined(USE_PLAYLIST3))
                             1499 ; 367  |// Music Library
                             1500 ; 368  |#define MUSICLIB_PLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+0
                             1501 ; 369  |#define MUSICLIB_START_PLAY_SONG MSG_TYPE_MUSICLIB_PLAY+0
                             1502 ; 370  |#define MUSICLIB_START_PLAY_ALL_SONG MSG_TYPE_MUSICLIB_PLAY+1
                             1503 ; 371  |#define MUSICLIB_PLAY_SETSHUFFLE MSG_TYPE_MUSICLIB_PLAY+2
                             1504 ; 372  |#define MUSICLIB_PLAY_RESUME MSG_TYPE_MUSICLIB_PLAY+3
                             1505 ; 373  |#define MUSICLIB_PLAY_CURRENT_SIZE MSG_TYPE_MUSICLIB_PLAY+4
                             1506 ; 374  |#define MUSICLIB_PLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+4
                             1507 ; 375  |
                             1508 ; 376  |#define MUSICLIB_BROWSE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+0
                             1509 ; 377  |#define MUSICLIB_BROWSE_SETROOT MSG_TYPE_MUSICLIB_BROWSE+0
                             1510 ; 378  |#define MUSICLIB_BROWSE_BROWSEMENU MSG_TYPE_MUSICLIB_BROWSE+1
                             1511 ; 379  |#define MUSICLIB_BROWSE_DOWNLIST MSG_TYPE_MUSICLIB_BROWSE+2
                             1512 ; 380  |#define MUSICLIB_BROWSE_UPLIST MSG_TYPE_MUSICLIB_BROWSE+3
                             1513 ; 381  |#define MUSICLIB_BROWSE_UPMENU MSG_TYPE_MUSICLIB_BROWSE+4
                             1514 ; 382  |#define MUSICLIB_BROWSE_SONGNUMBER MSG_TYPE_MUSICLIB_BROWSE+5
                             1515 ; 383  |#define MUSICLIB_BROWSE_ON_THE_FLY_GET_STATUS MSG_TYPE_MUSICLIB_BROWSE+6
                             1516 ; 384  |#define MUSICLIB_BROWSE_ON_THE_FLY_ADD_ITEM MSG_TYPE_MUSICLIB_BROWSE+7
                             1517 ; 385  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ITEM MSG_TYPE_MUSICLIB_BROWSE+8
                             1518 ; 386  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ALL MSG_TYPE_MUSICLIB_BROWSE+9
                             1519 ; 387  |#define MUSICLIB_BROWSE_LAST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+9
                             1520 ; 388  |
                             1521 ; 389  |#define MUSICLIB_PLAYALLNEXT_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1522 ; 390  |#define MUSICLIB_PLAYNEXTSONG MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1523 ; 391  |#define MUSICLIB_PLAYALLNEXT_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1524 ; 392  |
                             1525 ; 393  |#define MUSICLIB_PLAYALLPREV_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1526 ; 394  |#define MUSICLIB_PLAYPREVIOUSSONG MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1527 ; 395  |#define MUSICLIB_PLAYALLPREV_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1528 ; 396  |
                             1529 ; 397  |#define MUSICLIB_SHUFFLE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1530 ; 398  |#define MUSICLIB_SHUFFLE_NEXT MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1531 ; 399  |#define MUSICLIB_SHUFFLE_LAST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1532 ; 400  |
                             1533 ; 401  |#define MUSICLIB_VOICE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+0
                             1534 ; 402  |#define MUSICLIB_VOICE_BROWSEMENU MSG_TYPE_MUSICLIB_VOICE+0
                             1535 ; 403  |#define MUSICLIB_VOICE_DOWNLIST MSG_TYPE_MUSICLIB_VOICE+1
                             1536 ; 404  |#define MUSICLIB_VOICE_UPLIST MSG_TYPE_MUSICLIB_VOICE+2
                             1537 ; 405  |#define MUSICLIB_VOICE_UPMENU MSG_TYPE_MUSICLIB_VOICE+3
                             1538 ; 406  |#define MUSICLIB_VOICE_VOICENUMBER MSG_TYPE_MUSICLIB_VOICE+4
                             1539 ; 407  |#define MUSICLIB_VOICE_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+4
                             1540 ; 408  |
                             1541 ; 409  |#define MUSICLIB_VOICEPLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1542 ; 410  |#define MUSICLIB_START_PLAY_VOICE MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1543 ; 411  |#define MUSICLIB_VOICEPLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1544 ; 412  |
                             1545 ; 413  |#define MUSICLIB_MERGE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+0
                             1546 ; 414  |#define MUSICLIB_MERGE_SONG MSG_TYPE_MUSICLIB_MERGE+0
                             1547 ; 415  |#define MUSICLIB_MERGE_ALL_SONG MSG_TYPE_MUSICLIB_MERGE+1
                             1548 ; 416  |#define MUSICLIB_MERGE_RESUME MSG_TYPE_MUSICLIB_MERGE+2
                             1549 ; 417  |#define MUSICLIB_MERGE_LAST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+2
                             1550 ; 418  |#endif // IF (@def(USE_PLAYLIST3))
                             1551 ; 419  |
                             1552 ; 420  |#if defined(USE_PLAYLIST5)
                             1553 ; 421  |#define PL5_PL_FIRST_MSG_ID MSG_TYPE_PL5_PLAYBACK+0
                             1554 ; 422  |#define PL5_PL_MSG_RESET MSG_TYPE_PL5_PLAYBACK+0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  26

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1555 ; 423  |#define PL5_PL_MSG_CDSEARCHING MSG_TYPE_PL5_PLAYBACK+1
                             1556 ; 424  |#define PL5_PL_MSG_START MSG_TYPE_PL5_PLAYBACK+2
                             1557 ; 425  |#define PL5_PL_MSG_STOP MSG_TYPE_PL5_PLAYBACK+3
                             1558 ; 426  |#define PL5_PL_MSG_PAUSE MSG_TYPE_PL5_PLAYBACK+4
                             1559 ; 427  |#define PL5_PL_MSG_RESUME MSG_TYPE_PL5_PLAYBACK+5
                             1560 ; 428  |#define PL5_PL_MSG_DELETE MSG_TYPE_PL5_PLAYBACK+6
                             1561 ; 429  |#define PL5_PL_MSG_PLAY MSG_TYPE_PL5_PLAYBACK+7
                             1562 ; 430  |#define PL5_PL_MSG_DISCNT MSG_TYPE_PL5_PLAYBACK+8
                             1563 ; 431  |#define PL5_PL_MSG_ENACNT MSG_TYPE_PL5_PLAYBACK+9
                             1564 ; 432  |#define PL5_PL_LAST_MSG_ID MSG_TYPE_PL5_PLAYBACK+9
                             1565 ; 433  |
                             1566 ; 434  |#define PL5_BR_FIRST_MSG_ID MSG_TYPE_PL5_BROWSE+0
                             1567 ; 435  |#define PL5_BR_MSG_RESET MSG_TYPE_PL5_BROWSE+0
                             1568 ; 436  |#define PL5_BR_MSG_CDBROWSING MSG_TYPE_PL5_BROWSE+1
                             1569 ; 437  |#define PL5_BR_MSG_START MSG_TYPE_PL5_BROWSE+2
                             1570 ; 438  |#define PL5_BR_MSG_STOP MSG_TYPE_PL5_BROWSE+3
                             1571 ; 439  |#define PL5_BR_MSG_PAUSE MSG_TYPE_PL5_BROWSE+4
                             1572 ; 440  |#define PL5_BR_MSG_RESUME MSG_TYPE_PL5_BROWSE+5
                             1573 ; 441  |#define PL5_BR_MSG_DELETE MSG_TYPE_PL5_BROWSE+6
                             1574 ; 442  |#define PL5_BR_LAST_MSG_ID MSG_TYPE_PL5_BROWSE+6
                             1575 ; 443  |#endif // if @def('USE_PLAYLIST5')
                             1576 ; 444  |// Events
                             1577 ; 445  |// No event
                             1578 ; 446  |#define EVENT_NONE 0x000001   
                             1579 ; 447  |// A message has been posted
                             1580 ; 448  |#define EVENT_MESSAGE 0x000002   
                             1581 ; 449  |// Run if wait time elapsed
                             1582 ; 450  |#define EVENT_TIMER 0x000004   
                             1583 ; 451  |// Run if a button event occured
                             1584 ; 452  |#define EVENT_BUTTON 0x000008   
                             1585 ; 453  |// Run if a background event occured
                             1586 ; 454  |#define EVENT_BACKGROUND 0x000010   
                             1587 ; 455  |// The executive should immediately repeat this module
                             1588 ; 456  |#define EVENT_REPEAT 0x000020   
                             1589 ; 457  |// Run the module's init routine
                             1590 ; 458  |#define EVENT_INIT 0x800000   
                             1591 ; 459  |
                             1592 ; 460  |#define EVENT_NONE_BITPOS 0
                             1593 ; 461  |#define EVENT_MESSAGE_BITPOS 1
                             1594 ; 462  |#define EVENT_TIMER_BITPOS 2
                             1595 ; 463  |#define EVENT_BUTTON_BITPOS 3
                             1596 ; 464  |#define EVENT_BACKGROUND_BITPOS 4
                             1597 ; 465  |#define EVENT_REPEAT_BITPOS 5
                             1598 ; 466  |#define EVENT_INIT_BITPOS 23
                             1599 ; 467  |
                             1600 ; 468  |// Parser Message Buffers
                             1601 ; 469  |#define ParserPlayBit 0
                             1602 ; 470  |#define ButtonPressBit 1
                             1603 ; 471  |#define ParserRwndBit 1
                             1604 ; 472  |#define ParserFfwdBit 2
                             1605 ; 473  |
                             1606 ; 474  |//NextSong Message Parameters
                             1607 ; 475  |// ButtonPressBit1 set to denote button was pressed.
                             1608 ; 476  |#define NEXT_SONG 2             
                             1609 ; 477  |// ButtonPressBit1 cleared
                             1610 ; 478  |#define NEXT_SONG_PLAY_EOF 1          
                             1611 ; 479  |// ButtonPressBit1 set
                             1612 ; 480  |#define NEXT_SONG_PLAY_BUTTON 3          
                             1613 ; 481  |// NextSong + Ffwd
                             1614 ; 482  |#define NEXT_SONG_FFWD 4          
                             1615 ; 483  |
                             1616 ; 484  |//PrevSong Message Parameters
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  27

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1617 ; 485  |// PrevSong + Stopped
                             1618 ; 486  |#define PREV_SONG 0          
                             1619 ; 487  |// PrevSong + Play
                             1620 ; 488  |#define PREV_SONG_PLAY 1          
                             1621 ; 489  |// PrevSong + Rwnd
                             1622 ; 490  |#define PREV_SONG_RWND 2          
                             1623 ; 491  |
                             1624 ; 492  |
                             1625 ; 493  |
                             1626 ; 494  |
                             1627 ; 495  |#endif // IF (!@def(MSGEQU_INC))
                             1628 ; 496  |
                             1629 ; 497  |
                             1630 
                             1632 
                             1633 ; 12   |#include "resource.h"
                             1634 
                             1636 
                             1637 ; 1    |//  NOTE: This file was generated automatically by rscrenum.pl
                             1638 ; 2    |//  Do not edit it directly.
                             1639 ; 3    |//  Created on Sat Jun 28 16:37:44 2008 using resource.inc as input.
                             1640 ; 4    |
                             1641 ; 5    |
                             1642 ; 6    |
                             1643 ; 7    |//  NOTE: This file was generated automatically by rscrenum.pl
                             1644 ; 8    |//  Do not edit it directly.
                             1645 ; 9    |//  Created on Sat Jun 28 16:13:49 2008 using resource.inc as input.
                             1646 ; 10   |
                             1647 ; 11   |
                             1648 ; 12   |
                             1649 ; 13   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1650 ; 14   |//  Do not edit it directly.
                             1651 ; 15   |//  Created on Sat Jun 28 15:55:53 2008 using resource.inc as input.
                             1652 ; 16   |
                             1653 ; 17   |
                             1654 ; 18   |
                             1655 ; 19   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1656 ; 20   |//  Do not edit it directly.
                             1657 ; 21   |//  Created on Thu Jun 26 08:58:05 2008 using resource.inc as input.
                             1658 ; 22   |
                             1659 ; 23   |
                             1660 ; 24   |
                             1661 ; 25   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1662 ; 26   |//  Do not edit it directly.
                             1663 ; 27   |//  Created on Wed Jun 25 17:00:35 2008 using resource.inc as input.
                             1664 ; 28   |
                             1665 ; 29   |
                             1666 ; 30   |
                             1667 ; 31   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1668 ; 32   |//  Do not edit it directly.
                             1669 ; 33   |//  Created on Wed Jun 25 11:42:38 2008 using resource.inc as input.
                             1670 ; 34   |
                             1671 ; 35   |
                             1672 ; 36   |
                             1673 ; 37   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1674 ; 38   |//  Do not edit it directly.
                             1675 ; 39   |//  Created on Wed Jun 25 11:17:50 2008 using resource.inc as input.
                             1676 ; 40   |
                             1677 ; 41   |
                             1678 ; 42   |
                             1679 ; 43   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1680 ; 44   |//  Do not edit it directly.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  28

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1681 ; 45   |//  Created on Wed Jun 25 11:17:05 2008 using resource.inc as input.
                             1682 ; 46   |
                             1683 ; 47   |
                             1684 ; 48   |
                             1685 ; 49   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1686 ; 50   |//  Do not edit it directly.
                             1687 ; 51   |//  Created on Tue Jun 24 15:21:11 2008 using resource.inc as input.
                             1688 ; 52   |
                             1689 ; 53   |
                             1690 ; 54   |
                             1691 ; 55   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1692 ; 56   |//  Do not edit it directly.
                             1693 ; 57   |//  Created on Sun Jun 22 02:54:01 2008 using resource.inc as input.
                             1694 ; 58   |
                             1695 ; 59   |
                             1696 ; 60   |
                             1697 ; 61   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1698 ; 62   |//  Do not edit it directly.
                             1699 ; 63   |//  Created on Sun Jun 22 00:47:39 2008 using resource.inc as input.
                             1700 ; 64   |
                             1701 ; 65   |
                             1702 ; 66   |
                             1703 ; 67   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1704 ; 68   |//  Do not edit it directly.
                             1705 ; 69   |//  Created on Fri Jun 20 16:15:57 2008 using resource.inc as input.
                             1706 ; 70   |
                             1707 ; 71   |
                             1708 ; 72   |
                             1709 ; 73   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1710 ; 74   |//  Do not edit it directly.
                             1711 ; 75   |//  Created on Thu Jun 19 09:47:30 2008 using resource.inc as input.
                             1712 ; 76   |
                             1713 ; 77   |
                             1714 ; 78   |
                             1715 ; 79   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1716 ; 80   |//  Do not edit it directly.
                             1717 ; 81   |//  Created on Wed Jun 18 23:11:16 2008 using resource.inc as input.
                             1718 ; 82   |
                             1719 ; 83   |
                             1720 ; 84   |
                             1721 ; 85   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1722 ; 86   |//  Do not edit it directly.
                             1723 ; 87   |//  Created on Wed Jun 18 22:57:19 2008 using resource.inc as input.
                             1724 ; 88   |
                             1725 ; 89   |
                             1726 ; 90   |
                             1727 ; 91   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1728 ; 92   |//  Do not edit it directly.
                             1729 ; 93   |//  Created on Wed Jun 18 22:49:16 2008 using resource.inc as input.
                             1730 ; 94   |
                             1731 ; 95   |
                             1732 ; 96   |
                             1733 ; 97   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1734 ; 98   |//  Do not edit it directly.
                             1735 ; 99   |//  Created on Wed Jun 18 11:53:38 2008 using resource.inc as input.
                             1736 ; 100  |
                             1737 ; 101  |
                             1738 ; 102  |
                             1739 ; 103  |//  NOTE: This file was generated automatically by rscrenum.pl
                             1740 ; 104  |//  Do not edit it directly.
                             1741 ; 105  |//  Created on Wed Jun 18 10:45:13 2008 using resource.inc as input.
                             1742 ; 106  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  29

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1743 ; 107  |
                             1744 ; 108  |
                             1745 ; 109  |//  NOTE: This file was generated automatically by rscrenum.pl
                             1746 ; 110  |//  Do not edit it directly.
                             1747 ; 111  |//  Created on Wed Jun 18 09:54:56 2008 using resource.inc as input.
                             1748 ; 112  |
                             1749 ; 113  |
                             1750 ; 114  |
                             1751 ; 115  |//  NOTE: This file was generated automatically by rscrenum.pl
                             1752 ; 116  |//  Do not edit it directly.
                             1753 ; 117  |//  Created on Tue Jun 17 16:47:21 2008 using resource.inc as input.
                             1754 ; 118  |
                             1755 ; 119  |
                             1756 ; 120  |
                             1757 ; 121  |//  NOTE: This file was generated automatically by rscrenum.pl
                             1758 ; 122  |//  Do not edit it directly.
                             1759 ; 123  |//  Created on Tue Jun 17 11:30:49 2008 using resource.inc as input.
                             1760 ; 124  |
                             1761 ; 125  |
                             1762 ; 126  |
                             1763 ; 127  |/////////////////////////////////////////////////////////////////////////////////
                             1764 ; 128  |// Copyright(C) SigmaTel, Inc. 2001-2007
                             1765 ; 129  |// Reviews: DanhNguyen (06-2008) for X8iTF/STFM1000
                             1766 ; 130  |// LCD example resource listing
                             1767 ; 131  |/////////////////////////////////////////////////////////////////////////////////
                             1768 ; 132  |
                             1769 ; 133  |#if (!defined(resources))
                             1770 ; 134  |#define resources 1
                             1771 ; 135  |
                             1772 ; 136  |/////////////////////////////////////////////////////////////////////////////////
                             1773 ; 137  |//  Player version number  no leading zeros in version number!!!!!
                             1774 ; 138  |/////////////////////////////////////////////////////////////////////////////////
                             1775 ; 139  |
                             1776 ; 140  |#define VERSION_MAJOR 3
                             1777 ; 141  |#define VERSION_MIDDLE 200
                             1778 ; 142  |#define VERSION_MINOR 910
                             1779 ; 143  |
                             1780 ; 144  |#define LCD_SEG_OFFSET 0x000000
                             1781 ; 145  |#define NUMBER_OF_PRESETS 10
                             1782 ; 146  |
                             1783 ; 147  |
                             1784 ; 148  |/////////////////////////////////////////////////////////////////////////////////
                             1785 ; 149  |//  High usage resource. These have been moved here to take maximum advantage of
                             1786 ; 150  |//  the resource index cache if it was added.
                             1787 ; 151  |//  This block is sorted by frequency of use while loading a new song.
                             1788 ; 152  |/////////////////////////////////////////////////////////////////////////////////
                             1789 ; 153  |
                             1790 ; 154  |//$FILENAME searchdirectory.src
                             1791 ; 155  |#define RSRC_FUNCLET_SEARCHDIRECTORY 1    
                             1792 ; 156  |//$FILENAME shortdirmatch.src
                             1793 ; 157  |#define RSRC_FUNCLET_SHORTDIRMATCH 2    
                             1794 ; 158  |//$FILENAME fopen.src
                             1795 ; 159  |#define RSRC_FUNCLET_FOPEN 3    
                             1796 ; 160  |//$FILENAME musicmenu.src
                             1797 ; 161  |#define RSRC_MUSIC_MENU_CODE_BANK 4    
                             1798 ; 162  |//$FILENAME changepath.src
                             1799 ; 163  |#define RSRC_FUNCLET_CHANGEPATH 5    
                             1800 ; 164  |//$FILENAME _openandverifyslot.src
                             1801 ; 165  |#define RSRC_FUNCLET__OPENANDVERIFYSLOT 6    
                             1802 ; 166  |//$FILENAME _loadslot.src
                             1803 ; 167  |#define RSRC_FUNCLET__LOADSLOT 7    
                             1804 ; 168  |//$FILENAME getname.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  30

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1805 ; 169  |#define RSRC_FUNCLET_GETNAME 8    
                             1806 ; 170  |//$FILENAME Funclet_SteppingVoltageSet.src
                             1807 ; 171  |#define RSRC_FUNCLET_STEPPINGVOLTAGESET 9    
                             1808 ; 172  |//$FILENAME sethandleforsearch.src
                             1809 ; 173  |#define RSRC_FUNCLET_SETHANDLEFORSEARCH 10    
                             1810 ; 174  |//$FILENAME wmaWrap.src
                             1811 ; 175  |#define RSRC_WMADEC_CODE 11    
                             1812 ; 176  |//$FILENAME extractfilename.src
                             1813 ; 177  |#define RSRC_FUNCLET_EXTRACTFILENAME 12    
                             1814 ; 178  |//$FILENAME oem_getgroupcertprivatekey.src
                             1815 ; 179  |#define RSRC_FUNCLET_OEM_GETGROUPCERTPRIVATEKEY 13    
                             1816 ; 180  |//$FILENAME SoftTimerMod.src
                             1817 ; 181  |#define RSRC_SOFT_TIMER_MODULE_CODE 14    
                             1818 ; 182  |//$FILENAME GetShortfilename.src
                             1819 ; 183  |#define RSRC_FUNCLET_GETSHORTFILENAME 15    
                             1820 ; 184  |//$FILENAME drm_dcp_loadpropertiescache.src
                             1821 ; 185  |#define RSRC_FUNCLET_DRM_DCP_LOADPROPERTIESCACHE 16    
                             1822 ; 186  |//$FILENAME playerstatemachine.src
                             1823 ; 187  |#define RSRC_PLAY_STATE_MACHINE_CODE_BANK 17    
                             1824 ; 188  |//$FILENAME SysMod.src
                             1825 ; 189  |#define RSRC_SYSMOD_CODE 18    
                             1826 ; 190  |//$FILENAME drm_b64_decodew.src
                             1827 ; 191  |#define RSRC_FUNCLET_DRM_B64_DECODEW 19    
                             1828 ; 192  |//$FILENAME discardtrailigperiods.src
                             1829 ; 193  |#define RSRC_FUNCLET_DISCARDTRAILIGPERIODS 20    
                             1830 ; 194  |//$FILENAME uppercase.src
                             1831 ; 195  |#define RSRC_FUNCLET_UPPERCASE 21    
                             1832 ; 196  |//$FILENAME strlength.src
                             1833 ; 197  |#define RSRC_FUNCLET_STRLENGTH 22    
                             1834 ; 198  |//$FILENAME ConverToShortname.src
                             1835 ; 199  |#define RSRC_FUNCLET_CONVERTOSHORTNAME 23    
                             1836 ; 200  |//$FILENAME drm_bbx_hashvalue.src
                             1837 ; 201  |#define RSRC_FUNCLET_DRM_BBX_HASHVALUE 24    
                             1838 ; 202  |//$FILENAME drm_expr_evaluateexpression.src
                             1839 ; 203  |#define RSRC_FUNCLET_DRM_EXPR_EVALUATEEXPRESSION 25    
                             1840 ; 204  |//$FILENAME drm_sst_closekey.src
                             1841 ; 205  |#define RSRC_FUNCLET_DRM_SST_CLOSEKEY 26    
                             1842 ; 206  |//$FILENAME Funclet_SysSetSpeed.src
                             1843 ; 207  |#define RSRC_FUNCLET_SYSSETSPEED 27    
                             1844 ; 208  |//$FILENAME freehandle.src
                             1845 ; 209  |#define RSRC_FUNCLET_FREEHANDLE 28    
                             1846 ; 210  |//$FILENAME searchfreehandleallocate.src
                             1847 ; 211  |#define RSRC_FUNCLET_SEARCHFREEHANDLEALLOCATE 29    
                             1848 ; 212  |//$FILENAME _parselicenseattributes.src
                             1849 ; 213  |#define RSRC_FUNCLET__PARSELICENSEATTRIBUTES 30    
                             1850 ; 214  |//$FILENAME variablesecstategetorset.src
                             1851 ; 215  |#define RSRC_FUNCLET_VARIABLESECSTATEGETORSET 31    
                             1852 ; 216  |//$FILENAME _setuplicevalobjecttoshare.src
                             1853 ; 217  |#define RSRC_FUNCLET__SETUPLICEVALOBJECTTOSHARE 32    
                             1854 ; 218  |//$FILENAME drm_mgr_initialize.src
                             1855 ; 219  |#define RSRC_FUNCLET_DRM_MGR_INITIALIZE 33    
                             1856 ; 220  |//$FILENAME display.src
                             1857 ; 221  |#define RSRC_DISPLAY_CODE_BANK 34    
                             1858 ; 222  |//$FILENAME DisplayModule.src
                             1859 ; 223  |#define RSRC_DISPLAY_MODULE 35    
                             1860 ; 224  |//$FILENAME extractpath.src
                             1861 ; 225  |#define RSRC_FUNCLET_EXTRACTPATH 36    
                             1862 ; 226  |//$FILENAME drm_sst_createglobalstorepassword.src
                             1863 ; 227  |#define RSRC_FUNCLET_DRM_SST_CREATEGLOBALSTOREPASSWORD 37    
                             1864 ; 228  |//$FILENAME _getprivatekey.src
                             1865 ; 229  |#define RSRC_FUNCLET__GETPRIVATEKEY 38    
                             1866 ; 230  |//$FILENAME drm_hds_opennamespace.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  31

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1867 ; 231  |#define RSRC_FUNCLET_DRM_HDS_OPENNAMESPACE 39    
                             1868 ; 232  |//$FILENAME drm_hds_openslot.src
                             1869 ; 233  |#define RSRC_FUNCLET_DRM_HDS_OPENSLOT 40    
                             1870 ; 234  |//$FILENAME fclose.src
                             1871 ; 235  |#define RSRC_FUNCLET_FCLOSE 41    
                             1872 ; 236  |//$FILENAME drm_cphr_init.src
                             1873 ; 237  |#define RSRC_FUNCLET_DRM_CPHR_INIT 42    
                             1874 ; 238  |//$FILENAME drm_pk_symmetriccrypt.src
                             1875 ; 239  |#define RSRC_FUNCLET_DRM_PK_SYMMETRICCRYPT 43    
                             1876 ; 240  |//$FILENAME drm_mgr_bind.src
                             1877 ; 241  |#define RSRC_FUNCLET_DRM_MGR_BIND 44    
                             1878 ; 242  |//$FILENAME _decryptcontentkey.src
                             1879 ; 243  |#define RSRC_FUNCLET__DECRYPTCONTENTKEY 45    
                             1880 ; 244  |//$FILENAME drm_mac_inv32.src
                             1881 ; 245  |#define RSRC_FUNCLET_DRM_MAC_INV32 46    
                             1882 ; 246  |//$FILENAME drm_lic_getattribute.src
                             1883 ; 247  |#define RSRC_FUNCLET_DRM_LIC_GETATTRIBUTE 47    
                             1884 ; 248  |//$FILENAME drm_utl_getversionasstring.src
                             1885 ; 249  |#define RSRC_FUNCLET_DRM_UTL_GETVERSIONASSTRING 48    
                             1886 ; 250  |//$FILENAME drm_dcp_getattribute.src
                             1887 ; 251  |#define RSRC_FUNCLET_DRM_DCP_GETATTRIBUTE 49    
                             1888 ; 252  |//$FILENAME effectsmodules.src
                             1889 ; 253  |#define RSRC_EFFECTS_MODULES_P 50    
                             1890 ; 254  |//$FILENAME janusx.src
                             1891 ; 255  |#define RSRC_JANUSX_CODE 51    
                             1892 ; 256  |//$FILENAME drm_sst_openkeytokens.src
                             1893 ; 257  |#define RSRC_FUNCLET_DRM_SST_OPENKEYTOKENS 52    
                             1894 ; 258  |//$FILENAME eval.src
                             1895 ; 259  |#define RSRC_FUNCLET_EVAL 53    
                             1896 ; 260  |//$FILENAME _verifyslothash.src
                             1897 ; 261  |#define RSRC_FUNCLET__VERIFYSLOTHASH 54    
                             1898 ; 262  |//$FILENAME januscommon.src
                             1899 ; 263  |#define RSRC_JANUS_COMMON 55    
                             1900 ; 264  |//$FILENAME changecase.src
                             1901 ; 265  |#define RSRC_FUNCLET_CHANGECASE 56    
                             1902 ; 266  |//$FILENAME drm_bbx_symmetricverify.src
                             1903 ; 267  |#define RSRC_FUNCLET_DRM_BBX_SYMMETRICVERIFY 57    
                             1904 ; 268  |//$FILENAME _loadlicenseattributes.src
                             1905 ; 269  |#define RSRC_FUNCLET__LOADLICENSEATTRIBUTES 58    
                             1906 ; 270  |//$FILENAME drm_hds_slotseek.src
                             1907 ; 271  |#define RSRC_FUNCLET_DRM_HDS_SLOTSEEK 59    
                             1908 ; 272  |//$FILENAME drm_hds_slotwrite.src
                             1909 ; 273  |#define RSRC_FUNCLET_DRM_HDS_SLOTWRITE 60    
                             1910 ; 274  |//$FILENAME drm_levl_performoperations.src
                             1911 ; 275  |#define RSRC_FUNCLET_DRM_LEVL_PERFORMOPERATIONS 61    
                             1912 ; 276  |//$FILENAME drm_lic_verifysignature.src
                             1913 ; 277  |#define RSRC_FUNCLET_DRM_LIC_VERIFYSIGNATURE 62    
                             1914 ; 278  |//$FILENAME drm_lst_getlicense.src
                             1915 ; 279  |#define RSRC_FUNCLET_DRM_LST_GETLICENSE 63    
                             1916 ; 280  |//$FILENAME drm_utl_numbertostring.src
                             1917 ; 281  |#define RSRC_FUNCLET_DRM_UTL_NUMBERTOSTRING 64    
                             1918 ; 282  |//$FILENAME oem_writefile.src
                             1919 ; 283  |#define RSRC_FUNCLET_OEM_WRITEFILE 65    
                             1920 ; 284  |//$FILENAME drm_sst_getdata.src
                             1921 ; 285  |#define RSRC_FUNCLET_DRM_SST_GETDATA 66    
                             1922 ; 286  |//$FILENAME updatehandlemode.src
                             1923 ; 287  |#define RSRC_FUNCLET_UPDATEHANDLEMODE 67    
                             1924 ; 288  |//$FILENAME _getlicenseinfoandsetup.src
                             1925 ; 289  |#define RSRC_FUNCLET__GETLICENSEINFOANDSETUP 68    
                             1926 ; 290  |//$FILENAME drm_lic_completelicensechain.src
                             1927 ; 291  |#define RSRC_FUNCLET_DRM_LIC_COMPLETELICENSECHAIN 69    
                             1928 ; 292  |//$FILENAME doplay_p.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  32

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1929 ; 293  |#define RSRC_DOPLAY_P 70    
                             1930 ; 294  |//$FILENAME fatwritep.src
                             1931 ; 295  |#define RSRC_FATWRITE_P_CODE 71    
                             1932 ; 296  |//$FILENAME findfirst.src
                             1933 ; 297  |#define RSRC_FUNCLET_FINDFIRST 72    
                             1934 ; 298  |//$FILENAME Funclet_SysLoadFatWrite.src
                             1935 ; 299  |#define RSRC_FUNCLET_SYSLOADFATWRITE 73    
                             1936 ; 300  |//$FILENAME changetorootdirectory.src
                             1937 ; 301  |#define RSRC_FUNCLET_CHANGETOROOTDIRECTORY 74    
                             1938 ; 302  |//$FILENAME _findkeypair.src
                             1939 ; 303  |#define RSRC_FUNCLET__FINDKEYPAIR 75    
                             1940 ; 304  |//$FILENAME variablemachinegetorset.src
                             1941 ; 305  |#define RSRC_FUNCLET_VARIABLEMACHINEGETORSET 76    
                             1942 ; 306  |//$FILENAME _hdsslotenumnext.src
                             1943 ; 307  |#define RSRC_FUNCLET__HDSSLOTENUMNEXT 77    
                             1944 ; 308  |//$FILENAME getlspubkey.src
                             1945 ; 309  |#define RSRC_FUNCLET_GETLSPUBKEY 78    
                             1946 ; 310  |//$FILENAME drm_sst_gettokenvalue.src
                             1947 ; 311  |#define RSRC_FUNCLET_DRM_SST_GETTOKENVALUE 79    
                             1948 ; 312  |//$FILENAME drm_utl_decodekid.src
                             1949 ; 313  |#define RSRC_FUNCLET_DRM_UTL_DECODEKID 80    
                             1950 ; 314  |//$FILENAME drm_xml_getnodecdata.src
                             1951 ; 315  |#define RSRC_FUNCLET_DRM_XML_GETNODECDATA 81    
                             1952 ; 316  |//$FILENAME _freedrmmanagerinternalcontexts.src
                             1953 ; 317  |#define RSRC_FUNCLET__FREEDRMMANAGERINTERNALCONTEXTS 82    
                             1954 ; 318  |//$FILENAME drm_clk_initchecksecureclock.src
                             1955 ; 319  |#define RSRC_FUNCLET_DRM_CLK_INITCHECKSECURECLOCK 83    
                             1956 ; 320  |//$FILENAME drm_sst_openandlockslot.src
                             1957 ; 321  |#define RSRC_FUNCLET_DRM_SST_OPENANDLOCKSLOT 84    
                             1958 ; 322  |//$FILENAME aes_enc.src
                             1959 ; 323  |#define RSRC_AES_ENC 85    
                             1960 ; 324  |//$FILENAME getprivkey.src
                             1961 ; 325  |#define RSRC_FUNCLET_GETPRIVKEY 86    
                             1962 ; 326  |//$FILENAME Funclet_GetUnicodeCharacterBitmap.src
                             1963 ; 327  |#define RSRC_FUNCLET_GET_UNICODE_CHARACTER_BITMAP 87    
                             1964 ; 328  |//$FILENAME playlist_codebank.src
                             1965 ; 329  |#define RSRC_PLAYLIST_CODEBANK 88    
                             1966 ; 330  |//$FILENAME drm_lic_getenablingbits.src
                             1967 ; 331  |#define RSRC_FUNCLET_DRM_LIC_GETENABLINGBITS 89    
                             1968 ; 332  |//$FILENAME drm_mgr_uninitialize.src
                             1969 ; 333  |#define RSRC_FUNCLET_DRM_MGR_UNINITIALIZE 90    
                             1970 ; 334  |//$FILENAME _getdevicecert.src
                             1971 ; 335  |#define RSRC_FUNCLET__GETDEVICECERT 91    
                             1972 ; 336  |//$FILENAME drm_lic_reportactions.src
                             1973 ; 337  |#define RSRC_FUNCLET_DRM_LIC_REPORTACTIONS 92    
                             1974 ; 338  |//$FILENAME drmcrt_wcsntol.src
                             1975 ; 339  |#define RSRC_FUNCLET_DRMCRT_WCSNTOL 93    
                             1976 ; 340  |//$FILENAME _basicheaderchecks.src
                             1977 ; 341  |#define RSRC_FUNCLET__BASICHEADERCHECKS 94    
                             1978 ; 342  |//$FILENAME drm_hdr_getattribute.src
                             1979 ; 343  |#define RSRC_FUNCLET_DRM_HDR_GETATTRIBUTE 95    
                             1980 ; 344  |//$FILENAME drm_hds_slotenumnext.src
                             1981 ; 345  |#define RSRC_FUNCLET_DRM_HDS_SLOTENUMNEXT 96    
                             1982 ; 346  |//$FILENAME drm_levl_evaluateexpression.src
                             1983 ; 347  |#define RSRC_FUNCLET_DRM_LEVL_EVALUATEEXPRESSION 97    
                             1984 ; 348  |//$FILENAME drm_lst_open.src
                             1985 ; 349  |#define RSRC_FUNCLET_DRM_LST_OPEN 98    
                             1986 ; 350  |//$FILENAME drm_xml_getnodeattribute.src
                             1987 ; 351  |#define RSRC_FUNCLET_DRM_XML_GETNODEATTRIBUTE 99    
                             1988 ; 352  |//$FILENAME _verifysymmerticsignature.src
                             1989 ; 353  |#define RSRC_FUNCLET__VERIFYSYMMERTICSIGNATURE 100    
                             1990 ; 354  |//$FILENAME oem_openfile.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  33

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1991 ; 355  |#define RSRC_FUNCLET_OEM_OPENFILE 101    
                             1992 ; 356  |//$FILENAME _getdrmfullpathname.src
                             1993 ; 357  |#define RSRC_FUNCLET__GETDRMFULLPATHNAME 102    
                             1994 ; 358  |//$FILENAME oem_getsecurestoreglobalpasswordseed.src
                             1995 ; 359  |#define RSRC_FUNCLET_OEM_GETSECURESTOREGLOBALPASSWORDSEED 103    
                             1996 ; 360  |//$FILENAME _applydiffstostore.src
                             1997 ; 361  |#define RSRC_FUNCLET__APPLYDIFFSTOSTORE 104    
                             1998 ; 362  |//$FILENAME drm_sst_setdata.src
                             1999 ; 363  |#define RSRC_FUNCLET_DRM_SST_SETDATA 105    
                             2000 ; 364  |//$FILENAME drm_sst_getlockeddata.src
                             2001 ; 365  |#define RSRC_FUNCLET_DRM_SST_GETLOCKEDDATA 106    
                             2002 ; 366  |//$FILENAME drm_sst_setlockeddata.src
                             2003 ; 367  |#define RSRC_FUNCLET_DRM_SST_SETLOCKEDDATA 107    
                             2004 ; 368  |//$FILENAME playerlib_extra.src
                             2005 ; 369  |#define RSRC_PLAYERLIB_EXTRA_CODE_BANK 108    
                             2006 ; 370  |//$FILENAME wmaCommon.src
                             2007 ; 371  |#define RSRC_WMA_COMMON 109    
                             2008 ; 372  |//$FILENAME wmainit.src
                             2009 ; 373  |#define RSRC_WMA_INIT 110    
                             2010 ; 374  |//$FILENAME playlist2traverse_codebank.src
                             2011 ; 375  |#define RSRC_PLAYLIST2TRAVERSE_CODEBANK 111    
                             2012 ; 376  |//$FILENAME drm_bbx_cipherkeysetup.src
                             2013 ; 377  |#define RSRC_FUNCLET_DRM_BBX_CIPHERKEYSETUP 112    
                             2014 ; 378  |//$FILENAME drm_lic_checkclockrollback.src
                             2015 ; 379  |#define RSRC_FUNCLET_DRM_LIC_CHECKCLOCKROLLBACK 113    
                             2016 ; 380  |//$FILENAME drm_hds_closestore.src
                             2017 ; 381  |#define RSRC_FUNCLET_DRM_HDS_CLOSESTORE 114    
                             2018 ; 382  |//$FILENAME _hdsloadsrn.src
                             2019 ; 383  |#define RSRC_FUNCLET__HDSLOADSRN 115    
                             2020 ; 384  |//$FILENAME _loadproritizedlist.src
                             2021 ; 385  |#define RSRC_FUNCLET__LOADPRORITIZEDLIST 116    
                             2022 ; 386  |//$FILENAME drm_lst_initenum.src
                             2023 ; 387  |#define RSRC_FUNCLET_DRM_LST_INITENUM 117    
                             2024 ; 388  |//$FILENAME _loadattributesintocache.src
                             2025 ; 389  |#define RSRC_FUNCLET__LOADATTRIBUTESINTOCACHE 118    
                             2026 ; 390  |//$FILENAME drm_pk_symmetricverify.src
                             2027 ; 391  |#define RSRC_FUNCLET_DRM_PK_SYMMETRICVERIFY 119    
                             2028 ; 392  |
                             2029 ; 393  |/////////////////////////////////////////////////////////////////////////////////
                             2030 ; 394  |//  Menu Modules (codebanks)
                             2031 ; 395  |/////////////////////////////////////////////////////////////////////////////////
                             2032 ; 396  |//$FILENAME mainmenu.src
                             2033 ; 397  |#define RSRC_MAIN_MENU_CODE_BANK 120    
                             2034 ; 398  |//$FILENAME displaylists.src
                             2035 ; 399  |#define RSRC_DISPLAY_LISTS_CODE_BANK 121    
                             2036 ; 400  |
                             2037 ; 401  |//$FILENAME voicemenu.src
                             2038 ; 402  |#define RSRC_VOICE_MENU_CODE_BANK 122    
                             2039 ; 403  |//$FILENAME fmtunermenu.src
                             2040 ; 404  |#define RSRC_FMTUNER_MENU_CODE_BANK 123    
                             2041 ; 405  |//$FILENAME recorderstatemachine.src
                             2042 ; 406  |#define RSRC_RECORDER_STATE_MACHINE_CODE_BANK 124    
                             2043 ; 407  |
                             2044 ; 408  |//$FILENAME eqmenu.src
                             2045 ; 409  |#define RSRC_EQ_MENU_CODE_BANK 125    
                             2046 ; 410  |//$FILENAME playmodemenu.src
                             2047 ; 411  |#define RSRC_PLAYMODE_MENU_CODE_BANK 126    
                             2048 ; 412  |//$FILENAME contrastmenu.src
                             2049 ; 413  |#define RSRC_CONTRAST_MENU_CODE_BANK 127    
                             2050 ; 414  |//$FILENAME pwrsettingsmenu.src
                             2051 ; 415  |#define RSRC_PWRSETTINGS_MENU_CODE_BANK 128    
                             2052 ; 416  |//$FILENAME timedatemenu.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  34

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2053 ; 417  |#define RSRC_TIMEDATE_MENU_CODE_BANK 129    
                             2054 ; 418  |//$FILENAME settimemenu.src
                             2055 ; 419  |#define RSRC_SETTIME_MENU_CODE_BANK 130    
                             2056 ; 420  |//$FILENAME setdatemenu.src
                             2057 ; 421  |#define RSRC_SETDATE_MENU_CODE_BANK 131    
                             2058 ; 422  |//$FILENAME settingsmenu.src
                             2059 ; 423  |#define RSRC_SETTINGS_MENU_CODE_BANK 132    
                             2060 ; 424  |//$FILENAME string_system_menu.src
                             2061 ; 425  |#define RSRC_SYSTEM_MENU_CODE_BANK 133    
                             2062 ; 426  |//$FILENAME deletemenu.src
                             2063 ; 427  |#define RSRC_DELETE_MENU_CODE_BANK 134    
                             2064 ; 428  |//$FILENAME aboutmenu.src
                             2065 ; 429  |#define RSRC_ABOUT_MENU_CODE_BANK 135    
                             2066 ; 430  |
                             2067 ; 431  |//$FILENAME spectrogram.src
                             2068 ; 432  |#define RSRC_SPECTROGRAM_MENU_CODE_BANK 136    
                             2069 ; 433  |
                             2070 ; 434  |//$FILENAME motionvideomenu.src
                             2071 ; 435  |#define RSRC_MOTION_VIDEO_MENU_CODE_BANK 137    
                             2072 ; 436  |//$FILENAME motionvideomenuinitstate.src
                             2073 ; 437  |#define RSRC_MOTION_VIDEO_MENU_INITSTATE_CODE_BANK 138    
                             2074 ; 438  |//$FILENAME jpegdisplaymenu.src
                             2075 ; 439  |#define RSRC_JPEG_DISPLAY_MENU_CODE_BANK 139    
                             2076 ; 440  |//$FILENAME jpegmanualmenu.src
                             2077 ; 441  |#define RSRC_JPEG_MANUAL_MENU_CODE_BANK 140    
                             2078 ; 442  |//$FILENAME jpegthumbnailmenu.src
                             2079 ; 443  |#define RSRC_JPEG_THUMBNAIL_MENU_CODE_BANK 141    
                             2080 ; 444  |//$FILENAME jpegslideshowmenu.src
                             2081 ; 445  |#define RSRC_JPEG_SLIDESHOW_MENU_CODE_BANK 142    
                             2082 ; 446  |//$FILENAME albumartmenu.src
                             2083 ; 447  |#define RSRC_ALBUM_ART_MENU_CODE_BANK 143    
                             2084 ; 448  |//$FILENAME jpegfileutilextra.src
                             2085 ; 449  |#define RSRC_JPEG_FILEUTIL_EXTRA_MENU_CODE_BANK 144    
                             2086 ; 450  |
                             2087 ; 451  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2088 ; 452  |// General Modules
                             2089 ; 453  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2090 ; 454  |//$FILENAME MixMod.src
                             2091 ; 455  |#define RSRC_MIXMOD_CODE 145    
                             2092 ; 456  |//$FILENAME TunerModule.src
                             2093 ; 457  |#define RSRC_TUNER_MODULE 146    
                             2094 ; 458  |//$FILENAME geqoverlay.src
                             2095 ; 459  |#define RSRC_GEQOVERLAY_CODE 147    
                             2096 ; 460  |
                             2097 ; 461  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2098 ; 462  |// Decoders/Encoders
                             2099 ; 463  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2100 ; 464  |//$FILENAME DecMod.src
                             2101 ; 465  |#define RSRC_DECMOD_CODE 148    
                             2102 ; 466  |//$FILENAME mp3p.src
                             2103 ; 467  |#define RSRC_MP3P_CODE 149    
                             2104 ; 468  |//$FILENAME mp3x.src
                             2105 ; 469  |#define RSRC_MP3X_CODE 150    
                             2106 ; 470  |//$FILENAME mp3y.src
                             2107 ; 471  |#define RSRC_MP3Y_CODE 151    
                             2108 ; 472  |//$FILENAME janusp.src
                             2109 ; 473  |#define RSRC_JANUSP_CODE 152    
                             2110 ; 474  |//RSRC_JANUSY_CODE        equ       29    ;$FILENAME janusy.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  35

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2111 ; 475  |
                             2112 ; 476  |//$FILENAME decadpcmimamod.src
                             2113 ; 477  |#define RSRC_DEC_ADPCM_MOD_CODE 153    
                             2114 ; 478  |//$FILENAME dec_adpcmp.src
                             2115 ; 479  |#define RSRC_DEC_ADPCMP_CODE 154    
                             2116 ; 480  |//$FILENAME dec_adpcmx.src
                             2117 ; 481  |#define RSRC_DEC_ADPCMX_CODE 155    
                             2118 ; 482  |//$FILENAME dec_adpcmy.src
                             2119 ; 483  |#define RSRC_DEC_ADPCMY_CODE 156    
                             2120 ; 484  |
                             2121 ; 485  |//$FILENAME decadpcmsmvmod.src
                             2122 ; 486  |#define RSRC_DEC_SMVADPCM_MOD_CODE 157    
                             2123 ; 487  |//$FILENAME dec_smvadpcmp.src
                             2124 ; 488  |#define RSRC_DEC_SMVADPCMP_CODE 158    
                             2125 ; 489  |//$FILENAME dec_smvadpcmx.src
                             2126 ; 490  |#define RSRC_DEC_SMVADPCMX_CODE 159    
                             2127 ; 491  |//$FILENAME dec_smvadpcmy.src
                             2128 ; 492  |#define RSRC_DEC_SMVADPCMY_CODE 160    
                             2129 ; 493  |
                             2130 ; 494  |//$FILENAME encadpcmimamod.src
                             2131 ; 495  |#define RSRC_ENC_ADPCM_MOD_CODE 161    
                             2132 ; 496  |//$FILENAME enc_adpcmp.src
                             2133 ; 497  |#define RSRC_ENC_ADPCMP_CODE 162    
                             2134 ; 498  |//$FILENAME enc_adpcmx.src
                             2135 ; 499  |#define RSRC_ENC_ADPCMX_CODE 163    
                             2136 ; 500  |//$FILENAME enc_adpcmy.src
                             2137 ; 501  |#define RSRC_ENC_ADPCMY_CODE 164    
                             2138 ; 502  |
                             2139 ; 503  |//$FILENAME jpeg_p.src
                             2140 ; 504  |#define RSRC_JPEG_DECODER_P 165    
                             2141 ; 505  |//$FILENAME jpeg_x.src
                             2142 ; 506  |#define RSRC_JPEG_DECODER_X 166    
                             2143 ; 507  |//$FILENAME jpeg_y.src
                             2144 ; 508  |#define RSRC_JPEG_DECODER_Y 167    
                             2145 ; 509  |//$FILENAME jpeg2_y.src
                             2146 ; 510  |#define RSRC_JPEG_DECODER_Y_2 168    
                             2147 ; 511  |//$FILENAME bmp2_y.src
                             2148 ; 512  |#define RSRC_BMP_DECODER_Y_2 169    
                             2149 ; 513  |//$FILENAME bmp_p.src
                             2150 ; 514  |#define RSRC_BMP_DECODER_P 170    
                             2151 ; 515  |
                             2152 ; 516  |//RSRC_SMVJPEG_DECODER_P    equ       57    ;$FILENAME smvjpeg_p.src
                             2153 ; 517  |//$FILENAME smvjpeg_x.src
                             2154 ; 518  |#define RSRC_SMVJPEG_DECODER_X 171    
                             2155 ; 519  |//$FILENAME smvjpeg_y.src
                             2156 ; 520  |#define RSRC_SMVJPEG_DECODER_Y 172    
                             2157 ; 521  |
                             2158 ; 522  |
                             2159 ; 523  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2160 ; 524  |// System Settings
                             2161 ; 525  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2162 ; 526  |//$FILENAME settings.src
                             2163 ; 527  |#define RSRC_SETTINGS_COMMANDS 173    
                             2164 ; 528  |
                             2165 ; 529  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2166 ; 530  |// Media Device Drivers
                             2167 ; 531  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2168 ; 532  |//This resource is filled with garbage unless it is the MMC build
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  36

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2169 ; 533  |//$FILENAME null.src
                             2170 ; 534  |#define RSRC_MMCDD_CODE 174    
                             2171 ; 535  |//$FILENAME null.src
                             2172 ; 536  |#define RSRC_SMDD_HIGH_CODE 175    
                             2173 ; 537  |
                             2174 ; 538  |/////////////////////////////////////////////////////////////////////////////////
                             2175 ; 539  |//  PlayState resources
                             2176 ; 540  |/////////////////////////////////////////////////////////////////////////////////
                             2177 ; 541  |//$FILENAME play_icon_with_border.src
                             2178 ; 542  |#define RSRC_PLAY_ICON_WITH_BORDER 176    
                             2179 ; 543  |//$FILENAME pause_icon_with_border.src
                             2180 ; 544  |#define RSRC_PAUSE_ICON_WITH_BORDER 177    
                             2181 ; 545  |//$FILENAME stop_icon_with_border.src
                             2182 ; 546  |#define RSRC_STOP_ICON_WITH_BORDER 178    
                             2183 ; 547  |//$FILENAME record_icon_with_border.src
                             2184 ; 548  |#define RSRC_RECORD_ICON_WITH_BORDER 179    
                             2185 ; 549  |//$FILENAME paused_record_icon_with_border.src
                             2186 ; 550  |#define RSRC_PAUSED_RECORD_ICON_BORDER 180    
                             2187 ; 551  |//$FILENAME ffwd_icon_with_border.src
                             2188 ; 552  |#define RSRC_FFWD_ICON_WITH_BORDER 181    
                             2189 ; 553  |//$FILENAME rwnd_icon_with_border.src
                             2190 ; 554  |#define RSRC_RWND_ICON_WITH_BORDER 182    
                             2191 ; 555  |
                             2192 ; 556  |/////////////////////////////////////////////////////////////////////////////////
                             2193 ; 557  |//  PlayMode resources
                             2194 ; 558  |/////////////////////////////////////////////////////////////////////////////////
                             2195 ; 559  |//$FILENAME repeatall_icon.src
                             2196 ; 560  |#define RSRC_REPEAT_ALL_ICON 183    
                             2197 ; 561  |//$FILENAME repeatsong_icon.src
                             2198 ; 562  |#define RSRC_REPEAT_SONG_ICON 184    
                             2199 ; 563  |//$FILENAME shuffle_icon.src
                             2200 ; 564  |#define RSRC_SHUFFLE_ICON 185    
                             2201 ; 565  |//$FILENAME random_icon.src
                             2202 ; 566  |#define RSRC_RANDOM_ICON 186    
                             2203 ; 567  |//$FILENAME repeatallclear_icon.src
                             2204 ; 568  |#define RSRC_REPEAT_ALL_CLEAR_ICON 187    
                             2205 ; 569  |//$FILENAME repeatsongclear_icon.src
                             2206 ; 570  |#define RSRC_REPEAT_SONG_CLEAR_ICON 188    
                             2207 ; 571  |//$FILENAME shuffleclear_icon.src
                             2208 ; 572  |#define RSRC_SHUFFLE_CLEAR_ICON 189    
                             2209 ; 573  |
                             2210 ; 574  |/////////////////////////////////////////////////////////////////////////////////
                             2211 ; 575  |//  Battery Status
                             2212 ; 576  |/////////////////////////////////////////////////////////////////////////////////
                             2213 ; 577  |//$FILENAME battery_00.src
                             2214 ; 578  |#define RSRC_BATTERY_00 190    
                             2215 ; 579  |//$FILENAME battery_01.src
                             2216 ; 580  |#define RSRC_BATTERY_01 191    
                             2217 ; 581  |//$FILENAME battery_02.src
                             2218 ; 582  |#define RSRC_BATTERY_02 192    
                             2219 ; 583  |//$FILENAME battery_03.src
                             2220 ; 584  |#define RSRC_BATTERY_03 193    
                             2221 ; 585  |//$FILENAME battery_04.src
                             2222 ; 586  |#define RSRC_BATTERY_04 194    
                             2223 ; 587  |//$FILENAME battery_05.src
                             2224 ; 588  |#define RSRC_BATTERY_05 195    
                             2225 ; 589  |//$FILENAME battery_06.src
                             2226 ; 590  |#define RSRC_BATTERY_06 196    
                             2227 ; 591  |//$FILENAME battery_07.src
                             2228 ; 592  |#define RSRC_BATTERY_07 197    
                             2229 ; 593  |//$FILENAME battery_08.src
                             2230 ; 594  |#define RSRC_BATTERY_08 198    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  37

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2231 ; 595  |//$FILENAME battery_09.src
                             2232 ; 596  |#define RSRC_BATTERY_09 199    
                             2233 ; 597  |//$FILENAME battery_10.src
                             2234 ; 598  |#define RSRC_BATTERY_10 200    
                             2235 ; 599  |
                             2236 ; 600  |/////////////////////////////////////////////////////////////////////////////////
                             2237 ; 601  |//  System Icons
                             2238 ; 602  |/////////////////////////////////////////////////////////////////////////////////
                             2239 ; 603  |//$FILENAME disk_small.src
                             2240 ; 604  |#define RSRC_DISK_ICON 201    
                             2241 ; 605  |//$FILENAME lock_small.src
                             2242 ; 606  |#define RSRC_LOCK_ICON 202    
                             2243 ; 607  |//$FILENAME icon_music_mode.src
                             2244 ; 608  |#define RSRC_MUSIC_MODE_ICON 203    
                             2245 ; 609  |//$FILENAME icon_voice_mode.src
                             2246 ; 610  |#define RSRC_VOICE_MODE_ICON 204    
                             2247 ; 611  |
                             2248 ; 612  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2249 ; 613  |// Volume Bitmaps
                             2250 ; 614  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2251 ; 615  |//$FILENAME icon_vol_00.src
                             2252 ; 616  |#define RSRC_ICON_VOL_00 205    
                             2253 ; 617  |//$FILENAME icon_vol_01.src
                             2254 ; 618  |#define RSRC_ICON_VOL_01 206    
                             2255 ; 619  |//$FILENAME icon_vol_02.src
                             2256 ; 620  |#define RSRC_ICON_VOL_02 207    
                             2257 ; 621  |//$FILENAME icon_vol_03.src
                             2258 ; 622  |#define RSRC_ICON_VOL_03 208    
                             2259 ; 623  |//$FILENAME icon_vol_04.src
                             2260 ; 624  |#define RSRC_ICON_VOL_04 209    
                             2261 ; 625  |//$FILENAME icon_vol_05.src
                             2262 ; 626  |#define RSRC_ICON_VOL_05 210    
                             2263 ; 627  |//$FILENAME icon_vol_06.src
                             2264 ; 628  |#define RSRC_ICON_VOL_06 211    
                             2265 ; 629  |//$FILENAME icon_vol_07.src
                             2266 ; 630  |#define RSRC_ICON_VOL_07 212    
                             2267 ; 631  |//$FILENAME icon_vol_08.src
                             2268 ; 632  |#define RSRC_ICON_VOL_08 213    
                             2269 ; 633  |//$FILENAME icon_vol_09.src
                             2270 ; 634  |#define RSRC_ICON_VOL_09 214    
                             2271 ; 635  |//$FILENAME icon_vol_10.src
                             2272 ; 636  |#define RSRC_ICON_VOL_10 215    
                             2273 ; 637  |//$FILENAME icon_vol_11.src
                             2274 ; 638  |#define RSRC_ICON_VOL_11 216    
                             2275 ; 639  |//$FILENAME icon_vol_12.src
                             2276 ; 640  |#define RSRC_ICON_VOL_12 217    
                             2277 ; 641  |//$FILENAME icon_vol_13.src
                             2278 ; 642  |#define RSRC_ICON_VOL_13 218    
                             2279 ; 643  |//$FILENAME icon_vol_14.src
                             2280 ; 644  |#define RSRC_ICON_VOL_14 219    
                             2281 ; 645  |//$FILENAME icon_vol_15.src
                             2282 ; 646  |#define RSRC_ICON_VOL_15 220    
                             2283 ; 647  |//$FILENAME icon_vol_16.src
                             2284 ; 648  |#define RSRC_ICON_VOL_16 221    
                             2285 ; 649  |//$FILENAME icon_vol_17.src
                             2286 ; 650  |#define RSRC_ICON_VOL_17 222    
                             2287 ; 651  |//$FILENAME icon_vol_18.src
                             2288 ; 652  |#define RSRC_ICON_VOL_18 223    
                             2289 ; 653  |//$FILENAME icon_vol_19.src
                             2290 ; 654  |#define RSRC_ICON_VOL_19 224    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  38

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2291 ; 655  |//$FILENAME icon_vol_20.src
                             2292 ; 656  |#define RSRC_ICON_VOL_20 225    
                             2293 ; 657  |//$FILENAME icon_vol_21.src
                             2294 ; 658  |#define RSRC_ICON_VOL_21 226    
                             2295 ; 659  |//$FILENAME icon_vol_22.src
                             2296 ; 660  |#define RSRC_ICON_VOL_22 227    
                             2297 ; 661  |//$FILENAME icon_vol_23.src
                             2298 ; 662  |#define RSRC_ICON_VOL_23 228    
                             2299 ; 663  |//$FILENAME icon_vol_24.src
                             2300 ; 664  |#define RSRC_ICON_VOL_24 229    
                             2301 ; 665  |//$FILENAME icon_vol_25.src
                             2302 ; 666  |#define RSRC_ICON_VOL_25 230    
                             2303 ; 667  |//$FILENAME icon_vol_26.src
                             2304 ; 668  |#define RSRC_ICON_VOL_26 231    
                             2305 ; 669  |//$FILENAME icon_vol_27.src
                             2306 ; 670  |#define RSRC_ICON_VOL_27 232    
                             2307 ; 671  |//$FILENAME icon_vol_28.src
                             2308 ; 672  |#define RSRC_ICON_VOL_28 233    
                             2309 ; 673  |//$FILENAME icon_vol_29.src
                             2310 ; 674  |#define RSRC_ICON_VOL_29 234    
                             2311 ; 675  |//$FILENAME icon_vol_30.src
                             2312 ; 676  |#define RSRC_ICON_VOL_30 235    
                             2313 ; 677  |//$FILENAME icon_vol_31.src
                             2314 ; 678  |#define RSRC_ICON_VOL_31 236    
                             2315 ; 679  |
                             2316 ; 680  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             2317 ; 681  |// Splash Screen Stuff
                             2318 ; 682  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             2319 ; 683  |//$FILENAME st_bw1.src
                             2320 ; 684  |#define RSRC_SPLASH_SCREEN 237    
                             2321 ; 685  |//$FILENAME siglogo1.src
                             2322 ; 686  |#define RSRC_SPLASH_SCREEN_1 238    
                             2323 ; 687  |//$FILENAME siglogo2.src
                             2324 ; 688  |#define RSRC_SPLASH_SCREEN_2 239    
                             2325 ; 689  |//$FILENAME siglogo3.src
                             2326 ; 690  |#define RSRC_SPLASH_SCREEN_3 240    
                             2327 ; 691  |//$FILENAME siglogo4.src
                             2328 ; 692  |#define RSRC_SPLASH_SCREEN_4 241    
                             2329 ; 693  |//$FILENAME siglogo5.src
                             2330 ; 694  |#define RSRC_SPLASH_SCREEN_5 242    
                             2331 ; 695  |//$FILENAME siglogo6.src
                             2332 ; 696  |#define RSRC_SPLASH_SCREEN_6 243    
                             2333 ; 697  |//$FILENAME siglogo7.src
                             2334 ; 698  |#define RSRC_SPLASH_SCREEN_7 244    
                             2335 ; 699  |//$FILENAME siglogo8.src
                             2336 ; 700  |#define RSRC_SPLASH_SCREEN_8 245    
                             2337 ; 701  |//$FILENAME siglogo9.src
                             2338 ; 702  |#define RSRC_SPLASH_SCREEN_9 246    
                             2339 ; 703  |//$FILENAME siglogo10.src
                             2340 ; 704  |#define RSRC_SPLASH_SCREEN_10 247    
                             2341 ; 705  |//$FILENAME siglogo11.src
                             2342 ; 706  |#define RSRC_SPLASH_SCREEN_11 248    
                             2343 ; 707  |//$FILENAME siglogo12.src
                             2344 ; 708  |#define RSRC_SPLASH_SCREEN_12 249    
                             2345 ; 709  |//$FILENAME siglogo13.src
                             2346 ; 710  |#define RSRC_SPLASH_SCREEN_13 250    
                             2347 ; 711  |//$FILENAME siglogo.src
                             2348 ; 712  |#define RSRC_SPLASH_SCREEN_ALL 251    
                             2349 ; 713  |
                             2350 ; 714  |//$FILENAME locked.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  39

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2351 ; 715  |#define RSRC_LOCKED_SCREEN 252    
                             2352 ; 716  |
                             2353 ; 717  |/////////////////////////////////////////////////////////////////////////////////
                             2354 ; 718  |//  Shutdown
                             2355 ; 719  |/////////////////////////////////////////////////////////////////////////////////
                             2356 ; 720  |//$FILENAME string_arial_8_continue_holding_to_power_off.src
                             2357 ; 721  |#define RSRC_PDOWN_HOLD_STRING 253    
                             2358 ; 722  |//$FILENAME status_16_6_steps_0.src
                             2359 ; 723  |#define RSRC_PDOWN_STATUS_0 254    
                             2360 ; 724  |//$FILENAME status_16_6_steps_1.src
                             2361 ; 725  |#define RSRC_PDOWN_STATUS_1 255    
                             2362 ; 726  |//$FILENAME status_16_6_steps_2.src
                             2363 ; 727  |#define RSRC_PDOWN_STATUS_2 256    
                             2364 ; 728  |//$FILENAME status_16_6_steps_3.src
                             2365 ; 729  |#define RSRC_PDOWN_STATUS_3 257    
                             2366 ; 730  |//$FILENAME status_16_6_steps_4.src
                             2367 ; 731  |#define RSRC_PDOWN_STATUS_4 258    
                             2368 ; 732  |//$FILENAME status_16_6_steps_5.src
                             2369 ; 733  |#define RSRC_PDOWN_STATUS_5 259    
                             2370 ; 734  |//$FILENAME status_16_6_steps_6.src
                             2371 ; 735  |#define RSRC_PDOWN_STATUS_6 260    
                             2372 ; 736  |
                             2373 ; 737  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             2374 ; 738  |// EQ
                             2375 ; 739  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             2376 ; 740  |//$FILENAME eq_clear_icon.src
                             2377 ; 741  |#define RSRC_EQ_CLEAR_ICON 261    
                             2378 ; 742  |//$FILENAME rock_icon.src
                             2379 ; 743  |#define RSRC_ROCK_ICON 262    
                             2380 ; 744  |//$FILENAME jazz_icon.src
                             2381 ; 745  |#define RSRC_JAZZ_ICON 263    
                             2382 ; 746  |//$FILENAME classic_icon.src
                             2383 ; 747  |#define RSRC_CLASSIC_ICON 264    
                             2384 ; 748  |//$FILENAME pop_icon.src
                             2385 ; 749  |#define RSRC_POP_ICON 265    
                             2386 ; 750  |//$FILENAME custom_icon.src
                             2387 ; 751  |#define RSRC_CUSTOM_ICON 266    
                             2388 ; 752  |
                             2389 ; 753  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             2390 ; 754  |// AB
                             2391 ; 755  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             2392 ; 756  |//$FILENAME ab_mark_a.src
                             2393 ; 757  |#define RSRC_AB_MARK_A_ICON 267    
                             2394 ; 758  |//$FILENAME ab_mark_b.src
                             2395 ; 759  |#define RSRC_AB_MARK_B_ICON 268    
                             2396 ; 760  |
                             2397 ; 761  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             2398 ; 762  |// Menu Display Resources
                             2399 ; 763  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             2400 ; 764  |//$FILENAME string_music_menu.src
                             2401 ; 765  |#define RSRC_STRING_MUSIC_MENU 269    
                             2402 ; 766  |//$FILENAME string_mvideo_menu.src
                             2403 ; 767  |#define RSRC_STRING_MVIDEO_MENU 270    
                             2404 ; 768  |//$FILENAME string_jpeg_display_menu.src
                             2405 ; 769  |#define RSRC_STRING_JPEG_DISPLAY_MENU 271    
                             2406 ; 770  |//$FILENAME string_jpeg_manual_menu.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  40

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2407 ; 771  |#define RSRC_STRING_JPEG_MANUAL_MENU 272    
                             2408 ; 772  |//$FILENAME string_jpeg_slideshow_menu.src
                             2409 ; 773  |#define RSRC_STRING_JPEG_SLIDESHOW_MENU 273    
                             2410 ; 774  |//$FILENAME string_jpeg_thumbnail_menu.src
                             2411 ; 775  |#define RSRC_STRING_JPEG_THUMBNAIL_MENU 274    
                             2412 ; 776  |//$FILENAME string_voice_menu.src
                             2413 ; 777  |#define RSRC_STRING_VOICE_MENU 275    
                             2414 ; 778  |//$FILENAME string_audible_menu.src
                             2415 ; 779  |#define RSRC_STRING_AUDIBLE_MENU 276    
                             2416 ; 780  |//$FILENAME string_fmtuner_menu.src
                             2417 ; 781  |#define RSRC_STRING_FMTUNER_MENU 277    
                             2418 ; 782  |//$FILENAME string_settings_menu.src
                             2419 ; 783  |#define RSRC_STRING_SETTINGS_MENU 278    
                             2420 ; 784  |//$FILENAME string_eq_menu.src
                             2421 ; 785  |#define RSRC_STRING_EQ_MENU 279    
                             2422 ; 786  |//$FILENAME string_playmode_menu.src
                             2423 ; 787  |#define RSRC_STRING_PLAYMODE_MENU 280    
                             2424 ; 788  |//$FILENAME string_contrast_menu.src
                             2425 ; 789  |#define RSRC_STRING_CONTRAST_MENU 281    
                             2426 ; 790  |//$FILENAME string_pwrsavings_menu.src
                             2427 ; 791  |#define RSRC_STRING_PWRSAVINGS_MENU 282    
                             2428 ; 792  |//$FILENAME string_time_date_menu.src
                             2429 ; 793  |#define RSRC_STRING_TIME_DATE_MENU 283    
                             2430 ; 794  |//$FILENAME string_set_time_menu.src
                             2431 ; 795  |#define RSRC_STRING_SET_TIME_MENU 284    
                             2432 ; 796  |//$FILENAME string_set_date_menu.src
                             2433 ; 797  |#define RSRC_STRING_SET_DATE_MENU 285    
                             2434 ; 798  |//$FILENAME string_exit_menu.src
                             2435 ; 799  |#define RSRC_STRING_EXIT_MENU 286    
                             2436 ; 800  |//$FILENAME string_rock_menu.src
                             2437 ; 801  |#define RSRC_STRING_ROCK_MENU 287    
                             2438 ; 802  |//$FILENAME string_pop_menu.src
                             2439 ; 803  |#define RSRC_STRING_POP_MENU 288    
                             2440 ; 804  |//$FILENAME string_classic_menu.src
                             2441 ; 805  |#define RSRC_STRING_CLASSIC_MENU 289    
                             2442 ; 806  |//$FILENAME string_normal_menu.src
                             2443 ; 807  |#define RSRC_STRING_NORMAL_MENU 290    
                             2444 ; 808  |//$FILENAME string_jazz_menu.src
                             2445 ; 809  |#define RSRC_STRING_JAZZ_MENU 291    
                             2446 ; 810  |//$FILENAME string_repeat1_menu.src
                             2447 ; 811  |#define RSRC_STRING_REPEAT1_MENU 292    
                             2448 ; 812  |//$FILENAME string_repeatall_menu.src
                             2449 ; 813  |#define RSRC_STRING_REPEATALL_MENU 293    
                             2450 ; 814  |//$FILENAME string_shuffle_menu.src
                             2451 ; 815  |#define RSRC_STRING_SHUFFLE_MENU 294    
                             2452 ; 816  |//$FILENAME string_repeatshuffle_menu.src
                             2453 ; 817  |#define RSRC_STRING_SHUFFLEREPEAT_MENU 295    
                             2454 ; 818  |//$FILENAME string_disable_menu.src
                             2455 ; 819  |#define RSRC_STRING_DISABLE_MENU 296    
                             2456 ; 820  |//$FILENAME string_1min_menu.src
                             2457 ; 821  |#define RSRC_STRING_1MIN_MENU 297    
                             2458 ; 822  |//$FILENAME string_2min_menu.src
                             2459 ; 823  |#define RSRC_STRING_2MIN_MENU 298    
                             2460 ; 824  |//$FILENAME string_5min_menu.src
                             2461 ; 825  |#define RSRC_STRING_5MIN_MENU 299    
                             2462 ; 826  |//$FILENAME string_10min_menu.src
                             2463 ; 827  |#define RSRC_STRING_10MIN_MENU 300    
                             2464 ; 828  |//$FILENAME string_system_menu.src
                             2465 ; 829  |#define RSRC_STRING_SYSTEM_MENU 301    
                             2466 ; 830  |//$FILENAME string_about_menu.src
                             2467 ; 831  |#define RSRC_STRING_ABOUT_MENU 302    
                             2468 ; 832  |//$FILENAME string_delete_menu.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  41

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2469 ; 833  |#define RSRC_STRING_DELETE_MENU 303    
                             2470 ; 834  |//$FILENAME string_record_menu.src
                             2471 ; 835  |#define RSRC_STRING_RECORD_MENU 304    
                             2472 ; 836  |//$FILENAME string_spectrogram_menu.src
                             2473 ; 837  |#define RSRC_STRING_SPECTROGRAM_MENU 305    
                             2474 ; 838  |
                             2475 ; 839  |//$FILENAME string_end_of_slide_show.src
                             2476 ; 840  |#define RSRC_STRING_END_OF_SLIDE_SHOW 306    
                             2477 ; 841  |
                             2478 ; 842  |//$FILENAME string_mb.src
                             2479 ; 843  |#define RSRC_STRING_MB 307    
                             2480 ; 844  |
                             2481 ; 845  |//$FILENAME internal_media.src
                             2482 ; 846  |#define RSRC_INT_MEDIA 308    
                             2483 ; 847  |//$FILENAME external_media.src
                             2484 ; 848  |#define RSRC_EXT_MEDIA 309    
                             2485 ; 849  |
                             2486 ; 850  |//$FILENAME about_title.src
                             2487 ; 851  |#define RSRC_ABOUT_TITLE 310    
                             2488 ; 852  |//$FILENAME player_name.src
                             2489 ; 853  |#define RSRC_PLAYER_NAME_VER 311    
                             2490 ; 854  |
                             2491 ; 855  |//$FILENAME settings_title.src
                             2492 ; 856  |#define RSRC_SETTINGS_TITLE 312    
                             2493 ; 857  |//$FILENAME jpeg_display_title.src
                             2494 ; 858  |#define RSRC_JPEG_DISPLAY_TITLE 313    
                             2495 ; 859  |//$FILENAME erase_title.src
                             2496 ; 860  |#define RSRC_ERASE_TITLE 314    
                             2497 ; 861  |
                             2498 ; 862  |//$FILENAME del_warning_no.src
                             2499 ; 863  |#define RSRC_DELETE_NO 315    
                             2500 ; 864  |//$FILENAME del_warning_yes.src
                             2501 ; 865  |#define RSRC_DELETE_YES 316    
                             2502 ; 866  |//$FILENAME del_warning_line1.src
                             2503 ; 867  |#define RSRC_WARNING_MSG_LINE1 317    
                             2504 ; 868  |//$FILENAME del_warning_line2.src
                             2505 ; 869  |#define RSRC_WARNING_MSG_LINE2 318    
                             2506 ; 870  |//$FILENAME lowbattery.src
                             2507 ; 871  |#define RSRC_BROWNOUT_BITMAP 319    
                             2508 ; 872  |//$FILENAME vbr.src
                             2509 ; 873  |#define RSRC_VBR_BITMAP 320    
                             2510 ; 874  |
                             2511 ; 875  |//$FILENAME string_song.src
                             2512 ; 876  |#define RSRC_STRING_SONG_COLON 321    
                             2513 ; 877  |//$FILENAME string_voice.src
                             2514 ; 878  |#define RSRC_STRING_VOICE_COLON 322    
                             2515 ; 879  |
                             2516 ; 880  |//$FILENAME time_date_title.src
                             2517 ; 881  |#define RSRC_TIME_DATE_TITLE 323    
                             2518 ; 882  |//$FILENAME set_time_title.src
                             2519 ; 883  |#define RSRC_SET_TIME_TITLE 324    
                             2520 ; 884  |//$FILENAME set_date_title.src
                             2521 ; 885  |#define RSRC_SET_DATE_TITLE 325    
                             2522 ; 886  |//$FILENAME string_searching.src
                             2523 ; 887  |#define RSRC_STRING_SEARCHING 326    
                             2524 ; 888  |/////////////////////////////////////////////////////////////////////////////////
                             2525 ; 889  |//  Save Changes
                             2526 ; 890  |/////////////////////////////////////////////////////////////////////////////////
                             2527 ; 891  |//$FILENAME save_changes_yes.src
                             2528 ; 892  |#define RSRC_SAVE_CHANGES_YES 327    
                             2529 ; 893  |//$FILENAME save_changes_no.src
                             2530 ; 894  |#define RSRC_SAVE_CHANGES_NO 328    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  42

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2531 ; 895  |//$FILENAME save_changes_cancel.src
                             2532 ; 896  |#define RSRC_SAVE_CHANGES_CANCEL 329    
                             2533 ; 897  |//$FILENAME save_changes_clear.src
                             2534 ; 898  |#define RSRC_SAVE_CHANGES_CLEAR 330    
                             2535 ; 899  |/////////////////////////////////////////////////////////////////////////////////
                             2536 ; 900  |//  Contrast
                             2537 ; 901  |/////////////////////////////////////////////////////////////////////////////////
                             2538 ; 902  |//$FILENAME contrast_title.src
                             2539 ; 903  |#define RSRC_CONTRAST_TITLE 331    
                             2540 ; 904  |//$FILENAME contrast_frame.src
                             2541 ; 905  |#define RSRC_CONTRAST_FRAME 332    
                             2542 ; 906  |//$FILENAME contrast_level0.src
                             2543 ; 907  |#define RSRC_CONTRAST_LEVEL_0 333    
                             2544 ; 908  |//$FILENAME contrast_level1.src
                             2545 ; 909  |#define RSRC_CONTRAST_LEVEL_1 334    
                             2546 ; 910  |//$FILENAME contrast_level2.src
                             2547 ; 911  |#define RSRC_CONTRAST_LEVEL_2 335    
                             2548 ; 912  |//$FILENAME contrast_level3.src
                             2549 ; 913  |#define RSRC_CONTRAST_LEVEL_3 336    
                             2550 ; 914  |//$FILENAME contrast_level4.src
                             2551 ; 915  |#define RSRC_CONTRAST_LEVEL_4 337    
                             2552 ; 916  |//$FILENAME contrast_level5.src
                             2553 ; 917  |#define RSRC_CONTRAST_LEVEL_5 338    
                             2554 ; 918  |//$FILENAME contrast_level6.src
                             2555 ; 919  |#define RSRC_CONTRAST_LEVEL_6 339    
                             2556 ; 920  |//$FILENAME contrast_level7.src
                             2557 ; 921  |#define RSRC_CONTRAST_LEVEL_7 340    
                             2558 ; 922  |//$FILENAME contrast_level8.src
                             2559 ; 923  |#define RSRC_CONTRAST_LEVEL_8 341    
                             2560 ; 924  |//$FILENAME contrast_level9.src
                             2561 ; 925  |#define RSRC_CONTRAST_LEVEL_9 342    
                             2562 ; 926  |//$FILENAME contrast_level10.src
                             2563 ; 927  |#define RSRC_CONTRAST_LEVEL_10 343    
                             2564 ; 928  |
                             2565 ; 929  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2566 ; 930  |// Funclets
                             2567 ; 931  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2568 ; 932  |//$FILENAME Funclet_SetRTC.src
                             2569 ; 933  |#define RSRC_FUNCLET_SET_RTC 344    
                             2570 ; 934  |//$FILENAME Funclet_InitRTC.src
                             2571 ; 935  |#define RSRC_FUNCLET_INIT_RTC 345    
                             2572 ; 936  |//$FILENAME Funclet_ReadRTC.src
                             2573 ; 937  |#define RSRC_FUNCLET_READ_RTC 346    
                             2574 ; 938  |//$FILENAME Funclet_SysResetAllInt.src
                             2575 ; 939  |#define RSRC_FUNCLET_SYSRESETALLINT 347    
                             2576 ; 940  |//$FILENAME Funclet_SysSetupDecVec.src
                             2577 ; 941  |#define RSRC_FUNCLET_SYSSETUPDECVEC 348    
                             2578 ; 942  |//$FILENAME Funclet_SysSetupEncVec.src
                             2579 ; 943  |#define RSRC_FUNCLET_SYSSETUPENCVEC 349    
                             2580 ; 944  |//$FILENAME Funclet_SysTimeInit.src
                             2581 ; 945  |#define RSRC_FUNCLET_SYSTIMEINIT 350    
                             2582 ; 946  |//$FILENAME Funclet_AnalogInit.src
                             2583 ; 947  |#define RSRC_FUNCLET_ANALOGINIT 351    
                             2584 ; 948  |//$FILENAME Funclet_UsbConnected.src
                             2585 ; 949  |#define RSRC_FUNCLET_USBCONNECTED 352    
                             2586 ; 950  |//$FILENAME Funclet_ButtonInit.src
                             2587 ; 951  |#define RSRC_FUNCLET_BUTTONINIT 353    
                             2588 ; 952  |//$FILENAME Funclet_PowerUpHeadPhones.src
                             2589 ; 953  |#define RSRC_FUNCLET_POWERUPHEADPHONES 354    
                             2590 ; 954  |//$FILENAME Funclet_PowerDownHeadPhones.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  43

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2591 ; 955  |#define RSRC_FUNCLET_POWERDOWNHEADPHONES 355    
                             2592 ; 956  |//$FILENAME Funclet_StartProject.src
                             2593 ; 957  |#define RSRC_FUNCLET_STARTPROJECT 356    
                             2594 ; 958  |//$FILENAME Funclet_ModuleSetTimer.src
                             2595 ; 959  |#define RSRC_FUNCLET_MODULESETTIMER 357    
                             2596 ; 960  |//$FILENAME null.src
                             2597 ; 961  |#define RSRC_FUNCLET_MEDIADETECTION 358    
                             2598 ; 962  |//$FILENAME Funclet_SysStopDecoder.src
                             2599 ; 963  |#define RSRC_FUNCLET_SYSSTOPDECODER 359    
                             2600 ; 964  |//$FILENAME Funclet_SysStopEncoder.src
                             2601 ; 965  |#define RSRC_FUNCLET_SYSSTOPENCODER 360    
                             2602 ; 966  |//$FILENAME Funclet_SysSetDecoder.src
                             2603 ; 967  |#define RSRC_FUNCLET_SYSSETDECODER 361    
                             2604 ; 968  |//$FILENAME Funclet_SysSetEncoder.src
                             2605 ; 969  |#define RSRC_FUNCLET_SYSSETENCODER 362    
                             2606 ; 970  |//$FILENAME null.src
                             2607 ; 971  |#define RSRC_FUNCLET_PROCESSPT 363    
                             2608 ; 972  |//$FILENAME Funclet_DisplaySplashScreen.src
                             2609 ; 973  |#define RSRC_FUNCLET_DISPLAYSPLASHSCREEN 364    
                             2610 ; 974  |//$FILENAME Funclet_SysGetVolume.src
                             2611 ; 975  |#define RSRC_FUNCLET_SYSGETVOLUME 365    
                             2612 ; 976  |//$FILENAME null.src
                             2613 ; 977  |#define RSRC_FUNCLET_MMCENUMERATEPHYSICALDEVICE 366    
                             2614 ; 978  |//$FILENAME null.src
                             2615 ; 979  |#define RSRC_FUNCLET_RESETDEVICE 367    
                             2616 ; 980  |//$FILENAME null.src
                             2617 ; 981  |#define RSRC_FUNCLET_PROCESSCSD 368    
                             2618 ; 982  |//$FILENAME null.src
                             2619 ; 983  |#define RSRC_FUNCLET_PROCESSPARTITION 369    
                             2620 ; 984  |//$FILENAME null.src
                             2621 ; 985  |#define RSRC_FUNCLET_PARTITIONENTRYCOPY 370    
                             2622 ; 986  |//$FILENAME Funclet_MixerMasterFadeOut.src
                             2623 ; 987  |#define RSRC_FUNCLET_MIXER_MASTER_FADE_OUT 371    
                             2624 ; 988  |//$FILENAME Funclet_MixerMasterFadeIn.src
                             2625 ; 989  |#define RSRC_FUNCLET_MIXER_MASTER_FADE_IN 372    
                             2626 ; 990  |//$FILENAME Funclet_EncSetProperties.src
                             2627 ; 991  |#define RSRC_FUNCLET_ENCSETPROPERTIES 373    
                             2628 ; 992  |//$FILENAME null.src
                             2629 ; 993  |#define RSRC_FUNCLET_DOESMBREXIST 374    
                             2630 ; 994  |//$FILENAME null.src
                             2631 ; 995  |#define RSRC_FUNCLET_EXTRACTPARTITIONPARAMETERS 375    
                             2632 ; 996  |//$FILENAME Funclet_SaveSettings.src
                             2633 ; 997  |#define RSRC_FUNCLET_SYSSAVESETTINGS 376    
                             2634 ; 998  |//$FILENAME Funclet_LoadSettings.src
                             2635 ; 999  |#define RSRC_FUNCLET_SYSLOADSETTINGS 377    
                             2636 ; 1000 |///////////////////////////////////////////////////////////////
                             2637 ; 1001 |// Sanyo FM Tuner Fuclet
                             2638 ; 1002 |///////////////////////////////////////////////////////////////
                             2639 ; 1003 |//RSRC_FUNCLET_TUNER_DRIVER_INIT    equ      334    ;$FILENAME Funclet_TunerDriverInit.src
                                  
                             2640 ; 1004 |//RSRC_FUNCLET_TUNER_SCAN_STATIONS    equ      335    ;$FILENAME Funclet_TunerScanStations
                                  .src
                             2641 ; 1005 |//RSRC_FUNCLET_TUNER_SET_TO_PRESET    equ      336    ;$FILENAME Funclet_TunerSetToPreset.
                                  src
                             2642 ; 1006 |//RSRC_FUNCLET_TUNER_SET_MONO_STEREO    equ      337    ;$FILENAME Funclet_TunerSetMonoSte
                                  reo.src
                             2643 ; 1007 |//RSRC_FUNCLET_TUNER_SET_STANDBY    equ      338    ;$FILENAME Funclet_TunerSetStandby.src
                                  
                             2644 ; 1008 |//RSRC_FUNCLET_TUNER_SET_PRESET    equ      339    ;$FILENAME Funclet_TunerSetPreset.src
                             2645 ; 1009 |//RSRC_FUNCLET_TUNER_ERASE_PRESET    equ      340    ;$FILENAME Funclet_TunerErasePreset.s
                                  rc
                             2646 ; 1010 |//RSRC_FUNCLET_TUNER_SET_IF    equ      341    ;$FILENAME Funclet_TunerSetIf.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  44

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2647 ; 1011 |//RSRC_FUNCLET_TUNER_WRITE_IF_OSC    equ      342    ;$FILENAME Funclet_TunerWriteIfOSc.sr
                                  c
                             2648 ; 1012 |//RSRC_FUNCLET_TUNER_GET_FIELD_STRENGTH    equ      343    ;$FILENAME Funclet_TunerGetFiel
                                  dStrength.src
                             2649 ; 1013 |//RSRC_FUNCLET_TUNER_INIT_RF_CAP_OSC    equ      344    ;$FILENAME Funclet_TunerInitRfCapO
                                  sc.src
                             2650 ; 1014 |//RSRC_FUNCLET_TUNER_STORE_FM_STATION    equ      345    ;$FILENAME Funclet_TunerStoreFmSt
                                  ation.src
                             2651 ; 1015 |//RSRC_FUNCLET_TUNER_STORE_FM_PRESET    equ      346    ;$FILENAME Funclet_TunerStoreFmPre
                                  set.src
                             2652 ; 1016 |//RSRC_FUNCLET_TUNER_SET_REGION    equ      347    ;$FILENAME Funclet_TunerSetRegion.src
                             2653 ; 1017 |
                             2654 ; 1018 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2655 ; 1019 |// WMA Resources
                             2656 ; 1020 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2657 ; 1021 |//$FILENAME wmaCore.src
                             2658 ; 1022 |#define RSRC_WMA_CORE 378    
                             2659 ; 1023 |//$FILENAME wmaMidLow.src
                             2660 ; 1024 |#define RSRC_WMA_MIDLOW 379    
                             2661 ; 1025 |//$FILENAME wmaHigh.src
                             2662 ; 1026 |#define RSRC_WMA_HIGH 380    
                             2663 ; 1027 |//$FILENAME wmaHighMid.src
                             2664 ; 1028 |#define RSRC_WMA_HIGHMID 381    
                             2665 ; 1029 |//$FILENAME wmaMid.src
                             2666 ; 1030 |#define RSRC_WMA_MID 382    
                             2667 ; 1031 |//$FILENAME wmaLow.src
                             2668 ; 1032 |#define RSRC_WMA_LOW 383    
                             2669 ; 1033 |//$FILENAME wmaX1mem.src
                             2670 ; 1034 |#define RSRC_WMA_DATA_X1 384    
                             2671 ; 1035 |//$FILENAME wmaYmem.src
                             2672 ; 1036 |#define RSRC_WMA_DATA_Y 385    
                             2673 ; 1037 |//$FILENAME wmaLXmem.src
                             2674 ; 1038 |#define RSRC_WMA_DATA_L_X 386    
                             2675 ; 1039 |//$FILENAME wmaLYmem.src
                             2676 ; 1040 |#define RSRC_WMA_DATA_L_Y 387    
                             2677 ; 1041 |//$FILENAME wmaHuff44Qb.src
                             2678 ; 1042 |#define RSRC_WMA_HUFF44QB 388    
                             2679 ; 1043 |//$FILENAME wmaHuff44Ob.src
                             2680 ; 1044 |#define RSRC_WMA_HUFF44OB 389    
                             2681 ; 1045 |//$FILENAME wmaHuff16Ob.src
                             2682 ; 1046 |#define RSRC_WMA_HUFF16OB 390    
                             2683 ; 1047 |//$FILENAME drmpdcommon.src
                             2684 ; 1048 |#define RSRC_DRMPD_COMMON 391    
                             2685 ; 1049 |//$FILENAME januswmasupport.src
                             2686 ; 1050 |#define RSRC_JANUS_WMASUPPORT 392    
                             2687 ; 1051 |//$FILENAME wmalicenseinit.src
                             2688 ; 1052 |#define RSRC_WMA_LICENSEINIT 393    
                             2689 ; 1053 |//$FILENAME wma_tables.src
                             2690 ; 1054 |#define RSRC_WMA_TABLES 394    
                             2691 ; 1055 |//$FILENAME janus_tables.src
                             2692 ; 1056 |#define RSRC_JANUS_TABLES 395    
                             2693 ; 1057 |//$FILENAME wma_constants.src
                             2694 ; 1058 |#define RSRC_WMA_CONSTANTS 396    
                             2695 ; 1059 |//$FILENAME janus_constants.src
                             2696 ; 1060 |#define RSRC_JANUS_CONSTANTS 397    
                             2697 ; 1061 |//$FILENAME janus_xmem.src
                             2698 ; 1062 |#define RSRC_JANUS_X 398    
                             2699 ; 1063 |//$FILENAME janusy_data.src
                             2700 ; 1064 |#define RSRC_JANUSY_DATA 399    
                             2701 ; 1065 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  45

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2702 ; 1066 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2703 ; 1067 |// Fonts -- these are last because they are very large
                             2704 ; 1068 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2705 ; 1069 |//$FILENAME font_table.src
                             2706 ; 1070 |#define RSRC_FONT_TABLE 400    
                             2707 ; 1071 |//$FILENAME font_PGM.src
                             2708 ; 1072 |#define RSRC_PGM_8 401    
                             2709 ; 1073 |//$FILENAME font_SGMs.src
                             2710 ; 1074 |#define RSRC_SGMS_8 402    
                             2711 ; 1075 |//$FILENAME font_script_00.src
                             2712 ; 1076 |#define RSRC_SCRIPT_00_8 403    
                             2713 ; 1077 |//$FILENAME font_scripts.src
                             2714 ; 1078 |#define RSRC_SCRIPTS_8 404    
                             2715 ; 1079 |//$FILENAME font_PDM.src
                             2716 ; 1080 |#define RSRC_PDM 405    
                             2717 ; 1081 |//$FILENAME font_SDMs.src
                             2718 ; 1082 |#define RSRC_SDMS 406    
                             2719 ; 1083 |//$FILENAME bitmap_warning.src
                             2720 ; 1084 |#define RSRC_WARNING 407    
                             2721 ; 1085 |//$FILENAME bitmap_device_full.src
                             2722 ; 1086 |#define RSRC_DEVICE_FULL 408    
                             2723 ; 1087 |
                             2724 ; 1088 |
                             2725 ; 1089 |//$FILENAME lcd_controller_init.src
                             2726 ; 1090 |#define RSRC_LCD_INIT_SEQ 409    
                             2727 ; 1091 |
                             2728 ; 1092 |//$FILENAME Funclet_DBCSToUnicode.src
                             2729 ; 1093 |#define RSRC_FUNCLET_DBCS_TO_UNICODE 410    
                             2730 ; 1094 |//$FILENAME Funclet_DBCSToUnicodeDstXSrcY.src
                             2731 ; 1095 |#define RSRC_FUNCLET_DBCS_TO_UNICODE_DSTX_SRCY 411    
                             2732 ; 1096 |//$FILENAME Funclet_LCDSetFont.src
                             2733 ; 1097 |#define RSRC_FUNCLET_SET_FONT 412    
                             2734 ; 1098 |//$FILENAME Funclet_GetTextWidthAddressUnicode.src
                             2735 ; 1099 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_ADDRESS_UNICODE 413    
                             2736 ; 1100 |//$FILENAME Funclet_GetTextWidthResourceUnicode.src
                             2737 ; 1101 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_RESOURCE_UNICODE 414    
                             2738 ; 1102 |//$FILENAME Funclet_GetTextWidthAddressDBCS.src
                             2739 ; 1103 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_ADDRESS_DBCS 415    
                             2740 ; 1104 |//$FILENAME Funclet_GetTextWidthResourceDBCS.src
                             2741 ; 1105 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_RESOURCE_DBCS 416    
                             2742 ; 1106 |//$FILENAME Funclet_ChipSerialNumberInit.src
                             2743 ; 1107 |#define RSRC_FUNCLET_CHIPSERIALNUMBERINIT 417    
                             2744 ; 1108 |//$FILENAME Funclet_InternalMediaSerialNumberInit.src
                             2745 ; 1109 |#define RSRC_FUNCLET_INTERNALMEDIASERIALNUMBERINIT 418    
                             2746 ; 1110 |//$FILENAME Funclet_ChipGetSerialNumber.src
                             2747 ; 1111 |#define RSRC_FUNCLET_CHIPGETSERIALNUMBER 419    
                             2748 ; 1112 |//$FILENAME Funclet_CreateNullSerialNumber.src
                             2749 ; 1113 |#define RSRC_FUNCLET_CREATENULLSERIALNUMBER 420    
                             2750 ; 1114 |//$FILENAME Funclet_ConvertHexToASCII.src
                             2751 ; 1115 |#define RSRC_FUNCLET_CONVERTHEXTOASCII 421    
                             2752 ; 1116 |//$FILENAME Funclet_LowResolutionAdcInit.src
                             2753 ; 1117 |#define RSRC_FUNCLET_LOWRESOLUTIONADCINIT 422    
                             2754 ; 1118 |
                             2755 ; 1119 |
                             2756 ; 1120 |//$FILENAME sysrecord.src
                             2757 ; 1121 |#define RSRC_SYSRECORD_CODE 423    
                             2758 ; 1122 |
                             2759 ; 1123 |//$FILENAME string_record_settings.src
                             2760 ; 1124 |#define RSRC_STRING_RECORD_SETTINGS 424    
                             2761 ; 1125 |//$FILENAME string_sample_rate.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  46

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2762 ; 1126 |#define RSRC_STRING_SAMPLE_RATE 425    
                             2763 ; 1127 |//$FILENAME string_encoder.src
                             2764 ; 1128 |#define RSRC_STRING_ENCODER 426    
                             2765 ; 1129 |//$FILENAME string_adpcm.src
                             2766 ; 1130 |#define RSRC_STRING_ADPCM 427    
                             2767 ; 1131 |//$FILENAME string_msadpcm.src
                             2768 ; 1132 |#define RSRC_STRING_MSADPCM 428    
                             2769 ; 1133 |//$FILENAME string_imadpcm.src
                             2770 ; 1134 |#define RSRC_STRING_IMADPCM 429    
                             2771 ; 1135 |//$FILENAME string_pcm.src
                             2772 ; 1136 |#define RSRC_STRING_PCM 430    
                             2773 ; 1137 |//$FILENAME string_internal.src
                             2774 ; 1138 |#define RSRC_STRING_INTERNAL 431    
                             2775 ; 1139 |//$FILENAME string_external.src
                             2776 ; 1140 |#define RSRC_STRING_EXTERNAL 432    
                             2777 ; 1141 |//$FILENAME string_device.src
                             2778 ; 1142 |#define RSRC_STRING_DEVICE 433    
                             2779 ; 1143 |//$FILENAME string_source.src
                             2780 ; 1144 |#define RSRC_STRING_SOURCE 434    
                             2781 ; 1145 |//$FILENAME string_microphone.src
                             2782 ; 1146 |#define RSRC_STRING_MICROPHONE 435    
                             2783 ; 1147 |//$FILENAME string_linein.src
                             2784 ; 1148 |#define RSRC_STRING_LINEIN 436    
                             2785 ; 1149 |//$FILENAME string_bits.src
                             2786 ; 1150 |#define RSRC_STRING_BITS 437    
                             2787 ; 1151 |//$FILENAME string_4.src
                             2788 ; 1152 |#define RSRC_STRING_4 438    
                             2789 ; 1153 |//$FILENAME string_8.src
                             2790 ; 1154 |#define RSRC_STRING_8 439    
                             2791 ; 1155 |//$FILENAME string_16.src
                             2792 ; 1156 |#define RSRC_STRING_16 440    
                             2793 ; 1157 |//$FILENAME string_24.src
                             2794 ; 1158 |#define RSRC_STRING_24 441    
                             2795 ; 1159 |//$FILENAME string_fm.src
                             2796 ; 1160 |#define RSRC_STRING_FM 442    
                             2797 ; 1161 |//$FILENAME string_mono.src
                             2798 ; 1162 |#define RSRC_STRING_MONO 443    
                             2799 ; 1163 |//$FILENAME string_stereo.src
                             2800 ; 1164 |#define RSRC_STRING_STEREO 444    
                             2801 ; 1165 |//$FILENAME string_8000hz.src
                             2802 ; 1166 |#define RSRC_STRING_8000HZ 445    
                             2803 ; 1167 |//$FILENAME string_11025hz.src
                             2804 ; 1168 |#define RSRC_STRING_11025HZ 446    
                             2805 ; 1169 |//$FILENAME string_16000hz.src
                             2806 ; 1170 |#define RSRC_STRING_16000HZ 447    
                             2807 ; 1171 |//$FILENAME string_22050hz.src
                             2808 ; 1172 |#define RSRC_STRING_22050HZ 448    
                             2809 ; 1173 |//$FILENAME string_32000hz.src
                             2810 ; 1174 |#define RSRC_STRING_32000HZ 449    
                             2811 ; 1175 |//$FILENAME string_44100hz.src
                             2812 ; 1176 |#define RSRC_STRING_44100HZ 450    
                             2813 ; 1177 |//$FILENAME string_48000hz.src
                             2814 ; 1178 |#define RSRC_STRING_48000HZ 451    
                             2815 ; 1179 |//$FILENAME string_channels.src
                             2816 ; 1180 |#define RSRC_STRING_CHANNELS 452    
                             2817 ; 1181 |//$FILENAME string_spaces.src
                             2818 ; 1182 |#define RSRC_STRING_SPACES 453    
                             2819 ; 1183 |//$FILENAME slider_bar.src
                             2820 ; 1184 |#define RSRC_SLIDER_BAR 454    
                             2821 ; 1185 |//$FILENAME slider_bar_inv.src
                             2822 ; 1186 |#define RSRC_SLIDER_BAR_INV 455    
                             2823 ; 1187 |//$FILENAME slider_track.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  47

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2824 ; 1188 |#define RSRC_SLIDER_TRACK 456    
                             2825 ; 1189 |//$FILENAME string_no_files.src
                             2826 ; 1190 |#define RSRC_STRING_NO_FILES 457    
                             2827 ; 1191 |
                             2828 ; 1192 |/////////////////////////////////////////////////////////////////////
                             2829 ; 1193 |//  Time and Date Resource Strings
                             2830 ; 1194 |/////////////////////////////////////////////////////////////////////
                             2831 ; 1195 |//$FILENAME string_sunday.src
                             2832 ; 1196 |#define RSRC_STRING_SUNDAY 458    
                             2833 ; 1197 |//$FILENAME string_monday.src
                             2834 ; 1198 |#define RSRC_STRING_MONDAY 459    
                             2835 ; 1199 |//$FILENAME string_tuesday.src
                             2836 ; 1200 |#define RSRC_STRING_TUESDAY 460    
                             2837 ; 1201 |//$FILENAME string_wednesday.src
                             2838 ; 1202 |#define RSRC_STRING_WEDNESDAY 461    
                             2839 ; 1203 |//$FILENAME string_thursday.src
                             2840 ; 1204 |#define RSRC_STRING_THURSDAY 462    
                             2841 ; 1205 |//$FILENAME string_friday.src
                             2842 ; 1206 |#define RSRC_STRING_FRIDAY 463    
                             2843 ; 1207 |//$FILENAME string_saturday.src
                             2844 ; 1208 |#define RSRC_STRING_SATURDAY 464    
                             2845 ; 1209 |//$FILENAME string_am.src
                             2846 ; 1210 |#define RSRC_STRING_AM 465    
                             2847 ; 1211 |//$FILENAME string_pm.src
                             2848 ; 1212 |#define RSRC_STRING_PM 466    
                             2849 ; 1213 |//$FILENAME string_amclear.src
                             2850 ; 1214 |#define RSRC_STRING_AMCLEAR 467    
                             2851 ; 1215 |//$FILENAME string_slash.src
                             2852 ; 1216 |#define RSRC_STRING_SLASH 468    
                             2853 ; 1217 |//$FILENAME string_colon.src
                             2854 ; 1218 |#define RSRC_STRING_COLON 469    
                             2855 ; 1219 |//$FILENAME string_12hour.src
                             2856 ; 1220 |#define RSRC_STRING_12HOUR 470    
                             2857 ; 1221 |//$FILENAME string_24hour.src
                             2858 ; 1222 |#define RSRC_STRING_24HOUR 471    
                             2859 ; 1223 |//$FILENAME string_format.src
                             2860 ; 1224 |#define RSRC_STRING_FORMAT 472    
                             2861 ; 1225 |//$FILENAME string_mmddyyyy.src
                             2862 ; 1226 |#define RSRC_STRING_MMDDYYYY 473    
                             2863 ; 1227 |//$FILENAME string_ddmmyyyy.src
                             2864 ; 1228 |#define RSRC_STRING_DDMMYYYY 474    
                             2865 ; 1229 |//$FILENAME string_yyyymmdd.src
                             2866 ; 1230 |#define RSRC_STRING_YYYYMMDD 475    
                             2867 ; 1231 |//$FILENAME string_ok.src
                             2868 ; 1232 |#define RSRC_STRING_OK 476    
                             2869 ; 1233 |//$FILENAME string_cancel.src
                             2870 ; 1234 |#define RSRC_STRING_CANCEL 477    
                             2871 ; 1235 |//$FILENAME negative_sign.src
                             2872 ; 1236 |#define RSRC_NEGATIVE_SIGN 478    
                             2873 ; 1237 |//$FILENAME string_dec_pt5.src
                             2874 ; 1238 |#define RSRC_DEC_PT5_STRING 479    
                             2875 ; 1239 |//$FILENAME string_dec_pt0.src
                             2876 ; 1240 |#define RSRC_DEC_PT0_STRING 480    
                             2877 ; 1241 |//$FILENAME string_db.src
                             2878 ; 1242 |#define RSRC_DB_STRING 481    
                             2879 ; 1243 |//$FILENAME string_hz2.src
                             2880 ; 1244 |#define RSRC_HZ2_STRING 482    
                             2881 ; 1245 |
                             2882 ; 1246 |
                             2883 ; 1247 |//$FILENAME record_settings_menu_code_bank.src
                             2884 ; 1248 |#define RSRC_RECORD_SETTINGS_MENU_CODE_BANK 483    
                             2885 ; 1249 |//$FILENAME metadata_codebank.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  48

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2886 ; 1250 |#define RSRC_METADATA_CODEBANK 484    
                             2887 ; 1251 |//$FILENAME mp3metadata_codebank.src
                             2888 ; 1252 |#define RSRC_MP3_METADATA_CODEBANK 485    
                             2889 ; 1253 |//$FILENAME wmametadata_codebank.src
                             2890 ; 1254 |#define RSRC_WMA_METADATA_CODEBANK 486    
                             2891 ; 1255 |//$FILENAME wavmetadata_codebank.src
                             2892 ; 1256 |#define RSRC_WAV_METADATA_CODEBANK 487    
                             2893 ; 1257 |//$FILENAME smvmetadata_codebank.src
                             2894 ; 1258 |#define RSRC_SMV_METADATA_CODEBANK 488    
                             2895 ; 1259 |//$FILENAME playlist2init_codebank.src
                             2896 ; 1260 |#define RSRC_PLAYLIST2INIT_CODEBANK 489    
                             2897 ; 1261 |
                             2898 ; 1262 |//$FILENAME delete_successful.src
                             2899 ; 1263 |#define RSRC_DELETE_SUCCESSFUL 490    
                             2900 ; 1264 |//$FILENAME delete_error.src
                             2901 ; 1265 |#define RSRC_DELETE_ERROR 491    
                             2902 ; 1266 |//$FILENAME lic_expired.src
                             2903 ; 1267 |#define RSRC_LIC_EXPIRED 492    
                             2904 ; 1268 |//$FILENAME id3v2_codebank.src
                             2905 ; 1269 |#define RSRC_ID3V2_CODEBANK 493    
                             2906 ; 1270 |//$FILENAME id3v2lyrics_codebank.src
                             2907 ; 1271 |#define RSRC_ID3V2_LYRICS_CODEBANK 494    
                             2908 ; 1272 |//$FILENAME lyrics3_codebank.src
                             2909 ; 1273 |#define RSRC_LYRICS3_CODEBANK 495    
                             2910 ; 1274 |//$FILENAME lrc_codebank.src
                             2911 ; 1275 |#define RSRC_LRC_CODEBANK 496    
                             2912 ; 1276 |//$FILENAME lyrics_api_codebank.src
                             2913 ; 1277 |#define RSRC_LYRICS_API_CODEBANK 497    
                             2914 ; 1278 |//$FILENAME wmalyrics_codebank.src
                             2915 ; 1279 |#define RSRC_WMA_LYRICS_CODEBANK 498    
                             2916 ; 1280 |//$FILENAME apicframe_codebank.src
                             2917 ; 1281 |#define RSRC_APIC_FRAME_CODEBANK 499    
                             2918 ; 1282 |
                             2919 ; 1283 |//$FILENAME exmediaerror1.src
                             2920 ; 1284 |#define RSRC_EXTERNAL_MEDIA_ERROR1 500    
                             2921 ; 1285 |//$FILENAME exmediaerror2.src
                             2922 ; 1286 |#define RSRC_EXTERNAL_MEDIA_ERROR2 501    
                             2923 ; 1287 |//$FILENAME inmediaerror1.src
                             2924 ; 1288 |#define RSRC_INTERNAL_MEDIA_ERROR1 502    
                             2925 ; 1289 |
                             2926 ; 1290 |//$FILENAME backlight_title.src
                             2927 ; 1291 |#define RSRC_BACKLIGHT_TITLE 503    
                             2928 ; 1292 |//$FILENAME backlight_state_on.src
                             2929 ; 1293 |#define RSRC_BACKLIGHT_STATE_ON 504    
                             2930 ; 1294 |//$FILENAME backlight_state_off.src
                             2931 ; 1295 |#define RSRC_BACKLIGHT_STATE_OFF 505    
                             2932 ; 1296 |//$FILENAME backlightmenu.src
                             2933 ; 1297 |#define RSRC_BACKLIGHT_MENU_CODE_BANK 506    
                             2934 ; 1298 |//$FILENAME string_backlight_menu.src
                             2935 ; 1299 |#define RSRC_STRING_BACKLIGHT_MENU 507    
                             2936 ; 1300 |
                             2937 ; 1301 |//$FILENAME enc_mp3mod.src
                             2938 ; 1302 |#define RSRC_ENC_MP3_MOD_CODE 508    
                             2939 ; 1303 |//$FILENAME enc_mp3p.src
                             2940 ; 1304 |#define RSRC_ENC_MP3P_CODE 509    
                             2941 ; 1305 |//$FILENAME enc_mp3x.src
                             2942 ; 1306 |#define RSRC_ENC_MP3X_CODE 510    
                             2943 ; 1307 |//$FILENAME enc_mp3y.src
                             2944 ; 1308 |#define RSRC_ENC_MP3Y_CODE 511    
                             2945 ; 1309 |//$FILENAME mp3_implementation.src
                             2946 ; 1310 |#define RSRC_MP3_IMPLEMENTATION 512    
                             2947 ; 1311 |//$FILENAME string_mp3.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  49

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2948 ; 1312 |#define RSRC_STRING_MP3 513    
                             2949 ; 1313 |//$FILENAME string_all.src
                             2950 ; 1314 |#define RSRC_STRING_ALL 514    
                             2951 ; 1315 |
                             2952 ; 1316 |//$FILENAME mediastartup.src
                             2953 ; 1317 |#define RSRC_NANDMEDIAINIT 515    
                             2954 ; 1318 |#define RSRC_NANDMEDIAALLOCATE 0
                             2955 ; 1319 |#define RSRC_NANDMEDIADISCOVERALLOCATION 0
                             2956 ; 1320 |#define RSRC_NANDMEDIAGETMEDIATABLE RSRC_NANDMEDIAINIT
                             2957 ; 1321 |#define RSRC_NANDMEDIAGETINFO RSRC_NANDMEDIAINIT
                             2958 ; 1322 |#define RSRC_NANDMEDIAERASE 0
                             2959 ; 1323 |
                             2960 ; 1324 |//$FILENAME nanddatadriveinit.src
                             2961 ; 1325 |#define RSRC_NANDDATADRIVEINIT 516    
                             2962 ; 1326 |#define RSRC_NANDDATADRIVEGETINFO RSRC_NANDDATADRIVEREADSECTOR
                             2963 ; 1327 |#define RSRC_NANDDATADRIVESETINFO 0
                             2964 ; 1328 |//$FILENAME nanddatadrivereadsector.src
                             2965 ; 1329 |#define RSRC_NANDDATADRIVEREADSECTOR 517    
                             2966 ; 1330 |#define RSRC_NANDDATADRIVEWRITESECTOR RSRC_NANDDATADRIVEREADSECTOR
                             2967 ; 1331 |#define RSRC_NANDDATADRIVEDUMBMULTIWRITESETUP 0
                             2968 ; 1332 |#define RSRC_NANDDATADRIVEDUMBMULTIWRITESECTOR 0
                             2969 ; 1333 |#define RSRC_NANDDATADRIVECACHEMULTIWRITESETUP 0
                             2970 ; 1334 |#define RSRC_NANDDATADRIVECACHEMULTIWRITESECTOR 0
                             2971 ; 1335 |#define RSRC_NANDDATADRIVEERASE 0
                             2972 ; 1336 |#define RSRC_NANDDATADRIVEFLUSH RSRC_NANDDATADRIVEREADSECTOR
                             2973 ; 1337 |
                             2974 ; 1338 |#define RSRC_NANDSYSTEMDRIVEINIT RSRC_NANDMEDIAINIT
                             2975 ; 1339 |#define RSRC_NANDSYSTEMDRIVEGETINFO RSRC_NANDMEDIAINIT
                             2976 ; 1340 |#define RSRC_NANDSYSTEMDRIVESETINFO 0
                             2977 ; 1341 |#define RSRC_NANDSYSTEMDRIVEREADSECTOR 0
                             2978 ; 1342 |#define RSRC_NANDSYSTEMDRIVEWRITESECTOR 0
                             2979 ; 1343 |#define RSRC_NANDSYSTEMDRIVEMULTIWRITESETUP 0
                             2980 ; 1344 |#define RSRC_NANDSYSTEMDRIVEMULTIWRITESECTOR 0
                             2981 ; 1345 |#define RSRC_NANDSYSTEMDRIVEERASE 0
                             2982 ; 1346 |#define RSRC_NANDSYSTEMDRIVEFLUSH 0
                             2983 ; 1347 |
                             2984 ; 1348 |//$FILENAME vbr_codebank.src
                             2985 ; 1349 |#define RSRC_VBR_CODEBANK 518    
                             2986 ; 1350 |
                             2987 ; 1351 |//$FILENAME string_recordtest_menu.src
                             2988 ; 1352 |#define RSRC_STRING_RECORDTEST_MENU 519    
                             2989 ; 1353 |//$FILENAME string_recordtest_duration.src
                             2990 ; 1354 |#define RSRC_STRING_DURATION 520    
                             2991 ; 1355 |//$FILENAME string_recordtest_time5.src
                             2992 ; 1356 |#define RSRC_STRING_TIME5 521    
                             2993 ; 1357 |//$FILENAME string_recordtest_time10.src
                             2994 ; 1358 |#define RSRC_STRING_TIME10 522    
                             2995 ; 1359 |//$FILENAME string_recordtest_time30.src
                             2996 ; 1360 |#define RSRC_STRING_TIME30 523    
                             2997 ; 1361 |//$FILENAME string_recordtest_time60.src
                             2998 ; 1362 |#define RSRC_STRING_TIME60 524    
                             2999 ; 1363 |//$FILENAME string_recordtest_time300.src
                             3000 ; 1364 |#define RSRC_STRING_TIME300 525    
                             3001 ; 1365 |//$FILENAME string_recordtest_time600.src
                             3002 ; 1366 |#define RSRC_STRING_TIME600 526    
                             3003 ; 1367 |
                             3004 ; 1368 |//$FILENAME test_title.src
                             3005 ; 1369 |#define RSRC_TEST_TITLE 527    
                             3006 ; 1370 |//$FILENAME testmenu.src
                             3007 ; 1371 |#define RSRC_TEST_MENU_CODE_BANK 528    
                             3008 ; 1372 |
                             3009 ; 1373 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  50

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3010 ; 1374 |//$FILENAME mmcmediastartup.src
                             3011 ; 1375 |#define RSRC_MMCDATADRIVEINIT 529    
                             3012 ; 1376 |#define RSRC_MMCMEDIAALLOCATE RSRC_MMCDATADRIVEINIT
                             3013 ; 1377 |#define RSRC_MMCMEDIADISCOVERALLOCATION RSRC_MMCDATADRIVEINIT
                             3014 ; 1378 |//$FILENAME mmcinfo.src
                             3015 ; 1379 |#define RSRC_MMCMEDIAGETINFO 530    
                             3016 ; 1380 |#define RSRC_MMCMEDIAGETMEDIATABLE RSRC_MMCMEDIAGETINFO
                             3017 ; 1381 |//$FILENAME mmcerase.src
                             3018 ; 1382 |#define RSRC_MMCMEDIAERASE 531    
                             3019 ; 1383 |
                             3020 ; 1384 |
                             3021 ; 1385 |#define RSRC_MMCDATADRIVEFLUSH RSRC_MMCDATADRIVEINIT
                             3022 ; 1386 |
                             3023 ; 1387 |//$FILENAME mmcenumerate.src
                             3024 ; 1388 |#define RSRC_MMCENUMERATE 532    
                             3025 ; 1389 |//$FILENAME mmcresetdevice.src
                             3026 ; 1390 |#define RSRC_MMC_RESETDEVICE 533    
                             3027 ; 1391 |//$FILENAME mmcprocesscsd.src
                             3028 ; 1392 |#define RSRC_MMC_PROCESSCSD 534    
                             3029 ; 1393 |//$FILENAME mmcprocesscid.src
                             3030 ; 1394 |#define RSRC_MMC_PROCESSCID 535    
                             3031 ; 1395 |//$FILENAME mmcprocesscid2.src
                             3032 ; 1396 |#define RSRC_FUNCLET_MMCPROCESSCID2 536    
                             3033 ; 1397 |//$FILENAME mmcdetectpresence.src
                             3034 ; 1398 |#define RSRC_MMC_DETECTPRESENCE 537    
                             3035 ; 1399 |//$FILENAME mmcserialnumberinit.src
                             3036 ; 1400 |#define RSRC_MMCSERIALNUMBERINIT 538    
                             3037 ; 1401 |//$FILENAME mmccheckwriteprotect.src
                             3038 ; 1402 |#define RSRC_MMC_CHECKWRITEPROTECT 539    
                             3039 ; 1403 |
                             3040 ; 1404 |//$FILENAME mmcread.src
                             3041 ; 1405 |#define RSRC_MMCDATADRIVEREADSECTOR 540    
                             3042 ; 1406 |//$FILENAME mmcmediainit.src
                             3043 ; 1407 |#define RSRC_MMCMEDIAINIT 541    
                             3044 ; 1408 |//$FILENAME mmcdatadriveinfo.src
                             3045 ; 1409 |#define RSRC_MMCDATADRIVESETINFO 542    
                             3046 ; 1410 |#define RSRC_MMCDATADRIVEGETINFO RSRC_MMCDATADRIVESETINFO
                             3047 ; 1411 |//$FILENAME mmcdatadriveerase.src
                             3048 ; 1412 |#define RSRC_MMCDATADRIVEERASE 543    
                             3049 ; 1413 |
                             3050 ; 1414 |#define RSRC_MMCDATADRIVEWRITESECTOR RSRC_MMCDATADRIVEREADSECTOR
                             3051 ; 1415 |#define RSRC_MMCDATADRIVEMULTIWRITESETUP RSRC_MMCDATADRIVEWRITESECTOR
                             3052 ; 1416 |#define RSRC_MMCDATADRIVEMULTIWRITESECTOR RSRC_MMCDATADRIVEWRITESECTOR
                             3053 ; 1417 |
                             3054 ; 1418 |
                             3055 ; 1419 |/////////////////////////////////////////////////////////////////////////////////
                             3056 ; 1420 |//  File system
                             3057 ; 1421 |/////////////////////////////////////////////////////////////////////////////////
                             3058 ; 1422 |//$FILENAME arrangefilename.src
                             3059 ; 1423 |#define RSRC_FUNCLET_ARRANGEFILENAME 544    
                             3060 ; 1424 |//$FILENAME clearcluster.src
                             3061 ; 1425 |#define RSRC_FUNCLET_CLEARCLUSTER 545    
                             3062 ; 1426 |//$FILENAME createdirectory.src
                             3063 ; 1427 |#define RSRC_FUNCLET_CREATEDIRECTORY 546    
                             3064 ; 1428 |//$FILENAME deletecontent.src
                             3065 ; 1429 |#define RSRC_FUNCLET_DELETECONTENT 547    
                             3066 ; 1430 |//$FILENAME deleterecord.src
                             3067 ; 1431 |#define RSRC_FUNCLET_DELETERECORD 548    
                             3068 ; 1432 |//$FILENAME fastopen.src
                             3069 ; 1433 |#define RSRC_FUNCLET_FASTOPEN 549    
                             3070 ; 1434 |//$FILENAME fcreate.src
                             3071 ; 1435 |#define RSRC_FUNCLET_FCREATE 550    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  51

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3072 ; 1436 |//$FILENAME filegetattrib.src
                             3073 ; 1437 |#define RSRC_FUNCLET_FILEGETATTRIB 551    
                             3074 ; 1438 |//$FILENAME filegetdate.src
                             3075 ; 1439 |#define RSRC_FUNCLET_FILEGETDATE 552    
                             3076 ; 1440 |//$FILENAME filesetattrib.src
                             3077 ; 1441 |#define RSRC_FUNCLET_FILESETATTRIB 553    
                             3078 ; 1442 |//$FILENAME filesetdate.src
                             3079 ; 1443 |#define RSRC_FUNCLET_FILESETDATE 554    
                             3080 ; 1444 |//$FILENAME fsinit.src
                             3081 ; 1445 |#define RSRC_FUNCLET_FSINIT 555    
                             3082 ; 1446 |//$FILENAME fsshutdown.src
                             3083 ; 1447 |#define RSRC_FUNCLET_FSSHUTDOWN 556    
                             3084 ; 1448 |//$FILENAME readdevicerecord.src
                             3085 ; 1449 |#define RSRC_FUNCLET_READDEVICERECORD 557    
                             3086 ; 1450 |//$FILENAME checkspaceinrootdir.src
                             3087 ; 1451 |#define RSRC_FUNCLET_CHECKSPACEINROOTDIR 558    
                             3088 ; 1452 |//$FILENAME setcwdhandle.src
                             3089 ; 1453 |#define RSRC_FUNCLET_SETCWDHANDLE 559    
                             3090 ; 1454 |//$FILENAME fsdriveinit.src
                             3091 ; 1455 |#define RSRC_FUNCLET_FSDRIVEINIT 560    
                             3092 ; 1456 |//$FILENAME fsclearBuf.src
                             3093 ; 1457 |#define RSRC_FUNCLET_FSCLEARDRIVEBUF 561    
                             3094 ; 1458 |//RSRC_FUNCLET_TOTALFREECLUSTER    equ      328    ;$FILENAME totalfreecluster.src
                             3095 ; 1459 |//RSRC_FUNCLET_TOTALFREECLUSTERFAT16    equ      328    ;$FILENAME totalfreeclusterfat16.s
                                  rc
                             3096 ; 1460 |//$FILENAME fgetfasthandle.src
                             3097 ; 1461 |#define RSRC_FUNCLET_FGETFASTHANDLE 562    
                             3098 ; 1462 |//$FILENAME ishandlewriteallocated.src
                             3099 ; 1463 |#define RSRC_FUNCLET_ISHANDLEWRITEALLOCATED 563    
                             3100 ; 1464 |//$FILENAME isfileopen.src
                             3101 ; 1465 |#define RSRC_FUNCLET_ISFILEOPEN 564    
                             3102 ; 1466 |//$FILENAME iscurrworkdir.src
                             3103 ; 1467 |#define RSRC_FUNCLET_ISCURRWORKDIR 565    
                             3104 ; 1468 |//$FILENAME chdir.src
                             3105 ; 1469 |#define RSRC_FUNCLET_CHDIR 566    
                             3106 ; 1470 |//$FILENAME chdirFromOffset.src
                             3107 ; 1471 |#define RSRC_FUNCLET_CHDIR_FROM_OFFSET 567    
                             3108 ; 1472 |//$FILENAME deletetree.src
                             3109 ; 1473 |#define RSRC_FUNCLET_DELETETREE 568    
                             3110 ; 1474 |//$FILENAME deleteallrecords.src
                             3111 ; 1475 |#define RSRC_FUNCLET_DELETEALLRECORDS 569    
                             3112 ; 1476 |//$FILENAME cleardata.src
                             3113 ; 1477 |#define RSRC_FUNCLET_CLEARDATA 570    
                             3114 ; 1478 |//$FILENAME changetolowleveldir.src
                             3115 ; 1479 |#define RSRC_FUNCLET_CHANGETOLOWLEVELDIR 571    
                             3116 ; 1480 |//$FILENAME getrecordnumber.src
                             3117 ; 1481 |#define RSRC_FUNCLET_GETRECORDNUMBER 572    
                             3118 ; 1482 |//$FILENAME fileremove.src
                             3119 ; 1483 |#define RSRC_FUNCLET_FILEREMOVE 573    
                             3120 ; 1484 |//$FILENAME charactersearch.src
                             3121 ; 1485 |#define RSRC_FUNCLET_CHARACTERSEARCH 574    
                             3122 ; 1486 |//$FILENAME stringcompare.src
                             3123 ; 1487 |#define RSRC_FUNCLET_STRINGCOMPARE 575    
                             3124 ; 1488 |//$FILENAME fopenw.src
                             3125 ; 1489 |#define RSRC_FUNCLET_FOPENW 576    
                             3126 ; 1490 |//$FILENAME fremove.src
                             3127 ; 1491 |#define RSRC_FUNCLET_FREMOVE 577    
                             3128 ; 1492 |//$FILENAME fremovew.src
                             3129 ; 1493 |#define RSRC_FUNCLET_FREMOVEW 578    
                             3130 ; 1494 |//$FILENAME mkdir.src
                             3131 ; 1495 |#define RSRC_FUNCLET_MKDIR 579    
                             3132 ; 1496 |//$FILENAME mkdirw.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  52

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3133 ; 1497 |#define RSRC_FUNCLET_MKDIRW 580    
                             3134 ; 1498 |//$FILENAME rmdir.src
                             3135 ; 1499 |#define RSRC_FUNCLET_RMDIR 581    
                             3136 ; 1500 |//$FILENAME rmdirw.src
                             3137 ; 1501 |#define RSRC_FUNCLET_RMDIRW 582    
                             3138 ; 1502 |//$FILENAME fgetc.src
                             3139 ; 1503 |#define RSRC_FUNCLET_FGETC 583    
                             3140 ; 1504 |//$FILENAME fgets.src
                             3141 ; 1505 |#define RSRC_FUNCLET_FGETS 584    
                             3142 ; 1506 |//$FILENAME fputc.src
                             3143 ; 1507 |#define RSRC_FUNCLET_FPUTC 585    
                             3144 ; 1508 |//$FILENAME fputs.src
                             3145 ; 1509 |#define RSRC_FUNCLET_FPUTS 586    
                             3146 ; 1510 |//$FILENAME arrangelongfilename.src
                             3147 ; 1511 |#define RSRC_FUNCLET_ARRANGELONGFILENAME 587    
                             3148 ; 1512 |//$FILENAME convert_itoa.src
                             3149 ; 1513 |#define RSRC_FUNCLET_CONVERT_ITOA 588    
                             3150 ; 1514 |//$FILENAME createdirrecord.src
                             3151 ; 1515 |#define RSRC_FUNCLET_CREATEDIRRECORD 589    
                             3152 ; 1516 |//$FILENAME chksum.src
                             3153 ; 1517 |#define RSRC_FUNCLET_CHKSUM 590    
                             3154 ; 1518 |//$FILENAME createshortdirrecord.src
                             3155 ; 1519 |#define RSRC_FUNCLET_CREATESHORTDIRRECORD 591    
                             3156 ; 1520 |//$FILENAME discardtrailigperiodsucs3.src
                             3157 ; 1521 |#define RSRC_FUNCLET_DISCARDTRAILIGPERIODSUCS3 592    
                             3158 ; 1522 |//$FILENAME discardtrailigperiodsw.src
                             3159 ; 1523 |#define RSRC_FUNCLET_DISCARDTRAILIGPERIODSW 593    
                             3160 ; 1524 |//$FILENAME extractfilenamew.src
                             3161 ; 1525 |#define RSRC_FUNCLET_EXTRACTFILENAMEW 594    
                             3162 ; 1526 |//$FILENAME extractpathw.src
                             3163 ; 1527 |#define RSRC_FUNCLET_EXTRACTPATHW 595    
                             3164 ; 1528 |//$FILENAME findfreerecord.src
                             3165 ; 1529 |#define RSRC_FUNCLET_FINDFREERECORD 596    
                             3166 ; 1530 |//$FILENAME getnamew.src
                             3167 ; 1531 |#define RSRC_FUNCLET_GETNAMEW 597    
                             3168 ; 1532 |//$FILENAME isdirectoryempty.src
                             3169 ; 1533 |#define RSRC_FUNCLET_ISDIRECTORYEMPTY 598    
                             3170 ; 1534 |//$FILENAME isshortnamevalid.src
                             3171 ; 1535 |#define RSRC_FUNCLET_ISSHORTNAMEVALID 599    
                             3172 ; 1536 |//$FILENAME longdirmatch.src
                             3173 ; 1537 |#define RSRC_FUNCLET_LONGDIRMATCH 600    
                             3174 ; 1538 |//$FILENAME unicodetooem.src
                             3175 ; 1539 |#define RSRC_FUNCLET_UNICODETOOEM 601    
                             3176 ; 1540 |//$FILENAME matchdirrecordw.src
                             3177 ; 1541 |#define RSRC_FUNCLET_MATCHDIRRECORDW 602    
                             3178 ; 1542 |//$FILENAME setcwd.src
                             3179 ; 1543 |#define RSRC_FUNCLET_SETCWD 603    
                             3180 ; 1544 |//$FILENAME setshortfilename.src
                             3181 ; 1545 |#define RSRC_FUNCLET_SETSHORTFILENAME 604    
                             3182 ; 1546 |//$FILENAME generatefilenametail.src
                             3183 ; 1547 |#define RSRC_FUNCLET_GENERATEFILENAMETAIL 605    
                             3184 ; 1548 |//$FILENAME dbcstounicode.src
                             3185 ; 1549 |#define RSRC_FUNCLET_DBCSTOUNICODE 606    
                             3186 ; 1550 |//$FILENAME strcpy.src
                             3187 ; 1551 |#define RSRC_FUNCLET_STRCPY 607    
                             3188 ; 1552 |//$FILENAME strcpyw.src
                             3189 ; 1553 |#define RSRC_FUNCLET_STRCPYW 608    
                             3190 ; 1554 |//$FILENAME strlengthw.src
                             3191 ; 1555 |#define RSRC_FUNCLET_STRLENGTHW 609    
                             3192 ; 1556 |//$FILENAME filesystempresent.src
                             3193 ; 1557 |#define RSRC_FUNCLET_FILESYSTEMPRESENT 610    
                             3194 ; 1558 |//$FILENAME DataDriveInit.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  53

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3195 ; 1559 |#define RSRC_FUNCLET_DATADRIVEINIT 611    
                             3196 ; 1560 |//$FILENAME FSGetDataDrivePbsLocation.src
                             3197 ; 1561 |#define RSRC_FUNCLET_FSGETDATADRIVEPBSLOCATION 612    
                             3198 ; 1562 |//$FILENAME FSPartitionEntryCopy.src
                             3199 ; 1563 |#define RSRC_FUNCLET_FSPARTITIONENTRYCOPYFSDD 613    
                             3200 ; 1564 |//$FILENAME DataDriveGetSize.src
                             3201 ; 1565 |#define RSRC_FUNCLET_DATADRIVEGETSIZE 614    
                             3202 ; 1566 |//$FILENAME ConstructLongFileName.src
                             3203 ; 1567 |#define RSRC_FUNCLET_CONSTRUCTLONGFILENAME 615    
                             3204 ; 1568 |//$FILENAME strcpyucs3_2.src
                             3205 ; 1569 |#define RSRC_FUNCLET_STRCPYUCS3_2 616    
                             3206 ; 1570 |//$FILENAME getvolumelabel.src
                             3207 ; 1571 |#define RSRC_FUNCLET_GETVOLUMELABEL 617    
                             3208 ; 1572 |//$FILENAME setvolumelabel.src
                             3209 ; 1573 |#define RSRC_FUNCLET_SETVOLUMELABEL 618    
                             3210 ; 1574 |//$FILENAME disk_full.src
                             3211 ; 1575 |#define RSRC_DISK_FULL 619    
                             3212 ; 1576 |//$FILENAME chkdskstartup.src
                             3213 ; 1577 |#define RSRC_CHECKDISK 620    
                             3214 ; 1578 |//$FILENAME chkdskstartupy.src
                             3215 ; 1579 |#define RSRC_CHKDSK_YMEM 621    
                             3216 ; 1580 |//$FILENAME low_level_pwr_line1.src
                             3217 ; 1581 |#define RSRC_LOW_PWR_EXT_DEV_LINE1 622    
                             3218 ; 1582 |//$FILENAME low_level_pwr_line2.src
                             3219 ; 1583 |#define RSRC_LOW_PWR_EXT_DEV_LINE2 623    
                             3220 ; 1584 |//$FILENAME string_bit_rate.src
                             3221 ; 1585 |#define RSRC_STRING_BIT_RATE 624    
                             3222 ; 1586 |//$FILENAME string_96000hz.src
                             3223 ; 1587 |#define RSRC_STRING_96KBPS 625    
                             3224 ; 1588 |//$FILENAME string_112000hz.src
                             3225 ; 1589 |#define RSRC_STRING_112KBPS 626    
                             3226 ; 1590 |//$FILENAME string_128000hz.src
                             3227 ; 1591 |#define RSRC_STRING_128KBPS 627    
                             3228 ; 1592 |//$FILENAME string_160000hz.src
                             3229 ; 1593 |#define RSRC_STRING_160KBPS 628    
                             3230 ; 1594 |//$FILENAME string_192000hz.src
                             3231 ; 1595 |#define RSRC_STRING_192KBPS 629    
                             3232 ; 1596 |//$FILENAME string_224000hz.src
                             3233 ; 1597 |#define RSRC_STRING_224KBPS 630    
                             3234 ; 1598 |//$FILENAME string_256000hz.src
                             3235 ; 1599 |#define RSRC_STRING_256KBPS 631    
                             3236 ; 1600 |//$FILENAME string_320000hz.src
                             3237 ; 1601 |#define RSRC_STRING_320KBPS 632    
                             3238 ; 1602 |//$FILENAME string_hz.src
                             3239 ; 1603 |#define RSRC_STRING_HZ 633    
                             3240 ; 1604 |//$FILENAME EncCommonp.src
                             3241 ; 1605 |#define RSRC_ENCODERCOMMON_P_CODE 634    
                             3242 ; 1606 |//$FILENAME adc_adcx.src
                             3243 ; 1607 |#define RSRC_ADC_ADCX_CODE 635    
                             3244 ; 1608 |//$FILENAME adc_adcy.src
                             3245 ; 1609 |#define RSRC_ADC_ADCY_CODE 636    
                             3246 ; 1610 |//$FILENAME Funclet_encodercommon.src
                             3247 ; 1611 |#define RSRC_FUNCLET_LOADENCODERCOMMON 637    
                             3248 ; 1612 |//$FILENAME string_album.src
                             3249 ; 1613 |#define RSRC_STRING_ALBUM 638    
                             3250 ; 1614 |//$FILENAME string_encoder_song.src
                             3251 ; 1615 |#define RSRC_STRING_SONG 639    
                             3252 ; 1616 |//$FILENAME string_mode.src
                             3253 ; 1617 |#define RSRC_STRING_MODE 640    
                             3254 ; 1618 |
                             3255 ; 1619 |//////////////////////////////////////////////////////////////////////////////////
                             3256 ; 1620 |// display related
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  54

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3257 ; 1621 |//////////////////////////////////////////////////////////////////////////////////
                             3258 ; 1622 |//$FILENAME Funclet_HalDisplayInit.src
                             3259 ; 1623 |#define RSRC_FUNCLET_HAL_DISPLAY_INIT 641    
                             3260 ; 1624 |//$FILENAME Funclet_SalDisplayInit.src
                             3261 ; 1625 |#define RSRC_FUNCLET_SAL_DISPLAY_INIT 642    
                             3262 ; 1626 |//$FILENAME Funclet_SalHandleMessage.src
                             3263 ; 1627 |#define RSRC_FUNCLET_SAL_HANDLE_MSG 643    
                             3264 ; 1628 |//$FILENAME Funclet_FixBitmapHeader.src
                             3265 ; 1629 |#define RSRC_FUNCLET_FIXBITMAPHEADER 644    
                             3266 ; 1630 |//$FILENAME Funclet_BitmapReadHeader.src
                             3267 ; 1631 |#define RSRC_FUNCLET_BITMAPREADHEADER 645    
                             3268 ; 1632 |//$FILENAME Funclet_BitmapReadPalette.src
                             3269 ; 1633 |#define RSRC_FUNCLET_BITMAPREADPALETTE 646    
                             3270 ; 1634 |//$FILENAME Funclet_BitmapReadBitMask.src
                             3271 ; 1635 |#define RSRC_FUNCLET_BITMAPREADBITMASK 647    
                             3272 ; 1636 |//$FILENAME Funclet_BitmapPrintNonPalette.src
                             3273 ; 1637 |#define RSRC_FUNCLET_BITMAPPRINTNONPALETTE 648    
                             3274 ; 1638 |//$FILENAME Funclet_BitmapPrintPalette.src
                             3275 ; 1639 |#define RSRC_FUNCLET_BITMAPPRINTPALETTE 649    
                             3276 ; 1640 |//$FILENAME Funclet_DisplayPrintBitmapFile.src
                             3277 ; 1641 |#define RSRC_FUNCLET_DISPLAYPRINTBITMAPFILE 650    
                             3278 ; 1642 |//$FILENAME Funclet_DisplayPrintBitmapResource.src
                             3279 ; 1643 |#define RSRC_FUNCLET_DISPLAYPRINTBITMAPRESOURCE 651    
                             3280 ; 1644 |
                             3281 ; 1645 |//////////////////////////////////////////////////////////////////////////////////
                             3282 ; 1646 |//WMDRM Related
                             3283 ; 1647 |//////////////////////////////////////////////////////////////////////////////////
                             3284 ; 1648 |//$FILENAME legacy_decryptcontentkey.src
                             3285 ; 1649 |#define RSRC_FUNCLET_LEGACY_DECRYPTCONTENTKEY 652    
                             3286 ; 1650 |//$FILENAME drm_bbx_legacycipherkeysetup.src
                             3287 ; 1651 |#define RSRC_FUNCLET_DRM_BBX_LEGACYCIPHERKEYSETUP 653    
                             3288 ; 1652 |//$FILENAME drm_bbx_initialize.src
                             3289 ; 1653 |#define RSRC_FUNCLET_DRM_BBX_INITIALIZE 654    
                             3290 ; 1654 |//$FILENAME drm_bbx_canbind.src
                             3291 ; 1655 |#define RSRC_FUNCLET_DRM_BBX_CANBIND 655    
                             3292 ; 1656 |//$FILENAME verifychecksum.src
                             3293 ; 1657 |#define RSRC_FUNCLET_VERIFYCHECKSUM 656    
                             3294 ; 1658 |//$FILENAME drm_b64_encodew.src
                             3295 ; 1659 |#define RSRC_FUNCLET_DRM_B64_ENCODEW 657    
                             3296 ; 1660 |//$FILENAME _performactions.src
                             3297 ; 1661 |#define RSRC_FUNCLET__PERFORMACTIONS 658    
                             3298 ; 1662 |//$FILENAME _processendofchain.src
                             3299 ; 1663 |#define RSRC_FUNCLET__PROCESSENDOFCHAIN 659    
                             3300 ; 1664 |//$FILENAME drmcrt_iswxdigit.src
                             3301 ; 1665 |#define RSRC_FUNCLET_DRMCRT_ISWXDIGIT 660    
                             3302 ; 1666 |//$FILENAME drmcrt_towlower.src
                             3303 ; 1667 |#define RSRC_FUNCLET_DRMCRT_TOWLOWER 661    
                             3304 ; 1668 |//$FILENAME drmcrt_wcslen.src
                             3305 ; 1669 |#define RSRC_FUNCLET_DRMCRT_WCSLEN 662    
                             3306 ; 1670 |//$FILENAME drmcrt_wcsncpy.src
                             3307 ; 1671 |#define RSRC_FUNCLET_DRMCRT_WCSNCPY 663    
                             3308 ; 1672 |//$FILENAME drmcrt_memmove.src
                             3309 ; 1673 |#define RSRC_FUNCLET_DRMCRT_MEMMOVE 664    
                             3310 ; 1674 |//$FILENAME performoperation_part1.src
                             3311 ; 1675 |#define RSRC_FUNCLET_PERFORMOPERATION_PART1 665    
                             3312 ; 1676 |//$FILENAME performoperation_part2.src
                             3313 ; 1677 |#define RSRC_FUNCLET_PERFORMOPERATION_PART2 666    
                             3314 ; 1678 |//$FILENAME performoperation_part3.src
                             3315 ; 1679 |#define RSRC_FUNCLET_PERFORMOPERATION_PART3 667    
                             3316 ; 1680 |//$FILENAME performoperation_part4.src
                             3317 ; 1681 |#define RSRC_FUNCLET_PERFORMOPERATION_PART4 668    
                             3318 ; 1682 |//$FILENAME performoperation_part5.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  55

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3319 ; 1683 |#define RSRC_FUNCLET_PERFORMOPERATION_PART5 669    
                             3320 ; 1684 |//$FILENAME performoperation_part6.src
                             3321 ; 1685 |#define RSRC_FUNCLET_PERFORMOPERATION_PART6 670    
                             3322 ; 1686 |//$FILENAME isvalidfunction.src
                             3323 ; 1687 |#define RSRC_FUNCLET_ISVALIDFUNCTION 671    
                             3324 ; 1688 |//$FILENAME functiongetvalue.src
                             3325 ; 1689 |#define RSRC_FUNCLET_FUNCTIONGETVALUE 672    
                             3326 ; 1690 |//$FILENAME globalsetvariable.src
                             3327 ; 1691 |#define RSRC_FUNCLET_GLOBALSETVARIABLE 673    
                             3328 ; 1692 |//$FILENAME variabledrmkgetorset.src
                             3329 ; 1693 |#define RSRC_FUNCLET_VARIABLEDRMKGETORSET 674    
                             3330 ; 1694 |//$FILENAME variabledrmgetorset.src
                             3331 ; 1695 |#define RSRC_FUNCLET_VARIABLEDRMGETORSET 675    
                             3332 ; 1696 |//$FILENAME variableappgetorset.src
                             3333 ; 1697 |#define RSRC_FUNCLET_VARIABLEAPPGETORSET 676    
                             3334 ; 1698 |//$FILENAME variablelicensegetorset.src
                             3335 ; 1699 |#define RSRC_FUNCLET_VARIABLELICENSEGETORSET 677    
                             3336 ; 1700 |//$FILENAME variablecontentgetorset.src
                             3337 ; 1701 |#define RSRC_FUNCLET_VARIABLECONTENTGETORSET 678    
                             3338 ; 1702 |//$FILENAME variabledevicegetorset.src
                             3339 ; 1703 |#define RSRC_FUNCLET_VARIABLEDEVICEGETORSET 679    
                             3340 ; 1704 |//$FILENAME variablepmlicensegetorset.src
                             3341 ; 1705 |#define RSRC_FUNCLET_VARIABLEPMLICENSEGETORSET 680    
                             3342 ; 1706 |//$FILENAME drm_hds_createstore.src
                             3343 ; 1707 |#define RSRC_FUNCLET_DRM_HDS_CREATESTORE 681    
                             3344 ; 1708 |//$FILENAME drm_hds_init.src
                             3345 ; 1709 |#define RSRC_FUNCLET_DRM_HDS_INIT 682    
                             3346 ; 1710 |//$FILENAME drm_hds_uninit.src
                             3347 ; 1711 |#define RSRC_FUNCLET_DRM_HDS_UNINIT 683    
                             3348 ; 1712 |//$FILENAME drm_hds_openstore.src
                             3349 ; 1713 |#define RSRC_FUNCLET_DRM_HDS_OPENSTORE 684    
                             3350 ; 1714 |//$FILENAME drm_hds_deleteslot.src
                             3351 ; 1715 |#define RSRC_FUNCLET_DRM_HDS_DELETESLOT 685    
                             3352 ; 1716 |//$FILENAME drm_hds_slotresize.src
                             3353 ; 1717 |#define RSRC_FUNCLET_DRM_HDS_SLOTRESIZE 686    
                             3354 ; 1718 |//$FILENAME drm_hds_initslotenum.src
                             3355 ; 1719 |#define RSRC_FUNCLET_DRM_HDS_INITSLOTENUM 687    
                             3356 ; 1720 |//$FILENAME drm_hds_cleanupstore.src
                             3357 ; 1721 |#define RSRC_FUNCLET_DRM_HDS_CLEANUPSTORE 688    
                             3358 ; 1722 |//$FILENAME _hdscopyslot_child2child.src
                             3359 ; 1723 |#define RSRC_FUNCLET__HDSCOPYSLOT_CHILD2CHILD 689    
                             3360 ; 1724 |//$FILENAME _hdscopychildpayload.src
                             3361 ; 1725 |#define RSRC_FUNCLET__HDSCOPYCHILDPAYLOAD 690    
                             3362 ; 1726 |//$FILENAME _hdsdefragmentfile.src
                             3363 ; 1727 |#define RSRC_FUNCLET__HDSDEFRAGMENTFILE 691    
                             3364 ; 1728 |//$FILENAME _hdscleanupnamespace.src
                             3365 ; 1729 |#define RSRC_FUNCLET__HDSCLEANUPNAMESPACE 692    
                             3366 ; 1730 |//$FILENAME _hdscleanupstore.src
                             3367 ; 1731 |#define RSRC_FUNCLET__HDSCLEANUPSTORE 693    
                             3368 ; 1732 |//$FILENAME drm_lst_clean.src
                             3369 ; 1733 |#define RSRC_FUNCLET_DRM_LST_CLEAN 694    
                             3370 ; 1734 |//$FILENAME _hdslocatefreeblockforslot.src
                             3371 ; 1735 |#define RSRC_FUNCLET__HDSLOCATEFREEBLOCKFORSLOT 695    
                             3372 ; 1736 |//$FILENAME _hdslockblock2deleteslot.src
                             3373 ; 1737 |#define RSRC_FUNCLET__HDSLOCKBLOCK2DELETESLOT 696    
                             3374 ; 1738 |//$FILENAME _hdsunlockblock2deleteslot.src
                             3375 ; 1739 |#define RSRC_FUNCLET__HDSUNLOCKBLOCK2DELETESLOT 697    
                             3376 ; 1740 |//$FILENAME _hdscreatenamespace.src
                             3377 ; 1741 |#define RSRC_FUNCLET__HDSCREATENAMESPACE 698    
                             3378 ; 1742 |//$FILENAME _hdsfilepos2blocknum.src
                             3379 ; 1743 |#define RSRC_FUNCLET__HDSFILEPOS2BLOCKNUM 699    
                             3380 ; 1744 |//$FILENAME _writesrn.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  56

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3381 ; 1745 |#define RSRC_FUNCLET__WRITESRN 700    
                             3382 ; 1746 |//$FILENAME _writecommonblockheader.src
                             3383 ; 1747 |#define RSRC_FUNCLET__WRITECOMMONBLOCKHEADER 701    
                             3384 ; 1748 |//$FILENAME _writechildblockheader.src
                             3385 ; 1749 |#define RSRC_FUNCLET__WRITECHILDBLOCKHEADER 702    
                             3386 ; 1750 |//$FILENAME _readdatablockheader.src
                             3387 ; 1751 |#define RSRC_FUNCLET__READDATABLOCKHEADER 703    
                             3388 ; 1752 |//$FILENAME _writedatablockheader.src
                             3389 ; 1753 |#define RSRC_FUNCLET__WRITEDATABLOCKHEADER 704    
                             3390 ; 1754 |//$FILENAME _hdsexpandstore.src
                             3391 ; 1755 |#define RSRC_FUNCLET__HDSEXPANDSTORE 705    
                             3392 ; 1756 |//$FILENAME _hdsallocblock.src
                             3393 ; 1757 |#define RSRC_FUNCLET__HDSALLOCBLOCK 706    
                             3394 ; 1758 |//$FILENAME _hdsfreeblock.src
                             3395 ; 1759 |#define RSRC_FUNCLET__HDSFREEBLOCK 707    
                             3396 ; 1760 |//$FILENAME _hdscreateoversizedslot.src
                             3397 ; 1761 |#define RSRC_FUNCLET__HDSCREATEOVERSIZEDSLOT 708    
                             3398 ; 1762 |//$FILENAME _hdsallocslotinfile.src
                             3399 ; 1763 |#define RSRC_FUNCLET__HDSALLOCSLOTINFILE 709    
                             3400 ; 1764 |//$FILENAME _hdswriteblockhdr.src
                             3401 ; 1765 |#define RSRC_FUNCLET__HDSWRITEBLOCKHDR 710    
                             3402 ; 1766 |//$FILENAME _hdsadjustchildpayload.src
                             3403 ; 1767 |#define RSRC_FUNCLET__HDSADJUSTCHILDPAYLOAD 711    
                             3404 ; 1768 |//$FILENAME _hdsfindleftmostleafblock.src
                             3405 ; 1769 |#define RSRC_FUNCLET__HDSFINDLEFTMOSTLEAFBLOCK 712    
                             3406 ; 1770 |//$FILENAME _hdscreateandopenslot.src
                             3407 ; 1771 |#define RSRC_FUNCLET__HDSCREATEANDOPENSLOT 713    
                             3408 ; 1772 |//$FILENAME _hdsremoveslot.src
                             3409 ; 1773 |#define RSRC_FUNCLET__HDSREMOVESLOT 714    
                             3410 ; 1774 |//$FILENAME _hdscopyandlocknewslot.src
                             3411 ; 1775 |#define RSRC_FUNCLET__HDSCOPYANDLOCKNEWSLOT 715    
                             3412 ; 1776 |//$FILENAME _hdsrelocateslotandkeepcurrlock.src
                             3413 ; 1777 |#define RSRC_FUNCLET__HDSRELOCATESLOTANDKEEPCURRLOCK 716    
                             3414 ; 1778 |//$FILENAME _hdstraversenextrightsiblingblock.src
                             3415 ; 1779 |#define RSRC_FUNCLET__HDSTRAVERSENEXTRIGHTSIBLINGBLOCK 717    
                             3416 ; 1780 |//$FILENAME _hdstraverseblocksinpostorder.src
                             3417 ; 1781 |#define RSRC_FUNCLET__HDSTRAVERSEBLOCKSINPOSTORDER 718    
                             3418 ; 1782 |//$FILENAME _hdsslotresize.src
                             3419 ; 1783 |#define RSRC_FUNCLET__HDSSLOTRESIZE 719    
                             3420 ; 1784 |//$FILENAME _isnull.src
                             3421 ; 1785 |#define RSRC_FUNCLET__ISNULL 720    
                             3422 ; 1786 |//$FILENAME _hdsgensrnhash.src
                             3423 ; 1787 |#define RSRC_FUNCLET__HDSGENSRNHASH 721    
                             3424 ; 1788 |//$FILENAME _hdsallocblockbuffer.src
                             3425 ; 1789 |#define RSRC_FUNCLET__HDSALLOCBLOCKBUFFER 722    
                             3426 ; 1790 |//$FILENAME _readsrn.src
                             3427 ; 1791 |#define RSRC_FUNCLET__READSRN 723    
                             3428 ; 1792 |//$FILENAME _hdsgetputchildblocknum.src
                             3429 ; 1793 |#define RSRC_FUNCLET__HDSGETPUTCHILDBLOCKNUM 724    
                             3430 ; 1794 |//$FILENAME _hdshashkeytoindex.src
                             3431 ; 1795 |#define RSRC_FUNCLET__HDSHASHKEYTOINDEX 725    
                             3432 ; 1796 |//$FILENAME _hdsslotwrite.src
                             3433 ; 1797 |#define RSRC_FUNCLET__HDSSLOTWRITE 726    
                             3434 ; 1798 |//$FILENAME _hdsinitslotenum.src
                             3435 ; 1799 |#define RSRC_FUNCLET__HDSINITSLOTENUM 727    
                             3436 ; 1800 |//$FILENAME drm_lst_close.src
                             3437 ; 1801 |#define RSRC_FUNCLET_DRM_LST_CLOSE 728    
                             3438 ; 1802 |//$FILENAME drm_lst_enumnext.src
                             3439 ; 1803 |#define RSRC_FUNCLET_DRM_LST_ENUMNEXT 729    
                             3440 ; 1804 |//$FILENAME drm_lst_enumdelete.src
                             3441 ; 1805 |#define RSRC_FUNCLET_DRM_LST_ENUMDELETE 730    
                             3442 ; 1806 |//$FILENAME _processextensions.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  57

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3443 ; 1807 |#define RSRC_FUNCLET__PROCESSEXTENSIONS 731    
                             3444 ; 1808 |//$FILENAME _processidlist.src
                             3445 ; 1809 |#define RSRC_FUNCLET__PROCESSIDLIST 732    
                             3446 ; 1810 |//$FILENAME _processexclusions.src
                             3447 ; 1811 |#define RSRC_FUNCLET__PROCESSEXCLUSIONS 733    
                             3448 ; 1812 |//$FILENAME _processinclusions.src
                             3449 ; 1813 |#define RSRC_FUNCLET__PROCESSINCLUSIONS 734    
                             3450 ; 1814 |//$FILENAME drm_opl_processcopyoutputleveldata.src
                             3451 ; 1815 |#define RSRC_FUNCLET_DRM_OPL_PROCESSCOPYOUTPUTLEVELDATA 735    
                             3452 ; 1816 |//$FILENAME _getopllevel.src
                             3453 ; 1817 |#define RSRC_FUNCLET__GETOPLLEVEL 736    
                             3454 ; 1818 |//$FILENAME drm_opl_processplayoutputleveldata.src
                             3455 ; 1819 |#define RSRC_FUNCLET_DRM_OPL_PROCESSPLAYOUTPUTLEVELDATA 737    
                             3456 ; 1820 |//$FILENAME _updateattributetokeninslot.src
                             3457 ; 1821 |#define RSRC_FUNCLET__UPDATEATTRIBUTETOKENINSLOT 738    
                             3458 ; 1822 |//$FILENAME drm_sst_settokenvalue.src
                             3459 ; 1823 |#define RSRC_FUNCLET_DRM_SST_SETTOKENVALUE 739    
                             3460 ; 1824 |//$FILENAME drm_sst_createlicensestatepassword.src
                             3461 ; 1825 |#define RSRC_FUNCLET_DRM_SST_CREATELICENSESTATEPASSWORD 740    
                             3462 ; 1826 |//$FILENAME drm_utl_promoteansitounicode.src
                             3463 ; 1827 |#define RSRC_FUNCLET_DRM_UTL_PROMOTEANSITOUNICODE 741    
                             3464 ; 1828 |//$FILENAME drm_pk_symmetricsign.src
                             3465 ; 1829 |#define RSRC_FUNCLET_DRM_PK_SYMMETRICSIGN 742    
                             3466 ; 1830 |//$FILENAME drm_utl_getversionfromstring.src
                             3467 ; 1831 |#define RSRC_FUNCLET_DRM_UTL_GETVERSIONFROMSTRING 743    
                             3468 ; 1832 |//$FILENAME drm_utl_stringinsertblanksubstring.src
                             3469 ; 1833 |#define RSRC_FUNCLET_DRM_UTL_STRINGINSERTBLANKSUBSTRING 744    
                             3470 ; 1834 |//$FILENAME drm_utl_stringremovesubstring.src
                             3471 ; 1835 |#define RSRC_FUNCLET_DRM_UTL_STRINGREMOVESUBSTRING 745    
                             3472 ; 1836 |//$FILENAME drm_utl_dstrsearch.src
                             3473 ; 1837 |#define RSRC_FUNCLET_DRM_UTL_DSTRSEARCH 746    
                             3474 ; 1838 |//$FILENAME drm_utl_dstrsearchreverse.src
                             3475 ; 1839 |#define RSRC_FUNCLET_DRM_UTL_DSTRSEARCHREVERSE 747    
                             3476 ; 1840 |//$FILENAME drm_utl_stringtoguid.src
                             3477 ; 1841 |#define RSRC_FUNCLET_DRM_UTL_STRINGTOGUID 748    
                             3478 ; 1842 |//$FILENAME drm_utl_ensuredataalignment.src
                             3479 ; 1843 |#define RSRC_FUNCLET_DRM_UTL_ENSUREDATAALIGNMENT 749    
                             3480 ; 1844 |//$FILENAME overlappingdates.src
                             3481 ; 1845 |#define RSRC_FUNCLET_OVERLAPPINGDATES 750    
                             3482 ; 1846 |//$FILENAME drm_asd_parsev2license.src
                             3483 ; 1847 |#define RSRC_FUNCLET_DRM_ASD_PARSEV2LICENSE 751    
                             3484 ; 1848 |//$FILENAME neginfdate.src
                             3485 ; 1849 |#define RSRC_FUNCLET_NEGINFDATE 752    
                             3486 ; 1850 |//$FILENAME infdate.src
                             3487 ; 1851 |#define RSRC_FUNCLET_INFDATE 753    
                             3488 ; 1852 |//$FILENAME isexpired.src
                             3489 ; 1853 |#define RSRC_FUNCLET_ISEXPIRED 754    
                             3490 ; 1854 |//$FILENAME getsecstateattr.src
                             3491 ; 1855 |#define RSRC_FUNCLET_GETSECSTATEATTR 755    
                             3492 ; 1856 |//$FILENAME setexpirycategory.src
                             3493 ; 1857 |#define RSRC_FUNCLET_SETEXPIRYCATEGORY 756    
                             3494 ; 1858 |//$FILENAME getv2licenseinfo.src
                             3495 ; 1859 |#define RSRC_FUNCLET_GETV2LICENSEINFO 757    
                             3496 ; 1860 |//$FILENAME getnextlicense.src
                             3497 ; 1861 |#define RSRC_FUNCLET_GETNEXTLICENSE 758    
                             3498 ; 1862 |//$FILENAME aggregate.src
                             3499 ; 1863 |#define RSRC_FUNCLET_AGGREGATE 759    
                             3500 ; 1864 |//$FILENAME drm_asd_getlicenseaggregatedata.src
                             3501 ; 1865 |#define RSRC_FUNCLET_DRM_ASD_GETLICENSEAGGREGATEDATA 760    
                             3502 ; 1866 |//$FILENAME _scannodeforattributew.src
                             3503 ; 1867 |#define RSRC_FUNCLET__SCANNODEFORATTRIBUTEW 761    
                             3504 ; 1868 |//$FILENAME _getxmlnodecdataw.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  58

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3505 ; 1869 |#define RSRC_FUNCLET__GETXMLNODECDATAW 762    
                             3506 ; 1870 |//$FILENAME drm_ddc_getdevicecertificate.src
                             3507 ; 1871 |#define RSRC_FUNCLET_DRM_DDC_GETDEVICECERTIFICATE 763    
                             3508 ; 1872 |//$FILENAME _createdevicestore.src
                             3509 ; 1873 |#define RSRC_FUNCLET__CREATEDEVICESTORE 764    
                             3510 ; 1874 |//$FILENAME _mapdrmerror.src
                             3511 ; 1875 |#define RSRC_FUNCLET__MAPDRMERROR 765    
                             3512 ; 1876 |//$FILENAME _comparemachineid.src
                             3513 ; 1877 |#define RSRC_FUNCLET__COMPAREMACHINEID 766    
                             3514 ; 1878 |//$FILENAME initmgrcontext.src
                             3515 ; 1879 |#define RSRC_FUNCLET_INITMGRCONTEXT 767    
                             3516 ; 1880 |//$FILENAME drm_mgr_setv2header.src
                             3517 ; 1881 |#define RSRC_FUNCLET_DRM_MGR_SETV2HEADER 768    
                             3518 ; 1882 |//$FILENAME drm_mgr_commit.src
                             3519 ; 1883 |#define RSRC_FUNCLET_DRM_MGR_COMMIT 769    
                             3520 ; 1884 |//$FILENAME drm_mgr_cleanuplicensestore.src
                             3521 ; 1885 |#define RSRC_FUNCLET_DRM_MGR_CLEANUPLICENSESTORE 770    
                             3522 ; 1886 |//$FILENAME januscleandatastore.src
                             3523 ; 1887 |#define RSRC_FUNCLET_JANUSCLEANDATASTORE 771    
                             3524 ; 1888 |//$FILENAME drm_mtr_openid.src
                             3525 ; 1889 |#define RSRC_FUNCLET_DRM_MTR_OPENID 772    
                             3526 ; 1890 |//$FILENAME drm_mtr_incrementcount.src
                             3527 ; 1891 |#define RSRC_FUNCLET_DRM_MTR_INCREMENTCOUNT 773    
                             3528 ; 1892 |//$FILENAME drm_mtr_closecontext.src
                             3529 ; 1893 |#define RSRC_FUNCLET_DRM_MTR_CLOSECONTEXT 774    
                             3530 ; 1894 |//$FILENAME oem_setendoffile.src
                             3531 ; 1895 |#define RSRC_FUNCLET_OEM_SETENDOFFILE 775    
                             3532 ; 1896 |//$FILENAME oem_genrandombytes.src
                             3533 ; 1897 |#define RSRC_FUNCLET_OEM_GENRANDOMBYTES 776    
                             3534 ; 1898 |//$FILENAME oem_getfallbacksigningkey.src
                             3535 ; 1899 |#define RSRC_FUNCLET_OEM_GETFALLBACKSIGNINGKEY 777    
                             3536 ; 1900 |//$FILENAME oem_getdevicecerttemplate.src
                             3537 ; 1901 |#define RSRC_FUNCLET_OEM_GETDEVICECERTTEMPLATE 778    
                             3538 ; 1902 |//$FILENAME oem_setdevicecert.src
                             3539 ; 1903 |#define RSRC_FUNCLET_OEM_SETDEVICECERT 779    
                             3540 ; 1904 |//$FILENAME oem_getclockresetstate.src
                             3541 ; 1905 |#define RSRC_FUNCLET_OEM_GETCLOCKRESETSTATE 780    
                             3542 ; 1906 |//$FILENAME oem_setclockresetstate.src
                             3543 ; 1907 |#define RSRC_FUNCLET_OEM_SETCLOCKRESETSTATE 781    
                             3544 ; 1908 |//$FILENAME oem_getuniqueid.src
                             3545 ; 1909 |#define RSRC_FUNCLET_OEM_GETUNIQUEID 782    
                             3546 ; 1910 |//$FILENAME oem_getdevicecert.src
                             3547 ; 1911 |#define RSRC_FUNCLET_OEM_GETDEVICECERT 783    
                             3548 ; 1912 |//$FILENAME drm_snc_openstore.src
                             3549 ; 1913 |#define RSRC_FUNCLET_DRM_SNC_OPENSTORE 784    
                             3550 ; 1914 |//$FILENAME drm_snc_closestore.src
                             3551 ; 1915 |#define RSRC_FUNCLET_DRM_SNC_CLOSESTORE 785    
                             3552 ; 1916 |//$FILENAME _setkidstoredata.src
                             3553 ; 1917 |#define RSRC_FUNCLET__SETKIDSTOREDATA 786    
                             3554 ; 1918 |//$FILENAME drm_snc_deletekid.src
                             3555 ; 1919 |#define RSRC_FUNCLET_DRM_SNC_DELETEKID 787    
                             3556 ; 1920 |//$FILENAME drm_snc_updatekid.src
                             3557 ; 1921 |#define RSRC_FUNCLET_DRM_SNC_UPDATEKID 788    
                             3558 ; 1922 |//$FILENAME drm_mgr_setv1header.src
                             3559 ; 1923 |#define RSRC_FUNCLET_DRM_MGR_SETV1HEADER 789    
                             3560 ; 1924 |//$FILENAME functiongetvalue_part1.src
                             3561 ; 1925 |#define RSRC_FUNCLET_FUNCTIONGETVALUE_PART1 790    
                             3562 ; 1926 |//$FILENAME functiongetvalue_fn_datediff.src
                             3563 ; 1927 |#define RSRC_FUNCLET_FUNCTIONGETVALUE_FN_DATEDIFF 791    
                             3564 ; 1928 |//$FILENAME _hdscreatenamespacestore.src
                             3565 ; 1929 |#define RSRC_FUNCLET__HDSCREATENAMESPACESTORE 792    
                             3566 ; 1930 |//$FILENAME drm_hds_createstore2.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  59

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3567 ; 1931 |#define RSRC_FUNCLET_DRM_HDS_CREATESTORE2 793    
                             3568 ; 1932 |//$FILENAME drm_hds_openstore2.src
                             3569 ; 1933 |#define RSRC_FUNCLET_DRM_HDS_OPENSTORE2 794    
                             3570 ; 1934 |//$FILENAME _hdsprealloc.src
                             3571 ; 1935 |#define RSRC_FUNCLET__HDSPREALLOC 795    
                             3572 ; 1936 |//$FILENAME oem_systemtimetofiletime.src
                             3573 ; 1937 |#define RSRC_FUNCLET_OEM_SYSTEMTIMETOFILETIME 796    
                             3574 ; 1938 |//$FILENAME oem_filetimetosystemtime.src
                             3575 ; 1939 |#define RSRC_FUNCLET_OEM_FILETIMETOSYSTEMTIME 797    
                             3576 ; 1940 |//$FILENAME gendevicecertificate.src
                             3577 ; 1941 |#define RSRC_FUNCLET_GENDEVICECERTIFICATE 798    
                             3578 ; 1942 |//$FILENAME drmcrt_memmove_mem.src
                             3579 ; 1943 |#define RSRC_FUNCLET_DRMCRT_MEMMOVE_MEM 799    
                             3580 ; 1944 |//$FILENAME copyhdsdtore.src
                             3581 ; 1945 |#define RSRC_FUNCLET_COPYHDSDTORE 800    
                             3582 ; 1946 |//$FILENAME generatedevicecert.src
                             3583 ; 1947 |#define RSRC_FUNCLET_GENERATEDEVICECERT 801    
                             3584 ; 1948 |//$FILENAME oem_getdevicedatetime.src
                             3585 ; 1949 |#define RSRC_FUNCLET_OEM_GETDEVICEDATETIME 802    
                             3586 ; 1950 |//$FILENAME drm_mtr_updatedata.src
                             3587 ; 1951 |#define RSRC_FUNCLET_DRM_MTR_UPDATEDATA 803    
                             3588 ; 1952 |//$FILENAME _hdsupdatesrn.src
                             3589 ; 1953 |#define RSRC_FUNCLET__HDSUPDATESRN 804    
                             3590 ; 1954 |//$FILENAME drm_b64_decodew_inplace.src
                             3591 ; 1955 |#define RSRC_FUNCLET_DRM_B64_DECODEW_INPLACE 805    
                             3592 ; 1956 |//$FILENAME _checksecureclock.src
                             3593 ; 1957 |#define RSRC_FUNCLET__CHECKSECURECLOCK 806    
                             3594 ; 1958 |//$FILENAME _preparesecureclockdataforwriting.src
                             3595 ; 1959 |#define RSRC_FUNCLET__PREPARESECURECLOCKDATAFORWRITING 807    
                             3596 ; 1960 |//$FILENAME _preparesecureclockdataforreading.src
                             3597 ; 1961 |#define RSRC_FUNCLET__PREPARESECURECLOCKDATAFORREADING 808    
                             3598 ; 1962 |//$FILENAME drm_sst_closelockedslot.src
                             3599 ; 1963 |#define RSRC_FUNCLET_DRM_SST_CLOSELOCKEDSLOT 809    
                             3600 ; 1964 |//$FILENAME variablesecuretimegetorset.src
                             3601 ; 1965 |#define RSRC_FUNCLET_VARIABLESECURETIMEGETORSET 810    
                             3602 ; 1966 |//$FILENAME strtol.src
                             3603 ; 1967 |#define RSRC_FUNCLET_STRTOL 811    
                             3604 ; 1968 |//$FILENAME mktime.src
                             3605 ; 1969 |#define RSRC_FUNCLET_MKTIME 812    
                             3606 ; 1970 |//$FILENAME gmtime.src
                             3607 ; 1971 |#define RSRC_FUNCLET_GMTIME 813    
                             3608 ; 1972 |//$FILENAME localtime.src
                             3609 ; 1973 |#define RSRC_FUNCLET_LOCALTIME 814    
                             3610 ; 1974 |//$FILENAME _struct_tm_to_systemtime.src
                             3611 ; 1975 |#define RSRC_FUNCLET__STRUCT_TM_TO_SYSTEMTIME 815    
                             3612 ; 1976 |//$FILENAME _systemtime_to_struct_tm.src
                             3613 ; 1977 |#define RSRC_FUNCLET__SYSTEMTIME_TO_STRUCT_TM 816    
                             3614 ; 1978 |//$FILENAME _systemtimetotime_t.src
                             3615 ; 1979 |#define RSRC_FUNCLET__SYSTEMTIMETOTIME_T 817    
                             3616 ; 1980 |//$FILENAME oem_setsystemtime.src
                             3617 ; 1981 |#define RSRC_FUNCLET_OEM_SETSYSTEMTIME 818    
                             3618 ; 1982 |//$FILENAME const_pkcrypto.src
                             3619 ; 1983 |#define RSRC_CONST_PKCRYPTO 819    
                             3620 ; 1984 |//$FILENAME const_y.src
                             3621 ; 1985 |#define RSRC_CONST_Y 820    
                             3622 ; 1986 |//$FILENAME aes_dec_table.src
                             3623 ; 1987 |#define RSRC_AES_DEC_TABLE 821    
                             3624 ; 1988 |//$FILENAME aes_key_table.src
                             3625 ; 1989 |#define RSRC_AES_KEY_TABLE 822    
                             3626 ; 1990 |//$FILENAME aes_enc_table.src
                             3627 ; 1991 |#define RSRC_AES_ENC_TABLE 823    
                             3628 ; 1992 |//$FILENAME device_cert.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  60

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3629 ; 1993 |#define RSRC_DEVCERT 824    
                             3630 ; 1994 |//$FILENAME devcert_template.src
                             3631 ; 1995 |#define RSRC_DEVCERT_TEMPLATE 825    
                             3632 ; 1996 |//$FILENAME getbase64decodedkey.src
                             3633 ; 1997 |#define RSRC_FUNCLET_GETBASE64DECODEDKEY 826    
                             3634 ; 1998 |//$FILENAME _initslot.src
                             3635 ; 1999 |#define RSRC_FUNCLET__INITSLOT 827    
                             3636 ; 2000 |//$FILENAME hdsimplcommon.src
                             3637 ; 2001 |#define RSRC_HDSIMPLCOMMON_P 828    
                             3638 ; 2002 |//$FILENAME hdsimpl_p.src
                             3639 ; 2003 |#define RSRC_HDSIMPL_P 829    
                             3640 ; 2004 |
                             3641 ; 2005 |
                             3642 ; 2006 |//////////////////////////////////////////////////////////////////////////////////
                             3643 ; 2007 |//pkcrypto Related
                             3644 ; 2008 |//////////////////////////////////////////////////////////////////////////////////
                             3645 ; 2009 |//$FILENAME two_adic_inverse.src
                             3646 ; 2010 |#define RSRC_FUNCLET_TWO_ADIC_INVERSE 830    
                             3647 ; 2011 |//$FILENAME mp_shift.src
                             3648 ; 2012 |#define RSRC_FUNCLET_MP_SHIFT 831    
                             3649 ; 2013 |//$FILENAME mp_significant_bit_count.src
                             3650 ; 2014 |#define RSRC_FUNCLET_MP_SIGNIFICANT_BIT_COUNT 832    
                             3651 ; 2015 |//$FILENAME set_immediate.src
                             3652 ; 2016 |#define RSRC_FUNCLET_SET_IMMEDIATE 833    
                             3653 ; 2017 |//$FILENAME multiply_immediate.src
                             3654 ; 2018 |#define RSRC_FUNCLET_MULTIPLY_IMMEDIATE 834    
                             3655 ; 2019 |//$FILENAME multiply.src
                             3656 ; 2020 |#define RSRC_FUNCLET_MULTIPLY 835    
                             3657 ; 2021 |//$FILENAME divide_precondition_1.src
                             3658 ; 2022 |#define RSRC_FUNCLET_DIVIDE_PRECONDITION_1 836    
                             3659 ; 2023 |//$FILENAME divide_immediate.src
                             3660 ; 2024 |#define RSRC_FUNCLET_DIVIDE_IMMEDIATE 837    
                             3661 ; 2025 |//$FILENAME ecaffine_exponentiation_tabular.src
                             3662 ; 2026 |#define RSRC_FUNCLET_ECAFFINE_EXPONENTIATION_TABULAR 838    
                             3663 ; 2027 |//$FILENAME ecaffine_table_construction.src
                             3664 ; 2028 |#define RSRC_FUNCLET_ECAFFINE_TABLE_CONSTRUCTION 839    
                             3665 ; 2029 |//$FILENAME ecproj5_to_ecaffine.src
                             3666 ; 2030 |#define RSRC_FUNCLET_ECPROJ5_TO_ECAFFINE 840    
                             3667 ; 2031 |//$FILENAME ecproj5_set_infinite.src
                             3668 ; 2032 |#define RSRC_FUNCLET_ECPROJ5_SET_INFINITE 841    
                             3669 ; 2033 |//$FILENAME ecaffine_on_curve.src
                             3670 ; 2034 |#define RSRC_FUNCLET_ECAFFINE_ON_CURVE 842    
                             3671 ; 2035 |//$FILENAME ecaffine_addition.src
                             3672 ; 2036 |#define RSRC_FUNCLET_ECAFFINE_ADDITION 843    
                             3673 ; 2037 |//$FILENAME ecaffine_addition_subtraction.src
                             3674 ; 2038 |#define RSRC_FUNCLET_ECAFFINE_ADDITION_SUBTRACTION 844    
                             3675 ; 2039 |//$FILENAME ecaffine_attributes2.src
                             3676 ; 2040 |#define RSRC_FUNCLET_ECAFFINE_ATTRIBUTES2 845    
                             3677 ; 2041 |//$FILENAME kfdesc_initialize.src
                             3678 ; 2042 |#define RSRC_FUNCLET_KFDESC_INITIALIZE 846    
                             3679 ; 2043 |//$FILENAME kimmediate.src
                             3680 ; 2044 |#define RSRC_FUNCLET_KIMMEDIATE 847    
                             3681 ; 2045 |//$FILENAME kprime_immediater.src
                             3682 ; 2046 |#define RSRC_FUNCLET_KPRIME_IMMEDIATER 848    
                             3683 ; 2047 |//$FILENAME kprime_sqrter.src
                             3684 ; 2048 |#define RSRC_FUNCLET_KPRIME_SQRTER 849    
                             3685 ; 2049 |//$FILENAME kinitialize_prime.src
                             3686 ; 2050 |#define RSRC_FUNCLET_KINITIALIZE_PRIME 850    
                             3687 ; 2051 |//$FILENAME mod_lucasuv.src
                             3688 ; 2052 |#define RSRC_FUNCLET_MOD_LUCASUV 851    
                             3689 ; 2053 |//$FILENAME mod_lucas.src
                             3690 ; 2054 |#define RSRC_FUNCLET_MOD_LUCAS 852    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  61

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3691 ; 2055 |//$FILENAME bucket_multiply.src
                             3692 ; 2056 |#define RSRC_FUNCLET_BUCKET_MULTIPLY 853    
                             3693 ; 2057 |//$FILENAME mod_exp2000.src
                             3694 ; 2058 |#define RSRC_FUNCLET_MOD_EXP2000 854    
                             3695 ; 2059 |//$FILENAME mod_exp.src
                             3696 ; 2060 |#define RSRC_FUNCLET_MOD_EXP 855    
                             3697 ; 2061 |//$FILENAME modmul_choices1.src
                             3698 ; 2062 |#define RSRC_FUNCLET_MODMUL_CHOICES1 856    
                             3699 ; 2063 |//$FILENAME mod_sqrt.src
                             3700 ; 2064 |#define RSRC_FUNCLET_MOD_SQRT 857    
                             3701 ; 2065 |//$FILENAME create_modulus.src
                             3702 ; 2066 |#define RSRC_FUNCLET_CREATE_MODULUS 858    
                             3703 ; 2067 |//$FILENAME from_modular.src
                             3704 ; 2068 |#define RSRC_FUNCLET_FROM_MODULAR 859    
                             3705 ; 2069 |//$FILENAME add_immediate.src
                             3706 ; 2070 |#define RSRC_FUNCLET_ADD_IMMEDIATE 860    
                             3707 ; 2071 |//$FILENAME add_diff.src
                             3708 ; 2072 |#define RSRC_FUNCLET_ADD_DIFF 861    
                             3709 ; 2073 |//$FILENAME add_full.src
                             3710 ; 2074 |#define RSRC_FUNCLET_ADD_FULL 862    
                             3711 ; 2075 |//$FILENAME compare_sum_same.src
                             3712 ; 2076 |#define RSRC_FUNCLET_COMPARE_SUM_SAME 863    
                             3713 ; 2077 |//$FILENAME sub_immediate.src
                             3714 ; 2078 |#define RSRC_FUNCLET_SUB_IMMEDIATE 864    
                             3715 ; 2079 |//$FILENAME mp_initialization.src
                             3716 ; 2080 |#define RSRC_FUNCLET_MP_INITIALIZATION 865    
                             3717 ; 2081 |//$FILENAME new_random_bytes.src
                             3718 ; 2082 |#define RSRC_FUNCLET_NEW_RANDOM_BYTES 866    
                             3719 ; 2083 |//$FILENAME new_random_dword_interval.src
                             3720 ; 2084 |#define RSRC_FUNCLET_NEW_RANDOM_DWORD_INTERVAL 867    
                             3721 ; 2085 |//$FILENAME new_random_digit_interval.src
                             3722 ; 2086 |#define RSRC_FUNCLET_NEW_RANDOM_DIGIT_INTERVAL 868    
                             3723 ; 2087 |//$FILENAME new_random_mod.src
                             3724 ; 2088 |#define RSRC_FUNCLET_NEW_RANDOM_MOD 869    
                             3725 ; 2089 |//$FILENAME new_random_mod_nonzero.src
                             3726 ; 2090 |#define RSRC_FUNCLET_NEW_RANDOM_MOD_NONZERO 870    
                             3727 ; 2091 |//$FILENAME new_random_digits.src
                             3728 ; 2092 |#define RSRC_FUNCLET_NEW_RANDOM_DIGITS 871    
                             3729 ; 2093 |//$FILENAME words_to_ecaffine.src
                             3730 ; 2094 |#define RSRC_FUNCLET_WORDS_TO_ECAFFINE 872    
                             3731 ; 2095 |//$FILENAME ecaffine_to_dwords.src
                             3732 ; 2096 |#define RSRC_FUNCLET_ECAFFINE_TO_DWORDS 873    
                             3733 ; 2097 |//$FILENAME _threadunsafepkinit.src
                             3734 ; 2098 |#define RSRC_FUNCLET__THREADUNSAFEPKINIT 874    
                             3735 ; 2099 |//$FILENAME pkinit.src
                             3736 ; 2100 |#define RSRC_FUNCLET_PKINIT 875    
                             3737 ; 2101 |//$FILENAME drm_pk_genkeypair.src
                             3738 ; 2102 |#define RSRC_FUNCLET_DRM_PK_GENKEYPAIR 876    
                             3739 ; 2103 |//$FILENAME drm_pk_encrypt.src
                             3740 ; 2104 |#define RSRC_FUNCLET_DRM_PK_ENCRYPT 877    
                             3741 ; 2105 |//$FILENAME drm_pk_decrypt.src
                             3742 ; 2106 |#define RSRC_FUNCLET_DRM_PK_DECRYPT 878    
                             3743 ; 2107 |//$FILENAME byte_array_mod_bignum.src
                             3744 ; 2108 |#define RSRC_FUNCLET_BYTE_ARRAY_MOD_BIGNUM 879    
                             3745 ; 2109 |//$FILENAME fe2ipmod.src
                             3746 ; 2110 |#define RSRC_FUNCLET_FE2IPMOD 880    
                             3747 ; 2111 |//$FILENAME drm_pk_sign.src
                             3748 ; 2112 |#define RSRC_FUNCLET_DRM_PK_SIGN 881    
                             3749 ; 2113 |//$FILENAME drm_pk_verify.src
                             3750 ; 2114 |#define RSRC_FUNCLET_DRM_PK_VERIFY 882    
                             3751 ; 2115 |//$FILENAME random_bytes.src
                             3752 ; 2116 |#define RSRC_FUNCLET_RANDOM_BYTES 883    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  62

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3753 ; 2117 |//$FILENAME mp_gcdex.src
                             3754 ; 2118 |#define RSRC_FUNCLET_MP_GCDEX 884    
                             3755 ; 2119 |//$FILENAME mp_gcdex_split1.src
                             3756 ; 2120 |#define RSRC_FUNCLET_MP_GCDEX_SPLIT1 885    
                             3757 ; 2121 |//$FILENAME pkcrypto_p.src
                             3758 ; 2122 |#define RSRC_PKCRYPTO_P 886    
                             3759 ; 2123 |//$FILENAME pkcrypto_ovl_p.src
                             3760 ; 2124 |#define RSRC_PKCRYPTO_OVL_P 887    
                             3761 ; 2125 |//$FILENAME del_all_warning_line2.src
                             3762 ; 2126 |#define RSRC_WARNING_MSG_ALL_LINE2 888    
                             3763 ; 2127 |//$FILENAME del_all_file_star.src
                             3764 ; 2128 |#define RSRC_FILE_DELETE_STAR 889    
                             3765 ; 2129 |//$FILENAME string_voice_menu_delete_all.src
                             3766 ; 2130 |#define RSRC_STRING_VOICE_MENU_DELETE_ALL 890    
                             3767 ; 2131 |//$FILENAME Funclet_Init5VSense.src
                             3768 ; 2132 |#define RSRC_FUNCLET_INIT5VSENSE 891    
                             3769 ; 2133 |//$FILENAME Funclet_UpdateDCDCDutyCycle.src
                             3770 ; 2134 |#define RSRC_FUNCLET_UPDATEDCDCDUTYCYCLE 892    
                             3771 ; 2135 |//$FILENAME Funclet_changeplayset.src
                             3772 ; 2136 |#define RSRC_FUNCLET_CHANGE_PLAYSET 893    
                             3773 ; 2137 |
                             3774 ; 2138 |//$FILENAME Funclet_mmctesterase.src
                             3775 ; 2139 |#define RSRC_FUNCLET_MMC_TEST_ERASE 894    
                             3776 ; 2140 |//$FILENAME Funclet_mmchalinit.src
                             3777 ; 2141 |#define RSRC_FUNCLET_MMC_HALINIT 895    
                             3778 ; 2142 |
                             3779 ; 2143 |
                             3780 ; 2144 |// Added to allow rechargeable battery configurations to build
                             3781 ; 2145 |//$FILENAME battery_charging.src
                             3782 ; 2146 |#define RSRC_BATTERY_CHARGING 896    
                             3783 ; 2147 |//$FILENAME batterychargecodebank.src
                             3784 ; 2148 |#define RSRC_BATTERY_CHARGE_CODEBANK 897    
                             3785 ; 2149 |//$FILENAME updatevolume.src
                             3786 ; 2150 |#define RSRC_FUNCLET_SYSUPDATEVOLUME 898    
                             3787 ; 2151 |//$FILENAME Funclet_TestSkipCheckDisk.src
                             3788 ; 2152 |#define RSRC_FUNCLET_TESTSKIPCHECKDISK 899    
                             3789 ; 2153 |//$FILENAME Funclet_DisableStmpGeneratedMicBias.src
                             3790 ; 2154 |#define RSRC_FUNCLET_DISABLE_STMP_GENERATED_MICBIAS 900    
                             3791 ; 2155 |//$FILENAME Funclet_EnableStmpGeneratedMicBias.src
                             3792 ; 2156 |#define RSRC_FUNCLET_ENABLE_STMP_GENERATED_MICBIAS 901    
                             3793 ; 2157 |//$FILENAME Funclet_SetSkipCheckDisk.src
                             3794 ; 2158 |#define RSRC_FUNCLET_SETSKIPCHECKDISK 902    
                             3795 ; 2159 |//$FILENAME drm_expr_evaluateexpression_no_more_tokens.src
                             3796 ; 2160 |#define RSRC_FUNCLET_DRM_EXPR_EVALUATEEXPRESSION_NO_MORE_TOKENS 903    
                             3797 ; 2161 |//$FILENAME _iscachedevent.src
                             3798 ; 2162 |#define RSRC_FUNCLET__ISCACHEDEVENT 904    
                             3799 ; 2163 |//$FILENAME setcountedexpirycategory.src
                             3800 ; 2164 |#define RSRC_FUNCLET_SETCOUNTEDEXPIRYCATEGORY 905    
                             3801 ; 2165 |//$FILENAME oem_data.src
                             3802 ; 2166 |#define RSRC_OEM_DATA 906    
                             3803 ; 2167 |//$FILENAME gpk_p.src
                             3804 ; 2168 |#define RSRC_GPK_P 907    
                             3805 ; 2169 |//$FILENAME key_data.src
                             3806 ; 2170 |#define RSRC_KEY_DATA 908    
                             3807 ; 2171 |//$FILENAME string_arial_8_defragmenting_store.src
                             3808 ; 2172 |#define RSRC_DEFRAGMENT_STORE_STRING 909    
                             3809 ; 2173 |//$FILENAME string_working.src
                             3810 ; 2174 |#define RSRC_STRING_WORKING 910    
                             3811 ; 2175 |//$FILENAME Funclet_loadusertime.src
                             3812 ; 2176 |#define RSRC_FUNCLET_LOADUSERTIME 911    
                             3813 ; 2177 |//$FILENAME Funclet_saveusertime.src
                             3814 ; 2178 |#define RSRC_FUNCLET_SAVEUSERTIME 912    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  63

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3815 ; 2179 |
                             3816 ; 2180 |//$FILENAME Funclet_SysLRADCBrownoutInit.src
                             3817 ; 2181 |#define RSRC_FUNCLET_SYSLRADCBROWNOUTINIT 913    
                             3818 ; 2182 |//$FILENAME Funclet_SysBatteryGetLevel.src
                             3819 ; 2183 |#define RSRC_FUNCLET_SYSBATTERYGETLEVEL 914    
                             3820 ; 2184 |
                             3821 ; 2185 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             3822 ; 2186 |// Audible ACELP Resources
                             3823 ; 2187 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             3824 ; 2188 |//$FILENAME AudibleAcelpDec.src
                             3825 ; 2189 |#define RSRC_AUDIBLE_ACELPDEC_CODE 915    
                             3826 ; 2190 |//$FILENAME AudibleAcelpP.src
                             3827 ; 2191 |#define RSRC_AUDIBLE_ACELP_CODE_P 916    
                             3828 ; 2192 |//$FILENAME AudibleAcelpX.src
                             3829 ; 2193 |#define RSRC_AUDIBLE_ACELP_DATA_X 917    
                             3830 ; 2194 |//$FILENAME AudibleAcelpY.src
                             3831 ; 2195 |#define RSRC_AUDIBLE_ACELP_DATA_Y 918    
                             3832 ; 2196 |
                             3833 ; 2197 |//$FILENAME AudibleDecMod.src
                             3834 ; 2198 |#define RSRC_AUDIBLE_DECMOD_CODE 919    
                             3835 ; 2199 |//$FILENAME audiblemp3p.src
                             3836 ; 2200 |#define RSRC_AUDIBLE_MP3P_CODE 920    
                             3837 ; 2201 |//$FILENAME audiblemp3x.src
                             3838 ; 2202 |#define RSRC_AUDIBLE_MP3X_CODE 921    
                             3839 ; 2203 |//$FILENAME audiblemp3y.src
                             3840 ; 2204 |#define RSRC_AUDIBLE_MP3Y_CODE 922    
                             3841 ; 2205 |
                             3842 ; 2206 |//$FILENAME audiblemetadata_p.src
                             3843 ; 2207 |#define RSRC_AUDIBLE_METADATA_P 923    
                             3844 ; 2208 |//$FILENAME audiblemetadata_y.src
                             3845 ; 2209 |#define RSRC_AUDIBLE_METADATA_Y 924    
                             3846 ; 2210 |//$FILENAME audiblesongposition_p.src
                             3847 ; 2211 |#define RSRC_AUDIBLE_SONG_POSITION_P 925    
                             3848 ; 2212 |//$FILENAME audibletargetcheck_p.src
                             3849 ; 2213 |#define RSRC_AUDIBLE_TARGET_CHECK_P 926    
                             3850 ; 2214 |//$FILENAME audiblefillfileinfo_p.src
                             3851 ; 2215 |#define RSRC_AUDIBLE_FILLFILEINFO_P 927    
                             3852 ; 2216 |//$FILENAME audibledsa_p.src
                             3853 ; 2217 |#define RSRC_AUDIBLE_DSA_P 928    
                             3854 ; 2218 |//$FILENAME audiblefillmetadata_p.src
                             3855 ; 2219 |#define RSRC_AUDIBLE_FILLMETADATA_P 929    
                             3856 ; 2220 |//$FILENAME audiblemetastrings_p.src
                             3857 ; 2221 |#define RSRC_AUDIBLE_METASTRINGS_P 930    
                             3858 ; 2222 |//$FILENAME aaactivationrecords_p.src
                             3859 ; 2223 |#define RSRC_AUDIBLE_ACTIVATION_P 931    
                             3860 ; 2224 |
                             3861 ; 2225 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             3862 ; 2226 |// Effects and SRS Resources
                             3863 ; 2227 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             3864 ; 2228 |//$FILENAME srs_effectsmodules_p.src
                             3865 ; 2229 |#define RSRC_SRS_EFFECTS_MODULES_P 932    
                             3866 ; 2230 |//$FILENAME srs_effectsmodules_x.src
                             3867 ; 2231 |#define RSRC_SRS_EFFECTS_MODULES_X 933    
                             3868 ; 2232 |//$FILENAME wowctrl.src
                             3869 ; 2233 |#define RSRC_WOW_CTRL 934    
                             3870 ; 2234 |
                             3871 ; 2235 |//$FILENAME wowmenu.src
                             3872 ; 2236 |#define RSRC_WOW_MENU_CODE_BANK 935    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  64

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3873 ; 2237 |//$FILENAME string_wowbrightness_menu.src
                             3874 ; 2238 |#define RSRC_STRING_WOW_BRIGHTNESS 936    
                             3875 ; 2239 |//$FILENAME string_wow_menu.src
                             3876 ; 2240 |#define RSRC_STRING_WOW_MENU 937    
                             3877 ; 2241 |//$FILENAME string_wowtrubass_menu.src
                             3878 ; 2242 |#define RSRC_STRING_WOW_TRUBASS 938    
                             3879 ; 2243 |//$FILENAME string_wowvolume_menu.src
                             3880 ; 2244 |#define RSRC_STRING_WOW_VOLUME 939    
                             3881 ; 2245 |//$FILENAME string_wowbrightness_low_menu.src
                             3882 ; 2246 |#define RSRC_STRING_WOW_BRIGHT_LOW 940    
                             3883 ; 2247 |//$FILENAME string_wowbrightness_mid_menu.src
                             3884 ; 2248 |#define RSRC_STRING_WOW_BRIGHT_MID 941    
                             3885 ; 2249 |//$FILENAME string_wowbrightness_high_menu.src
                             3886 ; 2250 |#define RSRC_STRING_WOW_BRIGHT_HIGH 942    
                             3887 ; 2251 |//$FILENAME wow_icon.src
                             3888 ; 2252 |#define RSRC_WOW_ICON 943    
                             3889 ; 2253 |
                             3890 ; 2254 |//$FILENAME wow16k.src
                             3891 ; 2255 |#define RSRC_WOW16K 944    
                             3892 ; 2256 |//$FILENAME wow32k.src
                             3893 ; 2257 |#define RSRC_WOW32K 945    
                             3894 ; 2258 |//$FILENAME wow8k.src
                             3895 ; 2259 |#define RSRC_WOW8K 946    
                             3896 ; 2260 |//$FILENAME wow11k.src
                             3897 ; 2261 |#define RSRC_WOW11K 947    
                             3898 ; 2262 |//$FILENAME wow22k.src
                             3899 ; 2263 |#define RSRC_WOW22K 948    
                             3900 ; 2264 |//$FILENAME wow24k.src
                             3901 ; 2265 |#define RSRC_WOW24K 949    
                             3902 ; 2266 |//$FILENAME wow44k.src
                             3903 ; 2267 |#define RSRC_WOW44K 950    
                             3904 ; 2268 |//$FILENAME wow48k.src
                             3905 ; 2269 |#define RSRC_WOW48K 951    
                             3906 ; 2270 |
                             3907 ; 2271 |//$FILENAME wow16k_Y.src
                             3908 ; 2272 |#define RSRC_WOW16K_Y 952    
                             3909 ; 2273 |//$FILENAME wow32k_Y.src
                             3910 ; 2274 |#define RSRC_WOW32K_Y 953    
                             3911 ; 2275 |//$FILENAME wow8k_Y.src
                             3912 ; 2276 |#define RSRC_WOW8K_Y 954    
                             3913 ; 2277 |//$FILENAME wow11k_Y.src
                             3914 ; 2278 |#define RSRC_WOW11K_Y 955    
                             3915 ; 2279 |//$FILENAME wow22k_Y.src
                             3916 ; 2280 |#define RSRC_WOW22K_Y 956    
                             3917 ; 2281 |//$FILENAME wow24k_Y.src
                             3918 ; 2282 |#define RSRC_WOW24K_Y 957    
                             3919 ; 2283 |//$FILENAME wow44k_Y.src
                             3920 ; 2284 |#define RSRC_WOW44K_Y 958    
                             3921 ; 2285 |//$FILENAME wow48k_Y.src
                             3922 ; 2286 |#define RSRC_WOW48K_Y 959    
                             3923 ; 2287 |
                             3924 ; 2288 |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             3925 ; 2289 |// Audible Section Navigation
                             3926 ; 2290 |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             3927 ; 2291 |//$FILENAME audible_secnav.src
                             3928 ; 2292 |#define RSRC_AUDIBLE_SECNAV_ICON 960    
                             3929 ; 2293 |
                             3930 ; 2294 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             3931 ; 2295 |// PLAYLIST3 and Music Library
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  65

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3932 ; 2296 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             3933 ; 2297 |
                             3934 ; 2298 |//$FILENAME build_ml.src
                             3935 ; 2299 |#define RSRC_BUILD_ML 961    
                             3936 ; 2300 |//$FILENAME build_ml_warning.src
                             3937 ; 2301 |#define RSRC_BUILD_ML_WARNING 962    
                             3938 ; 2302 |//$FILENAME build_ml_warning2.src
                             3939 ; 2303 |#define RSRC_BUILD_ML_WARNING2 963    
                             3940 ; 2304 |//$FILENAME build_flash1.src
                             3941 ; 2305 |#define RSRC_BUILD_FLASH1 964    
                             3942 ; 2306 |//$FILENAME build_flash2.src
                             3943 ; 2307 |#define RSRC_BUILD_FLASH2 965    
                             3944 ; 2308 |//$FILENAME build_flash3.src
                             3945 ; 2309 |#define RSRC_BUILD_FLASH3 966    
                             3946 ; 2310 |//$FILENAME build_sd1.src
                             3947 ; 2311 |#define RSRC_BUILD_SD1 967    
                             3948 ; 2312 |//$FILENAME build_sd2.src
                             3949 ; 2313 |#define RSRC_BUILD_SD2 968    
                             3950 ; 2314 |//$FILENAME build_sd3.src
                             3951 ; 2315 |#define RSRC_BUILD_SD3 969    
                             3952 ; 2316 |//$FILENAME build_newmusic.src
                             3953 ; 2317 |#define RSRC_BUILD_NEWMUSIC 970    
                             3954 ; 2318 |//$FILENAME sdmd.src
                             3955 ; 2319 |#define RSRC_SDMD_MENU_CODE_BANK 971    
                             3956 ; 2320 |//$FILENAME musiclib_build_function_sec.src
                             3957 ; 2321 |#define RSRC_MUSICLIB_BUILD_FUNCTION_SEC 972    
                             3958 ; 2322 |//$FILENAME musiclib_build_function_flush.src
                             3959 ; 2323 |#define RSRC_MUSICLIB_BUILD_FUNCTION_FLUSH 973    
                             3960 ; 2324 |//$FILENAME MusicLibBuildModule.src
                             3961 ; 2325 |#define RSRC_MUSICLIB_BUILD_MODULE 974    
                             3962 ; 2326 |//$FILENAME MusicLibBuildGenreTable.src
                             3963 ; 2327 |#define RSRC_MUSICLIB_BUILD_GENRE_TABLE 975    
                             3964 ; 2328 |//$FILENAME MusicLibBuildFlushMem.src
                             3965 ; 2329 |#define RSRC_MUSICLIB_BUILD_FLUSH_MEM 976    
                             3966 ; 2330 |//$FILENAME MusicLibBrowseModule.src
                             3967 ; 2331 |#define RSRC_MUSICLIB_BROWSE_MODULE 977    
                             3968 ; 2332 |//$FILENAME MusicLibPlayModule.src
                             3969 ; 2333 |#define RSRC_MUSICLIB_PLAY_MODULE 978    
                             3970 ; 2334 |//$FILENAME MusicLibPlayAllNextModule.src
                             3971 ; 2335 |#define RSRC_MUSICLIB_PLAYALLNEXT_MODULE 979    
                             3972 ; 2336 |//$FILENAME MusicLibPlayAllPrevModule.src
                             3973 ; 2337 |#define RSRC_MUSICLIB_PLAYALLPREV_MODULE 980    
                             3974 ; 2338 |//$FILENAME MusicLibShuffleModule.src
                             3975 ; 2339 |#define RSRC_MUSICLIB_SHUFFLE_MODULE 981    
                             3976 ; 2340 |//$FILENAME Funclet_write_detection_access.src
                             3977 ; 2341 |#define RSRC_FUNCLET_WRITE_DETECTION_ACCESS 982    
                             3978 ; 2342 |//$FILENAME Funclet_LOCAL_GetLvlOneItem_info.src
                             3979 ; 2343 |#define RSRC_FUNCLET_LOCAL_GET_LVL_ONE_ITEM_INFO 983    
                             3980 ; 2344 |//$FILENAME Funclet_LOCAL_GetFlashAssociatedList_info.src
                             3981 ; 2345 |#define RSRC_FUNCLET_LOCAL_GET_FLASH_ASSOCIATED_LIST_INFO 984    
                             3982 ; 2346 |//$FILENAME Funclet_ML_ResumePlayState.src
                             3983 ; 2347 |#define RSRC_FUNCLET_ML_RESUMEPLAYSTATE 985    
                             3984 ; 2348 |//$FILENAME Funclet_ML_UpdateOnTheGo.src
                             3985 ; 2349 |#define RSRC_FUNCLET_ML_UPDATE_ON_THE_GO 986    
                             3986 ; 2350 |//$FILENAME Funclet_ML_ChOnTheGo.src
                             3987 ; 2351 |#define RSRC_FUNCLET_ML_CH_ON_THE_GO 987    
                             3988 ; 2352 |//$FILENAME Funclet_ML_LoadOnTheGo.src
                             3989 ; 2353 |#define RSRC_FUNCLET_ML_LOAD_ON_THE_GO 988    
                             3990 ; 2354 |//$FILENAME Funclet_Build_InitandUseCache.src
                             3991 ; 2355 |#define RSRC_FUNCLET_BUILD_INIT_AND_USE_CACHE 989    
                             3992 ; 2356 |//$FILENAME Funclet_Build_FlushAndCloseCache.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  66

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3993 ; 2357 |#define RSRC_FUNCLET_BUILD_FLUSH_AND_CLOSE_CACHE 990    
                             3994 ; 2358 |//$FILENAME Funclet_ML_movePointerBackward.src
                             3995 ; 2359 |#define RSRC_FUNCLET_ML_MOVE_POINTER_BACKWARD 991    
                             3996 ; 2360 |//$FILENAME Funclet_ML_findLastItemPointer.src
                             3997 ; 2361 |#define RSRC_FUNCLET_ML_FIND_LAST_ITEM_POINTER 992    
                             3998 ; 2362 |//$FILENAME Funclet_ML_startShuffle.src
                             3999 ; 2363 |#define RSRC_FUNCLET_ML_START_SHUFFLE 993    
                             4000 ; 2364 |//$FILENAME Funclet_ML_GetFlashDirAssocListId.src
                             4001 ; 2365 |#define RSRC_FUNCLET_ML_GET_FLASH_DIR_ASSOC_LIST_ID 994    
                             4002 ; 2366 |//$FILENAME Funclet_ML_GetFlashDirAssocListRootId.src
                             4003 ; 2367 |#define RSRC_FUNCLET_ML_GET_FLASH_DIR_ASSOC_LIST_ROOT_ID 995    
                             4004 ; 2368 |//$FILENAME Funclet_ML_GetFlashDirAssocListSize.src
                             4005 ; 2369 |#define RSRC_FUNCLET_ML_GET_FLASH_DIR_ASSOC_LIST_SIZE 996    
                             4006 ; 2370 |//$FILENAME Funclet_ML_GetIdByStateAndPosition.src
                             4007 ; 2371 |#define RSRC_FUNCLET_ML_GET_ID_BY_STATE_AND_POSITION 997    
                             4008 ; 2372 |//$FILENAME Funclet_ML_StartPlayDirSongInit.src
                             4009 ; 2373 |#define RSRC_FUNCLET_ML_START_PLAY_DIR_SONG_INIT 998    
                             4010 ; 2374 |//$FILENAME Funclet_ML_ShuffleNextDirSong.src
                             4011 ; 2375 |#define RSRC_FUNCLET_ML_SHUFFLE_NEXT_DIR_SONG 999    
                             4012 ; 2376 |//$FILENAME Funclet_ML_BrowseMenu.src
                             4013 ; 2377 |#define RSRC_FUNCLET_ML_BROWSE_MENU 1000    
                             4014 ; 2378 |//$FILENAME Funclet_ML_StartPlayAllSong.src
                             4015 ; 2379 |#define RSRC_FUNCLET_ML_START_PLAY_ALL_SONG 1001    
                             4016 ; 2380 |//$FILENAME Funclet_ML_PlayAllNextSong.src
                             4017 ; 2381 |#define RSRC_FUNCLET_ML_PLAY_ALL_NEXT_SONG 1002    
                             4018 ; 2382 |//$FILENAME Funclet_ML_PlayAllPreviousSong.src
                             4019 ; 2383 |#define RSRC_FUNCLET_ML_PLAY_ALL_PREVIOUS_SONG 1003    
                             4020 ; 2384 |//$FILENAME Funclet_ML_PlayPreviousDirSong.src
                             4021 ; 2385 |#define RSRC_FUNCLET_ML_PLAY_PREVIOUS_DIR_SONG 1004    
                             4022 ; 2386 |//$FILENAME Funclet_ML_ShuffleNextSong.src
                             4023 ; 2387 |#define RSRC_FUNCLET_ML_SHUFFLE_NEXT_SONG 1005    
                             4024 ; 2388 |//$FILENAME Funclet_ML_PlayNextSong.src
                             4025 ; 2389 |#define RSRC_FUNCLET_ML_PLAY_NEXT_SONG 1006    
                             4026 ; 2390 |//$FILENAME Funclet_ML_PlayPreviousSong.src
                             4027 ; 2391 |#define RSRC_FUNCLET_ML_PLAY_PREVIOUS_SONG 1007    
                             4028 ; 2392 |//$FILENAME Funclet_BuildVoiceFilePath.src
                             4029 ; 2393 |#define RSRC_FUNCLET_BUILDVOICEFILEPATH 1008    
                             4030 ; 2394 |//$FILENAME Funclet_BuildFMFilePath.src
                             4031 ; 2395 |#define RSRC_FUNCLET_BUILDFMFILEPATH 1009    
                             4032 ; 2396 |//$FILENAME Funclet_BuildLINEINFilePath.src
                             4033 ; 2397 |#define RSRC_FUNCLET_BUILDLINEINFILEPATH 1010    
                             4034 ; 2398 |//$FILENAME Funclet_GetVoiceFastKey.src
                             4035 ; 2399 |#define RSRC_FUNCLET_GETVOICEFASTKEY 1011    
                             4036 ; 2400 |//$FILENAME MusicLibVoiceApp.src
                             4037 ; 2401 |#define RSRC_MUSICLIB_VOICE_APP 1012    
                             4038 ; 2402 |//$FILENAME MusicLibVoiceModule.src
                             4039 ; 2403 |#define RSRC_MUSICLIB_VOICE_MODULE 1013    
                             4040 ; 2404 |//$FILENAME MusicLibVoicePlayModule.src
                             4041 ; 2405 |#define RSRC_MUSICLIB_VOICEPLAY_MODULE 1014    
                             4042 ; 2406 |//$FILENAME MusicLibMergeFunction.src
                             4043 ; 2407 |#define RSRC_MUSICLIB_MERGE_FUNCTION 1015    
                             4044 ; 2408 |//$FILENAME MusicLibMergeModule.src
                             4045 ; 2409 |#define RSRC_MUSICLIB_MERGE_MODULE 1016    
                             4046 ; 2410 |//$FILENAME MusicLibBrowseApp.src
                             4047 ; 2411 |#define RSRC_MUSICLIB_BROWSE_APP 1017    
                             4048 ; 2412 |//$FILENAME playmusicmenu.src
                             4049 ; 2413 |#define RSRC_PLAYMUSIC_MENU_CODE_BANK 1018    
                             4050 ; 2414 |//$FILENAME browsemenu.src
                             4051 ; 2415 |#define RSRC_BROWSE_MENU_CODE_BANK 1019    
                             4052 ; 2416 |//$FILENAME browsemenu_extra.src
                             4053 ; 2417 |#define RSRC_BROWSE_MENU_EXTRA_CODE_BANK 1020    
                             4054 ; 2418 |//$FILENAME string_play_all.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  67

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4055 ; 2419 |#define RSRC_STRING_PLAY_ALL 1021    
                             4056 ; 2420 |//$FILENAME string_play.src
                             4057 ; 2421 |#define RSRC_STRING_PLAY 1022    
                             4058 ; 2422 |//$FILENAME string_unknown_year.src
                             4059 ; 2423 |#define RSRC_STRING_UNKNOWN_YEAR 1023    
                             4060 ; 2424 |//$FILENAME string_year_width.src
                             4061 ; 2425 |#define RSRC_STRING_YEAR_WIDTH 1024    
                             4062 ; 2426 |//$FILENAME string_artist.src
                             4063 ; 2427 |#define RSRC_STRING_ARTIST 1025    
                             4064 ; 2428 |//$FILENAME string_songs.src
                             4065 ; 2429 |#define RSRC_STRING_SONGS 1026    
                             4066 ; 2430 |//$FILENAME string_on_the_fly.src
                             4067 ; 2431 |#define RSRC_STRING_ON_THE_FLY 1027    
                             4068 ; 2432 |//$FILENAME string_new_music.src
                             4069 ; 2433 |#define RSRC_STRING_NEW_MUSIC_MENU 1028    
                             4070 ; 2434 |//$FILENAME string_genre.src
                             4071 ; 2435 |#define RSRC_STRING_GENRE 1029    
                             4072 ; 2436 |//$FILENAME string_year.src
                             4073 ; 2437 |#define RSRC_STRING_YEAR 1030    
                             4074 ; 2438 |//$FILENAME string_playlist.src
                             4075 ; 2439 |#define RSRC_STRING_PLAYLIST 1031    
                             4076 ; 2440 |//$FILENAME string_fm_rec.src
                             4077 ; 2441 |#define RSRC_STRING_FM_REC 1032    
                             4078 ; 2442 |//$FILENAME string_linein_rec.src
                             4079 ; 2443 |#define RSRC_STRING_LINEIN_REC 1033    
                             4080 ; 2444 |//$FILENAME string_play_music.src
                             4081 ; 2445 |#define RSRC_STRING_PLAY_MUSIC 1034    
                             4082 ; 2446 |//$FILENAME highlight_back.src
                             4083 ; 2447 |#define RSRC_HIGHLIGHT_BACK 1035    
                             4084 ; 2448 |//$FILENAME newmusicmenu.src
                             4085 ; 2449 |#define RSRC_NEW_MUSIC_MENU_CODE_BANK 1036    
                             4086 ; 2450 |//$FILENAME string_1_day.src
                             4087 ; 2451 |#define RSRC_STRING_1_DAY 1037    
                             4088 ; 2452 |//$FILENAME string_1_week.src
                             4089 ; 2453 |#define RSRC_STRING_1_WEEK 1038    
                             4090 ; 2454 |//$FILENAME string_1_month.src
                             4091 ; 2455 |#define RSRC_STRING_1_MONTH 1039    
                             4092 ; 2456 |//$FILENAME on_the_fly_full.src
                             4093 ; 2457 |#define RSRC_LIST_FULL_MESSAGE 1040    
                             4094 ; 2458 |//$FILENAME on_the_fly_free1.src
                             4095 ; 2459 |#define RSRC_LIST_FREE_MESSAGE 1041    
                             4096 ; 2460 |//$FILENAME on_the_fly_free2.src
                             4097 ; 2461 |#define RSRC_LIST_FREE_MESSAGE2 1042    
                             4098 ; 2462 |//$FILENAME on_the_fly_delete1.src
                             4099 ; 2463 |#define RSRC_LIST_DELETE_MESSAGE 1043    
                             4100 ; 2464 |//$FILENAME on_the_fly_delete2.src
                             4101 ; 2465 |#define RSRC_LIST_DELETE_MESSAGE2 1044    
                             4102 ; 2466 |//$FILENAME empty_favourite.src
                             4103 ; 2467 |#define RSRC_EMPTY_FAVOURITE 1045    
                             4104 ; 2468 |//$FILENAME sd_remove.src
                             4105 ; 2469 |#define RSRC_SD_REMOVE 1046    
                             4106 ; 2470 |//$FILENAME sd_insert.src
                             4107 ; 2471 |#define RSRC_SD_INSERT 1047    
                             4108 ; 2472 |//$FILENAME check_disk_1.src
                             4109 ; 2473 |#define RSRC_CHECK_DISK_1 1048    
                             4110 ; 2474 |//$FILENAME check_disk_2.src
                             4111 ; 2475 |#define RSRC_CHECK_DISK_2 1049    
                             4112 ; 2476 |//$FILENAME check_disk_3.src
                             4113 ; 2477 |#define RSRC_CHECK_DISK_3 1050    
                             4114 ; 2478 |//$FILENAME flash_error.src
                             4115 ; 2479 |#define RSRC_FLASH_ERROR 1051    
                             4116 ; 2480 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  68

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4117 ; 2481 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4118 ; 2482 |// STFM1000 Tuner funclet
                             4119 ; 2483 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4120 ; 2484 |//$FILENAME Funclet_TunerDriverInit.src
                             4121 ; 2485 |#define RSRC_FUNCLET_TUNER_DRIVER_INIT 1052    
                             4122 ; 2486 |//$FILENAME Funclet_TunerDriverIncUp.src
                             4123 ; 2487 |#define RSRC_FUNCLET_TUNER_DRIVER_INC_UP 1053    
                             4124 ; 2488 |//$FILENAME Funclet_TunerDriverIncDown.src
                             4125 ; 2489 |#define RSRC_FUNCLET_TUNER_DRIVER_INC_DOWN 1054    
                             4126 ; 2490 |//$FILENAME Funclet_TunerDriverStandyby.src
                             4127 ; 2491 |#define RSRC_FUNCLET_TUNER_DRIVER_SET_STANDBY 1055    
                             4128 ; 2492 |//$FILENAME Funclet_TunerDriverReplacePreset.src
                             4129 ; 2493 |#define RSRC_FUNCLET_TUNER_DRIVER_REPLACE_PRESET 1056    
                             4130 ; 2494 |//$FILENAME Funclet_TunerDriverErasePreset.src
                             4131 ; 2495 |#define RSRC_FUNCLET_TUNER_DRIVER_ERASE_PRESET 1057    
                             4132 ; 2496 |//$FILENAME Funclet_TunerDriverTuneToPreset.src
                             4133 ; 2497 |#define RSRC_FUNCLET_TUNER_DRIVER_TUNE_TO_PRESET 1058    
                             4134 ; 2498 |//$FILENAME Funclet_TunerDriverSearchDown.src
                             4135 ; 2499 |#define RSRC_FUNCLET_TUNER_DRIVER_SEARCH_DOWN 1059    
                             4136 ; 2500 |//$FILENAME Funclet_TunerSTFM1000SafePowerDown.src
                             4137 ; 2501 |#define RSRC_FUNCLET_TUNER_SAFE_POWER_DOWN 1060    
                             4138 ; 2502 |//$FILENAME Funclet_TunerSTFM1000OptimizeChannel.src
                             4139 ; 2503 |#define RSRC_FUNCLET_STFM1000_TUNER_OPTIMIZE_CHANNEL 1061    
                             4140 ; 2504 |//$FILENAME decstfmmod.src
                             4141 ; 2505 |#define RSRC_DEC_STFM_MOD_CODE 1062    
                             4142 ; 2506 |//$FILENAME dec_stfmp.src
                             4143 ; 2507 |#define RSRC_DEC_STFMP_CODE 1063    
                             4144 ; 2508 |//$FILENAME dec_stfmx.src
                             4145 ; 2509 |#define RSRC_DEC_STFMX_CODE 1064    
                             4146 ; 2510 |//$FILENAME dec_stfmy.src
                             4147 ; 2511 |#define RSRC_DEC_STFMY_CODE 1065    
                             4148 ; 2512 |//$FILENAME Funclet_TunerSTFM1000I2CInit.src
                             4149 ; 2513 |#define RSRC_FUNCLET_STFM1000_I2C_INIT 1066    
                             4150 ; 2514 |//$FILENAME Funclet_TunerDriverScanStations.src
                             4151 ; 2515 |#define RSRC_FUNCLET_TUNER_DRIVER_SCAN_STATION 1067    
                             4152 ; 2516 |//$FILENAME Funclet_TunerDriverSetMonoStereoMode.src
                             4153 ; 2517 |#define RSRC_FUNCLET_TUNER_DRIVER_SET_MONO_STEREO_MODE 1068    
                             4154 ; 2518 |//$FILENAME Funclet_STFM1000TestPresence.src
                             4155 ; 2519 |#define RSRC_FUNCLET_STFM1000_TEST_PRESENCE 1069    
                             4156 ; 2520 |//$FILENAME Funclet_I2CWriteTunerRegister.src
                             4157 ; 2521 |#define RSRC_FUNCLET_I2C_WRITE_TUNER_REGISTER 1070    
                             4158 ; 2522 |//$FILENAME Funclet_I2CReset.src
                             4159 ; 2523 |#define RSRC_FUNCLET_I2C_RESET 1071    
                             4160 ; 2524 |//$FILENAME fmtunersecondrsrc.src
                             4161 ; 2525 |#define RSRC_FM_TUNER_SECOND_RSRC 1072    
                             4162 ; 2526 |//$FILENAME Funclet_TunerSTFM1000RegPowerUp1.src
                             4163 ; 2527 |#define RSRC_FUNCLET_STFM1000_REG_POWER_UP1 1073    
                             4164 ; 2528 |//$FILENAME Funclet_TunerSTFM1000RegPowerUp2.src
                             4165 ; 2529 |#define RSRC_FUNCLET_STFM1000_REG_POWER_UP2 1074    
                             4166 ; 2530 |//$FILENAME Funclet_TunerSTFM1000FindRssiThreshold.src
                             4167 ; 2531 |#define RSRC_FUNCLET_STFM1000_FIND_RSSI_THRESHOLD 1075    
                             4168 ; 2532 |//$FILENAME Funclet_TunerSTFM1000DataPathOff.src
                             4169 ; 2533 |#define RSRC_FUNCLET_STFM1000_DATA_PATH_OFF 1076    
                             4170 ; 2534 |//$FILENAME Funclet_TunerSTFM1000ContinueSearching.src
                             4171 ; 2535 |#define RSRC_FUNCLET_STFM1000_CONTINUE_SEARCHING 1077    
                             4172 ; 2536 |//RSRC_FUNCLET_STFM1000_SET_LNA_BIAS    equ      975    ;$FILENAME Funclet_STFM1000SetLnaB
                                  ias.src
                             4173 ; 2537 |//RSRC_FUNCLET_STFM1000_LOOK_FOR_PILOT    equ      976    ;$FILENAME Funclet_STFM1000LookF
                                  orPilot.src
                             4174 ; 2538 |//$FILENAME Funclet_STFM1000TunerSearchEnded.src
                             4175 ; 2539 |#define RSRC_FUNCLET_STFM1000_TUNER_SEARCH_ENDED 1078    
                             4176 ; 2540 |// for RestoreDriveFromBackup
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  69

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4177 ; 2541 |//$FILENAME restoresysdrive.src
                             4178 ; 2542 |#define RSRC_RESTORESYSDRIVE_P_CODE 1079    
                             4179 ; 2543 |
                             4180 ; 2544 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4181 ; 2545 |// Playlist5 sources
                             4182 ; 2546 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4183 ; 2547 |//$FILENAME playlist5_browsemenu.src
                             4184 ; 2548 |#define RSRC_PL5BROWSE_MENU_CODEBANK 1080    
                             4185 ; 2549 |//$FILENAME playlist5_browsemenu_extra.src
                             4186 ; 2550 |#define RSRC_PL5_BROWSEMENU_EXTRA 1081    
                             4187 ; 2551 |//$FILENAME playlist5_browse_submenu.src
                             4188 ; 2552 |#define RSRC_PL5BROWSE_SUBMENU_CODEBANK 1082    
                             4189 ; 2553 |//$FILENAME playlist5_playback_module.src
                             4190 ; 2554 |#define RSRC_PLAYLIST5_PLAYBACK_MODULE 1083    
                             4191 ; 2555 |//$FILENAME playlist5_browse_module.src
                             4192 ; 2556 |#define RSRC_PLAYLIST5_BROWSE_MODULE 1084    
                             4193 ; 2557 |
                             4194 ; 2558 |//$FILENAME Funclet_Get_LRCDirName_PL5.src
                             4195 ; 2559 |#define RSRC_FUNCLET_GET_LRC_DIR_NAME_PL5 1085    
                             4196 ; 2560 |//$FILENAME Funclet_PL5_PL_QueuePushBack.src   
                             4197 ; 2561 |#define RSRC_FUNCLET_PL5_PL_QUEUEPUSHBACK 1086    
                             4198 ; 2562 |//$FILENAME Funclet_PL5_PL_QueuePushFront.src 
                             4199 ; 2563 |#define RSRC_FUNCLET_PL5_PL_QUEUEPUSHFRONT 1087    
                             4200 ; 2564 |
                             4201 ; 2565 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4202 ; 2566 |// DanhNguyen added bitmaps
                             4203 ; 2567 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4204 ; 2568 |//$FILENAME icon_folder.src
                             4205 ; 2569 |#define RSRC_ICON_FOLDER 1088    
                             4206 ; 2570 |//$FILENAME icon_song.src
                             4207 ; 2571 |#define RSRC_ICON_SONG 1089    
                             4208 ; 2572 |
                             4209 ; 2573 |//$FILENAME menu_music.src
                             4210 ; 2574 |#define RSRC_MENU_MUSIC 1090    
                             4211 ; 2575 |//$FILENAME vie_menu_music.src
                             4212 ; 2576 |#define RSRC_VIE_MENU_MUSIC 1091    
                             4213 ; 2577 |
                             4214 ; 2578 |//$FILENAME menu_voice.src
                             4215 ; 2579 |#define RSRC_MENU_VOICE 1092    
                             4216 ; 2580 |//$FILENAME vie_menu_voice.src
                             4217 ; 2581 |#define RSRC_VIE_MENU_VOICE 1093    
                             4218 ; 2582 |
                             4219 ; 2583 |//$FILENAME menu_fmtuner.src
                             4220 ; 2584 |#define RSRC_MENU_FMTUNER 1094    
                             4221 ; 2585 |//$FILENAME vie_menu_fmtuner.src
                             4222 ; 2586 |#define RSRC_VIE_MENU_FMTUNER 1095    
                             4223 ; 2587 |
                             4224 ; 2588 |//$FILENAME menu_record.src
                             4225 ; 2589 |#define RSRC_MENU_RECORD 1096    
                             4226 ; 2590 |//$FILENAME vie_menu_record.src
                             4227 ; 2591 |#define RSRC_VIE_MENU_RECORD 1097    
                             4228 ; 2592 |
                             4229 ; 2593 |//$FILENAME menu_settings.src
                             4230 ; 2594 |#define RSRC_MENU_SETTINGS 1098    
                             4231 ; 2595 |//$FILENAME vie_menu_settings.src
                             4232 ; 2596 |#define RSRC_VIE_MENU_SETTINGS 1099    
                             4233 ; 2597 |
                             4234 ; 2598 |//$FILENAME menu_shutdown.src
                             4235 ; 2599 |#define RSRC_MENU_SHUTDOWN 1100    
                             4236 ; 2600 |//$FILENAME vie_menu_shutdown.src
                             4237 ; 2601 |#define RSRC_VIE_MENU_SHUTDOWN 1101    
                             4238 ; 2602 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  70

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4239 ; 2603 |//$FILENAME menu_clock.src
                             4240 ; 2604 |#define RSRC_MENU_CLOCK 1102    
                             4241 ; 2605 |//$FILENAME vie_menu_clock.src
                             4242 ; 2606 |#define RSRC_VIE_MENU_CLOCK 1103    
                             4243 ; 2607 |
                             4244 ; 2608 |//$FILENAME menu_ab.src
                             4245 ; 2609 |#define RSRC_MENU_AB 1104    
                             4246 ; 2610 |//$FILENAME vie_menu_ab.src
                             4247 ; 2611 |#define RSRC_VIE_MENU_AB 1105    
                             4248 ; 2612 |
                             4249 ; 2613 |//$FILENAME menu_delete.src
                             4250 ; 2614 |#define RSRC_MENU_DELETE 1106    
                             4251 ; 2615 |//$FILENAME vie_menu_delete.src
                             4252 ; 2616 |#define RSRC_VIE_MENU_DELETE 1107    
                             4253 ; 2617 |
                             4254 ; 2618 |//$FILENAME menu_about.src
                             4255 ; 2619 |#define RSRC_MENU_ABOUT 1108    
                             4256 ; 2620 |//$FILENAME vie_menu_about.src
                             4257 ; 2621 |#define RSRC_VIE_MENU_ABOUT 1109    
                             4258 ; 2622 |
                             4259 ; 2623 |//$FILENAME menu_exit.src
                             4260 ; 2624 |#define RSRC_MENU_EXIT 1110    
                             4261 ; 2625 |//$FILENAME vie_menu_exit.src
                             4262 ; 2626 |#define RSRC_VIE_MENU_EXIT 1111    
                             4263 ; 2627 |
                             4264 ; 2628 |//$FILENAME music_play_all.src
                             4265 ; 2629 |#define RSRC_MUSIC_PLAY_ALL 1112    
                             4266 ; 2630 |//$FILENAME vie_music_play_all.src
                             4267 ; 2631 |#define RSRC_VIE_MUSIC_PLAY_ALL 1113    
                             4268 ; 2632 |
                             4269 ; 2633 |//$FILENAME music_folder_internal.src
                             4270 ; 2634 |#define RSRC_MUSIC_FOLDER_INTERNAL 1114    
                             4271 ; 2635 |//$FILENAME vie_music_folder_internal.src
                             4272 ; 2636 |#define RSRC_VIE_MUSIC_FOLDER_INTERNAL 1115    
                             4273 ; 2637 |
                             4274 ; 2638 |//$FILENAME music_folder_external.src
                             4275 ; 2639 |#define RSRC_MUSIC_FOLDER_EXTERNAL 1116    
                             4276 ; 2640 |//$FILENAME vie_music_folder_external.src
                             4277 ; 2641 |#define RSRC_VIE_MUSIC_FOLDER_EXTERNAL 1117    
                             4278 ; 2642 |
                             4279 ; 2643 |//$FILENAME music_songs.src
                             4280 ; 2644 |#define RSRC_MUSIC_SONGS 1118    
                             4281 ; 2645 |//$FILENAME vie_music_songs.src
                             4282 ; 2646 |#define RSRC_VIE_MUSIC_SONGS 1119    
                             4283 ; 2647 |
                             4284 ; 2648 |//$FILENAME music_favorites.src
                             4285 ; 2649 |#define RSRC_MUSIC_FAVORITES 1120    
                             4286 ; 2650 |//$FILENAME vie_music_favorites.src
                             4287 ; 2651 |#define RSRC_VIE_MUSIC_FAVORITES 1121    
                             4288 ; 2652 |
                             4289 ; 2653 |//$FILENAME music_fm_record.src
                             4290 ; 2654 |#define RSRC_MUSIC_FM_RECORD 1122    
                             4291 ; 2655 |//$FILENAME vie_music_fm_record.src
                             4292 ; 2656 |#define RSRC_VIE_MUSIC_FM_RECORD 1123    
                             4293 ; 2657 |
                             4294 ; 2658 |//$FILENAME music_exit.src
                             4295 ; 2659 |#define RSRC_MUSIC_EXIT 1124    
                             4296 ; 2660 |//$FILENAME vie_music_exit.src
                             4297 ; 2661 |#define RSRC_VIE_MUSIC_EXIT 1125    
                             4298 ; 2662 |
                             4299 ; 2663 |//$FILENAME browse_music_folder_internal.src
                             4300 ; 2664 |#define RSRC_BROWSE_MUSIC_FOLDER_INTERNAL 1126    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  71

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4301 ; 2665 |//$FILENAME vie_browse_music_folder_internal.src
                             4302 ; 2666 |#define RSRC_VIE_BROWSE_MUSIC_FOLDER_INTERNAL 1127    
                             4303 ; 2667 |
                             4304 ; 2668 |//$FILENAME browse_music_folder_external.src
                             4305 ; 2669 |#define RSRC_BROWSE_MUSIC_FOLDER_EXTERNAL 1128    
                             4306 ; 2670 |//$FILENAME vie_browse_music_folder_external.src
                             4307 ; 2671 |#define RSRC_VIE_BROWSE_MUSIC_FOLDER_EXTERNAL 1129    
                             4308 ; 2672 |
                             4309 ; 2673 |//$FILENAME browse_music_list_songs.src
                             4310 ; 2674 |#define RSRC_BROWSE_MUSIC_LIST_SONGS 1130    
                             4311 ; 2675 |//$FILENAME vie_browse_music_list_songs.src
                             4312 ; 2676 |#define RSRC_VIE_BROWSE_MUSIC_LIST_SONGS 1131    
                             4313 ; 2677 |
                             4314 ; 2678 |//$FILENAME browse_music_favourites.src
                             4315 ; 2679 |#define RSRC_BROWSE_MUSIC_FAVOURITES 1132    
                             4316 ; 2680 |//$FILENAME vie_browse_music_favourites.src
                             4317 ; 2681 |#define RSRC_VIE_BROWSE_MUSIC_FAVOURITES 1133    
                             4318 ; 2682 |
                             4319 ; 2683 |//$FILENAME browse_music_fm_files.src
                             4320 ; 2684 |#define RSRC_BROWSE_MUSIC_FM_FILES 1134    
                             4321 ; 2685 |//$FILENAME vie_browse_music_fm_files.src
                             4322 ; 2686 |#define RSRC_VIE_BROWSE_MUSIC_FM_FILES 1135    
                             4323 ; 2687 |
                             4324 ; 2688 |//$FILENAME browse_voice.src
                             4325 ; 2689 |#define RSRC_BROWSE_VOICE 1136    
                             4326 ; 2690 |//$FILENAME vie_browse_voice.src
                             4327 ; 2691 |#define RSRC_VIE_BROWSE_VOICE 1137    
                             4328 ; 2692 |
                             4329 ; 2693 |//$FILENAME favourites_list_add.src
                             4330 ; 2694 |#define RSRC_FAVOURITES_LIST_ADD 1138    
                             4331 ; 2695 |//$FILENAME vie_favourites_list_add.src
                             4332 ; 2696 |#define RSRC_VIE_FAVOURITES_LIST_ADD 1139    
                             4333 ; 2697 |
                             4334 ; 2698 |//$FILENAME favourites_list_remove.src
                             4335 ; 2699 |#define RSRC_FAVOURITES_LIST_REMOVE 1140    
                             4336 ; 2700 |//$FILENAME vie_favourites_list_remove.src
                             4337 ; 2701 |#define RSRC_VIE_FAVOURITES_LIST_REMOVE 1141    
                             4338 ; 2702 |
                             4339 ; 2703 |//$FILENAME favourites_list_is_full.src
                             4340 ; 2704 |#define RSRC_FAVOURITES_LIST_IS_FULL 1142    
                             4341 ; 2705 |//$FILENAME vie_favourites_list_is_full.src
                             4342 ; 2706 |#define RSRC_VIE_FAVOURITES_LIST_IS_FULL 1143    
                             4343 ; 2707 |
                             4344 ; 2708 |//$FILENAME about_screen_1.src
                             4345 ; 2709 |#define RSRC_ABOUT_SCREEN_1 1144    
                             4346 ; 2710 |//$FILENAME vie_about_screen_1.src
                             4347 ; 2711 |#define RSRC_VIE_ABOUT_SCREEN_1 1145    
                             4348 ; 2712 |
                             4349 ; 2713 |//$FILENAME about_screen_2.src
                             4350 ; 2714 |#define RSRC_ABOUT_SCREEN_2 1146    
                             4351 ; 2715 |//$FILENAME vie_about_screen_2.src
                             4352 ; 2716 |#define RSRC_VIE_ABOUT_SCREEN_2 1147    
                             4353 ; 2717 |
                             4354 ; 2718 |//$FILENAME about_screen_3.src
                             4355 ; 2719 |#define RSRC_ABOUT_SCREEN_3 1148    
                             4356 ; 2720 |//$FILENAME vie_about_screen_3.src
                             4357 ; 2721 |#define RSRC_VIE_ABOUT_SCREEN_3 1149    
                             4358 ; 2722 |
                             4359 ; 2723 |//$FILENAME about_screen_4.src
                             4360 ; 2724 |#define RSRC_ABOUT_SCREEN_4 1150    
                             4361 ; 2725 |//$FILENAME vie_about_screen_4.src
                             4362 ; 2726 |#define RSRC_VIE_ABOUT_SCREEN_4 1151    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  72

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4363 ; 2727 |
                             4364 ; 2728 |//$FILENAME time_date_exit_title.src
                             4365 ; 2729 |#define RSRC_TIME_DATE_EXIT_TITLE 1152    
                             4366 ; 2730 |//$FILENAME vie_time_date_exit_title.src
                             4367 ; 2731 |#define RSRC_VIE_TIME_DATE_EXIT_TITLE 1153    
                             4368 ; 2732 |
                             4369 ; 2733 |//$FILENAME time_clean_desktop.src
                             4370 ; 2734 |#define RSRC_TIME_CLEAN_DESKTOP 1154    
                             4371 ; 2735 |//$FILENAME time_dash.src
                             4372 ; 2736 |#define RSRC_TIME_DASH 1155    
                             4373 ; 2737 |
                             4374 ; 2738 |//$FILENAME time_day_7.src
                             4375 ; 2739 |#define RSRC_TIME_DAY_SAT 1156    
                             4376 ; 2740 |//$FILENAME vie_time_day_7.src
                             4377 ; 2741 |#define RSRC_VIE_TIME_DAY_SAT 1157    
                             4378 ; 2742 |//$FILENAME time_day_cn.src
                             4379 ; 2743 |#define RSRC_TIME_DAY_SUN 1158    
                             4380 ; 2744 |//$FILENAME vie_time_day_cn.src
                             4381 ; 2745 |#define RSRC_VIE_TIME_DAY_SUN 1159    
                             4382 ; 2746 |//$FILENAME time_day_2.src
                             4383 ; 2747 |#define RSRC_TIME_DAY_MON 1160    
                             4384 ; 2748 |//$FILENAME vie_time_day_2.src
                             4385 ; 2749 |#define RSRC_VIE_TIME_DAY_MON 1161    
                             4386 ; 2750 |//$FILENAME time_day_3.src
                             4387 ; 2751 |#define RSRC_TIME_DAY_TUE 1162    
                             4388 ; 2752 |//$FILENAME vie_time_day_3.src
                             4389 ; 2753 |#define RSRC_VIE_TIME_DAY_TUE 1163    
                             4390 ; 2754 |//$FILENAME time_day_4.src
                             4391 ; 2755 |#define RSRC_TIME_DAY_WED 1164    
                             4392 ; 2756 |//$FILENAME vie_time_day_4.src
                             4393 ; 2757 |#define RSRC_VIE_TIME_DAY_WED 1165    
                             4394 ; 2758 |//$FILENAME time_day_5.src
                             4395 ; 2759 |#define RSRC_TIME_DAY_THU 1166    
                             4396 ; 2760 |//$FILENAME vie_time_day_5.src
                             4397 ; 2761 |#define RSRC_VIE_TIME_DAY_THU 1167    
                             4398 ; 2762 |//$FILENAME time_day_6.src
                             4399 ; 2763 |#define RSRC_TIME_DAY_FRI 1168    
                             4400 ; 2764 |//$FILENAME vie_time_day_6.src
                             4401 ; 2765 |#define RSRC_VIE_TIME_DAY_FRI 1169    
                             4402 ; 2766 |
                             4403 ; 2767 |//$FILENAME time_month_1.src
                             4404 ; 2768 |#define RSRC_TIME_MONTH_1 1170    
                             4405 ; 2769 |//$FILENAME vie_time_month_1.src
                             4406 ; 2770 |#define RSRC_VIE_TIME_MONTH_1 1171    
                             4407 ; 2771 |//$FILENAME time_month_2.src
                             4408 ; 2772 |#define RSRC_TIME_MONTH_2 1172    
                             4409 ; 2773 |//$FILENAME vie_time_month_2.src
                             4410 ; 2774 |#define RSRC_VIE_TIME_MONTH_2 1173    
                             4411 ; 2775 |//$FILENAME time_month_3.src
                             4412 ; 2776 |#define RSRC_TIME_MONTH_3 1174    
                             4413 ; 2777 |//$FILENAME vie_time_month_3.src
                             4414 ; 2778 |#define RSRC_VIE_TIME_MONTH_3 1175    
                             4415 ; 2779 |//$FILENAME time_month_4.src
                             4416 ; 2780 |#define RSRC_TIME_MONTH_4 1176    
                             4417 ; 2781 |//$FILENAME vie_time_month_4.src
                             4418 ; 2782 |#define RSRC_VIE_TIME_MONTH_4 1177    
                             4419 ; 2783 |//$FILENAME time_month_5.src
                             4420 ; 2784 |#define RSRC_TIME_MONTH_5 1178    
                             4421 ; 2785 |//$FILENAME vie_time_month_5.src
                             4422 ; 2786 |#define RSRC_VIE_TIME_MONTH_5 1179    
                             4423 ; 2787 |//$FILENAME time_month_6.src
                             4424 ; 2788 |#define RSRC_TIME_MONTH_6 1180    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  73

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4425 ; 2789 |//$FILENAME vie_time_month_6.src
                             4426 ; 2790 |#define RSRC_VIE_TIME_MONTH_6 1181    
                             4427 ; 2791 |//$FILENAME time_month_7.src
                             4428 ; 2792 |#define RSRC_TIME_MONTH_7 1182    
                             4429 ; 2793 |//$FILENAME vie_time_month_7.src
                             4430 ; 2794 |#define RSRC_VIE_TIME_MONTH_7 1183    
                             4431 ; 2795 |//$FILENAME time_month_8.src
                             4432 ; 2796 |#define RSRC_TIME_MONTH_8 1184    
                             4433 ; 2797 |//$FILENAME vie_time_month_8.src
                             4434 ; 2798 |#define RSRC_VIE_TIME_MONTH_8 1185    
                             4435 ; 2799 |//$FILENAME time_month_9.src
                             4436 ; 2800 |#define RSRC_TIME_MONTH_9 1186    
                             4437 ; 2801 |//$FILENAME vie_time_month_9.src
                             4438 ; 2802 |#define RSRC_VIE_TIME_MONTH_9 1187    
                             4439 ; 2803 |//$FILENAME time_month_10.src
                             4440 ; 2804 |#define RSRC_TIME_MONTH_10 1188    
                             4441 ; 2805 |//$FILENAME vie_time_month_10.src
                             4442 ; 2806 |#define RSRC_VIE_TIME_MONTH_10 1189    
                             4443 ; 2807 |//$FILENAME time_month_11.src
                             4444 ; 2808 |#define RSRC_TIME_MONTH_11 1190    
                             4445 ; 2809 |//$FILENAME vie_time_month_11.src
                             4446 ; 2810 |#define RSRC_VIE_TIME_MONTH_11 1191    
                             4447 ; 2811 |//$FILENAME time_month_12.src
                             4448 ; 2812 |#define RSRC_TIME_MONTH_12 1192    
                             4449 ; 2813 |//$FILENAME vie_time_month_12.src
                             4450 ; 2814 |#define RSRC_VIE_TIME_MONTH_12 1193    
                             4451 ; 2815 |
                             4452 ; 2816 |//$FILENAME time_num_am.src
                             4453 ; 2817 |#define RSRC_TIME_NUM_AM 1194    
                             4454 ; 2818 |//$FILENAME time_num_am.src
                             4455 ; 2819 |#define RSRC_TIME_NUM_PM 1195    
                             4456 ; 2820 |//$FILENAME settime_format_12h.src
                             4457 ; 2821 |#define RSRC_SETTIME_FORMAT_12H 1196    
                             4458 ; 2822 |//$FILENAME settime_format_24h.src
                             4459 ; 2823 |#define RSRC_SETTIME_FORMAT_24H 1197    
                             4460 ; 2824 |//$FILENAME setdate_format_dmy.src
                             4461 ; 2825 |#define RSRC_SETDATE_FORMAT_DMY 1198    
                             4462 ; 2826 |//$FILENAME setdate_format_mdy.src
                             4463 ; 2827 |#define RSRC_SETDATE_FORMAT_MDY 1199    
                             4464 ; 2828 |//$FILENAME setdate_format_ymd.src
                             4465 ; 2829 |#define RSRC_SETDATE_FORMAT_YMD 1200    
                             4466 ; 2830 |
                             4467 ; 2831 |//$FILENAME time_num_large_0.src
                             4468 ; 2832 |#define RSRC_TIME_NUM_LARGE_0 1201    
                             4469 ; 2833 |//$FILENAME time_num_large_1.src
                             4470 ; 2834 |#define RSRC_TIME_NUM_LARGE_1 1202    
                             4471 ; 2835 |//$FILENAME time_num_large_2.src
                             4472 ; 2836 |#define RSRC_TIME_NUM_LARGE_2 1203    
                             4473 ; 2837 |//$FILENAME time_num_large_3.src
                             4474 ; 2838 |#define RSRC_TIME_NUM_LARGE_3 1204    
                             4475 ; 2839 |//$FILENAME time_num_large_4.src
                             4476 ; 2840 |#define RSRC_TIME_NUM_LARGE_4 1205    
                             4477 ; 2841 |//$FILENAME time_num_large_5.src
                             4478 ; 2842 |#define RSRC_TIME_NUM_LARGE_5 1206    
                             4479 ; 2843 |//$FILENAME time_num_large_6.src
                             4480 ; 2844 |#define RSRC_TIME_NUM_LARGE_6 1207    
                             4481 ; 2845 |//$FILENAME time_num_large_7.src
                             4482 ; 2846 |#define RSRC_TIME_NUM_LARGE_7 1208    
                             4483 ; 2847 |//$FILENAME time_num_large_8.src
                             4484 ; 2848 |#define RSRC_TIME_NUM_LARGE_8 1209    
                             4485 ; 2849 |//$FILENAME time_num_large_9.src
                             4486 ; 2850 |#define RSRC_TIME_NUM_LARGE_9 1210    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  74

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4487 ; 2851 |
                             4488 ; 2852 |//$FILENAME time_num_medium_0.src
                             4489 ; 2853 |#define RSRC_TIME_NUM_MEDIUM_0 1211    
                             4490 ; 2854 |//$FILENAME time_num_medium_1.src
                             4491 ; 2855 |#define RSRC_TIME_NUM_MEDIUM_1 1212    
                             4492 ; 2856 |//$FILENAME time_num_medium_2.src
                             4493 ; 2857 |#define RSRC_TIME_NUM_MEDIUM_2 1213    
                             4494 ; 2858 |//$FILENAME time_num_medium_3.src
                             4495 ; 2859 |#define RSRC_TIME_NUM_MEDIUM_3 1214    
                             4496 ; 2860 |//$FILENAME time_num_medium_4.src
                             4497 ; 2861 |#define RSRC_TIME_NUM_MEDIUM_4 1215    
                             4498 ; 2862 |//$FILENAME time_num_medium_5.src
                             4499 ; 2863 |#define RSRC_TIME_NUM_MEDIUM_5 1216    
                             4500 ; 2864 |//$FILENAME time_num_medium_6.src
                             4501 ; 2865 |#define RSRC_TIME_NUM_MEDIUM_6 1217    
                             4502 ; 2866 |//$FILENAME time_num_medium_7.src
                             4503 ; 2867 |#define RSRC_TIME_NUM_MEDIUM_7 1218    
                             4504 ; 2868 |//$FILENAME time_num_medium_8.src
                             4505 ; 2869 |#define RSRC_TIME_NUM_MEDIUM_8 1219    
                             4506 ; 2870 |//$FILENAME time_num_medium_9.src
                             4507 ; 2871 |#define RSRC_TIME_NUM_MEDIUM_9 1220    
                             4508 ; 2872 |
                             4509 ; 2873 |//$FILENAME time_colon.src
                             4510 ; 2874 |#define RSRC_TIME_COLON 1221    
                             4511 ; 2875 |
                             4512 ; 2876 |//$FILENAME settings_backlight_title.src
                             4513 ; 2877 |#define RSRC_SETTINGS_BACKLIGHT_TITLE 1222    
                             4514 ; 2878 |//$FILENAME settings_auto_shutdown_title.src
                             4515 ; 2879 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_TITLE 1223    
                             4516 ; 2880 |//$FILENAME settings_playmode_title.src
                             4517 ; 2881 |#define RSRC_SETTINGS_PLAYMODE_TITLE 1224    
                             4518 ; 2882 |
                             4519 ; 2883 |//$FILENAME settings_contrast_title.src
                             4520 ; 2884 |#define RSRC_SETTINGS_CONTRAST_TITLE 1225    
                             4521 ; 2885 |//$FILENAME vie_settings_contrast_title.src
                             4522 ; 2886 |#define RSRC_VIE_SETTINGS_CONTRAST_TITLE 1226    
                             4523 ; 2887 |
                             4524 ; 2888 |//$FILENAME settings_eq_title.src
                             4525 ; 2889 |#define RSRC_SETTINGS_EQ_TITLE 1227    
                             4526 ; 2890 |//$FILENAME vie_settings_eq_title.src
                             4527 ; 2891 |#define RSRC_VIE_SETTINGS_EQ_TITLE 1228    
                             4528 ; 2892 |
                             4529 ; 2893 |//$FILENAME settings_exit_title.src
                             4530 ; 2894 |#define RSRC_SETTINGS_EXIT_TITLE 1229    
                             4531 ; 2895 |//$FILENAME vie_settings_exit_title.src
                             4532 ; 2896 |#define RSRC_VIE_SETTINGS_EXIT_TITLE 1230    
                             4533 ; 2897 |
                             4534 ; 2898 |//$FILENAME settings_set_date_title.src
                             4535 ; 2899 |#define RSRC_SETTINGS_SET_DATE_TITLE 1231    
                             4536 ; 2900 |//$FILENAME vie_settings_set_date_title.src
                             4537 ; 2901 |#define RSRC_VIE_SETTINGS_SET_DATE_TITLE 1232    
                             4538 ; 2902 |
                             4539 ; 2903 |//$FILENAME settings_set_time_title.src
                             4540 ; 2904 |#define RSRC_SETTINGS_SET_TIME_TITLE 1233    
                             4541 ; 2905 |//$FILENAME vie_settings_set_time_title.src
                             4542 ; 2906 |#define RSRC_VIE_SETTINGS_SET_TIME_TITLE 1234    
                             4543 ; 2907 |
                             4544 ; 2908 |//$FILENAME settings_playmode_normal.src
                             4545 ; 2909 |#define RSRC_SETTINGS_PLAYMODE_NORMAL 1235    
                             4546 ; 2910 |//$FILENAME vie_settings_playmode_normal.src
                             4547 ; 2911 |#define RSRC_VIE_SETTINGS_PLAYMODE_NORMAL 1236    
                             4548 ; 2912 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  75

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4549 ; 2913 |//$FILENAME settings_playmode_repeatone.src
                             4550 ; 2914 |#define RSRC_SETTINGS_PLAYMODE_REPEATONE 1237    
                             4551 ; 2915 |//$FILENAME vie_settings_playmode_repeatone.src
                             4552 ; 2916 |#define RSRC_VIE_SETTINGS_PLAYMODE_REPEATONE 1238    
                             4553 ; 2917 |
                             4554 ; 2918 |//$FILENAME settings_playmode_repeatall.src
                             4555 ; 2919 |#define RSRC_SETTINGS_PLAYMODE_REPEATALL 1239    
                             4556 ; 2920 |//$FILENAME vie_settings_playmode_repeatall.src
                             4557 ; 2921 |#define RSRC_VIE_SETTINGS_PLAYMODE_REPEATALL 1240    
                             4558 ; 2922 |
                             4559 ; 2923 |//$FILENAME settings_playmode_shuffle.src
                             4560 ; 2924 |#define RSRC_SETTINGS_PLAYMODE_SHUFFLE 1241    
                             4561 ; 2925 |//$FILENAME vie_settings_playmode_shuffle.src
                             4562 ; 2926 |#define RSRC_VIE_SETTINGS_PLAYMODE_SHUFFLE 1242    
                             4563 ; 2927 |
                             4564 ; 2928 |//$FILENAME settings_playmode_shuffle_repeat.src
                             4565 ; 2929 |#define RSRC_SETTINGS_PLAYMODE_SHUFFLE_REPEAT 1243    
                             4566 ; 2930 |//$FILENAME vie_settings_playmode_shuffle_repeat.src
                             4567 ; 2931 |#define RSRC_VIE_SETTINGS_PLAYMODE_SHUFFLE_REPEAT 1244    
                             4568 ; 2932 |
                             4569 ; 2933 |//$FILENAME settings_backlight_on.src
                             4570 ; 2934 |#define RSRC_SETTINGS_BACKLIGHT_ON 1245    
                             4571 ; 2935 |//$FILENAME vie_settings_backlight_on.src
                             4572 ; 2936 |#define RSRC_VIE_SETTINGS_BACKLIGHT_ON 1246    
                             4573 ; 2937 |
                             4574 ; 2938 |//$FILENAME settings_backlight_10s.src
                             4575 ; 2939 |#define RSRC_SETTINGS_BACKLIGHT_10S 1247    
                             4576 ; 2940 |//$FILENAME vie_settings_backlight_10s.src
                             4577 ; 2941 |#define RSRC_VIE_SETTINGS_BACKLIGHT_10S 1248    
                             4578 ; 2942 |
                             4579 ; 2943 |//$FILENAME settings_backlight_20s.src
                             4580 ; 2944 |#define RSRC_SETTINGS_BACKLIGHT_20S 1249    
                             4581 ; 2945 |//$FILENAME vie_settings_backlight_20s.src
                             4582 ; 2946 |#define RSRC_VIE_SETTINGS_BACKLIGHT_20s 1250    
                             4583 ; 2947 |
                             4584 ; 2948 |//$FILENAME settings_backlight_30s.src
                             4585 ; 2949 |#define RSRC_SETTINGS_BACKLIGHT_30S 1251    
                             4586 ; 2950 |//$FILENAME vie_settings_backlight_30s.src
                             4587 ; 2951 |#define RSRC_VIE_SETTINGS_BACKLIGHT_30S 1252    
                             4588 ; 2952 |
                             4589 ; 2953 |//$FILENAME settings_auto_shutdown_disable.src
                             4590 ; 2954 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_DISABLE 1253    
                             4591 ; 2955 |//$FILENAME vie_settings_auto_shutdown_disable.src
                             4592 ; 2956 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_DISABLE 1254    
                             4593 ; 2957 |
                             4594 ; 2958 |//$FILENAME settings_auto_shutdown_1minute.src
                             4595 ; 2959 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_1MINUTE 1255    
                             4596 ; 2960 |//$FILENAME vie_settings_auto_shutdown_1min.src
                             4597 ; 2961 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_1MINUTE 1256    
                             4598 ; 2962 |
                             4599 ; 2963 |//$FILENAME settings_auto_shutdown_2minutes.src
                             4600 ; 2964 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_2MINUTES 1257    
                             4601 ; 2965 |//$FILENAME vie_settings_auto_shutdown_2min.src
                             4602 ; 2966 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_2MINUTES 1258    
                             4603 ; 2967 |
                             4604 ; 2968 |//$FILENAME settings_auto_shutdown_5minutes.src
                             4605 ; 2969 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_5MINUTES 1259    
                             4606 ; 2970 |//$FILENAME vie_settings_auto_shutdown_5min.src
                             4607 ; 2971 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_5MINUTES 1260    
                             4608 ; 2972 |
                             4609 ; 2973 |//$FILENAME settings_auto_shutdown_10minutes.src
                             4610 ; 2974 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_10MINUTES 1261    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  76

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4611 ; 2975 |//$FILENAME vie_settings_auto_shutdown_10min.src
                             4612 ; 2976 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_10MINUTES 1262    
                             4613 ; 2977 |
                             4614 ; 2978 |//$FILENAME settings_languages_eng.src
                             4615 ; 2979 |#define RSRC_SETTINGS_LANGUAGES_ENG 1263    
                             4616 ; 2980 |//$FILENAME settings_languages_vie.src
                             4617 ; 2981 |#define RSRC_SETTINGS_LANGUAGES_VIE 1264    
                             4618 ; 2982 |
                             4619 ; 2983 |//$FILENAME fraction_dot.src
                             4620 ; 2984 |#define RSRC_FRACTION_DOT 1265    
                             4621 ; 2985 |
                             4622 ; 2986 |//$FILENAME fm_background.src
                             4623 ; 2987 |#define RSRC_FM_BACKGROUND 1266    
                             4624 ; 2988 |//$FILENAME vie_fm_background.src
                             4625 ; 2989 |#define RSRC_VIE_FM_BACKGROUND 1267    
                             4626 ; 2990 |
                             4627 ; 2991 |//$FILENAME searching_please_wait.src
                             4628 ; 2992 |#define RSRC_SEARCHING_PLEASE_WAIT 1268    
                             4629 ; 2993 |//$FILENAME vie_searching_please_wait.src
                             4630 ; 2994 |#define RSRC_VIE_SEARCHING_PLEASE_WAIT 1269    
                             4631 ; 2995 |
                             4632 ; 2996 |//$FILENAME fm_auto_search.src
                             4633 ; 2997 |#define RSRC_FM_AUTO_SEARCH 1270    
                             4634 ; 2998 |//$FILENAME vie_fm_auto_search.src
                             4635 ; 2999 |#define RSRC_VIE_FM_AUTO_SEARCH 1271    
                             4636 ; 3000 |
                             4637 ; 3001 |//$FILENAME jvj_shutdown_player.src
                             4638 ; 3002 |#define RSRC_JVJ_SHUTDOWN_PLAYER 1272    
                             4639 ; 3003 |//$FILENAME vie_jvj_shutdown_player.src
                             4640 ; 3004 |#define RSRC_VIE_JVJ_SHUTDOWN_PLAYER 1273    
                             4641 ; 3005 |
                             4642 ; 3006 |#endif //IF (!@def(resources))
                             4643 ; 3007 |
                             4644 
                             4646 
                             4647 ; 13   |#include "buttons.h"
                             4648 
                             4650 
                             4651 ; 1    |#ifndef _BUTTONS_H
                             4652 ; 2    |#define _BUTTONS_H
                             4653 ; 3    |
                             4654 ; 4    |#include "types.h"
                             4655 
                             4657 
                             4658 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             4659 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             4660 ; 3    |//
                             4661 ; 4    |// Filename: types.h
                             4662 ; 5    |// Description: Standard data types
                             4663 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             4664 ; 7    |
                             4665 ; 8    |#ifndef _TYPES_H
                             4666 ; 9    |#define _TYPES_H
                             4667 ; 10   |
                             4668 ; 11   |// TODO:  move this outta here!
                             4669 ; 12   |#if !defined(NOERROR)
                             4670 ; 13   |#define NOERROR 0
                             4671 ; 14   |#define SUCCESS 0
                             4672 ; 15   |#endif 
                             4673 ; 16   |#if !defined(SUCCESS)
                             4674 ; 17   |#define SUCCESS  0
                             4675 ; 18   |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  77

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4676 ; 19   |#if !defined(ERROR)
                             4677 ; 20   |#define ERROR   -1
                             4678 ; 21   |#endif
                             4679 ; 22   |#if !defined(FALSE)
                             4680 ; 23   |#define FALSE 0
                             4681 ; 24   |#endif
                             4682 ; 25   |#if !defined(TRUE)
                             4683 ; 26   |#define TRUE  1
                             4684 ; 27   |#endif
                             4685 ; 28   |
                             4686 ; 29   |#if !defined(NULL)
                             4687 ; 30   |#define NULL 0
                             4688 ; 31   |#endif
                             4689 ; 32   |
                             4690 ; 33   |#define MAX_INT     0x7FFFFF
                             4691 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             4692 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             4693 ; 36   |#define MAX_ULONG   (-1) 
                             4694 ; 37   |
                             4695 ; 38   |#define WORD_SIZE   24              // word size in bits
                             4696 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             4697 ; 40   |
                             4698 ; 41   |
                             4699 ; 42   |#define BYTE    unsigned char       // btVarName
                             4700 ; 43   |#define CHAR    signed char         // cVarName
                             4701 ; 44   |#define USHORT  unsigned short      // usVarName
                             4702 ; 45   |#define SHORT   unsigned short      // sVarName
                             4703 ; 46   |#define WORD    unsigned int        // wVarName
                             4704 ; 47   |#define INT     signed int          // iVarName
                             4705 ; 48   |#define DWORD   unsigned long       // dwVarName
                             4706 ; 49   |#define LONG    signed long         // lVarName
                             4707 ; 50   |#define BOOL    unsigned int        // bVarName
                             4708 ; 51   |#define FRACT   _fract              // frVarName
                             4709 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             4710 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             4711 ; 54   |#define FLOAT   float               // fVarName
                             4712 ; 55   |#define DBL     double              // dVarName
                             4713 ; 56   |#define ENUM    enum                // eVarName
                             4714 ; 57   |#define CMX     _complex            // cmxVarName
                             4715 ; 58   |typedef WORD UCS3;                   // 
                             4716 ; 59   |
                             4717 ; 60   |#define UINT16  unsigned short
                             4718 ; 61   |#define UINT8   unsigned char   
                             4719 ; 62   |#define UINT32  unsigned long
                             4720 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             4721 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             4722 ; 65   |#define WCHAR   UINT16
                             4723 ; 66   |
                             4724 ; 67   |//UINT128 is 16 bytes or 6 words
                             4725 ; 68   |typedef struct UINT128_3500 {   
                             4726 ; 69   |    int val[6];     
                             4727 ; 70   |} UINT128_3500;
                             4728 ; 71   |
                             4729 ; 72   |#define UINT128   UINT128_3500
                             4730 ; 73   |
                             4731 ; 74   |// Little endian word packed byte strings:   
                             4732 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             4733 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             4734 ; 77   |// Little endian word packed byte strings:   
                             4735 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  78

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4736 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             4737 ; 80   |
                             4738 ; 81   |// Declare Memory Spaces To Use When Coding
                             4739 ; 82   |// A. Sector Buffers
                             4740 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             4741 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             4742 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             4743 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             4744 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             4745 ; 88   |// B. Media DDI Memory
                             4746 ; 89   |#define MEDIA_DDI_MEM _Y
                             4747 ; 90   |
                             4748 ; 91   |
                             4749 ; 92   |
                             4750 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             4751 ; 94   |// Examples of circular pointers:
                             4752 ; 95   |//    INT CIRC cpiVarName
                             4753 ; 96   |//    DWORD CIRC cpdwVarName
                             4754 ; 97   |
                             4755 ; 98   |#define RETCODE INT                 // rcVarName
                             4756 ; 99   |
                             4757 ; 100  |// generic bitfield structure
                             4758 ; 101  |struct Bitfield {
                             4759 ; 102  |    unsigned int B0  :1;
                             4760 ; 103  |    unsigned int B1  :1;
                             4761 ; 104  |    unsigned int B2  :1;
                             4762 ; 105  |    unsigned int B3  :1;
                             4763 ; 106  |    unsigned int B4  :1;
                             4764 ; 107  |    unsigned int B5  :1;
                             4765 ; 108  |    unsigned int B6  :1;
                             4766 ; 109  |    unsigned int B7  :1;
                             4767 ; 110  |    unsigned int B8  :1;
                             4768 ; 111  |    unsigned int B9  :1;
                             4769 ; 112  |    unsigned int B10 :1;
                             4770 ; 113  |    unsigned int B11 :1;
                             4771 ; 114  |    unsigned int B12 :1;
                             4772 ; 115  |    unsigned int B13 :1;
                             4773 ; 116  |    unsigned int B14 :1;
                             4774 ; 117  |    unsigned int B15 :1;
                             4775 ; 118  |    unsigned int B16 :1;
                             4776 ; 119  |    unsigned int B17 :1;
                             4777 ; 120  |    unsigned int B18 :1;
                             4778 ; 121  |    unsigned int B19 :1;
                             4779 ; 122  |    unsigned int B20 :1;
                             4780 ; 123  |    unsigned int B21 :1;
                             4781 ; 124  |    unsigned int B22 :1;
                             4782 ; 125  |    unsigned int B23 :1;
                             4783 ; 126  |};
                             4784 ; 127  |
                             4785 ; 128  |union BitInt {
                             4786 ; 129  |        struct Bitfield B;
                             4787 ; 130  |        int        I;
                             4788 ; 131  |};
                             4789 ; 132  |
                             4790 ; 133  |#define MAX_MSG_LENGTH 10
                             4791 ; 134  |struct CMessage
                             4792 ; 135  |{
                             4793 ; 136  |        unsigned int m_uLength;
                             4794 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             4795 ; 138  |};
                             4796 ; 139  |
                             4797 ; 140  |typedef struct {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  79

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4798 ; 141  |    WORD m_wLength;
                             4799 ; 142  |    WORD m_wMessage;
                             4800 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             4801 ; 144  |} Message;
                             4802 ; 145  |
                             4803 ; 146  |struct MessageQueueDescriptor
                             4804 ; 147  |{
                             4805 ; 148  |        int *m_pBase;
                             4806 ; 149  |        int m_iModulo;
                             4807 ; 150  |        int m_iSize;
                             4808 ; 151  |        int *m_pHead;
                             4809 ; 152  |        int *m_pTail;
                             4810 ; 153  |};
                             4811 ; 154  |
                             4812 ; 155  |struct ModuleEntry
                             4813 ; 156  |{
                             4814 ; 157  |    int m_iSignaledEventMask;
                             4815 ; 158  |    int m_iWaitEventMask;
                             4816 ; 159  |    int m_iResourceOfCode;
                             4817 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             4818 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             4819 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             4820 ; 163  |    int m_uTimeOutHigh;
                             4821 ; 164  |    int m_uTimeOutLow;
                             4822 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             4823 ; 166  |};
                             4824 ; 167  |
                             4825 ; 168  |union WaitMask{
                             4826 ; 169  |    struct B{
                             4827 ; 170  |        unsigned int m_bNone     :1;
                             4828 ; 171  |        unsigned int m_bMessage  :1;
                             4829 ; 172  |        unsigned int m_bTimer    :1;
                             4830 ; 173  |        unsigned int m_bButton   :1;
                             4831 ; 174  |    } B;
                             4832 ; 175  |    int I;
                             4833 ; 176  |} ;
                             4834 ; 177  |
                             4835 ; 178  |
                             4836 ; 179  |struct Button {
                             4837 ; 180  |        WORD wButtonEvent;
                             4838 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             4839 ; 182  |};
                             4840 ; 183  |
                             4841 ; 184  |struct Message {
                             4842 ; 185  |        WORD wMsgLength;
                             4843 ; 186  |        WORD wMsgCommand;
                             4844 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             4845 ; 188  |};
                             4846 ; 189  |
                             4847 ; 190  |union EventTypes {
                             4848 ; 191  |        struct CMessage msg;
                             4849 ; 192  |        struct Button Button ;
                             4850 ; 193  |        struct Message Message;
                             4851 ; 194  |};
                             4852 ; 195  |
                             4853 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             4854 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             4855 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             4856 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             4857 ; 200  |
                             4858 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  80

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4859 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             4860 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             4861 ; 204  |
                             4862 ; 205  |#if DEBUG
                             4863 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             4864 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             4865 ; 208  |#else 
                             4866 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             4867 ; 210  |#define DebugBuildAssert(x)    
                             4868 ; 211  |#endif
                             4869 ; 212  |
                             4870 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             4871 ; 214  |//  #pragma asm
                             4872 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             4873 ; 216  |//  #pragma endasm
                             4874 ; 217  |
                             4875 ; 218  |
                             4876 ; 219  |#ifdef COLOR_262K
                             4877 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             4878 ; 221  |#elif defined(COLOR_65K)
                             4879 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             4880 ; 223  |#else
                             4881 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             4882 ; 225  |#endif
                             4883 ; 226  |    
                             4884 ; 227  |#endif // #ifndef _TYPES_H
                             4885 
                             4887 
                             4888 ; 5    |
                             4889 ; 6    |//These must match the definintions in buttondefs.inc, otherwise the button presses will t
                                  rigger
                             4890 ; 7    |//unexpected events.
                             4891 ; 8    |
                             4892 ; 9    |#define PR_RW           0
                             4893 ; 10   |#define PH_RW                   1
                             4894 ; 11   |#define PR_FF           2
                             4895 ; 12   |#define PH_FF           3
                             4896 ; 13   |#define PR_MENU         4
                             4897 ; 14   |#define PH_MENU         5
                             4898 ; 15   |#define PR_RV           6
                             4899 ; 16   |#define PH_RV           7
                             4900 ; 17   |#define PR_PLAY                 8
                             4901 ; 18   |#define PH_PLAY         9
                             4902 ; 19   |#define PR_HOLD         10
                             4903 ; 20   |#define PH_HOLD         11
                             4904 ; 21   |#define PR_VOL_DOWN     12
                             4905 ; 22   |#define PR_VOL_UP       13
                             4906 ; 23   |
                             4907 ; 24   |
                             4908 ; 25   |
                             4909 ; 26   |
                             4910 ; 27   |#define PH_VOL_DOWN     14
                             4911 ; 28   |#define PH_VOL_UP       15
                             4912 ; 29   |#define PR_MODE         24
                             4913 ; 30   |#define PR_STOP                 25
                             4914 ; 31   |#define PH_STOP         26
                             4915 ; 32   |#define PR_RECORD      27
                             4916 ; 33   |#define PH_RECORD       28
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  81

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4917 ; 34   |#define PR_AB           33
                             4918 ; 35   |#define PR_ERASE        34
                             4919 ; 36   |#define PH_ERASE        35
                             4920 ; 37   |#define PR_EQ           36
                             4921 ; 38   |#define PH_EQ       37
                             4922 ; 39   |
                             4923 ; 40   |
                             4924 ; 41   |
                             4925 ; 42   |
                             4926 ; 43   |extern WORD g_wLastButton;
                             4927 ; 44   |
                             4928 ; 45   |#endif //_BUTTONS_H
                             4929 
                             4931 
                             4932 ; 14   |#include "settingsmenu.h"
                             4933 
                             4935 
                             4936 ; 1    |#ifndef _SETTINGS_MENU_H
                             4937 ; 2    |#define _SETTINGS_MENU_H
                             4938 ; 3    |
                             4939 ; 4    |// menus in settings menu
                             4940 ; 5    |// defines order of selection
                             4941 ; 6    |#define SETTINGSMENU_FIRST  0
                             4942 ; 7    |
                             4943 ; 8    |enum _MENUSETTING_ID
                             4944 ; 9    |{
                             4945 ; 10   |MENU_EQ = 0,
                             4946 ; 11   |MENU_PLAYMODE,
                             4947 ; 12   |MENU_CONTRAST,
                             4948 ; 13   |MENU_PWRSAVINGS,
                             4949 ; 14   |#ifdef BACKLIGHT
                             4950 ; 15   |MENU_BACKLIGHT,
                             4951 ; 16   |#endif
                             4952 ; 17   |MENU_RECORD_SETTINGS,
                             4953 ; 18   |MENU_SET_TIME,
                             4954 ; 19   |MENU_SET_DATE,
                             4955 ; 20   | #ifdef WOW
                             4956 ; 21   |MENU_WOW,
                             4957 ; 22   | #endif
                             4958 ; 23   |MENU_SETTINGS_EXIT
                             4959 ; 24   |#ifndef BACKLIGHT
                             4960 ; 25   |,MENU_BACKLIGHT
                             4961 ; 26   |#endif
                             4962 ; 27   |};
                             4963 ; 28   |
                             4964 ; 29   |#define SETTINGSMENU_LAST   MENU_SETTINGS_EXIT
                             4965 ; 30   |#define SETTINGSMENU_COUNT  (SETTINGSMENU_LAST+1)
                             4966 ; 31   |        
                             4967 ; 32   |#ifdef S6B33B0A_LCD
                             4968 ; 33   |#define SETTINGSMENU_PAGE1_COUNT        SETTINGSMENU_COUNT
                             4969 ; 34   |#endif
                             4970 ; 35   |
                             4971 ; 36   |#ifdef SED15XX_LCD
                             4972 ; 37   |#define SETTINGSMENU_PAGE1_COUNT        4
                             4973 ; 38   |#endif
                             4974 ; 39   |
                             4975 ; 40   |#endif
                             4976 
                             4978 
                             4979 ; 15   |#include "display.h"
                             4980 
                             4982 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  82

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4983 ; 1    |#ifndef _DISPLAY_H
                             4984 ; 2    |#define _DISPLAY_H
                             4985 ; 3    |
                             4986 ; 4    |//Display bits
                             4987 ; 5    |#define DISPLAY_CLEAR_DISPLAY_BITPOS        0
                             4988 ; 6    |
                             4989 ; 7    |#define DISPLAY_ENCODER_TRACK_TIME_BITPOS   1
                             4990 ; 8    |#define DISPLAY_ENCODER_TRACK_NAME_BITPOS   2
                             4991 ; 9    |#define DISPLAY_RECORD_MODE_BITPOS          3
                             4992 ; 10   |
                             4993 ; 11   |//This bit (DISPLAY_MISC_BITPOS) is set to allow DisplayHints to be non zero, but does not
                                   map
                             4994 ; 12   |//to anything in UpdateDisplay();  (meant to be used to indicate that specific
                             4995 ; 13   |//things that are specific for that menu.
                             4996 ; 14   |#define DISPLAY_MISC_BITPOS                 4
                             4997 ; 15   |
                             4998 ; 16   |#define DISPLAY_FMTUNER_FREQUENCY           5
                             4999 ; 17   |#define DISPLAY_FMTUNER_PRESET              6
                             5000 ; 18   |#define DISPLAY_FMTUNER_STRENGTH            7
                             5001 ; 19   |
                             5002 ; 20   |#define DISPLAY_PLAYSTATE_BITPOS             9
                             5003 ; 21   |#define DISPLAY_AB_ICON_BITPOS              10
                             5004 ; 22   |#define DISPLAY_PLAYMODE_BITPOS             11
                             5005 ; 23   |#define DISPLAY_PLAYSET_BITPOS              12
                             5006 ; 24   |
                             5007 ; 25   |//Playback info
                             5008 ; 26   |#define DISPLAY_EQ_BITPOS                   13
                             5009 ; 27   |#define DISPLAY_VOLUME_BITPOS               14
                             5010 ; 28   |
                             5011 ; 29   |//Track Info
                             5012 ; 30   |#define DISPLAY_SONGARTISTALBUM_BITPOS      15
                             5013 ; 31   |#define DISPLAY_SONGTITLE_BITPOS            16
                             5014 ; 32   |#define DISPLAY_CURRENTTRACK_BITPOS         17
                             5015 ; 33   |#define DISPLAY_TRACKTIME_BITPOS            18
                             5016 ; 34   |#define DISPLAY_TOTALTRACKTIME_BITPOS        8
                             5017 ; 35   |#define DISPLAY_BITRATE_BITPOS              19
                             5018 ; 36   |
                             5019 ; 37   |//Device status info
                             5020 ; 38   |#define DISPLAY_LOCK_BITPOS                 20
                             5021 ; 39   |#define DISPLAY_DISK_BITPOS                 21
                             5022 ; 40   |#define DISPLAY_BATTERY_BITPOS              22
                             5023 ; 41   |#define DISPLAY_ALBUMART_BITPOS              23
                             5024 ; 42   |
                             5025 ; 43   |#ifdef PLAYER_STRESS
                             5026 ; 44   |// this may not work since album art uses bit 23 so we may need a new word variable for th
                                  is player stress test bit below.
                             5027 ; 45   |#define DISPLAY_STRESSTEST_BITPOS            23
                             5028 ; 46   |#endif
                             5029 ; 47   |
                             5030 ; 48   |
                             5031 ; 49   |union DisplayHints
                             5032 ; 50   |{
                             5033 ; 51   |    struct {
                             5034 ; 52   |        int ClearDisplay        :1;//0
                             5035 ; 53   |        int EncoderTrackTime    :1;//1
                             5036 ; 54   |        int EncoderTrackName    :1;//2
                             5037 ; 55   |        int RecordMode          :1;//3
                             5038 ; 56   |        int Misc                :1;//4
                             5039 ; 57   |        int FMTunerFrequency    :1;//5
                             5040 ; 58   |        int FMTunerPreset       :1;//6
                             5041 ; 59   |        int FMTunerStrength     :1;//7
                             5042 ; 60   |        int TotalTrackTime      :1;//8
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  83

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5043 ; 61   |        int PlayState           :1;//9
                             5044 ; 62   |        int ABIcon              :1;//10
                             5045 ; 63   |        int PlayMode            :1;//11
                             5046 ; 64   |        int PlaySet             :1;//12
                             5047 ; 65   |        int EQ                  :1;//13
                             5048 ; 66   |        int Volume              :1;//14
                             5049 ; 67   |        int SongArtistAlbum     :1;//15
                             5050 ; 68   |        int SongTitle           :1;//16
                             5051 ; 69   |        int CurrentTrack        :1;//17
                             5052 ; 70   |        int TrackTime           :1;//18
                             5053 ; 71   |        int Bitrate             :1;//19
                             5054 ; 72   |        int LockIcon            :1;//20
                             5055 ; 73   |        int Disk                :1;//21
                             5056 ; 74   |        int Battery             :1;//22
                             5057 ; 75   |#ifdef PLAYER_STRESS
                             5058 ; 76   |        int StressTest         :1;//23  // this might not work since bit 23 is already tak
                                  en by album art. 23 is last bit in word.
                             5059 ; 77   |#else
                             5060 ; 78   |        int AlbumArt            :1;//23
                             5061 ; 79   |#endif
                             5062 ; 80   |    } bits;
                             5063 ; 81   |    WORD I;
                             5064 ; 82   |};
                             5065 ; 83   |
                             5066 ; 84   |// setup default display for all menus
                             5067 ; 85   |// can be adjusted in each menus as required.
                             5068 ; 86   |#define COMMON_DISPLAY_ALL  (\ 
                             5069 ; 87   |                                (1<<DISPLAY_BATTERY_BITPOS)|\ 
                             5070 ; 88   |                                (1<<DISPLAY_LOCK_BITPOS)|\ 
                             5071 ; 89   |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5072 ; 90   |                                (1<<DISPLAY_DISK_BITPOS)|\ 
                             5073 ; 91   |                                (1<<DISPLAY_PLAYSET_BITPOS)|\ 
                             5074 ; 92   |                                (1<<DISPLAY_AB_ICON_BITPOS)|\ 
                             5075 ; 93   |                                (1<<DISPLAY_EQ_BITPOS)|\ 
                             5076 ; 94   |                                (1<<DISPLAY_PLAYMODE_BITPOS)|\ 
                             5077 ; 95   |                                (1<<DISPLAY_PLAYSTATE_BITPOS)\ 
                             5078 ; 96   |                                )
                             5079 ; 97   |
                             5080 ; 98   |#define SPECTROGRAM_MENU_DISPLAY_ALL  (\ 
                             5081 ; 99   |                                (1<<DISPLAY_LOCK_BITPOS)|\ 
                             5082 ; 100  |                                (1<<DISPLAY_DISK_BITPOS)|\ 
                             5083 ; 101  |                                (1<<DISPLAY_PLAYSET_BITPOS)|\ 
                             5084 ; 102  |                                (1<<DISPLAY_AB_ICON_BITPOS)|\ 
                             5085 ; 103  |                                (1<<DISPLAY_EQ_BITPOS)|\ 
                             5086 ; 104  |                                (1<<DISPLAY_PLAYMODE_BITPOS)|\ 
                             5087 ; 105  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)\ 
                             5088 ; 106  |                                )
                             5089 ; 107  |
                             5090 ; 108  |//-----------------------------------------------
                             5091 ; 109  |#ifdef JPEG_ALBUM_ART
                             5092 ; 110  |#define ALBUMART_SET_MASK_IF_APPROPRIATE (1<<DISPLAY_ALBUMART_BITPOS)
                             5093 ; 111  |#else
                             5094 ; 112  |#define ALBUMART_SET_MASK_IF_APPROPRIATE (0)
                             5095 ; 113  |#endif
                             5096 ; 114  |
                             5097 ; 115  |#ifdef PLAYER_STRESS
                             5098 ; 116  |#define PLAYER_STRESSTEST_SET_MASK_IF_APPROPRIATE (1<<DISPLAY_STRESSTEST_BITPOS)
                             5099 ; 117  |#else
                             5100 ; 118  |#define PLAYER_STRESSTEST_SET_MASK_IF_APPROPRIATE (0)
                             5101 ; 119  |#endif
                             5102 ; 120  |
                             5103 ; 121  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  84

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5104 ; 122  |#define MUSIC_MENU_DISPLAY_ALL  (\ 
                             5105 ; 123  |                                (COMMON_DISPLAY_ALL)|\ 
                             5106 ; 124  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                             5107 ; 125  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5108 ; 126  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5109 ; 127  |                                (1<<DISPLAY_SONGARTISTALBUM_BITPOS)|\ 
                             5110 ; 128  |                                (1<<DISPLAY_SONGTITLE_BITPOS)|\ 
                             5111 ; 129  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                             5112 ; 130  |                                (1<<DISPLAY_TRACKTIME_BITPOS)|\ 
                             5113 ; 131  |                                (1<<DISPLAY_TOTALTRACKTIME_BITPOS)\ 
                             5114 ; 132  |                                )
                             5115 ; 133  |
                             5116 ; 134  |#define MUSIC_MENU_DISPLAY_NEW_TRACK (\ 
                             5117 ; 135  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                             5118 ; 136  |                                (PLAYER_STRESSTEST_SET_MASK_IF_APPROPRIATE)|\ 
                             5119 ; 137  |                                (1<<DISPLAY_SONGARTISTALBUM_BITPOS)|\ 
                             5120 ; 138  |                                (1<<DISPLAY_SONGTITLE_BITPOS)|\ 
                             5121 ; 139  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                             5122 ; 140  |                                (1<<DISPLAY_TRACKTIME_BITPOS)|\ 
                             5123 ; 141  |                                (1<<DISPLAY_TOTALTRACKTIME_BITPOS)|\ 
                             5124 ; 142  |                                (1<<DISPLAY_AB_ICON_BITPOS)|\ 
                             5125 ; 143  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5126 ; 144  |                                (1<<DISPLAY_PLAYSET_BITPOS)\ 
                             5127 ; 145  |                                )
                             5128 ; 146  |//-----------------------------------------------
                             5129 ; 147  |
                             5130 ; 148  |
                             5131 ; 149  |#define MVIDEO_MENU_DISPLAY_ALL ((1<<DISPLAY_CURRENTTRACK_BITPOS)|(1<<DISPLAY_SONGTITLE_BI
                                  TPOS))
                             5132 ; 150  |
                             5133 ; 151  |
                             5134 ; 152  |#define VOICE_MENU_DISPLAY_ALL  (\ 
                             5135 ; 153  |                                COMMON_DISPLAY_ALL|\ 
                             5136 ; 154  |                                (1<<DISPLAY_PLAYMODE_BITPOS)|\ 
                             5137 ; 155  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5138 ; 156  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5139 ; 157  |                                (1<<DISPLAY_SONGARTISTALBUM_BITPOS)|\ 
                             5140 ; 158  |                                (1<<DISPLAY_SONGTITLE_BITPOS)|\ 
                             5141 ; 159  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                             5142 ; 160  |                                (1<<DISPLAY_TOTALTRACKTIME_BITPOS)|\ 
                             5143 ; 161  |                                (1<<DISPLAY_TRACKTIME_BITPOS)\ 
                             5144 ; 162  |                                )
                             5145 ; 163  |
                             5146 ; 164  |
                             5147 ; 165  |#define RECORDING_DISPLAY_ALL   (\ 
                             5148 ; 166  |                                COMMON_DISPLAY_ALL|\ 
                             5149 ; 167  |                                (1<<DISPLAY_ENCODER_TRACK_TIME_BITPOS)|\ 
                             5150 ; 168  |                                (1<<DISPLAY_ENCODER_TRACK_NAME_BITPOS)|\ 
                             5151 ; 169  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5152 ; 170  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5153 ; 171  |                                (1<<DISPLAY_RECORD_MODE_BITPOS)\ 
                             5154 ; 172  |                                )
                             5155 ; 173  |
                             5156 ; 174  |#ifdef USE_PLAYLIST3
                             5157 ; 175  |#define BROWSE_MENU_DISPLAY_ALL  (\ 
                             5158 ; 176  |                                (1<<DISPLAY_BATTERY_BITPOS)|\ 
                             5159 ; 177  |                                (1<<DISPLAY_LOCK_BITPOS)|\ 
                             5160 ; 178  |                                (1<<DISPLAY_DISK_BITPOS)|\ 
                             5161 ; 179  |                                (1<<DISPLAY_PLAYSET_BITPOS)|\ 
                             5162 ; 180  |                                (1<<DISPLAY_MISC_BITPOS)\ 
                             5163 ; 181  |                                )
                             5164 ; 182  |#else
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  85

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5165 ; 183  |#ifdef USE_PLAYLIST5
                             5166 ; 184  |#if 0
                             5167 ; 185  |#define BROWSE_MENU_DISPLAY_ALL (\ 
                             5168 ; 186  |                                 COMMON_DISPLAY_ALL|\ 
                             5169 ; 187  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                             5170 ; 188  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5171 ; 189  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5172 ; 190  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                             5173 ; 191  |                                (1<<DISPLAY_MISC_BITPOS)\ 
                             5174 ; 192  |                                )
                             5175 ; 193  |#else
                             5176 ; 194  |#define BROWSE_MENU_DISPLAY_ALL (\ 
                             5177 ; 195  |                                 COMMON_DISPLAY_ALL|\ 
                             5178 ; 196  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                             5179 ; 197  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5180 ; 198  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5181 ; 199  |                                (1<<DISPLAY_MISC_BITPOS)\ 
                             5182 ; 200  |                                )
                             5183 ; 201  |#endif
                             5184 ; 202  |#endif  // #ifdef USE_PLAYLIST5
                             5185 ; 203  |#endif  // #ifdef USE_PLAYLIST3
                             5186 ; 204  |
                             5187 ; 205  |
                             5188 ; 206  |
                             5189 ; 207  |#define MAIN_MENU_DISPLAY_ALL           (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5190 ; 208  |
                             5191 ; 209  |#define EQ_MENU_DISPLAY_ALL             (\ 
                             5192 ; 210  |                                        COMMON_DISPLAY_ALL|\ 
                             5193 ; 211  |                                        (1<<DISPLAY_EQ_BITPOS)|\ 
                             5194 ; 212  |                                        (1<<DISPLAY_VOLUME_BITPOS)\ 
                             5195 ; 213  |                                        )     // (SDK2.520)
                             5196 ; 214  |
                             5197 ; 215  |#define PM_MENU_DISPLAY_ALL             (COMMON_DISPLAY_ALL|(1<<DISPLAY_PLAYMODE_BITPOS)|(
                                  1<<DISPLAY_MISC_BITPOS))
                             5198 ; 216  |#define PWR_MENU_DISPLAY_ALL            (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5199 ; 217  |#define SETTINGS_MENU_DISPLAY_ALL       (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5200 ; 218  |#define JPEG_DISPLAY_MENU_DISPLAY_ALL       (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5201 ; 219  |#define DELETE_MENU_DISPLAY_ALL         (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5202 ; 220  |#define ABOUT_MENU_DISPLAY_ALL          (COMMON_DISPLAY_ALL)
                             5203 ; 221  |#define ERASE_MENU_DISPLAY_ALL          ((1<<DISPLAY_BATTERY_BITPOS)|(1<<DISPLAY_LOCK_BITP
                                  OS))
                             5204 ; 222  |
                             5205 ; 223  |#define CONTRAST_MENU_DISPLAY_ALL       (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5206 ; 224  |
                             5207 ; 225  |#define TIME_DATE_MENU_DISPLAY_ALL      0
                             5208 ; 226  |#define RECORDTEST_DISPLAY_ALL       (\ 
                             5209 ; 227  |                                        (1<<DISPLAY_ENCODER_TRACK_TIME_BITPOS)|\ 
                             5210 ; 228  |                                                                        (1<<DISPLAY_ENCODE
                                  R_TRACK_NAME_BITPOS)|\ 
                             5211 ; 229  |                                                                        (1<<DISPLAY_PLAYST
                                  ATE_BITPOS)|\ 
                             5212 ; 230  |                                        (1<<DISPLAY_RECORD_MODE_BITPOS)|\ 
                             5213 ; 231  |                                    (1<<DISPLAY_MISC_BITPOS)\ 
                             5214 ; 232  |                                                                        )
                             5215 ; 233  |
                             5216 ; 234  |#define SPLASH_MENU_DISPLAY_ALL         (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5217 ; 235  |// used during track update to force total time update
                             5218 ; 236  |#define AUTOUPDATE              FALSE
                             5219 ; 237  |#define FORCEUPDATE             TRUE
                             5220 ; 238  |
                             5221 ; 239  |
                             5222 ; 240  |// based on font used for title/artist display
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  86

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5223 ; 241  |#define DEFAULT_CHAR_WIDTH  5
                             5224 ; 242  |
                             5225 ; 243  |
                             5226 ; 244  |// LCD dimensions
                             5227 ; 245  |#ifdef LDS514_LCD
                             5228 ; 246  |#define   LCD_SIZE_X       96
                             5229 ; 247  |#define   LCD_SIZE_Y       64
                             5230 ; 248  |#endif
                             5231 ; 249  |
                             5232 ; 250  |#ifdef ILI814_LCD
                             5233 ; 251  |#define   LCD_SIZE_X       96
                             5234 ; 252  |#define   LCD_SIZE_Y       64
                             5235 ; 253  |#endif
                             5236 ; 254  |
                             5237 ; 255  |#ifdef ML9341_LCD
                             5238 ; 256  |#define   LCD_SIZE_X       96
                             5239 ; 257  |#define   LCD_SIZE_Y       96
                             5240 ; 258  |#endif
                             5241 ; 259  |
                             5242 ; 260  |#ifdef SSD1332_LCD
                             5243 ; 261  |#define   LCD_SIZE_X       96
                             5244 ; 262  |#define   LCD_SIZE_Y       64
                             5245 ; 263  |#endif
                             5246 ; 264  |
                             5247 ; 265  |#ifdef S6B33B0A_LCD
                             5248 ; 266  |#define   LCD_SIZE_X       128
                             5249 ; 267  |#define   LCD_SIZE_Y       159
                             5250 ; 268  |#endif
                             5251 ; 269  |
                             5252 ; 270  |#ifdef SED15XX_LCD
                             5253 ; 271  |#define LCD_SIZE_X                      128
                             5254 ; 272  |#define LCD_SIZE_Y                      64
                             5255 ; 273  |#endif
                             5256 ; 274  |
                             5257 ; 275  |#define LCD_SIZE_ROW                     8
                             5258 ; 276  |
                             5259 ; 277  |#define TOP_OF_SCREEN           0
                             5260 ; 278  |#define LEFT_OF_SCREEN          0
                             5261 ; 279  |
                             5262 ; 280  |#ifdef LDS514_LCD
                             5263 ; 281  |#define   SCREEN_WIDTH       96
                             5264 ; 282  |#define   SCREEN_HEIGHT       64
                             5265 ; 283  |#endif
                             5266 ; 284  |
                             5267 ; 285  |#ifdef ILI814_LCD
                             5268 ; 286  |#define   SCREEN_WIDTH       96
                             5269 ; 287  |#define   SCREEN_HEIGHT       64
                             5270 ; 288  |#endif
                             5271 ; 289  |
                             5272 ; 290  |#ifdef ML9341_LCD
                             5273 ; 291  |#define   SCREEN_WIDTH       96
                             5274 ; 292  |#define   SCREEN_HEIGHT       96
                             5275 ; 293  |#endif
                             5276 ; 294  |
                             5277 ; 295  |#ifdef SSD1332_LCD
                             5278 ; 296  |#define   SCREEN_WIDTH       96
                             5279 ; 297  |#define   SCREEN_HEIGHT       64
                             5280 ; 298  |#endif
                             5281 ; 299  |
                             5282 ; 300  |#ifdef S6B33B0A_LCD
                             5283 ; 301  |#define   SCREEN_WIDTH       128
                             5284 ; 302  |#define   SCREEN_HEIGHT       159
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  87

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5285 ; 303  |#endif
                             5286 ; 304  |
                             5287 ; 305  |#ifdef SED15XX_LCD
                             5288 ; 306  |#define SCREEN_WIDTH            128
                             5289 ; 307  |#define SCREEN_HEIGHT           64
                             5290 ; 308  |#endif
                             5291 ; 309  |
                             5292 ; 310  |#define CHAR_SIZE_X             6
                             5293 ; 311  |#define CHAR_SIZE_Y             8
                             5294 ; 312  |
                             5295 ; 313  |// Physical rows are numbered from 0 to LCD_SIZE_Y/LCD_SIZE_ROW
                             5296 ; 314  |#define LCD_FIRST_ROW_NUM                1
                             5297 ; 315  |#define LCD_FIRST_ROW_POS_Y=LCD_FIRST_ROW_NUM*LCD_SIZE_ROW  // skipping the first row
                             5298 ; 316  |
                             5299 ; 317  |// Top row in order from left to right
                             5300 ; 318  |#define PLAY_STATE_ICON_X_POS   LEFT_OF_SCREEN+0
                             5301 ; 319  |#define PLAY_STATE_ICON_Y_POS   TOP_OF_SCREEN+0
                             5302 ; 320  |#define PLAY_STATE_ICON_X_SIZE  12
                             5303 ; 321  |#define PLAY_STATE_ICON_Y_SIZE  8
                             5304 ; 322  |
                             5305 ; 323  |#define REPEAT_ICON_X_POS       LEFT_OF_SCREEN+13
                             5306 ; 324  |#define REPEAT_ICON_Y_POS       TOP_OF_SCREEN+0
                             5307 ; 325  |#define REPEAT_ICON_X_SIZE      12
                             5308 ; 326  |#define REPEAT_ICON_Y_SIZE      8
                             5309 ; 327  |
                             5310 ; 328  |#define SHUFFLE_ICON_X_POS      LEFT_OF_SCREEN+25
                             5311 ; 329  |#define SHUFFLE_ICON_Y_POS      TOP_OF_SCREEN+0
                             5312 ; 330  |#define SHUFFLE_ICON_X_SIZE     5     // includes white space on left side of .bmp
                             5313 ; 331  |#define SHUFFLE_ICON_Y_SIZE     8
                             5314 ; 332  |
                             5315 ; 333  |#define AB_ICON_X_POS           LEFT_OF_SCREEN+31
                             5316 ; 334  |#define AB_ICON_Y_POS           TOP_OF_SCREEN+0
                             5317 ; 335  |#define AB_ICON_X_SIZE          12
                             5318 ; 336  |#define AB_ICON_Y_SIZE          8
                             5319 ; 337  |
                             5320 ; 338  |#ifdef  AUDIBLE
                             5321 ; 339  |#define SECNAV_ICON_X_POS       LEFT_OF_SCREEN+31
                             5322 ; 340  |#define SECNAV_ICON_Y_POS       TOP_OF_SCREEN+0
                             5323 ; 341  |#define SECNAV_ICON_X_SIZE      12
                             5324 ; 342  |#define SECNAV_ICON_Y_SIZE      8
                             5325 ; 343  |#endif
                             5326 ; 344  |
                             5327 ; 345  |#define EQ_ICON_X_POS           LEFT_OF_SCREEN+44
                             5328 ; 346  |#define EQ_ICON_Y_POS           TOP_OF_SCREEN+0
                             5329 ; 347  |#define EQ_ICON_X_SIZE          22
                             5330 ; 348  |#define EQ_ICON_Y_SIZE          8
                             5331 ; 349  |
                             5332 ; 350  |#ifdef WOW
                             5333 ; 351  |#define WOW_X_POS               EQ_ICON_X_POS
                             5334 ; 352  |#define WOW_Y_POS               EQ_ICON_Y_POS
                             5335 ; 353  |#endif
                             5336 ; 354  |
                             5337 ; 355  |
                             5338 ; 356  |// Media icon
                             5339 ; 357  |#define DISK_X_POS              LEFT_OF_SCREEN+66
                             5340 ; 358  |#define DISK_Y_POS              TOP_OF_SCREEN
                             5341 ; 359  |#define DISK_X_SIZE             8
                             5342 ; 360  |#define DISK_Y_SIZE             8
                             5343 ; 361  |
                             5344 ; 362  |// Hold icon
                             5345 ; 363  |#define LOCK_ICON_X_POS         LEFT_OF_SCREEN+73
                             5346 ; 364  |#define LOCK_ICON_Y_POS         TOP_OF_SCREEN
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  88

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5347 ; 365  |#define LOCK_ICON_X_SIZE        8
                             5348 ; 366  |#define LOCK_ICON_Y_SIZE        8
                             5349 ; 367  |
                             5350 ; 368  |#define BATTERY_ICON_X_POS      LEFT_OF_SCREEN+110
                             5351 ; 369  |#define BATTERY_ICON_Y_POS      TOP_OF_SCREEN+0
                             5352 ; 370  |#define BATTERY_ICON_X_SIZE     16
                             5353 ; 371  |#define BATTERY_ICON_Y_SIZE     8
                             5354 ; 372  |#define BATTERY_RESOURCE        RSRC_BATTERY_00
                             5355 ; 373  |
                             5356 ; 374  |// Second row from left to right
                             5357 ; 375  |#define VOLUME_ICON_X_POS       LEFT_OF_SCREEN+0
                             5358 ; 376  |#define VOLUME_ICON_Y_POS       TOP_OF_SCREEN+8
                             5359 ; 377  |#define VOLUME_ICON_X_SIZE      48
                             5360 ; 378  |#define VOLUME_ICON_Y_SIZE      8
                             5361 ; 379  |#define VOLUME_RESOURCE         RSRC_ICON_VOL_00
                             5362 ; 380  |#define VOLUME_NUM_ICONS        27
                             5363 ; 381  |
                             5364 ; 382  |#define PLAYSET_X_POS           SCREEN_WIDTH-8
                             5365 ; 383  |#define PLAYSET_Y_POS           TOP_OF_SCREEN+8
                             5366 ; 384  |
                             5367 ; 385  |//Lyrics Position
                             5368 ; 386  |#define LYRICS_DISPLAY_X_POS    LEFT_OF_SCREEN
                             5369 ; 387  |#define LYRICS_DISPLAY_Y_POS    TOP_OF_SCREEN+16
                             5370 ; 388  |#define LYRICS_DISPLAY_HEIGHT           10
                             5371 ; 389  |
                             5372 ; 390  |// Music menu
                             5373 ; 391  |#define SONG_TITLE_X_POS        LEFT_OF_SCREEN+0
                             5374 ; 392  |#define SONG_TITLE_Y_POS        TOP_OF_SCREEN+16
                             5375 ; 393  |#define SONG_TITLE_X_SIZE       SCREEN_WIDTH
                             5376 ; 394  |#define SONG_TITLE_Y_SIZE       10
                             5377 ; 395  |
                             5378 ; 396  |#define SONG_ARTIST_X_POS       LEFT_OF_SCREEN
                             5379 ; 397  |#define SONG_ARTIST_Y_POS       TOP_OF_SCREEN+26
                             5380 ; 398  |#define SONG_ARTIST_X_SIZE      SCREEN_WIDTH
                             5381 ; 399  |#define SONG_ARTIST_Y_SIZE      10
                             5382 ; 400  |
                             5383 ; 401  |#define SONG_ALBUM_X_POS       LEFT_OF_SCREEN
                             5384 ; 402  |#define SONG_ALBUM_Y_POS       TOP_OF_SCREEN+36
                             5385 ; 403  |#define SONG_ALBUM_X_SIZE      SCREEN_WIDTH
                             5386 ; 404  |#define SONG_ALBUM_Y_SIZE      10
                             5387 ; 405  |
                             5388 ; 406  |#ifdef USE_PLAYLIST5
                             5389 ; 407  |#define TRACK_NUMBER_X_POS      LEFT_OF_SCREEN+28
                             5390 ; 408  |#define TRACK_NUMBER_Y_POS      TOP_OF_SCREEN+56
                             5391 ; 409  |#define TRACK_NUMBER_X_SIZE     6*4
                             5392 ; 410  |#define TRACK_NUMBER_Y_SIZE     8
                             5393 ; 411  |
                             5394 ; 412  |#define TRACK_COUNT_X_POS       TRACK_NUMBER_X_POS+TRACK_NUMBER_X_SIZE+10
                             5395 ; 413  |#define TRACK_COUNT_Y_POS       TOP_OF_SCREEN+56
                             5396 ; 414  |#define TRACK_COUNT_X_SIZE      6*4
                             5397 ; 415  |#define TRACK_COUNT_Y_SIZE      8
                             5398 ; 416  |
                             5399 ; 417  |#define TRACK_DIVIDE_X TRACK_NUMBER_X_POS+TRACK_COUNT_X_SIZE + 2
                             5400 ; 418  |#else
                             5401 ; 419  |#define TRACK_NUMBER_X_POS      LEFT_OF_SCREEN+34
                             5402 ; 420  |#define TRACK_NUMBER_Y_POS      TOP_OF_SCREEN+56
                             5403 ; 421  |#define TRACK_NUMBER_X_SIZE     6*3
                             5404 ; 422  |#define TRACK_NUMBER_Y_SIZE     8
                             5405 ; 423  |
                             5406 ; 424  |#define TRACK_COUNT_X_POS       TRACK_NUMBER_X_POS+TRACK_NUMBER_X_SIZE+10
                             5407 ; 425  |#define TRACK_COUNT_Y_POS       TOP_OF_SCREEN+56
                             5408 ; 426  |#define TRACK_COUNT_X_SIZE      6*3
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  89

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5409 ; 427  |#define TRACK_COUNT_Y_SIZE      8
                             5410 ; 428  |
                             5411 ; 429  |#define TRACK_DIVIDE_X  TRACK_NUMBER_X_POS+24
                             5412 ; 430  |#endif
                             5413 ; 431  |
                             5414 ; 432  |
                             5415 ; 433  |#define TRACK_CURR_TIME_X_POS       LEFT_OF_SCREEN+28
                             5416 ; 434  |#define TRACK_CURR_TIME_Y_POS       TOP_OF_SCREEN+48
                             5417 ; 435  |#define TRACK_CURR_TIME_X_SIZE      25
                             5418 ; 436  |#define TRACK_CURR_TIME_Y_SIZE      8
                             5419 ; 437  |
                             5420 ; 438  |#define TRACK_SLASH_X_SIZE          5
                             5421 ; 439  |#define TRACK_SLASH_X_POS           TRACK_TOTAL_TIME_X_POS-TRACK_SLASH_X_SIZE
                             5422 ; 440  |#define TRACK_SLASH_Y_POS           TRACK_CURR_TIME_Y_POS
                             5423 ; 441  |
                             5424 ; 442  |#define TRACK_TOTAL_TIME_X_POS      LEFT_OF_SCREEN+60
                             5425 ; 443  |#define TRACK_TOTAL_TIME_Y_POS      TRACK_CURR_TIME_Y_POS
                             5426 ; 444  |#define TRACK_TOTAL_TIME_X_SIZE     28
                             5427 ; 445  |#define TRACK_TOTAL_TIME_Y_SIZE     8
                             5428 ; 446  |
                             5429 ; 447  |#define VBR_FLAG_X_POS      LEFT_OF_SCREEN+80
                             5430 ; 448  |#define VBR_FLAG_Y_POS      8
                             5431 ; 449  |#define VBR_FLAG_X_SIZE     20
                             5432 ; 450  |#define VBR_FLAG_Y_SIZE     8
                             5433 ; 451  |#ifdef JPEG_ALBUM_ART
                             5434 ; 452  |// Album art display parameters:
                             5435 ; 453  |#define ALBUM_ART_X_POS         TOP_OF_SCREEN
                             5436 ; 454  |#define ALBUM_ART_Y_POS         80
                             5437 ; 455  |#define ALBUM_ART_X_SIZE        SCREEN_WIDTH
                             5438 ; 456  |#define ALBUM_ART_Y_SIZE        (SCREEN_HEIGHT-ALBUM_ART_Y_POS)
                             5439 ; 457  |#endif
                             5440 ; 458  |
                             5441 ; 459  |// Recording Display
                             5442 ; 460  |#define REC_CURR_TIME_X_POS       LEFT_OF_SCREEN
                             5443 ; 461  |#define REC_CURR_TIME_Y_POS       TOP_OF_SCREEN+48
                             5444 ; 462  |#define REC_CURR_TIME_X_SIZE      12
                             5445 ; 463  |#define REC_CURR_TIME_Y_SIZE      8
                             5446 ; 464  |
                             5447 ; 465  |#define REC_TOTAL_TIME_X_POS      LEFT_OF_SCREEN+45
                             5448 ; 466  |#define REC_TOTAL_TIME_Y_POS      TOP_OF_SCREEN+48
                             5449 ; 467  |#define REC_TOTAL_TIME_X_SIZE     28
                             5450 ; 468  |#define REC_TOTAL_TIME_Y_SIZE     8
                             5451 ; 469  |
                             5452 ; 470  |// Playback Display with hours added.
                             5453 ; 471  |#ifdef LDS514_LCD
                             5454 ; 472  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             5455 ; 473  |#endif
                             5456 ; 474  |
                             5457 ; 475  |#ifdef ILI814_LCD
                             5458 ; 476  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             5459 ; 477  |#endif
                             5460 ; 478  |
                             5461 ; 479  |#ifdef ML9341_LCD
                             5462 ; 480  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             5463 ; 481  |#endif
                             5464 ; 482  |
                             5465 ; 483  |#ifdef SSD1332_LCD
                             5466 ; 484  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             5467 ; 485  |#endif
                             5468 ; 486  |
                             5469 ; 487  |#ifdef S6B33B0A_LCD
                             5470 ; 488  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  90

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5471 ; 489  |#endif
                             5472 ; 490  |
                             5473 ; 491  |#ifdef SED15XX_LCD
                             5474 ; 492  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             5475 ; 493  |#endif
                             5476 ; 494  |
                             5477 ; 495  |#define HR_TRACK_CURR_TIME_Y_POS        TOP_OF_SCREEN+48
                             5478 ; 496  |#define HR_TRACK_CURR_TIME_X_SIZE       28
                             5479 ; 497  |#define HR_TRACK_CURR_TIME_Y_SIZE       8
                             5480 ; 498  |
                             5481 ; 499  |#define HR_TRACK_TOTAL_TIME_X_POS       LEFT_OF_SCREEN+59
                             5482 ; 500  |#define HR_TRACK_TOTAL_TIME_Y_POS       TRACK_CURR_TIME_Y_POS
                             5483 ; 501  |#define HR_TRACK_TOTAL_TIME_X_SIZE      28
                             5484 ; 502  |#define HR_TRACK_TOTAL_TIME_Y_SIZE      8
                             5485 ; 503  |
                             5486 ; 504  |//Clear entire Track Time when song changes.
                             5487 ; 505  |#define CLR_TRACK_TIME_X_POS            LEFT_OF_SCREEN
                             5488 ; 506  |#define CLR_TRACK_TIME_Y_POS            TRACK_CURR_TIME_Y_POS
                             5489 ; 507  |#define CLR_TRACK_TIME_X_SIZE           SCREEN_WIDTH
                             5490 ; 508  |#define CLR_TRACK_TIME_Y_SIZE           8
                             5491 ; 509  |
                             5492 ; 510  |#define HR_TRACK_SLASH_X_SIZE           3
                             5493 ; 511  |#define HR_TRACK_SLASH_X_POS            HR_TRACK_TOTAL_TIME_X_POS-HR_TRACK_SLASH_X_SIZE
                             5494 ; 512  |#define HR_TRACK_SLASH_Y_POS            HR_TRACK_CURR_TIME_Y_POS
                             5495 ; 513  |
                             5496 ; 514  | //DVRWARN
                             5497 ; 515  |#define VOICE_SPACE_WARN_X_POS      LEFT_OF_SCREEN
                             5498 ; 516  |#define VOICE_SPACE_WARN_Y_POS      SONG_TITLE_Y_POS
                             5499 ; 517  |#define VOICE_SPACE_WARN_X_SIZE     93
                             5500 ; 518  |#define VOICE_SPACE_WARN_Y_SIZE     16
                             5501 ; 519  |
                             5502 ; 520  |//Shutdown
                             5503 ; 521  |#define SHUTDOWN_PROGRESS_X_POS     LEFT_OF_SCREEN+24
                             5504 ; 522  |#define SHUTDOWN_PROGRESS_Y_POS     TOP_OF_SCREEN+32
                             5505 ; 523  |#define SHUTDOWN_PROGRESS_X_SIZE    59
                             5506 ; 524  |#define SHUTDOWN_PROGRESS_Y_SIZE    16
                             5507 ; 525  |#define SHUTDOWN_PROGRESS_RESOURCE  RSRC_PDOWN_STATUS_0
                             5508 ; 526  |
                             5509 ; 527  |#define SHUTDOWN_STRING_X_POS       LEFT_OF_SCREEN+10
                             5510 ; 528  |#define SHUTDOWN_STRING_Y_POS       TOP_OF_SCREEN+16
                             5511 ; 529  |#define SHUTDOWN_STRING_X_SIZE      59
                             5512 ; 530  |#define SHUTDOWN_STRING_Y_SIZE      16
                             5513 ; 531  |#define SHUTDOWN_STRING_RESOURCE    RSRC_PDOWN_HOLD_STRING
                             5514 ; 532  |
                             5515 ; 533  |#define DEFRAGMENT_STRING_X_POS       LEFT_OF_SCREEN+0
                             5516 ; 534  |#define DEFRAGMENT_STRING_Y_POS       TOP_OF_SCREEN+16
                             5517 ; 535  |#define DEFRAGMENT_STRING_X_SIZE      59
                             5518 ; 536  |#define DEFRAGMENT_STRING_Y_SIZE      16
                             5519 ; 537  |#define DEFRAGMENT_STRING_RESOURCE    RSRC_DEFRAGMENT_STORE_STRING
                             5520 ; 538  |
                             5521 ; 539  |
                             5522 ; 540  |//Contrast Display
                             5523 ; 541  |#define CONTRAST_TITLE_X_POS        LEFT_OF_SCREEN+0
                             5524 ; 542  |#define CONTRAST_TITLE_Y_POS        TOP_OF_SCREEN+16
                             5525 ; 543  |
                             5526 ; 544  |#define CONTRAST_X_POS              LEFT_OF_SCREEN+8
                             5527 ; 545  |#define CONTRAST_Y_POS              TOP_OF_SCREEN+32
                             5528 ; 546  |#define CONTRAST_X_SIZE             96
                             5529 ; 547  |#define CONTRAST_Y_SIZE             8
                             5530 ; 548  |#define CONTRAST_RESOURCE           RSRC_CONTRAST_LEVEL_0
                             5531 ; 549  |
                             5532 ; 550  |//Backlight Display
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  91

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5533 ; 551  |#define BACKLIGHT_TITLE_X_POS        LEFT_OF_SCREEN+0
                             5534 ; 552  |#define BACKLIGHT_TITLE_Y_POS        TOP_OF_SCREEN+24
                             5535 ; 553  |#define BACKLIGHT_STATE_X_POS        LEFT_OF_SCREEN+0
                             5536 ; 554  |#define BACKLIGHT_STATE_Y_POS        (LCD_FIRST_ROW_NUM+4)*LCD_SIZE_ROW
                             5537 ; 555  |
                             5538 ; 556  |//settings title display
                             5539 ; 557  |#define SETTINGS_TITLE_X_POS        LEFT_OF_SCREEN+0
                             5540 ; 558  |#define SETTINGS_TITLE_Y_POS        TOP_OF_SCREEN+8
                             5541 ; 559  |//jpeg display title display
                             5542 ; 560  |#define JPEG_DISPLAY_TITLE_X_POS        LEFT_OF_SCREEN+0
                             5543 ; 561  |#define JPEG_DISPLAY_TITLE_Y_POS        TOP_OF_SCREEN+8
                             5544 ; 562  |//erase files title display
                             5545 ; 563  |#define ERASE_TITLE_X_POS           LEFT_OF_SCREEN+0
                             5546 ; 564  |#define ERASE_TITLE_Y_POS           TOP_OF_SCREEN+8
                             5547 ; 565  |
                             5548 ; 566  |// Splashscreen
                             5549 ; 567  |#ifdef LDS514_LCD
                             5550 ; 568  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             5551 ; 569  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                             5552 ; 570  |#define SPLASH_SCREEN_X_SIZE        96
                             5553 ; 571  |#define SPLASH_SCREEN_Y_SIZE        64
                             5554 ; 572  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             5555 ; 573  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             5556 ; 574  |#endif
                             5557 ; 575  |
                             5558 ; 576  |#ifdef ILI814_LCD
                             5559 ; 577  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             5560 ; 578  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                             5561 ; 579  |#define SPLASH_SCREEN_X_SIZE        96
                             5562 ; 580  |#define SPLASH_SCREEN_Y_SIZE        64
                             5563 ; 581  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             5564 ; 582  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             5565 ; 583  |#endif
                             5566 ; 584  |
                             5567 ; 585  |#ifdef ML9341_LCD
                             5568 ; 586  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             5569 ; 587  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                             5570 ; 588  |#define SPLASH_SCREEN_X_SIZE        96
                             5571 ; 589  |#define SPLASH_SCREEN_Y_SIZE        96
                             5572 ; 590  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             5573 ; 591  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             5574 ; 592  |#endif
                             5575 ; 593  |
                             5576 ; 594  |#ifdef SSD1332_LCD
                             5577 ; 595  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             5578 ; 596  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                             5579 ; 597  |#define SPLASH_SCREEN_X_SIZE        96
                             5580 ; 598  |#define SPLASH_SCREEN_Y_SIZE        64
                             5581 ; 599  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             5582 ; 600  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             5583 ; 601  |#endif
                             5584 ; 602  |
                             5585 ; 603  |#ifdef S6B33B0A_LCD
                             5586 ; 604  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             5587 ; 605  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN + 16
                             5588 ; 606  |#define SPLASH_SCREEN_X_SIZE        80
                             5589 ; 607  |#define SPLASH_SCREEN_Y_SIZE        48
                             5590 ; 608  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             5591 ; 609  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             5592 ; 610  |#endif
                             5593 ; 611  |
                             5594 ; 612  |#ifdef SED15XX_LCD
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  92

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5595 ; 613  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             5596 ; 614  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN 
                             5597 ; 615  |#define SPLASH_SCREEN_X_SIZE        128
                             5598 ; 616  |#define SPLASH_SCREEN_Y_SIZE        64    
                             5599 ; 617  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             5600 ; 618  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             5601 ; 619  |#endif
                             5602 ; 620  |
                             5603 ; 621  |// FM tuner
                             5604 ; 622  |#define FM_TUNER_FREQUENCY_X_POS    LEFT_OF_SCREEN+30
                             5605 ; 623  |#define FM_TUNER_FREQUENCY_Y_POS    TOP_OF_SCREEN+24
                             5606 ; 624  |#define FM_TUNER_FREQUENCY_X_SIZE   CHAR_SIZE_X*10
                             5607 ; 625  |#define FM_TUNER_FREQUENCY_Y_SIZE   CHAR_SIZE_Y
                             5608 ; 626  |#define FM_TUNER_FREQUENCY_DOT_X_POS    FM_TUNER_FREQUENCY_X_POS+CHAR_SIZE_X*3
                             5609 ; 627  |#define FM_TUNER_FRAC_FREQUENCY_X_POS    FM_TUNER_FREQUENCY_DOT_X_POS+3
                             5610 ; 628  |
                             5611 ; 629  |#define FM_TUNER_PRESET_X_POS       LEFT_OF_SCREEN+30
                             5612 ; 630  |#define FM_TUNER_PRESET_Y_POS       TOP_OF_SCREEN+34
                             5613 ; 631  |#define FM_TUNER_PRESET_X_SIZE      CHAR_SIZE_X*5
                             5614 ; 632  |#define FM_TUNER_PRESET_Y_SIZE      CHAR_SIZE_Y
                             5615 ; 633  |
                             5616 ; 634  |#define FM_TUNER_PILOT_X_POS       LEFT_OF_SCREEN+30
                             5617 ; 635  |#define FM_TUNER_PILOT_Y_POS       TOP_OF_SCREEN+44
                             5618 ; 636  |
                             5619 ; 637  |// About menu
                             5620 ; 638  |#define ABOUT_TITLE_X_POS           LEFT_OF_SCREEN+0
                             5621 ; 639  |#define ABOUT_TITLE_Y_POS           TOP_OF_SCREEN+LCD_SIZE_ROW
                             5622 ; 640  |// starting row -- use offsets for the rest
                             5623 ; 641  |#define ABOUT_LINE_LABEL_X_POS      LEFT_OF_SCREEN+0
                             5624 ; 642  |#define ABOUT_LINE_LABEL_Y_POS      ABOUT_TITLE_Y_POS+(2*LCD_SIZE_ROW)
                             5625 ; 643  |
                             5626 ; 644  |#ifdef PLAYER_STRESS
                             5627 ; 645  |#define STRESS_TEST_X_POS       LEFT_OF_SCREEN
                             5628 ; 646  |#define STRESS_TEST_Y_POS       TOP_OF_SCREEN+40
                             5629 ; 647  |#define STRESS_TEST_X_SIZE      SCREEN_WIDTH
                             5630 ; 648  |#define STRESS_TEST_Y_SIZE      8
                             5631 ; 649  |#endif
                             5632 ; 650  |
                             5633 ; 651  |
                             5634 ; 652  |// Delete Menu
                             5635 ; 653  |#define WARNING_MSG_LINE1_X         LEFT_OF_SCREEN
                             5636 ; 654  |#define WARNING_MSG_LINE1_Y         (LCD_FIRST_ROW_NUM+1)*LCD_SIZE_ROW
                             5637 ; 655  |#define WARNING_MSG_LINE2_X         LEFT_OF_SCREEN
                             5638 ; 656  |#define WARNING_MSG_LINE2_Y         (LCD_FIRST_ROW_NUM+2)*LCD_SIZE_ROW
                             5639 ; 657  |#define WARNING_MSG_FILE_X          LEFT_OF_SCREEN
                             5640 ; 658  |#define WARNING_MSG_FILE_Y          (LCD_FIRST_ROW_NUM+4)*LCD_SIZE_ROW
                             5641 ; 659  |#define WARNING_MSG_YES_X           LEFT_OF_SCREEN
                             5642 ; 660  |#define WARNING_MSG_YES_Y           (LCD_FIRST_ROW_NUM+6)*LCD_SIZE_ROW
                             5643 ; 661  |#define DELETE_FAIL_MSG_X           LEFT_OF_SCREEN
                             5644 ; 662  |#define DELETE_FAIL_MSG_Y           (LCD_FIRST_ROW_NUM+6)*LCD_SIZE_ROW
                             5645 ; 663  |
                             5646 ; 664  |_reentrant void DisplayClear (void);
                             5647 ; 665  |_reentrant void DisplayLowBattery (void);
                             5648 ; 666  |
                             5649 ; 667  |_reentrant int DisplayContrast( int bDisplay, int iIgnored1, void *pPtr);
                             5650 ; 668  |
                             5651 ; 669  |_reentrant int DisplayBacklight( int bDisplay, int iIgnored1, void *pPtr);
                             5652 ; 670  |#ifdef WOW
                             5653 ; 671  |_reentrant int DisplayBar( int bDisplay, int step, void *pPtr);
                             5654 ; 672  |#endif
                             5655 ; 673  |extern _X BOOL g_bSongStringScroll;
                             5656 ; 674  |extern _X INT  g_iSongStringOffset;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  93

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5657 ; 675  |extern _X INT  g_iSongStringLength;
                             5658 ; 676  |
                             5659 ; 677  |extern _X BOOL g_bArtistStringScroll;
                             5660 ; 678  |extern _X INT  g_iArtistStringOffset;
                             5661 ; 679  |extern _X INT  g_iArtistStringLength;
                             5662 ; 680  |
                             5663 ; 681  |
                             5664 ; 682  |extern _X BOOL g_bAlbumStringScroll;
                             5665 ; 683  |extern _X INT  g_iAlbumStringOffset;
                             5666 ; 684  |extern _X INT  g_iAlbumStringLength;
                             5667 ; 685  |extern int g_iVolume_Control_Mode;
                             5668 ; 686  |extern int g_iAB_Control_Mode;
                             5669 ; 687  |
                             5670 ; 688  |
                             5671 ; 689  |#endif //_DISPLAY_H
                             5672 
                             5674 
                             5675 ; 16   |#include "displaylists.h"
                             5676 
                             5678 
                             5679 ; 1    |#ifndef _DISPLAY_LISTS_H
                             5680 ; 2    |#define _DISPLAY_LISTS_H
                             5681 ; 3    |
                             5682 ; 4    |#include "display.h"
                             5683 
                             5685 
                             5686 ; 1    |#ifndef _DISPLAY_H
                             5687 ; 2    |#define _DISPLAY_H
                             5688 ; 3    |
                             5689 ; 4    |//Display bits
                             5690 ; 5    |#define DISPLAY_CLEAR_DISPLAY_BITPOS        0
                             5691 ; 6    |
                             5692 ; 7    |#define DISPLAY_ENCODER_TRACK_TIME_BITPOS   1
                             5693 ; 8    |#define DISPLAY_ENCODER_TRACK_NAME_BITPOS   2
                             5694 ; 9    |#define DISPLAY_RECORD_MODE_BITPOS          3
                             5695 ; 10   |
                             5696 ; 11   |//This bit (DISPLAY_MISC_BITPOS) is set to allow DisplayHints to be non zero, but does not
                                   map
                             5697 ; 12   |//to anything in UpdateDisplay();  (meant to be used to indicate that specific
                             5698 ; 13   |//things that are specific for that menu.
                             5699 ; 14   |#define DISPLAY_MISC_BITPOS                 4
                             5700 ; 15   |
                             5701 ; 16   |#define DISPLAY_FMTUNER_FREQUENCY           5
                             5702 ; 17   |#define DISPLAY_FMTUNER_PRESET              6
                             5703 ; 18   |#define DISPLAY_FMTUNER_STRENGTH            7
                             5704 ; 19   |
                             5705 ; 20   |#define DISPLAY_PLAYSTATE_BITPOS             9
                             5706 ; 21   |#define DISPLAY_AB_ICON_BITPOS              10
                             5707 ; 22   |#define DISPLAY_PLAYMODE_BITPOS             11
                             5708 ; 23   |#define DISPLAY_PLAYSET_BITPOS              12
                             5709 ; 24   |
                             5710 ; 25   |//Playback info
                             5711 ; 26   |#define DISPLAY_EQ_BITPOS                   13
                             5712 ; 27   |#define DISPLAY_VOLUME_BITPOS               14
                             5713 ; 28   |
                             5714 ; 29   |//Track Info
                             5715 ; 30   |#define DISPLAY_SONGARTISTALBUM_BITPOS      15
                             5716 ; 31   |#define DISPLAY_SONGTITLE_BITPOS            16
                             5717 ; 32   |#define DISPLAY_CURRENTTRACK_BITPOS         17
                             5718 ; 33   |#define DISPLAY_TRACKTIME_BITPOS            18
                             5719 ; 34   |#define DISPLAY_TOTALTRACKTIME_BITPOS        8
                             5720 ; 35   |#define DISPLAY_BITRATE_BITPOS              19
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  94

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5721 ; 36   |
                             5722 ; 37   |//Device status info
                             5723 ; 38   |#define DISPLAY_LOCK_BITPOS                 20
                             5724 ; 39   |#define DISPLAY_DISK_BITPOS                 21
                             5725 ; 40   |#define DISPLAY_BATTERY_BITPOS              22
                             5726 ; 41   |#define DISPLAY_ALBUMART_BITPOS              23
                             5727 ; 42   |
                             5728 ; 43   |#ifdef PLAYER_STRESS
                             5729 ; 44   |// this may not work since album art uses bit 23 so we may need a new word variable for th
                                  is player stress test bit below.
                             5730 ; 45   |#define DISPLAY_STRESSTEST_BITPOS            23
                             5731 ; 46   |#endif
                             5732 ; 47   |
                             5733 ; 48   |
                             5734 ; 49   |union DisplayHints
                             5735 ; 50   |{
                             5736 ; 51   |    struct {
                             5737 ; 52   |        int ClearDisplay        :1;//0
                             5738 ; 53   |        int EncoderTrackTime    :1;//1
                             5739 ; 54   |        int EncoderTrackName    :1;//2
                             5740 ; 55   |        int RecordMode          :1;//3
                             5741 ; 56   |        int Misc                :1;//4
                             5742 ; 57   |        int FMTunerFrequency    :1;//5
                             5743 ; 58   |        int FMTunerPreset       :1;//6
                             5744 ; 59   |        int FMTunerStrength     :1;//7
                             5745 ; 60   |        int TotalTrackTime      :1;//8
                             5746 ; 61   |        int PlayState           :1;//9
                             5747 ; 62   |        int ABIcon              :1;//10
                             5748 ; 63   |        int PlayMode            :1;//11
                             5749 ; 64   |        int PlaySet             :1;//12
                             5750 ; 65   |        int EQ                  :1;//13
                             5751 ; 66   |        int Volume              :1;//14
                             5752 ; 67   |        int SongArtistAlbum     :1;//15
                             5753 ; 68   |        int SongTitle           :1;//16
                             5754 ; 69   |        int CurrentTrack        :1;//17
                             5755 ; 70   |        int TrackTime           :1;//18
                             5756 ; 71   |        int Bitrate             :1;//19
                             5757 ; 72   |        int LockIcon            :1;//20
                             5758 ; 73   |        int Disk                :1;//21
                             5759 ; 74   |        int Battery             :1;//22
                             5760 ; 75   |#ifdef PLAYER_STRESS
                             5761 ; 76   |        int StressTest         :1;//23  // this might not work since bit 23 is already tak
                                  en by album art. 23 is last bit in word.
                             5762 ; 77   |#else
                             5763 ; 78   |        int AlbumArt            :1;//23
                             5764 ; 79   |#endif
                             5765 ; 80   |    } bits;
                             5766 ; 81   |    WORD I;
                             5767 ; 82   |};
                             5768 ; 83   |
                             5769 ; 84   |// setup default display for all menus
                             5770 ; 85   |// can be adjusted in each menus as required.
                             5771 ; 86   |#define COMMON_DISPLAY_ALL  (\ 
                             5772 ; 87   |                                (1<<DISPLAY_BATTERY_BITPOS)|\ 
                             5773 ; 88   |                                (1<<DISPLAY_LOCK_BITPOS)|\ 
                             5774 ; 89   |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5775 ; 90   |                                (1<<DISPLAY_DISK_BITPOS)|\ 
                             5776 ; 91   |                                (1<<DISPLAY_PLAYSET_BITPOS)|\ 
                             5777 ; 92   |                                (1<<DISPLAY_AB_ICON_BITPOS)|\ 
                             5778 ; 93   |                                (1<<DISPLAY_EQ_BITPOS)|\ 
                             5779 ; 94   |                                (1<<DISPLAY_PLAYMODE_BITPOS)|\ 
                             5780 ; 95   |                                (1<<DISPLAY_PLAYSTATE_BITPOS)\ 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  95

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5781 ; 96   |                                )
                             5782 ; 97   |
                             5783 ; 98   |#define SPECTROGRAM_MENU_DISPLAY_ALL  (\ 
                             5784 ; 99   |                                (1<<DISPLAY_LOCK_BITPOS)|\ 
                             5785 ; 100  |                                (1<<DISPLAY_DISK_BITPOS)|\ 
                             5786 ; 101  |                                (1<<DISPLAY_PLAYSET_BITPOS)|\ 
                             5787 ; 102  |                                (1<<DISPLAY_AB_ICON_BITPOS)|\ 
                             5788 ; 103  |                                (1<<DISPLAY_EQ_BITPOS)|\ 
                             5789 ; 104  |                                (1<<DISPLAY_PLAYMODE_BITPOS)|\ 
                             5790 ; 105  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)\ 
                             5791 ; 106  |                                )
                             5792 ; 107  |
                             5793 ; 108  |//-----------------------------------------------
                             5794 ; 109  |#ifdef JPEG_ALBUM_ART
                             5795 ; 110  |#define ALBUMART_SET_MASK_IF_APPROPRIATE (1<<DISPLAY_ALBUMART_BITPOS)
                             5796 ; 111  |#else
                             5797 ; 112  |#define ALBUMART_SET_MASK_IF_APPROPRIATE (0)
                             5798 ; 113  |#endif
                             5799 ; 114  |
                             5800 ; 115  |#ifdef PLAYER_STRESS
                             5801 ; 116  |#define PLAYER_STRESSTEST_SET_MASK_IF_APPROPRIATE (1<<DISPLAY_STRESSTEST_BITPOS)
                             5802 ; 117  |#else
                             5803 ; 118  |#define PLAYER_STRESSTEST_SET_MASK_IF_APPROPRIATE (0)
                             5804 ; 119  |#endif
                             5805 ; 120  |
                             5806 ; 121  |
                             5807 ; 122  |#define MUSIC_MENU_DISPLAY_ALL  (\ 
                             5808 ; 123  |                                (COMMON_DISPLAY_ALL)|\ 
                             5809 ; 124  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                             5810 ; 125  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5811 ; 126  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5812 ; 127  |                                (1<<DISPLAY_SONGARTISTALBUM_BITPOS)|\ 
                             5813 ; 128  |                                (1<<DISPLAY_SONGTITLE_BITPOS)|\ 
                             5814 ; 129  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                             5815 ; 130  |                                (1<<DISPLAY_TRACKTIME_BITPOS)|\ 
                             5816 ; 131  |                                (1<<DISPLAY_TOTALTRACKTIME_BITPOS)\ 
                             5817 ; 132  |                                )
                             5818 ; 133  |
                             5819 ; 134  |#define MUSIC_MENU_DISPLAY_NEW_TRACK (\ 
                             5820 ; 135  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                             5821 ; 136  |                                (PLAYER_STRESSTEST_SET_MASK_IF_APPROPRIATE)|\ 
                             5822 ; 137  |                                (1<<DISPLAY_SONGARTISTALBUM_BITPOS)|\ 
                             5823 ; 138  |                                (1<<DISPLAY_SONGTITLE_BITPOS)|\ 
                             5824 ; 139  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                             5825 ; 140  |                                (1<<DISPLAY_TRACKTIME_BITPOS)|\ 
                             5826 ; 141  |                                (1<<DISPLAY_TOTALTRACKTIME_BITPOS)|\ 
                             5827 ; 142  |                                (1<<DISPLAY_AB_ICON_BITPOS)|\ 
                             5828 ; 143  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5829 ; 144  |                                (1<<DISPLAY_PLAYSET_BITPOS)\ 
                             5830 ; 145  |                                )
                             5831 ; 146  |//-----------------------------------------------
                             5832 ; 147  |
                             5833 ; 148  |
                             5834 ; 149  |#define MVIDEO_MENU_DISPLAY_ALL ((1<<DISPLAY_CURRENTTRACK_BITPOS)|(1<<DISPLAY_SONGTITLE_BI
                                  TPOS))
                             5835 ; 150  |
                             5836 ; 151  |
                             5837 ; 152  |#define VOICE_MENU_DISPLAY_ALL  (\ 
                             5838 ; 153  |                                COMMON_DISPLAY_ALL|\ 
                             5839 ; 154  |                                (1<<DISPLAY_PLAYMODE_BITPOS)|\ 
                             5840 ; 155  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5841 ; 156  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  96

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5842 ; 157  |                                (1<<DISPLAY_SONGARTISTALBUM_BITPOS)|\ 
                             5843 ; 158  |                                (1<<DISPLAY_SONGTITLE_BITPOS)|\ 
                             5844 ; 159  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                             5845 ; 160  |                                (1<<DISPLAY_TOTALTRACKTIME_BITPOS)|\ 
                             5846 ; 161  |                                (1<<DISPLAY_TRACKTIME_BITPOS)\ 
                             5847 ; 162  |                                )
                             5848 ; 163  |
                             5849 ; 164  |
                             5850 ; 165  |#define RECORDING_DISPLAY_ALL   (\ 
                             5851 ; 166  |                                COMMON_DISPLAY_ALL|\ 
                             5852 ; 167  |                                (1<<DISPLAY_ENCODER_TRACK_TIME_BITPOS)|\ 
                             5853 ; 168  |                                (1<<DISPLAY_ENCODER_TRACK_NAME_BITPOS)|\ 
                             5854 ; 169  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5855 ; 170  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5856 ; 171  |                                (1<<DISPLAY_RECORD_MODE_BITPOS)\ 
                             5857 ; 172  |                                )
                             5858 ; 173  |
                             5859 ; 174  |#ifdef USE_PLAYLIST3
                             5860 ; 175  |#define BROWSE_MENU_DISPLAY_ALL  (\ 
                             5861 ; 176  |                                (1<<DISPLAY_BATTERY_BITPOS)|\ 
                             5862 ; 177  |                                (1<<DISPLAY_LOCK_BITPOS)|\ 
                             5863 ; 178  |                                (1<<DISPLAY_DISK_BITPOS)|\ 
                             5864 ; 179  |                                (1<<DISPLAY_PLAYSET_BITPOS)|\ 
                             5865 ; 180  |                                (1<<DISPLAY_MISC_BITPOS)\ 
                             5866 ; 181  |                                )
                             5867 ; 182  |#else
                             5868 ; 183  |#ifdef USE_PLAYLIST5
                             5869 ; 184  |#if 0
                             5870 ; 185  |#define BROWSE_MENU_DISPLAY_ALL (\ 
                             5871 ; 186  |                                 COMMON_DISPLAY_ALL|\ 
                             5872 ; 187  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                             5873 ; 188  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5874 ; 189  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5875 ; 190  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                             5876 ; 191  |                                (1<<DISPLAY_MISC_BITPOS)\ 
                             5877 ; 192  |                                )
                             5878 ; 193  |#else
                             5879 ; 194  |#define BROWSE_MENU_DISPLAY_ALL (\ 
                             5880 ; 195  |                                 COMMON_DISPLAY_ALL|\ 
                             5881 ; 196  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                             5882 ; 197  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5883 ; 198  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5884 ; 199  |                                (1<<DISPLAY_MISC_BITPOS)\ 
                             5885 ; 200  |                                )
                             5886 ; 201  |#endif
                             5887 ; 202  |#endif  // #ifdef USE_PLAYLIST5
                             5888 ; 203  |#endif  // #ifdef USE_PLAYLIST3
                             5889 ; 204  |
                             5890 ; 205  |
                             5891 ; 206  |
                             5892 ; 207  |#define MAIN_MENU_DISPLAY_ALL           (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5893 ; 208  |
                             5894 ; 209  |#define EQ_MENU_DISPLAY_ALL             (\ 
                             5895 ; 210  |                                        COMMON_DISPLAY_ALL|\ 
                             5896 ; 211  |                                        (1<<DISPLAY_EQ_BITPOS)|\ 
                             5897 ; 212  |                                        (1<<DISPLAY_VOLUME_BITPOS)\ 
                             5898 ; 213  |                                        )     // (SDK2.520)
                             5899 ; 214  |
                             5900 ; 215  |#define PM_MENU_DISPLAY_ALL             (COMMON_DISPLAY_ALL|(1<<DISPLAY_PLAYMODE_BITPOS)|(
                                  1<<DISPLAY_MISC_BITPOS))
                             5901 ; 216  |#define PWR_MENU_DISPLAY_ALL            (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5902 ; 217  |#define SETTINGS_MENU_DISPLAY_ALL       (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  97

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5903 ; 218  |#define JPEG_DISPLAY_MENU_DISPLAY_ALL       (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5904 ; 219  |#define DELETE_MENU_DISPLAY_ALL         (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5905 ; 220  |#define ABOUT_MENU_DISPLAY_ALL          (COMMON_DISPLAY_ALL)
                             5906 ; 221  |#define ERASE_MENU_DISPLAY_ALL          ((1<<DISPLAY_BATTERY_BITPOS)|(1<<DISPLAY_LOCK_BITP
                                  OS))
                             5907 ; 222  |
                             5908 ; 223  |#define CONTRAST_MENU_DISPLAY_ALL       (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5909 ; 224  |
                             5910 ; 225  |#define TIME_DATE_MENU_DISPLAY_ALL      0
                             5911 ; 226  |#define RECORDTEST_DISPLAY_ALL       (\ 
                             5912 ; 227  |                                        (1<<DISPLAY_ENCODER_TRACK_TIME_BITPOS)|\ 
                             5913 ; 228  |                                                                        (1<<DISPLAY_ENCODE
                                  R_TRACK_NAME_BITPOS)|\ 
                             5914 ; 229  |                                                                        (1<<DISPLAY_PLAYST
                                  ATE_BITPOS)|\ 
                             5915 ; 230  |                                        (1<<DISPLAY_RECORD_MODE_BITPOS)|\ 
                             5916 ; 231  |                                    (1<<DISPLAY_MISC_BITPOS)\ 
                             5917 ; 232  |                                                                        )
                             5918 ; 233  |
                             5919 ; 234  |#define SPLASH_MENU_DISPLAY_ALL         (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5920 ; 235  |// used during track update to force total time update
                             5921 ; 236  |#define AUTOUPDATE              FALSE
                             5922 ; 237  |#define FORCEUPDATE             TRUE
                             5923 ; 238  |
                             5924 ; 239  |
                             5925 ; 240  |// based on font used for title/artist display
                             5926 ; 241  |#define DEFAULT_CHAR_WIDTH  5
                             5927 ; 242  |
                             5928 ; 243  |
                             5929 ; 244  |// LCD dimensions
                             5930 ; 245  |#ifdef LDS514_LCD
                             5931 ; 246  |#define   LCD_SIZE_X       96
                             5932 ; 247  |#define   LCD_SIZE_Y       64
                             5933 ; 248  |#endif
                             5934 ; 249  |
                             5935 ; 250  |#ifdef ILI814_LCD
                             5936 ; 251  |#define   LCD_SIZE_X       96
                             5937 ; 252  |#define   LCD_SIZE_Y       64
                             5938 ; 253  |#endif
                             5939 ; 254  |
                             5940 ; 255  |#ifdef ML9341_LCD
                             5941 ; 256  |#define   LCD_SIZE_X       96
                             5942 ; 257  |#define   LCD_SIZE_Y       96
                             5943 ; 258  |#endif
                             5944 ; 259  |
                             5945 ; 260  |#ifdef SSD1332_LCD
                             5946 ; 261  |#define   LCD_SIZE_X       96
                             5947 ; 262  |#define   LCD_SIZE_Y       64
                             5948 ; 263  |#endif
                             5949 ; 264  |
                             5950 ; 265  |#ifdef S6B33B0A_LCD
                             5951 ; 266  |#define   LCD_SIZE_X       128
                             5952 ; 267  |#define   LCD_SIZE_Y       159
                             5953 ; 268  |#endif
                             5954 ; 269  |
                             5955 ; 270  |#ifdef SED15XX_LCD
                             5956 ; 271  |#define LCD_SIZE_X                      128
                             5957 ; 272  |#define LCD_SIZE_Y                      64
                             5958 ; 273  |#endif
                             5959 ; 274  |
                             5960 ; 275  |#define LCD_SIZE_ROW                     8
                             5961 ; 276  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  98

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5962 ; 277  |#define TOP_OF_SCREEN           0
                             5963 ; 278  |#define LEFT_OF_SCREEN          0
                             5964 ; 279  |
                             5965 ; 280  |#ifdef LDS514_LCD
                             5966 ; 281  |#define   SCREEN_WIDTH       96
                             5967 ; 282  |#define   SCREEN_HEIGHT       64
                             5968 ; 283  |#endif
                             5969 ; 284  |
                             5970 ; 285  |#ifdef ILI814_LCD
                             5971 ; 286  |#define   SCREEN_WIDTH       96
                             5972 ; 287  |#define   SCREEN_HEIGHT       64
                             5973 ; 288  |#endif
                             5974 ; 289  |
                             5975 ; 290  |#ifdef ML9341_LCD
                             5976 ; 291  |#define   SCREEN_WIDTH       96
                             5977 ; 292  |#define   SCREEN_HEIGHT       96
                             5978 ; 293  |#endif
                             5979 ; 294  |
                             5980 ; 295  |#ifdef SSD1332_LCD
                             5981 ; 296  |#define   SCREEN_WIDTH       96
                             5982 ; 297  |#define   SCREEN_HEIGHT       64
                             5983 ; 298  |#endif
                             5984 ; 299  |
                             5985 ; 300  |#ifdef S6B33B0A_LCD
                             5986 ; 301  |#define   SCREEN_WIDTH       128
                             5987 ; 302  |#define   SCREEN_HEIGHT       159
                             5988 ; 303  |#endif
                             5989 ; 304  |
                             5990 ; 305  |#ifdef SED15XX_LCD
                             5991 ; 306  |#define SCREEN_WIDTH            128
                             5992 ; 307  |#define SCREEN_HEIGHT           64
                             5993 ; 308  |#endif
                             5994 ; 309  |
                             5995 ; 310  |#define CHAR_SIZE_X             6
                             5996 ; 311  |#define CHAR_SIZE_Y             8
                             5997 ; 312  |
                             5998 ; 313  |// Physical rows are numbered from 0 to LCD_SIZE_Y/LCD_SIZE_ROW
                             5999 ; 314  |#define LCD_FIRST_ROW_NUM                1
                             6000 ; 315  |#define LCD_FIRST_ROW_POS_Y=LCD_FIRST_ROW_NUM*LCD_SIZE_ROW  // skipping the first row
                             6001 ; 316  |
                             6002 ; 317  |// Top row in order from left to right
                             6003 ; 318  |#define PLAY_STATE_ICON_X_POS   LEFT_OF_SCREEN+0
                             6004 ; 319  |#define PLAY_STATE_ICON_Y_POS   TOP_OF_SCREEN+0
                             6005 ; 320  |#define PLAY_STATE_ICON_X_SIZE  12
                             6006 ; 321  |#define PLAY_STATE_ICON_Y_SIZE  8
                             6007 ; 322  |
                             6008 ; 323  |#define REPEAT_ICON_X_POS       LEFT_OF_SCREEN+13
                             6009 ; 324  |#define REPEAT_ICON_Y_POS       TOP_OF_SCREEN+0
                             6010 ; 325  |#define REPEAT_ICON_X_SIZE      12
                             6011 ; 326  |#define REPEAT_ICON_Y_SIZE      8
                             6012 ; 327  |
                             6013 ; 328  |#define SHUFFLE_ICON_X_POS      LEFT_OF_SCREEN+25
                             6014 ; 329  |#define SHUFFLE_ICON_Y_POS      TOP_OF_SCREEN+0
                             6015 ; 330  |#define SHUFFLE_ICON_X_SIZE     5     // includes white space on left side of .bmp
                             6016 ; 331  |#define SHUFFLE_ICON_Y_SIZE     8
                             6017 ; 332  |
                             6018 ; 333  |#define AB_ICON_X_POS           LEFT_OF_SCREEN+31
                             6019 ; 334  |#define AB_ICON_Y_POS           TOP_OF_SCREEN+0
                             6020 ; 335  |#define AB_ICON_X_SIZE          12
                             6021 ; 336  |#define AB_ICON_Y_SIZE          8
                             6022 ; 337  |
                             6023 ; 338  |#ifdef  AUDIBLE
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  99

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6024 ; 339  |#define SECNAV_ICON_X_POS       LEFT_OF_SCREEN+31
                             6025 ; 340  |#define SECNAV_ICON_Y_POS       TOP_OF_SCREEN+0
                             6026 ; 341  |#define SECNAV_ICON_X_SIZE      12
                             6027 ; 342  |#define SECNAV_ICON_Y_SIZE      8
                             6028 ; 343  |#endif
                             6029 ; 344  |
                             6030 ; 345  |#define EQ_ICON_X_POS           LEFT_OF_SCREEN+44
                             6031 ; 346  |#define EQ_ICON_Y_POS           TOP_OF_SCREEN+0
                             6032 ; 347  |#define EQ_ICON_X_SIZE          22
                             6033 ; 348  |#define EQ_ICON_Y_SIZE          8
                             6034 ; 349  |
                             6035 ; 350  |#ifdef WOW
                             6036 ; 351  |#define WOW_X_POS               EQ_ICON_X_POS
                             6037 ; 352  |#define WOW_Y_POS               EQ_ICON_Y_POS
                             6038 ; 353  |#endif
                             6039 ; 354  |
                             6040 ; 355  |
                             6041 ; 356  |// Media icon
                             6042 ; 357  |#define DISK_X_POS              LEFT_OF_SCREEN+66
                             6043 ; 358  |#define DISK_Y_POS              TOP_OF_SCREEN
                             6044 ; 359  |#define DISK_X_SIZE             8
                             6045 ; 360  |#define DISK_Y_SIZE             8
                             6046 ; 361  |
                             6047 ; 362  |// Hold icon
                             6048 ; 363  |#define LOCK_ICON_X_POS         LEFT_OF_SCREEN+73
                             6049 ; 364  |#define LOCK_ICON_Y_POS         TOP_OF_SCREEN
                             6050 ; 365  |#define LOCK_ICON_X_SIZE        8
                             6051 ; 366  |#define LOCK_ICON_Y_SIZE        8
                             6052 ; 367  |
                             6053 ; 368  |#define BATTERY_ICON_X_POS      LEFT_OF_SCREEN+110
                             6054 ; 369  |#define BATTERY_ICON_Y_POS      TOP_OF_SCREEN+0
                             6055 ; 370  |#define BATTERY_ICON_X_SIZE     16
                             6056 ; 371  |#define BATTERY_ICON_Y_SIZE     8
                             6057 ; 372  |#define BATTERY_RESOURCE        RSRC_BATTERY_00
                             6058 ; 373  |
                             6059 ; 374  |// Second row from left to right
                             6060 ; 375  |#define VOLUME_ICON_X_POS       LEFT_OF_SCREEN+0
                             6061 ; 376  |#define VOLUME_ICON_Y_POS       TOP_OF_SCREEN+8
                             6062 ; 377  |#define VOLUME_ICON_X_SIZE      48
                             6063 ; 378  |#define VOLUME_ICON_Y_SIZE      8
                             6064 ; 379  |#define VOLUME_RESOURCE         RSRC_ICON_VOL_00
                             6065 ; 380  |#define VOLUME_NUM_ICONS        27
                             6066 ; 381  |
                             6067 ; 382  |#define PLAYSET_X_POS           SCREEN_WIDTH-8
                             6068 ; 383  |#define PLAYSET_Y_POS           TOP_OF_SCREEN+8
                             6069 ; 384  |
                             6070 ; 385  |//Lyrics Position
                             6071 ; 386  |#define LYRICS_DISPLAY_X_POS    LEFT_OF_SCREEN
                             6072 ; 387  |#define LYRICS_DISPLAY_Y_POS    TOP_OF_SCREEN+16
                             6073 ; 388  |#define LYRICS_DISPLAY_HEIGHT           10
                             6074 ; 389  |
                             6075 ; 390  |// Music menu
                             6076 ; 391  |#define SONG_TITLE_X_POS        LEFT_OF_SCREEN+0
                             6077 ; 392  |#define SONG_TITLE_Y_POS        TOP_OF_SCREEN+16
                             6078 ; 393  |#define SONG_TITLE_X_SIZE       SCREEN_WIDTH
                             6079 ; 394  |#define SONG_TITLE_Y_SIZE       10
                             6080 ; 395  |
                             6081 ; 396  |#define SONG_ARTIST_X_POS       LEFT_OF_SCREEN
                             6082 ; 397  |#define SONG_ARTIST_Y_POS       TOP_OF_SCREEN+26
                             6083 ; 398  |#define SONG_ARTIST_X_SIZE      SCREEN_WIDTH
                             6084 ; 399  |#define SONG_ARTIST_Y_SIZE      10
                             6085 ; 400  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 100

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6086 ; 401  |#define SONG_ALBUM_X_POS       LEFT_OF_SCREEN
                             6087 ; 402  |#define SONG_ALBUM_Y_POS       TOP_OF_SCREEN+36
                             6088 ; 403  |#define SONG_ALBUM_X_SIZE      SCREEN_WIDTH
                             6089 ; 404  |#define SONG_ALBUM_Y_SIZE      10
                             6090 ; 405  |
                             6091 ; 406  |#ifdef USE_PLAYLIST5
                             6092 ; 407  |#define TRACK_NUMBER_X_POS      LEFT_OF_SCREEN+28
                             6093 ; 408  |#define TRACK_NUMBER_Y_POS      TOP_OF_SCREEN+56
                             6094 ; 409  |#define TRACK_NUMBER_X_SIZE     6*4
                             6095 ; 410  |#define TRACK_NUMBER_Y_SIZE     8
                             6096 ; 411  |
                             6097 ; 412  |#define TRACK_COUNT_X_POS       TRACK_NUMBER_X_POS+TRACK_NUMBER_X_SIZE+10
                             6098 ; 413  |#define TRACK_COUNT_Y_POS       TOP_OF_SCREEN+56
                             6099 ; 414  |#define TRACK_COUNT_X_SIZE      6*4
                             6100 ; 415  |#define TRACK_COUNT_Y_SIZE      8
                             6101 ; 416  |
                             6102 ; 417  |#define TRACK_DIVIDE_X TRACK_NUMBER_X_POS+TRACK_COUNT_X_SIZE + 2
                             6103 ; 418  |#else
                             6104 ; 419  |#define TRACK_NUMBER_X_POS      LEFT_OF_SCREEN+34
                             6105 ; 420  |#define TRACK_NUMBER_Y_POS      TOP_OF_SCREEN+56
                             6106 ; 421  |#define TRACK_NUMBER_X_SIZE     6*3
                             6107 ; 422  |#define TRACK_NUMBER_Y_SIZE     8
                             6108 ; 423  |
                             6109 ; 424  |#define TRACK_COUNT_X_POS       TRACK_NUMBER_X_POS+TRACK_NUMBER_X_SIZE+10
                             6110 ; 425  |#define TRACK_COUNT_Y_POS       TOP_OF_SCREEN+56
                             6111 ; 426  |#define TRACK_COUNT_X_SIZE      6*3
                             6112 ; 427  |#define TRACK_COUNT_Y_SIZE      8
                             6113 ; 428  |
                             6114 ; 429  |#define TRACK_DIVIDE_X  TRACK_NUMBER_X_POS+24
                             6115 ; 430  |#endif
                             6116 ; 431  |
                             6117 ; 432  |
                             6118 ; 433  |#define TRACK_CURR_TIME_X_POS       LEFT_OF_SCREEN+28
                             6119 ; 434  |#define TRACK_CURR_TIME_Y_POS       TOP_OF_SCREEN+48
                             6120 ; 435  |#define TRACK_CURR_TIME_X_SIZE      25
                             6121 ; 436  |#define TRACK_CURR_TIME_Y_SIZE      8
                             6122 ; 437  |
                             6123 ; 438  |#define TRACK_SLASH_X_SIZE          5
                             6124 ; 439  |#define TRACK_SLASH_X_POS           TRACK_TOTAL_TIME_X_POS-TRACK_SLASH_X_SIZE
                             6125 ; 440  |#define TRACK_SLASH_Y_POS           TRACK_CURR_TIME_Y_POS
                             6126 ; 441  |
                             6127 ; 442  |#define TRACK_TOTAL_TIME_X_POS      LEFT_OF_SCREEN+60
                             6128 ; 443  |#define TRACK_TOTAL_TIME_Y_POS      TRACK_CURR_TIME_Y_POS
                             6129 ; 444  |#define TRACK_TOTAL_TIME_X_SIZE     28
                             6130 ; 445  |#define TRACK_TOTAL_TIME_Y_SIZE     8
                             6131 ; 446  |
                             6132 ; 447  |#define VBR_FLAG_X_POS      LEFT_OF_SCREEN+80
                             6133 ; 448  |#define VBR_FLAG_Y_POS      8
                             6134 ; 449  |#define VBR_FLAG_X_SIZE     20
                             6135 ; 450  |#define VBR_FLAG_Y_SIZE     8
                             6136 ; 451  |#ifdef JPEG_ALBUM_ART
                             6137 ; 452  |// Album art display parameters:
                             6138 ; 453  |#define ALBUM_ART_X_POS         TOP_OF_SCREEN
                             6139 ; 454  |#define ALBUM_ART_Y_POS         80
                             6140 ; 455  |#define ALBUM_ART_X_SIZE        SCREEN_WIDTH
                             6141 ; 456  |#define ALBUM_ART_Y_SIZE        (SCREEN_HEIGHT-ALBUM_ART_Y_POS)
                             6142 ; 457  |#endif
                             6143 ; 458  |
                             6144 ; 459  |// Recording Display
                             6145 ; 460  |#define REC_CURR_TIME_X_POS       LEFT_OF_SCREEN
                             6146 ; 461  |#define REC_CURR_TIME_Y_POS       TOP_OF_SCREEN+48
                             6147 ; 462  |#define REC_CURR_TIME_X_SIZE      12
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 101

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6148 ; 463  |#define REC_CURR_TIME_Y_SIZE      8
                             6149 ; 464  |
                             6150 ; 465  |#define REC_TOTAL_TIME_X_POS      LEFT_OF_SCREEN+45
                             6151 ; 466  |#define REC_TOTAL_TIME_Y_POS      TOP_OF_SCREEN+48
                             6152 ; 467  |#define REC_TOTAL_TIME_X_SIZE     28
                             6153 ; 468  |#define REC_TOTAL_TIME_Y_SIZE     8
                             6154 ; 469  |
                             6155 ; 470  |// Playback Display with hours added.
                             6156 ; 471  |#ifdef LDS514_LCD
                             6157 ; 472  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             6158 ; 473  |#endif
                             6159 ; 474  |
                             6160 ; 475  |#ifdef ILI814_LCD
                             6161 ; 476  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             6162 ; 477  |#endif
                             6163 ; 478  |
                             6164 ; 479  |#ifdef ML9341_LCD
                             6165 ; 480  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             6166 ; 481  |#endif
                             6167 ; 482  |
                             6168 ; 483  |#ifdef SSD1332_LCD
                             6169 ; 484  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             6170 ; 485  |#endif
                             6171 ; 486  |
                             6172 ; 487  |#ifdef S6B33B0A_LCD
                             6173 ; 488  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             6174 ; 489  |#endif
                             6175 ; 490  |
                             6176 ; 491  |#ifdef SED15XX_LCD
                             6177 ; 492  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             6178 ; 493  |#endif
                             6179 ; 494  |
                             6180 ; 495  |#define HR_TRACK_CURR_TIME_Y_POS        TOP_OF_SCREEN+48
                             6181 ; 496  |#define HR_TRACK_CURR_TIME_X_SIZE       28
                             6182 ; 497  |#define HR_TRACK_CURR_TIME_Y_SIZE       8
                             6183 ; 498  |
                             6184 ; 499  |#define HR_TRACK_TOTAL_TIME_X_POS       LEFT_OF_SCREEN+59
                             6185 ; 500  |#define HR_TRACK_TOTAL_TIME_Y_POS       TRACK_CURR_TIME_Y_POS
                             6186 ; 501  |#define HR_TRACK_TOTAL_TIME_X_SIZE      28
                             6187 ; 502  |#define HR_TRACK_TOTAL_TIME_Y_SIZE      8
                             6188 ; 503  |
                             6189 ; 504  |//Clear entire Track Time when song changes.
                             6190 ; 505  |#define CLR_TRACK_TIME_X_POS            LEFT_OF_SCREEN
                             6191 ; 506  |#define CLR_TRACK_TIME_Y_POS            TRACK_CURR_TIME_Y_POS
                             6192 ; 507  |#define CLR_TRACK_TIME_X_SIZE           SCREEN_WIDTH
                             6193 ; 508  |#define CLR_TRACK_TIME_Y_SIZE           8
                             6194 ; 509  |
                             6195 ; 510  |#define HR_TRACK_SLASH_X_SIZE           3
                             6196 ; 511  |#define HR_TRACK_SLASH_X_POS            HR_TRACK_TOTAL_TIME_X_POS-HR_TRACK_SLASH_X_SIZE
                             6197 ; 512  |#define HR_TRACK_SLASH_Y_POS            HR_TRACK_CURR_TIME_Y_POS
                             6198 ; 513  |
                             6199 ; 514  | //DVRWARN
                             6200 ; 515  |#define VOICE_SPACE_WARN_X_POS      LEFT_OF_SCREEN
                             6201 ; 516  |#define VOICE_SPACE_WARN_Y_POS      SONG_TITLE_Y_POS
                             6202 ; 517  |#define VOICE_SPACE_WARN_X_SIZE     93
                             6203 ; 518  |#define VOICE_SPACE_WARN_Y_SIZE     16
                             6204 ; 519  |
                             6205 ; 520  |//Shutdown
                             6206 ; 521  |#define SHUTDOWN_PROGRESS_X_POS     LEFT_OF_SCREEN+24
                             6207 ; 522  |#define SHUTDOWN_PROGRESS_Y_POS     TOP_OF_SCREEN+32
                             6208 ; 523  |#define SHUTDOWN_PROGRESS_X_SIZE    59
                             6209 ; 524  |#define SHUTDOWN_PROGRESS_Y_SIZE    16
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 102

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6210 ; 525  |#define SHUTDOWN_PROGRESS_RESOURCE  RSRC_PDOWN_STATUS_0
                             6211 ; 526  |
                             6212 ; 527  |#define SHUTDOWN_STRING_X_POS       LEFT_OF_SCREEN+10
                             6213 ; 528  |#define SHUTDOWN_STRING_Y_POS       TOP_OF_SCREEN+16
                             6214 ; 529  |#define SHUTDOWN_STRING_X_SIZE      59
                             6215 ; 530  |#define SHUTDOWN_STRING_Y_SIZE      16
                             6216 ; 531  |#define SHUTDOWN_STRING_RESOURCE    RSRC_PDOWN_HOLD_STRING
                             6217 ; 532  |
                             6218 ; 533  |#define DEFRAGMENT_STRING_X_POS       LEFT_OF_SCREEN+0
                             6219 ; 534  |#define DEFRAGMENT_STRING_Y_POS       TOP_OF_SCREEN+16
                             6220 ; 535  |#define DEFRAGMENT_STRING_X_SIZE      59
                             6221 ; 536  |#define DEFRAGMENT_STRING_Y_SIZE      16
                             6222 ; 537  |#define DEFRAGMENT_STRING_RESOURCE    RSRC_DEFRAGMENT_STORE_STRING
                             6223 ; 538  |
                             6224 ; 539  |
                             6225 ; 540  |//Contrast Display
                             6226 ; 541  |#define CONTRAST_TITLE_X_POS        LEFT_OF_SCREEN+0
                             6227 ; 542  |#define CONTRAST_TITLE_Y_POS        TOP_OF_SCREEN+16
                             6228 ; 543  |
                             6229 ; 544  |#define CONTRAST_X_POS              LEFT_OF_SCREEN+8
                             6230 ; 545  |#define CONTRAST_Y_POS              TOP_OF_SCREEN+32
                             6231 ; 546  |#define CONTRAST_X_SIZE             96
                             6232 ; 547  |#define CONTRAST_Y_SIZE             8
                             6233 ; 548  |#define CONTRAST_RESOURCE           RSRC_CONTRAST_LEVEL_0
                             6234 ; 549  |
                             6235 ; 550  |//Backlight Display
                             6236 ; 551  |#define BACKLIGHT_TITLE_X_POS        LEFT_OF_SCREEN+0
                             6237 ; 552  |#define BACKLIGHT_TITLE_Y_POS        TOP_OF_SCREEN+24
                             6238 ; 553  |#define BACKLIGHT_STATE_X_POS        LEFT_OF_SCREEN+0
                             6239 ; 554  |#define BACKLIGHT_STATE_Y_POS        (LCD_FIRST_ROW_NUM+4)*LCD_SIZE_ROW
                             6240 ; 555  |
                             6241 ; 556  |//settings title display
                             6242 ; 557  |#define SETTINGS_TITLE_X_POS        LEFT_OF_SCREEN+0
                             6243 ; 558  |#define SETTINGS_TITLE_Y_POS        TOP_OF_SCREEN+8
                             6244 ; 559  |//jpeg display title display
                             6245 ; 560  |#define JPEG_DISPLAY_TITLE_X_POS        LEFT_OF_SCREEN+0
                             6246 ; 561  |#define JPEG_DISPLAY_TITLE_Y_POS        TOP_OF_SCREEN+8
                             6247 ; 562  |//erase files title display
                             6248 ; 563  |#define ERASE_TITLE_X_POS           LEFT_OF_SCREEN+0
                             6249 ; 564  |#define ERASE_TITLE_Y_POS           TOP_OF_SCREEN+8
                             6250 ; 565  |
                             6251 ; 566  |// Splashscreen
                             6252 ; 567  |#ifdef LDS514_LCD
                             6253 ; 568  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             6254 ; 569  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                             6255 ; 570  |#define SPLASH_SCREEN_X_SIZE        96
                             6256 ; 571  |#define SPLASH_SCREEN_Y_SIZE        64
                             6257 ; 572  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             6258 ; 573  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             6259 ; 574  |#endif
                             6260 ; 575  |
                             6261 ; 576  |#ifdef ILI814_LCD
                             6262 ; 577  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             6263 ; 578  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                             6264 ; 579  |#define SPLASH_SCREEN_X_SIZE        96
                             6265 ; 580  |#define SPLASH_SCREEN_Y_SIZE        64
                             6266 ; 581  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             6267 ; 582  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             6268 ; 583  |#endif
                             6269 ; 584  |
                             6270 ; 585  |#ifdef ML9341_LCD
                             6271 ; 586  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 103

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6272 ; 587  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                             6273 ; 588  |#define SPLASH_SCREEN_X_SIZE        96
                             6274 ; 589  |#define SPLASH_SCREEN_Y_SIZE        96
                             6275 ; 590  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             6276 ; 591  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             6277 ; 592  |#endif
                             6278 ; 593  |
                             6279 ; 594  |#ifdef SSD1332_LCD
                             6280 ; 595  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             6281 ; 596  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                             6282 ; 597  |#define SPLASH_SCREEN_X_SIZE        96
                             6283 ; 598  |#define SPLASH_SCREEN_Y_SIZE        64
                             6284 ; 599  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             6285 ; 600  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             6286 ; 601  |#endif
                             6287 ; 602  |
                             6288 ; 603  |#ifdef S6B33B0A_LCD
                             6289 ; 604  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             6290 ; 605  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN + 16
                             6291 ; 606  |#define SPLASH_SCREEN_X_SIZE        80
                             6292 ; 607  |#define SPLASH_SCREEN_Y_SIZE        48
                             6293 ; 608  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             6294 ; 609  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             6295 ; 610  |#endif
                             6296 ; 611  |
                             6297 ; 612  |#ifdef SED15XX_LCD
                             6298 ; 613  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             6299 ; 614  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN 
                             6300 ; 615  |#define SPLASH_SCREEN_X_SIZE        128
                             6301 ; 616  |#define SPLASH_SCREEN_Y_SIZE        64    
                             6302 ; 617  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             6303 ; 618  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             6304 ; 619  |#endif
                             6305 ; 620  |
                             6306 ; 621  |// FM tuner
                             6307 ; 622  |#define FM_TUNER_FREQUENCY_X_POS    LEFT_OF_SCREEN+30
                             6308 ; 623  |#define FM_TUNER_FREQUENCY_Y_POS    TOP_OF_SCREEN+24
                             6309 ; 624  |#define FM_TUNER_FREQUENCY_X_SIZE   CHAR_SIZE_X*10
                             6310 ; 625  |#define FM_TUNER_FREQUENCY_Y_SIZE   CHAR_SIZE_Y
                             6311 ; 626  |#define FM_TUNER_FREQUENCY_DOT_X_POS    FM_TUNER_FREQUENCY_X_POS+CHAR_SIZE_X*3
                             6312 ; 627  |#define FM_TUNER_FRAC_FREQUENCY_X_POS    FM_TUNER_FREQUENCY_DOT_X_POS+3
                             6313 ; 628  |
                             6314 ; 629  |#define FM_TUNER_PRESET_X_POS       LEFT_OF_SCREEN+30
                             6315 ; 630  |#define FM_TUNER_PRESET_Y_POS       TOP_OF_SCREEN+34
                             6316 ; 631  |#define FM_TUNER_PRESET_X_SIZE      CHAR_SIZE_X*5
                             6317 ; 632  |#define FM_TUNER_PRESET_Y_SIZE      CHAR_SIZE_Y
                             6318 ; 633  |
                             6319 ; 634  |#define FM_TUNER_PILOT_X_POS       LEFT_OF_SCREEN+30
                             6320 ; 635  |#define FM_TUNER_PILOT_Y_POS       TOP_OF_SCREEN+44
                             6321 ; 636  |
                             6322 ; 637  |// About menu
                             6323 ; 638  |#define ABOUT_TITLE_X_POS           LEFT_OF_SCREEN+0
                             6324 ; 639  |#define ABOUT_TITLE_Y_POS           TOP_OF_SCREEN+LCD_SIZE_ROW
                             6325 ; 640  |// starting row -- use offsets for the rest
                             6326 ; 641  |#define ABOUT_LINE_LABEL_X_POS      LEFT_OF_SCREEN+0
                             6327 ; 642  |#define ABOUT_LINE_LABEL_Y_POS      ABOUT_TITLE_Y_POS+(2*LCD_SIZE_ROW)
                             6328 ; 643  |
                             6329 ; 644  |#ifdef PLAYER_STRESS
                             6330 ; 645  |#define STRESS_TEST_X_POS       LEFT_OF_SCREEN
                             6331 ; 646  |#define STRESS_TEST_Y_POS       TOP_OF_SCREEN+40
                             6332 ; 647  |#define STRESS_TEST_X_SIZE      SCREEN_WIDTH
                             6333 ; 648  |#define STRESS_TEST_Y_SIZE      8
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 104

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6334 ; 649  |#endif
                             6335 ; 650  |
                             6336 ; 651  |
                             6337 ; 652  |// Delete Menu
                             6338 ; 653  |#define WARNING_MSG_LINE1_X         LEFT_OF_SCREEN
                             6339 ; 654  |#define WARNING_MSG_LINE1_Y         (LCD_FIRST_ROW_NUM+1)*LCD_SIZE_ROW
                             6340 ; 655  |#define WARNING_MSG_LINE2_X         LEFT_OF_SCREEN
                             6341 ; 656  |#define WARNING_MSG_LINE2_Y         (LCD_FIRST_ROW_NUM+2)*LCD_SIZE_ROW
                             6342 ; 657  |#define WARNING_MSG_FILE_X          LEFT_OF_SCREEN
                             6343 ; 658  |#define WARNING_MSG_FILE_Y          (LCD_FIRST_ROW_NUM+4)*LCD_SIZE_ROW
                             6344 ; 659  |#define WARNING_MSG_YES_X           LEFT_OF_SCREEN
                             6345 ; 660  |#define WARNING_MSG_YES_Y           (LCD_FIRST_ROW_NUM+6)*LCD_SIZE_ROW
                             6346 ; 661  |#define DELETE_FAIL_MSG_X           LEFT_OF_SCREEN
                             6347 ; 662  |#define DELETE_FAIL_MSG_Y           (LCD_FIRST_ROW_NUM+6)*LCD_SIZE_ROW
                             6348 ; 663  |
                             6349 ; 664  |_reentrant void DisplayClear (void);
                             6350 ; 665  |_reentrant void DisplayLowBattery (void);
                             6351 ; 666  |
                             6352 ; 667  |_reentrant int DisplayContrast( int bDisplay, int iIgnored1, void *pPtr);
                             6353 ; 668  |
                             6354 ; 669  |_reentrant int DisplayBacklight( int bDisplay, int iIgnored1, void *pPtr);
                             6355 ; 670  |#ifdef WOW
                             6356 ; 671  |_reentrant int DisplayBar( int bDisplay, int step, void *pPtr);
                             6357 ; 672  |#endif
                             6358 ; 673  |extern _X BOOL g_bSongStringScroll;
                             6359 ; 674  |extern _X INT  g_iSongStringOffset;
                             6360 ; 675  |extern _X INT  g_iSongStringLength;
                             6361 ; 676  |
                             6362 ; 677  |extern _X BOOL g_bArtistStringScroll;
                             6363 ; 678  |extern _X INT  g_iArtistStringOffset;
                             6364 ; 679  |extern _X INT  g_iArtistStringLength;
                             6365 ; 680  |
                             6366 ; 681  |
                             6367 ; 682  |extern _X BOOL g_bAlbumStringScroll;
                             6368 ; 683  |extern _X INT  g_iAlbumStringOffset;
                             6369 ; 684  |extern _X INT  g_iAlbumStringLength;
                             6370 ; 685  |extern int g_iVolume_Control_Mode;
                             6371 ; 686  |extern int g_iAB_Control_Mode;
                             6372 ; 687  |
                             6373 ; 688  |
                             6374 ; 689  |#endif //_DISPLAY_H
                             6375 
                             6377 
                             6378 ; 5    |
                             6379 ; 6    |//Display lists is very LCD centric
                             6380 ; 7    |
                             6381 ; 8    |
                             6382 ; 9    |//Each menu item contains which page it belongs on, the resource required to display this,
                                   and the
                             6383 ; 10   |//X and Y position.  All Items on the same page as the selected item will be displayed usi
                                  ng the
                             6384 ; 11   |//coordinates listed below.
                             6385 ; 12   |struct MenuItem
                             6386 ; 13   |{
                             6387 ; 14   |    int m_iPage;
                             6388 ; 15   |    int m_iResource;
                             6389 ; 16   |    int m_ixPos;
                             6390 ; 17   |    int m_iyPos;
                             6391 ; 18   |};
                             6392 ; 19   |
                             6393 ; 20   |//The PagedListStructure contains the message used to display items in the list, 
                             6394 ; 21   |//the message used to display the selected item in the list, the number of items
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 105

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6395 ; 22   |//in the list, and a pointer to an array of these items.
                             6396 ; 23   |struct PagedListStructure
                             6397 ; 24   |{
                             6398 ; 25   |    int m_iNormalDisplayMsg;
                             6399 ; 26   |    int m_iSelectedDisplayMsg;
                             6400 ; 27   |    int m_iItems;
                             6401 ; 28   |    struct MenuItem *m_pItems;
                             6402 ; 29   |};
                             6403 ; 30   |
                             6404 ; 31   |_reentrant int DisplayPagedList(int iSelectedItem, int iTitle, void*ListStructure);
                             6405 ; 32   |
                             6406 ; 33   |// iTitle values
                             6407 ; 34   |#define BITMAP_SETTINGS_TITLE_NUM 1 //sdk2.1 for displaying title bitmap SETTINGS. 
                             6408 ; 35   |#define BITMAP_ERASE_TITLE_NUM    2 //sdk2.1 for displaying title bitmap ERASE. 
                             6409 ; 36   |#define BITMAP_TEST_TITLE_NUM    3 
                             6410 ; 37   |#define BITMAP_RECORD_SETTINGS_TITLE_NUM 4
                             6411 ; 38   |
                             6412 ; 39   |#ifdef JPEG_APP
                             6413 ; 40   |#define BITMAP_JPEG_DISPLAY_TITLE_NUM 5 //sdk2.1 for displaying title bitmap JPEG DISPLAY.
                                   
                             6414 ; 41   |#endif
                             6415 ; 42   |
                             6416 ; 43   |#endif
                             6417 
                             6419 
                             6420 ; 17   |#include "menus.h"
                             6421 
                             6423 
                             6424 ; 1    |#ifndef _MENU_H
                             6425 ; 2    |#define _MENU_H
                             6426 ; 3    |
                             6427 ; 4    |#include "types.h"
                             6428 
                             6430 
                             6431 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             6432 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             6433 ; 3    |//
                             6434 ; 4    |// Filename: types.h
                             6435 ; 5    |// Description: Standard data types
                             6436 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             6437 ; 7    |
                             6438 ; 8    |#ifndef _TYPES_H
                             6439 ; 9    |#define _TYPES_H
                             6440 ; 10   |
                             6441 ; 11   |// TODO:  move this outta here!
                             6442 ; 12   |#if !defined(NOERROR)
                             6443 ; 13   |#define NOERROR 0
                             6444 ; 14   |#define SUCCESS 0
                             6445 ; 15   |#endif 
                             6446 ; 16   |#if !defined(SUCCESS)
                             6447 ; 17   |#define SUCCESS  0
                             6448 ; 18   |#endif
                             6449 ; 19   |#if !defined(ERROR)
                             6450 ; 20   |#define ERROR   -1
                             6451 ; 21   |#endif
                             6452 ; 22   |#if !defined(FALSE)
                             6453 ; 23   |#define FALSE 0
                             6454 ; 24   |#endif
                             6455 ; 25   |#if !defined(TRUE)
                             6456 ; 26   |#define TRUE  1
                             6457 ; 27   |#endif
                             6458 ; 28   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 106

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6459 ; 29   |#if !defined(NULL)
                             6460 ; 30   |#define NULL 0
                             6461 ; 31   |#endif
                             6462 ; 32   |
                             6463 ; 33   |#define MAX_INT     0x7FFFFF
                             6464 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             6465 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             6466 ; 36   |#define MAX_ULONG   (-1) 
                             6467 ; 37   |
                             6468 ; 38   |#define WORD_SIZE   24              // word size in bits
                             6469 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             6470 ; 40   |
                             6471 ; 41   |
                             6472 ; 42   |#define BYTE    unsigned char       // btVarName
                             6473 ; 43   |#define CHAR    signed char         // cVarName
                             6474 ; 44   |#define USHORT  unsigned short      // usVarName
                             6475 ; 45   |#define SHORT   unsigned short      // sVarName
                             6476 ; 46   |#define WORD    unsigned int        // wVarName
                             6477 ; 47   |#define INT     signed int          // iVarName
                             6478 ; 48   |#define DWORD   unsigned long       // dwVarName
                             6479 ; 49   |#define LONG    signed long         // lVarName
                             6480 ; 50   |#define BOOL    unsigned int        // bVarName
                             6481 ; 51   |#define FRACT   _fract              // frVarName
                             6482 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             6483 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             6484 ; 54   |#define FLOAT   float               // fVarName
                             6485 ; 55   |#define DBL     double              // dVarName
                             6486 ; 56   |#define ENUM    enum                // eVarName
                             6487 ; 57   |#define CMX     _complex            // cmxVarName
                             6488 ; 58   |typedef WORD UCS3;                   // 
                             6489 ; 59   |
                             6490 ; 60   |#define UINT16  unsigned short
                             6491 ; 61   |#define UINT8   unsigned char   
                             6492 ; 62   |#define UINT32  unsigned long
                             6493 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             6494 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             6495 ; 65   |#define WCHAR   UINT16
                             6496 ; 66   |
                             6497 ; 67   |//UINT128 is 16 bytes or 6 words
                             6498 ; 68   |typedef struct UINT128_3500 {   
                             6499 ; 69   |    int val[6];     
                             6500 ; 70   |} UINT128_3500;
                             6501 ; 71   |
                             6502 ; 72   |#define UINT128   UINT128_3500
                             6503 ; 73   |
                             6504 ; 74   |// Little endian word packed byte strings:   
                             6505 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             6506 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             6507 ; 77   |// Little endian word packed byte strings:   
                             6508 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             6509 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             6510 ; 80   |
                             6511 ; 81   |// Declare Memory Spaces To Use When Coding
                             6512 ; 82   |// A. Sector Buffers
                             6513 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             6514 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             6515 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             6516 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             6517 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             6518 ; 88   |// B. Media DDI Memory
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 107

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6519 ; 89   |#define MEDIA_DDI_MEM _Y
                             6520 ; 90   |
                             6521 ; 91   |
                             6522 ; 92   |
                             6523 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             6524 ; 94   |// Examples of circular pointers:
                             6525 ; 95   |//    INT CIRC cpiVarName
                             6526 ; 96   |//    DWORD CIRC cpdwVarName
                             6527 ; 97   |
                             6528 ; 98   |#define RETCODE INT                 // rcVarName
                             6529 ; 99   |
                             6530 ; 100  |// generic bitfield structure
                             6531 ; 101  |struct Bitfield {
                             6532 ; 102  |    unsigned int B0  :1;
                             6533 ; 103  |    unsigned int B1  :1;
                             6534 ; 104  |    unsigned int B2  :1;
                             6535 ; 105  |    unsigned int B3  :1;
                             6536 ; 106  |    unsigned int B4  :1;
                             6537 ; 107  |    unsigned int B5  :1;
                             6538 ; 108  |    unsigned int B6  :1;
                             6539 ; 109  |    unsigned int B7  :1;
                             6540 ; 110  |    unsigned int B8  :1;
                             6541 ; 111  |    unsigned int B9  :1;
                             6542 ; 112  |    unsigned int B10 :1;
                             6543 ; 113  |    unsigned int B11 :1;
                             6544 ; 114  |    unsigned int B12 :1;
                             6545 ; 115  |    unsigned int B13 :1;
                             6546 ; 116  |    unsigned int B14 :1;
                             6547 ; 117  |    unsigned int B15 :1;
                             6548 ; 118  |    unsigned int B16 :1;
                             6549 ; 119  |    unsigned int B17 :1;
                             6550 ; 120  |    unsigned int B18 :1;
                             6551 ; 121  |    unsigned int B19 :1;
                             6552 ; 122  |    unsigned int B20 :1;
                             6553 ; 123  |    unsigned int B21 :1;
                             6554 ; 124  |    unsigned int B22 :1;
                             6555 ; 125  |    unsigned int B23 :1;
                             6556 ; 126  |};
                             6557 ; 127  |
                             6558 ; 128  |union BitInt {
                             6559 ; 129  |        struct Bitfield B;
                             6560 ; 130  |        int        I;
                             6561 ; 131  |};
                             6562 ; 132  |
                             6563 ; 133  |#define MAX_MSG_LENGTH 10
                             6564 ; 134  |struct CMessage
                             6565 ; 135  |{
                             6566 ; 136  |        unsigned int m_uLength;
                             6567 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             6568 ; 138  |};
                             6569 ; 139  |
                             6570 ; 140  |typedef struct {
                             6571 ; 141  |    WORD m_wLength;
                             6572 ; 142  |    WORD m_wMessage;
                             6573 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             6574 ; 144  |} Message;
                             6575 ; 145  |
                             6576 ; 146  |struct MessageQueueDescriptor
                             6577 ; 147  |{
                             6578 ; 148  |        int *m_pBase;
                             6579 ; 149  |        int m_iModulo;
                             6580 ; 150  |        int m_iSize;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 108

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6581 ; 151  |        int *m_pHead;
                             6582 ; 152  |        int *m_pTail;
                             6583 ; 153  |};
                             6584 ; 154  |
                             6585 ; 155  |struct ModuleEntry
                             6586 ; 156  |{
                             6587 ; 157  |    int m_iSignaledEventMask;
                             6588 ; 158  |    int m_iWaitEventMask;
                             6589 ; 159  |    int m_iResourceOfCode;
                             6590 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             6591 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             6592 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             6593 ; 163  |    int m_uTimeOutHigh;
                             6594 ; 164  |    int m_uTimeOutLow;
                             6595 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             6596 ; 166  |};
                             6597 ; 167  |
                             6598 ; 168  |union WaitMask{
                             6599 ; 169  |    struct B{
                             6600 ; 170  |        unsigned int m_bNone     :1;
                             6601 ; 171  |        unsigned int m_bMessage  :1;
                             6602 ; 172  |        unsigned int m_bTimer    :1;
                             6603 ; 173  |        unsigned int m_bButton   :1;
                             6604 ; 174  |    } B;
                             6605 ; 175  |    int I;
                             6606 ; 176  |} ;
                             6607 ; 177  |
                             6608 ; 178  |
                             6609 ; 179  |struct Button {
                             6610 ; 180  |        WORD wButtonEvent;
                             6611 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             6612 ; 182  |};
                             6613 ; 183  |
                             6614 ; 184  |struct Message {
                             6615 ; 185  |        WORD wMsgLength;
                             6616 ; 186  |        WORD wMsgCommand;
                             6617 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             6618 ; 188  |};
                             6619 ; 189  |
                             6620 ; 190  |union EventTypes {
                             6621 ; 191  |        struct CMessage msg;
                             6622 ; 192  |        struct Button Button ;
                             6623 ; 193  |        struct Message Message;
                             6624 ; 194  |};
                             6625 ; 195  |
                             6626 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             6627 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             6628 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             6629 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             6630 ; 200  |
                             6631 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             6632 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             6633 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             6634 ; 204  |
                             6635 ; 205  |#if DEBUG
                             6636 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             6637 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             6638 ; 208  |#else 
                             6639 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             6640 ; 210  |#define DebugBuildAssert(x)    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 109

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6641 ; 211  |#endif
                             6642 ; 212  |
                             6643 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             6644 ; 214  |//  #pragma asm
                             6645 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             6646 ; 216  |//  #pragma endasm
                             6647 ; 217  |
                             6648 ; 218  |
                             6649 ; 219  |#ifdef COLOR_262K
                             6650 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             6651 ; 221  |#elif defined(COLOR_65K)
                             6652 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             6653 ; 223  |#else
                             6654 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             6655 ; 225  |#endif
                             6656 ; 226  |    
                             6657 ; 227  |#endif // #ifndef _TYPES_H
                             6658 
                             6660 
                             6661 ; 5    |
                             6662 ; 6    |#define TIMER_ANIMATE           0
                             6663 ; 7    |#define TIMER_AUTO_SHUTDOWN     1
                             6664 ; 8    |#define TIMER_BATT_CHK          2
                             6665 ; 9    |#define TIMER_SONG_CHANGE       3
                             6666 ; 10   |#define TIMER_TUNER                             4
                             6667 ; 11   |#define TIMER_BACKLIGHT                 5
                             6668 ; 12   |#define TIMER_FFRWND                6
                             6669 ; 13   |#define TIMER_BATTERY_CHARGER   7
                             6670 ; 14   |#define TIMER_TIMEDATE                  8
                             6671 ; 15   |#define TIMER_JPEG_DECODER_CALLBACK 6 //shared with TIMER_FFRWND since they won't use toge
                                  ther
                             6672 ; 16   |#define TIMER_APIC_UPDATE               9
                             6673 ; 17   |
                             6674 ; 18   |#define MENU_MSG_ANIMATE            MENU_LAST_MSG_ID+1
                             6675 ; 19   |#define MENU_MSG_AUTOSHUTDOWN       MENU_LAST_MSG_ID+2
                             6676 ; 20   |#define MENU_SONG_CHANGE_TIMEOUT    MENU_LAST_MSG_ID+3
                             6677 ; 21   |#define MENU_TUNER_READY                        MENU_LAST_MSG_ID+4
                             6678 ; 22   |#define MENU_MSG_TURN_OFF_BACKLIGHT MENU_LAST_MSG_ID+5
                             6679 ; 23   |#define MENU_MSG_SEND_FF            MENU_LAST_MSG_ID+6
                             6680 ; 24   |#define MENU_MSG_SEND_RWND          MENU_LAST_MSG_ID+7
                             6681 ; 25   |#define MENU_BATTERY_CHARGER_TIMEOUT  MENU_LAST_MSG_ID+8
                             6682 ; 26   |#define MENU_MSG_REFRESH_TIMEDATE       MENU_LAST_MSG_ID+9
                             6683 ; 27   |#ifdef USE_PLAYLIST3
                             6684 ; 28   |#define MENU_PAGE_ITEM_COUNT    (4)
                             6685 ; 29   |#define MENU_ITEM_HEIGHT                (8)
                             6686 ; 30   |#define MENU_ITEM_X_OFFSET      (0)
                             6687 ; 31   |#define MENU_ITEM_Y_OFFSET      (16)
                             6688 ; 32   |
                             6689 ; 33   |#define PLAYLIST_ENABLE         (0)
                             6690 ; 34   |#endif
                             6691 ; 35   |#define ANIMATE_PERIOD          (100)
                             6692 ; 36   |#define MENU_MSG_JPEG_CALLBACK            MENU_LAST_MSG_ID+10
                             6693 ; 37   |#define MENU_JPEG_THUMBNAIL_CURSOR  MENU_LAST_MSG_ID+11
                             6694 ; 38   |#define MENU_JPEG_NEXT_PICTURE          MENU_LAST_MSG_ID+12
                             6695 ; 39   |#define MENU_MSG_APIC_UPDATE            MENU_LAST_MSG_ID+13
                             6696 ; 40   |#ifdef USE_PLAYLIST5
                             6697 ; 41   |#define MENU_MSG_PL5_PLAY_SONG          MENU_LAST_MSG_ID+14
                             6698 ; 42   |#endif
                             6699 ; 43   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 110

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6700 ; 44   |#define MENU_BATTERY_CHARGER_TIMEOUT  MENU_LAST_MSG_ID+8
                             6701 ; 45   |#define FILE_NAME_BUFFER_SIZE  7
                             6702 ; 46   |#define TIMER_JPEG_DECODER_TIMEOUT_MS 5
                             6703 ; 47   |
                             6704 ; 48   |// used with shutdown menu
                             6705 ; 49   |// FORCESHUTDOWN does not allow abort
                             6706 ; 50   |// USERSHUTDOWN allows user abort if PH_STOP is not held long enough
                             6707 ; 51   |#define FORCESHUTDOWN                   TRUE
                             6708 ; 52   |#define USERSHUTDOWN                    FALSE
                             6709 ; 53   |
                             6710 ; 54   |// if low battery display low battery message
                             6711 ; 55   |#define LOWBATT                                 TRUE
                             6712 ; 56   |#define REGBATT                                 FALSE
                             6713 ; 57   |
                             6714 ; 58   |//Backlight Define Statements
                             6715 ; 59   |#ifdef CLCD
                             6716 ; 60   |#ifdef CLCD_16BIT
                             6717 ; 61   |#define BACKLIGHT_CONTROL_REGISTER              HW_PWM_CH0AR.I
                             6718 ; 62   |#define BACKLIGHT_CONTROL_REGISTER_ENABLE       HW_GP0ENR.B.B9  //PWM2
                             6719 ; 63   |#define BACKLIGHT_CONTROL_REGISTER_DIRECTION    HW_GP0DOER.B.B9
                             6720 ; 64   |#define BACKLIGHT_ON                            0x06C000
                             6721 ; 65   |#define BACKLIGHT_OFF                           0x024000
                             6722 ; 66   |#else
                             6723 ; 67   |#define BACKLIGHT_CONTROL_REGISTER              HW_PWM_CH2AR.I
                             6724 ; 68   |#define BACKLIGHT_CONTROL_REGISTER_ENABLE       HW_GP0ENR.B.B9  //PWM2
                             6725 ; 69   |#define BACKLIGHT_CONTROL_REGISTER_DIRECTION    HW_GP0DOER.B.B9
                             6726 ; 70   |#define BACKLIGHT_ON                            0x006000
                             6727 ; 71   |#define BACKLIGHT_OFF                           0x002000
                             6728 ; 72   |#endif
                             6729 ; 73   |#else
                             6730 ; 74   |#define BACKLIGHT_CONTROL_REGISTER              HW_GP0DOR.B.B9
                             6731 ; 75   |#define BACKLIGHT_CONTROL_REGISTER_ENABLE       HW_GP0ENR.B.B9
                             6732 ; 76   |#define BACKLIGHT_CONTROL_REGISTER_DIRECTION    HW_GP0DOER.B.B9
                             6733 ; 77   |#define BACKLIGHT_ON                            TRUE
                             6734 ; 78   |#define BACKLIGHT_OFF                           FALSE
                             6735 ; 79   |#endif
                             6736 ; 80   |#define BACKLIGHT_TIME                                          5000            //5 second
                                  s
                             6737 ; 81   |
                             6738 ; 82   |// used with NextEQ / NextPlayMode to indicate direction
                             6739 ; 83   |#define INCREMENT 1
                             6740 ; 84   |#define DECREMENT 0
                             6741 ; 85   |
                             6742 ; 86   |//These two sit outside the boundary of MENU_FIRST and MENU_LAST simply because they're
                             6743 ; 87   |//states that aren't included in the displayed list.
                             6744 ; 88   |#define MENU_EXIT       101
                             6745 ; 89   |#define MENU_MAIN       100
                             6746 ; 90   |
                             6747 ; 91   |// menu flags
                             6748 ; 92   |#define MENU_FLAG_POWER_DOWN_ENABLED    B0      // when clear, disable tracking
                             6749 ; 93   |#define MENU_FLAG_ESCAPE_TO_MUSIC               B1      // when set, escape all menu nesti
                                  ng to music
                             6750 ; 94   |#define MENU_FLAG_SAVE_CHANGES          B2  // true if fast escape interrupted by save cha
                                  nges?
                             6751 ; 95   |#if (defined USE_PLAYLIST3) || (defined USE_PLAYLIST5)
                             6752 ; 96   |#define MENU_FLAG_ESCAPE_TO_RECORD              B2      // when set, escape all menu nesti
                                  ng to voice/fm menu and start recording
                             6753 ; 97   |#define MENU_FLAG_RETURN_TO_MUSIC               B3      // when set, escape all menu nesti
                                  ng to music
                             6754 ; 98   |#endif
                             6755 ; 99   |
                             6756 ; 100  |#define LANGUAGES_ENG   0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 111

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6757 ; 101  |#define LANGUAGES_VIE   1
                             6758 ; 102  |#define LANGUAGES_FIRST LANGUAGES_ENG
                             6759 ; 103  |#define LANGUAGES_LAST          LANGUAGES_VIE
                             6760 ; 104  |
                             6761 ; 105  |// 1 word menu variable -- bit flags
                             6762 ; 106  |extern struct Bitfield g_MenuFlags;
                             6763 ; 107  |
                             6764 ; 108  |// This data type is declared in mainmenu.c, but is externed here for all other menus.
                             6765 ; 109  |extern union EventTypes gEventInfo;
                             6766 ; 110  |
                             6767 ; 111  |//each menu should set g_iCurrentMenu to make sure the menu icon shows up correctly.
                             6768 ; 112  |extern INT g_iCurrentMenu;
                             6769 ; 113  |
                             6770 ; 114  |//Backlight State
                             6771 ; 115  |extern INT g_iBackLightState;
                             6772 ; 116  |
                             6773 ; 117  |//Language state
                             6774 ; 118  |extern INT g_iLanguage;
                             6775 ; 119  |
                             6776 ; 120  |//Export all Menu prototypes for calls allowed from other code banks
                             6777 ; 121  |void _reentrant UserTask(int a, int b, int *pPtr);
                             6778 ; 122  |_reentrant INT ShutdownMenu( INT iIgnored1, INT iIgnored2, INT *pPtr);
                             6779 ; 123  |_reentrant INT SplashScreen( INT iResource, INT iMilliseconds, INT *pPtr);
                             6780 ; 124  |int _reentrant MusicMenu(INT a, INT b, INT *c);
                             6781 ; 125  |#ifdef USE_PLAYLIST3
                             6782 ; 126  |int _reentrant PlayMusicMenu(INT a, INT b, INT *c);
                             6783 ; 127  |int _reentrant NewMusicMenu(INT a, INT b, INT *c);
                             6784 ; 128  |int _reentrant BrowseMenu(INT a, INT b, INT *c);
                             6785 ; 129  |#endif // #ifdef USE_PLAYLIST3
                             6786 ; 130  |#ifdef MOTION_VIDEO
                             6787 ; 131  |int _reentrant MotionVideoMenu(INT a, INT b, INT *c);
                             6788 ; 132  |#endif
                             6789 ; 133  |#ifdef JPEG_APP
                             6790 ; 134  |int _reentrant JpegDisplayMenu(int a, int b, int *pPtr);
                             6791 ; 135  |int _reentrant JpegManualMenu(int a, int b, int *pPtr);
                             6792 ; 136  |int _reentrant JpegSlideshowMenu(int a, int b, int *pPtr);
                             6793 ; 137  |int _reentrant JpegThumbnailMenu(int a, int b, int *pPtr);
                             6794 ; 138  |#endif
                             6795 ; 139  |int _reentrant SpectrogramMenu(INT a, INT b, INT *pPtr);
                             6796 ; 140  |int _reentrant VoiceMenu(int a, int b, int *c);
                             6797 ; 141  |int _reentrant SettingsMenu(int a, int b, int *pPtr);
                             6798 ; 142  |int _reentrant EqMenu(int a, int b, int *pPtr);
                             6799 ; 143  |int _reentrant SendEQ(int iCurrentEQ, int b, int *pPtr);
                             6800 ; 144  |
                             6801 ; 145  |int _reentrant PlayModeMenu(int a, int b, int *pPtr);
                             6802 ; 146  |int _reentrant NextPlayMode(int iDirection, int b, int *c);
                             6803 ; 147  |int _reentrant ContrastMenu(int a, int b, int *pPtr);
                             6804 ; 148  |int _reentrant AboutMenu(int a, int b, int *pPtr);
                             6805 ; 149  |#ifdef USE_PLAYLIST5
                             6806 ; 150  |int _reentrant BrowseMenu(INT a, INT b, INT *c);
                             6807 ; 151  |#endif
                             6808 ; 152  |int _reentrant DeleteMenu(int a, int b, int *pPtr);
                             6809 ; 153  |int _reentrant PwrSavingsMenu(int a, int b, int *pPtr);
                             6810 ; 154  |int _reentrant BackLightMenu(int a, int b, int *pPtr);
                             6811 ; 155  |int _reentrant RecordSettingsMenu(int a, int b, int *pPtr);
                             6812 ; 156  |int _reentrant TimeDateMenu(int a, int b, int *pPtr);
                             6813 ; 157  |int _reentrant SetTimeMenu(int a, int b, int *pPtr);
                             6814 ; 158  |int _reentrant SetDateMenu(int a, int b, int *pPtr);
                             6815 ; 159  |
                             6816 ; 160  |int _reentrant TestMenu(int a, int b, int *pPtr);
                             6817 ; 161  |void _reentrant RecordTestMenu(void);
                             6818 ; 162  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 112

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6819 ; 163  |int _reentrant FMTunerMenu(int a, int b, int *c);
                             6820 ; 164  |int _reentrant InitPlayerStateMachine(int iEvent, int iIgnored, int *pMessagePtr);
                             6821 ; 165  |int _reentrant HandlePlayerStateMachine(int iEvent, int iIgnored, int *pMessagePtr);
                             6822 ; 166  |int _reentrant ExitPlayerStateMachine(int iEvent, int iIgnored, int *pMessagePtr);
                             6823 ; 167  |_reentrant int InitRecorderStateMachine(int EncodingType, int InputSource, int *c);
                             6824 ; 168  |_reentrant int HandleRecorderStateMachine(int a, int b, int *c);
                             6825 ; 169  |_reentrant int ExitRecorderStateMachine(int InputSource, int b, int *c);
                             6826 ; 170  |int _reentrant NextEQ(INT iDirection, INT b, INT *c);
                             6827 ; 171  |_reentrant INT RecordVoiceFile(INT a, INT b, INT *pPtr);
                             6828 ; 172  |_reentrant int RefreshDisplay           ( int iDisplayHint, int a, int *pPtr);
                             6829 ; 173  |_reentrant void DisplayClearDisplay      ( int iDisplayHint, int a, int *pPtr);
                             6830 ; 174  |_reentrant int DisplayEQIcon            ( int iDisplayHint, int a, int *pPtr);
                             6831 ; 175  |_reentrant int DisplayVolume            ( int iDisplayHint, int a, int *pPtr);
                             6832 ; 176  |_reentrant int DisplayShutdownProgress  ( int iDisplayHint, int a, int *pPtr);
                             6833 ; 177  |_reentrant int DisplayDefragmentstore  ( int iDisplayHint, int a, int *pPtr);
                             6834 ; 178  |_reentrant int DisplayKickOff           ( int iDisplayHint, int a, int *pPtr);
                             6835 ; 179  |_reentrant int DisplayKickOffLocked     ( int iDisplayHint, int a, int *pPtr);
                             6836 ; 180  |_reentrant void DisplayLockIcon          ( int iDisplayHint, int a, int *pPtr);
                             6837 ; 181  |_reentrant void ChangePlaySet(INT mode);
                             6838 ; 182  |void _reentrant UpdateAutoShutdownTimer (void);
                             6839 ; 183  |int _reentrant SetPwrSetting (int iCurrentPwrSetting, int b, int *pPtr);
                             6840 ; 184  |int  _reentrant SendPlayMode(int iCurrentPlayMode, int b, int *pPtr);
                             6841 ; 185  |_reentrant int DeleteFilePrompt(int a,int b, int *pPtr);
                             6842 ; 186  |#endif
                             6843 ; 187  |
                             6844 
                             6846 
                             6847 ; 18   |#include "mainmenu.h"
                             6848 
                             6850 
                             6851 ; 1    |#ifndef _MAIN_MENU_H
                             6852 ; 2    |#define _MAIN_MENU_H
                             6853 ; 3    |
                             6854 ; 4    |// menus in mainmenu
                             6855 ; 5    |#define MAINMENU_FIRST  0
                             6856 ; 6    |
                             6857 ; 7    |enum _MENU_ID
                             6858 ; 8    |{
                             6859 ; 9    |        MENU_MUSIC = 0,
                             6860 ; 10   |#ifdef JPEG_APP
                             6861 ; 11   |        MENU_JPEG_DISPLAY,
                             6862 ; 12   |#endif
                             6863 ; 13   |#ifdef MOTION_VIDEO
                             6864 ; 14   |        MENU_MVIDEO,
                             6865 ; 15   |#endif
                             6866 ; 16   |        MENU_VOICE,
                             6867 ; 17   |
                             6868 ; 18   |/*This version does not use PL5
                             6869 ; 19   |#ifdef USE_PLAYLIST5
                             6870 ; 20   |#ifndef REMOVE_FM
                             6871 ; 21   |    MENU_FMREC,
                             6872 ; 22   |#endif
                             6873 ; 23   |    MENU_LINEIN,
                             6874 ; 24   |#ifdef AUDIBLE
                             6875 ; 25   |        MENU_AUDIBLE,
                             6876 ; 26   |#endif
                             6877 ; 27   |#endif  // #ifdef USE_PLAYLIST5
                             6878 ; 28   |*/
                             6879 ; 29   |
                             6880 ; 30   |#ifdef USE_PLAYLIST3
                             6881 ; 31   |#ifdef AUDIBLE
                             6882 ; 32   |        MENU_AUDIBLE,
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 113

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6883 ; 33   |#endif
                             6884 ; 34   |#endif
                             6885 ; 35   |#ifndef REMOVE_FM
                             6886 ; 36   |        MENU_FMTUNER,
                             6887 ; 37   |#endif
                             6888 ; 38   |        MENU_RECORD,
                             6889 ; 39   |        MENU_SETTINGS,
                             6890 ; 40   |        MENU_SHUTDOWN,
                             6891 ; 41   |        MENU_TIME_DATE,
                             6892 ; 42   |        MENU_AB,
                             6893 ; 43   |        MENU_DELETE,
                             6894 ; 44   |        MENU_ABOUT,
                             6895 ; 45   |#ifdef SPECTRUM_ANAL
                             6896 ; 46   |        MENU_SPECTROGRAM,
                             6897 ; 47   |#endif
                             6898 ; 48   |        MENU_MAIN_EXIT
                             6899 ; 49   |};
                             6900 ; 50   |
                             6901 ; 51   |
                             6902 ; 52   |#define MAINMENU_LAST    MENU_MAIN_EXIT
                             6903 ; 53   |#define MAINMENU_COUNT  (MAINMENU_LAST+1)
                             6904 ; 54   |
                             6905 ; 55   |#ifdef S6B33B0A_LCD
                             6906 ; 56   |#define MAINMENU_PAGE1_COUNT    MAINMENU_COUNT
                             6907 ; 57   |#endif
                             6908 ; 58   |
                             6909 ; 59   |#ifdef SED15XX_LCD
                             6910 ; 60   |#define MAINMENU_PAGE1_COUNT    4
                             6911 ; 61   |#endif
                             6912 ; 62   |
                             6913 ; 63   |
                             6914 ; 64   |// Media error constants
                             6915 ; 65   |// Each device gets 5 bits for error codes, in the global g_FSinitErrorCode.
                             6916 ; 66   |// If there is no external device, the internal device uses bits 0-4.  If there
                             6917 ; 67   |// is an external device, the internal device is shifted up 5 bits (to bits 5-9),
                             6918 ; 68   |// and the external device uses bits 0-4.  (More than one external device is not
                             6919 ; 69   |// supported in the current code.)
                             6920 ; 70   |
                             6921 ; 71   |#define ERROR_ON_INTERNAL_MEDIA         0x0F
                             6922 ; 72   |#define INTERNAL_MEDIA_NOT_SIGMATEL_FORMAT      0x010
                             6923 ; 73   |
                             6924 ; 74   |#define ERROR_ON_EXTERNAL_MEDIA                         0x0E
                             6925 ; 75   |#define EXTERNAL_MEDIA_NOT_SIGMATEL_FORMAT      0x010
                             6926 ; 76   |
                             6927 ; 77   |#define ERROR_ON_INTERNAL_MEDIA_SHIFTED         0x01E0
                             6928 ; 78   |#define INTERNAL_MEDIA_NOT_SIGMATEL_FORMAT_SHIFTED      0x020
                             6929 ; 79   |
                             6930 ; 80   |#ifdef USE_PLAYLIST3
                             6931 ; 81   |extern INT  g_current_index;
                             6932 ; 82   |extern INT  g_current_size;
                             6933 ; 83   |extern _packed BYTE g_strMusicLib_FilePath[];
                             6934 ; 84   |extern _packed BYTE g_strMusicLib_SecTable_FilePath[];
                             6935 ; 85   |extern INT  g_iFileHandle;
                             6936 ; 86   |extern INT  g_ML_save_on_exit;
                             6937 ; 87   |extern WORD g_rsrc_TimeDate_CodeBank;
                             6938 ; 88   |#endif  // USE_PLAYLIST3
                             6939 ; 89   |
                             6940 ; 90   |////////////////////////////////////////////////////////////////////////////////
                             6941 ; 91   |//  Prototypes
                             6942 ; 92   |////////////////////////////////////////////////////////////////////////////////
                             6943 ; 93   |#ifdef USE_PLAYLIST3
                             6944 ; 94   |void _reentrant ML_building_engine_init(void);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 114

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6945 ; 95   |#endif  // USE_PLAYLIST3
                             6946 ; 96   |
                             6947 ; 97   |#endif
                             6948 
                             6950 
                             6951 ; 19   |#include "project.h"
                             6952 
                             6954 
                             6955 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             6956 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2004
                             6957 ; 3    |//  Filename: project.inc
                             6958 ; 4    |//  Description: 
                             6959 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             6960 ; 6    |
                             6961 ; 7    |#if (!defined(_PROJECT_INC))
                             6962 ; 8    |#define _PROJECT_INC 1
                             6963 ; 9    |
                             6964 ; 10   |#if defined(STMP_BUILD_PLAYER)
                             6965 ; 11   |#include "hwequ.h"
                             6966 
                             6968 
                             6969 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             6970 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2001
                             6971 ; 3    |//  File        : hwequ.inc
                             6972 ; 4    |//  Description : STMP Hardware Constants
                             6973 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             6974 ; 6    |
                             6975 ; 7    |// ////////////////////////////////////////////////////////////////////////////////
                             6976 ; 8    |// hwequ is being eliminated for SDK3XXX.  For SDK2.5XX it will now reside in the   
                             6977 ; 9    |// local folder instead of ..\inc.  All register includes are converted to .h by 
                             6978 ; 10   |// registers.mk placed in the ..\lcdexample\player\output_XXXX folder.
                             6979 ; 11   |// ////////////////////////////////////////////////////////////////////////////////
                             6980 ; 12   |
                             6981 ; 13   |#if (!defined(HWEQU_INC))
                             6982 ; 14   |#define HWEQU_INC 1
                             6983 ; 15   |
                             6984 ; 16   |#include "types.h"
                             6985 
                             6987 
                             6988 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             6989 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             6990 ; 3    |//
                             6991 ; 4    |// Filename: types.h
                             6992 ; 5    |// Description: Standard data types
                             6993 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             6994 ; 7    |
                             6995 ; 8    |#ifndef _TYPES_H
                             6996 ; 9    |#define _TYPES_H
                             6997 ; 10   |
                             6998 ; 11   |// TODO:  move this outta here!
                             6999 ; 12   |#if !defined(NOERROR)
                             7000 ; 13   |#define NOERROR 0
                             7001 ; 14   |#define SUCCESS 0
                             7002 ; 15   |#endif 
                             7003 ; 16   |#if !defined(SUCCESS)
                             7004 ; 17   |#define SUCCESS  0
                             7005 ; 18   |#endif
                             7006 ; 19   |#if !defined(ERROR)
                             7007 ; 20   |#define ERROR   -1
                             7008 ; 21   |#endif
                             7009 ; 22   |#if !defined(FALSE)
                             7010 ; 23   |#define FALSE 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 115

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7011 ; 24   |#endif
                             7012 ; 25   |#if !defined(TRUE)
                             7013 ; 26   |#define TRUE  1
                             7014 ; 27   |#endif
                             7015 ; 28   |
                             7016 ; 29   |#if !defined(NULL)
                             7017 ; 30   |#define NULL 0
                             7018 ; 31   |#endif
                             7019 ; 32   |
                             7020 ; 33   |#define MAX_INT     0x7FFFFF
                             7021 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             7022 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             7023 ; 36   |#define MAX_ULONG   (-1) 
                             7024 ; 37   |
                             7025 ; 38   |#define WORD_SIZE   24              // word size in bits
                             7026 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             7027 ; 40   |
                             7028 ; 41   |
                             7029 ; 42   |#define BYTE    unsigned char       // btVarName
                             7030 ; 43   |#define CHAR    signed char         // cVarName
                             7031 ; 44   |#define USHORT  unsigned short      // usVarName
                             7032 ; 45   |#define SHORT   unsigned short      // sVarName
                             7033 ; 46   |#define WORD    unsigned int        // wVarName
                             7034 ; 47   |#define INT     signed int          // iVarName
                             7035 ; 48   |#define DWORD   unsigned long       // dwVarName
                             7036 ; 49   |#define LONG    signed long         // lVarName
                             7037 ; 50   |#define BOOL    unsigned int        // bVarName
                             7038 ; 51   |#define FRACT   _fract              // frVarName
                             7039 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             7040 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             7041 ; 54   |#define FLOAT   float               // fVarName
                             7042 ; 55   |#define DBL     double              // dVarName
                             7043 ; 56   |#define ENUM    enum                // eVarName
                             7044 ; 57   |#define CMX     _complex            // cmxVarName
                             7045 ; 58   |typedef WORD UCS3;                   // 
                             7046 ; 59   |
                             7047 ; 60   |#define UINT16  unsigned short
                             7048 ; 61   |#define UINT8   unsigned char   
                             7049 ; 62   |#define UINT32  unsigned long
                             7050 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             7051 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             7052 ; 65   |#define WCHAR   UINT16
                             7053 ; 66   |
                             7054 ; 67   |//UINT128 is 16 bytes or 6 words
                             7055 ; 68   |typedef struct UINT128_3500 {   
                             7056 ; 69   |    int val[6];     
                             7057 ; 70   |} UINT128_3500;
                             7058 ; 71   |
                             7059 ; 72   |#define UINT128   UINT128_3500
                             7060 ; 73   |
                             7061 ; 74   |// Little endian word packed byte strings:   
                             7062 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             7063 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             7064 ; 77   |// Little endian word packed byte strings:   
                             7065 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             7066 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             7067 ; 80   |
                             7068 ; 81   |// Declare Memory Spaces To Use When Coding
                             7069 ; 82   |// A. Sector Buffers
                             7070 ; 83   |#define SECTOR_BUFFER_MEM_X _X
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 116

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7071 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             7072 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             7073 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             7074 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             7075 ; 88   |// B. Media DDI Memory
                             7076 ; 89   |#define MEDIA_DDI_MEM _Y
                             7077 ; 90   |
                             7078 ; 91   |
                             7079 ; 92   |
                             7080 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             7081 ; 94   |// Examples of circular pointers:
                             7082 ; 95   |//    INT CIRC cpiVarName
                             7083 ; 96   |//    DWORD CIRC cpdwVarName
                             7084 ; 97   |
                             7085 ; 98   |#define RETCODE INT                 // rcVarName
                             7086 ; 99   |
                             7087 ; 100  |// generic bitfield structure
                             7088 ; 101  |struct Bitfield {
                             7089 ; 102  |    unsigned int B0  :1;
                             7090 ; 103  |    unsigned int B1  :1;
                             7091 ; 104  |    unsigned int B2  :1;
                             7092 ; 105  |    unsigned int B3  :1;
                             7093 ; 106  |    unsigned int B4  :1;
                             7094 ; 107  |    unsigned int B5  :1;
                             7095 ; 108  |    unsigned int B6  :1;
                             7096 ; 109  |    unsigned int B7  :1;
                             7097 ; 110  |    unsigned int B8  :1;
                             7098 ; 111  |    unsigned int B9  :1;
                             7099 ; 112  |    unsigned int B10 :1;
                             7100 ; 113  |    unsigned int B11 :1;
                             7101 ; 114  |    unsigned int B12 :1;
                             7102 ; 115  |    unsigned int B13 :1;
                             7103 ; 116  |    unsigned int B14 :1;
                             7104 ; 117  |    unsigned int B15 :1;
                             7105 ; 118  |    unsigned int B16 :1;
                             7106 ; 119  |    unsigned int B17 :1;
                             7107 ; 120  |    unsigned int B18 :1;
                             7108 ; 121  |    unsigned int B19 :1;
                             7109 ; 122  |    unsigned int B20 :1;
                             7110 ; 123  |    unsigned int B21 :1;
                             7111 ; 124  |    unsigned int B22 :1;
                             7112 ; 125  |    unsigned int B23 :1;
                             7113 ; 126  |};
                             7114 ; 127  |
                             7115 ; 128  |union BitInt {
                             7116 ; 129  |        struct Bitfield B;
                             7117 ; 130  |        int        I;
                             7118 ; 131  |};
                             7119 ; 132  |
                             7120 ; 133  |#define MAX_MSG_LENGTH 10
                             7121 ; 134  |struct CMessage
                             7122 ; 135  |{
                             7123 ; 136  |        unsigned int m_uLength;
                             7124 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             7125 ; 138  |};
                             7126 ; 139  |
                             7127 ; 140  |typedef struct {
                             7128 ; 141  |    WORD m_wLength;
                             7129 ; 142  |    WORD m_wMessage;
                             7130 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             7131 ; 144  |} Message;
                             7132 ; 145  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 117

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7133 ; 146  |struct MessageQueueDescriptor
                             7134 ; 147  |{
                             7135 ; 148  |        int *m_pBase;
                             7136 ; 149  |        int m_iModulo;
                             7137 ; 150  |        int m_iSize;
                             7138 ; 151  |        int *m_pHead;
                             7139 ; 152  |        int *m_pTail;
                             7140 ; 153  |};
                             7141 ; 154  |
                             7142 ; 155  |struct ModuleEntry
                             7143 ; 156  |{
                             7144 ; 157  |    int m_iSignaledEventMask;
                             7145 ; 158  |    int m_iWaitEventMask;
                             7146 ; 159  |    int m_iResourceOfCode;
                             7147 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             7148 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             7149 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             7150 ; 163  |    int m_uTimeOutHigh;
                             7151 ; 164  |    int m_uTimeOutLow;
                             7152 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             7153 ; 166  |};
                             7154 ; 167  |
                             7155 ; 168  |union WaitMask{
                             7156 ; 169  |    struct B{
                             7157 ; 170  |        unsigned int m_bNone     :1;
                             7158 ; 171  |        unsigned int m_bMessage  :1;
                             7159 ; 172  |        unsigned int m_bTimer    :1;
                             7160 ; 173  |        unsigned int m_bButton   :1;
                             7161 ; 174  |    } B;
                             7162 ; 175  |    int I;
                             7163 ; 176  |} ;
                             7164 ; 177  |
                             7165 ; 178  |
                             7166 ; 179  |struct Button {
                             7167 ; 180  |        WORD wButtonEvent;
                             7168 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             7169 ; 182  |};
                             7170 ; 183  |
                             7171 ; 184  |struct Message {
                             7172 ; 185  |        WORD wMsgLength;
                             7173 ; 186  |        WORD wMsgCommand;
                             7174 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             7175 ; 188  |};
                             7176 ; 189  |
                             7177 ; 190  |union EventTypes {
                             7178 ; 191  |        struct CMessage msg;
                             7179 ; 192  |        struct Button Button ;
                             7180 ; 193  |        struct Message Message;
                             7181 ; 194  |};
                             7182 ; 195  |
                             7183 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             7184 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             7185 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             7186 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             7187 ; 200  |
                             7188 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             7189 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             7190 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             7191 ; 204  |
                             7192 ; 205  |#if DEBUG
                             7193 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 118

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7194 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             7195 ; 208  |#else 
                             7196 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             7197 ; 210  |#define DebugBuildAssert(x)    
                             7198 ; 211  |#endif
                             7199 ; 212  |
                             7200 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             7201 ; 214  |//  #pragma asm
                             7202 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             7203 ; 216  |//  #pragma endasm
                             7204 ; 217  |
                             7205 ; 218  |
                             7206 ; 219  |#ifdef COLOR_262K
                             7207 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             7208 ; 221  |#elif defined(COLOR_65K)
                             7209 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             7210 ; 223  |#else
                             7211 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             7212 ; 225  |#endif
                             7213 ; 226  |    
                             7214 ; 227  |#endif // #ifndef _TYPES_H
                             7215 
                             7217 
                             7218 ; 17   |#include "regsclkctrl.h"
                             7219 
                             7221 
                             7222 ; 1    |#if !(defined(__REGS_CLK_CONTROL_INC))
                             7223 ; 2    |#define __REGS_CLK_CONTROL_INC 1
                             7224 ; 3    |
                             7225 ; 4    |
                             7226 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             7227 ; 6    |//  Clock Control Register (HW_CCR) Bit Positions
                             7228 ; 7    |#define HW_CCR_CKRST_BITPOS 0
                             7229 ; 8    |#define HW_CCR_LTC_BITPOS 1
                             7230 ; 9    |#define HW_CCR_PLLEN_BITPOS 2
                             7231 ; 10   |#define HW_CCR_XTLEN_BITPOS 3
                             7232 ; 11   |#define HW_CCR_PLL_SOURCE_SEL_BITPOS 4
                             7233 ; 12   |#define HW_CCR_ADIV_B0_BITPOS 5
                             7234 ; 13   |#define HW_CCR_ADIV_B1_BITPOS 6
                             7235 ; 14   |#define HW_CCR_ADIV_B2_BITPOS 7
                             7236 ; 15   |#define HW_CCR_CKSRC_BITPOS 8
                             7237 ; 16   |#define HW_CCR_DDIV_BITPOS 9
                             7238 ; 17   |#define HW_CCR_DDIV_B0_BITPOS 9
                             7239 ; 18   |#define HW_CCR_DDIV_B1_BITPOS 10
                             7240 ; 19   |#define HW_CCR_DDIV_B2_BITPOS 11
                             7241 ; 20   |#define HW_CCR_PDIV_BITPOS 12
                             7242 ; 21   |#define HW_CCR_PDIV_B0_BITPOS 12
                             7243 ; 22   |#define HW_CCR_PDIV_B1_BITPOS 13
                             7244 ; 23   |#define HW_CCR_PDIV_B2_BITPOS 14
                             7245 ; 24   |#define HW_CCR_PDIV_B3_BITPOS 15
                             7246 ; 25   |#define HW_CCR_PDIV_B4_BITPOS 16
                             7247 ; 26   |#define HW_CCR_PWDN_BITPOS 17
                             7248 ; 27   |#define HW_CCR_ACKEN_BITPOS 18
                             7249 ; 28   |#define HW_CCR_LOCK_BITPOS 19
                             7250 ; 29   |#define HW_CCR_DACDIV_BITPOS 20
                             7251 ; 30   |#define HW_CCR_ADIV1_B0_BITPOS 20
                             7252 ; 31   |#define HW_CCR_ADIV1_B1_BITPOS 21
                             7253 ; 32   |#define HW_CCR_ADIV1_B2_BITPOS 22
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 119

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7254 ; 33   |#define HW_CCR_DDIV_MSB_BITPOS 23
                             7255 ; 34   |
                             7256 ; 35   |#define HW_CCR_CKRST_SETMASK 1<<HW_CCR_CKRST_BITPOS
                             7257 ; 36   |#define HW_CCR_LTC_SETMASK 1<<HW_CCR_LTC_BITPOS
                             7258 ; 37   |#define HW_CCR_PLLEN_SETMASK 1<<HW_CCR_PLLEN_BITPOS
                             7259 ; 38   |#define HW_CCR_XTLEN_SETMASK 1<<HW_CCR_XTLEN_BITPOS
                             7260 ; 39   |#define HW_CCR_ADCDIV_SETMASK 0x7<<HW_CCR_ADIV_B0_BITPOS
                             7261 ; 40   |#define HW_CCR_CKSRC_SETMASK 1<<HW_CCR_CKSRC_BITPOS
                             7262 ; 41   |#define HW_CCR_DDIV_SETMASK 0x7<<HW_CCR_DDIV_BITPOS
                             7263 ; 42   |#define HW_CCR_PDIV_SETMASK 0x1F<<HW_CCR_PDIV_BITPOS
                             7264 ; 43   |#define HW_CCR_PWDN_SETMASK 1<<HW_CCR_PWDN_BITPOS
                             7265 ; 44   |#define HW_CCR_ACKEN_SETMASK 1<<HW_CCR_ACKEN_BITPOS
                             7266 ; 45   |#define HW_CCR_LOCK_SETMASK 1<<HW_CCR_LOCK_BITPOS
                             7267 ; 46   |#define HW_CCR_DACDIV_SETMASK 0x7<<HW_CCR_DACDIV_BITPOS
                             7268 ; 47   |
                             7269 ; 48   |#define HW_CCR_CKRST_CLRMASK ~(WORD)HW_CCR_CKRST_SETMASK
                             7270 ; 49   |#define HW_CCR_LTC_CLRMASK ~(WORD)HW_CCR_LTC_SETMASK
                             7271 ; 50   |#define HW_CCR_PLLEN_CLRMASK ~(WORD)HW_CCR_PLLEN_SETMASK
                             7272 ; 51   |#define HW_CCR_XTLEN_CLRMASK ~(WORD)HW_CCR_XTLEN_SETMASK
                             7273 ; 52   |#define HW_CCR_ADCDIV_CLRMASK ~(WORD)HW_CCR_ADCDIV_SETMASK
                             7274 ; 53   |#define HW_CCR_CKSRC_CLRMASK ~(WORD)HW_CCR_CKSRC_SETMASK
                             7275 ; 54   |#define HW_CCR_DDIV_CLRMASK ~(WORD)HW_CCR_DDIV_SETMASK
                             7276 ; 55   |#define HW_CCR_PDIV_CLRMASK ~(WORD)HW_CCR_PDIV_SETMASK
                             7277 ; 56   |#define HW_CCR_PWDN_CLRMASK ~(WORD)HW_CCR_PWDN_SETMASK
                             7278 ; 57   |#define HW_CCR_ACKEN_CLRMASK ~(WORD)HW_CCR_ACKEN_SETMASK
                             7279 ; 58   |#define HW_CCR_LOCK_CLRMASK ~(WORD)HW_CCR_LOCK_SETMASK
                             7280 ; 59   |#define HW_CCR_DACDIV_CLRMASK ~(WORD)HW_CCR_DACDIV_SETMASK
                             7281 ; 60   |
                             7282 ; 61   |typedef union               
                             7283 ; 62   |{
                             7284 ; 63   |    struct
                             7285 ; 64   |    {
                             7286 ; 65   |        int CKRST       :1; // Clock Reset
                             7287 ; 66   |        int LTC         :1;
                             7288 ; 67   |        int PLLEN       :1;
                             7289 ; 68   |        int XTLEN       :1;
                             7290 ; 69   |        int FLB         :1;
                             7291 ; 70   |        unsigned ADIV   :3;
                             7292 ; 71   |        int CKSRC       :1;
                             7293 ; 72   |        unsigned DDIV   :3;
                             7294 ; 73   |        unsigned PDIV   :5;
                             7295 ; 74   |        int PWDN        :1;
                             7296 ; 75   |        int ACKEN       :1;
                             7297 ; 76   |        int LOCK        :1;
                             7298 ; 77   |        unsigned ADIV1  :3;
                             7299 ; 78   |        unsigned DDIV_MSB:1;
                             7300 ; 79   |    } B;
                             7301 ; 80   |
                             7302 ; 81   |    int I;
                             7303 ; 82   |    unsigned int U;
                             7304 ; 83   |
                             7305 ; 84   |} ccr_type;
                             7306 ; 85   |#define HW_CCR     (*(volatile ccr_type _X*) (0xFA00))
                             7307 ; 86   |
                             7308 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                             7309 ; 88   |//  Reset Control Register (HW_RCR) Bit Positions
                             7310 ; 89   |#define HW_RCR_STKLVL_BITPOS 0
                             7311 ; 90   |#define HW_RCR_SRST_BITPOS 4
                             7312 ; 91   |#define HW_RCR_IRQA_BITPOS 8
                             7313 ; 92   |#define HW_RCR_IRQB_BITPOS 9
                             7314 ; 93   |#define HW_RCR_NMI_BITPOS 10
                             7315 ; 94   |#define HW_RCR_SUNFLLVL_BITPOS 11
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 120

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7316 ; 95   |#define HW_RCR_SUNFLEN_BITPOS 15
                             7317 ; 96   |#define HW_RCR_SOVFLLVL_BITPOS 16
                             7318 ; 97   |#define HW_RCR_SOVFLEN_BITPOS 20
                             7319 ; 98   |#define HW_RCR_IRQB2NMI_BITPOS 21
                             7320 ; 99   |#define HW_RCR_SUNFL_BITPOS 22
                             7321 ; 100  |#define HW_RCR_SOVFL_BITPOS 23
                             7322 ; 101  |
                             7323 ; 102  |#define HW_RCR_STKLVL_WIDTH (4)
                             7324 ; 103  |#define HW_RCR_SRST_WIDTH (4)
                             7325 ; 104  |#define HW_RCR_IRQA_WIDTH (1)
                             7326 ; 105  |#define HW_RCR_IRQB_WIDTH (1)
                             7327 ; 106  |#define HW_RCR_NMI_WIDTH (1)
                             7328 ; 107  |#define HW_RCR_SUNFLLVL_WIDTH (4)
                             7329 ; 108  |#define HW_RCR_SUNFLEN_WIDTH (1)
                             7330 ; 109  |#define HW_RCR_SOVFLLVL_WIDTH (4)
                             7331 ; 110  |#define HW_RCR_SOVFLEN_WIDTH (1)
                             7332 ; 111  |#define HW_RCR_IRQB2NMI_WIDTH (1)
                             7333 ; 112  |#define HW_RCR_SUNFL_WIDTH (1)
                             7334 ; 113  |#define HW_RCR_SOVFL_WIDTH (1)
                             7335 ; 114  |
                             7336 ; 115  |#define HW_RCR_STKLVL_SETMASK (((1<<HW_RCR_STKLVL_WIDTH)-1)<<HW_RCR_STKLVL_BITPOS)
                             7337 ; 116  |#define HW_RCR_SRST_SETMASK (((1<<HW_RCR_SRST_WIDTH)-1)<<HW_RCR_SRST_BITPOS)
                             7338 ; 117  |#define HW_RCR_IRQA_SETMASK (((1<<HW_RCR_IRQA_WIDTH)-1)<<HW_RCR_IRQA_BITPOS)
                             7339 ; 118  |#define HW_RCR_IRQB_SETMASK (((1<<HW_RCR_IRQB_WIDTH)-1)<<HW_RCR_IRQB_BITPOS)
                             7340 ; 119  |#define HW_RCR_NMI_SETMASK (((1<<HW_RCR_NMI_WIDTH)-1)<<HW_RCR_NMI_BITPOS)
                             7341 ; 120  |#define HW_RCR_SUNFLLVL_SETMASK (((1<<HW_RCR_SUNFLLVL_WIDTH)-1)<<HW_RCR_SUNFLLVL_BITPOS)
                             7342 ; 121  |#define HW_RCR_SUNFLEN_SETMASK (((1<<HW_RCR_SUNFLEN_WIDTH)-1)<<HW_RCR_SUNFLEN_BITPOS)
                             7343 ; 122  |#define HW_RCR_SOVFLLVL_SETMASK (((1<<HW_RCR_SOVFLLVL_WIDTH)-1)<<HW_RCR_SOVFLLVL_BITPOS)
                             7344 ; 123  |#define HW_RCR_SOVFLEN_SETMASK (((1<<HW_RCR_SOVFLEN_WIDTH)-1)<<HW_RCR_SOVFLEN_BITPOS)
                             7345 ; 124  |#define HW_RCR_IRQB2NMI_SETMASK (((1<<HW_RCR_IRQB2NMI_WIDTH)-1)<<HW_RCR_IRQB2NMI_BITPOS)
                             7346 ; 125  |#define HW_RCR_SUNFL_SETMASK (((1<<HW_RCR_SUNFL_WIDTH)-1)<<HW_RCR_SUNFL_BITPOS)
                             7347 ; 126  |#define HW_RCR_SOVFL_SETMASK (((1<<HW_RCR_SOVFL_WIDTH)-1)<<HW_RCR_SOVFL_BITPOS)
                             7348 ; 127  |
                             7349 ; 128  |#define HW_RCR_STKLVL_CLRMASK ~(WORD)HW_RCR_STKLVL_SETMASK
                             7350 ; 129  |#define HW_RCR_SRST_CLRMASK ~(WORD)HW_RCR_SRST_SETMASK
                             7351 ; 130  |#define HW_RCR_IRQA_CLRMASK ~(WORD)HW_RCR_IRQA_SETMASK
                             7352 ; 131  |#define HW_RCR_IRQB_CLRMASK ~(WORD)HW_RCR_IRQB_SETMASK
                             7353 ; 132  |#define HW_RCR_NMI_CLRMASK ~(WORD)HW_RCR_NMI_SETMASK
                             7354 ; 133  |#define HW_RCR_SUNFLLVL_CLRMASK ~(WORD)HW_RCR_SUNFLLVL_SETMASK
                             7355 ; 134  |#define HW_RCR_SUNFLEN_CLRMASK ~(WORD)HW_RCR_SUNFLEN_SETMASK
                             7356 ; 135  |#define HW_RCR_SOVFLLVL_CLRMASK ~(WORD)HW_RCR_SOVFLLVL_SETMASK
                             7357 ; 136  |#define HW_RCR_SOVFLEN_CLRMASK ~(WORD)HW_RCR_SOVFLEN_SETMASK
                             7358 ; 137  |#define HW_RCR_IRQB2NMI_CLRMASK ~(WORD)HW_RCR_IRQB2NMI_SETMASK
                             7359 ; 138  |#define HW_RCR_SUNFL_CLRMASK ~(WORD)HW_RCR_SUNFL_SETMASK
                             7360 ; 139  |#define HW_RCR_SOVFL_CLRMASK ~(WORD)HW_RCR_SOVFL_SETMASK
                             7361 ; 140  |
                             7362 ; 141  |typedef union               
                             7363 ; 142  |{
                             7364 ; 143  |    struct
                             7365 ; 144  |   {
                             7366 ; 145  |        int STKLVL   : HW_RCR_STKLVL_WIDTH;
                             7367 ; 146  |        int SRST     : HW_RCR_SRST_WIDTH;
                             7368 ; 147  |        int IRQA     : HW_RCR_IRQA_WIDTH;
                             7369 ; 148  |        int IRQB     : HW_RCR_IRQB_WIDTH;
                             7370 ; 149  |        int NMI      : HW_RCR_NMI_WIDTH;
                             7371 ; 150  |        int SUNFLLVL : HW_RCR_SUNFLLVL_WIDTH;
                             7372 ; 151  |        int SUNFLEN  : HW_RCR_SUNFLEN_WIDTH;
                             7373 ; 152  |        int SOVFLLVL : HW_RCR_SOVFLLVL_WIDTH;
                             7374 ; 153  |        int SOVFLEN  : HW_RCR_SOVFLEN_WIDTH;
                             7375 ; 154  |        int IRQB2NMI : HW_RCR_IRQB2NMI_WIDTH;
                             7376 ; 155  |        int SUNFL    : HW_RCR_SUNFL_WIDTH;
                             7377 ; 156  |        int SOVFL    : HW_RCR_SOVFL_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 121

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7378 ; 157  |    } B;
                             7379 ; 158  |
                             7380 ; 159  |    int I;
                             7381 ; 160  |    unsigned int U;
                             7382 ; 161  |
                             7383 ; 162  |} rcr_type;
                             7384 ; 163  |#define HW_RCR     (*(volatile rcr_type _X*) (0xFA01))
                             7385 ; 164  |
                             7386 ; 165  |
                             7387 ; 166  |/////////////////////////////////////////////////////////////////////////////////
                             7388 ; 167  |//  DCLK Count Lower register (HW_DCLKCNTL) Bit Positions
                             7389 ; 168  |#define HW_DCLKCNTL_LOW_BITPOS 0
                             7390 ; 169  |
                             7391 ; 170  |#define HW_DCLKCNTL_LOW_WIDTH (24)        
                             7392 ; 171  |
                             7393 ; 172  |#define HW_DCLKCNTL_LOW_SETMASK (((1<<HW_DCLKCNTL_LOW_WIDTH)-1)<<HW_DCLKCNTL_LOW_BITPOS) 
                             7394 ; 173  |#define HW_DCLKCNTL_LOW_CLRMASK ~(WORD)HW_DCLKCNTL_LOW_SETMASK
                             7395 ; 174  |typedef union               
                             7396 ; 175  |{
                             7397 ; 176  |    struct
                             7398 ; 177  |   {
                             7399 ; 178  |        int LOW;
                             7400 ; 179  |    } B;
                             7401 ; 180  |
                             7402 ; 181  |    int I;
                             7403 ; 182  |    unsigned int U;
                             7404 ; 183  |
                             7405 ; 184  |} dclkcntl_type;
                             7406 ; 185  |#define HW_DCLKCNTL (*(volatile dclkcntl_type _X*) (0xFFEA))
                             7407 ; 186  |
                             7408 ; 187  |/////////////////////////////////////////////////////////////////////////////////
                             7409 ; 188  |//  DCLK Count UPPER register (HW_DCLKCNTU) Bit Positions
                             7410 ; 189  |#define HW_DCLKCNTU_HIGH_BITPOS 0
                             7411 ; 190  |
                             7412 ; 191  |#define HW_DCLKCNTU_HIGH_WIDTH (24)        
                             7413 ; 192  |
                             7414 ; 193  |#define HW_DCLKCNTU_HIGH_SETMASK (((1<<HW_DCLKCNTU_HIGH_WIDTH)-1)<<HW_DCLKCNTU_HIGH_BITPOS
                                  ) 
                             7415 ; 194  |#define HW_DCLKCNTU_HIGH_CLRMASK ~(WORD)HW_DCLKCNTU_HIGH_SETMASK
                             7416 ; 195  |typedef union               
                             7417 ; 196  |{
                             7418 ; 197  |    struct
                             7419 ; 198  |   {
                             7420 ; 199  |        int HIGH;
                             7421 ; 200  |    } B;
                             7422 ; 201  |
                             7423 ; 202  |    int I;
                             7424 ; 203  |    unsigned int U;
                             7425 ; 204  |
                             7426 ; 205  |} dclkcntu_type;
                             7427 ; 206  |#define HW_DCLKCNTU (*(volatile dclkcntu_type _X*) (0xFFEB))
                             7428 ; 207  |
                             7429 ; 208  |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                             7430 ; 209  |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                             7431 ; 210  |// to update the actual files. Only the defines needed to build SDK2.400 were added. 
                             7432 ; 211  |
                             7433 ; 212  |// Clock count register (lower)
                             7434 ; 213  |#define HW_CLK_CNT_L 0x00FFEA         
                             7435 ; 214  |// Clock count register (upper)
                             7436 ; 215  |#define HW_CLK_CNT_U 0x00FFEB         
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 122

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7437 ; 216  |// Cycle steal count register
                             7438 ; 217  |#define HW_CYC_STEAL 0x00FFEC         
                             7439 ; 218  |
                             7440 ; 219  |#endif
                             7441 ; 220  |
                             7442 ; 221  |
                             7443 
                             7445 
                             7446 ; 18   |#include "regscore.h"
                             7447 
                             7449 
                             7450 ; 1    |#if !(defined(__REGS_STATUS_INC))
                             7451 ; 2    |#define __REGS_STATUS_INC 1
                             7452 ; 3    |
                             7453 ; 4    |
                             7454 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             7455 ; 6    |//  OMR Register (HW_OMR) Bit Positions
                             7456 ; 7    |#define HW_OMR_MA_BITPOS 0
                             7457 ; 8    |#define HW_OMR_MB_BITPOS 1
                             7458 ; 9    |#define HW_OMR_DE_BITPOS 2
                             7459 ; 10   |#define HW_OMR_YE_BITPOS 3
                             7460 ; 11   |#define HW_OMR_MC_BITPOS 4
                             7461 ; 12   |#define HW_OMR_SD_BITPOS 6
                             7462 ; 13   |
                             7463 ; 14   |#define HW_OMR_MA_SETMASK 1<<HW_OMR_MA_BITPOS
                             7464 ; 15   |#define HW_OMR_MB_SETMASK 1<<HW_OMR_MB_BITPOS
                             7465 ; 16   |#define HW_OMR_DE_SETMASK 1<<HW_OMR_DE_BITPOS
                             7466 ; 17   |#define HW_OMR_YE_SETMASK 1<<HW_OMR_YE_BITPOS
                             7467 ; 18   |#define HW_OMR_MC_SETMASK 1<<HW_OMR_MC_BITPOS
                             7468 ; 19   |#define HW_OMR_SD_SETMASK 1<<HW_OMR_SD_BITPOS
                             7469 ; 20   |
                             7470 ; 21   |#define HW_OMR_MA_CLRMASK ~(WORD)HW_OMR_MA_SETMASK
                             7471 ; 22   |#define HW_OMR_MB_CLRMASK ~(WORD)HW_OMR_MB_SETMASK
                             7472 ; 23   |#define HW_OMR_DE_CLRMASK ~(WORD)HW_OMR_DE_SETMASK
                             7473 ; 24   |#define HW_OMR_YE_CLRMASK ~(WORD)HW_OMR_YE_SETMASK
                             7474 ; 25   |#define HW_OMR_MC_CLRMASK ~(WORD)HW_OMR_MC_SETMASK
                             7475 ; 26   |#define HW_OMR_SD_CLRMASK ~(WORD)HW_OMR_SD_SETMASK
                             7476 ; 27   |
                             7477 ; 28   |
                             7478 ; 29   |/////////////////////////////////////////////////////////////////////////////////
                             7479 ; 30   |//  Status Register (HW_SR) Bit Positions
                             7480 ; 31   |#define HW_SR_C_BITPOS 0
                             7481 ; 32   |#define HW_SR_O_BITPOS 1
                             7482 ; 33   |#define HW_SR_Z_BITPOS 2
                             7483 ; 34   |#define HW_SR_N_BITPOS 3
                             7484 ; 35   |#define HW_SR_U_BITPOS 4
                             7485 ; 36   |#define HW_SR_E_BITPOS 5
                             7486 ; 37   |#define HW_SR_L_BITPOS 6
                             7487 ; 38   |#define HW_SR_IM_BITPOS 8
                             7488 ; 39   |#define HW_SR_IM0_BITPOS 8
                             7489 ; 40   |#define HW_SR_IM1_BITPOS 9
                             7490 ; 41   |#define HW_SR_SM_BITPOS 10
                             7491 ; 42   |#define HW_SR_SM0_BITPOS 10
                             7492 ; 43   |#define HW_SR_SM1_BITPOS 11
                             7493 ; 44   |#define HW_SR_TM_BITPOS 13
                             7494 ; 45   |#define HW_SR_DP_BITPOS 14
                             7495 ; 46   |#define HW_SR_LOOP_BITPOS 15
                             7496 ; 47   |
                             7497 ; 48   |#define HW_SR_C_SETMASK 1<<HW_SR_C_BITPOS
                             7498 ; 49   |#define HW_SR_O_SETMASK 1<<HW_SR_O_BITPOS
                             7499 ; 50   |#define HW_SR_Z_SETMASK 1<<HW_SR_Z_BITPOS
                             7500 ; 51   |#define HW_SR_N_SETMASK 1<<HW_SR_N_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 123

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7501 ; 52   |#define HW_SR_U_SETMASK 1<<HW_SR_U_BITPOS
                             7502 ; 53   |#define HW_SR_E_SETMASK 1<<HW_SR_E_BITPOS
                             7503 ; 54   |#define HW_SR_L_SETMASK 1<<HW_SR_L_BITPOS
                             7504 ; 55   |#define HW_SR_IM_SETMASK 3<<HW_SR_IM_BITPOS
                             7505 ; 56   |#define HW_SR_IM0_SETMASK 1<<HW_SR_IM0_BITPOS
                             7506 ; 57   |#define HW_SR_IM1_SETMASK 1<<HW_SR_IM1_BITPOS
                             7507 ; 58   |#define HW_SR_IM_L0_SETMASK 0<<HW_SR_IM_BITPOS
                             7508 ; 59   |#define HW_SR_IM_L1_SETMASK 1<<HW_SR_IM_BITPOS
                             7509 ; 60   |#define HW_SR_IM_L2_SETMASK 2<<HW_SR_IM_BITPOS
                             7510 ; 61   |#define HW_SR_IM_L3_SETMASK 3<<HW_SR_IM_BITPOS
                             7511 ; 62   |#define HW_SR_SM_SETMASK 3<<HW_SR_SM_BITPOS
                             7512 ; 63   |#define HW_SR_SM0_SETMASK 1<<HW_SR_SM0_BITPOS
                             7513 ; 64   |#define HW_SR_SM1_SETMASK 1<<HW_SR_SM1_BITPOS
                             7514 ; 65   |#define HW_SR_TM_SETMASK 1<<HW_SR_TM_BITPOS
                             7515 ; 66   |#define HW_SR_DP_SETMASK 1<<HW_SR_DP_BITPOS
                             7516 ; 67   |#define HW_SR_LOOP_SETMASK 1<<HW_SR_LOOP_BITPOS
                             7517 ; 68   |
                             7518 ; 69   |#define HW_SR_C_CLRMASK ~(WORD)HW_SR_C_SETMASK
                             7519 ; 70   |#define HW_SR_O_CLRMASK ~(WORD)HW_SR_O_SETMASK
                             7520 ; 71   |#define HW_SR_Z_CLRMASK ~(WORD)HW_SR_Z_SETMASK
                             7521 ; 72   |#define HW_SR_N_CLRMASK ~(WORD)HW_SR_N_SETMASK
                             7522 ; 73   |#define HW_SR_U_CLRMASK ~(WORD)HW_SR_U_SETMASK
                             7523 ; 74   |#define HW_SR_E_CLRMASK ~(WORD)HW_SR_E_SETMASK
                             7524 ; 75   |#define HW_SR_L_CLRMASK ~(WORD)HW_SR_L_SETMASK
                             7525 ; 76   |#define HW_SR_IM_CLRMASK (0x00FFFF)&(~(WORD)HW_SR_IM_SETMASK)
                             7526 ; 77   |#define HW_SR_IM0_CLRMASK ~(WORD)HW_SR_IM0_SETMASK
                             7527 ; 78   |#define HW_SR_IM1_CLRMASK ~(WORD)HW_SR_IM1_SETMASK
                             7528 ; 79   |#define HW_SR_SM_CLRMASK ~(WORD)HW_SR_SM_SETMASK
                             7529 ; 80   |#define HW_SR_SM0_CLRMASK ~(WORD)HW_SR_SM0_SETMASK
                             7530 ; 81   |#define HW_SR_SM1_CLRMASK ~(WORD)HW_SR_SM1_SETMASK
                             7531 ; 82   |#define HW_SR_TM_CLRMASK ~(WORD)HW_SR_TM_SETMASK
                             7532 ; 83   |#define HW_SR_DP_CLRMASK ~(WORD)HW_SR_DP_SETMASK
                             7533 ; 84   |#define HW_SR_LOOP_CLRMASK ~(WORD)HW_SR_LOOP_SETMASK
                             7534 ; 85   |
                             7535 ; 86   |/////////////////////////////////////////////////////////////////////////////////
                             7536 ; 87   |//  RAM/ROM Config Register Bit Positions
                             7537 ; 88   |#define HW_RAM_ROM_CFG_ROM_IMAGE_EN_BITPOS 18
                             7538 ; 89   |#define HW_RAM_ROM_CFG_ROM_CLK_EN_BITPOS 19
                             7539 ; 90   |#define HW_RAM_ROM_CFG_PXRAM_CLK_EN_BITPOS 20
                             7540 ; 91   |#define HW_RAM_ROM_CFG_PYRAM_CLK_EN_BITPOS 21
                             7541 ; 92   |#endif
                             7542 ; 93   |
                             7543 ; 94   |
                             7544 
                             7546 
                             7547 ; 19   |#include "regscodec.h"
                             7548 
                             7550 
                             7551 ; 1    |#if !(defined(regscodecinc))
                             7552 ; 2    |#define regscodecinc 1
                             7553 ; 3    |
                             7554 ; 4    |
                             7555 ; 5    |
                             7556 ; 6    |#include "types.h"
                             7557 
                             7559 
                             7560 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             7561 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             7562 ; 3    |//
                             7563 ; 4    |// Filename: types.h
                             7564 ; 5    |// Description: Standard data types
                             7565 ; 6    |////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 124

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7566 ; 7    |
                             7567 ; 8    |#ifndef _TYPES_H
                             7568 ; 9    |#define _TYPES_H
                             7569 ; 10   |
                             7570 ; 11   |// TODO:  move this outta here!
                             7571 ; 12   |#if !defined(NOERROR)
                             7572 ; 13   |#define NOERROR 0
                             7573 ; 14   |#define SUCCESS 0
                             7574 ; 15   |#endif 
                             7575 ; 16   |#if !defined(SUCCESS)
                             7576 ; 17   |#define SUCCESS  0
                             7577 ; 18   |#endif
                             7578 ; 19   |#if !defined(ERROR)
                             7579 ; 20   |#define ERROR   -1
                             7580 ; 21   |#endif
                             7581 ; 22   |#if !defined(FALSE)
                             7582 ; 23   |#define FALSE 0
                             7583 ; 24   |#endif
                             7584 ; 25   |#if !defined(TRUE)
                             7585 ; 26   |#define TRUE  1
                             7586 ; 27   |#endif
                             7587 ; 28   |
                             7588 ; 29   |#if !defined(NULL)
                             7589 ; 30   |#define NULL 0
                             7590 ; 31   |#endif
                             7591 ; 32   |
                             7592 ; 33   |#define MAX_INT     0x7FFFFF
                             7593 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             7594 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             7595 ; 36   |#define MAX_ULONG   (-1) 
                             7596 ; 37   |
                             7597 ; 38   |#define WORD_SIZE   24              // word size in bits
                             7598 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             7599 ; 40   |
                             7600 ; 41   |
                             7601 ; 42   |#define BYTE    unsigned char       // btVarName
                             7602 ; 43   |#define CHAR    signed char         // cVarName
                             7603 ; 44   |#define USHORT  unsigned short      // usVarName
                             7604 ; 45   |#define SHORT   unsigned short      // sVarName
                             7605 ; 46   |#define WORD    unsigned int        // wVarName
                             7606 ; 47   |#define INT     signed int          // iVarName
                             7607 ; 48   |#define DWORD   unsigned long       // dwVarName
                             7608 ; 49   |#define LONG    signed long         // lVarName
                             7609 ; 50   |#define BOOL    unsigned int        // bVarName
                             7610 ; 51   |#define FRACT   _fract              // frVarName
                             7611 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             7612 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             7613 ; 54   |#define FLOAT   float               // fVarName
                             7614 ; 55   |#define DBL     double              // dVarName
                             7615 ; 56   |#define ENUM    enum                // eVarName
                             7616 ; 57   |#define CMX     _complex            // cmxVarName
                             7617 ; 58   |typedef WORD UCS3;                   // 
                             7618 ; 59   |
                             7619 ; 60   |#define UINT16  unsigned short
                             7620 ; 61   |#define UINT8   unsigned char   
                             7621 ; 62   |#define UINT32  unsigned long
                             7622 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             7623 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             7624 ; 65   |#define WCHAR   UINT16
                             7625 ; 66   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 125

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7626 ; 67   |//UINT128 is 16 bytes or 6 words
                             7627 ; 68   |typedef struct UINT128_3500 {   
                             7628 ; 69   |    int val[6];     
                             7629 ; 70   |} UINT128_3500;
                             7630 ; 71   |
                             7631 ; 72   |#define UINT128   UINT128_3500
                             7632 ; 73   |
                             7633 ; 74   |// Little endian word packed byte strings:   
                             7634 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             7635 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             7636 ; 77   |// Little endian word packed byte strings:   
                             7637 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             7638 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             7639 ; 80   |
                             7640 ; 81   |// Declare Memory Spaces To Use When Coding
                             7641 ; 82   |// A. Sector Buffers
                             7642 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             7643 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             7644 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             7645 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             7646 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             7647 ; 88   |// B. Media DDI Memory
                             7648 ; 89   |#define MEDIA_DDI_MEM _Y
                             7649 ; 90   |
                             7650 ; 91   |
                             7651 ; 92   |
                             7652 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             7653 ; 94   |// Examples of circular pointers:
                             7654 ; 95   |//    INT CIRC cpiVarName
                             7655 ; 96   |//    DWORD CIRC cpdwVarName
                             7656 ; 97   |
                             7657 ; 98   |#define RETCODE INT                 // rcVarName
                             7658 ; 99   |
                             7659 ; 100  |// generic bitfield structure
                             7660 ; 101  |struct Bitfield {
                             7661 ; 102  |    unsigned int B0  :1;
                             7662 ; 103  |    unsigned int B1  :1;
                             7663 ; 104  |    unsigned int B2  :1;
                             7664 ; 105  |    unsigned int B3  :1;
                             7665 ; 106  |    unsigned int B4  :1;
                             7666 ; 107  |    unsigned int B5  :1;
                             7667 ; 108  |    unsigned int B6  :1;
                             7668 ; 109  |    unsigned int B7  :1;
                             7669 ; 110  |    unsigned int B8  :1;
                             7670 ; 111  |    unsigned int B9  :1;
                             7671 ; 112  |    unsigned int B10 :1;
                             7672 ; 113  |    unsigned int B11 :1;
                             7673 ; 114  |    unsigned int B12 :1;
                             7674 ; 115  |    unsigned int B13 :1;
                             7675 ; 116  |    unsigned int B14 :1;
                             7676 ; 117  |    unsigned int B15 :1;
                             7677 ; 118  |    unsigned int B16 :1;
                             7678 ; 119  |    unsigned int B17 :1;
                             7679 ; 120  |    unsigned int B18 :1;
                             7680 ; 121  |    unsigned int B19 :1;
                             7681 ; 122  |    unsigned int B20 :1;
                             7682 ; 123  |    unsigned int B21 :1;
                             7683 ; 124  |    unsigned int B22 :1;
                             7684 ; 125  |    unsigned int B23 :1;
                             7685 ; 126  |};
                             7686 ; 127  |
                             7687 ; 128  |union BitInt {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 126

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7688 ; 129  |        struct Bitfield B;
                             7689 ; 130  |        int        I;
                             7690 ; 131  |};
                             7691 ; 132  |
                             7692 ; 133  |#define MAX_MSG_LENGTH 10
                             7693 ; 134  |struct CMessage
                             7694 ; 135  |{
                             7695 ; 136  |        unsigned int m_uLength;
                             7696 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             7697 ; 138  |};
                             7698 ; 139  |
                             7699 ; 140  |typedef struct {
                             7700 ; 141  |    WORD m_wLength;
                             7701 ; 142  |    WORD m_wMessage;
                             7702 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             7703 ; 144  |} Message;
                             7704 ; 145  |
                             7705 ; 146  |struct MessageQueueDescriptor
                             7706 ; 147  |{
                             7707 ; 148  |        int *m_pBase;
                             7708 ; 149  |        int m_iModulo;
                             7709 ; 150  |        int m_iSize;
                             7710 ; 151  |        int *m_pHead;
                             7711 ; 152  |        int *m_pTail;
                             7712 ; 153  |};
                             7713 ; 154  |
                             7714 ; 155  |struct ModuleEntry
                             7715 ; 156  |{
                             7716 ; 157  |    int m_iSignaledEventMask;
                             7717 ; 158  |    int m_iWaitEventMask;
                             7718 ; 159  |    int m_iResourceOfCode;
                             7719 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             7720 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             7721 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             7722 ; 163  |    int m_uTimeOutHigh;
                             7723 ; 164  |    int m_uTimeOutLow;
                             7724 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             7725 ; 166  |};
                             7726 ; 167  |
                             7727 ; 168  |union WaitMask{
                             7728 ; 169  |    struct B{
                             7729 ; 170  |        unsigned int m_bNone     :1;
                             7730 ; 171  |        unsigned int m_bMessage  :1;
                             7731 ; 172  |        unsigned int m_bTimer    :1;
                             7732 ; 173  |        unsigned int m_bButton   :1;
                             7733 ; 174  |    } B;
                             7734 ; 175  |    int I;
                             7735 ; 176  |} ;
                             7736 ; 177  |
                             7737 ; 178  |
                             7738 ; 179  |struct Button {
                             7739 ; 180  |        WORD wButtonEvent;
                             7740 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             7741 ; 182  |};
                             7742 ; 183  |
                             7743 ; 184  |struct Message {
                             7744 ; 185  |        WORD wMsgLength;
                             7745 ; 186  |        WORD wMsgCommand;
                             7746 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             7747 ; 188  |};
                             7748 ; 189  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 127

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7749 ; 190  |union EventTypes {
                             7750 ; 191  |        struct CMessage msg;
                             7751 ; 192  |        struct Button Button ;
                             7752 ; 193  |        struct Message Message;
                             7753 ; 194  |};
                             7754 ; 195  |
                             7755 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             7756 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             7757 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             7758 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             7759 ; 200  |
                             7760 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             7761 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             7762 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             7763 ; 204  |
                             7764 ; 205  |#if DEBUG
                             7765 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             7766 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             7767 ; 208  |#else 
                             7768 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             7769 ; 210  |#define DebugBuildAssert(x)    
                             7770 ; 211  |#endif
                             7771 ; 212  |
                             7772 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             7773 ; 214  |//  #pragma asm
                             7774 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             7775 ; 216  |//  #pragma endasm
                             7776 ; 217  |
                             7777 ; 218  |
                             7778 ; 219  |#ifdef COLOR_262K
                             7779 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             7780 ; 221  |#elif defined(COLOR_65K)
                             7781 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             7782 ; 223  |#else
                             7783 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             7784 ; 225  |#endif
                             7785 ; 226  |    
                             7786 ; 227  |#endif // #ifndef _TYPES_H
                             7787 
                             7789 
                             7790 ; 7    |
                             7791 ; 8    |
                             7792 ; 9    |
                             7793 ; 10   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             7794 ; 11   |
                             7795 ; 12   |//   SYSTEM STMP Registers 
                             7796 ; 13   |//      Last Edited 7.17.2003 M. Henson
                             7797 ; 14   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             7798 ; 15   |
                             7799 ; 16   |#define HW_CODEC_BASEADDR (0xFA00)
                             7800 ; 17   |
                             7801 ; 18   |
                             7802 ; 19   |
                             7803 ; 20   |
                             7804 ; 21   |
                             7805 ; 22   |
                             7806 ; 23   |/////////////////////////////////////////////////////////////////////////////////
                             7807 ; 24   |//   Headphone Control Register (HW_HPCTRL) Bit Definitions
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 128

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7808 ; 25   |#define HW_HPCTRL_TESTIALL_BITPOS 0
                             7809 ; 26   |#define HW_HPCTRL_TESTI1_BITPOS 2
                             7810 ; 27   |#define HW_HPCTRL_POP0_BITPOS 4
                             7811 ; 28   |#define HW_HPCTRL_POP1_BITPOS 5
                             7812 ; 29   |#define HW_HPCTRL_POP2_BITPOS 6
                             7813 ; 30   |#define HW_HPCTRL_RSVD0_BITPOS 7
                             7814 ; 31   |#define HW_HPCTRL_HPPWD_BITPOS 8
                             7815 ; 32   |#define HW_HPCTRL_HPCLASSAB_BITPOS 9
                             7816 ; 33   |#define HW_HPCTRL_CAPLESS_BITPOS 10
                             7817 ; 34   |#define HW_HPCTRL_RSRVD1_BITPOS 11
                             7818 ; 35   |#define HW_HPCTRL_SHORTMODE_LR_BITPOS 12
                             7819 ; 36   |#define HW_HPCTRL_SHORTMODE_CM_BITPOS 14
                             7820 ; 37   |#define HW_HPCTRL_SHORT_LVLADJ_BITPOS 16
                             7821 ; 38   |#define HW_HPCTRL_RSRVD2_BITPOS 19
                             7822 ; 39   |#define HW_HPCTRL_CHOP_CLK_BITPOS 20
                             7823 ; 40   |#define HW_HPCTRL_SHORT_LR_BITPOS 22
                             7824 ; 41   |#define HW_HPCTRL_SHORT_CM_BITPOS 23
                             7825 ; 42   |
                             7826 ; 43   |#define HW_HPCTRL_TESTIALL_WIDTH 2
                             7827 ; 44   |#define HW_HPCTRL_TESTI1_WIDTH 2
                             7828 ; 45   |#define HW_HPCTRL_POP0_WIDTH 1
                             7829 ; 46   |#define HW_HPCTRL_POP1_WIDTH 1
                             7830 ; 47   |#define HW_HPCTRL_POP2_WIDTH 1
                             7831 ; 48   |#define HW_HPCTRL_RSVD0_WIDTH 1
                             7832 ; 49   |#define HW_HPCTRL_HPPWD_WIDTH 1
                             7833 ; 50   |#define HW_HPCTRL_HPCLASSAB_WIDTH 1
                             7834 ; 51   |#define HW_HPCTRL_CAPLESS_WIDTH 1
                             7835 ; 52   |#define HW_HPCTRL_RSRVD1_WIDTH 1
                             7836 ; 53   |#define HW_HPCTRL_SHORTMODE_LR_WIDTH 2
                             7837 ; 54   |#define HW_HPCTRL_SHORTMODE_CM_WIDTH 2
                             7838 ; 55   |#define HW_HPCTRL_SHORT_LVLADJ_WIDTH 3
                             7839 ; 56   |#define HW_HPCTRL_RSRVD2_WIDTH 1
                             7840 ; 57   |#define HW_HPCTRL_CHOP_CLK_WIDTH 2
                             7841 ; 58   |#define HW_HPCTRL_SHORT_LR_WIDTH 1
                             7842 ; 59   |#define HW_HPCTRL_SHORT_CM_WIDTH 1
                             7843 ; 60   |
                             7844 ; 61   |#define HW_HPCTRL_POP_SETMASK 0x7<<HW_HPCTRL_POP0_BITPOS
                             7845 ; 62   |#define HW_HPCTRL_POP_CLRMASK ~(WORD)HW_HPCTRL_POP_SETMASK
                             7846 ; 63   |
                             7847 ; 64   |#define HW_HPCTRL_SHORT_LVLADJ_0_25X_SETMASK 0x3<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             7848 ; 65   |#define HW_HPCTRL_SHORT_LVLADJ_0_50X_SETMASK 0x2<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             7849 ; 66   |#define HW_HPCTRL_SHORT_LVLADJ_0_75X_SETMASK 0x1<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             7850 ; 67   |#define HW_HPCTRL_SHORT_LVLADJ_1_00X_SETMASK 0x0<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             7851 ; 68   |#define HW_HPCTRL_SHORT_LVLADJ_1_25X_SETMASK 0x4<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             7852 ; 69   |#define HW_HPCTRL_SHORT_LVLADJ_1_50X_SETMASK 0x5<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             7853 ; 70   |#define HW_HPCTRL_SHORT_LVLADJ_1_75X_SETMASK 0x6<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             7854 ; 71   |#define HW_HPCTRL_SHORT_LVLADJ_2_00X_SETMASK 0x7<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             7855 ; 72   |
                             7856 ; 73   |#if defined(CAPLESS_HP)
                             7857 ; 74   |#define HP_SHORT_TRIP_POINT HW_HPCTRL_SHORT_LVLADJ_0_75X_SETMASK
                             7858 ; 75   |#else 
                             7859 ; 76   |#define HP_SHORT_TRIP_POINT HW_HPCTRL_SHORT_LVLADJ_1_00X_SETMASK
                             7860 ; 77   |#endif
                             7861 ; 78   |
                             7862 ; 79   |// Headphone control register
                             7863 ; 80   |#define HW_HPCTRL (*(volatile hpctrl_type _X*)(HW_GLUE_BASEADDR+21))
                             7864 ; 81   |/////////////////////////////////////////////////////////////////////////////////
                             7865 ; 82   |//   Headphone Conrol Volume Register (HW_HPCTRL) Bit Definitions
                             7866 ; 83   |typedef union               
                             7867 ; 84   |{
                             7868 ; 85   |    struct {
                             7869 ; 86   |        unsigned TESTIALL :HW_HPCTRL_TESTIALL_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 129

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7870 ; 87   |        unsigned TESTI1 :HW_HPCTRL_TESTI1_WIDTH;
                             7871 ; 88   |        unsigned POP0 :HW_HPCTRL_POP0_WIDTH; 
                             7872 ; 89   |        unsigned POP1 :HW_HPCTRL_POP1_WIDTH; 
                             7873 ; 90   |        unsigned POP2 :HW_HPCTRL_POP2_WIDTH; 
                             7874 ; 91   |        unsigned RSVD0 :HW_HPCTRL_RSVD0_WIDTH;
                             7875 ; 92   |        unsigned HPPWD :HW_HPCTRL_HPPWD_WIDTH;
                             7876 ; 93   |        unsigned HPCLASSAB :HW_HPCTRL_HPCLASSAB_WIDTH;
                             7877 ; 94   |        unsigned CAPLESS :HW_HPCTRL_CAPLESS_WIDTH; 
                             7878 ; 95   |        unsigned RSRVD1 :HW_HPCTRL_RSRVD1_WIDTH;
                             7879 ; 96   |        unsigned SHORTMODE_LR :HW_HPCTRL_SHORTMODE_LR_WIDTH; 
                             7880 ; 97   |        unsigned SHORTMODE_CM :HW_HPCTRL_SHORTMODE_CM_WIDTH;
                             7881 ; 98   |        unsigned SHORT_LVLADJ :HW_HPCTRL_SHORT_LVLADJ_WIDTH; 
                             7882 ; 99   |        unsigned RSRVD2 :HW_HPCTRL_RSRVD2_WIDTH;
                             7883 ; 100  |        unsigned CHOP_CLK :HW_HPCTRL_CHOP_CLK_WIDTH; 
                             7884 ; 101  |        unsigned SHORT_LR :HW_HPCTRL_SHORT_LR_WIDTH;
                             7885 ; 102  |        unsigned SHORT_CM :HW_HPCTRL_SHORT_CM_WIDTH;
                             7886 ; 103  |    } B;
                             7887 ; 104  |    int I;
                             7888 ; 105  |    unsigned int U;
                             7889 ; 106  |} hpctrl_type;
                             7890 ; 107  |// Headphone control short mode 2 bit values for above short bitfield.
                             7891 ; 108  |#define HW_AUTO_HEADAMP_SHUTDOWN_HOLD_RESET   0
                             7892 ; 109  |#define HW_AUTO_HEADAMP_SHUTDOWN_EN           1 
                             7893 ; 110  |#define HW_AUTO_HEADAMP_SHUTDOWN_DIS          2
                             7894 ; 111  |#define HW_AUTO_HEADAMP_SHUTDOWN_DIRECT       3
                             7895 ; 112  |
                             7896 ; 113  |
                             7897 ; 114  |/////////////////////////////////////////////////////////////////////////////////
                             7898 ; 115  |/////////////////////////////////////////////////////////////////////////////////
                             7899 ; 116  |/////////////////////////////////////////////////////////////////////////////////
                             7900 ; 117  |/////////////////////////////////////////////////////////////////////////////////
                             7901 ; 118  |///////   MIXER REGISTERS ///////////////////////////////////////////////////////
                             7902 ; 119  |/////////////////////////////////////////////////////////////////////////////////
                             7903 ; 120  |/////////////////////////////////////////////////////////////////////////////////
                             7904 ; 121  |/////////////////////////////////////////////////////////////////////////////////
                             7905 ; 122  |
                             7906 ; 123  |
                             7907 ; 124  |/////////////////////////////////////////////////////////////////////////////////
                             7908 ; 125  |//   Codec/Mixer Test Register (HW_MIXTBR) Bit Definitions 
                             7909 ; 126  |#define HW_MIXTBR_INV_USB_CLK_BITPOS 0
                             7910 ; 127  |#define HW_MIXTBR_USB_DFF_BYPASS_BITPOS 1
                             7911 ; 128  |#define HW_MIXTBR_HOLD_GND_BITPOS 2
                             7912 ; 129  |#define HW_MIXTBR_ACKI_BITPOS 3
                             7913 ; 130  |#define HW_MIXTBR_ASD2X_BITPOS 4
                             7914 ; 131  |#define HW_MIXTBR_PCPCU_BITPOS 5
                             7915 ; 132  |#define HW_MIXTBR_PCPCD_BITPOS 6
                             7916 ; 133  |#define HW_MIXTBR_DCKI_BITPOS 7
                             7917 ; 134  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_BITPOS 8
                             7918 ; 135  |#define HW_MIXTBR_PSRN_BITPOS 9
                             7919 ; 136  |#define HW_MIXTBR_FX2_BITPOS 10
                             7920 ; 137  |#define HW_MIXTBR_VCOS_BITPOS 11
                             7921 ; 138  |#define HW_MIXTBR_XBCO_BITPOS 12
                             7922 ; 139  |#define HW_MIXTBR_XBGC_BITPOS 13
                             7923 ; 140  |#define HW_MIXTBR_ADTHD_BITPOS 14
                             7924 ; 141  |#define HW_MIXTBR_MICBIAS_LSBITPOS 15
                             7925 ; 142  |#define HW_MIXTBR_PWDADC_BITPOS 16
                             7926 ; 143  |#define HW_MIXTBR_MICBIAS1_BITPOS 17
                             7927 ; 144  |#define HW_MIXTBR_EZD_BITPOS 18
                             7928 ; 145  |#define HW_MIXTBR_DZCDA_BITPOS 19
                             7929 ; 146  |#define HW_MIXTBR_DZCFM_BITPOS 20
                             7930 ; 147  |#define HW_MIXTBR_DZCLI_BITPOS 21
                             7931 ; 148  |#define HW_MIXTBR_DZCMI_BITPOS 22
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 130

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7932 ; 149  |#define HW_MIXTBR_DZCMA_BITPOS 23
                             7933 ; 150  |
                             7934 ; 151  |#define HW_MIXTBR_INV_USB_CLK_WIDTH (1)
                             7935 ; 152  |#define HW_MIXTBR_USB_DFF_BYPASS_WIDTH (1)
                             7936 ; 153  |#define HW_MIXTBR_HOLD_GND_WIDTH (1)
                             7937 ; 154  |#define HW_MIXTBR_ACKI_WIDTH (1)
                             7938 ; 155  |#define HW_MIXTBR_ASD2X_WIDTH (1)
                             7939 ; 156  |#define HW_MIXTBR_PCPCU_WIDTH (1)
                             7940 ; 157  |#define HW_MIXTBR_PCPCD_WIDTH (1)
                             7941 ; 158  |#define HW_MIXTBR_DCKI_WIDTH (1)
                             7942 ; 159  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_WIDTH (1)
                             7943 ; 160  |#define HW_MIXTBR_PSRN_WIDTH (1)
                             7944 ; 161  |#define HW_MIXTBR_FX2_WIDTH (1)
                             7945 ; 162  |#define HW_MIXTBR_VCOS_WIDTH (1)
                             7946 ; 163  |#define HW_MIXTBR_XBCO_WIDTH (1)
                             7947 ; 164  |#define HW_MIXTBR_XBGC_WIDTH (1)
                             7948 ; 165  |#define HW_MIXTBR_ADTHD_WIDTH (1)
                             7949 ; 166  |#define HW_MIXTBR_MICBIAS_LSWIDTH (1)
                             7950 ; 167  |#define HW_MIXTBR_PWDADC_WIDTH (1)
                             7951 ; 168  |#define HW_MIXTBR_MICBIAS1_WIDTH (1)
                             7952 ; 169  |#define HW_MIXTBR_EZD_WIDTH (1)
                             7953 ; 170  |#define HW_MIXTBR_DZCDA_WIDTH (1)
                             7954 ; 171  |#define HW_MIXTBR_DZCFM_WIDTH (1)
                             7955 ; 172  |#define HW_MIXTBR_DZCLI_WIDTH (1)
                             7956 ; 173  |#define HW_MIXTBR_DZCMI_WIDTH (1)
                             7957 ; 174  |#define HW_MIXTBR_DZCMA_WIDTH (1)
                             7958 ; 175  |
                             7959 ; 176  |
                             7960 ; 177  |#define HW_MIXTBR_INV_USB_CLK_SETMASK 1<<HW_MIXTBR_INV_USB_CLK_BITPOS
                             7961 ; 178  |#define HW_MIXTBR_USB_DFF_BYPASS_SETMASK 1<<HW_MIXTBR_USB_DFF_BYPASS_BITPOS
                             7962 ; 179  |#define HW_MIXTBR_HOLD_GND_SETMASK 1<<HW_MIXTBR_HOLD_GND_BITPOS
                             7963 ; 180  |#define HW_MIXTBR_ACKI_SETMASK 1<<HW_MIXTBR_ACKI_BITPOS
                             7964 ; 181  |#define HW_MIXTBR_ASD2X_SETMASK 1<<HW_MIXTBR_ASD2X_BITPOS
                             7965 ; 182  |#define HW_MIXTBR_PCPCU_SETMASK 1<<HW_MIXTBR_PCPCU_BITPOS
                             7966 ; 183  |#define HW_MIXTBR_PCPCD_SETMASK 1<<HW_MIXTBR_PCPCD_BITPOS
                             7967 ; 184  |#define HW_MIXTBR_DCKI_SETMASK 1<<HW_MIXTBR_DCKI_BITPOS
                             7968 ; 185  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_SETMASK 1<<HW_MIXTBR_MIC_BIAS_OUT_SEL_BITPOS
                             7969 ; 186  |#define HW_MIXTBR_PSRN_SETMASK 1<<HW_MIXTBR_PSRN_BITPOS
                             7970 ; 187  |#define HW_MIXTBR_FX2_SETMASK 1<<HW_MIXTBR_FX2_BITPOS
                             7971 ; 188  |#define HW_MIXTBR_VCOS_SETMASK 1<<HW_MIXTBR_VCOS_BITPOS
                             7972 ; 189  |#define HW_MIXTBR_XBCO_SETMASK 1<<HW_MIXTBR_XBCO_BITPOS
                             7973 ; 190  |#define HW_MIXTBR_XBGC_SETMASK 1<<HW_MIXTBR_XBGC_BITPOS
                             7974 ; 191  |#define HW_MIXTBR_ADTHD_SETMASK 1<<HW_MIXTBR_ADTHD_BITPOS
                             7975 ; 192  |#define HW_MIXTBR_MICBIAS_LSSETMASK 1<<HW_MIXTBR_MICBIAS_LSBITPOS
                             7976 ; 193  |#define HW_MIXTBR_PWDADC_SETMASK 1<<HW_MIXTBR_PWDADC_BITPOS
                             7977 ; 194  |#define HW_MIXTBR_MICBIAS1_SETMASK 1<<HW_MIXTBR_MICBIAS1_BITPOS
                             7978 ; 195  |#define HW_MIXTBR_EZD_SETMASK 1<<HW_MIXTBR_EZD_BITPOS
                             7979 ; 196  |#define HW_MIXTBR_DZCDA_SETMASK 1<<HW_MIXTBR_DZCDA_BITPOS
                             7980 ; 197  |#define HW_MIXTBR_DZCFM_SETMASK 1<<HW_MIXTBR_DZCFM_BITPOS
                             7981 ; 198  |#define HW_MIXTBR_DZCLI_SETMASK 1<<HW_MIXTBR_DZCLI_BITPOS
                             7982 ; 199  |#define HW_MIXTBR_DZCMI_SETMASK 1<<HW_MIXTBR_DZCMI_BITPOS
                             7983 ; 200  |#define HW_MIXTBR_DZCMA_SETMASK 1<<HW_MIXTBR_DZCMA_BITPOS
                             7984 ; 201  |
                             7985 ; 202  |#define HW_MIXTBR_INV_USB_CLK_CLRMASK ~(WORD)HW_MIXTBR_INV_USB_CLK_SETMASK
                             7986 ; 203  |#define HW_MIXTBR_USB_DFF_BYPASS_CLRMASK ~(WORD)HW_MIXTBR_USB_DFF_BYPASS_SETMASK
                             7987 ; 204  |#define HW_MIXTBR_HOLD_GND_CLRMASK ~(WORD)HW_MIXTBR_HOLD_GND_SETMASK
                             7988 ; 205  |#define HW_MIXTBR_ACKI_CLRMASK ~(WORD)HW_MIXTBR_ACKI_SETMASK
                             7989 ; 206  |#define HW_MIXTBR_ASD2X_CLRMASK ~(WORD)HW_MIXTBR_ASD2X_SETMASK
                             7990 ; 207  |#define HW_MIXTBR_PCPCU_CLRMASK ~(WORD)HW_MIXTBR_PCPCU_SETMASK
                             7991 ; 208  |#define HW_MIXTBR_PCPCD_CLRMASK ~(WORD)HW_MIXTBR_PCPCD_SETMASK
                             7992 ; 209  |#define HW_MIXTBR_DCKI_CLRMASK ~(WORD)HW_MIXTBR_DCKI_SETMASK
                             7993 ; 210  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_CLRMASK ~(WORD)HW_MIXTBR_MIC_BIAS_OUT_SEL_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 131

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7994 ; 211  |#define HW_MIXTBR_PSRN_CLRMASK ~(WORD)HW_MIXTBR_PSRN_SETMASK
                             7995 ; 212  |#define HW_MIXTBR_FX2_CLRMASK ~(WORD)HW_MIXTBR_FX2_SETMASK
                             7996 ; 213  |#define HW_MIXTBR_VCOS_CLRMASK ~(WORD)HW_MIXTBR_VCOS_SETMASK
                             7997 ; 214  |#define HW_MIXTBR_XBCO_CLRMASK ~(WORD)HW_MIXTBR_XBCO_SETMASK
                             7998 ; 215  |#define HW_MIXTBR_XBGC_CLRMASK ~(WORD)HW_MIXTBR_XBGC_SETMASK
                             7999 ; 216  |#define HW_MIXTBR_ADTHD_CLRMASK ~(WORD)HW_MIXTBR_ADTHD_SETMASK
                             8000 ; 217  |#define HW_MIXTBR_MICBIAS_LSCLRMASK ~(WORD)HW_MIXTBR_MICBIAS_LSSETMASK
                             8001 ; 218  |#define HW_MIXTBR_PWDADC_CLRMASK ~(WORD)HW_MIXTBR_PWDADC_SETMASK
                             8002 ; 219  |#define HW_MIXTBR_MICBIAS1_CLRMASK ~(WORD)HW_MIXTBR_MICBIAS1_SETMASK
                             8003 ; 220  |#define HW_MIXTBR_EZD_CLRMASK ~(WORD)HW_MIXTBR_EZD_SETMASK
                             8004 ; 221  |#define HW_MIXTBR_DZCDA_CLRMASK ~(WORD)HW_MIXTBR_DZCDA_SETMASK
                             8005 ; 222  |#define HW_MIXTBR_DZCFM_CLRMASK ~(WORD)HW_MIXTBR_DZCFM_SETMASK
                             8006 ; 223  |#define HW_MIXTBR_DZCLI_CLRMASK ~(WORD)HW_MIXTBR_DZCLI_SETMASK
                             8007 ; 224  |#define HW_MIXTBR_DZCMI_CLRMASK ~(WORD)HW_MIXTBR_DZCMI_SETMASK
                             8008 ; 225  |#define HW_MIXTBR_DZCMA_CLRMASK ~(WORD)HW_MIXTBR_DZCMA_SETMASK
                             8009 ; 226  |
                             8010 ; 227  |typedef union               
                             8011 ; 228  |{
                             8012 ; 229  |    struct {
                             8013 ; 230  |        int INV_USB_CLK            : 1;
                             8014 ; 231  |        int USB_DFF_BYPASS         : 1;
                             8015 ; 232  |        int HOLD_GND               : 1;
                             8016 ; 233  |        int ACKI                   : 1;
                             8017 ; 234  |        int ASD2X                  : 1;
                             8018 ; 235  |        int PCPCU                  : 1;
                             8019 ; 236  |        int PCPCD                  : 1;
                             8020 ; 237  |        int DCKI                   : 1;
                             8021 ; 238  |        int MIC_BIAS_OUT_SEL       : 1;
                             8022 ; 239  |        int PSRN                   : 1;
                             8023 ; 240  |        int FX2                    : 1;
                             8024 ; 241  |        int VCOS                   : 1;
                             8025 ; 242  |        int XBCO                   : 1;
                             8026 ; 243  |        int XBGC                   : 1;
                             8027 ; 244  |        int ADTHD                  : 1;
                             8028 ; 245  |        int MICBIAS_LSBITPOS       : 1;
                             8029 ; 246  |        int PWDADC                 : 1;
                             8030 ; 247  |        int MICBIAS1               : 1;
                             8031 ; 248  |        int EZD                    : 1;
                             8032 ; 249  |        int DZCDA                  : 1;
                             8033 ; 250  |        int DZCFM                  : 1;
                             8034 ; 251  |        int DZCLI                  : 1;
                             8035 ; 252  |        int DZCMI                  : 1;
                             8036 ; 253  |        int DZCMA                  : 1;
                             8037 ; 254  |    } B;
                             8038 ; 255  |    int I;
                             8039 ; 256  |    unsigned int U;
                             8040 ; 257  |} mix_tbr_type;
                             8041 ; 258  |#define HW_MIXTBR      (*(volatile mix_tbr_type _X*) (HW_CODEC_BASEADDR+3))
                             8042 ; 259  |
                             8043 ; 260  |
                             8044 ; 261  |/////////////////////////////////////////////////////////////////////////////////
                             8045 ; 262  |//   Generic Volume Register (HW_MIXMASTERVR) Bit Definitions
                             8046 ; 263  |#define HW_MIXVOLUMER_MR_BITPOS 0
                             8047 ; 264  |#define HW_MIXVOLUMER_ML_BITPOS 8
                             8048 ; 265  |#define HW_MIXVOLUMER_MUTE_BITPOS 15
                             8049 ; 266  |
                             8050 ; 267  |#define HW_MIXVOLUMER_MR_WIDTH (5)
                             8051 ; 268  |#define HW_MIXVOLUMER_ML_WIDTH (5)
                             8052 ; 269  |#define HW_MIXVOLUMER_MUTE_WIDTH 1
                             8053 ; 270  |
                             8054 ; 271  |#define HW_MIXVOLUMER_MR_SETMASK 0x1F<<HW_MIXVOLUMER_MR_BITPOS
                             8055 ; 272  |#define HW_MIXVOLUMER_ML_SETMASK 0x1F<<HW_MIXVOLUMER_ML_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 132

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8056 ; 273  |#define HW_MIXVOLUMER_MUTE_SETMASK 1<<HW_MIXVOLUMER_MUTE_BITPOS
                             8057 ; 274  |
                             8058 ; 275  |#define HW_MIXVOLUMER_MR_CLRMASK ~(WORD)HW_MIXVOLUMER_MR_SETMASK
                             8059 ; 276  |#define HW_MIXVOLUMER_ML_CLRMASK ~(WORD)HW_MIXVOLUMER_ML_SETMASK
                             8060 ; 277  |#define HW_MIXVOLUMER_MUTE_CLRMASK ~(WORD)HW_MIXVOLUMER_MUTE_SETMASK
                             8061 ; 278  |
                             8062 ; 279  |#define HW_MIXVOLUMER_ML_PLUS_12P0_SETMASK 0<<HW_MIXVOLUMER_ML_BITPOS
                             8063 ; 280  |#define HW_MIXVOLUMER_ML_PLUS_10P5_SETMASK 1<<HW_MIXVOLUMER_ML_BITPOS
                             8064 ; 281  |#define HW_MIXVOLUMER_ML_PLUS_09P0_SETMASK 2<<HW_MIXVOLUMER_ML_BITPOS
                             8065 ; 282  |#define HW_MIXVOLUMER_ML_PLUS_07P5_SETMASK 3<<HW_MIXVOLUMER_ML_BITPOS
                             8066 ; 283  |#define HW_MIXVOLUMER_ML_PLUS_06P0_SETMASK 4<<HW_MIXVOLUMER_ML_BITPOS
                             8067 ; 284  |#define HW_MIXVOLUMER_ML_PLUS_04P5_SETMASK 5<<HW_MIXVOLUMER_ML_BITPOS
                             8068 ; 285  |#define HW_MIXVOLUMER_ML_PLUS_03P0_SETMASK 6<<HW_MIXVOLUMER_ML_BITPOS
                             8069 ; 286  |#define HW_MIXVOLUMER_ML_PLUS_01P5_SETMASK 7<<HW_MIXVOLUMER_ML_BITPOS
                             8070 ; 287  |#define HW_MIXVOLUMER_ML_ZERO_SETMASK 8<<HW_MIXVOLUMER_ML_BITPOS
                             8071 ; 288  |#define HW_MIXVOLUMER_ML_MINUS_01P5_SETMASK 9<<HW_MIXVOLUMER_ML_BITPOS
                             8072 ; 289  |#define HW_MIXVOLUMER_ML_MINUS_03P0_SETMASK 10<<HW_MIXVOLUMER_ML_BITPOS
                             8073 ; 290  |#define HW_MIXVOLUMER_ML_MINUS_04P5_SETMASK 11<<HW_MIXVOLUMER_ML_BITPOS
                             8074 ; 291  |#define HW_MIXVOLUMER_ML_MINUS_06P0_SETMASK 12<<HW_MIXVOLUMER_ML_BITPOS
                             8075 ; 292  |#define HW_MIXVOLUMER_ML_MINUS_07P5_SETMASK 13<<HW_MIXVOLUMER_ML_BITPOS
                             8076 ; 293  |#define HW_MIXVOLUMER_ML_MINUS_09P0_SETMASK 14<<HW_MIXVOLUMER_ML_BITPOS
                             8077 ; 294  |#define HW_MIXVOLUMER_ML_MINUS_10P5_SETMASK 15<<HW_MIXVOLUMER_ML_BITPOS
                             8078 ; 295  |#define HW_MIXVOLUMER_ML_MINUS_12P0_SETMASK 16<<HW_MIXVOLUMER_ML_BITPOS
                             8079 ; 296  |#define HW_MIXVOLUMER_ML_MINUS_13P5_SETMASK 17<<HW_MIXVOLUMER_ML_BITPOS
                             8080 ; 297  |#define HW_MIXVOLUMER_ML_MINUS_15P0_SETMASK 18<<HW_MIXVOLUMER_ML_BITPOS
                             8081 ; 298  |#define HW_MIXVOLUMER_ML_MINUS_16P5_SETMASK 19<<HW_MIXVOLUMER_ML_BITPOS
                             8082 ; 299  |#define HW_MIXVOLUMER_ML_MINUS_18P0_SETMASK 20<<HW_MIXVOLUMER_ML_BITPOS
                             8083 ; 300  |#define HW_MIXVOLUMER_ML_MINUS_19P5_SETMASK 21<<HW_MIXVOLUMER_ML_BITPOS
                             8084 ; 301  |#define HW_MIXVOLUMER_ML_MINUS_21P0_SETMASK 22<<HW_MIXVOLUMER_ML_BITPOS
                             8085 ; 302  |#define HW_MIXVOLUMER_ML_MINUS_22P5_SETMASK 23<<HW_MIXVOLUMER_ML_BITPOS
                             8086 ; 303  |#define HW_MIXVOLUMER_ML_MINUS_24P0_SETMASK 24<<HW_MIXVOLUMER_ML_BITPOS
                             8087 ; 304  |#define HW_MIXVOLUMER_ML_MINUS_25P5_SETMASK 25<<HW_MIXVOLUMER_ML_BITPOS
                             8088 ; 305  |#define HW_MIXVOLUMER_ML_MINUS_27P0_SETMASK 26<<HW_MIXVOLUMER_ML_BITPOS
                             8089 ; 306  |#define HW_MIXVOLUMER_ML_MINUS_28P5_SETMASK 27<<HW_MIXVOLUMER_ML_BITPOS
                             8090 ; 307  |#define HW_MIXVOLUMER_ML_MINUS_30P0_SETMASK 28<<HW_MIXVOLUMER_ML_BITPOS
                             8091 ; 308  |#define HW_MIXVOLUMER_ML_MINUS_31P5_SETMASK 29<<HW_MIXVOLUMER_ML_BITPOS
                             8092 ; 309  |#define HW_MIXVOLUMER_ML_MINUS_33P0_SETMASK 30<<HW_MIXVOLUMER_ML_BITPOS
                             8093 ; 310  |#define HW_MIXVOLUMER_ML_MINUS_34P5_SETMASK 31<<HW_MIXVOLUMER_ML_BITPOS
                             8094 ; 311  |
                             8095 ; 312  |#define HW_MIXVOLUMER_MR_PLUS_12P0_SETMASK 0
                             8096 ; 313  |#define HW_MIXVOLUMER_MR_PLUS_10P5_SETMASK 1
                             8097 ; 314  |#define HW_MIXVOLUMER_MR_PLUS_09P0_SETMASK 2
                             8098 ; 315  |#define HW_MIXVOLUMER_MR_PLUS_07P5_SETMASK 3
                             8099 ; 316  |#define HW_MIXVOLUMER_MR_PLUS_06P0_SETMASK 4
                             8100 ; 317  |#define HW_MIXVOLUMER_MR_PLUS_04P5_SETMASK 5
                             8101 ; 318  |#define HW_MIXVOLUMER_MR_PLUS_03P0_SETMASK 6
                             8102 ; 319  |#define HW_MIXVOLUMER_MR_PLUS_01P5_SETMASK 7
                             8103 ; 320  |#define HW_MIXVOLUMER_MR_ZERO_SETMASK 8
                             8104 ; 321  |#define HW_MIXVOLUMER_MR_MINUS_01P5_SETMASK 9
                             8105 ; 322  |#define HW_MIXVOLUMER_MR_MINUS_03P0_SETMASK 10
                             8106 ; 323  |#define HW_MIXVOLUMER_MR_MINUS_04P5_SETMASK 11
                             8107 ; 324  |#define HW_MIXVOLUMER_MR_MINUS_06P0_SETMASK 12
                             8108 ; 325  |#define HW_MIXVOLUMER_MR_MINUS_07P5_SETMASK 13
                             8109 ; 326  |#define HW_MIXVOLUMER_MR_MINUS_09P0_SETMASK 14
                             8110 ; 327  |#define HW_MIXVOLUMER_MR_MINUS_10P5_SETMASK 15
                             8111 ; 328  |#define HW_MIXVOLUMER_MR_MINUS_12P0_SETMASK 16
                             8112 ; 329  |#define HW_MIXVOLUMER_MR_MINUS_13P5_SETMASK 17
                             8113 ; 330  |#define HW_MIXVOLUMER_MR_MINUS_15P0_SETMASK 18
                             8114 ; 331  |#define HW_MIXVOLUMER_MR_MINUS_16P5_SETMASK 19
                             8115 ; 332  |#define HW_MIXVOLUMER_MR_MINUS_18P0_SETMASK 20
                             8116 ; 333  |#define HW_MIXVOLUMER_MR_MINUS_19P5_SETMASK 21
                             8117 ; 334  |#define HW_MIXVOLUMER_MR_MINUS_21P0_SETMASK 22
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 133

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8118 ; 335  |#define HW_MIXVOLUMER_MR_MINUS_22P5_SETMASK 23
                             8119 ; 336  |#define HW_MIXVOLUMER_MR_MINUS_24P0_SETMASK 24
                             8120 ; 337  |#define HW_MIXVOLUMER_MR_MINUS_25P5_SETMASK 25
                             8121 ; 338  |#define HW_MIXVOLUMER_MR_MINUS_27P0_SETMASK 26
                             8122 ; 339  |#define HW_MIXVOLUMER_MR_MINUS_28P5_SETMASK 27
                             8123 ; 340  |#define HW_MIXVOLUMER_MR_MINUS_30P0_SETMASK 28
                             8124 ; 341  |#define HW_MIXVOLUMER_MR_MINUS_31P5_SETMASK 29
                             8125 ; 342  |#define HW_MIXVOLUMER_MR_MINUS_33P0_SETMASK 30
                             8126 ; 343  |#define HW_MIXVOLUMER_MR_MINUS_34P5_SETMASK 31
                             8127 ; 344  |
                             8128 ; 345  |/////////////////////////////////////////////////////////////////////////////////
                             8129 ; 346  |//   Mixer Master Volume Register (HW_MIXMASTERVR) Bit Definitions
                             8130 ; 347  |#define HW_MIXMASTERVR_MR_BITPOS 0
                             8131 ; 348  |#define HW_MIXMASTERVR_ML_BITPOS 8
                             8132 ; 349  |#define HW_MIXMASTERVR_MUTE_BITPOS 15
                             8133 ; 350  |
                             8134 ; 351  |#define HW_MIXMASTERVR_MR_WIDTH (5)
                             8135 ; 352  |#define HW_MIXMASTERVR_ML_WIDTH (5)
                             8136 ; 353  |#define HW_MIXMASTERVR_MUTE_WIDTH (1)
                             8137 ; 354  |
                             8138 ; 355  |#define HW_MIXMASTERVR_MR_SETMASK 0x1F<<HW_MIXMASTERVR_MR_BITPOS
                             8139 ; 356  |#define HW_MIXMASTERVR_ML_SETMASK 0x1F<<HW_MIXMASTERVR_ML_BITPOS
                             8140 ; 357  |#define HW_MIXMASTERVR_MUTE_SETMASK 1<<HW_MIXMASTERVR_MUTE_BITPOS
                             8141 ; 358  |
                             8142 ; 359  |#define HW_MIXMASTERVR_MR_CLRMASK ~(WORD)HW_MIXMASTERVR_MR_SETMASK
                             8143 ; 360  |#define HW_MIXMASTERVR_ML_CLRMASK ~(WORD)HW_MIXMASTERVR_ML_SETMASK
                             8144 ; 361  |#define HW_MIXMASTERVR_MUTE_CLRMASK ~(WORD)HW_MIXMASTERVR_MUTE_SETMASK
                             8145 ; 362  |
                             8146 ; 363  |
                             8147 ; 364  |typedef union               
                             8148 ; 365  |{
                             8149 ; 366  |    struct
                             8150 ; 367  |    {
                             8151 ; 368  |        unsigned MR :5;
                             8152 ; 369  |        int         :3;
                             8153 ; 370  |        unsigned ML :5;
                             8154 ; 371  |        int         :2;
                             8155 ; 372  |        int MUTE    :1;
                             8156 ; 373  |    } B;
                             8157 ; 374  |    int I;
                             8158 ; 375  |    unsigned int U;
                             8159 ; 376  |} mix_mastervr_type;
                             8160 ; 377  |#define HW_MIXMASTERVR (*(volatile mix_mastervr_type _X*) (HW_CODEC_BASEADDR+4))
                             8161 ; 378  |
                             8162 ; 379  |
                             8163 ; 380  |/////////////////////////////////////////////////////////////////////////////////
                             8164 ; 381  |//   Mixer Mic In Volume Register (HW_MIXMICINVR) Bit Definitions
                             8165 ; 382  |#define HW_MIXMICINVR_GN_BITPOS 0
                             8166 ; 383  |#define HW_MIXMICINVR_P20DB_BITPOS 6
                             8167 ; 384  |#define HW_MIXMICINVR_MUTE_BITPOS 15
                             8168 ; 385  |
                             8169 ; 386  |#define HW_MIXMICINVR_GN_WIDTH 5
                             8170 ; 387  |#define HW_MIXMICINVR_RSVD1_WIDTH 1
                             8171 ; 388  |#define HW_MIXMICINVR_P20DB_WIDTH 1
                             8172 ; 389  |#define HW_MIXMICINVR_RSVD2_WIDTH 8
                             8173 ; 390  |#define HW_MIXMICINVR_MUTE_WIDTH 1
                             8174 ; 391  |#define HW_MIXMICINVR_RSVD3_WIDTH 8
                             8175 ; 392  |
                             8176 ; 393  |#define HW_MIXMICINVR_GN_SETMASK 0x1F<<HW_MIXMICINVR_GN_BITPOS
                             8177 ; 394  |#define HW_MIXMICINVR_P20DB_SETMASK 1<<HW_MIXMICINVR_P20DB_BITPOS
                             8178 ; 395  |#define HW_MIXMICINVR_MUTE_SETMASK 1<<HW_MIXMICINVR_MUTE_BITPOS
                             8179 ; 396  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 134

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8180 ; 397  |#define HW_MIXMICINVR_GN_CLRMASK ~(WORD)HW_MIXMICINVR_GN_SETMASK
                             8181 ; 398  |#define HW_MIXMICINVR_P20DB_CLRMASK ~(WORD)HW_MIXMICINVR_P20DB_SETMASK
                             8182 ; 399  |#define HW_MIXMICINVR_MUTE_CLRMASK ~(WORD)HW_MIXMICINVR_MUTE_SETMASK
                             8183 ; 400  |
                             8184 ; 401  |#define HW_MIXMICINVR_GN_PLUS_12P0_SETMASK 0
                             8185 ; 402  |#define HW_MIXMICINVR_GN_PLUS_10P5_SETMASK 1
                             8186 ; 403  |#define HW_MIXMICINVR_GN_PLUS_09P0_SETMASK 2
                             8187 ; 404  |#define HW_MIXMICINVR_GN_PLUS_07P5_SETMASK 3
                             8188 ; 405  |#define HW_MIXMICINVR_GN_PLUS_06P0_SETMASK 4
                             8189 ; 406  |#define HW_MIXMICINVR_GN_PLUS_04P5_SETMASK 5
                             8190 ; 407  |#define HW_MIXMICINVR_GN_PLUS_03P0_SETMASK 6
                             8191 ; 408  |#define HW_MIXMICINVR_GN_PLUS_01P5_SETMASK 7
                             8192 ; 409  |#define HW_MIXMICINVR_GN_ZERO_SETMASK 8
                             8193 ; 410  |#define HW_MIXMICINVR_GN_MINUS_01P5_SETMASK 9
                             8194 ; 411  |#define HW_MIXMICINVR_GN_MINUS_03P0_SETMASK 10
                             8195 ; 412  |#define HW_MIXMICINVR_GN_MINUS_04P5_SETMASK 11
                             8196 ; 413  |#define HW_MIXMICINVR_GN_MINUS_06P0_SETMASK 12
                             8197 ; 414  |#define HW_MIXMICINVR_GN_MINUS_07P5_SETMASK 13
                             8198 ; 415  |#define HW_MIXMICINVR_GN_MINUS_09P0_SETMASK 14
                             8199 ; 416  |#define HW_MIXMICINVR_GN_MINUS_10P5_SETMASK 15
                             8200 ; 417  |#define HW_MIXMICINVR_GN_MINUS_12P0_SETMASK 16
                             8201 ; 418  |#define HW_MIXMICINVR_GN_MINUS_13P5_SETMASK 17
                             8202 ; 419  |#define HW_MIXMICINVR_GN_MINUS_15P0_SETMASK 18
                             8203 ; 420  |#define HW_MIXMICINVR_GN_MINUS_16P5_SETMASK 19
                             8204 ; 421  |#define HW_MIXMICINVR_GN_MINUS_18P0_SETMASK 20
                             8205 ; 422  |#define HW_MIXMICINVR_GN_MINUS_19P5_SETMASK 21
                             8206 ; 423  |#define HW_MIXMICINVR_GN_MINUS_21P0_SETMASK 22
                             8207 ; 424  |#define HW_MIXMICINVR_GN_MINUS_22P5_SETMASK 23
                             8208 ; 425  |#define HW_MIXMICINVR_GN_MINUS_24P0_SETMASK 24
                             8209 ; 426  |#define HW_MIXMICINVR_GN_MINUS_25P5_SETMASK 25
                             8210 ; 427  |#define HW_MIXMICINVR_GN_MINUS_27P0_SETMASK 26
                             8211 ; 428  |#define HW_MIXMICINVR_GN_MINUS_28P5_SETMASK 27
                             8212 ; 429  |#define HW_MIXMICINVR_GN_MINUS_30P0_SETMASK 28
                             8213 ; 430  |#define HW_MIXMICINVR_GN_MINUS_31P5_SETMASK 29
                             8214 ; 431  |#define HW_MIXMICINVR_GN_MINUS_33P0_SETMASK 30
                             8215 ; 432  |#define HW_MIXMICINVR_GN_MINUS_34P5_SETMASK 31
                             8216 ; 433  |
                             8217 ; 434  |typedef union               
                             8218 ; 435  |{
                             8219 ; 436  |    struct {
                             8220 ; 437  |        int GN          : HW_MIXMICINVR_GN_WIDTH;
                             8221 ; 438  |        int RSVD1       : HW_MIXMICINVR_RSVD1_WIDTH;
                             8222 ; 439  |        int P20DB       : HW_MIXMICINVR_P20DB_WIDTH;
                             8223 ; 440  |        int RSVD2       : HW_MIXMICINVR_RSVD2_WIDTH;
                             8224 ; 441  |        int MUTE        : HW_MIXMICINVR_MUTE_WIDTH;
                             8225 ; 442  |        int RSVD3       : HW_MIXMICINVR_RSVD3_WIDTH;
                             8226 ; 443  |    } B;
                             8227 ; 444  |    int I;
                             8228 ; 445  |    unsigned int U;
                             8229 ; 446  |} mix_micinvr_type;
                             8230 ; 447  |#define HW_MIXMICINVR (*(volatile mix_micinvr_type _X*) (HW_CODEC_BASEADDR+5))
                             8231 ; 448  |
                             8232 ; 449  |
                             8233 ; 450  |
                             8234 ; 451  |
                             8235 ; 452  |/////////////////////////////////////////////////////////////////////////////////
                             8236 ; 453  |//   Mixer Line1 In Volume Register (HW_MIXLINE1INVR) Bit Definitions
                             8237 ; 454  |#define HW_MIXLINE1INVR_GR_BITPOS 0
                             8238 ; 455  |#define HW_MIXLINE1INVR_GL_BITPOS 8
                             8239 ; 456  |#define HW_MIXLINE1INVR_MUTE_BITPOS 15
                             8240 ; 457  |
                             8241 ; 458  |#define HW_MIXLINE1INVR_GR_WIDTH 5
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 135

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8242 ; 459  |#define HW_MIXLINE1INVR_RSVD1_WIDTH 3
                             8243 ; 460  |#define HW_MIXLINE1INVR_GL_WIDTH 5
                             8244 ; 461  |#define HW_MIXLINE1INVR_RSVD2_WIDTH 2
                             8245 ; 462  |#define HW_MIXLINE1INVR_MUTE_WIDTH 1
                             8246 ; 463  |#define HW_MIXLINE1INVR_RSVD3_WIDTH 8
                             8247 ; 464  |
                             8248 ; 465  |#define HW_MIXLINE1INVR_GR_SETMASK 0x1F<<HW_MIXLINE1INVR_GR_BITPOS
                             8249 ; 466  |#define HW_MIXLINE1INVR_GL_SETMASK 0x1F<<HW_MIXLINE1INVR_GL_BITPOS
                             8250 ; 467  |#define HW_MIXLINE1INVR_MUTE_SETMASK 1<<HW_MIXLINE1INVR_MUTE_BITPOS
                             8251 ; 468  |
                             8252 ; 469  |#define HW_MIXLINE1INVR_GR_CLRMASK ~(WORD)HW_MIXLINE1INVR_GR_SETMASK
                             8253 ; 470  |#define HW_MIXLINE1INVR_GL_CLRMASK ~(WORD)HW_MIXLINE1INVR_GL_SETMASK
                             8254 ; 471  |#define HW_MIXLINE1INVR_MUTE_CLRMASK ~(WORD)HW_MIXLINE1INVR_MUTE_SETMASK
                             8255 ; 472  |
                             8256 ; 473  |typedef union               
                             8257 ; 474  |{
                             8258 ; 475  |    struct {
                             8259 ; 476  |        int GR          : HW_MIXLINE1INVR_GR_WIDTH;
                             8260 ; 477  |        int RSVD1       : HW_MIXLINE1INVR_RSVD1_WIDTH;
                             8261 ; 478  |        int GL          : HW_MIXLINE1INVR_GL_WIDTH;
                             8262 ; 479  |        int RSVD2       : HW_MIXLINE1INVR_RSVD2_WIDTH;
                             8263 ; 480  |        int MUTE        : HW_MIXLINE1INVR_MUTE_WIDTH;
                             8264 ; 481  |        int RSVD3       : HW_MIXLINE1INVR_RSVD3_WIDTH;
                             8265 ; 482  |    } B;
                             8266 ; 483  |    int I;
                             8267 ; 484  |    unsigned int U;
                             8268 ; 485  |} mix_line1invr_type;
                             8269 ; 486  |#define HW_MIXLINE1INVR (*(volatile mix_line1invr_type _X*) (HW_CODEC_BASEADDR+6))
                             8270 ; 487  |
                             8271 ; 488  |
                             8272 ; 489  |
                             8273 ; 490  |/////////////////////////////////////////////////////////////////////////////////
                             8274 ; 491  |//   Mixer Line2 In Volume Register (HW_MIXLINE2INVR) Bit Definitions
                             8275 ; 492  |#define HW_MIXLINE2INVR_GR_BITPOS 0
                             8276 ; 493  |#define HW_MIXLINE2INVR_GL_BITPOS 8
                             8277 ; 494  |#define HW_MIXLINE2INVR_MUTE_BITPOS 15
                             8278 ; 495  |
                             8279 ; 496  |#define HW_MIXLINE2INVR_GR_WIDTH 5
                             8280 ; 497  |#define HW_MIXLINE2INVR_RSVD1_WIDTH 3
                             8281 ; 498  |#define HW_MIXLINE2INVR_GL_WIDTH 5
                             8282 ; 499  |#define HW_MIXLINE2INVR_RSVD2_WIDTH 2
                             8283 ; 500  |#define HW_MIXLINE2INVR_MUTE_WIDTH 1
                             8284 ; 501  |#define HW_MIXLINE2INVR_RSVD3_WIDTH 8
                             8285 ; 502  |
                             8286 ; 503  |
                             8287 ; 504  |#define HW_MIXLINE2INVR_GR_SETMASK 0x1F<<HW_MIXLINE2INVR_GR_BITPOS
                             8288 ; 505  |#define HW_MIXLINE2INVR_GL_SETMASK 0x1F<<HW_MIXLINE2INVR_GL_BITPOS
                             8289 ; 506  |#define HW_MIXLINE2INVR_MUTE_SETMASK 1<<HW_MIXLINE2INVR_MUTE_BITPOS
                             8290 ; 507  |
                             8291 ; 508  |#define HW_MIXLINE2INVR_GR_CLRMASK ~(WORD)HW_MIXLINE2INVR_GR_SETMASK
                             8292 ; 509  |#define HW_MIXLINE2INVR_GL_CLRMASK ~(WORD)HW_MIXLINE2INVR_GL_SETMASK
                             8293 ; 510  |#define HW_MIXLINE2INVR_MUTE_CLRMASK ~(WORD)HW_MIXLINE2INVR_MUTE_SETMASK
                             8294 ; 511  |
                             8295 ; 512  |typedef union               
                             8296 ; 513  |{
                             8297 ; 514  |    struct {
                             8298 ; 515  |        int GR          : HW_MIXLINE2INVR_GR_WIDTH;
                             8299 ; 516  |        int RSVD1       : HW_MIXLINE2INVR_RSVD1_WIDTH;
                             8300 ; 517  |        int GL          : HW_MIXLINE2INVR_GL_WIDTH;
                             8301 ; 518  |        int RSVD2       : HW_MIXLINE2INVR_RSVD2_WIDTH;
                             8302 ; 519  |        int MUTE        : HW_MIXLINE2INVR_MUTE_WIDTH;
                             8303 ; 520  |        int RSVD3       : HW_MIXLINE2INVR_RSVD3_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 136

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8304 ; 521  |    } B;
                             8305 ; 522  |    int I;
                             8306 ; 523  |    unsigned int U;
                             8307 ; 524  |} mix_line2invr_type;
                             8308 ; 525  |#define HW_MIXLINE2INVR (*(volatile mix_line2invr_type _X*) (HW_CODEC_BASEADDR+7))
                             8309 ; 526  |
                             8310 ; 527  |
                             8311 ; 528  |
                             8312 ; 529  |/////////////////////////////////////////////////////////////////////////////////
                             8313 ; 530  |//   Mixer DAC In Volume Register (HW_MIXDACINVR) Bit Definitions
                             8314 ; 531  |#define HW_MIXDACINVR_MR_BITPOS 0
                             8315 ; 532  |#define HW_MIXDACINVR_ML_BITPOS 8
                             8316 ; 533  |#define HW_MIXDACINVR_MUTE_BITPOS 15
                             8317 ; 534  |
                             8318 ; 535  |#define HW_MIXDACINVR_MR_WIDTH (5)
                             8319 ; 536  |#define HW_MIXDACINVR_ML_WIDTH (5)
                             8320 ; 537  |#define HW_MIXDACINVR_MUTE_WIDTH (1)
                             8321 ; 538  |
                             8322 ; 539  |#define HW_MIXDACINVR_MR_SETMASK 0x1F<<HW_MIXDACINVR_MR_BITPOS
                             8323 ; 540  |#define HW_MIXDACINVR_ML_SETMASK 0x1F<<HW_MIXDACINVR_ML_BITPOS
                             8324 ; 541  |#define HW_MIXDACINVR_MUTE_SETMASK 1<<HW_MIXDACINVR_MUTE_BITPOS
                             8325 ; 542  |
                             8326 ; 543  |#define HW_MIXDACINVR_MR_CLRMASK ~(WORD)HW_MIXDACINVR_MR_SETMASK
                             8327 ; 544  |#define HW_MIXDACINVR_ML_CLRMASK ~(WORD)HW_MIXDACINVR_ML_SETMASK
                             8328 ; 545  |#define HW_MIXDACINVR_MUTE_CLRMASK ~(WORD)HW_MIXDACINVR_MUTE_SETMASK
                             8329 ; 546  |
                             8330 ; 547  |typedef union               
                             8331 ; 548  |{
                             8332 ; 549  |    struct {
                             8333 ; 550  |        int MR   : HW_MIXDACINVR_MR_WIDTH;
                             8334 ; 551  |        int ML   : HW_MIXDACINVR_ML_WIDTH;
                             8335 ; 552  |        int MUTE : HW_MIXDACINVR_MUTE_WIDTH;
                             8336 ; 553  |    } B;
                             8337 ; 554  |    int I;
                             8338 ; 555  |    unsigned int U;
                             8339 ; 556  |} mix_dacinvr_type;
                             8340 ; 557  |#define HW_MIXDACINVR (*(volatile mix_dacinvr_type _X*) (HW_CODEC_BASEADDR+8))
                             8341 ; 558  |
                             8342 ; 559  |
                             8343 ; 560  |/////////////////////////////////////////////////////////////////////////////////
                             8344 ; 561  |//   Mixer Record Select Register (HW_MIXRECSELR) Bit Definitions
                             8345 ; 562  |#define HW_MIXRECSELR_SR_BITPOS 0
                             8346 ; 563  |#define HW_MIXRECSELR_SL_BITPOS 8
                             8347 ; 564  |#define HW_MIXRECSELR_X_BITPOS 11
                             8348 ; 565  |
                             8349 ; 566  |#define HW_MIXRECSELR_SR_WIDTH 3
                             8350 ; 567  |#define HW_MIXRECSELR_RSVD1_WIDTH 5
                             8351 ; 568  |#define HW_MIXRECSELR_SL_WIDTH 3
                             8352 ; 569  |#define HW_MIXRECSELR_X_WIDTH 1
                             8353 ; 570  |#define HW_MIXRECSELR_RSVD2_WIDTH 12
                             8354 ; 571  |
                             8355 ; 572  |#define HW_MIXRECSELR_SR_SETMASK 7<<HW_MIXRECSELR_SR_BITPOS
                             8356 ; 573  |#define HW_MIXRECSELR_SL_SETMASK 7<<HW_MIXRECSELR_SL_BITPOS
                             8357 ; 574  |#define HW_MIXRECSELR_X_SETMASK 1<<HW_MIXRECSELR_X_BITPOS
                             8358 ; 575  |
                             8359 ; 576  |#define HW_MIXRECSELR_SR_MIC_SETMASK 0<<HW_MIXRECSELR_SR_BITPOS
                             8360 ; 577  |#define HW_MIXRECSELR_SR_LINEIN2_SETMASK 3<<HW_MIXRECSELR_SR_BITPOS
                             8361 ; 578  |#define HW_MIXRECSELR_SR_LINEIN1_SETMASK 4<<HW_MIXRECSELR_SR_BITPOS
                             8362 ; 579  |#define HW_MIXRECSELR_SR_MIX_SETMASK 5<<HW_MIXRECSELR_SR_BITPOS
                             8363 ; 580  |
                             8364 ; 581  |#define HW_MIXRECSELR_SL_MIC_SETMASK 0<<HW_MIXRECSELR_SL_BITPOS
                             8365 ; 582  |#define HW_MIXRECSELR_SL_LINEIN2_SETMASK 3<<HW_MIXRECSELR_SL_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 137

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8366 ; 583  |#define HW_MIXRECSELR_SL_LINEIN1_SETMASK 4<<HW_MIXRECSELR_SL_BITPOS
                             8367 ; 584  |#define HW_MIXRECSELR_SL_MIX_SETMASK 5<<HW_MIXRECSELR_SL_BITPOS
                             8368 ; 585  |
                             8369 ; 586  |#define HW_MIXRECSELR_SR_CLRMASK ~(WORD)HW_MIXRECSELR_SR_SETMASK
                             8370 ; 587  |#define HW_MIXRECSELR_SL_CLRMASK ~(WORD)HW_MIXRECSELR_SL_SETMASK
                             8371 ; 588  |#define HW_MIXRECSELR_SR_SL_CLRMASK ~(WORD)(HW_MIXRECSELR_SR_SETMASK|HW_MIXRECSELR_SL_SETM
                                  ASK)
                             8372 ; 589  |#define HW_MIXRECSELR_X_CLRMASK ~(WORD)HW_MIXRECSELR_X_SETMASK
                             8373 ; 590  |
                             8374 ; 591  |typedef union               
                             8375 ; 592  |{
                             8376 ; 593  |    struct {
                             8377 ; 594  |        int SR          : HW_MIXRECSELR_SR_WIDTH;
                             8378 ; 595  |        int RSVD1       : HW_MIXRECSELR_RSVD1_WIDTH;
                             8379 ; 596  |        int SL          : HW_MIXRECSELR_SL_WIDTH;
                             8380 ; 597  |        int X           : HW_MIXRECSELR_X_WIDTH;
                             8381 ; 598  |        int RSVD2       : HW_MIXRECSELR_RSVD2_WIDTH;
                             8382 ; 599  |    } B;
                             8383 ; 600  |    int I;
                             8384 ; 601  |    unsigned int U;
                             8385 ; 602  |} mix_recselr_type;
                             8386 ; 603  |#define HW_MIXRECSELR (*(volatile mix_recselr_type _X*) (HW_CODEC_BASEADDR+9))
                             8387 ; 604  |
                             8388 ; 605  |
                             8389 ; 606  |
                             8390 ; 607  |/////////////////////////////////////////////////////////////////////////////////
                             8391 ; 608  |//   Mixer ADC In Gain Register (HW_MIXADCGAINR) Bit Definitions
                             8392 ; 609  |#define HW_MIXADCGAINR_GR_BITPOS 0
                             8393 ; 610  |#define HW_MIXADCGAINR_GL_BITPOS 8
                             8394 ; 611  |#define HW_MIXADCGAINR_MUTE_BITPOS 15
                             8395 ; 612  |
                             8396 ; 613  |#define HW_MIXADCGAINR_GR_WIDTH 4
                             8397 ; 614  |#define HW_MIXADCGAINR_RSVD1_WIDTH 4
                             8398 ; 615  |#define HW_MIXADCGAINR_GL_WIDTH 4
                             8399 ; 616  |#define HW_MIXADCGAINR_RSVD2_WIDTH 3
                             8400 ; 617  |#define HW_MIXADCGAINR_MUTE_WIDTH 1
                             8401 ; 618  |#define HW_MIXADCGAINR_RSVD3_WIDTH 8
                             8402 ; 619  |
                             8403 ; 620  |#define HW_MIXADCGAINR_GR_SETMASK 0x1F<<HW_MIXADCGAINR_GR_BITPOS
                             8404 ; 621  |#define HW_MIXADCGAINR_GL_SETMASK 0x1F<<HW_MIXADCGAINR_GL_BITPOS
                             8405 ; 622  |#define HW_MIXADCGAINR_MUTE_SETMASK 1<<HW_MIXADCGAINR_MUTE_BITPOS
                             8406 ; 623  |
                             8407 ; 624  |#define HW_MIXADCGAINR_GR_CLRMASK ~(WORD)HW_MIXADCGAINR_GR_SETMASK
                             8408 ; 625  |#define HW_MIXADCGAINR_GL_CLRMASK ~(WORD)HW_MIXADCGAINR_GL_SETMASK
                             8409 ; 626  |#define HW_MIXADCGAINR_MUTE_CLRMASK ~(WORD)HW_MIXADCGAINR_MUTE_SETMASK
                             8410 ; 627  |
                             8411 ; 628  |#define HW_MIXADCGAINR_GL_00P0_SETMASK 0<<HW_MIXADCGAINR_GL_BITPOS
                             8412 ; 629  |#define HW_MIXADCGAINR_GL_01P5_SETMASK 1<<HW_MIXADCGAINR_GL_BITPOS
                             8413 ; 630  |#define HW_MIXADCGAINR_GL_03P0_SETMASK 2<<HW_MIXADCGAINR_GL_BITPOS
                             8414 ; 631  |#define HW_MIXADCGAINR_GL_04P5_SETMASK 3<<HW_MIXADCGAINR_GL_BITPOS
                             8415 ; 632  |#define HW_MIXADCGAINR_GL_06P0_SETMASK 4<<HW_MIXADCGAINR_GL_BITPOS
                             8416 ; 633  |#define HW_MIXADCGAINR_GL_07P5_SETMASK 5<<HW_MIXADCGAINR_GL_BITPOS
                             8417 ; 634  |#define HW_MIXADCGAINR_GL_09P0_SETMASK 6<<HW_MIXADCGAINR_GL_BITPOS
                             8418 ; 635  |#define HW_MIXADCGAINR_GL_10P5_SETMASK 7<<HW_MIXADCGAINR_GL_BITPOS
                             8419 ; 636  |#define HW_MIXADCGAINR_GL_12P0_SETMASK 8<<HW_MIXADCGAINR_GL_BITPOS
                             8420 ; 637  |#define HW_MIXADCGAINR_GL_13P5_SETMASK 9<<HW_MIXADCGAINR_GL_BITPOS
                             8421 ; 638  |#define HW_MIXADCGAINR_GL_15P0_SETMASK 10<<HW_MIXADCGAINR_GL_BITPOS
                             8422 ; 639  |#define HW_MIXADCGAINR_GL_16P5_SETMASK 11<<HW_MIXADCGAINR_GL_BITPOS
                             8423 ; 640  |#define HW_MIXADCGAINR_GL_18P0_SETMASK 12<<HW_MIXADCGAINR_GL_BITPOS
                             8424 ; 641  |#define HW_MIXADCGAINR_GL_19P5_SETMASK 13<<HW_MIXADCGAINR_GL_BITPOS
                             8425 ; 642  |#define HW_MIXADCGAINR_GL_21P0_SETMASK 14<<HW_MIXADCGAINR_GL_BITPOS
                             8426 ; 643  |#define HW_MIXADCGAINR_GL_22P5_SETMASK 15<<HW_MIXADCGAINR_GL_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 138

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8427 ; 644  |
                             8428 ; 645  |#define HW_MIXADCGAINR_GR_00P0_SETMASK 0
                             8429 ; 646  |#define HW_MIXADCGAINR_GR_01P5_SETMASK 1
                             8430 ; 647  |#define HW_MIXADCGAINR_GR_03P0_SETMASK 2
                             8431 ; 648  |#define HW_MIXADCGAINR_GR_04P5_SETMASK 3
                             8432 ; 649  |#define HW_MIXADCGAINR_GR_06P0_SETMASK 4
                             8433 ; 650  |#define HW_MIXADCGAINR_GR_07P5_SETMASK 5
                             8434 ; 651  |#define HW_MIXADCGAINR_GR_09P0_SETMASK 6
                             8435 ; 652  |#define HW_MIXADCGAINR_GR_10P5_SETMASK 7
                             8436 ; 653  |#define HW_MIXADCGAINR_GR_12P0_SETMASK 8
                             8437 ; 654  |#define HW_MIXADCGAINR_GR_13P5_SETMASK 9
                             8438 ; 655  |#define HW_MIXADCGAINR_GR_15P0_SETMASK 10
                             8439 ; 656  |#define HW_MIXADCGAINR_GR_16P5_SETMASK 11
                             8440 ; 657  |#define HW_MIXADCGAINR_GR_18P0_SETMASK 12
                             8441 ; 658  |#define HW_MIXADCGAINR_GR_19P5_SETMASK 13
                             8442 ; 659  |#define HW_MIXADCGAINR_GR_21P0_SETMASK 14
                             8443 ; 660  |#define HW_MIXADCGAINR_GR_22P5_SETMASK 15
                             8444 ; 661  |
                             8445 ; 662  |typedef union               
                             8446 ; 663  |{
                             8447 ; 664  |    struct {
                             8448 ; 665  |        int GR          : HW_MIXADCGAINR_GR_WIDTH;
                             8449 ; 666  |        int RSVD1       : HW_MIXADCGAINR_RSVD1_WIDTH;
                             8450 ; 667  |        int GL          : HW_MIXADCGAINR_GL_WIDTH;
                             8451 ; 668  |        int RSVD2       : HW_MIXADCGAINR_RSVD2_WIDTH;
                             8452 ; 669  |        int MUTE        : HW_MIXADCGAINR_MUTE_WIDTH;
                             8453 ; 670  |        int RSVD3       : HW_MIXADCGAINR_RSVD3_WIDTH;
                             8454 ; 671  |    } B;
                             8455 ; 672  |    int I;
                             8456 ; 673  |    unsigned int U;
                             8457 ; 674  |} mix_adcgainr_type;
                             8458 ; 675  |#define HW_MIXADCGAINR (*(volatile mix_adcgainr_type _X*) (HW_CODEC_BASEADDR+10))
                             8459 ; 676  |
                             8460 ; 677  |
                             8461 ; 678  |
                             8462 ; 679  |/////////////////////////////////////////////////////////////////////////////////
                             8463 ; 680  |//   Mixer Power Down Register (HW_MIXPWRDNR) Bit Definitions
                             8464 ; 681  |#define HW_MIXPWRDNR_PR0_BITPOS 9
                             8465 ; 682  |#define HW_MIXPWRDNR_PR1_BITPOS 10
                             8466 ; 683  |#define HW_MIXPWRDNR_PR2_BITPOS 11
                             8467 ; 684  |
                             8468 ; 685  |#define HW_MIXPWRDNR_PR0_WIDTH (1)
                             8469 ; 686  |#define HW_MIXPWRDNR_PR1_WIDTH (1)
                             8470 ; 687  |#define HW_MIXPWRDNR_PR2_WIDTH (1)
                             8471 ; 688  |#define HW_MIXPWRDNR_RSVD_WIDTH (12)
                             8472 ; 689  |
                             8473 ; 690  |#define HW_MIXPWRDNR_PR_SETMASK 7<<HW_MIXPWRDNR_PR0_BITPOS
                             8474 ; 691  |
                             8475 ; 692  |#define HW_MIXPWRDNR_PR_CLRMASK ~(WORD)HW_MIXPWRDNR_PR_SETMASK
                             8476 ; 693  |
                             8477 ; 694  |typedef union               
                             8478 ; 695  |{
                             8479 ; 696  |    struct {
                             8480 ; 697  |                int                     : 9;
                             8481 ; 698  |       int PR0          : HW_MIXPWRDNR_PR0_WIDTH;
                             8482 ; 699  |       int PR1          : HW_MIXPWRDNR_PR1_WIDTH;
                             8483 ; 700  |       int PR2          : HW_MIXPWRDNR_PR2_WIDTH;
                             8484 ; 701  |       int RSVD         : HW_MIXPWRDNR_RSVD_WIDTH;
                             8485 ; 702  |    } B;
                             8486 ; 703  |    int I;
                             8487 ; 704  |    unsigned int U;
                             8488 ; 705  |} mix_pwrdnr_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 139

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8489 ; 706  |#define HW_MIXPWRDNR (*(volatile mix_pwrdnr_type _X*) (HW_CODEC_BASEADDR+11))
                             8490 ; 707  |
                             8491 ; 708  |
                             8492 ; 709  |/////////////////////////////////////////////////////////////////////////////////
                             8493 ; 710  |
                             8494 ; 711  |//  Mixer Test Register (HW_MIX_TEST) Bit Definitions
                             8495 ; 712  |
                             8496 ; 713  |#define HW_MIX_TEST_DAC_CHOP_CLK_WIDTH (2)
                             8497 ; 714  |
                             8498 ; 715  |#define HW_MIX_TEST_RSVD0_WIDTH (2)
                             8499 ; 716  |
                             8500 ; 717  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_WIDTH (1)
                             8501 ; 718  |
                             8502 ; 719  |#define HW_MIX_TEST_DAC_MORE_AMP_I_WIDTH (1)
                             8503 ; 720  |
                             8504 ; 721  |#define HW_MIX_TEST_RSVD1_WIDTH (2)
                             8505 ; 722  |
                             8506 ; 723  |#define HW_MIX_TEST_TMP_CFG_WIDTH (4)
                             8507 ; 724  |
                             8508 ; 725  |#define HW_MIX_TEST_TMPPWD_WIDTH (1)
                             8509 ; 726  |
                             8510 ; 727  |#define HW_MIX_TEST_RSVD2_WIDTH (11)
                             8511 ; 728  |
                             8512 ; 729  |
                             8513 ; 730  |
                             8514 ; 731  |#define HW_MIX_TEST_DAC_CHOP_CLK_BITPOS (0)
                             8515 ; 732  |
                             8516 ; 733  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_BITPOS (4)
                             8517 ; 734  |
                             8518 ; 735  |#define HW_MIX_TEST_DAC_MORE_AMP_I_BITPOS (5)
                             8519 ; 736  |
                             8520 ; 737  |#define HW_MIX_TEST_TMP_CFG_BITPOS (8)
                             8521 ; 738  |
                             8522 ; 739  |#define HW_MIX_TEST_TMPPWD_BITPOS (12)
                             8523 ; 740  |
                             8524 ; 741  |
                             8525 ; 742  |
                             8526 ; 743  |#define HW_MIX_TEST_DAC_CHOP_CLK_SETMASK (((1<<HW_MIX_TEST_DAC_CHOP_CLK_WIDTH)-1)<<HW_MIX_
                                  TEST_DAC_CHOP_CLK_BITPOS)        
                             8527 ; 744  |
                             8528 ; 745  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_SETMASK (((1<<HW_MIX_TEST_DAC_DISABLE_RTZ_WIDTH)-1)<<H
                                  W_MIX_TEST_DAC_DISABLE_RTZ_BITPOS)        
                             8529 ; 746  |
                             8530 ; 747  |#define HW_MIX_TEST_DAC_MORE_AMP_I_SETMASK (((1<<HW_MIX_TEST_DAC_MORE_AMP_I_WIDTH)-1)<<HW_
                                  MIX_TEST_DAC_MORE_AMP_I_BITPOS) 
                             8531 ; 748  |
                             8532 ; 749  |#define HW_MIX_TEST_TMP_CFG_SETMASK (((1<<HW_MIX_TEST_TMP_CFG_WIDTH)-1)<<HW_MIX_TEST_TMP_C
                                  FG_BITPOS) 
                             8533 ; 750  |
                             8534 ; 751  |#define HW_MIX_TEST_TMPPWD_SETMASK (((1<<HW_MIX_TEST_TMPPWD_WIDTH)-1)<<HW_MIX_TEST_TMPPWD_
                                  BITPOS) 
                             8535 ; 752  |
                             8536 ; 753  |
                             8537 ; 754  |#define HW_MIX_TEST_DAC_CHOP_CLK_CLRMASK (~(WORD)HW_MIX_TEST_DAC_CHOP_CLK_SETMASK)     
                             8538 ; 755  |
                             8539 ; 756  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_CLRMASK (~(WORD)HW_MIX_TEST_DAC_DISABLE_RTZ_SETMASK)  
                                     
                             8540 ; 757  |
                             8541 ; 758  |#define HW_MIX_TEST_DAC_MORE_AMP_I_CLRMASK (~(WORD)HW_MIX_TEST_DAC_MORE_AMP_I_SETMASK) 
                             8542 ; 759  |
                             8543 ; 760  |#define HW_MIX_TEST_TMP_CFG_CLRMASK (~(WORD)HW_MIX_TEST_TMP_CFG_SETMASK) 
                             8544 ; 761  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 140

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8545 ; 762  |#define HW_MIX_TEST_TMPPWD_CLRMASK (~(WORD)HW_MIX_TEST_TMPPWD_SETMASK) 
                             8546 ; 763  |
                             8547 ; 764  |
                             8548 ; 765  |typedef union               
                             8549 ; 766  |{
                             8550 ; 767  |    struct {
                             8551 ; 768  |        int DAC_CHOP_CLK                   : HW_MIX_TEST_DAC_CHOP_CLK_WIDTH;
                             8552 ; 769  |        int RSVD0                          : HW_MIX_TEST_RSVD0_WIDTH;
                             8553 ; 770  |        int DAC_DISABLE_RTZ                : HW_MIX_TEST_DAC_DISABLE_RTZ_WIDTH;
                             8554 ; 771  |        int DAC_MORE_AMP_I                 : HW_MIX_TEST_DAC_MORE_AMP_I_WIDTH;
                             8555 ; 772  |        int RSVD1                          : HW_MIX_TEST_RSVD1_WIDTH;
                             8556 ; 773  |        int TMP_CFG                        : HW_MIX_TEST_TMP_CFG_WIDTH;
                             8557 ; 774  |        int TMPPWD                         : HW_MIX_TEST_TMPPWD_WIDTH;
                             8558 ; 775  |        int RSVD2                          : HW_MIX_TEST_RSVD2_WIDTH;
                             8559 ; 776  |    } B;
                             8560 ; 777  |    int I;
                             8561 ; 778  |    unsigned int U;
                             8562 ; 779  |} mix_test_type;
                             8563 ; 780  |#define HW_MIX_TEST      (*(volatile mix_test_type _X*) (HW_CODEC_BASEADDR+28))    /* Anal
                                  og Persistent Config Register */
                             8564 ; 781  |
                             8565 ; 782  |
                             8566 ; 783  |/////////////////////////////////////////////////////////////////////////////////
                             8567 ; 784  |//   Reference Control Register (HW_REF_CTRL) Bit Definitions
                             8568 ; 785  |#define HW_REF_CTRL_DACVBGVAL_BITPOS 0
                             8569 ; 786  |#define HW_REF_CTRL_ADJDAC_BITPOS 4
                             8570 ; 787  |#define HW_REF_CTRL_VAGVAL_BITPOS 5
                             8571 ; 788  |#define HW_REF_CTRL_ADJV_BITPOS 9
                             8572 ; 789  |#define HW_REF_CTRL_ADCREFV_BITPOS 10
                             8573 ; 790  |#define HW_REF_CTRL_ADJADC_BITPOS 14
                             8574 ; 791  |#define HW_REF_CTRL_PWRDWNS_BITPOS 15
                             8575 ; 792  |#define HW_REF_CTRL_BIASC_BITPOS 16
                             8576 ; 793  |#define HW_REF_CTRL_LWREF_BITPOS 18
                             8577 ; 794  |#define HW_REF_CTRL_LOW_PWR_BITPOS 19 
                             8578 ; 795  |
                             8579 ; 796  |#define HW_REF_CTRL_DACVBGVAL_WIDTH (4)
                             8580 ; 797  |#define HW_REF_CTRL_ADJDAC_WIDTH (1)
                             8581 ; 798  |#define HW_REF_CTRL_VAGVAL_WIDTH (4)
                             8582 ; 799  |#define HW_REF_CTRL_ADJV_WIDTH (1)
                             8583 ; 800  |#define HW_REF_CTRL_ADCREFV_WIDTH (4)
                             8584 ; 801  |#define HW_REF_CTRL_ADJADC_WIDTH (1)
                             8585 ; 802  |#define HW_REF_CTRL_PWRDWNS_WIDTH (1)
                             8586 ; 803  |#define HW_REF_CTRL_BIASC_WIDTH (2)
                             8587 ; 804  |#define HW_REF_CTRL_LWREF_WIDTH (1)
                             8588 ; 805  |#define HW_REF_CTRL_LOW_PWR_WIDTH (1) 
                             8589 ; 806  |#define HW_REF_CTRL_RSVD_WIDTH (4)
                             8590 ; 807  |
                             8591 ; 808  |#define HW_REF_CTRL_DACVBGVAL_SETMASK (((1<<HW_REF_CTRL_DACVBGVAL_WIDTH)-1)<<HW_REF_CTRL_D
                                  ACVBGVAL_BITPOS)
                             8592 ; 809  |#define HW_REF_CTRL_ADJDAC_SETMASK (((1<<HW_REF_CTRL_ADJDAC_WIDTH)-1)<<HW_REF_CTRL_ADJDAC_
                                  BITPOS)
                             8593 ; 810  |#define HW_REF_CTRL_VAGVAL_SETMASK (((1<<HW_REF_CTRL_VAGVAL_WIDTH)-1)<<HW_REF_CTRL_VAGVAL_
                                  BITPOS)
                             8594 ; 811  |#define HW_REF_CTRL_ADJV_SETMASK (((1<<HW_REF_CTRL_ADJV_WIDTH)-1)<<HW_REF_CTRL_ADJV_BITPOS
                                  )
                             8595 ; 812  |#define HW_REF_CTRL_ADCREFV_SETMASK (((1<<HW_REF_CTRL_ADCREFV_WIDTH)-1)<<HW_REF_CTRL_ADCRE
                                  FV_BITPOS)
                             8596 ; 813  |#define HW_REF_CTRL_ADJADC_SETMASK (((1<<HW_REF_CTRL_ADJADC_WIDTH)-1)<<HW_REF_CTRL_ADJADC_
                                  BITPOS)
                             8597 ; 814  |#define HW_REF_CTRL_PWRDWNS_SETMASK (((1<<HW_REF_CTRL_PWRDWNS_WIDTH)-1)<<HW_REF_CTRL_PWRDW
                                  NS_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 141

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8598 ; 815  |#define HW_REF_CTRL_BIASC_SETMASK (((1<<HW_REF_CTRL_BIASC_WIDTH)-1)<<HW_REF_CTRL_BIASC_BIT
                                  POS)
                             8599 ; 816  |#define HW_REF_CTRL_LWREF_SETMASK (((1<<HW_REF_CTRL_LWREF_WIDTH)-1)<<HW_REF_CTRL_LWREF_BIT
                                  POS)
                             8600 ; 817  |#define HW_REF_CTRL_LOW_PWR_SETMASK (((1<<HW_REF_CTRL_LOW_PWR_WIDTH)-1)<<HW_REF_CTRL_LOW_P
                                  WR_BITPOS)
                             8601 ; 818  |
                             8602 ; 819  |#define HW_REF_CTRL_DACVBGVAL_CLRMASK ~(WORD)HW_REF_CTRL_DACVBGVAL_SETMASK
                             8603 ; 820  |#define HW_REF_CTRL_ADJDAC_CLRMASK ~(WORD)HW_REF_CTRL_ADJDAC_SETMASK
                             8604 ; 821  |#define HW_REF_CTRL_VAGVAL_CLRMASK ~(WORD)HW_REF_CTRL_VAGVAL_SETMASK
                             8605 ; 822  |#define HW_REF_CTRL_ADJV_CLRMASK ~(WORD)HW_REF_CTRL_ADJV_SETMASK
                             8606 ; 823  |#define HW_REF_CTRL_ADCREFV_CLRMASK ~(WORD)HW_REF_CTRL_ADCREFV_SETMASK
                             8607 ; 824  |#define HW_REF_CTRL_ADJADC_CLRMASK ~(WORD)HW_REF_CTRL_ADJADC_SETMASK
                             8608 ; 825  |#define HW_REF_CTRL_PWRDWNS_CLRMASK ~(WORD)HW_REF_CTRL_PWRDWNS_SETMASK
                             8609 ; 826  |#define HW_REF_CTRL_BIASC_CLRMASK ~(WORD)HW_REF_CTRL_BIASC_SETMASK
                             8610 ; 827  |#define HW_REF_CTRL_LWREF_CLRMASK ~(WORD)HW_REF_CTRL_LWREF_SETMASK
                             8611 ; 828  |#define HW_REF_CTRL_LOW_PWR_CLRMASK ~(WORD)HW_REF_CTRL_LOW_PWR_SETMASK
                             8612 ; 829  |
                             8613 ; 830  |typedef union               
                             8614 ; 831  |{
                             8615 ; 832  |    struct {
                             8616 ; 833  |        int DACVBGVAL      : HW_REF_CTRL_DACVBGVAL_WIDTH;
                             8617 ; 834  |        int ADJDAC                 : HW_REF_CTRL_ADJDAC_WIDTH;
                             8618 ; 835  |        int VAGVAL                 : HW_REF_CTRL_VAGVAL_WIDTH;
                             8619 ; 836  |        int ADJV                   : HW_REF_CTRL_ADJV_WIDTH;
                             8620 ; 837  |        int ADCREFV       : HW_REF_CTRL_ADCREFV_WIDTH;
                             8621 ; 838  |        int ADJADC                 : HW_REF_CTRL_ADJADC_WIDTH;
                             8622 ; 839  |        int PWRDWNS       : HW_REF_CTRL_PWRDWNS_WIDTH;
                             8623 ; 840  |        int BIASC         : HW_REF_CTRL_BIASC_WIDTH;
                             8624 ; 841  |        int LWREF         : HW_REF_CTRL_LWREF_WIDTH;
                             8625 ; 842  |        int LOW_PWR       : HW_REF_CTRL_LOW_PWR_WIDTH;
                             8626 ; 843  |        int RSVD               : HW_REF_CTRL_RSVD_WIDTH;
                             8627 ; 844  |    } B;
                             8628 ; 845  |    int I;
                             8629 ; 846  |    unsigned int U;
                             8630 ; 847  |} ref_ctrl_type;
                             8631 ; 848  |#define HW_REF_CTRL (*(volatile ref_ctrl_type _X*) (HW_CODEC_BASEADDR+25))
                             8632 ; 849  |
                             8633 ; 850  |
                             8634 ; 851  |
                             8635 ; 852  |/////////////////////////////////////////////////////////////////////////////////
                             8636 ; 853  |/////////////////////////////////////////////////////////////////////////////////
                             8637 ; 854  |/////////////////////////////////////////////////////////////////////////////////
                             8638 ; 855  |//////  DAC Registers
                             8639 ; 856  |/////////////////////////////////////////////////////////////////////////////////
                             8640 ; 857  |/////////////////////////////////////////////////////////////////////////////////
                             8641 ; 858  |/////////////////////////////////////////////////////////////////////////////////
                             8642 ; 859  |#define HW_DAC_BASEADDR 0xF800
                             8643 ; 860  |
                             8644 ; 861  |
                             8645 ; 862  |
                             8646 ; 863  |/////////////////////////////////////////////////////////////////////////////////
                             8647 ; 864  |//  DAC Control Status Register (HW_DACCSR) Bit Definitions
                             8648 ; 865  |#define HW_DACCSR_TXEN_BITPOS 0
                             8649 ; 866  |#define HW_DACCSR_TXIEN_BITPOS 1
                             8650 ; 867  |#define HW_DACCSR_TXI_BITPOS 2
                             8651 ; 868  |#define HW_DACCSR_TXEXC_BITPOS 3
                             8652 ; 869  |#define HW_DACCSR_LPBK_BITPOS 4
                             8653 ; 870  |#define HW_DACCSR_DMASEL_BITPOS 5
                             8654 ; 871  |#define HW_DACCSR_DAC_HIPPOP_EN_BITPOS 7
                             8655 ; 872  |#define HW_DACCSR_LVUP_BITPOS 8
                             8656 ; 873  |#define HW_DACCSR_RVUP_BITPOS 9
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 142

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8657 ; 874  |#define HW_DACCSR_VUP_BITPOS 10
                             8658 ; 875  |#define HW_DACCSR_RSRVD_BITPOS 11
                             8659 ; 876  |#define HW_DACCSR_CLKGT_BITPOS 23
                             8660 ; 877  |
                             8661 ; 878  |#define HW_DACCSR_TXEN_WIDTH (1)
                             8662 ; 879  |#define HW_DACCSR_TXIEN_WIDTH (1)
                             8663 ; 880  |#define HW_DACCSR_TXI_WIDTH (1)
                             8664 ; 881  |#define HW_DACCSR_TXEXC_WIDTH (1)
                             8665 ; 882  |#define HW_DACCSR_LPBK_WIDTH (1)
                             8666 ; 883  |#define HW_DACCSR_DMASEL_WIDTH (2)
                             8667 ; 884  |#define HW_DACCSR_DAC_HIPPOP_EN_WIDTH (1)
                             8668 ; 885  |#define HW_DACCSR_LVUP_WIDTH (1)
                             8669 ; 886  |#define HW_DACCSR_RVUP_WIDTH (1)
                             8670 ; 887  |#define HW_DACCSR_VUP_WIDTH (1)
                             8671 ; 888  |#define HW_DACCSR_RSRVD_WIDTH (12)
                             8672 ; 889  |#define HW_DACCSR_CLKGT_WIDTH (1)
                             8673 ; 890  |
                             8674 ; 891  |#define HW_DACCSR_TXEN_SETMASK 1<<HW_DACCSR_TXEN_BITPOS
                             8675 ; 892  |#define HW_DACCSR_TXIEN_SETMASK 1<<HW_DACCSR_TXIEN_BITPOS
                             8676 ; 893  |#define HW_DACCSR_TXI_SETMASK 1<<HW_DACCSR_TXI_BITPOS
                             8677 ; 894  |#define HW_DACCSR_TXEXC_SETMASK 1<<HW_DACCSR_TXEXC_BITPOS
                             8678 ; 895  |#define HW_DACCSR_LPBK_SETMASK 1<<HW_DACCSR_LPBK_BITPOS
                             8679 ; 896  |#define HW_DACCSR_DMASEL_P_SETMASK ((2)<<(HW_DACCSR_DMASEL_BITPOS))
                             8680 ; 897  |#define HW_DACCSR_DMASEL_Y_SETMASK (1<<(HW_DACCSR_DMASEL_BITPOS))
                             8681 ; 898  |//         DMASEL_X has no asm setmask since X config value is 00 binary.
                             8682 ; 899  |#define HW_DACCSR_DAC_HIPPOP_EN_SETMASK (1<<HW_DACCSR_DAC_HIPPOP_EN_BITPOS)
                             8683 ; 900  |#define HW_DACCSR_LVUP_SETMASK (1<<HW_DACCSR_LVUP_BITPOS)
                             8684 ; 901  |#define HW_DACCSR_RVUP_SETMASK (1<<HW_DACCSR_RVUP_BITPOS)
                             8685 ; 902  |#define HW_DACCSR_VUP_SETMASK (1<<HW_DACCSR_VUP_BITPOS)
                             8686 ; 903  |#define HW_DACCSR_CLKGT_SETMASK (1<<HW_DACCSR_CLKGT_BITPOS)
                             8687 ; 904  |
                             8688 ; 905  |#define HW_DACCSR_TXEN_CLRMASK ~(WORD)HW_DACCSR_TXEN_SETMASK
                             8689 ; 906  |#define HW_DACCSR_TXIEN_CLRMASK ~(WORD)HW_DACCSR_TXIEN_SETMASK
                             8690 ; 907  |#define HW_DACCSR_TXI_CLRMASK ~(WORD)HW_DACCSR_TXI_SETMASK
                             8691 ; 908  |#define HW_DACCSR_TXEXC_CLRMASK ~(WORD)HW_DACCSR_TXEXC_SETMASK
                             8692 ; 909  |#define HW_DACCSR_LPBK_CLRMASK ~(WORD)HW_DACCSR_LPBK_SETMASK
                             8693 ; 910  |// No asm clrmask for 2 bit bitfield DMASEL
                             8694 ; 911  |#define HW_DACCSR_DAC_HIPPOP_EN_CLRMASK ~(WORD)HW_DACCSR_DAC_HIPPOP_EN_SETMASK
                             8695 ; 912  |#define HW_DACCSR_LVUP_CLRMASK ~(WORD)HW_DACCSR_LVUP_SETMASK
                             8696 ; 913  |#define HW_DACCSR_RVUP_CLRMASK ~(WORD)HW_DACCSR_RVUP_SETMASK
                             8697 ; 914  |#define HW_DACCSR_VUP_CLRMASK ~(WORD)HW_DACCSR_VUP_SETMASK
                             8698 ; 915  |#define HW_DACCSR_CLKGT_CLRMASK ~(WORD)HW_DACCSR_CLKGT_SETMASK 
                             8699 ; 916  |
                             8700 ; 917  |
                             8701 ; 918  |typedef union               
                             8702 ; 919  |{
                             8703 ; 920  |    struct {
                             8704 ; 921  |        int TXEN                        : HW_DACCSR_TXEN_WIDTH;
                             8705 ; 922  |        int TXIEN                       : HW_DACCSR_TXIEN_WIDTH;
                             8706 ; 923  |        int TXI                         : HW_DACCSR_TXI_WIDTH;
                             8707 ; 924  |        int TXEXC                       : HW_DACCSR_TXEXC_WIDTH;
                             8708 ; 925  |        int LPBK                        : HW_DACCSR_LPBK_WIDTH;
                             8709 ; 926  |        int DMASEL                      : HW_DACCSR_DMASEL_WIDTH;
                             8710 ; 927  |             #define HW_DACCSR_DMASEL_X_BITFIELD_VAL    0
                             8711 ; 928  |             #define HW_DACCSR_DMASEL_Y_BITFIELD_VAL    1
                             8712 ; 929  |             #define HW_DACCSR_DMASEL_P_BITFIELD_VAL    2       
                             8713 ; 930  |        int DAC_HIPPOP_EN               : HW_DACCSR_DAC_HIPPOP_EN_WIDTH;
                             8714 ; 931  |        int LVUP                        : HW_DACCSR_LVUP_WIDTH;
                             8715 ; 932  |        int RVUP                        : HW_DACCSR_RVUP_WIDTH;
                             8716 ; 933  |        int VUP                         : HW_DACCSR_VUP_WIDTH;
                             8717 ; 934  |        int RSVD                        : HW_DACCSR_RSRVD_WIDTH;
                             8718 ; 935  |        int CLKGT                       : HW_DACCSR_CLKGT_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 143

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8719 ; 936  |    } B;
                             8720 ; 937  |    int I;
                             8721 ; 938  |    unsigned int U;
                             8722 ; 939  |} dac_csr_type;
                             8723 ; 940  |#define HW_DACCSR      (*(volatile dac_csr_type _X*) (HW_DAC_BASEADDR))
                             8724 ; 941  |
                             8725 ; 942  |
                             8726 ; 943  |
                             8727 ; 944  |/////////////////////////////////////////////////////////////////////////////////
                             8728 ; 945  |//  DAC Sample Rate Register (HW_DACSRR) Bit Definitions
                             8729 ; 946  |#define HW_DACSRR_SR_BITPOS 0
                             8730 ; 947  |
                             8731 ; 948  |#define HW_DACSRR_SR_WIDTH (23)
                             8732 ; 949  |#define HW_DACSRR_RSVD_WIDTH (1)
                             8733 ; 950  |
                             8734 ; 951  |//HW_DACSRR_SR_SETMASK                    equ     $FFFFFF<<HW_DACSRR_SR_BITPOS
                             8735 ; 952  |#define HW_DACSRR_SR_SETMASK (((1<<HW_DACSRR_SR_WIDTH)-1)<<HW_DACSRR_SR_BITPOS)        
                             8736 ; 953  |
                             8737 ; 954  |#define HW_DACSRR_SR_CLRMASK ~(WORD)HW_DACSRR_SR_SETMASK
                             8738 ; 955  |
                             8739 ; 956  |typedef union               
                             8740 ; 957  |{
                             8741 ; 958  |    struct {
                             8742 ; 959  |        int SR                          : HW_DACSRR_SR_WIDTH;
                             8743 ; 960  |        int RSVD                        : HW_DACSRR_RSVD_WIDTH;
                             8744 ; 961  |    } B;
                             8745 ; 962  |    int I;
                             8746 ; 963  |    unsigned int U;
                             8747 ; 964  |} dac_srr_type;
                             8748 ; 965  |#define HW_DACSRR      (*(volatile dac_srr_type _X*) (HW_DAC_BASEADDR+1))
                             8749 ; 966  |
                             8750 ; 967  |
                             8751 ; 968  |
                             8752 ; 969  |/////////////////////////////////////////////////////////////////////////////////
                             8753 ; 970  |//  DAC Word Count Register (HW_DACWCR) Bit Definitions
                             8754 ; 971  |#define HW_DACWCR_WCR_BITPOS 0
                             8755 ; 972  |
                             8756 ; 973  |#define HW_DACWCR_WCR_WIDTH (10)
                             8757 ; 974  |#define HW_DACWCR_RSVD_WIDTH (12)
                             8758 ; 975  |
                             8759 ; 976  |//HW_DACWCR_WCR_SETMASK                   equ     $3FF<<HW_DACWCR_WCR_BITPOS
                             8760 ; 977  |#define HW_DACWCR_WCR_SETMASK (((1<<HW_DACWCR_WCR_WIDTH)-1)<<HW_DACWCR_WCR_BITPOS)        
                                  
                             8761 ; 978  |
                             8762 ; 979  |#define HW_DACWCR_WCR_CLRMASK ~(WORD)HW_DACWCR_WCR_SETMASK
                             8763 ; 980  |
                             8764 ; 981  |typedef union               
                             8765 ; 982  |{
                             8766 ; 983  |    struct {
                             8767 ; 984  |        int WCR                         : HW_DACWCR_WCR_WIDTH;
                             8768 ; 985  |        int RSVD                        : HW_DACWCR_RSVD_WIDTH;
                             8769 ; 986  |    } B;
                             8770 ; 987  |    int I;
                             8771 ; 988  |    unsigned int U;
                             8772 ; 989  |} dac_wcr_type;
                             8773 ; 990  |#define HW_DACWCR      (*(volatile dac_wcr_type _X*) (HW_DAC_BASEADDR+2))
                             8774 ; 991  |
                             8775 ; 992  |
                             8776 ; 993  |
                             8777 ; 994  |/////////////////////////////////////////////////////////////////////////////////
                             8778 ; 995  |//  DAC Current Position Register (HW_DACCPR) Bit Definitions
                             8779 ; 996  |#define HW_DACCPR_CPR_BITPOS 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 144

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8780 ; 997  |
                             8781 ; 998  |#define HW_DACCPR_CPR_WIDTH (10)
                             8782 ; 999  |#define HW_DACCPR_RSVD_WIDTH (14)
                             8783 ; 1000 |
                             8784 ; 1001 |//HW_DACCPR_CPR_SETMASK                   equ     $3FF<<HW_DACCPR_CPR_BITPOS
                             8785 ; 1002 |#define HW_DACCPR_CPR_SETMASK (((1<<HW_DACCPR_CPR_WIDTH)-1)<<HW_DACCPR_CPR_BITPOS)        
                                  
                             8786 ; 1003 |
                             8787 ; 1004 |#define HW_DACCPR_CPR_CLRMASK ~(WORD)HW_DACCPR_CPR_SETMASK
                             8788 ; 1005 |
                             8789 ; 1006 |typedef union               
                             8790 ; 1007 |{
                             8791 ; 1008 |    struct {
                             8792 ; 1009 |        int CPR                         : HW_DACCPR_CPR_WIDTH;
                             8793 ; 1010 |        int RSVD                        : HW_DACCPR_RSVD_WIDTH;
                             8794 ; 1011 |    } B;
                             8795 ; 1012 |    int I;
                             8796 ; 1013 |    unsigned int U;
                             8797 ; 1014 |} dac_cpr_type;
                             8798 ; 1015 |#define HW_DACCPR      (*(volatile dac_cpr_type _X*) (HW_DAC_BASEADDR+3))
                             8799 ; 1016 |
                             8800 ; 1017 |
                             8801 ; 1018 |
                             8802 ; 1019 |/////////////////////////////////////////////////////////////////////////////////
                             8803 ; 1020 |//  DAC Modulo Register (HW_DACMR) Bit Definitions
                             8804 ; 1021 |#define HW_DACMR_MR_BITPOS 0
                             8805 ; 1022 |#define HW_DACMR_MR_WIDTH (10)
                             8806 ; 1023 |#define HW_DACMR_RSVD_WIDTH (14)
                             8807 ; 1024 |
                             8808 ; 1025 |//HW_DACMR_MR_SETMASK                     equ     $3FF<<HW_DACMR_MR_BITPOS
                             8809 ; 1026 |#define HW_DACMR_MR_SETMASK (((1<<HW_DACMR_MR_WIDTH)-1)<<HW_DACMR_MR_BITPOS)        
                             8810 ; 1027 |
                             8811 ; 1028 |#define HW_DACMR_MR_CLRMASK ~(WORD)HW_DACMR_MR_SETMASK
                             8812 ; 1029 |
                             8813 ; 1030 |typedef union               
                             8814 ; 1031 |{
                             8815 ; 1032 |    struct {
                             8816 ; 1033 |        int MR                         : HW_DACMR_MR_WIDTH;
                             8817 ; 1034 |        int RSVD                       : HW_DACMR_RSVD_WIDTH;
                             8818 ; 1035 |    } B;
                             8819 ; 1036 |    int I;
                             8820 ; 1037 |    unsigned int U;
                             8821 ; 1038 |} dac_mr_type;
                             8822 ; 1039 |#define HW_DACMR      (*(volatile dac_mr_type _X*) (HW_DAC_BASEADDR+4))
                             8823 ; 1040 |
                             8824 ; 1041 |
                             8825 ; 1042 |
                             8826 ; 1043 |/////////////////////////////////////////////////////////////////////////////////
                             8827 ; 1044 |//   DAC Base Address Register (HW_DACBAR) Bit Definitions
                             8828 ; 1045 |#define HW_DACBAR_BAR_BITPOS 0
                             8829 ; 1046 |#define HW_DACBAR_BAR_WIDTH (16)
                             8830 ; 1047 |#define HW_DACBAR_RSVD_WIDTH (8)
                             8831 ; 1048 |
                             8832 ; 1049 |//HW_DACBAR_BAR_SETMASK                   equ     $FFFF<<HW_DACBAR_BAR_BITPOS
                             8833 ; 1050 |#define HW_DACBAR_BAR_SETMASK (((1<<HW_DACBAR_BAR_WIDTH)-1)<<HW_DACBAR_BAR_BITPOS)        
                                  
                             8834 ; 1051 |
                             8835 ; 1052 |#define HW_DACBAR_BAR_CLRMASK ~(WORD)HW_DACBAR_BAR_SETMASK
                             8836 ; 1053 |
                             8837 ; 1054 |typedef union               
                             8838 ; 1055 |{
                             8839 ; 1056 |    struct {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 145

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8840 ; 1057 |        int BAR                        : HW_DACBAR_BAR_WIDTH;
                             8841 ; 1058 |        int RSVD                       : HW_DACBAR_RSVD_WIDTH;
                             8842 ; 1059 |    } B;
                             8843 ; 1060 |    int I;
                             8844 ; 1061 |    unsigned int U;
                             8845 ; 1062 |} dac_bar_type;
                             8846 ; 1063 |#define HW_DACBAR      (*(volatile dac_bar_type _X*) (HW_DAC_BASEADDR+5))
                             8847 ; 1064 |
                             8848 ; 1065 |
                             8849 ; 1066 |
                             8850 ; 1067 |/////////////////////////////////////////////////////////////////////////////////
                             8851 ; 1068 |//  DAC Interrupt Control Register (HW_DACICR) Bit Definitions
                             8852 ; 1069 |#define HW_DACICR_IPT_BITPOS 0
                             8853 ; 1070 |
                             8854 ; 1071 |#define HW_DACICR_IPT_WIDTH (10)
                             8855 ; 1072 |#define HW_DACICR_RSVD_WIDTH (12)
                             8856 ; 1073 |
                             8857 ; 1074 |#define HW_DACICR_IPT_SETMASK (((1<<HW_DACICR_IPT_WIDTH)-1)<<HW_DACICR_IPT_BITPOS)        
                                  
                             8858 ; 1075 |
                             8859 ; 1076 |#define HW_DACICR_IPT_CLRMASK ~(WORD)HW_DACICR_IPT_SETMASK
                             8860 ; 1077 |
                             8861 ; 1078 |typedef union               
                             8862 ; 1079 |{
                             8863 ; 1080 |    struct {
                             8864 ; 1081 |        int IPT                         : HW_DACICR_IPT_WIDTH;
                             8865 ; 1082 |        int RSVD                        : HW_DACICR_RSVD_WIDTH;
                             8866 ; 1083 |    } B;
                             8867 ; 1084 |    int I;
                             8868 ; 1085 |    unsigned int U;
                             8869 ; 1086 |} dac_icr_type;
                             8870 ; 1087 |#define HW_DACICR      (*(volatile dac_icr_type _X*) (HW_DAC_BASEADDR+6))
                             8871 ; 1088 |
                             8872 ; 1089 |
                             8873 ; 1090 |
                             8874 ; 1091 |
                             8875 ; 1092 |
                             8876 ; 1093 |/////////////////////////////////////////////////////////////////////////////////
                             8877 ; 1094 |/////////////////////////////////////////////////////////////////////////////////
                             8878 ; 1095 |/////////////////////////////////////////////////////////////////////////////////
                             8879 ; 1096 |//////  ADC Registers
                             8880 ; 1097 |/////////////////////////////////////////////////////////////////////////////////
                             8881 ; 1098 |/////////////////////////////////////////////////////////////////////////////////
                             8882 ; 1099 |/////////////////////////////////////////////////////////////////////////////////
                             8883 ; 1100 |#define HW_ADC_BASEADDR 0xFB00
                             8884 ; 1101 |
                             8885 ; 1102 |
                             8886 ; 1103 |
                             8887 ; 1104 |/////////////////////////////////////////////////////////////////////////////////
                             8888 ; 1105 |//  ADC Control Status Register (HW_ADCCSR) Bit Definitions
                             8889 ; 1106 |#define HW_ADCCSR_TXEN_BITPOS 0
                             8890 ; 1107 |#define HW_ADCCSR_TXIEN_BITPOS 1
                             8891 ; 1108 |#define HW_ADCCSR_TXI_BITPOS 2
                             8892 ; 1109 |#define HW_ADCCSR_TXEXC_BITPOS 3
                             8893 ; 1110 |#define HW_ADCCSR_LPBK_BITPOS 4
                             8894 ; 1111 |#define HW_ADCCSR_DMASEL_BITPOS 5
                             8895 ; 1112 |#define HW_ADCCSR_LPFMODE_BITPOS 8
                             8896 ; 1113 |#define HW_ADCCSR_CLKGT_BITPOS 23
                             8897 ; 1114 |
                             8898 ; 1115 |#define HW_ADCCSR_TXEN_WIDTH (1)
                             8899 ; 1116 |#define HW_ADCCSR_TXIEN_WIDTH (1)
                             8900 ; 1117 |#define HW_ADCCSR_TXI_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 146

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8901 ; 1118 |#define HW_ADCCSR_TXEXC_WIDTH (1)
                             8902 ; 1119 |#define HW_ADCCSR_LPBK_WIDTH (1)
                             8903 ; 1120 |#define HW_ADCCSR_DMASEL_WIDTH (2)
                             8904 ; 1121 |#define HW_ADCCSR_RSVD1_WIDTH (1)
                             8905 ; 1122 |#define HW_ADCCSR_LPFMODE_WIDTH (4)
                             8906 ; 1123 |#define HW_ADCCSR_RSVD2_WIDTH (11)
                             8907 ; 1124 |#define HW_ADCCSR_CLKGT_WIDTH (1)
                             8908 ; 1125 |
                             8909 ; 1126 |#define HW_ADCCSR_TXEN_SETMASK 1<<HW_ADCCSR_TXEN_BITPOS
                             8910 ; 1127 |#define HW_ADCCSR_TXIEN_SETMASK 1<<HW_ADCCSR_TXIEN_BITPOS
                             8911 ; 1128 |#define HW_ADCCSR_TXI_SETMASK 1<<HW_ADCCSR_TXI_BITPOS
                             8912 ; 1129 |#define HW_ADCCSR_TXEXC_SETMASK 1<<HW_ADCCSR_TXEXC_BITPOS
                             8913 ; 1130 |#define HW_ADCCSR_LPBK_SETMASK 1<<HW_ADCCSR_LPBK_BITPOS
                             8914 ; 1131 |#define HW_ADCCSR_DMASEL_SETMASK (((1<<HW_ADCCSR_DMASEL_WIDTH)-1)<<HW_ADCCSR_DMASEL_BITPOS
                                  )        
                             8915 ; 1132 |#define HW_ADCCSR_LPFMODE_SETMASK (((1<<HW_ADCCSR_LPFMODE_WIDTH)-1)<<HW_ADCCSR_LPFMODE_BIT
                                  POS)        
                             8916 ; 1133 |#define HW_ADCCSR_CLKGT_SETMASK 1<<HW_ADCCSR_CLKGT_BITPOS
                             8917 ; 1134 |
                             8918 ; 1135 |#define HW_ADCCSR_TXEN_CLRMASK ~(WORD)HW_ADCCSR_TXEN_SETMASK
                             8919 ; 1136 |#define HW_ADCCSR_TXIEN_CLRMASK ~(WORD)HW_ADCCSR_TXIEN_SETMASK
                             8920 ; 1137 |#define HW_ADCCSR_TXI_CLRMASK ~(WORD)HW_ADCCSR_TXI_SETMASK
                             8921 ; 1138 |#define HW_ADCCSR_TXEXC_CLRMASK ~(WORD)HW_ADCCSR_TXEXC_SETMASK
                             8922 ; 1139 |#define HW_ADCCSR_LPBK_CLRMASK ~(WORD)HW_ADCCSR_LPBK_SETMASK
                             8923 ; 1140 |#define HW_ADCCSR_DMASEL_CLRMASK ~(WORD)HW_ADCCSR_DMASEL_SETMASK
                             8924 ; 1141 |#define HW_ADCCSR_LPFMODE_CLRMASK ~(WORD)HW_ADCCSR_LPFMODE_SETMASK
                             8925 ; 1142 |#define HW_ADCCSR_CLKGT_CLRMASK ~(WORD)HW_ADCCSR_CLKGT_SETMASK
                             8926 ; 1143 |
                             8927 ; 1144 |typedef union               
                             8928 ; 1145 |{
                             8929 ; 1146 |    struct {
                             8930 ; 1147 |        int TXEN                        : HW_ADCCSR_TXEN_WIDTH;
                             8931 ; 1148 |        int TXIEN                       : HW_ADCCSR_TXIEN_WIDTH;
                             8932 ; 1149 |        int TXI                         : HW_ADCCSR_TXI_WIDTH;
                             8933 ; 1150 |        int TXEXC                       : HW_ADCCSR_TXEXC_WIDTH;
                             8934 ; 1151 |        int LPBK                        : HW_ADCCSR_LPBK_WIDTH;
                             8935 ; 1152 |        int RSVD1                       : HW_ADCCSR_RSVD1_WIDTH;
                             8936 ; 1153 |        int DMASEL                      : HW_ADCCSR_DMASEL_WIDTH;
                             8937 ; 1154 |        int LPFMODE                     : HW_ADCCSR_LPFMODE_WIDTH;
                             8938 ; 1155 |        int RSVD2                       : HW_ADCCSR_RSVD2_WIDTH;
                             8939 ; 1156 |        int CLKGT                       : HW_ADCCSR_CLKGT_WIDTH;
                             8940 ; 1157 |    } B;
                             8941 ; 1158 |    int I;
                             8942 ; 1159 |    unsigned int U;
                             8943 ; 1160 |} adc_csr_type;
                             8944 ; 1161 |#define HW_ADCCSR (*(volatile adc_csr_type _X*) (HW_ADC_BASEADDR+0))
                             8945 ; 1162 |
                             8946 ; 1163 |
                             8947 ; 1164 |/////////////////////////////////////////////////////////////////////////////////
                             8948 ; 1165 |//  ADC Word Count Register (HW_ADCWCR) Bit Definitions
                             8949 ; 1166 |#define HW_ADCWCR_WCR_BITPOS 0
                             8950 ; 1167 |
                             8951 ; 1168 |#define HW_ADCWCR_WCR_WIDTH (10)
                             8952 ; 1169 |#define HW_ADCWCR_RSVD_WIDTH (14)
                             8953 ; 1170 |
                             8954 ; 1171 |#define HW_ADCWCR_WCR_SETMASK (((1<<HW_ADCWCR_WCR_WIDTH)-1)<<HW_ADCWCR_WCR_BITPOS)        
                                  
                             8955 ; 1172 |
                             8956 ; 1173 |#define HW_ADCWCR_WCR_CLRMASK ~(WORD)HW_ADCWCR_WCR_SETMASK
                             8957 ; 1174 |
                             8958 ; 1175 |typedef union               
                             8959 ; 1176 |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 147

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8960 ; 1177 |    struct {
                             8961 ; 1178 |        int WCR                         : HW_ADCWCR_WCR_WIDTH;
                             8962 ; 1179 |        int RSVD                        : HW_ADCWCR_RSVD_WIDTH;
                             8963 ; 1180 |    } B;
                             8964 ; 1181 |    int I;
                             8965 ; 1182 |    unsigned int U;
                             8966 ; 1183 |} adc_wcr_type;
                             8967 ; 1184 |#define HW_ADCWCR (*(volatile adc_wcr_type _X*) (HW_ADC_BASEADDR+2))
                             8968 ; 1185 |
                             8969 ; 1186 |
                             8970 ; 1187 |
                             8971 ; 1188 |/////////////////////////////////////////////////////////////////////////////////
                             8972 ; 1189 |//   ADC Base Address Register (HW_ADCBAR) Bit Definitions
                             8973 ; 1190 |#define HW_ADCBAR_BAR_BITPOS 0
                             8974 ; 1191 |#define HW_ADCBAR_BAR_WIDTH (16)
                             8975 ; 1192 |#define HW_ADCBAR_RSVD_WIDTH (8)
                             8976 ; 1193 |
                             8977 ; 1194 |//HW_ADCBAR_BAR_SETMASK                   equ     $FFFF<<HW_ADCBAR_BAR_BITPOS
                             8978 ; 1195 |#define HW_ADCBAR_BAR_SETMASK (((1<<HW_ADCBAR_BAR_WIDTH)-1)<<HW_ADCBAR_BAR_BITPOS)        
                                  
                             8979 ; 1196 |
                             8980 ; 1197 |#define HW_ADCBAR_BAR_CLRMASK ~(WORD)HW_ADCBAR_BAR_SETMASK
                             8981 ; 1198 |
                             8982 ; 1199 |typedef union               
                             8983 ; 1200 |{
                             8984 ; 1201 |    struct {
                             8985 ; 1202 |        int BAR                        : HW_ADCBAR_BAR_WIDTH;
                             8986 ; 1203 |        int RSVD                       : HW_ADCBAR_RSVD_WIDTH;
                             8987 ; 1204 |    } B;
                             8988 ; 1205 |    int I;
                             8989 ; 1206 |    unsigned int U;
                             8990 ; 1207 |} adc_bar_type;
                             8991 ; 1208 |#define HW_ADCBAR (*(volatile adc_bar_type _X*) (HW_ADC_BASEADDR+5))
                             8992 ; 1209 |
                             8993 ; 1210 |
                             8994 ; 1211 |
                             8995 ; 1212 |
                             8996 ; 1213 |
                             8997 ; 1214 |/////////////////////////////////////////////////////////////////////////////////
                             8998 ; 1215 |//  DAC Current Position Register (HW_ADCCPR) Bit Definitions
                             8999 ; 1216 |#define HW_ADCCPR_CPR_BITPOS 0
                             9000 ; 1217 |
                             9001 ; 1218 |#define HW_ADCCPR_CPR_WIDTH (10)
                             9002 ; 1219 |#define HW_ADCCPR_RSVD_WIDTH (14)
                             9003 ; 1220 |
                             9004 ; 1221 |#define HW_ADCCPR_CPR_SETMASK (((1<<HW_ADCCPR_CPR_WIDTH)-1)<<HW_ADCCPR_CPR_BITPOS)        
                                  
                             9005 ; 1222 |
                             9006 ; 1223 |#define HW_ADCCPR_CPR_CLRMASK ~(WORD)HW_ADCCPR_CPR_SETMASK
                             9007 ; 1224 |
                             9008 ; 1225 |typedef union               
                             9009 ; 1226 |{
                             9010 ; 1227 |    struct {
                             9011 ; 1228 |        int CPR                         : HW_ADCCPR_CPR_WIDTH;
                             9012 ; 1229 |        int RSVD                        : HW_ADCCPR_RSVD_WIDTH;
                             9013 ; 1230 |    } B;
                             9014 ; 1231 |    int I;
                             9015 ; 1232 |    unsigned int U;
                             9016 ; 1233 |} adc_cpr_type;
                             9017 ; 1234 |#define HW_ADCCPR (*(volatile adc_cpr_type _X*) (HW_ADC_BASEADDR+3))
                             9018 ; 1235 |
                             9019 ; 1236 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 148

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9020 ; 1237 |/////////////////////////////////////////////////////////////////////////////////
                             9021 ; 1238 |//  ADC Modulo Register (HW_ADCMR) Bit Definitions
                             9022 ; 1239 |#define HW_ADCMR_MR_BITPOS 0
                             9023 ; 1240 |#define HW_ADCMR_MR_WIDTH (10)
                             9024 ; 1241 |#define HW_ADCMR_RSVD_WIDTH (14)
                             9025 ; 1242 |
                             9026 ; 1243 |//HW_ADCMR_MR_SETMASK                     equ     $3FF<<HW_ADCMR_MR_BITPOS
                             9027 ; 1244 |#define HW_ADCMR_MR_SETMASK (((1<<HW_ADCMR_MR_WIDTH)-1)<<HW_ADCMR_MR_BITPOS)        
                             9028 ; 1245 |
                             9029 ; 1246 |#define HW_ADCMR_MR_CLRMASK ~(WORD)HW_ADCMR_MR_SETMASK
                             9030 ; 1247 |
                             9031 ; 1248 |typedef union               
                             9032 ; 1249 |{
                             9033 ; 1250 |    struct {
                             9034 ; 1251 |        int MR                         : HW_ADCMR_MR_WIDTH;
                             9035 ; 1252 |        int RSVD                       : HW_ADCMR_RSVD_WIDTH;
                             9036 ; 1253 |    } B;
                             9037 ; 1254 |    int I;
                             9038 ; 1255 |    unsigned int U;
                             9039 ; 1256 |} adc_mr_type;
                             9040 ; 1257 |#define HW_ADCMR (*(volatile adc_mr_type _X*) (HW_ADC_BASEADDR+4))
                             9041 ; 1258 |
                             9042 ; 1259 |/////////////////////////////////////////////////////////////////////////////////
                             9043 ; 1260 |//  ADC Sample Rate Register (HW_ADCSRR) Bit Definitions
                             9044 ; 1261 |#define HW_ADCSRR_SR_BITPOS 0
                             9045 ; 1262 |
                             9046 ; 1263 |#define HW_ADCSRR_SR_WIDTH (23)
                             9047 ; 1264 |#define HW_ADCSRR_RSVD_WIDTH (1)
                             9048 ; 1265 |
                             9049 ; 1266 |//HW_ADCSRR_SR_SETMASK                    equ     $FFFFFF<<HW_ADCSRR_SR_BITPOS
                             9050 ; 1267 |#define HW_ADCSRR_SR_SETMASK (((1<<HW_ADCSRR_SR_WIDTH)-1)<<HW_ADCSRR_SR_BITPOS)        
                             9051 ; 1268 |
                             9052 ; 1269 |#define HW_ADCSRR_SR_CLRMASK ~(WORD)HW_ADCSRR_SR_SETMASK
                             9053 ; 1270 |
                             9054 ; 1271 |typedef union               
                             9055 ; 1272 |{
                             9056 ; 1273 |    struct {
                             9057 ; 1274 |        int SR                          : HW_ADCSRR_SR_WIDTH;
                             9058 ; 1275 |        int RSVD                        : HW_ADCSRR_RSVD_WIDTH;
                             9059 ; 1276 |    } B;
                             9060 ; 1277 |    int I;
                             9061 ; 1278 |    unsigned int U;
                             9062 ; 1279 |} adc_srr_type;
                             9063 ; 1280 |#define HW_ADCSRR (*(volatile adc_srr_type _X*) (HW_ADC_BASEADDR+1))
                             9064 ; 1281 |
                             9065 ; 1282 |/////////////////////////////////////////////////////////////////////////////////
                             9066 ; 1283 |//  ADC Interrupt Control Register (HW_ADCICR) Bit Definitions
                             9067 ; 1284 |#define HW_ADCICR_IPT_BITPOS 0
                             9068 ; 1285 |
                             9069 ; 1286 |#define HW_ADCICR_IPT_WIDTH (10)
                             9070 ; 1287 |#define HW_ADCICR_RSVD_WIDTH (12)
                             9071 ; 1288 |
                             9072 ; 1289 |#define HW_ADCICR_IPT_SETMASK (((1<<HW_ADCICR_IPT_WIDTH)-1)<<HW_ADCICR_IPT_BITPOS)        
                                  
                             9073 ; 1290 |
                             9074 ; 1291 |#define HW_ADCICR_IPT_CLRMASK ~(WORD)HW_ADCICR_IPT_SETMASK
                             9075 ; 1292 |
                             9076 ; 1293 |typedef union               
                             9077 ; 1294 |{
                             9078 ; 1295 |    struct {
                             9079 ; 1296 |        int IPT                         : HW_ADCICR_IPT_WIDTH;
                             9080 ; 1297 |        int RSVD                        : HW_ADCICR_RSVD_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 149

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9081 ; 1298 |    } B;
                             9082 ; 1299 |    int I;
                             9083 ; 1300 |    unsigned int U;
                             9084 ; 1301 |} adc_icr_type;
                             9085 ; 1302 |#define HW_ADCICR (*(volatile adc_icr_type _X*) (HW_ADC_BASEADDR+6))
                             9086 ; 1303 |
                             9087 ; 1304 |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                             9088 ; 1305 |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                             9089 ; 1306 |// to update the actual files. Only the defines needed to build SDK2.400 were added.
                             9090 ; 1307 |
                             9091 ; 1308 |#define HW_MIXTBR_PW_ADC_RIGHT_CH_BITPOS 16
                             9092 ; 1309 |
                             9093 ; 1310 |#define HW_MIXLINE1INVR_GN_ZERO_SETMASK 0x808
                             9094 ; 1311 |
                             9095 ; 1312 |#endif
                             9096 ; 1313 |
                             9097 
                             9099 
                             9100 ; 20   |#include "regsdcdc.h"
                             9101 
                             9103 
                             9104 ; 1    |#if !(defined(regsdcdcinc))
                             9105 ; 2    |
                             9106 ; 3    |#define regssysteminc 1
                             9107 ; 4    |
                             9108 ; 5    |
                             9109 ; 6    |
                             9110 ; 7    |#include "types.h"
                             9111 
                             9113 
                             9114 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             9115 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             9116 ; 3    |//
                             9117 ; 4    |// Filename: types.h
                             9118 ; 5    |// Description: Standard data types
                             9119 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             9120 ; 7    |
                             9121 ; 8    |#ifndef _TYPES_H
                             9122 ; 9    |#define _TYPES_H
                             9123 ; 10   |
                             9124 ; 11   |// TODO:  move this outta here!
                             9125 ; 12   |#if !defined(NOERROR)
                             9126 ; 13   |#define NOERROR 0
                             9127 ; 14   |#define SUCCESS 0
                             9128 ; 15   |#endif 
                             9129 ; 16   |#if !defined(SUCCESS)
                             9130 ; 17   |#define SUCCESS  0
                             9131 ; 18   |#endif
                             9132 ; 19   |#if !defined(ERROR)
                             9133 ; 20   |#define ERROR   -1
                             9134 ; 21   |#endif
                             9135 ; 22   |#if !defined(FALSE)
                             9136 ; 23   |#define FALSE 0
                             9137 ; 24   |#endif
                             9138 ; 25   |#if !defined(TRUE)
                             9139 ; 26   |#define TRUE  1
                             9140 ; 27   |#endif
                             9141 ; 28   |
                             9142 ; 29   |#if !defined(NULL)
                             9143 ; 30   |#define NULL 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 150

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9144 ; 31   |#endif
                             9145 ; 32   |
                             9146 ; 33   |#define MAX_INT     0x7FFFFF
                             9147 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             9148 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             9149 ; 36   |#define MAX_ULONG   (-1) 
                             9150 ; 37   |
                             9151 ; 38   |#define WORD_SIZE   24              // word size in bits
                             9152 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             9153 ; 40   |
                             9154 ; 41   |
                             9155 ; 42   |#define BYTE    unsigned char       // btVarName
                             9156 ; 43   |#define CHAR    signed char         // cVarName
                             9157 ; 44   |#define USHORT  unsigned short      // usVarName
                             9158 ; 45   |#define SHORT   unsigned short      // sVarName
                             9159 ; 46   |#define WORD    unsigned int        // wVarName
                             9160 ; 47   |#define INT     signed int          // iVarName
                             9161 ; 48   |#define DWORD   unsigned long       // dwVarName
                             9162 ; 49   |#define LONG    signed long         // lVarName
                             9163 ; 50   |#define BOOL    unsigned int        // bVarName
                             9164 ; 51   |#define FRACT   _fract              // frVarName
                             9165 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             9166 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             9167 ; 54   |#define FLOAT   float               // fVarName
                             9168 ; 55   |#define DBL     double              // dVarName
                             9169 ; 56   |#define ENUM    enum                // eVarName
                             9170 ; 57   |#define CMX     _complex            // cmxVarName
                             9171 ; 58   |typedef WORD UCS3;                   // 
                             9172 ; 59   |
                             9173 ; 60   |#define UINT16  unsigned short
                             9174 ; 61   |#define UINT8   unsigned char   
                             9175 ; 62   |#define UINT32  unsigned long
                             9176 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             9177 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             9178 ; 65   |#define WCHAR   UINT16
                             9179 ; 66   |
                             9180 ; 67   |//UINT128 is 16 bytes or 6 words
                             9181 ; 68   |typedef struct UINT128_3500 {   
                             9182 ; 69   |    int val[6];     
                             9183 ; 70   |} UINT128_3500;
                             9184 ; 71   |
                             9185 ; 72   |#define UINT128   UINT128_3500
                             9186 ; 73   |
                             9187 ; 74   |// Little endian word packed byte strings:   
                             9188 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             9189 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             9190 ; 77   |// Little endian word packed byte strings:   
                             9191 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             9192 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             9193 ; 80   |
                             9194 ; 81   |// Declare Memory Spaces To Use When Coding
                             9195 ; 82   |// A. Sector Buffers
                             9196 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             9197 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             9198 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             9199 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             9200 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             9201 ; 88   |// B. Media DDI Memory
                             9202 ; 89   |#define MEDIA_DDI_MEM _Y
                             9203 ; 90   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 151

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9204 ; 91   |
                             9205 ; 92   |
                             9206 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             9207 ; 94   |// Examples of circular pointers:
                             9208 ; 95   |//    INT CIRC cpiVarName
                             9209 ; 96   |//    DWORD CIRC cpdwVarName
                             9210 ; 97   |
                             9211 ; 98   |#define RETCODE INT                 // rcVarName
                             9212 ; 99   |
                             9213 ; 100  |// generic bitfield structure
                             9214 ; 101  |struct Bitfield {
                             9215 ; 102  |    unsigned int B0  :1;
                             9216 ; 103  |    unsigned int B1  :1;
                             9217 ; 104  |    unsigned int B2  :1;
                             9218 ; 105  |    unsigned int B3  :1;
                             9219 ; 106  |    unsigned int B4  :1;
                             9220 ; 107  |    unsigned int B5  :1;
                             9221 ; 108  |    unsigned int B6  :1;
                             9222 ; 109  |    unsigned int B7  :1;
                             9223 ; 110  |    unsigned int B8  :1;
                             9224 ; 111  |    unsigned int B9  :1;
                             9225 ; 112  |    unsigned int B10 :1;
                             9226 ; 113  |    unsigned int B11 :1;
                             9227 ; 114  |    unsigned int B12 :1;
                             9228 ; 115  |    unsigned int B13 :1;
                             9229 ; 116  |    unsigned int B14 :1;
                             9230 ; 117  |    unsigned int B15 :1;
                             9231 ; 118  |    unsigned int B16 :1;
                             9232 ; 119  |    unsigned int B17 :1;
                             9233 ; 120  |    unsigned int B18 :1;
                             9234 ; 121  |    unsigned int B19 :1;
                             9235 ; 122  |    unsigned int B20 :1;
                             9236 ; 123  |    unsigned int B21 :1;
                             9237 ; 124  |    unsigned int B22 :1;
                             9238 ; 125  |    unsigned int B23 :1;
                             9239 ; 126  |};
                             9240 ; 127  |
                             9241 ; 128  |union BitInt {
                             9242 ; 129  |        struct Bitfield B;
                             9243 ; 130  |        int        I;
                             9244 ; 131  |};
                             9245 ; 132  |
                             9246 ; 133  |#define MAX_MSG_LENGTH 10
                             9247 ; 134  |struct CMessage
                             9248 ; 135  |{
                             9249 ; 136  |        unsigned int m_uLength;
                             9250 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             9251 ; 138  |};
                             9252 ; 139  |
                             9253 ; 140  |typedef struct {
                             9254 ; 141  |    WORD m_wLength;
                             9255 ; 142  |    WORD m_wMessage;
                             9256 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             9257 ; 144  |} Message;
                             9258 ; 145  |
                             9259 ; 146  |struct MessageQueueDescriptor
                             9260 ; 147  |{
                             9261 ; 148  |        int *m_pBase;
                             9262 ; 149  |        int m_iModulo;
                             9263 ; 150  |        int m_iSize;
                             9264 ; 151  |        int *m_pHead;
                             9265 ; 152  |        int *m_pTail;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 152

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9266 ; 153  |};
                             9267 ; 154  |
                             9268 ; 155  |struct ModuleEntry
                             9269 ; 156  |{
                             9270 ; 157  |    int m_iSignaledEventMask;
                             9271 ; 158  |    int m_iWaitEventMask;
                             9272 ; 159  |    int m_iResourceOfCode;
                             9273 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             9274 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             9275 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             9276 ; 163  |    int m_uTimeOutHigh;
                             9277 ; 164  |    int m_uTimeOutLow;
                             9278 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             9279 ; 166  |};
                             9280 ; 167  |
                             9281 ; 168  |union WaitMask{
                             9282 ; 169  |    struct B{
                             9283 ; 170  |        unsigned int m_bNone     :1;
                             9284 ; 171  |        unsigned int m_bMessage  :1;
                             9285 ; 172  |        unsigned int m_bTimer    :1;
                             9286 ; 173  |        unsigned int m_bButton   :1;
                             9287 ; 174  |    } B;
                             9288 ; 175  |    int I;
                             9289 ; 176  |} ;
                             9290 ; 177  |
                             9291 ; 178  |
                             9292 ; 179  |struct Button {
                             9293 ; 180  |        WORD wButtonEvent;
                             9294 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             9295 ; 182  |};
                             9296 ; 183  |
                             9297 ; 184  |struct Message {
                             9298 ; 185  |        WORD wMsgLength;
                             9299 ; 186  |        WORD wMsgCommand;
                             9300 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             9301 ; 188  |};
                             9302 ; 189  |
                             9303 ; 190  |union EventTypes {
                             9304 ; 191  |        struct CMessage msg;
                             9305 ; 192  |        struct Button Button ;
                             9306 ; 193  |        struct Message Message;
                             9307 ; 194  |};
                             9308 ; 195  |
                             9309 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             9310 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             9311 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             9312 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             9313 ; 200  |
                             9314 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             9315 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             9316 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             9317 ; 204  |
                             9318 ; 205  |#if DEBUG
                             9319 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             9320 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             9321 ; 208  |#else 
                             9322 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             9323 ; 210  |#define DebugBuildAssert(x)    
                             9324 ; 211  |#endif
                             9325 ; 212  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 153

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9326 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             9327 ; 214  |//  #pragma asm
                             9328 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             9329 ; 216  |//  #pragma endasm
                             9330 ; 217  |
                             9331 ; 218  |
                             9332 ; 219  |#ifdef COLOR_262K
                             9333 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             9334 ; 221  |#elif defined(COLOR_65K)
                             9335 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             9336 ; 223  |#else
                             9337 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             9338 ; 225  |#endif
                             9339 ; 226  |    
                             9340 ; 227  |#endif // #ifndef _TYPES_H
                             9341 
                             9343 
                             9344 ; 8    |
                             9345 ; 9    |
                             9346 ; 10   |
                             9347 ; 11   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             9348 ; 12   |
                             9349 ; 13   |//   SYSTEM STMP Registers 
                             9350 ; 14   |//      Last Edited 2.19.2003 M. May
                             9351 ; 15   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             9352 ; 16   |
                             9353 ; 17   |#define HW_DCDC_BASEADDR (0xFA0C)
                             9354 ; 18   |
                             9355 ; 19   |
                             9356 ; 20   |
                             9357 ; 21   |
                             9358 ; 22   |
                             9359 ; 23   |
                             9360 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                             9361 ; 25   |
                             9362 ; 26   |//  DcDc#1 Control Register (HW_DCDC1_CTRL0) Bit Definitions
                             9363 ; 27   |
                             9364 ; 28   |#define HW_DCDC1_CTRL0_PLEVBU_WIDTH (5)
                             9365 ; 29   |#define HW_DCDC1_CTRL0_RSVD0_WIDTH (3)
                             9366 ; 30   |#define HW_DCDC1_CTRL0_PLEVBO_WIDTH (5)
                             9367 ; 31   |#define HW_DCDC1_CTRL0_RSVD1_WIDTH (3)
                             9368 ; 32   |#define HW_DCDC1_CTRL0_NLEV_WIDTH (5)
                             9369 ; 33   |
                             9370 ; 34   |#define HW_DCDC1_CTRL0_RSVD2_WIDTH (3)
                             9371 ; 35   |
                             9372 ; 36   |
                             9373 ; 37   |
                             9374 ; 38   |#define HW_DCDC1_CTRL0_PLEVBU_BITPOS (0)
                             9375 ; 39   |#define HW_DCDC1_CTRL0_PLEVBO_BITPOS (8)
                             9376 ; 40   |#define HW_DCDC1_CTRL0_NLEV_BITPOS (16)
                             9377 ; 41   |
                             9378 ; 42   |
                             9379 ; 43   |
                             9380 ; 44   |#define HW_DCDC1_CTRL0_PLEVBU_SETMASK (((1<<HW_DCDC1_CTRL0_PLEVBU_WIDTH)-1)<<HW_DCDC1_CTRL
                                  0_PLEVBU_BITPOS)        
                             9381 ; 45   |#define HW_DCDC1_CTRL0_PLEVBO_SETMASK (((1<<HW_DCDC1_CTRL0_PLEVBO_WIDTH)-1)<<HW_DCDC1_CTRL
                                  0_PLEVBO_BITPOS) 
                             9382 ; 46   |#define HW_DCDC1_CTRL0_NLEV_SETMASK (((1<<HW_DCDC1_CTRL0_NLEV_WIDTH)-1)<<HW_DCDC1_CTRL0_NL
                                  EV_BITPOS)  
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 154

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9383 ; 47   |
                             9384 ; 48   |
                             9385 ; 49   |
                             9386 ; 50   |#define HW_DCDC1_CTRL0_PLEVBU_CLRMASK (~(WORD)HW_DCDC1_CTRL0_PLEVBU_SETMASK)     
                             9387 ; 51   |#define HW_DCDC1_CTRL0_PLEVBO_CLRMASK (~(WORD)HW_DCDC1_CTRL0_PLEVBO_SETMASK) 
                             9388 ; 52   |#define HW_DCDC1_CTRL0_NLEV_CLRMASK (~(WORD)HW_DCDC1_CTRL0_NLEV_SETMASK)  
                             9389 ; 53   |
                             9390 ; 54   |
                             9391 ; 55   |
                             9392 ; 56   |
                             9393 ; 57   |
                             9394 ; 58   |typedef union               
                             9395 ; 59   |{
                             9396 ; 60   |    struct {
                             9397 ; 61   |        unsigned int PLEVBU           : HW_DCDC1_CTRL0_PLEVBU_WIDTH;
                             9398 ; 62   |        unsigned int RSVD0            : HW_DCDC1_CTRL0_RSVD0_WIDTH;
                             9399 ; 63   |        unsigned int PLEVBO           : HW_DCDC1_CTRL0_PLEVBO_WIDTH;
                             9400 ; 64   |        unsigned int RSVD1            : HW_DCDC1_CTRL0_RSVD1_WIDTH;
                             9401 ; 65   |        unsigned int NLEV             : HW_DCDC1_CTRL0_NLEV_WIDTH;
                             9402 ; 66   |        unsigned int RSVD2            : HW_DCDC1_CTRL0_RSVD2_WIDTH;
                             9403 ; 67   |    } B;
                             9404 ; 68   |    unsigned int I;
                             9405 ; 69   |} dcdc1_ctrl0_type;
                             9406 ; 70   |#define HW_DCDC1_CTRL0      (*(volatile dcdc1_ctrl0_type _X*) (HW_DCDC_BASEADDR))    /* Dc
                                  Dc#1 Limit Level Register */
                             9407 ; 71   |
                             9408 ; 72   |
                             9409 ; 73   |
                             9410 ; 74   |
                             9411 ; 75   |/////////////////////////////////////////////////////////////////////////////////
                             9412 ; 76   |
                             9413 ; 77   |//  DCDc#1 Control Register1 (HW_DCDC1_CTRL1) Bit Definitions
                             9414 ; 78   |
                             9415 ; 79   |#define HW_DCDC1_CTRL1_C_WIDTH (4)
                             9416 ; 80   |#define HW_DCDC1_CTRL1_R_WIDTH (4)
                             9417 ; 81   |#define HW_DCDC1_CTRL1_FFOR_WIDTH (3)
                             9418 ; 82   |#define HW_DCDC1_CTRL1_RSVD0_WIDTH (1)
                             9419 ; 83   |#define HW_DCDC1_CTRL1_PFMCTRL_WIDTH (12)
                             9420 ; 84   |
                             9421 ; 85   |
                             9422 ; 86   |
                             9423 ; 87   |#define HW_DCDC1_CTRL1_C_BITPOS (0)
                             9424 ; 88   |#define HW_DCDC1_CTRL1_R_BITPOS (4)
                             9425 ; 89   |#define HW_DCDC1_CTRL1_FFOR_BITPOS (8)
                             9426 ; 90   |#define HW_DCDC1_CTRL1_PFMCTRL_BITPOS (12) 
                             9427 ; 91   |
                             9428 ; 92   |#define HW_DCDC1_CTRL1_C_SETMASK (((1<<HW_DCDC1_CTRL1_C_WIDTH)-1)<<HW_DCDC1_CTRL1_C_BITPOS
                                  )        
                             9429 ; 93   |#define HW_DCDC1_CTRL1_R_SETMASK (((1<<HW_DCDC1_CTRL1_R_WIDTH)-1)<<HW_DCDC1_CTRL1_R_BITPOS
                                  ) 
                             9430 ; 94   |#define HW_DCDC1_CTRL1_FFOR_SETMASK (((1<<HW_DCDC1_CTRL1_FFOR_WIDTH)-1)<<HW_DCDC1_CTRL1_FF
                                  OR_BITPOS)  
                             9431 ; 95   |#define HW_DCDC1_CTRL1_PFMCTRL_SETMASK (((1<<HW_DCDC1_CTRL1_PFMCTRL_WIDTH)-1)<<HW_DCDC1_CT
                                  RL1_PFMCTRL_BITPOS)   
                             9432 ; 96   |
                             9433 ; 97   |#define HW_DCDC1_CTRL1_C_CLRMASK (~(WORD)HW_DCDC1_CTRL1_C_SETMASK)     
                             9434 ; 98   |#define HW_DCDC1_CTRL1_R_CLRMASK (~(WORD)HW_DCDC1_CTRL1_R_SETMASK) 
                             9435 ; 99   |#define HW_DCDC1_CTRL1_FFOR_CLRMASK (~(WORD)HW_DCDC1_CTRL1_FFOR_SETMASK)  
                             9436 ; 100  |#define HW_DCDC1_CTRL1_PFMCTRL_CLRMASK (~(WORD)HW_DCDC1_CTRL1_PFMCTRL_SETMASK)  
                             9437 ; 101  |
                             9438 ; 102  |
                             9439 ; 103  |typedef union               
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 155

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9440 ; 104  |{
                             9441 ; 105  |    struct {
                             9442 ; 106  |        unsigned int C       : HW_DCDC1_CTRL1_C_WIDTH;
                             9443 ; 107  |        unsigned int R                : HW_DCDC1_CTRL1_R_WIDTH;
                             9444 ; 108  |        unsigned int FFOR             : HW_DCDC1_CTRL1_FFOR_WIDTH;
                             9445 ; 109  |        unsigned int RSVD0            : HW_DCDC1_CTRL1_RSVD0_WIDTH;
                             9446 ; 110  |        unsigned int PFMCTRL          : HW_DCDC1_CTRL1_FFOR_WIDTH;
                             9447 ; 111  |    } B;
                             9448 ; 112  |    unsigned int I;
                             9449 ; 113  |} dcdc1_ctrl1_type;
                             9450 ; 114  |#define HW_DCDC1_CTRL1      (*(volatile dcdc1_ctrl1_type _X*) (HW_DCDC_BASEADDR+1))    /* 
                                  DcDc#1 Ctrl #1 Register */
                             9451 ; 115  |
                             9452 ; 116  |
                             9453 ; 117  |
                             9454 ; 118  |
                             9455 ; 119  |/////////////////////////////////////////////////////////////////////////////////
                             9456 ; 120  |
                             9457 ; 121  |//  DcDc VDDIO Register (HW_DCDC_VDDIO) Bit Definitions
                             9458 ; 122  |
                             9459 ; 123  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_WIDTH (5)
                             9460 ; 124  |#define HW_DCDC_VDDIO_RSVD0_WIDTH (3)
                             9461 ; 125  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_WIDTH (5)
                             9462 ; 126  |#define HW_DCDC_VDDIO_RSVD1_WIDTH (3)
                             9463 ; 127  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_WIDTH (1)
                             9464 ; 128  |#define HW_DCDC_VDDIO_RSVD2_WIDTH (3)
                             9465 ; 129  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_WIDTH (1)
                             9466 ; 130  |#define HW_DCDC_VDDIO_OK_WIDTH (1)
                             9467 ; 131  |#define HW_DCDC_VDDIO_RSVD3_WIDTH (2)
                             9468 ; 132  |
                             9469 ; 133  |
                             9470 ; 134  |
                             9471 ; 135  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_BITPOS (0)
                             9472 ; 136  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_BITPOS (8)
                             9473 ; 137  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_BITPOS (16)
                             9474 ; 138  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_BITPOS (20)
                             9475 ; 139  |#define HW_DCDC_VDDIO_OK_BITPOS (21)
                             9476 ; 140  |
                             9477 ; 141  |
                             9478 ; 142  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_SETMASK (((1<<HW_DCDC_VDDIO_VOLTAGE_LEVEL_WIDTH)-1)<<H
                                  W_DCDC_VDDIO_VOLTAGE_LEVEL_BITPOS)        
                             9479 ; 143  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_SETMASK (((1<<HW_DCDC_VDDIO_BROWNOUT_LEVEL_WIDTH)-1)<
                                  <HW_DCDC_VDDIO_BROWNOUT_LEVEL_BITPOS) 
                             9480 ; 144  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_SETMASK (((1<<HW_DCDC_VDDIO_BROWNOUT_ENABLE_WIDTH)-1
                                  )<<HW_DCDC_VDDIO_BROWNOUT_ENABLE_BITPOS)  
                             9481 ; 145  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_SETMASK (((1<<HW_DCDC_VDDIO_BROWNOUT_STATUS_WIDTH)-1
                                  )<<HW_DCDC_VDDIO_BROWNOUT_STATUS_BITPOS)  
                             9482 ; 146  |
                             9483 ; 147  |
                             9484 ; 148  |
                             9485 ; 149  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDIO_VOLTAGE_LEVEL_SETMASK)  
                                     
                             9486 ; 150  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDIO_BROWNOUT_LEVEL_SETMASK)
                                   
                             9487 ; 151  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_CLRMASK (~(WORD)HW_DCDC_VDDIO_BROWNOUT_ENABLE_SETMAS
                                  K)  
                             9488 ; 152  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_CLRMASK (~(WORD)HW_DCDC_VDDIO_BROWNOUT_STATUS_SETMAS
                                  K)  
                             9489 ; 153  |
                             9490 ; 154  |
                             9491 ; 155  |typedef union               
                             9492 ; 156  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 156

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9493 ; 157  |    struct {
                             9494 ; 158  |        unsigned int VOLTAGE_LEVEL    : HW_DCDC_VDDIO_VOLTAGE_LEVEL_WIDTH;
                             9495 ; 159  |        unsigned int RSVD0            : HW_DCDC_VDDIO_RSVD0_WIDTH;
                             9496 ; 160  |        unsigned int BROWNOUT_LEVEL   : HW_DCDC_VDDIO_BROWNOUT_LEVEL_WIDTH;
                             9497 ; 161  |        unsigned int RSVD1            : HW_DCDC_VDDIO_RSVD1_WIDTH;
                             9498 ; 162  |        unsigned int BROWNOUT_ENABLE  : HW_DCDC_VDDIO_BROWNOUT_ENABLE_WIDTH;
                             9499 ; 163  |        unsigned int RSVD2            : HW_DCDC_VDDIO_RSVD2_WIDTH;
                             9500 ; 164  |        unsigned int BROWNOUT_STATUS  : HW_DCDC_VDDIO_BROWNOUT_STATUS_WIDTH;
                             9501 ; 165  |                 unsigned int VDDIO_OK        : HW_DCDC_VDDIO_OK_WIDTH;
                             9502 ; 166  |        unsigned int RSVD3            : HW_DCDC_VDDIO_RSVD3_WIDTH;
                             9503 ; 167  |    } B;
                             9504 ; 168  |    unsigned int I;
                             9505 ; 169  |} dcdc_vddio_type;
                             9506 ; 170  |#define HW_DCDC_VDDIO      (*(volatile dcdc_vddio_type _X*) (HW_DCDC_BASEADDR+2))    /* Dc
                                  Dc VDDIO Register */
                             9507 ; 171  |
                             9508 ; 172  |
                             9509 ; 173  |
                             9510 ; 174  |/////////////////////////////////////////////////////////////////////////////////
                             9511 ; 175  |//  DcDc VDDD Register (HW_DCDC_VDDD) Bit Definitions
                             9512 ; 176  |
                             9513 ; 177  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_WIDTH (5)
                             9514 ; 178  |#define HW_DCDC_VDDD_RSVD0_WIDTH (3)
                             9515 ; 179  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_WIDTH (5)
                             9516 ; 180  |#define HW_DCDC_VDDD_RSVD1_WIDTH (3)
                             9517 ; 181  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_WIDTH (1)
                             9518 ; 182  |#define HW_DCDC_VDDD_RSVD2_WIDTH (3)
                             9519 ; 183  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_WIDTH (1)
                             9520 ; 184  |#define HW_DCDC_VDDD_OK_WIDTH (1)
                             9521 ; 185  |#define HW_DCDC_VDDD_RSVD3_WIDTH (2)
                             9522 ; 186  |
                             9523 ; 187  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_BITPOS (0)
                             9524 ; 188  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_BITPOS (8)
                             9525 ; 189  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_BITPOS (16)
                             9526 ; 190  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_BITPOS (20)
                             9527 ; 191  |#define HW_DCDC_VDDD_OK_BITPOS (21)
                             9528 ; 192  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_SETMASK (((1<<HW_DCDC_VDDD_VOLTAGE_LEVEL_WIDTH)-1)<<HW_
                                  DCDC_VDDD_VOLTAGE_LEVEL_BITPOS)        
                             9529 ; 193  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_SETMASK (((1<<HW_DCDC_VDDD_BROWNOUT_LEVEL_WIDTH)-1)<<H
                                  W_DCDC_VDDD_BROWNOUT_LEVEL_BITPOS) 
                             9530 ; 194  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_SETMASK (((1<<HW_DCDC_VDDD_BROWNOUT_ENABLE_WIDTH)-1)<
                                  <HW_DCDC_VDDD_BROWNOUT_ENABLE_BITPOS)  
                             9531 ; 195  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_SETMASK (((1<<HW_DCDC_VDDD_BROWNOUT_STATUS_WIDTH)-1)<
                                  <HW_DCDC_VDDD_BROWNOUT_STATUS_BITPOS)  
                             9532 ; 196  |
                             9533 ; 197  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDD_VOLTAGE_LEVEL_SETMASK)    
                                   
                             9534 ; 198  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDD_BROWNOUT_LEVEL_SETMASK) 
                             9535 ; 199  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_CLRMASK (~(WORD)HW_DCDC_VDDD_BROWNOUT_ENABLE_SETMASK)
                                    
                             9536 ; 200  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_CLRMASK (~(WORD)HW_DCDC_VDDD_BROWNOUT_STATUS_SETMASK)
                                    
                             9537 ; 201  |
                             9538 ; 202  |typedef union               
                             9539 ; 203  |{
                             9540 ; 204  |    struct {
                             9541 ; 205  |        unsigned int VOLTAGE_LEVEL    : HW_DCDC_VDDD_VOLTAGE_LEVEL_WIDTH;
                             9542 ; 206  |        unsigned int RSVD0            : HW_DCDC_VDDD_RSVD0_WIDTH;
                             9543 ; 207  |        unsigned int BROWNOUT_LEVEL   : HW_DCDC_VDDD_BROWNOUT_LEVEL_WIDTH;
                             9544 ; 208  |        unsigned int RSVD1            : HW_DCDC_VDDD_RSVD1_WIDTH;
                             9545 ; 209  |        unsigned int BROWNOUT_ENABLE  : HW_DCDC_VDDD_BROWNOUT_ENABLE_WIDTH;
                             9546 ; 210  |        unsigned int RSVD2            : HW_DCDC_VDDD_RSVD2_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 157

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9547 ; 211  |        unsigned int BROWNOUT_STATUS  : HW_DCDC_VDDD_BROWNOUT_STATUS_WIDTH;
                             9548 ; 212  |                 unsigned int VDD_OK           : HW_DCDC_VDDD_OK_WIDTH;
                             9549 ; 213  |        unsigned int RSVD3            : HW_DCDC_VDDD_RSVD3_WIDTH;
                             9550 ; 214  |    } B;
                             9551 ; 215  |   unsigned int I;
                             9552 ; 216  |        unsigned U;
                             9553 ; 217  |} dcdc_vddd_type;
                             9554 ; 218  |#define HW_DCDC_VDDD      (*(volatile dcdc_vddd_type _X*) (HW_DCDC_BASEADDR+3))    /* DcDc
                                   VDDD Register */
                             9555 ; 219  |
                             9556 ; 220  |
                             9557 ; 221  |
                             9558 ; 222  |
                             9559 ; 223  |/////////////////////////////////////////////////////////////////////////////////
                             9560 ; 224  |
                             9561 ; 225  |//  DcDc Vdda Register (HW_DCDC_VDDA) Bit Definitions
                             9562 ; 226  |
                             9563 ; 227  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_WIDTH (5)
                             9564 ; 228  |#define HW_DCDC_VDDA_RSVD0_WIDTH (3)
                             9565 ; 229  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_WIDTH (5)
                             9566 ; 230  |#define HW_DCDC_VDDA_RSVD1_WIDTH (3)
                             9567 ; 231  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_WIDTH (1)
                             9568 ; 232  |#define HW_DCDC_VDDA_RSVD2_WIDTH (3)
                             9569 ; 233  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_WIDTH (1)
                             9570 ; 234  |#define HW_DCDC_VDDA_OK_WIDTH (1)
                             9571 ; 235  |#define HW_DCDC_VDDA_RSVD3_WIDTH (2)
                             9572 ; 236  |
                             9573 ; 237  |
                             9574 ; 238  |
                             9575 ; 239  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_BITPOS (0)
                             9576 ; 240  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_BITPOS (8)
                             9577 ; 241  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_BITPOS (16)
                             9578 ; 242  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_BITPOS (20)
                             9579 ; 243  |#define HW_DCDC_VDDA_OK_BITPOS (21)
                             9580 ; 244  |
                             9581 ; 245  |
                             9582 ; 246  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_SETMASK (((1<<HW_DCDC_VDDA_VOLTAGE_LEVEL_WIDTH)-1)<<HW_
                                  DCDC_VDDA_VOLTAGE_LEVEL_BITPOS)        
                             9583 ; 247  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_SETMASK (((1<<HW_DCDC_VDDA_BROWNOUT_LEVEL_WIDTH)-1)<<H
                                  W_DCDC_VDDA_BROWNOUT_LEVEL_BITPOS) 
                             9584 ; 248  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_SETMASK (((1<<HW_DCDC_VDDA_BROWNOUT_ENABLE_WIDTH)-1)<
                                  <HW_DCDC_VDDA_BROWNOUT_ENABLE_BITPOS)  
                             9585 ; 249  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_SETMASK (((1<<HW_DCDC_VDDA_BROWNOUT_STATUS_WIDTH)-1)<
                                  <HW_DCDC_VDDA_BROWNOUT_STATUS_BITPOS)  
                             9586 ; 250  |
                             9587 ; 251  |
                             9588 ; 252  |
                             9589 ; 253  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDA_VOLTAGE_LEVEL_SETMASK)    
                                   
                             9590 ; 254  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDA_BROWNOUT_LEVEL_SETMASK) 
                             9591 ; 255  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_CLRMASK (~(WORD)HW_DCDC_VDDA_BROWNOUT_ENABLE_SETMASK)
                                    
                             9592 ; 256  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_CLRMASK (~(WORD)HW_DCDC_VDDA_BROWNOUT_STATUS_SETMASK)
                                    
                             9593 ; 257  |
                             9594 ; 258  |
                             9595 ; 259  |typedef union               
                             9596 ; 260  |{
                             9597 ; 261  |    struct {
                             9598 ; 262  |        unsigned int VOLTAGE_LEVEL    : HW_DCDC_VDDA_VOLTAGE_LEVEL_WIDTH;
                             9599 ; 263  |        unsigned int RSVD0            : HW_DCDC_VDDA_RSVD0_WIDTH;
                             9600 ; 264  |        unsigned int BROWNOUT_LEVEL   : HW_DCDC_VDDA_BROWNOUT_LEVEL_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 158

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9601 ; 265  |        unsigned int RSVD1            : HW_DCDC_VDDA_RSVD1_WIDTH;
                             9602 ; 266  |        unsigned int BROWNOUT_ENABLE  : HW_DCDC_VDDA_BROWNOUT_ENABLE_WIDTH;
                             9603 ; 267  |        unsigned int RSVD2            : HW_DCDC_VDDA_RSVD2_WIDTH;
                             9604 ; 268  |        unsigned int BROWNOUT_STATUS  : HW_DCDC_VDDA_BROWNOUT_STATUS_WIDTH;
                             9605 ; 269  |             unsigned int VDDA_OK          : HW_DCDC_VDDA_OK_WIDTH;
                             9606 ; 270  |        unsigned int RSVD3            : HW_DCDC_VDDA_RSVD3_WIDTH;
                             9607 ; 271  |    } B;
                             9608 ; 272  |    unsigned int I;
                             9609 ; 273  |} dcdc_vdda_type;
                             9610 ; 274  |#define HW_DCDC_VDDA      (*(volatile dcdc_vdda_type _X*) (HW_DCDC_BASEADDR+4))    /* DcDc
                                   VDDA Register */
                             9611 ; 275  |
                             9612 ; 276  |
                             9613 ; 277  |
                             9614 ; 278  |
                             9615 ; 279  |/////////////////////////////////////////////////////////////////////////////////
                             9616 ; 280  |
                             9617 ; 281  |//  DcDc#2 Control Register 0 (HW_DCDC2_CTRL0) Bit Definitions
                             9618 ; 282  |
                             9619 ; 283  |#define HW_DCDC2_CTRL0_PLEVBU_WIDTH (5)
                             9620 ; 284  |#define HW_DCDC2_CTRL0_RSVD0_WIDTH (3)
                             9621 ; 285  |#define HW_DCDC2_CTRL0_PLEVBO_WIDTH (5)
                             9622 ; 286  |#define HW_DCDC2_CTRL0_RSVD1_WIDTH (3)
                             9623 ; 287  |#define HW_DCDC2_CTRL0_NLEV_WIDTH (5)
                             9624 ; 288  |#define HW_DCDC2_CTRL0_RSVD2_WIDTH (3)
                             9625 ; 289  |
                             9626 ; 290  |
                             9627 ; 291  |
                             9628 ; 292  |#define HW_DCDC2_CTRL0_PLEVBU_BITPOS (0)
                             9629 ; 293  |#define HW_DCDC2_CTRL0_PLEVBO_BITPOS (8)
                             9630 ; 294  |#define HW_DCDC2_CTRL0_NLEV_BITPOS (16)
                             9631 ; 295  |
                             9632 ; 296  |#define HW_DCDC2_CTRL0_PLEVBU_SETMASK (((1<<HW_DCDC2_CTRL0_PLEVBU_WIDTH)-1)<<HW_DCDC2_CTRL
                                  0_PLEVBU_BITPOS)        
                             9633 ; 297  |#define HW_DCDC2_CTRL0_PLEVBO_SETMASK (((1<<HW_DCDC2_CTRL0_PLEVBO_WIDTH)-1)<<HW_DCDC2_CTRL
                                  0_PLEVBO_BITPOS) 
                             9634 ; 298  |#define HW_DCDC2_CTRL0_NLEV_SETMASK (((1<<HW_DCDC2_CTRL0_NLEV_WIDTH)-1)<<HW_DCDC2_CTRL0_NL
                                  EV_BITPOS)  
                             9635 ; 299  |
                             9636 ; 300  |#define HW_DCDC2_CTRL0_PLEVBU_CLRMASK (~(WORD)HW_DCDC2_CTRL0_PLEVBU_SETMASK)     
                             9637 ; 301  |#define HW_DCDC2_CTRL0_PLEVBO_CLRMASK (~(WORD)HW_DCDC2_CTRL0_PLEVBO_SETMASK) 
                             9638 ; 302  |#define HW_DCDC2_CTRL0_NLEV_CLRMASK (~(WORD)HW_DCDC2_CTRL0_NLEV_SETMASK)  
                             9639 ; 303  |
                             9640 ; 304  |
                             9641 ; 305  |typedef union               
                             9642 ; 306  |{
                             9643 ; 307  |    struct {
                             9644 ; 308  |        unsigned int PLEVBU           : HW_DCDC2_CTRL0_PLEVBU_WIDTH;
                             9645 ; 309  |        unsigned int RSVD0            : HW_DCDC2_CTRL0_RSVD0_WIDTH;
                             9646 ; 310  |        unsigned int PLEVBO           : HW_DCDC2_CTRL0_PLEVBO_WIDTH;
                             9647 ; 311  |        unsigned int RSVD1            : HW_DCDC2_CTRL0_RSVD1_WIDTH;
                             9648 ; 312  |        unsigned int NLEV             : HW_DCDC2_CTRL0_NLEV_WIDTH;
                             9649 ; 313  |        unsigned int RSVD2            : HW_DCDC2_CTRL0_RSVD2_WIDTH;
                             9650 ; 314  |    } B;
                             9651 ; 315  |    unsigned int I;
                             9652 ; 316  |} dcdc2_ctrl0_type; 
                             9653 ; 317  |#define HW_DCDC2_CTRL0      (*(volatile dcdc2_ctrl0_type _X*) (HW_DCDC_BASEADDR+5))    /* 
                                  DcDc#2 Limit Level Register */
                             9654 ; 318  |
                             9655 ; 319  |
                             9656 ; 320  |
                             9657 ; 321  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 159

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9658 ; 322  |/////////////////////////////////////////////////////////////////////////////////
                             9659 ; 323  |
                             9660 ; 324  |//  DcDc#2 Control Register #1 (HW_DCDC2_CTRL1) Bit Definitions
                             9661 ; 325  |
                             9662 ; 326  |#define HW_DCDC2_CTRL1_C_WIDTH (4)
                             9663 ; 327  |#define HW_DCDC2_CTRL1_R_WIDTH (4)
                             9664 ; 328  |#define HW_DCDC2_CTRL1_FFOR_WIDTH (3)
                             9665 ; 329  |#define HW_DCDC2_CTRL1_RSVD0_WIDTH (1)
                             9666 ; 330  |#define HW_DCDC2_CTRL1_PFMCTRL_WIDTH (12)
                             9667 ; 331  |
                             9668 ; 332  |
                             9669 ; 333  |#define HW_DCDC2_CTRL1_C_BITPOS (0)
                             9670 ; 334  |#define HW_DCDC2_CTRL1_R_BITPOS (4)
                             9671 ; 335  |#define HW_DCDC2_CTRL1_FFOR_BITPOS (8)
                             9672 ; 336  |#define HW_DCDC2_CTRL1_PFMCTRL_BITPOS (12)
                             9673 ; 337  |
                             9674 ; 338  |
                             9675 ; 339  |
                             9676 ; 340  |#define HW_DCDC2_CTRL1_C_SETMASK (((1<<HW_DCDC2_CTRL1_C_WIDTH)-1)<<HW_DCDC2_CTRL1_C_BITPOS
                                  )        
                             9677 ; 341  |#define HW_DCDC2_CTRL1_R_SETMASK (((1<<HW_DCDC2_CTRL1_R_WIDTH)-1)<<HW_DCDC2_CTRL1_R_BITPOS
                                  ) 
                             9678 ; 342  |#define HW_DCDC2_CTRL1_FFOR_SETMASK (((1<<HW_DCDC2_CTRL1_FFOR_WIDTH)-1)<<HW_DCDC2_CTRL1_FF
                                  OR_BITPOS)  
                             9679 ; 343  |#define HW_DCDC2_CTRL1_PFMCTRL_SETMASK (((1<<HW_DCDC2_CTRL1_PFMCTRL_WIDTH)-1)<<HW_DCDC2_CT
                                  RL1_PFMCTRL_BITPOS)  
                             9680 ; 344  |
                             9681 ; 345  |
                             9682 ; 346  |
                             9683 ; 347  |#define HW_DCDC2_CTRL1_C_CLRMASK (~(WORD)HW_DCDC2_CTRL1_C_SETMASK)     
                             9684 ; 348  |#define HW_DCDC2_CTRL1_R_CLRMASK (~(WORD)HW_DCDC2_CTRL1_R_SETMASK) 
                             9685 ; 349  |#define HW_DCDC2_CTRL1_FFOR_CLRMASK (~(WORD)HW_DCDC2_CTRL1_FFOR_SETMASK)  
                             9686 ; 350  |#define HW_DCDC2_CTRL1_PFMCTRL_CLRMASK (~(WORD)HW_DCDC2_CTRL1_PFMCTRL_SETMASK)  
                             9687 ; 351  |
                             9688 ; 352  |
                             9689 ; 353  |typedef union               
                             9690 ; 354  |{
                             9691 ; 355  |    struct {
                             9692 ; 356  |        unsigned int C                : HW_DCDC2_CTRL1_C_WIDTH;
                             9693 ; 357  |        unsigned int R                : HW_DCDC2_CTRL1_R_WIDTH;
                             9694 ; 358  |        unsigned int FFOR             : HW_DCDC2_CTRL1_FFOR_WIDTH;
                             9695 ; 359  |        unsigned int RSVD0            : HW_DCDC2_CTRL1_RSVD0_WIDTH;
                             9696 ; 360  |        unsigned int PFMCTRL          : HW_DCDC2_CTRL1_FFOR_WIDTH;
                             9697 ; 361  |    } B;
                             9698 ; 362  |    unsigned int I;
                             9699 ; 363  |} dcdc2_ctrl1_type;
                             9700 ; 364  |#define HW_DCDC2_CTRL1      (*(volatile dcdc2_ctrl1_type _X*) (HW_DCDC_BASEADDR+6))    /* 
                                  DcDc#2 Ctrl Register #1 */
                             9701 ; 365  |
                             9702 ; 366  |
                             9703 ; 367  |
                             9704 ; 368  |
                             9705 ; 369  |/////////////////////////////////////////////////////////////////////////////////
                             9706 ; 370  |
                             9707 ; 371  |//  Speed Monitoring Register (HW_SPEED) Bit Definitions
                             9708 ; 372  |
                             9709 ; 373  |#define HW_SPEED_OSC1_PWRUP_WIDTH (1)
                             9710 ; 374  |#define HW_SPEED_OSC1_START_COUNT_WIDTH (1)
                             9711 ; 375  |#define HW_SPEED_RSVD0_WIDTH (2)
                             9712 ; 376  |#define HW_SPEED_RINGOSC1_WIDTH (7)
                             9713 ; 377  |#define HW_SPEED_RSVD1_WIDTH (1)
                             9714 ; 378  |#define HW_SPEED_OSC2_PWRUP_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 160

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9715 ; 379  |#define HW_SPEED_OSC2_START_COUNT_WIDTH (1)
                             9716 ; 380  |#define HW_SPEED_RSVD2_WIDTH (2)
                             9717 ; 381  |#define HW_SPEED_RINGOSC2_WIDTH (7)
                             9718 ; 382  |#define HW_SPEED_RSVD3_WIDTH (1)
                             9719 ; 383  |
                             9720 ; 384  |
                             9721 ; 385  |
                             9722 ; 386  |#define HW_SPEED_OSC1_PWRUP_BITPOS (0)
                             9723 ; 387  |#define HW_SPEED_OSC1_START_COUNT_BITPOS (1)
                             9724 ; 388  |#define HW_SPEED_RINGOSC1_BITPOS (4)
                             9725 ; 389  |#define HW_SPEED_OSC2_PWRUP_BITPOS (12)
                             9726 ; 390  |#define HW_SPEED_OSC2_START_COUNT_BITPOS (13)
                             9727 ; 391  |#define HW_SPEED_RINGOSC2_BITPOS (16)
                             9728 ; 392  |
                             9729 ; 393  |
                             9730 ; 394  |#define HW_SPEED_OSC1_PWRUP_SETMASK (((1<<HW_SPEED_OSC1_PWRUP_WIDTH)-1)<<HW_SPEED_OSC1_PWR
                                  UP_BITPOS)        
                             9731 ; 395  |#define HW_SPEED_OSC1_START_COUNT_SETMASK (((1<<HW_SPEED_OSC1_START_COUNT_WIDTH)-1)<<HW_SP
                                  EED_OSC1_START_COUNT_BITPOS)        
                             9732 ; 396  |#define HW_SPEED_RINGOSC1_SETMASK (((1<<HW_SPEED_RINGOSC1_WIDTH)-1)<<HW_SPEED_RINGOSC1_BIT
                                  POS) 
                             9733 ; 397  |#define HW_SPEED_OSC2_PWRUP_SETMASK (((1<<HW_SPEED_OSC2_PWRUP_WIDTH)-1)<<HW_SPEED_OSC2_PWR
                                  UP_BITPOS)        
                             9734 ; 398  |
                             9735 ; 399  |#define HW_SPEED_OSC2_START_COUNT_SETMASK (((1<<HW_SPEED_OSC2_START_COUNT_WIDTH)-1)<<HW_SP
                                  EED_OSC2_START_COUNT_BITPOS)        
                             9736 ; 400  |#define HW_SPEED_RINGOSC2_SETMASK (((1<<HW_SPEED_RINGOSC2_WIDTH)-1)<<HW_SPEED_RINGOSC2_BIT
                                  POS) 
                             9737 ; 401  |
                             9738 ; 402  |
                             9739 ; 403  |
                             9740 ; 404  |#define HW_SPEED_OSC1_PWRUP_CLRMASK (~(WORD)HW_SPEED_OSC1_PWRUP_SETMASK)     
                             9741 ; 405  |#define HW_SPEED_OSC1_START_COUNT_CLRMASK (~(WORD)HW_SPEED_OSC1_START_COUNT_SETMASK)     
                             9742 ; 406  |#define HW_SPEED_RINGOSC1_CLRMASK (~(WORD)HW_SPEED_RINGOSC1_SETMASK) 
                             9743 ; 407  |#define HW_SPEED_OSC2_PWRUP_CLRMASK (~(WORD)HW_SPEED_OSC2_PWRUP_SETMASK)   
                             9744 ; 408  |#define HW_SPEED_OSC2_START_COUNT_CLRMASK (~(WORD)HW_SPEED_OSC2_START_COUNT_SETMASK)     
                             9745 ; 409  |#define HW_SPEED_RINGOSC2_CLRMASK (~(WORD)HW_SPEED_RINGOSC2_SETMASK) 
                             9746 ; 410  |
                             9747 ; 411  |
                             9748 ; 412  |typedef union               
                             9749 ; 413  |{
                             9750 ; 414  |    struct {
                             9751 ; 415  |        unsigned int OSC1_PWRUP          : HW_SPEED_OSC1_PWRUP_WIDTH;
                             9752 ; 416  |        unsigned int OSC1_START_COUNT    : HW_SPEED_OSC1_START_COUNT_WIDTH;
                             9753 ; 417  |        unsigned int RSVD0               : HW_SPEED_RSVD0_WIDTH;
                             9754 ; 418  |        unsigned int RINGOSC1            : HW_SPEED_RINGOSC1_WIDTH;
                             9755 ; 419  |        unsigned int RSVD1               : HW_SPEED_RSVD1_WIDTH;
                             9756 ; 420  |        unsigned int OSC2_PWRUP          : HW_SPEED_OSC2_PWRUP_WIDTH;
                             9757 ; 421  |        unsigned int OSC2_START_COUNT    : HW_SPEED_OSC2_START_COUNT_WIDTH;
                             9758 ; 422  |        unsigned int RSVD2               : HW_SPEED_RSVD2_WIDTH;
                             9759 ; 423  |        unsigned int RINGOSC2            : HW_SPEED_RINGOSC2_WIDTH;
                             9760 ; 424  |        unsigned int RSVD3               : HW_SPEED_RSVD3_WIDTH;
                             9761 ; 425  |    } B;
                             9762 ; 426  |    unsigned int I;
                             9763 ; 427  |} speed_type;
                             9764 ; 428  |#define HW_SPEED      (*(volatile speed_type _X*) (HW_DCDC_BASEADDR+7))    /* Speed Measur
                                  ement Register */
                             9765 ; 429  |
                             9766 ; 430  |
                             9767 ; 431  |
                             9768 ; 432  |
                             9769 ; 433  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 161

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9770 ; 434  |
                             9771 ; 435  |
                             9772 ; 436  |// DC DC Test Bit Register (HW_DCDCTBR) Definitions
                             9773 ; 437  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_WIDTH 4
                             9774 ; 438  |#define HW_DCDC_TBR_DCDC1_DIS_5BIT_WIDTH 1
                             9775 ; 439  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_WIDTH 1
                             9776 ; 440  |#define HW_DCDC_TBR_DCDC1_CLK4X_WIDTH 1
                             9777 ; 441  |#define HW_DCDC_TBR_DCDC1_CLK2X_WIDTH 1
                             9778 ; 442  |#define HW_DCDC_TBR_DCDC1_NOZERO_WIDTH 1
                             9779 ; 443  |#define HW_DCDC_TBR_DCDC1_VDD5V_ACTIVE_WIDTH 1
                             9780 ; 444  |#define HW_DCDC_TBR_DCDC1_PFM_WIDTH 1
                             9781 ; 445  |#define HW_DCDC_TBR_DCDC1_STOPCLK_WIDTH 1
                             9782 ; 446  |#define HW_DCDC_TBR_PWRUP_VDDIO_BRNOUT_WIDTH 1
                             9783 ; 447  |#define HW_DCDC_TBR_DCDC_ANA_LESSI_WIDTH 1
                             9784 ; 448  |#define HW_DCDC_TBR_DCDC_MORE_CAP_WIDTH 1
                             9785 ; 449  |#define HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_WIDTH 1
                             9786 ; 450  |#define HW_DCDC_TBR_DCDC1_NEW_SCHEME_WIDTH 1
                             9787 ; 451  |#define HW_DCDC_TBR_DCDC1_HALF_FETS_WIDTH 1
                             9788 ; 452  |#define HW_DCDC_TBR_DCDC2_DIS_5BIT_WIDTH 1
                             9789 ; 453  |#define HW_DCDC_TBR_DCDC2_CLK4X_WIDTH 1
                             9790 ; 454  |#define HW_DCDC_TBR_DCDC2_CLK2X_WIDTH 1
                             9791 ; 455  |#define HW_DCDC_TBR_DCDC2_VDD5V_ACTIVE_WIDTH 1
                             9792 ; 456  |#define HW_DCDC_TBR_DCDC2_PFM_WIDTH 1
                             9793 ; 457  |#define HW_DCDC_TBR_DCDC2_STOPCLK_WIDTH 1
                             9794 ; 458  |
                             9795 ; 459  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_BITPOS (0)
                             9796 ; 460  |#define HW_DCDC_TBR_DCDC1_DIS_5BIT_BITPOS (4)
                             9797 ; 461  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_BITPOS (5)
                             9798 ; 462  |#define HW_DCDC_TBR_DCDC1_CLK4X_BITPOS (6)
                             9799 ; 463  |#define HW_DCDC_TBR_DCDC1_CLK2X_BITPOS (7)
                             9800 ; 464  |#define HW_DCDC_TBR_DCDC1_NOZERO_BITPOS (8)
                             9801 ; 465  |#define HW_DCDC_TBR_DCDC1_VDD5V_ACTIVE_BITPOS (9)
                             9802 ; 466  |#define HW_DCDC_TBR_DCDC1_PFM_BITPOS (10)
                             9803 ; 467  |#define HW_DCDC_TBR_DCDC1_STOPCLK_BITPOS (11)
                             9804 ; 468  |#define HW_DCDC_TBR_PWRUP_VDDIO_BRNOUT_BITPOS (12)
                             9805 ; 469  |#define HW_DCDC_TBR_DCDC_ANA_LESSI_BITPOS (13)
                             9806 ; 470  |#define HW_DCDC_TBR_DCDC_MORE_CAP_BITPOS (14)
                             9807 ; 471  |#define HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS (15)
                             9808 ; 472  |#define HW_DCDC_TBR_DCDC1_NEW_SCHEME_BITPOS (16)
                             9809 ; 473  |#define HW_DCDC_TBR_DCDC1_HALF_FETS_BITPOS (17)
                             9810 ; 474  |#define HW_DCDC_TBR_DCDC2_DIS_5BIT_BITPOS (18)
                             9811 ; 475  |#define HW_DCDC_TBR_DCDC2_CLK4X_BITPOS (19)
                             9812 ; 476  |#define HW_DCDC_TBR_DCDC2_CLK2X_BITPOS (20)
                             9813 ; 477  |#define HW_DCDC_TBR_DCDC2_VDD5V_ACTIVE_BITPOS (21)
                             9814 ; 478  |#define HW_DCDC_TBR_DCDC2_PFM_BITPOS (22)
                             9815 ; 479  |#define HW_DCDC_TBR_DCDC2_STOPCLK_BITPOS (23)
                             9816 ; 480  |
                             9817 ; 481  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_SETMASK (((1<<HW_DCDC_TBR_DCDC1_ADJ_TN_WIDTH)-1)<<HW_DCDC
                                  _TBR_DCDC1_ADJ_TN_BITPOS)
                             9818 ; 482  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_SETMASK (((1<<HW_DCDC_TBR_DCDC1_BAT_ADJ_WIDTH)-1)<<HW_DC
                                  DC_TBR_DCDC1_BAT_ADJ_BITPOS)
                             9819 ; 483  |#define HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_SETMASK (((1<<HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_WIDTH)-1
                                  )<<HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS)
                             9820 ; 484  |
                             9821 ; 485  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_CLRMASK (~(WORD)HW_DCDC_TBR_DCDC1_ADJ_TN_SETMASK)
                             9822 ; 486  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_CLRMASK (~(WORD)HW_DCDC_TBR_DCDC1_BAT_ADJ_SETMASK)
                             9823 ; 487  |#define HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_CLRMASK (~(WORD)HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_SETMAS
                                  K)
                             9824 ; 488  |
                             9825 ; 489  |// Defines for What needs to change to be able to use a higher Core voltage and when the c
                                  hange should happen
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 162

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9826 ; 490  |#define HW_DCDC_VDDD_CHANGE_TBR_CUTOFF_VALUE ((18<<HW_DCDC_VDDD_VOLTAGE_LEVEL_BITPOS)&HW_D
                                  CDC_VDDD_VOLTAGE_LEVEL_SETMASK)
                             9827 ; 491  |#define HW_DCDC_TBR_VDDD_HI_VALUE ((1<<HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS)&HW_DCDC_
                                  TBR_DCDC_ANA_BGR_BIAS_SETMASK)
                             9828 ; 492  |#define HW_DCDC_TBR_VDDD_LO_VALUE (((1<<HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS)&HW_DCDC
                                  _TBR_DCDC_ANA_BGR_BIAS_SETMASK)+((2<<HW_DCDC_TBR_DCDC1_ADJ_TN_BITPOS)&HW_DCDC_TBR_DCDC1_ADJ_TN_SET
                                  MASK)+((1<<HW_DCDC_TBR_DCDC1_BAT_ADJ_BITPOS)&HW_DCDC_TBR_DCDC1_BAT_ADJ_SETMASK))
                             9829 ; 493  |
                             9830 ; 494  |typedef union               
                             9831 ; 495  |{
                             9832 ; 496  |    struct {
                             9833 ; 497  |        unsigned int DCDC1_ADJ_TN               : HW_DCDC_TBR_DCDC1_ADJ_TN_WIDTH;
                             9834 ; 498  |        unsigned int DCDC1_DIS_5BIT             : HW_DCDC_TBR_DCDC1_DIS_5BIT_WIDTH;
                             9835 ; 499  |        unsigned int DCDC1_BAT_ADJ              : HW_DCDC_TBR_DCDC1_BAT_ADJ_WIDTH;
                             9836 ; 500  |        unsigned int DCDC1_CLK4X                : HW_DCDC_TBR_DCDC1_CLK4X_WIDTH;
                             9837 ; 501  |        unsigned int DCDC1_CLK2X                : HW_DCDC_TBR_DCDC1_CLK2X_WIDTH;
                             9838 ; 502  |        unsigned int DCDC1_NOZERO               : HW_DCDC_TBR_DCDC1_NOZERO_WIDTH;
                             9839 ; 503  |        unsigned int DCDC1_VDD5V_ACTIVE         : HW_DCDC_TBR_DCDC1_VDD5V_ACTIVE_WIDTH;
                             9840 ; 504  |        unsigned int DCDC1_PFM                  : HW_DCDC_TBR_DCDC1_PFM_WIDTH;
                             9841 ; 505  |        unsigned int DCDC1_STOPCLK              : HW_DCDC_TBR_DCDC1_STOPCLK_WIDTH;
                             9842 ; 506  |        unsigned int PWRUP_VDDIO_BRNOUT         : HW_DCDC_TBR_PWRUP_VDDIO_BRNOUT_WIDTH;
                             9843 ; 507  |        unsigned int DCDC_ANA_LESSI             : HW_DCDC_TBR_DCDC_ANA_LESSI_WIDTH;
                             9844 ; 508  |        unsigned int DCDC_MORE_CAP              : HW_DCDC_TBR_DCDC_MORE_CAP_WIDTH;
                             9845 ; 509  |        unsigned int DCDC_ANA_BGR_BIAS          : HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_WIDTH;
                             9846 ; 510  |        unsigned int DCDC1_NEW_SCHEME           : HW_DCDC_TBR_DCDC1_NEW_SCHEME_WIDTH;
                             9847 ; 511  |        unsigned int DCDC1_HALF_FETS            : HW_DCDC_TBR_DCDC1_HALF_FETS_WIDTH;
                             9848 ; 512  |        unsigned int DCDC2_DIS_5BIT             : HW_DCDC_TBR_DCDC2_DIS_5BIT_WIDTH;
                             9849 ; 513  |        unsigned int DCDC2_CLK4X                : HW_DCDC_TBR_DCDC2_CLK4X_WIDTH;
                             9850 ; 514  |        unsigned int DCDC2_CLK2X                : HW_DCDC_TBR_DCDC2_CLK2X_WIDTH;
                             9851 ; 515  |        unsigned int DCDC2_VDD5V_ACTIVE         : HW_DCDC_TBR_DCDC2_VDD5V_ACTIVE_WIDTH;
                             9852 ; 516  |        unsigned int DCDC2_PFM                  : HW_DCDC_TBR_DCDC2_PFM_WIDTH;
                             9853 ; 517  |        unsigned int DCDC2_STOPCLK              : HW_DCDC_TBR_DCDC2_STOPCLK_WIDTH;
                             9854 ; 518  |    } B;
                             9855 ; 519  |    unsigned int I;
                             9856 ; 520  |} usb_dcdctbr_type;
                             9857 ; 521  |#define HW_DCDC_TBR                     (*(volatile usb_dcdctbr_type _X*) (HW_DCDC_BASEADD
                                  R+8))    /* Analog test bit register*/
                             9858 ; 522  |
                             9859 ; 523  |
                             9860 ; 524  |/////////////////////////////////////////////////////////////////////////////////
                             9861 ; 525  |
                             9862 ; 526  |//  Analog Persistent Config (HW_VDD5V_PWR_CHARGE) Bit Definitions
                             9863 ; 527  |
                             9864 ; 528  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_WIDTH (6)
                             9865 ; 529  |#define HW_VDD5V_PWR_CHARGE_RSVD0_WIDTH (2)
                             9866 ; 530  |#define HW_VDD5V_PWR_CHARGE_PWD_WIDTH (1)
                             9867 ; 531  |#define HW_VDD5V_PWR_CHARGE_RES_WIDTH (1)
                             9868 ; 532  |#define HW_VDD5V_PWR_CHARGE_NIMH_WIDTH (1)
                             9869 ; 533  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_WIDTH (1)
                             9870 ; 534  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_WIDTH (1)
                             9871 ; 535  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_WIDTH (1)
                             9872 ; 536  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_WIDTH (1)
                             9873 ; 537  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_WIDTH (1)
                             9874 ; 538  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_WIDTH (1)
                             9875 ; 539  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_WIDTH (1)
                             9876 ; 540  |#define HW_VDD5V_PWR_CHARGE_RSVD1_WIDTH (2)
                             9877 ; 541  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_WIDTH (1)
                             9878 ; 542  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_WIDTH (2)
                             9879 ; 543  |#define HW_VDD5V_PWR_CHARGE_RSVD2_WIDTH (3)
                             9880 ; 544  |
                             9881 ; 545  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_BITPOS (0)
                             9882 ; 546  |#define HW_VDD5V_PWR_CHARGE_PWD_BITPOS (8)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 163

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9883 ; 547  |#define HW_VDD5V_PWR_CHARGE_RES_BITPOS (9)
                             9884 ; 548  |#define HW_VDD5V_PWR_CHARGE_NIMH_BITPOS (10)
                             9885 ; 549  |
                             9886 ; 550  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_BITPOS (11)
                             9887 ; 551  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_BITPOS (12)
                             9888 ; 552  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_BITPOS (13)
                             9889 ; 553  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_BITPOS (14)
                             9890 ; 554  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_BITPOS (15)
                             9891 ; 555  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_BITPOS (16)
                             9892 ; 556  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_BITPOS (17)
                             9893 ; 557  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_BITPOS (20)
                             9894 ; 558  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_BITPOS (21)
                             9895 ; 559  |
                             9896 ; 560  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_BATT_CURRENT_WI
                                  DTH)-1)<<HW_VDD5V_PWR_CHARGE_BATT_CURRENT_BITPOS)        
                             9897 ; 561  |#define HW_VDD5V_PWR_CHARGE_PWD_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_PWD_WIDTH)-1)<<HW_VDD5V_
                                  PWR_CHARGE_PWD_BITPOS)        
                             9898 ; 562  |#define HW_VDD5V_PWR_CHARGE_RES_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_RES_WIDTH)-1)<<HW_VDD5V_
                                  PWR_CHARGE_RES_BITPOS) 
                             9899 ; 563  |#define HW_VDD5V_PWR_CHARGE_NIMH_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_NIMH_WIDTH)-1)<<HW_VDD5
                                  V_PWR_CHARGE_NIMH_BITPOS) 
                             9900 ; 564  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_LI_TYPE_WIDTH)-1)<<H
                                  W_VDD5V_PWR_CHARGE_LI_TYPE_BITPOS) 
                             9901 ; 565  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_DISABLE_ILIMI
                                  T_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_BITPOS)        
                             9902 ; 566  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_PWDN_ON_IOB
                                  RNOUT_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_BITPOS)        
                             9903 ; 567  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_DCANA_LP_WIDTH)-1)<
                                  <HW_VDD5V_PWR_CHARGE_DCANA_LP_BITPOS) 
                             9904 ; 568  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_TEST_USBREGS_WI
                                  DTH)-1)<<HW_VDD5V_PWR_CHARGE_TEST_USBREGS_BITPOS) 
                             9905 ; 569  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_DRV_BATT_WIDTH)-1)<
                                  <HW_VDD5V_PWR_CHARGE_DRV_BATT_BITPOS) 
                             9906 ; 570  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_WIDTH)
                                  -1)<<HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_BITPOS) 
                             9907 ; 571  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_
                                  WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_BITPOS) 
                             9908 ; 572  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_BATT_INFO_WIDTH)-1
                                  )<<HW_VDD5V_PWR_CHARGE_BATT_INFO_BITPOS) 
                             9909 ; 573  |
                             9910 ; 574  |
                             9911 ; 575  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_BATT_CURRENT_
                                  SETMASK)     
                             9912 ; 576  |#define HW_VDD5V_PWR_CHARGE_PWD_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_PWD_SETMASK)     
                             9913 ; 577  |#define HW_VDD5V_PWR_CHARGE_RES_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_RES_SETMASK) 
                             9914 ; 578  |#define HW_VDD5V_PWR_CHARGE_NIMH_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_NIMH_SETMASK) 
                             9915 ; 579  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_LI_TYPE_SETMASK) 
                             9916 ; 580  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_DISABLE_ILI
                                  MIT_SETMASK)     
                             9917 ; 581  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_PWDN_ON_I
                                  OBRNOUT_SETMASK)     
                             9918 ; 582  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_DCANA_LP_SETMASK)
                                   
                             9919 ; 583  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_TEST_USBREGS_
                                  SETMASK) 
                             9920 ; 584  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_DRV_BATT_SETMASK)
                                   
                             9921 ; 585  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_SETM
                                  ASK) 
                             9922 ; 586  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_VDD5V_PRESEN
                                  T_SETMASK) 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 164

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9923 ; 587  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_BATT_INFO_SETMAS
                                  K) 
                             9924 ; 588  |
                             9925 ; 589  |typedef union               
                             9926 ; 590  |{
                             9927 ; 591  |    struct {
                             9928 ; 592  |        unsigned int BATT_CURRENT               : HW_VDD5V_PWR_CHARGE_BATT_CURRENT_WIDTH;
                             9929 ; 593  |        unsigned int RSVD0                      : HW_VDD5V_PWR_CHARGE_RSVD0_WIDTH;
                             9930 ; 594  |        unsigned int PWD                        : HW_VDD5V_PWR_CHARGE_PWD_WIDTH;
                             9931 ; 595  |        unsigned int RES                        : HW_VDD5V_PWR_CHARGE_RES_WIDTH;
                             9932 ; 596  |        unsigned int NIMH                       : HW_VDD5V_PWR_CHARGE_NIMH_WIDTH;
                             9933 ; 597  |        unsigned int LI_TYPE                    : HW_VDD5V_PWR_CHARGE_LI_TYPE_WIDTH;
                             9934 ; 598  |        unsigned int DISABLE_ILIMIT             : HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_WIDTH
                                  ;
                             9935 ; 599  |        unsigned int PWDN_ON_IOBRNOUT           : HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_WID
                                  TH;
                             9936 ; 600  |        unsigned int DCANA_LP                   : HW_VDD5V_PWR_CHARGE_DCANA_LP_WIDTH;
                             9937 ; 601  |        unsigned int TEST_USBREGS               : HW_VDD5V_PWR_CHARGE_TEST_USBREGS_WIDTH;
                             9938 ; 602  |        unsigned int DRV_BATT                   : HW_VDD5V_PWR_CHARGE_DRV_BATT_WIDTH;
                             9939 ; 603  |        unsigned int SWCHRG_BAT                 : HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_WIDTH;
                             9940 ; 604  |        unsigned int RSVD1                      : HW_VDD5V_PWR_CHARGE_RSVD1_WIDTH;
                             9941 ; 605  |        unsigned int VDD5V_PRESENT              : HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_WIDTH;
                                  
                             9942 ; 606  |        unsigned int RSVD2                      : HW_VDD5V_PWR_CHARGE_RSVD2_WIDTH;
                             9943 ; 607  |    } B;
                             9944 ; 608  |    unsigned int I;
                             9945 ; 609  |} usb_pwr_charge_type;
                             9946 ; 610  |#define HW_VDD5V_PWR_CHARGE      (*(volatile usb_pwr_charge_type _X*) (HW_DCDC_BASEADDR+17
                                  ))    /* Analog Persistent Config Register */
                             9947 ; 611  |
                             9948 ; 612  |#define HW_DCDC_PERSIST_AUTO_RESTART_STAT_WIDTH 1
                             9949 ; 613  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_STAT_WIDTH 1
                             9950 ; 614  |#define HW_DCDC_PERSIST_UPDATE_WIDTH 1
                             9951 ; 615  |#define HW_DCDC_PERSIST_AUTO_RESTART_WIDTH 1
                             9952 ; 616  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_WIDTH 1
                             9953 ; 617  |#define HW_DCDC_PERSIST_LOW_BATT_TYPE_WIDTH 1
                             9954 ; 618  |#define HW_DCDC_PERSIST_LOW_BATTERY_ENABLE_WIDTH 1
                             9955 ; 619  |#define HW_DCDC_PERSIST_SLEEP_XTAL_ENABLE_WIDTH 1
                             9956 ; 620  |#define HW_DCDC_PERSIST_XTAL_TRIM1_WIDTH 1
                             9957 ; 621  |#define HW_DCDC_PERSIST_XTAL_TRIM0_WIDTH 1
                             9958 ; 622  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN1_WIDTH 1
                             9959 ; 623  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN0_WIDTH 1
                             9960 ; 624  |#define HW_DCDC_PERSIST_XTAL_TRM_ENABLE_WIDTH 1
                             9961 ; 625  |#define HW_DCDC_PERSIST_RSRVD_WIDTH 2
                             9962 ; 626  |
                             9963 ; 627  |#define HW_DCDC_PERSIST_AUTO_RESTART_STAT_BITPOS 12
                             9964 ; 628  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_STAT_BITPOS 11
                             9965 ; 629  |#define HW_DCDC_PERSIST_UPDATE_BITPOS 10
                             9966 ; 630  |#define HW_DCDC_PERSIST_AUTO_RESTART_BITPOS 9
                             9967 ; 631  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_BITPOS 8 
                             9968 ; 632  |#define HW_DCDC_PERSIST_LOW_BATT_TYPE_BITPOS 7
                             9969 ; 633  |#define HW_DCDC_PERSIST_LOW_BATTERY_ENABLE_BITPOS 6
                             9970 ; 634  |#define HW_DCDC_PERSIST_SLEEP_XTAL_ENABLE_BITPOS 5
                             9971 ; 635  |#define HW_DCDC_PERSIST_XTAL_TRIM1_BITPOS 4
                             9972 ; 636  |#define HW_DCDC_PERSIST_XTAL_TRIM0_BITPOS 3
                             9973 ; 637  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN1_BITPOS 2
                             9974 ; 638  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN0_BITPOS 1
                             9975 ; 639  |#define HW_DCDC_PERSIST_XTAL_TRM_ENABLE_BITPOS 0
                             9976 ; 640  |
                             9977 ; 641  |typedef union               
                             9978 ; 642  |{
                             9979 ; 643  |    struct {       
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 165

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9980 ; 644  |       int XTAL_TRM_ENABLE             : HW_DCDC_PERSIST_XTAL_TRM_ENABLE_WIDTH;
                             9981 ; 645  |       int XTAL_BIAS_DOWN0             : HW_DCDC_PERSIST_XTAL_BIAS_DOWN0_WIDTH;
                             9982 ; 646  |       int XTAL_BIAS_DOWN1             : HW_DCDC_PERSIST_XTAL_BIAS_DOWN1_WIDTH;
                             9983 ; 647  |       int XTAL_TRIM0                  : HW_DCDC_PERSIST_XTAL_TRIM0_WIDTH;
                             9984 ; 648  |       int XTAL_TRIM1                  : HW_DCDC_PERSIST_XTAL_TRIM1_WIDTH;
                             9985 ; 649  |       int SLEEP_XTAL_ENABLE           : HW_DCDC_PERSIST_SLEEP_XTAL_ENABLE_WIDTH;
                             9986 ; 650  |       int LOW_BATTERY_ENABLE          : HW_DCDC_PERSIST_LOW_BATTERY_ENABLE_WIDTH;
                             9987 ; 651  |       int LOW_BATT_TYPE               : HW_DCDC_PERSIST_LOW_BATT_TYPE_WIDTH;
                             9988 ; 652  |       int DELAY_5V_AUTO_RESTART       : HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_WIDTH;
                             9989 ; 653  |       int AUTO_RESTART                : HW_DCDC_PERSIST_AUTO_RESTART_WIDTH;
                             9990 ; 654  |       int UPDATE                      : HW_DCDC_PERSIST_UPDATE_WIDTH;
                             9991 ; 655  |       int DELAY_5V_AUTO_RESTART_STAT  : HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_STAT_WIDTH;
                                  
                             9992 ; 656  |       int AUTO_RESTART_STAT           : HW_DCDC_PERSIST_AUTO_RESTART_STAT_WIDTH;
                             9993 ; 657  |       int RSRVD                       : HW_DCDC_PERSIST_RSRVD_WIDTH;
                             9994 ; 658  |    } B;
                             9995 ; 659  |    int I;
                             9996 ; 660  |} usb_dcdcpersist_type;
                             9997 ; 661  |#define HW_DCDC_PERSIST                (*(volatile usb_dcdcpersist_type _X*) (HW_DCDC_BASE
                                  ADDR+15))    /* Analog test bit register*/
                             9998 ; 662  |
                             9999 ; 663  |
                            10000 ; 664  |
                            10001 ; 665  |#endif
                            10002 ; 666  |
                            10003 ; 667  |
                            10004 ; 668  |
                            10005 
                            10007 
                            10008 ; 21   |#include "regsemc.h"
                            10009 
                            10011 
                            10012 ; 1    |#if !(defined(__REGS_EMC_INC))
                            10013 ; 2    |#define __REGS_EMC_INC 1
                            10014 ; 3    |
                            10015 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                            10016 ; 5    |//   Module base addresses
                            10017 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                            10018 ; 7    |#define HW_EMC_BASEADDR 0xF000
                            10019 ; 8    |
                            10020 ; 9    |/////////////////////////////////////////////////////////////////////////////////
                            10021 ; 10   |//  EMC Registers
                            10022 ; 11   |/////////////////////////////////////////////////////////////////////////////////
                            10023 ; 12   |
                            10024 ; 13   |
                            10025 ; 14   |/////////////////////////////////////////////////////////////////////////////////
                            10026 ; 15   |//  Flash Control Register (HW_FLCR) Bit Definitions
                            10027 ; 16   |
                            10028 ; 17   |typedef union               /*Flash Control Register*/
                            10029 ; 18   |{
                            10030 ; 19   |    struct
                            10031 ; 20   |    {
                            10032 ; 21   |    int KICK        :1;
                            10033 ; 22   |    int RW          :1;
                            10034 ; 23   |    int TCIE        :1;
                            10035 ; 24   |    int IRQP        :1;
                            10036 ; 25   |    unsigned MMD    :2;
                            10037 ; 26   |    unsigned NB     :11;
                            10038 ; 27   |    unsigned RSVD   :4;
                            10039 ; 28   |    int SRST        :1;
                            10040 ; 29   |    } B;
                            10041 ; 30   |    int I;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 166

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10042 ; 31   |} flcr_type;
                            10043 ; 32   |
                            10044 ; 33   |#define HW_FLCR_KICK_BITPOS 0
                            10045 ; 34   |#define HW_FLCR_RW_BITPOS 1
                            10046 ; 35   |#define HW_FLCR_TCIE_BITPOS 2
                            10047 ; 36   |#define HW_FLCR_IRQP_BITPOS 3
                            10048 ; 37   |#define HW_FLCR_MMD_BITPOS 4
                            10049 ; 38   |#define HW_FLCR_NB_BITPOS 6
                            10050 ; 39   |#define HW_FLCR_SRST_BITPOS 21
                            10051 ; 40   |
                            10052 ; 41   |#define HW_FLCR_KICK_SETMASK 1<<HW_FLCR_KICK_BITPOS
                            10053 ; 42   |#define HW_FLCR_RW_SETMASK 1<<HW_FLCR_RW_BITPOS
                            10054 ; 43   |#define HW_FLCR_READ_KICK_SETMASK HW_FLCR_KICK_SETMASK|HW_FLCR_RW_SETMASK
                            10055 ; 44   |#define HW_FLCR_WRITE_KICK_SETMASK HW_FLCR_KICK_SETMASK
                            10056 ; 45   |#define HW_FLCR_TCIE_SETMASK 1<<HW_FLCR_TCIE_BITPOS
                            10057 ; 46   |#define HW_FLCR_IRQP_SETMASK 1<<HW_FLCR_IRQP_BITPOS
                            10058 ; 47   |#define HW_FLCR_MMD_SETMASK 3<<HW_FLCR_MMD_BITPOS
                            10059 ; 48   |#define HW_FLCR_NB_SETMASK 0x7FF<<HW_FLCR_NB_BITPOS
                            10060 ; 49   |#define HW_FLCR_SRST_SETMASK 1<<HW_FLCR_SRST_BITPOS
                            10061 ; 50   |
                            10062 ; 51   |#define HW_FLCR_KICK_CLRMASK ~(WORD)HW_FLCR_KICK_SETMASK
                            10063 ; 52   |#define HW_FLCR_RW_CLRMASK ~(WORD)HW_FLCR_RW_SETMASK
                            10064 ; 53   |#define HW_FLCR_TCIE_CLRMASK ~(WORD)HW_FLCR_TCIE_SETMASK
                            10065 ; 54   |#define HW_FLCR_IRQP_CLRMASK ~(WORD)HW_FLCR_IRQP_SETMASK
                            10066 ; 55   |#define HW_FLCR_MMD_CLRMASK ~(WORD)HW_FLCR_MMD_SETMASK
                            10067 ; 56   |#define HW_FLCR_NB_CLRMASK ~(WORD)HW_FLCR_NB_SETMASK
                            10068 ; 57   |#define HW_FLCR_SRST_CLRMASK ~(WORD)HW_FLCR_SRST_SETMASK
                            10069 ; 58   |
                            10070 ; 59   |
                            10071 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                            10072 ; 61   |//  Flash Start Address Low Register (HW_FLSALR) Bit Definitions
                            10073 ; 62   |
                            10074 ; 63   |typedef union           /* Flash Start Address Low*/
                            10075 ; 64   |{
                            10076 ; 65   |    struct
                            10077 ; 66   |    {
                            10078 ; 67   |    unsigned XA     : 24;
                            10079 ; 68   |    } B;
                            10080 ; 69   |    int I;
                            10081 ; 70   |} flsalr_type;
                            10082 ; 71   |
                            10083 ; 72   |#define HW_FLSALR_XA_BITPOS 0
                            10084 ; 73   |
                            10085 ; 74   |#define HW_FLSALR_XA_SETMASK 0xFFFFFF<<HW_FLSALR_XA_BITPOS
                            10086 ; 75   |
                            10087 ; 76   |#define HW_FLSALR_XA_CLRMASK ~(WORD)HW_FLSALR_XA_SETMASK
                            10088 ; 77   |
                            10089 ; 78   |
                            10090 ; 79   |/////////////////////////////////////////////////////////////////////////////////
                            10091 ; 80   |//  Flash Start Address High Register (HW_FLSAHR) Bit Definitions
                            10092 ; 81   |
                            10093 ; 82   |typedef union           /* Flash Start Address High*/
                            10094 ; 83   |{
                            10095 ; 84   |    struct
                            10096 ; 85   |    {
                            10097 ; 86   |    unsigned XA     :8;
                            10098 ; 87   |    unsigned DA     :16;
                            10099 ; 88   |    } B;
                            10100 ; 89   |    int I;
                            10101 ; 90   |} flsahr_type;
                            10102 ; 91   |
                            10103 ; 92   |#define HW_FLSAHR_XA_BITPOS 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 167

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10104 ; 93   |
                            10105 ; 94   |#define HW_FLSAHR_XA_SETMASK 0xFFFFFF<<HW_FLSAHR_XA_BITPOS
                            10106 ; 95   |
                            10107 ; 96   |#define HW_FLSAHR_XA_CLRMASK ~(WORD)HW_FLSAHR_XA_SETMASK
                            10108 ; 97   |
                            10109 ; 98   |
                            10110 ; 99   |/////////////////////////////////////////////////////////////////////////////////
                            10111 ; 100  |//  EMC Flash CompactFlash Control Register (HW_FLCFCR) Bit Definitions
                            10112 ; 101  |
                            10113 ; 102  |typedef union           /* Flash CompactFlash Control Register*/
                            10114 ; 103  |{
                            10115 ; 104  |    struct
                            10116 ; 105  |    {
                            10117 ; 106  |        int WP          :1;
                            10118 ; 107  |        int CDP         :1;
                            10119 ; 108  |        unsigned SM     :2;
                            10120 ; 109  |        int XATTR       :1;
                            10121 ; 110  |        int CRST        :1;
                            10122 ; 111  |        int XWT         :1;
                            10123 ; 112  |        int RI          :1;
                            10124 ; 113  |        int IFCE        :1;
                            10125 ; 114  |        int ISCE        :1;
                            10126 ; 115  |        int INCE        :1;
                            10127 ; 116  |        int IFCS        :1;
                            10128 ; 117  |        int ISCS        :1;
                            10129 ; 118  |        int INCS        :1;
                            10130 ; 119  |        unsigned CFAI   :2;
                            10131 ; 120  |        int XDDI        :1;
                            10132 ; 121  |        unsigned CS     :2;
                            10133 ; 122  |        int CRE         :1;
                            10134 ; 123  |        unsigned VS     :2;
                            10135 ; 124  |        int DASP        :1;
                            10136 ; 125  |        int MODE16      :1; 
                            10137 ; 126  |    } B;
                            10138 ; 127  |    int I;
                            10139 ; 128  |} flcfcr_type;
                            10140 ; 129  |
                            10141 ; 130  |#define HW_FLCFCR_WP_BITPOS 0
                            10142 ; 131  |#define HW_FLCFCR_CDP_BITPOS 1
                            10143 ; 132  |#define HW_FLCFCR_SM_BITPOS 2
                            10144 ; 133  |#define HW_FLCFCR_XATTR_BITPOS 4
                            10145 ; 134  |#define HW_FLCFCR_CRST_BITPOS 5
                            10146 ; 135  |#define HW_FLCFCR_XWT_BITPOS 6
                            10147 ; 136  |#define HW_FLCFCR_RI_BITPOS 7
                            10148 ; 137  |#define HW_FLCFCR_IFCE_BITPOS 8
                            10149 ; 138  |#define HW_FLCFCR_ISCE_BITPOS 9
                            10150 ; 139  |#define HW_FLCFCR_INCE_BITPOS 10
                            10151 ; 140  |#define HW_FLCFCR_IFCS_BITPOS 11
                            10152 ; 141  |#define HW_FLCFCR_ISCS_BITPOS 12
                            10153 ; 142  |#define HW_FLCFCR_INCS_BITPOS 13
                            10154 ; 143  |#define HW_FLCFCR_CFAI_BITPOS 14
                            10155 ; 144  |#define HW_FLCFCR_XDDI_BITPOS 16
                            10156 ; 145  |#define HW_FLCFCR_CS_BITPOS 17
                            10157 ; 146  |#define HW_FLCFCR_CRE_BITPOS 19
                            10158 ; 147  |#define HW_FLCFCR_VS_BITPOS 20
                            10159 ; 148  |#define HW_FLCFCR_DASP_BITPOS 22
                            10160 ; 149  |
                            10161 ; 150  |#define HW_FLCFCR_WP_SETMASK 1<<HW_FLCFCR_WP_BITPOS
                            10162 ; 151  |#define HW_FLCFCR_CDP_SETMASK 1<<HW_FLCFCR_CDP_BITPOS
                            10163 ; 152  |#define HW_FLCFCR_SM_SETMASK 3<<HW_FLCFCR_SM_BITPOS
                            10164 ; 153  |#define HW_FLCFCR_XATTR_SETMASK 1<<HW_FLCFCR_XATTR_BITPOS
                            10165 ; 154  |#define HW_FLCFCR_CRST_SETMASK 1<<HW_FLCFCR_CRST_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 168

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10166 ; 155  |#define HW_FLCFCR_XWT_SETMASK 1<<HW_FLCFCR_XWT_BITPOS
                            10167 ; 156  |#define HW_FLCFCR_RI_SETMASK 1<<HW_FLCFCR_RI_BITPOS
                            10168 ; 157  |#define HW_FLCFCR_IFCE_SETMASK 1<<HW_FLCFCR_IFCE_BITPOS
                            10169 ; 158  |#define HW_FLCFCR_ISCE_SETMASK 1<<HW_FLCFCR_ISCE_BITPOS
                            10170 ; 159  |#define HW_FLCFCR_INCE_SETMASK 1<<HW_FLCFCR_INCE_BITPOS
                            10171 ; 160  |#define HW_FLCFCR_IFCS_SETMASK 1<<HW_FLCFCR_IFCS_BITPOS
                            10172 ; 161  |#define HW_FLCFCR_ISCS_SETMASK 1<<HW_FLCFCR_ISCS_BITPOS
                            10173 ; 162  |#define HW_FLCFCR_INCS_SETMASK 1<<HW_FLCFCR_INCS_BITPOS
                            10174 ; 163  |#define HW_FLCFCR_CFAI_SETMASK 3<<HW_FLCFCR_CFAI_BITPOS
                            10175 ; 164  |#define HW_FLCFCR_XDDI_SETMASK 1<<HW_FLCFCR_XDDI_BITPOS
                            10176 ; 165  |#define HW_FLCFCR_CS_SETMASK 3<<HW_FLCFCR_CS_BITPOS
                            10177 ; 166  |#define HW_FLCFCR_CRE_SETMASK 1<<HW_FLCFCR_CRE_BITPOS
                            10178 ; 167  |#define HW_FLCFCR_VS_SETMASK 3<<HW_FLCFCR_VS_BITPOS
                            10179 ; 168  |#define HW_FLCFCR_DASP_SETMASK 1<<HW_FLCFCR_DASP_BITPOS
                            10180 ; 169  |
                            10181 ; 170  |#define HW_FLCFCR_WP_CLRMASK ~(WORD)HW_FLCFCR_WP_SETMASK
                            10182 ; 171  |#define HW_FLCFCR_CDP_CLRMASK ~(WORD)HW_FLCFCR_CDP_SETMASK
                            10183 ; 172  |#define HW_FLCFCR_SM_CLRMASK ~(WORD)HW_FLCFCR_SM_SETMASK
                            10184 ; 173  |#define HW_FLCFCR_XATTR_CLRMASK ~(WORD)HW_FLCFCR_XATTR_SETMASK
                            10185 ; 174  |#define HW_FLCFCR_CRST_CLRMASK ~(WORD)HW_FLCFCR_CRST_SETMASK
                            10186 ; 175  |#define HW_FLCFCR_XWT_CLRMASK ~(WORD)HW_FLCFCR_XWT_SETMASK
                            10187 ; 176  |#define HW_FLCFCR_RI_CLRMASK ~(WORD)HW_FLCFCR_RI_SETMASK
                            10188 ; 177  |#define HW_FLCFCR_IFCE_CLRMASK ~(WORD)HW_FLCFCR_IFCE_SETMASK
                            10189 ; 178  |#define HW_FLCFCR_ISCE_CLRMASK ~(WORD)HW_FLCFCR_ISCE_SETMASK
                            10190 ; 179  |#define HW_FLCFCR_INCE_CLRMASK ~(WORD)HW_FLCFCR_INCE_SETMASK
                            10191 ; 180  |#define HW_FLCFCR_IFCS_CLRMASK ~(WORD)HW_FLCFCR_IFCS_SETMASK
                            10192 ; 181  |#define HW_FLCFCR_ISCS_CLRMASK ~(WORD)HW_FLCFCR_ISCS_SETMASK
                            10193 ; 182  |#define HW_FLCFCR_INCS_CLRMASK ~(WORD)HW_FLCFCR_INCS_SETMASK
                            10194 ; 183  |#define HW_FLCFCR_CFAI_CLRMASK ~(WORD)HW_FLCFCR_CFAI_SETMASK
                            10195 ; 184  |#define HW_FLCFCR_XDDI_CLRMASK ~(WORD)HW_FLCFCR_XDDI_SETMASK
                            10196 ; 185  |#define HW_FLCFCR_CS_CLRMASK ~(WORD)HW_FLCFCR_CS_SETMASK
                            10197 ; 186  |#define HW_FLCFCR_CRE_CLRMASK ~(WORD)HW_FLCFCR_CRE_SETMASK
                            10198 ; 187  |#define HW_FLCFCR_VS_CLRMASK ~(WORD)HW_FLCFCR_VS_SETMASK
                            10199 ; 188  |#define HW_FLCFCR_DASP_CLRMASK ~(WORD)HW_FLCFCR_DASP_SETMASK
                            10200 ; 189  |
                            10201 ; 190  |
                            10202 ; 191  |/////////////////////////////////////////////////////////////////////////////////
                            10203 ; 192  |//  EMC Flash Compact Flash Timer1 Register (HW_FLCFTMR1R) Bit Definitions
                            10204 ; 193  |
                            10205 ; 194  |typedef union           /* Flash CompactFlash Timer1 Register*/
                            10206 ; 195  |{
                            10207 ; 196  |    struct
                            10208 ; 197  |    {
                            10209 ; 198  |        unsigned TRWSU  :5;
                            10210 ; 199  |        unsigned TRPW   :7;
                            10211 ; 200  |        unsigned TWPW   :7;
                            10212 ; 201  |        unsigned TRWH   :5;
                            10213 ; 202  |    } B;
                            10214 ; 203  |    int I;
                            10215 ; 204  |} flcftmr1r_type;
                            10216 ; 205  |
                            10217 ; 206  |#define HW_FLCFTMR1R_TRWSU_BITPOS 0
                            10218 ; 207  |#define HW_FLCFTMR1R_TRPW_BITPOS 5
                            10219 ; 208  |#define HW_FLCFTMR1R_TWPW_BITPOS 12
                            10220 ; 209  |#define HW_FLCFTMR1R_TRWH_BITPOS 19
                            10221 ; 210  |
                            10222 ; 211  |#define HW_FLCFTMR1R_TRWSU_SETMASK 0x1F<<HW_FLCFTMR1R_TRWSU_BITPOS
                            10223 ; 212  |#define HW_FLCFTMR1R_TRPW_SETMASK 0x7F<<HW_FLCFTMR1R_TRPW_BITPOS
                            10224 ; 213  |#define HW_FLCFTMR1R_TWPW_SETMASK 0x7F<<HW_FLCFTMR1R_TWPW_BITPOS
                            10225 ; 214  |#define HW_FLCFTMR1R_TRWH_SETMASK 0x1F<<HW_FLCFTMR1R_TRWH_BITPOS
                            10226 ; 215  |
                            10227 ; 216  |#define HW_FLCFTMR1R_TRWSU_CLRMASK ~(WORD)HW_FLCFTMR1R_TRWSU_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 169

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10228 ; 217  |#define HW_FLCFTMR1R_TRPW_CLRMASK ~(WORD)HW_FLCFTMR1R_TRPW_SETMASK
                            10229 ; 218  |#define HW_FLCFTMR1R_TWPW_CLRMASK ~(WORD)HW_FLCFTMR1R_TWPW_SETMASK
                            10230 ; 219  |#define HW_FLCFTMR1R_TRWH_CLRMASK ~(WORD)HW_FLCFTMR1R_TRWH_SETMASK
                            10231 ; 220  |
                            10232 ; 221  |
                            10233 ; 222  |/////////////////////////////////////////////////////////////////////////////////
                            10234 ; 223  |//  EMC Flash Compact Flash Timer1 Register (HW_FLCFTMR2R) Bit Definitions
                            10235 ; 224  |
                            10236 ; 225  |typedef union           /* Flash CompactFlash Timer2 Register*/
                            10237 ; 226  |{
                            10238 ; 227  |    struct
                            10239 ; 228  |    {
                            10240 ; 229  |        unsigned TWW    :4;
                            10241 ; 230  |        unsigned TWTO   :10;
                            10242 ; 231  |        unsigned THW    :5; 
                            10243 ; 232  |        unsigned TRAQ   :5;
                            10244 ; 233  |    } B;
                            10245 ; 234  |    int I;
                            10246 ; 235  |} flcftmr2r_type;
                            10247 ; 236  |
                            10248 ; 237  |#define HW_FLCFTMR2R_TWW_BITPOS 0
                            10249 ; 238  |#define HW_FLCFTMR2R_TWTO_BITPOS 4
                            10250 ; 239  |#define HW_FLCFTMR2R_THW_BITPOS 14
                            10251 ; 240  |#define HW_FLCFTMR2R_TRAQ_BITPOS 19
                            10252 ; 241  |
                            10253 ; 242  |#define HW_FLCFTMR2R_TWW_SETMASK 0xF<<HW_FLCFTMR2R_TWW_BITPOS
                            10254 ; 243  |#define HW_FLCFTMR2R_TWTO_SETMASK 0x3FF<<HW_FLCFTMR2R_TWTO_BITPOS
                            10255 ; 244  |#define HW_FLCFTMR2R_THW_SETMASK 0x1F<<HW_FLCFTMR2R_THW_BITPOS
                            10256 ; 245  |#define HW_FLCFTMR2R_TRAQ_SETMASK 0x1F<<HW_FLCFTMR2R_TRAQ_BITPOS
                            10257 ; 246  |
                            10258 ; 247  |#define HW_FLCFTMR2R_TWW_CLRMASK ~(WORD)HW_FLCFTMR2R_TWW_SETMASK
                            10259 ; 248  |#define HW_FLCFTMR2R_TWTO_CLRMASK ~(WORD)HW_FLCFTMR2R_TWTO_SETMASK
                            10260 ; 249  |#define HW_FLCFTMR2R_THW_CLRMASK ~(WORD)HW_FLCFTMR2R_THW_SETMASK
                            10261 ; 250  |#define HW_FLCFTMR2R_TRAQ_CLRMASK ~(WORD)HW_FLCFTMR2R_TRAQ_SETMASK
                            10262 ; 251  |
                            10263 ; 252  |
                            10264 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                            10265 ; 254  |//  EMC Flash SmartMedia Control Register (HW_FLSMCR) Bit Definitions
                            10266 ; 255  |
                            10267 ; 256  |typedef union           /* Flash SmartMedia Control Register*/
                            10268 ; 257  |{
                            10269 ; 258  |    struct
                            10270 ; 259  |    {
                            10271 ; 260  |        unsigned CS     :2;
                            10272 ; 261  |        int SE          :1;
                            10273 ; 262  |        int WP          :1;
                            10274 ; 263  |        int SIZE        :1;
                            10275 ; 264  |        int ICMD        :8;
                            10276 ; 265  |        int TOIE        :1;
                            10277 ; 266  |        int BPIE        :1;
                            10278 ; 267  |        int TOIRQ       :1;
                            10279 ; 268  |        int BPIRQ       :1;
                            10280 ; 269  |    } B;
                            10281 ; 270  |    int I;
                            10282 ; 271  |} flsmcr_type;
                            10283 ; 272  |
                            10284 ; 273  |#define HW_FLSMCR_CS_BITPOS 0
                            10285 ; 274  |#define HW_FLSMCR_SE_BITPOS 2
                            10286 ; 275  |#define HW_FLSMCR_WP_BITPOS 3
                            10287 ; 276  |#define HW_FLSMCR_SIZE_BITPOS 4
                            10288 ; 277  |#define HW_FLSMCR_ICMD_BITPOS 5
                            10289 ; 278  |#define HW_FLSMCR_TOIE_BITPOS 13
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 170

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10290 ; 279  |#define HW_FLSMCR_BPIE_BITPOS 14
                            10291 ; 280  |#define HW_FLSMCR_TOIRQ_BITPOS 15
                            10292 ; 281  |#define HW_FLSMCR_BPIRQ_BITPOS 16
                            10293 ; 282  |
                            10294 ; 283  |#define HW_FLSMCR_CS_SETMASK 1<<HW_FLSMCR_CS_BITPOS
                            10295 ; 284  |#define HW_FLSMCR_SE_SETMASK 1<<HW_FLSMCR_SE_BITPOS
                            10296 ; 285  |#define HW_FLSMCR_WP_SETMASK 1<<HW_FLSMCR_WP_BITPOS
                            10297 ; 286  |#define HW_FLSMCR_SIZE_SETMASK 1<<HW_FLSMCR_SIZE_BITPOS
                            10298 ; 287  |#define HW_FLSMCR_ICMD_SETMASK (0xFF)<<HW_FLSMCR_ICMD_BITPOS
                            10299 ; 288  |#define HW_FLSMCR_TOIE_SETMASK 1<<HW_FLSMCR_TOIE_BITPOS
                            10300 ; 289  |#define HW_FLSMCR_BPIE_SETMASK 1<<HW_FLSMCR_BPIE_BITPOS
                            10301 ; 290  |#define HW_FLSMCR_TOIRQ_SETMASK 1<<HW_FLSMCR_TOIRQ_BITPOS
                            10302 ; 291  |#define HW_FLSMCR_BPIRQ_SETMASK 1<<HW_FLSMCR_BPIRQ_BITPOS
                            10303 ; 292  |
                            10304 ; 293  |#define HW_FLSMCR_SE_ASSERT_SETMASK 0x000000
                            10305 ; 294  |#define HW_FLSMCR_SE_DEASSERT_SETMASK 0x000004
                            10306 ; 295  |#define HW_FLSMCR_WP_ASSERT_SETMASK 0x000000
                            10307 ; 296  |#define HW_FLSMCR_WP_DEASSERT_SETMASK 0x000008
                            10308 ; 297  |#define HW_FLSMCR_SIZE_SMALL_SETMASK 0x000000
                            10309 ; 298  |#define HW_FLSMCR_SIZE_LARGE_SETMASK 0x000010
                            10310 ; 299  |#define HW_FLSMCR_ICMD_RESET_SETMASK 0x001FE0
                            10311 ; 300  |#define HW_FLSMCR_ICMD_READ_STATUS_SETMASK 0x000E00
                            10312 ; 301  |#define HW_FLSMCR_ICMD_BLOCK_ERASE_SETMASK 0x000C00
                            10313 ; 302  |#define HW_FLSMCR_ICMD_ERASE_SETMASK 0x001A00
                            10314 ; 303  |#define HW_FLSMCR_ICMD_RP_FIRST_SETMASK 0x000000
                            10315 ; 304  |#define HW_FLSMCR_ICMD_RP_SECOND_SETMASK 0x000020
                            10316 ; 305  |#define HW_FLSMCR_ICMD_RP_SPARE_SETMASK 0x000A00
                            10317 ; 306  |#define HW_FLSMCR_ICMD_READ_ID_SETMASK 0x001200
                            10318 ; 307  |
                            10319 ; 308  |#define HW_FLSMCR_CS_CLRMASK ~(WORD)HW_FLSMCR_CS_SETMASK
                            10320 ; 309  |#define HW_FLSMCR_SE_CLRMASK ~(WORD)HW_FLSMCR_SE_SETMASK
                            10321 ; 310  |#define HW_FLSMCR_WP_CLRMASK ~(WORD)HW_FLSMCR_WP_SETMASK
                            10322 ; 311  |#define HW_FLSMCR_SIZE_CLRMASK ~(WORD)HW_FLSMCR_SIZE_SETMASK
                            10323 ; 312  |#define HW_FLSMCR_ICMD_CLRMASK ~(WORD)HW_FLSMCR_ICMD_SETMASK
                            10324 ; 313  |#define HW_FLSMCR_TOIE_CLRMASK ~(WORD)HW_FLSMCR_TOIE_SETMASK
                            10325 ; 314  |#define HW_FLSMCR_BPIE_CLRMASK ~(WORD)HW_FLSMCR_BPIE_SETMASK
                            10326 ; 315  |#define HW_FLSMCR_TOIRQ_CLRMASK ~(WORD)HW_FLSMCR_TOIRQ_SETMASK
                            10327 ; 316  |#define HW_FLSMCR_BPIRQ_CLRMASK ~(WORD)HW_FLSMCR_BPIRQ_SETMASK
                            10328 ; 317  |
                            10329 ; 318  |
                            10330 ; 319  |/////////////////////////////////////////////////////////////////////////////////
                            10331 ; 320  |//  EMC Flash SmartMedia Timer1 Register (HW_FLSMTMR1R) Bit Definitions
                            10332 ; 321  |
                            10333 ; 322  |typedef union           /* Flash SmartMedia Timer1 Register*/
                            10334 ; 323  |{
                            10335 ; 324  |    struct
                            10336 ; 325  |    {
                            10337 ; 326  |        unsigned TRWSU  :5;
                            10338 ; 327  |        unsigned TRPW   :6;
                            10339 ; 328  |        unsigned TWPW   :6;
                            10340 ; 329  |        unsigned TRWH   :5;
                            10341 ; 330  |    } B;
                            10342 ; 331  |    int I;
                            10343 ; 332  |} flsmtmr1r_type;
                            10344 ; 333  |
                            10345 ; 334  |#define HW_FLSMTMR1R_TRWSU_BITPOS 0
                            10346 ; 335  |#define HW_FLSMTMR1R_TRPW_BITPOS 5
                            10347 ; 336  |#define HW_FLSMTMR1R_TWPW_BITPOS 11
                            10348 ; 337  |#define HW_FLSMTMR1R_TRWH_BITPOS 17
                            10349 ; 338  |
                            10350 ; 339  |#define HW_FLSMTMR1R_TRWSU_SETMASK 0x1F<<HW_FLSMTMR1R_TRWSU_BITPOS
                            10351 ; 340  |#define HW_FLSMTMR1R_TRPW_SETMASK 0x3F<<HW_FLSMTMR1R_TRPW_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 171

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10352 ; 341  |#define HW_FLSMTMR1R_TWPW_SETMASK 0x3F<<HW_FLSMTMR1R_TWPW_BITPOS
                            10353 ; 342  |#define HW_FLSMTMR1R_TRWH_SETMASK 0x1F<<HW_FLSMTMR1R_TRWH_BITPOS
                            10354 ; 343  |
                            10355 ; 344  |#define HW_FLSMTMR1R_TRWSU_CLRMASK ~(WORD)HW_FLSMTMR1R_TRWSU_SETMASK
                            10356 ; 345  |#define HW_FLSMTMR1R_TRPW_CLRMASK ~(WORD)HW_FLSMTMR1R_TRPW_SETMASK
                            10357 ; 346  |#define HW_FLSMTMR1R_TWPW_CLRMASK ~(WORD)HW_FLSMTMR1R_TWPW_SETMASK
                            10358 ; 347  |#define HW_FLSMTMR1R_TRWH_CLRMASK ~(WORD)HW_FLSMTMR1R_TRWH_SETMASK
                            10359 ; 348  |
                            10360 ; 349  |
                            10361 ; 350  |/////////////////////////////////////////////////////////////////////////////////
                            10362 ; 351  |//  EMC Flash SmartMedia Timer2 Register (HW_FLSMTMR2R) Bit Definitions
                            10363 ; 352  |
                            10364 ; 353  |typedef union           /* Flash SmartMedia Timer2 Register*/
                            10365 ; 354  |{
                            10366 ; 355  |    struct
                            10367 ; 356  |    {
                            10368 ; 357  |        unsigned TWT    :6;
                            10369 ; 358  |        unsigned TWTO   :18;
                            10370 ; 359  |    } B;
                            10371 ; 360  |    int I;
                            10372 ; 361  |} flsmtmr2r_type;
                            10373 ; 362  |
                            10374 ; 363  |#define HW_FLSMTMR2R_TWT_BITPOS 0
                            10375 ; 364  |#define HW_FLSMTMR2R_TWTO_BITPOS 6
                            10376 ; 365  |
                            10377 ; 366  |#define HW_FLSMTMR2R_TWT_SETMASK 0x3F<<HW_FLSMTMR2R_TWT_BITPOS
                            10378 ; 367  |#define HW_FLSMTMR2R_TWTO_SETMASK 0x3FF<<HW_FLSMTMR2R_TWTO_BITPOS
                            10379 ; 368  |
                            10380 ; 369  |#define HW_FLSMTMR2R_TWT_CLRMASK ~(WORD)HW_FLSMTMR2R_TWT_SETMASK
                            10381 ; 370  |#define HW_FLSMTMR2R_TWTO_CLRMASK ~(WORD)HW_FLSMTMR2R_TWTO_SETMASK
                            10382 ; 371  |
                            10383 ; 372  |/*//////////////////////////////////////////////////////////////////////////////
                            10384 ; 373  |  //  EMC Flash Control Status Register2 (HW_FLCR2) Bit Definitions     */
                            10385 ; 374  |typedef union 
                            10386 ; 375  |{
                            10387 ; 376  |  struct
                            10388 ; 377  |  {
                            10389 ; 378  |    unsigned ASEL     :2;        /* Memory Select */
                            10390 ; 379  |    unsigned RA       :1;        /* Right Align word into 24bit memory for True IDE  xfers
                                   */
                            10391 ; 380  |    unsigned LA       :1;        /* Left  Align word into 24bit memory for True IDE  xfers
                                   */
                            10392 ; 381  |    unsigned NEGDMA   :1;        /* Inverts data from Flash to memory */
                            10393 ; 382  |    unsigned NEGFL    :1;        /* Inverts data from memory to Flash */
                            10394 ; 383  |    unsigned CLKOFF   :1;        /* Power down - turns clk off */
                            10395 ; 384  |    int PAD0          :17;    
                            10396 ; 385  |  } B;
                            10397 ; 386  |  int I;
                            10398 ; 387  |} flcr2_type;
                            10399 ; 388  |
                            10400 ; 389  |/////////////////////////////////////////////////////////////////////////////////
                            10401 ; 390  |//  EMC Flash SmartMedia Status Register (HW_FLSMSR) Bit Definitions
                            10402 ; 391  |#define HW_FLSMSR_RDY_BITPOS 0
                            10403 ; 392  |#define HW_FLSMSR_BUSY_BITPOS 7
                            10404 ; 393  |
                            10405 ; 394  |#define HW_FLCR      (*(volatile flcr_type      _X*) (HW_EMC_BASEADDR))    /* EMC Flash Co
                                  ntrol Register */
                            10406 ; 395  |#define HW_FLSALR    (*(volatile flsalr_type    _X*) (HW_EMC_BASEADDR+1))  /* EMC Flash St
                                  art Address Low Register */
                            10407 ; 396  |#define HW_FLSAHR    (*(volatile flsahr_type    _X*) (HW_EMC_BASEADDR+2))  /* EMC Flash St
                                  art Address High Register */
                            10408 ; 397  |#define HW_FLSSMPR   (*(volatile flssmpr_type   _X*) (HW_EMC_BASEADDR+3))  /*  */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 172

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10409 ; 398  |#define HW_FLCR2     (*(volatile flcr2_type     _X*) (HW_EMC_BASEADDR+4))  /* EMC Flash Co
                                  ntrol Register2 */
                            10410 ; 399  |#define HW_FLCFCR    (*(volatile flcfcr_type    _X*) (HW_EMC_BASEADDR+8))  /* EMC Flash Co
                                  mpactFlash Control Register*/
                            10411 ; 400  |#define HW_FLCFTMR1R (*(volatile flcftmr1r_type _X*) (HW_EMC_BASEADDR+9))  /* EMC Flash Co
                                  mpact Flash Timer1 Register*/
                            10412 ; 401  |#define HW_FLCFTMR2R (*(volatile flcftmr2r_type _X*) (HW_EMC_BASEADDR+10)) /* EMC Flash Co
                                  mpact Flash Timer2 Register*/
                            10413 ; 402  |#define HW_FLSMCR    (*(volatile flsmcr_type    _X*) (HW_EMC_BASEADDR+16)) /* EMC Flash Sm
                                  artMedia Control Register*/
                            10414 ; 403  |#define HW_FLSMTMR1R (*(volatile flsmtmr1r_type _X*) (HW_EMC_BASEADDR+17)) /* EMC Flash Sm
                                  artMedia Timer1 Register*/
                            10415 ; 404  |#define HW_FLSMTMR2R (*(volatile flsmtmr2r_type _X*) (HW_EMC_BASEADDR+18)) /* EMC Flash Sm
                                  artMedia Timer2 Register*/
                            10416 ; 405  |#define HW_FLSMSR    (*(volatile flssmsr_type   _X*) (HW_EMC_BASEADDR+19)) /*  */
                            10417 ; 406  |
                            10418 ; 407  |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                            10419 ; 408  |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                            10420 ; 409  |// to update the actual files. Only the defines needed to build SDK2.400 were added.
                            10421 ; 410  |
                            10422 ; 411  |#define HW_FLC2R HW_EMC_BASEADDR+4
                            10423 ; 412  |
                            10424 ; 413  |#endif
                            10425 ; 414  |
                            10426 
                            10428 
                            10429 ; 22   |#include "regsgpio.h"
                            10430 
                            10432 
                            10433 ; 1    |#if !(defined(__REGS_GPIO_INC))
                            10434 ; 2    |#define __REGS_GPIO_INC 1
                            10435 ; 3    |
                            10436 ; 4    |#include "types.h"
                            10437 
                            10439 
                            10440 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            10441 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            10442 ; 3    |//
                            10443 ; 4    |// Filename: types.h
                            10444 ; 5    |// Description: Standard data types
                            10445 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            10446 ; 7    |
                            10447 ; 8    |#ifndef _TYPES_H
                            10448 ; 9    |#define _TYPES_H
                            10449 ; 10   |
                            10450 ; 11   |// TODO:  move this outta here!
                            10451 ; 12   |#if !defined(NOERROR)
                            10452 ; 13   |#define NOERROR 0
                            10453 ; 14   |#define SUCCESS 0
                            10454 ; 15   |#endif 
                            10455 ; 16   |#if !defined(SUCCESS)
                            10456 ; 17   |#define SUCCESS  0
                            10457 ; 18   |#endif
                            10458 ; 19   |#if !defined(ERROR)
                            10459 ; 20   |#define ERROR   -1
                            10460 ; 21   |#endif
                            10461 ; 22   |#if !defined(FALSE)
                            10462 ; 23   |#define FALSE 0
                            10463 ; 24   |#endif
                            10464 ; 25   |#if !defined(TRUE)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 173

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10465 ; 26   |#define TRUE  1
                            10466 ; 27   |#endif
                            10467 ; 28   |
                            10468 ; 29   |#if !defined(NULL)
                            10469 ; 30   |#define NULL 0
                            10470 ; 31   |#endif
                            10471 ; 32   |
                            10472 ; 33   |#define MAX_INT     0x7FFFFF
                            10473 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            10474 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            10475 ; 36   |#define MAX_ULONG   (-1) 
                            10476 ; 37   |
                            10477 ; 38   |#define WORD_SIZE   24              // word size in bits
                            10478 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            10479 ; 40   |
                            10480 ; 41   |
                            10481 ; 42   |#define BYTE    unsigned char       // btVarName
                            10482 ; 43   |#define CHAR    signed char         // cVarName
                            10483 ; 44   |#define USHORT  unsigned short      // usVarName
                            10484 ; 45   |#define SHORT   unsigned short      // sVarName
                            10485 ; 46   |#define WORD    unsigned int        // wVarName
                            10486 ; 47   |#define INT     signed int          // iVarName
                            10487 ; 48   |#define DWORD   unsigned long       // dwVarName
                            10488 ; 49   |#define LONG    signed long         // lVarName
                            10489 ; 50   |#define BOOL    unsigned int        // bVarName
                            10490 ; 51   |#define FRACT   _fract              // frVarName
                            10491 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            10492 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            10493 ; 54   |#define FLOAT   float               // fVarName
                            10494 ; 55   |#define DBL     double              // dVarName
                            10495 ; 56   |#define ENUM    enum                // eVarName
                            10496 ; 57   |#define CMX     _complex            // cmxVarName
                            10497 ; 58   |typedef WORD UCS3;                   // 
                            10498 ; 59   |
                            10499 ; 60   |#define UINT16  unsigned short
                            10500 ; 61   |#define UINT8   unsigned char   
                            10501 ; 62   |#define UINT32  unsigned long
                            10502 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            10503 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            10504 ; 65   |#define WCHAR   UINT16
                            10505 ; 66   |
                            10506 ; 67   |//UINT128 is 16 bytes or 6 words
                            10507 ; 68   |typedef struct UINT128_3500 {   
                            10508 ; 69   |    int val[6];     
                            10509 ; 70   |} UINT128_3500;
                            10510 ; 71   |
                            10511 ; 72   |#define UINT128   UINT128_3500
                            10512 ; 73   |
                            10513 ; 74   |// Little endian word packed byte strings:   
                            10514 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            10515 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            10516 ; 77   |// Little endian word packed byte strings:   
                            10517 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            10518 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            10519 ; 80   |
                            10520 ; 81   |// Declare Memory Spaces To Use When Coding
                            10521 ; 82   |// A. Sector Buffers
                            10522 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            10523 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            10524 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 174

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10525 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            10526 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            10527 ; 88   |// B. Media DDI Memory
                            10528 ; 89   |#define MEDIA_DDI_MEM _Y
                            10529 ; 90   |
                            10530 ; 91   |
                            10531 ; 92   |
                            10532 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            10533 ; 94   |// Examples of circular pointers:
                            10534 ; 95   |//    INT CIRC cpiVarName
                            10535 ; 96   |//    DWORD CIRC cpdwVarName
                            10536 ; 97   |
                            10537 ; 98   |#define RETCODE INT                 // rcVarName
                            10538 ; 99   |
                            10539 ; 100  |// generic bitfield structure
                            10540 ; 101  |struct Bitfield {
                            10541 ; 102  |    unsigned int B0  :1;
                            10542 ; 103  |    unsigned int B1  :1;
                            10543 ; 104  |    unsigned int B2  :1;
                            10544 ; 105  |    unsigned int B3  :1;
                            10545 ; 106  |    unsigned int B4  :1;
                            10546 ; 107  |    unsigned int B5  :1;
                            10547 ; 108  |    unsigned int B6  :1;
                            10548 ; 109  |    unsigned int B7  :1;
                            10549 ; 110  |    unsigned int B8  :1;
                            10550 ; 111  |    unsigned int B9  :1;
                            10551 ; 112  |    unsigned int B10 :1;
                            10552 ; 113  |    unsigned int B11 :1;
                            10553 ; 114  |    unsigned int B12 :1;
                            10554 ; 115  |    unsigned int B13 :1;
                            10555 ; 116  |    unsigned int B14 :1;
                            10556 ; 117  |    unsigned int B15 :1;
                            10557 ; 118  |    unsigned int B16 :1;
                            10558 ; 119  |    unsigned int B17 :1;
                            10559 ; 120  |    unsigned int B18 :1;
                            10560 ; 121  |    unsigned int B19 :1;
                            10561 ; 122  |    unsigned int B20 :1;
                            10562 ; 123  |    unsigned int B21 :1;
                            10563 ; 124  |    unsigned int B22 :1;
                            10564 ; 125  |    unsigned int B23 :1;
                            10565 ; 126  |};
                            10566 ; 127  |
                            10567 ; 128  |union BitInt {
                            10568 ; 129  |        struct Bitfield B;
                            10569 ; 130  |        int        I;
                            10570 ; 131  |};
                            10571 ; 132  |
                            10572 ; 133  |#define MAX_MSG_LENGTH 10
                            10573 ; 134  |struct CMessage
                            10574 ; 135  |{
                            10575 ; 136  |        unsigned int m_uLength;
                            10576 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            10577 ; 138  |};
                            10578 ; 139  |
                            10579 ; 140  |typedef struct {
                            10580 ; 141  |    WORD m_wLength;
                            10581 ; 142  |    WORD m_wMessage;
                            10582 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            10583 ; 144  |} Message;
                            10584 ; 145  |
                            10585 ; 146  |struct MessageQueueDescriptor
                            10586 ; 147  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 175

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10587 ; 148  |        int *m_pBase;
                            10588 ; 149  |        int m_iModulo;
                            10589 ; 150  |        int m_iSize;
                            10590 ; 151  |        int *m_pHead;
                            10591 ; 152  |        int *m_pTail;
                            10592 ; 153  |};
                            10593 ; 154  |
                            10594 ; 155  |struct ModuleEntry
                            10595 ; 156  |{
                            10596 ; 157  |    int m_iSignaledEventMask;
                            10597 ; 158  |    int m_iWaitEventMask;
                            10598 ; 159  |    int m_iResourceOfCode;
                            10599 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            10600 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            10601 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            10602 ; 163  |    int m_uTimeOutHigh;
                            10603 ; 164  |    int m_uTimeOutLow;
                            10604 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            10605 ; 166  |};
                            10606 ; 167  |
                            10607 ; 168  |union WaitMask{
                            10608 ; 169  |    struct B{
                            10609 ; 170  |        unsigned int m_bNone     :1;
                            10610 ; 171  |        unsigned int m_bMessage  :1;
                            10611 ; 172  |        unsigned int m_bTimer    :1;
                            10612 ; 173  |        unsigned int m_bButton   :1;
                            10613 ; 174  |    } B;
                            10614 ; 175  |    int I;
                            10615 ; 176  |} ;
                            10616 ; 177  |
                            10617 ; 178  |
                            10618 ; 179  |struct Button {
                            10619 ; 180  |        WORD wButtonEvent;
                            10620 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            10621 ; 182  |};
                            10622 ; 183  |
                            10623 ; 184  |struct Message {
                            10624 ; 185  |        WORD wMsgLength;
                            10625 ; 186  |        WORD wMsgCommand;
                            10626 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            10627 ; 188  |};
                            10628 ; 189  |
                            10629 ; 190  |union EventTypes {
                            10630 ; 191  |        struct CMessage msg;
                            10631 ; 192  |        struct Button Button ;
                            10632 ; 193  |        struct Message Message;
                            10633 ; 194  |};
                            10634 ; 195  |
                            10635 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            10636 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            10637 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            10638 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            10639 ; 200  |
                            10640 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            10641 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            10642 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            10643 ; 204  |
                            10644 ; 205  |#if DEBUG
                            10645 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            10646 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            10647 ; 208  |#else 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 176

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10648 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            10649 ; 210  |#define DebugBuildAssert(x)    
                            10650 ; 211  |#endif
                            10651 ; 212  |
                            10652 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            10653 ; 214  |//  #pragma asm
                            10654 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            10655 ; 216  |//  #pragma endasm
                            10656 ; 217  |
                            10657 ; 218  |
                            10658 ; 219  |#ifdef COLOR_262K
                            10659 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            10660 ; 221  |#elif defined(COLOR_65K)
                            10661 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            10662 ; 223  |#else
                            10663 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            10664 ; 225  |#endif
                            10665 ; 226  |    
                            10666 ; 227  |#endif // #ifndef _TYPES_H
                            10667 
                            10669 
                            10670 ; 5    |
                            10671 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                            10672 ; 7    |//  Interrupt Collector Registers
                            10673 ; 8    |/////////////////////////////////////////////////////////////////////////////////
                            10674 ; 9    |
                            10675 ; 10   |#define HW_GPIO_BASEADDR 0xF400
                            10676 ; 11   |
                            10677 ; 12   |#define HW_GPB0_BASEADDR HW_GPIO_BASEADDR
                            10678 ; 13   |#define HW_GPB1_BASEADDR HW_GPIO_BASEADDR+0x10
                            10679 ; 14   |#define HW_GPB2_BASEADDR HW_GPIO_BASEADDR+0x20
                            10680 ; 15   |#define HW_GPB3_BASEADDR HW_GPIO_BASEADDR+0x30
                            10681 ; 16   |
                            10682 ; 17   |#define HW_GPB0_BLOCKNUM 0
                            10683 ; 18   |#define HW_GPB1_BLOCKNUM 1
                            10684 ; 19   |#define HW_GPB2_BLOCKNUM 2
                            10685 ; 20   |#define HW_GPB3_BLOCKNUM 3
                            10686 ; 21   |
                            10687 ; 22   |#define HW_GPB_GPENR 0
                            10688 ; 23   |#define HW_GPB_GPDOR 1
                            10689 ; 24   |#define HW_GPB_GPDIR 2
                            10690 ; 25   |#define HW_GPB_GPDOER 3
                            10691 ; 26   |#define HW_GPB_GPIPENR 4
                            10692 ; 27   |#define HW_GPB_GPIENR 5
                            10693 ; 28   |#define HW_GPB_GPILVLR 6
                            10694 ; 29   |#define HW_GPB_GPIPOLR 7
                            10695 ; 30   |#define HW_GPB_GPISTATR 8
                            10696 ; 31   |#define HW_GPB_GPPWR 9
                            10697 ; 32   |#define HW_GPB_GP8MA 10
                            10698 ; 33   |
                            10699 ; 34   |
                            10700 ; 35   |
                            10701 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            10702 ; 37   |//  GPIO Register Bit Positions
                            10703 ; 38   |typedef union               /* GPIO Pin Register Bank 0 */
                            10704 ; 39   |{
                            10705 ; 40   |    struct Bitfield B;      // Bitfield is generic structure B0 - B23 in types.h
                            10706 ; 41   |    unsigned int I;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 177

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10707 ; 42   |    unsigned int U;
                            10708 ; 43   |} gpr_type;
                            10709 ; 44   |
                            10710 ; 45   |#define HW_GP_B0_BITPOS 0
                            10711 ; 46   |#define HW_GP_B1_BITPOS 1
                            10712 ; 47   |#define HW_GP_B2_BITPOS 2
                            10713 ; 48   |#define HW_GP_B3_BITPOS 3
                            10714 ; 49   |#define HW_GP_B4_BITPOS 4
                            10715 ; 50   |#define HW_GP_B5_BITPOS 5
                            10716 ; 51   |#define HW_GP_B6_BITPOS 6
                            10717 ; 52   |#define HW_GP_B7_BITPOS 7
                            10718 ; 53   |#define HW_GP_B8_BITPOS 8
                            10719 ; 54   |#define HW_GP_B9_BITPOS 9
                            10720 ; 55   |#define HW_GP_B10_BITPOS 10
                            10721 ; 56   |#define HW_GP_B11_BITPOS 11
                            10722 ; 57   |#define HW_GP_B12_BITPOS 12
                            10723 ; 58   |#define HW_GP_B13_BITPOS 13
                            10724 ; 59   |#define HW_GP_B14_BITPOS 14
                            10725 ; 60   |#define HW_GP_B15_BITPOS 15
                            10726 ; 61   |#define HW_GP_B16_BITPOS 16
                            10727 ; 62   |#define HW_GP_B17_BITPOS 17
                            10728 ; 63   |#define HW_GP_B18_BITPOS 18
                            10729 ; 64   |#define HW_GP_B19_BITPOS 19
                            10730 ; 65   |#define HW_GP_B20_BITPOS 20
                            10731 ; 66   |#define HW_GP_B21_BITPOS 21
                            10732 ; 67   |#define HW_GP_B22_BITPOS 22
                            10733 ; 68   |#define HW_GP_B23_BITPOS 23
                            10734 ; 69   |
                            10735 ; 70   |#define HW_GP_B0_SETMASK (1<<HW_GP_B0_BITPOS)
                            10736 ; 71   |#define HW_GP_B1_SETMASK (1<<HW_GP_B1_BITPOS)
                            10737 ; 72   |#define HW_GP_B2_SETMASK (1<<HW_GP_B2_BITPOS)
                            10738 ; 73   |#define HW_GP_B3_SETMASK (1<<HW_GP_B3_BITPOS)
                            10739 ; 74   |#define HW_GP_B4_SETMASK (1<<HW_GP_B4_BITPOS)
                            10740 ; 75   |#define HW_GP_B5_SETMASK (1<<HW_GP_B5_BITPOS)
                            10741 ; 76   |#define HW_GP_B6_SETMASK (1<<HW_GP_B6_BITPOS)
                            10742 ; 77   |#define HW_GP_B7_SETMASK (1<<HW_GP_B7_BITPOS)
                            10743 ; 78   |#define HW_GP_B8_SETMASK (1<<HW_GP_B8_BITPOS)
                            10744 ; 79   |#define HW_GP_B9_SETMASK (1<<HW_GP_B9_BITPOS)
                            10745 ; 80   |#define HW_GP_B10_SETMASK (1<<HW_GP_B10_BITPOS)
                            10746 ; 81   |#define HW_GP_B11_SETMASK (1<<HW_GP_B11_BITPOS)
                            10747 ; 82   |#define HW_GP_B12_SETMASK (1<<HW_GP_B12_BITPOS)
                            10748 ; 83   |#define HW_GP_B13_SETMASK (1<<HW_GP_B13_BITPOS)
                            10749 ; 84   |#define HW_GP_B14_SETMASK (1<<HW_GP_B14_BITPOS)
                            10750 ; 85   |#define HW_GP_B15_SETMASK (1<<HW_GP_B15_BITPOS)
                            10751 ; 86   |#define HW_GP_B16_SETMASK (1<<HW_GP_B16_BITPOS)
                            10752 ; 87   |#define HW_GP_B17_SETMASK (1<<HW_GP_B17_BITPOS)
                            10753 ; 88   |#define HW_GP_B18_SETMASK (1<<HW_GP_B18_BITPOS)
                            10754 ; 89   |#define HW_GP_B19_SETMASK (1<<HW_GP_B19_BITPOS)
                            10755 ; 90   |#define HW_GP_B20_SETMASK (1<<HW_GP_B20_BITPOS)
                            10756 ; 91   |#define HW_GP_B21_SETMASK (1<<HW_GP_B21_BITPOS)
                            10757 ; 92   |#define HW_GP_B22_SETMASK (1<<HW_GP_B22_BITPOS)
                            10758 ; 93   |#define HW_GP_B23_SETMASK (1<<HW_GP_B23_BITPOS)
                            10759 ; 94   |
                            10760 ; 95   |#define HW_GP_B0_CLRMASK (~(WORD)HW_GP_B0_SETMASK)
                            10761 ; 96   |#define HW_GP_B1_CLRMASK (~(WORD)HW_GP_B1_SETMASK)
                            10762 ; 97   |#define HW_GP_B2_CLRMASK (~(WORD)HW_GP_B2_SETMASK)
                            10763 ; 98   |#define HW_GP_B3_CLRMASK (~(WORD)HW_GP_B3_SETMASK)
                            10764 ; 99   |#define HW_GP_B4_CLRMASK (~(WORD)HW_GP_B4_SETMASK)
                            10765 ; 100  |#define HW_GP_B5_CLRMASK (~(WORD)HW_GP_B5_SETMASK)
                            10766 ; 101  |#define HW_GP_B6_CLRMASK (~(WORD)HW_GP_B6_SETMASK)
                            10767 ; 102  |#define HW_GP_B7_CLRMASK (~(WORD)HW_GP_B7_SETMASK)
                            10768 ; 103  |#define HW_GP_B8_CLRMASK (~(WORD)HW_GP_B8_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 178

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10769 ; 104  |#define HW_GP_B9_CLRMASK (~(WORD)HW_GP_B9_SETMASK)
                            10770 ; 105  |#define HW_GP_B10_CLRMASK (~(WORD)HW_GP_B10_SETMASK)
                            10771 ; 106  |#define HW_GP_B11_CLRMASK (~(WORD)HW_GP_B11_SETMASK)
                            10772 ; 107  |#define HW_GP_B12_CLRMASK (~(WORD)HW_GP_B12_SETMASK)
                            10773 ; 108  |#define HW_GP_B13_CLRMASK (~(WORD)HW_GP_B13_SETMASK)
                            10774 ; 109  |#define HW_GP_B14_CLRMASK (~(WORD)HW_GP_B14_SETMASK)
                            10775 ; 110  |#define HW_GP_B15_CLRMASK (~(WORD)HW_GP_B15_SETMASK)
                            10776 ; 111  |#define HW_GP_B16_CLRMASK (~(WORD)HW_GP_B16_SETMASK)
                            10777 ; 112  |#define HW_GP_B17_CLRMASK (~(WORD)HW_GP_B17_SETMASK)
                            10778 ; 113  |#define HW_GP_B18_CLRMASK (~(WORD)HW_GP_B18_SETMASK)
                            10779 ; 114  |#define HW_GP_B19_CLRMASK (~(WORD)HW_GP_B19_SETMASK)
                            10780 ; 115  |#define HW_GP_B20_CLRMASK (~(WORD)HW_GP_B20_SETMASK)
                            10781 ; 116  |#define HW_GP_B21_CLRMASK (~(WORD)HW_GP_B21_SETMASK)
                            10782 ; 117  |#define HW_GP_B22_CLRMASK (~(WORD)HW_GP_B22_SETMASK)
                            10783 ; 118  |#define HW_GP_B23_CLRMASK (~(WORD)HW_GP_B23_SETMASK)
                            10784 ; 119  |
                            10785 ; 120  |/////////////////////////////////////////////////////////////////////////////////
                            10786 ; 121  |//  GPIO 8mA Register Bit Positions
                            10787 ; 122  |#define HW_GP8MA_B7_B0_BITPOS 0
                            10788 ; 123  |#define HW_GP8MA_B15_B8_BITPOS 1
                            10789 ; 124  |#define HW_GP8MA_B23_B16_BITPOS 2
                            10790 ; 125  |#define HW_GP8MA_CLK_GATE_BITPOS 23
                            10791 ; 126  |
                            10792 ; 127  |
                            10793 ; 128  |/////////////////////////////////////////////////////////////////////////////////
                            10794 ; 129  |//  Logical GPIO numbers
                            10795 ; 130  |#define HW_GPIO_000 0
                            10796 ; 131  |#define HW_GPIO_001 1
                            10797 ; 132  |#define HW_GPIO_002 2
                            10798 ; 133  |#define HW_GPIO_003 3
                            10799 ; 134  |#define HW_GPIO_004 4
                            10800 ; 135  |#define HW_GPIO_005 5
                            10801 ; 136  |#define HW_GPIO_006 6
                            10802 ; 137  |#define HW_GPIO_007 7
                            10803 ; 138  |#define HW_GPIO_008 8
                            10804 ; 139  |#define HW_GPIO_009 9
                            10805 ; 140  |#define HW_GPIO_010 10
                            10806 ; 141  |#define HW_GPIO_011 11
                            10807 ; 142  |#define HW_GPIO_012 12
                            10808 ; 143  |#define HW_GPIO_013 13
                            10809 ; 144  |#define HW_GPIO_014 14
                            10810 ; 145  |#define HW_GPIO_015 15
                            10811 ; 146  |#define HW_GPIO_016 16
                            10812 ; 147  |#define HW_GPIO_017 17
                            10813 ; 148  |#define HW_GPIO_018 18
                            10814 ; 149  |#define HW_GPIO_019 19
                            10815 ; 150  |#define HW_GPIO_020 20
                            10816 ; 151  |#define HW_GPIO_021 21
                            10817 ; 152  |#define HW_GPIO_022 22
                            10818 ; 153  |#define HW_GPIO_023 23
                            10819 ; 154  |#define HW_GPIO_024 24
                            10820 ; 155  |#define HW_GPIO_025 25
                            10821 ; 156  |#define HW_GPIO_026 26
                            10822 ; 157  |#define HW_GPIO_027 27
                            10823 ; 158  |#define HW_GPIO_028 28
                            10824 ; 159  |#define HW_GPIO_029 29
                            10825 ; 160  |#define HW_GPIO_030 30
                            10826 ; 161  |#define HW_GPIO_031 31
                            10827 ; 162  |#define HW_GPIO_032 32
                            10828 ; 163  |#define HW_GPIO_033 33
                            10829 ; 164  |#define HW_GPIO_034 34
                            10830 ; 165  |#define HW_GPIO_035 35
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 179

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10831 ; 166  |#define HW_GPIO_036 36
                            10832 ; 167  |#define HW_GPIO_037 37
                            10833 ; 168  |#define HW_GPIO_038 38
                            10834 ; 169  |#define HW_GPIO_039 39
                            10835 ; 170  |#define HW_GPIO_040 40
                            10836 ; 171  |#define HW_GPIO_041 41
                            10837 ; 172  |#define HW_GPIO_042 42
                            10838 ; 173  |#define HW_GPIO_043 43
                            10839 ; 174  |#define HW_GPIO_044 44
                            10840 ; 175  |#define HW_GPIO_045 45
                            10841 ; 176  |#define HW_GPIO_046 46
                            10842 ; 177  |#define HW_GPIO_047 47
                            10843 ; 178  |#define HW_GPIO_048 48
                            10844 ; 179  |#define HW_GPIO_049 49
                            10845 ; 180  |#define HW_GPIO_050 50
                            10846 ; 181  |#define HW_GPIO_051 51
                            10847 ; 182  |#define HW_GPIO_052 52
                            10848 ; 183  |#define HW_GPIO_053 53
                            10849 ; 184  |#define HW_GPIO_054 54
                            10850 ; 185  |#define HW_GPIO_055 55
                            10851 ; 186  |#define HW_GPIO_056 56
                            10852 ; 187  |#define HW_GPIO_057 57
                            10853 ; 188  |#define HW_GPIO_058 58
                            10854 ; 189  |#define HW_GPIO_059 59
                            10855 ; 190  |#define HW_GPIO_060 60
                            10856 ; 191  |#define HW_GPIO_061 61
                            10857 ; 192  |#define HW_GPIO_062 62
                            10858 ; 193  |#define HW_GPIO_063 63
                            10859 ; 194  |#define HW_GPIO_064 64
                            10860 ; 195  |#define HW_GPIO_065 65
                            10861 ; 196  |#define HW_GPIO_066 66
                            10862 ; 197  |#define HW_GPIO_067 67
                            10863 ; 198  |#define HW_GPIO_068 68
                            10864 ; 199  |#define HW_GPIO_069 69
                            10865 ; 200  |#define HW_GPIO_070 70
                            10866 ; 201  |#define HW_GPIO_071 71
                            10867 ; 202  |#define HW_GPIO_072 72
                            10868 ; 203  |#define HW_GPIO_073 73
                            10869 ; 204  |#define HW_GPIO_074 74
                            10870 ; 205  |#define HW_GPIO_075 75
                            10871 ; 206  |#define HW_GPIO_076 76
                            10872 ; 207  |#define HW_GPIO_077 77
                            10873 ; 208  |#define HW_GPIO_078 78
                            10874 ; 209  |#define HW_GPIO_079 79
                            10875 ; 210  |#define HW_GPIO_080 80
                            10876 ; 211  |#define HW_GPIO_081 81
                            10877 ; 212  |#define HW_GPIO_082 82
                            10878 ; 213  |#define HW_GPIO_083 83
                            10879 ; 214  |#define HW_GPIO_084 84
                            10880 ; 215  |#define HW_GPIO_085 85
                            10881 ; 216  |#define HW_GPIO_086 86
                            10882 ; 217  |#define HW_GPIO_087 87
                            10883 ; 218  |#define HW_GPIO_088 88
                            10884 ; 219  |#define HW_GPIO_089 89
                            10885 ; 220  |#define HW_GPIO_090 90
                            10886 ; 221  |#define HW_GPIO_091 91
                            10887 ; 222  |#define HW_GPIO_092 92
                            10888 ; 223  |#define HW_GPIO_093 93
                            10889 ; 224  |#define HW_GPIO_094 94
                            10890 ; 225  |#define HW_GPIO_095 95
                            10891 ; 226  |#define HW_GPIO_LAST HW_GPIO_095
                            10892 ; 227  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 180

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10893 ; 228  |#define HW_GP0ENR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPENR))  /* GPIO
                                   0 Enable Register   */
                            10894 ; 229  |#define HW_GP0DOR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDOR)) /* GPIO 
                                  0 Data Out Register */
                            10895 ; 230  |#define HW_GP0DIR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDIR)) /* GPIO 
                                  0 Dait In Register  */
                            10896 ; 231  |#define HW_GP0DOER     (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDOER)) /* GPIO
                                   0 Dait Out Enable Register  */
                            10897 ; 232  |#define HW_GP0IPENR    (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPIPENR)) /* GPI
                                  O 0 Interrupt Pin Enable Register */
                            10898 ; 233  |#define HW_GP0IENR     (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPIENR)) /* GPIO
                                   0 Interrupt Enable Register */
                            10899 ; 234  |#define HW_GP0ILVLR    (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPILVLR)) /* GPI
                                  O 0 Interrupt Level Register  */
                            10900 ; 235  |#define HW_GP0IPOLR    (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPIPOLR)) /* GPI
                                  O 0 Interrupt Polarity Register   */
                            10901 ; 236  |#define HW_GP0ISTATR   (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPISTATR)) /* GP
                                  IO 0 Interrupt Status Register */
                            10902 ; 237  |#define HW_GP0PWR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPPWR)) /* GPIO 
                                  0 Power Register */
                            10903 ; 238  |#define HW_GP08MA      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GP8MA)) 
                            10904 ; 239  |#define HW_GP1ENR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPENR))     /* G
                                  PIO 1 Enable Register   */
                            10905 ; 240  |#define HW_GP1DOR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPDOR)) /* GPIO 
                                  1 Data Out Register */
                            10906 ; 241  |#define HW_GP1DIR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPDIR)) /* GPIO 
                                  1 Dait In Register  */
                            10907 ; 242  |#define HW_GP1DOER     (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPDOER)) /* GPIO
                                   1 Dait Out Enable Register  */
                            10908 ; 243  |#define HW_GP1IPENR    (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPIPENR)) /* GPI
                                  O 1 Interrupt Pin Enable Register */
                            10909 ; 244  |#define HW_GP1IENR     (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPIENR)) /* GPIO
                                   1 Interrupt Enable Register */
                            10910 ; 245  |#define HW_GP1ILVLR    (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPILVLR)) /* GPI
                                  O 1 Interrupt Level Register  */
                            10911 ; 246  |#define HW_GP1IPOLR    (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPIPOLR)) /* GPI
                                  O 1 Interrupt Polarity Register   */
                            10912 ; 247  |#define HW_GP1ISTATR   (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPISTATR)) /* GP
                                  IO 1 Interrupt Status Register */
                            10913 ; 248  |#define HW_GP1PWR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPPWR)) /* GPIO 
                                  0 Power Register */
                            10914 ; 249  |#define HW_GP18MA      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GP8MA)) 
                            10915 ; 250  |#define HW_GP2ENR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPENR))     /* G
                                  PIO 2 Enable Register   */
                            10916 ; 251  |#define HW_GP2DOR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPDOR)) /* GPIO 
                                  2 Data Out Register */
                            10917 ; 252  |#define HW_GP2DIR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPDIR)) /* GPIO 
                                  2 Dait In Register  */
                            10918 ; 253  |#define HW_GP2DOER     (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPDOER)) /* GPIO
                                   2 Dait Out Enable Register  */
                            10919 ; 254  |#define HW_GP2IPENR    (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPIPENR)) /* GPI
                                  O 2 Interrupt Pin Enable Register */
                            10920 ; 255  |#define HW_GP2IENR     (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPIENR)) /* GPIO
                                   2 Interrupt Enable Register */
                            10921 ; 256  |#define HW_GP2ILVLR    (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPILVLR)) /* GPI
                                  O 2 Interrupt Level Register  */
                            10922 ; 257  |#define HW_GP2IPOLR    (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPIPOLR)) /* GPI
                                  O 2 Interrupt Polarity Register   */
                            10923 ; 258  |#define HW_GP2ISTATR   (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPISTATR)) /* GP
                                  IO 2 Interrupt Status Register */
                            10924 ; 259  |#define HW_GP2PWR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPPWR)) /* GPIO 
                                  0 Power Register */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 181

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10925 ; 260  |#define HW_GP28MA      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GP8MA)) 
                            10926 ; 261  |#define HW_GP3ENR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPENR))     /* G
                                  PIO 2 Enable Register   */
                            10927 ; 262  |#define HW_GP3DOR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPDOR)) /* GPIO 
                                  2 Data Out Register */
                            10928 ; 263  |#define HW_GP3DIR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPDIR)) /* GPIO 
                                  2 Dait In Register  */
                            10929 ; 264  |#define HW_GP3DOER     (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPDOER)) /* GPIO
                                   2 Dait Out Enable Register  */
                            10930 ; 265  |#define HW_GP3IPENR    (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPIPENR)) /* GPI
                                  O 2 Interrupt Pin Enable Register */
                            10931 ; 266  |#define HW_GP3IENR     (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPIENR)) /* GPIO
                                   2 Interrupt Enable Register */
                            10932 ; 267  |#define HW_GP3ILVLR    (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPILVLR)) /* GPI
                                  O 2 Interrupt Level Register  */
                            10933 ; 268  |#define HW_GP3IPOLR    (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPIPOLR)) /* GPI
                                  O 2 Interrupt Polarity Register   */
                            10934 ; 269  |#define HW_GP3ISTATR   (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPISTATR)) /* GP
                                  IO 2 Interrupt Status Register */
                            10935 ; 270  |#define HW_GP3PWR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPPWR)) /* GPIO 
                                  0 Power Register */
                            10936 ; 271  |#define HW_GP38MA      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GP8MA)) 
                            10937 ; 272  |
                            10938 ; 273  |#endif
                            10939 ; 274  |
                            10940 
                            10942 
                            10943 ; 23   |#include "regsi2c.h"
                            10944 
                            10946 
                            10947 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            10948 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2003
                            10949 ; 3    |// Filename: regsI2C.inc
                            10950 ; 4    |// Description: Register definitions for GPFLASH interface
                            10951 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            10952 ; 6    |// The following naming conventions are followed in this file.
                            10953 ; 7    |// All registers are named using the format...
                            10954 ; 8    |//     HW_<module>_<regname>
                            10955 ; 9    |// where <module> is the module name which can be any of the following...
                            10956 ; 10   |//     USB20
                            10957 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            10958 ; 12   |// module name includes a number starting from 0 for the first instance of
                            10959 ; 13   |// that module)
                            10960 ; 14   |// <regname> is the specific register within that module
                            10961 ; 15   |// We also define the following...
                            10962 ; 16   |//     HW_<module>_<regname>_BITPOS
                            10963 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            10964 ; 18   |//     HW_<module>_<regname>_SETMASK
                            10965 ; 19   |// which does something else, and
                            10966 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            10967 ; 21   |// which does something else.
                            10968 ; 22   |// Other rules
                            10969 ; 23   |//     All caps
                            10970 ; 24   |//     Numeric identifiers start at 0
                            10971 ; 25   |#if !(defined(regsi2cinc))
                            10972 ; 26   |#define regsi2cinc 1
                            10973 ; 27   |
                            10974 ; 28   |#include "types.h"
                            10975 
                            10977 
                            10978 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            10979 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 182

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10980 ; 3    |//
                            10981 ; 4    |// Filename: types.h
                            10982 ; 5    |// Description: Standard data types
                            10983 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            10984 ; 7    |
                            10985 ; 8    |#ifndef _TYPES_H
                            10986 ; 9    |#define _TYPES_H
                            10987 ; 10   |
                            10988 ; 11   |// TODO:  move this outta here!
                            10989 ; 12   |#if !defined(NOERROR)
                            10990 ; 13   |#define NOERROR 0
                            10991 ; 14   |#define SUCCESS 0
                            10992 ; 15   |#endif 
                            10993 ; 16   |#if !defined(SUCCESS)
                            10994 ; 17   |#define SUCCESS  0
                            10995 ; 18   |#endif
                            10996 ; 19   |#if !defined(ERROR)
                            10997 ; 20   |#define ERROR   -1
                            10998 ; 21   |#endif
                            10999 ; 22   |#if !defined(FALSE)
                            11000 ; 23   |#define FALSE 0
                            11001 ; 24   |#endif
                            11002 ; 25   |#if !defined(TRUE)
                            11003 ; 26   |#define TRUE  1
                            11004 ; 27   |#endif
                            11005 ; 28   |
                            11006 ; 29   |#if !defined(NULL)
                            11007 ; 30   |#define NULL 0
                            11008 ; 31   |#endif
                            11009 ; 32   |
                            11010 ; 33   |#define MAX_INT     0x7FFFFF
                            11011 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            11012 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            11013 ; 36   |#define MAX_ULONG   (-1) 
                            11014 ; 37   |
                            11015 ; 38   |#define WORD_SIZE   24              // word size in bits
                            11016 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            11017 ; 40   |
                            11018 ; 41   |
                            11019 ; 42   |#define BYTE    unsigned char       // btVarName
                            11020 ; 43   |#define CHAR    signed char         // cVarName
                            11021 ; 44   |#define USHORT  unsigned short      // usVarName
                            11022 ; 45   |#define SHORT   unsigned short      // sVarName
                            11023 ; 46   |#define WORD    unsigned int        // wVarName
                            11024 ; 47   |#define INT     signed int          // iVarName
                            11025 ; 48   |#define DWORD   unsigned long       // dwVarName
                            11026 ; 49   |#define LONG    signed long         // lVarName
                            11027 ; 50   |#define BOOL    unsigned int        // bVarName
                            11028 ; 51   |#define FRACT   _fract              // frVarName
                            11029 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            11030 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            11031 ; 54   |#define FLOAT   float               // fVarName
                            11032 ; 55   |#define DBL     double              // dVarName
                            11033 ; 56   |#define ENUM    enum                // eVarName
                            11034 ; 57   |#define CMX     _complex            // cmxVarName
                            11035 ; 58   |typedef WORD UCS3;                   // 
                            11036 ; 59   |
                            11037 ; 60   |#define UINT16  unsigned short
                            11038 ; 61   |#define UINT8   unsigned char   
                            11039 ; 62   |#define UINT32  unsigned long
                            11040 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 183

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11041 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            11042 ; 65   |#define WCHAR   UINT16
                            11043 ; 66   |
                            11044 ; 67   |//UINT128 is 16 bytes or 6 words
                            11045 ; 68   |typedef struct UINT128_3500 {   
                            11046 ; 69   |    int val[6];     
                            11047 ; 70   |} UINT128_3500;
                            11048 ; 71   |
                            11049 ; 72   |#define UINT128   UINT128_3500
                            11050 ; 73   |
                            11051 ; 74   |// Little endian word packed byte strings:   
                            11052 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            11053 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            11054 ; 77   |// Little endian word packed byte strings:   
                            11055 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            11056 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            11057 ; 80   |
                            11058 ; 81   |// Declare Memory Spaces To Use When Coding
                            11059 ; 82   |// A. Sector Buffers
                            11060 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            11061 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            11062 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            11063 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            11064 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            11065 ; 88   |// B. Media DDI Memory
                            11066 ; 89   |#define MEDIA_DDI_MEM _Y
                            11067 ; 90   |
                            11068 ; 91   |
                            11069 ; 92   |
                            11070 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            11071 ; 94   |// Examples of circular pointers:
                            11072 ; 95   |//    INT CIRC cpiVarName
                            11073 ; 96   |//    DWORD CIRC cpdwVarName
                            11074 ; 97   |
                            11075 ; 98   |#define RETCODE INT                 // rcVarName
                            11076 ; 99   |
                            11077 ; 100  |// generic bitfield structure
                            11078 ; 101  |struct Bitfield {
                            11079 ; 102  |    unsigned int B0  :1;
                            11080 ; 103  |    unsigned int B1  :1;
                            11081 ; 104  |    unsigned int B2  :1;
                            11082 ; 105  |    unsigned int B3  :1;
                            11083 ; 106  |    unsigned int B4  :1;
                            11084 ; 107  |    unsigned int B5  :1;
                            11085 ; 108  |    unsigned int B6  :1;
                            11086 ; 109  |    unsigned int B7  :1;
                            11087 ; 110  |    unsigned int B8  :1;
                            11088 ; 111  |    unsigned int B9  :1;
                            11089 ; 112  |    unsigned int B10 :1;
                            11090 ; 113  |    unsigned int B11 :1;
                            11091 ; 114  |    unsigned int B12 :1;
                            11092 ; 115  |    unsigned int B13 :1;
                            11093 ; 116  |    unsigned int B14 :1;
                            11094 ; 117  |    unsigned int B15 :1;
                            11095 ; 118  |    unsigned int B16 :1;
                            11096 ; 119  |    unsigned int B17 :1;
                            11097 ; 120  |    unsigned int B18 :1;
                            11098 ; 121  |    unsigned int B19 :1;
                            11099 ; 122  |    unsigned int B20 :1;
                            11100 ; 123  |    unsigned int B21 :1;
                            11101 ; 124  |    unsigned int B22 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 184

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11102 ; 125  |    unsigned int B23 :1;
                            11103 ; 126  |};
                            11104 ; 127  |
                            11105 ; 128  |union BitInt {
                            11106 ; 129  |        struct Bitfield B;
                            11107 ; 130  |        int        I;
                            11108 ; 131  |};
                            11109 ; 132  |
                            11110 ; 133  |#define MAX_MSG_LENGTH 10
                            11111 ; 134  |struct CMessage
                            11112 ; 135  |{
                            11113 ; 136  |        unsigned int m_uLength;
                            11114 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            11115 ; 138  |};
                            11116 ; 139  |
                            11117 ; 140  |typedef struct {
                            11118 ; 141  |    WORD m_wLength;
                            11119 ; 142  |    WORD m_wMessage;
                            11120 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            11121 ; 144  |} Message;
                            11122 ; 145  |
                            11123 ; 146  |struct MessageQueueDescriptor
                            11124 ; 147  |{
                            11125 ; 148  |        int *m_pBase;
                            11126 ; 149  |        int m_iModulo;
                            11127 ; 150  |        int m_iSize;
                            11128 ; 151  |        int *m_pHead;
                            11129 ; 152  |        int *m_pTail;
                            11130 ; 153  |};
                            11131 ; 154  |
                            11132 ; 155  |struct ModuleEntry
                            11133 ; 156  |{
                            11134 ; 157  |    int m_iSignaledEventMask;
                            11135 ; 158  |    int m_iWaitEventMask;
                            11136 ; 159  |    int m_iResourceOfCode;
                            11137 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            11138 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            11139 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            11140 ; 163  |    int m_uTimeOutHigh;
                            11141 ; 164  |    int m_uTimeOutLow;
                            11142 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            11143 ; 166  |};
                            11144 ; 167  |
                            11145 ; 168  |union WaitMask{
                            11146 ; 169  |    struct B{
                            11147 ; 170  |        unsigned int m_bNone     :1;
                            11148 ; 171  |        unsigned int m_bMessage  :1;
                            11149 ; 172  |        unsigned int m_bTimer    :1;
                            11150 ; 173  |        unsigned int m_bButton   :1;
                            11151 ; 174  |    } B;
                            11152 ; 175  |    int I;
                            11153 ; 176  |} ;
                            11154 ; 177  |
                            11155 ; 178  |
                            11156 ; 179  |struct Button {
                            11157 ; 180  |        WORD wButtonEvent;
                            11158 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            11159 ; 182  |};
                            11160 ; 183  |
                            11161 ; 184  |struct Message {
                            11162 ; 185  |        WORD wMsgLength;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 185

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11163 ; 186  |        WORD wMsgCommand;
                            11164 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            11165 ; 188  |};
                            11166 ; 189  |
                            11167 ; 190  |union EventTypes {
                            11168 ; 191  |        struct CMessage msg;
                            11169 ; 192  |        struct Button Button ;
                            11170 ; 193  |        struct Message Message;
                            11171 ; 194  |};
                            11172 ; 195  |
                            11173 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            11174 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            11175 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            11176 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            11177 ; 200  |
                            11178 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            11179 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            11180 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            11181 ; 204  |
                            11182 ; 205  |#if DEBUG
                            11183 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            11184 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            11185 ; 208  |#else 
                            11186 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            11187 ; 210  |#define DebugBuildAssert(x)    
                            11188 ; 211  |#endif
                            11189 ; 212  |
                            11190 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            11191 ; 214  |//  #pragma asm
                            11192 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            11193 ; 216  |//  #pragma endasm
                            11194 ; 217  |
                            11195 ; 218  |
                            11196 ; 219  |#ifdef COLOR_262K
                            11197 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            11198 ; 221  |#elif defined(COLOR_65K)
                            11199 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            11200 ; 223  |#else
                            11201 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            11202 ; 225  |#endif
                            11203 ; 226  |    
                            11204 ; 227  |#endif // #ifndef _TYPES_H
                            11205 
                            11207 
                            11208 ; 29   |
                            11209 ; 30   |/////////////////////////////////////////////////////////////////////////////////
                            11210 ; 31   |////   I2C STMP Registers
                            11211 ; 32   |/////////////////////////////////////////////////////////////////////////////////
                            11212 ; 33   |
                            11213 ; 34   |#define HW_I2C_BASEADDR (0xFFE5)
                            11214 ; 35   |
                            11215 ; 36   |
                            11216 ; 37   |/////////////////////////////////////////////////////////////////////////////////
                            11217 ; 38   |////  I2C Clock Divider Register (HW_I2CDIV) Bit Definitions
                            11218 ; 39   |
                            11219 ; 40   |#define HW_I2CDIV_FACT_BITPOS (1)
                            11220 ; 41   |
                            11221 ; 42   |#define HW_I2CDIV_FACT_SETMASK (0xFF<<HW_I2CDIV_FACT_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 186

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11222 ; 43   |
                            11223 ; 44   |#define HW_I2CDIV_FACT_CLRMASK (~(WORD)HW_I2CDIV_FACT_SETMASK)
                            11224 ; 45   |
                            11225 ; 46   |typedef union               /* I2C Clock Divider Register */
                            11226 ; 47   |{
                            11227 ; 48   |    struct {
                            11228 ; 49   |        int                :1; 
                            11229 ; 50   |        unsigned FACT      :8;
                            11230 ; 51   |    } B;
                            11231 ; 52   |    int I;
                            11232 ; 53   |    unsigned U;
                            11233 ; 54   |} i2cdivr_type;
                            11234 ; 55   |#define HW_I2CDIV (*(volatile i2cdivr_type _X*) (HW_I2C_BASEADDR))       /* I2C Divfact Re
                                  gisters        */
                            11235 ; 56   |
                            11236 ; 57   |
                            11237 ; 58   |/////////////////////////////////////////////////////////////////////////////////
                            11238 ; 59   |////  I2C Data Register (HW_I2CDAT) Bit Definitions
                            11239 ; 60   |
                            11240 ; 61   |#define HW_I2CDAT_DATA_BITPOS (0)
                            11241 ; 62   |
                            11242 ; 63   |#define HW_I2CDAT_DATA_SETMASK (0xFFFFFF)
                            11243 ; 64   |
                            11244 ; 65   |#define HW_I2CDAT_DATA_CLRMASK (~(WORD)HW_I2CDAT_DATA_SETMASK)
                            11245 ; 66   |
                            11246 ; 67   |typedef union               /* I2C Data Register */
                            11247 ; 68   |{
                            11248 ; 69   |    struct {
                            11249 ; 70   |         unsigned DATA :24; 
                            11250 ; 71   |    } B;
                            11251 ; 72   |    int I;
                            11252 ; 73   |    unsigned U;
                            11253 ; 74   |} i2cdatr_type;
                            11254 ; 75   |#define HW_I2CDAT (*(volatile i2cdatr_type _X*) (HW_I2C_BASEADDR+1)) /* I2C Data Registers
                                   (I2CDAT)      */
                            11255 ; 76   |
                            11256 ; 77   |
                            11257 ; 78   |/////////////////////////////////////////////////////////////////////////////////
                            11258 ; 79   |////  I2C Control Status Register (HW_I2CCSR) Bit Definitions
                            11259 ; 80   |#define HW_I2CCSR_I2C_EN_BITPOS (0)
                            11260 ; 81   |#define HW_I2CCSR_RIE_BITPOS (1)
                            11261 ; 82   |#define HW_I2CCSR_BUSY_BITPOS (2)
                            11262 ; 83   |#define HW_I2CCSR_ARB_LOST_BITPOS (3)
                            11263 ; 84   |#define HW_I2CCSR_TIE_BITPOS (4)
                            11264 ; 85   |#define HW_I2CCSR_MODE_BITPOS (5)
                            11265 ; 86   |#define HW_I2CCSR_RDR_BITPOS (6)
                            11266 ; 87   |#define HW_I2CCSR_TDE_BITPOS (7)
                            11267 ; 88   |#define HW_I2CCSR_RWN_BITPOS (8)
                            11268 ; 89   |#define HW_I2CCSR_WL_BITPOS (9)
                            11269 ; 90   |#define HW_I2CCSR_WL0_BITPOS (9)
                            11270 ; 91   |#define HW_I2CCSR_WL1_BITPOS (10)
                            11271 ; 92   |#define HW_I2CCSR_TREQ_BITPOS (11)
                            11272 ; 93   |#define HW_I2CCSR_ROFL_BITPOS (12)
                            11273 ; 94   |#define HW_I2CCSR_TUFL_BITPOS (13)
                            11274 ; 95   |#define HW_I2CCSR_ACKF_BITPOS (14)
                            11275 ; 96   |#define HW_I2CCSR_B_CNT_BITPOS (15)
                            11276 ; 97   |#define HW_I2CCSR_B_CNT0_BITPOS (15)
                            11277 ; 98   |#define HW_I2CCSR_B_CNT1_BITPOS (16)
                            11278 ; 99   |#define HW_I2CCSR_L_WORD_BITPOS (17)
                            11279 ; 100  |#define HW_I2CCSR_SUBA_BITPOS (18)
                            11280 ; 101  |#define HW_I2CCSR_ROFLCL_BITPOS (19)
                            11281 ; 102  |#define HW_I2CCSR_TUFLCL_BITPOS (20)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 187

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11282 ; 103  |#define HW_I2CCSR_ONEBYTE_BITPOS (21)
                            11283 ; 104  |
                            11284 ; 105  |#define HW_I2CCSR_I2C_EN_SETMASK (1<<HW_I2CCSR_I2C_EN_BITPOS)
                            11285 ; 106  |#define HW_I2CCSR_RIE_SETMASK (1<<HW_I2CCSR_RIE_BITPOS)
                            11286 ; 107  |#define HW_I2CCSR_BUSY_SETMASK (1<<HW_I2CCSR_BUSY_BITPOS)
                            11287 ; 108  |#define HW_I2CCSR_ARB_LOST_SETMASK (1<<HW_I2CCSR_ARB_LOST_BITPOS)
                            11288 ; 109  |#define HW_I2CCSR_TIE_SETMASK (1<<HW_I2CCSR_TIE_BITPOS)
                            11289 ; 110  |#define HW_I2CCSR_MODE_SETMASK (1<<HW_I2CCSR_MODE_BITPOS)
                            11290 ; 111  |#define HW_I2CCSR_RDR_SETMASK (1<<HW_I2CCSR_RDR_BITPOS)
                            11291 ; 112  |#define HW_I2CCSR_TDE_SETMASK (1<<HW_I2CCSR_TDE_BITPOS)
                            11292 ; 113  |#define HW_I2CCSR_RWN_SETMASK (1<<HW_I2CCSR_RWN_BITPOS)
                            11293 ; 114  |#define HW_I2CCSR_WL_SETMASK (3<<HW_I2CCSR_WL_BITPOS)
                            11294 ; 115  |#define HW_I2CCSR_WL0_SETMASK (1<<HW_I2CCSR_WL0_BITPOS)
                            11295 ; 116  |#define HW_I2CCSR_WL1_SETMASK (1<<HW_I2CCSR_WL1_BITPOS)
                            11296 ; 117  |#define HW_I2CCSR_TREQ_SETMASK (1<<HW_I2CCSR_TREQ_BITPOS)
                            11297 ; 118  |#define HW_I2CCSR_ROFL_SETMASK (1<<HW_I2CCSR_ROFL_BITPOS)
                            11298 ; 119  |#define HW_I2CCSR_TUFL_SETMASK (1<<HW_I2CCSR_TUFL_BITPOS)
                            11299 ; 120  |#define HW_I2CCSR_ACKF_SETMASK (1<<HW_I2CCSR_ACKF_BITPOS)
                            11300 ; 121  |#define HW_I2CCSR_B_CNT_SETMASK (3<<HW_I2CCSR_B_CNT_BITPOS)
                            11301 ; 122  |#define HW_I2CCSR_B_CNT0_SETMASK (1<<HW_I2CCSR_B_CNT0_BITPOS)
                            11302 ; 123  |#define HW_I2CCSR_B_CNT1_SETMASK (1<<HW_I2CCSR_B_CNT1_BITPOS)
                            11303 ; 124  |#define HW_I2CCSR_L_WORD_SETMASK (1<<HW_I2CCSR_L_WORD_BITPOS)
                            11304 ; 125  |#define HW_I2CCSR_SUBA_SETMASK (1<<HW_I2CCSR_SUBA_BITPOS)
                            11305 ; 126  |#define HW_I2CCSR_ROFLCL_SETMASK (1<<HW_I2CCSR_ROFLCL_BITPOS)
                            11306 ; 127  |#define HW_I2CCSR_TUFLCL_SETMASK (1<<HW_I2CCSR_TUFLCL_BITPOS)
                            11307 ; 128  |#define HW_I2CCSR_ONEBYTE_SETMASK (1<<HW_I2CCSR_ONEBYTE_BITPOS)
                            11308 ; 129  |
                            11309 ; 130  |#define HW_I2CCSR_I2C_EN_CLRMASK (~(WORD)HW_I2CCSR_I2C_EN_SETMASK)
                            11310 ; 131  |#define HW_I2CCSR_RIE_CLRMASK (~(WORD)HW_I2CCSR_RIE_SETMASK)
                            11311 ; 132  |#define HW_I2CCSR_BUSY_CLRMASK (~(WORD)HW_I2CCSR_BUSY_SETMASK)
                            11312 ; 133  |#define HW_I2CCSR_ARB_LOST_CLRMASK (~(WORD)HW_I2CCSR_ARB_LOST_SETMASK)
                            11313 ; 134  |#define HW_I2CCSR_TIE_CLRMASK (~(WORD)HW_I2CCSR_TIE_SETMASK)
                            11314 ; 135  |#define HW_I2CCSR_MODE_CLRMASK (~(WORD)HW_I2CCSR_MODE_SETMASK)
                            11315 ; 136  |#define HW_I2CCSR_RDR_CLRMASK (~(WORD)HW_I2CCSR_RDR_SETMASK)
                            11316 ; 137  |#define HW_I2CCSR_TDE_CLRMASK (~(WORD)HW_I2CCSR_TDE_SETMASK)
                            11317 ; 138  |#define HW_I2CCSR_RWN_CLRMASK (~(WORD)HW_I2CCSR_RWN_SETMASK)
                            11318 ; 139  |#define HW_I2CCSR_WL_CLRMASK (~(WORD)HW_I2CCSR_WL_SETMASK)
                            11319 ; 140  |#define HW_I2CCSR_WL0_CLRMASK (~(WORD)HW_I2CCSR_WL0_SETMASK)
                            11320 ; 141  |#define HW_I2CCSR_WL1_CLRMASK (~(WORD)HW_I2CCSR_WL1_SETMASK)
                            11321 ; 142  |#define HW_I2CCSR_TREQ_CLRMASK (~(WORD)HW_I2CCSR_TREQ_SETMASK)
                            11322 ; 143  |#define HW_I2CCSR_ROFL_CLRMASK (~(WORD)HW_I2CCSR_ROFL_SETMASK)
                            11323 ; 144  |#define HW_I2CCSR_TUFL_CLRMASK (~(WORD)HW_I2CCSR_TUFL_SETMASK)
                            11324 ; 145  |#define HW_I2CCSR_ACKF_CLRMASK (~(WORD)HW_I2CCSR_ACKF_SETMASK)
                            11325 ; 146  |#define HW_I2CCSR_B_CNT_CLRMASK (~(WORD)HW_I2CCSR_B_CNT_SETMASK)
                            11326 ; 147  |#define HW_I2CCSR_B_CNT0_CLRMASK (~(WORD)HW_I2CCSR_B_CNT0_SETMASK)
                            11327 ; 148  |#define HW_I2CCSR_B_CNT1_CLRMASK (~(WORD)HW_I2CCSR_B_CNT1_SETMASK)
                            11328 ; 149  |#define HW_I2CCSR_L_WORD_CLRMASK (~(WORD)HW_I2CCSR_L_WORD_SETMASK)
                            11329 ; 150  |#define HW_I2CCSR_SUBA_CLRMASK (~(WORD)HW_I2CCSR_SUBA_SETMASK)
                            11330 ; 151  |#define HW_I2CCSR_ROFLCL_CLRMASK (~(WORD)HW_I2CCSR_ROFLCL_SETMASK)
                            11331 ; 152  |#define HW_I2CCSR_TUFLCL_CLRMASK (~(WORD)HW_I2CCSR_TUFLCL_SETMASK)
                            11332 ; 153  |#define HW_I2CCSR_ONEBYTE_CLRMASK (~(WORD)HW_I2CCSR_ONEBYTE_SETMASK)
                            11333 ; 154  |
                            11334 ; 155  |typedef union               /* I2C Control Register         */
                            11335 ; 156  |{
                            11336 ; 157  |    struct {
                            11337 ; 158  |        int I2C_EN      :1; /* Peripheral Enable            */
                            11338 ; 159  |        int RIE         :1; /* Receiver Interrupt Enable        */
                            11339 ; 160  |        int BUSY        :1; /* I2C Bus Busy             */
                            11340 ; 161  |        int ARBLOST     :1; /* Aritration lost          */
                            11341 ; 162  |        int TIE         :1; /* Transmitter Interrupt Enable     */
                            11342 ; 163  |        int MODE        :1; /* Operating Mode Bit           */
                            11343 ; 164  |        int RDR         :1; /* Receiver Data Ready          */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 188

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11344 ; 165  |       int TDE         :1; /* Transmitter Data Empty       */
                            11345 ; 166  |       int RWN         :1; /* Read/Not Write           */
                            11346 ; 167  |       unsigned WL     :2; /* Word Length              */
                            11347 ; 168  |        int TREQ        :1; /* DSP Transmit Request         */
                            11348 ; 169  |        int ROFL        :1; /* Receiver Overflow            */
                            11349 ; 170  |        int TUFL        :1; /* Transmitter Underflow        */
                            11350 ; 171  |        int ACKF        :1; /* Acknowledge Failure          */
                            11351 ; 172  |        unsigned BCNT   :2; /* Byte Count               */
                            11352 ; 173  |        int LWORD       :1; /* Last Word                */
                            11353 ; 174  |        int SUBA        :1; /* Sub Address              */
                            11354 ; 175  |        int ROFLCL      :1; /* Receiver Overflow Clear      */
                            11355 ; 176  |        int TUFLCL      :1; /* Transmitter Underflow Clear      */
                            11356 ; 177  |        int ONEBYTE     :1; /* Special One Data Byte Transmission Mode */
                            11357 ; 178  |    } B;
                            11358 ; 179  |    int I;
                            11359 ; 180  |    unsigned U;
                            11360 ; 181  |} i2ccsr_type;
                            11361 ; 182  |#define HW_I2CCSR (*(volatile i2ccsr_type _X*) (HW_I2C_BASEADDR+2)) /* I2C Control/Status 
                                  Register (I2CCSR) */
                            11362 ; 183  |
                            11363 ; 184  |#endif
                            11364 
                            11366 
                            11367 ; 24   |#include "regsi2s.h"
                            11368 
                            11370 
                            11371 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            11372 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2003
                            11373 ; 3    |// Filename: regsi2s.inc
                            11374 ; 4    |// Description: Register definitions for I2S interface
                            11375 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            11376 ; 6    |// The following naming conventions are followed in this file.
                            11377 ; 7    |// All registers are named using the format...
                            11378 ; 8    |//     HW_<module>_<regname>
                            11379 ; 9    |// where <module> is the module name which can be any of the following...
                            11380 ; 10   |//     USB20
                            11381 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            11382 ; 12   |// module name includes a number starting from 0 for the first instance of
                            11383 ; 13   |// that module)
                            11384 ; 14   |// <regname> is the specific register within that module
                            11385 ; 15   |// We also define the following...
                            11386 ; 16   |//     HW_<module>_<regname>_BITPOS
                            11387 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            11388 ; 18   |//     HW_<module>_<regname>_SETMASK
                            11389 ; 19   |// which does something else, and
                            11390 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            11391 ; 21   |// which does something else.
                            11392 ; 22   |// Other rules
                            11393 ; 23   |//     All caps
                            11394 ; 24   |//     Numeric identifiers start at 0
                            11395 ; 25   |#if !(defined(regsi2sinc))
                            11396 ; 26   |#define regsi2sinc 1
                            11397 ; 27   |
                            11398 ; 28   |#include "types.h"
                            11399 
                            11401 
                            11402 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            11403 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            11404 ; 3    |//
                            11405 ; 4    |// Filename: types.h
                            11406 ; 5    |// Description: Standard data types
                            11407 ; 6    |////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 189

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11408 ; 7    |
                            11409 ; 8    |#ifndef _TYPES_H
                            11410 ; 9    |#define _TYPES_H
                            11411 ; 10   |
                            11412 ; 11   |// TODO:  move this outta here!
                            11413 ; 12   |#if !defined(NOERROR)
                            11414 ; 13   |#define NOERROR 0
                            11415 ; 14   |#define SUCCESS 0
                            11416 ; 15   |#endif 
                            11417 ; 16   |#if !defined(SUCCESS)
                            11418 ; 17   |#define SUCCESS  0
                            11419 ; 18   |#endif
                            11420 ; 19   |#if !defined(ERROR)
                            11421 ; 20   |#define ERROR   -1
                            11422 ; 21   |#endif
                            11423 ; 22   |#if !defined(FALSE)
                            11424 ; 23   |#define FALSE 0
                            11425 ; 24   |#endif
                            11426 ; 25   |#if !defined(TRUE)
                            11427 ; 26   |#define TRUE  1
                            11428 ; 27   |#endif
                            11429 ; 28   |
                            11430 ; 29   |#if !defined(NULL)
                            11431 ; 30   |#define NULL 0
                            11432 ; 31   |#endif
                            11433 ; 32   |
                            11434 ; 33   |#define MAX_INT     0x7FFFFF
                            11435 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            11436 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            11437 ; 36   |#define MAX_ULONG   (-1) 
                            11438 ; 37   |
                            11439 ; 38   |#define WORD_SIZE   24              // word size in bits
                            11440 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            11441 ; 40   |
                            11442 ; 41   |
                            11443 ; 42   |#define BYTE    unsigned char       // btVarName
                            11444 ; 43   |#define CHAR    signed char         // cVarName
                            11445 ; 44   |#define USHORT  unsigned short      // usVarName
                            11446 ; 45   |#define SHORT   unsigned short      // sVarName
                            11447 ; 46   |#define WORD    unsigned int        // wVarName
                            11448 ; 47   |#define INT     signed int          // iVarName
                            11449 ; 48   |#define DWORD   unsigned long       // dwVarName
                            11450 ; 49   |#define LONG    signed long         // lVarName
                            11451 ; 50   |#define BOOL    unsigned int        // bVarName
                            11452 ; 51   |#define FRACT   _fract              // frVarName
                            11453 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            11454 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            11455 ; 54   |#define FLOAT   float               // fVarName
                            11456 ; 55   |#define DBL     double              // dVarName
                            11457 ; 56   |#define ENUM    enum                // eVarName
                            11458 ; 57   |#define CMX     _complex            // cmxVarName
                            11459 ; 58   |typedef WORD UCS3;                   // 
                            11460 ; 59   |
                            11461 ; 60   |#define UINT16  unsigned short
                            11462 ; 61   |#define UINT8   unsigned char   
                            11463 ; 62   |#define UINT32  unsigned long
                            11464 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            11465 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            11466 ; 65   |#define WCHAR   UINT16
                            11467 ; 66   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 190

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11468 ; 67   |//UINT128 is 16 bytes or 6 words
                            11469 ; 68   |typedef struct UINT128_3500 {   
                            11470 ; 69   |    int val[6];     
                            11471 ; 70   |} UINT128_3500;
                            11472 ; 71   |
                            11473 ; 72   |#define UINT128   UINT128_3500
                            11474 ; 73   |
                            11475 ; 74   |// Little endian word packed byte strings:   
                            11476 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            11477 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            11478 ; 77   |// Little endian word packed byte strings:   
                            11479 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            11480 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            11481 ; 80   |
                            11482 ; 81   |// Declare Memory Spaces To Use When Coding
                            11483 ; 82   |// A. Sector Buffers
                            11484 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            11485 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            11486 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            11487 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            11488 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            11489 ; 88   |// B. Media DDI Memory
                            11490 ; 89   |#define MEDIA_DDI_MEM _Y
                            11491 ; 90   |
                            11492 ; 91   |
                            11493 ; 92   |
                            11494 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            11495 ; 94   |// Examples of circular pointers:
                            11496 ; 95   |//    INT CIRC cpiVarName
                            11497 ; 96   |//    DWORD CIRC cpdwVarName
                            11498 ; 97   |
                            11499 ; 98   |#define RETCODE INT                 // rcVarName
                            11500 ; 99   |
                            11501 ; 100  |// generic bitfield structure
                            11502 ; 101  |struct Bitfield {
                            11503 ; 102  |    unsigned int B0  :1;
                            11504 ; 103  |    unsigned int B1  :1;
                            11505 ; 104  |    unsigned int B2  :1;
                            11506 ; 105  |    unsigned int B3  :1;
                            11507 ; 106  |    unsigned int B4  :1;
                            11508 ; 107  |    unsigned int B5  :1;
                            11509 ; 108  |    unsigned int B6  :1;
                            11510 ; 109  |    unsigned int B7  :1;
                            11511 ; 110  |    unsigned int B8  :1;
                            11512 ; 111  |    unsigned int B9  :1;
                            11513 ; 112  |    unsigned int B10 :1;
                            11514 ; 113  |    unsigned int B11 :1;
                            11515 ; 114  |    unsigned int B12 :1;
                            11516 ; 115  |    unsigned int B13 :1;
                            11517 ; 116  |    unsigned int B14 :1;
                            11518 ; 117  |    unsigned int B15 :1;
                            11519 ; 118  |    unsigned int B16 :1;
                            11520 ; 119  |    unsigned int B17 :1;
                            11521 ; 120  |    unsigned int B18 :1;
                            11522 ; 121  |    unsigned int B19 :1;
                            11523 ; 122  |    unsigned int B20 :1;
                            11524 ; 123  |    unsigned int B21 :1;
                            11525 ; 124  |    unsigned int B22 :1;
                            11526 ; 125  |    unsigned int B23 :1;
                            11527 ; 126  |};
                            11528 ; 127  |
                            11529 ; 128  |union BitInt {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 191

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11530 ; 129  |        struct Bitfield B;
                            11531 ; 130  |        int        I;
                            11532 ; 131  |};
                            11533 ; 132  |
                            11534 ; 133  |#define MAX_MSG_LENGTH 10
                            11535 ; 134  |struct CMessage
                            11536 ; 135  |{
                            11537 ; 136  |        unsigned int m_uLength;
                            11538 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            11539 ; 138  |};
                            11540 ; 139  |
                            11541 ; 140  |typedef struct {
                            11542 ; 141  |    WORD m_wLength;
                            11543 ; 142  |    WORD m_wMessage;
                            11544 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            11545 ; 144  |} Message;
                            11546 ; 145  |
                            11547 ; 146  |struct MessageQueueDescriptor
                            11548 ; 147  |{
                            11549 ; 148  |        int *m_pBase;
                            11550 ; 149  |        int m_iModulo;
                            11551 ; 150  |        int m_iSize;
                            11552 ; 151  |        int *m_pHead;
                            11553 ; 152  |        int *m_pTail;
                            11554 ; 153  |};
                            11555 ; 154  |
                            11556 ; 155  |struct ModuleEntry
                            11557 ; 156  |{
                            11558 ; 157  |    int m_iSignaledEventMask;
                            11559 ; 158  |    int m_iWaitEventMask;
                            11560 ; 159  |    int m_iResourceOfCode;
                            11561 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            11562 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            11563 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            11564 ; 163  |    int m_uTimeOutHigh;
                            11565 ; 164  |    int m_uTimeOutLow;
                            11566 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            11567 ; 166  |};
                            11568 ; 167  |
                            11569 ; 168  |union WaitMask{
                            11570 ; 169  |    struct B{
                            11571 ; 170  |        unsigned int m_bNone     :1;
                            11572 ; 171  |        unsigned int m_bMessage  :1;
                            11573 ; 172  |        unsigned int m_bTimer    :1;
                            11574 ; 173  |        unsigned int m_bButton   :1;
                            11575 ; 174  |    } B;
                            11576 ; 175  |    int I;
                            11577 ; 176  |} ;
                            11578 ; 177  |
                            11579 ; 178  |
                            11580 ; 179  |struct Button {
                            11581 ; 180  |        WORD wButtonEvent;
                            11582 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            11583 ; 182  |};
                            11584 ; 183  |
                            11585 ; 184  |struct Message {
                            11586 ; 185  |        WORD wMsgLength;
                            11587 ; 186  |        WORD wMsgCommand;
                            11588 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            11589 ; 188  |};
                            11590 ; 189  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 192

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11591 ; 190  |union EventTypes {
                            11592 ; 191  |        struct CMessage msg;
                            11593 ; 192  |        struct Button Button ;
                            11594 ; 193  |        struct Message Message;
                            11595 ; 194  |};
                            11596 ; 195  |
                            11597 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            11598 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            11599 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            11600 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            11601 ; 200  |
                            11602 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            11603 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            11604 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            11605 ; 204  |
                            11606 ; 205  |#if DEBUG
                            11607 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            11608 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            11609 ; 208  |#else 
                            11610 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            11611 ; 210  |#define DebugBuildAssert(x)    
                            11612 ; 211  |#endif
                            11613 ; 212  |
                            11614 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            11615 ; 214  |//  #pragma asm
                            11616 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            11617 ; 216  |//  #pragma endasm
                            11618 ; 217  |
                            11619 ; 218  |
                            11620 ; 219  |#ifdef COLOR_262K
                            11621 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            11622 ; 221  |#elif defined(COLOR_65K)
                            11623 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            11624 ; 223  |#else
                            11625 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            11626 ; 225  |#endif
                            11627 ; 226  |    
                            11628 ; 227  |#endif // #ifndef _TYPES_H
                            11629 
                            11631 
                            11632 ; 29   |
                            11633 ; 30   |///////////////////////////////////////////////////////////////////////////////////
                            11634 ; 31   |////  I2S Registers (SAI)
                            11635 ; 32   |///////////////////////////////////////////////////////////////////////////////////
                            11636 ; 33   |
                            11637 ; 34   |
                            11638 ; 35   |#define HW_SAI_BASEADDR (0xFFF0)
                            11639 ; 36   |
                            11640 ; 37   |
                            11641 ; 38   |
                            11642 ; 39   |
                            11643 ; 40   |#define HW_SAIRCSR_REN0_BITPOS (0)
                            11644 ; 41   |#define HW_SAIRCSR_REN1_BITPOS (1)
                            11645 ; 42   |#define HW_SAIRCSR_REN2_BITPOS (2)
                            11646 ; 43   |#define HW_SAIRCSR_RMME_BITPOS (3)
                            11647 ; 44   |#define HW_SAIRCSR_RSVD0_BITPOS (4)
                            11648 ; 45   |#define HW_SAIRCSR_RWL_BITPOS (5)
                            11649 ; 46   |#define HW_SAIRCSR_RDIR_BITPOS (7)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 193

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11650 ; 47   |#define HW_SAIRCSR_RLRS_BITPOS (8)
                            11651 ; 48   |#define HW_SAIRCSR_RCKP_BITPOS (9)
                            11652 ; 49   |#define HW_SAIRCSR_RREL_BITPOS (10)
                            11653 ; 50   |#define HW_SAIRCSR_RDWJ_BITPOS (11)
                            11654 ; 51   |#define HW_SAIRCSR_RXIE_BITPOS (12)
                            11655 ; 52   |#define HW_SAIRCSR_RSVD1_BITPOS (13)
                            11656 ; 53   |#define HW_SAIRCSR_ROFL_BITPOS (14)
                            11657 ; 54   |#define HW_SAIRCSR_RDR_BITPOS (15)
                            11658 ; 55   |#define HW_SAIRCSR_ROFCL_BITPOS (16)
                            11659 ; 56   |#define HW_SAIRCSR_RSVD2_BITPOS (17)
                            11660 ; 57   |
                            11661 ; 58   |
                            11662 ; 59   |#define HW_SAIRCSR_REN0_WIDTH (1)
                            11663 ; 60   |#define HW_SAIRCSR_REN1_WIDTH (1)
                            11664 ; 61   |#define HW_SAIRCSR_REN2_WIDTH (1)
                            11665 ; 62   |#define HW_SAIRCSR_RMME_WIDTH (1)
                            11666 ; 63   |#define HW_SAIRCSR_RSVD0_WIDTH (1)
                            11667 ; 64   |#define HW_SAIRCSR_RWL_WIDTH (2)
                            11668 ; 65   |#define HW_SAIRCSR_RDIR_WIDTH (1)
                            11669 ; 66   |#define HW_SAIRCSR_RLRS_WIDTH (1)
                            11670 ; 67   |#define HW_SAIRCSR_RCKP_WIDTH (1)
                            11671 ; 68   |#define HW_SAIRCSR_RREL_WIDTH (1)
                            11672 ; 69   |#define HW_SAIRCSR_RDWJ_WIDTH (1)
                            11673 ; 70   |#define HW_SAIRCSR_RXIE_WIDTH (1)
                            11674 ; 71   |#define HW_SAIRCSR_RSVD1_WIDTH (1)
                            11675 ; 72   |#define HW_SAIRCSR_ROFL_WIDTH (1)
                            11676 ; 73   |#define HW_SAIRCSR_RDR_WIDTH (1)
                            11677 ; 74   |#define HW_SAIRCSR_ROFCL_WIDTH (1)
                            11678 ; 75   |#define HW_SAIRCSR_RSVD2_WIDTH (7)
                            11679 ; 76   |
                            11680 ; 77   |
                            11681 ; 78   |#define HW_SAIRCSR_REN0_SETMASK (((1<HW_SAIRCSR_REN0_WIDTH)-1)<<HW_SAIRCSR_REN0_BITPOS)
                            11682 ; 79   |#define HW_SAIRCSR_REN1_SETMASK (((1<HW_SAIRCSR_REN1_WIDTH)-1)<<HW_SAIRCSR_REN1_BITPOS)
                            11683 ; 80   |#define HW_SAIRCSR_REN2_SETMASK (((1<HW_SAIRCSR_REN2_WIDTH)-1)<<HW_SAIRCSR_REN2_BITPOS)
                            11684 ; 81   |#define HW_SAIRCSR_RMME_SETMASK (((1<HW_SAIRCSR_RMME_WIDTH)-1)<<HW_SAIRCSR_RMME_BITPOS)
                            11685 ; 82   |#define HW_SAIRCSR_RSVD0_SETMASK (((1<HW_SAIRCSR_RSVD0_WIDTH)-1)<<HW_SAIRCSR_RSVD0_BITPOS)
                                  
                            11686 ; 83   |#define HW_SAIRCSR_RWL_SETMASK (((1<HW_SAIRCSR_RWL_WIDTH)-1)<<HW_SAIRCSR_RWL_BITPOS)
                            11687 ; 84   |#define HW_SAIRCSR_RDIR_SETMASK (((1<HW_SAIRCSR_RDIR_WIDTH)-1)<<HW_SAIRCSR_RDIR_BITPOS)
                            11688 ; 85   |#define HW_SAIRCSR_RLRS_SETMASK (((1<HW_SAIRCSR_RLRS_WIDTH)-1)<<HW_SAIRCSR_RLRS_BITPOS)
                            11689 ; 86   |#define HW_SAIRCSR_RCKP_SETMASK (((1<HW_SAIRCSR_RCKP_WIDTH)-1)<<HW_SAIRCSR_RCKP_BITPOS)
                            11690 ; 87   |#define HW_SAIRCSR_RREL_SETMASK (((1<HW_SAIRCSR_RREL_WIDTH)-1)<<HW_SAIRCSR_RREL_BITPOS)
                            11691 ; 88   |#define HW_SAIRCSR_RDWJ_SETMASK (((1<HW_SAIRCSR_RDWJ_WIDTH)-1)<<HW_SAIRCSR_RDWJ_BITPOS)
                            11692 ; 89   |#define HW_SAIRCSR_RXIE_SETMASK (((1<HW_SAIRCSR_RXIE_WIDTH)-1)<<HW_SAIRCSR_RXIE_BITPOS)
                            11693 ; 90   |#define HW_SAIRCSR_RSVD1_SETMASK (((1<HW_SAIRCSR_RSVD1_WIDTH)-1)<<HW_SAIRCSR_RSVD1_BITPOS)
                                  
                            11694 ; 91   |#define HW_SAIRCSR_ROFL_SETMASK (((1<HW_SAIRCSR_ROFL_WIDTH)-1)<<HW_SAIRCSR_ROFL_BITPOS)
                            11695 ; 92   |#define HW_SAIRCSR_RDR_SETMASK (((1<HW_SAIRCSR_RDR_WIDTH)-1)<<HW_SAIRCSR_RDR_BITPOS)
                            11696 ; 93   |#define HW_SAIRCSR_ROFCL_SETMASK (((1<HW_SAIRCSR_ROFCL_WIDTH)-1)<<HW_SAIRCSR_ROFCL_BITPOS)
                                  
                            11697 ; 94   |#define HW_SAIRCSR_RSVD2_SETMASK (((1<HW_SAIRCSR_RSVD2_WIDTH)-1)<<HW_SAIRCSR_RSVD2_BITPOS)
                                  
                            11698 ; 95   |
                            11699 ; 96   |
                            11700 ; 97   |#define HW_SAIRCSR_REN0_CLRMASK (~(WORD)HW_SAIRCSR_REN0_SETMASK)
                            11701 ; 98   |#define HW_SAIRCSR_REN1_CLRMASK (~(WORD)HW_SAIRCSR_REN1_SETMASK)
                            11702 ; 99   |#define HW_SAIRCSR_REN2_CLRMASK (~(WORD)HW_SAIRCSR_REN2_SETMASK)
                            11703 ; 100  |#define HW_SAIRCSR_RMME_CLRMASK (~(WORD)HW_SAIRCSR_RMME_SETMASK)
                            11704 ; 101  |#define HW_SAIRCSR_RSVD0_CLRMASK (~(WORD)HW_SAIRCSR_RSVD0_SETMASK)
                            11705 ; 102  |#define HW_SAIRCSR_RWL_CLRMASK (~(WORD)HW_SAIRCSR_RWL_SETMASK)
                            11706 ; 103  |#define HW_SAIRCSR_RDIR_CLRMASK (~(WORD)HW_SAIRCSR_RDIR_SETMASK)
                            11707 ; 104  |#define HW_SAIRCSR_RLRS_CLRMASK (~(WORD)HW_SAIRCSR_RLRS_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 194

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11708 ; 105  |#define HW_SAIRCSR_RCKP_CLRMASK (~(WORD)HW_SAIRCSR_RCKP_SETMASK)
                            11709 ; 106  |#define HW_SAIRCSR_RREL_CLRMASK (~(WORD)HW_SAIRCSR_RREL_SETMASK)
                            11710 ; 107  |#define HW_SAIRCSR_RDWJ_CLRMASK (~(WORD)HW_SAIRCSR_RDWJ_SETMASK)
                            11711 ; 108  |#define HW_SAIRCSR_RXIE_CLRMASK (~(WORD)HW_SAIRCSR_RXIE_SETMASK)
                            11712 ; 109  |#define HW_SAIRCSR_RSVD1_CLRMASK (~(WORD)HW_SAIRCSR_RSVD1_SETMASK)
                            11713 ; 110  |#define HW_SAIRCSR_ROFL_CLRMASK (~(WORD)HW_SAIRCSR_ROFL_SETMASK)
                            11714 ; 111  |#define HW_SAIRCSR_RDR_CLRMASK (~(WORD)HW_SAIRCSR_RDR_SETMASK)
                            11715 ; 112  |#define HW_SAIRCSR_ROFCL_CLRMASK (~(WORD)HW_SAIRCSR_ROFCL_SETMASK)
                            11716 ; 113  |#define HW_SAIRCSR_RSVD2_CLRMASK (~(WORD)HW_SAIRCSR_RSVD2_SETMASK)
                            11717 ; 114  |
                            11718 ; 115  |typedef union
                            11719 ; 116  |{
                            11720 ; 117  |    struct {
                            11721 ; 118  |        int REN0        :HW_SAIRCSR_REN0_WIDTH;        // Receiver 0 enable
                            11722 ; 119  |        int REN1        :HW_SAIRCSR_REN1_WIDTH;        // Receiver 1 enable
                            11723 ; 120  |        int REN2        :HW_SAIRCSR_REN2_WIDTH;        // Receiver 2 enable
                            11724 ; 121  |        int RMME        :HW_SAIRCSR_RMME_WIDTH;        // Receiver master mode enable
                            11725 ; 122  |        int RSVD0       :HW_SAIRCSR_RSVD0_WIDTH;       // Reserved
                            11726 ; 123  |        unsigned RWL    :HW_SAIRCSR_RWL_WIDTH;         // Receiver word length control
                            11727 ; 124  |        int RDIR        :HW_SAIRCSR_RDIR_WIDTH;        // Receiver data shift direction 
                            11728 ; 125  |        int RLRS        :HW_SAIRCSR_RLRS_WIDTH;        // Receiver left right select
                            11729 ; 126  |        int RCKP        :HW_SAIRCSR_RCKP_WIDTH;        // Receiver clock polarity
                            11730 ; 127  |        int RREL        :HW_SAIRCSR_RREL_WIDTH;        // Receiver relative timing
                            11731 ; 128  |        int RDWJ        :HW_SAIRCSR_RDWJ_WIDTH;        // Receiver data word justification
                                  
                            11732 ; 129  |        int RXIE        :HW_SAIRCSR_RXIE_WIDTH;        // Receiver interrupt enable
                            11733 ; 130  |        int RSVD1       :HW_SAIRCSR_RSVD1_WIDTH;       // Reserved
                            11734 ; 131  |        int ROFL        :HW_SAIRCSR_ROFL_WIDTH;        // Receiver data overflow
                            11735 ; 132  |        int RDR         :HW_SAIRCSR_RDR_WIDTH;         // Receiver data ready flag
                            11736 ; 133  |        int ROFCL       :HW_SAIRCSR_ROFCL_WIDTH;       // Receiver data overflow clear
                            11737 ; 134  |        unsigned RSVD2  :HW_SAIRCSR_RSVD2_WIDTH;       // Reserved
                            11738 ; 135  |    } B;
                            11739 ; 136  |    int I;
                            11740 ; 137  |    unsigned U;
                            11741 ; 138  |} saircsr_type;
                            11742 ; 139  |
                            11743 ; 140  |#define HW_SAIRCSR (*(volatile saircsr_type _X*) (HW_SAI_BASEADDR))       /* I2S Receive C
                                  SR         */
                            11744 ; 141  |
                            11745 ; 142  |typedef union
                            11746 ; 143  |{
                            11747 ; 144  |    struct {
                            11748 ; 145  |        unsigned SAI :24;
                            11749 ; 146  |    } B;
                            11750 ; 147  |    int I;
                            11751 ; 148  |    unsigned U;
                            11752 ; 149  |} saixr_type;
                            11753 ; 150  |
                            11754 ; 151  |#define HW_SAIRX0R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+1))       /* I2S Received
                                   data reg 0 */
                            11755 ; 152  |#define HW_SAIRX1R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+2))       /* I2S Received
                                   data reg 1 */
                            11756 ; 153  |#define HW_SAIRX2R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+3))       /* I2S Received
                                   data reg 2 */
                            11757 ; 154  |
                            11758 ; 155  |
                            11759 ; 156  |#define HW_SAITCSR_TEN0_BITPOS (0)
                            11760 ; 157  |#define HW_SAITCSR_TEN1_BITPOS (1)
                            11761 ; 158  |#define HW_SAITCSR_TEN2_BITPOS (2)
                            11762 ; 159  |#define HW_SAITCSR_TMME_BITPOS (3)
                            11763 ; 160  |#define HW_SAITCSR_RSVD0_BITPOS (4)
                            11764 ; 161  |#define HW_SAITCSR_TWL_BITPOS (5)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 195

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11765 ; 162  |#define HW_SAITCSR_TDIR_BITPOS (7)
                            11766 ; 163  |#define HW_SAITCSR_TLRS_BITPOS (8)
                            11767 ; 164  |#define HW_SAITCSR_TCKP_BITPOS (9)
                            11768 ; 165  |#define HW_SAITCSR_TREL_BITPOS (10)
                            11769 ; 166  |#define HW_SAITCSR_TDWE_BITPOS (11)
                            11770 ; 167  |#define HW_SAITCSR_TXIE_BITPOS (12)
                            11771 ; 168  |#define HW_SAITCSR_RSVD1_BITPOS (13)
                            11772 ; 169  |#define HW_SAITCSR_TUFL_BITPOS (14)
                            11773 ; 170  |#define HW_SAITCSR_TDE_BITPOS (15)
                            11774 ; 171  |#define HW_SAITCSR_TUFCL_BITPOS (16)
                            11775 ; 172  |#define HW_SAITCSR_RSVD2_BITPOS (17)
                            11776 ; 173  |
                            11777 ; 174  |
                            11778 ; 175  |#define HW_SAITCSR_TEN0_WIDTH (1)
                            11779 ; 176  |#define HW_SAITCSR_TEN1_WIDTH (1)
                            11780 ; 177  |#define HW_SAITCSR_TEN2_WIDTH (1)
                            11781 ; 178  |#define HW_SAITCSR_TMME_WIDTH (1)
                            11782 ; 179  |#define HW_SAITCSR_RSVD0_WIDTH (1)
                            11783 ; 180  |#define HW_SAITCSR_TWL_WIDTH (2)
                            11784 ; 181  |#define HW_SAITCSR_TDIR_WIDTH (1)
                            11785 ; 182  |#define HW_SAITCSR_TLRS_WIDTH (1)
                            11786 ; 183  |#define HW_SAITCSR_TCKP_WIDTH (1)
                            11787 ; 184  |#define HW_SAITCSR_TREL_WIDTH (1)
                            11788 ; 185  |#define HW_SAITCSR_TDWE_WIDTH (1)
                            11789 ; 186  |#define HW_SAITCSR_TXIE_WIDTH (1)
                            11790 ; 187  |#define HW_SAITCSR_RSVD1_WIDTH (1)
                            11791 ; 188  |#define HW_SAITCSR_TUFL_WIDTH (1)
                            11792 ; 189  |#define HW_SAITCSR_TDE_WIDTH (1)
                            11793 ; 190  |#define HW_SAITCSR_TUFCL_WIDTH (1)
                            11794 ; 191  |#define HW_SAITCSR_RSVD2_WIDTH (7)
                            11795 ; 192  |
                            11796 ; 193  |
                            11797 ; 194  |#define HW_SAITCSR_TEN0_SETMASK (((1<HW_SAITCSR_TEN0_WIDTH)-1)<<HW_SAITCSR_TEN0_BITPOS)
                            11798 ; 195  |#define HW_SAITCSR_TEN1_SETMASK (((1<HW_SAITCSR_TEN1_WIDTH)-1)<<HW_SAITCSR_TEN1_BITPOS)
                            11799 ; 196  |#define HW_SAITCSR_TEN2_SETMASK (((1<HW_SAITCSR_TEN2_WIDTH)-1)<<HW_SAITCSR_TEN2_BITPOS)
                            11800 ; 197  |#define HW_SAITCSR_TMME_SETMASK (((1<HW_SAITCSR_TMME_WIDTH)-1)<<HW_SAITCSR_TMME_BITPOS)
                            11801 ; 198  |#define HW_SAITCSR_RSVD0_SETMASK (((1<HW_SAITCSR_RSVD0_WIDTH)-1)<<HW_SAITCSR_RSVD0_BITPOS)
                                  
                            11802 ; 199  |#define HW_SAITCSR_TWL_SETMASK (((1<HW_SAITCSR_TWL_WIDTH)-1)<<HW_SAITCSR_TWL_BITPOS)
                            11803 ; 200  |#define HW_SAITCSR_TDIR_SETMASK (((1<HW_SAITCSR_TDIR_WIDTH)-1)<<HW_SAITCSR_TDIR_BITPOS)
                            11804 ; 201  |#define HW_SAITCSR_TLRS_SETMASK (((1<HW_SAITCSR_TLRS_WIDTH)-1)<<HW_SAITCSR_TLRS_BITPOS)
                            11805 ; 202  |#define HW_SAITCSR_TCKP_SETMASK (((1<HW_SAITCSR_TCKP_WIDTH)-1)<<HW_SAITCSR_TCKP_BITPOS)
                            11806 ; 203  |#define HW_SAITCSR_TREL_SETMASK (((1<HW_SAITCSR_TREL_WIDTH)-1)<<HW_SAITCSR_TREL_BITPOS)
                            11807 ; 204  |#define HW_SAITCSR_TDWE_SETMASK (((1<HW_SAITCSR_TDWE_WIDTH)-1)<<HW_SAITCSR_TDWE_BITPOS)
                            11808 ; 205  |#define HW_SAITCSR_TXIE_SETMASK (((1<HW_SAITCSR_TXIE_WIDTH)-1)<<HW_SAITCSR_TXIE_BITPOS)
                            11809 ; 206  |#define HW_SAITCSR_RSVD1_SETMASK (((1<HW_SAITCSR_RSVD1_WIDTH)-1)<<HW_SAITCSR_RSVD1_BITPOS)
                                  
                            11810 ; 207  |#define HW_SAITCSR_TUFL_SETMASK (((1<HW_SAITCSR_TUFL_WIDTH)-1)<<HW_SAITCSR_TUFL_BITPOS)
                            11811 ; 208  |#define HW_SAITCSR_TDE_SETMASK (((1<HW_SAITCSR_TDE_WIDTH)-1)<<HW_SAITCSR_TDE_BITPOS)
                            11812 ; 209  |#define HW_SAITCSR_TUFCL_SETMASK (((1<HW_SAITCSR_TUFCL_WIDTH)-1)<<HW_SAITCSR_TUFCL_BITPOS)
                                  
                            11813 ; 210  |#define HW_SAITCSR_RSVD2_SETMASK (((1<HW_SAITCSR_RSVD2_WIDTH)-1)<<HW_SAITCSR_RSVD2_BITPOS)
                                  
                            11814 ; 211  |
                            11815 ; 212  |
                            11816 ; 213  |#define HW_SAITCSR_TEN0_CLRMASK (~(WORD)HW_SAITCSR_TEN0_SETMASK)
                            11817 ; 214  |#define HW_SAITCSR_TEN1_CLRMASK (~(WORD)HW_SAITCSR_TEN1_SETMASK)
                            11818 ; 215  |#define HW_SAITCSR_TEN2_CLRMASK (~(WORD)HW_SAITCSR_TEN2_SETMASK)
                            11819 ; 216  |#define HW_SAITCSR_TMME_CLRMASK (~(WORD)HW_SAITCSR_TMME_SETMASK)
                            11820 ; 217  |#define HW_SAITCSR_RSVD0_CLRMASK (~(WORD)HW_SAITCSR_RSVD0_SETMASK)
                            11821 ; 218  |#define HW_SAITCSR_TWL_CLRMASK (~(WORD)HW_SAITCSR_TWL_SETMASK)
                            11822 ; 219  |#define HW_SAITCSR_TDIR_CLRMASK (~(WORD)HW_SAITCSR_TDIR_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 196

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11823 ; 220  |#define HW_SAITCSR_TLRS_CLRMASK (~(WORD)HW_SAITCSR_TLRS_SETMASK)
                            11824 ; 221  |#define HW_SAITCSR_TCKP_CLRMASK (~(WORD)HW_SAITCSR_TCKP_SETMASK)
                            11825 ; 222  |#define HW_SAITCSR_TREL_CLRMASK (~(WORD)HW_SAITCSR_TREL_SETMASK)
                            11826 ; 223  |#define HW_SAITCSR_TDWE_CLRMASK (~(WORD)HW_SAITCSR_TDWE_SETMASK)
                            11827 ; 224  |#define HW_SAITCSR_TXIE_CLRMASK (~(WORD)HW_SAITCSR_TXIE_SETMASK)
                            11828 ; 225  |#define HW_SAITCSR_RSVD1_CLRMASK (~(WORD)HW_SAITCSR_RSVD1_SETMASK)
                            11829 ; 226  |#define HW_SAITCSR_TUFL_CLRMASK (~(WORD)HW_SAITCSR_TUFL_SETMASK)
                            11830 ; 227  |#define HW_SAITCSR_TDE_CLRMASK (~(WORD)HW_SAITCSR_TDE_SETMASK)
                            11831 ; 228  |#define HW_SAITCSR_TUFCL_CLRMASK (~(WORD)HW_SAITCSR_TUFCL_SETMASK)
                            11832 ; 229  |#define HW_SAITCSR_RSVD2_CLRMASK (~(WORD)HW_SAITCSR_RSVD2_SETMASK)
                            11833 ; 230  |
                            11834 ; 231  |
                            11835 ; 232  |typedef union
                            11836 ; 233  |{
                            11837 ; 234  |    struct {
                            11838 ; 235  |        int TEN0       :HW_SAITCSR_TEN0_WIDTH;         // Transmitter 0 enable
                            11839 ; 236  |        int TEN1       :HW_SAITCSR_TEN1_WIDTH;         // Transmitter 1 enable
                            11840 ; 237  |        int TEN2       :HW_SAITCSR_TEN2_WIDTH;         // Transmitter 2 enable
                            11841 ; 238  |        int TMME       :HW_SAITCSR_TMME_WIDTH;         // Transmitter master mode enable
                            11842 ; 239  |        int RSVD0      :HW_SAITCSR_RSVD0_WIDTH;        // Reserved
                            11843 ; 240  |        unsigned TWL   :HW_SAITCSR_TWL_WIDTH;          // Transmitter word length control
                            11844 ; 241  |        int TDIR       :HW_SAITCSR_TDIR_WIDTH;         // Transmitter data shift direction
                                   
                            11845 ; 242  |        int TLRS       :HW_SAITCSR_TLRS_WIDTH;         // Transmitter left right select
                            11846 ; 243  |        int TCKP       :HW_SAITCSR_TCKP_WIDTH;         // Transmitter clock polarity
                            11847 ; 244  |        int TREL       :HW_SAITCSR_TREL_WIDTH;         // Transmitter relative timing
                            11848 ; 245  |        int TDWE       :HW_SAITCSR_TDWE_WIDTH;         // Transmitter data word justificat
                                  ion
                            11849 ; 246  |        int TXIE       :HW_SAITCSR_TXIE_WIDTH;         // Transmitter interrupt enable
                            11850 ; 247  |        int RSVD1      :HW_SAITCSR_RSVD1_WIDTH;        // Reserved
                            11851 ; 248  |        int TUFL       :HW_SAITCSR_TUFL_WIDTH;         // Transmitter data overflow
                            11852 ; 249  |        int TDE        :HW_SAITCSR_TDE_WIDTH;          // Transmitter data ready flag
                            11853 ; 250  |        int TUFCL      :HW_SAITCSR_TUFCL_WIDTH;        // Transmitter data overflow clear
                            11854 ; 251  |        unsigned RSVD2 :HW_SAITCSR_RSVD2_WIDTH;        // Reserved
                            11855 ; 252  |    } B;
                            11856 ; 253  |    int I;
                            11857 ; 254  |    unsigned U;
                            11858 ; 255  |} saitcsr_type;
                            11859 ; 256  |
                            11860 ; 257  |#define HW_SAITCSR (*(volatile saitcsr_type _X*) (HW_SAI_BASEADDR+5)) /* I2S Transmit CSR 
                                       */
                            11861 ; 258  |
                            11862 ; 259  |#define HW_SAITX0R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+6))       /* I2S Transmit
                                   data reg 0 */
                            11863 ; 260  |#define HW_SAITX1R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+7))       /* I2S Transmit
                                   data reg 1 */
                            11864 ; 261  |#define HW_SAITX2R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+8))       /* I2S Transmit
                                   data reg 2 */
                            11865 ; 262  |
                            11866 ; 263  |#endif
                            11867 
                            11869 
                            11870 ; 25   |#include "regsicoll.h"
                            11871 
                            11873 
                            11874 ; 1    |#if !defined(__REGS_ICOLL_INC)
                            11875 ; 2    |#define __REGS_ICOLL_INC 1
                            11876 ; 3    |
                            11877 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                            11878 ; 5    |//  Interrupt Collector Registers
                            11879 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                            11880 ; 7    |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 197

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11881 ; 8    |#define HW_ICOLL_BASEADDR 0xF300
                            11882 ; 9    |
                            11883 ; 10   |
                            11884 ; 11   |
                            11885 ; 12   |/////////////////////////////////////////////////////////////////////////////////
                            11886 ; 13   |//  Interrupt Collector 0 Enable Register (HW_ICLENABLE0R) Bit Positions
                            11887 ; 14   |
                            11888 ; 15   |typedef union
                            11889 ; 16   |{
                            11890 ; 17   |    struct {
                            11891 ; 18   |        int SEN0        :1;
                            11892 ; 19   |        int SEN1        :1;
                            11893 ; 20   |        int SEN2        :1;
                            11894 ; 21   |        int SEN3        :1;
                            11895 ; 22   |        int SEN4        :1;
                            11896 ; 23   |        int SEN5        :1;
                            11897 ; 24   |        int SEN6        :1;
                            11898 ; 25   |        int SEN7        :1;
                            11899 ; 26   |        int SEN8        :1;
                            11900 ; 27   |        int SEN9        :1;
                            11901 ; 28   |        int SEN10       :1;
                            11902 ; 29   |        int SEN11       :1;
                            11903 ; 30   |        int SEN12       :1;
                            11904 ; 31   |        int SEN13       :1;
                            11905 ; 32   |        int SEN14       :1;
                            11906 ; 33   |        int SEN15       :1;
                            11907 ; 34   |        int SEN16       :1;
                            11908 ; 35   |        int SEN17       :1;
                            11909 ; 36   |        int SEN18       :1;
                            11910 ; 37   |        int SEN19       :1;
                            11911 ; 38   |        int SEN20       :1;
                            11912 ; 39   |        int SEN21       :1;
                            11913 ; 40   |        int SEN22       :1;
                            11914 ; 41   |        int SEN23       :1;
                            11915 ; 42   |    } B;
                            11916 ; 43   |    int I;
                            11917 ; 44   |} iclenable0_type;
                            11918 ; 45   |#define HW_ICLENABLE0R  (*(volatile iclenable0_type _X*) (HW_ICOLL_BASEADDR)) /* Interrupt
                                   Priority Register Core   */
                            11919 ; 46   |
                            11920 ; 47   |
                            11921 ; 48   |#define HW_ICLENABLE0R_SEN0_BITPOS 0
                            11922 ; 49   |#define HW_ICLENABLE0R_SEN1_BITPOS 1
                            11923 ; 50   |#define HW_ICLENABLE0R_SEN2_BITPOS 2
                            11924 ; 51   |#define HW_ICLENABLE0R_SEN3_BITPOS 3
                            11925 ; 52   |#define HW_ICLENABLE0R_SEN4_BITPOS 4
                            11926 ; 53   |#define HW_ICLENABLE0R_SEN5_BITPOS 5
                            11927 ; 54   |#define HW_ICLENABLE0R_SEN6_BITPOS 6
                            11928 ; 55   |#define HW_ICLENABLE0R_SEN7_BITPOS 7
                            11929 ; 56   |#define HW_ICLENABLE0R_SEN8_BITPOS 8
                            11930 ; 57   |#define HW_ICLENABLE0R_SEN9_BITPOS 9
                            11931 ; 58   |#define HW_ICLENABLE0R_SEN10_BITPOS 10
                            11932 ; 59   |#define HW_ICLENABLE0R_SEN11_BITPOS 11
                            11933 ; 60   |#define HW_ICLENABLE0R_SEN12_BITPOS 12
                            11934 ; 61   |#define HW_ICLENABLE0R_SEN13_BITPOS 13
                            11935 ; 62   |#define HW_ICLENABLE0R_SEN14_BITPOS 14
                            11936 ; 63   |#define HW_ICLENABLE0R_SEN15_BITPOS 15
                            11937 ; 64   |#define HW_ICLENABLE0R_SEN16_BITPOS 16
                            11938 ; 65   |#define HW_ICLENABLE0R_SEN17_BITPOS 17
                            11939 ; 66   |#define HW_ICLENABLE0R_SEN18_BITPOS 18
                            11940 ; 67   |#define HW_ICLENABLE0R_SEN19_BITPOS 19
                            11941 ; 68   |#define HW_ICLENABLE0R_SEN20_BITPOS 20
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 198

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11942 ; 69   |#define HW_ICLENABLE0R_SEN21_BITPOS 21
                            11943 ; 70   |#define HW_ICLENABLE0R_SEN22_BITPOS 22
                            11944 ; 71   |#define HW_ICLENABLE0R_SEN23_BITPOS 23
                            11945 ; 72   |
                            11946 ; 73   |#define HW_ICLENABLE0R_SEN0_SETMASK 1<<HW_ICLENABLE0R_SEN0_BITPOS
                            11947 ; 74   |#define HW_ICLENABLE0R_SEN1_SETMASK 1<<HW_ICLENABLE0R_SEN1_BITPOS
                            11948 ; 75   |#define HW_ICLENABLE0R_SEN2_SETMASK 1<<HW_ICLENABLE0R_SEN2_BITPOS
                            11949 ; 76   |#define HW_ICLENABLE0R_SEN3_SETMASK 1<<HW_ICLENABLE0R_SEN3_BITPOS
                            11950 ; 77   |#define HW_ICLENABLE0R_SEN4_SETMASK 1<<HW_ICLENABLE0R_SEN4_BITPOS
                            11951 ; 78   |#define HW_ICLENABLE0R_SEN5_SETMASK 1<<HW_ICLENABLE0R_SEN5_BITPOS
                            11952 ; 79   |#define HW_ICLENABLE0R_SEN6_SETMASK 1<<HW_ICLENABLE0R_SEN6_BITPOS
                            11953 ; 80   |#define HW_ICLENABLE0R_SEN7_SETMASK 1<<HW_ICLENABLE0R_SEN7_BITPOS
                            11954 ; 81   |#define HW_ICLENABLE0R_SEN8_SETMASK 1<<HW_ICLENABLE0R_SEN8_BITPOS
                            11955 ; 82   |#define HW_ICLENABLE0R_SEN9_SETMASK 1<<HW_ICLENABLE0R_SEN9_BITPOS
                            11956 ; 83   |#define HW_ICLENABLE0R_SEN10_SETMASK 1<<HW_ICLENABLE0R_SEN10_BITPOS
                            11957 ; 84   |#define HW_ICLENABLE0R_SEN11_SETMASK 1<<HW_ICLENABLE0R_SEN11_BITPOS
                            11958 ; 85   |#define HW_ICLENABLE0R_SEN12_SETMASK 1<<HW_ICLENABLE0R_SEN12_BITPOS
                            11959 ; 86   |#define HW_ICLENABLE0R_SEN13_SETMASK 1<<HW_ICLENABLE0R_SEN13_BITPOS
                            11960 ; 87   |#define HW_ICLENABLE0R_SEN14_SETMASK 1<<HW_ICLENABLE0R_SEN14_BITPOS
                            11961 ; 88   |#define HW_ICLENABLE0R_SEN15_SETMASK 1<<HW_ICLENABLE0R_SEN15_BITPOS
                            11962 ; 89   |#define HW_ICLENABLE0R_SEN16_SETMASK 1<<HW_ICLENABLE0R_SEN16_BITPOS
                            11963 ; 90   |#define HW_ICLENABLE0R_SEN17_SETMASK 1<<HW_ICLENABLE0R_SEN17_BITPOS
                            11964 ; 91   |#define HW_ICLENABLE0R_SEN18_SETMASK 1<<HW_ICLENABLE0R_SEN18_BITPOS
                            11965 ; 92   |#define HW_ICLENABLE0R_SEN19_SETMASK 1<<HW_ICLENABLE0R_SEN19_BITPOS
                            11966 ; 93   |#define HW_ICLENABLE0R_SEN20_SETMASK 1<<HW_ICLENABLE0R_SEN20_BITPOS
                            11967 ; 94   |#define HW_ICLENABLE0R_SEN21_SETMASK 1<<HW_ICLENABLE0R_SEN21_BITPOS
                            11968 ; 95   |#define HW_ICLENABLE0R_SEN22_SETMASK 1<<HW_ICLENABLE0R_SEN22_BITPOS
                            11969 ; 96   |#define HW_ICLENABLE0R_SEN23_SETMASK 1<<HW_ICLENABLE0R_SEN23_BITPOS
                            11970 ; 97   |
                            11971 ; 98   |#define HW_ICLENABLE0R_SEN0_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN0_SETMASK
                            11972 ; 99   |#define HW_ICLENABLE0R_SEN1_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN1_SETMASK
                            11973 ; 100  |#define HW_ICLENABLE0R_SEN2_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN2_SETMASK
                            11974 ; 101  |#define HW_ICLENABLE0R_SEN3_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN3_SETMASK
                            11975 ; 102  |#define HW_ICLENABLE0R_SEN4_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN4_SETMASK
                            11976 ; 103  |#define HW_ICLENABLE0R_SEN5_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN5_SETMASK
                            11977 ; 104  |#define HW_ICLENABLE0R_SEN6_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN6_SETMASK
                            11978 ; 105  |#define HW_ICLENABLE0R_SEN7_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN7_SETMASK
                            11979 ; 106  |#define HW_ICLENABLE0R_SEN8_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN8_SETMASK
                            11980 ; 107  |#define HW_ICLENABLE0R_SEN9_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN9_SETMASK
                            11981 ; 108  |#define HW_ICLENABLE0R_SEN10_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN10_SETMASK
                            11982 ; 109  |#define HW_ICLENABLE0R_SEN11_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN11_SETMASK
                            11983 ; 110  |#define HW_ICLENABLE0R_SEN12_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN12_SETMASK
                            11984 ; 111  |#define HW_ICLENABLE0R_SEN13_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN13_SETMASK
                            11985 ; 112  |#define HW_ICLENABLE0R_SEN14_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN14_SETMASK
                            11986 ; 113  |#define HW_ICLENABLE0R_SEN15_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN15_SETMASK
                            11987 ; 114  |#define HW_ICLENABLE0R_SEN16_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN16_SETMASK
                            11988 ; 115  |#define HW_ICLENABLE0R_SEN17_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN17_SETMASK
                            11989 ; 116  |#define HW_ICLENABLE0R_SEN18_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN18_SETMASK
                            11990 ; 117  |#define HW_ICLENABLE0R_SEN19_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN19_SETMASK
                            11991 ; 118  |#define HW_ICLENABLE0R_SEN20_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN20_SETMASK
                            11992 ; 119  |#define HW_ICLENABLE0R_SEN21_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN21_SETMASK
                            11993 ; 120  |#define HW_ICLENABLE0R_SEN22_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN22_SETMASK
                            11994 ; 121  |#define HW_ICLENABLE0R_SEN23_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN23_SETMASK
                            11995 ; 122  |
                            11996 ; 123  |
                            11997 ; 124  |/////////////////////////////////////////////////////////////////////////////////
                            11998 ; 125  |//  Interrupt Collector 1 Enable Register (HW_ICLENABLE1R) Bit Positions
                            11999 ; 126  |typedef union
                            12000 ; 127  |{
                            12001 ; 128  |    struct {
                            12002 ; 129  |        
                            12003 ; 130  |        int SEN24       :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 199

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12004 ; 131  |        int SEN25       :1;
                            12005 ; 132  |        int SEN26       :1;
                            12006 ; 133  |        int SEN27       :1;
                            12007 ; 134  |        int SEN28       :1;
                            12008 ; 135  |        int SEN29       :1;
                            12009 ; 136  |        int SEN30       :1;
                            12010 ; 137  |        int SEN31       :1;
                            12011 ; 138  |        int SEN32       :1;
                            12012 ; 139  |        int SEN33       :1;
                            12013 ; 140  |    } B;
                            12014 ; 141  |    int I;
                            12015 ; 142  |} iclenable1_type;
                            12016 ; 143  |
                            12017 ; 144  |#define HW_ICLENABLE1R  (*(volatile iclenable1_type _X*) (HW_ICOLL_BASEADDR+1)) /* Interru
                                  pt Priority Register Core    */
                            12018 ; 145  |
                            12019 ; 146  |#define HW_ICLENABLE1R_SEN24_BITPOS 0
                            12020 ; 147  |#define HW_ICLENABLE1R_SEN25_BITPOS 1
                            12021 ; 148  |#define HW_ICLENABLE1R_SEN26_BITPOS 2
                            12022 ; 149  |#define HW_ICLENABLE1R_SEN27_BITPOS 3
                            12023 ; 150  |#define HW_ICLENABLE1R_SEN28_BITPOS 4
                            12024 ; 151  |#define HW_ICLENABLE1R_SEN29_BITPOS 5
                            12025 ; 152  |#define HW_ICLENABLE1R_SEN30_BITPOS 6
                            12026 ; 153  |#define HW_ICLENABLE1R_SEN31_BITPOS 7
                            12027 ; 154  |#define HW_ICLENABLE1R_SEN32_BITPOS 8
                            12028 ; 155  |#define HW_ICLENABLE1R_SEN33_BITPOS 9
                            12029 ; 156  |
                            12030 ; 157  |#define HW_ICLENABLE1R_SEN24_SETMASK 1<<HW_ICLENABLE1R_SEN24_BITPOS
                            12031 ; 158  |#define HW_ICLENABLE1R_SEN25_SETMASK 1<<HW_ICLENABLE1R_SEN25_BITPOS
                            12032 ; 159  |#define HW_ICLENABLE1R_SEN26_SETMASK 1<<HW_ICLENABLE1R_SEN26_BITPOS
                            12033 ; 160  |#define HW_ICLENABLE1R_SEN27_SETMASK 1<<HW_ICLENABLE1R_SEN27_BITPOS
                            12034 ; 161  |#define HW_ICLENABLE1R_SEN28_SETMASK 1<<HW_ICLENABLE1R_SEN28_BITPOS
                            12035 ; 162  |#define HW_ICLENABLE1R_SEN29_SETMASK 1<<HW_ICLENABLE1R_SEN29_BITPOS
                            12036 ; 163  |#define HW_ICLENABLE1R_SEN30_SETMASK 1<<HW_ICLENABLE1R_SEN30_BITPOS
                            12037 ; 164  |#define HW_ICLENABLE1R_SEN31_SETMASK 1<<HW_ICLENABLE1R_SEN31_BITPOS
                            12038 ; 165  |#define HW_ICLENABLE1R_SEN32_SETMASK 1<<HW_ICLENABLE1R_SEN32_BITPOS
                            12039 ; 166  |#define HW_ICLENABLE1R_SEN33_SETMASK 1<<HW_ICLENABLE1R_SEN33_BITPOS
                            12040 ; 167  |
                            12041 ; 168  |#define HW_ICLENABLE1R_SEN24_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN24_SETMASK
                            12042 ; 169  |#define HW_ICLENABLE1R_SEN25_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN25_SETMASK
                            12043 ; 170  |#define HW_ICLENABLE1R_SEN26_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN26_SETMASK
                            12044 ; 171  |#define HW_ICLENABLE1R_SEN27_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN27_SETMASK
                            12045 ; 172  |#define HW_ICLENABLE1R_SEN28_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN28_SETMASK
                            12046 ; 173  |#define HW_ICLENABLE1R_SEN29_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN29_SETMASK
                            12047 ; 174  |#define HW_ICLENABLE1R_SEN30_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN30_SETMASK
                            12048 ; 175  |#define HW_ICLENABLE1R_SEN31_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN31_SETMASK
                            12049 ; 176  |#define HW_ICLENABLE1R_SEN32_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN32_SETMASK
                            12050 ; 177  |#define HW_ICLENABLE1R_SEN33_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN33_SETMASK
                            12051 ; 178  |
                            12052 ; 179  |
                            12053 ; 180  |/////////////////////////////////////////////////////////////////////////////////
                            12054 ; 181  |//  Interrupt Collector Status 0 Register (HW_ICLSTATUS0R) Bit Positions
                            12055 ; 182  |typedef union
                            12056 ; 183  |{
                            12057 ; 184  |    struct {
                            12058 ; 185  |        int SST0        :1;
                            12059 ; 186  |        int SST1        :1;
                            12060 ; 187  |        int SST2        :1;
                            12061 ; 188  |        int SST3        :1;
                            12062 ; 189  |        int SST4        :1;
                            12063 ; 190  |        int SST5        :1;
                            12064 ; 191  |        int SST6        :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 200

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12065 ; 192  |        int SST7        :1;
                            12066 ; 193  |        int SST8        :1;
                            12067 ; 194  |        int SST9        :1;
                            12068 ; 195  |        int SST10       :1;
                            12069 ; 196  |        int SST11       :1;
                            12070 ; 197  |        int SST12       :1;
                            12071 ; 198  |        int SST13       :1;
                            12072 ; 199  |        int SST14       :1;
                            12073 ; 200  |        int SST15       :1;
                            12074 ; 201  |        int SST16       :1;
                            12075 ; 202  |        int SST17       :1;
                            12076 ; 203  |        int SST18       :1;
                            12077 ; 204  |        int SST19       :1;
                            12078 ; 205  |        int SST20       :1;
                            12079 ; 206  |        int SST21       :1;
                            12080 ; 207  |        int SST22       :1;
                            12081 ; 208  |        int SST23       :1;
                            12082 ; 209  |    } B;
                            12083 ; 210  |    int I;
                            12084 ; 211  |} iclstatus0_type;
                            12085 ; 212  |#define HW_ICLSTATUS0R  (*(volatile iclstatus0_type _X*) (HW_ICOLL_BASEADDR+2)) /* Interru
                                  pt Priority Register Core */
                            12086 ; 213  |#define HW_ICLSTATUS0R_SST0_BITPOS 0
                            12087 ; 214  |#define HW_ICLSTATUS0R_SST1_BITPOS 1
                            12088 ; 215  |#define HW_ICLSTATUS0R_SST2_BITPOS 2
                            12089 ; 216  |#define HW_ICLSTATUS0R_SST3_BITPOS 3
                            12090 ; 217  |#define HW_ICLSTATUS0R_SST4_BITPOS 4
                            12091 ; 218  |#define HW_ICLSTATUS0R_SST5_BITPOS 5
                            12092 ; 219  |#define HW_ICLSTATUS0R_SST6_BITPOS 6
                            12093 ; 220  |#define HW_ICLSTATUS0R_SST7_BITPOS 7
                            12094 ; 221  |#define HW_ICLSTATUS0R_SST8_BITPOS 8
                            12095 ; 222  |#define HW_ICLSTATUS0R_SST9_BITPOS 9
                            12096 ; 223  |#define HW_ICLSTATUS0R_SST10_BITPOS 10
                            12097 ; 224  |#define HW_ICLSTATUS0R_SST11_BITPOS 11
                            12098 ; 225  |#define HW_ICLSTATUS0R_SST12_BITPOS 12
                            12099 ; 226  |#define HW_ICLSTATUS0R_SST13_BITPOS 13
                            12100 ; 227  |#define HW_ICLSTATUS0R_SST14_BITPOS 14
                            12101 ; 228  |#define HW_ICLSTATUS0R_SST15_BITPOS 15
                            12102 ; 229  |#define HW_ICLSTATUS0R_SST16_BITPOS 16
                            12103 ; 230  |#define HW_ICLSTATUS0R_SST17_BITPOS 17
                            12104 ; 231  |#define HW_ICLSTATUS0R_SST18_BITPOS 18
                            12105 ; 232  |#define HW_ICLSTATUS0R_SST19_BITPOS 19
                            12106 ; 233  |#define HW_ICLSTATUS0R_SST20_BITPOS 20
                            12107 ; 234  |#define HW_ICLSTATUS0R_SST21_BITPOS 21
                            12108 ; 235  |#define HW_ICLSTATUS0R_SST22_BITPOS 22
                            12109 ; 236  |#define HW_ICLSTATUS0R_SST23_BITPOS 23
                            12110 ; 237  |
                            12111 ; 238  |#define HW_ICLSTATUS0R_SST0_SETMASK 1<<HW_ICLSTATUS0R_SST0_BITPOS
                            12112 ; 239  |#define HW_ICLSTATUS0R_SST1_SETMASK 1<<HW_ICLSTATUS0R_SST1_BITPOS
                            12113 ; 240  |#define HW_ICLSTATUS0R_SST2_SETMASK 1<<HW_ICLSTATUS0R_SST2_BITPOS
                            12114 ; 241  |#define HW_ICLSTATUS0R_SST3_SETMASK 1<<HW_ICLSTATUS0R_SST3_BITPOS
                            12115 ; 242  |#define HW_ICLSTATUS0R_SST4_SETMASK 1<<HW_ICLSTATUS0R_SST4_BITPOS
                            12116 ; 243  |#define HW_ICLSTATUS0R_SST5_SETMASK 1<<HW_ICLSTATUS0R_SST5_BITPOS
                            12117 ; 244  |#define HW_ICLSTATUS0R_SST6_SETMASK 1<<HW_ICLSTATUS0R_SST6_BITPOS
                            12118 ; 245  |#define HW_ICLSTATUS0R_SST7_SETMASK 1<<HW_ICLSTATUS0R_SST7_BITPOS
                            12119 ; 246  |#define HW_ICLSTATUS0R_SST8_SETMASK 1<<HW_ICLSTATUS0R_SST8_BITPOS
                            12120 ; 247  |#define HW_ICLSTATUS0R_SST9_SETMASK 1<<HW_ICLSTATUS0R_SST9_BITPOS
                            12121 ; 248  |#define HW_ICLSTATUS0R_SST10_SETMASK 1<<HW_ICLSTATUS0R_SST10_BITPOS
                            12122 ; 249  |#define HW_ICLSTATUS0R_SST11_SETMASK 1<<HW_ICLSTATUS0R_SST11_BITPOS
                            12123 ; 250  |#define HW_ICLSTATUS0R_SST12_SETMASK 1<<HW_ICLSTATUS0R_SST12_BITPOS
                            12124 ; 251  |#define HW_ICLSTATUS0R_SST13_SETMASK 1<<HW_ICLSTATUS0R_SST13_BITPOS
                            12125 ; 252  |#define HW_ICLSTATUS0R_SST14_SETMASK 1<<HW_ICLSTATUS0R_SST14_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 201

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12126 ; 253  |#define HW_ICLSTATUS0R_SST15_SETMASK 1<<HW_ICLSTATUS0R_SST15_BITPOS
                            12127 ; 254  |#define HW_ICLSTATUS0R_SST16_SETMASK 1<<HW_ICLSTATUS0R_SST16_BITPOS
                            12128 ; 255  |#define HW_ICLSTATUS0R_SST17_SETMASK 1<<HW_ICLSTATUS0R_SST17_BITPOS
                            12129 ; 256  |#define HW_ICLSTATUS0R_SST18_SETMASK 1<<HW_ICLSTATUS0R_SST18_BITPOS
                            12130 ; 257  |#define HW_ICLSTATUS0R_SST19_SETMASK 1<<HW_ICLSTATUS0R_SST19_BITPOS
                            12131 ; 258  |#define HW_ICLSTATUS0R_SST20_SETMASK 1<<HW_ICLSTATUS0R_SST20_BITPOS
                            12132 ; 259  |#define HW_ICLSTATUS0R_SST21_SETMASK 1<<HW_ICLSTATUS0R_SST21_BITPOS
                            12133 ; 260  |#define HW_ICLSTATUS0R_SST22_SETMASK 1<<HW_ICLSTATUS0R_SST22_BITPOS
                            12134 ; 261  |#define HW_ICLSTATUS0R_SST23_SETMASK 1<<HW_ICLSTATUS0R_SST23_BITPOS
                            12135 ; 262  |
                            12136 ; 263  |#define HW_ICLSTATUS0R_SST0_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST0_SETMASK
                            12137 ; 264  |#define HW_ICLSTATUS0R_SST1_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST1_SETMASK
                            12138 ; 265  |#define HW_ICLSTATUS0R_SST2_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST2_SETMASK
                            12139 ; 266  |#define HW_ICLSTATUS0R_SST3_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST3_SETMASK
                            12140 ; 267  |#define HW_ICLSTATUS0R_SST4_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST4_SETMASK
                            12141 ; 268  |#define HW_ICLSTATUS0R_SST5_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST5_SETMASK
                            12142 ; 269  |#define HW_ICLSTATUS0R_SST6_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST6_SETMASK
                            12143 ; 270  |#define HW_ICLSTATUS0R_SST7_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST7_SETMASK
                            12144 ; 271  |#define HW_ICLSTATUS0R_SST8_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST8_SETMASK
                            12145 ; 272  |#define HW_ICLSTATUS0R_SST9_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST9_SETMASK
                            12146 ; 273  |#define HW_ICLSTATUS0R_SST10_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST10_SETMASK
                            12147 ; 274  |#define HW_ICLSTATUS0R_SST11_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST11_SETMASK
                            12148 ; 275  |#define HW_ICLSTATUS0R_SST12_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST12_SETMASK
                            12149 ; 276  |#define HW_ICLSTATUS0R_SST13_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST13_SETMASK
                            12150 ; 277  |#define HW_ICLSTATUS0R_SST14_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST14_SETMASK
                            12151 ; 278  |#define HW_ICLSTATUS0R_SST15_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST15_SETMASK
                            12152 ; 279  |#define HW_ICLSTATUS0R_SST16_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST16_SETMASK
                            12153 ; 280  |#define HW_ICLSTATUS0R_SST17_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST17_SETMASK
                            12154 ; 281  |#define HW_ICLSTATUS0R_SST18_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST18_SETMASK
                            12155 ; 282  |#define HW_ICLSTATUS0R_SST19_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST19_SETMASK
                            12156 ; 283  |#define HW_ICLSTATUS0R_SST20_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST20_SETMASK
                            12157 ; 284  |#define HW_ICLSTATUS0R_SST21_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST21_SETMASK
                            12158 ; 285  |#define HW_ICLSTATUS0R_SST22_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST22_SETMASK
                            12159 ; 286  |#define HW_ICLSTATUS0R_SST23_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST23_SETMASK
                            12160 ; 287  |
                            12161 ; 288  |
                            12162 ; 289  |/////////////////////////////////////////////////////////////////////////////////
                            12163 ; 290  |//  Interrupt Collector Status 1 Register (HW_ICLSTATUS1R) Bit Positions
                            12164 ; 291  |typedef union
                            12165 ; 292  |{
                            12166 ; 293  |    struct {
                            12167 ; 294  |        int SST24       :1;
                            12168 ; 295  |        int SST25       :1;
                            12169 ; 296  |        int SST26       :1;
                            12170 ; 297  |        int SST27       :1;
                            12171 ; 298  |        int SST28       :1;
                            12172 ; 299  |        int SST29       :1;
                            12173 ; 300  |        int SST30       :1;
                            12174 ; 301  |        int SST31       :1;
                            12175 ; 302  |        int SST32       :1;
                            12176 ; 303  |        int SST33       :1;
                            12177 ; 304  |    } B;
                            12178 ; 305  |    int I;
                            12179 ; 306  |} iclstatus1_type;
                            12180 ; 307  |#define HW_ICLSTATUS1R  (*(volatile iclstatus1_type _X*) (HW_ICOLL_BASEADDR+3)) /* Interru
                                  pt Priority Register Core */
                            12181 ; 308  |#define HW_ICLSTATUS1R_SST24_BITPOS 0
                            12182 ; 309  |#define HW_ICLSTATUS1R_SST25_BITPOS 1
                            12183 ; 310  |#define HW_ICLSTATUS1R_SST26_BITPOS 2
                            12184 ; 311  |#define HW_ICLSTATUS1R_SST27_BITPOS 3
                            12185 ; 312  |#define HW_ICLSTATUS1R_SST28_BITPOS 4
                            12186 ; 313  |#define HW_ICLSTATUS1R_SST29_BITPOS 5
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 202

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12187 ; 314  |#define HW_ICLSTATUS1R_SST30_BITPOS 6
                            12188 ; 315  |#define HW_ICLSTATUS1R_SST31_BITPOS 7
                            12189 ; 316  |#define HW_ICLSTATUS1R_SST32_BITPOS 8
                            12190 ; 317  |#define HW_ICLSTATUS1R_SST33_BITPOS 9
                            12191 ; 318  |
                            12192 ; 319  |#define HW_ICLSTATUS1R_SST24_SETMASK 1<<HW_ICLSTATUS1R_SST24_BITPOS
                            12193 ; 320  |#define HW_ICLSTATUS1R_SST25_SETMASK 1<<HW_ICLSTATUS1R_SST25_BITPOS
                            12194 ; 321  |#define HW_ICLSTATUS1R_SST26_SETMASK 1<<HW_ICLSTATUS1R_SST26_BITPOS
                            12195 ; 322  |#define HW_ICLSTATUS1R_SST27_SETMASK 1<<HW_ICLSTATUS1R_SST27_BITPOS
                            12196 ; 323  |#define HW_ICLSTATUS1R_SST28_SETMASK 1<<HW_ICLSTATUS1R_SST28_BITPOS
                            12197 ; 324  |#define HW_ICLSTATUS1R_SST29_SETMASK 1<<HW_ICLSTATUS1R_SST29_BITPOS
                            12198 ; 325  |#define HW_ICLSTATUS1R_SST30_SETMASK 1<<HW_ICLSTATUS1R_SST30_BITPOS
                            12199 ; 326  |#define HW_ICLSTATUS1R_SST31_SETMASK 1<<HW_ICLSTATUS1R_SST31_BITPOS
                            12200 ; 327  |#define HW_ICLSTATUS1R_SST32_SETMASK 1<<HW_ICLSTATUS1R_SST32_BITPOS
                            12201 ; 328  |#define HW_ICLSTATUS1R_SST33_SETMASK 1<<HW_ICLSTATUS1R_SST33_BITPOS
                            12202 ; 329  |
                            12203 ; 330  |#define HW_ICLSTATUS1R_SST24_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST24_SETMASK
                            12204 ; 331  |#define HW_ICLSTATUS1R_SST25_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST25_SETMASK
                            12205 ; 332  |#define HW_ICLSTATUS1R_SST26_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST26_SETMASK
                            12206 ; 333  |#define HW_ICLSTATUS1R_SST27_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST27_SETMASK
                            12207 ; 334  |#define HW_ICLSTATUS1R_SST28_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST28_SETMASK
                            12208 ; 335  |#define HW_ICLSTATUS1R_SST29_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST29_SETMASK
                            12209 ; 336  |#define HW_ICLSTATUS1R_SST30_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST30_SETMASK
                            12210 ; 337  |#define HW_ICLSTATUS1R_SST31_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST31_SETMASK
                            12211 ; 338  |#define HW_ICLSTATUS1R_SST32_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST32_SETMASK
                            12212 ; 339  |#define HW_ICLSTATUS1R_SST33_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST33_SETMASK
                            12213 ; 340  |
                            12214 ; 341  |
                            12215 ; 342  |/////////////////////////////////////////////////////////////////////////////////
                            12216 ; 343  |//  Interrupt Collector Priority Defs
                            12217 ; 344  |typedef union
                            12218 ; 345  |{
                            12219 ; 346  |    struct {
                            12220 ; 347  |        unsigned S0P    :3;
                            12221 ; 348  |        unsigned S1P    :3;
                            12222 ; 349  |        unsigned S2P    :3;
                            12223 ; 350  |        unsigned S3P    :3;
                            12224 ; 351  |        unsigned S4P    :3;
                            12225 ; 352  |        unsigned S5P    :3;
                            12226 ; 353  |        unsigned S6P    :3;
                            12227 ; 354  |        unsigned S7P    :3;
                            12228 ; 355  |    } B;
                            12229 ; 356  |    int I;
                            12230 ; 357  |
                            12231 ; 358  |} iclprior0_type;
                            12232 ; 359  |
                            12233 ; 360  |#define HW_ICLPRIOR0R   (*(volatile iclprior0_type _X*) (HW_ICOLL_BASEADDR+4)) /* Interrup
                                  t Collector Register 0 Priority   */
                            12234 ; 361  |
                            12235 ; 362  |#define HW_ICLPRIORR_SP_0 0
                            12236 ; 363  |#define HW_ICLPRIORR_SP_1 1
                            12237 ; 364  |#define HW_ICLPRIORR_SP_2 2
                            12238 ; 365  |#define HW_ICLPRIORR_SP_3 3
                            12239 ; 366  |#define HW_ICLPRIORR_SP_4 4
                            12240 ; 367  |#define HW_ICLPRIORR_SP_5 5
                            12241 ; 368  |#define HW_ICLPRIORR_SP_6 6
                            12242 ; 369  |#define HW_ICLPRIORR_SP_7 7
                            12243 ; 370  |
                            12244 ; 371  |
                            12245 ; 372  |/////////////////////////////////////////////////////////////////////////////////
                            12246 ; 373  |//  Interrupt Collector Priority 0 Register (HW_ICLPRIOR0R) Bit Positions
                            12247 ; 374  |#define HW_ICLPRIOR0R_S0P_BITPOS 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 203

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12248 ; 375  |#define HW_ICLPRIOR0R_S1P_BITPOS 3
                            12249 ; 376  |#define HW_ICLPRIOR0R_S2P_BITPOS 6
                            12250 ; 377  |#define HW_ICLPRIOR0R_S3P_BITPOS 9
                            12251 ; 378  |#define HW_ICLPRIOR0R_S4P_BITPOS 12
                            12252 ; 379  |#define HW_ICLPRIOR0R_S5P_BITPOS 15
                            12253 ; 380  |#define HW_ICLPRIOR0R_S6P_BITPOS 18
                            12254 ; 381  |#define HW_ICLPRIOR0R_S7P_BITPOS 21
                            12255 ; 382  |
                            12256 ; 383  |#define HW_ICLPRIOR0R_S0P_SETMASK 7<<HW_ICLPRIOR0R_S0P_BITPOS
                            12257 ; 384  |#define HW_ICLPRIOR0R_S1P_SETMASK 7<<HW_ICLPRIOR0R_S1P_BITPOS
                            12258 ; 385  |#define HW_ICLPRIOR0R_S2P_SETMASK 7<<HW_ICLPRIOR0R_S2P_BITPOS
                            12259 ; 386  |#define HW_ICLPRIOR0R_S3P_SETMASK 7<<HW_ICLPRIOR0R_S3P_BITPOS
                            12260 ; 387  |#define HW_ICLPRIOR0R_S4P_SETMASK 7<<HW_ICLPRIOR0R_S4P_BITPOS
                            12261 ; 388  |#define HW_ICLPRIOR0R_S5P_SETMASK 7<<HW_ICLPRIOR0R_S5P_BITPOS
                            12262 ; 389  |#define HW_ICLPRIOR0R_S6P_SETMASK 7<<HW_ICLPRIOR0R_S6P_BITPOS
                            12263 ; 390  |#define HW_ICLPRIOR0R_S7P_SETMASK 7<<HW_ICLPRIOR0R_S7P_BITPOS
                            12264 ; 391  |
                            12265 ; 392  |#define HW_ICLPRIOR0R_S0P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S0P_SETMASK
                            12266 ; 393  |#define HW_ICLPRIOR0R_S1P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S1P_SETMASK
                            12267 ; 394  |#define HW_ICLPRIOR0R_S2P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S2P_SETMASK
                            12268 ; 395  |#define HW_ICLPRIOR0R_S3P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S3P_SETMASK
                            12269 ; 396  |#define HW_ICLPRIOR0R_S4P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S4P_SETMASK
                            12270 ; 397  |#define HW_ICLPRIOR0R_S5P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S5P_SETMASK
                            12271 ; 398  |#define HW_ICLPRIOR0R_S6P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S6P_SETMASK
                            12272 ; 399  |#define HW_ICLPRIOR0R_S7P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S7P_SETMASK
                            12273 ; 400  |
                            12274 ; 401  |
                            12275 ; 402  |/////////////////////////////////////////////////////////////////////////////////
                            12276 ; 403  |//  Interrupt Collector Priority 1 Register (HW_ICLPRIOR1R) Bit Positions
                            12277 ; 404  |typedef union
                            12278 ; 405  |{
                            12279 ; 406  |    struct {
                            12280 ; 407  |        unsigned S8P    :3;
                            12281 ; 408  |        unsigned S9P    :3;
                            12282 ; 409  |        unsigned S10P   :3;
                            12283 ; 410  |        unsigned S11P   :3;
                            12284 ; 411  |        unsigned S12P   :3;
                            12285 ; 412  |        unsigned S13P   :3;
                            12286 ; 413  |        unsigned S14P   :3;
                            12287 ; 414  |        unsigned S15P   :3;
                            12288 ; 415  |    } B;
                            12289 ; 416  |    int I;
                            12290 ; 417  |} iclprior1_type;
                            12291 ; 418  |
                            12292 ; 419  |#define HW_ICLPRIOR1R   (*(volatile iclprior1_type _X*) (HW_ICOLL_BASEADDR+5)) /* Interrup
                                  t Collector Register 1 Priority   */
                            12293 ; 420  |
                            12294 ; 421  |#define HW_ICLPRIOR1R_S8P_BITPOS 0
                            12295 ; 422  |#define HW_ICLPRIOR1R_S9P_BITPOS 3
                            12296 ; 423  |#define HW_ICLPRIOR1R_S10P_BITPOS 6
                            12297 ; 424  |#define HW_ICLPRIOR1R_S11P_BITPOS 9
                            12298 ; 425  |#define HW_ICLPRIOR1R_S12P_BITPOS 12
                            12299 ; 426  |#define HW_ICLPRIOR1R_S13P_BITPOS 15
                            12300 ; 427  |#define HW_ICLPRIOR1R_S14P_BITPOS 18
                            12301 ; 428  |#define HW_ICLPRIOR1R_S15P_BITPOS 21
                            12302 ; 429  |
                            12303 ; 430  |#define HW_ICLPRIOR1R_S8P_SETMASK 7<<HW_ICLPRIOR1R_S8P_BITPOS
                            12304 ; 431  |#define HW_ICLPRIOR1R_S9P_SETMASK 7<<HW_ICLPRIOR1R_S9P_BITPOS
                            12305 ; 432  |#define HW_ICLPRIOR1R_S10P_SETMASK 7<<HW_ICLPRIOR1R_S10P_BITPOS
                            12306 ; 433  |#define HW_ICLPRIOR1R_S11P_SETMASK 7<<HW_ICLPRIOR1R_S11P_BITPOS
                            12307 ; 434  |#define HW_ICLPRIOR1R_S12P_SETMASK 7<<HW_ICLPRIOR1R_S12P_BITPOS
                            12308 ; 435  |#define HW_ICLPRIOR1R_S13P_SETMASK 7<<HW_ICLPRIOR1R_S13P_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 204

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12309 ; 436  |#define HW_ICLPRIOR1R_S14P_SETMASK 7<<HW_ICLPRIOR1R_S14P_BITPOS
                            12310 ; 437  |#define HW_ICLPRIOR1R_S15P_SETMASK 7<<HW_ICLPRIOR1R_S15P_BITPOS
                            12311 ; 438  |
                            12312 ; 439  |#define HW_ICLPRIOR1R_S8P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S8P_SETMASK
                            12313 ; 440  |#define HW_ICLPRIOR1R_S9P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S9P_SETMASK
                            12314 ; 441  |#define HW_ICLPRIOR1R_S10P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S10P_SETMASK
                            12315 ; 442  |#define HW_ICLPRIOR1R_S11P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S11P_SETMASK
                            12316 ; 443  |#define HW_ICLPRIOR1R_S12P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S12P_SETMASK
                            12317 ; 444  |#define HW_ICLPRIOR1R_S13P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S13P_SETMASK
                            12318 ; 445  |#define HW_ICLPRIOR1R_S14P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S14P_SETMASK
                            12319 ; 446  |#define HW_ICLPRIOR1R_S15P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S15P_SETMASK
                            12320 ; 447  |
                            12321 ; 448  |
                            12322 ; 449  |/////////////////////////////////////////////////////////////////////////////////
                            12323 ; 450  |//  Interrupt Collector Priority 2 Register (HW_ICLPRI2R) Bit Positions
                            12324 ; 451  |typedef union               /* Interrupt Collector Priority 2 Register      */
                            12325 ; 452  |{
                            12326 ; 453  |    struct {
                            12327 ; 454  |        unsigned S16P   :3;
                            12328 ; 455  |        unsigned S17P   :3;
                            12329 ; 456  |        unsigned S18P   :3;
                            12330 ; 457  |        unsigned S19P   :3;
                            12331 ; 458  |        unsigned S20P   :3;
                            12332 ; 459  |        unsigned S21P   :3;
                            12333 ; 460  |        unsigned S22P   :3;
                            12334 ; 461  |        unsigned S23P   :3;
                            12335 ; 462  |    } B;
                            12336 ; 463  |    int I;
                            12337 ; 464  |} iclprior2_type;
                            12338 ; 465  |#define HW_ICLPRIOR2R   (*(volatile iclprior2_type _X*) (HW_ICOLL_BASEADDR+6)) /* Interrup
                                  t Collector Register 2 Priority   */
                            12339 ; 466  |#define HW_ICLPRIOR2R_S16P_BITPOS 0
                            12340 ; 467  |#define HW_ICLPRIOR2R_S17P_BITPOS 3
                            12341 ; 468  |#define HW_ICLPRIOR2R_S18P_BITPOS 6
                            12342 ; 469  |#define HW_ICLPRIOR2R_S19P_BITPOS 9
                            12343 ; 470  |#define HW_ICLPRIOR2R_S20P_BITPOS 12
                            12344 ; 471  |#define HW_ICLPRIOR2R_S21P_BITPOS 15
                            12345 ; 472  |#define HW_ICLPRIOR2R_S22P_BITPOS 18
                            12346 ; 473  |#define HW_ICLPRIOR2R_S23P_BITPOS 21
                            12347 ; 474  |
                            12348 ; 475  |#define HW_ICLPRIOR2R_S16P_SETMASK 7<<HW_ICLPRIOR2R_S16P_BITPOS
                            12349 ; 476  |#define HW_ICLPRIOR2R_S17P_SETMASK 7<<HW_ICLPRIOR2R_S17P_BITPOS
                            12350 ; 477  |#define HW_ICLPRIOR2R_S18P_SETMASK 7<<HW_ICLPRIOR2R_S18P_BITPOS
                            12351 ; 478  |#define HW_ICLPRIOR2R_S19P_SETMASK 7<<HW_ICLPRIOR2R_S19P_BITPOS
                            12352 ; 479  |#define HW_ICLPRIOR2R_S20P_SETMASK 7<<HW_ICLPRIOR2R_S20P_BITPOS
                            12353 ; 480  |#define HW_ICLPRIOR2R_S21P_SETMASK 7<<HW_ICLPRIOR2R_S21P_BITPOS
                            12354 ; 481  |#define HW_ICLPRIOR2R_S22P_SETMASK 7<<HW_ICLPRIOR2R_S22P_BITPOS
                            12355 ; 482  |#define HW_ICLPRIOR2R_S23P_SETMASK 7<<HW_ICLPRIOR2R_S23P_BITPOS
                            12356 ; 483  |
                            12357 ; 484  |#define HW_ICLPRIOR2R_S16P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S16P_SETMASK
                            12358 ; 485  |#define HW_ICLPRIOR2R_S17P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S17P_SETMASK
                            12359 ; 486  |#define HW_ICLPRIOR2R_S18P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S18P_SETMASK
                            12360 ; 487  |#define HW_ICLPRIOR2R_S19P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S19P_SETMASK
                            12361 ; 488  |#define HW_ICLPRIOR2R_S20P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S20P_SETMASK
                            12362 ; 489  |#define HW_ICLPRIOR2R_S21P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S21P_SETMASK
                            12363 ; 490  |#define HW_ICLPRIOR2R_S22P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S22P_SETMASK
                            12364 ; 491  |#define HW_ICLPRIOR2R_S23P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S23P_SETMASK
                            12365 ; 492  |
                            12366 ; 493  |
                            12367 ; 494  |/////////////////////////////////////////////////////////////////////////////////
                            12368 ; 495  |//  Interrupt Collector Priority 3 Register (HW_ICLPRI3R) Bit Positions
                            12369 ; 496  |typedef union               /* Interrupt Collector Priority 3 Register      */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 205

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12370 ; 497  |{
                            12371 ; 498  |    struct {
                            12372 ; 499  |        unsigned S24P   :3;
                            12373 ; 500  |        unsigned S25P   :3;
                            12374 ; 501  |        unsigned S26P   :3;
                            12375 ; 502  |        unsigned S27P   :3;
                            12376 ; 503  |        unsigned S28P   :3;
                            12377 ; 504  |        unsigned S29P   :3;
                            12378 ; 505  |        unsigned S30P   :3;
                            12379 ; 506  |        unsigned S31P   :3;
                            12380 ; 507  |    } B;
                            12381 ; 508  |    int I;
                            12382 ; 509  |} iclprior3_type;
                            12383 ; 510  |#define HW_ICLPRIOR3R   (*(volatile iclprior3_type _X*) (HW_ICOLL_BASEADDR+7)) /* Interrup
                                  t Collector Register 3 Priority   */
                            12384 ; 511  |
                            12385 ; 512  |#define HW_ICLPRIOR3R_S24P_BITPOS 0
                            12386 ; 513  |#define HW_ICLPRIOR3R_S25P_BITPOS 3
                            12387 ; 514  |#define HW_ICLPRIOR3R_S26P_BITPOS 6
                            12388 ; 515  |#define HW_ICLPRIOR3R_S27P_BITPOS 9
                            12389 ; 516  |#define HW_ICLPRIOR3R_S28P_BITPOS 12
                            12390 ; 517  |#define HW_ICLPRIOR3R_S29P_BITPOS 15
                            12391 ; 518  |#define HW_ICLPRIOR3R_S30P_BITPOS 18
                            12392 ; 519  |#define HW_ICLPRIOR3R_S31P_BITPOS 21
                            12393 ; 520  |
                            12394 ; 521  |#define HW_ICLPRIOR3R_S24P_SETMASK 7<<HW_ICLPRIOR3R_S24P_BITPOS
                            12395 ; 522  |#define HW_ICLPRIOR3R_S25P_SETMASK 7<<HW_ICLPRIOR3R_S25P_BITPOS
                            12396 ; 523  |#define HW_ICLPRIOR3R_S26P_SETMASK 7<<HW_ICLPRIOR3R_S26P_BITPOS
                            12397 ; 524  |#define HW_ICLPRIOR3R_S27P_SETMASK 7<<HW_ICLPRIOR3R_S27P_BITPOS
                            12398 ; 525  |#define HW_ICLPRIOR3R_S28P_SETMASK 7<<HW_ICLPRIOR3R_S28P_BITPOS
                            12399 ; 526  |#define HW_ICLPRIOR3R_S29P_SETMASK 7<<HW_ICLPRIOR3R_S29P_BITPOS
                            12400 ; 527  |#define HW_ICLPRIOR3R_S30P_SETMASK 7<<HW_ICLPRIOR3R_S30P_BITPOS
                            12401 ; 528  |#define HW_ICLPRIOR3R_S31P_SETMASK 7<<HW_ICLPRIOR3R_S31P_BITPOS
                            12402 ; 529  |
                            12403 ; 530  |#define HW_ICLPRIOR3R_S24P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S24P_SETMASK
                            12404 ; 531  |#define HW_ICLPRIOR3R_S25P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S25P_SETMASK
                            12405 ; 532  |#define HW_ICLPRIOR3R_S26P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S26P_SETMASK
                            12406 ; 533  |#define HW_ICLPRIOR3R_S27P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S27P_SETMASK
                            12407 ; 534  |#define HW_ICLPRIOR3R_S28P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S28P_SETMASK
                            12408 ; 535  |#define HW_ICLPRIOR3R_S29P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S29P_SETMASK
                            12409 ; 536  |#define HW_ICLPRIOR3R_S30P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S30P_SETMASK
                            12410 ; 537  |#define HW_ICLPRIOR3R_S31P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S31P_SETMASK
                            12411 ; 538  |
                            12412 ; 539  |
                            12413 ; 540  |/////////////////////////////////////////////////////////////////////////////////
                            12414 ; 541  |//  Interrupt Collector Priority 4 Register (HW_ICLPRI4R) Bit Positions
                            12415 ; 542  |typedef union               /* Interrupt Collector Priority 3 Register      */
                            12416 ; 543  |{
                            12417 ; 544  |    struct {
                            12418 ; 545  |        unsigned S32P   :3;
                            12419 ; 546  |        unsigned S33P   :3;
                            12420 ; 547  |    } B;
                            12421 ; 548  |    int I;
                            12422 ; 549  |} iclprior4_type;
                            12423 ; 550  |#define HW_ICLPRIOR4R (*(volatile iclprior4_type _X*) (HW_ICOLL_BASEADDR+17)) /* Interrupt
                                   Collector Register 4 Priority   */
                            12424 ; 551  |
                            12425 ; 552  |#define HW_ICLPRIOR4R_S32P_BITPOS 0
                            12426 ; 553  |#define HW_ICLPRIOR4R_S33P_BITPOS 3
                            12427 ; 554  |
                            12428 ; 555  |#define HW_ICLPRIOR4R_S32P_SETMASK 7<<HW_ICLPRIOR4R_S32P_BITPOS
                            12429 ; 556  |#define HW_ICLPRIOR4R_S33P_SETMASK 7<<HW_ICLPRIOR4R_S33P_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 206

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12430 ; 557  |
                            12431 ; 558  |#define HW_ICLPRIOR4R_S32P_CLRMASK ~(WORD)HW_ICLPRIOR4R_S32P_SETMASK
                            12432 ; 559  |#define HW_ICLPRIOR4R_S33P_CLRMASK ~(WORD)HW_ICLPRIOR4R_S33P_SETMASK
                            12433 ; 560  |
                            12434 ; 561  |
                            12435 ; 562  |/////////////////////////////////////////////////////////////////////////////////
                            12436 ; 563  |//  Interrupt Collector Steering 0 Register (HW_ICLSTEER0R) Bit Positions
                            12437 ; 564  |typedef union               /* Interrupt Collector Steering 0 Register      */
                            12438 ; 565  |{
                            12439 ; 566  |    struct {
                            12440 ; 567  |        unsigned S0S    :2;
                            12441 ; 568  |        unsigned S1S    :2;
                            12442 ; 569  |        unsigned S2S    :2;
                            12443 ; 570  |        unsigned S3S    :2;
                            12444 ; 571  |        unsigned S4S    :2;
                            12445 ; 572  |        unsigned S5S    :2;
                            12446 ; 573  |        unsigned S6S    :2;
                            12447 ; 574  |        unsigned S7S    :2;
                            12448 ; 575  |        unsigned S8S    :2;
                            12449 ; 576  |        unsigned S9S    :2;
                            12450 ; 577  |        unsigned S10S   :2;
                            12451 ; 578  |        unsigned S11S   :2;
                            12452 ; 579  |    } B;
                            12453 ; 580  |    int I;
                            12454 ; 581  |} iclsteer0_type;
                            12455 ; 582  |#define HW_ICLSTEER0R   (*(volatile iclsteer0_type _X*) (HW_ICOLL_BASEADDR+8)) /* Interrup
                                  t Collector Steering Register 0   */
                            12456 ; 583  |
                            12457 ; 584  |#define HW_ICLSTEER0R_S0P_BITPOS 0
                            12458 ; 585  |#define HW_ICLSTEER0R_S1P_BITPOS 2
                            12459 ; 586  |#define HW_ICLSTEER0R_S2P_BITPOS 4
                            12460 ; 587  |#define HW_ICLSTEER0R_S3P_BITPOS 6
                            12461 ; 588  |#define HW_ICLSTEER0R_S4P_BITPOS 8
                            12462 ; 589  |#define HW_ICLSTEER0R_S5P_BITPOS 10
                            12463 ; 590  |#define HW_ICLSTEER0R_S6P_BITPOS 12
                            12464 ; 591  |#define HW_ICLSTEER0R_S7P_BITPOS 14
                            12465 ; 592  |#define HW_ICLSTEER0R_S8P_BITPOS 16
                            12466 ; 593  |#define HW_ICLSTEER0R_S9P_BITPOS 18
                            12467 ; 594  |#define HW_ICLSTEER0R_S10P_BITPOS 20
                            12468 ; 595  |#define HW_ICLSTEER0R_S11P_BITPOS 22
                            12469 ; 596  |
                            12470 ; 597  |#define HW_ICLSTEER0R_S0P_SETMASK 3<<HW_ICLSTEER0R_S0P_BITPOS
                            12471 ; 598  |#define HW_ICLSTEER0R_S1P_SETMASK 3<<HW_ICLSTEER0R_S1P_BITPOS
                            12472 ; 599  |#define HW_ICLSTEER0R_S2P_SETMASK 3<<HW_ICLSTEER0R_S2P_BITPOS
                            12473 ; 600  |#define HW_ICLSTEER0R_S3P_SETMASK 3<<HW_ICLSTEER0R_S3P_BITPOS
                            12474 ; 601  |#define HW_ICLSTEER0R_S4P_SETMASK 3<<HW_ICLSTEER0R_S4P_BITPOS
                            12475 ; 602  |#define HW_ICLSTEER0R_S5P_SETMASK 3<<HW_ICLSTEER0R_S5P_BITPOS
                            12476 ; 603  |#define HW_ICLSTEER0R_S6P_SETMASK 3<<HW_ICLSTEER0R_S6P_BITPOS
                            12477 ; 604  |#define HW_ICLSTEER0R_S7P_SETMASK 3<<HW_ICLSTEER0R_S7P_BITPOS
                            12478 ; 605  |#define HW_ICLSTEER0R_S8P_SETMASK 3<<HW_ICLSTEER0R_S8P_BITPOS
                            12479 ; 606  |#define HW_ICLSTEER0R_S9P_SETMASK 3<<HW_ICLSTEER0R_S9P_BITPOS
                            12480 ; 607  |#define HW_ICLSTEER0R_S10P_SETMASK 3<<HW_ICLSTEER0R_S10P_BITPOS
                            12481 ; 608  |#define HW_ICLSTEER0R_S11P_SETMASK 3<<HW_ICLSTEER0R_S11P_BITPOS
                            12482 ; 609  |
                            12483 ; 610  |#define HW_ICLSTEER0R_S0P_CLRMASK ~(WORD)HW_ICLSTEER0R_S0P_SETMASK
                            12484 ; 611  |#define HW_ICLSTEER0R_S1P_CLRMASK ~(WORD)HW_ICLSTEER0R_S1P_SETMASK
                            12485 ; 612  |#define HW_ICLSTEER0R_S2P_CLRMASK ~(WORD)HW_ICLSTEER0R_S2P_SETMASK
                            12486 ; 613  |#define HW_ICLSTEER0R_S3P_CLRMASK ~(WORD)HW_ICLSTEER0R_S3P_SETMASK
                            12487 ; 614  |#define HW_ICLSTEER0R_S4P_CLRMASK ~(WORD)HW_ICLSTEER0R_S4P_SETMASK
                            12488 ; 615  |#define HW_ICLSTEER0R_S5P_CLRMASK ~(WORD)HW_ICLSTEER0R_S5P_SETMASK
                            12489 ; 616  |#define HW_ICLSTEER0R_S6P_CLRMASK ~(WORD)HW_ICLSTEER0R_S6P_SETMASK
                            12490 ; 617  |#define HW_ICLSTEER0R_S7P_CLRMASK ~(WORD)HW_ICLSTEER0R_S7P_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 207

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12491 ; 618  |#define HW_ICLSTEER0R_S8P_CLRMASK ~(WORD)HW_ICLSTEER0R_S8P_SETMASK
                            12492 ; 619  |#define HW_ICLSTEER0R_S9P_CLRMASK ~(WORD)HW_ICLSTEER0R_S9P_SETMASK
                            12493 ; 620  |#define HW_ICLSTEER0R_S10P_CLRMASK ~(WORD)HW_ICLSTEER0R_S10P_SETMASK
                            12494 ; 621  |#define HW_ICLSTEER0R_S11P_CLRMASK ~(WORD)HW_ICLSTEER0R_S11P_SETMASK
                            12495 ; 622  |
                            12496 ; 623  |
                            12497 ; 624  |/////////////////////////////////////////////////////////////////////////////////
                            12498 ; 625  |//  Interrupt Collector Steering 1 Register (HW_ICLSTEER1R) Bit Positions
                            12499 ; 626  |typedef union               /* Interrupt Collector Steering 1 Register      */
                            12500 ; 627  |{
                            12501 ; 628  |    struct {
                            12502 ; 629  |        unsigned S12S   :2;
                            12503 ; 630  |        unsigned S13S   :2;
                            12504 ; 631  |        unsigned S14S   :2;
                            12505 ; 632  |        unsigned S15S   :2;
                            12506 ; 633  |        unsigned S16S   :2;
                            12507 ; 634  |        unsigned S17S   :2;
                            12508 ; 635  |        unsigned S18S   :2;
                            12509 ; 636  |        unsigned S19S   :2;
                            12510 ; 637  |        unsigned S20S   :2;
                            12511 ; 638  |        unsigned S21S   :2;
                            12512 ; 639  |        unsigned S22S   :2;
                            12513 ; 640  |        unsigned S23S   :2;
                            12514 ; 641  |    } B;
                            12515 ; 642  |    int I;
                            12516 ; 643  |} iclsteer1_type;
                            12517 ; 644  |#define HW_ICLSTEER1R   (*(volatile iclsteer1_type _X*) (HW_ICOLL_BASEADDR+9)) /* Interrup
                                  t Collector Steering Register 1   */
                            12518 ; 645  |#define HW_ICLSTEER1R_S12P_BITPOS 0
                            12519 ; 646  |#define HW_ICLSTEER1R_S13P_BITPOS 2
                            12520 ; 647  |#define HW_ICLSTEER1R_S14P_BITPOS 4
                            12521 ; 648  |#define HW_ICLSTEER1R_S15P_BITPOS 6
                            12522 ; 649  |#define HW_ICLSTEER1R_S16P_BITPOS 8
                            12523 ; 650  |#define HW_ICLSTEER1R_S17P_BITPOS 10
                            12524 ; 651  |#define HW_ICLSTEER1R_S18P_BITPOS 12
                            12525 ; 652  |#define HW_ICLSTEER1R_S19P_BITPOS 14
                            12526 ; 653  |#define HW_ICLSTEER1R_S20P_BITPOS 16
                            12527 ; 654  |#define HW_ICLSTEER1R_S21P_BITPOS 18
                            12528 ; 655  |#define HW_ICLSTEER1R_S22P_BITPOS 20
                            12529 ; 656  |#define HW_ICLSTEER1R_S23P_BITPOS 22
                            12530 ; 657  |
                            12531 ; 658  |#define HW_ICLSTEER1R_S12P_SETMASK 3<<HW_ICLSTEER1R_S12P_BITPOS
                            12532 ; 659  |#define HW_ICLSTEER1R_S13P_SETMASK 3<<HW_ICLSTEER1R_S13P_BITPOS
                            12533 ; 660  |#define HW_ICLSTEER1R_S14P_SETMASK 3<<HW_ICLSTEER1R_S14P_BITPOS
                            12534 ; 661  |#define HW_ICLSTEER1R_S15P_SETMASK 3<<HW_ICLSTEER1R_S15P_BITPOS
                            12535 ; 662  |#define HW_ICLSTEER1R_S16P_SETMASK 3<<HW_ICLSTEER1R_S16P_BITPOS
                            12536 ; 663  |#define HW_ICLSTEER1R_S17P_SETMASK 3<<HW_ICLSTEER1R_S17P_BITPOS
                            12537 ; 664  |#define HW_ICLSTEER1R_S18P_SETMASK 3<<HW_ICLSTEER1R_S18P_BITPOS
                            12538 ; 665  |#define HW_ICLSTEER1R_S19P_SETMASK 3<<HW_ICLSTEER1R_S19P_BITPOS
                            12539 ; 666  |#define HW_ICLSTEER1R_S20P_SETMASK 3<<HW_ICLSTEER1R_S20P_BITPOS
                            12540 ; 667  |#define HW_ICLSTEER1R_S21P_SETMASK 3<<HW_ICLSTEER1R_S21P_BITPOS
                            12541 ; 668  |#define HW_ICLSTEER1R_S22P_SETMASK 3<<HW_ICLSTEER1R_S22P_BITPOS
                            12542 ; 669  |#define HW_ICLSTEER1R_S23P_SETMASK 3<<HW_ICLSTEER1R_S23P_BITPOS
                            12543 ; 670  |
                            12544 ; 671  |#define HW_ICLSTEER1R_S12P_CLRMASK ~(WORD)HW_ICLSTEER1R_S12P_SETMASK
                            12545 ; 672  |#define HW_ICLSTEER1R_S13P_CLRMASK ~(WORD)HW_ICLSTEER1R_S13P_SETMASK
                            12546 ; 673  |#define HW_ICLSTEER1R_S14P_CLRMASK ~(WORD)HW_ICLSTEER1R_S14P_SETMASK
                            12547 ; 674  |#define HW_ICLSTEER1R_S15P_CLRMASK ~(WORD)HW_ICLSTEER1R_S15P_SETMASK
                            12548 ; 675  |#define HW_ICLSTEER1R_S16P_CLRMASK ~(WORD)HW_ICLSTEER1R_S16P_SETMASK
                            12549 ; 676  |#define HW_ICLSTEER1R_S17P_CLRMASK ~(WORD)HW_ICLSTEER1R_S17P_SETMASK
                            12550 ; 677  |#define HW_ICLSTEER1R_S18P_CLRMASK ~(WORD)HW_ICLSTEER1R_S18P_SETMASK
                            12551 ; 678  |#define HW_ICLSTEER1R_S19P_CLRMASK ~(WORD)HW_ICLSTEER1R_S19P_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 208

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12552 ; 679  |#define HW_ICLSTEER1R_S20P_CLRMASK ~(WORD)HW_ICLSTEER1R_S20P_SETMASK
                            12553 ; 680  |#define HW_ICLSTEER1R_S21P_CLRMASK ~(WORD)HW_ICLSTEER1R_S21P_SETMASK
                            12554 ; 681  |#define HW_ICLSTEER1R_S22P_CLRMASK ~(WORD)HW_ICLSTEER1R_S22P_SETMASK
                            12555 ; 682  |#define HW_ICLSTEER1R_S23P_CLRMASK ~(WORD)HW_ICLSTEER1R_S23P_SETMASK
                            12556 ; 683  |
                            12557 ; 684  |
                            12558 ; 685  |/////////////////////////////////////////////////////////////////////////////////
                            12559 ; 686  |//  Interrupt Collector Steering 2 Register (HW_ICLSTEER2R) Bit Positions
                            12560 ; 687  |typedef union               /* Interrupt Collector Steering 2 Register      */
                            12561 ; 688  |{
                            12562 ; 689  |    struct {
                            12563 ; 690  |        unsigned S24S   :2;
                            12564 ; 691  |        unsigned S25S   :2;
                            12565 ; 692  |        unsigned S26S   :2;
                            12566 ; 693  |        unsigned S27S   :2;
                            12567 ; 694  |        unsigned S28S   :2;
                            12568 ; 695  |        unsigned S29S   :2;
                            12569 ; 696  |        unsigned S30S   :2;
                            12570 ; 697  |        unsigned S31S   :2;
                            12571 ; 698  |        unsigned S32S   :2;
                            12572 ; 699  |        unsigned S33S   :2;
                            12573 ; 700  |    } B;
                            12574 ; 701  |    int I;
                            12575 ; 702  |} iclsteer2_type;
                            12576 ; 703  |#define HW_ICLSTEER2R   (*(volatile iclsteer2_type _X*) (HW_ICOLL_BASEADDR+10)) /* Interru
                                  pt Collector Steering Register 2  */
                            12577 ; 704  |
                            12578 ; 705  |#define HW_ICLSTEER2R_S24P_BITPOS 0
                            12579 ; 706  |#define HW_ICLSTEER2R_S25P_BITPOS 2
                            12580 ; 707  |#define HW_ICLSTEER2R_S26P_BITPOS 4
                            12581 ; 708  |#define HW_ICLSTEER2R_S27P_BITPOS 6
                            12582 ; 709  |#define HW_ICLSTEER2R_S28P_BITPOS 8
                            12583 ; 710  |#define HW_ICLSTEER2R_S29P_BITPOS 10
                            12584 ; 711  |#define HW_ICLSTEER2R_S30P_BITPOS 12
                            12585 ; 712  |#define HW_ICLSTEER2R_S31P_BITPOS 14
                            12586 ; 713  |#define HW_ICLSTEER2R_S32P_BITPOS 16
                            12587 ; 714  |#define HW_ICLSTEER2R_S33P_BITPOS 18
                            12588 ; 715  |
                            12589 ; 716  |#define HW_ICLSTEER2R_S24P_SETMASK 3<<HW_ICLSTEER2R_S24P_BITPOS
                            12590 ; 717  |#define HW_ICLSTEER2R_S25P_SETMASK 3<<HW_ICLSTEER2R_S25P_BITPOS
                            12591 ; 718  |#define HW_ICLSTEER2R_S26P_SETMASK 3<<HW_ICLSTEER2R_S26P_BITPOS
                            12592 ; 719  |#define HW_ICLSTEER2R_S27P_SETMASK 3<<HW_ICLSTEER2R_S27P_BITPOS
                            12593 ; 720  |#define HW_ICLSTEER2R_S28P_SETMASK 3<<HW_ICLSTEER2R_S28P_BITPOS
                            12594 ; 721  |#define HW_ICLSTEER2R_S29P_SETMASK 3<<HW_ICLSTEER2R_S29P_BITPOS
                            12595 ; 722  |#define HW_ICLSTEER2R_S30P_SETMASK 3<<HW_ICLSTEER2R_S30P_BITPOS
                            12596 ; 723  |#define HW_ICLSTEER2R_S31P_SETMASK 3<<HW_ICLSTEER2R_S31P_BITPOS
                            12597 ; 724  |#define HW_ICLSTEER2R_S32P_SETMASK 3<<HW_ICLSTEER2R_S32P_BITPOS
                            12598 ; 725  |#define HW_ICLSTEER2R_S33P_SETMASK 3<<HW_ICLSTEER2R_S33P_BITPOS
                            12599 ; 726  |
                            12600 ; 727  |#define HW_ICLSTEER2R_S24P_CLRMASK ~(WORD)HW_ICLSTEER2R_S24P_SETMASK
                            12601 ; 728  |#define HW_ICLSTEER2R_S25P_CLRMASK ~(WORD)HW_ICLSTEER2R_S25P_SETMASK
                            12602 ; 729  |#define HW_ICLSTEER2R_S26P_CLRMASK ~(WORD)HW_ICLSTEER2R_S26P_SETMASK
                            12603 ; 730  |#define HW_ICLSTEER2R_S27P_CLRMASK ~(WORD)HW_ICLSTEER2R_S27P_SETMASK
                            12604 ; 731  |#define HW_ICLSTEER2R_S28P_CLRMASK ~(WORD)HW_ICLSTEER2R_S28P_SETMASK
                            12605 ; 732  |#define HW_ICLSTEER2R_S29P_CLRMASK ~(WORD)HW_ICLSTEER2R_S29P_SETMASK
                            12606 ; 733  |#define HW_ICLSTEER2R_S30P_CLRMASK ~(WORD)HW_ICLSTEER2R_S30P_SETMASK
                            12607 ; 734  |#define HW_ICLSTEER2R_S31P_CLRMASK ~(WORD)HW_ICLSTEER2R_S31P_SETMASK
                            12608 ; 735  |#define HW_ICLSTEER2R_S32P_CLRMASK ~(WORD)HW_ICLSTEER2R_S32P_SETMASK
                            12609 ; 736  |#define HW_ICLSTEER2R_S33P_CLRMASK ~(WORD)HW_ICLSTEER2R_S33P_SETMASK
                            12610 ; 737  |
                            12611 ; 738  |
                            12612 ; 739  |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 209

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12613 ; 740  |//  Interrupt Collector Debug Force 0 Register (HW_ICLFORCE0R) Bit Positions
                            12614 ; 741  |typedef union               /* Interrupt Collector Debug Force 0 Register       */
                            12615 ; 742  |{
                            12616 ; 743  |    struct {
                            12617 ; 744  |        int S0FV        :1;
                            12618 ; 745  |        int S1FV        :1;
                            12619 ; 746  |        int S2FV        :1;
                            12620 ; 747  |        int S3FV        :1;
                            12621 ; 748  |        int S4FV        :1;
                            12622 ; 749  |        int S5FV        :1;
                            12623 ; 750  |        int S6FV        :1;
                            12624 ; 751  |        int S7FV        :1;
                            12625 ; 752  |        int S8FV        :1;
                            12626 ; 753  |        int S9FV        :1;
                            12627 ; 754  |        int S10FV       :1;
                            12628 ; 755  |        int S11FV       :1;
                            12629 ; 756  |        int S12FV       :1;
                            12630 ; 757  |        int S13FV       :1;
                            12631 ; 758  |        int S14FV       :1;
                            12632 ; 759  |        int S15FV       :1;
                            12633 ; 760  |        int S16FV       :1;
                            12634 ; 761  |        int S17FV       :1;
                            12635 ; 762  |        int S18FV       :1;
                            12636 ; 763  |        int S19FV       :1;
                            12637 ; 764  |        int S20FV       :1;
                            12638 ; 765  |        int S21FV       :1;
                            12639 ; 766  |        int S22FV       :1;
                            12640 ; 767  |        int S23FV       :1;
                            12641 ; 768  |    } B;
                            12642 ; 769  |    int I;
                            12643 ; 770  |} iclforce0_type;
                            12644 ; 771  |#define HW_ICLFORCE0R   (*(volatile iclforce0_type _X*) (HW_ICOLL_BASEADDR+11)) /* Interru
                                  pt Collector Debug Force Register 0   */
                            12645 ; 772  |#define HW_ICLFORCE0R_S0FV_BITPOS 0
                            12646 ; 773  |#define HW_ICLFORCE0R_S1FV_BITPOS 1
                            12647 ; 774  |#define HW_ICLFORCE0R_S2FV_BITPOS 2
                            12648 ; 775  |#define HW_ICLFORCE0R_S3FV_BITPOS 3
                            12649 ; 776  |#define HW_ICLFORCE0R_S4FV_BITPOS 4
                            12650 ; 777  |#define HW_ICLFORCE0R_S5FV_BITPOS 5
                            12651 ; 778  |#define HW_ICLFORCE0R_S6FV_BITPOS 6
                            12652 ; 779  |#define HW_ICLFORCE0R_S7FV_BITPOS 7
                            12653 ; 780  |#define HW_ICLFORCE0R_S8FV_BITPOS 8
                            12654 ; 781  |#define HW_ICLFORCE0R_S9FV_BITPOS 9
                            12655 ; 782  |#define HW_ICLFORCE0R_S10FV_BITPOS 10
                            12656 ; 783  |#define HW_ICLFORCE0R_S11FV_BITPOS 11
                            12657 ; 784  |#define HW_ICLFORCE0R_S12FV_BITPOS 12
                            12658 ; 785  |#define HW_ICLFORCE0R_S13FV_BITPOS 13
                            12659 ; 786  |#define HW_ICLFORCE0R_S14FV_BITPOS 14
                            12660 ; 787  |#define HW_ICLFORCE0R_S15FV_BITPOS 15
                            12661 ; 788  |#define HW_ICLFORCE0R_S16FV_BITPOS 16
                            12662 ; 789  |#define HW_ICLFORCE0R_S17FV_BITPOS 17
                            12663 ; 790  |#define HW_ICLFORCE0R_S18FV_BITPOS 18
                            12664 ; 791  |#define HW_ICLFORCE0R_S19FV_BITPOS 19
                            12665 ; 792  |#define HW_ICLFORCE0R_S20FV_BITPOS 20
                            12666 ; 793  |#define HW_ICLFORCE0R_S21FV_BITPOS 21
                            12667 ; 794  |#define HW_ICLFORCE0R_S22FV_BITPOS 22
                            12668 ; 795  |#define HW_ICLFORCE0R_S23FV_BITPOS 23
                            12669 ; 796  |
                            12670 ; 797  |#define HW_ICLFORCE0R_S0FV_SETMASK 1<<HW_ICLFORCE0R_S0FV_BITPOS
                            12671 ; 798  |#define HW_ICLFORCE0R_S1FV_SETMASK 1<<HW_ICLFORCE0R_S1FV_BITPOS
                            12672 ; 799  |#define HW_ICLFORCE0R_S2FV_SETMASK 1<<HW_ICLFORCE0R_S2FV_BITPOS
                            12673 ; 800  |#define HW_ICLFORCE0R_S3FV_SETMASK 1<<HW_ICLFORCE0R_S3FV_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 210

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12674 ; 801  |#define HW_ICLFORCE0R_S4FV_SETMASK 1<<HW_ICLFORCE0R_S4FV_BITPOS
                            12675 ; 802  |#define HW_ICLFORCE0R_S5FV_SETMASK 1<<HW_ICLFORCE0R_S5FV_BITPOS
                            12676 ; 803  |#define HW_ICLFORCE0R_S6FV_SETMASK 1<<HW_ICLFORCE0R_S6FV_BITPOS
                            12677 ; 804  |#define HW_ICLFORCE0R_S7FV_SETMASK 1<<HW_ICLFORCE0R_S7FV_BITPOS
                            12678 ; 805  |#define HW_ICLFORCE0R_S8FV_SETMASK 1<<HW_ICLFORCE0R_S8FV_BITPOS
                            12679 ; 806  |#define HW_ICLFORCE0R_S9FV_SETMASK 1<<HW_ICLFORCE0R_S9FV_BITPOS
                            12680 ; 807  |#define HW_ICLFORCE0R_S10FV_SETMASK 1<<HW_ICLFORCE0R_S10FV_BITPOS
                            12681 ; 808  |#define HW_ICLFORCE0R_S11FV_SETMASK 1<<HW_ICLFORCE0R_S11FV_BITPOS
                            12682 ; 809  |#define HW_ICLFORCE0R_S12FV_SETMASK 1<<HW_ICLFORCE0R_S12FV_BITPOS
                            12683 ; 810  |#define HW_ICLFORCE0R_S13FV_SETMASK 1<<HW_ICLFORCE0R_S13FV_BITPOS
                            12684 ; 811  |#define HW_ICLFORCE0R_S14FV_SETMASK 1<<HW_ICLFORCE0R_S14FV_BITPOS
                            12685 ; 812  |#define HW_ICLFORCE0R_S15FV_SETMASK 1<<HW_ICLFORCE0R_S15FV_BITPOS
                            12686 ; 813  |#define HW_ICLFORCE0R_S16FV_SETMASK 1<<HW_ICLFORCE0R_S16FV_BITPOS
                            12687 ; 814  |#define HW_ICLFORCE0R_S17FV_SETMASK 1<<HW_ICLFORCE0R_S17FV_BITPOS
                            12688 ; 815  |#define HW_ICLFORCE0R_S18FV_SETMASK 1<<HW_ICLFORCE0R_S18FV_BITPOS
                            12689 ; 816  |#define HW_ICLFORCE0R_S19FV_SETMASK 1<<HW_ICLFORCE0R_S19FV_BITPOS
                            12690 ; 817  |#define HW_ICLFORCE0R_S20FV_SETMASK 1<<HW_ICLFORCE0R_S20FV_BITPOS
                            12691 ; 818  |#define HW_ICLFORCE0R_S21FV_SETMASK 1<<HW_ICLFORCE0R_S21FV_BITPOS
                            12692 ; 819  |#define HW_ICLFORCE0R_S22FV_SETMASK 1<<HW_ICLFORCE0R_S22FV_BITPOS
                            12693 ; 820  |#define HW_ICLFORCE0R_S23FV_SETMASK 1<<HW_ICLFORCE0R_S23FV_BITPOS
                            12694 ; 821  |
                            12695 ; 822  |#define HW_ICLFORCE0R_S0FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S0FV_SETMASK
                            12696 ; 823  |#define HW_ICLFORCE0R_S1FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S1FV_SETMASK
                            12697 ; 824  |#define HW_ICLFORCE0R_S2FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S2FV_SETMASK
                            12698 ; 825  |#define HW_ICLFORCE0R_S3FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S3FV_SETMASK
                            12699 ; 826  |#define HW_ICLFORCE0R_S4FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S4FV_SETMASK
                            12700 ; 827  |#define HW_ICLFORCE0R_S5FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S5FV_SETMASK
                            12701 ; 828  |#define HW_ICLFORCE0R_S6FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S6FV_SETMASK
                            12702 ; 829  |#define HW_ICLFORCE0R_S7FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S7FV_SETMASK
                            12703 ; 830  |#define HW_ICLFORCE0R_S8FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S8FV_SETMASK
                            12704 ; 831  |#define HW_ICLFORCE0R_S9FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S9FV_SETMASK
                            12705 ; 832  |#define HW_ICLFORCE0R_S10FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S10FV_SETMASK
                            12706 ; 833  |#define HW_ICLFORCE0R_S11FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S11FV_SETMASK
                            12707 ; 834  |#define HW_ICLFORCE0R_S12FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S12FV_SETMASK
                            12708 ; 835  |#define HW_ICLFORCE0R_S13FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S13FV_SETMASK
                            12709 ; 836  |#define HW_ICLFORCE0R_S14FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S14FV_SETMASK
                            12710 ; 837  |#define HW_ICLFORCE0R_S15FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S15FV_SETMASK
                            12711 ; 838  |#define HW_ICLFORCE0R_S16FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S16FV_SETMASK
                            12712 ; 839  |#define HW_ICLFORCE0R_S17FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S17FV_SETMASK
                            12713 ; 840  |#define HW_ICLFORCE0R_S18FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S18FV_SETMASK
                            12714 ; 841  |#define HW_ICLFORCE0R_S19FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S19FV_SETMASK
                            12715 ; 842  |#define HW_ICLFORCE0R_S20FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S20FV_SETMASK
                            12716 ; 843  |#define HW_ICLFORCE0R_S21FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S21FV_SETMASK
                            12717 ; 844  |#define HW_ICLFORCE0R_S22FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S22FV_SETMASK
                            12718 ; 845  |#define HW_ICLFORCE0R_S23FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S23FV_SETMASK
                            12719 ; 846  |
                            12720 ; 847  |
                            12721 ; 848  |/////////////////////////////////////////////////////////////////////////////////
                            12722 ; 849  |//  Interrupt Collector Debug Force 1 Register (HW_ICLFORCE1R) Bit Positions
                            12723 ; 850  |typedef union               /* Interrupt Debug Force 1 Register     */
                            12724 ; 851  |{
                            12725 ; 852  |    struct {
                            12726 ; 853  |        int S24FV       :1;
                            12727 ; 854  |        int S25FV       :1;
                            12728 ; 855  |        int S26FV       :1;
                            12729 ; 856  |        int S27FV       :1;
                            12730 ; 857  |        int S28FV       :1;
                            12731 ; 858  |        int S29FV       :1;
                            12732 ; 859  |        int S30FV       :1;
                            12733 ; 860  |        int S31FV       :1;
                            12734 ; 861  |        int S32FV       :1;
                            12735 ; 862  |        int S33FV       :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 211

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12736 ; 863  |    } B;
                            12737 ; 864  |    int I;
                            12738 ; 865  |} iclforce1_type;
                            12739 ; 866  |#define HW_ICLFORCE1R   (*(volatile iclforce1_type _X*) (HW_ICOLL_BASEADDR+12)) /* Interru
                                  pt Collector Debug Force Register 1   */
                            12740 ; 867  |
                            12741 ; 868  |#define HW_ICLFORCE1R_S24FV_BITPOS 0
                            12742 ; 869  |#define HW_ICLFORCE1R_S25FV_BITPOS 1
                            12743 ; 870  |#define HW_ICLFORCE1R_S26FV_BITPOS 2
                            12744 ; 871  |#define HW_ICLFORCE1R_S27FV_BITPOS 3
                            12745 ; 872  |#define HW_ICLFORCE1R_S28FV_BITPOS 4
                            12746 ; 873  |#define HW_ICLFORCE1R_S29FV_BITPOS 5
                            12747 ; 874  |#define HW_ICLFORCE1R_S30FV_BITPOS 6
                            12748 ; 875  |#define HW_ICLFORCE1R_S31FV_BITPOS 7
                            12749 ; 876  |#define HW_ICLFORCE1R_S32FV_BITPOS 8
                            12750 ; 877  |#define HW_ICLFORCE1R_S33FV_BITPOS 9
                            12751 ; 878  |
                            12752 ; 879  |#define HW_ICLFORCE1R_S24FV_SETMASK 1<<HW_ICLFORCE1R_S24FV_BITPOS
                            12753 ; 880  |#define HW_ICLFORCE1R_S25FV_SETMASK 1<<HW_ICLFORCE1R_S25FV_BITPOS
                            12754 ; 881  |#define HW_ICLFORCE1R_S26FV_SETMASK 1<<HW_ICLFORCE1R_S26FV_BITPOS
                            12755 ; 882  |#define HW_ICLFORCE1R_S27FV_SETMASK 1<<HW_ICLFORCE1R_S27FV_BITPOS
                            12756 ; 883  |#define HW_ICLFORCE1R_S28FV_SETMASK 1<<HW_ICLFORCE1R_S28FV_BITPOS
                            12757 ; 884  |#define HW_ICLFORCE1R_S29FV_SETMASK 1<<HW_ICLFORCE1R_S29FV_BITPOS
                            12758 ; 885  |#define HW_ICLFORCE1R_S30FV_SETMASK 1<<HW_ICLFORCE1R_S30FV_BITPOS
                            12759 ; 886  |#define HW_ICLFORCE1R_S31FV_SETMASK 1<<HW_ICLFORCE1R_S31FV_BITPOS
                            12760 ; 887  |#define HW_ICLFORCE1R_S32FV_SETMASK 1<<HW_ICLFORCE1R_S32FV_BITPOS
                            12761 ; 888  |#define HW_ICLFORCE1R_S33FV_SETMASK 1<<HW_ICLFORCE1R_S33FV_BITPOS
                            12762 ; 889  |
                            12763 ; 890  |#define HW_ICLFORCE1R_S24FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S24FV_SETMASK
                            12764 ; 891  |#define HW_ICLFORCE1R_S25FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S25FV_SETMASK
                            12765 ; 892  |#define HW_ICLFORCE1R_S26FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S26FV_SETMASK
                            12766 ; 893  |#define HW_ICLFORCE1R_S27FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S27FV_SETMASK
                            12767 ; 894  |#define HW_ICLFORCE1R_S28FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S28FV_SETMASK
                            12768 ; 895  |#define HW_ICLFORCE1R_S29FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S29FV_SETMASK
                            12769 ; 896  |#define HW_ICLFORCE1R_S30FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S30FV_SETMASK
                            12770 ; 897  |#define HW_ICLFORCE1R_S31FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S31FV_SETMASK
                            12771 ; 898  |#define HW_ICLFORCE1R_S32FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S32FV_SETMASK
                            12772 ; 899  |#define HW_ICLFORCE1R_S33FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S33FV_SETMASK
                            12773 ; 900  |
                            12774 ; 901  |
                            12775 ; 902  |/////////////////////////////////////////////////////////////////////////////////
                            12776 ; 903  |//  Interrupt Collector Force Enable 0 Register (HW_ICLFENABLE0R) Bit Positions
                            12777 ; 904  |typedef union               /* Interrupt Collector Force Enable 0 Register      */
                            12778 ; 905  |{
                            12779 ; 906  |    struct {
                            12780 ; 907  |        int S0FE        :1;
                            12781 ; 908  |        int S1FE        :1;
                            12782 ; 909  |        int S2FE        :1;
                            12783 ; 910  |        int S3FE        :1;
                            12784 ; 911  |        int S4FE        :1;
                            12785 ; 912  |        int S5FE        :1;
                            12786 ; 913  |        int S6FE        :1;
                            12787 ; 914  |        int S7FE        :1;
                            12788 ; 915  |        int S8FE        :1;
                            12789 ; 916  |        int S9FE        :1;
                            12790 ; 917  |        int S10FE       :1;
                            12791 ; 918  |        int S11FE       :1;
                            12792 ; 919  |        int S12FE       :1;
                            12793 ; 920  |        int S13FE       :1;
                            12794 ; 921  |        int S14FE       :1;
                            12795 ; 922  |        int S15FE       :1;
                            12796 ; 923  |        int S16FE       :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 212

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12797 ; 924  |        int S17FE       :1;
                            12798 ; 925  |        int S18FE       :1;
                            12799 ; 926  |        int S19FE       :1;
                            12800 ; 927  |        int S20FE       :1;
                            12801 ; 928  |        int S21FE       :1;
                            12802 ; 929  |        int S22FE       :1;
                            12803 ; 930  |        int S23FE       :1;
                            12804 ; 931  |    } B;
                            12805 ; 932  |    int I;
                            12806 ; 933  |} iclfenable0_type;
                            12807 ; 934  |#define HW_ICLFENABLE0R (*(volatile iclfenable0_type _X*) (HW_ICOLL_BASEADDR+13)) /* Inter
                                  rupt Collector Force Enable Register 0    */
                            12808 ; 935  |
                            12809 ; 936  |#define HW_ICLFENABLE0R_S0FE_BITPOS 0
                            12810 ; 937  |#define HW_ICLFENABLE0R_S1FE_BITPOS 1
                            12811 ; 938  |#define HW_ICLFENABLE0R_S2FE_BITPOS 2
                            12812 ; 939  |#define HW_ICLFENABLE0R_S3FE_BITPOS 3
                            12813 ; 940  |#define HW_ICLFENABLE0R_S4FE_BITPOS 4
                            12814 ; 941  |#define HW_ICLFENABLE0R_S5FE_BITPOS 5
                            12815 ; 942  |#define HW_ICLFENABLE0R_S6FE_BITPOS 6
                            12816 ; 943  |#define HW_ICLFENABLE0R_S7FE_BITPOS 7
                            12817 ; 944  |#define HW_ICLFENABLE0R_S8FE_BITPOS 8
                            12818 ; 945  |#define HW_ICLFENABLE0R_S9FE_BITPOS 9
                            12819 ; 946  |#define HW_ICLFENABLE0R_S10FE_BITPOS 10
                            12820 ; 947  |#define HW_ICLFENABLE0R_S11FE_BITPOS 11
                            12821 ; 948  |#define HW_ICLFENABLE0R_S12FE_BITPOS 12
                            12822 ; 949  |#define HW_ICLFENABLE0R_S13FE_BITPOS 13
                            12823 ; 950  |#define HW_ICLFENABLE0R_S14FE_BITPOS 14
                            12824 ; 951  |#define HW_ICLFENABLE0R_S15FE_BITPOS 15
                            12825 ; 952  |#define HW_ICLFENABLE0R_S16FE_BITPOS 16
                            12826 ; 953  |#define HW_ICLFENABLE0R_S17FE_BITPOS 17
                            12827 ; 954  |#define HW_ICLFENABLE0R_S18FE_BITPOS 18
                            12828 ; 955  |#define HW_ICLFENABLE0R_S19FE_BITPOS 19
                            12829 ; 956  |#define HW_ICLFENABLE0R_S20FE_BITPOS 20
                            12830 ; 957  |#define HW_ICLFENABLE0R_S21FE_BITPOS 21
                            12831 ; 958  |#define HW_ICLFENABLE0R_S22FE_BITPOS 22
                            12832 ; 959  |#define HW_ICLFENABLE0R_S23FE_BITPOS 23
                            12833 ; 960  |
                            12834 ; 961  |#define HW_ICLFENABLE0R_S0FE_SETMASK 1<<HW_ICLFENABLE0R_S0FE_BITPOS
                            12835 ; 962  |#define HW_ICLFENABLE0R_S1FE_SETMASK 1<<HW_ICLFENABLE0R_S1FE_BITPOS
                            12836 ; 963  |#define HW_ICLFENABLE0R_S2FE_SETMASK 1<<HW_ICLFENABLE0R_S2FE_BITPOS
                            12837 ; 964  |#define HW_ICLFENABLE0R_S3FE_SETMASK 1<<HW_ICLFENABLE0R_S3FE_BITPOS
                            12838 ; 965  |#define HW_ICLFENABLE0R_S4FE_SETMASK 1<<HW_ICLFENABLE0R_S4FE_BITPOS
                            12839 ; 966  |#define HW_ICLFENABLE0R_S5FE_SETMASK 1<<HW_ICLFENABLE0R_S5FE_BITPOS
                            12840 ; 967  |#define HW_ICLFENABLE0R_S6FE_SETMASK 1<<HW_ICLFENABLE0R_S6FE_BITPOS
                            12841 ; 968  |#define HW_ICLFENABLE0R_S7FE_SETMASK 1<<HW_ICLFENABLE0R_S7FE_BITPOS
                            12842 ; 969  |#define HW_ICLFENABLE0R_S8FE_SETMASK 1<<HW_ICLFENABLE0R_S8FE_BITPOS
                            12843 ; 970  |#define HW_ICLFENABLE0R_S9FE_SETMASK 1<<HW_ICLFENABLE0R_S9FE_BITPOS
                            12844 ; 971  |#define HW_ICLFENABLE0R_S10FE_SETMASK 1<<HW_ICLFENABLE0R_S10FE_BITPOS
                            12845 ; 972  |#define HW_ICLFENABLE0R_S11FE_SETMASK 1<<HW_ICLFENABLE0R_S11FE_BITPOS
                            12846 ; 973  |#define HW_ICLFENABLE0R_S12FE_SETMASK 1<<HW_ICLFENABLE0R_S12FE_BITPOS
                            12847 ; 974  |#define HW_ICLFENABLE0R_S13FE_SETMASK 1<<HW_ICLFENABLE0R_S13FE_BITPOS
                            12848 ; 975  |#define HW_ICLFENABLE0R_S14FE_SETMASK 1<<HW_ICLFENABLE0R_S14FE_BITPOS
                            12849 ; 976  |#define HW_ICLFENABLE0R_S15FE_SETMASK 1<<HW_ICLFENABLE0R_S15FE_BITPOS
                            12850 ; 977  |#define HW_ICLFENABLE0R_S16FE_SETMASK 1<<HW_ICLFENABLE0R_S16FE_BITPOS
                            12851 ; 978  |#define HW_ICLFENABLE0R_S17FE_SETMASK 1<<HW_ICLFENABLE0R_S17FE_BITPOS
                            12852 ; 979  |#define HW_ICLFENABLE0R_S18FE_SETMASK 1<<HW_ICLFENABLE0R_S18FE_BITPOS
                            12853 ; 980  |#define HW_ICLFENABLE0R_S19FE_SETMASK 1<<HW_ICLFENABLE0R_S19FE_BITPOS
                            12854 ; 981  |#define HW_ICLFENABLE0R_S20FE_SETMASK 1<<HW_ICLFENABLE0R_S20FE_BITPOS
                            12855 ; 982  |#define HW_ICLFENABLE0R_S21FE_SETMASK 1<<HW_ICLFENABLE0R_S21FE_BITPOS
                            12856 ; 983  |#define HW_ICLFENABLE0R_S22FE_SETMASK 1<<HW_ICLFENABLE0R_S22FE_BITPOS
                            12857 ; 984  |#define HW_ICLFENABLE0R_S23FE_SETMASK 1<<HW_ICLFENABLE0R_S23FE_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 213

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12858 ; 985  |
                            12859 ; 986  |#define HW_ICLFENABLE0R_S0FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S0FE_SETMASK
                            12860 ; 987  |#define HW_ICLFENABLE0R_S1FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S1FE_SETMASK
                            12861 ; 988  |#define HW_ICLFENABLE0R_S2FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S2FE_SETMASK
                            12862 ; 989  |#define HW_ICLFENABLE0R_S3FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S3FE_SETMASK
                            12863 ; 990  |#define HW_ICLFENABLE0R_S4FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S4FE_SETMASK
                            12864 ; 991  |#define HW_ICLFENABLE0R_S5FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S5FE_SETMASK
                            12865 ; 992  |#define HW_ICLFENABLE0R_S6FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S6FE_SETMASK
                            12866 ; 993  |#define HW_ICLFENABLE0R_S7FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S7FE_SETMASK
                            12867 ; 994  |#define HW_ICLFENABLE0R_S8FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S8FE_SETMASK
                            12868 ; 995  |#define HW_ICLFENABLE0R_S9FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S9FE_SETMASK
                            12869 ; 996  |#define HW_ICLFENABLE0R_S10FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S10FE_SETMASK
                            12870 ; 997  |#define HW_ICLFENABLE0R_S11FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S11FE_SETMASK
                            12871 ; 998  |#define HW_ICLFENABLE0R_S12FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S12FE_SETMASK
                            12872 ; 999  |#define HW_ICLFENABLE0R_S13FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S13FE_SETMASK
                            12873 ; 1000 |#define HW_ICLFENABLE0R_S14FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S14FE_SETMASK
                            12874 ; 1001 |#define HW_ICLFENABLE0R_S15FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S15FE_SETMASK
                            12875 ; 1002 |#define HW_ICLFENABLE0R_S16FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S16FE_SETMASK
                            12876 ; 1003 |#define HW_ICLFENABLE0R_S17FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S17FE_SETMASK
                            12877 ; 1004 |#define HW_ICLFENABLE0R_S18FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S18FE_SETMASK
                            12878 ; 1005 |#define HW_ICLFENABLE0R_S19FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S19FE_SETMASK
                            12879 ; 1006 |#define HW_ICLFENABLE0R_S20FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S20FE_SETMASK
                            12880 ; 1007 |#define HW_ICLFENABLE0R_S21FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S21FE_SETMASK
                            12881 ; 1008 |#define HW_ICLFENABLE0R_S22FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S22FE_SETMASK
                            12882 ; 1009 |#define HW_ICLFENABLE0R_S23FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S23FE_SETMASK
                            12883 ; 1010 |
                            12884 ; 1011 |
                            12885 ; 1012 |/////////////////////////////////////////////////////////////////////////////////
                            12886 ; 1013 |//  Interrupt Collector Force Enable 1 Register (HW_ICLFENABLE1R) Bit Positions
                            12887 ; 1014 |typedef union               /* Interrupt Collector Force Enable 1 Register      */
                            12888 ; 1015 |{
                            12889 ; 1016 |    struct {
                            12890 ; 1017 |        int S24FE       :1;
                            12891 ; 1018 |        int S25FE       :1;
                            12892 ; 1019 |        int S26FE       :1;
                            12893 ; 1020 |        int S27FE       :1;
                            12894 ; 1021 |        int S28FE       :1;
                            12895 ; 1022 |        int S29FE       :1;
                            12896 ; 1023 |        int S30FE       :1;
                            12897 ; 1024 |        int S31FE       :1;
                            12898 ; 1025 |        int S32FE       :1;
                            12899 ; 1026 |        int S33FE       :1;
                            12900 ; 1027 |    } B;
                            12901 ; 1028 |    int I;
                            12902 ; 1029 |} iclfenable1_type;
                            12903 ; 1030 |#define HW_ICLFENABLE1R (*(volatile iclfenable1_type _X*) (HW_ICOLL_BASEADDR+14)) /* Inter
                                  rupt Collector Force Enable Register 1    */
                            12904 ; 1031 |#define HW_ICLFENABLE1R_S24FE_BITPOS 0
                            12905 ; 1032 |#define HW_ICLFENABLE1R_S25FE_BITPOS 1
                            12906 ; 1033 |#define HW_ICLFENABLE1R_S26FE_BITPOS 2
                            12907 ; 1034 |#define HW_ICLFENABLE1R_S27FE_BITPOS 3
                            12908 ; 1035 |#define HW_ICLFENABLE1R_S28FE_BITPOS 4
                            12909 ; 1036 |#define HW_ICLFENABLE1R_S29FE_BITPOS 5
                            12910 ; 1037 |#define HW_ICLFENABLE1R_S30FE_BITPOS 6
                            12911 ; 1038 |#define HW_ICLFENABLE1R_S31FE_BITPOS 7
                            12912 ; 1039 |#define HW_ICLFENABLE1R_S32FE_BITPOS 8
                            12913 ; 1040 |#define HW_ICLFENABLE1R_S33FE_BITPOS 9
                            12914 ; 1041 |
                            12915 ; 1042 |#define HW_ICLFENABLE1R_S24FE_SETMASK 1<<HW_ICLFENABLE1R_S24FE_BITPOS
                            12916 ; 1043 |#define HW_ICLFENABLE1R_S25FE_SETMASK 1<<HW_ICLFENABLE1R_S25FE_BITPOS
                            12917 ; 1044 |#define HW_ICLFENABLE1R_S26FE_SETMASK 1<<HW_ICLFENABLE1R_S26FE_BITPOS
                            12918 ; 1045 |#define HW_ICLFENABLE1R_S27FE_SETMASK 1<<HW_ICLFENABLE1R_S27FE_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 214

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12919 ; 1046 |#define HW_ICLFENABLE1R_S28FE_SETMASK 1<<HW_ICLFENABLE1R_S28FE_BITPOS
                            12920 ; 1047 |#define HW_ICLFENABLE1R_S29FE_SETMASK 1<<HW_ICLFENABLE1R_S29FE_BITPOS
                            12921 ; 1048 |#define HW_ICLFENABLE1R_S30FE_SETMASK 1<<HW_ICLFENABLE1R_S30FE_BITPOS
                            12922 ; 1049 |#define HW_ICLFENABLE1R_S31FE_SETMASK 1<<HW_ICLFENABLE1R_S31FE_BITPOS
                            12923 ; 1050 |#define HW_ICLFENABLE1R_S32FE_SETMASK 1<<HW_ICLFENABLE1R_S32FE_BITPOS
                            12924 ; 1051 |#define HW_ICLFENABLE1R_S33FE_SETMASK 1<<HW_ICLFENABLE1R_S33FE_BITPOS
                            12925 ; 1052 |
                            12926 ; 1053 |#define HW_ICLFENABLE1R_S24FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S24FE_SETMASK
                            12927 ; 1054 |#define HW_ICLFENABLE1R_S25FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S25FE_SETMASK
                            12928 ; 1055 |#define HW_ICLFENABLE1R_S26FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S26FE_SETMASK
                            12929 ; 1056 |#define HW_ICLFENABLE1R_S27FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S27FE_SETMASK
                            12930 ; 1057 |#define HW_ICLFENABLE1R_S28FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S28FE_SETMASK
                            12931 ; 1058 |#define HW_ICLFENABLE1R_S29FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S29FE_SETMASK
                            12932 ; 1059 |#define HW_ICLFENABLE1R_S30FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S30FE_SETMASK
                            12933 ; 1060 |#define HW_ICLFENABLE1R_S31FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S31FE_SETMASK
                            12934 ; 1061 |#define HW_ICLFENABLE1R_S32FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S32FE_SETMASK
                            12935 ; 1062 |#define HW_ICLFENABLE1R_S33FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S33FE_SETMASK
                            12936 ; 1063 |
                            12937 ; 1064 |
                            12938 ; 1065 |/////////////////////////////////////////////////////////////////////////////////
                            12939 ; 1066 |//  Interrupt Collector Observation Register 0 Register (HW_ICLOBSVZ0R) Bit Positions
                            12940 ; 1067 |typedef union               /* Interrupt Collector Observation Register 0       */
                            12941 ; 1068 |{
                            12942 ; 1069 |    struct {
                            12943 ; 1070 |        unsigned RQ     :7;
                            12944 ; 1071 |        unsigned IVA    :7;
                            12945 ; 1072 |        unsigned IVB    :7;
                            12946 ; 1073 |    } B;
                            12947 ; 1074 |    int I;
                            12948 ; 1075 |} iclobsvz0_type;
                            12949 ; 1076 |#define HW_ICLOBSVZ0R   (*(volatile iclobsvz0_type _X*) (HW_ICOLL_BASEADDR+15)) /* Interru
                                  pt Collector Observation Register 0   */
                            12950 ; 1077 |
                            12951 ; 1078 |#define HW_ICLOBSVZ0R_RQ_BITPOS 0
                            12952 ; 1079 |#define HW_ICLOBSVZ0R_IVA_BITPOS 7
                            12953 ; 1080 |#define HW_ICLOBSVZ0R_IVB_BITPOS 14
                            12954 ; 1081 |
                            12955 ; 1082 |#define HW_ICLOBSVZ0R_RQ_SETMASK 0x3F<<HW_ICLOBSVZ0R_RQ_BITPOS
                            12956 ; 1083 |#define HW_ICLOBSVZ0R_IVA_SETMASK 0x3F<<HW_ICLOBSVZ0R_IVA_BITPOS
                            12957 ; 1084 |#define HW_ICLOBSVZ0R_IVB_SETMASK 0x3F<<HW_ICLOBSVZ0R_IVB_BITPOS
                            12958 ; 1085 |
                            12959 ; 1086 |#define HW_ICLOBSVZ0R_RQ_CLRMASK ~(WORD)HW_ICLOBSVZ0R_RQ_SETMASK
                            12960 ; 1087 |#define HW_ICLOBSVZ0R_IVA_CLRMASK ~(WORD)HW_ICLOBSVZ0R_IVA_SETMASK
                            12961 ; 1088 |#define HW_ICLOBSVZ0R_IVB_CLRMASK ~(WORD)HW_ICLOBSVZ0R_IVB_SETMASK
                            12962 ; 1089 |
                            12963 ; 1090 |
                            12964 ; 1091 |/////////////////////////////////////////////////////////////////////////////////
                            12965 ; 1092 |//  Interrupt Collector Observation Register 1 Register (HW_ICL1BSVZ0R) Bit Positions
                            12966 ; 1093 |#define HW_ICL1BSVZ0R_IVC_BITPOS 0
                            12967 ; 1094 |#define HW_ICL1BSVZ0R_IVD_BITPOS 7
                            12968 ; 1095 |
                            12969 ; 1096 |#define HW_ICL1BSVZ0R_IVC_SETMASK 0x3F<<HW_ICL1BSVZ0R_IVC_BITPOS
                            12970 ; 1097 |#define HW_ICL1BSVZ0R_IVD_SETMASK 0x3F<<HW_ICL1BSVZ0R_IVD_BITPOS
                            12971 ; 1098 |
                            12972 ; 1099 |#define HW_ICL1BSVZ0R_IVC_CLRMASK ~(WORD)HW_ICL1BSVZ0R_IVC_SETMASK
                            12973 ; 1100 |#define HW_ICL1BSVZ0R_IVD_CLRMASK ~(WORD)HW_ICL1BSVZ0R_IVD_SETMASK
                            12974 ; 1101 |
                            12975 ; 1102 |
                            12976 ; 1103 |
                            12977 ; 1104 |
                            12978 ; 1105 |/////////////////////////////////////////////////////////////////////////////////
                            12979 ; 1106 |//  Interrupt Vectors
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 215

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12980 ; 1107 |/////////////////////////////////////////////////////////////////////////////////
                            12981 ; 1108 |// Reset Vector
                            12982 ; 1109 |#define HW_IVECRESET 0x0000           
                            12983 ; 1110 |// Stack Error
                            12984 ; 1111 |#define HW_IVECSTERR 0x0002           
                            12985 ; 1112 |// Trace
                            12986 ; 1113 |#define HW_IVECTRAC 0x0004           
                            12987 ; 1114 |// SWI
                            12988 ; 1115 |#define HW_IVECSWI 0x0006           
                            12989 ; 1116 |// ~IRQA
                            12990 ; 1117 |#define HW_IVECIRQA 0x0008           
                            12991 ; 1118 |// ~IRQB - BROWNOUT
                            12992 ; 1119 |#define HW_IVECIRQB 0x000A           
                            12993 ; 1120 |// Fatal Error
                            12994 ; 1121 |#define HW_IVECERROR 0x000C           
                            12995 ; 1122 |// SPI
                            12996 ; 1123 |#define HW_IVECSPI 0x000E           
                            12997 ; 1124 |// I2S TX Data Empty
                            12998 ; 1125 |#define HW_IVECI2STXDE 0x0010           
                            12999 ; 1126 |// I2S TX Underflow
                            13000 ; 1127 |#define HW_IVECI2STXUF 0x0012           
                            13001 ; 1128 |// I2S RX Data Full
                            13002 ; 1129 |#define HW_IVECI2SRXDF 0x0014           
                            13003 ; 1130 |// I2S RX Overflow
                            13004 ; 1131 |#define HW_IVECI2SRXOF 0x0016           
                            13005 ; 1132 |//                                       equ     $0018           ; Error, nothing vectors 
                                  here
                            13006 ; 1133 |//                                       equ     $001A           ; Error, nothing vectors 
                                  here
                            13007 ; 1134 |//                                       equ     $001C           ; Error, nothing vectors 
                                  here
                            13008 ; 1135 |//                                       equ     $001E           ; Non-Maskable Interrupt
                            13009 ; 1136 |// GPIO1
                            13010 ; 1137 |#define HW_IVECGPIO1 0x0020           
                            13011 ; 1138 |// GPIO2
                            13012 ; 1139 |#define HW_IVECGPIO2 0x0022           
                            13013 ; 1140 |// GPIO0
                            13014 ; 1141 |#define HW_IVECGPIO0 0x0024           
                            13015 ; 1142 |// TIMER0
                            13016 ; 1143 |#define HW_IVECTIMER0 0x0026           
                            13017 ; 1144 |// TIMER1
                            13018 ; 1145 |#define HW_IVECTIMER1 0x0028           
                            13019 ; 1146 |// TIMER2
                            13020 ; 1147 |#define HW_IVECTIMER2 0x002A           
                            13021 ; 1148 |//                                       equ     $002C           ; Error, nothing vectors 
                                  here
                            13022 ; 1149 |//                                       equ     $002E           ; Error, nothing vectors 
                                  here
                            13023 ; 1150 |// I2C RX Data Ready
                            13024 ; 1151 |#define HW_IVECI2CRXDR 0x0030           
                            13025 ; 1152 |// I2C RX Overflow
                            13026 ; 1153 |#define HW_IVECI2CRXOF 0x0032           
                            13027 ; 1154 |// I2C TX Data Empty
                            13028 ; 1155 |#define HW_IVECI2CTXDE 0x0034           
                            13029 ; 1156 |// I2C TX Underflow
                            13030 ; 1157 |#define HW_IVECI2CTXUF 0x0036           
                            13031 ; 1158 |// Illegal Instruction
                            13032 ; 1159 |#define HW_IVECILI 0x0038           
                            13033 ; 1160 |//                                       equ     $003A           ; Error, nothing vectors 
                                  here
                            13034 ; 1161 |// DAC Empty ISR (DAC Request to Fill Buffer)
                            13035 ; 1162 |#define HW_IVECDACE 0x003C           
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 216

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13036 ; 1163 |// DAC Underflow ISR
                            13037 ; 1164 |#define HW_IVECDACUF 0x003E           
                            13038 ; 1165 |//                                       equ     $0040           ; Error, nothing vectors 
                                  here
                            13039 ; 1166 |// ADC Full ISR
                            13040 ; 1167 |#define HW_IVECADCF 0x0042           
                            13041 ; 1168 |// ADC Overflow ISR
                            13042 ; 1169 |#define HW_IVECADCOF 0x0044           
                            13043 ; 1170 |//                                       equ     $0046           ; Error, nothing vectors 
                                  here
                            13044 ; 1171 |// TIMER3
                            13045 ; 1172 |#define HW_IVECTIMER3 0x0048           
                            13046 ; 1173 |// GPIO3
                            13047 ; 1174 |#define HW_IVECGPIO3 0x004A           
                            13048 ; 1175 |// SDRAM
                            13049 ; 1176 |#define HW_IVECSDRAM 0x004C           
                            13050 ; 1177 |//                                       equ     $004E           ; Error, nothing vectors 
                                  here
                            13051 ; 1178 |// 5 volt power connected
                            13052 ; 1179 |#define HW_IVECVDD5VCONN 0x0050           
                            13053 ; 1180 |// USB Controller
                            13054 ; 1181 |#define HW_IVECUSBCTLR 0x0052           
                            13055 ; 1182 |// USB Wakeup 
                            13056 ; 1183 |#define HW_IVECUSBWAKEUP 0x0054           
                            13057 ; 1184 |// 5 volt power disconnected
                            13058 ; 1185 |#define HW_IVECVDD5VDISC 0x0056           
                            13059 ; 1186 |// enhanced SPI
                            13060 ; 1187 |#define HW_IVECESPI 0x0058           
                            13061 ; 1188 |// filter coprocessor
                            13062 ; 1189 |#define HW_IVECFILCO 0x005A           
                            13063 ; 1190 |// low res ADC #1
                            13064 ; 1191 |#define HW_IVECLRADC1 0x005C           
                            13065 ; 1192 |// real time clock alarm
                            13066 ; 1193 |#define HW_IVECRTCALARM 0x005E           
                            13067 ; 1194 |// low res ADC #2
                            13068 ; 1195 |#define HW_IVECLRADC2 0x0060           
                            13069 ; 1196 |// flash hardware ECC
                            13070 ; 1197 |#define HW_IVECHWECC 0x0062           
                            13071 ; 1198 |//                                       equ     $0064           ; Error, nothing vectors 
                                  here
                            13072 ; 1199 |// CDSYNC Interrupt
                            13073 ; 1200 |#define HW_IVECCDSYNC 0x0066           
                            13074 ; 1201 |// CDSYNC Exception
                            13075 ; 1202 |#define HW_IVECCDSYNCEX 0x0068           
                            13076 ; 1203 |// RS
                            13077 ; 1204 |#define HW_IVECRS 0x006A           
                            13078 ; 1205 |//                                       equ     $006C           ; Error, nothing vectors 
                                  here
                            13079 ; 1206 |// Flash Done ISR
                            13080 ; 1207 |#define HW_IVECFD 0x006E           
                            13081 ; 1208 |// CompactFlash ISR
                            13082 ; 1209 |#define HW_IVECCF 0x0070           
                            13083 ; 1210 |// SmartMedia Timeout ISR
                            13084 ; 1211 |#define HW_IVECSMTO 0x0072           
                            13085 ; 1212 |// SmartMedia Invalid Programming
                            13086 ; 1213 |#define HW_IVECSMIP 0x0074           
                            13087 ; 1214 |// CompactFlash No Card ISR
                            13088 ; 1215 |#define HW_IVECCFNC 0x0076           
                            13089 ; 1216 |// CompactFlash Status Change ISR
                            13090 ; 1217 |#define HW_IVECCFSC 0x0078           
                            13091 ; 1218 |//                                       equ     $007A           ; Error, nothing vectors 
                                  here
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 217

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13092 ; 1219 |//                                       equ     $007C           ; Error, nothing vectors 
                                  here
                            13093 ; 1220 |// CDI
                            13094 ; 1221 |#define HW_IVECCDI 0x007E           
                            13095 ; 1222 |
                            13096 ; 1223 |/////////////////////////////////////////////////////////////////////////////////
                            13097 ; 1224 |//  Interrupt Vectors
                            13098 ; 1225 |/////////////////////////////////////////////////////////////////////////////////
                            13099 ; 1226 |// macro to allow setting vectors from C. Hex const below is jsr opcode.
                            13100 ; 1227 |#define VECTOR(address,isr) \ 
                            13101 ; 1228 |    (*(volatile int _P *)(address))=0x0BF080; \ 
                            13102 ; 1229 |    (*(volatile int _P *)(address+1))=(isr)
                            13103 ; 1230 |
                            13104 ; 1231 |
                            13105 ; 1232 |/////////////////////////////////////////////////////////////////////////////////
                            13106 ; 1233 |//  Interrupt Priority Register (HW_IPR) Bit Positions
                            13107 ; 1234 |#define HW_IPR_IRQA_BITPOS 0
                            13108 ; 1235 |#define HW_IPR_IRQA_ET_BITPOS 2
                            13109 ; 1236 |#define HW_IPR_IRQB_BITPOS 3
                            13110 ; 1237 |#define HW_IPR_IRQB_ET_BITPOS 5
                            13111 ; 1238 |#define HW_IPR_L0P_BITPOS 10
                            13112 ; 1239 |#define HW_IPR_L1P_BITPOS 12
                            13113 ; 1240 |#define HW_IPR_L2P_BITPOS 14
                            13114 ; 1241 |#define HW_IPR_L3P_BITPOS 16
                            13115 ; 1242 |#define HW_IPR_L4P_BITPOS 18
                            13116 ; 1243 |#define HW_IPR_L5P_BITPOS 20
                            13117 ; 1244 |#define HW_IPR_L6P_BITPOS 22
                            13118 ; 1245 |
                            13119 ; 1246 |// Interrupt Disabled
                            13120 ; 1247 |#define HW_IPR_LP_0_SETMASK 0   
                            13121 ; 1248 |// Interrupt Priority Level 0
                            13122 ; 1249 |#define HW_IPR_LP_1_SETMASK 1   
                            13123 ; 1250 |// Interrupt Priority Level 1
                            13124 ; 1251 |#define HW_IPR_LP_2_SETMASK 2   
                            13125 ; 1252 |// Interrupt Priority Level 2
                            13126 ; 1253 |#define HW_IPR_LP_3_SETMASK 3   
                            13127 ; 1254 |
                            13128 ; 1255 |#define HW_IPR_IRQA_SETMASK 3<<HW_IPR_IRQA_BITPOS
                            13129 ; 1256 |#define HW_IPR_IRQA_ET_SETMASK 1<<HW_IPR_IRQA_ET_BITPOS
                            13130 ; 1257 |#define HW_IPR_IRQB_SETMASK 3<<HW_IPR_IRQB_BITPOS
                            13131 ; 1258 |#define HW_IPR_IRQB_ET_SETMASK 1<<HW_IPR_IRQB_ET_BITPOS
                            13132 ; 1259 |#define HW_IPR_L0P_SETMASK 3<<HW_IPR_L0P_BITPOS
                            13133 ; 1260 |#define HW_IPR_L1P_SETMASK 3<<HW_IPR_L1P_BITPOS
                            13134 ; 1261 |#define HW_IPR_L2P_SETMASK 3<<HW_IPR_L2P_BITPOS
                            13135 ; 1262 |#define HW_IPR_L3P_SETMASK 3<<HW_IPR_L3P_BITPOS
                            13136 ; 1263 |#define HW_IPR_L4P_SETMASK 3<<HW_IPR_L4P_BITPOS
                            13137 ; 1264 |#define HW_IPR_L5P_SETMASK 3<<HW_IPR_L5P_BITPOS
                            13138 ; 1265 |#define HW_IPR_L6P_SETMASK 3<<HW_IPR_L6P_BITPOS
                            13139 ; 1266 |
                            13140 ; 1267 |#define HW_IPR_IRQA_CLRMASK ~(WORD)HW_IPR_IRQA_SETMASK
                            13141 ; 1268 |#define HW_IPR_IRQA_ET_CLRMASK ~(WORD)HW_IPR_IRQA_ET_SETMASK
                            13142 ; 1269 |#define HW_IPR_IRQB_CLRMASK ~(WORD)HW_IPR_IRQB_SETMASK
                            13143 ; 1270 |#define HW_IPR_IRQB_ET_CLRMASK ~(WORD)HW_IPR_IRQB_ET_SETMASK
                            13144 ; 1271 |#define HW_IPR_L0P_CLRMASK ~(WORD)HW_IPR_L0P_SETMASK
                            13145 ; 1272 |#define HW_IPR_L1P_CLRMASK ~(WORD)HW_IPR_L1P_SETMASK
                            13146 ; 1273 |#define HW_IPR_L2P_CLRMASK ~(WORD)HW_IPR_L2P_SETMASK
                            13147 ; 1274 |#define HW_IPR_L3P_CLRMASK ~(WORD)HW_IPR_L3P_SETMASK
                            13148 ; 1275 |#define HW_IPR_L4P_CLRMASK ~(WORD)HW_IPR_L4P_SETMASK
                            13149 ; 1276 |#define HW_IPR_L5P_CLRMASK ~(WORD)HW_IPR_L5P_SETMASK
                            13150 ; 1277 |#define HW_IPR_L6P_CLRMASK ~(WORD)HW_IPR_L6P_SETMASK
                            13151 ; 1278 |
                            13152 ; 1279 |// Interrupt Priority register
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 218

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13153 ; 1280 |typedef union               
                            13154 ; 1281 |{
                            13155 ; 1282 |    struct {
                            13156 ; 1283 |        unsigned int IRQAP  :2; /* IRQ A Priority: 00 disable, 01 10 11 enable  */
                            13157 ; 1284 |        unsigned int IRQAT  :1; /* IRQ A Type: 0 level, 1 negative edge         */
                            13158 ; 1285 |        unsigned int IRQBP  :2; /* IRQ B Priority: 00 disable, 01 10 11 enable  */
                            13159 ; 1286 |        unsigned int IRQBT  :1; /* IRQ B Type: 0 level, 1 negative edge.        */
                            13160 ; 1287 |        int                 :4; /* Reserved */
                            13161 ; 1288 |        unsigned int L0P    :2; /* Interrupt Priority for priority 0 (SAI)      */
                            13162 ; 1289 |        unsigned int L1P    :2; /* Interrupt Priority for priority 1 (IColl)    */
                            13163 ; 1290 |        unsigned int L2P    :2; /* Interrupt Priority for priority 2 (IColl)    */
                            13164 ; 1291 |        unsigned int L3P    :2; /* Interrupt Priority for priority 3 (IColl)    */
                            13165 ; 1292 |        unsigned int L4P    :2; /* Interrupt Priority for priority 4 (I2C)      */
                            13166 ; 1293 |        unsigned int L5P    :2; /* Interrupt Priority for priority 5 (SPI)      */
                            13167 ; 1294 |        unsigned int L6P    :2; /* Interrupt Priority for priority 6 (IColl)    */
                            13168 ; 1295 |    } B;
                            13169 ; 1296 |
                            13170 ; 1297 |    int I;
                            13171 ; 1298 |
                            13172 ; 1299 |} ipr_type;
                            13173 ; 1300 |#define HW_IPR         (*(volatile ipr_type _X*) 0x00FFFF)
                            13174 ; 1301 |
                            13175 ; 1302 |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                            13176 ; 1303 |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                            13177 ; 1304 |// to update the actual files. Only the defines needed to build SDK2.400 were added.
                            13178 ; 1305 |
                            13179 ; 1306 |#define HW_IPR_L1P0_BITPOS 12
                            13180 ; 1307 |#define HW_IPR_L2P0_BITPOS 14
                            13181 ; 1308 |#define HW_IPR_L3P0_BITPOS 16
                            13182 ; 1309 |#define HW_IPR_L6P0_BITPOS 22
                            13183 ; 1310 |
                            13184 ; 1311 |/////////////////////////////////////////////////////////////////////////////////
                            13185 ; 1312 |//  Interrupt Collector Steering 0 Register (HW_ICLSTEER0R) Bit Positions
                            13186 ; 1313 |#define HW_ICLSTEERR_SS_1 0
                            13187 ; 1314 |#define HW_ICLSTEERR_SS_2 1
                            13188 ; 1315 |#define HW_ICLSTEERR_SS_3 2
                            13189 ; 1316 |#define HW_ICLSTEERR_SS_6 3
                            13190 ; 1317 |
                            13191 ; 1318 |#endif
                            13192 ; 1319 |
                            13193 
                            13195 
                            13196 ; 26   |#include "regslradc.h"
                            13197 
                            13199 
                            13200 ; 1    |#if !(defined(regslradcinc))
                            13201 ; 2    |
                            13202 ; 3    |#define regslradcinc 1
                            13203 ; 4    |
                            13204 ; 5    |#include "types.h"
                            13205 
                            13207 
                            13208 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            13209 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            13210 ; 3    |//
                            13211 ; 4    |// Filename: types.h
                            13212 ; 5    |// Description: Standard data types
                            13213 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            13214 ; 7    |
                            13215 ; 8    |#ifndef _TYPES_H
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 219

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13216 ; 9    |#define _TYPES_H
                            13217 ; 10   |
                            13218 ; 11   |// TODO:  move this outta here!
                            13219 ; 12   |#if !defined(NOERROR)
                            13220 ; 13   |#define NOERROR 0
                            13221 ; 14   |#define SUCCESS 0
                            13222 ; 15   |#endif 
                            13223 ; 16   |#if !defined(SUCCESS)
                            13224 ; 17   |#define SUCCESS  0
                            13225 ; 18   |#endif
                            13226 ; 19   |#if !defined(ERROR)
                            13227 ; 20   |#define ERROR   -1
                            13228 ; 21   |#endif
                            13229 ; 22   |#if !defined(FALSE)
                            13230 ; 23   |#define FALSE 0
                            13231 ; 24   |#endif
                            13232 ; 25   |#if !defined(TRUE)
                            13233 ; 26   |#define TRUE  1
                            13234 ; 27   |#endif
                            13235 ; 28   |
                            13236 ; 29   |#if !defined(NULL)
                            13237 ; 30   |#define NULL 0
                            13238 ; 31   |#endif
                            13239 ; 32   |
                            13240 ; 33   |#define MAX_INT     0x7FFFFF
                            13241 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            13242 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            13243 ; 36   |#define MAX_ULONG   (-1) 
                            13244 ; 37   |
                            13245 ; 38   |#define WORD_SIZE   24              // word size in bits
                            13246 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            13247 ; 40   |
                            13248 ; 41   |
                            13249 ; 42   |#define BYTE    unsigned char       // btVarName
                            13250 ; 43   |#define CHAR    signed char         // cVarName
                            13251 ; 44   |#define USHORT  unsigned short      // usVarName
                            13252 ; 45   |#define SHORT   unsigned short      // sVarName
                            13253 ; 46   |#define WORD    unsigned int        // wVarName
                            13254 ; 47   |#define INT     signed int          // iVarName
                            13255 ; 48   |#define DWORD   unsigned long       // dwVarName
                            13256 ; 49   |#define LONG    signed long         // lVarName
                            13257 ; 50   |#define BOOL    unsigned int        // bVarName
                            13258 ; 51   |#define FRACT   _fract              // frVarName
                            13259 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            13260 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            13261 ; 54   |#define FLOAT   float               // fVarName
                            13262 ; 55   |#define DBL     double              // dVarName
                            13263 ; 56   |#define ENUM    enum                // eVarName
                            13264 ; 57   |#define CMX     _complex            // cmxVarName
                            13265 ; 58   |typedef WORD UCS3;                   // 
                            13266 ; 59   |
                            13267 ; 60   |#define UINT16  unsigned short
                            13268 ; 61   |#define UINT8   unsigned char   
                            13269 ; 62   |#define UINT32  unsigned long
                            13270 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            13271 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            13272 ; 65   |#define WCHAR   UINT16
                            13273 ; 66   |
                            13274 ; 67   |//UINT128 is 16 bytes or 6 words
                            13275 ; 68   |typedef struct UINT128_3500 {   
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 220

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13276 ; 69   |    int val[6];     
                            13277 ; 70   |} UINT128_3500;
                            13278 ; 71   |
                            13279 ; 72   |#define UINT128   UINT128_3500
                            13280 ; 73   |
                            13281 ; 74   |// Little endian word packed byte strings:   
                            13282 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            13283 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            13284 ; 77   |// Little endian word packed byte strings:   
                            13285 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            13286 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            13287 ; 80   |
                            13288 ; 81   |// Declare Memory Spaces To Use When Coding
                            13289 ; 82   |// A. Sector Buffers
                            13290 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            13291 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            13292 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            13293 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            13294 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            13295 ; 88   |// B. Media DDI Memory
                            13296 ; 89   |#define MEDIA_DDI_MEM _Y
                            13297 ; 90   |
                            13298 ; 91   |
                            13299 ; 92   |
                            13300 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            13301 ; 94   |// Examples of circular pointers:
                            13302 ; 95   |//    INT CIRC cpiVarName
                            13303 ; 96   |//    DWORD CIRC cpdwVarName
                            13304 ; 97   |
                            13305 ; 98   |#define RETCODE INT                 // rcVarName
                            13306 ; 99   |
                            13307 ; 100  |// generic bitfield structure
                            13308 ; 101  |struct Bitfield {
                            13309 ; 102  |    unsigned int B0  :1;
                            13310 ; 103  |    unsigned int B1  :1;
                            13311 ; 104  |    unsigned int B2  :1;
                            13312 ; 105  |    unsigned int B3  :1;
                            13313 ; 106  |    unsigned int B4  :1;
                            13314 ; 107  |    unsigned int B5  :1;
                            13315 ; 108  |    unsigned int B6  :1;
                            13316 ; 109  |    unsigned int B7  :1;
                            13317 ; 110  |    unsigned int B8  :1;
                            13318 ; 111  |    unsigned int B9  :1;
                            13319 ; 112  |    unsigned int B10 :1;
                            13320 ; 113  |    unsigned int B11 :1;
                            13321 ; 114  |    unsigned int B12 :1;
                            13322 ; 115  |    unsigned int B13 :1;
                            13323 ; 116  |    unsigned int B14 :1;
                            13324 ; 117  |    unsigned int B15 :1;
                            13325 ; 118  |    unsigned int B16 :1;
                            13326 ; 119  |    unsigned int B17 :1;
                            13327 ; 120  |    unsigned int B18 :1;
                            13328 ; 121  |    unsigned int B19 :1;
                            13329 ; 122  |    unsigned int B20 :1;
                            13330 ; 123  |    unsigned int B21 :1;
                            13331 ; 124  |    unsigned int B22 :1;
                            13332 ; 125  |    unsigned int B23 :1;
                            13333 ; 126  |};
                            13334 ; 127  |
                            13335 ; 128  |union BitInt {
                            13336 ; 129  |        struct Bitfield B;
                            13337 ; 130  |        int        I;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 221

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13338 ; 131  |};
                            13339 ; 132  |
                            13340 ; 133  |#define MAX_MSG_LENGTH 10
                            13341 ; 134  |struct CMessage
                            13342 ; 135  |{
                            13343 ; 136  |        unsigned int m_uLength;
                            13344 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            13345 ; 138  |};
                            13346 ; 139  |
                            13347 ; 140  |typedef struct {
                            13348 ; 141  |    WORD m_wLength;
                            13349 ; 142  |    WORD m_wMessage;
                            13350 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            13351 ; 144  |} Message;
                            13352 ; 145  |
                            13353 ; 146  |struct MessageQueueDescriptor
                            13354 ; 147  |{
                            13355 ; 148  |        int *m_pBase;
                            13356 ; 149  |        int m_iModulo;
                            13357 ; 150  |        int m_iSize;
                            13358 ; 151  |        int *m_pHead;
                            13359 ; 152  |        int *m_pTail;
                            13360 ; 153  |};
                            13361 ; 154  |
                            13362 ; 155  |struct ModuleEntry
                            13363 ; 156  |{
                            13364 ; 157  |    int m_iSignaledEventMask;
                            13365 ; 158  |    int m_iWaitEventMask;
                            13366 ; 159  |    int m_iResourceOfCode;
                            13367 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            13368 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            13369 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            13370 ; 163  |    int m_uTimeOutHigh;
                            13371 ; 164  |    int m_uTimeOutLow;
                            13372 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            13373 ; 166  |};
                            13374 ; 167  |
                            13375 ; 168  |union WaitMask{
                            13376 ; 169  |    struct B{
                            13377 ; 170  |        unsigned int m_bNone     :1;
                            13378 ; 171  |        unsigned int m_bMessage  :1;
                            13379 ; 172  |        unsigned int m_bTimer    :1;
                            13380 ; 173  |        unsigned int m_bButton   :1;
                            13381 ; 174  |    } B;
                            13382 ; 175  |    int I;
                            13383 ; 176  |} ;
                            13384 ; 177  |
                            13385 ; 178  |
                            13386 ; 179  |struct Button {
                            13387 ; 180  |        WORD wButtonEvent;
                            13388 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            13389 ; 182  |};
                            13390 ; 183  |
                            13391 ; 184  |struct Message {
                            13392 ; 185  |        WORD wMsgLength;
                            13393 ; 186  |        WORD wMsgCommand;
                            13394 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            13395 ; 188  |};
                            13396 ; 189  |
                            13397 ; 190  |union EventTypes {
                            13398 ; 191  |        struct CMessage msg;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 222

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13399 ; 192  |        struct Button Button ;
                            13400 ; 193  |        struct Message Message;
                            13401 ; 194  |};
                            13402 ; 195  |
                            13403 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            13404 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            13405 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            13406 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            13407 ; 200  |
                            13408 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            13409 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            13410 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            13411 ; 204  |
                            13412 ; 205  |#if DEBUG
                            13413 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            13414 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            13415 ; 208  |#else 
                            13416 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            13417 ; 210  |#define DebugBuildAssert(x)    
                            13418 ; 211  |#endif
                            13419 ; 212  |
                            13420 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            13421 ; 214  |//  #pragma asm
                            13422 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            13423 ; 216  |//  #pragma endasm
                            13424 ; 217  |
                            13425 ; 218  |
                            13426 ; 219  |#ifdef COLOR_262K
                            13427 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            13428 ; 221  |#elif defined(COLOR_65K)
                            13429 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            13430 ; 223  |#else
                            13431 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            13432 ; 225  |#endif
                            13433 ; 226  |    
                            13434 ; 227  |#endif // #ifndef _TYPES_H
                            13435 
                            13437 
                            13438 ; 6    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            13439 ; 7    |
                            13440 ; 8    |//   SYSTEM STMP Registers 
                            13441 ; 9    |//  Last Edited 6.26.2003 M. Henson
                            13442 ; 10   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            13443 ; 11   |
                            13444 ; 12   |#define HW_LRADC_BASEADDR (0xFA20)
                            13445 ; 13   |
                            13446 ; 14   |
                            13447 ; 15   |
                            13448 ; 16   |/////////////////////////////////////////////////////////////////////////////////
                            13449 ; 17   |//  Battery LRADC Control Register (HW_BATT_CTRL) Bit Definitions
                            13450 ; 18   |#define HW_BATT_CTRL_INPUT_OFFSET_WIDTH (7)
                            13451 ; 19   |#define HW_BATT_CTRL_RSVD0_WIDTH (1)
                            13452 ; 20   |#define HW_BATT_CTRL_HALF_CMP_PWR_WIDTH (1)
                            13453 ; 21   |#define HW_BATT_CTRL_INPUT_DIV2_WIDTH (1)
                            13454 ; 22   |#define HW_BATT_CTRL_CLEAR_WIDTH (1)
                            13455 ; 23   |#define HW_BATT_CTRL_PWD_WIDTH (1)
                            13456 ; 24   |#define HW_BATT_CTRL_CLK_DIV_WIDTH (2)
                            13457 ; 25   |#define HW_BATT_CTRL_RSVD1_WIDTH (2)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 223

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13458 ; 26   |#define HW_BATT_CTRL_REF_VAL_WIDTH (2)
                            13459 ; 27   |#define HW_BATT_CTRL_RSVD2_WIDTH (2)
                            13460 ; 28   |#define HW_BATT_CTRL_IRQ_EN_EVENT0_WIDTH (1)
                            13461 ; 29   |#define HW_BATT_CTRL_IRQ_EN_EVENT1_WIDTH (1)
                            13462 ; 30   |#define HW_BATT_CTRL_POLARITY_EVENT0_WIDTH (1)
                            13463 ; 31   |#define HW_BATT_CTRL_POLARITY_EVENT1_WIDTH (1)
                            13464 ; 32   |
                            13465 ; 33   |#define HW_BATT_CTRL_INPUT_OFFSET_BITPOS (0)
                            13466 ; 34   |#define HW_BATT_CTRL_HALF_CMP_PWR_BITPOS (8)
                            13467 ; 35   |#define HW_BATT_CTRL_INPUT_DIV2_BITPOS (9)
                            13468 ; 36   |#define HW_BATT_CTRL_CLEAR_BITPOS (10)
                            13469 ; 37   |#define HW_BATT_CTRL_PWD_BITPOS (11)
                            13470 ; 38   |#define HW_BATT_CTRL_CLK_DIV_BITPOS (12)
                            13471 ; 39   |#define HW_BATT_CTRL_REF_VAL_BITPOS (16)
                            13472 ; 40   |
                            13473 ; 41   |#define HW_BATT_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_BATT_CTRL_INPUT_OFFSET_WIDTH)-1)<<HW_BA
                                  TT_CTRL_INPUT_OFFSET_BITPOS)        
                            13474 ; 42   |#define HW_BATT_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_BATT_CTRL_HALF_CMP_PWR_WIDTH)-1)<<HW_BA
                                  TT_CTRL_HALF_CMP_PWR_BITPOS)        
                            13475 ; 43   |#define HW_BATT_CTRL_INPUT_DIV2_SETMASK (((1<<HW_BATT_CTRL_INPUT_DIV2_WIDTH)-1)<<HW_BATT_C
                                  TRL_INPUT_DIV2_BITPOS) 
                            13476 ; 44   |#define HW_BATT_CTRL_CLEAR_SETMASK (((1<<HW_BATT_CTRL_CLEAR_WIDTH)-1)<<HW_BATT_CTRL_CLEAR_
                                  BITPOS) 
                            13477 ; 45   |#define HW_BATT_CTRL_PWD_SETMASK (((1<<HW_BATT_CTRL_PWD_WIDTH)-1)<<HW_BATT_CTRL_PWD_BITPOS
                                  ) 
                            13478 ; 46   |#define HW_BATT_CTRL_CLK_DIV_SETMASK (((1<<HW_BATT_CTRL_CLK_DIV_WIDTH)-1)<<HW_BATT_CTRL_CL
                                  K_DIV_BITPOS)        
                            13479 ; 47   |#define HW_BATT_CTRL_REF_VAL_SETMASK (((1<<HW_BATT_CTRL_REF_VAL_WIDTH)-1)<<HW_BATT_CTRL_RE
                                  F_VAL_BITPOS)        
                            13480 ; 48   |
                            13481 ; 49   |#define HW_BATT_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_BATT_CTRL_INPUT_OFFSET_SETMASK)     
                            13482 ; 50   |#define HW_BATT_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_BATT_CTRL_HALF_CMP_PWR_SETMASK)     
                            13483 ; 51   |#define HW_BATT_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_BATT_CTRL_INPUT_DIV2_SETMASK) 
                            13484 ; 52   |#define HW_BATT_CTRL_CLEAR_CLRMASK (~(WORD)HW_BATT_CTRL_CLEAR_SETMASK) 
                            13485 ; 53   |#define HW_BATT_CTRL_PWD_CLRMASK (~(WORD)HW_BATT_CTRL_PWD_SETMASK) 
                            13486 ; 54   |#define HW_BATT_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_BATT_CTRL_CLK_DIV_SETMASK)     
                            13487 ; 55   |#define HW_BATT_CTRL_REF_VAL_CLRMASK (~(WORD)HW_BATT_CTRL_REF_VAL_SETMASK)
                            13488 ; 56   |
                            13489 ; 57   |typedef union               
                            13490 ; 58   |{
                            13491 ; 59   |    struct {
                            13492 ; 60   |        unsigned int INPUT_OFFSET                 : HW_BATT_CTRL_INPUT_OFFSET_WIDTH;
                            13493 ; 61   |        unsigned int RSVD0                        : HW_BATT_CTRL_RSVD0_WIDTH;
                            13494 ; 62   |        unsigned int HALF_CMP_PWR                 : HW_BATT_CTRL_HALF_CMP_PWR_WIDTH;
                            13495 ; 63   |        unsigned int INPUT_DIV2                   : HW_BATT_CTRL_INPUT_DIV2_WIDTH;
                            13496 ; 64   |        unsigned int CLEAR                        : HW_BATT_CTRL_CLEAR_WIDTH;
                            13497 ; 65   |        unsigned int PWD                          : HW_BATT_CTRL_PWD_WIDTH;
                            13498 ; 66   |        unsigned int CLK_DIV                      : HW_BATT_CTRL_CLK_DIV_WIDTH;
                            13499 ; 67   |        unsigned int RSVD1                        : HW_BATT_CTRL_RSVD1_WIDTH;
                            13500 ; 68   |        unsigned int REF_VAL                      : HW_BATT_CTRL_REF_VAL_WIDTH;
                            13501 ; 69   |        unsigned int RSVD2                        : HW_BATT_CTRL_RSVD2_WIDTH;
                            13502 ; 70   |                 unsigned int IRQ_EN_EVENT0                               : HW_BATT_CTRL_I
                                  RQ_EN_EVENT0_WIDTH;
                            13503 ; 71   |                 unsigned int IRQ_EN_EVENT1                               : HW_BATT_CTRL_I
                                  RQ_EN_EVENT1_WIDTH;
                            13504 ; 72   |             unsigned int POLARITY_EVENT0              : HW_BATT_CTRL_POLARITY_EVENT0_WIDT
                                  H;
                            13505 ; 73   |                 unsigned int POLARITY_EVENT1              : HW_BATT_CTRL_POLARITY_EVENT1_
                                  WIDTH;
                            13506 ; 74   |    } B;
                            13507 ; 75   |   unsigned int I;
                            13508 ; 76   |        unsigned int U;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 224

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13509 ; 77   |} lradc_ctrl_type;
                            13510 ; 78   |#define HW_BATT_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR))    /* Batt
                                  ery LRADC Control Register */
                            13511 ; 79   |
                            13512 ; 80   |
                            13513 ; 81   |/////////////////////////////////////////////////////////////////////////////////
                            13514 ; 82   |//  Battery LRADC Threshold Register (HW_BATT_THRSH) Bit Definitions
                            13515 ; 83   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH (9)
                            13516 ; 84   |#define HW_BATT_THRSH_RSVD0_WIDTH (3)
                            13517 ; 85   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH (9)
                            13518 ; 86   |#define HW_BATT_THRSH_RSVD1_WIDTH (3)
                            13519 ; 87   |
                            13520 ; 88   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_BITPOS (0)
                            13521 ; 89   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_BITPOS (12)
                            13522 ; 90   |
                            13523 ; 91   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_SETMASK (((1<<HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH)
                                  -1)<<HW_BATT_THRSH_THRESHOLD_EVENT0_BITPOS)        
                            13524 ; 92   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_SETMASK (((1<<HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH)
                                  -1)<<HW_BATT_THRSH_THRESHOLD_EVENT1_BITPOS)        
                            13525 ; 93   |
                            13526 ; 94   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_CLRMASK (~(WORD)HW_BATT_THRSH_THRESHOLD_EVENT0_SETM
                                  ASK)     
                            13527 ; 95   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_CLRMASK (~(WORD)HW_BATT_THRSH_THRESHOLD_EVENT1_SETM
                                  ASK)     
                            13528 ; 96   |
                            13529 ; 97   |
                            13530 ; 98   |typedef union               
                            13531 ; 99   |{
                            13532 ; 100  |    struct {
                            13533 ; 101  |        unsigned int THRESHOLD_EVENT0   : HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH;
                            13534 ; 102  |        unsigned int RSVD0                  : HW_BATT_THRSH_RSVD0_WIDTH;
                            13535 ; 103  |        unsigned int THRESHOLD_EVENT1   : HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH;
                            13536 ; 104  |        unsigned int RSVD1              : HW_BATT_THRSH_RSVD1_WIDTH;
                            13537 ; 105  |    } B;
                            13538 ; 106  |    unsigned int I;
                            13539 ; 107  |} lradc_thrsh_type;
                            13540 ; 108  |#define HW_BATT_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+1))    /* 
                                  Battery LRADC Threshold Register */
                            13541 ; 109  |
                            13542 ; 110  |
                            13543 ; 111  |/////////////////////////////////////////////////////////////////////////////////
                            13544 ; 112  |//  Battery LRADC Result Register (HW_BATT_RESULT) Bit Definitions
                            13545 ; 113  |#define HW_BATT_RESULT_EQ_EVENT1_WIDTH (1)
                            13546 ; 114  |#define HW_BATT_RESULT_EQ_EVENT0_WIDTH (1)
                            13547 ; 115  |#define HW_BATT_RESULT_GT_EVENT1_WIDTH (1)
                            13548 ; 116  |#define HW_BATT_RESULT_GT_EVENT0_WIDTH (1)
                            13549 ; 117  |#define HW_BATT_RESULT_LT_EVENT1_WIDTH (1)
                            13550 ; 118  |#define HW_BATT_RESULT_LT_EVENT0_WIDTH (1)
                            13551 ; 119  |#define HW_BATT_RESULT_RSVD0_WIDTH (2)
                            13552 ; 120  |#define HW_BATT_RESULT_DATA_OUT_WIDTH (9)
                            13553 ; 121  |#define HW_BATT_RESULT_RSVD1_WIDTH (3)
                            13554 ; 122  |#define HW_BATT_RESULT_IRQ_EVENT0_WIDTH (1)
                            13555 ; 123  |#define HW_BATT_RESULT_IRQ_EVENT1_WIDTH (1)
                            13556 ; 124  |#define HW_BATT_RESULT_RSVD2_WIDTH (2)
                            13557 ; 125  |
                            13558 ; 126  |#define HW_BATT_RESULT_EQ_EVENT1_BITPOS (0)
                            13559 ; 127  |#define HW_BATT_RESULT_EQ_EVENT0_BITPOS (1)
                            13560 ; 128  |#define HW_BATT_RESULT_GT_EVENT1_BITPOS (2)
                            13561 ; 129  |#define HW_BATT_RESULT_GT_EVENT0_BITPOS (3)
                            13562 ; 130  |#define HW_BATT_RESULT_LT_EVENT1_BITPOS (4)
                            13563 ; 131  |#define HW_BATT_RESULT_LT_EVENT0_BITPOS (5)
                            13564 ; 132  |#define HW_BATT_RESULT_RSVD0_BITPOS (6)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 225

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13565 ; 133  |#define HW_BATT_RESULT_DATA_OUT_BITPOS (8)
                            13566 ; 134  |#define HW_BATT_RESULT_RSVD1_BITPOS (17)
                            13567 ; 135  |#define HW_BATT_RESULT_IRQ_EVENT0_BITPOS (20)
                            13568 ; 136  |#define HW_BATT_RESULT_IRQ_EVENT1_BITPOS (21)
                            13569 ; 137  |#define HW_BATT_RESULT_RSVD2_BITPOS (22)
                            13570 ; 138  |
                            13571 ; 139  |
                            13572 ; 140  |
                            13573 ; 141  |#define HW_BATT_RESULT_EQ_EVENT1_SETMASK (((1<<HW_BATT_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_BATT
                                  _RESULT_EQ_EVENT1_BITPOS)
                            13574 ; 142  |#define HW_BATT_RESULT_EQ_EVENT0_SETMASK (((1<<HW_BATT_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_BATT
                                  _RESULT_EQ_EVENT0_BITPOS)
                            13575 ; 143  |#define HW_BATT_RESULT_GT_EVENT1_SETMASK (((1<<HW_BATT_RESULT_GT_EVENT1_WIDTH)-1)<<HW_BATT
                                  _RESULT_GT_EVENT1_BITPOS)
                            13576 ; 144  |#define HW_BATT_RESULT_GT_EVENT0_SETMASK (((1<<HW_BATT_RESULT_GT_EVENT0_WIDTH)-1)<<HW_BATT
                                  _RESULT_GT_EVENT0_BITPOS)
                            13577 ; 145  |#define HW_BATT_RESULT_LT_EVENT1_SETMASK (((1<<HW_BATT_RESULT_LT_EVENT1_WIDTH)-1)<<HW_BATT
                                  _RESULT_LT_EVENT1_BITPOS)
                            13578 ; 146  |#define HW_BATT_RESULT_LT_EVENT0_SETMASK (((1<<HW_BATT_RESULT_LT_EVENT0_WIDTH)-1)<<HW_BATT
                                  _RESULT_LT_EVENT0_BITPOS)
                            13579 ; 147  |#define HW_BATT_RESULT_RSVD0_SETMASK (((1<<HW_BATT_RESULT_RSVD0_WIDTH)-1)<<HW_BATT_RESULT_
                                  RSVD0_BITPOS)
                            13580 ; 148  |#define HW_BATT_RESULT_DATA_OUT_SETMASK (((1<<HW_BATT_RESULT_DATA_OUT_WIDTH)-1)<<HW_BATT_R
                                  ESULT_DATA_OUT_BITPOS)
                            13581 ; 149  |#define HW_BATT_RESULT_RSVD1_SETMASK (((1<<HW_BATT_RESULT_RSVD1_WIDTH)-1)<<HW_BATT_RESULT_
                                  RSVD1_BITPOS)
                            13582 ; 150  |#define HW_BATT_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_BATT_RESULT_IRQ_EVENT0_WIDTH)-1)<<HW_BA
                                  TT_RESULT_IRQ_EVENT0_BITPOS)
                            13583 ; 151  |#define HW_BATT_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_BATT_RESULT_IRQ_EVENT1_WIDTH)-1)<<HW_BA
                                  TT_RESULT_IRQ_EVENT1_BITPOS)
                            13584 ; 152  |#define HW_BATT_RESULT_RSVD2_SETMASK (((1<<HW_BATT_RESULT_RSVD2_WIDTH)-1)<<HW_BATT_RESULT_
                                  RSVD2_BITPOS)
                            13585 ; 153  |
                            13586 ; 154  |
                            13587 ; 155  |#define HW_BATT_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_EQ_EVENT1_SETMASK)
                            13588 ; 156  |#define HW_BATT_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_EQ_EVENT0_SETMASK)
                            13589 ; 157  |#define HW_BATT_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_GT_EVENT1_SETMASK)
                            13590 ; 158  |#define HW_BATT_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_GT_EVENT0_SETMASK)
                            13591 ; 159  |#define HW_BATT_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_LT_EVENT1_SETMASK)
                            13592 ; 160  |#define HW_BATT_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_LT_EVENT0_SETMASK)
                            13593 ; 161  |#define HW_BATT_RESULT_RSVD0_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD0_SETMASK)
                            13594 ; 162  |#define HW_BATT_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_BATT_RESULT_DATA_OUT_SETMASK)
                            13595 ; 163  |#define HW_BATT_RESULT_RSVD1_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD1_SETMASK)
                            13596 ; 164  |#define HW_BATT_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_IRQ_EVENT0_SETMASK)
                            13597 ; 165  |#define HW_BATT_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_IRQ_EVENT1_SETMASK)
                            13598 ; 166  |#define HW_BATT_RESULT_RSVD2_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD2_SETMASK)
                            13599 ; 167  |
                            13600 ; 168  |typedef union               
                            13601 ; 169  |{
                            13602 ; 170  |    struct {
                            13603 ; 171  |        unsigned int EQ_EVENT1                  : HW_BATT_RESULT_EQ_EVENT1_WIDTH;
                            13604 ; 172  |        unsigned int EQ_EVENT0                  : HW_BATT_RESULT_EQ_EVENT0_WIDTH;
                            13605 ; 173  |        unsigned int GT_EVENT1                  : HW_BATT_RESULT_GT_EVENT1_WIDTH;
                            13606 ; 174  |        unsigned int GT_EVENT0                  : HW_BATT_RESULT_GT_EVENT0_WIDTH;
                            13607 ; 175  |        unsigned int LT_EVENT1                  : HW_BATT_RESULT_LT_EVENT1_WIDTH;
                            13608 ; 176  |        unsigned int LT_EVENT0                  : HW_BATT_RESULT_LT_EVENT0_WIDTH;
                            13609 ; 177  |        unsigned int RSVD0                     : HW_BATT_RESULT_RSVD0_WIDTH;
                            13610 ; 178  |        unsigned int DATA_OUT                  : HW_BATT_RESULT_DATA_OUT_WIDTH;
                            13611 ; 179  |        unsigned int RSVD1                     : HW_BATT_RESULT_RSVD1_WIDTH;
                            13612 ; 180  |                 unsigned int IRQ_EVENT0                                : HW_BATT_RESULT_I
                                  RQ_EVENT0_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 226

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13613 ; 181  |                 unsigned int IRQ_EVENT1                                : HW_BATT_RESULT_I
                                  RQ_EVENT1_WIDTH;                        
                            13614 ; 182  |                 unsigned int RSVD2                                         : HW_BATT_RESU
                                  LT_RSVD2_WIDTH;
                            13615 ; 183  |    } B;
                            13616 ; 184  |    unsigned int I;
                            13617 ; 185  |} lradc_result_type;
                            13618 ; 186  |#define HW_BATT_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+2))    /
                                  * Battery LRADC Result Register */
                            13619 ; 187  |
                            13620 ; 188  |
                            13621 ; 189  |
                            13622 ; 190  |/////////////////////////////////////////////////////////////////////////////////
                            13623 ; 191  |//  LRADC1 Control Register (HW_LRADC1_CTRL) Bit Definitions
                            13624 ; 192  |#define HW_LRADC1_CTRL_INPUT_OFFSET_WIDTH (7)
                            13625 ; 193  |#define HW_LRADC1_CTRL_RSVD0_WIDTH (1)
                            13626 ; 194  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_WIDTH (1)
                            13627 ; 195  |#define HW_LRADC1_CTRL_INPUT_DIV2_WIDTH (1)
                            13628 ; 196  |#define HW_LRADC1_CTRL_CLEAR_WIDTH (1)
                            13629 ; 197  |#define HW_LRADC1_CTRL_PWD_WIDTH (1)
                            13630 ; 198  |#define HW_LRADC1_CTRL_CLK_DIV_WIDTH (2)
                            13631 ; 199  |#define HW_LRADC1_CTRL_RSVD1_WIDTH (2)
                            13632 ; 200  |#define HW_LRADC1_CTRL_REF_VAL_WIDTH (2)
                            13633 ; 201  |#define HW_LRADC1_CTRL_RSVD2_WIDTH (6)
                            13634 ; 202  |
                            13635 ; 203  |#define HW_LRADC1_CTRL_INPUT_OFFSET_BITPOS (0)
                            13636 ; 204  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_BITPOS (8)
                            13637 ; 205  |#define HW_LRADC1_CTRL_INPUT_DIV2_BITPOS (9)
                            13638 ; 206  |#define HW_LRADC1_CTRL_CLEAR_BITPOS (10)
                            13639 ; 207  |#define HW_LRADC1_CTRL_PWD_BITPOS (11)
                            13640 ; 208  |#define HW_LRADC1_CTRL_CLK_DIV_BITPOS (12)
                            13641 ; 209  |#define HW_LRADC1_CTRL_REF_VAL_BITPOS (16)
                            13642 ; 210  |
                            13643 ; 211  |#define HW_LRADC1_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_LRADC1_CTRL_INPUT_OFFSET_WIDTH)-1)<<H
                                  W_LRADC1_CTRL_INPUT_OFFSET_BITPOS)        
                            13644 ; 212  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_LRADC1_CTRL_HALF_CMP_PWR_WIDTH)-1)<<H
                                  W_LRADC1_CTRL_HALF_CMP_PWR_BITPOS)        
                            13645 ; 213  |#define HW_LRADC1_CTRL_INPUT_DIV2_SETMASK (((1<<HW_LRADC1_CTRL_INPUT_DIV2_WIDTH)-1)<<HW_LR
                                  ADC1_CTRL_INPUT_DIV2_BITPOS) 
                            13646 ; 214  |#define HW_LRADC1_CTRL_CLEAR_SETMASK (((1<<HW_LRADC1_CTRL_CLEAR_WIDTH)-1)<<HW_LRADC1_CTRL_
                                  CLEAR_BITPOS) 
                            13647 ; 215  |#define HW_LRADC1_CTRL_PWD_SETMASK (((1<<HW_LRADC1_CTRL_PWD_WIDTH)-1)<<HW_LRADC1_CTRL_PWD_
                                  BITPOS) 
                            13648 ; 216  |#define HW_LRADC1_CTRL_CLK_DIV_SETMASK (((1<<HW_LRADC1_CTRL_CLK_DIV_WIDTH)-1)<<HW_LRADC1_C
                                  TRL_CLK_DIV_BITPOS)        
                            13649 ; 217  |#define HW_LRADC1_CTRL_REF_VAL_SETMASK (((1<<HW_LRADC1_CTRL_REF_VAL_WIDTH)-1)<<HW_LRADC1_C
                                  TRL_REF_VAL_BITPOS)        
                            13650 ; 218  |
                            13651 ; 219  |#define HW_LRADC1_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_LRADC1_CTRL_INPUT_OFFSET_SETMASK)  
                                     
                            13652 ; 220  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_LRADC1_CTRL_HALF_CMP_PWR_SETMASK)  
                                     
                            13653 ; 221  |#define HW_LRADC1_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_LRADC1_CTRL_INPUT_DIV2_SETMASK) 
                            13654 ; 222  |#define HW_LRADC1_CTRL_CLEAR_CLRMASK (~(WORD)HW_LRADC1_CTRL_CLEAR_SETMASK) 
                            13655 ; 223  |#define HW_LRADC1_CTRL_PWD_CLRMASK (~(WORD)HW_LRADC1_CTRL_PWD_SETMASK) 
                            13656 ; 224  |#define HW_LRADC1_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_LRADC1_CTRL_CLK_DIV_SETMASK)     
                            13657 ; 225  |#define HW_LRADC1_CTRL_REF_VAL_CLRMASK (~(WORD)HW_LRADC1_CTRL_REF_VAL_SETMASK)     
                            13658 ; 226  |
                            13659 ; 227  |#define HW_LRADC1_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR+3))    /* 
                                  LRADC1 Control Register */
                            13660 ; 228  |
                            13661 ; 229  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 227

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13662 ; 230  |
                            13663 ; 231  |/////////////////////////////////////////////////////////////////////////////////
                            13664 ; 232  |//  LRADC1 Threshold Register (HW_LRADC1_THRSH) Bit Definitions
                            13665 ; 233  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_WIDTH (9)
                            13666 ; 234  |#define HW_LRADC1_THRSH_RSVD0_WIDTH (3)
                            13667 ; 235  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_WIDTH (9)
                            13668 ; 236  |#define HW_LRADC1_THRSH_RSVD1_WIDTH (3)
                            13669 ; 237  |
                            13670 ; 238  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_BITPOS (0)
                            13671 ; 239  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_BITPOS (12)
                            13672 ; 240  |
                            13673 ; 241  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_SETMASK (((1<<HW_LRADC1_THRSH_MIN_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC1_THRSH_MIN_THRESHOLD_BITPOS)        
                            13674 ; 242  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_SETMASK (((1<<HW_LRADC1_THRSH_MAX_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC1_THRSH_MAX_THRESHOLD_BITPOS)        
                            13675 ; 243  |
                            13676 ; 244  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_CLRMASK (~(WORD)HW_LRADC1_THRSH_MIN_THRESHOLD_SETMAS
                                  K)     
                            13677 ; 245  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_CLRMASK (~(WORD)HW_LRADC1_THRSH_MAX_THRESHOLD_SETMAS
                                  K)     
                            13678 ; 246  |
                            13679 ; 247  |#define HW_LRADC1_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+4))    /
                                  * LRADC1 Threshold Register */
                            13680 ; 248  |
                            13681 ; 249  |/////////////////////////////////////////////////////////////////////////////////
                            13682 ; 250  |//  LRADC1 Result Register (HW_LRADC1_RESULT) Bit Definitions
                            13683 ; 251  |#define HW_LRADC1_RESULT_EQ_EVENT1_WIDTH (1)
                            13684 ; 252  |#define HW_LRADC1_RESULT_EQ_EVENT0_WIDTH (1)
                            13685 ; 253  |#define HW_LRADC1_RESULT_GT_EVENT1_WIDTH (1)
                            13686 ; 254  |#define HW_LRADC1_RESULT_GT_EVENT0_WIDTH (1)
                            13687 ; 255  |#define HW_LRADC1_RESULT_LT_EVENT1_WIDTH (1)
                            13688 ; 256  |#define HW_LRADC1_RESULT_LT_EVENT0_WIDTH (1)
                            13689 ; 257  |#define HW_LRADC1_RESULT_RSVD0_WIDTH (2)
                            13690 ; 258  |#define HW_LRADC1_RESULT_DATA_OUT_WIDTH (9)
                            13691 ; 259  |#define HW_LRADC1_RESULT_RSVD1_WIDTH (3)
                            13692 ; 260  |#define HW_LRADC1_RESULT_IRQ_EVENT0_WIDTH (1)
                            13693 ; 261  |#define HW_LRADC1_RESULT_IRQ_EVENT1_WIDTH (1)
                            13694 ; 262  |#define HW_LRADC1_RESULT_RSVD2_WIDTH (2)
                            13695 ; 263  |
                            13696 ; 264  |#define HW_LRADC1_RESULT_EQ_EVENT1_BITPOS (0)
                            13697 ; 265  |#define HW_LRADC1_RESULT_EQ_EVENT0_BITPOS (1)
                            13698 ; 266  |#define HW_LRADC1_RESULT_GT_EVENT1_BITPOS (2)
                            13699 ; 267  |#define HW_LRADC1_RESULT_GT_EVENT0_BITPOS (3)
                            13700 ; 268  |#define HW_LRADC1_RESULT_LT_EVENT1_BITPOS (4)
                            13701 ; 269  |#define HW_LRADC1_RESULT_LT_EVENT0_BITPOS (5)
                            13702 ; 270  |#define HW_LRADC1_RESULT_RSVD0_BITPOS (6)
                            13703 ; 271  |#define HW_LRADC1_RESULT_DATA_OUT_BITPOS (8)
                            13704 ; 272  |#define HW_LRADC1_RESULT_RSVD1_BITPOS (17)
                            13705 ; 273  |#define HW_LRADC1_RESULT_IRQ_EVENT0_BITPOS (20)
                            13706 ; 274  |#define HW_LRADC1_RESULT_IRQ_EVENT1_BITPOS (21)
                            13707 ; 275  |#define HW_LRADC1_RESULT_RSVD2_BITPOS (22)
                            13708 ; 276  |
                            13709 ; 277  |#define HW_LRADC1_RESULT_EQ_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_EQ_EVENT1_BITPOS)
                            13710 ; 278  |#define HW_LRADC1_RESULT_EQ_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_EQ_EVENT0_BITPOS)
                            13711 ; 279  |#define HW_LRADC1_RESULT_GT_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_GT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_GT_EVENT1_BITPOS)
                            13712 ; 280  |#define HW_LRADC1_RESULT_GT_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_GT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_GT_EVENT0_BITPOS)
                            13713 ; 281  |#define HW_LRADC1_RESULT_LT_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_LT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_LT_EVENT1_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 228

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13714 ; 282  |#define HW_LRADC1_RESULT_LT_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_LT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_LT_EVENT0_BITPOS)
                            13715 ; 283  |#define HW_LRADC1_RESULT_RSVD0_SETMASK (((1<<HW_LRADC1_RESULT_RSVD0_WIDTH)-1)<<HW_LRADC1_R
                                  ESULT_RSVD0_BITPOS)
                            13716 ; 284  |#define HW_LRADC1_RESULT_DATA_OUT_SETMASK (((1<<HW_LRADC1_RESULT_DATA_OUT_WIDTH)-1)<<HW_LR
                                  ADC1_RESULT_DATA_OUT_BITPOS)
                            13717 ; 285  |#define HW_LRADC1_RESULT_RSVD1_SETMASK (((1<<HW_LRADC1_RESULT_RSVD1_WIDTH)-1)<<HW_LRADC1_R
                                  ESULT_RSVD1_BITPOS)
                            13718 ; 286  |#define HW_LRADC1_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_IRQ_EVENT0_WIDTH)-1)<<H
                                  W_LRADC1_RESULT_IRQ_EVENT0_BITPOS)
                            13719 ; 287  |#define HW_LRADC1_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_IRQ_EVENT1_WIDTH)-1)<<H
                                  W_LRADC1_RESULT_IRQ_EVENT1_BITPOS)
                            13720 ; 288  |#define HW_LRADC1_RESULT_RSVD2_SETMASK (((1<<HW_LRADC1_RESULT_RSVD2_WIDTH)-1)<<HW_LRADC1_R
                                  ESULT_RSVD2_BITPOS)
                            13721 ; 289  |
                            13722 ; 290  |
                            13723 ; 291  |#define HW_LRADC1_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_EQ_EVENT1_SETMASK)
                            13724 ; 292  |#define HW_LRADC1_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_EQ_EVENT0_SETMASK)
                            13725 ; 293  |#define HW_LRADC1_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_GT_EVENT1_SETMASK)
                            13726 ; 294  |#define HW_LRADC1_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_GT_EVENT0_SETMASK)
                            13727 ; 295  |#define HW_LRADC1_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_LT_EVENT1_SETMASK)
                            13728 ; 296  |#define HW_LRADC1_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_LT_EVENT0_SETMASK)
                            13729 ; 297  |#define HW_LRADC1_RESULT_RSVD0_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD0_SETMASK)
                            13730 ; 298  |#define HW_LRADC1_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_LRADC1_RESULT_DATA_OUT_SETMASK)
                            13731 ; 299  |#define HW_LRADC1_RESULT_RSVD1_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD1_SETMASK)
                            13732 ; 300  |#define HW_LRADC1_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_IRQ_EVENT0_SETMASK)
                            13733 ; 301  |#define HW_LRADC1_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_IRQ_EVENT1_SETMASK)
                            13734 ; 302  |#define HW_LRADC1_RESULT_RSVD2_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD2_SETMASK)
                            13735 ; 303  |
                            13736 ; 304  |#define HW_LRADC1_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+5))   
                                   /* LRADC1 Result Register */
                            13737 ; 305  |
                            13738 ; 306  |/////////////////////////////////////////////////////////////////////////////////
                            13739 ; 307  |//  LRADC2_CTRL Control Register (HW_LRADC2_CTRL_CTRL) Bit Definitions
                            13740 ; 308  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_WIDTH (7)
                            13741 ; 309  |#define HW_LRADC2_CTRL_CTRL_RSVD0_WIDTH (1)
                            13742 ; 310  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_WIDTH (1)
                            13743 ; 311  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_WIDTH (1)
                            13744 ; 312  |#define HW_LRADC2_CTRL_CTRL_CLEAR_WIDTH (1)
                            13745 ; 313  |#define HW_LRADC2_CTRL_CTRL_PWD_WIDTH (1)
                            13746 ; 314  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_WIDTH (2)
                            13747 ; 315  |#define HW_LRADC2_CTRL_CTRL_RSVD1_WIDTH (2)
                            13748 ; 316  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_WIDTH (2)
                            13749 ; 317  |#define HW_LRADC2_CTRL_CTRL_RSVD2_WIDTH (6)
                            13750 ; 318  |
                            13751 ; 319  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_BITPOS (0)
                            13752 ; 320  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_BITPOS (8)
                            13753 ; 321  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_BITPOS (9)
                            13754 ; 322  |#define HW_LRADC2_CTRL_CTRL_CLEAR_BITPOS (10)
                            13755 ; 323  |#define HW_LRADC2_CTRL_CTRL_PWD_BITPOS (11)
                            13756 ; 324  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_BITPOS (12)
                            13757 ; 325  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_BITPOS (16)
                            13758 ; 326  |
                            13759 ; 327  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_WI
                                  DTH)-1)<<HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_BITPOS)        
                            13760 ; 328  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_WI
                                  DTH)-1)<<HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_BITPOS)        
                            13761 ; 329  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_INPUT_DIV2_WIDTH)
                                  -1)<<HW_LRADC2_CTRL_CTRL_INPUT_DIV2_BITPOS) 
                            13762 ; 330  |#define HW_LRADC2_CTRL_CTRL_CLEAR_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_CLEAR_WIDTH)-1)<<HW_LR
                                  ADC2_CTRL_CTRL_CLEAR_BITPOS) 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 229

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13763 ; 331  |#define HW_LRADC2_CTRL_CTRL_PWD_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_PWD_WIDTH)-1)<<HW_LRADC2
                                  _CTRL_CTRL_PWD_BITPOS) 
                            13764 ; 332  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_CLK_DIV_WIDTH)-1)<<H
                                  W_LRADC2_CTRL_CTRL_CLK_DIV_BITPOS)        
                            13765 ; 333  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_REF_VAL_WIDTH)-1)<<H
                                  W_LRADC2_CTRL_CTRL_REF_VAL_BITPOS)        
                            13766 ; 334  |
                            13767 ; 335  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_
                                  SETMASK)     
                            13768 ; 336  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_
                                  SETMASK)     
                            13769 ; 337  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_INPUT_DIV2_SETM
                                  ASK) 
                            13770 ; 338  |#define HW_LRADC2_CTRL_CTRL_CLEAR_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_CLEAR_SETMASK) 
                            13771 ; 339  |#define HW_LRADC2_CTRL_CTRL_PWD_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_PWD_SETMASK) 
                            13772 ; 340  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_CLK_DIV_SETMASK)  
                                     
                            13773 ; 341  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_REF_VAL_SETMASK)  
                                     
                            13774 ; 342  |
                            13775 ; 343  |
                            13776 ; 344  |#define HW_LRADC2_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR+6))    /* 
                                  LRADC2_CTRL Control Register */
                            13777 ; 345  |
                            13778 ; 346  |
                            13779 ; 347  |
                            13780 ; 348  |/////////////////////////////////////////////////////////////////////////////////
                            13781 ; 349  |//  LRADC2 Threshold Register (HW_LRADC2_THRSH) Bit Definitions
                            13782 ; 350  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_WIDTH (9)
                            13783 ; 351  |#define HW_LRADC2_THRSH_RSVD0_WIDTH (3)
                            13784 ; 352  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_WIDTH (9)
                            13785 ; 353  |#define HW_LRADC2_THRSH_RSVD1_WIDTH (3)
                            13786 ; 354  |
                            13787 ; 355  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_BITPOS (0)
                            13788 ; 356  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_BITPOS (12)
                            13789 ; 357  |
                            13790 ; 358  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_SETMASK (((1<<HW_LRADC2_THRSH_MIN_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC2_THRSH_MIN_THRESHOLD_BITPOS)        
                            13791 ; 359  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_SETMASK (((1<<HW_LRADC2_THRSH_MAX_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC2_THRSH_MAX_THRESHOLD_BITPOS)        
                            13792 ; 360  |
                            13793 ; 361  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_CLRMASK (~(WORD)HW_LRADC2_THRSH_MIN_THRESHOLD_SETMAS
                                  K)     
                            13794 ; 362  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_CLRMASK (~(WORD)HW_LRADC2_THRSH_MAX_THRESHOLD_SETMAS
                                  K)     
                            13795 ; 363  |
                            13796 ; 364  |#define HW_LRADC2_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+7))    /
                                  * LRADC2 Threshold Register */
                            13797 ; 365  |
                            13798 ; 366  |
                            13799 ; 367  |
                            13800 ; 368  |/////////////////////////////////////////////////////////////////////////////////
                            13801 ; 369  |//  LRADC2 Result Register (HW_LRADC2_RESULT) Bit Definitions
                            13802 ; 370  |#define HW_LRADC2_RESULT_EQ_EVENT1_WIDTH (1)
                            13803 ; 371  |#define HW_LRADC2_RESULT_EQ_EVENT0_WIDTH (1)
                            13804 ; 372  |#define HW_LRADC2_RESULT_GT_EVENT1_WIDTH (1)
                            13805 ; 373  |#define HW_LRADC2_RESULT_GT_EVENT0_WIDTH (1)
                            13806 ; 374  |#define HW_LRADC2_RESULT_LT_EVENT1_WIDTH (1)
                            13807 ; 375  |#define HW_LRADC2_RESULT_LT_EVENT0_WIDTH (1)
                            13808 ; 376  |#define HW_LRADC2_RESULT_RSVD0_WIDTH (2)
                            13809 ; 377  |#define HW_LRADC2_RESULT_DATA_OUT_WIDTH (9)
                            13810 ; 378  |#define HW_LRADC2_RESULT_RSVD1_WIDTH (3)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 230

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13811 ; 379  |#define HW_LRADC2_RESULT_IRQ_EVENT0_WIDTH (1)
                            13812 ; 380  |#define HW_LRADC2_RESULT_IRQ_EVENT1_WIDTH (1)
                            13813 ; 381  |#define HW_LRADC2_RESULT_RSVD2_WIDTH (2)
                            13814 ; 382  |
                            13815 ; 383  |#define HW_LRADC2_RESULT_EQ_EVENT1_BITPOS (0)
                            13816 ; 384  |#define HW_LRADC2_RESULT_EQ_EVENT0_BITPOS (1)
                            13817 ; 385  |#define HW_LRADC2_RESULT_GT_EVENT1_BITPOS (2)
                            13818 ; 386  |#define HW_LRADC2_RESULT_GT_EVENT0_BITPOS (3)
                            13819 ; 387  |#define HW_LRADC2_RESULT_LT_EVENT1_BITPOS (4)
                            13820 ; 388  |#define HW_LRADC2_RESULT_LT_EVENT0_BITPOS (5)
                            13821 ; 389  |#define HW_LRADC2_RESULT_RSVD0_BITPOS (6)
                            13822 ; 390  |#define HW_LRADC2_RESULT_DATA_OUT_BITPOS (8)
                            13823 ; 391  |#define HW_LRADC2_RESULT_RSVD1_BITPOS (17)
                            13824 ; 392  |#define HW_LRADC2_RESULT_IRQ_EVENT0_BITPOS (20)
                            13825 ; 393  |#define HW_LRADC2_RESULT_IRQ_EVENT1_BITPOS (21)
                            13826 ; 394  |#define HW_LRADC2_RESULT_RSVD2_BITPOS (22)
                            13827 ; 395  |
                            13828 ; 396  |#define HW_LRADC2_RESULT_EQ_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_EQ_EVENT1_BITPOS)
                            13829 ; 397  |#define HW_LRADC2_RESULT_EQ_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_EQ_EVENT0_BITPOS)
                            13830 ; 398  |#define HW_LRADC2_RESULT_GT_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_GT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_GT_EVENT1_BITPOS)
                            13831 ; 399  |#define HW_LRADC2_RESULT_GT_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_GT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_GT_EVENT0_BITPOS)
                            13832 ; 400  |#define HW_LRADC2_RESULT_LT_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_LT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_LT_EVENT1_BITPOS)
                            13833 ; 401  |#define HW_LRADC2_RESULT_LT_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_LT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_LT_EVENT0_BITPOS)
                            13834 ; 402  |#define HW_LRADC2_RESULT_RSVD0_SETMASK (((1<<HW_LRADC2_RESULT_RSVD0_WIDTH)-1)<<HW_LRADC2_R
                                  ESULT_RSVD0_BITPOS)
                            13835 ; 403  |#define HW_LRADC2_RESULT_DATA_OUT_SETMASK (((1<<HW_LRADC2_RESULT_DATA_OUT_WIDTH)-1)<<HW_LR
                                  ADC2_RESULT_DATA_OUT_BITPOS)
                            13836 ; 404  |#define HW_LRADC2_RESULT_RSVD1_SETMASK (((1<<HW_LRADC2_RESULT_RSVD1_WIDTH)-1)<<HW_LRADC2_R
                                  ESULT_RSVD1_BITPOS)
                            13837 ; 405  |#define HW_LRADC2_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_IRQ_EVENT0_WIDTH)-1)<<H
                                  W_LRADC2_RESULT_IRQ_EVENT0_BITPOS)
                            13838 ; 406  |#define HW_LRADC2_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_IRQ_EVENT1_WIDTH)-1)<<H
                                  W_LRADC2_RESULT_IRQ_EVENT1_BITPOS)
                            13839 ; 407  |#define HW_LRADC2_RESULT_RSVD2_SETMASK (((1<<HW_LRADC2_RESULT_RSVD2_WIDTH)-1)<<HW_LRADC2_R
                                  ESULT_RSVD2_BITPOS)
                            13840 ; 408  |
                            13841 ; 409  |#define HW_LRADC2_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_EQ_EVENT1_SETMASK)
                            13842 ; 410  |#define HW_LRADC2_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_EQ_EVENT0_SETMASK)
                            13843 ; 411  |#define HW_LRADC2_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_GT_EVENT1_SETMASK)
                            13844 ; 412  |#define HW_LRADC2_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_GT_EVENT0_SETMASK)
                            13845 ; 413  |#define HW_LRADC2_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_LT_EVENT1_SETMASK)
                            13846 ; 414  |#define HW_LRADC2_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_LT_EVENT0_SETMASK)
                            13847 ; 415  |#define HW_LRADC2_RESULT_RSVD0_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD0_SETMASK)
                            13848 ; 416  |#define HW_LRADC2_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_LRADC2_RESULT_DATA_OUT_SETMASK)
                            13849 ; 417  |#define HW_LRADC2_RESULT_RSVD1_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD1_SETMASK)
                            13850 ; 418  |#define HW_LRADC2_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_IRQ_EVENT0_SETMASK)
                            13851 ; 419  |#define HW_LRADC2_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_IRQ_EVENT1_SETMASK)
                            13852 ; 420  |#define HW_LRADC2_RESULT_RSVD2_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD2_SETMASK)
                            13853 ; 421  |
                            13854 ; 422  |#define HW_LRADC2_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+8))   
                                   /* LRADC2 Result Register */
                            13855 ; 423  |#define HW_LRADC_REF_0_SETMASK                  0x0<<HW_BATT_CTRL_REF_VAL_BITPOS
                            13856 ; 424  |#define HW_LRADC_REF_1_SETMASK                  0x1<<HW_BATT_CTRL_REF_VAL_BITPOS
                            13857 ; 425  |#define HW_LRADC_REF_2_SETMASK                  0x2<<HW_BATT_CTRL_REF_VAL_BITPOS
                            13858 ; 426  |#define HW_LRADC_REF_3_SETMASK                  0x3<<HW_BATT_CTRL_REF_VAL_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 231

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13859 ; 427  |#define HW_LRADC_REF_4_SETMASK                  HW_LRADC_REF_0_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                            13860 ; 428  |#define HW_LRADC_REF_5_SETMASK                  HW_LRADC_REF_1_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                            13861 ; 429  |#define HW_LRADC_REF_6_SETMASK                  HW_LRADC_REF_2_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                            13862 ; 430  |#define HW_LRADC_REF_7_SETMASK                  HW_LRADC_REF_3_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                            13863 ; 431  |#define HW_LRADC_RES_REF_0                              80
                            13864 ; 432  |#define HW_LRADC_RES_REF_1                              77
                            13865 ; 433  |#define HW_LRADC_RES_REF_2                              100
                            13866 ; 434  |#define HW_LRADC_RES_REF_3                              129
                            13867 ; 435  |#define HW_LRADC_RES_REF_4                              160
                            13868 ; 436  |#define HW_LRADC_RES_REF_5                              154
                            13869 ; 437  |#define HW_LRADC_RES_REF_6                              200
                            13870 ; 438  |#define HW_LRADC_RES_REF_7                              258
                            13871 ; 439  |#define LRADC_HALF_POWER_SETMASK                HW_BATT_CTRL_HALF_CMP_PWR_SETMASK         
                                   
                            13872 ; 440  |// Translate the generic API enumerations into more meaningful labels for the implementati
                                  on
                            13873 ; 441  |#define REF_2700MV                      HW_LRADC_REF_0_SETMASK
                            13874 ; 442  |#define REF_2600MV              HW_LRADC_REF_1_SETMASK
                            13875 ; 443  |#define REF_2560MV              HW_LRADC_REF_2_SETMASK
                            13876 ; 444  |#define REF_VDDIO               HW_LRADC_REF_3_SETMASK
                            13877 ; 445  |#define REF_5400MV              HW_LRADC_REF_4_SETMASK
                            13878 ; 446  |#define REF_5200MV              HW_LRADC_REF_5_SETMASK
                            13879 ; 447  |#define REF_5120MV              HW_LRADC_REF_6_SETMASK
                            13880 ; 448  |#define REF_VDDIOx2             HW_LRADC_REF_7_SETMASK
                            13881 ; 449  |#define RES_REF_2700MV  HW_LRADC_RES_REF_0
                            13882 ; 450  |#define RES_REF_2600MV  HW_LRADC_RES_REF_1
                            13883 ; 451  |#define RES_REF_2560MV  HW_LRADC_RES_REF_2
                            13884 ; 452  |#define RES_REF_VDDIO   HW_LRADC_RES_REF_3
                            13885 ; 453  |#define RES_REF_5400MV  HW_LRADC_RES_REF_4
                            13886 ; 454  |#define RES_REF_5200MV  HW_LRADC_RES_REF_5
                            13887 ; 455  |#define RES_REF_5120MV  HW_LRADC_RES_REF_6
                            13888 ; 456  |#define RES_REF_VDDIOx2         HW_LRADC_RES_REF_7
                            13889 ; 457  |
                            13890 ; 458  |//Needed by button.asm
                            13891 ; 459  |#define LOW_RES_ADC_BATT_READ_MASK 0x01FF00
                            13892 ; 460  |#define LOW_RES_ADC_AUX_READ_MASK 0x01FF00
                            13893 ; 461  |#define LOW_RES_ADC_AUX2_READ_MASK 0x01FF00
                            13894 ; 462  |
                            13895 ; 463  |#define HW_LRADC_CTRL_AUXADC_SETMASK 3<<HW_BATT_CTRL_REF_VAL_BITPOS
                            13896 ; 464  |
                            13897 ; 465  |#endif
                            13898 ; 466  |
                            13899 ; 467  |
                            13900 
                            13902 
                            13903 ; 27   |#include "regspwm.h"
                            13904 
                            13906 
                            13907 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            13908 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2001
                            13909 ; 3    |// Filename: regspwm.inc
                            13910 ; 4    |// Description: Register definitions for PWM interface
                            13911 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            13912 ; 6    |// The following naming conventions are followed in this file.
                            13913 ; 7    |// All registers are named using the format...
                            13914 ; 8    |//     HW_<module>_<regname>
                            13915 ; 9    |// where <module> is the module name which can be any of the following...
                            13916 ; 10   |//     USB20
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 232

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13917 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            13918 ; 12   |// module name includes a number starting from 0 for the first instance of
                            13919 ; 13   |// that module)
                            13920 ; 14   |// <regname> is the specific register within that module
                            13921 ; 15   |// We also define the following...
                            13922 ; 16   |//     HW_<module>_<regname>_BITPOS
                            13923 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            13924 ; 18   |//     HW_<module>_<regname>_SETMASK
                            13925 ; 19   |// which does something else, and
                            13926 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            13927 ; 21   |// which does something else.
                            13928 ; 22   |// Other rules
                            13929 ; 23   |//     All caps
                            13930 ; 24   |//     Numeric identifiers start at 0
                            13931 ; 25   |#if !(defined(regspwminc))
                            13932 ; 26   |#define regspwminc 1
                            13933 ; 27   |
                            13934 ; 28   |#include "types.h"
                            13935 
                            13937 
                            13938 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            13939 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            13940 ; 3    |//
                            13941 ; 4    |// Filename: types.h
                            13942 ; 5    |// Description: Standard data types
                            13943 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            13944 ; 7    |
                            13945 ; 8    |#ifndef _TYPES_H
                            13946 ; 9    |#define _TYPES_H
                            13947 ; 10   |
                            13948 ; 11   |// TODO:  move this outta here!
                            13949 ; 12   |#if !defined(NOERROR)
                            13950 ; 13   |#define NOERROR 0
                            13951 ; 14   |#define SUCCESS 0
                            13952 ; 15   |#endif 
                            13953 ; 16   |#if !defined(SUCCESS)
                            13954 ; 17   |#define SUCCESS  0
                            13955 ; 18   |#endif
                            13956 ; 19   |#if !defined(ERROR)
                            13957 ; 20   |#define ERROR   -1
                            13958 ; 21   |#endif
                            13959 ; 22   |#if !defined(FALSE)
                            13960 ; 23   |#define FALSE 0
                            13961 ; 24   |#endif
                            13962 ; 25   |#if !defined(TRUE)
                            13963 ; 26   |#define TRUE  1
                            13964 ; 27   |#endif
                            13965 ; 28   |
                            13966 ; 29   |#if !defined(NULL)
                            13967 ; 30   |#define NULL 0
                            13968 ; 31   |#endif
                            13969 ; 32   |
                            13970 ; 33   |#define MAX_INT     0x7FFFFF
                            13971 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            13972 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            13973 ; 36   |#define MAX_ULONG   (-1) 
                            13974 ; 37   |
                            13975 ; 38   |#define WORD_SIZE   24              // word size in bits
                            13976 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            13977 ; 40   |
                            13978 ; 41   |
                            13979 ; 42   |#define BYTE    unsigned char       // btVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 233

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13980 ; 43   |#define CHAR    signed char         // cVarName
                            13981 ; 44   |#define USHORT  unsigned short      // usVarName
                            13982 ; 45   |#define SHORT   unsigned short      // sVarName
                            13983 ; 46   |#define WORD    unsigned int        // wVarName
                            13984 ; 47   |#define INT     signed int          // iVarName
                            13985 ; 48   |#define DWORD   unsigned long       // dwVarName
                            13986 ; 49   |#define LONG    signed long         // lVarName
                            13987 ; 50   |#define BOOL    unsigned int        // bVarName
                            13988 ; 51   |#define FRACT   _fract              // frVarName
                            13989 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            13990 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            13991 ; 54   |#define FLOAT   float               // fVarName
                            13992 ; 55   |#define DBL     double              // dVarName
                            13993 ; 56   |#define ENUM    enum                // eVarName
                            13994 ; 57   |#define CMX     _complex            // cmxVarName
                            13995 ; 58   |typedef WORD UCS3;                   // 
                            13996 ; 59   |
                            13997 ; 60   |#define UINT16  unsigned short
                            13998 ; 61   |#define UINT8   unsigned char   
                            13999 ; 62   |#define UINT32  unsigned long
                            14000 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            14001 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            14002 ; 65   |#define WCHAR   UINT16
                            14003 ; 66   |
                            14004 ; 67   |//UINT128 is 16 bytes or 6 words
                            14005 ; 68   |typedef struct UINT128_3500 {   
                            14006 ; 69   |    int val[6];     
                            14007 ; 70   |} UINT128_3500;
                            14008 ; 71   |
                            14009 ; 72   |#define UINT128   UINT128_3500
                            14010 ; 73   |
                            14011 ; 74   |// Little endian word packed byte strings:   
                            14012 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            14013 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            14014 ; 77   |// Little endian word packed byte strings:   
                            14015 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            14016 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            14017 ; 80   |
                            14018 ; 81   |// Declare Memory Spaces To Use When Coding
                            14019 ; 82   |// A. Sector Buffers
                            14020 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            14021 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            14022 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            14023 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            14024 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            14025 ; 88   |// B. Media DDI Memory
                            14026 ; 89   |#define MEDIA_DDI_MEM _Y
                            14027 ; 90   |
                            14028 ; 91   |
                            14029 ; 92   |
                            14030 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            14031 ; 94   |// Examples of circular pointers:
                            14032 ; 95   |//    INT CIRC cpiVarName
                            14033 ; 96   |//    DWORD CIRC cpdwVarName
                            14034 ; 97   |
                            14035 ; 98   |#define RETCODE INT                 // rcVarName
                            14036 ; 99   |
                            14037 ; 100  |// generic bitfield structure
                            14038 ; 101  |struct Bitfield {
                            14039 ; 102  |    unsigned int B0  :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 234

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14040 ; 103  |    unsigned int B1  :1;
                            14041 ; 104  |    unsigned int B2  :1;
                            14042 ; 105  |    unsigned int B3  :1;
                            14043 ; 106  |    unsigned int B4  :1;
                            14044 ; 107  |    unsigned int B5  :1;
                            14045 ; 108  |    unsigned int B6  :1;
                            14046 ; 109  |    unsigned int B7  :1;
                            14047 ; 110  |    unsigned int B8  :1;
                            14048 ; 111  |    unsigned int B9  :1;
                            14049 ; 112  |    unsigned int B10 :1;
                            14050 ; 113  |    unsigned int B11 :1;
                            14051 ; 114  |    unsigned int B12 :1;
                            14052 ; 115  |    unsigned int B13 :1;
                            14053 ; 116  |    unsigned int B14 :1;
                            14054 ; 117  |    unsigned int B15 :1;
                            14055 ; 118  |    unsigned int B16 :1;
                            14056 ; 119  |    unsigned int B17 :1;
                            14057 ; 120  |    unsigned int B18 :1;
                            14058 ; 121  |    unsigned int B19 :1;
                            14059 ; 122  |    unsigned int B20 :1;
                            14060 ; 123  |    unsigned int B21 :1;
                            14061 ; 124  |    unsigned int B22 :1;
                            14062 ; 125  |    unsigned int B23 :1;
                            14063 ; 126  |};
                            14064 ; 127  |
                            14065 ; 128  |union BitInt {
                            14066 ; 129  |        struct Bitfield B;
                            14067 ; 130  |        int        I;
                            14068 ; 131  |};
                            14069 ; 132  |
                            14070 ; 133  |#define MAX_MSG_LENGTH 10
                            14071 ; 134  |struct CMessage
                            14072 ; 135  |{
                            14073 ; 136  |        unsigned int m_uLength;
                            14074 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            14075 ; 138  |};
                            14076 ; 139  |
                            14077 ; 140  |typedef struct {
                            14078 ; 141  |    WORD m_wLength;
                            14079 ; 142  |    WORD m_wMessage;
                            14080 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            14081 ; 144  |} Message;
                            14082 ; 145  |
                            14083 ; 146  |struct MessageQueueDescriptor
                            14084 ; 147  |{
                            14085 ; 148  |        int *m_pBase;
                            14086 ; 149  |        int m_iModulo;
                            14087 ; 150  |        int m_iSize;
                            14088 ; 151  |        int *m_pHead;
                            14089 ; 152  |        int *m_pTail;
                            14090 ; 153  |};
                            14091 ; 154  |
                            14092 ; 155  |struct ModuleEntry
                            14093 ; 156  |{
                            14094 ; 157  |    int m_iSignaledEventMask;
                            14095 ; 158  |    int m_iWaitEventMask;
                            14096 ; 159  |    int m_iResourceOfCode;
                            14097 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            14098 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            14099 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            14100 ; 163  |    int m_uTimeOutHigh;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 235

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14101 ; 164  |    int m_uTimeOutLow;
                            14102 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            14103 ; 166  |};
                            14104 ; 167  |
                            14105 ; 168  |union WaitMask{
                            14106 ; 169  |    struct B{
                            14107 ; 170  |        unsigned int m_bNone     :1;
                            14108 ; 171  |        unsigned int m_bMessage  :1;
                            14109 ; 172  |        unsigned int m_bTimer    :1;
                            14110 ; 173  |        unsigned int m_bButton   :1;
                            14111 ; 174  |    } B;
                            14112 ; 175  |    int I;
                            14113 ; 176  |} ;
                            14114 ; 177  |
                            14115 ; 178  |
                            14116 ; 179  |struct Button {
                            14117 ; 180  |        WORD wButtonEvent;
                            14118 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            14119 ; 182  |};
                            14120 ; 183  |
                            14121 ; 184  |struct Message {
                            14122 ; 185  |        WORD wMsgLength;
                            14123 ; 186  |        WORD wMsgCommand;
                            14124 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            14125 ; 188  |};
                            14126 ; 189  |
                            14127 ; 190  |union EventTypes {
                            14128 ; 191  |        struct CMessage msg;
                            14129 ; 192  |        struct Button Button ;
                            14130 ; 193  |        struct Message Message;
                            14131 ; 194  |};
                            14132 ; 195  |
                            14133 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            14134 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            14135 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            14136 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            14137 ; 200  |
                            14138 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            14139 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            14140 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            14141 ; 204  |
                            14142 ; 205  |#if DEBUG
                            14143 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            14144 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            14145 ; 208  |#else 
                            14146 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            14147 ; 210  |#define DebugBuildAssert(x)    
                            14148 ; 211  |#endif
                            14149 ; 212  |
                            14150 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            14151 ; 214  |//  #pragma asm
                            14152 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            14153 ; 216  |//  #pragma endasm
                            14154 ; 217  |
                            14155 ; 218  |
                            14156 ; 219  |#ifdef COLOR_262K
                            14157 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            14158 ; 221  |#elif defined(COLOR_65K)
                            14159 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 236

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14160 ; 223  |#else
                            14161 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            14162 ; 225  |#endif
                            14163 ; 226  |    
                            14164 ; 227  |#endif // #ifndef _TYPES_H
                            14165 
                            14167 
                            14168 ; 29   |
                            14169 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            14170 ; 31   |//   Pulse Width Modulator STMP Registers 
                            14171 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            14172 ; 33   |#define HW_PWM_BASEADDR (0xFA31)
                            14173 ; 34   |
                            14174 ; 35   |
                            14175 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            14176 ; 37   |//  PWM CSR register (HW_PWM_CSR) Bit Definitions
                            14177 ; 38   |#define HW_PWM_CSR_PWM0_EN_BITPOS (0)
                            14178 ; 39   |#define HW_PWM_CSR_PWM1_EN_BITPOS (1) 
                            14179 ; 40   |#define HW_PWM_CSR_PWM2_EN_BITPOS (2)
                            14180 ; 41   |#define HW_PWM_CSR_PWM3_EN_BITPOS (3)
                            14181 ; 42   |#define HW_PWM_CSR_CDIV_BITPOS (8)
                            14182 ; 43   |#define HW_PWM_CSR_MSTR_EN_BITPOS (23)
                            14183 ; 44   |
                            14184 ; 45   |#define HW_PWM_CSR_PWM0_EN_WIDTH (1)
                            14185 ; 46   |#define HW_PWM_CSR_PWM1_EN_WIDTH (1) 
                            14186 ; 47   |#define HW_PWM_CSR_PWM2_EN_WIDTH (1)
                            14187 ; 48   |#define HW_PWM_CSR_PWM3_EN_WIDTH (1)
                            14188 ; 49   |#define HW_PWM_CSR_CDIV_WIDTH (2)
                            14189 ; 50   |#define HW_PWM_CSR_MSTR_EN_WIDTH (1)
                            14190 ; 51   |
                            14191 ; 52   |#define HW_PWM_CSR_PWM0_EN_SETMASK (((1<<HW_PWM_CSR_PWM0_EN_WIDTH)-1)<<HW_PWM_CSR_PWM0_EN_
                                  BITPOS)
                            14192 ; 53   |#define HW_PWM_CSR_PWM1_EN_SETMASK (((1<<HW_PWM_CSR_PWM1_EN_WIDTH)-1)<<HW_PWM_CSR_PWM1_EN_
                                  BITPOS)
                            14193 ; 54   |#define HW_PWM_CSR_PWM2_EN_SETMASK (((1<<HW_PWM_CSR_PWM2_EN_WIDTH)-1)<<HW_PWM_CSR_PWM2_EN_
                                  BITPOS)
                            14194 ; 55   |#define HW_PWM_CSR_PWM3_EN_SETMASK (((1<<HW_PWM_CSR_PWM3_EN_WIDTH)-1)<<HW_PWM_CSR_PWM3_EN_
                                  BITPOS)
                            14195 ; 56   |#define HW_PWM_CSR_CDIV_SETMASK (((1<<HW_PWM_CSR_CDIV_WIDTH)-1)<<HW_PWM_CSR_CDIV_BITPOS)
                            14196 ; 57   |#define HW_PWM_CSR_MSTR_EN_SETMASK (((1<<HW_PWM_CSR_MSTR_EN_WIDTH)-1)<<HW_PWM_CSR_MSTR_EN_
                                  BITPOS)
                            14197 ; 58   |
                            14198 ; 59   |#define HW_PWM_CSR_PWM0_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM0_EN_SETMASK)
                            14199 ; 60   |#define HW_PWM_CSR_PWM1_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM1_EN_SETMASK)
                            14200 ; 61   |#define HW_PWM_CSR_PWM2_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM2_EN_SETMASK)
                            14201 ; 62   |#define HW_PWM_CSR_PWM3_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM3_EN_SETMASK)
                            14202 ; 63   |#define HW_PWM_CSR_CDIV_CLRMASK (~(WORD)HW_PWM_CSR_CDIV_SETMASK)   
                            14203 ; 64   |#define HW_PWM_CSR_MSTR_EN_CLRMASK (~(WORD)HW_PWM_CSR_MSTR_EN_SETMASK)
                            14204 ; 65   |
                            14205 ; 66   |typedef union               
                            14206 ; 67   |{
                            14207 ; 68   |    struct {
                            14208 ; 69   |        int PWM0_EN                    :1;
                            14209 ; 70   |        int PWM1_EN                    :1;
                            14210 ; 71   |        int PWM2_EN                    :1;
                            14211 ; 72   |        int PWM3_EN                    :1;
                            14212 ; 73   |        int RSVD0                      :4;
                            14213 ; 74   |        int CDIV                       :2;
                            14214 ; 75   |        int RSVD1                      :13;
                            14215 ; 76   |        int MSTR_EN                    :1;
                            14216 ; 77   |    } B;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 237

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14217 ; 78   |    int I;
                            14218 ; 79   |} pwmcsr_type;
                            14219 ; 80   |#define HW_PWM_CSR        (*(volatile pwmcsr_type _X*) (HW_PWM_BASEADDR))  /* PWM Control 
                                  Status Register */
                            14220 ; 81   |
                            14221 ; 82   |/////////////////////////////////////////////////////////////////////////////////
                            14222 ; 83   |//  PWM CHANNEL 0 A  (HW_PWM_CH0AR) Bit Definitions
                            14223 ; 84   |#define HW_PWM_CH0AR_ACTIVE_BITPOS (0)
                            14224 ; 85   |#define HW_PWM_CH0AR_INACTIVE_BITPOS (12)
                            14225 ; 86   |
                            14226 ; 87   |#define HW_PWM_CH0AR_ACTIVE_WIDTH (12)
                            14227 ; 88   |#define HW_PWM_CH0AR_INACTIVE_WIDTH (12)
                            14228 ; 89   |
                            14229 ; 90   |#define HW_PWM_CH0AR_ACTIVE_SETMASK (((1<<HW_PWM_CH0AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH0AR_ACTI
                                  VE_BITPOS)
                            14230 ; 91   |#define HW_PWM_CH0AR_INACTIVE_SETMASK (((1<<HW_PWM_CH0AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH0AR_
                                  INACTIVE_BITPOS)
                            14231 ; 92   |
                            14232 ; 93   |#define HW_PWM_CH0AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH0AR_ACTIVE_SETMASK)
                            14233 ; 94   |#define HW_PWM_CH0AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH0AR_INACTIVE_SETMASK)
                            14234 ; 95   |
                            14235 ; 96   |/////////////////////////////////////////////////////////////////////////////////
                            14236 ; 97   |//  PWM CHANNEL 0 B  (HW_PWM_CH0BR) Bit Definitions
                            14237 ; 98   |#define HW_PWM_CH0BR_ACTIVE_BITPOS (0)
                            14238 ; 99   |#define HW_PWM_CH0BR_INACTIVE_BITPOS (12)
                            14239 ; 100  |
                            14240 ; 101  |#define HW_PWM_CH0BR_ACTIVE_WIDTH (12)
                            14241 ; 102  |#define HW_PWM_CH0BR_INACTIVE_WIDTH (12)
                            14242 ; 103  |
                            14243 ; 104  |#define HW_PWM_CH0BR_ACTIVE_SETMASK (((1<<HW_PWM_CH0BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH0BR_ACTI
                                  VE_BITPOS)
                            14244 ; 105  |#define HW_PWM_CH0BR_INACTIVE_SETMASK (((1<<HW_PWM_CH0BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH0BR_
                                  INACTIVE_BITPOS)
                            14245 ; 106  |
                            14246 ; 107  |#define HW_PWM_CH0BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH0BR_ACTIVE_SETMASK)
                            14247 ; 108  |#define HW_PWM_CH0BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH0BR_INACTIVE_SETMASK)
                            14248 ; 109  |
                            14249 ; 110  |/////////////////////////////////////////////////////////////////////////////////
                            14250 ; 111  |//  PWM CHANNEL 1 A  (HW_PWM_CH1AR) Bit Definitions
                            14251 ; 112  |#define HW_PWM_CH1AR_ACTIVE_BITPOS (0)
                            14252 ; 113  |#define HW_PWM_CH1AR_INACTIVE_BITPOS (12)
                            14253 ; 114  |
                            14254 ; 115  |#define HW_PWM_CH1AR_ACTIVE_WIDTH (12)
                            14255 ; 116  |#define HW_PWM_CH1AR_INACTIVE_WIDTH (12)
                            14256 ; 117  |
                            14257 ; 118  |#define HW_PWM_CH1AR_ACTIVE_SETMASK (((1<<HW_PWM_CH1AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH1AR_ACTI
                                  VE_BITPOS)
                            14258 ; 119  |#define HW_PWM_CH1AR_INACTIVE_SETMASK (((1<<HW_PWM_CH1AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH1AR_
                                  INACTIVE_BITPOS)
                            14259 ; 120  |
                            14260 ; 121  |#define HW_PWM_CH1AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH1AR_ACTIVE_SETMASK)
                            14261 ; 122  |#define HW_PWM_CH1AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH1AR_INACTIVE_SETMASK)
                            14262 ; 123  |
                            14263 ; 124  |/////////////////////////////////////////////////////////////////////////////////
                            14264 ; 125  |//  PWM CHANNEL 1 B  (HW_PWM_CH1BR) Bit Definitions
                            14265 ; 126  |#define HW_PWM_CH1BR_ACTIVE_BITPOS (0)
                            14266 ; 127  |#define HW_PWM_CH1BR_INACTIVE_BITPOS (12)
                            14267 ; 128  |
                            14268 ; 129  |#define HW_PWM_CH1BR_ACTIVE_WIDTH (12)
                            14269 ; 130  |#define HW_PWM_CH1BR_INACTIVE_WIDTH (12)
                            14270 ; 131  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 238

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14271 ; 132  |#define HW_PWM_CH1BR_ACTIVE_SETMASK (((1<<HW_PWM_CH1BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH1BR_ACTI
                                  VE_BITPOS)
                            14272 ; 133  |#define HW_PWM_CH1BR_INACTIVE_SETMASK (((1<<HW_PWM_CH1BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH1BR_
                                  INACTIVE_BITPOS)
                            14273 ; 134  |
                            14274 ; 135  |#define HW_PWM_CH1BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH1BR_ACTIVE_SETMASK)
                            14275 ; 136  |#define HW_PWM_CH1BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH1BR_INACTIVE_SETMASK)
                            14276 ; 137  |
                            14277 ; 138  |/////////////////////////////////////////////////////////////////////////////////
                            14278 ; 139  |//  PWM CHANNEL 2 A  (HW_PWM_CH2AR) Bit Definitions
                            14279 ; 140  |#define HW_PWM_CH2AR_ACTIVE_BITPOS (0)
                            14280 ; 141  |#define HW_PWM_CH2AR_INACTIVE_BITPOS (12)
                            14281 ; 142  |
                            14282 ; 143  |#define HW_PWM_CH2AR_ACTIVE_WIDTH (12)
                            14283 ; 144  |#define HW_PWM_CH2AR_INACTIVE_WIDTH (12)
                            14284 ; 145  |
                            14285 ; 146  |#define HW_PWM_CH2AR_ACTIVE_SETMASK (((1<<HW_PWM_CH2AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH2AR_ACTI
                                  VE_BITPOS)
                            14286 ; 147  |#define HW_PWM_CH2AR_INACTIVE_SETMASK (((1<<HW_PWM_CH2AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH2AR_
                                  INACTIVE_BITPOS)
                            14287 ; 148  |
                            14288 ; 149  |#define HW_PWM_CH2AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH2AR_ACTIVE_SETMASK)
                            14289 ; 150  |#define HW_PWM_CH2AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH2AR_INACTIVE_SETMASK)
                            14290 ; 151  |
                            14291 ; 152  |/////////////////////////////////////////////////////////////////////////////////
                            14292 ; 153  |//  PWM CHANNEL 2 B  (HW_PWM_CH2BR) Bit Definitions
                            14293 ; 154  |#define HW_PWM_CH2BR_ACTIVE_BITPOS (0)
                            14294 ; 155  |#define HW_PWM_CH2BR_INACTIVE_BITPOS (12)
                            14295 ; 156  |
                            14296 ; 157  |#define HW_PWM_CH2BR_ACTIVE_WIDTH (12)
                            14297 ; 158  |#define HW_PWM_CH2BR_INACTIVE_WIDTH (12)
                            14298 ; 159  |
                            14299 ; 160  |#define HW_PWM_CH2BR_ACTIVE_SETMASK (((1<<HW_PWM_CH2BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH2BR_ACTI
                                  VE_BITPOS)
                            14300 ; 161  |#define HW_PWM_CH2BR_INACTIVE_SETMASK (((1<<HW_PWM_CH2BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH2BR_
                                  INACTIVE_BITPOS)
                            14301 ; 162  |
                            14302 ; 163  |#define HW_PWM_CH2BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH2BR_ACTIVE_SETMASK)
                            14303 ; 164  |#define HW_PWM_CH2BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH2BR_INACTIVE_SETMASK)
                            14304 ; 165  |
                            14305 ; 166  |/////////////////////////////////////////////////////////////////////////////////
                            14306 ; 167  |//  PWM CHANNEL 3 A  (HW_PWM_CH3AR) Bit Definitions
                            14307 ; 168  |#define HW_PWM_CH3AR_ACTIVE_BITPOS (0)
                            14308 ; 169  |#define HW_PWM_CH3AR_INACTIVE_BITPOS (12)
                            14309 ; 170  |
                            14310 ; 171  |#define HW_PWM_CH3AR_ACTIVE_WIDTH (12)
                            14311 ; 172  |#define HW_PWM_CH3AR_INACTIVE_WIDTH (12)
                            14312 ; 173  |
                            14313 ; 174  |#define HW_PWM_CH3AR_ACTIVE_SETMASK (((1<<HW_PWM_CH3AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH3AR_ACTI
                                  VE_BITPOS)
                            14314 ; 175  |#define HW_PWM_CH3AR_INACTIVE_SETMASK (((1<<HW_PWM_CH3AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH3AR_
                                  INACTIVE_BITPOS)
                            14315 ; 176  |
                            14316 ; 177  |#define HW_PWM_CH3AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH3AR_ACTIVE_SETMASK)
                            14317 ; 178  |#define HW_PWM_CH3AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH3AR_INACTIVE_SETMASK)
                            14318 ; 179  |
                            14319 ; 180  |/////////////////////////////////////////////////////////////////////////////////
                            14320 ; 181  |//  PWM CHANNEL 3 B  (HW_PWM_CH3BR) Bit Definitions
                            14321 ; 182  |#define HW_PWM_CH3BR_ACTIVE_BITPOS (0)
                            14322 ; 183  |#define HW_PWM_CH3BR_INACTIVE_BITPOS (12)
                            14323 ; 184  |
                            14324 ; 185  |#define HW_PWM_CH3BR_ACTIVE_WIDTH (12)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 239

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14325 ; 186  |#define HW_PWM_CH3BR_INACTIVE_WIDTH (12)
                            14326 ; 187  |
                            14327 ; 188  |#define HW_PWM_CH3BR_ACTIVE_SETMASK (((1<<HW_PWM_CH3BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH3BR_ACTI
                                  VE_BITPOS)
                            14328 ; 189  |#define HW_PWM_CH3BR_INACTIVE_SETMASK (((1<<HW_PWM_CH3BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH3BR_
                                  INACTIVE_BITPOS)
                            14329 ; 190  |
                            14330 ; 191  |#define HW_PWM_CH3BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH3BR_ACTIVE_SETMASK)
                            14331 ; 192  |#define HW_PWM_CH3BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH3BR_INACTIVE_SETMASK)
                            14332 ; 193  |
                            14333 ; 194  |typedef union               
                            14334 ; 195  |{
                            14335 ; 196  |    struct {
                            14336 ; 197  |       int ACTIVE                    :12;
                            14337 ; 198  |       int INACTIVE                  :12;
                            14338 ; 199  |    } B;
                            14339 ; 200  |    int I;
                            14340 ; 201  |} pwmchan_type;
                            14341 ; 202  |#define HW_PWM_CH0AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+1))  /* PWM Cha
                                  nnel 0 A Register */
                            14342 ; 203  |#define HW_PWM_CH0BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+2))  /* PWM Cha
                                  nnel 0 B Register */
                            14343 ; 204  |#define HW_PWM_CH1AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+3))  /* PWM Cha
                                  nnel 1 A Register */
                            14344 ; 205  |#define HW_PWM_CH1BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+4))  /* PWM Cha
                                  nnel 1 B Register */
                            14345 ; 206  |#define HW_PWM_CH2AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+5))  /* PWM Cha
                                  nnel 2 A Register */
                            14346 ; 207  |#define HW_PWM_CH2BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+6))  /* PWM Cha
                                  nnel 2 B Register */
                            14347 ; 208  |#define HW_PWM_CH3AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+7))  /* PWM Cha
                                  nnel 3 A Register */
                            14348 ; 209  |#define HW_PWM_CH3BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+8))  /* PWM Cha
                                  nnel 3 B Register */
                            14349 ; 210  |
                            14350 ; 211  |#endif
                            14351 ; 212  |
                            14352 ; 213  |
                            14353 ; 214  |
                            14354 ; 215  |
                            14355 
                            14357 
                            14358 ; 28   |#include "regsrevision.h"
                            14359 
                            14361 
                            14362 ; 1    |#if !(defined(__HW_REVR))
                            14363 ; 2    |#define __HW_REVR 1
                            14364 ; 3    |
                            14365 ; 4    |
                            14366 ; 5    |#define HW_GLUE_BASEADDR 0xFA00
                            14367 ; 6    |
                            14368 ; 7    |#define HW_REVR_RMN_BITPOS (0)
                            14369 ; 8    |#define HW_REVR_DCDCMODE_BITPOS (5)
                            14370 ; 9    |#define HW_REVR_RMJ_BITPOS (8)
                            14371 ; 10   |
                            14372 ; 11   |#define HW_REVR_RMN_WIDTH (5)
                            14373 ; 12   |#define HW_REVR_DCDCMODE_WIDTH (3)
                            14374 ; 13   |
                            14375 ; 14   |#define HW_REVR_DCDCMODE_SETMASK (((1<<HW_REVR_DCDCMODE_WIDTH)-1)<<HW_REVR_DCDCMODE_BITPOS
                                  )
                            14376 ; 15   |
                            14377 ; 16   |#define HW_REVR_DCDCMODE_CLRMASK (~(WORD)HW_REVR_DCDCMODE_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 240

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14378 ; 17   |
                            14379 ; 18   |
                            14380 ; 19   |/////////////////////////////////////////////////////////////////////////////////
                            14381 ; 20   |//  Revision Register (HW_REVR) bitfields and values. (read only)
                            14382 ; 21   |//  June15 2004: C struct updated to be correct: 
                            14383 ; 22   |//   Added DCDCMODE bitfield. Removed RMP bitfield. Reduced size of RMN bitfield to 5 bits
                                  .
                            14384 ; 23   |typedef union               
                            14385 ; 24   |{
                            14386 ; 25   |    struct {
                            14387 ; 26   |        unsigned RMN    :5;     //Minor Revision
                            14388 ; 27   |        unsigned DCDCMODE : 3;  //DCDC mode field function depends on DCDC mode pin strapp
                                  ing
                            14389 ; 28   |           #define DCDCMODE_7_CONVERTER1_2CH_BOOST_CONVERTER2_OFF      7
                            14390 ; 29   |           #define DCDCMODE_6_RESERVED                                 6
                            14391 ; 30   |           #define DCDCMODE_5_CONVERTER1_3CH_BOOST_CONVERTER2_OFF      5
                            14392 ; 31   |           #define DCDCMODE_4_RESERVED                                 4
                            14393 ; 32   |           #define DCDCMODE_3_CONVERTER1_1CH_BUCK_CONVERTER2_OFF       3
                            14394 ; 33   |           #define DCDCMODE_2_CONVERTER1_OFF_CONVERTER2_OFF            2
                            14395 ; 34   |           #define DCDCMODE_1_CONVERTER1_1CH_BUCK_CONVERTER2_1CH_BOOST 1
                            14396 ; 35   |           #define DCDCMODE_0_CONVERTER1_1CH_BUCK_CONVERTER2_1CH_BUCK  0
                            14397 ; 36   |           #define DCDCMODE_X_BUCK_MASKED_SETMASK 0x4
                            14398 ; 37   |        unsigned RMJ    :16;    //Major Revision
                            14399 ; 38   |    } B;
                            14400 ; 39   |
                            14401 ; 40   |    int I;
                            14402 ; 41   |
                            14403 ; 42   |} revr_type;
                            14404 ; 43   |#define HW_REVR (*(volatile revr_type _X*) (HW_GLUE_BASEADDR+2))
                            14405 ; 44   |
                            14406 ; 45   |#define HW_REVR_DCDCMODE_B0_BITPOS 5
                            14407 ; 46   |#define HW_REVR_DCDCMODE_B1_BITPOS 6
                            14408 ; 47   |#define HW_REVR_DCDCMODE_B2_BITPOS 7
                            14409 ; 48   |
                            14410 ; 49   |#define HW_REVR_DCDCMODE_BUCK_MASK_POS HW_REVR_DCDCMODE_B2_BITPOS
                            14411 ; 50   |// 3 bit bitfield: (HW_REVR_DCDCMODE_B2_BITPOS|HW_REVR_DCDCMODE_B1_BITPOS|HW_REVR_DCDCMODE
                                  _B0_BITPOS)
                            14412 ; 51   |#define HW_REVR_DCDC_MODE_SETMASK 0x0000E0
                            14413 ; 52   |#define HW_REVR_RMN_SETMASK 0xFF<<HW_REVR_RMN_BITPOS
                            14414 ; 53   |#define HW_REVR_RMJ_SETMASK 0xFFFF<<HW_REVR_RMJ_BITPOS
                            14415 ; 54   |
                            14416 ; 55   |#define HW_REVR_RMN_CLRMASK ~(WORD)HW_REVR_RMN_SETMASK
                            14417 ; 56   |#define HW_REVR_RMJ_CLRMASK ~(WORD)HW_REVR_RMJ_SETMASK
                            14418 ; 57   |
                            14419 ; 58   |#endif //!@def(__HW_REVR)
                            14420 ; 59   |
                            14421 
                            14423 
                            14424 ; 29   |#include "regsrtc.h"
                            14425 
                            14427 
                            14428 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            14429 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            14430 ; 3    |// Filename: regsrtc.inc
                            14431 ; 4    |// Description: Register definitions for RTC interface
                            14432 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            14433 ; 6    |// The following naming conventions are followed in this file.
                            14434 ; 7    |// All registers are named using the format...
                            14435 ; 8    |//     HW_<module>_<regname>
                            14436 ; 9    |// where <module> is the module name which can be any of the following...
                            14437 ; 10   |//     USB20
                            14438 ; 11   |// (Note that when there is more than one copy of a particular module, the
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 241

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14439 ; 12   |// module name includes a number starting from 0 for the first instance of
                            14440 ; 13   |// that module)
                            14441 ; 14   |// <regname> is the specific register within that module
                            14442 ; 15   |// We also define the following...
                            14443 ; 16   |//     HW_<module>_<regname>_BITPOS
                            14444 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            14445 ; 18   |//     HW_<module>_<regname>_SETMASK
                            14446 ; 19   |// which does something else, and
                            14447 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            14448 ; 21   |// which does something else.
                            14449 ; 22   |// Other rules
                            14450 ; 23   |//     All caps
                            14451 ; 24   |//     Numeric identifiers start at 0
                            14452 ; 25   |#if !(defined(regsrtcinc))
                            14453 ; 26   |#define regsrtcinc 1
                            14454 ; 27   |
                            14455 ; 28   |#include "types.h"
                            14456 
                            14458 
                            14459 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            14460 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            14461 ; 3    |//
                            14462 ; 4    |// Filename: types.h
                            14463 ; 5    |// Description: Standard data types
                            14464 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            14465 ; 7    |
                            14466 ; 8    |#ifndef _TYPES_H
                            14467 ; 9    |#define _TYPES_H
                            14468 ; 10   |
                            14469 ; 11   |// TODO:  move this outta here!
                            14470 ; 12   |#if !defined(NOERROR)
                            14471 ; 13   |#define NOERROR 0
                            14472 ; 14   |#define SUCCESS 0
                            14473 ; 15   |#endif 
                            14474 ; 16   |#if !defined(SUCCESS)
                            14475 ; 17   |#define SUCCESS  0
                            14476 ; 18   |#endif
                            14477 ; 19   |#if !defined(ERROR)
                            14478 ; 20   |#define ERROR   -1
                            14479 ; 21   |#endif
                            14480 ; 22   |#if !defined(FALSE)
                            14481 ; 23   |#define FALSE 0
                            14482 ; 24   |#endif
                            14483 ; 25   |#if !defined(TRUE)
                            14484 ; 26   |#define TRUE  1
                            14485 ; 27   |#endif
                            14486 ; 28   |
                            14487 ; 29   |#if !defined(NULL)
                            14488 ; 30   |#define NULL 0
                            14489 ; 31   |#endif
                            14490 ; 32   |
                            14491 ; 33   |#define MAX_INT     0x7FFFFF
                            14492 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            14493 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            14494 ; 36   |#define MAX_ULONG   (-1) 
                            14495 ; 37   |
                            14496 ; 38   |#define WORD_SIZE   24              // word size in bits
                            14497 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            14498 ; 40   |
                            14499 ; 41   |
                            14500 ; 42   |#define BYTE    unsigned char       // btVarName
                            14501 ; 43   |#define CHAR    signed char         // cVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 242

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14502 ; 44   |#define USHORT  unsigned short      // usVarName
                            14503 ; 45   |#define SHORT   unsigned short      // sVarName
                            14504 ; 46   |#define WORD    unsigned int        // wVarName
                            14505 ; 47   |#define INT     signed int          // iVarName
                            14506 ; 48   |#define DWORD   unsigned long       // dwVarName
                            14507 ; 49   |#define LONG    signed long         // lVarName
                            14508 ; 50   |#define BOOL    unsigned int        // bVarName
                            14509 ; 51   |#define FRACT   _fract              // frVarName
                            14510 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            14511 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            14512 ; 54   |#define FLOAT   float               // fVarName
                            14513 ; 55   |#define DBL     double              // dVarName
                            14514 ; 56   |#define ENUM    enum                // eVarName
                            14515 ; 57   |#define CMX     _complex            // cmxVarName
                            14516 ; 58   |typedef WORD UCS3;                   // 
                            14517 ; 59   |
                            14518 ; 60   |#define UINT16  unsigned short
                            14519 ; 61   |#define UINT8   unsigned char   
                            14520 ; 62   |#define UINT32  unsigned long
                            14521 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            14522 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            14523 ; 65   |#define WCHAR   UINT16
                            14524 ; 66   |
                            14525 ; 67   |//UINT128 is 16 bytes or 6 words
                            14526 ; 68   |typedef struct UINT128_3500 {   
                            14527 ; 69   |    int val[6];     
                            14528 ; 70   |} UINT128_3500;
                            14529 ; 71   |
                            14530 ; 72   |#define UINT128   UINT128_3500
                            14531 ; 73   |
                            14532 ; 74   |// Little endian word packed byte strings:   
                            14533 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            14534 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            14535 ; 77   |// Little endian word packed byte strings:   
                            14536 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            14537 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            14538 ; 80   |
                            14539 ; 81   |// Declare Memory Spaces To Use When Coding
                            14540 ; 82   |// A. Sector Buffers
                            14541 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            14542 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            14543 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            14544 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            14545 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            14546 ; 88   |// B. Media DDI Memory
                            14547 ; 89   |#define MEDIA_DDI_MEM _Y
                            14548 ; 90   |
                            14549 ; 91   |
                            14550 ; 92   |
                            14551 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            14552 ; 94   |// Examples of circular pointers:
                            14553 ; 95   |//    INT CIRC cpiVarName
                            14554 ; 96   |//    DWORD CIRC cpdwVarName
                            14555 ; 97   |
                            14556 ; 98   |#define RETCODE INT                 // rcVarName
                            14557 ; 99   |
                            14558 ; 100  |// generic bitfield structure
                            14559 ; 101  |struct Bitfield {
                            14560 ; 102  |    unsigned int B0  :1;
                            14561 ; 103  |    unsigned int B1  :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 243

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14562 ; 104  |    unsigned int B2  :1;
                            14563 ; 105  |    unsigned int B3  :1;
                            14564 ; 106  |    unsigned int B4  :1;
                            14565 ; 107  |    unsigned int B5  :1;
                            14566 ; 108  |    unsigned int B6  :1;
                            14567 ; 109  |    unsigned int B7  :1;
                            14568 ; 110  |    unsigned int B8  :1;
                            14569 ; 111  |    unsigned int B9  :1;
                            14570 ; 112  |    unsigned int B10 :1;
                            14571 ; 113  |    unsigned int B11 :1;
                            14572 ; 114  |    unsigned int B12 :1;
                            14573 ; 115  |    unsigned int B13 :1;
                            14574 ; 116  |    unsigned int B14 :1;
                            14575 ; 117  |    unsigned int B15 :1;
                            14576 ; 118  |    unsigned int B16 :1;
                            14577 ; 119  |    unsigned int B17 :1;
                            14578 ; 120  |    unsigned int B18 :1;
                            14579 ; 121  |    unsigned int B19 :1;
                            14580 ; 122  |    unsigned int B20 :1;
                            14581 ; 123  |    unsigned int B21 :1;
                            14582 ; 124  |    unsigned int B22 :1;
                            14583 ; 125  |    unsigned int B23 :1;
                            14584 ; 126  |};
                            14585 ; 127  |
                            14586 ; 128  |union BitInt {
                            14587 ; 129  |        struct Bitfield B;
                            14588 ; 130  |        int        I;
                            14589 ; 131  |};
                            14590 ; 132  |
                            14591 ; 133  |#define MAX_MSG_LENGTH 10
                            14592 ; 134  |struct CMessage
                            14593 ; 135  |{
                            14594 ; 136  |        unsigned int m_uLength;
                            14595 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            14596 ; 138  |};
                            14597 ; 139  |
                            14598 ; 140  |typedef struct {
                            14599 ; 141  |    WORD m_wLength;
                            14600 ; 142  |    WORD m_wMessage;
                            14601 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            14602 ; 144  |} Message;
                            14603 ; 145  |
                            14604 ; 146  |struct MessageQueueDescriptor
                            14605 ; 147  |{
                            14606 ; 148  |        int *m_pBase;
                            14607 ; 149  |        int m_iModulo;
                            14608 ; 150  |        int m_iSize;
                            14609 ; 151  |        int *m_pHead;
                            14610 ; 152  |        int *m_pTail;
                            14611 ; 153  |};
                            14612 ; 154  |
                            14613 ; 155  |struct ModuleEntry
                            14614 ; 156  |{
                            14615 ; 157  |    int m_iSignaledEventMask;
                            14616 ; 158  |    int m_iWaitEventMask;
                            14617 ; 159  |    int m_iResourceOfCode;
                            14618 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            14619 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            14620 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            14621 ; 163  |    int m_uTimeOutHigh;
                            14622 ; 164  |    int m_uTimeOutLow;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 244

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14623 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            14624 ; 166  |};
                            14625 ; 167  |
                            14626 ; 168  |union WaitMask{
                            14627 ; 169  |    struct B{
                            14628 ; 170  |        unsigned int m_bNone     :1;
                            14629 ; 171  |        unsigned int m_bMessage  :1;
                            14630 ; 172  |        unsigned int m_bTimer    :1;
                            14631 ; 173  |        unsigned int m_bButton   :1;
                            14632 ; 174  |    } B;
                            14633 ; 175  |    int I;
                            14634 ; 176  |} ;
                            14635 ; 177  |
                            14636 ; 178  |
                            14637 ; 179  |struct Button {
                            14638 ; 180  |        WORD wButtonEvent;
                            14639 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            14640 ; 182  |};
                            14641 ; 183  |
                            14642 ; 184  |struct Message {
                            14643 ; 185  |        WORD wMsgLength;
                            14644 ; 186  |        WORD wMsgCommand;
                            14645 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            14646 ; 188  |};
                            14647 ; 189  |
                            14648 ; 190  |union EventTypes {
                            14649 ; 191  |        struct CMessage msg;
                            14650 ; 192  |        struct Button Button ;
                            14651 ; 193  |        struct Message Message;
                            14652 ; 194  |};
                            14653 ; 195  |
                            14654 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            14655 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            14656 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            14657 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            14658 ; 200  |
                            14659 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            14660 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            14661 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            14662 ; 204  |
                            14663 ; 205  |#if DEBUG
                            14664 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            14665 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            14666 ; 208  |#else 
                            14667 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            14668 ; 210  |#define DebugBuildAssert(x)    
                            14669 ; 211  |#endif
                            14670 ; 212  |
                            14671 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            14672 ; 214  |//  #pragma asm
                            14673 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            14674 ; 216  |//  #pragma endasm
                            14675 ; 217  |
                            14676 ; 218  |
                            14677 ; 219  |#ifdef COLOR_262K
                            14678 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            14679 ; 221  |#elif defined(COLOR_65K)
                            14680 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            14681 ; 223  |#else
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 245

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14682 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            14683 ; 225  |#endif
                            14684 ; 226  |    
                            14685 ; 227  |#endif // #ifndef _TYPES_H
                            14686 
                            14688 
                            14689 ; 29   |
                            14690 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            14691 ; 31   |
                            14692 ; 32   |//   RTC STMP Registers 
                            14693 ; 33   |//   Edited 2/26/2002 J. Ferrara
                            14694 ; 34   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            14695 ; 35   |
                            14696 ; 36   |#define HW_RTC_BASEADDR (0xF500)
                            14697 ; 37   |
                            14698 ; 38   |
                            14699 ; 39   |
                            14700 ; 40   |
                            14701 ; 41   |
                            14702 ; 42   |/////////////////////////////////////////////////////////////////////////////////
                            14703 ; 43   |
                            14704 ; 44   |////  RTC Control Status Register (HW_RTC_CSR) Bit Definitions
                            14705 ; 45   |
                            14706 ; 46   |#define HW_RTC_CSR_ALARMINTEN_BITPOS (0)
                            14707 ; 47   |#define HW_RTC_CSR_ALARMINT_BITPOS (1)
                            14708 ; 48   |#define HW_RTC_CSR_WATCHDOGEN_BITPOS (2)
                            14709 ; 49   |#define HW_RTC_CSR_RSVD0_BITPOS (3)
                            14710 ; 50   |#define HW_RTC_CSR_STALEREGS_BITPOS (4)
                            14711 ; 51   |#define HW_RTC_CSR_RSVD1_BITPOS (9)
                            14712 ; 52   |#define HW_RTC_CSR_NEWREGS_BITPOS (12)
                            14713 ; 53   |#define HW_RTC_CSR_NEWREGS_XTALDIV_BITPOS (12)
                            14714 ; 54   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_BITPOS (13)
                            14715 ; 55   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_BITPOS (14)
                            14716 ; 56   |#define HW_RTC_CSR_NEWREGS_PERSIST0_BITPOS (15)
                            14717 ; 57   |#define HW_RTC_CSR_NEWREGS_PERSIST1_BITPOS (16)
                            14718 ; 58   |#define HW_RTC_CSR_RSVD2_BITPOS (17)
                            14719 ; 59   |#define HW_RTC_CSR_FORCE_BITPOS (20)
                            14720 ; 60   |#define HW_RTC_CSR_RSVD3_BITPOS (21)
                            14721 ; 61   |#define HW_RTC_CSR_SFTRST_BITPOS (23)                                                     
                                                          
                            14722 ; 62   |#define HW_RTC_CSR_ALARMINTEN_WIDTH (1)
                            14723 ; 63   |#define HW_RTC_CSR_ALARMINT_WIDTH (1)
                            14724 ; 64   |#define HW_RTC_CSR_WATCHDOGEN_WIDTH (1)
                            14725 ; 65   |#define HW_RTC_CSR_RSVD0_WIDTH (1)
                            14726 ; 66   |#define HW_RTC_CSR_STALEREGS_WIDTH (5)
                            14727 ; 67   |#define HW_RTC_CSR_RSVD1_WIDTH (3)
                            14728 ; 68   |#define HW_RTC_CSR_NEWREGS_WIDTH (5)
                            14729 ; 69   |#define HW_RTC_CSR_NEWREGS_XTALDIV_WIDTH (1)
                            14730 ; 70   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_WIDTH (1)
                            14731 ; 71   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_WIDTH (1)
                            14732 ; 72   |#define HW_RTC_CSR_NEWREGS_PERSIST0_WIDTH (1)
                            14733 ; 73   |#define HW_RTC_CSR_NEWREGS_PERSIST1_WIDTH (1)
                            14734 ; 74   |#define HW_RTC_CSR_RSVD2_WIDTH (3)
                            14735 ; 75   |#define HW_RTC_CSR_FORCE_WIDTH (1)
                            14736 ; 76   |#define HW_RTC_CSR_RSVD3_WIDTH (2)
                            14737 ; 77   |#define HW_RTC_CSR_SFTRST_WIDTH (1)
                            14738 ; 78   |
                            14739 ; 79   |#define HW_RTC_CSR_ALARMINT_SETMASK (((1<<HW_RTC_CSR_ALARMINT_WIDTH)-1)<<HW_RTC_CSR_ALARMI
                                  NT_BITPOS) 
                            14740 ; 80   |#define HW_RTC_CSR_ALARMINTEN_SETMASK (((1<<HW_RTC_CSR_ALARMINTEN_WIDTH)-1)<<HW_RTC_CSR_AL
                                  ARMINTEN_BITPOS) 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 246

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14741 ; 81   |#define HW_RTC_CSR_WATCHDOGEN_SETMASK (((1<<HW_RTC_CSR_WATCHDOGEN_WIDTH)-1)<<HW_RTC_CSR_WA
                                  TCHDOGEN_BITPOS) 
                            14742 ; 82   |#define HW_RTC_CSR_RSVD0_SETMASK (((1<<HW_RTC_CSR_RSVD0_WIDTH)-1)<<HW_RTC_CSR_RSVD0_BITPOS
                                  ) 
                            14743 ; 83   |#define HW_RTC_CSR_STALEREGS_SETMASK (((1<<HW_RTC_CSR_STALEREGS_WIDTH)-1)<<HW_RTC_CSR_STAL
                                  EREGS_BITPOS) 
                            14744 ; 84   |#define HW_RTC_CSR_RSVD1_SETMASK (((1<<HW_RTC_CSR_RSVD1_WIDTH)-1)<<HW_RTC_CSR_RSVD1_BITPOS
                                  ) 
                            14745 ; 85   |#define HW_RTC_CSR_NEWREGS_SETMASK (((1<<HW_RTC_CSR_NEWREGS_WIDTH)-1)<<HW_RTC_CSR_NEWREGS_
                                  BITPOS) 
                            14746 ; 86   |#define HW_RTC_CSR_NEWREGS_XTALDIV_SETMASK (((1<<HW_RTC_CSR_NEWREGS_XTALDIV_WIDTH)-1)<<HW_
                                  RTC_CSR_NEWREGS_XTALDIV_BITPOS)   
                            14747 ; 87   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_SETMASK (((1<<HW_RTC_CSR_NEWREGS_MSCOUNT_WIDTH)-1)<<HW_
                                  RTC_CSR_NEWREGS_MSCOUNT_BITPOS)
                            14748 ; 88   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_SETMASK (((1<<HW_RTC_CSR_NEWREGS_ALRMCOUNT_WIDTH)-1)<
                                  <HW_RTC_CSR_NEWREGS_ALRMCOUNT_BITPOS)
                            14749 ; 89   |#define HW_RTC_CSR_NEWREGS_PERSIST0_SETMASK (((1<<HW_RTC_CSR_NEWREGS_PERSIST0_WIDTH)-1)<<H
                                  W_RTC_CSR_NEWREGS_PERSIST0_BITPOS)
                            14750 ; 90   |#define HW_RTC_CSR_NEWREGS_PERSIST1_SETMASK (((1<<HW_RTC_CSR_NEWREGS_PERSIST1_WIDTH)-1)<<H
                                  W_RTC_CSR_NEWREGS_PERSIST1_BITPOS)
                            14751 ; 91   |#define HW_RTC_CSR_RSVD2_SETMASK (((1<<HW_RTC_CSR_RSVD2_WIDTH)-1)<<HW_RTC_CSR_RSVD2_BITPOS
                                  ) 
                            14752 ; 92   |#define HW_RTC_CSR_FORCE_SETMASK (((1<<HW_RTC_CSR_FORCE_WIDTH)-1)<<HW_RTC_CSR_FORCE_BITPOS
                                  ) 
                            14753 ; 93   |#define HW_RTC_CSR_RSVD3_SETMASK (((1<<HW_RTC_CSR_RSVD3_WIDTH)-1)<<HW_RTC_CSR_RSVD3_BITPOS
                                  ) 
                            14754 ; 94   |#define HW_RTC_CSR_SFTRST_SETMASK (((1<<HW_RTC_CSR_SFTRST_WIDTH)-1)<<HW_RTC_CSR_SFTRST_BIT
                                  POS) 
                            14755 ; 95   |
                            14756 ; 96   |#define HW_RTC_CSR_ALARMINTEN_CLRMASK (~(WORD)HW_RTC_CSR_ALARMINTEN_SETMASK)
                            14757 ; 97   |#define HW_RTC_CSR_ALARMINT_CLRMASK (~(WORD)HW_RTC_CSR_ALARMINT_SETMASK)
                            14758 ; 98   |#define HW_RTC_CSR_WATCHDOGEN_CLRMASK (~(WORD)HW_RTC_CSR_WATCHDOGEN_SETMASK)
                            14759 ; 99   |#define HW_RTC_CSR_RSVD0_CLRMASK (~(WORD)HW_RTC_CSR_RSVD0_SETMASK)
                            14760 ; 100  |#define HW_RTC_CSR_STALEREGS_CLRMASK (~(WORD)HW_RTC_CSR_STALEREGS_SETMASK)
                            14761 ; 101  |#define HW_RTC_CSR_RSVD1_CLRMASK (~(WORD)HW_RTC_CSR_RSVD1_SETMASK)
                            14762 ; 102  |#define HW_RTC_CSR_NEWREGS_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_SETMASK)
                            14763 ; 103  |#define HW_RTC_CSR_NEWREGS_XTALDIV_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_XTALDIV_SETMASK)   
                            14764 ; 104  |#define HW_RTC_CSR_NEWREGS_MSCOUNT_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_MSCOUNT_SETMASK)
                            14765 ; 105  |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_ALRMCOUNT_SETMASK)
                                  
                            14766 ; 106  |#define HW_RTC_CSR_NEWREGS_PERSIST0_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_PERSIST0_SETMASK)
                            14767 ; 107  |#define HW_RTC_CSR_NEWREGS_PERSIST1_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_PERSIST1_SETMASK)
                            14768 ; 108  |
                            14769 ; 109  |#define HW_RTC_CSR_RSVD2_CLRMASK (~(WORD)HW_RTC_CSR_RSVD2_SETMASK)
                            14770 ; 110  |#define HW_RTC_CSR_FORCE_CLRMASK (~(WORD)HW_RTC_CSR_FORCE_SETMASK)
                            14771 ; 111  |#define HW_RTC_CSR_RSVD3_CLRMASK (~(WORD)HW_RTC_CSR_RSVD3_SETMASK)
                            14772 ; 112  |#define HW_RTC_CSR_SFTRST_CLRMASK (~(WORD)HW_RTC_CSR_SFTRST_SETMASK)
                            14773 ; 113  |
                            14774 ; 114  |
                            14775 ; 115  |typedef union               
                            14776 ; 116  |{
                            14777 ; 117  |    struct {
                            14778 ; 118  |         int ALARMINTEN         : HW_RTC_CSR_ALARMINTEN_WIDTH;
                            14779 ; 119  |         int ALARMINT           : HW_RTC_CSR_ALARMINT_WIDTH;
                            14780 ; 120  |         int WATCHDOGEN         : HW_RTC_CSR_WATCHDOGEN_WIDTH;
                            14781 ; 121  |         int RSVD0              : HW_RTC_CSR_RSVD0_WIDTH;
                            14782 ; 122  |         unsigned int STALEREGS : HW_RTC_CSR_STALEREGS_WIDTH;
                            14783 ; 123  |         int RSVD1              : HW_RTC_CSR_RSVD1_WIDTH;
                            14784 ; 124  |         unsigned int NEWREGS   : HW_RTC_CSR_NEWREGS_WIDTH;
                            14785 ; 125  |         int RSVD2              : HW_RTC_CSR_RSVD2_WIDTH;
                            14786 ; 126  |         int FORCE             : HW_RTC_CSR_FORCE_WIDTH;
                            14787 ; 127  |         int RSVD3              : HW_RTC_CSR_RSVD3_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 247

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14788 ; 128  |         unsigned int SFTRST    : HW_RTC_CSR_SFTRST_WIDTH;
                            14789 ; 129  |    } B;
                            14790 ; 130  |    int I;
                            14791 ; 131  |    unsigned int U;
                            14792 ; 132  |} rtc_csr_type;
                            14793 ; 133  |#define HW_RTC_CSR      (*(volatile rtc_csr_type _X*) (HW_RTC_BASEADDR+0))    /* RTC Contr
                                  ol / Status Register */
                            14794 ; 134  |
                            14795 ; 135  |/////////////////////////////////////////////////////////////////////////////////
                            14796 ; 136  |
                            14797 ; 137  |//  RTC Milliseconds Register0 (HW_RTC_MSECONDS0) Bit Definitions
                            14798 ; 138  |
                            14799 ; 139  |#define HW_RTC_MSECONDS0_MSECONDSLOW_BITPOS (0)
                            14800 ; 140  |
                            14801 ; 141  |#define HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH (24)
                            14802 ; 142  |
                            14803 ; 143  |#define HW_RTC_MSECONDS0_MSECONDSLOW_SETMASK (((1<<HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH)-1)<
                                  <HW_RTC_MSECONDS0_MSECONDSLOW_BITPOS) 
                            14804 ; 144  |
                            14805 ; 145  |#define HW_RTC_MSECONDS0_MSECONDSLOW_CLRMASK (~(WORD)HW_RTC_MSECONDS0_MSECONDSLOW_SETMASK)
                                  
                            14806 ; 146  |
                            14807 ; 147  |typedef union               
                            14808 ; 148  |{
                            14809 ; 149  |    struct {
                            14810 ; 150  |         int MSECONDSLOW        : HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH;
                            14811 ; 151  |    } B;
                            14812 ; 152  |    int I;
                            14813 ; 153  |    unsigned int U;
                            14814 ; 154  |} rtc_mseconds0_type;
                            14815 ; 155  |#define HW_RTC_MSECONDS0      (*(volatile rtc_mseconds0_type _X*) (HW_RTC_BASEADDR+1))    
                                  /* RTC MSECONDS Lower Word Register */
                            14816 ; 156  |#define HW_RTCLOWR            HW_RTC_MSECONDS0
                            14817 ; 157  |/////////////////////////////////////////////////////////////////////////////////
                            14818 ; 158  |
                            14819 ; 159  |//  RTC Milliseconds Register1 (HW_RTC_MSECONDS1) Bit Definitions
                            14820 ; 160  |
                            14821 ; 161  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_BITPOS (0)
                            14822 ; 162  |
                            14823 ; 163  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH (24)
                            14824 ; 164  |
                            14825 ; 165  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_SETMASK (((1<<HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH)-1
                                  )<<HW_RTC_MSECONDS1_MSECONDSHIGH_BITPOS) 
                            14826 ; 166  |
                            14827 ; 167  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_CLRMASK (~(WORD)HW_RTC_MSECONDS1_MSECONDSHIGH_SETMAS
                                  K)
                            14828 ; 168  |
                            14829 ; 169  |typedef union               
                            14830 ; 170  |{
                            14831 ; 171  |    struct {
                            14832 ; 172  |         int MSECONDSHIGH       : HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH;
                            14833 ; 173  |    } B;
                            14834 ; 174  |    int I;
                            14835 ; 175  |    unsigned int U;
                            14836 ; 176  |} rtc_mseconds1_type;
                            14837 ; 177  |#define HW_RTC_MSECONDS1      (*(volatile rtc_mseconds1_type _X*) (HW_RTC_BASEADDR+2))    
                                  /* RTC MSECONDS Upper Word Register */
                            14838 ; 178  |#define HW_RTCUPR             HW_RTC_MSECONDS1
                            14839 ; 179  |
                            14840 ; 180  |#define HW_RTC_LOWER_OFFSET 1
                            14841 ; 181  |#define HW_RTC_UP_OFFSET 2
                            14842 ; 182  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 248

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14843 ; 183  |
                            14844 ; 184  |/////////////////////////////////////////////////////////////////////////////////
                            14845 ; 185  |
                            14846 ; 186  |//  RTC Watchdog Count (HW_RTC_WATCHDOG) Bit Definitions
                            14847 ; 187  |
                            14848 ; 188  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_BITPOS (0)
                            14849 ; 189  |
                            14850 ; 190  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH (24)
                            14851 ; 191  |
                            14852 ; 192  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_SETMASK (((1<<HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH)-1)<<HW_
                                  RTC_WATCHDOG_TIMEOUTCNT_BITPOS) 
                            14853 ; 193  |
                            14854 ; 194  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_CLRMASK (~(WORD)HW_RTC_WATCHDOG_TIMEOUTCNT_SETMASK)
                            14855 ; 195  |
                            14856 ; 196  |typedef union               
                            14857 ; 197  |{
                            14858 ; 198  |    struct {
                            14859 ; 199  |         int TIMEOUTCNT         : HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH;
                            14860 ; 200  |    } B;
                            14861 ; 201  |    int I;
                            14862 ; 202  |    unsigned int U;
                            14863 ; 203  |} rtc_watchdog_type;
                            14864 ; 204  |#define HW_RTC_WATCHDOG     (*(volatile rtc_watchdog_type _X*) (HW_RTC_BASEADDR+3))    /* 
                                  RTC Watchdog Timeout Register */
                            14865 ; 205  |/////////////////////////////////////////////////////////////////////////////////
                            14866 ; 206  |
                            14867 ; 207  |//  RTC Alarm Register0 (HW_RTC_ALARM0) Bit Definitions
                            14868 ; 208  |
                            14869 ; 209  |#define HW_RTC_ALARM0_ALARMLOW_BITPOS (0)
                            14870 ; 210  |
                            14871 ; 211  |#define HW_RTC_ALARM0_ALARMLOW_WIDTH (24)
                            14872 ; 212  |
                            14873 ; 213  |#define HW_RTC_ALARM0_ALARMLOW_SETMASK (((1<<HW_RTC_ALARM0_ALARMLOW_WIDTH)-1)<<HW_RTC_ALAR
                                  M0_ALARMLOW_BITPOS) 
                            14874 ; 214  |
                            14875 ; 215  |#define HW_RTC_ALARM0_ALARMLOW_CLRMASK (~(WORD)HW_RTC_ALARM0_ALARMLOW_SETMASK)
                            14876 ; 216  |
                            14877 ; 217  |typedef union               
                            14878 ; 218  |{
                            14879 ; 219  |    struct {
                            14880 ; 220  |         int ALARMLOW   : HW_RTC_ALARM0_ALARMLOW_WIDTH;
                            14881 ; 221  |    } B;
                            14882 ; 222  |    int I;
                            14883 ; 223  |    unsigned int U;
                            14884 ; 224  |} rtc_alarm0_type;
                            14885 ; 225  |#define HW_RTC_ALARM0      (*(volatile rtc_alarm0_type _X*) (HW_RTC_BASEADDR+4))    /* RTC
                                   ALARM Lower Word Register */
                            14886 ; 226  |/////////////////////////////////////////////////////////////////////////////////
                            14887 ; 227  |
                            14888 ; 228  |//  RTC Alarm Register1 (HW_RTC_ALARM1) Bit Definitions
                            14889 ; 229  |
                            14890 ; 230  |#define HW_RTC_ALARM1_ALARMHIGH_BITPOS (0)
                            14891 ; 231  |
                            14892 ; 232  |#define HW_RTC_ALARM1_ALARMHIGH_WIDTH (24)
                            14893 ; 233  |
                            14894 ; 234  |#define HW_RTC_ALARM1_ALARMHIGH_SETMASK (((1<<HW_RTC_ALARM1_ALARMHIGH_WIDTH)-1)<<HW_RTC_AL
                                  ARM1_ALARMHIGH_BITPOS) 
                            14895 ; 235  |
                            14896 ; 236  |#define HW_RTC_ALARM1_ALARMHIGH_CLRMASK (~(WORD)HW_RTC_ALARM1_ALARMHIGH_SETMASK)
                            14897 ; 237  |
                            14898 ; 238  |typedef union               
                            14899 ; 239  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 249

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14900 ; 240  |    struct {
                            14901 ; 241  |         int ALARMHIGH  : HW_RTC_ALARM1_ALARMHIGH_WIDTH;
                            14902 ; 242  |    } B;
                            14903 ; 243  |    int I;
                            14904 ; 244  |    unsigned int U;
                            14905 ; 245  |} rtc_alarm1_type;
                            14906 ; 246  |#define HW_RTC_ALARM1      (*(volatile rtc_alarm1_type _X*) (HW_RTC_BASEADDR+5))    /* RTC
                                   ALARM Upper Word Register */
                            14907 ; 247  |/////////////////////////////////////////////////////////////////////////////////
                            14908 ; 248  |
                            14909 ; 249  |//  RTC Xtal-Clock Divide Register (HW_RTC_XTALDIVIDE) Bit Definitions
                            14910 ; 250  |
                            14911 ; 251  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_BITPOS (0)
                            14912 ; 252  |#define HW_RTC_XTALDIVIDE_RSVD0_BITPOS (16)
                            14913 ; 253  |
                            14914 ; 254  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH (16)
                            14915 ; 255  |#define HW_RTC_XTALDIVIDE_RSVD0_WIDTH (8)
                            14916 ; 256  |
                            14917 ; 257  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_SETMASK (((1<<HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH)-1)<<HW_
                                  RTC_XTALDIVIDE_DIVCOUNT_BITPOS) 
                            14918 ; 258  |#define HW_RTC_XTALDIVIDE_RSVD0_SETMASK (((1<<HW_RTC_XTALDIVIDE_RSVD0_BITPOS)-1)<<HW_RTC_X
                                  TALDIVIDE_RSVD0_BITPOS) 
                            14919 ; 259  |
                            14920 ; 260  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_CLRMASK (~(WORD)HW_RTC_XTALDIVIDE_DIVCOUNT_SETMASK)
                            14921 ; 261  |#define HW_RTC_XTALDIVIDE_RSVD0_CLRMASK (~(WORD)HW_RTC_XTALDIVIDE_RSVD0_SETMASK)
                            14922 ; 262  |
                            14923 ; 263  |typedef union               
                            14924 ; 264  |{
                            14925 ; 265  |    struct {
                            14926 ; 266  |         int DIVCOUNT   : HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH;
                            14927 ; 267  |         int RSVD0      : HW_RTC_XTALDIVIDE_RSVD0_WIDTH;
                            14928 ; 268  |    } B;
                            14929 ; 269  |    int I;
                            14930 ; 270  |    unsigned int U;
                            14931 ; 271  |} rtc_xtaldivide_type;
                            14932 ; 272  |#define HW_RTC_XTALDIVIDE   (*(volatile rtc_xtaldivide_type _X*) (HW_RTC_BASEADDR+6))  /* 
                                  RTC Xtal-clock Pre-Divider Word Register */
                            14933 ; 273  |/////////////////////////////////////////////////////////////////////////////////
                            14934 ; 274  |
                            14935 ; 275  |//  RTC PERSISTENT Register0 (HW_RTC_PERSISTENT0) Bit Definitions
                            14936 ; 276  |
                            14937 ; 277  |#define HW_RTC_PERSISTENT0_ALARMEN_BITPOS (0)
                            14938 ; 278  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_BITPOS (1)
                            14939 ; 279  |#define HW_RTC_PERSISTENT0_ALARMWAKE_BITPOS (2)
                            14940 ; 280  |#define HW_RTC_PERSISTENT0_XTALPDOWN_BITPOS (3)
                            14941 ; 281  |#define HW_RTC_PERSISTENT0_RSVD0_BITPOS (4)
                            14942 ; 282  |
                            14943 ; 283  |#define HW_RTC_PERSISTENT0_ALARMEN_WIDTH (1)
                            14944 ; 284  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDTH (1)
                            14945 ; 285  |#define HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH (1)
                            14946 ; 286  |#define HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH (1)
                            14947 ; 287  |#define HW_RTC_PERSISTENT0_RSVD0_WIDTH (21)
                            14948 ; 288  |
                            14949 ; 289  |#define HW_RTC_PERSISTENT0_ALARMEN_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMEN_WIDTH)-1)<<HW_
                                  RTC_PERSISTENT0_ALARMEN_BITPOS) 
                            14950 ; 290  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDT
                                  H)-1)<<HW_RTC_PERSISTENT0_ALARMWAKE_EN_BITPOS)
                            14951 ; 291  |#define HW_RTC_PERSISTENT0_ALARMWAKE_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH)-1)<
                                  <HW_RTC_PERSISTENT0_ALARMWAKE_BITPOS) 
                            14952 ; 292  |#define HW_RTC_PERSISTENT0_XTALPDOWN_SETMASK (((1<<HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH)-1)<
                                  <HW_RTC_PERSISTENT0_XTALPDOWN_BITPOS) 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 250

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14953 ; 293  |#define HW_RTC_PERSISTENT0_RSVD0_SETMASK (((1<<HW_RTC_PERSISTENT0_RSVD0_WIDTH)-1)<<HW_RTC_
                                  PERSISTENT0_RSVD0_BITPOS) 
                            14954 ; 294  |
                            14955 ; 295  |#define HW_RTC_PERSISTENT0_ALARMEN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMEN_SETMASK)
                            14956 ; 296  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMWAKE_EN_SE
                                  TMASK)
                            14957 ; 297  |#define HW_RTC_PERSISTENT0_ALARMWAKE_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMWAKE_SETMASK)
                                  
                            14958 ; 298  |#define HW_RTC_PERSISTENT0_XTALPDOWN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_XTALPDOWN_SETMASK)
                                  
                            14959 ; 299  |#define HW_RTC_PERSISTENT0_RSVD0_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_RSVD0_SETMASK)
                            14960 ; 300  |
                            14961 ; 301  |typedef union               
                            14962 ; 302  |{
                            14963 ; 303  |   struct {
                            14964 ; 304  |      int ALARMEN   : HW_RTC_PERSISTENT0_ALARMEN_WIDTH;
                            14965 ; 305  |           int ALARMWAKE_EN  :  HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDTH;
                            14966 ; 306  |      int ALARMWAKE : HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH;
                            14967 ; 307  |      int XTALPDOWN : HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH;
                            14968 ; 308  |      int RSVD0     : HW_RTC_PERSISTENT0_RSVD0_WIDTH;
                            14969 ; 309  |   } B;
                            14970 ; 310  |    int I;
                            14971 ; 311  |    unsigned int U;
                            14972 ; 312  |} rtc_PERSISTENT0_type;
                            14973 ; 313  |#define HW_RTC_PERSISTENT0   (*(volatile rtc_PERSISTENT0_type _X*) (HW_RTC_BASEADDR+7))  /
                                  * RTC PERSISTENT Register0 */
                            14974 ; 314  |
                            14975 ; 315  |/////////////////////////////////////////////////////////////////////////////////
                            14976 ; 316  |
                            14977 ; 317  |//  RTC PERSISTENT Register1 (HW_RTC_PERSISTENT1) Bit Definitions
                            14978 ; 318  |
                            14979 ; 319  |#define HW_RTC_PERSISTENT1_RSVD0_BITPOS (0)
                            14980 ; 320  |
                            14981 ; 321  |#define HW_RTC_PERSISTENT1_RSVD0_WIDTH (24)
                            14982 ; 322  |
                            14983 ; 323  |#define HW_RTC_PERSISTENT1_RSVD0_SETMASK (((1<<HW_RTC_PERSISTENT1_RSVD0_WIDTH)-1)<<HW_RTC_
                                  PERSISTENT1_RSVD0_BITPOS) 
                            14984 ; 324  |
                            14985 ; 325  |#define HW_RTC_PERSISTENT1_RSVD0_CLRMASK (~(WORD)HW_RTC_PERSISTENT1_RSVD0_SETMASK)
                            14986 ; 326  |
                            14987 ; 327  |
                            14988 ; 328  |typedef union               
                            14989 ; 329  |{
                            14990 ; 330  |    struct {
                            14991 ; 331  |         int RSVD0      : HW_RTC_PERSISTENT1_RSVD0_WIDTH;
                            14992 ; 332  |    } B;
                            14993 ; 333  |    int I;
                            14994 ; 334  |    unsigned int U;
                            14995 ; 335  |} rtc_PERSISTENT1_type;
                            14996 ; 336  |#define HW_RTC_PERSISTENT1   (*(volatile rtc_PERSISTENT1_type _X*) (HW_RTC_BASEADDR+8))  /
                                  * RTC PERSISTENT Register1 */
                            14997 ; 337  |
                            14998 ; 338  |
                            14999 ; 339  |#endif
                            15000 ; 340  |
                            15001 ; 341  |
                            15002 ; 342  |
                            15003 ; 343  |
                            15004 ; 344  |
                            15005 ; 345  |
                            15006 ; 346  |
                            15007 ; 347  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 251

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15008 ; 348  |
                            15009 ; 349  |
                            15010 ; 350  |
                            15011 ; 351  |
                            15012 ; 352  |
                            15013 ; 353  |
                            15014 
                            15016 
                            15017 ; 30   |#include "regsspare.h"
                            15018 
                            15020 
                            15021 ; 1    |#if !(defined(RESGSSPARE_INC))
                            15022 ; 2    |#define RESGSSPARE_INC 1
                            15023 ; 3    |
                            15024 ; 4    |#define HW_SPARER_BASEADDR (0xFA16)
                            15025 ; 5    |
                            15026 ; 6    |
                            15027 ; 7    |#define HW_SPARER_I2SS_BITPOS 0
                            15028 ; 8    |#define HW_SPARER_USB_SELECT_BITPOS 1
                            15029 ; 9    |#define HW_SPARER_USB_PLUGIN_BITPOS 8
                            15030 ; 10   |#define HW_SPARER_PSWITCH_BITPOS 9
                            15031 ; 11   |
                            15032 ; 12   |#define HW_SPARER_I2SS_SETMASK 1<<HW_SPARER_I2SS_BITPOS
                            15033 ; 13   |#define HW_SPARER_USB_SELECT_SETMASK 1<<HW_SPARER_USB_SELECT_BITPOS
                            15034 ; 14   |
                            15035 ; 15   |#define HW_SPARER_I2SS_CLRMASK ~(WORD)HW_SPARER_I2SS_SETMASK
                            15036 ; 16   |#define HW_SPARER_USB_SELECT_CLRMASK ~(WORD)HW_SPARER_USB_SELECT_SETMASK
                            15037 ; 17   |
                            15038 ; 18   |
                            15039 ; 19   |
                            15040 ; 20   |typedef union               
                            15041 ; 21   |{
                            15042 ; 22   |    struct {
                            15043 ; 23   |        int      I2SS       :1;     
                            15044 ; 24   |        int      USBSELECT  :1;     
                            15045 ; 25   |        unsigned            :6;
                            15046 ; 26   |        int      USBPLUGIN  :1;     
                            15047 ; 27   |        int      PSWITCH    :1;     
                            15048 ; 28   |    } B;
                            15049 ; 29   |
                            15050 ; 30   |    int I;
                            15051 ; 31   |
                            15052 ; 32   |} spare_type;
                            15053 ; 33   |#define HW_SPARER      (*(volatile spare_type _X*) (HW_SPARER_BASEADDR))
                            15054 ; 34   |
                            15055 ; 35   |
                            15056 ; 36   |
                            15057 ; 37   |#endif
                            15058 
                            15060 
                            15061 ; 31   |#include "regsspi.h"
                            15062 
                            15064 
                            15065 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15066 ; 2    |//;; Copyright(C) SigmaTel, Inc. 2002-2003
                            15067 ; 3    |//;; Filename    : regsspi.inc
                            15068 ; 4    |//;; Description : Register definitions for SPI interface
                            15069 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15070 ; 6    |
                            15071 ; 7    |/////////////////////////////////////////////////////////////////////////////////
                            15072 ; 8    |// The following naming conventions are followed in this file.
                            15073 ; 9    |// All registers are named using the format...
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 252

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15074 ; 10   |//     HW_<module>_<regname>
                            15075 ; 11   |// where <module> is the module name which can be any of the following...
                            15076 ; 12   |//     USB20
                            15077 ; 13   |// (Note that when there is more than one copy of a particular module, the
                            15078 ; 14   |// module name includes a number starting from 0 for the first instance of
                            15079 ; 15   |// that module)
                            15080 ; 16   |// <regname> is the specific register within that module
                            15081 ; 17   |// We also define the following...
                            15082 ; 18   |//     HW_<module>_<regname>_BITPOS
                            15083 ; 19   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            15084 ; 20   |//     HW_<module>_<regname>_SETMASK
                            15085 ; 21   |// which does something else, and
                            15086 ; 22   |//     HW_<module>_<regname>_CLRMASK
                            15087 ; 23   |// which does something else.
                            15088 ; 24   |// Other rules
                            15089 ; 25   |//     All caps
                            15090 ; 26   |//     Numeric identifiers start at 0
                            15091 ; 27   |#if !(defined(regsspiinc))
                            15092 ; 28   |#define regsspiinc 1
                            15093 ; 29   |
                            15094 ; 30   |#include "types.h"
                            15095 
                            15097 
                            15098 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            15099 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            15100 ; 3    |//
                            15101 ; 4    |// Filename: types.h
                            15102 ; 5    |// Description: Standard data types
                            15103 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            15104 ; 7    |
                            15105 ; 8    |#ifndef _TYPES_H
                            15106 ; 9    |#define _TYPES_H
                            15107 ; 10   |
                            15108 ; 11   |// TODO:  move this outta here!
                            15109 ; 12   |#if !defined(NOERROR)
                            15110 ; 13   |#define NOERROR 0
                            15111 ; 14   |#define SUCCESS 0
                            15112 ; 15   |#endif 
                            15113 ; 16   |#if !defined(SUCCESS)
                            15114 ; 17   |#define SUCCESS  0
                            15115 ; 18   |#endif
                            15116 ; 19   |#if !defined(ERROR)
                            15117 ; 20   |#define ERROR   -1
                            15118 ; 21   |#endif
                            15119 ; 22   |#if !defined(FALSE)
                            15120 ; 23   |#define FALSE 0
                            15121 ; 24   |#endif
                            15122 ; 25   |#if !defined(TRUE)
                            15123 ; 26   |#define TRUE  1
                            15124 ; 27   |#endif
                            15125 ; 28   |
                            15126 ; 29   |#if !defined(NULL)
                            15127 ; 30   |#define NULL 0
                            15128 ; 31   |#endif
                            15129 ; 32   |
                            15130 ; 33   |#define MAX_INT     0x7FFFFF
                            15131 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            15132 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            15133 ; 36   |#define MAX_ULONG   (-1) 
                            15134 ; 37   |
                            15135 ; 38   |#define WORD_SIZE   24              // word size in bits
                            15136 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 253

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15137 ; 40   |
                            15138 ; 41   |
                            15139 ; 42   |#define BYTE    unsigned char       // btVarName
                            15140 ; 43   |#define CHAR    signed char         // cVarName
                            15141 ; 44   |#define USHORT  unsigned short      // usVarName
                            15142 ; 45   |#define SHORT   unsigned short      // sVarName
                            15143 ; 46   |#define WORD    unsigned int        // wVarName
                            15144 ; 47   |#define INT     signed int          // iVarName
                            15145 ; 48   |#define DWORD   unsigned long       // dwVarName
                            15146 ; 49   |#define LONG    signed long         // lVarName
                            15147 ; 50   |#define BOOL    unsigned int        // bVarName
                            15148 ; 51   |#define FRACT   _fract              // frVarName
                            15149 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            15150 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            15151 ; 54   |#define FLOAT   float               // fVarName
                            15152 ; 55   |#define DBL     double              // dVarName
                            15153 ; 56   |#define ENUM    enum                // eVarName
                            15154 ; 57   |#define CMX     _complex            // cmxVarName
                            15155 ; 58   |typedef WORD UCS3;                   // 
                            15156 ; 59   |
                            15157 ; 60   |#define UINT16  unsigned short
                            15158 ; 61   |#define UINT8   unsigned char   
                            15159 ; 62   |#define UINT32  unsigned long
                            15160 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            15161 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            15162 ; 65   |#define WCHAR   UINT16
                            15163 ; 66   |
                            15164 ; 67   |//UINT128 is 16 bytes or 6 words
                            15165 ; 68   |typedef struct UINT128_3500 {   
                            15166 ; 69   |    int val[6];     
                            15167 ; 70   |} UINT128_3500;
                            15168 ; 71   |
                            15169 ; 72   |#define UINT128   UINT128_3500
                            15170 ; 73   |
                            15171 ; 74   |// Little endian word packed byte strings:   
                            15172 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            15173 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            15174 ; 77   |// Little endian word packed byte strings:   
                            15175 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            15176 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            15177 ; 80   |
                            15178 ; 81   |// Declare Memory Spaces To Use When Coding
                            15179 ; 82   |// A. Sector Buffers
                            15180 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            15181 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            15182 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            15183 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            15184 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            15185 ; 88   |// B. Media DDI Memory
                            15186 ; 89   |#define MEDIA_DDI_MEM _Y
                            15187 ; 90   |
                            15188 ; 91   |
                            15189 ; 92   |
                            15190 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            15191 ; 94   |// Examples of circular pointers:
                            15192 ; 95   |//    INT CIRC cpiVarName
                            15193 ; 96   |//    DWORD CIRC cpdwVarName
                            15194 ; 97   |
                            15195 ; 98   |#define RETCODE INT                 // rcVarName
                            15196 ; 99   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 254

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15197 ; 100  |// generic bitfield structure
                            15198 ; 101  |struct Bitfield {
                            15199 ; 102  |    unsigned int B0  :1;
                            15200 ; 103  |    unsigned int B1  :1;
                            15201 ; 104  |    unsigned int B2  :1;
                            15202 ; 105  |    unsigned int B3  :1;
                            15203 ; 106  |    unsigned int B4  :1;
                            15204 ; 107  |    unsigned int B5  :1;
                            15205 ; 108  |    unsigned int B6  :1;
                            15206 ; 109  |    unsigned int B7  :1;
                            15207 ; 110  |    unsigned int B8  :1;
                            15208 ; 111  |    unsigned int B9  :1;
                            15209 ; 112  |    unsigned int B10 :1;
                            15210 ; 113  |    unsigned int B11 :1;
                            15211 ; 114  |    unsigned int B12 :1;
                            15212 ; 115  |    unsigned int B13 :1;
                            15213 ; 116  |    unsigned int B14 :1;
                            15214 ; 117  |    unsigned int B15 :1;
                            15215 ; 118  |    unsigned int B16 :1;
                            15216 ; 119  |    unsigned int B17 :1;
                            15217 ; 120  |    unsigned int B18 :1;
                            15218 ; 121  |    unsigned int B19 :1;
                            15219 ; 122  |    unsigned int B20 :1;
                            15220 ; 123  |    unsigned int B21 :1;
                            15221 ; 124  |    unsigned int B22 :1;
                            15222 ; 125  |    unsigned int B23 :1;
                            15223 ; 126  |};
                            15224 ; 127  |
                            15225 ; 128  |union BitInt {
                            15226 ; 129  |        struct Bitfield B;
                            15227 ; 130  |        int        I;
                            15228 ; 131  |};
                            15229 ; 132  |
                            15230 ; 133  |#define MAX_MSG_LENGTH 10
                            15231 ; 134  |struct CMessage
                            15232 ; 135  |{
                            15233 ; 136  |        unsigned int m_uLength;
                            15234 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            15235 ; 138  |};
                            15236 ; 139  |
                            15237 ; 140  |typedef struct {
                            15238 ; 141  |    WORD m_wLength;
                            15239 ; 142  |    WORD m_wMessage;
                            15240 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            15241 ; 144  |} Message;
                            15242 ; 145  |
                            15243 ; 146  |struct MessageQueueDescriptor
                            15244 ; 147  |{
                            15245 ; 148  |        int *m_pBase;
                            15246 ; 149  |        int m_iModulo;
                            15247 ; 150  |        int m_iSize;
                            15248 ; 151  |        int *m_pHead;
                            15249 ; 152  |        int *m_pTail;
                            15250 ; 153  |};
                            15251 ; 154  |
                            15252 ; 155  |struct ModuleEntry
                            15253 ; 156  |{
                            15254 ; 157  |    int m_iSignaledEventMask;
                            15255 ; 158  |    int m_iWaitEventMask;
                            15256 ; 159  |    int m_iResourceOfCode;
                            15257 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 255

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15258 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            15259 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            15260 ; 163  |    int m_uTimeOutHigh;
                            15261 ; 164  |    int m_uTimeOutLow;
                            15262 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            15263 ; 166  |};
                            15264 ; 167  |
                            15265 ; 168  |union WaitMask{
                            15266 ; 169  |    struct B{
                            15267 ; 170  |        unsigned int m_bNone     :1;
                            15268 ; 171  |        unsigned int m_bMessage  :1;
                            15269 ; 172  |        unsigned int m_bTimer    :1;
                            15270 ; 173  |        unsigned int m_bButton   :1;
                            15271 ; 174  |    } B;
                            15272 ; 175  |    int I;
                            15273 ; 176  |} ;
                            15274 ; 177  |
                            15275 ; 178  |
                            15276 ; 179  |struct Button {
                            15277 ; 180  |        WORD wButtonEvent;
                            15278 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            15279 ; 182  |};
                            15280 ; 183  |
                            15281 ; 184  |struct Message {
                            15282 ; 185  |        WORD wMsgLength;
                            15283 ; 186  |        WORD wMsgCommand;
                            15284 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            15285 ; 188  |};
                            15286 ; 189  |
                            15287 ; 190  |union EventTypes {
                            15288 ; 191  |        struct CMessage msg;
                            15289 ; 192  |        struct Button Button ;
                            15290 ; 193  |        struct Message Message;
                            15291 ; 194  |};
                            15292 ; 195  |
                            15293 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            15294 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            15295 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            15296 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            15297 ; 200  |
                            15298 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            15299 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            15300 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            15301 ; 204  |
                            15302 ; 205  |#if DEBUG
                            15303 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            15304 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            15305 ; 208  |#else 
                            15306 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            15307 ; 210  |#define DebugBuildAssert(x)    
                            15308 ; 211  |#endif
                            15309 ; 212  |
                            15310 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            15311 ; 214  |//  #pragma asm
                            15312 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            15313 ; 216  |//  #pragma endasm
                            15314 ; 217  |
                            15315 ; 218  |
                            15316 ; 219  |#ifdef COLOR_262K
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 256

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15317 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            15318 ; 221  |#elif defined(COLOR_65K)
                            15319 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            15320 ; 223  |#else
                            15321 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            15322 ; 225  |#endif
                            15323 ; 226  |    
                            15324 ; 227  |#endif // #ifndef _TYPES_H
                            15325 
                            15327 
                            15328 ; 31   |
                            15329 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15330 ; 33   |
                            15331 ; 34   |//   SPI STMP3500 Registers 
                            15332 ; 35   |//   Last Updated 7.7.2003 Dave Dyches
                            15333 ; 36   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15334 ; 37   |
                            15335 ; 38   |#define HW_SPI_BASEADDR (0xFFF9)
                            15336 ; 39   |
                            15337 ; 40   |
                            15338 ; 41   |
                            15339 ; 42   |// /////////////////////////////////////////////
                            15340 ; 43   |// //  SPI Control/Status Register Bit Definitions
                            15341 ; 44   |#define HW_SPCSR_SPE_BITPOS (0)
                            15342 ; 45   |#define HW_SPCSR_MSTR_BITPOS (1)
                            15343 ; 46   |#define HW_SPCSR_SPIE_BITPOS (2)
                            15344 ; 47   |#define HW_SPCSR_CPOL_BITPOS (3)
                            15345 ; 48   |#define HW_SPCSR_CPHA_BITPOS (4)
                            15346 ; 49   |#define HW_SPCSR_SPIF_BITPOS (5)
                            15347 ; 50   |#define HW_SPCSR_WCOL_BITPOS (6)
                            15348 ; 51   |#define HW_SPCSR_MODF_BITPOS (7)
                            15349 ; 52   |#define HW_SPCSR_DIV_BITPOS (8)
                            15350 ; 53   |#define HW_SPCSR_RSVD_BITPOS (16)
                            15351 ; 54   |
                            15352 ; 55   |#define HW_SPCSR_SPE_WIDTH (1)
                            15353 ; 56   |#define HW_SPCSR_MSTR_WIDTH (1)
                            15354 ; 57   |#define HW_SPCSR_SPIE_WIDTH (1)
                            15355 ; 58   |#define HW_SPCSR_CPOL_WIDTH (1)
                            15356 ; 59   |#define HW_SPCSR_CPHA_WIDTH (1)
                            15357 ; 60   |#define HW_SPCSR_SPIF_WIDTH (1)
                            15358 ; 61   |#define HW_SPCSR_WCOL_WIDTH (1)
                            15359 ; 62   |#define HW_SPCSR_MODF_WIDTH (1)
                            15360 ; 63   |#define HW_SPCSR_DIV_WIDTH (8)
                            15361 ; 64   |#define HW_SPCSR_RSVD_WIDTH (8)
                            15362 ; 65   |
                            15363 ; 66   |#define HW_SPCSR_SPE_SETMASK (((1<<HW_SPCSR_SPE_WIDTH)-1)<<HW_SPCSR_SPE_BITPOS)
                            15364 ; 67   |#define HW_SPCSR_MSTR_SETMASK (((1<<HW_SPCSR_MSTR_WIDTH)-1)<<HW_SPCSR_MSTR_BITPOS)
                            15365 ; 68   |#define HW_SPCSR_SPIE_SETMASK (((1<<HW_SPCSR_SPIE_WIDTH)-1)<<HW_SPCSR_SPIE_BITPOS)
                            15366 ; 69   |#define HW_SPCSR_CPOL_SETMASK (((1<<HW_SPCSR_CPOL_WIDTH)-1)<<HW_SPCSR_CPOL_BITPOS)
                            15367 ; 70   |#define HW_SPCSR_CPHA_SETMASK (((1<<HW_SPCSR_CPHA_WIDTH)-1)<<HW_SPCSR_CPHA_BITPOS)
                            15368 ; 71   |#define HW_SPCSR_SPIF_SETMASK (((1<<HW_SPCSR_SPIF_WIDTH)-1)<<HW_SPCSR_SPIF_BITPOS)
                            15369 ; 72   |#define HW_SPCSR_WCOL_SETMASK (((1<<HW_SPCSR_WCOL_WIDTH)-1)<<HW_SPCSR_WCOL_BITPOS)
                            15370 ; 73   |#define HW_SPCSR_MODF_SETMASK (((1<<HW_SPCSR_MODF_WIDTH)-1)<<HW_SPCSR_MODF_BITPOS)
                            15371 ; 74   |#define HW_SPCSR_DIV_SETMASK (((1<<HW_SPCSR_DIV_WIDTH)-1)<<HW_SPCSR_DIV_BITPOS)
                            15372 ; 75   |#define HW_SPCSR_RSVD_SETMASK (((1<<HW_SPCSR_RSVD_WIDTH)-1)<<HW_SPCSR_RSVD_BITPOS)
                            15373 ; 76   |
                            15374 ; 77   |#define HW_SPCSR_SPE_CLRMASK (~(WORD)HW_SPCSR_SPE_SETMASK)
                            15375 ; 78   |#define HW_SPCSR_MSTR_CLRMASK (~(WORD)HW_SPCSR_MSTR_SETMASK)
                            15376 ; 79   |#define HW_SPCSR_SPIE_CLRMASK (~(WORD)HW_SPCSR_SPIE_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 257

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15377 ; 80   |#define HW_SPCSR_CPOL_CLRMASK (~(WORD)HW_SPCSR_CPOL_SETMASK)
                            15378 ; 81   |#define HW_SPCSR_CPHA_CLRMASK (~(WORD)HW_SPCSR_CPHA_SETMASK)
                            15379 ; 82   |#define HW_SPCSR_SPIF_CLRMASK (~(WORD)HW_SPCSR_SPIF_SETMASK)
                            15380 ; 83   |#define HW_SPCSR_WCOL_CLRMASK (~(WORD)HW_SPCSR_WCOL_SETMASK)
                            15381 ; 84   |#define HW_SPCSR_MODF_CLRMASK (~(WORD)HW_SPCSR_MODF_SETMASK)
                            15382 ; 85   |#define HW_SPCSR_DIV_CLRMASK (~(WORD)HW_SPCSR_DIV_SETMASK)
                            15383 ; 86   |#define HW_SPCSR_RSVD_CLRMASK (~(WORD)HW_SPCSR_RSVD_SETMASK)
                            15384 ; 87   |
                            15385 ; 88   |typedef union               
                            15386 ; 89   |{
                            15387 ; 90   |    struct {
                            15388 ; 91   |        int SPE                 : HW_SPCSR_SPE_WIDTH;    
                            15389 ; 92   |        int MSTR                : HW_SPCSR_MSTR_WIDTH;
                            15390 ; 93   |        int SPIE                    : HW_SPCSR_SPIE_WIDTH;
                            15391 ; 94   |        int CPOL                : HW_SPCSR_CPOL_WIDTH;
                            15392 ; 95   |        int CPHA                : HW_SPCSR_CPHA_WIDTH;
                            15393 ; 96   |        int SPIF                : HW_SPCSR_SPIF_WIDTH;
                            15394 ; 97   |        int WCOL                    : HW_SPCSR_WCOL_WIDTH;
                            15395 ; 98   |        int MODF                : HW_SPCSR_MODF_WIDTH;
                            15396 ; 99   |        int DIV                 : HW_SPCSR_DIV_WIDTH;
                            15397 ; 100  |    } B;
                            15398 ; 101  |
                            15399 ; 102  |    int I;
                            15400 ; 103  |    unsigned int U;
                            15401 ; 104  |} spcsr_type;
                            15402 ; 105  |#define HW_SPCSR      (*(volatile spcsr_type _X*) (HW_SPI_BASEADDR))    /* SPI Control / S
                                  tatus Register */
                            15403 ; 106  |
                            15404 ; 107  |// /////////////////////////////////////////////
                            15405 ; 108  |// //  SPI Data Register Bit Definitions
                            15406 ; 109  |#define HW_SPDR_SPIDATA_BITPOS (0)
                            15407 ; 110  |#define HW_SPDR_RSVD_BITPOS (8)
                            15408 ; 111  |
                            15409 ; 112  |#define HW_SPDR_SPIDATA_WIDTH (8)
                            15410 ; 113  |#define HW_SPDR_RSVD_WIDTH (16)
                            15411 ; 114  |
                            15412 ; 115  |#define HW_SPDR_SPIDATA_SETMASK (((1<<HW_SPDR_SPIDATA_WIDTH)-1)<<HW_SPDR_SPIDATA_BITPOS)
                            15413 ; 116  |#define HW_SPDR_RSVD_SETMASK (((1<<HW_SPDR_RSVD_WIDTH)-1)<<HW_SPDR_RSVD_BITPOS)
                            15414 ; 117  |
                            15415 ; 118  |#define HW_SPDR_SPIDATA_CLRMASK (~(WORD)HW_SPDR_SPIDATA_SETMASK) 
                            15416 ; 119  |#define HW_SPDR_RSVD_CLRMASK (~(WORD)HW_SPDR_RSVD_SETMASK)
                            15417 ; 120  |
                            15418 ; 121  |typedef union               
                            15419 ; 122  |{
                            15420 ; 123  |    struct {
                            15421 ; 124  |        int SPIDATA                     : HW_SPDR_SPIDATA_WIDTH;
                            15422 ; 125  |    } B;
                            15423 ; 126  |
                            15424 ; 127  |    int I;
                            15425 ; 128  |    unsigned int U;
                            15426 ; 129  |} spdr_type;
                            15427 ; 130  |#define HW_SPDR      (*(volatile spdr_type _X*) (HW_SPI_BASEADDR+1))    /* SPI Data Regist
                                  er */
                            15428 ; 131  |
                            15429 ; 132  |
                            15430 ; 133  |#endif
                            15431 ; 134  |
                            15432 ; 135  |
                            15433 
                            15435 
                            15436 ; 32   |#include "regsswizzle.h"
                            15437 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 258

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15439 
                            15440 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15441 ; 2    |//;; Copyright(C) SigmaTel, Inc. 2002-2003
                            15442 ; 3    |//;; Filename    : regsswizzle.inc
                            15443 ; 4    |//;; Description : Register definitions for Swizzle interface
                            15444 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15445 ; 6    |
                            15446 ; 7    |/////////////////////////////////////////////////////////////////////////////////
                            15447 ; 8    |// The following naming conventions are followed in this file.
                            15448 ; 9    |// All registers are named using the format...
                            15449 ; 10   |//     HW_<module>_<regname>
                            15450 ; 11   |// where <module> is the module name which can be any of the following...
                            15451 ; 12   |//     USB20
                            15452 ; 13   |// (Note that when there is more than one copy of a particular module, the
                            15453 ; 14   |// module name includes a number starting from 0 for the first instance of
                            15454 ; 15   |// that module)
                            15455 ; 16   |// <regname> is the specific register within that module
                            15456 ; 17   |// We also define the following...
                            15457 ; 18   |//     HW_<module>_<regname>_BITPOS
                            15458 ; 19   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            15459 ; 20   |//     HW_<module>_<regname>_SETMASK
                            15460 ; 21   |// which does something else, and
                            15461 ; 22   |//     HW_<module>_<regname>_CLRMASK
                            15462 ; 23   |// which does something else.
                            15463 ; 24   |// Other rules
                            15464 ; 25   |//     All caps
                            15465 ; 26   |//     Numeric identifiers start at 0
                            15466 ; 27   |#if !(defined(regsswizzleinc))
                            15467 ; 28   |#define regsswizzleinc 1
                            15468 ; 29   |
                            15469 ; 30   |#include "types.h"
                            15470 
                            15472 
                            15473 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            15474 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            15475 ; 3    |//
                            15476 ; 4    |// Filename: types.h
                            15477 ; 5    |// Description: Standard data types
                            15478 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            15479 ; 7    |
                            15480 ; 8    |#ifndef _TYPES_H
                            15481 ; 9    |#define _TYPES_H
                            15482 ; 10   |
                            15483 ; 11   |// TODO:  move this outta here!
                            15484 ; 12   |#if !defined(NOERROR)
                            15485 ; 13   |#define NOERROR 0
                            15486 ; 14   |#define SUCCESS 0
                            15487 ; 15   |#endif 
                            15488 ; 16   |#if !defined(SUCCESS)
                            15489 ; 17   |#define SUCCESS  0
                            15490 ; 18   |#endif
                            15491 ; 19   |#if !defined(ERROR)
                            15492 ; 20   |#define ERROR   -1
                            15493 ; 21   |#endif
                            15494 ; 22   |#if !defined(FALSE)
                            15495 ; 23   |#define FALSE 0
                            15496 ; 24   |#endif
                            15497 ; 25   |#if !defined(TRUE)
                            15498 ; 26   |#define TRUE  1
                            15499 ; 27   |#endif
                            15500 ; 28   |
                            15501 ; 29   |#if !defined(NULL)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 259

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15502 ; 30   |#define NULL 0
                            15503 ; 31   |#endif
                            15504 ; 32   |
                            15505 ; 33   |#define MAX_INT     0x7FFFFF
                            15506 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            15507 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            15508 ; 36   |#define MAX_ULONG   (-1) 
                            15509 ; 37   |
                            15510 ; 38   |#define WORD_SIZE   24              // word size in bits
                            15511 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            15512 ; 40   |
                            15513 ; 41   |
                            15514 ; 42   |#define BYTE    unsigned char       // btVarName
                            15515 ; 43   |#define CHAR    signed char         // cVarName
                            15516 ; 44   |#define USHORT  unsigned short      // usVarName
                            15517 ; 45   |#define SHORT   unsigned short      // sVarName
                            15518 ; 46   |#define WORD    unsigned int        // wVarName
                            15519 ; 47   |#define INT     signed int          // iVarName
                            15520 ; 48   |#define DWORD   unsigned long       // dwVarName
                            15521 ; 49   |#define LONG    signed long         // lVarName
                            15522 ; 50   |#define BOOL    unsigned int        // bVarName
                            15523 ; 51   |#define FRACT   _fract              // frVarName
                            15524 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            15525 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            15526 ; 54   |#define FLOAT   float               // fVarName
                            15527 ; 55   |#define DBL     double              // dVarName
                            15528 ; 56   |#define ENUM    enum                // eVarName
                            15529 ; 57   |#define CMX     _complex            // cmxVarName
                            15530 ; 58   |typedef WORD UCS3;                   // 
                            15531 ; 59   |
                            15532 ; 60   |#define UINT16  unsigned short
                            15533 ; 61   |#define UINT8   unsigned char   
                            15534 ; 62   |#define UINT32  unsigned long
                            15535 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            15536 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            15537 ; 65   |#define WCHAR   UINT16
                            15538 ; 66   |
                            15539 ; 67   |//UINT128 is 16 bytes or 6 words
                            15540 ; 68   |typedef struct UINT128_3500 {   
                            15541 ; 69   |    int val[6];     
                            15542 ; 70   |} UINT128_3500;
                            15543 ; 71   |
                            15544 ; 72   |#define UINT128   UINT128_3500
                            15545 ; 73   |
                            15546 ; 74   |// Little endian word packed byte strings:   
                            15547 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            15548 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            15549 ; 77   |// Little endian word packed byte strings:   
                            15550 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            15551 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            15552 ; 80   |
                            15553 ; 81   |// Declare Memory Spaces To Use When Coding
                            15554 ; 82   |// A. Sector Buffers
                            15555 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            15556 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            15557 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            15558 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            15559 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            15560 ; 88   |// B. Media DDI Memory
                            15561 ; 89   |#define MEDIA_DDI_MEM _Y
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 260

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15562 ; 90   |
                            15563 ; 91   |
                            15564 ; 92   |
                            15565 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            15566 ; 94   |// Examples of circular pointers:
                            15567 ; 95   |//    INT CIRC cpiVarName
                            15568 ; 96   |//    DWORD CIRC cpdwVarName
                            15569 ; 97   |
                            15570 ; 98   |#define RETCODE INT                 // rcVarName
                            15571 ; 99   |
                            15572 ; 100  |// generic bitfield structure
                            15573 ; 101  |struct Bitfield {
                            15574 ; 102  |    unsigned int B0  :1;
                            15575 ; 103  |    unsigned int B1  :1;
                            15576 ; 104  |    unsigned int B2  :1;
                            15577 ; 105  |    unsigned int B3  :1;
                            15578 ; 106  |    unsigned int B4  :1;
                            15579 ; 107  |    unsigned int B5  :1;
                            15580 ; 108  |    unsigned int B6  :1;
                            15581 ; 109  |    unsigned int B7  :1;
                            15582 ; 110  |    unsigned int B8  :1;
                            15583 ; 111  |    unsigned int B9  :1;
                            15584 ; 112  |    unsigned int B10 :1;
                            15585 ; 113  |    unsigned int B11 :1;
                            15586 ; 114  |    unsigned int B12 :1;
                            15587 ; 115  |    unsigned int B13 :1;
                            15588 ; 116  |    unsigned int B14 :1;
                            15589 ; 117  |    unsigned int B15 :1;
                            15590 ; 118  |    unsigned int B16 :1;
                            15591 ; 119  |    unsigned int B17 :1;
                            15592 ; 120  |    unsigned int B18 :1;
                            15593 ; 121  |    unsigned int B19 :1;
                            15594 ; 122  |    unsigned int B20 :1;
                            15595 ; 123  |    unsigned int B21 :1;
                            15596 ; 124  |    unsigned int B22 :1;
                            15597 ; 125  |    unsigned int B23 :1;
                            15598 ; 126  |};
                            15599 ; 127  |
                            15600 ; 128  |union BitInt {
                            15601 ; 129  |        struct Bitfield B;
                            15602 ; 130  |        int        I;
                            15603 ; 131  |};
                            15604 ; 132  |
                            15605 ; 133  |#define MAX_MSG_LENGTH 10
                            15606 ; 134  |struct CMessage
                            15607 ; 135  |{
                            15608 ; 136  |        unsigned int m_uLength;
                            15609 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            15610 ; 138  |};
                            15611 ; 139  |
                            15612 ; 140  |typedef struct {
                            15613 ; 141  |    WORD m_wLength;
                            15614 ; 142  |    WORD m_wMessage;
                            15615 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            15616 ; 144  |} Message;
                            15617 ; 145  |
                            15618 ; 146  |struct MessageQueueDescriptor
                            15619 ; 147  |{
                            15620 ; 148  |        int *m_pBase;
                            15621 ; 149  |        int m_iModulo;
                            15622 ; 150  |        int m_iSize;
                            15623 ; 151  |        int *m_pHead;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 261

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15624 ; 152  |        int *m_pTail;
                            15625 ; 153  |};
                            15626 ; 154  |
                            15627 ; 155  |struct ModuleEntry
                            15628 ; 156  |{
                            15629 ; 157  |    int m_iSignaledEventMask;
                            15630 ; 158  |    int m_iWaitEventMask;
                            15631 ; 159  |    int m_iResourceOfCode;
                            15632 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            15633 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            15634 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            15635 ; 163  |    int m_uTimeOutHigh;
                            15636 ; 164  |    int m_uTimeOutLow;
                            15637 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            15638 ; 166  |};
                            15639 ; 167  |
                            15640 ; 168  |union WaitMask{
                            15641 ; 169  |    struct B{
                            15642 ; 170  |        unsigned int m_bNone     :1;
                            15643 ; 171  |        unsigned int m_bMessage  :1;
                            15644 ; 172  |        unsigned int m_bTimer    :1;
                            15645 ; 173  |        unsigned int m_bButton   :1;
                            15646 ; 174  |    } B;
                            15647 ; 175  |    int I;
                            15648 ; 176  |} ;
                            15649 ; 177  |
                            15650 ; 178  |
                            15651 ; 179  |struct Button {
                            15652 ; 180  |        WORD wButtonEvent;
                            15653 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            15654 ; 182  |};
                            15655 ; 183  |
                            15656 ; 184  |struct Message {
                            15657 ; 185  |        WORD wMsgLength;
                            15658 ; 186  |        WORD wMsgCommand;
                            15659 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            15660 ; 188  |};
                            15661 ; 189  |
                            15662 ; 190  |union EventTypes {
                            15663 ; 191  |        struct CMessage msg;
                            15664 ; 192  |        struct Button Button ;
                            15665 ; 193  |        struct Message Message;
                            15666 ; 194  |};
                            15667 ; 195  |
                            15668 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            15669 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            15670 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            15671 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            15672 ; 200  |
                            15673 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            15674 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            15675 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            15676 ; 204  |
                            15677 ; 205  |#if DEBUG
                            15678 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            15679 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            15680 ; 208  |#else 
                            15681 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            15682 ; 210  |#define DebugBuildAssert(x)    
                            15683 ; 211  |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 262

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15684 ; 212  |
                            15685 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            15686 ; 214  |//  #pragma asm
                            15687 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            15688 ; 216  |//  #pragma endasm
                            15689 ; 217  |
                            15690 ; 218  |
                            15691 ; 219  |#ifdef COLOR_262K
                            15692 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            15693 ; 221  |#elif defined(COLOR_65K)
                            15694 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            15695 ; 223  |#else
                            15696 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            15697 ; 225  |#endif
                            15698 ; 226  |    
                            15699 ; 227  |#endif // #ifndef _TYPES_H
                            15700 
                            15702 
                            15703 ; 31   |
                            15704 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15705 ; 33   |
                            15706 ; 34   |//   SWIZZLE STMP3500 Registers 
                            15707 ; 35   |//   Last Updated 7.11.2003 Dave Dyches
                            15708 ; 36   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15709 ; 37   |
                            15710 ; 38   |
                            15711 ; 39   |
                            15712 ; 40   |
                            15713 ; 41   |
                            15714 ; 42   |#define HW_SWIZZLE_BASEADDR 0xF380
                            15715 ; 43   |
                            15716 ; 44   |
                            15717 ; 45   |
                            15718 ; 46   |////  Swizzle CSR1 (HW_SWIZZLECSR1) Bit Definitions
                            15719 ; 47   |#define HW_SWIZZLECSR1_EN_BITPOS (0)
                            15720 ; 48   |#define HW_SWIZZLECSR1_LA_BITPOS (1)
                            15721 ; 49   |#define HW_SWIZZLECSR1_LNR_BITPOS (2)
                            15722 ; 50   |#define HW_SWIZZLECSR1_SIGN_BITPOS (3)
                            15723 ; 51   |#define HW_SWIZZLECSR1_SHIFT_BITPOS (4)
                            15724 ; 52   |#define HW_SWIZZLECSR1_MEM_BITPOS (8)
                            15725 ; 53   |#define HW_SWIZZLECSR1_CLK_OFF_BITPOS (9)
                            15726 ; 54   |#define HW_SWIZZLECSR1_NEWADD_BITPOS (10)
                            15727 ; 55   |#define HW_SWIZZLECSR1_RSVD_BITPOS (11)
                            15728 ; 56   |
                            15729 ; 57   |#define HW_SWIZZLECSR1_EN_WIDTH (1)
                            15730 ; 58   |#define HW_SWIZZLECSR1_LA_WIDTH (1)
                            15731 ; 59   |#define HW_SWIZZLECSR1_LNR_WIDTH (1)
                            15732 ; 60   |#define HW_SWIZZLECSR1_SIGN_WIDTH (1)
                            15733 ; 61   |#define HW_SWIZZLECSR1_SHIFT_WIDTH (4)
                            15734 ; 62   |#define HW_SWIZZLECSR1_MEM_WIDTH (1)
                            15735 ; 63   |#define HW_SWIZZLECSR1_CLK_OFF_WIDTH (1)
                            15736 ; 64   |#define HW_SWIZZLECSR1_NEWADD_WIDTH (1)
                            15737 ; 65   |#define HW_SWIZZLECSR1_RSVD_WIDTH (13)
                            15738 ; 66   |
                            15739 ; 67   |#define HW_SWIZZLECSR1_EN_SETMASK (((1<HW_SWIZZLECSR1_EN_WIDTH)-1)<<HW_SWIZZLECSR1_EN_BITP
                                  OS)
                            15740 ; 68   |#define HW_SWIZZLECSR1_LA_SETMASK (((1<HW_SWIZZLECSR1_LA_WIDTH)-1)<<HW_SWIZZLECSR1_LA_BITP
                                  OS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 263

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15741 ; 69   |#define HW_SWIZZLECSR1_LNR_SETMASK (((1<HW_SWIZZLECSR1_LNR_WIDTH)-1)<<HW_SWIZZLECSR1_LNR_B
                                  ITPOS)
                            15742 ; 70   |#define HW_SWIZZLECSR1_SIGN_SETMASK (((1<HW_SWIZZLECSR1_SIGN_WIDTH)-1)<<HW_SWIZZLECSR1_SIG
                                  N_BITPOS)
                            15743 ; 71   |#define HW_SWIZZLECSR1_SHIFT_SETMASK (((1<HW_SWIZZLECSR1_SHIFT_WIDTH)-1)<<HW_SWIZZLECSR1_S
                                  HIFT_BITPOS)
                            15744 ; 72   |#define HW_SWIZZLECSR1_MEM_SETMASK (((1<HW_SWIZZLECSR1_MEM_WIDTH)-1)<<HW_SWIZZLECSR1_MEM_B
                                  ITPOS)
                            15745 ; 73   |#define HW_SWIZZLECSR1_CLK_OFF_SETMASK (((1<HW_SWIZZLECSR1_CLK_OFF_WIDTH)-1)<<HW_SWIZZLECS
                                  R1_CLK_OFF_BITPOS)
                            15746 ; 74   |#define HW_SWIZZLECSR1_NEWADD_SETMASK (((1<HW_SWIZZLECSR1_NEWADD_WIDTH)-1)<<HW_SWIZZLECSR1
                                  _NEWADD_BITPOS)
                            15747 ; 75   |#define HW_SWIZZLECSR1_RSVD_SETMASK (((1<HW_SWIZZLECSR1_RSVD_WIDTH)-1)<<HW_SWIZZLECSR1_RSV
                                  D_BITPOS)
                            15748 ; 76   |
                            15749 ; 77   |#define HW_SWIZZLECSR1_EN_CLRMASK (~(WORD)HW_SWIZZLECSR1_EN_SETMASK)
                            15750 ; 78   |#define HW_SWIZZLECSR1_LA_CLRMASK (~(WORD)HW_SWIZZLECSR1_LA_SETMASK)
                            15751 ; 79   |#define HW_SWIZZLECSR1_LNR_CLRMASK (~(WORD)HW_SWIZZLECSR1_LNR_SETMASK)
                            15752 ; 80   |#define HW_SWIZZLECSR1_SIGN_CLRMASK (~(WORD)HW_SWIZZLECSR1_SIGN_SETMASK)
                            15753 ; 81   |#define HW_SWIZZLECSR1_SHIFT_CLRMASK (~(WORD)HW_SWIZZLECSR1_SHIFT_SETMASK)
                            15754 ; 82   |#define HW_SWIZZLECSR1_MEM_CLRMASK (~(WORD)HW_SWIZZLECSR1_MEM_SETMASK)
                            15755 ; 83   |#define HW_SWIZZLECSR1_CLK_OFF_CLRMASK (~(WORD)HW_SWIZZLECSR1_CLK_OFF_SETMASK)
                            15756 ; 84   |#define HW_SWIZZLECSR1_NEWADD_CLRMASK (~(WORD)HW_SWIZZLECSR1_NEWADD_SETMASK)
                            15757 ; 85   |#define HW_SWIZZLECSR1_RSVD_CLRMASK (~(WORD)HW_SWIZZLECSR1_RSVD_SETMASK)
                            15758 ; 86   |
                            15759 ; 87   |////////////////////////////////////////////////////////////////////////////////
                            15760 ; 88   |//  Bit Manipulation Unit Registers
                            15761 ; 89   |////////////////////////////////////////////////////////////////////////////////
                            15762 ; 90   |typedef union
                            15763 ; 91   |{
                            15764 ; 92   |    struct
                            15765 ; 93   |    {
                            15766 ; 94   |    int EN      :1;     /* Swizzle Enable                           */
                            15767 ; 95   |    int LA      :1;     /* Left Align Data                          */
                            15768 ; 96   |    int LNR     :1;     /* Left Barrel Shift                        */
                            15769 ; 97   |    int SIGN    :1;     /* Sign Extend Data                         */
                            15770 ; 98   |    unsigned SHIFT :4;          /* Number of positions to shift (0 to 23)   */
                            15771 ; 99   |    int MEM     :1;     /* Manipulate in Memory (not in registers)  */
                            15772 ; 100  |    int CLK_OFF :1;     /* Gate the Clock, Power Off                */
                            15773 ; 101  |    int NEWADD  :1;     /* Place the data into a new location       */     
                            15774 ; 102  |    } B;
                            15775 ; 103  |    int I;
                            15776 ; 104  |    unsigned U;
                            15777 ; 105  |} swizzlecsr1_type;
                            15778 ; 106  |////////////////////////////////////////////////////////////////////////////////
                            15779 ; 107  |#define HW_SWIZZLECS1R (*(volatile swizzlecsr1_type _X*) (HW_SWIZZLE_BASEADDR))       /* S
                                  wizzle Control & Status Register 1 */
                            15780 ; 108  |
                            15781 ; 109  |////  Swizzle CSR2 (HW_SWIZZLECSR2) Bit Definitions
                            15782 ; 110  |#define HW_SWIZZLECSR2_KICK_BITPOS (0)
                            15783 ; 111  |#define HW_SWIZZLECSR2_SASEL_BITPOS (1)
                            15784 ; 112  |#define HW_SWIZZLECSR2_DESASEL_BITPOS (3)
                            15785 ; 113  |#define HW_SWIZZLECSR2_BIGE_BITPOS (5)
                            15786 ; 114  |#define HW_SWIZZLECSR2_BITREV_BITPOS (6)
                            15787 ; 115  |#define HW_SWIZZLECSR2_PLSB_BITPOS (7)
                            15788 ; 116  |#define HW_SWIZZLECSR2_PISB_OFF_BITPOS (8)
                            15789 ; 117  |#define HW_SWIZZLECSR2_PMSB_BITPOS (9)
                            15790 ; 118  |#define HW_SWIZZLECSR2_P16L_BITPOS (10)
                            15791 ; 119  |#define HW_SWIZZLECSR2_P16I_BITPOS (11)
                            15792 ; 120  |#define HW_SWIZZLECSR2_BS_EN_BITPOS (12)
                            15793 ; 121  |#define HW_SWIZZLECSR2_SBYTEDEST_BITPOS (13)
                            15794 ; 122  |#define HW_SWIZZLECSR2_UNKICK_BITPOS (15)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 264

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15795 ; 123  |#define HW_SWIZZLECSR2_RSVD_BITPOS (16)
                            15796 ; 124  |
                            15797 ; 125  |#define HW_SWIZZLECSR2_KICK_WIDTH (1)
                            15798 ; 126  |#define HW_SWIZZLECSR2_SASEL_WIDTH (2)
                            15799 ; 127  |#define HW_SWIZZLECSR2_DESASEL_WIDTH (2)
                            15800 ; 128  |#define HW_SWIZZLECSR2_BIGE_WIDTH (1)
                            15801 ; 129  |#define HW_SWIZZLECSR2_BITREV_WIDTH (1)
                            15802 ; 130  |#define HW_SWIZZLECSR2_PLSB_WIDTH (1)
                            15803 ; 131  |#define HW_SWIZZLECSR2_PMSB_WIDTH (1)
                            15804 ; 132  |#define HW_SWIZZLECSR2_P16L_WIDTH (1)
                            15805 ; 133  |#define HW_SWIZZLECSR2_P16I_WIDTH (1)
                            15806 ; 134  |#define HW_SWIZZLECSR2_BS_EN_WIDTH (1)
                            15807 ; 135  |#define HW_SWIZZLECSR2_SBYTEDEST_WIDTH (2)
                            15808 ; 136  |#define HW_SWIZZLECSR2_UNKICK_WIDTH (1)
                            15809 ; 137  |#define HW_SWIZZLECSR2_RSVD_WIDTH (8)
                            15810 ; 138  |
                            15811 ; 139  |#define HW_SWIZZLECSR2_KICK_SETMASK (((1<HW_SWIZZLECSR2_KICK_WIDTH)-1)<<HW_SWIZZLECSR2_KIC
                                  K_BITPOS)
                            15812 ; 140  |#define HW_SWIZZLECSR2_SASEL_SETMASK (((1<HW_SWIZZLECSR2_SASEL_WIDTH)-1)<<HW_SWIZZLECSR2_S
                                  ASEL_BITPOS)
                            15813 ; 141  |#define HW_SWIZZLECSR2_DESASEL_SETMASK (((1<HW_SWIZZLECSR2_DESASEL_WIDTH)-1)<<HW_SWIZZLECS
                                  R2_DESASEL_BITPOS)
                            15814 ; 142  |#define HW_SWIZZLECSR2_BIGE_SETMASK (((1<HW_SWIZZLECSR2_BIGE_WIDTH)-1)<<HW_SWIZZLECSR2_BIG
                                  E_BITPOS)
                            15815 ; 143  |#define HW_SWIZZLECSR2_BITREV_SETMASK (((1<HW_SWIZZLECSR2_BITREV_WIDTH)-1)<<HW_SWIZZLECSR2
                                  _BITREV_BITPOS)
                            15816 ; 144  |#define HW_SWIZZLECSR2_PLSB_SETMASK (((1<HW_SWIZZLECSR2_PLSB_WIDTH)-1)<<HW_SWIZZLECSR2_PLS
                                  B_BITPOS)
                            15817 ; 145  |#define HW_SWIZZLECSR2_PMSB_SETMASK (((1<HW_SWIZZLECSR2_PMSB_WIDTH)-1)<<HW_SWIZZLECSR2_PMS
                                  B_BITPOS)
                            15818 ; 146  |#define HW_SWIZZLECSR2_P16L_SETMASK (((1<HW_SWIZZLECSR2_P16L_WIDTH)-1)<<HW_SWIZZLECSR2_P16
                                  L_BITPOS)
                            15819 ; 147  |#define HW_SWIZZLECSR2_P16I_SETMASK (((1<HW_SWIZZLECSR2_P16I_WIDTH)-1)<<HW_SWIZZLECSR2_P16
                                  I_BITPOS)
                            15820 ; 148  |#define HW_SWIZZLECSR2_BS_EN_SETMASK (((1<HW_SWIZZLECSR2_BS_EN_WIDTH)-1)<<HW_SWIZZLECSR2_B
                                  S_EN_BITPOS)
                            15821 ; 149  |#define HW_SWIZZLECSR2_SBYTEDEST_SETMASK (((1<HW_SWIZZLECSR2_SBYTEDEST_WIDTH)-1)<<HW_SWIZZ
                                  LECSR2_SBYTEDEST_BITPOS)
                            15822 ; 150  |#define HW_SWIZZLECSR2_UNKICK_SETMASK (((1<HW_SWIZZLECSR2_UNKICK_WIDTH)-1)<<HW_SWIZZLECSR2
                                  _UNKICK_BITPOS)
                            15823 ; 151  |#define HW_SWIZZLECSR2_RSVD_SETMASK (((1<HW_SWIZZLECSR2_RSVD_WIDTH)-1)<<HW_SWIZZLECSR2_RSV
                                  D_BITPOS)
                            15824 ; 152  |
                            15825 ; 153  |#define HW_SWIZZLECSR2_KICK_CLRMASK (~(WORD)HW_SWIZZLECSR2_KICK_SETMASK)
                            15826 ; 154  |#define HW_SWIZZLECSR2_SASEL_CLRMASK (~(WORD)HW_SWIZZLECSR2_SASEL_SETMASK)
                            15827 ; 155  |#define HW_SWIZZLECSR2_DESASEL_CLRMASK (~(WORD)HW_SWIZZLECSR2_DESASEL_SETMASK)
                            15828 ; 156  |#define HW_SWIZZLECSR2_BIGE_CLRMASK (~(WORD)HW_SWIZZLECSR2_BIGE_SETMASK)
                            15829 ; 157  |#define HW_SWIZZLECSR2_BITREV_CLRMASK (~(WORD)HW_SWIZZLECSR2_BITREV_SETMASK)
                            15830 ; 158  |#define HW_SWIZZLECSR2_PLSB_CLRMASK (~(WORD)HW_SWIZZLECSR2_PLSB_SETMASK)
                            15831 ; 159  |#define HW_SWIZZLECSR2_PMSB_CLRMASK (~(WORD)HW_SWIZZLECSR2_PMSB_SETMASK)
                            15832 ; 160  |#define HW_SWIZZLECSR2_P16L_CLRMASK (~(WORD)HW_SWIZZLECSR2_P16L_SETMASK)
                            15833 ; 161  |#define HW_SWIZZLECSR2_P16I_CLRMASK (~(WORD)HW_SWIZZLECSR2_P16I_SETMASK)
                            15834 ; 162  |#define HW_SWIZZLECSR2_BS_EN_CLRMASK (~(WORD)HW_SWIZZLECSR2_BS_EN_SETMASK)
                            15835 ; 163  |#define HW_SWIZZLECSR2_SBYTEDEST_CLRMASK (~(WORD)HW_SWIZZLECSR2_SBYTEDEST_SETMASK)
                            15836 ; 164  |#define HW_SWIZZLECSR2_UNKICK_CLRMASK (~(WORD)HW_SWIZZLECSR2_UNKICK_SETMASK)
                            15837 ; 165  |#define HW_SWIZZLECSR2_RSVD_CLRMASK (~(WORD)HW_SWIZZLECSR2_RSVD_SETMASK)
                            15838 ; 166  |
                            15839 ; 167  |///////////////////////////////////////////////////////////////////////////////
                            15840 ; 168  |typedef union
                            15841 ; 169  |{
                            15842 ; 170  |    struct
                            15843 ; 171  |    {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 265

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15844 ; 172  |    int KICK    :1;         /* Start transfer                      */
                            15845 ; 173  |    unsigned SASEL :2;              /* Source memory Select                */
                            15846 ; 174  |    unsigned DESASEL :2;                    /* Destination memory Select           */
                            15847 ; 175  |    int BIGE        :1;             /* Big Endian Enable                   */
                            15848 ; 176  |    int BITREV      :1;     /* Bit reverse the data                */
                            15849 ; 177  |    int PLSB        :1;             /* Pass Least Significant Byte         */
                            15850 ; 178  |    int PISB        :1;     /* Pass Intermediate Byte              */
                            15851 ; 179  |    int PMSB        :1;     /* Pass Most Significant Byte          */
                            15852 ; 180  |    int P16L        :1;     /* Pass Least Significant word         */
                            15853 ; 181  |    int P16I        :1;     /* Pass Intermediate significant word  */
                            15854 ; 182  |    int BS_EN       :1;     /* Barrel Shift Enable                 */
                            15855 ; 183  |    unsigned SBYTE  :2;                     /* Start byte                          */
                            15856 ; 184  |    int UNKICK      :1;     /* Halt transfer                       */  
                            15857 ; 185  |    } B;
                            15858 ; 186  |    unsigned int I;
                            15859 ; 187  |    unsigned int U;
                            15860 ; 188  |} swizzlecsr2_type;
                            15861 ; 189  |///////////////////////////////////////////////////////////////////////////////
                            15862 ; 190  |#define HW_SWIZZLECS2R (*(volatile swizzlecsr2_type _X*) (HW_SWIZZLE_BASEADDR+1))     /* S
                                  wizzle Control & Status Register 2 */
                            15863 ; 191  |
                            15864 ; 192  |////  Swizzle SIZER (HW_SWIZZLESIZER) Bit Definitions
                            15865 ; 193  |#define HW_SWIZZLESIZER_SIZE_BITPOS (0)
                            15866 ; 194  |#define HW_SWIZZLESIZER_NEW_SHIFT_BITPOS (16)
                            15867 ; 195  |#define HW_SWIZZLESIZER_RSVD_BITPOS (21)
                            15868 ; 196  |
                            15869 ; 197  |#define HW_SWIZZLESIZER_SIZE_WIDTH (16)
                            15870 ; 198  |#define HW_SWIZZLESIZER_NEW_SHIFT_WIDTH (5)
                            15871 ; 199  |#define HW_SWIZZLESIZER_RSVD_WIDTH (3)
                            15872 ; 200  |
                            15873 ; 201  |#define HW_SWIZZLESIZER_SIZE_SETMASK (((1<HW_SWIZZLESIZER_SIZE_WIDTH)-1)<<HW_SWIZZLESIZER_
                                  SIZE_BITPOS)
                            15874 ; 202  |#define HW_SWIZZLESIZER_NEW_SHIFT_SETMASK (((1<HW_SWIZZLESIZER_NEW_SHIFT_WIDTH)-1)<<HW_SWI
                                  ZZLESIZER_NEW_SHIFT_BITPOS)
                            15875 ; 203  |#define HW_SWIZZLESIZER_RSVD_SETMASK (((1<HW_SWIZZLESIZER_RSVD_WIDTH)-1)<<HW_SWIZZLESIZER_
                                  RSVD_BITPOS)
                            15876 ; 204  |
                            15877 ; 205  |#define HW_SWIZZLESIZER_SIZE_CLRMASK (~(WORD)HW_SWIZZLESIZER_SIZE_SETMASK)
                            15878 ; 206  |#define HW_SWIZZLESIZER_NEW_SHIFT_CLRMASK (~(WORD)HW_SWIZZLESIZER_NEW_SHIFT_SETMASK)
                            15879 ; 207  |#define HW_SWIZZLESIZER_RSVD_CLRMASK (~(WORD)HW_SWIZZLESIZER_RSVD_SETMASK)
                            15880 ; 208  |
                            15881 ; 209  |///////////////////////////////////////////////////////////////////////////////
                            15882 ; 210  |typedef union
                            15883 ; 211  |{
                            15884 ; 212  |    struct
                            15885 ; 213  |    {
                            15886 ; 214  |    unsigned SIZE      :16;        /* Number of memory words to manipulate */
                            15887 ; 215  |    unsigned NEW_SHIFT :5;         /* Source memory Select                 */
                            15888 ; 216  |    } B;
                            15889 ; 217  |    int I;
                            15890 ; 218  |    unsigned U;
                            15891 ; 219  |} swizzlesizer_type;
                            15892 ; 220  |///////////////////////////////////////////////////////////////////////////////
                            15893 ; 221  |#define HW_SWIZZLESIZER (*(volatile swizzlesizer_type _X*) (HW_SWIZZLE_BASEADDR+2))       
                                   /* Swizzle Transfer Size Register */
                            15894 ; 222  |#define HW_SWIZZLESOURCER (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+3))      /* S
                                  wizzle Source Address Register */
                            15895 ; 223  |#define HW_SWIZZLEDATA1R (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+4))       /* S
                                  wizzle Data1 Register */
                            15896 ; 224  |#define HW_SWIZZLEDATA2R (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+5))       /* S
                                  wizzle Data2 Register */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 266

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15897 ; 225  |#define HW_SWIZZLEDESTADDRR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+6))    /* S
                                  wizzle Destination Address Register */
                            15898 ; 226  |#define HW_SWIZZLEBIGENDIANR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+7))   /* S
                                  wizzle Big Endian Register */
                            15899 ; 227  |#define HW_SWIZZLEBITREVR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+8))      /* S
                                  wizzle BITREV Register */
                            15900 ; 228  |#define HW_SWIZZLEPASSLSBR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+9))     /* S
                                  wizzle Pass Least Significant Byte Register */
                            15901 ; 229  |#define HW_SWIZZLEPASSISBR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+10))    /* S
                                  wizzle Pass Intermediate Byte Register */
                            15902 ; 230  |#define HW_SWIZZLEPASSMSBR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+11))    /* S
                                  wizzle Pass Most Significant Byte Register */
                            15903 ; 231  |#define HW_SWIZZLEPASSLSWR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+12))    /* S
                                  wizzle Pass Least Significant Word Register */
                            15904 ; 232  |#define HW_SWIZZLEPASSISWR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+13))    /* S
                                  wizzle Pass Intermediate Significant Word Register */
                            15905 ; 233  |#define HW_SWIZZLEPASSMSWR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+14))    /* S
                                  wizzle Pass Most Significant Word Register */
                            15906 ; 234  |#define HW_SWIZZLEBARRELR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+15))    /* Sw
                                  izzle Barrel Shift Register */
                            15907 ; 235  |#define HW_SWIZZLEDIV3LR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+16))    /* Swi
                                  zzle Divide By 3 Lower Register */
                            15908 ; 236  |
                            15909 ; 237  |
                            15910 ; 238  |////  Swizzle DIV3UR (HW_SWIZZLEDIV3UR) Bit Definitions
                            15911 ; 239  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_BITPOS (0)
                            15912 ; 240  |#define HW_SWIZZLEDIV3UR_RSVD0_BITPOS (8)
                            15913 ; 241  |#define HW_SWIZZLEDIV3UR_REMAINDER_BITPOS (20)
                            15914 ; 242  |#define HW_SWIZZLEDIV3UR_RSVD1_BITPOS (22)
                            15915 ; 243  |
                            15916 ; 244  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_WIDTH (8)
                            15917 ; 245  |#define HW_SWIZZLEDIV3UR_RSVD0_WIDTH (12)
                            15918 ; 246  |#define HW_SWIZZLEDIV3UR_REMAINDER_WIDTH (2)
                            15919 ; 247  |#define HW_SWIZZLEDIV3UR_RSVD1_WIDTH (2)
                            15920 ; 248  |
                            15921 ; 249  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_SETMASK (((1<HW_SWIZZLEDIV3UR_DIV3_UPPER_WIDTH)-1)<<HW
                                  _SWIZZLEDIV3UR_DIV3_UPPER_BITPOS)
                            15922 ; 250  |#define HW_SWIZZLEDIV3UR_RSVD0_SETMASK (((1<HW_SWIZZLEDIV3UR_RSVD0_WIDTH)-1)<<HW_SWIZZLEDI
                                  V3UR_RSVD0_BITPOS)
                            15923 ; 251  |#define HW_SWIZZLEDIV3UR_REMAINDER_SETMASK (((1<HW_SWIZZLEDIV3UR_REMAINDER_WIDTH)-1)<<HW_S
                                  WIZZLEDIV3UR_REMAINDER_BITPOS)
                            15924 ; 252  |#define HW_SWIZZLEDIV3UR_RSVD1_SETMASK (((1<HW_SWIZZLEDIV3UR_RSVD1_WIDTH)-1)<<HW_SWIZZLEDI
                                  V3UR_RSVD1_BITPOS)
                            15925 ; 253  |
                            15926 ; 254  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_DIV3_UPPER_SETMASK)
                            15927 ; 255  |#define HW_SWIZZLEDIV3UR_RSVD0_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_RSVD0_SETMASK)
                            15928 ; 256  |#define HW_SWIZZLEDIV3UR_REMAINDER_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_REMAINDER_SETMASK)
                            15929 ; 257  |#define HW_SWIZZLEDIV3UR_RSVD1_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_RSVD1_SETMASK)
                            15930 ; 258  |
                            15931 ; 259  |///////////////////////////////////////////////////////////////////////////////
                            15932 ; 260  |typedef union
                            15933 ; 261  |{
                            15934 ; 262  |    struct
                            15935 ; 263  |    {
                            15936 ; 264  |    unsigned DIV3_UPPER    :8;     /* Number of memory words to manipulate */
                            15937 ; 265  |    unsigned RSVD0         :12;         /* Source memory Select                 */
                            15938 ; 266  |    unsigned REMAINDER     :2;         /* Source memory Select                 */
                            15939 ; 267  |    } B;
                            15940 ; 268  |    int I;
                            15941 ; 269  |    unsigned U;
                            15942 ; 270  |} swizzlediv3ur_type;
                            15943 ; 271  |///////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 267

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15944 ; 272  |#define HW_SWIZZLEDIV3UR (*(volatile swizzlediv3ur_type _X*) (HW_SWIZZLE_BASEADDR+17))    
                                  /* Swizzle Divide By 3 Upper Register */
                            15945 ; 273  |
                            15946 ; 274  |#endif
                            15947 ; 275  |
                            15948 
                            15950 
                            15951 ; 33   |#include "regssdram.h"
                            15952 
                            15954 
                            15955 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15956 ; 2    |//;  Copyright(C) SigmaTel, Inc. 2002-2003
                            15957 ; 3    |//;  File        : regssdram.inc
                            15958 ; 4    |//;  Description : Mixed Signal IP Register definition
                            15959 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15960 ; 6    |
                            15961 ; 7    |// The following naming conventions are followed in this file.
                            15962 ; 8    |// All registers are named using the format...
                            15963 ; 9    |//     HW_<module>_<regname>
                            15964 ; 10   |// where <module> is the module name which can be any of the following...
                            15965 ; 11   |//     SYSTEM
                            15966 ; 12   |// (Note that when there is more than one copy of a particular module, the
                            15967 ; 13   |// module name includes a number starting from 0 for the first instance of
                            15968 ; 14   |// that module)
                            15969 ; 15   |// <regname> is the specific register within that module
                            15970 ; 16   |// We also define the following...
                            15971 ; 17   |//     HW_<module>_<regname>_BITPOS
                            15972 ; 18   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            15973 ; 19   |//     HW_<module>_<regname>_SETMASK
                            15974 ; 20   |// which does something else, and
                            15975 ; 21   |//     HW_<module>_<regname>_CLRMASK
                            15976 ; 22   |// which does something else.
                            15977 ; 23   |// Other rules
                            15978 ; 24   |//     All caps
                            15979 ; 25   |//     Numeric identifiers start at 0
                            15980 ; 26   |
                            15981 ; 27   |#if !(defined(regssdraminc))
                            15982 ; 28   |#define regssdraminc 1
                            15983 ; 29   |
                            15984 ; 30   |#include "types.h"
                            15985 
                            15987 
                            15988 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            15989 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            15990 ; 3    |//
                            15991 ; 4    |// Filename: types.h
                            15992 ; 5    |// Description: Standard data types
                            15993 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            15994 ; 7    |
                            15995 ; 8    |#ifndef _TYPES_H
                            15996 ; 9    |#define _TYPES_H
                            15997 ; 10   |
                            15998 ; 11   |// TODO:  move this outta here!
                            15999 ; 12   |#if !defined(NOERROR)
                            16000 ; 13   |#define NOERROR 0
                            16001 ; 14   |#define SUCCESS 0
                            16002 ; 15   |#endif 
                            16003 ; 16   |#if !defined(SUCCESS)
                            16004 ; 17   |#define SUCCESS  0
                            16005 ; 18   |#endif
                            16006 ; 19   |#if !defined(ERROR)
                            16007 ; 20   |#define ERROR   -1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 268

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16008 ; 21   |#endif
                            16009 ; 22   |#if !defined(FALSE)
                            16010 ; 23   |#define FALSE 0
                            16011 ; 24   |#endif
                            16012 ; 25   |#if !defined(TRUE)
                            16013 ; 26   |#define TRUE  1
                            16014 ; 27   |#endif
                            16015 ; 28   |
                            16016 ; 29   |#if !defined(NULL)
                            16017 ; 30   |#define NULL 0
                            16018 ; 31   |#endif
                            16019 ; 32   |
                            16020 ; 33   |#define MAX_INT     0x7FFFFF
                            16021 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            16022 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            16023 ; 36   |#define MAX_ULONG   (-1) 
                            16024 ; 37   |
                            16025 ; 38   |#define WORD_SIZE   24              // word size in bits
                            16026 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            16027 ; 40   |
                            16028 ; 41   |
                            16029 ; 42   |#define BYTE    unsigned char       // btVarName
                            16030 ; 43   |#define CHAR    signed char         // cVarName
                            16031 ; 44   |#define USHORT  unsigned short      // usVarName
                            16032 ; 45   |#define SHORT   unsigned short      // sVarName
                            16033 ; 46   |#define WORD    unsigned int        // wVarName
                            16034 ; 47   |#define INT     signed int          // iVarName
                            16035 ; 48   |#define DWORD   unsigned long       // dwVarName
                            16036 ; 49   |#define LONG    signed long         // lVarName
                            16037 ; 50   |#define BOOL    unsigned int        // bVarName
                            16038 ; 51   |#define FRACT   _fract              // frVarName
                            16039 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            16040 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            16041 ; 54   |#define FLOAT   float               // fVarName
                            16042 ; 55   |#define DBL     double              // dVarName
                            16043 ; 56   |#define ENUM    enum                // eVarName
                            16044 ; 57   |#define CMX     _complex            // cmxVarName
                            16045 ; 58   |typedef WORD UCS3;                   // 
                            16046 ; 59   |
                            16047 ; 60   |#define UINT16  unsigned short
                            16048 ; 61   |#define UINT8   unsigned char   
                            16049 ; 62   |#define UINT32  unsigned long
                            16050 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            16051 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            16052 ; 65   |#define WCHAR   UINT16
                            16053 ; 66   |
                            16054 ; 67   |//UINT128 is 16 bytes or 6 words
                            16055 ; 68   |typedef struct UINT128_3500 {   
                            16056 ; 69   |    int val[6];     
                            16057 ; 70   |} UINT128_3500;
                            16058 ; 71   |
                            16059 ; 72   |#define UINT128   UINT128_3500
                            16060 ; 73   |
                            16061 ; 74   |// Little endian word packed byte strings:   
                            16062 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            16063 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            16064 ; 77   |// Little endian word packed byte strings:   
                            16065 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            16066 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            16067 ; 80   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 269

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16068 ; 81   |// Declare Memory Spaces To Use When Coding
                            16069 ; 82   |// A. Sector Buffers
                            16070 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            16071 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            16072 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            16073 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            16074 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            16075 ; 88   |// B. Media DDI Memory
                            16076 ; 89   |#define MEDIA_DDI_MEM _Y
                            16077 ; 90   |
                            16078 ; 91   |
                            16079 ; 92   |
                            16080 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            16081 ; 94   |// Examples of circular pointers:
                            16082 ; 95   |//    INT CIRC cpiVarName
                            16083 ; 96   |//    DWORD CIRC cpdwVarName
                            16084 ; 97   |
                            16085 ; 98   |#define RETCODE INT                 // rcVarName
                            16086 ; 99   |
                            16087 ; 100  |// generic bitfield structure
                            16088 ; 101  |struct Bitfield {
                            16089 ; 102  |    unsigned int B0  :1;
                            16090 ; 103  |    unsigned int B1  :1;
                            16091 ; 104  |    unsigned int B2  :1;
                            16092 ; 105  |    unsigned int B3  :1;
                            16093 ; 106  |    unsigned int B4  :1;
                            16094 ; 107  |    unsigned int B5  :1;
                            16095 ; 108  |    unsigned int B6  :1;
                            16096 ; 109  |    unsigned int B7  :1;
                            16097 ; 110  |    unsigned int B8  :1;
                            16098 ; 111  |    unsigned int B9  :1;
                            16099 ; 112  |    unsigned int B10 :1;
                            16100 ; 113  |    unsigned int B11 :1;
                            16101 ; 114  |    unsigned int B12 :1;
                            16102 ; 115  |    unsigned int B13 :1;
                            16103 ; 116  |    unsigned int B14 :1;
                            16104 ; 117  |    unsigned int B15 :1;
                            16105 ; 118  |    unsigned int B16 :1;
                            16106 ; 119  |    unsigned int B17 :1;
                            16107 ; 120  |    unsigned int B18 :1;
                            16108 ; 121  |    unsigned int B19 :1;
                            16109 ; 122  |    unsigned int B20 :1;
                            16110 ; 123  |    unsigned int B21 :1;
                            16111 ; 124  |    unsigned int B22 :1;
                            16112 ; 125  |    unsigned int B23 :1;
                            16113 ; 126  |};
                            16114 ; 127  |
                            16115 ; 128  |union BitInt {
                            16116 ; 129  |        struct Bitfield B;
                            16117 ; 130  |        int        I;
                            16118 ; 131  |};
                            16119 ; 132  |
                            16120 ; 133  |#define MAX_MSG_LENGTH 10
                            16121 ; 134  |struct CMessage
                            16122 ; 135  |{
                            16123 ; 136  |        unsigned int m_uLength;
                            16124 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            16125 ; 138  |};
                            16126 ; 139  |
                            16127 ; 140  |typedef struct {
                            16128 ; 141  |    WORD m_wLength;
                            16129 ; 142  |    WORD m_wMessage;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 270

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16130 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            16131 ; 144  |} Message;
                            16132 ; 145  |
                            16133 ; 146  |struct MessageQueueDescriptor
                            16134 ; 147  |{
                            16135 ; 148  |        int *m_pBase;
                            16136 ; 149  |        int m_iModulo;
                            16137 ; 150  |        int m_iSize;
                            16138 ; 151  |        int *m_pHead;
                            16139 ; 152  |        int *m_pTail;
                            16140 ; 153  |};
                            16141 ; 154  |
                            16142 ; 155  |struct ModuleEntry
                            16143 ; 156  |{
                            16144 ; 157  |    int m_iSignaledEventMask;
                            16145 ; 158  |    int m_iWaitEventMask;
                            16146 ; 159  |    int m_iResourceOfCode;
                            16147 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            16148 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            16149 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            16150 ; 163  |    int m_uTimeOutHigh;
                            16151 ; 164  |    int m_uTimeOutLow;
                            16152 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            16153 ; 166  |};
                            16154 ; 167  |
                            16155 ; 168  |union WaitMask{
                            16156 ; 169  |    struct B{
                            16157 ; 170  |        unsigned int m_bNone     :1;
                            16158 ; 171  |        unsigned int m_bMessage  :1;
                            16159 ; 172  |        unsigned int m_bTimer    :1;
                            16160 ; 173  |        unsigned int m_bButton   :1;
                            16161 ; 174  |    } B;
                            16162 ; 175  |    int I;
                            16163 ; 176  |} ;
                            16164 ; 177  |
                            16165 ; 178  |
                            16166 ; 179  |struct Button {
                            16167 ; 180  |        WORD wButtonEvent;
                            16168 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            16169 ; 182  |};
                            16170 ; 183  |
                            16171 ; 184  |struct Message {
                            16172 ; 185  |        WORD wMsgLength;
                            16173 ; 186  |        WORD wMsgCommand;
                            16174 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            16175 ; 188  |};
                            16176 ; 189  |
                            16177 ; 190  |union EventTypes {
                            16178 ; 191  |        struct CMessage msg;
                            16179 ; 192  |        struct Button Button ;
                            16180 ; 193  |        struct Message Message;
                            16181 ; 194  |};
                            16182 ; 195  |
                            16183 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            16184 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            16185 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            16186 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            16187 ; 200  |
                            16188 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            16189 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            16190 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 271

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16191 ; 204  |
                            16192 ; 205  |#if DEBUG
                            16193 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            16194 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            16195 ; 208  |#else 
                            16196 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            16197 ; 210  |#define DebugBuildAssert(x)    
                            16198 ; 211  |#endif
                            16199 ; 212  |
                            16200 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            16201 ; 214  |//  #pragma asm
                            16202 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            16203 ; 216  |//  #pragma endasm
                            16204 ; 217  |
                            16205 ; 218  |
                            16206 ; 219  |#ifdef COLOR_262K
                            16207 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            16208 ; 221  |#elif defined(COLOR_65K)
                            16209 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            16210 ; 223  |#else
                            16211 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            16212 ; 225  |#endif
                            16213 ; 226  |    
                            16214 ; 227  |#endif // #ifndef _TYPES_H
                            16215 
                            16217 
                            16218 ; 31   |
                            16219 ; 32   |#define HW_SDRAM_BASEADDR 0xF900
                            16220 ; 33   |
                            16221 ; 34   |
                            16222 ; 35   |/////////////////////////////////////////////////////////////////////////////////
                            16223 ; 36   |//  SDRAM CSR (HW_SDRAM_CSR) Bit Definitions
                            16224 ; 37   |#define HW_SDRAM_CSR_SDRAMEN_BITPOS 0
                            16225 ; 38   |#define HW_SDRAM_CSR_IE_BITPOS 1
                            16226 ; 39   |#define HW_SDRAM_CSR_RNW_BITPOS 2
                            16227 ; 40   |#define HW_SDRAM_CSR_KICK_BITPOS 3
                            16228 ; 41   |#define HW_SDRAM_CSR_LM_BITPOS 4
                            16229 ; 42   |#define HW_SDRAM_CSR_ISTAT_BITPOS 5
                            16230 ; 43   |#define HW_SDRAM_CSR_PWDN_BITPOS 6
                            16231 ; 44   |#define HW_SDRAM_CSR_SBYTE_BITPOS 8
                            16232 ; 45   |#define HW_SDRAM_CSR_MEM_BITPOS 10
                            16233 ; 46   |#define HW_SDRAM_CSR_BIGE_BITPOS 12
                            16234 ; 47   |#define HW_SDRAM_CSR_ASIZE_BITPOS 13
                            16235 ; 48   |#define HW_SDRAM_CSR_UKICK_BITPOS 16
                            16236 ; 49   |#define HW_SDRAM_CSR_DIV_BITPOS 17
                            16237 ; 50   |#define HW_SDRAM_CSR_MULTI_BITPOS 21
                            16238 ; 51   |#define HW_SDRAM_CSR_SDRAM_BITPOS 22
                            16239 ; 52   |#define HW_SDRAM_CSR_SIGN_BITPOS 23
                            16240 ; 53   |
                            16241 ; 54   |#define HW_SDRAM_CSR_SDRAMEN_WIDTH 1
                            16242 ; 55   |#define HW_SDRAM_CSR_IE_WIDTH 1
                            16243 ; 56   |#define HW_SDRAM_CSR_RNW_WIDTH 1
                            16244 ; 57   |#define HW_SDRAM_CSR_KICK_WIDTH 1
                            16245 ; 58   |#define HW_SDRAM_CSR_LM_WIDTH 1
                            16246 ; 59   |#define HW_SDRAM_CSR_ISTAT_WIDTH 1
                            16247 ; 60   |#define HW_SDRAM_CSR_PWDN_WIDTH 1
                            16248 ; 61   |#define HW_SDRAM_CSR_SBYTE_WIDTH 2
                            16249 ; 62   |#define HW_SDRAM_CSR_MEM_WIDTH 2
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 272

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16250 ; 63   |#define HW_SDRAM_CSR_BIGE_WIDTH 1
                            16251 ; 64   |#define HW_SDRAM_CSR_ASIZE_WIDTH 3
                            16252 ; 65   |#define HW_SDRAM_CSR_UKICK_WIDTH 1
                            16253 ; 66   |#define HW_SDRAM_CSR_DIV_WIDTH 4
                            16254 ; 67   |#define HW_SDRAM_CSR_MULTI_WIDTH 1
                            16255 ; 68   |#define HW_SDRAM_CSR_SDRAM_WIDTH 1
                            16256 ; 69   |#define HW_SDRAM_CSR_SIGN_WIDTH 1
                            16257 ; 70   |
                            16258 ; 71   |#define HW_SDRAM_CSR_SDRAMEN_SETMASK (((1<<HW_SDRAM_CSR_SDRAMEN_WIDTH)-1)<<HW_SDRAM_CSR_SD
                                  RAMEN_BITPOS)
                            16259 ; 72   |#define HW_SDRAM_CSR_IE_SETMASK (((1<<HW_SDRAM_CSR_IE_WIDTH)-1)<<HW_SDRAM_CSR_IE_BITPOS)
                            16260 ; 73   |#define HW_SDRAM_CSR_RNW_SETMASK (((1<<HW_SDRAM_CSR_RNW_WIDTH)-1)<<HW_SDRAM_CSR_RNW_BITPOS
                                  )
                            16261 ; 74   |#define HW_SDRAM_CSR_KICK_SETMASK (((1<<HW_SDRAM_CSR_KICK_WIDTH)-1)<<HW_SDRAM_CSR_KICK_BIT
                                  POS)
                            16262 ; 75   |#define HW_SDRAM_CSR_LM_SETMASK (((1<<HW_SDRAM_CSR_LM_WIDTH)-1)<<HW_SDRAM_CSR_LM_BITPOS)
                            16263 ; 76   |#define HW_SDRAM_CSR_ISTAT_SETMASK (((1<<HW_SDRAM_CSR_ISTAT_WIDTH)-1)<<HW_SDRAM_CSR_ISTAT_
                                  BITPOS)
                            16264 ; 77   |#define HW_SDRAM_CSR_PWDN_SETMASK (((1<<HW_SDRAM_CSR_PWDN_WIDTH)-1)<<HW_SDRAM_CSR_PWDN_BIT
                                  POS)
                            16265 ; 78   |#define HW_SDRAM_CSR_SBYTE_SETMASK (((1<<HW_SDRAM_CSR_SBYTE_WIDTH)-1)<<HW_SDRAM_CSR_SBYTE_
                                  BITPOS)
                            16266 ; 79   |#define HW_SDRAM_CSR_MEM_SETMASK (((1<<HW_SDRAM_CSR_MEM_WIDTH)-1)<<HW_SDRAM_CSR_MEM_BITPOS
                                  )
                            16267 ; 80   |#define HW_SDRAM_CSR_BIGE_SETMASK (((1<<HW_SDRAM_CSR_BIGE_WIDTH)-1)<<HW_SDRAM_CSR_BIGE_BIT
                                  POS)
                            16268 ; 81   |#define HW_SDRAM_CSR_ASIZE_SETMASK (((1<<HW_SDRAM_CSR_ASIZE_WIDTH)-1)<<HW_SDRAM_CSR_ASIZE_
                                  BITPOS)
                            16269 ; 82   |#define HW_SDRAM_CSR_UKICK_SETMASK (((1<<HW_SDRAM_CSR_UKICK_WIDTH)-1)<<HW_SDRAM_CSR_UKICK_
                                  BITPOS)
                            16270 ; 83   |#define HW_SDRAM_CSR_DIV_SETMASK (((1<<HW_SDRAM_CSR_DIV_WIDTH)-1)<<HW_SDRAM_CSR_DIV_BITPOS
                                  )
                            16271 ; 84   |#define HW_SDRAM_CSR_MULTI_SETMASK (((1<<HW_SDRAM_CSR_MULTI_WIDTH)-1)<<HW_SDRAM_CSR_MULTI_
                                  BITPOS)
                            16272 ; 85   |#define HW_SDRAM_CSR_SDRAM_SETMASK (((1<<HW_SDRAM_CSR_SDRAM_WIDTH)-1)<<HW_SDRAM_CSR_SDRAM_
                                  BITPOS)
                            16273 ; 86   |#define HW_SDRAM_CSR_SIGN_SETMASK (((1<<HW_SDRAM_CSR_SIGN_WIDTH)-1)<<HW_SDRAM_CSR_SIGN_BIT
                                  POS)
                            16274 ; 87   |
                            16275 ; 88   |#define HW_SDRAM_CSR_SDRAMEN_CLRMASK ~(WORD)HW_SDRAM_CSR_SDRAMEN_SETMASK
                            16276 ; 89   |#define HW_SDRAM_CSR_IE_CLRMASK ~(WORD)HW_SDRAM_CSR_IE_SETMASK
                            16277 ; 90   |#define HW_SDRAM_CSR_RNW_CLRMASK ~(WORD)HW_SDRAM_CSR_RNW_SETMASK
                            16278 ; 91   |#define HW_SDRAM_CSR_KICK_CLRMASK ~(WORD)HW_SDRAM_CSR_KICK_SETMASK
                            16279 ; 92   |#define HW_SDRAM_CSR_LM_CLRMASK ~(WORD)HW_SDRAM_CSR_LM_SETMASK
                            16280 ; 93   |#define HW_SDRAM_CSR_ISTAT_CLRMASK ~(WORD)HW_SDRAM_CSR_ISTAT_SETMASK
                            16281 ; 94   |#define HW_SDRAM_CSR_PWDN_CLRMASK ~(WORD)HW_SDRAM_CSR_PWDN_SETMASK
                            16282 ; 95   |#define HW_SDRAM_CSR_SBYTE_CLRMASK ~(WORD)HW_SDRAM_CSR_SBYTE_SETMASK
                            16283 ; 96   |#define HW_SDRAM_CSR_MEM_CLRMASK ~(WORD)HW_SDRAM_CSR_MEM_SETMASK
                            16284 ; 97   |#define HW_SDRAM_CSR_BIGE_CLRMASK ~(WORD)HW_SDRAM_CSR_BIGE_SETMASK
                            16285 ; 98   |#define HW_SDRAM_CSR_ASIZE_CLRMASK ~(WORD)HW_SDRAM_CSR_ASIZE_SETMASK
                            16286 ; 99   |#define HW_SDRAM_CSR_UKICK_CLRMASK ~(WORD)HW_SDRAM_CSR_UKICK_SETMASK
                            16287 ; 100  |#define HW_SDRAM_CSR_DIV_CLRMASK ~(WORD)HW_SDRAM_CSR_DIV_SETMASK
                            16288 ; 101  |#define HW_SDRAM_CSR_MULTI_CLRMASK ~(WORD)HW_SDRAM_CSR_MULTI_SETMASK
                            16289 ; 102  |#define HW_SDRAM_CSR_SDRAM_CLRMASK ~(WORD)HW_SDRAM_CSR_SDRAM_SETMASK
                            16290 ; 103  |#define HW_SDRAM_CSR_SIGN_CLRMASK ~(WORD)HW_SDRAM_CSR_SIGN_SETMASK
                            16291 ; 104  |
                            16292 ; 105  |typedef union               
                            16293 ; 106  |{
                            16294 ; 107  |    struct {
                            16295 ; 108  |        int SDRAMEN                     :1;
                            16296 ; 109  |        int IE                          :1;
                            16297 ; 110  |        int RNW                         :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 273

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16298 ; 111  |        int KICK                        :1;
                            16299 ; 112  |        int LM                          :1;
                            16300 ; 113  |        int ISTAT                       :1;
                            16301 ; 114  |        int PWDN                        :1;
                            16302 ; 115  |        int RSVD                        :1;
                            16303 ; 116  |        int SBYTE                       :2;
                            16304 ; 117  |        int MEM                         :2;
                            16305 ; 118  |        int BIGE                        :1;
                            16306 ; 119  |        int ASIZE                       :3;
                            16307 ; 120  |        int UKICK                       :1;
                            16308 ; 121  |        int DIV                         :4;
                            16309 ; 122  |        int MULTI                       :1;
                            16310 ; 123  |        int SDRAM                       :1;
                            16311 ; 124  |        int SIGN                        :1;
                            16312 ; 125  |    } B;
                            16313 ; 126  |    int I;
                            16314 ; 127  |} sdramcsr_type;
                            16315 ; 128  |#define HW_SDRAM_CSR (*(volatile sdramcsr_type _X*) (HW_SDRAM_BASEADDR))        
                            16316 ; 129  |#define HW_SDRAM_ADDR1 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+1))
                            16317 ; 130  |#define HW_SDRAM_ADDR2 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+2))
                            16318 ; 131  |#define HW_SDRAM_SYSADDR (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+3))
                            16319 ; 132  |#define HW_SDRAM_SIZE (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+4))
                            16320 ; 133  |#define HW_SDRAM_BAR (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+7))
                            16321 ; 134  |#define HW_SDRAM_MR (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+8))
                            16322 ; 135  |#define HW_SDRAM_DBAR1 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+9))
                            16323 ; 136  |#define HW_SDRAM_DBAR2 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+10))
                            16324 ; 137  |#define HW_SDRAM_DMR1 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+11))
                            16325 ; 138  |#define HW_SDRAM_DMR2 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+12))
                            16326 ; 139  |
                            16327 ; 140  |/////////////////////////////////////////////////////////////////////////////////
                            16328 ; 141  |//  SDRAM Start Address Low Register (HW_SDRAM_ADDR1) Bit Definitions
                            16329 ; 142  |#define HW_SDRAM_ADDR1_XA_BITPOS 0
                            16330 ; 143  |
                            16331 ; 144  |#define HW_SDRAM_ADDR1_XA_SETMASK 0xFFFFFF<<HW_SDRAM_ADDR1_XA_BITPOS
                            16332 ; 145  |
                            16333 ; 146  |#define HW_SDRAM_ADDR1_XA_CLRMASK ~(WORD)HW_SDRAM_ADDR1_XA_SETMASK
                            16334 ; 147  |
                            16335 ; 148  |/////////////////////////////////////////////////////////////////////////////////
                            16336 ; 149  |//  SDRAM Start Address High Register (HW_SDRAM_ADDR2) Bit Definitions
                            16337 ; 150  |#define HW_SDRAM_ADDR2_XA_BITPOS 0
                            16338 ; 151  |
                            16339 ; 152  |#define HW_SDRAM_ADDR2_XA_SETMASK 0x1F<<HW_SDRAM_ADDR2_XA_BITPOS
                            16340 ; 153  |
                            16341 ; 154  |#define HW_SDRAM_ADDR2_XA_CLRMASK ~(WORD)HW_SDRAM_ADDR2_XA_SETMASK
                            16342 ; 155  |
                            16343 ; 156  |/////////////////////////////////////////////////////////////////////////////////
                            16344 ; 157  |//  System Start Address Register (HW_SDRAM_SYSADDR) Bit Definitions
                            16345 ; 158  |#define HW_SDRAM_SYSADDR_XA_BITPOS 0
                            16346 ; 159  |
                            16347 ; 160  |#define HW_SDRAM_SYSADDR_XA_SETMASK 0xFFFF<<HW_SDRAM_SYSADDR_XA_BITPOS
                            16348 ; 161  |
                            16349 ; 162  |#define HW_SDRAM_SYSADDR_XA_CLRMASK ~(WORD)HW_SDRAM_SYSADDR_XA_SETMASK
                            16350 ; 163  |
                            16351 ; 164  |/////////////////////////////////////////////////////////////////////////////////
                            16352 ; 165  |//  Number of Bytes to be transfered Register (HW_SDRAM_SIZE) Bit Definitions
                            16353 ; 166  |#define HW_SDRAM_SIZE_XA_BITPOS 0
                            16354 ; 167  |
                            16355 ; 168  |#define HW_SDRAM_SIZE_XA_SETMASK 0x3FFFF<<HW_SDRAM_SIZE_XA_BITPOS
                            16356 ; 169  |
                            16357 ; 170  |#define HW_SDRAM_SIZE_XA_CLRMASK ~(WORD)HW_SDRAM_SIZE_XA_SETMASK
                            16358 ; 171  |
                            16359 ; 172  |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 274

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16360 ; 173  |//  SDRAM Timer1 Register (HW_SDRAM_TIMER1) Bit Definitions
                            16361 ; 174  |#define HW_SDRAM_TIMER1_INIT_BITPOS 0
                            16362 ; 175  |#define HW_SDRAM_TIMER1_TRP_BITPOS 16
                            16363 ; 176  |#define HW_SDRAM_TIMER1_TRFC_BITPOS 20
                            16364 ; 177  |
                            16365 ; 178  |#define HW_SDRAM_TIMER1_INIT_WIDTH 16
                            16366 ; 179  |#define HW_SDRAM_TIMER1_TRP_WIDTH 4
                            16367 ; 180  |#define HW_SDRAM_TIMER1_TRFC_WIDTH 4
                            16368 ; 181  |
                            16369 ; 182  |#define HW_SDRAM_TIMER1_INIT_SETMASK (((1<<HW_SDRAM_TIMER1_INIT_WIDTH)-1)<<HW_SDRAM_TIMER1
                                  _INIT_BITPOS)
                            16370 ; 183  |#define HW_SDRAM_TIMER1_TRP_SETMASK (((1<<HW_SDRAM_TIMER1_TRP_WIDTH)-1)<<HW_SDRAM_TIMER1_T
                                  RP_BITPOS)
                            16371 ; 184  |#define HW_SDRAM_TIMER1_TRFC_SETMASK (((1<<HW_SDRAM_TIMER1_TRFC_WIDTH)-1)<<HW_SDRAM_TIMER1
                                  _TRFC_BITPOS)
                            16372 ; 185  |
                            16373 ; 186  |#define HW_SDRAM_TIMER1_INIT_CLRMASK ~(WORD)HW_SDRAM_TIMER1_INIT_SETMASK
                            16374 ; 187  |#define HW_SDRAM_TIMER1_TRP_CLRMASK ~(WORD)HW_SDRAM_TIMER1_TRP_SETMASK
                            16375 ; 188  |#define HW_SDRAM_TIMER1_TRFC_CLRMASK ~(WORD)HW_SDRAM_TIMER1_TRFC_SETMASK
                            16376 ; 189  |
                            16377 ; 190  |typedef union               
                            16378 ; 191  |{
                            16379 ; 192  |    struct {
                            16380 ; 193  |        int INIT                :16;
                            16381 ; 194  |        int TRP                 :4;
                            16382 ; 195  |        int TRFC                :4;
                            16383 ; 196  |    } B;
                            16384 ; 197  |    int I;
                            16385 ; 198  |} sdramtimer1_type;
                            16386 ; 199  |#define HW_SDRAM_TIMER1 (*(volatile sdramtimer1_type _X*) (HW_SDRAM_BASEADDR+5))
                            16387 ; 200  |
                            16388 ; 201  |/////////////////////////////////////////////////////////////////////////////////
                            16389 ; 202  |//  SDRAM Timer2 Register (HW_SDRAM_TIMER2) Bit Definitions
                            16390 ; 203  |#define HW_SDRAM_TIMER2_TXSR_BITPOS 0
                            16391 ; 204  |#define HW_SDRAM_TIMER2_TREF_BITPOS 4
                            16392 ; 205  |#define HW_SDRAM_TIMER2_TRCD_BITPOS 16
                            16393 ; 206  |
                            16394 ; 207  |#define HW_SDRAM_TIMER2_TXSR_WIDTH 4
                            16395 ; 208  |#define HW_SDRAM_TIMER2_TREF_WIDTH 12
                            16396 ; 209  |#define HW_SDRAM_TIMER2_TRCD_WIDTH 4
                            16397 ; 210  |
                            16398 ; 211  |#define HW_SDRAM_TIMER2_TXSR_SETMASK (((1<<HW_SDRAM_TIMER2_TXSR_WIDTH)-1)<<HW_SDRAM_TIMER2
                                  _TXSR_BITPOS)
                            16399 ; 212  |#define HW_SDRAM_TIMER2_TREF_SETMASK (((1<<HW_SDRAM_TIMER2_TREF_WIDTH)-1)<<HW_SDRAM_TIMER2
                                  _TREF_BITPOS)
                            16400 ; 213  |#define HW_SDRAM_TIMER2_TRCD_SETMASK (((1<<HW_SDRAM_TIMER2_TRCD_WIDTH)-1)<<HW_SDRAM_TIMER2
                                  _TRCD_BITPOS)
                            16401 ; 214  |
                            16402 ; 215  |#define HW_SDRAM_TIMER2_TXSR_CLRMASK ~(WORD)HW_SDRAM_TIMER2_TXSR_SETMASK
                            16403 ; 216  |#define HW_SDRAM_TIMER2_TREF_CLRMASK ~(WORD)HW_SDRAM_TIMER2_TREF_SETMASK
                            16404 ; 217  |#define HW_SDRAM_TIMER2_TRCD_CLRMASK ~(WORD)HW_SDRAM_TIMER2_TRCD_SETMASK
                            16405 ; 218  |
                            16406 ; 219  |typedef union               
                            16407 ; 220  |{
                            16408 ; 221  |    struct {
                            16409 ; 222  |        int TXSR                :4;
                            16410 ; 223  |        int TREF                :12;
                            16411 ; 224  |        int TRCD                :4;
                            16412 ; 225  |        int RSVD                :4; 
                            16413 ; 226  |    } B;
                            16414 ; 227  |    int I;
                            16415 ; 228  |} sdramtimer2_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 275

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16416 ; 229  |#define HW_SDRAM_TIMER2 (*(volatile sdramtimer2_type _X*) (HW_SDRAM_BASEADDR+6))
                            16417 ; 230  |
                            16418 ; 231  |/////////////////////////////////////////////////////////////////////////////////
                            16419 ; 232  |//  System Modulo Base Address Register (HW_SDRAM_BAR) Bit Definitions
                            16420 ; 233  |#define HW_SDRAM_BAR_XA_BITPOS 0
                            16421 ; 234  |
                            16422 ; 235  |#define HW_SDRAM_BAR_XA_SETMASK 0xFFFF<<HW_SDRAM_BAR_XA_BITPOS
                            16423 ; 236  |
                            16424 ; 237  |#define HW_SDRAM_BAR_XA_CLRMASK ~(WORD)HW_SDRAM_BAR_XA_SETMASK
                            16425 ; 238  |
                            16426 ; 239  |/////////////////////////////////////////////////////////////////////////////////
                            16427 ; 240  |//  System Modulo Register (HW_SDRAM_MR) Bit Definitions
                            16428 ; 241  |#define HW_SDRAM_MR_XA_BITPOS 0
                            16429 ; 242  |
                            16430 ; 243  |#define HW_SDRAM_MR_XA_SETMASK 0xFFFF<<HW_SDRAM_MR_XA_BITPOS
                            16431 ; 244  |
                            16432 ; 245  |#define HW_SDRAM_MR_XA_CLRMASK ~(WORD)HW_SDRAM_MR_XA_SETMASK
                            16433 ; 246  |
                            16434 ; 247  |/////////////////////////////////////////////////////////////////////////////////
                            16435 ; 248  |//  SDRAM Mode Register (HW_SDRAM_MODE) Bit Definitions
                            16436 ; 249  |#define HW_SDRAM_MODE_XA_BITPOS 0
                            16437 ; 250  |
                            16438 ; 251  |#define HW_SDRAM_MODE_XA_WIDTH 14
                            16439 ; 252  |
                            16440 ; 253  |#define HW_SDRAM_MODE_XA_SETMASK (((1<<HW_SDRAM_MODE_XA_WIDTH)-1)<<HW_SDRAM_MODE_XA_BITPOS
                                  )
                            16441 ; 254  |
                            16442 ; 255  |#define HW_SDRAM_MODE_XA_CLRMASK ~(WORD)HW_SDRAM_MODE_XA_SETMASK
                            16443 ; 256  |
                            16444 ; 257  |typedef union               
                            16445 ; 258  |{
                            16446 ; 259  |    struct {
                            16447 ; 260  |        int VALUE               :14;
                            16448 ; 261  |        int RSVD                :10; 
                            16449 ; 262  |    } B;
                            16450 ; 263  |    int I;
                            16451 ; 264  |} sdrammode_type;
                            16452 ; 265  |#define HW_SDRAM_MODE (*(volatile sdrammode_type _X*) (HW_SDRAM_BASEADDR+14))
                            16453 ; 266  |
                            16454 ; 267  |/////////////////////////////////////////////////////////////////////////////////
                            16455 ; 268  |//  SDRAM Type Register (HW_SDRAM_TYPE) Bit Definitions
                            16456 ; 269  |#define HW_SDRAM_TYPE_COLWIDTH_BITPOS 0
                            16457 ; 270  |#define HW_SDRAM_TYPE_ROWWIDTH_BITPOS 4
                            16458 ; 271  |
                            16459 ; 272  |#define HW_SDRAM_TYPE_COLWIDTH_WIDTH 4
                            16460 ; 273  |#define HW_SDRAM_TYPE_ROWWIDTH_WIDTH 4
                            16461 ; 274  |
                            16462 ; 275  |#define HW_SDRAM_TYPE_COLWIDTH_SETMASK (((1<<HW_SDRAM_TYPE_COLWIDTH_WIDTH)-1)<<HW_SDRAM_TY
                                  PE_COLWIDTH_BITPOS)
                            16463 ; 276  |#define HW_SDRAM_TYPE_ROWWIDTH_SETMASK (((1<<HW_SDRAM_TYPE_ROWWIDTH_WIDTH)-1)<<HW_SDRAM_TY
                                  PE_ROWWIDTH_BITPOS)
                            16464 ; 277  |
                            16465 ; 278  |#define HW_SDRAM_TYPE_COLWIDTH_CLRMASK (~(WORD)HW_SDRAM_TYPE_COLWIDTH_SETMASK)
                            16466 ; 279  |#define HW_SDRAM_TYPE_ROWWIDTH_CLRMASK (~(WORD)HW_SDRAM_TYPE_ROWWIDTH_SETMASK)
                            16467 ; 280  |
                            16468 ; 281  |typedef union               
                            16469 ; 282  |{
                            16470 ; 283  |    struct {
                            16471 ; 284  |        int COLWIDTH               :4;
                            16472 ; 285  |        int ROWWIDTH               :4; 
                            16473 ; 286  |    } B;
                            16474 ; 287  |    int I;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 276

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16475 ; 288  |} sdramtype_type;
                            16476 ; 289  |#define HW_SDRAM_TYPE (*(volatile sdramtype_type _X*) (HW_SDRAM_BASEADDR+14))
                            16477 ; 290  |
                            16478 ; 291  |#endif
                            16479 ; 292  |
                            16480 ; 293  |
                            16481 ; 294  |
                            16482 ; 295  |
                            16483 ; 296  |
                            16484 ; 297  |
                            16485 
                            16487 
                            16488 ; 34   |#include "regstb.h"
                            16489 
                            16491 
                            16492 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            16493 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2003
                            16494 ; 3    |// Filename: regstb.inc
                            16495 ; 4    |// Description: Register definitions for Trace Buffer
                            16496 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            16497 ; 6    |// The following naming conventions are followed in this file.
                            16498 ; 7    |// All registers are named using the format...
                            16499 ; 8    |//     HW_<module>_<regname>
                            16500 ; 9    |// where <module> is the module name which can be any of the following...
                            16501 ; 10   |//     USB20
                            16502 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            16503 ; 12   |// module name includes a number starting from 0 for the first instance of
                            16504 ; 13   |// that module)
                            16505 ; 14   |// <regname> is the specific register within that module
                            16506 ; 15   |// We also define the following...
                            16507 ; 16   |//     HW_<module>_<regname>_BITPOS
                            16508 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            16509 ; 18   |//     HW_<module>_<regname>_SETMASK
                            16510 ; 19   |// which does something else, and
                            16511 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            16512 ; 21   |// which does something else.
                            16513 ; 22   |// Other rules
                            16514 ; 23   |//     All caps
                            16515 ; 24   |//     Numeric identifiers start at 0
                            16516 ; 25   |#if !(defined(regstbinc))
                            16517 ; 26   |#define regstbinc 1
                            16518 ; 27   |
                            16519 ; 28   |#include "types.h"
                            16520 
                            16522 
                            16523 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            16524 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            16525 ; 3    |//
                            16526 ; 4    |// Filename: types.h
                            16527 ; 5    |// Description: Standard data types
                            16528 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            16529 ; 7    |
                            16530 ; 8    |#ifndef _TYPES_H
                            16531 ; 9    |#define _TYPES_H
                            16532 ; 10   |
                            16533 ; 11   |// TODO:  move this outta here!
                            16534 ; 12   |#if !defined(NOERROR)
                            16535 ; 13   |#define NOERROR 0
                            16536 ; 14   |#define SUCCESS 0
                            16537 ; 15   |#endif 
                            16538 ; 16   |#if !defined(SUCCESS)
                            16539 ; 17   |#define SUCCESS  0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 277

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16540 ; 18   |#endif
                            16541 ; 19   |#if !defined(ERROR)
                            16542 ; 20   |#define ERROR   -1
                            16543 ; 21   |#endif
                            16544 ; 22   |#if !defined(FALSE)
                            16545 ; 23   |#define FALSE 0
                            16546 ; 24   |#endif
                            16547 ; 25   |#if !defined(TRUE)
                            16548 ; 26   |#define TRUE  1
                            16549 ; 27   |#endif
                            16550 ; 28   |
                            16551 ; 29   |#if !defined(NULL)
                            16552 ; 30   |#define NULL 0
                            16553 ; 31   |#endif
                            16554 ; 32   |
                            16555 ; 33   |#define MAX_INT     0x7FFFFF
                            16556 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            16557 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            16558 ; 36   |#define MAX_ULONG   (-1) 
                            16559 ; 37   |
                            16560 ; 38   |#define WORD_SIZE   24              // word size in bits
                            16561 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            16562 ; 40   |
                            16563 ; 41   |
                            16564 ; 42   |#define BYTE    unsigned char       // btVarName
                            16565 ; 43   |#define CHAR    signed char         // cVarName
                            16566 ; 44   |#define USHORT  unsigned short      // usVarName
                            16567 ; 45   |#define SHORT   unsigned short      // sVarName
                            16568 ; 46   |#define WORD    unsigned int        // wVarName
                            16569 ; 47   |#define INT     signed int          // iVarName
                            16570 ; 48   |#define DWORD   unsigned long       // dwVarName
                            16571 ; 49   |#define LONG    signed long         // lVarName
                            16572 ; 50   |#define BOOL    unsigned int        // bVarName
                            16573 ; 51   |#define FRACT   _fract              // frVarName
                            16574 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            16575 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            16576 ; 54   |#define FLOAT   float               // fVarName
                            16577 ; 55   |#define DBL     double              // dVarName
                            16578 ; 56   |#define ENUM    enum                // eVarName
                            16579 ; 57   |#define CMX     _complex            // cmxVarName
                            16580 ; 58   |typedef WORD UCS3;                   // 
                            16581 ; 59   |
                            16582 ; 60   |#define UINT16  unsigned short
                            16583 ; 61   |#define UINT8   unsigned char   
                            16584 ; 62   |#define UINT32  unsigned long
                            16585 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            16586 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            16587 ; 65   |#define WCHAR   UINT16
                            16588 ; 66   |
                            16589 ; 67   |//UINT128 is 16 bytes or 6 words
                            16590 ; 68   |typedef struct UINT128_3500 {   
                            16591 ; 69   |    int val[6];     
                            16592 ; 70   |} UINT128_3500;
                            16593 ; 71   |
                            16594 ; 72   |#define UINT128   UINT128_3500
                            16595 ; 73   |
                            16596 ; 74   |// Little endian word packed byte strings:   
                            16597 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            16598 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            16599 ; 77   |// Little endian word packed byte strings:   
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 278

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16600 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            16601 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            16602 ; 80   |
                            16603 ; 81   |// Declare Memory Spaces To Use When Coding
                            16604 ; 82   |// A. Sector Buffers
                            16605 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            16606 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            16607 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            16608 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            16609 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            16610 ; 88   |// B. Media DDI Memory
                            16611 ; 89   |#define MEDIA_DDI_MEM _Y
                            16612 ; 90   |
                            16613 ; 91   |
                            16614 ; 92   |
                            16615 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            16616 ; 94   |// Examples of circular pointers:
                            16617 ; 95   |//    INT CIRC cpiVarName
                            16618 ; 96   |//    DWORD CIRC cpdwVarName
                            16619 ; 97   |
                            16620 ; 98   |#define RETCODE INT                 // rcVarName
                            16621 ; 99   |
                            16622 ; 100  |// generic bitfield structure
                            16623 ; 101  |struct Bitfield {
                            16624 ; 102  |    unsigned int B0  :1;
                            16625 ; 103  |    unsigned int B1  :1;
                            16626 ; 104  |    unsigned int B2  :1;
                            16627 ; 105  |    unsigned int B3  :1;
                            16628 ; 106  |    unsigned int B4  :1;
                            16629 ; 107  |    unsigned int B5  :1;
                            16630 ; 108  |    unsigned int B6  :1;
                            16631 ; 109  |    unsigned int B7  :1;
                            16632 ; 110  |    unsigned int B8  :1;
                            16633 ; 111  |    unsigned int B9  :1;
                            16634 ; 112  |    unsigned int B10 :1;
                            16635 ; 113  |    unsigned int B11 :1;
                            16636 ; 114  |    unsigned int B12 :1;
                            16637 ; 115  |    unsigned int B13 :1;
                            16638 ; 116  |    unsigned int B14 :1;
                            16639 ; 117  |    unsigned int B15 :1;
                            16640 ; 118  |    unsigned int B16 :1;
                            16641 ; 119  |    unsigned int B17 :1;
                            16642 ; 120  |    unsigned int B18 :1;
                            16643 ; 121  |    unsigned int B19 :1;
                            16644 ; 122  |    unsigned int B20 :1;
                            16645 ; 123  |    unsigned int B21 :1;
                            16646 ; 124  |    unsigned int B22 :1;
                            16647 ; 125  |    unsigned int B23 :1;
                            16648 ; 126  |};
                            16649 ; 127  |
                            16650 ; 128  |union BitInt {
                            16651 ; 129  |        struct Bitfield B;
                            16652 ; 130  |        int        I;
                            16653 ; 131  |};
                            16654 ; 132  |
                            16655 ; 133  |#define MAX_MSG_LENGTH 10
                            16656 ; 134  |struct CMessage
                            16657 ; 135  |{
                            16658 ; 136  |        unsigned int m_uLength;
                            16659 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            16660 ; 138  |};
                            16661 ; 139  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 279

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16662 ; 140  |typedef struct {
                            16663 ; 141  |    WORD m_wLength;
                            16664 ; 142  |    WORD m_wMessage;
                            16665 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            16666 ; 144  |} Message;
                            16667 ; 145  |
                            16668 ; 146  |struct MessageQueueDescriptor
                            16669 ; 147  |{
                            16670 ; 148  |        int *m_pBase;
                            16671 ; 149  |        int m_iModulo;
                            16672 ; 150  |        int m_iSize;
                            16673 ; 151  |        int *m_pHead;
                            16674 ; 152  |        int *m_pTail;
                            16675 ; 153  |};
                            16676 ; 154  |
                            16677 ; 155  |struct ModuleEntry
                            16678 ; 156  |{
                            16679 ; 157  |    int m_iSignaledEventMask;
                            16680 ; 158  |    int m_iWaitEventMask;
                            16681 ; 159  |    int m_iResourceOfCode;
                            16682 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            16683 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            16684 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            16685 ; 163  |    int m_uTimeOutHigh;
                            16686 ; 164  |    int m_uTimeOutLow;
                            16687 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            16688 ; 166  |};
                            16689 ; 167  |
                            16690 ; 168  |union WaitMask{
                            16691 ; 169  |    struct B{
                            16692 ; 170  |        unsigned int m_bNone     :1;
                            16693 ; 171  |        unsigned int m_bMessage  :1;
                            16694 ; 172  |        unsigned int m_bTimer    :1;
                            16695 ; 173  |        unsigned int m_bButton   :1;
                            16696 ; 174  |    } B;
                            16697 ; 175  |    int I;
                            16698 ; 176  |} ;
                            16699 ; 177  |
                            16700 ; 178  |
                            16701 ; 179  |struct Button {
                            16702 ; 180  |        WORD wButtonEvent;
                            16703 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            16704 ; 182  |};
                            16705 ; 183  |
                            16706 ; 184  |struct Message {
                            16707 ; 185  |        WORD wMsgLength;
                            16708 ; 186  |        WORD wMsgCommand;
                            16709 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            16710 ; 188  |};
                            16711 ; 189  |
                            16712 ; 190  |union EventTypes {
                            16713 ; 191  |        struct CMessage msg;
                            16714 ; 192  |        struct Button Button ;
                            16715 ; 193  |        struct Message Message;
                            16716 ; 194  |};
                            16717 ; 195  |
                            16718 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            16719 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            16720 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            16721 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            16722 ; 200  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 280

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16723 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            16724 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            16725 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            16726 ; 204  |
                            16727 ; 205  |#if DEBUG
                            16728 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            16729 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            16730 ; 208  |#else 
                            16731 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            16732 ; 210  |#define DebugBuildAssert(x)    
                            16733 ; 211  |#endif
                            16734 ; 212  |
                            16735 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            16736 ; 214  |//  #pragma asm
                            16737 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            16738 ; 216  |//  #pragma endasm
                            16739 ; 217  |
                            16740 ; 218  |
                            16741 ; 219  |#ifdef COLOR_262K
                            16742 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            16743 ; 221  |#elif defined(COLOR_65K)
                            16744 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            16745 ; 223  |#else
                            16746 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            16747 ; 225  |#endif
                            16748 ; 226  |    
                            16749 ; 227  |#endif // #ifndef _TYPES_H
                            16750 
                            16752 
                            16753 ; 29   |
                            16754 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16755 ; 31   |
                            16756 ; 32   |//   Trace Buffer STMP Registers 
                            16757 ; 33   |//   Last Updated 6.30.2003 D. Baker
                            16758 ; 34   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16759 ; 35   |
                            16760 ; 36   |#define HW_TB_BASEADDR (0xF080)
                            16761 ; 37   |
                            16762 ; 38   |
                            16763 ; 39   |
                            16764 ; 40   |
                            16765 ; 41   |/////////////////////////////////////////////////////////////////////////////////
                            16766 ; 42   |
                            16767 ; 43   |//  Trace Buffer Configuration Register (HW_TB_CFG) Bit Definitions
                            16768 ; 44   |
                            16769 ; 45   |#define HW_TB_CFG_CLK_ENABLE_BITPOS (0)
                            16770 ; 46   |#define HW_TB_CFG_ENABLE_BITPOS (1)
                            16771 ; 47   |#define HW_TB_CFG_DONE_BITPOS (3)
                            16772 ; 48   |#define HW_TB_CFG_DMA_ASEL_BITPOS (4)
                            16773 ; 49   |#define HW_TB_CFG_TRIG_EVENT_BITPOS (6)
                            16774 ; 50   |
                            16775 ; 51   |#define HW_TB_CFG_CLK_ENABLE_WIDTH (1)
                            16776 ; 52   |#define HW_TB_CFG_ENABLE_WIDTH (1)
                            16777 ; 53   |#define HW_TB_CFG_RSVD1_WIDTH (1)
                            16778 ; 54   |#define HW_TB_CFG_DONE_WIDTH (1)
                            16779 ; 55   |#define HW_TB_CFG_DMA_ASEL_WIDTH (2)
                            16780 ; 56   |#define HW_TB_CFG_TRIG_EVENT_WIDTH (1)
                            16781 ; 57   |#define HW_TB_CFG_RSVD2_WIDTH (17)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 281

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16782 ; 58   |
                            16783 ; 59   |#define HW_TB_CFG_CLK_ENABLE_SETMASK (((1<<HW_TB_CFG_CLK_ENABLE_WIDTH)-1)<<HW_TB_CFG_CLK_E
                                  NABLE_BITPOS) 
                            16784 ; 60   |#define HW_TB_CFG_ENABLE_SETMASK (((1<<HW_TB_CFG_ENABLE_WIDTH)-1)<<HW_TB_CFG_ENABLE_BITPOS
                                  ) 
                            16785 ; 61   |#define HW_TB_CFG_DONE_SETMASK (((1<<HW_TB_CFG_DONE_WIDTH)-1)<<HW_TB_CFG_DONE_BITPOS) 
                            16786 ; 62   |#define HW_TB_CFG_DMA_ASEL_SETMASK (((1<<HW_TB_CFG_DMA_ASEL_WIDTH)-1)<<HW_TB_CFG_DMA_ASEL_
                                  BITPOS) 
                            16787 ; 63   |#define HW_TB_CFG_TRIG_EVENT_SETMASK (((1<<HW_TB_CFG_TRIG_EVENT_WIDTH)-1)<<HW_TB_CFG_TRIG_
                                  EVENT_BITPOS) 
                            16788 ; 64   |
                            16789 ; 65   |#define HW_TB_CFG_CLK_ENABLE_CLRMASK (~(WORD)HW_TB_CFG_CLK_ENABLE_SETMASK)
                            16790 ; 66   |#define HW_TB_CFG_ENABLE_CLRMASK (~(WORD)HW_TB_CFG_ENABLE_SETMASK)
                            16791 ; 67   |#define HW_TB_CFG_DONE_CLRMASK (~(WORD)HW_TB_CFG_DONE_SETMASK)
                            16792 ; 68   |#define HW_TB_CFG_DMA_ASEL_CLRMASK (~(WORD)HW_TB_CFG_DMA_ASEL_SETMASK)
                            16793 ; 69   |#define HW_TB_CFG_TRIG_EVENT_CLRMASK (~(WORD)HW_TB_CFG_TRIG_EVENT_SETMASK)
                            16794 ; 70   |
                            16795 ; 71   |typedef union               
                            16796 ; 72   |{
                            16797 ; 73   |    struct {
                            16798 ; 74   |         int CLK_ENABLE      : HW_TB_CFG_CLK_ENABLE_WIDTH;
                            16799 ; 75   |         int ENABLE          : HW_TB_CFG_ENABLE_WIDTH;
                            16800 ; 76   |        int rsvd1           : HW_TB_CFG_RSVD1_WIDTH;
                            16801 ; 77   |         int DONE            : HW_TB_CFG_DONE_WIDTH;
                            16802 ; 78   |         int DMA_ASEL        : HW_TB_CFG_DMA_ASEL_WIDTH;
                            16803 ; 79   |         int TRIG_EVENT      : HW_TB_CFG_TRIG_EVENT_WIDTH;
                            16804 ; 80   |        int rsvd2           : HW_TB_CFG_RSVD2_WIDTH;
                            16805 ; 81   |    } B;
                            16806 ; 82   |    int I;
                            16807 ; 83   |    unsigned int U;
                            16808 ; 84   |} tb_cfg_type;
                            16809 ; 85   |#define HW_TB_CFG      (*(volatile tb_cfg_type _X*) (HW_TB_BASEADDR+0))    /* Trace Buffer
                                   Configuration Register */
                            16810 ; 86   |
                            16811 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            16812 ; 88   |
                            16813 ; 89   |//  Trace Buffer Base Address Register (HW_TB_BAR) Bit Definitions
                            16814 ; 90   |
                            16815 ; 91   |#define HW_TB_BAR_ADDRESS_BITPOS (0)
                            16816 ; 92   |
                            16817 ; 93   |#define HW_TB_BAR_ADDRESS_WIDTH (16)        
                            16818 ; 94   |#define HW_TB_BAR_RSVD_WIDTH (8)
                            16819 ; 95   |
                            16820 ; 96   |#define HW_TB_BAR_ADDRESS_SETMASK (((1<<HW_TB_BAR_ADDRESS_WIDTH)-1)<<HW_TB_BAR_ADDRESS_BIT
                                  POS) 
                            16821 ; 97   |
                            16822 ; 98   |#define HW_TB_BAR_ADDRESS_CLRMASK (~(WORD)HW_TB_BAR_ADDRESS_SETMASK)
                            16823 ; 99   |
                            16824 ; 100  |typedef union               
                            16825 ; 101  |{
                            16826 ; 102  |    struct {
                            16827 ; 103  |         int ADDRESS      : HW_TB_BAR_ADDRESS_WIDTH;
                            16828 ; 104  |        int reserved     : HW_TB_BAR_RSVD_WIDTH;
                            16829 ; 105  |    } B;
                            16830 ; 106  |    int I;
                            16831 ; 107  |    unsigned int U;
                            16832 ; 108  |} tb_bar_type;
                            16833 ; 109  |#define HW_TB_BAR      (*(volatile tb_bar_type _X*) (HW_TB_BASEADDR+1))    /* Trace Buffer
                                   Base Address Register */
                            16834 ; 110  |
                            16835 ; 111  |/////////////////////////////////////////////////////////////////////////////////
                            16836 ; 112  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 282

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16837 ; 113  |//  Trace Buffer Modulo Register (HW_TB_MOD) Bit Definitions
                            16838 ; 114  |
                            16839 ; 115  |#define HW_TB_MOD_MODULUS_BITPOS (0)
                            16840 ; 116  |
                            16841 ; 117  |#define HW_TB_MOD_MODULUS_WIDTH (14)        
                            16842 ; 118  |#define HW_TB_MOD_RSVD_WIDTH (10)
                            16843 ; 119  |
                            16844 ; 120  |#define HW_TB_MOD_MODULUS_SETMASK (((1<<HW_TB_MOD_MODULUS_WIDTH)-1)<<HW_TB_MOD_MODULUS_BIT
                                  POS) 
                            16845 ; 121  |
                            16846 ; 122  |#define HW_TB_MOD_MODULUS_CLRMASK (~(WORD)HW_TB_MOD_MODULUS_SETMASK)
                            16847 ; 123  |
                            16848 ; 124  |typedef union               
                            16849 ; 125  |{
                            16850 ; 126  |    struct {
                            16851 ; 127  |         int MODULUS      : HW_TB_MOD_MODULUS_WIDTH;
                            16852 ; 128  |        int reserved        : HW_TB_MOD_RSVD_WIDTH;
                            16853 ; 129  |    } B;
                            16854 ; 130  |    int I;
                            16855 ; 131  |    unsigned int U;
                            16856 ; 132  |} tb_mod_type;
                            16857 ; 133  |#define HW_TB_MOD      (*(volatile tb_mod_type _X*) (HW_TB_BASEADDR+2))    /* Trace Buffer
                                   Modulus Register */
                            16858 ; 134  |
                            16859 ; 135  |/////////////////////////////////////////////////////////////////////////////////
                            16860 ; 136  |
                            16861 ; 137  |//  Trace Buffer Current Index Register (HW_TB_CIR) Bit Definitions
                            16862 ; 138  |
                            16863 ; 139  |#define HW_TB_CIR_INDEX_BITPOS (0)
                            16864 ; 140  |
                            16865 ; 141  |#define HW_TB_CIR_INDEX_WIDTH (14)        
                            16866 ; 142  |#define HW_TB_CIR_RSVD_WIDTH (10)
                            16867 ; 143  |
                            16868 ; 144  |#define HW_TB_CIR_INDEX_SETMASK (((1<<HW_TB_CIR_INDEX_WIDTH)-1)<<HW_TB_CIR_INDEX_BITPOS) 
                            16869 ; 145  |
                            16870 ; 146  |#define HW_TB_CIR_INDEX_CLRMASK (~(WORD)HW_TB_CIR_INDEX_SETMASK)
                            16871 ; 147  |
                            16872 ; 148  |typedef union               
                            16873 ; 149  |{
                            16874 ; 150  |    struct {
                            16875 ; 151  |         int INDEX        : HW_TB_CIR_INDEX_WIDTH;
                            16876 ; 152  |        int reserved     : HW_TB_CIR_RSVD_WIDTH;
                            16877 ; 153  |    } B;
                            16878 ; 154  |    int I;
                            16879 ; 155  |    unsigned int U;
                            16880 ; 156  |} tb_cir_type;
                            16881 ; 157  |#define HW_TB_CIR      (*(volatile tb_cir_type _X*) (HW_TB_BASEADDR+3))    /* Trace Buffer
                                   Current Index Register */
                            16882 ; 158  |
                            16883 ; 159  |/////////////////////////////////////////////////////////////////////////////////
                            16884 ; 160  |
                            16885 ; 161  |//  Trace Buffer One Byte Code Register (HW_TB_OBC) Bit Definitions
                            16886 ; 162  |
                            16887 ; 163  |#define HW_TB_OBC_CODE_BITPOS (0)
                            16888 ; 164  |
                            16889 ; 165  |#define HW_TB_OBC_CODE_WIDTH (8)        
                            16890 ; 166  |#define HW_TB_OBC_RSVD_WIDTH (16)
                            16891 ; 167  |
                            16892 ; 168  |#define HW_TB_OBC_CODE_SETMASK (((1<<HW_TB_OBC_CODE_WIDTH)-1)<<HW_TB_OBC_CODE_BITPOS) 
                            16893 ; 169  |
                            16894 ; 170  |#define HW_TB_OBC_CODE_CLRMASK (~(WORD)HW_TB_OBC_CODE_SETMASK)
                            16895 ; 171  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 283

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16896 ; 172  |typedef union               
                            16897 ; 173  |{
                            16898 ; 174  |    struct {
                            16899 ; 175  |         int CODE        : HW_TB_OBC_CODE_WIDTH;
                            16900 ; 176  |        int reserved    : HW_TB_OBC_RSVD_WIDTH;
                            16901 ; 177  |    } B;
                            16902 ; 178  |    int I;
                            16903 ; 179  |    unsigned int U;
                            16904 ; 180  |} tb_obc_type;
                            16905 ; 181  |#define HW_TB_OBC      (*(volatile tb_obc_type _X*) (HW_TB_BASEADDR+4))    /* Trace Buffer
                                   one byte code Register */
                            16906 ; 182  |
                            16907 ; 183  |/////////////////////////////////////////////////////////////////////////////////
                            16908 ; 184  |
                            16909 ; 185  |//  Trace Buffer Trigger Command Register (HW_TB_TCS) Bit Definitions
                            16910 ; 186  |
                            16911 ; 187  |#define HW_TB_TCS_TRG_STYLE_BITPOS (0)
                            16912 ; 188  |#define HW_TB_TCS_CAP_CLASS_BITPOS (1)
                            16913 ; 189  |#define HW_TB_TCS_TRG_CLASS_BITPOS (3)
                            16914 ; 190  |#define HW_TB_TCS_FREEZE_BITPOS (5)
                            16915 ; 191  |
                            16916 ; 192  |#define HW_TB_TCS_TRG_STYLE_WIDTH (1)        
                            16917 ; 193  |#define HW_TB_TCS_CAP_CLASS_WIDTH (2)        
                            16918 ; 194  |#define HW_TB_TCS_TRG_CLASS_WIDTH (2)        
                            16919 ; 195  |#define HW_TB_TCS_FREEZE_WIDTH (1)        
                            16920 ; 196  |#define HW_TB_TCS_RSVD_WIDTH (18)
                            16921 ; 197  |
                            16922 ; 198  |#define HW_TB_TCS_TRG_STYLE_SETMASK (((1<<HW_TB_TCS_TRG_STYLE_WIDTH)-1)<<HW_TB_TCS_TRG_STY
                                  LE_BITPOS) 
                            16923 ; 199  |#define HW_TB_TCS_CAP_CLASS_SETMASK (((1<<HW_TB_TCS_CAP_CLASS_WIDTH)-1)<<HW_TB_TCS_CAP_CLA
                                  SS_BITPOS) 
                            16924 ; 200  |#define HW_TB_TCS_TRG_CLASS_SETMASK (((1<<HW_TB_TCS_TRG_CLASS_WIDTH)-1)<<HW_TB_TCS_TRG_CLA
                                  SS_BITPOS) 
                            16925 ; 201  |#define HW_TB_TCS_FREEZE_SETMASK (((1<<HW_TB_TCS_FREEZE_WIDTH)-1)<<HW_TB_TCS_FREEZE_BITPOS
                                  ) 
                            16926 ; 202  |
                            16927 ; 203  |#define HW_TB_TCS_TRG_STYLE_CLRMASK (~(WORD)HW_TB_TCS_TRG_STYLE_SETMASK)
                            16928 ; 204  |#define HW_TB_TCS_CAP_CLASS_CLRMASK (~(WORD)HW_TB_TCS_CAP_CLASS_SETMASK)
                            16929 ; 205  |#define HW_TB_TCS_TRG_CLASS_CLRMASK (~(WORD)HW_TB_TCS_TRG_CLASS_SETMASK)
                            16930 ; 206  |#define HW_TB_TCS_FREEZE_CLRMASK (~(WORD)HW_TB_TCS_FREEZE_SETMASK)
                            16931 ; 207  |
                            16932 ; 208  |typedef union               
                            16933 ; 209  |{
                            16934 ; 210  |    struct {
                            16935 ; 211  |         int TRG_STYLE       : HW_TB_TCS_TRG_STYLE_WIDTH;
                            16936 ; 212  |         int CAP_CLASS       : HW_TB_TCS_CAP_CLASS_WIDTH;
                            16937 ; 213  |         int TRG_CLASS       : HW_TB_TCS_TRG_CLASS_WIDTH;
                            16938 ; 214  |         int FREEZE          : HW_TB_TCS_FREEZE_WIDTH;
                            16939 ; 215  |        int reserved        : HW_TB_TCS_RSVD_WIDTH;
                            16940 ; 216  |    } B;
                            16941 ; 217  |    int I;
                            16942 ; 218  |    unsigned int U;
                            16943 ; 219  |} tb_tcs_type;
                            16944 ; 220  |#define HW_TB_TCS      (*(volatile tb_tcs_type _X*) (HW_TB_BASEADDR+16))    /* Trace Buffe
                                  r Trigger Command Register */
                            16945 ; 221  |
                            16946 ; 222  |/////////////////////////////////////////////////////////////////////////////////
                            16947 ; 223  |
                            16948 ; 224  |//  Trace Buffer Trigger Value Register (HW_TB_TVR) Bit Definitions
                            16949 ; 225  |
                            16950 ; 226  |#define HW_TB_TVR_MATCH_ADDR_BITPOS (0)
                            16951 ; 227  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 284

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16952 ; 228  |#define HW_TB_TVR_MATCH_ADDR_WIDTH (16)        
                            16953 ; 229  |#define HW_TB_TVR_RSVD_WIDTH (8)
                            16954 ; 230  |
                            16955 ; 231  |#define HW_TB_TVR_MATCH_ADDR_SETMASK (((1<<HW_TB_TVR_MATCH_ADDR_WIDTH)-1)<<HW_TB_TVR_MATCH
                                  _ADDR_BITPOS) 
                            16956 ; 232  |
                            16957 ; 233  |#define HW_TB_TVR_MATCH_ADDR_CLRMASK (~(WORD)HW_TB_TVR_MATCH_ADDR_SETMASK)
                            16958 ; 234  |
                            16959 ; 235  |typedef union               
                            16960 ; 236  |{
                            16961 ; 237  |    struct {
                            16962 ; 238  |         int MATCH_ADDR      : HW_TB_TVR_MATCH_ADDR_WIDTH;
                            16963 ; 239  |        int reserved        : HW_TB_TVR_RSVD_WIDTH;
                            16964 ; 240  |    } B;
                            16965 ; 241  |    int I;
                            16966 ; 242  |    unsigned int U;
                            16967 ; 243  |} tb_tvr_type;
                            16968 ; 244  |#define HW_TB_TVR      (*(volatile tb_tvr_type _X*) (HW_TB_BASEADDR+24))    /* Trace Buffe
                                  r Trigger Value Register */
                            16969 ; 245  |
                            16970 ; 246  |
                            16971 ; 247  |
                            16972 ; 248  |#endif
                            16973 ; 249  |
                            16974 ; 250  |
                            16975 ; 251  |
                            16976 ; 252  |
                            16977 ; 253  |
                            16978 ; 254  |
                            16979 ; 255  |
                            16980 ; 256  |
                            16981 ; 257  |
                            16982 ; 258  |
                            16983 ; 259  |
                            16984 ; 260  |
                            16985 ; 261  |
                            16986 ; 262  |
                            16987 ; 263  |
                            16988 ; 264  |
                            16989 ; 265  |
                            16990 
                            16992 
                            16993 ; 35   |#include "regstimer.h"
                            16994 
                            16996 
                            16997 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            16998 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2001
                            16999 ; 3    |// Filename: regstimer.inc
                            17000 ; 4    |// Description: Register definitions for  Timers interface
                            17001 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            17002 ; 6    |// The following naming conventions are followed in this file.
                            17003 ; 7    |// All registers are named using the format...
                            17004 ; 8    |//     HW_<module>_<regname>
                            17005 ; 9    |// where <module> is the module name which can be any of the following...
                            17006 ; 10   |//     USB20
                            17007 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            17008 ; 12   |// module name includes a number starting from 0 for the first instance of
                            17009 ; 13   |// that module)
                            17010 ; 14   |// <regname> is the specific register within that module
                            17011 ; 15   |// We also define the following...
                            17012 ; 16   |//     HW_<module>_<regname>_BITPOS
                            17013 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 285

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17014 ; 18   |//     HW_<module>_<regname>_SETMASK
                            17015 ; 19   |// which does something else, and
                            17016 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            17017 ; 21   |// which does something else.
                            17018 ; 22   |// Other rules
                            17019 ; 23   |//     All caps
                            17020 ; 24   |//     Numeric identifiers start at 0
                            17021 ; 25   |#if !(defined(regstimerinc))
                            17022 ; 26   |#define regstimerinc 1
                            17023 ; 27   |
                            17024 ; 28   |#include "types.h"
                            17025 
                            17027 
                            17028 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            17029 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            17030 ; 3    |//
                            17031 ; 4    |// Filename: types.h
                            17032 ; 5    |// Description: Standard data types
                            17033 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            17034 ; 7    |
                            17035 ; 8    |#ifndef _TYPES_H
                            17036 ; 9    |#define _TYPES_H
                            17037 ; 10   |
                            17038 ; 11   |// TODO:  move this outta here!
                            17039 ; 12   |#if !defined(NOERROR)
                            17040 ; 13   |#define NOERROR 0
                            17041 ; 14   |#define SUCCESS 0
                            17042 ; 15   |#endif 
                            17043 ; 16   |#if !defined(SUCCESS)
                            17044 ; 17   |#define SUCCESS  0
                            17045 ; 18   |#endif
                            17046 ; 19   |#if !defined(ERROR)
                            17047 ; 20   |#define ERROR   -1
                            17048 ; 21   |#endif
                            17049 ; 22   |#if !defined(FALSE)
                            17050 ; 23   |#define FALSE 0
                            17051 ; 24   |#endif
                            17052 ; 25   |#if !defined(TRUE)
                            17053 ; 26   |#define TRUE  1
                            17054 ; 27   |#endif
                            17055 ; 28   |
                            17056 ; 29   |#if !defined(NULL)
                            17057 ; 30   |#define NULL 0
                            17058 ; 31   |#endif
                            17059 ; 32   |
                            17060 ; 33   |#define MAX_INT     0x7FFFFF
                            17061 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            17062 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            17063 ; 36   |#define MAX_ULONG   (-1) 
                            17064 ; 37   |
                            17065 ; 38   |#define WORD_SIZE   24              // word size in bits
                            17066 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            17067 ; 40   |
                            17068 ; 41   |
                            17069 ; 42   |#define BYTE    unsigned char       // btVarName
                            17070 ; 43   |#define CHAR    signed char         // cVarName
                            17071 ; 44   |#define USHORT  unsigned short      // usVarName
                            17072 ; 45   |#define SHORT   unsigned short      // sVarName
                            17073 ; 46   |#define WORD    unsigned int        // wVarName
                            17074 ; 47   |#define INT     signed int          // iVarName
                            17075 ; 48   |#define DWORD   unsigned long       // dwVarName
                            17076 ; 49   |#define LONG    signed long         // lVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 286

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17077 ; 50   |#define BOOL    unsigned int        // bVarName
                            17078 ; 51   |#define FRACT   _fract              // frVarName
                            17079 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            17080 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            17081 ; 54   |#define FLOAT   float               // fVarName
                            17082 ; 55   |#define DBL     double              // dVarName
                            17083 ; 56   |#define ENUM    enum                // eVarName
                            17084 ; 57   |#define CMX     _complex            // cmxVarName
                            17085 ; 58   |typedef WORD UCS3;                   // 
                            17086 ; 59   |
                            17087 ; 60   |#define UINT16  unsigned short
                            17088 ; 61   |#define UINT8   unsigned char   
                            17089 ; 62   |#define UINT32  unsigned long
                            17090 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            17091 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            17092 ; 65   |#define WCHAR   UINT16
                            17093 ; 66   |
                            17094 ; 67   |//UINT128 is 16 bytes or 6 words
                            17095 ; 68   |typedef struct UINT128_3500 {   
                            17096 ; 69   |    int val[6];     
                            17097 ; 70   |} UINT128_3500;
                            17098 ; 71   |
                            17099 ; 72   |#define UINT128   UINT128_3500
                            17100 ; 73   |
                            17101 ; 74   |// Little endian word packed byte strings:   
                            17102 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            17103 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            17104 ; 77   |// Little endian word packed byte strings:   
                            17105 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            17106 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            17107 ; 80   |
                            17108 ; 81   |// Declare Memory Spaces To Use When Coding
                            17109 ; 82   |// A. Sector Buffers
                            17110 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            17111 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            17112 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            17113 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            17114 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            17115 ; 88   |// B. Media DDI Memory
                            17116 ; 89   |#define MEDIA_DDI_MEM _Y
                            17117 ; 90   |
                            17118 ; 91   |
                            17119 ; 92   |
                            17120 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            17121 ; 94   |// Examples of circular pointers:
                            17122 ; 95   |//    INT CIRC cpiVarName
                            17123 ; 96   |//    DWORD CIRC cpdwVarName
                            17124 ; 97   |
                            17125 ; 98   |#define RETCODE INT                 // rcVarName
                            17126 ; 99   |
                            17127 ; 100  |// generic bitfield structure
                            17128 ; 101  |struct Bitfield {
                            17129 ; 102  |    unsigned int B0  :1;
                            17130 ; 103  |    unsigned int B1  :1;
                            17131 ; 104  |    unsigned int B2  :1;
                            17132 ; 105  |    unsigned int B3  :1;
                            17133 ; 106  |    unsigned int B4  :1;
                            17134 ; 107  |    unsigned int B5  :1;
                            17135 ; 108  |    unsigned int B6  :1;
                            17136 ; 109  |    unsigned int B7  :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 287

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17137 ; 110  |    unsigned int B8  :1;
                            17138 ; 111  |    unsigned int B9  :1;
                            17139 ; 112  |    unsigned int B10 :1;
                            17140 ; 113  |    unsigned int B11 :1;
                            17141 ; 114  |    unsigned int B12 :1;
                            17142 ; 115  |    unsigned int B13 :1;
                            17143 ; 116  |    unsigned int B14 :1;
                            17144 ; 117  |    unsigned int B15 :1;
                            17145 ; 118  |    unsigned int B16 :1;
                            17146 ; 119  |    unsigned int B17 :1;
                            17147 ; 120  |    unsigned int B18 :1;
                            17148 ; 121  |    unsigned int B19 :1;
                            17149 ; 122  |    unsigned int B20 :1;
                            17150 ; 123  |    unsigned int B21 :1;
                            17151 ; 124  |    unsigned int B22 :1;
                            17152 ; 125  |    unsigned int B23 :1;
                            17153 ; 126  |};
                            17154 ; 127  |
                            17155 ; 128  |union BitInt {
                            17156 ; 129  |        struct Bitfield B;
                            17157 ; 130  |        int        I;
                            17158 ; 131  |};
                            17159 ; 132  |
                            17160 ; 133  |#define MAX_MSG_LENGTH 10
                            17161 ; 134  |struct CMessage
                            17162 ; 135  |{
                            17163 ; 136  |        unsigned int m_uLength;
                            17164 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            17165 ; 138  |};
                            17166 ; 139  |
                            17167 ; 140  |typedef struct {
                            17168 ; 141  |    WORD m_wLength;
                            17169 ; 142  |    WORD m_wMessage;
                            17170 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            17171 ; 144  |} Message;
                            17172 ; 145  |
                            17173 ; 146  |struct MessageQueueDescriptor
                            17174 ; 147  |{
                            17175 ; 148  |        int *m_pBase;
                            17176 ; 149  |        int m_iModulo;
                            17177 ; 150  |        int m_iSize;
                            17178 ; 151  |        int *m_pHead;
                            17179 ; 152  |        int *m_pTail;
                            17180 ; 153  |};
                            17181 ; 154  |
                            17182 ; 155  |struct ModuleEntry
                            17183 ; 156  |{
                            17184 ; 157  |    int m_iSignaledEventMask;
                            17185 ; 158  |    int m_iWaitEventMask;
                            17186 ; 159  |    int m_iResourceOfCode;
                            17187 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            17188 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            17189 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            17190 ; 163  |    int m_uTimeOutHigh;
                            17191 ; 164  |    int m_uTimeOutLow;
                            17192 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            17193 ; 166  |};
                            17194 ; 167  |
                            17195 ; 168  |union WaitMask{
                            17196 ; 169  |    struct B{
                            17197 ; 170  |        unsigned int m_bNone     :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 288

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17198 ; 171  |        unsigned int m_bMessage  :1;
                            17199 ; 172  |        unsigned int m_bTimer    :1;
                            17200 ; 173  |        unsigned int m_bButton   :1;
                            17201 ; 174  |    } B;
                            17202 ; 175  |    int I;
                            17203 ; 176  |} ;
                            17204 ; 177  |
                            17205 ; 178  |
                            17206 ; 179  |struct Button {
                            17207 ; 180  |        WORD wButtonEvent;
                            17208 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            17209 ; 182  |};
                            17210 ; 183  |
                            17211 ; 184  |struct Message {
                            17212 ; 185  |        WORD wMsgLength;
                            17213 ; 186  |        WORD wMsgCommand;
                            17214 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            17215 ; 188  |};
                            17216 ; 189  |
                            17217 ; 190  |union EventTypes {
                            17218 ; 191  |        struct CMessage msg;
                            17219 ; 192  |        struct Button Button ;
                            17220 ; 193  |        struct Message Message;
                            17221 ; 194  |};
                            17222 ; 195  |
                            17223 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            17224 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            17225 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            17226 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            17227 ; 200  |
                            17228 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            17229 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            17230 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            17231 ; 204  |
                            17232 ; 205  |#if DEBUG
                            17233 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            17234 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            17235 ; 208  |#else 
                            17236 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            17237 ; 210  |#define DebugBuildAssert(x)    
                            17238 ; 211  |#endif
                            17239 ; 212  |
                            17240 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            17241 ; 214  |//  #pragma asm
                            17242 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            17243 ; 216  |//  #pragma endasm
                            17244 ; 217  |
                            17245 ; 218  |
                            17246 ; 219  |#ifdef COLOR_262K
                            17247 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            17248 ; 221  |#elif defined(COLOR_65K)
                            17249 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            17250 ; 223  |#else
                            17251 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            17252 ; 225  |#endif
                            17253 ; 226  |    
                            17254 ; 227  |#endif // #ifndef _TYPES_H
                            17255 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 289

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17257 
                            17258 ; 29   |
                            17259 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17260 ; 31   |//   TIMER STMP Registers 
                            17261 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17262 ; 33   |#define HW_TMR_BASEADDR (0xF100)
                            17263 ; 34   |
                            17264 ; 35   |#define HW_TMR0_BASEADDR HW_TMR_BASEADDR
                            17265 ; 36   |#define HW_TMR1_BASEADDR HW_TMR_BASEADDR+0x40
                            17266 ; 37   |#define HW_TMR2_BASEADDR HW_TMR_BASEADDR+0x80
                            17267 ; 38   |#define HW_TMR3_BASEADDR HW_TMR_BASEADDR+0xC0
                            17268 ; 39   |
                            17269 ; 40   |#define HW_TIMER_NUMBER_0 0
                            17270 ; 41   |#define HW_TIMER_NUMBER_1 1
                            17271 ; 42   |#define HW_TIMER_NUMBER_2 2
                            17272 ; 43   |#define HW_TIMER_NUMBER_3 3
                            17273 ; 44   |
                            17274 ; 45   |#define HW_TMRCSR 0
                            17275 ; 46   |#define HW_TMRCNTR 1
                            17276 ; 47   |
                            17277 ; 48   |
                            17278 ; 49   |/////////////////////////////////////////////////////////////////////////////////
                            17279 ; 50   |//  TIMER CSR (HW_TMR0CSR) Bit Definitions
                            17280 ; 51   |#define HW_TMR0CSR_TIMER_ENABLE_BITPOS (0)
                            17281 ; 52   |#define HW_TMR0CSR_TIMER_INT_EN_BITPOS (1)
                            17282 ; 53   |#define HW_TMR0CSR_INVERT_BITPOS (2)
                            17283 ; 54   |#define HW_TMR0CSR_TIMER_CONTROL_BITPOS (3)
                            17284 ; 55   |#define HW_TMR0CSR_TIMER_STATUS_BITPOS (7)
                            17285 ; 56   |#define HW_TMR0CSR_TIMER_MODE_BITPOS (8)
                            17286 ; 57   |#define HW_TMR0CSR_CLKGT_BITPOS (23)
                            17287 ; 58   |
                            17288 ; 59   |#define HW_TMR0CSR_TIMER_ENABLE_WIDTH (1)
                            17289 ; 60   |#define HW_TMR0CSR_TIMER_INT_EN_WIDTH (1)
                            17290 ; 61   |#define HW_TMR0CSR_INVERT_WIDTH (1)
                            17291 ; 62   |#define HW_TMR0CSR_TIMER_CONTROL_WIDTH (3)
                            17292 ; 63   |#define HW_TMR0CSR_TIMER_STATUS_WIDTH (1)
                            17293 ; 64   |#define HW_TMR0CSR_TIMER_MODE_WIDTH (2)
                            17294 ; 65   |#define HW_TMR0CSR_CLKGT_WIDTH (1)
                            17295 ; 66   |
                            17296 ; 67   |#define HW_TMR0CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR0CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR0CS
                                  R_TIMER_ENABLE_BITPOS)
                            17297 ; 68   |#define HW_TMR0CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR0CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR0CS
                                  R_TIMER_INT_EN_BITPOS)
                            17298 ; 69   |#define HW_TMR0CSR_INVERT_SETMASK (((1<<HW_TMR0CSR_INVERT_WIDTH)-1)<<HW_TMR0CSR_INVERT_BIT
                                  POS)
                            17299 ; 70   |#define HW_TMR0CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR0CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR0
                                  CSR_TIMER_CONTROL_BITPOS)
                            17300 ; 71   |#define HW_TMR0CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR0CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR0CS
                                  R_TIMER_STATUS_BITPOS)
                            17301 ; 72   |#define HW_TMR0CSR_TIMER_MODE_SETMASK (((1<<HW_TMR0CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR0CSR_TI
                                  MER_MODE_BITPOS)
                            17302 ; 73   |#define HW_TMR0CSR_CLKGT_SETMASK (((1<<HW_TMR0CSR_CLKGT_WIDTH)-1)<<HW_TMR0CSR_CLKGT_BITPOS
                                  )
                            17303 ; 74   |
                            17304 ; 75   |#define HW_TMR0CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_ENABLE_SETMASK)
                            17305 ; 76   |#define HW_TMR0CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_INT_EN_SETMASK)
                            17306 ; 77   |#define HW_TMR0CSR_INVERT_CLRMASK (~(WORD)HW_TMR0CSR_INVERT_SETMASK)
                            17307 ; 78   |#define HW_TMR0CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_CONTROL_SETMASK)
                            17308 ; 79   |#define HW_TMR0CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_STATUS_SETMASK)
                            17309 ; 80   |#define HW_TMR0CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_MODE_SETMASK)
                            17310 ; 81   |#define HW_TMR0CSR_CLKGT_CLRMASK (~(WORD)HW_TMR0CSR_CLKGT_SETMASK)
                            17311 ; 82   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 290

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17312 ; 83   |/////////////////////////////////////////////////////////////////////////////////
                            17313 ; 84   |//  TIMER CSR (HW_TMR1CSR) Bit Definitions
                            17314 ; 85   |#define HW_TMR1CSR_TIMER_ENABLE_BITPOS (0)
                            17315 ; 86   |#define HW_TMR1CSR_TIMER_INT_EN_BITPOS (1)
                            17316 ; 87   |#define HW_TMR1CSR_INVERT_BITPOS (2)
                            17317 ; 88   |#define HW_TMR1CSR_TIMER_CONTROL_BITPOS (3)
                            17318 ; 89   |#define HW_TMR1CSR_TIMER_STATUS_BITPOS (7)
                            17319 ; 90   |#define HW_TMR1CSR_TIMER_MODE_BITPOS (8)
                            17320 ; 91   |#define HW_TMR1CSR_CLKGT_BITPOS (23)
                            17321 ; 92   |
                            17322 ; 93   |#define HW_TMR1CSR_TIMER_ENABLE_WIDTH (1)
                            17323 ; 94   |#define HW_TMR1CSR_TIMER_INT_EN_WIDTH (1)
                            17324 ; 95   |#define HW_TMR1CSR_INVERT_WIDTH (1)
                            17325 ; 96   |#define HW_TMR1CSR_TIMER_CONTROL_WIDTH (3)
                            17326 ; 97   |#define HW_TMR1CSR_TIMER_STATUS_WIDTH (1)
                            17327 ; 98   |#define HW_TMR1CSR_TIMER_MODE_WIDTH (2)
                            17328 ; 99   |#define HW_TMR1CSR_CLKGT_WIDTH (1)
                            17329 ; 100  |
                            17330 ; 101  |#define HW_TMR1CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR1CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR1CS
                                  R_TIMER_ENABLE_BITPOS)
                            17331 ; 102  |#define HW_TMR1CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR1CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR1CS
                                  R_TIMER_INT_EN_BITPOS)
                            17332 ; 103  |#define HW_TMR1CSR_INVERT_SETMASK (((1<<HW_TMR1CSR_INVERT_WIDTH)-1)<<HW_TMR1CSR_INVERT_BIT
                                  POS)
                            17333 ; 104  |#define HW_TMR1CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR1CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR1
                                  CSR_TIMER_CONTROL_BITPOS)
                            17334 ; 105  |#define HW_TMR1CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR1CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR1CS
                                  R_TIMER_STATUS_BITPOS)
                            17335 ; 106  |#define HW_TMR1CSR_TIMER_MODE_SETMASK (((1<<HW_TMR1CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR1CSR_TI
                                  MER_MODE_BITPOS)
                            17336 ; 107  |#define HW_TMR1CSR_CLKGT_SETMASK (((1<<HW_TMR1CSR_CLKGT_WIDTH)-1)<<HW_TMR1CSR_CLKGT_BITPOS
                                  )
                            17337 ; 108  |
                            17338 ; 109  |#define HW_TMR1CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_ENABLE_SETMASK)
                            17339 ; 110  |#define HW_TMR1CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_INT_EN_SETMASK)
                            17340 ; 111  |#define HW_TMR1CSR_INVERT_CLRMASK (~(WORD)HW_TMR1CSR_INVERT_SETMASK)
                            17341 ; 112  |#define HW_TMR1CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_CONTROL_SETMASK)
                            17342 ; 113  |#define HW_TMR1CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_STATUS_SETMASK)
                            17343 ; 114  |#define HW_TMR1CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_MODE_SETMASK)
                            17344 ; 115  |#define HW_TMR1CSR_CLKGT_CLRMASK (~(WORD)HW_TMR1CSR_CLKGT_SETMASK)
                            17345 ; 116  |
                            17346 ; 117  |/////////////////////////////////////////////////////////////////////////////////
                            17347 ; 118  |//  TIMER CSR (HW_TMR2CSR) Bit Definitions
                            17348 ; 119  |#define HW_TMR2CSR_TIMER_ENABLE_BITPOS (0)
                            17349 ; 120  |#define HW_TMR2CSR_TIMER_INT_EN_BITPOS (1)
                            17350 ; 121  |#define HW_TMR2CSR_INVERT_BITPOS (2)
                            17351 ; 122  |#define HW_TMR2CSR_TIMER_CONTROL_BITPOS (3)
                            17352 ; 123  |#define HW_TMR2CSR_TIMER_STATUS_BITPOS (7)
                            17353 ; 124  |#define HW_TMR2CSR_TIMER_MODE_BITPOS (8)
                            17354 ; 125  |#define HW_TMR2CSR_CLKGT_BITPOS (23)
                            17355 ; 126  |
                            17356 ; 127  |#define HW_TMR2CSR_TIMER_ENABLE_WIDTH (1)
                            17357 ; 128  |#define HW_TMR2CSR_TIMER_INT_EN_WIDTH (1)
                            17358 ; 129  |#define HW_TMR2CSR_INVERT_WIDTH (1)
                            17359 ; 130  |#define HW_TMR2CSR_TIMER_CONTROL_WIDTH (3)
                            17360 ; 131  |#define HW_TMR2CSR_TIMER_STATUS_WIDTH (1)
                            17361 ; 132  |#define HW_TMR2CSR_TIMER_MODE_WIDTH (2)
                            17362 ; 133  |#define HW_TMR2CSR_CLKGT_WIDTH (1)
                            17363 ; 134  |
                            17364 ; 135  |#define HW_TMR2CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR2CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR2CS
                                  R_TIMER_ENABLE_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 291

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17365 ; 136  |#define HW_TMR2CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR2CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR2CS
                                  R_TIMER_INT_EN_BITPOS)
                            17366 ; 137  |#define HW_TMR2CSR_INVERT_SETMASK (((1<<HW_TMR2CSR_INVERT_WIDTH)-1)<<HW_TMR2CSR_INVERT_BIT
                                  POS)
                            17367 ; 138  |#define HW_TMR2CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR2CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR2
                                  CSR_TIMER_CONTROL_BITPOS)
                            17368 ; 139  |#define HW_TMR2CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR2CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR2CS
                                  R_TIMER_STATUS_BITPOS)
                            17369 ; 140  |#define HW_TMR2CSR_TIMER_MODE_SETMASK (((1<<HW_TMR2CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR2CSR_TI
                                  MER_MODE_BITPOS)
                            17370 ; 141  |#define HW_TMR2CSR_CLKGT_SETMASK (((1<<HW_TMR2CSR_CLKGT_WIDTH)-1)<<HW_TMR2CSR_CLKGT_BITPOS
                                  )
                            17371 ; 142  |
                            17372 ; 143  |#define HW_TMR2CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_ENABLE_SETMASK)
                            17373 ; 144  |#define HW_TMR2CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_INT_EN_SETMASK)
                            17374 ; 145  |#define HW_TMR2CSR_INVERT_CLRMASK (~(WORD)HW_TMR2CSR_INVERT_SETMASK)
                            17375 ; 146  |#define HW_TMR2CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_CONTROL_SETMASK)
                            17376 ; 147  |#define HW_TMR2CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_STATUS_SETMASK)
                            17377 ; 148  |#define HW_TMR2CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_MODE_SETMASK)
                            17378 ; 149  |#define HW_TMR2CSR_CLKGT_CLRMASK (~(WORD)HW_TMR2CSR_CLKGT_SETMASK)
                            17379 ; 150  |
                            17380 ; 151  |/////////////////////////////////////////////////////////////////////////////////
                            17381 ; 152  |//  TIMER CSR (HW_TMR3CSR) Bit Definitions
                            17382 ; 153  |#define HW_TMR3CSR_TIMER_ENABLE_BITPOS (0)
                            17383 ; 154  |#define HW_TMR3CSR_TIMER_INT_EN_BITPOS (1)
                            17384 ; 155  |#define HW_TMR3CSR_INVERT_BITPOS (2)
                            17385 ; 156  |#define HW_TMR3CSR_TIMER_CONTROL_BITPOS (3)
                            17386 ; 157  |#define HW_TMR3CSR_TIMER_STATUS_BITPOS (7)
                            17387 ; 158  |#define HW_TMR3CSR_TIMER_MODE_BITPOS (8)
                            17388 ; 159  |#define HW_TMR3CSR_CLKGT_BITPOS (23)
                            17389 ; 160  |
                            17390 ; 161  |#define HW_TMR3CSR_TIMER_ENABLE_WIDTH (1)
                            17391 ; 162  |#define HW_TMR3CSR_TIMER_INT_EN_WIDTH (1)
                            17392 ; 163  |#define HW_TMR3CSR_INVERT_WIDTH (1)
                            17393 ; 164  |#define HW_TMR3CSR_TIMER_CONTROL_WIDTH (3)
                            17394 ; 165  |#define HW_TMR3CSR_TIMER_STATUS_WIDTH (1)
                            17395 ; 166  |#define HW_TMR3CSR_TIMER_MODE_WIDTH (2)
                            17396 ; 167  |#define HW_TMR3CSR_CLKGT_WIDTH (1)
                            17397 ; 168  |
                            17398 ; 169  |#define HW_TMR3CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR3CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR3CS
                                  R_TIMER_ENABLE_BITPOS)
                            17399 ; 170  |#define HW_TMR3CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR3CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR3CS
                                  R_TIMER_INT_EN_BITPOS)
                            17400 ; 171  |#define HW_TMR3CSR_INVERT_SETMASK (((1<<HW_TMR3CSR_INVERT_WIDTH)-1)<<HW_TMR3CSR_INVERT_BIT
                                  POS)
                            17401 ; 172  |#define HW_TMR3CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR3CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR3
                                  CSR_TIMER_CONTROL_BITPOS)
                            17402 ; 173  |#define HW_TMR3CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR3CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR3CS
                                  R_TIMER_STATUS_BITPOS)
                            17403 ; 174  |#define HW_TMR3CSR_TIMER_MODE_SETMASK (((1<<HW_TMR3CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR3CSR_TI
                                  MER_MODE_BITPOS)
                            17404 ; 175  |#define HW_TMR3CSR_CLKGT_SETMASK (((1<<HW_TMR3CSR_CLKGT_WIDTH)-1)<<HW_TMR3CSR_CLKGT_BITPOS
                                  )
                            17405 ; 176  |
                            17406 ; 177  |#define HW_TMR3CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_ENABLE_SETMASK)
                            17407 ; 178  |#define HW_TMR3CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_INT_EN_SETMASK)
                            17408 ; 179  |#define HW_TMR3CSR_INVERT_CLRMASK (~(WORD)HW_TMR3CSR_INVERT_SETMASK)
                            17409 ; 180  |#define HW_TMR3CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_CONTROL_SETMASK)
                            17410 ; 181  |#define HW_TMR3CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_STATUS_SETMASK)
                            17411 ; 182  |#define HW_TMR3CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_MODE_SETMASK)
                            17412 ; 183  |#define HW_TMR3CSR_CLKGT_CLRMASK (~(WORD)HW_TMR3CSR_CLKGT_SETMASK)
                            17413 ; 184  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 292

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17414 ; 185  |typedef union               
                            17415 ; 186  |{
                            17416 ; 187  |    struct {
                            17417 ; 188  |       int TIMER_ENABLE              :1;
                            17418 ; 189  |       int TIMER_INT_EN              :1;
                            17419 ; 190  |       int INVERT                    :1;
                            17420 ; 191  |       int TIMER_CONTROL             :3;
                            17421 ; 192  |       int RSVD0                     :1;
                            17422 ; 193  |       int TIMER_STATUS              :1;
                            17423 ; 194  |       int TIMER_MODE                :2;
                            17424 ; 195  |       int RSVD1                     :13;
                            17425 ; 196  |       int CLKGT                     :1;
                            17426 ; 197  |    } B;
                            17427 ; 198  |    int I;
                            17428 ; 199  |} timercsr_type;
                            17429 ; 200  |#define HW_TMR0CSR        (*(volatile timercsr_type _X*) (HW_TMR0_BASEADDR+HW_TMRCSR))  /*
                                   Timer0 Control Status Register */
                            17430 ; 201  |#define HW_TMR1CSR        (*(volatile timercsr_type _X*) (HW_TMR1_BASEADDR+HW_TMRCSR))  /*
                                   Timer1 Control Status Register */
                            17431 ; 202  |#define HW_TMR2CSR        (*(volatile timercsr_type _X*) (HW_TMR2_BASEADDR+HW_TMRCSR))  /*
                                   Timer2 Control Status Register */
                            17432 ; 203  |#define HW_TMR3CSR        (*(volatile timercsr_type _X*) (HW_TMR3_BASEADDR+HW_TMRCSR))  /*
                                   Timer3 Control Status Register */
                            17433 ; 204  |
                            17434 ; 205  |/////////////////////////////////////////////////////////////////////////////////
                            17435 ; 206  |//  TIMER CNTR register (HW_TMR0CNTR) Bit Definitions
                            17436 ; 207  |#define HW_TMR0CNTR_COUNT_BITPOS 0
                            17437 ; 208  |#define HW_TMR0CNTR_COUNT_WIDTH 24
                            17438 ; 209  |#define HW_TMR0CNTR_COUNT_SETMASK (((1<<HW_TMR0CNTR_COUNT_WIDTH)-1)<<HW_TMR0CNTR_COUNT_BIT
                                  POS)
                            17439 ; 210  |#define HW_TMR0CNTR_COUNT_CLRMASK (~(WORD)HW_TMR0CNTR_COUNT_SETMASK)
                            17440 ; 211  |
                            17441 ; 212  |/////////////////////////////////////////////////////////////////////////////////
                            17442 ; 213  |//  TIMER CNTR register (HW_TMR1CNTR) Bit Definitions
                            17443 ; 214  |#define HW_TMR1CNTR_COUNT_BITPOS 0
                            17444 ; 215  |#define HW_TMR1CNTR_COUNT_WIDTH 24
                            17445 ; 216  |#define HW_TMR1CNTR_COUNT_SETMASK (((1<<HW_TMR1CNTR_COUNT_WIDTH)-1)<<HW_TMR1CNTR_COUNT_BIT
                                  POS)
                            17446 ; 217  |#define HW_TMR1CNTR_COUNT_CLRMASK (~(WORD)HW_TMR1CNTR_COUNT_SETMASK)
                            17447 ; 218  |
                            17448 ; 219  |/////////////////////////////////////////////////////////////////////////////////
                            17449 ; 220  |//  TIMER CNTR register (HW_TMR2CNTR) Bit Definitions
                            17450 ; 221  |#define HW_TMR2CNTR_COUNT_BITPOS 0
                            17451 ; 222  |#define HW_TMR2CNTR_COUNT_WIDTH 24
                            17452 ; 223  |#define HW_TMR2CNTR_COUNT_SETMASK (((1<<HW_TMR2CNTR_COUNT_WIDTH)-1)<<HW_TMR2CNTR_COUNT_BIT
                                  POS)
                            17453 ; 224  |#define HW_TMR2CNTR_COUNT_CLRMASK (~(WORD)HW_TMR2CNTR_COUNT_SETMASK)
                            17454 ; 225  |
                            17455 ; 226  |typedef union               
                            17456 ; 227  |{
                            17457 ; 228  |    struct {
                            17458 ; 229  |       int COUNT                    :24;
                            17459 ; 230  |    } B;
                            17460 ; 231  |    int I;
                            17461 ; 232  |} tmrcntr_type;
                            17462 ; 233  |#define HW_TMR0CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR0_BASEADDR+HW_TMRCNTR))  /
                                  * Timer0 Count Register */
                            17463 ; 234  |#define HW_TMR1CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR1_BASEADDR+HW_TMRCNTR))  /
                                  * Timer1 Count Register */
                            17464 ; 235  |#define HW_TMR2CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR2_BASEADDR+HW_TMRCNTR))  /
                                  * Timer2 Count Register */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 293

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17465 ; 236  |#define HW_TMR3CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR3_BASEADDR+HW_TMRCNTR))  /
                                  * Timer3 Count Register */
                            17466 ; 237  |
                            17467 ; 238  |
                            17468 ; 239  |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                            17469 ; 240  |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                            17470 ; 241  |// to update the actual files. Only the defines needed to build SDK2.400 were added.   
                            17471 ; 242  |#define HW_TIMER_BASEADDR 0xF100
                            17472 ; 243  |
                            17473 ; 244  |#define HW_TIMER0_BASEADDR HW_TIMER_BASEADDR
                            17474 ; 245  |#define HW_TIMER1_BASEADDR HW_TIMER0_BASEADDR+0x40
                            17475 ; 246  |#define HW_TIMER2_BASEADDR HW_TIMER1_BASEADDR+0x40
                            17476 ; 247  |#define HW_TIMER3_BASEADDR HW_TIMER2_BASEADDR+0x40
                            17477 ; 248  |
                            17478 ; 249  |#define HW_TMR0CR HW_TMR0_BASEADDR
                            17479 ; 250  |#define HW_TMR1CR HW_TMR1_BASEADDR
                            17480 ; 251  |#define HW_TMR2CR HW_TMR2_BASEADDR
                            17481 ; 252  |#define HW_TMR3CR HW_TIMER3_BASEADDR
                            17482 ; 253  |
                            17483 ; 254  |// Timer enable
                            17484 ; 255  |#define HW_TMRCR_TE_BITPOS 0   
                            17485 ; 256  |// Timer clock gating control
                            17486 ; 257  |#define HW_TMR3CR_CG_BITPOS 23  
                            17487 ; 258  |#define HW_TMR3CR_CG_SETMASK 1<<HW_TMR3CR_CG_BITPOS
                            17488 ; 259  |#define HW_TMR3CR_CG_CLRMASK ~(WORD)HW_TMR3CR_CG_SETMASK
                            17489 ; 260  |#endif
                            17490 ; 261  |
                            17491 ; 262  |
                            17492 ; 263  |
                            17493 ; 264  |
                            17494 
                            17496 
                            17497 ; 36   |#include "regsusb20.h"
                            17498 
                            17500 
                            17501 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17502 ; 2    |//;  Copyright(C) SigmaTel, Inc. 2002-2003
                            17503 ; 3    |//;  File        : regsusb20ip.inc
                            17504 ; 4    |//;  Description : USB20 IP Register definition
                            17505 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17506 ; 6    |
                            17507 ; 7    |// The following naming conventions are followed in this file.
                            17508 ; 8    |// All registers are named using the format...
                            17509 ; 9    |//     HW_<module>_<regname>
                            17510 ; 10   |// where <module> is the module name which can be any of the following...
                            17511 ; 11   |//     USB20
                            17512 ; 12   |// (Note that when there is more than one copy of a particular module, the
                            17513 ; 13   |// module name includes a number starting from 0 for the first instance of
                            17514 ; 14   |// that module)
                            17515 ; 15   |// <regname> is the specific register within that module
                            17516 ; 16   |// We also define the following...
                            17517 ; 17   |//     HW_<module>_<regname>_BITPOS
                            17518 ; 18   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            17519 ; 19   |//     HW_<module>_<regname>_SETMASK
                            17520 ; 20   |// which does something else, and
                            17521 ; 21   |//     HW_<module>_<regname>_CLRMASK
                            17522 ; 22   |// which does something else.
                            17523 ; 23   |// Other rules
                            17524 ; 24   |//     All caps
                            17525 ; 25   |//     Numeric identifiers start at 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 294

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17526 ; 26   |
                            17527 ; 27   |#if !(defined(regsusb20inc))
                            17528 ; 28   |#define regsusb20inc 1
                            17529 ; 29   |
                            17530 ; 30   |#include "types.h"
                            17531 
                            17533 
                            17534 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            17535 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            17536 ; 3    |//
                            17537 ; 4    |// Filename: types.h
                            17538 ; 5    |// Description: Standard data types
                            17539 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            17540 ; 7    |
                            17541 ; 8    |#ifndef _TYPES_H
                            17542 ; 9    |#define _TYPES_H
                            17543 ; 10   |
                            17544 ; 11   |// TODO:  move this outta here!
                            17545 ; 12   |#if !defined(NOERROR)
                            17546 ; 13   |#define NOERROR 0
                            17547 ; 14   |#define SUCCESS 0
                            17548 ; 15   |#endif 
                            17549 ; 16   |#if !defined(SUCCESS)
                            17550 ; 17   |#define SUCCESS  0
                            17551 ; 18   |#endif
                            17552 ; 19   |#if !defined(ERROR)
                            17553 ; 20   |#define ERROR   -1
                            17554 ; 21   |#endif
                            17555 ; 22   |#if !defined(FALSE)
                            17556 ; 23   |#define FALSE 0
                            17557 ; 24   |#endif
                            17558 ; 25   |#if !defined(TRUE)
                            17559 ; 26   |#define TRUE  1
                            17560 ; 27   |#endif
                            17561 ; 28   |
                            17562 ; 29   |#if !defined(NULL)
                            17563 ; 30   |#define NULL 0
                            17564 ; 31   |#endif
                            17565 ; 32   |
                            17566 ; 33   |#define MAX_INT     0x7FFFFF
                            17567 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            17568 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            17569 ; 36   |#define MAX_ULONG   (-1) 
                            17570 ; 37   |
                            17571 ; 38   |#define WORD_SIZE   24              // word size in bits
                            17572 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            17573 ; 40   |
                            17574 ; 41   |
                            17575 ; 42   |#define BYTE    unsigned char       // btVarName
                            17576 ; 43   |#define CHAR    signed char         // cVarName
                            17577 ; 44   |#define USHORT  unsigned short      // usVarName
                            17578 ; 45   |#define SHORT   unsigned short      // sVarName
                            17579 ; 46   |#define WORD    unsigned int        // wVarName
                            17580 ; 47   |#define INT     signed int          // iVarName
                            17581 ; 48   |#define DWORD   unsigned long       // dwVarName
                            17582 ; 49   |#define LONG    signed long         // lVarName
                            17583 ; 50   |#define BOOL    unsigned int        // bVarName
                            17584 ; 51   |#define FRACT   _fract              // frVarName
                            17585 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            17586 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            17587 ; 54   |#define FLOAT   float               // fVarName
                            17588 ; 55   |#define DBL     double              // dVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 295

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17589 ; 56   |#define ENUM    enum                // eVarName
                            17590 ; 57   |#define CMX     _complex            // cmxVarName
                            17591 ; 58   |typedef WORD UCS3;                   // 
                            17592 ; 59   |
                            17593 ; 60   |#define UINT16  unsigned short
                            17594 ; 61   |#define UINT8   unsigned char   
                            17595 ; 62   |#define UINT32  unsigned long
                            17596 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            17597 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            17598 ; 65   |#define WCHAR   UINT16
                            17599 ; 66   |
                            17600 ; 67   |//UINT128 is 16 bytes or 6 words
                            17601 ; 68   |typedef struct UINT128_3500 {   
                            17602 ; 69   |    int val[6];     
                            17603 ; 70   |} UINT128_3500;
                            17604 ; 71   |
                            17605 ; 72   |#define UINT128   UINT128_3500
                            17606 ; 73   |
                            17607 ; 74   |// Little endian word packed byte strings:   
                            17608 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            17609 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            17610 ; 77   |// Little endian word packed byte strings:   
                            17611 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            17612 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            17613 ; 80   |
                            17614 ; 81   |// Declare Memory Spaces To Use When Coding
                            17615 ; 82   |// A. Sector Buffers
                            17616 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            17617 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            17618 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            17619 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            17620 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            17621 ; 88   |// B. Media DDI Memory
                            17622 ; 89   |#define MEDIA_DDI_MEM _Y
                            17623 ; 90   |
                            17624 ; 91   |
                            17625 ; 92   |
                            17626 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            17627 ; 94   |// Examples of circular pointers:
                            17628 ; 95   |//    INT CIRC cpiVarName
                            17629 ; 96   |//    DWORD CIRC cpdwVarName
                            17630 ; 97   |
                            17631 ; 98   |#define RETCODE INT                 // rcVarName
                            17632 ; 99   |
                            17633 ; 100  |// generic bitfield structure
                            17634 ; 101  |struct Bitfield {
                            17635 ; 102  |    unsigned int B0  :1;
                            17636 ; 103  |    unsigned int B1  :1;
                            17637 ; 104  |    unsigned int B2  :1;
                            17638 ; 105  |    unsigned int B3  :1;
                            17639 ; 106  |    unsigned int B4  :1;
                            17640 ; 107  |    unsigned int B5  :1;
                            17641 ; 108  |    unsigned int B6  :1;
                            17642 ; 109  |    unsigned int B7  :1;
                            17643 ; 110  |    unsigned int B8  :1;
                            17644 ; 111  |    unsigned int B9  :1;
                            17645 ; 112  |    unsigned int B10 :1;
                            17646 ; 113  |    unsigned int B11 :1;
                            17647 ; 114  |    unsigned int B12 :1;
                            17648 ; 115  |    unsigned int B13 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 296

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17649 ; 116  |    unsigned int B14 :1;
                            17650 ; 117  |    unsigned int B15 :1;
                            17651 ; 118  |    unsigned int B16 :1;
                            17652 ; 119  |    unsigned int B17 :1;
                            17653 ; 120  |    unsigned int B18 :1;
                            17654 ; 121  |    unsigned int B19 :1;
                            17655 ; 122  |    unsigned int B20 :1;
                            17656 ; 123  |    unsigned int B21 :1;
                            17657 ; 124  |    unsigned int B22 :1;
                            17658 ; 125  |    unsigned int B23 :1;
                            17659 ; 126  |};
                            17660 ; 127  |
                            17661 ; 128  |union BitInt {
                            17662 ; 129  |        struct Bitfield B;
                            17663 ; 130  |        int        I;
                            17664 ; 131  |};
                            17665 ; 132  |
                            17666 ; 133  |#define MAX_MSG_LENGTH 10
                            17667 ; 134  |struct CMessage
                            17668 ; 135  |{
                            17669 ; 136  |        unsigned int m_uLength;
                            17670 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            17671 ; 138  |};
                            17672 ; 139  |
                            17673 ; 140  |typedef struct {
                            17674 ; 141  |    WORD m_wLength;
                            17675 ; 142  |    WORD m_wMessage;
                            17676 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            17677 ; 144  |} Message;
                            17678 ; 145  |
                            17679 ; 146  |struct MessageQueueDescriptor
                            17680 ; 147  |{
                            17681 ; 148  |        int *m_pBase;
                            17682 ; 149  |        int m_iModulo;
                            17683 ; 150  |        int m_iSize;
                            17684 ; 151  |        int *m_pHead;
                            17685 ; 152  |        int *m_pTail;
                            17686 ; 153  |};
                            17687 ; 154  |
                            17688 ; 155  |struct ModuleEntry
                            17689 ; 156  |{
                            17690 ; 157  |    int m_iSignaledEventMask;
                            17691 ; 158  |    int m_iWaitEventMask;
                            17692 ; 159  |    int m_iResourceOfCode;
                            17693 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            17694 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            17695 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            17696 ; 163  |    int m_uTimeOutHigh;
                            17697 ; 164  |    int m_uTimeOutLow;
                            17698 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            17699 ; 166  |};
                            17700 ; 167  |
                            17701 ; 168  |union WaitMask{
                            17702 ; 169  |    struct B{
                            17703 ; 170  |        unsigned int m_bNone     :1;
                            17704 ; 171  |        unsigned int m_bMessage  :1;
                            17705 ; 172  |        unsigned int m_bTimer    :1;
                            17706 ; 173  |        unsigned int m_bButton   :1;
                            17707 ; 174  |    } B;
                            17708 ; 175  |    int I;
                            17709 ; 176  |} ;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 297

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17710 ; 177  |
                            17711 ; 178  |
                            17712 ; 179  |struct Button {
                            17713 ; 180  |        WORD wButtonEvent;
                            17714 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            17715 ; 182  |};
                            17716 ; 183  |
                            17717 ; 184  |struct Message {
                            17718 ; 185  |        WORD wMsgLength;
                            17719 ; 186  |        WORD wMsgCommand;
                            17720 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            17721 ; 188  |};
                            17722 ; 189  |
                            17723 ; 190  |union EventTypes {
                            17724 ; 191  |        struct CMessage msg;
                            17725 ; 192  |        struct Button Button ;
                            17726 ; 193  |        struct Message Message;
                            17727 ; 194  |};
                            17728 ; 195  |
                            17729 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            17730 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            17731 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            17732 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            17733 ; 200  |
                            17734 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            17735 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            17736 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            17737 ; 204  |
                            17738 ; 205  |#if DEBUG
                            17739 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            17740 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            17741 ; 208  |#else 
                            17742 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            17743 ; 210  |#define DebugBuildAssert(x)    
                            17744 ; 211  |#endif
                            17745 ; 212  |
                            17746 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            17747 ; 214  |//  #pragma asm
                            17748 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            17749 ; 216  |//  #pragma endasm
                            17750 ; 217  |
                            17751 ; 218  |
                            17752 ; 219  |#ifdef COLOR_262K
                            17753 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            17754 ; 221  |#elif defined(COLOR_65K)
                            17755 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            17756 ; 223  |#else
                            17757 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            17758 ; 225  |#endif
                            17759 ; 226  |    
                            17760 ; 227  |#endif // #ifndef _TYPES_H
                            17761 
                            17763 
                            17764 ; 31   |
                            17765 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17766 ; 33   |//   USB2.0 STMP Registers 
                            17767 ; 34   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17768 ; 35   |#define HW_USB_BASEADDR (0xF200)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 298

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17769 ; 36   |
                            17770 ; 37   |
                            17771 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            17772 ; 39   |//  USB Control Status Register (HW_USBCSR) Bit Definitions
                            17773 ; 40   |#define HW_USBCSR_USBEN_BITPOS (0)
                            17774 ; 41   |#define HW_USBCSR_WAKEUPIRQ_BITPOS (1)
                            17775 ; 42   |#define HW_USBCSR_WAKEUPIE_BITPOS (2)
                            17776 ; 43   |#define HW_USBCSR_VBUSCXIRQ_BITPOS (3)
                            17777 ; 44   |#define HW_USBCSR_VBUSCXIE_BITPOS (4)
                            17778 ; 45   |#define HW_USBCSR_VBUSDISCXIRQ_BITPOS (5)
                            17779 ; 46   |#define HW_USBCSR_VBUSDISCXIE_BITPOS (6)
                            17780 ; 47   |#define HW_USBCSR_CLKOFF_BITPOS (7)
                            17781 ; 48   |#define HW_USBCSR_SUSP_BITPOS (8)
                            17782 ; 49   |#define HW_USBCSR_SUSPF_BITPOS (9)
                            17783 ; 50   |#define HW_USBCSR_UTMITST_BITPOS (10)
                            17784 ; 51   |#define HW_USBCSR_UTMI_EXT_BITPOS (11)
                            17785 ; 52   |#define HW_USBCSR_PLUGGEDIN_EN_BITPOS (12)
                            17786 ; 53   |#define HW_USBCSR_PLUGGEDIN_BITPOS (13)
                            17787 ; 54   |#define HW_USBCSR_HOSTDISCONNECT_BITPOS (22)
                            17788 ; 55   |#define HW_USBCSR_VBUSSENSE_BITPOS (23)
                            17789 ; 56   |
                            17790 ; 57   |#define HW_USBCSR_USBEN_SETMASK (1<<HW_USBCSR_USBEN_BITPOS)        
                            17791 ; 58   |#define HW_USBCSR_WAKEUPIRQ_SETMASK (1<<HW_USBCSR_WAKEUPIRQ_BITPOS) 
                            17792 ; 59   |#define HW_USBCSR_WAKEUPIE_SETMASK (1<<HW_USBCSR_WAKEUPIE_BITPOS)  
                            17793 ; 60   |#define HW_USBCSR_VBUSCXIRQ_SETMASK (1<<HW_USBCSR_VBUSCXIRQ_BITPOS)
                            17794 ; 61   |#define HW_USBCSR_VBUSCXIE_SETMASK (1<<HW_USBCSR_VBUSCXIE_BITPOS)
                            17795 ; 62   |#define HW_USBCSR_VBUSDISCXIRQ_SETMASK (1<<HW_USBCSR_VBUSDISCXIRQ_BITPOS)
                            17796 ; 63   |#define HW_USBCSR_VBUSDISCXIE_SETMASK (1<<HW_USBCSR_VBUSDISCXIE_BITPOS)
                            17797 ; 64   |#define HW_USBCSR_CLKOFF_SETMASK (1<<HW_USBCSR_CLKOFF_BITPOS)    
                            17798 ; 65   |#define HW_USBCSR_SUSP_SETMASK (1<<HW_USBCSR_SUSP_BITPOS)      
                            17799 ; 66   |#define HW_USBCSR_SUSPF_SETMASK (1<<HW_USBCSR_SUSPF_BITPOS)     
                            17800 ; 67   |#define HW_USBCSR_UTMITST_SETMASK (1<<HW_USBCSR_UTMITST_BITPOS)   
                            17801 ; 68   |#define HW_USBCSR_UTMI_EXT_SETMASK (1<<HW_USBCSR_UTMI_EXT_BITPOS)
                            17802 ; 69   |#define HW_USBCSR_VBUSSENSE_SETMASK (1<<HW_USBCSR_VBUSSENSE_BITPOS)
                            17803 ; 70   |
                            17804 ; 71   |
                            17805 ; 72   |#define HW_USBCSR_USBEN_CLRMASK (~(WORD)HW_USBCSR_USBEN_SETMASK)     
                            17806 ; 73   |#define HW_USBCSR_WAKEUPIRQ_CLRMASK (~(WORD)HW_USBCSR_WAKEUPIRQ_SETMASK) 
                            17807 ; 74   |#define HW_USBCSR_WAKEUPIE_CLRMASK (~(WORD)HW_USBCSR_WAKEUPIE_SETMASK)  
                            17808 ; 75   |#define HW_USBCSR_VBUSCXIRQ_CLRMASK (~(WORD)HW_USBCSR_VBUSCXIRQ_SETMASK)
                            17809 ; 76   |#define HW_USBCSR_VBUSCXIE_CLRMASK (~(WORD)HW_USBCSR_VBUSCXIE_SETMASK)
                            17810 ; 77   |#define HW_USBCSR_VBUSDISCXIRQ_CLRMASK (~(WORD)HW_USBCSR_VBUSDISCXIRQ_SETMASK)
                            17811 ; 78   |#define HW_USBCSR_VBUSDISCXIE_CLRMASK (~(WORD)HW_USBCSR_VBUSDISCXIE_SETMASK) 
                            17812 ; 79   |#define HW_USBCSR_CLKOFF_CLRMASK (~(WORD)HW_USBCSR_CLKOFF_SETMASK)    
                            17813 ; 80   |#define HW_USBCSR_SUSP_CLRMASK (~(WORD)HW_USBCSR_SUSP_SETMASK)      
                            17814 ; 81   |#define HW_USBCSR_SUSPF_CLRMASK (~(WORD)HW_USBCSR_SUSPF_SETMASK)     
                            17815 ; 82   |#define HW_USBCSR_UTMITST_CLRMASK (~(WORD)HW_USBCSR_UTMITST_SETMASK)   
                            17816 ; 83   |#define HW_USBCSR_UTMI_EXT_CLRMASK (~(WORD)HW_USBCSR_UTMI_EXT_SETMASK) 
                            17817 ; 84   |#define HW_USBCSR_VBUSSENSE_CLRMASK (~(WORD)HW_USBCSR_VBUSSENSE_SETMASK) 
                            17818 ; 85   |
                            17819 ; 86   |typedef union               
                            17820 ; 87   |{
                            17821 ; 88   |    struct {
                            17822 ; 89   |        int USBEN          :1;
                            17823 ; 90   |        int WAKEUPIRQ      :1;
                            17824 ; 91   |        int WAKEUPIE       :1;
                            17825 ; 92   |        int VBUSCXIRQ      :1;
                            17826 ; 93   |        int VBUSCXIE       :1;
                            17827 ; 94   |        int VBUSDISCXIRQ   :1;
                            17828 ; 95   |        int VBUSDISCXIE    :1;
                            17829 ; 96   |        int CLKOFF         :1;
                            17830 ; 97   |        int SUSP           :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 299

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17831 ; 98   |        int SUSPF          :1;
                            17832 ; 99   |        int UTMITST        :1;
                            17833 ; 100  |        int ARCCONNECT     :1;
                            17834 ; 101  |        int PLUGGEDIN_EN   :1;
                            17835 ; 102  |        int PLUGGEDIN      :1;
                            17836 ; 103  |        int                :8;
                            17837 ; 104  |        int HOSTDISCONNECT :1;
                            17838 ; 105  |        int VBUSSENSE      :1;
                            17839 ; 106  |    } B;
                            17840 ; 107  |    int I;
                            17841 ; 108  |} usbcsr_type;
                            17842 ; 109  |#define HW_USBCSR      (*(volatile usbcsr_type _X*) (HW_USB_BASEADDR))    /* USB Control /
                                   Status Register */
                            17843 ; 110  |
                            17844 ; 111  |/////////////////////////////////////////////////////////////////////////////////
                            17845 ; 112  |//  USB DMA OFFSET register (HW_USBDMAOFF) Bit Definitions
                            17846 ; 113  |#define HW_USBDMAOFF_MEM_BITPOS (16)
                            17847 ; 114  |
                            17848 ; 115  |#define HW_USBDMAOFF_ADD_SETMASK (0x00FFFF)
                            17849 ; 116  |#define HW_USBDMAOFF_MEM_SETMASK (3<<HW_USBDMAOFF_MEM_BITPOS)
                            17850 ; 117  |
                            17851 ; 118  |#define HW_USBDMAOFF_ADD_CLRMASK (~(WORD)HW_USBDMAOFF_ADD_SETMASK)
                            17852 ; 119  |#define HW_USBDMAOFF_MEM_CLRMASK (~(WORD)HW_USBDMAOFF_MEM_SETMASK)
                            17853 ; 120  |
                            17854 ; 121  |typedef union               
                            17855 ; 122  |{
                            17856 ; 123  |    struct {
                            17857 ; 124  |        int ADD            :16;
                            17858 ; 125  |        int MEM            :2;
                            17859 ; 126  |        int                :6;
                            17860 ; 127  |    } B;
                            17861 ; 128  |    int I;
                            17862 ; 129  |} usbdmaoff_type;
                            17863 ; 130  |#define HW_USBDMAOFF      (*(volatile usbdmaoff_type _X*) (HW_USB_BASEADDR+1))    
                            17864 ; 131  |
                            17865 ; 132  |/////////////////////////////////////////////////////////////////////////////////
                            17866 ; 133  |//  USB ARC ACCESS register (HW_USBARCACCESS) Bit Definitions
                            17867 ; 134  |#define HW_USBARCACCESS_RWB_BITPOS (16)
                            17868 ; 135  |#define HW_USBARCACCESS_KICK_BITPOS (23)
                            17869 ; 136  |
                            17870 ; 137  |#define HW_USBARCACCESS_ADD_SETMASK (0x0001FF)
                            17871 ; 138  |#define HW_USBARCACCESS_RWB_SETMASK (1<<HW_USBARCACCESS_RWB_BITPOS)
                            17872 ; 139  |#define HW_USBARCACCESS_KICK_SETMASK (23<<HW_USBDMAOFF_MEM_BITPOS)
                            17873 ; 140  |
                            17874 ; 141  |#define HW_USBARCACCESS_ADD_CLRMASK (~(WORD)HW_USBARCACCESS_ADD_SETMASK)
                            17875 ; 142  |#define HW_USBARCACCESS_RWB_CLRMASK (~(WORD)HW_USBARCACCESS_RWB_SETMASK) 
                            17876 ; 143  |#define HW_USBARCACCESS_KICK_CLRMASK (~(WORD)HW_USBARCACCESS_KICK_SETMASK)
                            17877 ; 144  |
                            17878 ; 145  |typedef union               
                            17879 ; 146  |{
                            17880 ; 147  |    struct {
                            17881 ; 148  |        int ADD            :9;
                            17882 ; 149  |        int                :7;
                            17883 ; 150  |        int RWB            :1;
                            17884 ; 151  |        int                :14;
                            17885 ; 152  |        int KICK           :1;
                            17886 ; 153  |    } B;
                            17887 ; 154  |    int I;
                            17888 ; 155  |} usbarcaccess_type;
                            17889 ; 156  |#define HW_USBARCACCESS      (*(volatile usbarcaccess_type _X*) (HW_USB_BASEADDR+2))    
                            17890 ; 157  |
                            17891 ; 158  |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 300

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17892 ; 159  |//  USB ARC DATA LOW register (HW_USBARCDATALOW) Bit Definitions
                            17893 ; 160  |#define HW_USBARCDATALOW_DATA_SETMASK (0x00FFFF)
                            17894 ; 161  |
                            17895 ; 162  |#define HW_USBARCDATALOW_ADD_CLRMASK (~(WORD)HW_USBARCDATALOW_DATA_SETMASK)
                            17896 ; 163  |
                            17897 ; 164  |typedef union               
                            17898 ; 165  |{
                            17899 ; 166  |    struct {
                            17900 ; 167  |        int DATA           :16;
                            17901 ; 168  |        int                :8;
                            17902 ; 169  |    } B;
                            17903 ; 170  |    int I;
                            17904 ; 171  |} usbarcdatalow_type;
                            17905 ; 172  |#define HW_USBARCDATALOW      (*(volatile usbarcdatalow_type _X*) (HW_USB_BASEADDR+3))    
                                  
                            17906 ; 173  |
                            17907 ; 174  |/////////////////////////////////////////////////////////////////////////////////
                            17908 ; 175  |//  USB ARC DATA HIGH register (HW_USBARCDATAHIGH) Bit Definitions
                            17909 ; 176  |#define HW_USBARCDATAHIGH_DATA_SETMASK (0x00FFFF)
                            17910 ; 177  |
                            17911 ; 178  |#define HW_USBARCDATAHIGH_ADD_CLRMASK (~(WORD)HW_USBARCDATAHIGH_DATA_SETMASK)
                            17912 ; 179  |
                            17913 ; 180  |typedef union               
                            17914 ; 181  |{
                            17915 ; 182  |    struct {
                            17916 ; 183  |        int DATA           :16;
                            17917 ; 184  |        int                :8;
                            17918 ; 185  |    } B;
                            17919 ; 186  |    int I;
                            17920 ; 187  |} usbarcdatahigh_type;
                            17921 ; 188  |#define HW_USBARCDATAHIGH     (*(volatile usbarcdatahigh_type _X*) (HW_USB_BASEADDR+4))   
                                   
                            17922 ; 189  |
                            17923 ; 190  |
                            17924 ; 191  |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17925 ; 192  |//   USB2.0 ARC Registers 
                            17926 ; 193  |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17927 ; 194  |#define HW_ARC_BASE_ADDR (0x0000)
                            17928 ; 195  |
                            17929 ; 196  |#define HW_ARC_HCSPARAMS (HW_ARC_BASE_ADDR+0x104)
                            17930 ; 197  |#define HW_ARC_USBCMD (HW_ARC_BASE_ADDR+0x140)
                            17931 ; 198  |#define HW_ARC_USBSTS (HW_ARC_BASE_ADDR+0x144)
                            17932 ; 199  |#define HW_ARC_USBINTR (HW_ARC_BASE_ADDR+0x148)
                            17933 ; 200  |#define HW_ARC_DEVADDR (HW_ARC_BASE_ADDR+0x154)
                            17934 ; 201  |#define HW_ARC_ENDPTLISTADDR (HW_ARC_BASE_ADDR+0x158)
                            17935 ; 202  |#define HW_ARC_PORTSC1 (HW_ARC_BASE_ADDR+0x184)
                            17936 ; 203  |#define HW_ARC_USBMODE (HW_ARC_BASE_ADDR+0x1a8)
                            17937 ; 204  |#define HW_ARC_ENDPTSETUPSTAT (HW_ARC_BASE_ADDR+0x1ac)
                            17938 ; 205  |#define HW_ARC_ENDPTPRIME (HW_ARC_BASE_ADDR+0x1b0)
                            17939 ; 206  |#define HW_ARC_ENDPTFLUSH (HW_ARC_BASE_ADDR+0x1b4)
                            17940 ; 207  |#define HW_ARC_ENDPTSTATUS (HW_ARC_BASE_ADDR+0x1b8)
                            17941 ; 208  |#define HW_ARC_ENDPTCOMPLETE (HW_ARC_BASE_ADDR+0x1bc)
                            17942 ; 209  |#define HW_ARC_ENDPTCTRL0 (HW_ARC_BASE_ADDR+0x1c0)
                            17943 ; 210  |#define HW_ARC_ENDPTCTRL1 (HW_ARC_BASE_ADDR+0x1c4)
                            17944 ; 211  |#define HW_ARC_ENDPTCTRL2 (HW_ARC_BASE_ADDR+0x1c8)
                            17945 ; 212  |#define HW_ARC_ENDPTCTRL3 (HW_ARC_BASE_ADDR+0x1cc)
                            17946 ; 213  |#define HW_ARC_ENDPTCTRL4 (HW_ARC_BASE_ADDR+0x1d0)
                            17947 ; 214  |#define HW_ARC_ENDPTCTRL5 (HW_ARC_BASE_ADDR+0x1d4)
                            17948 ; 215  |#define HW_ARC_ENDPTCTRL6 (HW_ARC_BASE_ADDR+0x1d8)
                            17949 ; 216  |#define HW_ARC_ENDPTCTRL7 (HW_ARC_BASE_ADDR+0x1dc)
                            17950 ; 217  |#define HW_ARC_ENDPTCTRL8 (HW_ARC_BASE_ADDR+0x1e0)
                            17951 ; 218  |#define HW_ARC_ENDPTCTRL9 (HW_ARC_BASE_ADDR+0x1e4)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 301

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17952 ; 219  |#define HW_ARC_ENDPTCTRL10 (HW_ARC_BASE_ADDR+0x1e8)
                            17953 ; 220  |#define HW_ARC_ENDPTCTRL11 (HW_ARC_BASE_ADDR+0x1ec)
                            17954 ; 221  |#define HW_ARC_ENDPTCTRL12 (HW_ARC_BASE_ADDR+0x1f0)
                            17955 ; 222  |#define HW_ARC_ENDPTCTRL13 (HW_ARC_BASE_ADDR+0x1f4)
                            17956 ; 223  |#define HW_ARC_ENDPTCTRL14 (HW_ARC_BASE_ADDR+0x1f8)
                            17957 ; 224  |#define HW_ARC_ENDPTCTRL15 (HW_ARC_BASE_ADDR+0x1fc)
                            17958 ; 225  |
                            17959 ; 226  |#define HW_ARC_ENDPTCTRL(n) (HW_ARC_ENDPTCTRL0+((n)*4))    
                            17960 ; 227  |/////////////////////////////////////////////////////////////////////////////////
                            17961 ; 228  |//  USB ARC Register Host Control Structural Parameters (HW_ARC_HCSPARAMS)
                            17962 ; 229  |
                            17963 ; 230  |#define HW_ARC_HCSPARAMS_NPORTS_BITPOS (0)
                            17964 ; 231  |#define HW_ARC_HCSPARAMS_PPC_BITPOS (4)
                            17965 ; 232  |#define HW_ARC_HCSPARAMS_NPCC_BITPOS (8)
                            17966 ; 233  |#define HW_ARC_HCSPARAMS_NCC_BITPOS (12)
                            17967 ; 234  |#define HW_ARC_HCSPARAMS_PI_BITPOS (16)
                            17968 ; 235  |#define HW_ARC_HCSPARAMS_NPTT_BITPOS (20)
                            17969 ; 236  |#define HW_ARC_HCSPARAMS_NTT_BITPOS (24)
                            17970 ; 237  |
                            17971 ; 238  |#define HW_ARC_HCSPARAMS_NPORTS_SETMASK (15<<HW_ARC_HCSPARAMS_NPORTS_BITPOS)
                            17972 ; 239  |#define HW_ARC_HCSPARAMS_PPC_SETMASK (1<<HW_ARC_HCSPARAMS_PPC_BITPOS)        
                            17973 ; 240  |#define HW_ARC_HCSPARAMS_NPCC_SETMASK (15<<HW_ARC_HCSPARAMS_NPCC_BITPOS)  
                            17974 ; 241  |#define HW_ARC_HCSPARAMS_NCC_SETMASK (15<<HW_ARC_HCSPARAMS_NCC_BITPOS)       
                            17975 ; 242  |#define HW_ARC_HCSPARAMS_PI_SETMASK (1<<HW_ARC_HCSPARAMS_PI_BITPOS)     
                            17976 ; 243  |#define HW_ARC_HCSPARAMS_NPTT_SETMASK (15<<HW_ARC_HCSPARAMS_NPTT_BITPOS)  
                            17977 ; 244  |#define HW_ARC_HCSPARAMS_NTT_SETMASK (15<<HW_ARC_HCSPARAMS_NTT_BITPOS)       
                            17978 ; 245  |
                            17979 ; 246  |#define HW_ARC_HCSPARAMS_NPORTS_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NPORTS_SETMASK)
                            17980 ; 247  |#define HW_ARC_HCSPARAMS_PPC_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_PPC_SETMASK)
                            17981 ; 248  |#define HW_ARC_HCSPARAMS_NPCC_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NPCC_SETMASK)
                            17982 ; 249  |#define HW_ARC_HCSPARAMS_NCC_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NCC_SETMASK)
                            17983 ; 250  |#define HW_ARC_HCSPARAMS_PI_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_PI_SETMASK)  
                            17984 ; 251  |#define HW_ARC_HCSPARAMS_NPTT_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NPTT_SETMASK)
                            17985 ; 252  |#define HW_ARC_HCSPARAMS_NTT_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NTT_SETMASK)
                            17986 ; 253  |
                            17987 ; 254  |typedef union               
                            17988 ; 255  |{
                            17989 ; 256  |    struct {
                            17990 ; 257  |        int N_PORTS         :4;
                            17991 ; 258  |        int PPC             :1;
                            17992 ; 259  |        int                 :3;
                            17993 ; 260  |        int N_PCC           :4;
                            17994 ; 261  |        int N_CC            :4;
                            17995 ; 262  |        int PI              :1;
                            17996 ; 263  |        int                 :3;
                            17997 ; 264  |        int N_PTT           :4;
                            17998 ; 265  |        int N_TT            :4;
                            17999 ; 266  |        int                 :20;
                            18000 ; 267  |    } B;
                            18001 ; 268  |    DWORD I;
                            18002 ; 269  |} hcsparams_type;
                            18003 ; 270  |// #define HW_ARC_HCSPARAMS (*(volatile hcsparams_type _X*) (HW_ARC_BASEADDR))    
                            18004 ; 271  |
                            18005 ; 272  |/////////////////////////////////////////////////////////////////////////////////
                            18006 ; 273  |//  USB ARC Register USB Command (HW_ARC_USBCMD)
                            18007 ; 274  |
                            18008 ; 275  |#define HW_ARC_USBCMD_RS_BITPOS (0)
                            18009 ; 276  |#define HW_ARC_USBCMD_RST_BITPOS (1)
                            18010 ; 277  |#define HW_ARC_USBCMD_FS0_BITPOS (2)
                            18011 ; 278  |#define HW_ARC_USBCMD_FS1_BITPOS (3)
                            18012 ; 279  |#define HW_ARC_USBCMD_PSE_BITPOS (4)
                            18013 ; 280  |#define HW_ARC_USBCMD_ASE_BITPOS (5)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 302

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18014 ; 281  |#define HW_ARC_USBCMD_IAA_BITPOS (6)
                            18015 ; 282  |#define HW_ARC_USBCMD_LR_BITPOS (7)
                            18016 ; 283  |#define HW_ARC_USBCMD_ASP0_BITPOS (8)
                            18017 ; 284  |#define HW_ARC_USBCMD_ASP1_BITPOS (9)
                            18018 ; 285  |#define HW_ARC_USBCMD_ASPE_BITPOS (11)
                            18019 ; 286  |#define HW_ARC_USBCMD_FS2_BITPOS (15)
                            18020 ; 287  |#define HW_ARC_USBCMD_ITC_BITPOS (16)
                            18021 ; 288  |
                            18022 ; 289  |#define HW_ARC_USBCMD_RS_SETMASK (1<<HW_ARC_USBCMD_RS_BITPOS)                
                            18023 ; 290  |#define HW_ARC_USBCMD_RST_SETMASK (1<<HW_ARC_USBCMD_RST_BITPOS)   
                            18024 ; 291  |#define HW_ARC_USBCMD_FS0_SETMASK (1<<HW_ARC_USBCMD_FS0_BITPOS)   
                            18025 ; 292  |#define HW_ARC_USBCMD_FS1_SETMASK (1<<HW_ARC_USBCMD_FS1_BITPOS)   
                            18026 ; 293  |#define HW_ARC_USBCMD_PSE_SETMASK (1<<HW_ARC_USBCMD_PSE_BITPOS)   
                            18027 ; 294  |#define HW_ARC_USBCMD_ASE_SETMASK (1<<HW_ARC_USBCMD_ASE_BITPOS)   
                            18028 ; 295  |#define HW_ARC_USBCMD_IAA_SETMASK (1<<HW_ARC_USBCMD_IAA_BITPOS)   
                            18029 ; 296  |#define HW_ARC_USBCMD_LR_SETMASK (1<<HW_ARC_USBCMD_LR_BITPOS)        
                            18030 ; 297  |#define HW_ARC_USBCMD_ASP0_SETMASK (1<<HW_ARC_USBCMD_ASP0_BITPOS)
                            18031 ; 298  |#define HW_ARC_USBCMD_ASP1_SETMASK (1<<HW_ARC_USBCMD_ASP1_BITPOS)
                            18032 ; 299  |#define HW_ARC_USBCMD_ASPE_SETMASK (1<<HW_ARC_USBCMD_ASPE_BITPOS)
                            18033 ; 300  |#define HW_ARC_USBCMD_FS2_SETMASK (1<<HW_ARC_USBCMD_FS2_BITPOS)    
                            18034 ; 301  |#define HW_ARC_USBCMD_ITC_SETMASK (255<<HW_ARC_USBCMD_ITC_BITPOS)
                            18035 ; 302  |
                            18036 ; 303  |#define HW_ARC_USBCMD_RS_CLRMASK (~(WORD)HW_ARC_USBCMD_RS_SETMASK)     
                            18037 ; 304  |#define HW_ARC_USBCMD_RST_CLRMASK (~(WORD)HW_ARC_USBCMD_RST_SETMASK)    
                            18038 ; 305  |#define HW_ARC_USBCMD_FS0_CLRMASK (~(WORD)HW_ARC_USBCMD_FS0_SETMASK)    
                            18039 ; 306  |#define HW_ARC_USBCMD_FS1_CLRMASK (~(WORD)HW_ARC_USBCMD_FS1_SETMASK)    
                            18040 ; 307  |#define HW_ARC_USBCMD_PSE_CLRMASK (~(WORD)HW_ARC_USBCMD_PSE_SETMASK)    
                            18041 ; 308  |#define HW_ARC_USBCMD_ASE_CLRMASK (~(WORD)HW_ARC_USBCMD_ASE_SETMASK)    
                            18042 ; 309  |#define HW_ARC_USBCMD_IAA_CLRMASK (~(WORD)HW_ARC_USBCMD_IAA_SETMASK)    
                            18043 ; 310  |#define HW_ARC_USBCMD_LR_CLRMASK (~(WORD)HW_ARC_USBCMD_LR_SETMASK) 
                            18044 ; 311  |#define HW_ARC_USBCMD_ASP0_CLRMASK (~(WORD)HW_ARC_USBCMD_ASP0_SETMASK)
                            18045 ; 312  |#define HW_ARC_USBCMD_ASP1_CLRMASK (~(WORD)HW_ARC_USBCMD_ASP1_SETMASK)
                            18046 ; 313  |#define HW_ARC_USBCMD_ASPE_CLRMASK (~(WORD)HW_ARC_USBCMD_ASPE_SETMASK)
                            18047 ; 314  |#define HW_ARC_USBCMD_FS2_CLRMASK (~(WORD)HW_ARC_USBCMD_FS2_SETMASK)    
                            18048 ; 315  |#define HW_ARC_USBCMD_ITC_CLRMASK (~(WORD)HW_ARC_USBCMD_ITC_SETMASK)    
                            18049 ; 316  |
                            18050 ; 317  |typedef union               
                            18051 ; 318  |{
                            18052 ; 319  |    struct {
                            18053 ; 320  |        int RS              :1;
                            18054 ; 321  |        int RST             :1;
                            18055 ; 322  |        int FS0             :1;
                            18056 ; 323  |        int FS1             :1;
                            18057 ; 324  |        int PSE             :1;
                            18058 ; 325  |        int ASE             :1;
                            18059 ; 326  |        int IAA             :1;
                            18060 ; 327  |        int LR              :1;
                            18061 ; 328  |        int ASP0            :1;
                            18062 ; 329  |        int ASP1            :1;
                            18063 ; 330  |        int                 :1;
                            18064 ; 331  |        int ASPE            :1;
                            18065 ; 332  |        int                 :3;
                            18066 ; 333  |        int FS2             :1;
                            18067 ; 334  |        int ITC             :8;
                            18068 ; 335  |        int                 :24;
                            18069 ; 336  |    } B;
                            18070 ; 337  |    DWORD I;
                            18071 ; 338  |} usbcmd_type;
                            18072 ; 339  |//#define HW_ARC_USBCMD ((volatile usbcmd_type _X*) (HW_ARC_BASEADDR+0x140))    
                            18073 ; 340  |
                            18074 ; 341  |/////////////////////////////////////////////////////////////////////////////////
                            18075 ; 342  |//  USB ARC Register USB Status (HW_ARC_USBSTS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 303

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18076 ; 343  |
                            18077 ; 344  |#define HW_ARC_USBSTS_UI_BITPOS (0)
                            18078 ; 345  |#define HW_ARC_USBSTS_UEI_BITPOS (1)
                            18079 ; 346  |#define HW_ARC_USBSTS_PCI_BITPOS (2)
                            18080 ; 347  |#define HW_ARC_USBSTS_FRI_BITPOS (3)
                            18081 ; 348  |#define HW_ARC_USBSTS_SEI_BITPOS (4)
                            18082 ; 349  |#define HW_ARC_USBSTS_AAI_BITPOS (5)
                            18083 ; 350  |#define HW_ARC_USBSTS_URI_BITPOS (6)
                            18084 ; 351  |#define HW_ARC_USBSTS_SRI_BITPOS (7)
                            18085 ; 352  |#define HW_ARC_USBSTS_SLI_BITPOS (8)
                            18086 ; 353  |#define HW_ARC_USBSTS_HCH_BITPOS (12)
                            18087 ; 354  |#define HW_ARC_USBSTS_RCL_BITPOS (13)
                            18088 ; 355  |#define HW_ARC_USBSTS_PS_BITPOS (14)
                            18089 ; 356  |#define HW_ARC_USBSTS_AS_BITPOS (15)
                            18090 ; 357  |
                            18091 ; 358  |#define HW_ARC_USBSTS_UI_SETMASK (1<<HW_ARC_USBSTS_UI_BITPOS)    
                            18092 ; 359  |#define HW_ARC_USBSTS_UEI_SETMASK (1<<HW_ARC_USBSTS_UEI_BITPOS)
                            18093 ; 360  |#define HW_ARC_USBSTS_PCI_SETMASK (1<<HW_ARC_USBSTS_PCI_BITPOS)
                            18094 ; 361  |#define HW_ARC_USBSTS_FRI_SETMASK (1<<HW_ARC_USBSTS_FRI_BITPOS)
                            18095 ; 362  |#define HW_ARC_USBSTS_SEI_SETMASK (1<<HW_ARC_USBSTS_SEI_BITPOS)
                            18096 ; 363  |#define HW_ARC_USBSTS_AAI_SETMASK (1<<HW_ARC_USBSTS_AAI_BITPOS)
                            18097 ; 364  |#define HW_ARC_USBSTS_URI_SETMASK (1<<HW_ARC_USBSTS_URI_BITPOS)
                            18098 ; 365  |#define HW_ARC_USBSTS_SRI_SETMASK (1<<HW_ARC_USBSTS_SRI_BITPOS)
                            18099 ; 366  |#define HW_ARC_USBSTS_SLI_SETMASK (1<<HW_ARC_USBSTS_SLI_BITPOS)
                            18100 ; 367  |#define HW_ARC_USBSTS_HCH_SETMASK (1<<HW_ARC_USBSTS_HCH_BITPOS)
                            18101 ; 368  |#define HW_ARC_USBSTS_RCL_SETMASK (1<<HW_ARC_USBSTS_RCL_BITPOS)
                            18102 ; 369  |#define HW_ARC_USBSTS_PS_SETMASK (1<<HW_ARC_USBSTS_PS_BITPOS)    
                            18103 ; 370  |#define HW_ARC_USBSTS_AS_SETMASK (1<<HW_ARC_USBSTS_AS_BITPOS)    
                            18104 ; 371  |
                            18105 ; 372  |#define HW_ARC_USBSTS_UI_CLRMASK (~(WORD)HW_ARC_USBSTS_UI_SETMASK)
                            18106 ; 373  |#define HW_ARC_USBSTS_UEI_CLRMASK (~(WORD)HW_ARC_USBSTS_UEI_SETMASK)
                            18107 ; 374  |#define HW_ARC_USBSTS_PCI_CLRMASK (~(WORD)HW_ARC_USBSTS_PCI_SETMASK)
                            18108 ; 375  |#define HW_ARC_USBSTS_FRI_CLRMASK (~(WORD)HW_ARC_USBSTS_FRI_SETMASK)
                            18109 ; 376  |#define HW_ARC_USBSTS_SEI_CLRMASK (~(WORD)HW_ARC_USBSTS_SEI_SETMASK)
                            18110 ; 377  |#define HW_ARC_USBSTS_AAI_CLRMASK (~(WORD)HW_ARC_USBSTS_AAI_SETMASK)
                            18111 ; 378  |#define HW_ARC_USBSTS_URI_CLRMASK (~(WORD)HW_ARC_USBSTS_URI_SETMASK)
                            18112 ; 379  |#define HW_ARC_USBSTS_SRI_CLRMASK (~(WORD)HW_ARC_USBSTS_SRI_SETMASK)
                            18113 ; 380  |#define HW_ARC_USBSTS_SLI_CLRMASK (~(WORD)HW_ARC_USBSTS_SLI_SETMASK)
                            18114 ; 381  |#define HW_ARC_USBSTS_HCH_CLRMASK (~(WORD)HW_ARC_USBSTS_HCH_SETMASK)
                            18115 ; 382  |#define HW_ARC_USBSTS_RCL_CLRMASK (~(WORD)HW_ARC_USBSTS_RCL_SETMASK)
                            18116 ; 383  |#define HW_ARC_USBSTS_PS_CLRMASK (~(WORD)HW_ARC_USBSTS_PS_SETMASK)
                            18117 ; 384  |#define HW_ARC_USBSTS_AS_CLRMASK (~(WORD)HW_ARC_USBSTS_AS_SETMASK)
                            18118 ; 385  |
                            18119 ; 386  |
                            18120 ; 387  |typedef union               
                            18121 ; 388  |{
                            18122 ; 389  |    struct {
                            18123 ; 390  |        int UI              :1;
                            18124 ; 391  |        int UEI             :1;
                            18125 ; 392  |        int PCI             :1;
                            18126 ; 393  |        int FRI             :1;
                            18127 ; 394  |        int SEI             :1;
                            18128 ; 395  |        int AAI             :1;
                            18129 ; 396  |        int URI             :1;
                            18130 ; 397  |        int STI             :1;
                            18131 ; 398  |        int SLI             :1;
                            18132 ; 399  |        int                 :3;
                            18133 ; 400  |        int HCH             :1;
                            18134 ; 401  |        int RCL             :1;
                            18135 ; 402  |        int PS              :1;
                            18136 ; 403  |        int AS              :1;
                            18137 ; 404  |        int                 :24;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 304

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18138 ; 405  |    } B;
                            18139 ; 406  |    DWORD I;
                            18140 ; 407  |} usbsts_type;
                            18141 ; 408  |//#define HW_ARC_USBSTS (*(volatile usbsts_type _X*) (HW_ARC_BASEADDR+0x144))    
                            18142 ; 409  |
                            18143 ; 410  |/////////////////////////////////////////////////////////////////////////////////
                            18144 ; 411  |//  USB ARC Register USB Interrupt Enable (HW_ARC_USBINTR)
                            18145 ; 412  |
                            18146 ; 413  |#define HW_ARC_USBINTR_UE_BITPOS (0)
                            18147 ; 414  |#define HW_ARC_USBINTR_UEE_BITPOS (1)
                            18148 ; 415  |#define HW_ARC_USBINTR_PCE_BITPOS (2)
                            18149 ; 416  |#define HW_ARC_USBINTR_FRE_BITPOS (3)
                            18150 ; 417  |#define HW_ARC_USBINTR_SEE_BITPOS (4)
                            18151 ; 418  |#define HW_ARC_USBINTR_AAE_BITPOS (5)
                            18152 ; 419  |#define HW_ARC_USBINTR_URE_BITPOS (6)
                            18153 ; 420  |#define HW_ARC_USBINTR_SRE_BITPOS (7)
                            18154 ; 421  |#define HW_ARC_USBINTR_SLE_BITPOS (8)
                            18155 ; 422  |
                            18156 ; 423  |#define HW_ARC_USBINTR_UE_SETMASK (1<<HW_ARC_USBINTR_UE_BITPOS)   
                            18157 ; 424  |#define HW_ARC_USBINTR_UEE_SETMASK (1<<HW_ARC_USBINTR_UEE_BITPOS)
                            18158 ; 425  |#define HW_ARC_USBINTR_PCE_SETMASK (1<<HW_ARC_USBINTR_PCE_BITPOS)
                            18159 ; 426  |#define HW_ARC_USBINTR_FRE_SETMASK (1<<HW_ARC_USBINTR_FRE_BITPOS)
                            18160 ; 427  |#define HW_ARC_USBINTR_SEE_SETMASK (1<<HW_ARC_USBINTR_SEE_BITPOS)
                            18161 ; 428  |#define HW_ARC_USBINTR_AAE_SETMASK (1<<HW_ARC_USBINTR_AAE_BITPOS)
                            18162 ; 429  |#define HW_ARC_USBINTR_URE_SETMASK (1<<HW_ARC_USBINTR_URE_BITPOS)
                            18163 ; 430  |#define HW_ARC_USBINTR_SRE_SETMASK (1<<HW_ARC_USBINTR_SRE_BITPOS)
                            18164 ; 431  |#define HW_ARC_USBINTR_SLE_SETMASK (1<<HW_ARC_USBINTR_SLE_BITPOS)
                            18165 ; 432  |
                            18166 ; 433  |#define HW_ARC_USBINTR_UE_CLRMASK (~(WORD)HW_ARC_USBINTR_UE_SETMASK)
                            18167 ; 434  |#define HW_ARC_USBINTR_UEE_CLRMASK (~(WORD)HW_ARC_USBINTR_UEE_SETMASK)
                            18168 ; 435  |#define HW_ARC_USBINTR_PCE_CLRMASK (~(WORD)HW_ARC_USBINTR_PCE_SETMASK)
                            18169 ; 436  |#define HW_ARC_USBINTR_FRE_CLRMASK (~(WORD)HW_ARC_USBINTR_FRE_SETMASK)
                            18170 ; 437  |#define HW_ARC_USBINTR_SEE_CLRMASK (~(WORD)HW_ARC_USBINTR_SEE_SETMASK)
                            18171 ; 438  |#define HW_ARC_USBINTR_AAE_CLRMASK (~(WORD)HW_ARC_USBINTR_AAE_SETMASK)
                            18172 ; 439  |#define HW_ARC_USBINTR_URE_CLRMASK (~(WORD)HW_ARC_USBINTR_URE_SETMASK)
                            18173 ; 440  |#define HW_ARC_USBINTR_SRE_CLRMASK (~(WORD)HW_ARC_USBINTR_SRE_SETMASK)
                            18174 ; 441  |#define HW_ARC_USBINTR_SLE_CLRMASK (~(WORD)HW_ARC_USBINTR_SLE_SETMASK)
                            18175 ; 442  |
                            18176 ; 443  |
                            18177 ; 444  |typedef union               
                            18178 ; 445  |{
                            18179 ; 446  |    struct {
                            18180 ; 447  |        int UE              :1;
                            18181 ; 448  |        int UEE             :1;
                            18182 ; 449  |        int PCE             :1;
                            18183 ; 450  |        int FRE             :1;
                            18184 ; 451  |        int SEE             :1;
                            18185 ; 452  |        int AAE             :1;
                            18186 ; 453  |        int URE             :1;
                            18187 ; 454  |        int STE             :1;
                            18188 ; 455  |        int SLE             :1;
                            18189 ; 456  |        int                 :39;
                            18190 ; 457  |    } B;
                            18191 ; 458  |    DWORD I;
                            18192 ; 459  |} usbintr_type;
                            18193 ; 460  |//#define HW_ARC_USBINTR (*(volatile usbintr_type _X*) (HW_ARC_BASEADDR+0x148))    
                            18194 ; 461  |
                            18195 ; 462  |
                            18196 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            18197 ; 464  |//  USB ARC Register USB Device Controller Device Address (HW_ARC_DEVADDR)
                            18198 ; 465  |
                            18199 ; 466  |#define HW_ARC_DEVADDR_ADD_BITPOS (25)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 305

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18200 ; 467  |
                            18201 ; 468  |#define HW_ARC_DEVADDR_ADD_SETMASK (127<<HW_ARC_DEVADDR_ADD_BITPOS)    
                            18202 ; 469  |
                            18203 ; 470  |#define HW_ARC_DEVEADDR_ADD_CLRMASK (~(WORD)HW_ARC_DEVADDR_ADD_SETMASK)   
                            18204 ; 471  |
                            18205 ; 472  |typedef union               
                            18206 ; 473  |{
                            18207 ; 474  |    struct {
                            18208 ; 475  |        int                 :25;
                            18209 ; 476  |        int ADD             :7;
                            18210 ; 477  |        int                 :16;
                            18211 ; 478  |    } B;
                            18212 ; 479  |    DWORD I;
                            18213 ; 480  |} devaddr_type;
                            18214 ; 481  |//#define HW_ARC_DEVADDR (*(volatile devaddr_type _X*) (HW_ARC_BASEADDR+0x154))    
                            18215 ; 482  |
                            18216 ; 483  |
                            18217 ; 484  |/////////////////////////////////////////////////////////////////////////////////
                            18218 ; 485  |//  USB ARC Register USB Device Controller Endpoint List Address (HW_ARC_ENDPTLISTADDR)
                            18219 ; 486  |
                            18220 ; 487  |#define HW_ARC_ENDPTLISTADDR_ADD_BITPOS (11)
                            18221 ; 488  |
                            18222 ; 489  |#define HW_ARC_ENDPTLISTADDR_ADD_SETMASK (0x400000<<HW_ARC_ENDPTLISTADDR_ADD_BITPOS) 
                            18223 ; 490  |
                            18224 ; 491  |#define HW_ARC_ENDPTLISTADDR_ADD_CLRMASK (~(WORD)HW_ARC_ENDPTLISTADDR_ADD_SETMASK) 
                            18225 ; 492  |
                            18226 ; 493  |typedef union               
                            18227 ; 494  |{
                            18228 ; 495  |    struct {
                            18229 ; 496  |        int                 :10;
                            18230 ; 497  |        int ADD             :22;
                            18231 ; 498  |        int                 :16;
                            18232 ; 499  |    } B;
                            18233 ; 500  |    DWORD I;
                            18234 ; 501  |} endptlistaddr_type;
                            18235 ; 502  |//#define HW_ARC_ENDPTLISTADDR (*(volatile endptlistaddr_type _X*) (HW_ARC_BASEADDR+0x158)
                                  )    
                            18236 ; 503  |
                            18237 ; 504  |
                            18238 ; 505  |/////////////////////////////////////////////////////////////////////////////////
                            18239 ; 506  |//  USB ARC Register USB Port Status Control 1 (HW_ARC_PORTSC1)
                            18240 ; 507  |
                            18241 ; 508  |#define HW_ARC_PORTSC1_CCS_BITPOS (0)
                            18242 ; 509  |#define HW_ARC_PORTSC1_CSC_BITPOS (1)
                            18243 ; 510  |#define HW_ARC_PORTSC1_PE_BITPOS (2)
                            18244 ; 511  |#define HW_ARC_PORTSC1_PEC_BITPOS (3)
                            18245 ; 512  |#define HW_ARC_PORTSC1_OCA_BITPOS (4)
                            18246 ; 513  |#define HW_ARC_PORTSC1_OCC_BITPOS (5)
                            18247 ; 514  |#define HW_ARC_PORTSC1_FPR_BITPOS (6)
                            18248 ; 515  |#define HW_ARC_PORTSC1_SUSP_BITPOS (7)
                            18249 ; 516  |#define HW_ARC_PORTSC1_PR_BITPOS (8)
                            18250 ; 517  |#define HW_ARC_PORTSC1_HSP_BITPOS (9)
                            18251 ; 518  |#define HW_ARC_PORTSC1_LS_BITPOS (10)
                            18252 ; 519  |#define HW_ARC_PORTSC1_PP_BITPOS (12)
                            18253 ; 520  |#define HW_ARC_PORTSC1_PO_BITPOS (13)
                            18254 ; 521  |#define HW_ARC_PORTSC1_PIC_BITPOS (14)
                            18255 ; 522  |#define HW_ARC_PORTSC1_PTC_BITPOS (16)
                            18256 ; 523  |#define HW_ARC_PORTSC1_WKCN_BITPOS (20)
                            18257 ; 524  |#define HW_ARC_PORTSC1_WKDS_BITPOS (21)
                            18258 ; 525  |#define HW_ARC_PORTSC1_WKOC_BITPOS (22)
                            18259 ; 526  |#define HW_ARC_PORTSC1_PHCD_BITPOS (23)
                            18260 ; 527  |#define HW_ARC_PORTSC1_PFSC_BITPOS (24)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 306

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18261 ; 528  |#define HW_ARC_PORTSC1_PSPD_BITPOS (26)
                            18262 ; 529  |#define HW_ARC_PORTSC1_PTW_BITPOS (29)
                            18263 ; 530  |#define HW_ARC_PORTSC1_STS_BITPOS (30)
                            18264 ; 531  |#define HW_ARC_PORTSC1_PTS_BITPOS (31)
                            18265 ; 532  |
                            18266 ; 533  |#define HW_ARC_PORTSC1_CCS_SETMASK (1<<HW_ARC_PORTSC1_CCS_BITPOS)  
                            18267 ; 534  |#define HW_ARC_PORTSC1_CSC_SETMASK (1<<HW_ARC_PORTSC1_CSC_BITPOS)  
                            18268 ; 535  |#define HW_ARC_PORTSC1_PE_SETMASK (1<<HW_ARC_PORTSC1_PE_BITPOS)   
                            18269 ; 536  |#define HW_ARC_PORTSC1_PEC_SETMASK (1<<HW_ARC_PORTSC1_PEC_BITPOS)  
                            18270 ; 537  |#define HW_ARC_PORTSC1_OCA_SETMASK (1<<HW_ARC_PORTSC1_OCA_BITPOS)  
                            18271 ; 538  |#define HW_ARC_PORTSC1_OCC_SETMASK (1<<HW_ARC_PORTSC1_OCC_BITPOS)  
                            18272 ; 539  |#define HW_ARC_PORTSC1_FPR_SETMASK (1<<HW_ARC_PORTSC1_FPR_BITPOS)  
                            18273 ; 540  |#define HW_ARC_PORTSC1_SUSP_SETMASK (1<<HW_ARC_PORTSC1_SUSP_BITPOS)
                            18274 ; 541  |#define HW_ARC_PORTSC1_PR_SETMASK (1<<HW_ARC_PORTSC1_PR_BITPOS)   
                            18275 ; 542  |#define HW_ARC_PORTSC1_HSP_SETMASK (1<<HW_ARC_PORTSC1_HSP_BITPOS)  
                            18276 ; 543  |#define HW_ARC_PORTSC1_LS_SETMASK (3<<HW_ARC_PORTSC1_LS_BITPOS)   
                            18277 ; 544  |#define HW_ARC_PORTSC1_PP_SETMASK (1<<HW_ARC_PORTSC1_PP_BITPOS)   
                            18278 ; 545  |#define HW_ARC_PORTSC1_PO_SETMASK (1<<HW_ARC_PORTSC1_PO_BITPOS)   
                            18279 ; 546  |#define HW_ARC_PORTSC1_PIC_SETMASK (3<<HW_ARC_PORTSC1_PIC_BITPOS)  
                            18280 ; 547  |#define HW_ARC_PORTSC1_PTC_SETMASK (15<<HW_ARC_PORTSC1_PTC_BITPOS) 
                            18281 ; 548  |#define HW_ARC_PORTSC1_WKCN_SETMASK (1<<HW_ARC_PORTSC1_WKCN_BITPOS)
                            18282 ; 549  |#define HW_ARC_PORTSC1_WKDS_SETMASK (1<<HW_ARC_PORTSC1_WKDS_BITPOS)
                            18283 ; 550  |#define HW_ARC_PORTSC1_WKOC_SETMASK (1<<HW_ARC_PORTSC1_WKOC_BITPOS)
                            18284 ; 551  |#define HW_ARC_PORTSC1_PHCD_SETMASK (1<<HW_ARC_PORTSC1_PHCD_BITPOS)
                            18285 ; 552  |
                            18286 ; 553  |// We need to equate the following label like this due to a sign extension problem
                            18287 ; 554  |// if equated like so (1<<HW_ARC_PORTSC1_PFSC_SETMASK)
                            18288 ; 555  |#define HW_ARC_PORTSC1_PFSC_SETMASK (0x01000000)
                            18289 ; 556  |
                            18290 ; 557  |#define HW_ARC_PORTSC1_PSPD_SETMASK (3<<HW_ARC_PORTSC1_PSPD_BITPOS)
                            18291 ; 558  |#define HW_ARC_PORTSC1_PTW_SETMASK (1<<HW_ARC_PORTSC1_PTW_BITPOS)  
                            18292 ; 559  |#define HW_ARC_PORTSC1_STS_SETMASK (1<<HW_ARC_PORTSC1_STS_BITPOS)  
                            18293 ; 560  |#define HW_ARC_PORTSC1_PTS_SETMASK (1<<HW_ARC_PORTSC1_PTS_BITPOS)  
                            18294 ; 561  |
                            18295 ; 562  |#define HW_ARC_PORTSC1_CCS_CLRMASK (~(WORD)HW_ARC_PORTSC1_CCS_SETMASK)   
                            18296 ; 563  |#define HW_ARC_PORTSC1_CSC_CLRMASK (~(WORD)HW_ARC_PORTSC1_CSC_SETMASK)   
                            18297 ; 564  |#define HW_ARC_PORTSC1_PE_CLRMASK (~(WORD)HW_ARC_PORTSC1_PE_SETMASK)    
                            18298 ; 565  |#define HW_ARC_PORTSC1_PEC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PEC_SETMASK)   
                            18299 ; 566  |#define HW_ARC_PORTSC1_OCA_CLRMASK (~(WORD)HW_ARC_PORTSC1_OCA_SETMASK)   
                            18300 ; 567  |#define HW_ARC_PORTSC1_OCC_CLRMASK (~(WORD)HW_ARC_PORTSC1_OCC_SETMASK)   
                            18301 ; 568  |#define HW_ARC_PORTSC1_FPR_CLRMASK (~(WORD)HW_ARC_PORTSC1_FPR_SETMASK)   
                            18302 ; 569  |#define HW_ARC_PORTSC1_SUSP_CLRMASK (~(WORD)HW_ARC_PORTSC1_SUSP_SETMASK)
                            18303 ; 570  |#define HW_ARC_PORTSC1_PR_CLRMASK (~(WORD)HW_ARC_PORTSC1_PR_SETMASK)    
                            18304 ; 571  |#define HW_ARC_PORTSC1_HSP_CLRMASK (~(WORD)HW_ARC_PORTSC1_HSP_SETMASK)   
                            18305 ; 572  |#define HW_ARC_PORTSC1_LS_CLRMASK (~(WORD)HW_ARC_PORTSC1_LS_SETMASK)    
                            18306 ; 573  |#define HW_ARC_PORTSC1_PP_CLRMASK (~(WORD)HW_ARC_PORTSC1_PP_SETMASK)    
                            18307 ; 574  |#define HW_ARC_PORTSC1_PO_CLRMASK (~(WORD)HW_ARC_PORTSC1_PO_SETMASK)    
                            18308 ; 575  |#define HW_ARC_PORTSC1_PIC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PIC_SETMASK)   
                            18309 ; 576  |#define HW_ARC_PORTSC1_PTC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PTC_SETMASK)   
                            18310 ; 577  |#define HW_ARC_PORTSC1_WKCN_CLRMASK (~(WORD)HW_ARC_PORTSC1_WKCN_SETMASK)
                            18311 ; 578  |#define HW_ARC_PORTSC1_WKDS_CLRMASK (~(WORD)HW_ARC_PORTSC1_WKDS_SETMASK)
                            18312 ; 579  |#define HW_ARC_PORTSC1_WKOC_CLRMASK (~(WORD)HW_ARC_PORTSC1_WKOC_SETMASK)
                            18313 ; 580  |#define HW_ARC_PORTSC1_PHCD_CLRMASK (~(WORD)HW_ARC_PORTSC1_PHCD_SETMASK)
                            18314 ; 581  |#define HW_ARC_PORTSC1_PFSC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PFSC_SETMASK)
                            18315 ; 582  |#define HW_ARC_PORTSC1_PSPD_CLRMASK (~(WORD)HW_ARC_PORTSC1_PSPD_SETMASK)
                            18316 ; 583  |#define HW_ARC_PORTSC1_PTW_CLRMASK (~(WORD)HW_ARC_PORTSC1_PTW_SETMASK)   
                            18317 ; 584  |#define HW_ARC_PORTSC1_STS_CLRMASK (~(WORD)HW_ARC_PORTSC1_STS_SETMASK)   
                            18318 ; 585  |#define HW_ARC_PORTSC1_PTS_CLRMASK (~(WORD)HW_ARC_PORTSC1_PTS_SETMASK)   
                            18319 ; 586  |
                            18320 ; 587  |typedef union               
                            18321 ; 588  |{
                            18322 ; 589  |    struct {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 307

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18323 ; 590  |        int CCS             :1;
                            18324 ; 591  |        int CSC             :1;
                            18325 ; 592  |        int PE              :1;
                            18326 ; 593  |        int PEC             :1;
                            18327 ; 594  |        int OCA             :1;
                            18328 ; 595  |        int OCC             :1;
                            18329 ; 596  |        int FPR             :1;
                            18330 ; 597  |        int SUSP            :1;
                            18331 ; 598  |        int PR              :1;
                            18332 ; 599  |        int HSP             :1;
                            18333 ; 600  |        int LS              :2;
                            18334 ; 601  |        int PP              :1;
                            18335 ; 602  |        int PO              :1;
                            18336 ; 603  |        int PIC             :2;
                            18337 ; 604  |        int PTC             :4;
                            18338 ; 605  |        int WKCN            :1;
                            18339 ; 606  |        int WKDS            :1;
                            18340 ; 607  |        int WKOC            :1;
                            18341 ; 608  |        int PHCD            :1;
                            18342 ; 609  |        int PFSC            :1;
                            18343 ; 610  |        int                 :1;
                            18344 ; 611  |        int PSPD            :2;
                            18345 ; 612  |        int                 :1;
                            18346 ; 613  |        int PTW             :1;
                            18347 ; 614  |        int STS             :1;
                            18348 ; 615  |        int PTS             :1;
                            18349 ; 616  |        int                 :16;
                            18350 ; 617  |    } B;
                            18351 ; 618  |    DWORD I;
                            18352 ; 619  |} portsc1_type;
                            18353 ; 620  |//#define HW_ARC_PORTSC1 (*(volatile portsc1_type _X*) (HW_ARC_BASEADDR+0x184))    
                            18354 ; 621  |
                            18355 ; 622  |
                            18356 ; 623  |/////////////////////////////////////////////////////////////////////////////////
                            18357 ; 624  |//  USB ARC Register USB Device Mode (HW_ARC_USBMODE)
                            18358 ; 625  |
                            18359 ; 626  |#define HW_ARC_USBMODE_CM_BITPOS (0)
                            18360 ; 627  |#define HW_ARC_USBMODE_ES_BITPOS (2)
                            18361 ; 628  |
                            18362 ; 629  |#define HW_ARC_USBMODE_CM_SETMASK (3<<HW_ARC_USBMODE_CM_BITPOS)   
                            18363 ; 630  |#define HW_ARC_USBMODE_ES_SETMASK (1<<HW_ARC_USBMODE_ES_BITPOS)   
                            18364 ; 631  |
                            18365 ; 632  |#define HW_ARC_USBMODE_CM_CLRMASK (~(WORD)HW_ARC_USBMODE_CM_SETMASK) 
                            18366 ; 633  |#define HW_ARC_USBMODE_ES_CLRMASK (~(WORD)HW_ARC_USBMODE_ES_SETMASK)    
                            18367 ; 634  |
                            18368 ; 635  |typedef union               
                            18369 ; 636  |{
                            18370 ; 637  |    struct {
                            18371 ; 638  |        int CM              :2;
                            18372 ; 639  |        int ES              :1;
                            18373 ; 640  |        int                 :46;
                            18374 ; 641  |    } B;
                            18375 ; 642  |    DWORD I;
                            18376 ; 643  |} usbmode_type;
                            18377 ; 644  |//#define HW_ARC_USBMODE (*(volatile usbmode_type _X*) (HW_ARC_BASEADDR+0x1a8))    
                            18378 ; 645  |
                            18379 ; 646  |
                            18380 ; 647  |/////////////////////////////////////////////////////////////////////////////////
                            18381 ; 648  |//  The following endpoint equates are common for the following registers
                            18382 ; 649  |
                            18383 ; 650  |#define ENDPOINT0_BITPOS (0)
                            18384 ; 651  |#define ENDPOINT1_BITPOS (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 308

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18385 ; 652  |#define ENDPOINT2_BITPOS (2)
                            18386 ; 653  |#define ENDPOINT3_BITPOS (3)
                            18387 ; 654  |#define ENDPOINT4_BITPOS (4)
                            18388 ; 655  |#define ENDPOINT5_BITPOS (5)
                            18389 ; 656  |#define ENDPOINT6_BITPOS (6)
                            18390 ; 657  |#define ENDPOINT7_BITPOS (7)
                            18391 ; 658  |#define ENDPOINT8_BITPOS (8)
                            18392 ; 659  |#define ENDPOINT9_BITPOS (9)
                            18393 ; 660  |#define ENDPOINT10_BITPOS (10)
                            18394 ; 661  |#define ENDPOINT11_BITPOS (11)
                            18395 ; 662  |#define ENDPOINT12_BITPOS (12)
                            18396 ; 663  |#define ENDPOINT13_BITPOS (13)
                            18397 ; 664  |#define ENDPOINT14_BITPOS (14)
                            18398 ; 665  |#define ENDPOINT15_BITPOS (15)
                            18399 ; 666  |
                            18400 ; 667  |#define ENDPOINT0_SETMASK (1<<ENDPOINT0_BITPOS)
                            18401 ; 668  |#define ENDPOINT1_SETMASK (1<<ENDPOINT1_BITPOS)
                            18402 ; 669  |#define ENDPOINT2_SETMASK (1<<ENDPOINT2_BITPOS)
                            18403 ; 670  |#define ENDPOINT3_SETMASK (1<<ENDPOINT3_BITPOS)
                            18404 ; 671  |#define ENDPOINT4_SETMASK (1<<ENDPOINT4_BITPOS)
                            18405 ; 672  |#define ENDPOINT5_SETMASK (1<<ENDPOINT5_BITPOS)
                            18406 ; 673  |#define ENDPOINT6_SETMASK (1<<ENDPOINT6_BITPOS)
                            18407 ; 674  |#define ENDPOINT7_SETMASK (1<<ENDPOINT7_BITPOS)
                            18408 ; 675  |#define ENDPOINT8_SETMASK (1<<ENDPOINT8_BITPOS)
                            18409 ; 676  |#define ENDPOINT9_SETMASK (1<<ENDPOINT9_BITPOS)
                            18410 ; 677  |#define ENDPOINT10_SETMASK (1<<ENDPOINT10_BITPOS)
                            18411 ; 678  |#define ENDPOINT11_SETMASK (1<<ENDPOINT11_BITPOS)
                            18412 ; 679  |#define ENDPOINT12_SETMASK (1<<ENDPOINT12_BITPOS)
                            18413 ; 680  |#define ENDPOINT13_SETMASK (1<<ENDPOINT13_BITPOS)
                            18414 ; 681  |#define ENDPOINT14_SETMASK (1<<ENDPOINT14_BITPOS)
                            18415 ; 682  |#define ENDPOINT15_SETMASK (1<<ENDPOINT15_BITPOS)
                            18416 ; 683  |
                            18417 ; 684  |#define ENDPOINT0_CLRMASK (~(WORD)ENDPOINT0_SETMASK)    
                            18418 ; 685  |#define ENDPOINT1_CLRMASK (~(WORD)ENDPOINT1_SETMASK)    
                            18419 ; 686  |#define ENDPOINT2_CLRMASK (~(WORD)ENDPOINT2_SETMASK)    
                            18420 ; 687  |#define ENDPOINT3_CLRMASK (~(WORD)ENDPOINT3_SETMASK)    
                            18421 ; 688  |#define ENDPOINT4_CLRMASK (~(WORD)ENDPOINT4_SETMASK)    
                            18422 ; 689  |#define ENDPOINT5_CLRMASK (~(WORD)ENDPOINT5_SETMASK)    
                            18423 ; 690  |#define ENDPOINT6_CLRMASK (~(WORD)ENDPOINT6_SETMASK)    
                            18424 ; 691  |#define ENDPOINT7_CLRMASK (~(WORD)ENDPOINT7_SETMASK)    
                            18425 ; 692  |#define ENDPOINT8_CLRMASK (~(WORD)ENDPOINT8_SETMASK)    
                            18426 ; 693  |#define ENDPOINT9_CLRMASK (~(WORD)ENDPOINT9_SETMASK)    
                            18427 ; 694  |#define ENDPOINT10_CLRMASK (~(WORD)ENDPOINT10_SETMASK)
                            18428 ; 695  |#define ENDPOINT11_CLRMASK (~(WORD)ENDPOINT11_SETMASK)
                            18429 ; 696  |#define ENDPOINT12_CLRMASK (~(WORD)ENDPOINT12_SETMASK)
                            18430 ; 697  |#define ENDPOINT13_CLRMASK (~(WORD)ENDPOINT13_SETMASK)
                            18431 ; 698  |#define ENDPOINT14_CLRMASK (~(WORD)ENDPOINT14_SETMASK)
                            18432 ; 699  |#define ENDPOINT15_CLRMASK (~(WORD)ENDPOINT15_SETMASK)
                            18433 ; 700  |
                            18434 ; 701  |typedef union               
                            18435 ; 702  |{
                            18436 ; 703  |    struct {
                            18437 ; 704  |        int EP0              :1;
                            18438 ; 705  |        int EP1              :1;
                            18439 ; 706  |        int EP2              :1;
                            18440 ; 707  |        int EP3              :1;
                            18441 ; 708  |        int EP4              :1;
                            18442 ; 709  |        int EP5              :1;
                            18443 ; 710  |        int EP6              :1;
                            18444 ; 711  |        int EP7              :1;
                            18445 ; 712  |        int EP8              :1;
                            18446 ; 713  |        int EP9              :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 309

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18447 ; 714  |        int EP10             :1;
                            18448 ; 715  |        int EP11             :1;
                            18449 ; 716  |        int EP12             :1;
                            18450 ; 717  |        int EP13             :1;
                            18451 ; 718  |        int EP14             :1;
                            18452 ; 719  |        int EP15             :1;
                            18453 ; 720  |        int                  :32;
                            18454 ; 721  |    } B;
                            18455 ; 722  |    DWORD I;
                            18456 ; 723  |} endpsetupstat_type;
                            18457 ; 724  |
                            18458 ; 725  |//#define HW_ARC_ENDPTSETUPSTAT (*(volatile endpsetupstat_type _X*) (HW_ARC_BASEADDR+0x1ac
                                  ))    
                            18459 ; 726  |
                            18460 ; 727  |typedef union               
                            18461 ; 728  |{
                            18462 ; 729  |    struct {
                            18463 ; 730  |        int EP0              :1;
                            18464 ; 731  |        int EP1              :1;
                            18465 ; 732  |        int EP2              :1;
                            18466 ; 733  |        int EP3              :1;
                            18467 ; 734  |        int EP4              :1;
                            18468 ; 735  |        int EP5              :1;
                            18469 ; 736  |        int EP6              :1;
                            18470 ; 737  |        int EP7              :1;
                            18471 ; 738  |        int EP8              :1;
                            18472 ; 739  |        int EP9              :1;
                            18473 ; 740  |        int EP10             :1;
                            18474 ; 741  |        int EP11             :1;
                            18475 ; 742  |        int EP12             :1;
                            18476 ; 743  |        int EP13             :1;
                            18477 ; 744  |        int EP14             :1;
                            18478 ; 745  |        int EP15             :1;
                            18479 ; 746  |        int                  :8;
                            18480 ; 747  |    } B;
                            18481 ; 748  |    WORD I;
                            18482 ; 749  |} endpt_type;
                            18483 
                            18521 
                            18522 ; 750  |
                            18523 ; 751  |typedef union
                            18524 ; 752  |{
                            18525 ; 753  |   struct {
                            18526 ; 754  |       endpt_type  RX;
                            18527 ; 755  |       endpt_type  TX;
                            18528 ; 756  |   } W;
                            18529 ; 757  |   DWORD DW;
                            18530 ; 758  |} endptrxtx_type;
                            18531 ; 759  |
                            18532 ; 760  |//#define HW_ARC_ENDPTPRIME    (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1b0))   
                                   
                            18533 ; 761  |//#define HW_ARC_ENDPTFLUSH    (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1b4))   
                                   
                            18534 ; 762  |//#define HW_ARC_ENDPTSTAT     (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1b8))   
                                   
                            18535 ; 763  |//#define HW_ARC_ENDPTCOMPLETE (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1bc))   
                                   
                            18536 ; 764  |
                            18537 ; 765  |
                            18538 ; 766  |
                            18539 ; 767  |/////////////////////////////////////////////////////////////////////////////////
                            18540 ; 768  |//  USB ARC Register Endpoint control (HW_ARC_ENDPTCTRL)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 310

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18541 ; 769  |
                            18542 ; 770  |#define HW_ARC_ENDPTCTRL_RXS_BITPOS (0)
                            18543 ; 771  |#define HW_ARC_ENDPTCTRL_RXD_BITPOS (1)
                            18544 ; 772  |#define HW_ARC_ENDPTCTRL_RXT_BITPOS (2)
                            18545 ; 773  |#define HW_ARC_ENDPTCTRL_RXI_BITPOS (5)
                            18546 ; 774  |#define HW_ARC_ENDPTCTRL_RXR_BITPOS (6)
                            18547 ; 775  |#define HW_ARC_ENDPTCTRL_RXE_BITPOS (7)
                            18548 ; 776  |#define HW_ARC_ENDPTCTRL_TXS_BITPOS (16)
                            18549 ; 777  |#define HW_ARC_ENDPTCTRL_TXD_BITPOS (17)
                            18550 ; 778  |#define HW_ARC_ENDPTCTRL_TXT_BITPOS (18)
                            18551 ; 779  |#define HW_ARC_ENDPTCTRL_TXI_BITPOS (21)
                            18552 ; 780  |#define HW_ARC_ENDPTCTRL_TXR_BITPOS (22)
                            18553 ; 781  |#define HW_ARC_ENDPTCTRL_TXE_BITPOS (23)
                            18554 ; 782  |
                            18555 ; 783  |#define HW_ARC_ENDPTCTRL_RXS_SETMASK (1<<HW_ARC_ENDPTCTRL_RXS_BITPOS)
                            18556 ; 784  |#define HW_ARC_ENDPTCTRL_RXD_SETMASK (1<<HW_ARC_ENDPTCTRL_RXD_BITPOS)
                            18557 ; 785  |#define HW_ARC_ENDPTCTRL_RXT_SETMASK (3<<HW_ARC_ENDPTCTRL_RXT_BITPOS)
                            18558 ; 786  |#define HW_ARC_ENDPTCTRL_RXI_SETMASK (1<<HW_ARC_ENDPTCTRL_RXI_BITPOS)
                            18559 ; 787  |#define HW_ARC_ENDPTCTRL_RXR_SETMASK (1<<HW_ARC_ENDPTCTRL_RXR_BITPOS)
                            18560 ; 788  |#define HW_ARC_ENDPTCTRL_RXE_SETMASK (1<<HW_ARC_ENDPTCTRL_RXE_BITPOS)
                            18561 ; 789  |#define HW_ARC_ENDPTCTRL_TXS_SETMASK (1<<HW_ARC_ENDPTCTRL_TXS_BITPOS)
                            18562 ; 790  |#define HW_ARC_ENDPTCTRL_TXD_SETMASK (1<<HW_ARC_ENDPTCTRL_TXD_BITPOS)
                            18563 ; 791  |#define HW_ARC_ENDPTCTRL_TXT_SETMASK (3<<HW_ARC_ENDPTCTRL_TXT_BITPOS)
                            18564 ; 792  |#define HW_ARC_ENDPTCTRL_TXI_SETMASK (1<<HW_ARC_ENDPTCTRL_TXI_BITPOS)
                            18565 ; 793  |#define HW_ARC_ENDPTCTRL_TXR_SETMASK (1<<HW_ARC_ENDPTCTRL_TXR_BITPOS)
                            18566 ; 794  |
                            18567 ; 795  |// We need to equate the following label like this due to a sign extension problem
                            18568 ; 796  |// if equated like so (1<<HW_ARC_ENDPTCTRL_TXE_BITPOS)
                            18569 ; 797  |#define HW_ARC_ENDPTCTRL_TXE_SETMASK (0x00800000)
                            18570 ; 798  |//HW_ARC_ENDPTCTRL_TXE_SETMASK    equ     (1<<HW_ARC_ENDPTCTRL_TXE_BITPOS)
                            18571 ; 799  |
                            18572 ; 800  |#define HW_ARC_ENDPTCTRL_RXS_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXS_SETMASK)
                            18573 ; 801  |#define HW_ARC_ENDPTCTRL_RXD_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXD_SETMASK)
                            18574 ; 802  |#define HW_ARC_ENDPTCTRL_RXT_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXT_SETMASK)
                            18575 ; 803  |#define HW_ARC_ENDPTCTRL_RXI_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXI_SETMASK)
                            18576 ; 804  |#define HW_ARC_ENDPTCTRL_RXR_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXR_SETMASK)
                            18577 ; 805  |#define HW_ARC_ENDPTCTRL_RXE_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXE_SETMASK)
                            18578 ; 806  |#define HW_ARC_ENDPTCTRL_TXS_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXS_SETMASK)
                            18579 ; 807  |#define HW_ARC_ENDPTCTRL_TXD_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXD_SETMASK)
                            18580 ; 808  |#define HW_ARC_ENDPTCTRL_TXT_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXT_SETMASK)
                            18581 ; 809  |#define HW_ARC_ENDPTCTRL_TXI_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXI_SETMASK)
                            18582 ; 810  |#define HW_ARC_ENDPTCTRL_TXR_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXR_SETMASK)
                            18583 ; 811  |#define HW_ARC_ENDPTCTRL_TXE_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXE_SETMASK)
                            18584 ; 812  |
                            18585 ; 813  |
                            18586 ; 814  |typedef union               
                            18587 ; 815  |{
                            18588 ; 816  |    struct {
                            18589 ; 817  |        int RXS             :1;
                            18590 ; 818  |        int RXD             :1;
                            18591 ; 819  |        int RXT             :2;
                            18592 ; 820  |        int                 :1;
                            18593 ; 821  |        int RXI             :1;
                            18594 ; 822  |        int RXR             :1;
                            18595 ; 823  |        int RXE             :1;
                            18596 ; 824  |        int                 :8;
                            18597 ; 825  |        int TXS             :1;
                            18598 ; 826  |        int TXD             :1;
                            18599 ; 827  |        int TXT             :2;
                            18600 ; 828  |        int                 :1;
                            18601 ; 829  |        int TXI             :1;
                            18602 ; 830  |        int TXR             :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 311

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18603 ; 831  |        int TXE             :1;
                            18604 ; 832  |        int                 :24;
                            18605 ; 833  |    } B;
                            18606 ; 834  |    DWORD I;
                            18607 ; 835  |} endptctrl_type;
                            18608 ; 836  |//#define HW_ARC_ENDPTCTRL[n] (*(volatile usbintr_type _X*) (HW_ARC_BASEADDR+0x1c0+((n)*4)
                                  ))    
                            18609 ; 837  |
                            18610 ; 838  |#endif
                            18611 ; 839  |
                            18612 ; 840  |
                            18613 
                            18615 
                            18616 ; 37   |#include "regsusb20phy.h"
                            18617 
                            18619 
                            18620 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            18621 ; 2    |//;  Copyright(C) SigmaTel, Inc. 2002-2005
                            18622 ; 3    |//;  File        : regsusbphy.inc
                            18623 ; 4    |//;  Description : USB20 PHY Register definition
                            18624 ; 5    |//;  Updated 2.23.2003 By M. Henson
                            18625 ; 6    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            18626 ; 7    |
                            18627 ; 8    |// The following naming conventions are followed in this file.
                            18628 ; 9    |// All registers are named using the format...
                            18629 ; 10   |//     HW_<module>_<regname>
                            18630 ; 11   |// where <module> is the module name which can be any of the following...
                            18631 ; 12   |//     USB20
                            18632 ; 13   |// (Note that when there is more than one copy of a particular module, the
                            18633 ; 14   |// module name includes a number starting from 0 for the first instance of
                            18634 ; 15   |// that module)
                            18635 ; 16   |// <regname> is the specific register within that module
                            18636 ; 17   |// We also define the following...
                            18637 ; 18   |//     HW_<module>_<regname>_BITPOS
                            18638 ; 19   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            18639 ; 20   |//     HW_<module>_<regname>_SETMASK
                            18640 ; 21   |// which does something else, and
                            18641 ; 22   |//     HW_<module>_<regname>_CLRMASK
                            18642 ; 23   |// which does something else.
                            18643 ; 24   |// Other rules
                            18644 ; 25   |//     All caps
                            18645 ; 26   |//     Numeric identifiers start at 0
                            18646 ; 27   |
                            18647 ; 28   |#if !(defined(regsusbphyinc))
                            18648 ; 29   |#define regsusbphyinc 1
                            18649 ; 30   |
                            18650 ; 31   |#include "types.h"
                            18651 
                            18653 
                            18654 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            18655 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            18656 ; 3    |//
                            18657 ; 4    |// Filename: types.h
                            18658 ; 5    |// Description: Standard data types
                            18659 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            18660 ; 7    |
                            18661 ; 8    |#ifndef _TYPES_H
                            18662 ; 9    |#define _TYPES_H
                            18663 ; 10   |
                            18664 ; 11   |// TODO:  move this outta here!
                            18665 ; 12   |#if !defined(NOERROR)
                            18666 ; 13   |#define NOERROR 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 312

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18667 ; 14   |#define SUCCESS 0
                            18668 ; 15   |#endif 
                            18669 ; 16   |#if !defined(SUCCESS)
                            18670 ; 17   |#define SUCCESS  0
                            18671 ; 18   |#endif
                            18672 ; 19   |#if !defined(ERROR)
                            18673 ; 20   |#define ERROR   -1
                            18674 ; 21   |#endif
                            18675 ; 22   |#if !defined(FALSE)
                            18676 ; 23   |#define FALSE 0
                            18677 ; 24   |#endif
                            18678 ; 25   |#if !defined(TRUE)
                            18679 ; 26   |#define TRUE  1
                            18680 ; 27   |#endif
                            18681 ; 28   |
                            18682 ; 29   |#if !defined(NULL)
                            18683 ; 30   |#define NULL 0
                            18684 ; 31   |#endif
                            18685 ; 32   |
                            18686 ; 33   |#define MAX_INT     0x7FFFFF
                            18687 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            18688 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            18689 ; 36   |#define MAX_ULONG   (-1) 
                            18690 ; 37   |
                            18691 ; 38   |#define WORD_SIZE   24              // word size in bits
                            18692 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            18693 ; 40   |
                            18694 ; 41   |
                            18695 ; 42   |#define BYTE    unsigned char       // btVarName
                            18696 ; 43   |#define CHAR    signed char         // cVarName
                            18697 ; 44   |#define USHORT  unsigned short      // usVarName
                            18698 ; 45   |#define SHORT   unsigned short      // sVarName
                            18699 ; 46   |#define WORD    unsigned int        // wVarName
                            18700 ; 47   |#define INT     signed int          // iVarName
                            18701 ; 48   |#define DWORD   unsigned long       // dwVarName
                            18702 ; 49   |#define LONG    signed long         // lVarName
                            18703 ; 50   |#define BOOL    unsigned int        // bVarName
                            18704 ; 51   |#define FRACT   _fract              // frVarName
                            18705 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            18706 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            18707 ; 54   |#define FLOAT   float               // fVarName
                            18708 ; 55   |#define DBL     double              // dVarName
                            18709 ; 56   |#define ENUM    enum                // eVarName
                            18710 ; 57   |#define CMX     _complex            // cmxVarName
                            18711 ; 58   |typedef WORD UCS3;                   // 
                            18712 ; 59   |
                            18713 ; 60   |#define UINT16  unsigned short
                            18714 ; 61   |#define UINT8   unsigned char   
                            18715 ; 62   |#define UINT32  unsigned long
                            18716 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            18717 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            18718 ; 65   |#define WCHAR   UINT16
                            18719 ; 66   |
                            18720 ; 67   |//UINT128 is 16 bytes or 6 words
                            18721 ; 68   |typedef struct UINT128_3500 {   
                            18722 ; 69   |    int val[6];     
                            18723 ; 70   |} UINT128_3500;
                            18724 ; 71   |
                            18725 ; 72   |#define UINT128   UINT128_3500
                            18726 ; 73   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 313

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18727 ; 74   |// Little endian word packed byte strings:   
                            18728 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            18729 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            18730 ; 77   |// Little endian word packed byte strings:   
                            18731 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            18732 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            18733 ; 80   |
                            18734 ; 81   |// Declare Memory Spaces To Use When Coding
                            18735 ; 82   |// A. Sector Buffers
                            18736 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            18737 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            18738 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            18739 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            18740 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            18741 ; 88   |// B. Media DDI Memory
                            18742 ; 89   |#define MEDIA_DDI_MEM _Y
                            18743 ; 90   |
                            18744 ; 91   |
                            18745 ; 92   |
                            18746 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            18747 ; 94   |// Examples of circular pointers:
                            18748 ; 95   |//    INT CIRC cpiVarName
                            18749 ; 96   |//    DWORD CIRC cpdwVarName
                            18750 ; 97   |
                            18751 ; 98   |#define RETCODE INT                 // rcVarName
                            18752 ; 99   |
                            18753 ; 100  |// generic bitfield structure
                            18754 ; 101  |struct Bitfield {
                            18755 ; 102  |    unsigned int B0  :1;
                            18756 ; 103  |    unsigned int B1  :1;
                            18757 ; 104  |    unsigned int B2  :1;
                            18758 ; 105  |    unsigned int B3  :1;
                            18759 ; 106  |    unsigned int B4  :1;
                            18760 ; 107  |    unsigned int B5  :1;
                            18761 ; 108  |    unsigned int B6  :1;
                            18762 ; 109  |    unsigned int B7  :1;
                            18763 ; 110  |    unsigned int B8  :1;
                            18764 ; 111  |    unsigned int B9  :1;
                            18765 ; 112  |    unsigned int B10 :1;
                            18766 ; 113  |    unsigned int B11 :1;
                            18767 ; 114  |    unsigned int B12 :1;
                            18768 ; 115  |    unsigned int B13 :1;
                            18769 ; 116  |    unsigned int B14 :1;
                            18770 ; 117  |    unsigned int B15 :1;
                            18771 ; 118  |    unsigned int B16 :1;
                            18772 ; 119  |    unsigned int B17 :1;
                            18773 ; 120  |    unsigned int B18 :1;
                            18774 ; 121  |    unsigned int B19 :1;
                            18775 ; 122  |    unsigned int B20 :1;
                            18776 ; 123  |    unsigned int B21 :1;
                            18777 ; 124  |    unsigned int B22 :1;
                            18778 ; 125  |    unsigned int B23 :1;
                            18779 ; 126  |};
                            18780 ; 127  |
                            18781 ; 128  |union BitInt {
                            18782 ; 129  |        struct Bitfield B;
                            18783 ; 130  |        int        I;
                            18784 ; 131  |};
                            18785 ; 132  |
                            18786 ; 133  |#define MAX_MSG_LENGTH 10
                            18787 ; 134  |struct CMessage
                            18788 ; 135  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 314

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18789 ; 136  |        unsigned int m_uLength;
                            18790 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            18791 ; 138  |};
                            18792 ; 139  |
                            18793 ; 140  |typedef struct {
                            18794 ; 141  |    WORD m_wLength;
                            18795 ; 142  |    WORD m_wMessage;
                            18796 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            18797 ; 144  |} Message;
                            18798 ; 145  |
                            18799 ; 146  |struct MessageQueueDescriptor
                            18800 ; 147  |{
                            18801 ; 148  |        int *m_pBase;
                            18802 ; 149  |        int m_iModulo;
                            18803 ; 150  |        int m_iSize;
                            18804 ; 151  |        int *m_pHead;
                            18805 ; 152  |        int *m_pTail;
                            18806 ; 153  |};
                            18807 ; 154  |
                            18808 ; 155  |struct ModuleEntry
                            18809 ; 156  |{
                            18810 ; 157  |    int m_iSignaledEventMask;
                            18811 ; 158  |    int m_iWaitEventMask;
                            18812 ; 159  |    int m_iResourceOfCode;
                            18813 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            18814 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            18815 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            18816 ; 163  |    int m_uTimeOutHigh;
                            18817 ; 164  |    int m_uTimeOutLow;
                            18818 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            18819 ; 166  |};
                            18820 ; 167  |
                            18821 ; 168  |union WaitMask{
                            18822 ; 169  |    struct B{
                            18823 ; 170  |        unsigned int m_bNone     :1;
                            18824 ; 171  |        unsigned int m_bMessage  :1;
                            18825 ; 172  |        unsigned int m_bTimer    :1;
                            18826 ; 173  |        unsigned int m_bButton   :1;
                            18827 ; 174  |    } B;
                            18828 ; 175  |    int I;
                            18829 ; 176  |} ;
                            18830 ; 177  |
                            18831 ; 178  |
                            18832 ; 179  |struct Button {
                            18833 ; 180  |        WORD wButtonEvent;
                            18834 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            18835 ; 182  |};
                            18836 ; 183  |
                            18837 ; 184  |struct Message {
                            18838 ; 185  |        WORD wMsgLength;
                            18839 ; 186  |        WORD wMsgCommand;
                            18840 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            18841 ; 188  |};
                            18842 ; 189  |
                            18843 ; 190  |union EventTypes {
                            18844 ; 191  |        struct CMessage msg;
                            18845 ; 192  |        struct Button Button ;
                            18846 ; 193  |        struct Message Message;
                            18847 ; 194  |};
                            18848 ; 195  |
                            18849 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 315

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18850 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            18851 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            18852 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            18853 ; 200  |
                            18854 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            18855 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            18856 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            18857 ; 204  |
                            18858 ; 205  |#if DEBUG
                            18859 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            18860 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            18861 ; 208  |#else 
                            18862 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            18863 ; 210  |#define DebugBuildAssert(x)    
                            18864 ; 211  |#endif
                            18865 ; 212  |
                            18866 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            18867 ; 214  |//  #pragma asm
                            18868 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            18869 ; 216  |//  #pragma endasm
                            18870 ; 217  |
                            18871 ; 218  |
                            18872 ; 219  |#ifdef COLOR_262K
                            18873 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            18874 ; 221  |#elif defined(COLOR_65K)
                            18875 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            18876 ; 223  |#else
                            18877 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            18878 ; 225  |#endif
                            18879 ; 226  |    
                            18880 ; 227  |#endif // #ifndef _TYPES_H
                            18881 
                            18883 
                            18884 ; 32   |
                            18885 ; 33   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            18886 ; 34   |//   USB2.0 PHY STMP Registers 
                            18887 ; 35   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            18888 ; 36   |#define HW_USBPHY_BASEADDR (0xF210)
                            18889 ; 37   |
                            18890 ; 38   |
                            18891 ; 39   |/////////////////////////////////////////////////////////////////////////////////
                            18892 ; 40   |//  USB PHY Powerdown Register (HW_USBPHYPWD) Bit Definitions
                            18893 ; 41   |
                            18894 ; 42   |#define HW_USBPHYPWD_TXDISCON1500_BITPOS (5)
                            18895 ; 43   |#define HW_USBPHYPWD_PLLVCOPWD_BITPOS (6)
                            18896 ; 44   |#define HW_USBPHYPWD_PLLVCPPWD_BITPOS (7)
                            18897 ; 45   |#define HW_USBPHYPWD_TXPWDFS_BITPOS (10)
                            18898 ; 46   |#define HW_USBPHYPWD_TXPWDIBIAS_BITPOS (11)
                            18899 ; 47   |#define HW_USBPHYPWD_TXPWDV2I_BITPOS (12)
                            18900 ; 48   |#define HW_USBPHYPWD_TXPWDVBG_BITPOS (13)
                            18901 ; 49   |#define HW_USBPHYPWD_TXPWDCOMP_BITPOS (14)
                            18902 ; 50   |#define HW_USBPHYPWD_RXPWDDISCONDET_BITPOS (16)
                            18903 ; 51   |#define HW_USBPHYPWD_RXPWDENV_BITPOS (17)
                            18904 ; 52   |#define HW_USBPHYPWD_RXPWD1PT1_BITPOS (18)
                            18905 ; 53   |#define HW_USBPHYPWD_RXPWDDIFF_BITPOS (19)
                            18906 ; 54   |#define HW_USBPHYPWD_RXPWDRX_BITPOS (20)
                            18907 ; 55   |#define HW_USBPHYPWD_PWDIBIAS_BITPOS (22)
                            18908 ; 56   |#define HW_USBPHYPWD_REGRESET_BITPOS (23)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 316

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18909 ; 57   |
                            18910 ; 58   |#define HW_USBPHYPWD_TXDISCON1500_SETMASK (1<<HW_USBPHYPWD_TXDISCON1500_BITPOS)
                            18911 ; 59   |#define HW_USBPHYPWD_PLLVCOPWD_SETMASK (1<<HW_USBPHYPWD_PLLVCOPWD_BITPOS)
                            18912 ; 60   |#define HW_USBPHYPWD_PLLVCPPWD_SETMASK (1<<HW_USBPHYPWD_PLLVCPPWD_BITPOS)
                            18913 ; 61   |#define HW_USBPHYPWD_TXPWDFS_SETMASK (1<<HW_USBPHYPWD_TXPWDFS_BITPOS)
                            18914 ; 62   |#define HW_USBPHYPWD_TXPWDIBIAS_SETMASK (1<<HW_USBPHYPWD_TXPWDIBIAS_BITPOS)
                            18915 ; 63   |#define HW_USBPHYPWD_TXPWDV2I_SETMASK (1<<HW_USBPHYPWD_TXPWDV2I_BITPOS)
                            18916 ; 64   |#define HW_USBPHYPWD_TXPWDVBG_SETMASK (1<<HW_USBPHYPWD_TXPWDVBG_BITPOS)
                            18917 ; 65   |#define HW_USBPHYPWD_TXPWDCOMP_SETMASK (1<<HW_USBPHYPWD_TXPWDCOMP_BITPOS)
                            18918 ; 66   |#define HW_USBPHYPWD_RXPWDDISCONDET_SETMASK (1<<HW_USBPHYPWD_RXPWDDISCONDET_BITPOS)
                            18919 ; 67   |#define HW_USBPHYPWD_RXPWDENV_SETMASK (1<<HW_USBPHYPWD_RXPWDENV_BITPOS)
                            18920 ; 68   |#define HW_USBPHYPWD_RXPWD1PT1_SETMASK (1<<HW_USBPHYPWD_RXPWD1PT1_BITPOS)
                            18921 ; 69   |#define HW_USBPHYPWD_RXPWDDIFF_SETMASK (1<<HW_USBPHYPWD_RXPWDDIFF_BITPOS)
                            18922 ; 70   |#define HW_USBPHYPWD_RXPWDRX_SETMASK (1<<HW_USBPHYPWD_RXPWDRX_BITPOS)
                            18923 ; 71   |#define HW_USBPHYPWD_PWDIBIAS_SETMASK (1<<HW_USBPHYPWD_PWDIBIAS_BITPOS)
                            18924 ; 72   |#define HW_USBPHYPWD_REGRESET_SETMASK (1<<HW_USBPHYPWD_REGRESET_BITPOS)
                            18925 ; 73   |
                            18926 ; 74   |#define HW_USBPHYPWD_TXDISCON1500_CLRMASK (~(WORD)HW_USBPHYPWD_TXDISCON1500_SETMASK)
                            18927 ; 75   |#define HW_USBPHYPWD_PLLVCOPWD_CLRMASK (~(WORD)HW_USBPHYPWD_PLLVCOPWD_SETMASK)
                            18928 ; 76   |#define HW_USBPHYPWD_PLLVCPPWD_CLRMASK (~(WORD)HW_USBPHYPWD_PLLVCPPWD_SETMASK)
                            18929 ; 77   |#define HW_USBPHYPWD_TXPWDFS_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDFS_SETMASK)
                            18930 ; 78   |#define HW_USBPHYPWD_TXPWDIBIAS_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDIBIAS_SETMASK)
                            18931 ; 79   |#define HW_USBPHYPWD_TXPWDV2I_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDV2I_SETMASK)
                            18932 ; 80   |#define HW_USBPHYPWD_TXPWDVBG_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDVBG_SETMASK)
                            18933 ; 81   |#define HW_USBPHYPWD_TXPWDCOMP_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDCOMP_SETMASK)
                            18934 ; 82   |#define HW_USBPHYPWD_RXPWDDISCONDET_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDDISCONDET_SETMASK)
                            18935 ; 83   |#define HW_USBPHYPWD_RXPWDENV_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDENV_SETMASK)
                            18936 ; 84   |#define HW_USBPHYPWD_RXPWD1PT1_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWD1PT1_SETMASK)
                            18937 ; 85   |#define HW_USBPHYPWD_RXPWDDIFF_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDDIFF_SETMASK)
                            18938 ; 86   |#define HW_USBPHYPWD_RXPWDRX_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDRX_SETMASK)
                            18939 ; 87   |#define HW_USBPHYPWD_PWDIBIAS_CLRMASK (~(WORD)HW_USBPHYPWD_PWDIBIAS_SETMASK)
                            18940 ; 88   |#define HW_USBPHYPWD_REGRESET_CLRMASK (~(WORD)HW_USBPHYPWD_REGRESET_SETMASK)
                            18941 ; 89   |
                            18942 ; 90   |typedef union               
                            18943 ; 91   |{
                            18944 ; 92   |    struct {
                            18945 ; 93   |        int RSVD0          :5;
                            18946 ; 94   |        int TXDISCON1500   :1;
                            18947 ; 95   |        int PLLVCOPWD      :1;
                            18948 ; 96   |        int PLLVCPPWD      :1;
                            18949 ; 97   |        int RSVD1          :2;
                            18950 ; 98   |        int TXPWDFS        :1;
                            18951 ; 99   |        int TXPWDIBIAS     :1;
                            18952 ; 100  |        int TXPWDV2I       :1;
                            18953 ; 101  |        int TXPWDVBG       :1;
                            18954 ; 102  |        int TXPWDCOMP      :1;
                            18955 ; 103  |        int RSVD2          :1;
                            18956 ; 104  |        int RXPWDDISCONDET :1;
                            18957 ; 105  |        int RXPWDENV       :1;
                            18958 ; 106  |        int RXPWD1PT1      :1;
                            18959 ; 107  |        int RXPWDDIFF      :1;
                            18960 ; 108  |        int RXPWDRX        :1;
                            18961 ; 109  |        int RSVD3          :1;
                            18962 ; 110  |        int PWDIBIAS       :1;
                            18963 ; 111  |        int REGRESET       :1;
                            18964 ; 112  |    } B;
                            18965 ; 113  |    int I;
                            18966 ; 114  |} usbphypwd_type;
                            18967 ; 115  |#define HW_USBPHYPWD      (*(volatile usbphypwd_type _X*) (HW_USBPHY_BASEADDR))    /* USB 
                                  PHY Powerdown Register */
                            18968 ; 116  |
                            18969 ; 117  |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 317

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18970 ; 118  |//  USB PHY Transmit register (HW_USBPHYTX) Bit Definitions
                            18971 ; 119  |#define HW_USBPHYTX_TXCAL1500_BITPOS (0)
                            18972 ; 120  |#define HW_USBPHYTX_TXENCAL1500_BITPOS (5)
                            18973 ; 121  |#define HW_USBPHYTX_TXHSXCVR_BITPOS (6)
                            18974 ; 122  |#define HW_USBPHYTX_TXCALIBRATE_BITPOS (7)
                            18975 ; 123  |#define HW_USBPHYTX_TXCAL45DN_BITPOS (8)
                            18976 ; 124  |#define HW_USBPHYTX_TXENCAL45DN_BITPOS (13)
                            18977 ; 125  |#define HW_USBPHYTX_TXHSTERM_BITPOS (14)
                            18978 ; 126  |#define HW_USBPHYTX_TXSKEW_BITPOS (15)
                            18979 ; 127  |#define HW_USBPHYTX_TXCAL45DP_BITPOS (16)
                            18980 ; 128  |#define HW_USBPHYTX_TXENCAL45DP_BITPOS (21)
                            18981 ; 129  |#define HW_USBPHYTX_TXFSHIZ_BITPOS (22)
                            18982 ; 130  |#define HW_USBPHYTX_TXCOMPOUT_BITPOS (23)
                            18983 ; 131  |
                            18984 ; 132  |#define HW_USBPHYTX_TXCAL1500_WIDTH (4)
                            18985 ; 133  |#define HW_USBPHYTX_TXENCAL1500_WIDTH (1)
                            18986 ; 134  |#define HW_USBPHYTX_TXHSXCVR_WIDTH (1)
                            18987 ; 135  |#define HW_USBPHYTX_TXCALIBRATE_WIDTH (1)
                            18988 ; 136  |#define HW_USBPHYTX_TXCAL45DN_WIDTH (4)
                            18989 ; 137  |#define HW_USBPHYTX_TXENCAL45DN_WIDTH (1)
                            18990 ; 138  |#define HW_USBPHYTX_TXHSTERM_WIDTH (1)
                            18991 ; 139  |#define HW_USBPHYTX_TXSKEW_WIDTH (1)
                            18992 ; 140  |#define HW_USBPHYTX_TXCAL45DP_WIDTH (4)
                            18993 ; 141  |#define HW_USBPHYTX_TXENCAL45DP_WIDTH (1)
                            18994 ; 142  |#define HW_USBPHYTX_TXFSHIZ_WIDTH (1)
                            18995 ; 143  |#define HW_USBPHYTX_TXCOMPOUT_WIDTH (1)
                            18996 ; 144  |
                            18997 ; 145  |#define HW_USBPHYTX_TXCAL1500_SETMASK (((1<<HW_USBPHYTX_TXCAL1500_WIDTH)-1)<<HW_USBPHYTX_T
                                  XCAL1500_BITPOS)
                            18998 ; 146  |#define HW_USBPHYTX_TXENCAL1500_SETMASK (((1<<HW_USBPHYTX_TXENCAL1500_WIDTH)-1)<<HW_USBPHY
                                  TX_TXENCAL1500_BITPOS)
                            18999 ; 147  |#define HW_USBPHYTX_TXHSXCVR_SETMASK (((1<<HW_USBPHYTX_TXHSXCVR_WIDTH)-1)<<HW_USBPHYTX_TXH
                                  SXCVR_BITPOS)
                            19000 ; 148  |#define HW_USBPHYTX_TXCALIBRATE_SETMASK (((1<<HW_USBPHYTX_TXCALIBRATE_WIDTH)-1)<<HW_USBPHY
                                  TX_TXCALIBRATE_BITPOS)
                            19001 ; 149  |#define HW_USBPHYTX_TXCAL45DN_SETMASK (((1<<HW_USBPHYTX_TXCAL45DN_WIDTH)-1)<<HW_USBPHYTX_T
                                  XCAL45DN_BITPOS)
                            19002 ; 150  |#define HW_USBPHYTX_TXENCAL45DN_SETMASK (((1<<HW_USBPHYTX_TXENCAL45DN_WIDTH)-1)<<HW_USBPHY
                                  TX_TXENCAL45DN_BITPOS)
                            19003 ; 151  |#define HW_USBPHYTX_TXHSTERM_SETMASK (((1<<HW_USBPHYTX_TXHSTERM_WIDTH)-1)<<HW_USBPHYTX_TXH
                                  STERM_BITPOS)
                            19004 ; 152  |#define HW_USBPHYTX_TXSKEW_SETMASK (((1<<HW_USBPHYTX_TXSKEW_WIDTH)-1)<<HW_USBPHYTX_TXSKEW_
                                  BITPOS)
                            19005 ; 153  |#define HW_USBPHYTX_TXCAL45DP_SETMASK (((1<<HW_USBPHYTX_TXCAL45DP_WIDTH)-1)<<HW_USBPHYTX_T
                                  XCAL45DP_BITPOS)
                            19006 ; 154  |#define HW_USBPHYTX_TXENCAL45DP_SETMASK (((1<<HW_USBPHYTX_TXENCAL45DP_WIDTH)-1)<<HW_USBPHY
                                  TX_TXENCAL45DP_BITPOS)
                            19007 ; 155  |#define HW_USBPHYTX_TXFSHIZ_SETMASK (((1<<HW_USBPHYTX_TXFSHIZ_WIDTH)-1)<<HW_USBPHYTX_TXFSH
                                  IZ_BITPOS)
                            19008 ; 156  |#define HW_USBPHYTX_TXCOMPOUT_SETMASK (((1<<HW_USBPHYTX_TXCOMPOUT_WIDTH)-1)<<HW_USBPHYTX_T
                                  XCOMPOUT_BITPOS)
                            19009 ; 157  |
                            19010 ; 158  |#define HW_USBPHYTX_TXCAL1500_CLRMASK (~(WORD)HW_USBPHYTX_TXCAL1500_SETMASK)
                            19011 ; 159  |#define HW_USBPHYTX_TXENCAL1500_CLRMASK (~(WORD)HW_USBPHYTX_TXENCAL1500_SETMASK)
                            19012 ; 160  |#define HW_USBPHYTX_TXHSXCVR_CLRMASK (~(WORD)HW_USBPHYTX_TXHSXCVR_SETMASK)
                            19013 ; 161  |#define HW_USBPHYTX_TXCALIBRATE_CLRMASK (~(WORD)HW_USBPHYTX_TXCALIBRATE_SETMASK)
                            19014 ; 162  |#define HW_USBPHYTX_TXCAL45DN_CLRMASK (~(WORD)HW_USBPHYTX_TXCAL45DN_SETMASK)
                            19015 ; 163  |#define HW_USBPHYTX_TXENCAL45DN_CLRMASK (~(WORD)HW_USBPHYTX_TXENCAL45DN_SETMASK)
                            19016 ; 164  |#define HW_USBPHYTX_TXHSTERM_CLRMASK (~(WORD)HW_USBPHYTX_TXHSTERM_SETMASK)
                            19017 ; 165  |#define HW_USBPHYTX_TXSKEW_CLRMASK (~(WORD)HW_USBPHYTX_TXSKEW_SETMASK)
                            19018 ; 166  |#define HW_USBPHYTX_TXCAL45DP_CLRMASK (~(WORD)HW_USBPHYTX_TXCAL45DP_SETMASK)
                            19019 ; 167  |#define HW_USBPHYTX_TXENCAL45DP_CLRMASK (~(WORD)HW_USBPHYTX_TXENCAL45DP_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 318

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19020 ; 168  |#define HW_USBPHYTX_TXFSHIZ_CLRMASK (~(WORD)HW_USBPHYTX_TXFSHIZ_SETMASK)
                            19021 ; 169  |#define HW_USBPHYTX_TXCOMPOUT_CLRMASK (~(WORD)HW_USBPHYTX_TXCOMPOUT_SETMASK)
                            19022 ; 170  |
                            19023 ; 171  |typedef union               
                            19024 ; 172  |{
                            19025 ; 173  |    struct {
                            19026 ; 174  |        int TXCAL1500          :4;
                            19027 ; 175  |        int RSVD0              :1;
                            19028 ; 176  |        int TXENCAL1500        :1;
                            19029 ; 177  |        int TXHSXCVR           :1;
                            19030 ; 178  |        int TXCALIBRATE        :1;
                            19031 ; 179  |        int TXCAL45DN          :4;
                            19032 ; 180  |        int RSVD1              :1;
                            19033 ; 181  |        int TXENCAL45DN        :1;
                            19034 ; 182  |        int TXHSTERM           :1;
                            19035 ; 183  |        int TXSKEW             :1;
                            19036 ; 184  |        int TXCAL45DP          :4;
                            19037 ; 185  |        int RSVD2              :1;
                            19038 ; 186  |        int TXENCAL45DP        :1;
                            19039 ; 187  |        int TXFSHIZ            :1;
                            19040 ; 188  |        int TXCOMPOUT          :1;
                            19041 ; 189  |    } B;
                            19042 ; 190  |    int I;
                            19043 ; 191  |} usbphytx_type;
                            19044 ; 192  |#define HW_USBPHYTX      (*(volatile usbphytx_type _X*) (HW_USBPHY_BASEADDR+1))    
                            19045 ; 193  |
                            19046 ; 194  |/////////////////////////////////////////////////////////////////////////////////
                            19047 ; 195  |//  USB PHY PLL register (HW_USBPHYPLL) Bit Definitions
                            19048 ; 196  |#define HW_USBPHYPLL_PLLV2ISEL_BITPOS (0)
                            19049 ; 197  |#define HW_USBPHYPLL_PLLCPDBLIP_BITPOS (5)
                            19050 ; 198  |#define HW_USBPHYPLL_PLLVCOCLK2_BITPOS (6)
                            19051 ; 199  |#define HW_USBPHYPLL_PLLVCOCLK24_BITPOS (7)
                            19052 ; 200  |#define HW_USBPHYPLL_PLLCPNSEL_BITPOS (8)
                            19053 ; 201  |#define HW_USBPHYPLL_PLLCLKDIVSEL_BITPOS (12)
                            19054 ; 202  |#define HW_USBPHYPLL_PLLPFDRST_BITPOS (20)
                            19055 ; 203  |#define HW_USBPHYPLL_PLLCPSHORTLFR_BITPOS (21)
                            19056 ; 204  |#define HW_USBPHYPLL_PLLVCOKSTART_BITPOS (22)
                            19057 ; 205  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_BITPOS (23)
                            19058 ; 206  |
                            19059 ; 207  |#define HW_USBPHYPLL_PLLV2ISEL_WIDTH (4)
                            19060 ; 208  |#define HW_USBPHYPLL_PLLCPDBLIP_WIDTH (1)
                            19061 ; 209  |#define HW_USBPHYPLL_PLLVCOCLK2_WIDTH (1)
                            19062 ; 210  |#define HW_USBPHYPLL_PLLVCOCLK24_WIDTH (1)
                            19063 ; 211  |#define HW_USBPHYPLL_PLLCPNSEL_WIDTH (4)
                            19064 ; 212  |#define HW_USBPHYPLL_PLLCLKDIVSEL_WIDTH (4)
                            19065 ; 213  |#define HW_USBPHYPLL_PLLPFDRST_WIDTH (1)
                            19066 ; 214  |#define HW_USBPHYPLL_PLLCPSHORTLFR_WIDTH (1)
                            19067 ; 215  |#define HW_USBPHYPLL_PLLVCOKSTART_WIDTH (1)
                            19068 ; 216  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_WIDTH (1)
                            19069 ; 217  |
                            19070 ; 218  |#define HW_USBPHYPLL_PLLV2ISEL_SETMASK (((1<<HW_USBPHYPLL_PLLV2ISEL_WIDTH)-1)<<HW_USBPHYPL
                                  L_PLLV2ISEL_BITPOS)
                            19071 ; 219  |#define HW_USBPHYPLL_PLLCPDBLIP_SETMASK (((1<<HW_USBPHYPLL_PLLCPDBLIP_WIDTH)-1)<<HW_USBPHY
                                  PLL_PLLCPDBLIP_BITPOS)
                            19072 ; 220  |#define HW_USBPHYPLL_PLLVCOCLK2_SETMASK (((1<<HW_USBPHYPLL_PLLVCOCLK2_WIDTH)-1)<<HW_USBPHY
                                  PLL_PLLVCOCLK2_BITPOS)
                            19073 ; 221  |#define HW_USBPHYPLL_PLLVCOCLK24_SETMASK (((1<<HW_USBPHYPLL_PLLVCOCLK24_WIDTH)-1)<<HW_USBP
                                  HYPLL_PLLVCOCLK24_BITPOS)
                            19074 ; 222  |#define HW_USBPHYPLL_PLLCPNSEL_SETMASK (((1<<HW_USBPHYPLL_PLLCPNSEL_WIDTH)-1)<<HW_USBPHYPL
                                  L_PLLCPNSEL_BITPOS)
                            19075 ; 223  |#define HW_USBPHYPLL_PLLCLKDIVSEL_SETMASK (((1<<HW_USBPHYPLL_PLLCLKDIVSEL_WIDTH)-1)<<HW_US
                                  BPHYPLL_PLLCLKDIVSEL_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 319

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19076 ; 224  |#define HW_USBPHYPLL_PLLPFDRST_SETMASK (((1<<HW_USBPHYPLL_PLLPFDRST_WIDTH)-1)<<HW_USBPHYPL
                                  L_PLLPFDRST_BITPOS)
                            19077 ; 225  |#define HW_USBPHYPLL_PLLCPSHORTLFR_SETMASK (((1<<HW_USBPHYPLL_PLLCPSHORTLFR_WIDTH)-1)<<HW_
                                  USBPHYPLL_PLLCPSHORTLFR_BITPOS)
                            19078 ; 226  |#define HW_USBPHYPLL_PLLVCOKSTART_SETMASK (((1<<HW_USBPHYPLL_PLLVCOKSTART_WIDTH)-1)<<HW_US
                                  BPHYPLL_PLLVCOKSTART_BITPOS)
                            19079 ; 227  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_SETMASK (((1<<HW_USBPHYPLL_PLLCLKDIVRSTZ_WIDTH)-1)<<HW_
                                  USBPHYPLL_PLLCLKDIVRSTZ_BITPOS)
                            19080 ; 228  |
                            19081 ; 229  |#define HW_USBPHYPLL_PLLV2ISEL_CLRMASK (~(WORD)HW_USBPHYPLL_PLLV2ISEL_SETMASK)
                            19082 ; 230  |#define HW_USBPHYPLL_PLLCPDBLIP_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCPDBLIP_SETMASK)
                            19083 ; 231  |#define HW_USBPHYPLL_PLLVCOCLK2_CLRMASK (~(WORD)HW_USBPHYPLL_PLLVCOCLK2_SETMASK)
                            19084 ; 232  |#define HW_USBPHYPLL_PLLVCOCLK24_CLRMASK (~(WORD)HW_USBPHYPLL_PLLVCOCLK24_SETMASK)
                            19085 ; 233  |#define HW_USBPHYPLL_PLLCPNSEL_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCPNSEL_SETMASK)
                            19086 ; 234  |#define HW_USBPHYPLL_PLLCLKDIVSEL_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCLKDIVSEL_SETMASK)
                            19087 ; 235  |#define HW_USBPHYPLL_PLLPFDRST_CLRMASK (~(WORD)HW_USBPHYPLL_PLLPFDRST_SETMASK)
                            19088 ; 236  |#define HW_USBPHYPLL_PLLCPSHORTLFR_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCPSHORTLFR_SETMASK)
                            19089 ; 237  |#define HW_USBPHYPLL_PLLVCOKSTART_CLRMASK (~(WORD)HW_USBPHYPLL_PLLVCOKSTART_SETMASK)
                            19090 ; 238  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCLKDIVRSTZ_SETMASK)
                            19091 ; 239  |
                            19092 ; 240  |typedef union               
                            19093 ; 241  |{
                            19094 ; 242  |    struct {
                            19095 ; 243  |        int PLLV2ISEL        :4;
                            19096 ; 244  |        int RSVD0            :1;
                            19097 ; 245  |        int PLLCPDBLIP       :1;
                            19098 ; 246  |        int PLLVCOCLK2       :1;
                            19099 ; 247  |        int PLLVCOCLK24      :1;
                            19100 ; 248  |        int PLLCPNSEL        :4;
                            19101 ; 249  |        int PLLCLKDIVSEL     :4;
                            19102 ; 250  |        int RSVD1            :4;
                            19103 ; 251  |        int PLLPFDRST        :1;
                            19104 ; 252  |        int PLLCPSHORTLFR    :1;
                            19105 ; 253  |        int PLLVCOKSTART     :1;
                            19106 ; 254  |        int PLLCLKDIVRSTZ    :1;
                            19107 ; 255  |    } B;
                            19108 ; 256  |    int I;
                            19109 ; 257  |} usbphypll_type;
                            19110 ; 258  |#define HW_USBPHYPLL      (*(volatile usbphypll_type _X*) (HW_USBPHY_BASEADDR+2))    
                            19111 ; 259  |
                            19112 ; 260  |/////////////////////////////////////////////////////////////////////////////////
                            19113 ; 261  |//  USB PHY PLL register (HW_USBPHYRX) Bit Definitions
                            19114 ; 262  |#define HW_USBRX_ENVADJ_BITPOS (0)
                            19115 ; 263  |#define HW_USBRX_DISCONADJ_BITPOS (4)
                            19116 ; 264  |#define HW_USBRX_DEBUGMODE_BITPOS (8)
                            19117 ; 265  |#define HW_USBRX_PLLLKTIMECTL_BITPOS (12)
                            19118 ; 266  |#define HW_USBRX_PLLCKDIVCTL_BITPOS (16)
                            19119 ; 267  |#define HW_USBRX_HOSTMODETEST_BITPOS (20)
                            19120 ; 268  |#define HW_USBRX_FSCKSOURCESEL_BITPOS (21)
                            19121 ; 269  |#define HW_USBRX_REGRXDBYPASS_BITPOS (22)
                            19122 ; 270  |#define HW_USBRX_PLLLOCKED_BITPOS (23)
                            19123 ; 271  |
                            19124 ; 272  |#define HW_USBRX_ENVADJ_WIDTH (4)
                            19125 ; 273  |#define HW_USBRX_DISCONADJ_WIDTH (4)
                            19126 ; 274  |#define HW_USBRX_DEBUGMODE_WIDTH (4)
                            19127 ; 275  |#define HW_USBRX_PLLLKTIMECTL_WIDTH (4)
                            19128 ; 276  |#define HW_USBRX_PLLCKDIVCTL_WIDTH (4)
                            19129 ; 277  |#define HW_USBRX_HOSTMODETEST_WIDTH (1)
                            19130 ; 278  |#define HW_USBRX_FSCKSOURCESEL_WIDTH (1)
                            19131 ; 279  |#define HW_USBRX_REGRXDBYPASS_WIDTH (1)
                            19132 ; 280  |#define HW_USBRX_PLLLOCKED_WIDTH (1)
                            19133 ; 281  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 320

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19134 ; 282  |#define HW_USBRX_ENVADJ_SETMASK (((1<<HW_USBRX_ENVADJ_WIDTH)-1)<<HW_USBRX_ENVADJ_BITPOS)
                            19135 ; 283  |#define HW_USBRX_DISCONADJ_SETMASK (((1<<HW_USBRX_DISCONADJ_WIDTH)-1)<<HW_USBRX_DISCONADJ_
                                  BITPOS)
                            19136 ; 284  |#define HW_USBRX_DEBUGMODE_SETMASK (((1<<HW_USBRX_DEBUGMODE_WIDTH)-1)<<HW_USBRX_DEBUGMODE_
                                  BITPOS)
                            19137 ; 285  |#define HW_USBRX_PLLLKTIMECTL_SETMASK (((1<<HW_USBRX_PLLLKTIMECTL_WIDTH)-1)<<HW_USBRX_PLLL
                                  KTIMECTL_BITPOS)
                            19138 ; 286  |#define HW_USBRX_PLLCKDIVCTL_SETMASK (((1<<HW_USBRX_PLLCKDIVCTL_WIDTH)-1)<<HW_USBRX_PLLCKD
                                  IVCTL_BITPOS)
                            19139 ; 287  |// 480 MHz PLL is divided by named number here. Setmask divider field nibble of 7 gives ac
                                  tual divider of 8 and so on. (8 gives 9, 9 gives 10)
                            19140 ; 288  |//              480Mhz/7 =68.57Mhz
                            19141 ; 289  |#define HW_USBPHYRX_PLLDIV_BY_7 0x060000
                            19142 ; 290  |
                            19143 ; 291  |//              480Mhz/8 ~60Mhz
                            19144 ; 292  |#define HW_USBPHYRX_PLLDIV_BY_8 0x070000
                            19145 ; 293  |
                            19146 ; 294  |//              480Mhz/9 =53.3Mhz
                            19147 ; 295  |#define HW_USBPHYRX_PLLDIV_BY_9 0x080000
                            19148 ; 296  |
                            19149 ; 297  |//              480Mhz/10 =48Mhz
                            19150 ; 298  |#define HW_USBPHYRX_PLLDIV_BY_10 0x090000
                            19151 ; 299  |
                            19152 ; 300  |
                            19153 ; 301  |#define HW_USBRX_HOSTMODETEST_SETMASK (((1<<HW_USBRX_HOSTMODETEST_WIDTH)-1)<<HW_USBRX_HOST
                                  MODETEST_BITPOS)
                            19154 ; 302  |#define HW_USBRX_FSCKSOURCESEL_SETMASK (((1<<HW_USBRX_FSCKSOURCESEL_WIDTH)-1)<<HW_USBRX_FS
                                  CKSOURCESEL_BITPOS)
                            19155 ; 303  |#define HW_USBRX_REGRXDBYPASS_SETMASK (((1<<HW_USBRX_REGRXDBYPASS_WIDTH)-1)<<HW_USBRX_REGR
                                  XDBYPASS_BITPOS)
                            19156 ; 304  |#define HW_USBRX_PLLLOCKED_SETMASK (((1<<HW_USBRX_PLLLOCKED_WIDTH)-1)<<HW_USBRX_PLLLOCKED_
                                  BITPOS)
                            19157 ; 305  |
                            19158 ; 306  |#define HW_USBRX_ENVADJ_CLRMASK (~(WORD)HW_USBRX_ENVADJ_SETMASK)
                            19159 ; 307  |#define HW_USBRX_DISCONADJ_CLRMASK (~(WORD)HW_USBRX_DISCONADJ_SETMASK)
                            19160 ; 308  |#define HW_USBRX_DEBUGMODE_CLRMASK (~(WORD)HW_USBRX_DEBUGMODE_SETMASK)
                            19161 ; 309  |#define HW_USBRX_PLLLKTIMECTL_CLRMASK (~(WORD)HW_USBRX_PLLLKTIMECTL_SETMASK)
                            19162 ; 310  |#define HW_USBRX_PLLCKDIVCTL_CLRMASK (~(WORD)HW_USBRX_PLLCKDIVCTL_SETMASK)
                            19163 ; 311  |#define HW_USBRX_HOSTMODETEST_CLRMASK (~(WORD)HW_USBRX_HOSTMODETEST_SETMASK)
                            19164 ; 312  |#define HW_USBRX_FSCKSOURCESEL_CLRMASK (~(WORD)HW_USBRX_FSCKSOURCESEL_SETMASK)
                            19165 ; 313  |#define HW_USBRX_REGRXDBYPASS_CLRMASK (~(WORD)HW_USBRX_REGRXDBYPASS_SETMASK)
                            19166 ; 314  |#define HW_USBRX_PLLLOCKED_CLRMASK (~(WORD)HW_USBRX_PLLLOCKED_SETMASK)
                            19167 ; 315  |
                            19168 ; 316  |typedef union               
                            19169 ; 317  |{
                            19170 ; 318  |    struct {
                            19171 ; 319  |     int ENVADJ               :4;
                            19172 ; 320  |     int DISCONADJ            :4;
                            19173 ; 321  |     int DEBUGMODE            :4;
                            19174 ; 322  |     int PLLLKTIMECTL         :4;
                            19175 ; 323  |     int PLLCKDIVCTL          :4;
                            19176 ; 324  |     int HOSTMODETEST         :1;
                            19177 ; 325  |     int FSCKSOURCESEL        :1;
                            19178 ; 326  |     int REGRXDBYPASS         :1;
                            19179 ; 327  |     int PLLLOCKED            :1;
                            19180 ; 328  |    } B;
                            19181 ; 329  |    int I;
                            19182 ; 330  |} usbphyrx_type;
                            19183 ; 331  |#define HW_USBPHYRX      (*(volatile usbphyrx_type _X*) (HW_USBPHY_BASEADDR+3))    
                            19184 ; 332  |
                            19185 ; 333  |#endif
                            19186 ; 334  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 321

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19187 
                            19189 
                            19190 ; 38   |
                            19191 ; 39   |
                            19192 ; 40   |#endif // if (!@def(hwequ))
                            19193 ; 41   |
                            19194 
                            19196 
                            19197 ; 12   |#else 
                            19198 ; 13   |//include "regscodec.inc"
                            19199 ; 14   |#endif
                            19200 ; 15   |
                            19201 ; 16   |//////////////////////////////////////////////////////////////////////////////////
                            19202 ; 17   |// Uncomment next define to allow player boot if you have stfm1000 macro enabled (defaults
                                   ON) & 
                            19203 ; 18   |// your board crystal is not able to output nominal voltage range. Used in player main.asm
                                  . STMP00012148
                            19204 ; 19   |// Defining this will result in lower battery life (price of using a lower quality crystal
                                  ). 
                            19205 ; 20   |// Those that want to save battery life and have good crystals that meet our HW team's spe
                                  cs can 
                            19206 ; 21   |// comment out this line to reduce crystal bias current and so battery current in player m
                                  ode.  
                            19207 ; 22   |#define SUPPORT_MARGINAL_XTALS 1
                            19208 ; 23   |
                            19209 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                            19210 ; 25   |// BOOT SPEED CONFIG & ASSOCIATED BATTERY VOLTAGE CHECK ENABLE
                            19211 ; 26   |/////////////////////////////////////////////////////////////////////////////////
                            19212 ; 27   |// Users can enable one of ATTEMPT_FAST_BOOT or FASTEST boot or neither project define bel
                                  ow by defining
                            19213 ; 28   |// values as 0 or 1, else it defaults to the boot speed used in previous SDKs.
                            19214 ; 29   |#define ATTEMPT_FAST_BOOT 1
                            19215 ; 30   |#define ATTEMPT_FASTEST_BOOT 0   
                            19216 ; 31   |// Changing this define to 0 removes Vbat threshholding & unconditionally gives fast boot 
                                  config above- 
                            19217 ; 32   |// disabling this check is suggested for profiling if you want to try to tweak down thresh
                                  holds by maybe 50mV.
                            19218 ; 33   |// Also the tests should clear the fast boot config defines to link & boot at normal speed
                                  .
                            19219 ; 34   |#define SPEED_BOOT_BATTERY_CHECK 1
                            19220 ; 35   |
                            19221 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            19222 ; 37   |// MEDIA DEFINITIONS
                            19223 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            19224 ; 39   |
                            19225 ; 40   |/////////////////////////////////////////////////////////////////////////////////
                            19226 ; 41   |// MNAND - Number of chips forming the internal physical device (i.e. # of NANDs)
                            19227 ; 42   |#if defined(NAND1)
                            19228 ; 43   |#define SM_INTERNAL_CHIPS 1
                            19229 ; 44   |#else 
                            19230 ; 45   |#if defined(NAND2)
                            19231 ; 46   |#define SM_INTERNAL_CHIPS 2
                            19232 ; 47   |#else 
                            19233 ; 48   |#if defined(NAND3)
                            19234 ; 49   |#define SM_INTERNAL_CHIPS 3
                            19235 ; 50   |#else 
                            19236 ; 51   |#if defined(NAND4)
                            19237 ; 52   |#define SM_INTERNAL_CHIPS 4
                            19238 ; 53   |#else 
                            19239 ; 54   |#define SM_INTERNAL_CHIPS 1
                            19240 ; 55   |#endif
                            19241 ; 56   |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 322

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19242 ; 57   |#endif
                            19243 ; 58   |#endif
                            19244 ; 59   |
                            19245 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                            19246 ; 61   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is defined:
                            19247 ; 62   |//   SmartMedia will be detected as inserted if the GPIO pin reads 1 and removed if it rea
                                  ds 0.  
                            19248 ; 63   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is not defined ** comment out next line **
                            19249 ; 64   |//   SmartMedia will be detected as inserted if the GPIO pin reads 0 and removed if it rea
                                  ds 1.
                            19250 ; 65   |//*** comment out if active high ****
                            19251 ; 66   |//SMARTMEDIA_DETECT_ACTIVE_HIGH  equ     1
                            19252 ; 67   |
                            19253 ; 68   |#if defined(SMEDIA)
                            19254 ; 69   |#define NUM_REMOVABLE_MEDIA 1
                            19255 ; 70   |#define NUM_SM_EXTERNAL 1
                            19256 ; 71   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            19257 ; 72   |#define SM_MAX_LOGICAL_DEVICES 2
                            19258 ; 73   |#else 
                            19259 ; 74   |#if defined(MMC)
                            19260 ; 75   |#define NUM_REMOVABLE_MEDIA 1
                            19261 ; 76   |#define NUM_SM_EXTERNAL 0
                            19262 ; 77   |#define MMC_MAX_PHYSICAL_DEVICES 1
                            19263 ; 78   |#define SM_MAX_LOGICAL_DEVICES 1
                            19264 ; 79   |#else 
                            19265 ; 80   |#define NUM_REMOVABLE_MEDIA 0
                            19266 ; 81   |#define NUM_SM_EXTERNAL 0
                            19267 ; 82   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            19268 ; 83   |#define SM_MAX_LOGICAL_DEVICES 1
                            19269 ; 84   |#endif
                            19270 ; 85   |#endif
                            19271 ; 86   |
                            19272 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            19273 ; 88   |// Mass Storage Class definitions
                            19274 ; 89   |/////////////////////////////////////////////////////////////////////////////////
                            19275 ; 90   |// Set to 0 if Composite Device build is desired.    
                            19276 ; 91   |#define MULTI_LUN_BUILD 1   
                            19277 ; 92   |
                            19278 ; 93   |////////////////////////////////////////////////////////////////////////////////
                            19279 ; 94   |//  SCSI
                            19280 ; 95   |#if (MULTI_LUN_BUILD==0)
                            19281 ; 96   |  #if (NUM_REMOVABLE_MEDIA == 1)
                            19282 ; 97   |    #define SCSI_NUM_TARGETS                        2
                            19283 ; 98   |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            19284 ; 99   |    #define SCSI_DEVICE_NUM_LUNS_DEV_1              1
                            19285 ; 100  |  #else
                            19286 ; 101  |    #define SCSI_NUM_TARGETS                        1
                            19287 ; 102  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            19288 ; 103  |  #endif
                            19289 ; 104  |#else
                            19290 ; 105  |    #define SCSI_NUM_TARGETS                        1
                            19291 ; 106  |  #if (NUM_REMOVABLE_MEDIA == 1)
                            19292 ; 107  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              2
                            19293 ; 108  |  #else
                            19294 ; 109  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1  
                            19295 ; 110  |  #endif
                            19296 ; 111  |#endif
                            19297 ; 112  |
                            19298 ; 113  |
                            19299 ; 114  |#define USBMSC_NUM_DEVICES                      SCSI_NUM_TARGETS
                            19300 ; 115  |
                            19301 ; 116  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 323

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19302 ; 117  |////////////////////////////////////////////////////////////////////////////////
                            19303 ; 118  |// Define number of logical medias and drives for three builds (MTP, USBMSC, and Player)
                            19304 ; 119  |////////////////////////////////////////////////////////////////////////////////
                            19305 ; 120  |#ifdef MMC
                            19306 ; 121  |#ifdef MTP_BUILD
                            19307 ; 122  |// --------------------
                            19308 ; 123  |// MTP and MMC
                            19309 ; 124  |// --------------------
                            19310 ; 125  |#define NUM_LOGICAL_MEDIA       2
                            19311 ; 126  |#define NUM_LOGICAL_DRIVES      8
                            19312 ; 127  |#else  // ifndef MTP_BUILD
                            19313 ; 128  |#ifdef STMP_BUILD_PLAYER
                            19314 ; 129  |// --------------------
                            19315 ; 130  |// Player and MMC
                            19316 ; 131  |// --------------------
                            19317 ; 132  |#else
                            19318 ; 133  |// --------------------
                            19319 ; 134  |// USBMSC and MMC
                            19320 ; 135  |// --------------------
                            19321 ; 136  |#define NUM_LOGICAL_MEDIA       3
                            19322 ; 137  |#define NUM_LOGICAL_DRIVES      8
                            19323 ; 138  |#endif // ifdef STMP_BUILD_PLAYER
                            19324 ; 139  |#endif // ifdef MTP_BUILD
                            19325 ; 140  |#else  // ifndef MMC
                            19326 ; 141  |#ifdef MTP_BUILD
                            19327 ; 142  |// --------------------
                            19328 ; 143  |// MTP and NAND only
                            19329 ; 144  |// --------------------
                            19330 ; 145  |#define NUM_LOGICAL_MEDIA       1
                            19331 ; 146  |#define NUM_LOGICAL_DRIVES      7
                            19332 ; 147  |#else  // ifndef MTP_BUILD
                            19333 ; 148  |#ifdef STMP_BUILD_PLAYER
                            19334 ; 149  |// --------------------
                            19335 ; 150  |// Player and NAND only
                            19336 ; 151  |// --------------------
                            19337 ; 152  |#else
                            19338 ; 153  |// --------------------
                            19339 ; 154  |// USBMSC and NAND only
                            19340 ; 155  |// --------------------
                            19341 ; 156  |#define NUM_LOGICAL_MEDIA       2
                            19342 ; 157  |#define NUM_LOGICAL_DRIVES      7
                            19343 ; 158  |#endif // ifdef STMP_BUILD_PLAYER
                            19344 ; 159  |#endif // ifdef MTP_BUILD
                            19345 ; 160  |#endif // ifdef MMC 
                            19346 ; 161  |
                            19347 ; 162  |// If we are in an MTP build then we don't use as many transfers buffers.
                            19348 ; 163  |#if (defined(MTP_BUILD))
                            19349 ; 164  |#define MAX_USB_TRANSFERS_QUEUED 16
                            19350 ; 165  |
                            19351 ; 166  |////!
                            19352 ; 167  |////! This varible holds the watchdog count for the store flush.
                            19353 ; 168  |////!
                            19354 ; 169  |///
                            19355 ; 170  |#include <types.h>
                            19356 ; 171  |extern volatile INT g_StoreWatchDogCount;
                            19357 ; 172  |extern const INT g_StoreWatchDogTimeout;
                            19358 ; 173  |#endif
                            19359 ; 174  |
                            19360 ; 175  |////////////////////////////////////////////////////////////////////////////////
                            19361 ; 176  |// These are needed here for Mass Storage Class
                            19362 ; 177  |// Needs to be cleaned up
                            19363 ; 178  |////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 324

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19364 ; 179  |#if (!defined(STMP_BUILD_PLAYER))
                            19365 ; 180  |#define SCRATCH_USER_Y_SIZE 512
                            19366 ; 181  |#define SCRATCH_USER_X_SIZE 512
                            19367 ; 182  |
                            19368 ; 183  |#define BROWNOUT_LEVEL1_DETECTED                0x000001
                            19369 ; 184  |
                            19370 ; 185  |#endif
                            19371 ; 186  |
                            19372 ; 187  |
                            19373 ; 188  |/////////////////////////////////////////////////////////////////////////////////
                            19374 ; 189  |// SmartMedia/NAND defs
                            19375 ; 190  |#define SM_MAX_PHYSICAL_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            19376 ; 191  |#define SM_REMOVABLE_DEVICE_NUM SM_INTERNAL_CHIPS
                            19377 ; 192  |
                            19378 ; 193  |/////////////////////////////////////////////////////////////////////////////////
                            19379 ; 194  |// Sysloadresources defs
                            19380 ; 195  |#define SM_MAX_RESOURCE_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            19381 ; 196  |
                            19382 ; 197  |/////////////////////////////////////////////////////////////////////////////////
                            19383 ; 198  |// MMC defs
                            19384 ; 199  |#define MMC_MAX_PARTITIONS 1
                            19385 ; 200  |#define MMC_MAX_LOGICAL_DEVICES MMC_MAX_PHYSICAL_DEVICES*MMC_MAX_PARTITIONS
                            19386 ; 201  |
                            19387 ; 202  |/////////////////////////////////////////////////////////////////////////////////
                            19388 ; 203  |// SPI defs
                            19389 ; 204  |#define SPI_MAX_DEVICES MMC_MAX_PHYSICAL_DEVICES
                            19390 ; 205  |
                            19391 ; 206  |/////////////////////////////////////////////////////////////////////////////////
                            19392 ; 207  |// Global media defs
                            19393 ; 208  |#define MAX_PHYSICAL_DEVICES SM_MAX_PHYSICAL_DEVICES+MMC_MAX_PHYSICAL_DEVICES
                            19394 ; 209  |#define MAX_LOGICAL_DEVICES SM_MAX_LOGICAL_DEVICES+MMC_MAX_LOGICAL_DEVICES
                            19395 ; 210  |
                            19396 ; 211  |/////////////////////////////////////////////////////////////////////////////////
                            19397 ; 212  |// DO NOT CHANGE THESE!!!
                            19398 ; 213  |#define SM_MAX_PARTITIONS 4
                            19399 ; 214  |#define MAX_HANDLES 2
                            19400 ; 215  |/////////////////////////////////////////////////////////////////////////////////
                            19401 ; 216  |
                            19402 ; 217  |
                            19403 ; 218  |/////////////////////////////////////////////////////////////////////////////////
                            19404 ; 219  |// Battery LRADC Values 
                            19405 ; 220  |/////////////////////////////////////////////////////////////////////////////////
                            19406 ; 221  |// brownout trip point in mV (moved by RS)
                            19407 ; 222  |// BATT_SAFETY_MARGIN:  percentage value used by:
                            19408 ; 223  |//   * SysSaveSettings to determine if enough power is left to attempt a settings save. 
                            19409 ; 224  |//   * Recorder to conditionally prevent the start or continuation of 
                            19410 ; 225  |//     audio recording to media.
                            19411 ; 226  |#define BATT_SAFETY_MARGIN 10
                            19412 ; 227  |
                            19413 ; 228  |//; player resource drive refresh allowed only when battery usable % is above this value. 
                                  
                            19414 ; 229  |//; 50% of usable range [0.9V to 1.5V] is around 1.2V This is the safe target alkaline vol
                                  tage to do a refresh.
                            19415 ; 230  |//; LIION will also require 50% which will work but that could be changed in the future. 
                            19416 ; 231  |//RESOURCE_REFRESH_MIN_BATT_PCT equ 50
                            19417 ; 232  |
                            19418 ; 233  |// stmp00005071 adds these for mp3 encode stability at low battery per battery type & mmc 
                                  presence.
                            19419 ; 234  |
                            19420 ; 235  |//// Vbat threshholds empirically tuned by profiling max bat current for 3 HW cases: 
                            19421 ; 236  |//// 1 GigaByte MMC, NAND flash only, & LiIon Buck mode. See voicemenu pre-encode Vbat che
                                  ck.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 325

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19422 ; 237  |#if (!defined(CLCD))
                            19423 ; 238  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1100
                            19424 ; 239  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1000
                            19425 ; 240  |#else 
                            19426 ; 241  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1250
                            19427 ; 242  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1150
                            19428 ; 243  |#endif
                            19429 ; 244  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_MV 3300
                            19430 ; 245  |
                            19431 ; 246  |// These Vbat use-range-percentages are derived to correspond with target battery 
                            19432 ; 247  |// voltages of 1.10V for MMC, 1.0V for nand only (alkaline or nimh), and 3.3V for any LiIo
                                  n.
                            19433 ; 248  |// See mp3 encoder overlay.
                            19434 ; 249  |#define MP3_ENC_MMC_MIN_V_BAT_RANGE_PCT 33
                            19435 ; 250  |#define MP3_ENC_NANDONLY_MIN_V_BAT_RANGE_PCT 17
                            19436 ; 251  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_RANGE_PCT 25
                            19437 ; 252  |
                            19438 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                            19439 ; 254  |// Voice recording filenames
                            19440 ; 255  |// number of digits in filename Vxxx.wav
                            19441 ; 256  |/////////////////////////////////////////////////////////////////////////////////
                            19442 ; 257  |#define DIGITS_IN_VOICE_FILENAME 3   
                            19443 ; 258  |
                            19444 ; 259  |/////////////////////////////////////////////////////////////////////////////////
                            19445 ; 260  |// Mic Bias: Set this enable to 1 to internally generate mic bias voltage. 
                            19446 ; 261  |// Also below, must configure internal resistor value and pin to use for DC bias. 
                            19447 ; 262  |// Can set to 0 to disable internally generated mic bias voltage at pin lradc1/2.
                            19448 ; 263  |#if defined(DEVICE_3500)
                            19449 ; 264  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 1 
                            19450 ; 265  |// MIC BIAS circuit source selection: use Low Resolution ADC pin 2 or 1 to bias mic. 
                            19451 ; 266  |// Per your layout: select LRADC 2 or 1 below 
                            19452 ; 267  |//   (pin LRADC 2 for 35xx cpu card revB, LRADC 1 for 35xx cpu card revC, ref schematics, 
                                  & demo player)
                            19453 ; 268  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            19454 ; 269  |// Sets internal mic bias R to value 2, 4, or 8 (in kOhms).
                            19455 ; 270  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 8
                            19456 ; 271  |
                            19457 ; 272  |// Allows mic bias to settle before sampling. This delay currently unused. For rec btn whe
                                  n bias not yet ready.
                            19458 ; 273  |#define REC_BTN_INTERNAL_MIC_BIAS_SETTLING_DELAY_MS 400 
                            19459 ; 274  |// Option always keeps bias enabled after mainmenu init. This allows for start pop prevent
                                  ion if you use rec button from outside voice menu.
                            19460 ; 275  |// This selection costs 1 mWatt but gains the desired low record button to sampling latenc
                                  y in the record-from-music-menu use-case.
                            19461 ; 276  |#define KEEP_MIC_BIAS_ENABLED 0
                            19462 ; 277  |
                            19463 ; 278  |#else 
                            19464 ; 279  |// STMP3410
                            19465 ; 280  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 0
                            19466 ; 281  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            19467 ; 282  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 2
                            19468 ; 283  |#endif
                            19469 ; 284  |
                            19470 ; 285  |/////////////////////////////////////////////////////////////////////////////////
                            19471 ; 286  |// Number of available soft timers
                            19472 ; 287  |/////////////////////////////////////////////////////////////////////////////////
                            19473 ; 288  |#if defined(SYNC_LYRICS)
                            19474 ; 289  |#define SOFT_TIMERS 10
                            19475 ; 290  |#else 
                            19476 ; 291  |#if defined(JPEG_DECODER)
                            19477 ; 292  |#define SOFT_TIMERS 10
                            19478 ; 293  |#else 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 326

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19479 ; 294  |#define SOFT_TIMERS 9
                            19480 ; 295  |#endif
                            19481 ; 296  |#endif
                            19482 ; 297  |
                            19483 ; 298  |/////////////////////////////////////////////////////////////////////////////////
                            19484 ; 299  |//  sizes
                            19485 ; 300  |/////////////////////////////////////////////////////////////////////////////////
                            19486 ; 301  |#if defined(MMC)
                            19487 ; 302  |#if defined(USE_PLAYLIST5)
                            19488 ; 303  |#define MENU_STACK_SIZE 1500
                            19489 ; 304  |#else 
                            19490 ; 305  |#define MENU_STACK_SIZE 1250
                            19491 ; 306  |#endif //if @def('USE_PLAYLIST5')
                            19492 ; 307  |#else 
                            19493 ; 308  |#if defined(USE_PLAYLIST5)
                            19494 ; 309  |#define MENU_STACK_SIZE 1500
                            19495 ; 310  |#else 
                            19496 ; 311  |#define MENU_STACK_SIZE 1250
                            19497 ; 312  |#endif //if @def('USE_PLAYLIST5')
                            19498 ; 313  |#endif //if @def('MMC')
                            19499 ; 314  |
                            19500 ; 315  |// NOTE: SDK2.6 USED 550 FOR NEXT LINE, BUT SDK3.0BETA USED 750. Should it be ifdef MTP 75
                                  0 else 550 for other builds? TOVERIFY. MYALLOC
                            19501 ; 316  |// 
                            19502 ; 317  |#define STACK_L1_SIZE 750
                            19503 ; 318  |#define STACK_L2_SIZE 100
                            19504 ; 319  |#define STACK_L3_SIZE 160
                            19505 ; 320  |
                            19506 ; 321  |// If we are in MTP mode the overlay task stack can shrink.
                            19507 ; 322  |// TODO shrink this stack for MTP, I will leave it at 500 until we verify that it 
                            19508 ; 323  |// is ok with switching code.
                            19509 ; 324  |#if defined(MTP_BUILD)
                            19510 ; 325  |#define OVERLAY_MANAGER_STACK_SIZE 300
                            19511 ; 326  |#endif
                            19512 ; 327  |
                            19513 ; 328  |/////////////////////////////////////////////////////////////////////////////////
                            19514 ; 329  |// maximum number of nested funclets 
                            19515 ; 330  |/////////////////////////////////////////////////////////////////////////////////
                            19516 ; 331  |#define MAX_NESTED_FUNCLET 6 
                            19517 ; 332  |
                            19518 ; 333  |/////////////////////////////////////////////////////////////////////////////////
                            19519 ; 334  |//    LCD DEFINITIONS
                            19520 ; 335  |/////////////////////////////////////////////////////////////////////////////////
                            19521 ; 336  |
                            19522 ; 337  |#define SPACE_CHAR 0x000020          
                            19523 ; 338  |#define ZERO_CHAR 0x000030
                            19524 ; 339  |#define COLON_CHAR 0x00003A
                            19525 ; 340  |#define PERIOD_CHAR 0x00002E
                            19526 ; 341  |
                            19527 ; 342  |#if (defined(S6B33B0A_LCD))
                            19528 ; 343  |#define LCD_X_SIZE 128
                            19529 ; 344  |#define LCD_Y_SIZE 159
                            19530 ; 345  |#endif
                            19531 ; 346  |
                            19532 ; 347  |#if (defined(SED15XX_LCD))
                            19533 ; 348  |#define LCD_X_SIZE 128
                            19534 ; 349  |#define LCD_Y_SIZE 64
                            19535 ; 350  |#endif
                            19536 ; 351  |
                            19537 ; 352  |
                            19538 ; 353  |//////////////////////////////////////////////////////////////////////////////////
                            19539 ; 354  |//   Details on Customizing Contrast
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 327

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19540 ; 355  |/////////////////////////////////////////////////////////////////////////////////
                            19541 ; 356  |//   Max supported LCD range is 0 - 3F; however due to hardware/voltage differences
                            19542 ; 357  |//   the range of visibility is usually smaller than this.  It is important to 
                            19543 ; 358  |//   calibrate the visible range, because the contrast setting is saved.
                            19544 ; 359  |//   If the user shuts off the player while lcd is not visible, the player is useless
                            19545 ; 360  |//   unless the ezact sequence is remembered.
                            19546 ; 361  |//   To find out what range your player supports: 
                            19547 ; 362  |//   change these equs to full range or comment out (full range is default)
                            19548 ; 363  |//;;;;;;
                            19549 ; 364  |// uncomment the line below to build code that will provide raw contrast value
                            19550 ; 365  |// recommended calibration using player -- uncomment 
                            19551 ; 366  |//;;;;;;
                            19552 ; 367  |//CONTRAST_CALIBRATION    equ  1
                            19553 ; 368  |////////////////////////////
                            19554 ; 369  |#if (defined(DEMO_HW))
                            19555 ; 370  |// this is the setting for ET301 demos; Next 2 line have not been updated for new Shingyi 
                                  LCD (June6'05)
                            19556 ; 371  |#define LCD_MAX_CONTRAST 0x32 
                            19557 ; 372  |#define LCD_MIN_CONTRAST 0x1E
                            19558 ; 373  |#else 
                            19559 ; 374  |
                            19560 ; 375  |#if (defined(S6B33B0A_LCD))
                            19561 ; 376  |#define LCD_MAX_CONTRAST 210
                            19562 ; 377  |#define LCD_MIN_CONTRAST 160    
                            19563 ; 378  |#endif
                            19564 ; 379  |
                            19565 ; 380  |#if (defined(SED15XX_LCD))
                            19566 ; 381  |// Next 3 line comment was for OLD shingyi LCD: (default LCD before sdk2.6)
                            19567 ; 382  |// Engineering board regs support range [17-37].
                            19568 ; 383  |//   Engineering board DC/DC support range [24-46]. 
                            19569 ; 384  |//   One default contrast range [24-42] works for both.
                            19570 ; 385  |// The 3 sets of contrast ranges below are updated for SDK2.6 to support either 
                            19571 ; 386  |// new or old ShingYih LCDs. "File" refers to \resource\shingyih\system_lcd_init_seq.src
                            19572 ; 387  |// 3/10/05 - Use one of the 2 next contrast ranges depending on which
                            19573 ; 388  |// ShingYih LCD you have.  See \resources\shingyi\readme.txt 
                            19574 ; 389  |// Optimal for NEW LCD with NEW file (SDK2.6 default)  
                            19575 ; 390  |// G098064-41 LCD module (present on engr board revH LCD card)
                            19576 ; 391  |
                            19577 ; 392  |#if (defined(NEWSHINGYIH))
                            19578 ; 393  |#define LCD_MAX_CONTRAST 250
                            19579 ; 394  |#define LCD_MIN_CONTRAST 0
                            19580 ; 395  |#else 
                            19581 ; 396  |//-----
                            19582 ; 397  |// Near optimal for OLD LCD with NEW file. 
                            19583 ; 398  |// NOT optimal for the new lcd but pretty good. So u may use this if u want 1 build for bo
                                  th LCDs.
                            19584 ; 399  |#define LCD_MAX_CONTRAST 250
                            19585 ; 400  |#define LCD_MIN_CONTRAST 0
                            19586 ; 401  |
                            19587 ; 402  |//=====
                            19588 ; 403  |// Optimal for OLD ShingYih LCD with OLD file (as sdk2.521)
                            19589 ; 404  |// Suggest going with default new init file & values above for your LCD instead of this hi
                                  storic ver.
                            19590 ; 405  |//LCD_MAX_CONTRAST equ 42
                            19591 ; 406  |//LCD_MIN_CONTRAST equ 24 
                            19592 ; 407  |
                            19593 ; 408  |#endif
                            19594 ; 409  |#endif
                            19595 ; 410  |
                            19596 ; 411  |#endif
                            19597 ; 412  |
                            19598 ; 413  |//////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 328

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19599 ; 414  |// The default value of the lcd contrast in % of range
                            19600 ; 415  |//   the default value is used when no settings.dat is available
                            19601 ; 416  |//////////////////////////////////////////////////////////////////////////////////
                            19602 ; 417  |
                            19603 ; 418  |#if (defined(S6B33B0A_LCD))
                            19604 ; 419  |// 60% of range is default value
                            19605 ; 420  |#define DEFAULT_CONTRAST 50 
                            19606 ; 421  |#endif
                            19607 ; 422  |
                            19608 ; 423  |#if (defined(SED15XX_LCD))
                            19609 ; 424  |// % of range is default value (was 60%)
                            19610 ; 425  |#define DEFAULT_CONTRAST 50 
                            19611 ; 426  |#endif
                            19612 ; 427  |
                            19613 ; 428  |
                            19614 ; 429  |// percentage change per increment/decrement message (LCD_DEC_CONTRAST/LCD_INC_CONTRAST)
                            19615 ; 430  |// make lower when doing calibration
                            19616 ; 431  |#define LCD_STEPSIZE_CONTRAST 10  
                            19617 ; 432  |
                            19618 ; 433  |
                            19619 ; 434  |/////////////////////////////////////////////////////////////////////////////////
                            19620 ; 435  |// For FFWD and RWND
                            19621 ; 436  |/////////////////////////////////////////////////////////////////////////////////
                            19622 ; 437  |#define SECONDS_TO_SKIP 1
                            19623 ; 438  |#define SECONDS_TO_SKIP1 3
                            19624 ; 439  |#define SECONDS_TO_SKIP2 6
                            19625 ; 440  |// number of seconds to cause reset to begin of song for PREV push
                            19626 ; 441  |#define PREV_SONG_THRESHOLD 5  
                            19627 ; 442  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            19628 ; 443  |#define FIRST_TIME_BOUNDARY 15 
                            19629 ; 444  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            19630 ; 445  |#define SECOND_TIME_BOUNDARY 30 
                            19631 ; 446  |
                            19632 ; 447  |// For audible FFW/RWD
                            19633 ; 448  |#define SECONDS_TO_SKIP_FOR_3X_RATE 1
                            19634 ; 449  |#define SECONDS_TO_SKIP_FOR_60X_RATE 18
                            19635 ; 450  |#define SECONDS_TO_SKIP_FOR_600X_RATE 180
                            19636 ; 451  |#define SECONDS_TO_SKIP_FOR_1800X_RATE 540
                            19637 ; 452  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            19638 ; 453  |#define LEVEL1_BOUNDARY 17 
                            19639 ; 454  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            19640 ; 455  |#define LEVEL2_BOUNDARY 33 
                            19641 ; 456  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            19642 ; 457  |#define LEVEL3_BOUNDARY 50 
                            19643 ; 458  |// Stmp00010296 Ticket #71685:  for song shorter than the min. skip size
                            19644 ; 459  |// if song_time < skip_size, bCurrentSongShort=>TRUE (ignore FWD/RWD commands)
                            19645 ; 460  |// Short Song Time, songs too short to play.
                            19646 ; 461  |#define SHORT_SONG_TIME SECONDS_TO_SKIP         
                            19647 ; 462  |
                            19648 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            19649 ; 464  |// MP3 Sync Values
                            19650 ; 465  |/////////////////////////////////////////////////////////////////////////////////
                            19651 ; 466  |// # bytes to look for sync before marking it bad
                            19652 ; 467  |#define MP3_SYNC_THRESHOLD 70000 
                            19653 ; 468  |// # bytes to look for sync before slowing decoder isr frequency (to let menus run)
                            19654 ; 469  |#define MP3_SYNC_THRESHOLD1 10000 
                            19655 ; 470  |// once we have sync'd, the isr should be called this frequently
                            19656 ; 471  |#define MP3_DECODERISR_FAST 7500  
                            19657 ; 472  |// if decoder is having difficulty syncing, switch isr to be called less frequently
                            19658 ; 473  |#define MP3_DECODERISR_SLOW 50000 
                            19659 ; 474  |
                            19660 ; 475  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 329

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19661 ; 476  |/////////////////////////////////////////////////////////////////////////////////
                            19662 ; 477  |//// Multi-Stage Volume Control Definitions
                            19663 ; 478  |/////////////////////////////////////////////////////////////////////////////////
                            19664 ; 479  |//// Use Multi-Stage Volume
                            19665 ; 480  |#define MULTI_STAGE_VOLUME 0x1                  
                            19666 ; 481  |
                            19667 ; 482  |//// Master Volume definitions
                            19668 ; 483  |#define MIX_MSTR_MAX_VOL 0x0
                            19669 ; 484  |#define NUM_MSTR_ATT_STEPS (0x1F-MIX_MSTR_MAX_VOL)
                            19670 ; 485  |
                            19671 ; 486  |//// DAC-Mode definitions
                            19672 ; 487  |//// Adjusts 0dB point
                            19673 ; 488  |#define MIX_DAC_NOM_VOL 0x6                  
                            19674 ; 489  |#define MIX_DAC_MIN_VOL 0x1F
                            19675 ; 490  |// For minimum clipping: Set MIX_DAC_MAX_VOL below to match MIX_DAC_NOM_VOL value 2 lines 
                                  above.
                            19676 ; 491  |// For additional gain (with possible clipping): Set MIX_DAC_MAX_VOL in range below. 
                            19677 ; 492  |//                                               Each integer below MIX_DAC_NOM_VOL provid
                                  es 1.5 dB gain on Stmp34x0; 
                            19678 ; 493  |//                                               Max gain possible: 8 step diff would prov
                                  ide +12dB gain.   
                            19679 ; 494  |// range: [0 to MIX_DAC_NOM_VOL] (0 for loudest volume)
                            19680 ; 495  |#define MIX_DAC_MAX_VOL 0x0  
                            19681 ; 496  |
                            19682 ; 497  |#define NUM_DAC_ATT_STEPS (MIX_DAC_MIN_VOL-MIX_DAC_NOM_VOL+1)
                            19683 ; 498  |#define NUM_DAC_GAIN_STEPS (MIX_DAC_NOM_VOL-MIX_DAC_MAX_VOL)
                            19684 ; 499  |#define NUM_DAC_MODE_VOL_STEPS (NUM_DAC_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_DAC_GAIN_STEPS+1)
                                  
                            19685 ; 500  |
                            19686 ; 501  |//// If there is no stored volume, set to 50% of DAC-Mode max; change if DAC Mode is not t
                                  he default
                            19687 ; 502  |//// STMP35xx has 2dB attenuation per step so default needs a few more steps above midpoin
                                  t.
                            19688 ; 503  |#define DEFAULT_VOLUME ((NUM_DAC_MODE_VOL_STEPS/2)+6)         
                            19689 ; 504  |
                            19690 ; 505  |//// Set maximum restored volume to 75% of DAC-Mode max; change if DAC Mode is not the def
                                  ault
                            19691 ; 506  |#define MAX_RESTORED_VOLUME ((3*NUM_DAC_MODE_VOL_STEPS)/4)   
                            19692 ; 507  |
                            19693 ; 508  |
                            19694 ; 509  |//// Line In definitions (used for Line-In 1)
                            19695 ; 510  |//// 0dB point of the Line In
                            19696 ; 511  |#define MIX_LINE_NOM_VOL 0x8                  
                            19697 ; 512  |//// Minimum volume of Line In
                            19698 ; 513  |#define MIX_LINE_MIN_VOL 0x1F                 
                            19699 ; 514  |//// Maximum volume of Line In (can adjust extra gain)
                            19700 ; 515  |#define MIX_LINE_MAX_VOL 0x6                  
                            19701 ; 516  |#define NUM_LINE_ATT_STEPS (MIX_LINE_MIN_VOL-MIX_LINE_NOM_VOL+1)
                            19702 ; 517  |#define NUM_LINE_GAIN_STEPS (MIX_LINE_NOM_VOL-MIX_LINE_MAX_VOL)
                            19703 ; 518  |#define NUM_LINE_MODE_VOL_STEPS (NUM_LINE_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_LINE_GAIN_STEPS
                                  +1)
                            19704 ; 519  |
                            19705 ; 520  |//// Line In definitions (used for FM tuner with 144 pin package)
                            19706 ; 521  |//// 0dB point of the Line In
                            19707 ; 522  |#define MIX_FM_NOM_VOL 0x8                  
                            19708 ; 523  |//// Minimum volume of Line In
                            19709 ; 524  |#define MIX_FM_MIN_VOL 0x1F                 
                            19710 ; 525  |//// Maximum volume of Line In (can adjust extra gain)
                            19711 ; 526  |#define MIX_FM_MAX_VOL 0x6                  
                            19712 ; 527  |#define NUM_FM_ATT_STEPS (MIX_FM_MIN_VOL-MIX_FM_NOM_VOL+1)
                            19713 ; 528  |#define NUM_FM_GAIN_STEPS (MIX_FM_NOM_VOL-MIX_FM_MAX_VOL)
                            19714 ; 529  |#define NUM_FM_MODE_VOL_STEPS (NUM_FM_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_FM_GAIN_STEPS+1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 330

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19715 ; 530  |
                            19716 ; 531  |/////////////////////////////////////////////////////////////////////////////////
                            19717 ; 532  |//// When enabled (1), periodically checks for one of several FM state machine invalid dea
                                  dlock states & recovers. 
                            19718 ; 533  |//// Define as 0 to disable FM-deadlock-state checking and recovery.
                            19719 ; 534  |#define FM_WATCHDOG_ENABLE 1
                            19720 ; 535  |
                            19721 ; 536  |#if !defined(STMP_BUILD_PLAYER)
                            19722 ; 537  |////
                            19723 ; 538  |////! This varible holds the lcd display state for the mtp project.
                            19724 ; 539  |////
                            19725 ; 540  |///
                            19726 ; 541  |#include <types.h>
                            19727 ; 542  |extern volatile WORD g_wActivityState;
                            19728 ; 543  |#endif // if !@def('STMP_BUILD_PLAYER')
                            19729 ; 544  |
                            19730 ; 545  |void _reentrant Init5VSense(void);
                            19731 ; 546  |void _reentrant ServiceDCDC(void);
                            19732 ; 547  |
                            19733 ; 548  |////////////////////////////////////////////////////////////////////////////
                            19734 ; 549  |//// JPEG Thumbnail Mode Setting
                            19735 ; 550  |//// number of column in thumbnail mode
                            19736 ; 551  |#define THUMBNAIL_X 2           
                            19737 ; 552  |//// number of row in  thumbnail mode
                            19738 ; 553  |#define THUMBNAIL_Y 2           
                            19739 ; 554  |//// thumbnail boundary offset x
                            19740 ; 555  |#define THUMBNAIL_X_OFFSET 4            
                            19741 ; 556  |//// thumbnail boundary offset y
                            19742 ; 557  |#define THUMBNAIL_Y_OFFSET 4            
                            19743 ; 558  |
                            19744 ; 559  |#endif // if (!@def(_PROJECT_INC))
                            19745 ; 560  |
                            19746 
                            19748 
                            19749 ; 20   |#include "sysmem.h"
                            19750 
                            19752 
                            19753 ; 1    |//;******************************************************************************
                            19754 ; 2    |//; Copyright(C) SigmaTel, Inc. 2000-2003
                            19755 ; 3    |//; File: sysmem.h
                            19756 ; 4    |//; ST System Memory Externs
                            19757 ; 5    |//;******************************************************************************
                            19758 ; 6    |
                            19759 ; 7    |#ifndef SYSMEM_XREF_C
                            19760 ; 8    |#define SYSMEM_XREF_C
                            19761 ; 9    |
                            19762 ; 10   |// Variables in X
                            19763 ; 11   |extern unsigned int _X g_wDecoderCSR;
                            19764 ; 12   |extern unsigned int _X g_wDecoderSR;
                            19765 ; 13   |extern unsigned int _X g_wDecoderCSR2;  // DECODE2EOF
                            19766 ; 14   |extern unsigned int _X g_wEncoderSR;
                            19767 ; 15   |extern unsigned int _X g_wEncoderCSR;
                            19768 ; 16   |extern unsigned int _X g_wRecStartTimeHigh;
                            19769 ; 17   |extern unsigned int _X g_wRecStartTimeLow;
                            19770 ; 18   |extern unsigned int _X g_wSysError;
                            19771 ; 19   |#ifdef TRACEBUF_EN
                            19772 ; 20   |extern unsigned int _X g_wTraceBuffer; //Disabled by default.   
                            19773 ; 21   |extern unsigned int _X g_wTracePointer;
                            19774 ; 22   |#endif
                            19775 ; 23   |extern unsigned int _X g_wUserScratchX[];
                            19776 ; 24   |extern unsigned int _X g_wNextVoiceNumValue;
                            19777 ; 25   |extern unsigned int _X g_wEncAdpcmSave_r7;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 331

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19778 ; 26   |extern unsigned int _X g_wEncAdpcmSave_m7;
                            19779 ; 27   |extern unsigned int _X g_wEncModuleState;
                            19780 ; 28   |extern unsigned int _X g_wEncoderIsrSR;
                            19781 ; 29   |extern unsigned int _X g_bAudibleNeedFileSize;          // 10/12/04 mmiu - Added for AA fi
                                  le navigation
                            19782 ; 30   |extern unsigned int _X g_bAudiblePlayThrough;           // 11/1/04 mmiu - Added for file p
                                  osition play-through indicator
                            19783 ; 31   |extern unsigned int _X g_wSongStartOffsetHigh;          // 11/1/04 mmiu - Added until conf
                                  irmed we can use g_wSongByteTotalConsumedHigh/Low
                            19784 ; 32   |extern unsigned int _X g_wSongStartOffsetLow;
                            19785 ; 33   |
                            19786 ; 34   |// Variables in Y
                            19787 ; 35   |extern int          _Y g_VolumeBias;
                            19788 ; 36   |extern unsigned int _Y g_wCurrentRoutinePtr;
                            19789 ; 37   |extern unsigned int _Y g_wSystemFileHandle;
                            19790 ; 38   |extern unsigned int _Y g_wSongByteTotalHigh;
                            19791 ; 39   |extern unsigned int _Y g_wSongByteTotalLow; 
                            19792 ; 40   |extern unsigned int _Y g_wSongByteLengthHigh;
                            19793 ; 41   |extern unsigned int _Y g_wSongByteLengthLow;
                            19794 ; 42   |extern unsigned int _Y g_wInvSampleRate;
                            19795 ; 43   |extern unsigned int _Y g_wCurrentSongBad;
                            19796 ; 44   |extern unsigned int _Y g_iSongType;
                            19797 ; 45   |extern _packed BYTE _Y g_CurrentSongName[];
                            19798 ; 46   |extern unsigned int _Y g_wCurrentDirDevId;
                            19799 ; 47   |extern unsigned int _Y g_wSongInvBitRatePtr;
                            19800 ; 48   |extern unsigned int _Y g_wUserScratchXDescriptor;
                            19801 ; 49   |extern unsigned int _Y g_wUserScratchYDescriptor;
                            19802 ; 50   |extern _packed BYTE _Y g_EncFileNameString[];
                            19803 ; 51   |extern unsigned int _Y g_wEncFileHandle;
                            19804 ; 52   |extern unsigned int _Y g_wEncAdpcmOvlSave_sp;
                            19805 ; 53   |extern unsigned int _Y g_wRootDirectory;
                            19806 ; 54   |extern unsigned int _Y g_wUserScratchY[];
                            19807 ; 55   |extern unsigned int _Y g_wPrevInvBitRatePtr;
                            19808 ; 56   |
                            19809 ; 57   |#endif  // SYSMEM_XREF_C
                            19810 
                            19812 
                            19813 ; 21   |#include "playerstatemachine.h"
                            19814 
                            19816 
                            19817 ; 1    |#ifndef _HANDLEPLAYERSTATEMACHINE_H
                            19818 ; 2    |#define _HANDLEPLAYERSTATEMACHINE_H
                            19819 ; 3    |
                            19820 ; 4    |#ifdef USE_PLAYLIST3
                            19821 ; 5    |#include "musiclib_ghdr.h"
                            19822 
                            19824 
                            19825 ; 1    |#ifndef MUSICLIB_GHDR_H
                            19826 ; 2    |#define MUSICLIB_GHDR_H
                            19827 ; 3    |
                            19828 ; 4    |#ifdef __cplusplus
                            19829 ; 5    |extern "C" {
                            19830 ; 6    |#endif
                            19831 ; 7    |
                            19832 ; 8    |/*========================================================================================
                                  ==========
                            19833 ; 9    |
                            19834 ; 10   |                                        General Description
                            19835 ; 11   |
                            19836 ; 12   |==========================================================================================
                                  ==========
                            19837 ; 13   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 332

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19838 ; 14   |                               Sigmatel Inc Confidential Proprietary
                            19839 ; 15   |                               (c) Copyright Sigmatel Inc 2004, All Rights Reserved
                            19840 ; 16   |
                            19841 ; 17   |HEADER NAME: mf_sf_filename.h   AUTHOR: Developer Name      CREATION DATE: DD/MM/YYYY
                            19842 ; 18   |
                            19843 ; 19   |PRODUCT NAMES: All
                            19844 ; 20   |
                            19845 ; 21   |GENERAL DESCRIPTION:
                            19846 ; 22   |
                            19847 ; 23   |    General description of this grouping of functions.
                            19848 ; 24   |
                            19849 ; 25   |Portability: All
                            19850 ; 26   |
                            19851 ; 27   |
                            19852 ; 28   |Revision History:
                            19853 ; 29   |
                            19854 ; 30   |                         Modification        Tracking
                            19855 ; 31   |Author                       Date             Number           Description of Changes
                            19856 ; 32   |---------------------    ------------        ----------        ---------------------------
                                  ----------
                            19857 ; 33   |Developer Name            DD/MM/YYYY         PDaaaxxxxx        brief description of change
                                  s made
                            19858 ; 34   |
                            19859 ; 35   |
                            19860 ; 36   |==========================================================================================
                                  ==========
                            19861 ; 37   |                                            DESCRIPTION
                            19862 ; 38   |==========================================================================================
                                  ==========
                            19863 ; 39   |
                            19864 ; 40   |GLOBAL FUNCTIONS:
                            19865 ; 41   |    MF_global_func_name()
                            19866 ; 42   |
                            19867 ; 43   |TRACEABILITY MATRIX:
                            19868 ; 44   |    None
                            19869 ; 45   |
                            19870 ; 46   |==========================================================================================
                                  ========*/
                            19871 ; 47   |
                            19872 ; 48   |/*========================================================================================
                                  ==========
                            19873 ; 49   |                                                                Conditional Compilation Di
                                  rectives
                            19874 ; 50   |==========================================================================================
                                  ========*/
                            19875 ; 51   |#ifdef WIN32
                            19876 ; 52   |#define _PC_SIMULATION_
                            19877 ; 53   |#else
                            19878 ; 54   |#define _RUNNING_IN_EMBEDDED_
                            19879 ; 55   |#endif  // WIN32
                            19880 ; 56   |
                            19881 ; 57   |#if 1
                            19882 ; 58   |#define _NEWMUSIC_      /* install new music list */
                            19883 ; 59   |#endif
                            19884 ; 60   |
                            19885 ; 61   |#if 1
                            19886 ; 62   |#define _AUDIBLE_       /* install audible list */
                            19887 ; 63   |#endif
                            19888 ; 64   |
                            19889 ; 65   |#if 1
                            19890 ; 66   |#define _ONTHEGO_       /* install on the go list */
                            19891 ; 67   |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 333

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19892 ; 68   |
                            19893 ; 69   |#ifdef PL3_FB
                            19894 ; 70   |#define _FOLDER_BROWSE_ // install folder browsing
                            19895 ; 71   |#endif
                            19896 ; 72   |
                            19897 ; 73   |#if 1
                            19898 ; 74   |#define _SUPPORT_2000_SONGS_
                            19899 ; 75   |#endif
                            19900 ; 76   |
                            19901 ; 77   |/*========================================================================================
                                  ==========
                            19902 ; 78   |                                           INCLUDE FILES
                            19903 ; 79   |==========================================================================================
                                  ========*/
                            19904 ; 80   |#ifdef _RUNNING_IN_EMBEDDED_
                            19905 ; 81   |#define OEM_SEEK_CUR    SEEK_CUR
                            19906 ; 82   |#define OEM_SEEK_SET    SEEK_SET
                            19907 ; 83   |#define OEM_SEEK_END    SEEK_END
                            19908 ; 84   |#else
                            19909 ; 85   |#define _X
                            19910 ; 86   |#define _Y
                            19911 ; 87   |#define _packed
                            19912 ; 88   |
                            19913 ; 89   |#define _asmfunc
                            19914 ; 90   |#define _reentrant
                            19915 ; 91   |
                            19916 ; 92   |#define OEM_SEEK_CUR    1
                            19917 ; 93   |#define OEM_SEEK_SET    0
                            19918 ; 94   |#define OEM_SEEK_END    2
                            19919 ; 95   |#endif  // _RUNNING_IN_EMBEDDED_
                            19920 ; 96   |
                            19921 ; 97   |#include "types.h"
                            19922 
                            19924 
                            19925 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            19926 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            19927 ; 3    |//
                            19928 ; 4    |// Filename: types.h
                            19929 ; 5    |// Description: Standard data types
                            19930 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            19931 ; 7    |
                            19932 ; 8    |#ifndef _TYPES_H
                            19933 ; 9    |#define _TYPES_H
                            19934 ; 10   |
                            19935 ; 11   |// TODO:  move this outta here!
                            19936 ; 12   |#if !defined(NOERROR)
                            19937 ; 13   |#define NOERROR 0
                            19938 ; 14   |#define SUCCESS 0
                            19939 ; 15   |#endif 
                            19940 ; 16   |#if !defined(SUCCESS)
                            19941 ; 17   |#define SUCCESS  0
                            19942 ; 18   |#endif
                            19943 ; 19   |#if !defined(ERROR)
                            19944 ; 20   |#define ERROR   -1
                            19945 ; 21   |#endif
                            19946 ; 22   |#if !defined(FALSE)
                            19947 ; 23   |#define FALSE 0
                            19948 ; 24   |#endif
                            19949 ; 25   |#if !defined(TRUE)
                            19950 ; 26   |#define TRUE  1
                            19951 ; 27   |#endif
                            19952 ; 28   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 334

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19953 ; 29   |#if !defined(NULL)
                            19954 ; 30   |#define NULL 0
                            19955 ; 31   |#endif
                            19956 ; 32   |
                            19957 ; 33   |#define MAX_INT     0x7FFFFF
                            19958 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            19959 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            19960 ; 36   |#define MAX_ULONG   (-1) 
                            19961 ; 37   |
                            19962 ; 38   |#define WORD_SIZE   24              // word size in bits
                            19963 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            19964 ; 40   |
                            19965 ; 41   |
                            19966 ; 42   |#define BYTE    unsigned char       // btVarName
                            19967 ; 43   |#define CHAR    signed char         // cVarName
                            19968 ; 44   |#define USHORT  unsigned short      // usVarName
                            19969 ; 45   |#define SHORT   unsigned short      // sVarName
                            19970 ; 46   |#define WORD    unsigned int        // wVarName
                            19971 ; 47   |#define INT     signed int          // iVarName
                            19972 ; 48   |#define DWORD   unsigned long       // dwVarName
                            19973 ; 49   |#define LONG    signed long         // lVarName
                            19974 ; 50   |#define BOOL    unsigned int        // bVarName
                            19975 ; 51   |#define FRACT   _fract              // frVarName
                            19976 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            19977 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            19978 ; 54   |#define FLOAT   float               // fVarName
                            19979 ; 55   |#define DBL     double              // dVarName
                            19980 ; 56   |#define ENUM    enum                // eVarName
                            19981 ; 57   |#define CMX     _complex            // cmxVarName
                            19982 ; 58   |typedef WORD UCS3;                   // 
                            19983 ; 59   |
                            19984 ; 60   |#define UINT16  unsigned short
                            19985 ; 61   |#define UINT8   unsigned char   
                            19986 ; 62   |#define UINT32  unsigned long
                            19987 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            19988 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            19989 ; 65   |#define WCHAR   UINT16
                            19990 ; 66   |
                            19991 ; 67   |//UINT128 is 16 bytes or 6 words
                            19992 ; 68   |typedef struct UINT128_3500 {   
                            19993 ; 69   |    int val[6];     
                            19994 ; 70   |} UINT128_3500;
                            19995 ; 71   |
                            19996 ; 72   |#define UINT128   UINT128_3500
                            19997 ; 73   |
                            19998 ; 74   |// Little endian word packed byte strings:   
                            19999 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            20000 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            20001 ; 77   |// Little endian word packed byte strings:   
                            20002 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            20003 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            20004 ; 80   |
                            20005 ; 81   |// Declare Memory Spaces To Use When Coding
                            20006 ; 82   |// A. Sector Buffers
                            20007 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            20008 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            20009 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            20010 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            20011 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            20012 ; 88   |// B. Media DDI Memory
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 335

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20013 ; 89   |#define MEDIA_DDI_MEM _Y
                            20014 ; 90   |
                            20015 ; 91   |
                            20016 ; 92   |
                            20017 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            20018 ; 94   |// Examples of circular pointers:
                            20019 ; 95   |//    INT CIRC cpiVarName
                            20020 ; 96   |//    DWORD CIRC cpdwVarName
                            20021 ; 97   |
                            20022 ; 98   |#define RETCODE INT                 // rcVarName
                            20023 ; 99   |
                            20024 ; 100  |// generic bitfield structure
                            20025 ; 101  |struct Bitfield {
                            20026 ; 102  |    unsigned int B0  :1;
                            20027 ; 103  |    unsigned int B1  :1;
                            20028 ; 104  |    unsigned int B2  :1;
                            20029 ; 105  |    unsigned int B3  :1;
                            20030 ; 106  |    unsigned int B4  :1;
                            20031 ; 107  |    unsigned int B5  :1;
                            20032 ; 108  |    unsigned int B6  :1;
                            20033 ; 109  |    unsigned int B7  :1;
                            20034 ; 110  |    unsigned int B8  :1;
                            20035 ; 111  |    unsigned int B9  :1;
                            20036 ; 112  |    unsigned int B10 :1;
                            20037 ; 113  |    unsigned int B11 :1;
                            20038 ; 114  |    unsigned int B12 :1;
                            20039 ; 115  |    unsigned int B13 :1;
                            20040 ; 116  |    unsigned int B14 :1;
                            20041 ; 117  |    unsigned int B15 :1;
                            20042 ; 118  |    unsigned int B16 :1;
                            20043 ; 119  |    unsigned int B17 :1;
                            20044 ; 120  |    unsigned int B18 :1;
                            20045 ; 121  |    unsigned int B19 :1;
                            20046 ; 122  |    unsigned int B20 :1;
                            20047 ; 123  |    unsigned int B21 :1;
                            20048 ; 124  |    unsigned int B22 :1;
                            20049 ; 125  |    unsigned int B23 :1;
                            20050 ; 126  |};
                            20051 ; 127  |
                            20052 ; 128  |union BitInt {
                            20053 ; 129  |        struct Bitfield B;
                            20054 ; 130  |        int        I;
                            20055 ; 131  |};
                            20056 ; 132  |
                            20057 ; 133  |#define MAX_MSG_LENGTH 10
                            20058 ; 134  |struct CMessage
                            20059 ; 135  |{
                            20060 ; 136  |        unsigned int m_uLength;
                            20061 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            20062 ; 138  |};
                            20063 ; 139  |
                            20064 ; 140  |typedef struct {
                            20065 ; 141  |    WORD m_wLength;
                            20066 ; 142  |    WORD m_wMessage;
                            20067 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            20068 ; 144  |} Message;
                            20069 ; 145  |
                            20070 ; 146  |struct MessageQueueDescriptor
                            20071 ; 147  |{
                            20072 ; 148  |        int *m_pBase;
                            20073 ; 149  |        int m_iModulo;
                            20074 ; 150  |        int m_iSize;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 336

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20075 ; 151  |        int *m_pHead;
                            20076 ; 152  |        int *m_pTail;
                            20077 ; 153  |};
                            20078 ; 154  |
                            20079 ; 155  |struct ModuleEntry
                            20080 ; 156  |{
                            20081 ; 157  |    int m_iSignaledEventMask;
                            20082 ; 158  |    int m_iWaitEventMask;
                            20083 ; 159  |    int m_iResourceOfCode;
                            20084 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            20085 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            20086 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            20087 ; 163  |    int m_uTimeOutHigh;
                            20088 ; 164  |    int m_uTimeOutLow;
                            20089 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            20090 ; 166  |};
                            20091 ; 167  |
                            20092 ; 168  |union WaitMask{
                            20093 ; 169  |    struct B{
                            20094 ; 170  |        unsigned int m_bNone     :1;
                            20095 ; 171  |        unsigned int m_bMessage  :1;
                            20096 ; 172  |        unsigned int m_bTimer    :1;
                            20097 ; 173  |        unsigned int m_bButton   :1;
                            20098 ; 174  |    } B;
                            20099 ; 175  |    int I;
                            20100 ; 176  |} ;
                            20101 ; 177  |
                            20102 ; 178  |
                            20103 ; 179  |struct Button {
                            20104 ; 180  |        WORD wButtonEvent;
                            20105 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            20106 ; 182  |};
                            20107 ; 183  |
                            20108 ; 184  |struct Message {
                            20109 ; 185  |        WORD wMsgLength;
                            20110 ; 186  |        WORD wMsgCommand;
                            20111 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            20112 ; 188  |};
                            20113 ; 189  |
                            20114 ; 190  |union EventTypes {
                            20115 ; 191  |        struct CMessage msg;
                            20116 ; 192  |        struct Button Button ;
                            20117 ; 193  |        struct Message Message;
                            20118 ; 194  |};
                            20119 ; 195  |
                            20120 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            20121 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            20122 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            20123 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            20124 ; 200  |
                            20125 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            20126 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            20127 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            20128 ; 204  |
                            20129 ; 205  |#if DEBUG
                            20130 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            20131 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            20132 ; 208  |#else 
                            20133 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            20134 ; 210  |#define DebugBuildAssert(x)    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 337

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20135 ; 211  |#endif
                            20136 ; 212  |
                            20137 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            20138 ; 214  |//  #pragma asm
                            20139 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            20140 ; 216  |//  #pragma endasm
                            20141 ; 217  |
                            20142 ; 218  |
                            20143 ; 219  |#ifdef COLOR_262K
                            20144 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            20145 ; 221  |#elif defined(COLOR_65K)
                            20146 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            20147 ; 223  |#else
                            20148 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            20149 ; 225  |#endif
                            20150 ; 226  |    
                            20151 ; 227  |#endif // #ifndef _TYPES_H
                            20152 
                            20154 
                            20155 ; 98   |#include "exec.h"
                            20156 
                            20158 
                            20159 ; 1    |#ifndef EXEC_H
                            20160 ; 2    |#define EXEC_H
                            20161 ; 3    |
                            20162 ; 4    |
                            20163 ; 5    |void _reentrant SysPostMessage(int iLength,...);
                            20164 ; 6    |int _asmfunc GetMessage(struct MessageQueueDescriptor*,struct CMessage * );
                            20165 ; 7    |long _asmfunc SysGetCurrentTime(void);
                            20166 ; 8    |
                            20167 ; 9    |
                            20168 ; 10   |#endif
                            20169 
                            20171 
                            20172 ; 99   |#include "messages.h"
                            20173 
                            20175 
                            20176 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            20177 ; 2    |// Copyright(C) SigmaTel, Inc. 2000
                            20178 ; 3    |// Message defs
                            20179 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                            20180 ; 5    |
                            20181 ; 6    |#if (!defined(MSGEQU_INC))
                            20182 ; 7    |#define MSGEQU_INC 1
                            20183 ; 8    |
                            20184 ; 9    |
                            20185 ; 10   |#define MAX_MODULE_SIZE   (lc_u_eP_Module_overlay-lc_u_bP_Module_overlay)*3
                            20186 ; 11   |
                            20187 ; 12   |
                            20188 ; 13   |#define MSG_TYPE_DECODER 0x000000
                            20189 ; 14   |#define MSG_TYPE_ENCODER 0x010000
                            20190 ; 15   |#define MSG_TYPE_PARSER 0x020000
                            20191 ; 16   |#define MSG_TYPE_LCD 0x030000
                            20192 ; 17   |#define MSG_TYPE_MIXER 0x040000
                            20193 ; 18   |#define MSG_TYPE_SYSTEM 0x050000
                            20194 ; 19   |#define MSG_TYPE_MENU 0x060000
                            20195 ; 20   |#define MSG_TYPE_LED 0x070000
                            20196 ; 21   |#define MSG_TYPE_TUNER 0x080000
                            20197 ; 22   |#define MSG_TYPE_CHARLCD 0x030000
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 338

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20198 ; 23   |#define MSG_TYPE_SOFT_TIMER 0x090000
                            20199 ; 24   |// Equalizer and other effects
                            20200 ; 25   |#define MSG_TYPE_GEQ 0x0a0000             
                            20201 ; 26   |#if (defined(USE_PLAYLIST3))
                            20202 ; 27   |#define MSG_TYPE_MUSICLIB_PLAY 0x0b0000
                            20203 ; 28   |#define MSG_TYPE_MUSICLIB_BROWSE 0x0c0000
                            20204 ; 29   |#define MSG_TYPE_MUSICLIB_PLAYALLNEXT 0x0d0000
                            20205 ; 30   |#define MSG_TYPE_MUSICLIB_PLAYALLPREV 0x0e0000
                            20206 ; 31   |#define MSG_TYPE_MUSICLIB_SHUFFLE 0x0f0000
                            20207 ; 32   |#define MSG_TYPE_MUSICLIB_VOICE 0x100000
                            20208 ; 33   |#define MSG_TYPE_MUSICLIB_VOICEPLAY 0x110000
                            20209 ; 34   |#define MSG_TYPE_MUSICLIB_MERGE 0x120000
                            20210 ; 35   |#endif // IF (@def(USE_PLAYLIST3))
                            20211 ; 36   |#if defined(USE_PLAYLIST5)
                            20212 ; 37   |#define MSG_TYPE_PL5_PLAYBACK 0x0b0000
                            20213 ; 38   |#define MSG_TYPE_PL5_BROWSE 0x0c0000
                            20214 ; 39   |#endif // if @def('USE_PLAYLIST5')
                            20215 ; 40   |
                            20216 ; 41   |// Message Structure Offsets
                            20217 ; 42   |#define MSG_Length 0
                            20218 ; 43   |#define MSG_ID 1
                            20219 ; 44   |#define MSG_Argument1 2
                            20220 ; 45   |#define MSG_Argument2 3
                            20221 ; 46   |#define MSG_Argument3 4
                            20222 ; 47   |#define MSG_Argument4 5
                            20223 ; 48   |#define MSG_Argument5 6
                            20224 ; 49   |#define MSG_Argument6 7
                            20225 ; 50   |
                            20226 ; 51   |
                            20227 ; 52   |
                            20228 ; 53   |// LCD Message IDs
                            20229 ; 54   |#define LCD_FIRST_MSG_ID MSG_TYPE_LCD+0
                            20230 ; 55   |#define LCD_CLEAR_RANGE MSG_TYPE_LCD+0
                            20231 ; 56   |#define LCD_PRINT_RANGE_RSRC MSG_TYPE_LCD+1
                            20232 ; 57   |#define LCD_PRINT_RANGE_ADDR MSG_TYPE_LCD+2
                            20233 ; 58   |#define LCD_PRINT_RANGE_INV_RSRC MSG_TYPE_LCD+3
                            20234 ; 59   |#define LCD_PRINT_RANGE_INV_ADDR MSG_TYPE_LCD+4
                            20235 ; 60   |#define LCD_PRINT_RANGE_FILE MSG_TYPE_LCD+5
                            20236 ; 61   |#define LCD_PRINT_RANGE_INV_FILE MSG_TYPE_LCD+6
                            20237 ; 62   |#define LCD_PRINT_STRING_RSRC MSG_TYPE_LCD+7
                            20238 ; 63   |#define LCD_PRINT_STRING_ADDR MSG_TYPE_LCD+8
                            20239 ; 64   |#define LCD_PRINT_STRING_INV_RSRC MSG_TYPE_LCD+9
                            20240 ; 65   |#define LCD_PRINT_STRING_INV_ADDR MSG_TYPE_LCD+10
                            20241 ; 66   |#define LCD_SCROLL_DISPLAY MSG_TYPE_LCD+11
                            20242 ; 67   |#define LCD_READ_LCD_ADDR MSG_TYPE_LCD+12
                            20243 ; 68   |#define LCD_SET_CONTRAST MSG_TYPE_LCD+13
                            20244 ; 69   |#define LCD_INC_CONTRAST MSG_TYPE_LCD+14
                            20245 ; 70   |#define LCD_DEC_CONTRAST MSG_TYPE_LCD+15
                            20246 ; 71   |#define LCD_BACKLIGHT_ON MSG_TYPE_LCD+16
                            20247 ; 72   |#define LCD_BACKLIGHT_OFF MSG_TYPE_LCD+17
                            20248 ; 73   |#define LCD_SET_FONT MSG_TYPE_LCD+18
                            20249 ; 74   |#define LCD_PRINT_NUMBER MSG_TYPE_LCD+19
                            20250 ; 75   |#define LCD_PRINT_TIME MSG_TYPE_LCD+20
                            20251 ; 76   |#define LCD_PRINT_TIME_LONG MSG_TYPE_LCD+21
                            20252 ; 77   |#define LCD_PRINT_STRING_UNICODE_INV_ADDR MSG_TYPE_LCD+22
                            20253 ; 78   |#define LCD_PRINT_STRING_UNICODE_ADDR MSG_TYPE_LCD+23
                            20254 ; 79   |#define LCD_PRINT_STRING_UNICODE_INV_RSRC MSG_TYPE_LCD+24
                            20255 ; 80   |#define LCD_PRINT_STRING_UNICODE_RSRC MSG_TYPE_LCD+25
                            20256 ; 81   |#define LCD_BEGIN_FRAME MSG_TYPE_LCD+26
                            20257 ; 82   |#define LCD_END_FRAME MSG_TYPE_LCD+27
                            20258 ; 83   |#define LCD_PRINT_NUMBER_INV MSG_TYPE_LCD+28
                            20259 ; 84   |#define LCD_PRINT_TIME_INV MSG_TYPE_LCD+29
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 339

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20260 ; 85   |#define LCD_PRINT_TIME_LONG_INV MSG_TYPE_LCD+30
                            20261 ; 86   |#define LCD_SET_FRAMEBUFFER MSG_TYPE_LCD+31
                            20262 ; 87   |//send a NULL as Param1 to return to root frame buffer
                            20263 ; 88   |#define LCD_PUSH_MASK MSG_TYPE_LCD+32
                            20264 ; 89   |//Param1 = left
                            20265 ; 90   |//Param2 = top
                            20266 ; 91   |//Param3 = right
                            20267 ; 92   |//Param4 = bottom
                            20268 ; 93   |#define LCD_POP_MASK MSG_TYPE_LCD+33
                            20269 ; 94   |#define LCD_PRINT_UNICODE_CHAR MSG_TYPE_LCD+34
                            20270 ; 95   |#define LCD_PRINT_UNICODE_CHAR_INV MSG_TYPE_LCD+35
                            20271 ; 96   |#define LCD_DISPLAY_HISTOGRAM MSG_TYPE_LCD+36
                            20272 ; 97   |#define LCD_PRINT_TIME_L_1DIG_HR MSG_TYPE_LCD+37
                            20273 ; 98   |#define LCD_SET_ICON MSG_TYPE_LCD+38
                            20274 ; 99   |
                            20275 ; 100  |#define LCD_CLEAR_RANGE_BUFFER MSG_TYPE_LCD+39
                            20276 ; 101  |#define LCD_PRINT_RANGE_RSRC_BUFFER MSG_TYPE_LCD+40
                            20277 ; 102  |#define LCD_PRINT_RANGE_INV_RSRC_BUFFER MSG_TYPE_LCD+41
                            20278 ; 103  |#define LCD_PRINT_RANGE_ADDR_BUFFER MSG_TYPE_LCD+42
                            20279 ; 104  |#define LCD_PRINT_RANGE_INV_ADDR_BUFFER MSG_TYPE_LCD+43
                            20280 ; 105  |#define LCD_PRINT_STRING_RSRC_BUFFER MSG_TYPE_LCD+44
                            20281 ; 106  |#define LCD_PRINT_STRING_INV_RSRC_BUFFER MSG_TYPE_LCD+45
                            20282 ; 107  |#define LCD_PRINT_STRING_ADDR_BUFFER MSG_TYPE_LCD+46
                            20283 ; 108  |#define LCD_PRINT_STRING_INV_ADDR_BUFFER MSG_TYPE_LCD+47
                            20284 ; 109  |#define LCD_PRINT_NUMBER_BUFFER MSG_TYPE_LCD+48
                            20285 ; 110  |#define LCD_PRINT_NUMBER_INV_BUFFER MSG_TYPE_LCD+49
                            20286 ; 111  |#define LCD_PRINT_TIME_BUFFER MSG_TYPE_LCD+50
                            20287 ; 112  |#define LCD_PRINT_TIME_INV_BUFFER MSG_TYPE_LCD+51
                            20288 ; 113  |#define LCD_PRINT_TIME_LONG_BUFFER MSG_TYPE_LCD+52
                            20289 ; 114  |#define LCD_PRINT_TIME_LONG_INV_BUFFER MSG_TYPE_LCD+53
                            20290 ; 115  |#define LCD_PRINT_STRING_UNICODE_ADDR_BUFFER MSG_TYPE_LCD+54
                            20291 ; 116  |#define LCD_PRINT_STRING_UNICODE_INV_ADDR_BUFFER MSG_TYPE_LCD+55
                            20292 ; 117  |#define LCD_PRINT_STRING_UNICODE_RSRC_BUFFER MSG_TYPE_LCD+56
                            20293 ; 118  |#define LCD_PRINT_STRING_UNICODE_INV_RSRC_BUFFER MSG_TYPE_LCD+57
                            20294 ; 119  |#define LCD_PRINT_UNICODE_CHAR_BUFFER MSG_TYPE_LCD+58
                            20295 ; 120  |#define LCD_PRINT_UNICODE_CHAR_INV_BUFFER MSG_TYPE_LCD+59
                            20296 ; 121  |#define LCD_PRINT_TIME_L_1DIG_HR_BUFFER MSG_TYPE_LCD+60
                            20297 ; 122  |#define LCD_SET_BUFFER_COLOR MSG_TYPE_LCD+61
                            20298 ; 123  |#define LCD_FORCE_BUFFER_UPDATE MSG_TYPE_LCD+62
                            20299 ; 124  |#define LCD_SET_BUFFER_WINDOW MSG_TYPE_LCD+63
                            20300 ; 125  |#define LCD_SET_COLOR MSG_TYPE_LCD+64
                            20301 ; 126  |#define LCD_SET_BUFFER_POSITION MSG_TYPE_LCD+65
                            20302 ; 127  |
                            20303 ; 128  |#define LCD_TEMP_CONTRAST MSG_TYPE_LCD+66
                            20304 ; 129  |
                            20305 ; 130  |#if defined(CLCD_16BIT)
                            20306 ; 131  |#define LCD_16BIT_ON MSG_TYPE_LCD+67
                            20307 ; 132  |#define LCD_16BIT_OFF MSG_TYPE_LCD+68
                            20308 ; 133  |
                            20309 ; 134  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+68
                            20310 ; 135  |#else 
                            20311 ; 136  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+66
                            20312 ; 137  |#endif
                            20313 ; 138  |
                            20314 ; 139  |// If you change the LCD message ID's then you must
                            20315 ; 140  |// also change the jump table in lcdapi.asm
                            20316 ; 141  |
                            20317 ; 142  |// Character LCD Message IDs
                            20318 ; 143  |#define CHARLCD_FIRST_MSG_ID MSG_TYPE_CHARLCD+0
                            20319 ; 144  |#define CHARLCD_CLEAR_RANGE MSG_TYPE_CHARLCD+0
                            20320 ; 145  |#define CHARLCD_PRINT_RSRC MSG_TYPE_CHARLCD+1
                            20321 ; 146  |#define CHARLCD_PRINT_INV_RSRC MSG_TYPE_CHARLCD+2
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 340

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20322 ; 147  |#define CHARLCD_PRINT_ASCII_CHAR MSG_TYPE_CHARLCD+3
                            20323 ; 148  |#define CHARLCD_PRINT_ASCII_INV_CHAR MSG_TYPE_CHARLCD+4
                            20324 ; 149  |#define CHARLCD_PRINT_STRING_RSRC MSG_TYPE_CHARLCD+5
                            20325 ; 150  |#define CHARLCD_PRINT_STRING_INV_RSRC MSG_TYPE_CHARLCD+6
                            20326 ; 151  |#define CHARLCD_PRINT_STRING_ADDR MSG_TYPE_CHARLCD+7
                            20327 ; 152  |#define CHARLCD_PRINT_STRING_INV_ADDR MSG_TYPE_CHARLCD+8
                            20328 ; 153  |#define CHARLCD_SCROLL_DISPLAY MSG_TYPE_CHARLCD+9
                            20329 ; 154  |#define CHARLCD_READ_LCD_ADDR MSG_TYPE_CHARLCD+10
                            20330 ; 155  |#define CHARLCD_SET_CURSOR MSG_TYPE_CHARLCD+11
                            20331 ; 156  |#define CHARLCD_SET_FONT MSG_TYPE_CHARLCD+12
                            20332 ; 157  |#define CHARLCD_PRINT_NUMBER MSG_TYPE_CHARLCD+13
                            20333 ; 158  |#define CHARLCD_PRINT_TIME MSG_TYPE_CHARLCD+14
                            20334 ; 159  |#define CHARLCD_SET_BATTERY MSG_TYPE_CHARLCD+15
                            20335 ; 160  |#define CHARLCD_SET_EQ MSG_TYPE_CHARLCD+16
                            20336 ; 161  |#define CHARLCD_SET_ICON MSG_TYPE_CHARLCD+17
                            20337 ; 162  |#define CHARLCD_SET_PLAYMODE MSG_TYPE_CHARLCD+18
                            20338 ; 163  |#define CHARLCD_SET_PLAYSTATE MSG_TYPE_CHARLCD+19
                            20339 ; 164  |#define CHARLCD_SET_VOLUME MSG_TYPE_CHARLCD+20
                            20340 ; 165  |#define CHARLCD_CLEAR_DISPLAY MSG_TYPE_CHARLCD+21
                            20341 ; 166  |#define CHARLCD_LAST_MSG_ID MSG_TYPE_CHARLCD+21
                            20342 ; 167  |// If you change the cHARACTER LCD message ID's then you must
                            20343 ; 168  |// also change the jump table in lcdapi.asm
                            20344 ; 169  |
                            20345 ; 170  |// Decoder Message IDs
                            20346 ; 171  |#define DECODER_FIRST_MSG_ID MSG_TYPE_DECODER+0
                            20347 ; 172  |#define DECODER_RESET MSG_TYPE_DECODER+0
                            20348 ; 173  |#define DECODER_SET_DIR MSG_TYPE_DECODER+1
                            20349 ; 174  |#define DECODER_PLAY MSG_TYPE_DECODER+2
                            20350 ; 175  |#define DECODER_STOP MSG_TYPE_DECODER+3
                            20351 ; 176  |#define DECODER_FFWD MSG_TYPE_DECODER+4
                            20352 ; 177  |#define DECODER_RWND MSG_TYPE_DECODER+5
                            20353 ; 178  |#define DECODER_NEXT_SONG MSG_TYPE_DECODER+6
                            20354 ; 179  |#define DECODER_PREV_SONG MSG_TYPE_DECODER+7
                            20355 ; 180  |#define DECODER_TIME_MODE MSG_TYPE_DECODER+8
                            20356 ; 181  |#define DECODER_AB_MODE MSG_TYPE_DECODER+9
                            20357 ; 182  |#define DECODER_SET_EQ MSG_TYPE_DECODER+10
                            20358 ; 183  |#define DECODER_GET_SONG_INFO MSG_TYPE_DECODER+11
                            20359 ; 184  |#define DECODER_NEXT_CHAPTER MSG_TYPE_DECODER+12
                            20360 ; 185  |#define DECODER_PREV_CHAPTER MSG_TYPE_DECODER+13
                            20361 ; 186  |#define DECODER_LAST_MSG_ID MSG_TYPE_DECODER+13
                            20362 ; 187  |// If you change the Decoder message ID's, then you must
                            20363 ; 188  |// also change the jump table in decoder_overlay.asm
                            20364 ; 189  |// and in dec_adpcm_overlay.asm.
                            20365 ; 190  |
                            20366 ; 191  |// Encoder Message IDs
                            20367 ; 192  |#define ENCODER_FIRST_MSG_ID MSG_TYPE_ENCODER+0
                            20368 ; 193  |#define ENCODER_RECORD MSG_TYPE_ENCODER+0
                            20369 ; 194  |#define ENCODER_STOP MSG_TYPE_ENCODER+1
                            20370 ; 195  |#define ENCODER_TIME_MODE MSG_TYPE_ENCODER+2
                            20371 ; 196  |#define ENCODER_LAST_MSG_ID MSG_TYPE_ENCODER+3
                            20372 ; 197  |// If you change the Encoder message ID's, then you must
                            20373 ; 198  |// also change the jump table in all encoder overlay modules.
                            20374 ; 199  |
                            20375 ; 200  |// Parser Message IDs
                            20376 ; 201  |#define PARSER_FIRST_MSG_ID MSG_TYPE_PARSER+0
                            20377 ; 202  |#define PARSER_NEXT_SONG MSG_TYPE_PARSER+0
                            20378 ; 203  |#define PARSER_PREV_SONG MSG_TYPE_PARSER+1
                            20379 ; 204  |#define PARSER_REPEAT MSG_TYPE_PARSER+2
                            20380 ; 205  |#define PARSER_RANDOM MSG_TYPE_PARSER+3
                            20381 ; 206  |#define PARSER_STOP MSG_TYPE_PARSER+4
                            20382 ; 207  |#define PARSER_DEVICE_ENUMERATE MSG_TYPE_PARSER+5
                            20383 ; 208  |#define PARSER_SET_CURRENT_SONG MSG_TYPE_PARSER+6
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 341

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20384 ; 209  |#define PARSER_LAST_MSG_ID MSG_TYPE_PARSER+6
                            20385 ; 210  |// If you change the Parser message ID's, then you must
                            20386 ; 211  |// also change the jump table in parser.asm
                            20387 ; 212  |
                            20388 ; 213  |// Button Message IDs
                            20389 ; 214  |//BUTTON_FIRST_MSG_ID      equ     MSG_TYPE_BUTTON+0
                            20390 ; 215  |//BUTTON_BUTTONS_ON        equ     MSG_TYPE_BUTTON+0
                            20391 ; 216  |//BUTTON_BUTTONS_OFF       equ     MSG_TYPE_BUTTON+1
                            20392 ; 217  |//BUTTON_HOLD              equ     MSG_TYPE_BUTTON+2
                            20393 ; 218  |//BUTTON_HOLD_RELEASE      equ     MSG_TYPE_BUTTON+3
                            20394 ; 219  |//BUTTON_LAST_MSG_ID       equ     MSG_TYPE_BUTTON+3
                            20395 ; 220  |
                            20396 ; 221  |// Mixer Message IDs
                            20397 ; 222  |#define MIXER_FIRST_MSG_ID MSG_TYPE_MIXER+0
                            20398 ; 223  |#define MIXER_MASTER_INCR MSG_TYPE_MIXER+0
                            20399 ; 224  |#define MIXER_MASTER_DECR MSG_TYPE_MIXER+1
                            20400 ; 225  |#define MIXER_MASTER_SETLVL MSG_TYPE_MIXER+2
                            20401 ; 226  |#define MIXER_MASTER_MUTE MSG_TYPE_MIXER+3
                            20402 ; 227  |#define MIXER_MASTER_UNMUTE MSG_TYPE_MIXER+4
                            20403 ; 228  |#define MIXER_MASTER_FADE_OUT MSG_TYPE_MIXER+5
                            20404 ; 229  |#define MIXER_MASTER_FADE_IN MSG_TYPE_MIXER+6
                            20405 ; 230  |#define MIXER_MASTER_BAL_RIGHT MSG_TYPE_MIXER+7
                            20406 ; 231  |#define MIXER_MASTER_BAL_LEFT MSG_TYPE_MIXER+8
                            20407 ; 232  |#define MIXER_MIC_INCR MSG_TYPE_MIXER+9
                            20408 ; 233  |#define MIXER_MIC_DECR MSG_TYPE_MIXER+10
                            20409 ; 234  |#define MIXER_MIC_SETLVL MSG_TYPE_MIXER+11
                            20410 ; 235  |#define MIXER_MIC_MUTE MSG_TYPE_MIXER+12
                            20411 ; 236  |#define MIXER_MIC_UNMUTE MSG_TYPE_MIXER+13
                            20412 ; 237  |#define MIXER_MIC_BOOST MSG_TYPE_MIXER+14
                            20413 ; 238  |#define MIXER_MIC_UNBOOST MSG_TYPE_MIXER+15
                            20414 ; 239  |#define MIXER_LINE_INCR MSG_TYPE_MIXER+16
                            20415 ; 240  |#define MIXER_LINE_DECR MSG_TYPE_MIXER+17
                            20416 ; 241  |#define MIXER_LINE_SETLVL MSG_TYPE_MIXER+18
                            20417 ; 242  |#define MIXER_LINE_MUTE MSG_TYPE_MIXER+19
                            20418 ; 243  |#define MIXER_LINE_UNMUTE MSG_TYPE_MIXER+20
                            20419 ; 244  |#define MIXER_FM_INCR MSG_TYPE_MIXER+21
                            20420 ; 245  |#define MIXER_FM_DECR MSG_TYPE_MIXER+22
                            20421 ; 246  |#define MIXER_FM_SETLVL MSG_TYPE_MIXER+23
                            20422 ; 247  |#define MIXER_FM_MUTE MSG_TYPE_MIXER+24
                            20423 ; 248  |#define MIXER_FM_UNMUTE MSG_TYPE_MIXER+25
                            20424 ; 249  |#define MIXER_DAC_INCR MSG_TYPE_MIXER+26
                            20425 ; 250  |#define MIXER_DAC_DECR MSG_TYPE_MIXER+27
                            20426 ; 251  |#define MIXER_DAC_SETLVL MSG_TYPE_MIXER+28
                            20427 ; 252  |#define MIXER_DAC_MUTE MSG_TYPE_MIXER+29
                            20428 ; 253  |#define MIXER_DAC_UNMUTE MSG_TYPE_MIXER+30
                            20429 ; 254  |#define MIXER_ADC_SELECT MSG_TYPE_MIXER+31
                            20430 ; 255  |#define MIXER_ADC_INCR MSG_TYPE_MIXER+32
                            20431 ; 256  |#define MIXER_ADC_DECR MSG_TYPE_MIXER+33
                            20432 ; 257  |#define MIXER_ADC_SETLVL MSG_TYPE_MIXER+34
                            20433 ; 258  |#define MIXER_ADC_MUTE MSG_TYPE_MIXER+35
                            20434 ; 259  |#define MIXER_ADC_UNMUTE MSG_TYPE_MIXER+36
                            20435 ; 260  |#define MIXER_REC_SELECT MSG_TYPE_MIXER+37
                            20436 ; 261  |#define MIXER_POWER_DOWN MSG_TYPE_MIXER+38
                            20437 ; 262  |#define ENABLE_RIGHT_CH MSG_TYPE_MIXER+39
                            20438 ; 263  |#define DISABLE_RIGHT_CH MSG_TYPE_MIXER+40
                            20439 ; 264  |#define MIXER_LAST_MSG_ID MSG_TYPE_MIXER+40
                            20440 ; 265  |// If you change the mixer message ID's then you must
                            20441 ; 266  |// also change the jump table in mixer.asm
                            20442 ; 267  |#define MIXER_ON 0
                            20443 ; 268  |#define MIXER_OFF 1
                            20444 ; 269  |
                            20445 ; 270  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 342

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20446 ; 271  |// System Message IDs
                            20447 ; 272  |#define SYSTEM_FIRST_MSG_ID MSG_TYPE_SYSTEM+0
                            20448 ; 273  |#define SYSTEM_SHUTDOWN MSG_TYPE_SYSTEM+0
                            20449 ; 274  |#define SYSTEM_SHUTDOWN_FALSE MSG_TYPE_SYSTEM+1
                            20450 ; 275  |#define SYSTEM_SHUTDOWN_FINAL MSG_TYPE_SYSTEM+2
                            20451 ; 276  |#define SYSTEM_LAST_MSG_ID MSG_TYPE_SYSTEM+2
                            20452 ; 277  |// If you change the system message ID's then you must
                            20453 ; 278  |// also change the jump table in systemapi.asm
                            20454 ; 279  |
                            20455 ; 280  |// Menu IDs
                            20456 ; 281  |#define MENU_FIRST_MSG_ID MSG_TYPE_MENU+0
                            20457 ; 282  |#define MENU_BUTTON_EVENT MSG_TYPE_MENU+0
                            20458 ; 283  |#define MENU_DECODER_STATE_CHNG MSG_TYPE_MENU+1
                            20459 ; 284  |#define MENU_RECORDER_STATE_CHNG MSG_TYPE_MENU+2
                            20460 ; 285  |//sub parameters for this message:
                            20461 ; 286  |#define RECORDER_START 0
                            20462 ; 287  |#define RECORDER_PAUSE 0x2000
                            20463 ; 288  |#define RECORDER_RESUME 0x4000
                            20464 ; 289  |#define RECORDER_STOP_NORMAL 0x8000
                            20465 ; 290  |#define RECORDER_STOP_FILE_ERROR 0x8001
                            20466 ; 291  |#define RECORDER_STOP_OUT_OF_SPACE 0x8002
                            20467 ; 292  |#define RECORDER_STOP_LOW_BATTERY 0x8003
                            20468 ; 293  |#define MENU_SONG_TIME_CHNG MSG_TYPE_MENU+3
                            20469 ; 294  |#define MENU_AB_MODE_OFF MSG_TYPE_MENU+4
                            20470 ; 295  |#define MENU_BATTERY_CHNG MSG_TYPE_MENU+5
                            20471 ; 296  |#define MENU_SCROLL_TITLE MSG_TYPE_MENU+6
                            20472 ; 297  |#define MENU_AUTO_SHUTDOWN MSG_TYPE_MENU+7
                            20473 ; 298  |#define MENU_MSG_MEDIA_CHANGED MSG_TYPE_MENU+8
                            20474 ; 299  |#define MENU_MSG_MEDIA_OVER_CUR MSG_TYPE_MENU+9
                            20475 ; 300  |#define MENU_TUNER_TUNED MSG_TYPE_MENU+10
                            20476 ; 301  |#define MENU_MSG_ENC_LOW_SPACE MSG_TYPE_MENU+11
                            20477 ; 302  |#define MENU_MSG_EQ_SETTINGS MSG_TYPE_MENU+12
                            20478 ; 303  |#define MENU_RECORDER_WRITE_DATA MSG_TYPE_MENU+13
                            20479 ; 304  |#define MENU_SONG_TRACK_CHNG MSG_TYPE_MENU+14
                            20480 ; 305  |#define MENU_SET_SONG_POSITION MSG_TYPE_MENU+15
                            20481 ; 306  |#define MENU_UPDATE_CHAPTER_INFO MSG_TYPE_MENU+16
                            20482 ; 307  |#define MENU_USB_CONNECTED MSG_TYPE_MENU+17
                            20483 ; 308  |#define MENU_MSG_LYRICS_SYNC_AB MSG_TYPE_MENU+18
                            20484 ; 309  |#define MENU_MSG_LYRICS_UPDATE MSG_TYPE_MENU+19
                            20485 ; 310  |#define MENU_TUNER_REFRESH_DISPLAY MSG_TYPE_MENU+20
                            20486 ; 311  |#define MENU_TUNER_DIRTY_FLASH MSG_TYPE_MENU+21
                            20487 ; 312  |#define MENU_LAST_MSG_ID MSG_TYPE_MENU+21
                            20488 ; 313  |
                            20489 ; 314  |// Note that other versions of this file have different msg equates.
                            20490 ; 315  |// If you change the system message ID's then you must
                            20491 ; 316  |// also change the jump table in all menu *.asm
                            20492 ; 317  |
                            20493 ; 318  |// LED Message IDs
                            20494 ; 319  |#define LED_FIRST_MSG_ID MSG_TYPE_LED+0
                            20495 ; 320  |#define LED_CONTROL MSG_TYPE_LED+0
                            20496 ; 321  |#define LED_RESET MSG_TYPE_LED+1
                            20497 ; 322  |#define LED_DLY_ON_CONTROL MSG_TYPE_LED+2
                            20498 ; 323  |#define LED_LAST_MSG_ID MSG_TYPE_LED+2
                            20499 ; 324  |// If you change the LeD message ID's then you must
                            20500 ; 325  |// also change the jump table in ledapi.asm
                            20501 ; 326  |
                            20502 ; 327  |#if (!defined(REMOVE_FM))
                            20503 ; 328  |// FM Tuner Message IDs
                            20504 ; 329  |#define TUNER_FIRST_MSG_ID MSG_TYPE_TUNER+0
                            20505 ; 330  |#define TUNER_TUNE_FREQUENCY MSG_TYPE_TUNER+0
                            20506 ; 331  |#define TUNER_TUNE_MANUAL_UP MSG_TYPE_TUNER+1
                            20507 ; 332  |#define TUNER_TUNE_MANUAL_DOWN MSG_TYPE_TUNER+2
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 343

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20508 ; 333  |#define TUNER_TUNE_SEARCH_UP MSG_TYPE_TUNER+3
                            20509 ; 334  |#define TUNER_TUNE_SEARCH_DOWN MSG_TYPE_TUNER+4
                            20510 ; 335  |#define TUNER_FORCED_MONO MSG_TYPE_TUNER+5
                            20511 ; 336  |#define TUNER_RESET MSG_TYPE_TUNER+6
                            20512 ; 337  |#define TUNER_POWER_ON MSG_TYPE_TUNER+7
                            20513 ; 338  |#define TUNER_POWER_OFF MSG_TYPE_TUNER+8
                            20514 ; 339  |#define TUNER_SET_SENSITIVITY MSG_TYPE_TUNER+9
                            20515 ; 340  |//one parameter--the sensitivity in uV
                            20516 ; 341  |#define TUNER_GET_STATES MSG_TYPE_TUNER+10
                            20517 ; 342  |#define TUNER_MUTE_OUTPUTS MSG_TYPE_TUNER+11
                            20518 ; 343  |#define TUNER_PRESET_STATION MSG_TYPE_TUNER+12
                            20519 ; 344  |#define TUNER_TUNE_TO_PRESET MSG_TYPE_TUNER+13
                            20520 ; 345  |#define TUNER_SET_PRESET MSG_TYPE_TUNER+14
                            20521 ; 346  |#define TUNER_ERASE_PRESET MSG_TYPE_TUNER+15
                            20522 ; 347  |#define TUNER_LAST_MSG_ID MSG_TYPE_TUNER+15
                            20523 ; 348  |#endif
                            20524 ; 349  |
                            20525 ; 350  |#define SOFT_TIMER_FIRST_MSG_ID MSG_TYPE_SOFT_TIMER+0
                            20526 ; 351  |#define SOFT_TIMER_SET_TIMER MSG_TYPE_SOFT_TIMER+1
                            20527 ; 352  |#define SOFT_TIMER_KILL_TIMER MSG_TYPE_SOFT_TIMER+2
                            20528 ; 353  |#define SOFT_TIMER_LAST_MSG_ID MSG_TYPE_SOFT_TIMER+2
                            20529 ; 354  |
                            20530 ; 355  |
                            20531 ; 356  |#define GEQ_FIRST_MSG_ID MSG_TYPE_GEQ+0
                            20532 ; 357  |#define GEQ_SET_EQ MSG_TYPE_GEQ+0
                            20533 ; 358  |#define GEQ_SET_EQ_LEGACY MSG_TYPE_GEQ+1
                            20534 ; 359  |#define GEQ_SET_ALL_BAND_GAINS MSG_TYPE_GEQ+2
                            20535 ; 360  |#define GEQ_SET_GAIN MSG_TYPE_GEQ+3
                            20536 ; 361  |#define GEQ_SET_COEFFICIENTS MSG_TYPE_GEQ+4
                            20537 ; 362  |#define GEQ_SET_PARAM MSG_TYPE_GEQ+5
                            20538 ; 363  |#define GEQ_GET_SETTINGS MSG_TYPE_GEQ+6
                            20539 ; 364  |#define GEQ_LAST_MSG_ID MSG_TYPE_GEQ+6
                            20540 ; 365  |
                            20541 ; 366  |#if (defined(USE_PLAYLIST3))
                            20542 ; 367  |// Music Library
                            20543 ; 368  |#define MUSICLIB_PLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+0
                            20544 ; 369  |#define MUSICLIB_START_PLAY_SONG MSG_TYPE_MUSICLIB_PLAY+0
                            20545 ; 370  |#define MUSICLIB_START_PLAY_ALL_SONG MSG_TYPE_MUSICLIB_PLAY+1
                            20546 ; 371  |#define MUSICLIB_PLAY_SETSHUFFLE MSG_TYPE_MUSICLIB_PLAY+2
                            20547 ; 372  |#define MUSICLIB_PLAY_RESUME MSG_TYPE_MUSICLIB_PLAY+3
                            20548 ; 373  |#define MUSICLIB_PLAY_CURRENT_SIZE MSG_TYPE_MUSICLIB_PLAY+4
                            20549 ; 374  |#define MUSICLIB_PLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+4
                            20550 ; 375  |
                            20551 ; 376  |#define MUSICLIB_BROWSE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+0
                            20552 ; 377  |#define MUSICLIB_BROWSE_SETROOT MSG_TYPE_MUSICLIB_BROWSE+0
                            20553 ; 378  |#define MUSICLIB_BROWSE_BROWSEMENU MSG_TYPE_MUSICLIB_BROWSE+1
                            20554 ; 379  |#define MUSICLIB_BROWSE_DOWNLIST MSG_TYPE_MUSICLIB_BROWSE+2
                            20555 ; 380  |#define MUSICLIB_BROWSE_UPLIST MSG_TYPE_MUSICLIB_BROWSE+3
                            20556 ; 381  |#define MUSICLIB_BROWSE_UPMENU MSG_TYPE_MUSICLIB_BROWSE+4
                            20557 ; 382  |#define MUSICLIB_BROWSE_SONGNUMBER MSG_TYPE_MUSICLIB_BROWSE+5
                            20558 ; 383  |#define MUSICLIB_BROWSE_ON_THE_FLY_GET_STATUS MSG_TYPE_MUSICLIB_BROWSE+6
                            20559 ; 384  |#define MUSICLIB_BROWSE_ON_THE_FLY_ADD_ITEM MSG_TYPE_MUSICLIB_BROWSE+7
                            20560 ; 385  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ITEM MSG_TYPE_MUSICLIB_BROWSE+8
                            20561 ; 386  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ALL MSG_TYPE_MUSICLIB_BROWSE+9
                            20562 ; 387  |#define MUSICLIB_BROWSE_LAST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+9
                            20563 ; 388  |
                            20564 ; 389  |#define MUSICLIB_PLAYALLNEXT_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                            20565 ; 390  |#define MUSICLIB_PLAYNEXTSONG MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                            20566 ; 391  |#define MUSICLIB_PLAYALLNEXT_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                            20567 ; 392  |
                            20568 ; 393  |#define MUSICLIB_PLAYALLPREV_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                            20569 ; 394  |#define MUSICLIB_PLAYPREVIOUSSONG MSG_TYPE_MUSICLIB_PLAYALLPREV+0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 344

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20570 ; 395  |#define MUSICLIB_PLAYALLPREV_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                            20571 ; 396  |
                            20572 ; 397  |#define MUSICLIB_SHUFFLE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                            20573 ; 398  |#define MUSICLIB_SHUFFLE_NEXT MSG_TYPE_MUSICLIB_SHUFFLE+0
                            20574 ; 399  |#define MUSICLIB_SHUFFLE_LAST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                            20575 ; 400  |
                            20576 ; 401  |#define MUSICLIB_VOICE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+0
                            20577 ; 402  |#define MUSICLIB_VOICE_BROWSEMENU MSG_TYPE_MUSICLIB_VOICE+0
                            20578 ; 403  |#define MUSICLIB_VOICE_DOWNLIST MSG_TYPE_MUSICLIB_VOICE+1
                            20579 ; 404  |#define MUSICLIB_VOICE_UPLIST MSG_TYPE_MUSICLIB_VOICE+2
                            20580 ; 405  |#define MUSICLIB_VOICE_UPMENU MSG_TYPE_MUSICLIB_VOICE+3
                            20581 ; 406  |#define MUSICLIB_VOICE_VOICENUMBER MSG_TYPE_MUSICLIB_VOICE+4
                            20582 ; 407  |#define MUSICLIB_VOICE_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+4
                            20583 ; 408  |
                            20584 ; 409  |#define MUSICLIB_VOICEPLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                            20585 ; 410  |#define MUSICLIB_START_PLAY_VOICE MSG_TYPE_MUSICLIB_VOICEPLAY+0
                            20586 ; 411  |#define MUSICLIB_VOICEPLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                            20587 ; 412  |
                            20588 ; 413  |#define MUSICLIB_MERGE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+0
                            20589 ; 414  |#define MUSICLIB_MERGE_SONG MSG_TYPE_MUSICLIB_MERGE+0
                            20590 ; 415  |#define MUSICLIB_MERGE_ALL_SONG MSG_TYPE_MUSICLIB_MERGE+1
                            20591 ; 416  |#define MUSICLIB_MERGE_RESUME MSG_TYPE_MUSICLIB_MERGE+2
                            20592 ; 417  |#define MUSICLIB_MERGE_LAST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+2
                            20593 ; 418  |#endif // IF (@def(USE_PLAYLIST3))
                            20594 ; 419  |
                            20595 ; 420  |#if defined(USE_PLAYLIST5)
                            20596 ; 421  |#define PL5_PL_FIRST_MSG_ID MSG_TYPE_PL5_PLAYBACK+0
                            20597 ; 422  |#define PL5_PL_MSG_RESET MSG_TYPE_PL5_PLAYBACK+0
                            20598 ; 423  |#define PL5_PL_MSG_CDSEARCHING MSG_TYPE_PL5_PLAYBACK+1
                            20599 ; 424  |#define PL5_PL_MSG_START MSG_TYPE_PL5_PLAYBACK+2
                            20600 ; 425  |#define PL5_PL_MSG_STOP MSG_TYPE_PL5_PLAYBACK+3
                            20601 ; 426  |#define PL5_PL_MSG_PAUSE MSG_TYPE_PL5_PLAYBACK+4
                            20602 ; 427  |#define PL5_PL_MSG_RESUME MSG_TYPE_PL5_PLAYBACK+5
                            20603 ; 428  |#define PL5_PL_MSG_DELETE MSG_TYPE_PL5_PLAYBACK+6
                            20604 ; 429  |#define PL5_PL_MSG_PLAY MSG_TYPE_PL5_PLAYBACK+7
                            20605 ; 430  |#define PL5_PL_MSG_DISCNT MSG_TYPE_PL5_PLAYBACK+8
                            20606 ; 431  |#define PL5_PL_MSG_ENACNT MSG_TYPE_PL5_PLAYBACK+9
                            20607 ; 432  |#define PL5_PL_LAST_MSG_ID MSG_TYPE_PL5_PLAYBACK+9
                            20608 ; 433  |
                            20609 ; 434  |#define PL5_BR_FIRST_MSG_ID MSG_TYPE_PL5_BROWSE+0
                            20610 ; 435  |#define PL5_BR_MSG_RESET MSG_TYPE_PL5_BROWSE+0
                            20611 ; 436  |#define PL5_BR_MSG_CDBROWSING MSG_TYPE_PL5_BROWSE+1
                            20612 ; 437  |#define PL5_BR_MSG_START MSG_TYPE_PL5_BROWSE+2
                            20613 ; 438  |#define PL5_BR_MSG_STOP MSG_TYPE_PL5_BROWSE+3
                            20614 ; 439  |#define PL5_BR_MSG_PAUSE MSG_TYPE_PL5_BROWSE+4
                            20615 ; 440  |#define PL5_BR_MSG_RESUME MSG_TYPE_PL5_BROWSE+5
                            20616 ; 441  |#define PL5_BR_MSG_DELETE MSG_TYPE_PL5_BROWSE+6
                            20617 ; 442  |#define PL5_BR_LAST_MSG_ID MSG_TYPE_PL5_BROWSE+6
                            20618 ; 443  |#endif // if @def('USE_PLAYLIST5')
                            20619 ; 444  |// Events
                            20620 ; 445  |// No event
                            20621 ; 446  |#define EVENT_NONE 0x000001   
                            20622 ; 447  |// A message has been posted
                            20623 ; 448  |#define EVENT_MESSAGE 0x000002   
                            20624 ; 449  |// Run if wait time elapsed
                            20625 ; 450  |#define EVENT_TIMER 0x000004   
                            20626 ; 451  |// Run if a button event occured
                            20627 ; 452  |#define EVENT_BUTTON 0x000008   
                            20628 ; 453  |// Run if a background event occured
                            20629 ; 454  |#define EVENT_BACKGROUND 0x000010   
                            20630 ; 455  |// The executive should immediately repeat this module
                            20631 ; 456  |#define EVENT_REPEAT 0x000020   
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 345

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20632 ; 457  |// Run the module's init routine
                            20633 ; 458  |#define EVENT_INIT 0x800000   
                            20634 ; 459  |
                            20635 ; 460  |#define EVENT_NONE_BITPOS 0
                            20636 ; 461  |#define EVENT_MESSAGE_BITPOS 1
                            20637 ; 462  |#define EVENT_TIMER_BITPOS 2
                            20638 ; 463  |#define EVENT_BUTTON_BITPOS 3
                            20639 ; 464  |#define EVENT_BACKGROUND_BITPOS 4
                            20640 ; 465  |#define EVENT_REPEAT_BITPOS 5
                            20641 ; 466  |#define EVENT_INIT_BITPOS 23
                            20642 ; 467  |
                            20643 ; 468  |// Parser Message Buffers
                            20644 ; 469  |#define ParserPlayBit 0
                            20645 ; 470  |#define ButtonPressBit 1
                            20646 ; 471  |#define ParserRwndBit 1
                            20647 ; 472  |#define ParserFfwdBit 2
                            20648 ; 473  |
                            20649 ; 474  |//NextSong Message Parameters
                            20650 ; 475  |// ButtonPressBit1 set to denote button was pressed.
                            20651 ; 476  |#define NEXT_SONG 2             
                            20652 ; 477  |// ButtonPressBit1 cleared
                            20653 ; 478  |#define NEXT_SONG_PLAY_EOF 1          
                            20654 ; 479  |// ButtonPressBit1 set
                            20655 ; 480  |#define NEXT_SONG_PLAY_BUTTON 3          
                            20656 ; 481  |// NextSong + Ffwd
                            20657 ; 482  |#define NEXT_SONG_FFWD 4          
                            20658 ; 483  |
                            20659 ; 484  |//PrevSong Message Parameters
                            20660 ; 485  |// PrevSong + Stopped
                            20661 ; 486  |#define PREV_SONG 0          
                            20662 ; 487  |// PrevSong + Play
                            20663 ; 488  |#define PREV_SONG_PLAY 1          
                            20664 ; 489  |// PrevSong + Rwnd
                            20665 ; 490  |#define PREV_SONG_RWND 2          
                            20666 ; 491  |
                            20667 ; 492  |
                            20668 ; 493  |
                            20669 ; 494  |
                            20670 ; 495  |#endif // IF (!@def(MSGEQU_INC))
                            20671 ; 496  |
                            20672 ; 497  |
                            20673 
                            20675 
                            20676 ; 100  |#include "project.h"
                            20677 
                            20679 
                            20680 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            20681 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2004
                            20682 ; 3    |//  Filename: project.inc
                            20683 ; 4    |//  Description: 
                            20684 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            20685 ; 6    |
                            20686 ; 7    |#if (!defined(_PROJECT_INC))
                            20687 ; 8    |#define _PROJECT_INC 1
                            20688 ; 9    |
                            20689 ; 10   |#if defined(STMP_BUILD_PLAYER)
                            20690 ; 11   |#include "hwequ.h"
                            20691 ; 12   |#else 
                            20692 ; 13   |//include "regscodec.inc"
                            20693 ; 14   |#endif
                            20694 ; 15   |
                            20695 ; 16   |//////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 346

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20696 ; 17   |// Uncomment next define to allow player boot if you have stfm1000 macro enabled (defaults
                                   ON) & 
                            20697 ; 18   |// your board crystal is not able to output nominal voltage range. Used in player main.asm
                                  . STMP00012148
                            20698 ; 19   |// Defining this will result in lower battery life (price of using a lower quality crystal
                                  ). 
                            20699 ; 20   |// Those that want to save battery life and have good crystals that meet our HW team's spe
                                  cs can 
                            20700 ; 21   |// comment out this line to reduce crystal bias current and so battery current in player m
                                  ode.  
                            20701 ; 22   |#define SUPPORT_MARGINAL_XTALS 1
                            20702 ; 23   |
                            20703 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                            20704 ; 25   |// BOOT SPEED CONFIG & ASSOCIATED BATTERY VOLTAGE CHECK ENABLE
                            20705 ; 26   |/////////////////////////////////////////////////////////////////////////////////
                            20706 ; 27   |// Users can enable one of ATTEMPT_FAST_BOOT or FASTEST boot or neither project define bel
                                  ow by defining
                            20707 ; 28   |// values as 0 or 1, else it defaults to the boot speed used in previous SDKs.
                            20708 ; 29   |#define ATTEMPT_FAST_BOOT 1
                            20709 ; 30   |#define ATTEMPT_FASTEST_BOOT 0   
                            20710 ; 31   |// Changing this define to 0 removes Vbat threshholding & unconditionally gives fast boot 
                                  config above- 
                            20711 ; 32   |// disabling this check is suggested for profiling if you want to try to tweak down thresh
                                  holds by maybe 50mV.
                            20712 ; 33   |// Also the tests should clear the fast boot config defines to link & boot at normal speed
                                  .
                            20713 ; 34   |#define SPEED_BOOT_BATTERY_CHECK 1
                            20714 ; 35   |
                            20715 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            20716 ; 37   |// MEDIA DEFINITIONS
                            20717 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            20718 ; 39   |
                            20719 ; 40   |/////////////////////////////////////////////////////////////////////////////////
                            20720 ; 41   |// MNAND - Number of chips forming the internal physical device (i.e. # of NANDs)
                            20721 ; 42   |#if defined(NAND1)
                            20722 ; 43   |#define SM_INTERNAL_CHIPS 1
                            20723 ; 44   |#else 
                            20724 ; 45   |#if defined(NAND2)
                            20725 ; 46   |#define SM_INTERNAL_CHIPS 2
                            20726 ; 47   |#else 
                            20727 ; 48   |#if defined(NAND3)
                            20728 ; 49   |#define SM_INTERNAL_CHIPS 3
                            20729 ; 50   |#else 
                            20730 ; 51   |#if defined(NAND4)
                            20731 ; 52   |#define SM_INTERNAL_CHIPS 4
                            20732 ; 53   |#else 
                            20733 ; 54   |#define SM_INTERNAL_CHIPS 1
                            20734 ; 55   |#endif
                            20735 ; 56   |#endif
                            20736 ; 57   |#endif
                            20737 ; 58   |#endif
                            20738 ; 59   |
                            20739 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                            20740 ; 61   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is defined:
                            20741 ; 62   |//   SmartMedia will be detected as inserted if the GPIO pin reads 1 and removed if it rea
                                  ds 0.  
                            20742 ; 63   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is not defined ** comment out next line **
                            20743 ; 64   |//   SmartMedia will be detected as inserted if the GPIO pin reads 0 and removed if it rea
                                  ds 1.
                            20744 ; 65   |//*** comment out if active high ****
                            20745 ; 66   |//SMARTMEDIA_DETECT_ACTIVE_HIGH  equ     1
                            20746 ; 67   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 347

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20747 ; 68   |#if defined(SMEDIA)
                            20748 ; 69   |#define NUM_REMOVABLE_MEDIA 1
                            20749 ; 70   |#define NUM_SM_EXTERNAL 1
                            20750 ; 71   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            20751 ; 72   |#define SM_MAX_LOGICAL_DEVICES 2
                            20752 ; 73   |#else 
                            20753 ; 74   |#if defined(MMC)
                            20754 ; 75   |#define NUM_REMOVABLE_MEDIA 1
                            20755 ; 76   |#define NUM_SM_EXTERNAL 0
                            20756 ; 77   |#define MMC_MAX_PHYSICAL_DEVICES 1
                            20757 ; 78   |#define SM_MAX_LOGICAL_DEVICES 1
                            20758 ; 79   |#else 
                            20759 ; 80   |#define NUM_REMOVABLE_MEDIA 0
                            20760 ; 81   |#define NUM_SM_EXTERNAL 0
                            20761 ; 82   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            20762 ; 83   |#define SM_MAX_LOGICAL_DEVICES 1
                            20763 ; 84   |#endif
                            20764 ; 85   |#endif
                            20765 ; 86   |
                            20766 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            20767 ; 88   |// Mass Storage Class definitions
                            20768 ; 89   |/////////////////////////////////////////////////////////////////////////////////
                            20769 ; 90   |// Set to 0 if Composite Device build is desired.    
                            20770 ; 91   |#define MULTI_LUN_BUILD 1   
                            20771 ; 92   |
                            20772 ; 93   |////////////////////////////////////////////////////////////////////////////////
                            20773 ; 94   |//  SCSI
                            20774 ; 95   |#if (MULTI_LUN_BUILD==0)
                            20775 ; 96   |  #if (NUM_REMOVABLE_MEDIA == 1)
                            20776 ; 97   |    #define SCSI_NUM_TARGETS                        2
                            20777 ; 98   |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            20778 ; 99   |    #define SCSI_DEVICE_NUM_LUNS_DEV_1              1
                            20779 ; 100  |  #else
                            20780 ; 101  |    #define SCSI_NUM_TARGETS                        1
                            20781 ; 102  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            20782 ; 103  |  #endif
                            20783 ; 104  |#else
                            20784 ; 105  |    #define SCSI_NUM_TARGETS                        1
                            20785 ; 106  |  #if (NUM_REMOVABLE_MEDIA == 1)
                            20786 ; 107  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              2
                            20787 ; 108  |  #else
                            20788 ; 109  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1  
                            20789 ; 110  |  #endif
                            20790 ; 111  |#endif
                            20791 ; 112  |
                            20792 ; 113  |
                            20793 ; 114  |#define USBMSC_NUM_DEVICES                      SCSI_NUM_TARGETS
                            20794 ; 115  |
                            20795 ; 116  |
                            20796 ; 117  |////////////////////////////////////////////////////////////////////////////////
                            20797 ; 118  |// Define number of logical medias and drives for three builds (MTP, USBMSC, and Player)
                            20798 ; 119  |////////////////////////////////////////////////////////////////////////////////
                            20799 ; 120  |#ifdef MMC
                            20800 ; 121  |#ifdef MTP_BUILD
                            20801 ; 122  |// --------------------
                            20802 ; 123  |// MTP and MMC
                            20803 ; 124  |// --------------------
                            20804 ; 125  |#define NUM_LOGICAL_MEDIA       2
                            20805 ; 126  |#define NUM_LOGICAL_DRIVES      8
                            20806 ; 127  |#else  // ifndef MTP_BUILD
                            20807 ; 128  |#ifdef STMP_BUILD_PLAYER
                            20808 ; 129  |// --------------------
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 348

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20809 ; 130  |// Player and MMC
                            20810 ; 131  |// --------------------
                            20811 ; 132  |#else
                            20812 ; 133  |// --------------------
                            20813 ; 134  |// USBMSC and MMC
                            20814 ; 135  |// --------------------
                            20815 ; 136  |#define NUM_LOGICAL_MEDIA       3
                            20816 ; 137  |#define NUM_LOGICAL_DRIVES      8
                            20817 ; 138  |#endif // ifdef STMP_BUILD_PLAYER
                            20818 ; 139  |#endif // ifdef MTP_BUILD
                            20819 ; 140  |#else  // ifndef MMC
                            20820 ; 141  |#ifdef MTP_BUILD
                            20821 ; 142  |// --------------------
                            20822 ; 143  |// MTP and NAND only
                            20823 ; 144  |// --------------------
                            20824 ; 145  |#define NUM_LOGICAL_MEDIA       1
                            20825 ; 146  |#define NUM_LOGICAL_DRIVES      7
                            20826 ; 147  |#else  // ifndef MTP_BUILD
                            20827 ; 148  |#ifdef STMP_BUILD_PLAYER
                            20828 ; 149  |// --------------------
                            20829 ; 150  |// Player and NAND only
                            20830 ; 151  |// --------------------
                            20831 ; 152  |#else
                            20832 ; 153  |// --------------------
                            20833 ; 154  |// USBMSC and NAND only
                            20834 ; 155  |// --------------------
                            20835 ; 156  |#define NUM_LOGICAL_MEDIA       2
                            20836 ; 157  |#define NUM_LOGICAL_DRIVES      7
                            20837 ; 158  |#endif // ifdef STMP_BUILD_PLAYER
                            20838 ; 159  |#endif // ifdef MTP_BUILD
                            20839 ; 160  |#endif // ifdef MMC 
                            20840 ; 161  |
                            20841 ; 162  |// If we are in an MTP build then we don't use as many transfers buffers.
                            20842 ; 163  |#if (defined(MTP_BUILD))
                            20843 ; 164  |#define MAX_USB_TRANSFERS_QUEUED 16
                            20844 ; 165  |
                            20845 ; 166  |////!
                            20846 ; 167  |////! This varible holds the watchdog count for the store flush.
                            20847 ; 168  |////!
                            20848 ; 169  |///
                            20849 ; 170  |#include <types.h>
                            20850 ; 171  |extern volatile INT g_StoreWatchDogCount;
                            20851 ; 172  |extern const INT g_StoreWatchDogTimeout;
                            20852 ; 173  |#endif
                            20853 ; 174  |
                            20854 ; 175  |////////////////////////////////////////////////////////////////////////////////
                            20855 ; 176  |// These are needed here for Mass Storage Class
                            20856 ; 177  |// Needs to be cleaned up
                            20857 ; 178  |////////////////////////////////////////////////////////////////////////////////
                            20858 ; 179  |#if (!defined(STMP_BUILD_PLAYER))
                            20859 ; 180  |#define SCRATCH_USER_Y_SIZE 512
                            20860 ; 181  |#define SCRATCH_USER_X_SIZE 512
                            20861 ; 182  |
                            20862 ; 183  |#define BROWNOUT_LEVEL1_DETECTED                0x000001
                            20863 ; 184  |
                            20864 ; 185  |#endif
                            20865 ; 186  |
                            20866 ; 187  |
                            20867 ; 188  |/////////////////////////////////////////////////////////////////////////////////
                            20868 ; 189  |// SmartMedia/NAND defs
                            20869 ; 190  |#define SM_MAX_PHYSICAL_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            20870 ; 191  |#define SM_REMOVABLE_DEVICE_NUM SM_INTERNAL_CHIPS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 349

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20871 ; 192  |
                            20872 ; 193  |/////////////////////////////////////////////////////////////////////////////////
                            20873 ; 194  |// Sysloadresources defs
                            20874 ; 195  |#define SM_MAX_RESOURCE_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            20875 ; 196  |
                            20876 ; 197  |/////////////////////////////////////////////////////////////////////////////////
                            20877 ; 198  |// MMC defs
                            20878 ; 199  |#define MMC_MAX_PARTITIONS 1
                            20879 ; 200  |#define MMC_MAX_LOGICAL_DEVICES MMC_MAX_PHYSICAL_DEVICES*MMC_MAX_PARTITIONS
                            20880 ; 201  |
                            20881 ; 202  |/////////////////////////////////////////////////////////////////////////////////
                            20882 ; 203  |// SPI defs
                            20883 ; 204  |#define SPI_MAX_DEVICES MMC_MAX_PHYSICAL_DEVICES
                            20884 ; 205  |
                            20885 ; 206  |/////////////////////////////////////////////////////////////////////////////////
                            20886 ; 207  |// Global media defs
                            20887 ; 208  |#define MAX_PHYSICAL_DEVICES SM_MAX_PHYSICAL_DEVICES+MMC_MAX_PHYSICAL_DEVICES
                            20888 ; 209  |#define MAX_LOGICAL_DEVICES SM_MAX_LOGICAL_DEVICES+MMC_MAX_LOGICAL_DEVICES
                            20889 ; 210  |
                            20890 ; 211  |/////////////////////////////////////////////////////////////////////////////////
                            20891 ; 212  |// DO NOT CHANGE THESE!!!
                            20892 ; 213  |#define SM_MAX_PARTITIONS 4
                            20893 ; 214  |#define MAX_HANDLES 2
                            20894 ; 215  |/////////////////////////////////////////////////////////////////////////////////
                            20895 ; 216  |
                            20896 ; 217  |
                            20897 ; 218  |/////////////////////////////////////////////////////////////////////////////////
                            20898 ; 219  |// Battery LRADC Values 
                            20899 ; 220  |/////////////////////////////////////////////////////////////////////////////////
                            20900 ; 221  |// brownout trip point in mV (moved by RS)
                            20901 ; 222  |// BATT_SAFETY_MARGIN:  percentage value used by:
                            20902 ; 223  |//   * SysSaveSettings to determine if enough power is left to attempt a settings save. 
                            20903 ; 224  |//   * Recorder to conditionally prevent the start or continuation of 
                            20904 ; 225  |//     audio recording to media.
                            20905 ; 226  |#define BATT_SAFETY_MARGIN 10
                            20906 ; 227  |
                            20907 ; 228  |//; player resource drive refresh allowed only when battery usable % is above this value. 
                                  
                            20908 ; 229  |//; 50% of usable range [0.9V to 1.5V] is around 1.2V This is the safe target alkaline vol
                                  tage to do a refresh.
                            20909 ; 230  |//; LIION will also require 50% which will work but that could be changed in the future. 
                            20910 ; 231  |//RESOURCE_REFRESH_MIN_BATT_PCT equ 50
                            20911 ; 232  |
                            20912 ; 233  |// stmp00005071 adds these for mp3 encode stability at low battery per battery type & mmc 
                                  presence.
                            20913 ; 234  |
                            20914 ; 235  |//// Vbat threshholds empirically tuned by profiling max bat current for 3 HW cases: 
                            20915 ; 236  |//// 1 GigaByte MMC, NAND flash only, & LiIon Buck mode. See voicemenu pre-encode Vbat che
                                  ck.
                            20916 ; 237  |#if (!defined(CLCD))
                            20917 ; 238  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1100
                            20918 ; 239  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1000
                            20919 ; 240  |#else 
                            20920 ; 241  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1250
                            20921 ; 242  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1150
                            20922 ; 243  |#endif
                            20923 ; 244  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_MV 3300
                            20924 ; 245  |
                            20925 ; 246  |// These Vbat use-range-percentages are derived to correspond with target battery 
                            20926 ; 247  |// voltages of 1.10V for MMC, 1.0V for nand only (alkaline or nimh), and 3.3V for any LiIo
                                  n.
                            20927 ; 248  |// See mp3 encoder overlay.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 350

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20928 ; 249  |#define MP3_ENC_MMC_MIN_V_BAT_RANGE_PCT 33
                            20929 ; 250  |#define MP3_ENC_NANDONLY_MIN_V_BAT_RANGE_PCT 17
                            20930 ; 251  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_RANGE_PCT 25
                            20931 ; 252  |
                            20932 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                            20933 ; 254  |// Voice recording filenames
                            20934 ; 255  |// number of digits in filename Vxxx.wav
                            20935 ; 256  |/////////////////////////////////////////////////////////////////////////////////
                            20936 ; 257  |#define DIGITS_IN_VOICE_FILENAME 3   
                            20937 ; 258  |
                            20938 ; 259  |/////////////////////////////////////////////////////////////////////////////////
                            20939 ; 260  |// Mic Bias: Set this enable to 1 to internally generate mic bias voltage. 
                            20940 ; 261  |// Also below, must configure internal resistor value and pin to use for DC bias. 
                            20941 ; 262  |// Can set to 0 to disable internally generated mic bias voltage at pin lradc1/2.
                            20942 ; 263  |#if defined(DEVICE_3500)
                            20943 ; 264  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 1 
                            20944 ; 265  |// MIC BIAS circuit source selection: use Low Resolution ADC pin 2 or 1 to bias mic. 
                            20945 ; 266  |// Per your layout: select LRADC 2 or 1 below 
                            20946 ; 267  |//   (pin LRADC 2 for 35xx cpu card revB, LRADC 1 for 35xx cpu card revC, ref schematics, 
                                  & demo player)
                            20947 ; 268  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            20948 ; 269  |// Sets internal mic bias R to value 2, 4, or 8 (in kOhms).
                            20949 ; 270  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 8
                            20950 ; 271  |
                            20951 ; 272  |// Allows mic bias to settle before sampling. This delay currently unused. For rec btn whe
                                  n bias not yet ready.
                            20952 ; 273  |#define REC_BTN_INTERNAL_MIC_BIAS_SETTLING_DELAY_MS 400 
                            20953 ; 274  |// Option always keeps bias enabled after mainmenu init. This allows for start pop prevent
                                  ion if you use rec button from outside voice menu.
                            20954 ; 275  |// This selection costs 1 mWatt but gains the desired low record button to sampling latenc
                                  y in the record-from-music-menu use-case.
                            20955 ; 276  |#define KEEP_MIC_BIAS_ENABLED 0
                            20956 ; 277  |
                            20957 ; 278  |#else 
                            20958 ; 279  |// STMP3410
                            20959 ; 280  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 0
                            20960 ; 281  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            20961 ; 282  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 2
                            20962 ; 283  |#endif
                            20963 ; 284  |
                            20964 ; 285  |/////////////////////////////////////////////////////////////////////////////////
                            20965 ; 286  |// Number of available soft timers
                            20966 ; 287  |/////////////////////////////////////////////////////////////////////////////////
                            20967 ; 288  |#if defined(SYNC_LYRICS)
                            20968 ; 289  |#define SOFT_TIMERS 10
                            20969 ; 290  |#else 
                            20970 ; 291  |#if defined(JPEG_DECODER)
                            20971 ; 292  |#define SOFT_TIMERS 10
                            20972 ; 293  |#else 
                            20973 ; 294  |#define SOFT_TIMERS 9
                            20974 ; 295  |#endif
                            20975 ; 296  |#endif
                            20976 ; 297  |
                            20977 ; 298  |/////////////////////////////////////////////////////////////////////////////////
                            20978 ; 299  |//  sizes
                            20979 ; 300  |/////////////////////////////////////////////////////////////////////////////////
                            20980 ; 301  |#if defined(MMC)
                            20981 ; 302  |#if defined(USE_PLAYLIST5)
                            20982 ; 303  |#define MENU_STACK_SIZE 1500
                            20983 ; 304  |#else 
                            20984 ; 305  |#define MENU_STACK_SIZE 1250
                            20985 ; 306  |#endif //if @def('USE_PLAYLIST5')
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 351

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20986 ; 307  |#else 
                            20987 ; 308  |#if defined(USE_PLAYLIST5)
                            20988 ; 309  |#define MENU_STACK_SIZE 1500
                            20989 ; 310  |#else 
                            20990 ; 311  |#define MENU_STACK_SIZE 1250
                            20991 ; 312  |#endif //if @def('USE_PLAYLIST5')
                            20992 ; 313  |#endif //if @def('MMC')
                            20993 ; 314  |
                            20994 ; 315  |// NOTE: SDK2.6 USED 550 FOR NEXT LINE, BUT SDK3.0BETA USED 750. Should it be ifdef MTP 75
                                  0 else 550 for other builds? TOVERIFY. MYALLOC
                            20995 ; 316  |// 
                            20996 ; 317  |#define STACK_L1_SIZE 750
                            20997 ; 318  |#define STACK_L2_SIZE 100
                            20998 ; 319  |#define STACK_L3_SIZE 160
                            20999 ; 320  |
                            21000 ; 321  |// If we are in MTP mode the overlay task stack can shrink.
                            21001 ; 322  |// TODO shrink this stack for MTP, I will leave it at 500 until we verify that it 
                            21002 ; 323  |// is ok with switching code.
                            21003 ; 324  |#if defined(MTP_BUILD)
                            21004 ; 325  |#define OVERLAY_MANAGER_STACK_SIZE 300
                            21005 ; 326  |#endif
                            21006 ; 327  |
                            21007 ; 328  |/////////////////////////////////////////////////////////////////////////////////
                            21008 ; 329  |// maximum number of nested funclets 
                            21009 ; 330  |/////////////////////////////////////////////////////////////////////////////////
                            21010 ; 331  |#define MAX_NESTED_FUNCLET 6 
                            21011 ; 332  |
                            21012 ; 333  |/////////////////////////////////////////////////////////////////////////////////
                            21013 ; 334  |//    LCD DEFINITIONS
                            21014 ; 335  |/////////////////////////////////////////////////////////////////////////////////
                            21015 ; 336  |
                            21016 ; 337  |#define SPACE_CHAR 0x000020          
                            21017 ; 338  |#define ZERO_CHAR 0x000030
                            21018 ; 339  |#define COLON_CHAR 0x00003A
                            21019 ; 340  |#define PERIOD_CHAR 0x00002E
                            21020 ; 341  |
                            21021 ; 342  |#if (defined(S6B33B0A_LCD))
                            21022 ; 343  |#define LCD_X_SIZE 128
                            21023 ; 344  |#define LCD_Y_SIZE 159
                            21024 ; 345  |#endif
                            21025 ; 346  |
                            21026 ; 347  |#if (defined(SED15XX_LCD))
                            21027 ; 348  |#define LCD_X_SIZE 128
                            21028 ; 349  |#define LCD_Y_SIZE 64
                            21029 ; 350  |#endif
                            21030 ; 351  |
                            21031 ; 352  |
                            21032 ; 353  |//////////////////////////////////////////////////////////////////////////////////
                            21033 ; 354  |//   Details on Customizing Contrast
                            21034 ; 355  |/////////////////////////////////////////////////////////////////////////////////
                            21035 ; 356  |//   Max supported LCD range is 0 - 3F; however due to hardware/voltage differences
                            21036 ; 357  |//   the range of visibility is usually smaller than this.  It is important to 
                            21037 ; 358  |//   calibrate the visible range, because the contrast setting is saved.
                            21038 ; 359  |//   If the user shuts off the player while lcd is not visible, the player is useless
                            21039 ; 360  |//   unless the ezact sequence is remembered.
                            21040 ; 361  |//   To find out what range your player supports: 
                            21041 ; 362  |//   change these equs to full range or comment out (full range is default)
                            21042 ; 363  |//;;;;;;
                            21043 ; 364  |// uncomment the line below to build code that will provide raw contrast value
                            21044 ; 365  |// recommended calibration using player -- uncomment 
                            21045 ; 366  |//;;;;;;
                            21046 ; 367  |//CONTRAST_CALIBRATION    equ  1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 352

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21047 ; 368  |////////////////////////////
                            21048 ; 369  |#if (defined(DEMO_HW))
                            21049 ; 370  |// this is the setting for ET301 demos; Next 2 line have not been updated for new Shingyi 
                                  LCD (June6'05)
                            21050 ; 371  |#define LCD_MAX_CONTRAST 0x32 
                            21051 ; 372  |#define LCD_MIN_CONTRAST 0x1E
                            21052 ; 373  |#else 
                            21053 ; 374  |
                            21054 ; 375  |#if (defined(S6B33B0A_LCD))
                            21055 ; 376  |#define LCD_MAX_CONTRAST 210
                            21056 ; 377  |#define LCD_MIN_CONTRAST 160    
                            21057 ; 378  |#endif
                            21058 ; 379  |
                            21059 ; 380  |#if (defined(SED15XX_LCD))
                            21060 ; 381  |// Next 3 line comment was for OLD shingyi LCD: (default LCD before sdk2.6)
                            21061 ; 382  |// Engineering board regs support range [17-37].
                            21062 ; 383  |//   Engineering board DC/DC support range [24-46]. 
                            21063 ; 384  |//   One default contrast range [24-42] works for both.
                            21064 ; 385  |// The 3 sets of contrast ranges below are updated for SDK2.6 to support either 
                            21065 ; 386  |// new or old ShingYih LCDs. "File" refers to \resource\shingyih\system_lcd_init_seq.src
                            21066 ; 387  |// 3/10/05 - Use one of the 2 next contrast ranges depending on which
                            21067 ; 388  |// ShingYih LCD you have.  See \resources\shingyi\readme.txt 
                            21068 ; 389  |// Optimal for NEW LCD with NEW file (SDK2.6 default)  
                            21069 ; 390  |// G098064-41 LCD module (present on engr board revH LCD card)
                            21070 ; 391  |
                            21071 ; 392  |#if (defined(NEWSHINGYIH))
                            21072 ; 393  |#define LCD_MAX_CONTRAST 250
                            21073 ; 394  |#define LCD_MIN_CONTRAST 0
                            21074 ; 395  |#else 
                            21075 ; 396  |//-----
                            21076 ; 397  |// Near optimal for OLD LCD with NEW file. 
                            21077 ; 398  |// NOT optimal for the new lcd but pretty good. So u may use this if u want 1 build for bo
                                  th LCDs.
                            21078 ; 399  |#define LCD_MAX_CONTRAST 250
                            21079 ; 400  |#define LCD_MIN_CONTRAST 0
                            21080 ; 401  |
                            21081 ; 402  |//=====
                            21082 ; 403  |// Optimal for OLD ShingYih LCD with OLD file (as sdk2.521)
                            21083 ; 404  |// Suggest going with default new init file & values above for your LCD instead of this hi
                                  storic ver.
                            21084 ; 405  |//LCD_MAX_CONTRAST equ 42
                            21085 ; 406  |//LCD_MIN_CONTRAST equ 24 
                            21086 ; 407  |
                            21087 ; 408  |#endif
                            21088 ; 409  |#endif
                            21089 ; 410  |
                            21090 ; 411  |#endif
                            21091 ; 412  |
                            21092 ; 413  |//////////////////////////////////////////////////////////////////////////////////
                            21093 ; 414  |// The default value of the lcd contrast in % of range
                            21094 ; 415  |//   the default value is used when no settings.dat is available
                            21095 ; 416  |//////////////////////////////////////////////////////////////////////////////////
                            21096 ; 417  |
                            21097 ; 418  |#if (defined(S6B33B0A_LCD))
                            21098 ; 419  |// 60% of range is default value
                            21099 ; 420  |#define DEFAULT_CONTRAST 50 
                            21100 ; 421  |#endif
                            21101 ; 422  |
                            21102 ; 423  |#if (defined(SED15XX_LCD))
                            21103 ; 424  |// % of range is default value (was 60%)
                            21104 ; 425  |#define DEFAULT_CONTRAST 50 
                            21105 ; 426  |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 353

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21106 ; 427  |
                            21107 ; 428  |
                            21108 ; 429  |// percentage change per increment/decrement message (LCD_DEC_CONTRAST/LCD_INC_CONTRAST)
                            21109 ; 430  |// make lower when doing calibration
                            21110 ; 431  |#define LCD_STEPSIZE_CONTRAST 10  
                            21111 ; 432  |
                            21112 ; 433  |
                            21113 ; 434  |/////////////////////////////////////////////////////////////////////////////////
                            21114 ; 435  |// For FFWD and RWND
                            21115 ; 436  |/////////////////////////////////////////////////////////////////////////////////
                            21116 ; 437  |#define SECONDS_TO_SKIP 1
                            21117 ; 438  |#define SECONDS_TO_SKIP1 3
                            21118 ; 439  |#define SECONDS_TO_SKIP2 6
                            21119 ; 440  |// number of seconds to cause reset to begin of song for PREV push
                            21120 ; 441  |#define PREV_SONG_THRESHOLD 5  
                            21121 ; 442  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            21122 ; 443  |#define FIRST_TIME_BOUNDARY 15 
                            21123 ; 444  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            21124 ; 445  |#define SECOND_TIME_BOUNDARY 30 
                            21125 ; 446  |
                            21126 ; 447  |// For audible FFW/RWD
                            21127 ; 448  |#define SECONDS_TO_SKIP_FOR_3X_RATE 1
                            21128 ; 449  |#define SECONDS_TO_SKIP_FOR_60X_RATE 18
                            21129 ; 450  |#define SECONDS_TO_SKIP_FOR_600X_RATE 180
                            21130 ; 451  |#define SECONDS_TO_SKIP_FOR_1800X_RATE 540
                            21131 ; 452  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            21132 ; 453  |#define LEVEL1_BOUNDARY 17 
                            21133 ; 454  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            21134 ; 455  |#define LEVEL2_BOUNDARY 33 
                            21135 ; 456  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            21136 ; 457  |#define LEVEL3_BOUNDARY 50 
                            21137 ; 458  |// Stmp00010296 Ticket #71685:  for song shorter than the min. skip size
                            21138 ; 459  |// if song_time < skip_size, bCurrentSongShort=>TRUE (ignore FWD/RWD commands)
                            21139 ; 460  |// Short Song Time, songs too short to play.
                            21140 ; 461  |#define SHORT_SONG_TIME SECONDS_TO_SKIP         
                            21141 ; 462  |
                            21142 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            21143 ; 464  |// MP3 Sync Values
                            21144 ; 465  |/////////////////////////////////////////////////////////////////////////////////
                            21145 ; 466  |// # bytes to look for sync before marking it bad
                            21146 ; 467  |#define MP3_SYNC_THRESHOLD 70000 
                            21147 ; 468  |// # bytes to look for sync before slowing decoder isr frequency (to let menus run)
                            21148 ; 469  |#define MP3_SYNC_THRESHOLD1 10000 
                            21149 ; 470  |// once we have sync'd, the isr should be called this frequently
                            21150 ; 471  |#define MP3_DECODERISR_FAST 7500  
                            21151 ; 472  |// if decoder is having difficulty syncing, switch isr to be called less frequently
                            21152 ; 473  |#define MP3_DECODERISR_SLOW 50000 
                            21153 ; 474  |
                            21154 ; 475  |
                            21155 ; 476  |/////////////////////////////////////////////////////////////////////////////////
                            21156 ; 477  |//// Multi-Stage Volume Control Definitions
                            21157 ; 478  |/////////////////////////////////////////////////////////////////////////////////
                            21158 ; 479  |//// Use Multi-Stage Volume
                            21159 ; 480  |#define MULTI_STAGE_VOLUME 0x1                  
                            21160 ; 481  |
                            21161 ; 482  |//// Master Volume definitions
                            21162 ; 483  |#define MIX_MSTR_MAX_VOL 0x0
                            21163 ; 484  |#define NUM_MSTR_ATT_STEPS (0x1F-MIX_MSTR_MAX_VOL)
                            21164 ; 485  |
                            21165 ; 486  |//// DAC-Mode definitions
                            21166 ; 487  |//// Adjusts 0dB point
                            21167 ; 488  |#define MIX_DAC_NOM_VOL 0x6                  
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 354

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21168 ; 489  |#define MIX_DAC_MIN_VOL 0x1F
                            21169 ; 490  |// For minimum clipping: Set MIX_DAC_MAX_VOL below to match MIX_DAC_NOM_VOL value 2 lines 
                                  above.
                            21170 ; 491  |// For additional gain (with possible clipping): Set MIX_DAC_MAX_VOL in range below. 
                            21171 ; 492  |//                                               Each integer below MIX_DAC_NOM_VOL provid
                                  es 1.5 dB gain on Stmp34x0; 
                            21172 ; 493  |//                                               Max gain possible: 8 step diff would prov
                                  ide +12dB gain.   
                            21173 ; 494  |// range: [0 to MIX_DAC_NOM_VOL] (0 for loudest volume)
                            21174 ; 495  |#define MIX_DAC_MAX_VOL 0x0  
                            21175 ; 496  |
                            21176 ; 497  |#define NUM_DAC_ATT_STEPS (MIX_DAC_MIN_VOL-MIX_DAC_NOM_VOL+1)
                            21177 ; 498  |#define NUM_DAC_GAIN_STEPS (MIX_DAC_NOM_VOL-MIX_DAC_MAX_VOL)
                            21178 ; 499  |#define NUM_DAC_MODE_VOL_STEPS (NUM_DAC_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_DAC_GAIN_STEPS+1)
                                  
                            21179 ; 500  |
                            21180 ; 501  |//// If there is no stored volume, set to 50% of DAC-Mode max; change if DAC Mode is not t
                                  he default
                            21181 ; 502  |//// STMP35xx has 2dB attenuation per step so default needs a few more steps above midpoin
                                  t.
                            21182 ; 503  |#define DEFAULT_VOLUME ((NUM_DAC_MODE_VOL_STEPS/2)+6)         
                            21183 ; 504  |
                            21184 ; 505  |//// Set maximum restored volume to 75% of DAC-Mode max; change if DAC Mode is not the def
                                  ault
                            21185 ; 506  |#define MAX_RESTORED_VOLUME ((3*NUM_DAC_MODE_VOL_STEPS)/4)   
                            21186 ; 507  |
                            21187 ; 508  |
                            21188 ; 509  |//// Line In definitions (used for Line-In 1)
                            21189 ; 510  |//// 0dB point of the Line In
                            21190 ; 511  |#define MIX_LINE_NOM_VOL 0x8                  
                            21191 ; 512  |//// Minimum volume of Line In
                            21192 ; 513  |#define MIX_LINE_MIN_VOL 0x1F                 
                            21193 ; 514  |//// Maximum volume of Line In (can adjust extra gain)
                            21194 ; 515  |#define MIX_LINE_MAX_VOL 0x6                  
                            21195 ; 516  |#define NUM_LINE_ATT_STEPS (MIX_LINE_MIN_VOL-MIX_LINE_NOM_VOL+1)
                            21196 ; 517  |#define NUM_LINE_GAIN_STEPS (MIX_LINE_NOM_VOL-MIX_LINE_MAX_VOL)
                            21197 ; 518  |#define NUM_LINE_MODE_VOL_STEPS (NUM_LINE_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_LINE_GAIN_STEPS
                                  +1)
                            21198 ; 519  |
                            21199 ; 520  |//// Line In definitions (used for FM tuner with 144 pin package)
                            21200 ; 521  |//// 0dB point of the Line In
                            21201 ; 522  |#define MIX_FM_NOM_VOL 0x8                  
                            21202 ; 523  |//// Minimum volume of Line In
                            21203 ; 524  |#define MIX_FM_MIN_VOL 0x1F                 
                            21204 ; 525  |//// Maximum volume of Line In (can adjust extra gain)
                            21205 ; 526  |#define MIX_FM_MAX_VOL 0x6                  
                            21206 ; 527  |#define NUM_FM_ATT_STEPS (MIX_FM_MIN_VOL-MIX_FM_NOM_VOL+1)
                            21207 ; 528  |#define NUM_FM_GAIN_STEPS (MIX_FM_NOM_VOL-MIX_FM_MAX_VOL)
                            21208 ; 529  |#define NUM_FM_MODE_VOL_STEPS (NUM_FM_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_FM_GAIN_STEPS+1)
                            21209 ; 530  |
                            21210 ; 531  |/////////////////////////////////////////////////////////////////////////////////
                            21211 ; 532  |//// When enabled (1), periodically checks for one of several FM state machine invalid dea
                                  dlock states & recovers. 
                            21212 ; 533  |//// Define as 0 to disable FM-deadlock-state checking and recovery.
                            21213 ; 534  |#define FM_WATCHDOG_ENABLE 1
                            21214 ; 535  |
                            21215 ; 536  |#if !defined(STMP_BUILD_PLAYER)
                            21216 ; 537  |////
                            21217 ; 538  |////! This varible holds the lcd display state for the mtp project.
                            21218 ; 539  |////
                            21219 ; 540  |///
                            21220 ; 541  |#include <types.h>
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 355

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21221 ; 542  |extern volatile WORD g_wActivityState;
                            21222 ; 543  |#endif // if !@def('STMP_BUILD_PLAYER')
                            21223 ; 544  |
                            21224 ; 545  |void _reentrant Init5VSense(void);
                            21225 ; 546  |void _reentrant ServiceDCDC(void);
                            21226 ; 547  |
                            21227 ; 548  |////////////////////////////////////////////////////////////////////////////
                            21228 ; 549  |//// JPEG Thumbnail Mode Setting
                            21229 ; 550  |//// number of column in thumbnail mode
                            21230 ; 551  |#define THUMBNAIL_X 2           
                            21231 ; 552  |//// number of row in  thumbnail mode
                            21232 ; 553  |#define THUMBNAIL_Y 2           
                            21233 ; 554  |//// thumbnail boundary offset x
                            21234 ; 555  |#define THUMBNAIL_X_OFFSET 4            
                            21235 ; 556  |//// thumbnail boundary offset y
                            21236 ; 557  |#define THUMBNAIL_Y_OFFSET 4            
                            21237 ; 558  |
                            21238 ; 559  |#endif // if (!@def(_PROJECT_INC))
                            21239 ; 560  |
                            21240 
                            21242 
                            21243 ; 101  |
                            21244 ; 102  |/*========================================================================================
                                  ==========
                            21245 ; 103  |                                             CONSTANTS
                            21246 ; 104  |==========================================================================================
                                  ========*/
                            21247 ; 105  |/* The bit mask for 2 bits Unicode Flag selection in "uint8 unicode".
                            21248 ; 106  |Variable Represented            Bits used in "uint8 unicode"
                            21249 ; 107  |Artistname                              1:0
                            21250 ; 108  |Albumname                               3:2
                            21251 ; 109  |Genrename                               5:4
                            21252 ; 110  |Songname                                7:6
                            21253 ; 111  |----------------------------------------------------------
                            21254 ; 112  |    Value (2 bits)                      Meanings
                            21255 ; 113  |    0                                   RAW and All ASCII
                            21256 ; 114  |    1                                   Uni-code
                            21257 ; 115  |    2                                   Mixed, non-unicode
                            21258 ; 116  |
                            21259 ; 117  |    3(Genre only)               Genre is ID3v1 spec=>number
                            21260 ; 118  |*/
                            21261 ; 119  |#define BITMASK_ARTIST  (0x03)
                            21262 ; 120  |#define BITMASK_ALBUM   (0x0C)
                            21263 ; 121  |#define BITMASK_GENRE   (0x30)
                            21264 ; 122  |#define BITMASK_SONG    (0xC0)
                            21265 ; 123  |
                            21266 ; 124  |#define BITCHK_ARTIST_ALLASCII  (0x0)
                            21267 ; 125  |#define BITCHK_ALBUM_ALLASCII   (0x0)
                            21268 ; 126  |#define BITCHK_GENRE_ALLASCII   (0x0)
                            21269 ; 127  |#define BITCHK_SONG_ALLASCII    (0x0)
                            21270 ; 128  |
                            21271 ; 129  |#define BITCHK_ARTIST_UNICODE   (0x01)
                            21272 ; 130  |#define BITCHK_ALBUM_UNICODE    (0x04)
                            21273 ; 131  |#define BITCHK_GENRE_UNICODE    (0x10)
                            21274 ; 132  |#define BITCHK_SONG_UNICODE             (0x40)
                            21275 ; 133  |
                            21276 ; 134  |#define BITCHK_ARTIST_MIXCODE   (0x02)
                            21277 ; 135  |#define BITCHK_ALBUM_MIXCODE    (0x08)
                            21278 ; 136  |#define BITCHK_GENRE_MIXCODE    (0x20)
                            21279 ; 137  |#define BITCHK_SONG_MIXCODE             (0x80)
                            21280 ; 138  |
                            21281 ; 139  |#define BITCHK_GENRE_ID3V1              (0x30)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 356

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21282 ; 140  |
                            21283 ; 141  |#define UNKNOWN_YEAR_CODE               (1)     /* set a very large number */
                            21284 ; 142  |
                            21285 ; 143  |#define INDEX_EOF       0xFFF
                            21286 ; 144  |#ifdef _FOLDER_BROWSE_
                            21287 ; 145  |#define INDEX_ROOT  0xffe
                            21288 ; 146  |#define UNKNOWN_RECORD  0xfff
                            21289 ; 147  |#endif  // _FOLDER_BROWSE_
                            21290 ; 148  |
                            21291 ; 149  |/* Constant for item_type */
                            21292 ; 150  |#define         ITEM_ARTIST                     0
                            21293 ; 151  |#define         ITEM_ALBUM                      1
                            21294 ; 152  |#define         ITEM_GENRE                      2
                            21295 ; 153  |#define         ITEM_TRACK                      3
                            21296 ; 154  |#define         ITEM_YEAR                       4
                            21297 ; 155  |#define         ITEM_SONG_INFO_ARTIST   5
                            21298 ; 156  |#define         ITEM_SONG_INFO_ALBUM    6
                            21299 ; 157  |#define         ITEM_SONG_INFO_GENRE    7
                            21300 ; 158  |#define         ITEM_SONG_INFO_YEAR             9
                            21301 ; 159  |#ifdef _NEWMUSIC_
                            21302 ; 160  |#define         ITEM_1DAY                       10
                            21303 ; 161  |#define         ITEM_1WEEK                      11
                            21304 ; 162  |#define         ITEM_1MONTH                     12
                            21305 ; 163  |#endif
                            21306 ; 164  |#ifdef _AUDIBLE_
                            21307 ; 165  |#define         ITEM_AUDIBLE            13
                            21308 ; 166  |#endif
                            21309 ; 167  |#define         ITEM_ON_THE_GO          14
                            21310 ; 168  |
                            21311 ; 169  |#define         ITEM_VOICE                      15
                            21312 ; 170  |#define         ITEM_FMREC                      16
                            21313 ; 171  |#define         ITEM_PHOTO                      17
                            21314 ; 172  |#ifdef _FOLDER_BROWSE_
                            21315 ; 173  |#define         ITEM_INTERNAL           18
                            21316 ; 174  |#define         ITEM_EXTERNAL       19
                            21317 ; 175  |#endif  // _FOLDER_BROWSE_
                            21318 ; 176  |#define     ITEM_UNKNOWN        0xff
                            21319 ; 177  |
                            21320 ; 178  |/*
                            21321 ; 179  |input parameter for void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_inf
                                  o, int16 option);
                            21322 ; 180  |option input.
                            21323 ; 181  |*/
                            21324 ; 182  |#define         ADD_OPTION_MUSIC        (0x00)
                            21325 ; 183  |#define         ADD_OPTION_VOICE        (0x01)
                            21326 ; 184  |#define         ADD_OPTION_AUDIBLE      (0x02)
                            21327 ; 185  |#ifdef _FOLDER_BROWSE_
                            21328 ; 186  |#define     ADD_OPTION_DIR      (0x03)
                            21329 ; 187  |#endif  // _FOLDER_BROWSE_
                            21330 ; 188  |
                            21331 ; 189  |/* Constant for key action */
                            21332 ; 190  |#define         ACTION_OK                               0               /* Press OK button
                                   */
                            21333 ; 191  |#define         ACTION_BACK                             1               /* Press BACK butt
                                  on */
                            21334 ; 192  |#define         ACTION_UP                               2               /* Press UP button
                                   */
                            21335 ; 193  |#define         ACTION_DOWN                             3               /* Press DOWN butt
                                  on */
                            21336 ; 194  |#define         ACTION_PLAYALL                  4               /* Play All function */
                            21337 ; 195  |#define         ACTION_MENU                             5               /* Back the browsi
                                  ng tree to root */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 357

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21338 ; 196  |
                            21339 ; 197  |#define     PLAYMODE_CURRENT_PLAYMODE_BITPOS    0
                            21340 ; 198  |#define     PLAYMODE_LAST_PLAYMODE_BITPOS       1
                            21341 ; 199  |#define     PLAYMODE_REPEAT_BITPOS              2
                            21342 ; 200  |#define     PLAYMODE_MEDIA_BITPOS               3
                            21343 ; 201  |
                            21344 ; 202  |#define         NO_SD                                   0
                            21345 ; 203  |#define         HAS_SD                                  1
                            21346 ; 204  |
                            21347 ; 205  |#define         PLAY_NORMAL                             0
                            21348 ; 206  |#define         PLAY_SHUFFLE                    1
                            21349 ; 207  |
                            21350 ; 208  |#define     PLAY_REPEAT_OFF         0
                            21351 ; 209  |#define     PLAY_REPEAT_ON          1
                            21352 ; 210  |
                            21353 ; 211  |#define     PLAY_SELECT_FLASH       0
                            21354 ; 212  |#define     PLAY_SELECT_SD          1
                            21355 ; 213  |
                            21356 ; 214  |#define         SHUFFLE_NEXT_SONG                       0
                            21357 ; 215  |#define         SHUFFLE_PREVIOUS_SONG       1
                            21358 ; 216  |
                            21359 ; 217  |#define         ON_THE_GO_EXIST                 0
                            21360 ; 218  |#define         ON_THE_GO_FULL                  1
                            21361 ; 219  |#define         ON_THE_GO_FREE                  2
                            21362 ; 220  |#define         ON_THE_GO_DEL_PLAYING   3
                            21363 ; 221  |#define         ON_THE_GO_DEL_SMALLER_ID    4
                            21364 ; 222  |
                            21365 ; 223  |#define         REC_VOICE_TYPE                  0
                            21366 ; 224  |#define         REC_FMREC_TYPE                  1
                            21367 ; 225  |#define         REC_PHOTO_TYPE                  2
                            21368 ; 226  |#define         VOICE_FILE_ADD                  0
                            21369 ; 227  |#define         VOICE_FILE_DEL                  1
                            21370 ; 228  |
                            21371 ; 229  |#define         MAX_BROWSE_WINDOW_SIZE  (8)
                            21372 ; 230  |#define         BROWSE_WINDOW_SIZE              (4)
                            21373 ; 231  |/* maximum number of song file, should not be larger than 2048 each for on-board
                            21374 ; 232  |flash or external SD card */
                            21375 ; 233  |#ifdef _SUPPORT_2000_SONGS_
                            21376 ; 234  |#define MAX_NUM_OF_SONG (2000)
                            21377 ; 235  |#else
                            21378 ; 236  |#define MAX_NUM_OF_SONG (1000)
                            21379 ; 237  |#endif // _SUPPORT_2000_SONGS_
                            21380 ; 238  |
                            21381 ; 239  |/* number of byte in one DSP word */
                            21382 ; 240  |#define NUM_OF_BYTE_IN_ONE_WORD (3)
                            21383 ; 241  |#define LEN_OF_NAME_IN_BYTE (120) /* must be an integer multiple of 3 */
                            21384 ; 242  |/* length of file pathname in byte, assuming directory and file in 8.3 format, there
                            21385 ; 243  |are 10 level directory structure */
                            21386 ; 244  |#define LEN_OF_FILEPATH_IN_BYTE (129) /* must be an integer multiple of 3 */
                            21387 ; 245  |#define LEN_OF_LONG_FILENAME_IN_BYTE (129) /* must be an integer multiple of 3 */
                            21388 ; 246  |
                            21389 ; 247  |/* number of list in new music, 1-day, 1-week, 1-month */
                            21390 ; 248  |#define NUM_OF_LIST_IN_NEW_MUSIC (3)
                            21391 ; 249  |/* number of songs in each new music list */
                            21392 ; 250  |#define NUM_OF_SONG_IN_NEW_MUSIC (40)
                            21393 ; 251  |#define NUM_OF_SONG_IN_NEW_MUSIC_DAY (20)
                            21394 ; 252  |#define NUM_OF_SONG_IN_NEW_MUSIC_WEEK (30)
                            21395 ; 253  |#define NUM_OF_SONG_IN_NEW_MUSIC_MONTH (40)
                            21396 ; 254  |/* number of songs in the on-the-fly list */
                            21397 ; 255  |#define NUM_OF_SONG_IN_ON_THE_FLY (30)
                            21398 ; 256  |/* number of files audible list */
                            21399 ; 257  |#define NUM_OF_AUDIBLE_FILE (250)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 358

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21400 ; 258  |
                            21401 ; 259  |#define MAX_NUM_OF_VOICE (1000)
                            21402 ; 260  |#define LEN_OF_VOICE_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 
                                  3 */
                            21403 ; 261  |#define LEN_OF_VOICE_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer mult
                                  iple of 3 */
                            21404 ; 262  |
                            21405 ; 263  |#define MAX_NUM_OF_FMREC (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            21406 ; 264  |#define MAX_NUM_OF_PHOTO (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            21407 ; 265  |#ifdef _FOLDER_BROWSE_
                            21408 ; 266  |#define MAX_NUM_OF_DIR   (1000)
                            21409 ; 267  |#else
                            21410 ; 268  |#define MAX_NUM_OF_DIR   (1)
                            21411 ; 269  |#endif  // _FOLDER_BROWSE_
                            21412 ; 270  |#define LEN_OF_FMREC_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 
                                  3 */
                            21413 ; 271  |#define LEN_OF_FMREC_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer mult
                                  iple of 3 */
                            21414 ; 272  |
                            21415 ; 273  |#ifndef _MAX_DIR_DEPTH
                            21416 ; 274  |#define _MAX_DIR_DEPTH  8   // referred to "playlist3internal.h"
                            21417 ; 275  |#endif  // _MAX_DIR_DEPTH
                            21418 ; 276  |
                            21419 ; 277  |/*========================================================================================
                                  ==========*/
                            21420 ; 278  |
                            21421 ; 279  |
                            21422 ; 280  |/*========================================================================================
                                  ==========
                            21423 ; 281  |                                               MACROS
                            21424 ; 282  |==========================================================================================
                                  ========*/
                            21425 ; 283  |
                            21426 ; 284  |/*========================================================================================
                                  ==========
                            21427 ; 285  |                                               ENUMS
                            21428 ; 286  |==========================================================================================
                                  ========*/
                            21429 ; 287  |#define NUM_OF_MEDIA                            (2)
                            21430 ; 288  |#define MEDIA_TYPE_FLASH                        (0)
                            21431 ; 289  |#define MEDIA_TYPE_SD                           (1)
                            21432 ; 290  |/*========================================================================================
                                  ==========
                            21433 ; 291  |                                     STRUCTURES AND OTHER TYPEDEFS
                            21434 ; 292  |==========================================================================================
                                  ========*/
                            21435 ; 293  |
                            21436 ; 294  |typedef char    int8;
                            21437 ; 295  |typedef short   int16;
                            21438 ; 296  |typedef int     int24;
                            21439 ; 297  |typedef long    int32;
                            21440 ; 298  |
                            21441 ; 299  |typedef int     intx;
                            21442 ; 300  |
                            21443 ; 301  |typedef unsigned char   uint8;
                            21444 ; 302  |typedef unsigned short  uint16;
                            21445 ; 303  |typedef unsigned int    uint24;
                            21446 ; 304  |typedef unsigned long   uint32;
                            21447 
                            21451 
                            21452 ; 305  |
                            21453 ; 306  |/*
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 359

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21454 ; 307  |Any missing information in the name fields will be filled with Unknown in Unicode form
                                  at.
                            21455 ; 308  |artist_name[] = Unknown; unicode = 0x01;
                            21456 ; 309  |album_name[] = Unknown; unicode = 0x04;
                            21457 ; 310  |genre_name[] = Unknown; unicode = 0x08;
                            21458 ; 311  |song_name[] = Unknown; unicode = 0x0F;
                            21459 ; 312  |*/
                            21460 ; 313  |/*
                            21461 ; 314  |path_name[] _must_have_data_:
                            21462 ; 315  |path_name[] = (Max. 120 Characters);
                            21463 ; 316  |year range:
                            21464 ; 317  |year = 0x000000-0xFFFFFF;
                            21465 ; 318  |DOCUMENT CONTROL NUMBER : Version : 01.01
                            21466 ; 319  |Unknown track number:
                            21467 ; 320  |track_number = 0x7FFFFF;
                            21468 ; 321  |unicode refer to above #define BITMASK_*
                            21469 ; 322  |*/
                            21470 ; 323  |/*
                            21471 ; 324  |Interface of UI and Music Library
                            21472 ; 325  |1) If file was created in ID3V1 format genre, UI will convert it to Unicode string.
                            21473 ; 326  |
                            21474 ; 327  |2) Music Library expected to reserve 128x7 words RAM for UI mapping table.
                            21475 ; 328  |
                            21476 ; 329  |3) UI to Music Library variable passing length definition:
                            21477 ; 330  |        All ASCII Characters:
                            21478 ; 331  |                Max. Number of Bytes Stored = 120 Bytes
                            21479 ; 332  |                Max. Number of Characters Stored/Display = 40 Characters
                            21480 ; 333  |        Unicode Characters:
                            21481 ; 334  |                Max. Number of Bytes Stored = 120 Bytes
                            21482 ; 335  |                Max. Number of Characters Stored/Display = 40 Characters
                            21483 ; 336  |
                            21484 ; 337  |4) UI input data to Music Library in two formats.
                            21485 ; 338  |        Formats:        1) All ASCII (24 bits data)
                            21486 ; 339  |                                2) Unicode + Mix. Non -Unicode (16 bits data)
                            21487 ; 340  |
                            21488 ; 341  |5) UI calling function:
                            21489 ; 342  |COMP_OPT_REN void ML_AddEntryToLibrary(RAM_SONG_INFO_T *song_info, int16 option);
                            21490 ; 343  |        int16 option definition:
                            21491 ; 344  |                option  = 0 - song_info struct contains a mp3/wma format file.
                            21492 ; 345  |                                = 1 - song_info struct contains a voice format file.
                            21493 ; 346  |                                = 2 - song_info struct contains a audible format file.
                            21494 ; 347  |
                            21495 ; 348  |        i) Only mp3/wma file (option = 0, 2) files will be sorted,
                            21496 ; 349  |        ii) Voice and audible(option = 1) file will be store in a voice_list and audible_l
                                  ist separately.
                            21497 ; 350  |
                            21498 ; 351  |6) Modification Date:
                            21499 ; 352  |        uint24 g_file_time:
                            21500 ; 353  |                YYMMDD: 12 bits - Year, 6 bits - Month, 6 - bits Date
                            21501 ; 354  |*/
                            21502 ; 355  |
                            21503 ; 356  |/* struct to store the song information passed from UI, this struct will be placed in
                            21504 ; 357  |ghdr\musiclib_ghdr.h and included in UI files*/
                            21505 ; 358  |typedef struct _ram_song_info {
                            21506 ; 359  |        uint24 artist_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            21507 ; 360  |        uint24 album_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            21508 ; 361  |        uint24 genre_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            21509 ; 362  |        uint24 song_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            21510 ; 363  |        uint24 path_name[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            21511 ; 364  |    uint32 g_songFastKey;
                            21512 ; 365  |        uint24 dir_name[LEN_OF_LONG_FILENAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            21513 ; 366  |        uint24 year;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 360

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21514 ; 367  |        uint24 track_number;
                            21515 ; 368  |        uint8 unicode;
                            21516 ; 369  |} RAM_SONG_INFO_T;
                            21517 ; 370  |
                            21518 ; 371  |/* struct to store the group name: artist, album and genre, in the flash */
                            21519 ; 372  |typedef struct _flash_group_name {
                            21520 ; 373  |        uint24 name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            21521 ; 374  |        uint8 unicode;
                            21522 ; 375  |} FLASH_GROUP_NAME_T;
                            21523 ; 376  |
                            21524 ; 377  |// struct to store directories information passed from UI
                            21525 ; 378  |#ifdef _FOLDER_BROWSE_
                            21526 ; 379  |typedef struct _ml_DirInfo {
                            21527 ; 380  |        uint24  u8Unicode : 8;
                            21528 ; 381  |        uint24  u12DirDepth : 12;
                            21529 ; 382  |        uint24  u4Added : 4;            
                            21530 ; 383  |        INT     iDirRecord;
                            21531 ; 384  |        DWORD   dwFastKey;
                            21532 ; 385  |        uint24  u24PathName[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            21533 ; 386  |} ML_DIRINFO_T;
                            21534 ; 387  |#endif  // _FOLDER_BROWSE_
                            21535 ; 388  |
                            21536 ; 389  |/*========================================================================================
                                  ==========
                            21537 ; 390  |                                 GLOBAL VARIABLE DECLARATIONS
                            21538 ; 391  |==========================================================================================
                                  ========*/
                            21539 ; 392  |extern uint24   IsPlayOnTheGo;
                            21540 
                            21546 
                            21547 ; 393  |extern FLASH_GROUP_NAME_T   browse_item_name[];
                            21548 ; 394  |extern uint24   merge_id_list_flash[];
                            21549 ; 395  |extern uint24   merge_id_list_sd[];
                            21550 ; 396  |extern INT _X   g_iBrowseWindowSize;
                            21551 ; 397  |#ifdef _FOLDER_BROWSE_
                            21552 
                            21565 
                            21566 ; 398  |extern ML_DIRINFO_T g_tDirInfoBuffer[_MAX_DIR_DEPTH];
                            21567 ; 399  |extern uint24       g_u24DirName[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            21568 ; 400  |extern uint24       g_u24BrowseNumOfDirInDir[];
                            21569 ; 401  |#endif  // _FOLDER_BROWSE_
                            21570 ; 402  |extern INT _X    *sec_temp_buf_X;
                            21571 ; 403  |extern uint24   playMode;   /* bit 0 = current play mode; bit 1 = last play mode ; bit 2 =
                                   repeat on/off(0=off/1=on) */
                            21572 ; 404  |
                            21573 ; 405  |/*========================================================================================
                                  ==========
                            21574 ; 406  |                                        FUNCTION PROTOTYPES
                            21575 ; 407  |==========================================================================================
                                  ========*/
                            21576 ; 408  |
                            21577 ; 409  |///////////////////////////////////////////////////////////////////////
                            21578 ; 410  |//! \brief
                            21579 ; 411  |//!
                            21580 ; 412  |//! \fntype Function
                            21581 ; 413  |//!
                            21582 ; 414  |//! Called by UI, to initialize the parameters before insert any item.
                            21583 ; 415  |//! Call only once before inserting items. Call once for each media.
                            21584 ; 416  |//!
                            21585 ; 417  |//! \param[in]  none
                            21586 ; 418  |//!
                            21587 ; 419  |//! \return
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 361

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21588 ; 420  |//!
                            21589 ; 421  |///////////////////////////////////////////////////////////////////////
                            21590 ; 422  |void ML_InitLibraryParameter(void);
                            21591 ; 423  |
                            21592 ; 424  |///////////////////////////////////////////////////////////////////////
                            21593 ; 425  |//! \brief
                            21594 ; 426  |//!
                            21595 ; 427  |//! \fntype Function
                            21596 ; 428  |//!
                            21597 ; 429  |//! Called by UI, the AddEntryToLibrary is the music library building
                            21598 ; 430  |//! algorithms for the flash-type memory and SD memory by sorting the song information
                            21599 ; 431  |//! by, but not limited to, album, artist, genre, year and track. Called once for each son
                                  g,
                            21600 ; 432  |//! the song information is recorded in music library.
                            21601 ; 433  |//!
                            21602 ; 434  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            21603 ; 435  |//! \param[in]  RAM_SONG_INFO_T *song_info - Structure to store the song information passe
                                  d from UI, this structure is defined in ghdr\musiclib_ghdr.h and included in UI files)
                            21604 ; 436  |//! \param[in]  int16 option - option = 0 -- song_info struct contains a mp3, wma or wav f
                                  ormat file.
                            21605 ; 437  |//!
                            21606 ; 438  |//! \return
                            21607 ; 439  |//!
                            21608 ; 440  |///////////////////////////////////////////////////////////////////////
                            21609 ; 441  |void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_info, int16 option);
                            21610 
                            21624 
                            21625 ; 442  |
                            21626 ; 443  |///////////////////////////////////////////////////////////////////////
                            21627 ; 444  |//! \brief
                            21628 ; 445  |//!
                            21629 ; 446  |//! \fntype Function
                            21630 ; 447  |//!
                            21631 ; 448  |//! \param[in]
                            21632 ; 449  |//!
                            21633 ; 450  |//! \return
                            21634 ; 451  |//!
                            21635 ; 452  |///////////////////////////////////////////////////////////////////////
                            21636 ; 453  |#ifdef _FOLDER_BROWSE_
                            21637 ; 454  |_reentrant void ML_AddDirEntryToLibrary(uint24 u24MediaType, ML_DIRINFO_T *ptDirInfo, int1
                                  6 i16Option);
                            21638 ; 455  |#endif  // _FOLDER_BROWSE_
                            21639 ; 456  |
                            21640 ; 457  |///////////////////////////////////////////////////////////////////////
                            21641 ; 458  |//! \brief
                            21642 ; 459  |//!
                            21643 ; 460  |//! \fntype Function
                            21644 ; 461  |//!
                            21645 ; 462  |//! Called by UI, flush sorted and associate list to flash when no
                            21646 ; 463  |//! more song needed to be added for that media. This function finalizes the building of
                            21647 ; 464  |//! music library for that particular media.
                            21648 ; 465  |//!
                            21649 ; 466  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            21650 ; 467  |//!
                            21651 ; 468  |//! \return
                            21652 ; 469  |//!
                            21653 ; 470  |//! \note   Bulid the library first (call ML_AddEntryToLibrary) before calling this
                            21654 ; 471  |//!         function.
                            21655 ; 472  |///////////////////////////////////////////////////////////////////////
                            21656 ; 473  |_reentrant INT ML_FlushLibraryToFlash(INT Media_type, INT b, INT *c);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 362

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21657 ; 474  |
                            21658 ; 475  |///////////////////////////////////////////////////////////////////////
                            21659 ; 476  |//! \brief
                            21660 ; 477  |//!
                            21661 ; 478  |//! \fntype Function
                            21662 ; 479  |//!
                            21663 ; 480  |//! \param[in]
                            21664 ; 481  |//!
                            21665 ; 482  |//! \return
                            21666 ; 483  |//!
                            21667 ; 484  |///////////////////////////////////////////////////////////////////////
                            21668 ; 485  |#ifdef _NEWMUSIC_
                            21669 ; 486  |void ML_UpdateNewMusic(void);
                            21670 ; 487  |#endif
                            21671 ; 488  |
                            21672 ; 489  |///////////////////////////////////////////////////////////////////////
                            21673 ; 490  |//! \brief
                            21674 ; 491  |//!
                            21675 ; 492  |//! \fntype Function
                            21676 ; 493  |//!
                            21677 ; 494  |//! Called by UI, to initialize the file access mechanism for all music
                            21678 ; 495  |//! library operation if the music.lib file and the music.sec file exist (call
                            21679 ; 496  |//! ML_BuildSecTableFile() if these files do not exist).
                            21680 ; 497  |//!
                            21681 ; 498  |//! \param[in]  none
                            21682 ; 499  |//!
                            21683 ; 500  |//! \return
                            21684 ; 501  |//!
                            21685 ; 502  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            21686 ; 503  |//!         must be called before calling any other music library functions.
                            21687 ; 504  |///////////////////////////////////////////////////////////////////////
                            21688 ; 505  |_reentrant INT ML_Buildl2SecTable(INT a, INT b, INT *c);
                            21689 ; 506  |
                            21690 ; 507  |///////////////////////////////////////////////////////////////////////
                            21691 ; 508  |//! \brief
                            21692 ; 509  |//!
                            21693 ; 510  |//! \fntype Function
                            21694 ; 511  |//!
                            21695 ; 512  |//! Called by UI, to initialize the file access mechanism for all music
                            21696 ; 513  |//! library operation.
                            21697 ; 514  |//! Two system files (music.lib and music.sec) is created.
                            21698 ; 515  |//! Call this only if intended to generate / refresh these files, or if the music.lib file
                                   and the
                            21699 ; 516  |//! music.sec file do not exist.
                            21700 ; 517  |//!
                            21701 ; 518  |//! \param[in]  none
                            21702 ; 519  |//!
                            21703 ; 520  |//! \return
                            21704 ; 521  |//!
                            21705 ; 522  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            21706 ; 523  |//!         must be called before calling any other music library functions.
                            21707 ; 524  |///////////////////////////////////////////////////////////////////////
                            21708 ; 525  |_reentrant INT ML_BuildSecTableFile(INT a, INT b, INT *c);
                            21709 ; 526  |
                            21710 ; 527  |///////////////////////////////////////////////////////////////////////
                            21711 ; 528  |//! \brief
                            21712 ; 529  |//!
                            21713 ; 530  |//! \fntype Function
                            21714 ; 531  |//!
                            21715 ; 532  |//! Preload the list, prepare for renew.
                            21716 ; 533  |//! IsColdBoot=TRUE: loads the list content and the path name to the on_the_fly_list
                            21717 ; 534  |//! structure in RAM.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 363

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21718 ; 535  |//! IsColdBoot=FALSE: updates the path name only, to the on_the_fly_list structure
                            21719 ; 536  |//! in RAM.
                            21720 ; 537  |//!
                            21721 ; 538  |//! \param[in]  uint24 IsColdBoot - Possible values: TRUE or FALSE
                            21722 ; 539  |//!
                            21723 ; 540  |//! \return
                            21724 ; 541  |//!
                            21725 ; 542  |//! \note   Use IsColdBoot=TRUE only once when the machine boot-up, other
                            21726 ; 543  |//!         time when you need to renew the list, use IsColdBoot=FALSE instead.
                            21727 ; 544  |///////////////////////////////////////////////////////////////////////
                            21728 ; 545  |void ML_LoadOnTheGo(uint24 IsColdBoot);
                            21729 ; 546  |
                            21730 ; 547  |///////////////////////////////////////////////////////////////////////
                            21731 ; 548  |//! \brief
                            21732 ; 549  |//!
                            21733 ; 550  |//! \fntype Function
                            21734 ; 551  |//!
                            21735 ; 552  |//! Save the list to flash memory.
                            21736 ; 553  |//!
                            21737 ; 554  |//! \param[in]
                            21738 ; 555  |//!
                            21739 ; 556  |//! \return
                            21740 ; 557  |//!
                            21741 ; 558  |//! \note   It is recommended to save the list as soon as possible after it was
                            21742 ; 559  |//!         changed by the user.
                            21743 ; 560  |///////////////////////////////////////////////////////////////////////
                            21744 ; 561  |void ML_SaveOnTheGo(void);      /* call at shutdownmenu.c to save the list */
                            21745 ; 562  |
                            21746 ; 563  |///////////////////////////////////////////////////////////////////////
                            21747 ; 564  |//! \brief
                            21748 ; 565  |//!
                            21749 ; 566  |//! \fntype Function
                            21750 ; 567  |//! When the Music Lib is rebuilding, the path of each song is
                            21751 ; 568  |//! compared with the path stored in the on_the_fly_list structure, to decide if it was in
                                   the
                            21752 ; 569  |//! list before, if so the ID is replaced by the new songID, and the song is keep in the l
                                  ist.
                            21753 ; 570  |//! Otherwise the song is deleted.
                            21754 ; 571  |//!
                            21755 ; 572  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            21756 ; 573  |//! \param[in]  uint24 _X * temp_path - Input value, the path of song to be checked.
                            21757 ; 574  |//! \param[in]  uint24 newID - Input value, the new songID of the song.
                            21758 ; 575  |//!
                            21759 ; 576  |//! \return
                            21760 ; 577  |//!
                            21761 ; 578  |///////////////////////////////////////////////////////////////////////
                            21762 ; 579  |void ML_ChkOnTheGo(uint24 Media_type, uint24 _X * temp_path, uint24 newID);
                            21763 ; 580  |
                            21764 ; 581  |///////////////////////////////////////////////////////////////////////
                            21765 ; 582  |//! \brief
                            21766 ; 583  |//!
                            21767 ; 584  |//! \fntype Function
                            21768 ; 585  |//!
                            21769 ; 586  |//! Set a flag for all the songs of Media_type to be keep or delete
                            21770 ; 587  |//! in the ML_UpdateOnTheGo().
                            21771 ; 588  |//!
                            21772 ; 589  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            21773 ; 590  |//! \param[in]  uint24 value - Possible values: TRUE (song will be keep in the list); INDE
                                  X_EOF (song will be deleted)
                            21774 ; 591  |//!
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 364

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21775 ; 592  |//! \return
                            21776 ; 593  |//!
                            21777 ; 594  |///////////////////////////////////////////////////////////////////////
                            21778 ; 595  |void ML_ChOnTheGo(uint24 Media_type, uint24 value);
                            21779 ; 596  |
                            21780 ; 597  |///////////////////////////////////////////////////////////////////////
                            21781 ; 598  |//! \brief
                            21782 ; 599  |//!
                            21783 ; 600  |//! \fntype Function
                            21784 ; 601  |//!
                            21785 ; 602  |//! Before the list can be browse, call this function to finalize the list.
                            21786 ; 603  |//!
                            21787 ; 604  |//! \param[in]  none
                            21788 ; 605  |//!
                            21789 ; 606  |//! \return
                            21790 ; 607  |//!
                            21791 ; 608  |///////////////////////////////////////////////////////////////////////
                            21792 ; 609  |void ML_UpdateOnTheGo(void);
                            21793 ; 610  |
                            21794 ; 611  |///////////////////////////////////////////////////////////////////////
                            21795 ; 612  |//! \brief
                            21796 ; 613  |//!
                            21797 ; 614  |//! \fntype Function
                            21798 ; 615  |//!
                            21799 ; 616  |//! Called by UI, to initialize the parameters before insert any item.
                            21800 ; 617  |//! Call only once before inserting items. Call once for each media.
                            21801 ; 618  |//!
                            21802 ; 619  |//! \param[in]  none
                            21803 ; 620  |//!
                            21804 ; 621  |//! \return
                            21805 ; 622  |//!
                            21806 ; 623  |///////////////////////////////////////////////////////////////////////
                            21807 ; 624  |void ML_InitVoiceParameter(void);
                            21808 ; 625  |
                            21809 ; 626  |///////////////////////////////////////////////////////////////////////
                            21810 ; 627  |//! \brief
                            21811 ; 628  |//!
                            21812 ; 629  |//! \fntype Function
                            21813 ; 630  |//!
                            21814 ; 631  |//! \param[in]
                            21815 ; 632  |//!
                            21816 ; 633  |//! \return
                            21817 ; 634  |//!
                            21818 ; 635  |///////////////////////////////////////////////////////////////////////
                            21819 ; 636  |void ML_LoadVoiceParameter(uint24 Rec_type);
                            21820 ; 637  |
                            21821 ; 638  |///////////////////////////////////////////////////////////////////////
                            21822 ; 639  |//! \brief
                            21823 ; 640  |//!
                            21824 ; 641  |//! \fntype Function
                            21825 ; 642  |//!
                            21826 ; 643  |//! Called by UI, the ML_AddEntryToVoice is the voice library
                            21827 ; 644  |//! building algorithms for the flash-type memory by sorting the voice files by file names
                                  .
                            21828 ; 645  |//! Called once for each voice file, the information is recorded in music library.
                            21829 ; 646  |//!
                            21830 ; 647  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            21831 ; 648  |//! \param[in]  RAM_SONG_INFO_T *song_info - struct to store the song information passed f
                                  rom UI, this struct will be placed in ghdr\musiclib_ghdr.h and included in UI files
                            21832 ; 649  |//! \param[in]  uint24 action - option = 0 // always set zero
                            21833 ; 650  |//!
                            21834 ; 651  |//! \return
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 365

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21835 ; 652  |//!
                            21836 ; 653  |///////////////////////////////////////////////////////////////////////
                            21837 ; 654  |void ML_AddEntryToVoice(uint24 Rec_type, RAM_SONG_INFO_T *song_info, uint24 action);
                            21838 ; 655  |
                            21839 ; 656  |///////////////////////////////////////////////////////////////////////
                            21840 ; 657  |//! \brief
                            21841 ; 658  |//!
                            21842 ; 659  |//! \fntype Function
                            21843 ; 660  |//!
                            21844 ; 661  |//! Called by UI, flush sorted and associate list to flash when no
                            21845 ; 662  |//! more voice needed to be added for that media. This function finalizes the voice buildi
                                  ng
                            21846 ; 663  |//! of music library for that particular media.
                            21847 ; 664  |//!
                            21848 ; 665  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            21849 ; 666  |//!
                            21850 ; 667  |//! \return
                            21851 ; 668  |//!
                            21852 ; 669  |//! \note   Bulid the library first (call ML_AddEntryToVoice) before calling this
                            21853 ; 670  |//!         function.
                            21854 ; 671  |///////////////////////////////////////////////////////////////////////
                            21855 ; 672  |void ML_FlushVoiceToFlash(uint24 Rec_type);
                            21856 ; 673  |
                            21857 ; 674  |///////////////////////////////////////////////////////////////////////
                            21858 ; 675  |//! \brief
                            21859 ; 676  |//!
                            21860 ; 677  |//! \fntype Function
                            21861 ; 678  |//!
                            21862 ; 679  |//! Called by UI, the merge the music library tables album,
                            21863 ; 680  |//! artist, genre, song and year.
                            21864 ; 681  |//!
                            21865 ; 682  |//! \param[in]  none
                            21866 ; 683  |//!
                            21867 ; 684  |//! \return
                            21868 ; 685  |//!
                            21869 ; 686  |///////////////////////////////////////////////////////////////////////
                            21870 ; 687  |void ML_MergeLibraryTables(void);
                            21871 ; 688  |
                            21872 ; 689  |///////////////////////////////////////////////////////////////////////
                            21873 ; 690  |//! \brief
                            21874 ; 691  |//!
                            21875 ; 692  |//! \fntype Function
                            21876 ; 693  |//!
                            21877 ; 694  |//! Called by UI, the merge the music library tables album,
                            21878 ; 695  |//! artist, genre, song and year.
                            21879 ; 696  |//!
                            21880 ; 697  |//! \param[in]  none
                            21881 ; 698  |//!
                            21882 ; 699  |//! \return
                            21883 ; 700  |//!
                            21884 ; 701  |///////////////////////////////////////////////////////////////////////
                            21885 ; 702  |INT _reentrant PathFormationPartial(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            21886 ; 703  |INT _reentrant PathFormation(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            21887 
                            21889 
                            21890 ; 704  |_reentrant void TrimUnicodeString(UCS3* pString);
                            21891 ; 705  |_reentrant void TrimPackedString(UCS3* pString);
                            21892 ; 706  |
                            21893 ; 707  |///////////////////////////////////////////////////////////////////////
                            21894 ; 708  |//! \brief
                            21895 ; 709  |//!
                            21896 ; 710  |//! \fntype Function
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 366

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21897 ; 711  |//!
                            21898 ; 712  |//! \param[in]
                            21899 ; 713  |//!
                            21900 ; 714  |//! \return
                            21901 ; 715  |//!
                            21902 ; 716  |///////////////////////////////////////////////////////////////////////
                            21903 ; 717  |_reentrant void ML_FlushSortedListToFlash(uint24 u24MediaType);
                            21904 ; 718  |
                            21905 ; 719  |/*========================================================================================
                                  ========*/
                            21906 ; 720  |
                            21907 ; 721  |// Siukoon 2005-02-28
                            21908 ; 722  |#define MUSICLIB_STDRIVE_NUMBER     (0)
                            21909 ; 723  |#ifdef _SUPPORT_2000_SONGS_
                            21910 ; 724  |#define MUSICLIB_FILESIZE_IN_BYTE   (4194304L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)
                                  *2
                            21911 ; 725  |#else
                            21912 ; 726  |#define MUSICLIB_FILESIZE_IN_BYTE   (2097152L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)
                                  *2
                            21913 ; 727  |#endif  // _SUPPORT_2000_SONGS_
                            21914 ; 728  |#define MUSICLIB_FLASHPART_FILESIZE_IN_BYTE   (MUSICLIB_FILESIZE_IN_BYTE/2)
                            21915 ; 729  |#define WORD_PER_SECTOR             (171)
                            21916 ; 730  |#define BYTE_PER_SECTOR             (512)
                            21917 ; 731  |#define MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/BYTE_PER_SECTOR)
                            21918 ; 732  |#define MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/BYTE_PE
                                  R_SECTOR)
                            21919 ; 733  |
                            21920 ; 734  |#define LB_BYTE_PER_SECTOR          (2048)
                            21921 ; 735  |#define LB_MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/LB_BYTE_PER_SECTOR)
                            21922 ; 736  |#define LB_MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/LB_B
                                  YTE_PER_SECTOR)
                            21923 ; 737  |
                            21924 ; 738  |#define MUSICLIB_FAT_ERROR_NOT_ENOUGH_MEDIA_SPACE       1
                            21925 ; 739  |#define MUSICLIB_FAT_ERROR_CREATE_FILE                  2
                            21926 ; 740  |#define MUSICLIB_FAT_ERROR_DELETE_FILE                  3
                            21927 ; 741  |#define MUSICLIB_FAT_ERROR_OPEN_FILE                    4
                            21928 ; 742  |
                            21929 ; 743  |/////////////////////
                            21930 ; 744  |
                            21931 ; 745  |#define LONG_SIZE_IN_BYTE                               (6)
                            21932 ; 746  |
                            21933 ; 747  |#ifdef _SUPPORT_2000_SONGS_
                            21934 ; 748  |#define SEC_TABLE_SIZE_IN_LONG                  (16384) // DATABASE_SIZE
                            21935 ; 749  |#else
                            21936 ; 750  |#define SEC_TABLE_SIZE_IN_LONG                  (8192)  // DATABASE_SIZE
                            21937 ; 751  |#endif // _SUPPORT_2000_SONGS_
                            21938 ; 752  |#define SEC_TABLE_SIZE_IN_BYTE                  (SEC_TABLE_SIZE_IN_LONG*LONG_SIZE_IN_BYTE)
                                  
                            21939 ; 753  |
                            21940 ; 754  |#define SEC_TABLE_FLASHPART_SIZE_IN_LONG        (SEC_TABLE_SIZE_IN_LONG/2)
                            21941 ; 755  |#define SEC_TABLE_FLASHPART_SIZE_IN_BYTE        (SEC_TABLE_SIZE_IN_BYTE/2)
                            21942 ; 756  |
                            21943 ; 757  |#define NUM_OF_LONG_PER_512SEC          (85)    // 512/6=>85
                            21944 ; 758  |#ifdef _SUPPORT_2000_SONGS_
                            21945 ; 759  |#define NUM_OF_LEVEL2_SEC                               (194)   /* 97x2 */
                            21946 ; 760  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (97)    /* 8192/85 */
                            21947 ; 761  |#else
                            21948 ; 762  |#define NUM_OF_LEVEL2_SEC                               (98)    /* 49x2 */
                            21949 ; 763  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (49)    /* 4096/85 */
                            21950 ; 764  |#endif // _SUPPORT_2000_SONGS_
                            21951 ; 765  |#define LEVEL2_TABLE_SIZE                               (NUM_OF_LEVEL2_SEC*2)
                            21952 ; 766  |#define SEC_TABLE_FLASH_START_SEC               (0x00)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 367

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21953 ; 767  |#define SEC_TABLE_SD_START_SEC                  (NUM_OF_LEVEL2_FLASHPART_SEC)
                            21954 ; 768  |
                            21955 ; 769  |#define SEC_TABLE_FILESIZE_IN_BYTE              (BYTE_PER_SECTOR*NUM_OF_LEVEL2_SEC)
                            21956 ; 770  |#ifdef _SUPPORT_2000_SONGS_
                            21957 ; 771  |#define BYTE_FILL_INTERDB_GAP                   (320)   // 512-((8192-(85*96))*6)
                            21958 ; 772  |#else
                            21959 ; 773  |#define BYTE_FILL_INTERDB_GAP                   (((NUM_OF_LEVEL2_FLASHPART_SEC*NUM_OF_LONG
                                  _PER_512SEC)-SEC_TABLE_FLASHPART_SIZE_IN_LONG)*LONG_SIZE_IN_BYTE+2)
                            21960 ; 774  |#endif  // _SUPPORT_2000_SONGS_
                            21961 ; 775  |
                            21962 ; 776  |#define LB_SEC_TABLE_SIZE_IN_LONG                       (LB_MUSICLIB_FILESIZE_IN_SECTOR)
                            21963 ; 777  |#define LB_SEC_TABLE_SIZE_IN_BYTE                       (LB_SEC_TABLE_SIZE_IN_LONG*LONG_SI
                                  ZE_IN_BYTE)
                            21964 ; 778  |
                            21965 ; 779  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_LONG     (LB_SEC_TABLE_SIZE_IN_LONG/2)
                            21966 ; 780  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_BYTE     (LB_SEC_TABLE_SIZE_IN_BYTE/2)
                            21967 ; 781  |
                            21968 ; 782  |#define NUM_OF_LONG_PER_2048SEC                     (341)   // 2048/6=>341
                            21969 ; 783  |#ifdef _SUPPORT_2000_SONGS_
                            21970 ; 784  |#define NUM_OF_LEVEL2_2048SEC                           (49)    // 16384/341=>49
                            21971 ; 785  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (25)    /* 8192/341=>25 */
                            21972 ; 786  |#else
                            21973 ; 787  |#define NUM_OF_LEVEL2_2048SEC                           (25)    // 8192/341=>25
                            21974 ; 788  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (13)    /* 4096/341=>13 */
                            21975 ; 789  |#endif // _SUPPORT_2000_SONGS_
                            21976 ; 790  |
                            21977 ; 791  |#ifdef _SUPPORT_2000_SONGS_
                            21978 ; 792  |#define BYTE_FILL_INTERDB_GAP_2048                      (2000)  // 2048-((8192-(341*24))*6
                                  )
                            21979 ; 793  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2532)  // 99328-96796
                            21980 ; 794  |#else
                            21981 ; 795  |#define BYTE_FILL_INTERDB_GAP_2048                      (((341-4)*6)+2) //2024
                            21982 ; 796  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2556)  // 50176-47620
                            21983 ; 797  |#endif // _SUPPORT_2000_SONGS_
                            21984 ; 798  |
                            21985 ; 799  |#ifdef __cplusplus
                            21986 ; 800  |}
                            21987 ; 801  |#endif
                            21988 ; 802  |
                            21989 ; 803  |#endif  /* MUSICLIB_GHDR_H */
                            21990 
                            21992 
                            21993 ; 6    |#endif  // USE_PLAYLIST3
                            21994 ; 7    |
                            21995 ; 8    |#ifndef QUICK_SWITCH_TIMEOUT_TIME
                            21996 ; 9    |// change from 500ms t0 400ms  to reduce inter-song delay by 0.1 sec (8-11-2005)
                            21997 ; 10   |#define QUICK_SWITCH_TIMEOUT_TIME 400   
                            21998 ; 11   |#endif
                            21999 ; 12   |
                            22000 ; 13   |//These are in the DecoderSR/DecoderCSR
                            22001 ; 14   |#define DECODER_VBRFlag         1<<1
                            22002 ; 15   |#define DECODER_PAUSED          1<<5
                            22003 ; 16   |#define DECODER_STOPPED         1<<6
                            22004 ; 17   |#define DECODER_SYNCED          1<<10
                            22005 ; 18   |#define DECODER_PLAYING         1<<12
                            22006 ; 19   |#define DECODER_END_OF_SONG     1<<13           // in DecoderCSR
                            22007 ; 20   |#define DECODER_SONG_INFO       1<<15
                            22008 ; 21   |#define DECODER_FILE_IS_OPEN    1<<16
                            22009 ; 22   |#define DECODER_A_SET           1<<18
                            22010 ; 23   |#define DECODER_B_SET           1<<19
                            22011 ; 24   |#define DECODER_BAD_FILE        1<<21
                            22012 ; 25   |#define DECODER_LOOKING_FOR_SYNC 1<<22
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 368

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22013 ; 26   |
                            22014 ; 27   |#define SEEK_NONE 0
                            22015 ; 28   |#define SEEK_FFWD 1
                            22016 ; 29   |#define SEEK_RWND -1
                            22017 ; 30   |
                            22018 ; 31   |extern _X int g_iSeeking;
                            22019 ; 32   |extern _X INT g_iPlayerState;
                            22020 ; 33   |
                            22021 ; 34   |#ifdef USE_PLAYLIST3
                            22022 ; 35   |extern BOOL bSystemInit;
                            22023 ; 36   |extern uint24   g_is_SD_inserted;
                            22024 ; 37   |extern BOOL bResume;
                            22025 ; 38   |#endif  // USE_PLAYLIST3
                            22026 ; 39   |
                            22027 ; 40   |#ifdef USE_PLAYLIST3
                            22028 ; 41   |void _reentrant ML_browsing_app_init(void);
                            22029 ; 42   |#endif  // USE_PLAYLIST3
                            22030 ; 43   |
                            22031 ; 44   |#endif
                            22032 
                            22034 
                            22035 ; 22   |#include "const.h"
                            22036 
                            22038 
                            22039 ; 1    |//******************************************************************************
                            22040 ; 2    |// Copyright(C) SigmaTel, Inc. 2000
                            22041 ; 3    |//
                            22042 ; 4    |//  Use these values to reduce memory
                            22043 ; 5    |//;******************************************************************************
                            22044 ; 6    |
                            22045 ; 7    |#ifndef _CONST_H
                            22046 ; 8    |#define _CONST_H
                            22047 ; 9    |
                            22048 ; 10   |
                            22049 ; 11   |extern unsigned int _Y const_zero;    
                            22050 ; 12   |extern unsigned int _Y const_one;     
                            22051 ; 13   |extern unsigned int _Y const_two;     
                            22052 ; 14   |extern unsigned int _Y const_three;   
                            22053 ; 15   |extern unsigned int _Y const_four;    
                            22054 ; 16   |extern unsigned int _Y const_eight;   
                            22055 ; 17   |extern unsigned int _Y const_12;   
                            22056 ; 18   |extern unsigned int _Y const_16;   
                            22057 ; 19   |extern unsigned int _Y const_24;      
                            22058 ; 20   |extern unsigned int _Y const_32;     
                            22059 ; 21   |extern unsigned int _Y const_minus_1; 
                            22060 ; 22   |extern unsigned int _Y fract_one;     
                            22061 ; 23   |
                            22062 ; 24   |#endif
                            22063 
                            22065 
                            22066 ; 23   |#include "hwequ.h"
                            22067 
                            22069 
                            22070 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            22071 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2001
                            22072 ; 3    |//  File        : hwequ.inc
                            22073 ; 4    |//  Description : STMP Hardware Constants
                            22074 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            22075 ; 6    |
                            22076 ; 7    |// ////////////////////////////////////////////////////////////////////////////////
                            22077 ; 8    |// hwequ is being eliminated for SDK3XXX.  For SDK2.5XX it will now reside in the   
                            22078 ; 9    |// local folder instead of ..\inc.  All register includes are converted to .h by 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 369

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22079 ; 10   |// registers.mk placed in the ..\lcdexample\player\output_XXXX folder.
                            22080 ; 11   |// ////////////////////////////////////////////////////////////////////////////////
                            22081 ; 12   |
                            22082 ; 13   |#if (!defined(HWEQU_INC))
                            22083 ; 14   |#define HWEQU_INC 1
                            22084 ; 15   |
                            22085 ; 16   |#include "types.h"
                            22086 ; 17   |#include "regsclkctrl.h"
                            22087 ; 18   |#include "regscore.h"
                            22088 ; 19   |#include "regscodec.h"
                            22089 ; 20   |#include "regsdcdc.h"
                            22090 ; 21   |#include "regsemc.h"
                            22091 ; 22   |#include "regsgpio.h"
                            22092 ; 23   |#include "regsi2c.h"
                            22093 ; 24   |#include "regsi2s.h"
                            22094 ; 25   |#include "regsicoll.h"
                            22095 ; 26   |#include "regslradc.h"
                            22096 ; 27   |#include "regspwm.h"
                            22097 ; 28   |#include "regsrevision.h"
                            22098 ; 29   |#include "regsrtc.h"
                            22099 ; 30   |#include "regsspare.h"
                            22100 ; 31   |#include "regsspi.h"
                            22101 ; 32   |#include "regsswizzle.h"
                            22102 ; 33   |#include "regssdram.h"
                            22103 ; 34   |#include "regstb.h"
                            22104 ; 35   |#include "regstimer.h"
                            22105 ; 36   |#include "regsusb20.h"
                            22106 ; 37   |#include "regsusb20phy.h"
                            22107 ; 38   |
                            22108 ; 39   |
                            22109 ; 40   |#endif // if (!@def(hwequ))
                            22110 ; 41   |
                            22111 
                            22113 
                            22114 ; 24   |#include "timedatemenu.h"
                            22115 
                            22117 
                            22118 ; 1    |#ifndef _TIMEDATE_H
                            22119 ; 2    |#define _TIMEDATE_H
                            22120 ; 3    |
                            22121 ; 4    |#include "types.h"
                            22122 
                            22124 
                            22125 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            22126 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            22127 ; 3    |//
                            22128 ; 4    |// Filename: types.h
                            22129 ; 5    |// Description: Standard data types
                            22130 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            22131 ; 7    |
                            22132 ; 8    |#ifndef _TYPES_H
                            22133 ; 9    |#define _TYPES_H
                            22134 ; 10   |
                            22135 ; 11   |// TODO:  move this outta here!
                            22136 ; 12   |#if !defined(NOERROR)
                            22137 ; 13   |#define NOERROR 0
                            22138 ; 14   |#define SUCCESS 0
                            22139 ; 15   |#endif 
                            22140 ; 16   |#if !defined(SUCCESS)
                            22141 ; 17   |#define SUCCESS  0
                            22142 ; 18   |#endif
                            22143 ; 19   |#if !defined(ERROR)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 370

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22144 ; 20   |#define ERROR   -1
                            22145 ; 21   |#endif
                            22146 ; 22   |#if !defined(FALSE)
                            22147 ; 23   |#define FALSE 0
                            22148 ; 24   |#endif
                            22149 ; 25   |#if !defined(TRUE)
                            22150 ; 26   |#define TRUE  1
                            22151 ; 27   |#endif
                            22152 ; 28   |
                            22153 ; 29   |#if !defined(NULL)
                            22154 ; 30   |#define NULL 0
                            22155 ; 31   |#endif
                            22156 ; 32   |
                            22157 ; 33   |#define MAX_INT     0x7FFFFF
                            22158 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            22159 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            22160 ; 36   |#define MAX_ULONG   (-1) 
                            22161 ; 37   |
                            22162 ; 38   |#define WORD_SIZE   24              // word size in bits
                            22163 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            22164 ; 40   |
                            22165 ; 41   |
                            22166 ; 42   |#define BYTE    unsigned char       // btVarName
                            22167 ; 43   |#define CHAR    signed char         // cVarName
                            22168 ; 44   |#define USHORT  unsigned short      // usVarName
                            22169 ; 45   |#define SHORT   unsigned short      // sVarName
                            22170 ; 46   |#define WORD    unsigned int        // wVarName
                            22171 ; 47   |#define INT     signed int          // iVarName
                            22172 ; 48   |#define DWORD   unsigned long       // dwVarName
                            22173 ; 49   |#define LONG    signed long         // lVarName
                            22174 ; 50   |#define BOOL    unsigned int        // bVarName
                            22175 ; 51   |#define FRACT   _fract              // frVarName
                            22176 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            22177 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            22178 ; 54   |#define FLOAT   float               // fVarName
                            22179 ; 55   |#define DBL     double              // dVarName
                            22180 ; 56   |#define ENUM    enum                // eVarName
                            22181 ; 57   |#define CMX     _complex            // cmxVarName
                            22182 ; 58   |typedef WORD UCS3;                   // 
                            22183 ; 59   |
                            22184 ; 60   |#define UINT16  unsigned short
                            22185 ; 61   |#define UINT8   unsigned char   
                            22186 ; 62   |#define UINT32  unsigned long
                            22187 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            22188 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            22189 ; 65   |#define WCHAR   UINT16
                            22190 ; 66   |
                            22191 ; 67   |//UINT128 is 16 bytes or 6 words
                            22192 ; 68   |typedef struct UINT128_3500 {   
                            22193 ; 69   |    int val[6];     
                            22194 ; 70   |} UINT128_3500;
                            22195 ; 71   |
                            22196 ; 72   |#define UINT128   UINT128_3500
                            22197 ; 73   |
                            22198 ; 74   |// Little endian word packed byte strings:   
                            22199 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            22200 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            22201 ; 77   |// Little endian word packed byte strings:   
                            22202 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            22203 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 371

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22204 ; 80   |
                            22205 ; 81   |// Declare Memory Spaces To Use When Coding
                            22206 ; 82   |// A. Sector Buffers
                            22207 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            22208 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            22209 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            22210 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            22211 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            22212 ; 88   |// B. Media DDI Memory
                            22213 ; 89   |#define MEDIA_DDI_MEM _Y
                            22214 ; 90   |
                            22215 ; 91   |
                            22216 ; 92   |
                            22217 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            22218 ; 94   |// Examples of circular pointers:
                            22219 ; 95   |//    INT CIRC cpiVarName
                            22220 ; 96   |//    DWORD CIRC cpdwVarName
                            22221 ; 97   |
                            22222 ; 98   |#define RETCODE INT                 // rcVarName
                            22223 ; 99   |
                            22224 ; 100  |// generic bitfield structure
                            22225 ; 101  |struct Bitfield {
                            22226 ; 102  |    unsigned int B0  :1;
                            22227 ; 103  |    unsigned int B1  :1;
                            22228 ; 104  |    unsigned int B2  :1;
                            22229 ; 105  |    unsigned int B3  :1;
                            22230 ; 106  |    unsigned int B4  :1;
                            22231 ; 107  |    unsigned int B5  :1;
                            22232 ; 108  |    unsigned int B6  :1;
                            22233 ; 109  |    unsigned int B7  :1;
                            22234 ; 110  |    unsigned int B8  :1;
                            22235 ; 111  |    unsigned int B9  :1;
                            22236 ; 112  |    unsigned int B10 :1;
                            22237 ; 113  |    unsigned int B11 :1;
                            22238 ; 114  |    unsigned int B12 :1;
                            22239 ; 115  |    unsigned int B13 :1;
                            22240 ; 116  |    unsigned int B14 :1;
                            22241 ; 117  |    unsigned int B15 :1;
                            22242 ; 118  |    unsigned int B16 :1;
                            22243 ; 119  |    unsigned int B17 :1;
                            22244 ; 120  |    unsigned int B18 :1;
                            22245 ; 121  |    unsigned int B19 :1;
                            22246 ; 122  |    unsigned int B20 :1;
                            22247 ; 123  |    unsigned int B21 :1;
                            22248 ; 124  |    unsigned int B22 :1;
                            22249 ; 125  |    unsigned int B23 :1;
                            22250 ; 126  |};
                            22251 ; 127  |
                            22252 ; 128  |union BitInt {
                            22253 ; 129  |        struct Bitfield B;
                            22254 ; 130  |        int        I;
                            22255 ; 131  |};
                            22256 ; 132  |
                            22257 ; 133  |#define MAX_MSG_LENGTH 10
                            22258 ; 134  |struct CMessage
                            22259 ; 135  |{
                            22260 ; 136  |        unsigned int m_uLength;
                            22261 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            22262 ; 138  |};
                            22263 ; 139  |
                            22264 ; 140  |typedef struct {
                            22265 ; 141  |    WORD m_wLength;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 372

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22266 ; 142  |    WORD m_wMessage;
                            22267 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            22268 ; 144  |} Message;
                            22269 ; 145  |
                            22270 ; 146  |struct MessageQueueDescriptor
                            22271 ; 147  |{
                            22272 ; 148  |        int *m_pBase;
                            22273 ; 149  |        int m_iModulo;
                            22274 ; 150  |        int m_iSize;
                            22275 ; 151  |        int *m_pHead;
                            22276 ; 152  |        int *m_pTail;
                            22277 ; 153  |};
                            22278 ; 154  |
                            22279 ; 155  |struct ModuleEntry
                            22280 ; 156  |{
                            22281 ; 157  |    int m_iSignaledEventMask;
                            22282 ; 158  |    int m_iWaitEventMask;
                            22283 ; 159  |    int m_iResourceOfCode;
                            22284 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            22285 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            22286 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            22287 ; 163  |    int m_uTimeOutHigh;
                            22288 ; 164  |    int m_uTimeOutLow;
                            22289 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            22290 ; 166  |};
                            22291 ; 167  |
                            22292 ; 168  |union WaitMask{
                            22293 ; 169  |    struct B{
                            22294 ; 170  |        unsigned int m_bNone     :1;
                            22295 ; 171  |        unsigned int m_bMessage  :1;
                            22296 ; 172  |        unsigned int m_bTimer    :1;
                            22297 ; 173  |        unsigned int m_bButton   :1;
                            22298 ; 174  |    } B;
                            22299 ; 175  |    int I;
                            22300 ; 176  |} ;
                            22301 ; 177  |
                            22302 ; 178  |
                            22303 ; 179  |struct Button {
                            22304 ; 180  |        WORD wButtonEvent;
                            22305 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            22306 ; 182  |};
                            22307 ; 183  |
                            22308 ; 184  |struct Message {
                            22309 ; 185  |        WORD wMsgLength;
                            22310 ; 186  |        WORD wMsgCommand;
                            22311 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            22312 ; 188  |};
                            22313 ; 189  |
                            22314 ; 190  |union EventTypes {
                            22315 ; 191  |        struct CMessage msg;
                            22316 ; 192  |        struct Button Button ;
                            22317 ; 193  |        struct Message Message;
                            22318 ; 194  |};
                            22319 ; 195  |
                            22320 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            22321 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            22322 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            22323 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            22324 ; 200  |
                            22325 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            22326 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 373

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22327 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            22328 ; 204  |
                            22329 ; 205  |#if DEBUG
                            22330 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            22331 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            22332 ; 208  |#else 
                            22333 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            22334 ; 210  |#define DebugBuildAssert(x)    
                            22335 ; 211  |#endif
                            22336 ; 212  |
                            22337 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            22338 ; 214  |//  #pragma asm
                            22339 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            22340 ; 216  |//  #pragma endasm
                            22341 ; 217  |
                            22342 ; 218  |
                            22343 ; 219  |#ifdef COLOR_262K
                            22344 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            22345 ; 221  |#elif defined(COLOR_65K)
                            22346 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            22347 ; 223  |#else
                            22348 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            22349 ; 225  |#endif
                            22350 ; 226  |    
                            22351 ; 227  |#endif // #ifndef _TYPES_H
                            22352 
                            22354 
                            22355 ; 5    |
                            22356 ; 6    |#define TIMEDATE_REFRESH_TIME  100  // 15 seconds
                            22357 ; 7    |
                            22358 ; 8    |enum _TIMEDATEMENU_ID
                            22359 ; 9    |{
                            22360 ; 10   |TIME_DATE_MENU_CLOCK = 0,
                            22361 ; 11   |TIME_DATE_MENU_SET_TIME,
                            22362 ; 12   |TIME_DATE_MENU_SET_DATE,
                            22363 ; 13   |TIME_DATE_MENU_EXIT
                            22364 ; 14   |};
                            22365 ; 15   |
                            22366 ; 16   |#define TIME_DATE_MENU_FIRST    TIME_DATE_MENU_CLOCK
                            22367 ; 17   |#define TIME_DATE_MENU_LAST     TIME_DATE_MENU_EXIT
                            22368 ; 18   |#define TIME_DATE_MENU_COUNT    (TIME_DATE_MENU_LAST-1)
                            22369 ; 19   |
                            22370 ; 20   |#define TIME_DATE_TITLE_X_POS   2
                            22371 ; 21   |#define TIME_DATE_TITLE_Y_POS   8
                            22372 ; 22   |
                            22373 ; 23   |#define TIMEFORMAT_12HOUR 0
                            22374 ; 24   |#define TIMEFORMAT_24HOUR 1
                            22375 ; 25   |
                            22376 ; 26   |#define DATEFORMAT_FIRST                0
                            22377 ; 27   |#define DATEFORMAT_MMDDYYYY 0
                            22378 ; 28   |#define DATEFORMAT_DDMMYYYY 1
                            22379 ; 29   |#define DATEFORMAT_YYYYMMDD 2
                            22380 ; 30   |#define DATEFORMAT_LAST         2
                            22381 ; 31   |
                            22382 ; 32   |//Place the Date in the title of TimeDateMenu
                            22383 ; 33   |#define DAYNAME_X_POS   0                       
                            22384 ; 34   |#define DAYNAME_Y_POS   48
                            22385 ; 35   |#define DATE_X_POS              50
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 374

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22386 ; 36   |#define DATE_Y_POS              48
                            22387 ; 37   |#define TIME_X_POS              0
                            22388 ; 38   |#define TIME_Y_POS              32
                            22389 ; 39   |
                            22390 ; 40   |#define DAYS_OF_WEEK_X_POS      0
                            22391 ; 41   |#define DAYS_OF_WEEK_Y_POS      2
                            22392 ; 42   |#define DATE_BEGIN_XPOS         35
                            22393 ; 43   |#define DATE_BEGIN_YPOS         2
                            22394 ; 44   |#define TIME_NUM_MEDIUM_WIDTH   8
                            22395 ; 45   |#define TIME_DASH_WIDTH         8
                            22396 ; 46   |#define TIME_MONTH_WIDTH                29
                            22397 ; 47   |
                            22398 ; 48   |//Place the real time
                            22399 ; 49   |#define TIME_BEGIN_X_POS        6
                            22400 ; 50   |#define TIME_BEGIN_Y_POS        32
                            22401 ; 51   |#define TIME_NUM_LARGE_WIDTH    13
                            22402 ; 52   |#define TIME_COLON_WIDTH                5
                            22403 ; 53   |
                            22404 ; 54   |// Defines for Days of the Week
                            22405 ; 55   |#define DAYOFWEEK_FIRST 0
                            22406 ; 56   |#define SATURDAY                0
                            22407 ; 57   |#define SUNDAY                  1
                            22408 ; 58   |#define MONDAY                  2
                            22409 ; 59   |#define TUESDAY                 3
                            22410 ; 60   |#define WEDNESDAY               4
                            22411 ; 61   |#define THURSDAY                5
                            22412 ; 62   |#define FRIDAY                  6
                            22413 ; 63   |#define DAYOFWEEK_LAST  6
                            22414 ; 64   |        
                            22415 ; 65   |
                            22416 ; 66   |#define JAN             1
                            22417 ; 67   |#define FEB             2
                            22418 ; 68   |#define MAR             3
                            22419 ; 69   |#define APR             4
                            22420 ; 70   |#define MAY             5
                            22421 ; 71   |#define JUN             6
                            22422 ; 72   |#define JUL             7
                            22423 ; 73   |#define AUG             8
                            22424 ; 74   |#define SEP             9
                            22425 ; 75   |#define OCT             10
                            22426 ; 76   |#define NOV             11
                            22427 ; 77   |#define DEC             12
                            22428 ; 78   |                                        
                            22429 ; 79   |extern void SetRTC(unsigned long);
                            22430 ; 80   |extern unsigned long ReadRTC(void);
                            22431 ; 81   |
                            22432 ; 82   |typedef union   
                            22433 ; 83   |{
                            22434 ; 84   |    struct
                            22435 ; 85   |    {
                            22436 ; 86   |        unsigned int m_iMinutes: 6;
                            22437 ; 87   |        unsigned int m_iHours : 5;
                            22438 ; 88   |        unsigned int m_iDays: 5;
                            22439 ; 89   |        unsigned int m_iMonths: 4;
                            22440 ; 90   |        unsigned int m_iYears: 7;
                            22441 ; 91   |
                            22442 ; 92   |        unsigned int m_iSeconds: 6;
                            22443 ; 93   |        unsigned int m_iDayOfWeek: 3;
                            22444 ; 94   |        }B;
                            22445 ; 95   |        long L;
                            22446 ; 96   |}TimeDateValues_type;
                            22447 ; 97   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 375

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22448 ; 98   |#endif
                            22449 
                            22451 
                            22452 ; 25   |#include "settimemenu.h"
                            22453 
                            22455 
                            22456 ; 1    |#ifndef _SETTIME_H
                            22457 ; 2    |#define _SETTIME_H
                            22458 ; 3    |
                            22459 ; 4    |#include "types.h"
                            22460 
                            22462 
                            22463 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            22464 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            22465 ; 3    |//
                            22466 ; 4    |// Filename: types.h
                            22467 ; 5    |// Description: Standard data types
                            22468 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            22469 ; 7    |
                            22470 ; 8    |#ifndef _TYPES_H
                            22471 ; 9    |#define _TYPES_H
                            22472 ; 10   |
                            22473 ; 11   |// TODO:  move this outta here!
                            22474 ; 12   |#if !defined(NOERROR)
                            22475 ; 13   |#define NOERROR 0
                            22476 ; 14   |#define SUCCESS 0
                            22477 ; 15   |#endif 
                            22478 ; 16   |#if !defined(SUCCESS)
                            22479 ; 17   |#define SUCCESS  0
                            22480 ; 18   |#endif
                            22481 ; 19   |#if !defined(ERROR)
                            22482 ; 20   |#define ERROR   -1
                            22483 ; 21   |#endif
                            22484 ; 22   |#if !defined(FALSE)
                            22485 ; 23   |#define FALSE 0
                            22486 ; 24   |#endif
                            22487 ; 25   |#if !defined(TRUE)
                            22488 ; 26   |#define TRUE  1
                            22489 ; 27   |#endif
                            22490 ; 28   |
                            22491 ; 29   |#if !defined(NULL)
                            22492 ; 30   |#define NULL 0
                            22493 ; 31   |#endif
                            22494 ; 32   |
                            22495 ; 33   |#define MAX_INT     0x7FFFFF
                            22496 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            22497 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            22498 ; 36   |#define MAX_ULONG   (-1) 
                            22499 ; 37   |
                            22500 ; 38   |#define WORD_SIZE   24              // word size in bits
                            22501 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            22502 ; 40   |
                            22503 ; 41   |
                            22504 ; 42   |#define BYTE    unsigned char       // btVarName
                            22505 ; 43   |#define CHAR    signed char         // cVarName
                            22506 ; 44   |#define USHORT  unsigned short      // usVarName
                            22507 ; 45   |#define SHORT   unsigned short      // sVarName
                            22508 ; 46   |#define WORD    unsigned int        // wVarName
                            22509 ; 47   |#define INT     signed int          // iVarName
                            22510 ; 48   |#define DWORD   unsigned long       // dwVarName
                            22511 ; 49   |#define LONG    signed long         // lVarName
                            22512 ; 50   |#define BOOL    unsigned int        // bVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 376

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22513 ; 51   |#define FRACT   _fract              // frVarName
                            22514 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            22515 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            22516 ; 54   |#define FLOAT   float               // fVarName
                            22517 ; 55   |#define DBL     double              // dVarName
                            22518 ; 56   |#define ENUM    enum                // eVarName
                            22519 ; 57   |#define CMX     _complex            // cmxVarName
                            22520 ; 58   |typedef WORD UCS3;                   // 
                            22521 ; 59   |
                            22522 ; 60   |#define UINT16  unsigned short
                            22523 ; 61   |#define UINT8   unsigned char   
                            22524 ; 62   |#define UINT32  unsigned long
                            22525 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            22526 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            22527 ; 65   |#define WCHAR   UINT16
                            22528 ; 66   |
                            22529 ; 67   |//UINT128 is 16 bytes or 6 words
                            22530 ; 68   |typedef struct UINT128_3500 {   
                            22531 ; 69   |    int val[6];     
                            22532 ; 70   |} UINT128_3500;
                            22533 ; 71   |
                            22534 ; 72   |#define UINT128   UINT128_3500
                            22535 ; 73   |
                            22536 ; 74   |// Little endian word packed byte strings:   
                            22537 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            22538 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            22539 ; 77   |// Little endian word packed byte strings:   
                            22540 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            22541 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            22542 ; 80   |
                            22543 ; 81   |// Declare Memory Spaces To Use When Coding
                            22544 ; 82   |// A. Sector Buffers
                            22545 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            22546 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            22547 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            22548 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            22549 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            22550 ; 88   |// B. Media DDI Memory
                            22551 ; 89   |#define MEDIA_DDI_MEM _Y
                            22552 ; 90   |
                            22553 ; 91   |
                            22554 ; 92   |
                            22555 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            22556 ; 94   |// Examples of circular pointers:
                            22557 ; 95   |//    INT CIRC cpiVarName
                            22558 ; 96   |//    DWORD CIRC cpdwVarName
                            22559 ; 97   |
                            22560 ; 98   |#define RETCODE INT                 // rcVarName
                            22561 ; 99   |
                            22562 ; 100  |// generic bitfield structure
                            22563 ; 101  |struct Bitfield {
                            22564 ; 102  |    unsigned int B0  :1;
                            22565 ; 103  |    unsigned int B1  :1;
                            22566 ; 104  |    unsigned int B2  :1;
                            22567 ; 105  |    unsigned int B3  :1;
                            22568 ; 106  |    unsigned int B4  :1;
                            22569 ; 107  |    unsigned int B5  :1;
                            22570 ; 108  |    unsigned int B6  :1;
                            22571 ; 109  |    unsigned int B7  :1;
                            22572 ; 110  |    unsigned int B8  :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 377

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22573 ; 111  |    unsigned int B9  :1;
                            22574 ; 112  |    unsigned int B10 :1;
                            22575 ; 113  |    unsigned int B11 :1;
                            22576 ; 114  |    unsigned int B12 :1;
                            22577 ; 115  |    unsigned int B13 :1;
                            22578 ; 116  |    unsigned int B14 :1;
                            22579 ; 117  |    unsigned int B15 :1;
                            22580 ; 118  |    unsigned int B16 :1;
                            22581 ; 119  |    unsigned int B17 :1;
                            22582 ; 120  |    unsigned int B18 :1;
                            22583 ; 121  |    unsigned int B19 :1;
                            22584 ; 122  |    unsigned int B20 :1;
                            22585 ; 123  |    unsigned int B21 :1;
                            22586 ; 124  |    unsigned int B22 :1;
                            22587 ; 125  |    unsigned int B23 :1;
                            22588 ; 126  |};
                            22589 ; 127  |
                            22590 ; 128  |union BitInt {
                            22591 ; 129  |        struct Bitfield B;
                            22592 ; 130  |        int        I;
                            22593 ; 131  |};
                            22594 ; 132  |
                            22595 ; 133  |#define MAX_MSG_LENGTH 10
                            22596 ; 134  |struct CMessage
                            22597 ; 135  |{
                            22598 ; 136  |        unsigned int m_uLength;
                            22599 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            22600 ; 138  |};
                            22601 ; 139  |
                            22602 ; 140  |typedef struct {
                            22603 ; 141  |    WORD m_wLength;
                            22604 ; 142  |    WORD m_wMessage;
                            22605 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            22606 ; 144  |} Message;
                            22607 ; 145  |
                            22608 ; 146  |struct MessageQueueDescriptor
                            22609 ; 147  |{
                            22610 ; 148  |        int *m_pBase;
                            22611 ; 149  |        int m_iModulo;
                            22612 ; 150  |        int m_iSize;
                            22613 ; 151  |        int *m_pHead;
                            22614 ; 152  |        int *m_pTail;
                            22615 ; 153  |};
                            22616 ; 154  |
                            22617 ; 155  |struct ModuleEntry
                            22618 ; 156  |{
                            22619 ; 157  |    int m_iSignaledEventMask;
                            22620 ; 158  |    int m_iWaitEventMask;
                            22621 ; 159  |    int m_iResourceOfCode;
                            22622 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            22623 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            22624 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            22625 ; 163  |    int m_uTimeOutHigh;
                            22626 ; 164  |    int m_uTimeOutLow;
                            22627 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            22628 ; 166  |};
                            22629 ; 167  |
                            22630 ; 168  |union WaitMask{
                            22631 ; 169  |    struct B{
                            22632 ; 170  |        unsigned int m_bNone     :1;
                            22633 ; 171  |        unsigned int m_bMessage  :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 378

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22634 ; 172  |        unsigned int m_bTimer    :1;
                            22635 ; 173  |        unsigned int m_bButton   :1;
                            22636 ; 174  |    } B;
                            22637 ; 175  |    int I;
                            22638 ; 176  |} ;
                            22639 ; 177  |
                            22640 ; 178  |
                            22641 ; 179  |struct Button {
                            22642 ; 180  |        WORD wButtonEvent;
                            22643 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            22644 ; 182  |};
                            22645 ; 183  |
                            22646 ; 184  |struct Message {
                            22647 ; 185  |        WORD wMsgLength;
                            22648 ; 186  |        WORD wMsgCommand;
                            22649 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            22650 ; 188  |};
                            22651 ; 189  |
                            22652 ; 190  |union EventTypes {
                            22653 ; 191  |        struct CMessage msg;
                            22654 ; 192  |        struct Button Button ;
                            22655 ; 193  |        struct Message Message;
                            22656 ; 194  |};
                            22657 ; 195  |
                            22658 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            22659 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            22660 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            22661 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            22662 ; 200  |
                            22663 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            22664 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            22665 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            22666 ; 204  |
                            22667 ; 205  |#if DEBUG
                            22668 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            22669 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            22670 ; 208  |#else 
                            22671 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            22672 ; 210  |#define DebugBuildAssert(x)    
                            22673 ; 211  |#endif
                            22674 ; 212  |
                            22675 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            22676 ; 214  |//  #pragma asm
                            22677 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            22678 ; 216  |//  #pragma endasm
                            22679 ; 217  |
                            22680 ; 218  |
                            22681 ; 219  |#ifdef COLOR_262K
                            22682 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            22683 ; 221  |#elif defined(COLOR_65K)
                            22684 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            22685 ; 223  |#else
                            22686 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            22687 ; 225  |#endif
                            22688 ; 226  |    
                            22689 ; 227  |#endif // #ifndef _TYPES_H
                            22690 
                            22692 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 379

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22693 ; 5    |#include "timedatemenu.h"
                            22694 
                            22696 
                            22697 ; 1    |#ifndef _TIMEDATE_H
                            22698 ; 2    |#define _TIMEDATE_H
                            22699 ; 3    |
                            22700 ; 4    |#include "types.h"
                            22701 ; 5    |
                            22702 ; 6    |#define TIMEDATE_REFRESH_TIME  100  // 15 seconds
                            22703 ; 7    |
                            22704 ; 8    |enum _TIMEDATEMENU_ID
                            22705 ; 9    |{
                            22706 ; 10   |TIME_DATE_MENU_CLOCK = 0,
                            22707 ; 11   |TIME_DATE_MENU_SET_TIME,
                            22708 ; 12   |TIME_DATE_MENU_SET_DATE,
                            22709 ; 13   |TIME_DATE_MENU_EXIT
                            22710 ; 14   |};
                            22711 ; 15   |
                            22712 ; 16   |#define TIME_DATE_MENU_FIRST    TIME_DATE_MENU_CLOCK
                            22713 ; 17   |#define TIME_DATE_MENU_LAST     TIME_DATE_MENU_EXIT
                            22714 ; 18   |#define TIME_DATE_MENU_COUNT    (TIME_DATE_MENU_LAST-1)
                            22715 ; 19   |
                            22716 ; 20   |#define TIME_DATE_TITLE_X_POS   2
                            22717 ; 21   |#define TIME_DATE_TITLE_Y_POS   8
                            22718 ; 22   |
                            22719 ; 23   |#define TIMEFORMAT_12HOUR 0
                            22720 ; 24   |#define TIMEFORMAT_24HOUR 1
                            22721 ; 25   |
                            22722 ; 26   |#define DATEFORMAT_FIRST                0
                            22723 ; 27   |#define DATEFORMAT_MMDDYYYY 0
                            22724 ; 28   |#define DATEFORMAT_DDMMYYYY 1
                            22725 ; 29   |#define DATEFORMAT_YYYYMMDD 2
                            22726 ; 30   |#define DATEFORMAT_LAST         2
                            22727 ; 31   |
                            22728 ; 32   |//Place the Date in the title of TimeDateMenu
                            22729 ; 33   |#define DAYNAME_X_POS   0                       
                            22730 ; 34   |#define DAYNAME_Y_POS   48
                            22731 ; 35   |#define DATE_X_POS              50
                            22732 ; 36   |#define DATE_Y_POS              48
                            22733 ; 37   |#define TIME_X_POS              0
                            22734 ; 38   |#define TIME_Y_POS              32
                            22735 ; 39   |
                            22736 ; 40   |#define DAYS_OF_WEEK_X_POS      0
                            22737 ; 41   |#define DAYS_OF_WEEK_Y_POS      2
                            22738 ; 42   |#define DATE_BEGIN_XPOS         35
                            22739 ; 43   |#define DATE_BEGIN_YPOS         2
                            22740 ; 44   |#define TIME_NUM_MEDIUM_WIDTH   8
                            22741 ; 45   |#define TIME_DASH_WIDTH         8
                            22742 ; 46   |#define TIME_MONTH_WIDTH                29
                            22743 ; 47   |
                            22744 ; 48   |//Place the real time
                            22745 ; 49   |#define TIME_BEGIN_X_POS        6
                            22746 ; 50   |#define TIME_BEGIN_Y_POS        32
                            22747 ; 51   |#define TIME_NUM_LARGE_WIDTH    13
                            22748 ; 52   |#define TIME_COLON_WIDTH                5
                            22749 ; 53   |
                            22750 ; 54   |// Defines for Days of the Week
                            22751 ; 55   |#define DAYOFWEEK_FIRST 0
                            22752 ; 56   |#define SATURDAY                0
                            22753 ; 57   |#define SUNDAY                  1
                            22754 ; 58   |#define MONDAY                  2
                            22755 ; 59   |#define TUESDAY                 3
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 380

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22756 ; 60   |#define WEDNESDAY               4
                            22757 ; 61   |#define THURSDAY                5
                            22758 ; 62   |#define FRIDAY                  6
                            22759 ; 63   |#define DAYOFWEEK_LAST  6
                            22760 ; 64   |        
                            22761 ; 65   |
                            22762 ; 66   |#define JAN             1
                            22763 ; 67   |#define FEB             2
                            22764 ; 68   |#define MAR             3
                            22765 ; 69   |#define APR             4
                            22766 ; 70   |#define MAY             5
                            22767 ; 71   |#define JUN             6
                            22768 ; 72   |#define JUL             7
                            22769 ; 73   |#define AUG             8
                            22770 ; 74   |#define SEP             9
                            22771 ; 75   |#define OCT             10
                            22772 ; 76   |#define NOV             11
                            22773 ; 77   |#define DEC             12
                            22774 ; 78   |                                        
                            22775 ; 79   |extern void SetRTC(unsigned long);
                            22776 ; 80   |extern unsigned long ReadRTC(void);
                            22777 ; 81   |
                            22778 ; 82   |typedef union   
                            22779 ; 83   |{
                            22780 ; 84   |    struct
                            22781 ; 85   |    {
                            22782 ; 86   |        unsigned int m_iMinutes: 6;
                            22783 ; 87   |        unsigned int m_iHours : 5;
                            22784 ; 88   |        unsigned int m_iDays: 5;
                            22785 ; 89   |        unsigned int m_iMonths: 4;
                            22786 ; 90   |        unsigned int m_iYears: 7;
                            22787 ; 91   |
                            22788 ; 92   |        unsigned int m_iSeconds: 6;
                            22789 ; 93   |        unsigned int m_iDayOfWeek: 3;
                            22790 ; 94   |        }B;
                            22791 ; 95   |        long L;
                            22792 ; 96   |}TimeDateValues_type;
                            22793 ; 97   |
                            22794 ; 98   |#endif
                            22795 
                            22797 
                            22798 ; 6    |
                            22799 ; 7    |#define SET_TIME_TITLE_X_POS    15
                            22800 ; 8    |#define SET_TIME_TITLE_Y_POS    10
                            22801 ; 9    |
                            22802 ; 10   |#define FIRST_TIME_SELECT 0
                            22803 ; 11   |#define HOUR_SELECT 0
                            22804 ; 12   |#define MINUTE_SELECT 1
                            22805 ; 13   |#define TIMEFORMAT_SELECT 2
                            22806 ; 14   |#define TIMEOK_SELECT 3
                            22807 ; 15   |#define TIMECANCEL_SELECT 4
                            22808 ; 16   |#define LAST_TIME_SELECT 4
                            22809 ; 17   |#define TIME_SELECT_ALL 5
                            22810 ; 18   |
                            22811 ; 19   |#define HOUR_X_POS      16
                            22812 ; 20   |#define HOUR_Y_POS      32
                            22813 ; 21   |#define FORMAT_X_POS 16
                            22814 ; 22   |#define FORMAT_Y_POS 40
                            22815 ; 23   |#define OK_TIME_X_POS 16
                            22816 ; 24   |#define OK_TIME_Y_POS  48 
                            22817 ; 25   |#define SAVE_CHANGES_TIME_X_POS 4
                            22818 ; 26   |#define SAVE_CHANGES_TIME_Y_POS 24
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 381

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22819 ; 27   |
                            22820 ; 28   |#define SETTIME_FIRST_SAVE_CHANGES 0
                            22821 ; 29   |#define SETTIME_YES              0
                            22822 ; 30   |#define SETTIME_NO               1
                            22823 ; 31   |#define SETTIME_CANCEL   2
                            22824 ; 32   |#define SETTIME_LAST_SAVE_CHANGES 2
                            22825 ; 33   |
                            22826 ; 34   |#define SETTIME_CLEAR   3 // out of range because it should not be included in options
                            22827 ; 35   |
                            22828 ; 36   |// Not Used
                            22829 ; 37   |//#define MINUTE_X_POS 41
                            22830 ; 38   |//#define MINUTE_Y_POS 56
                            22831 ; 39   |//#define SECOND_X_POS 57
                            22832 ; 40   |//#define SECOND_Y_POS 56
                            22833 ; 41   |//#define MERIDIEM_X_POS 72
                            22834 ; 42   |//#define MERIDIEM_Y_POS 56
                            22835 ; 43   |
                            22836 ; 44   |// External functions
                            22837 ; 45   |extern void SetRTC(unsigned long);
                            22838 ; 46   |extern unsigned long ReadRTC(void);
                            22839 ; 47   |extern _reentrant void UpdateDate(int a, int b, int *Unused);
                            22840 ; 48   |extern _reentrant void UpdateTime(int a, int b, int *Unused);
                            22841 ; 49   |
                            22842 ; 50   |#endif
                            22843 ; 51   |
                            22844 
                            22846 
                            22847 ; 26   |#include "setdatemenu.h"
                            22848 
                            22850 
                            22851 ; 1    |#ifndef _SETDATE_H
                            22852 ; 2    |#define _SETDATE_H
                            22853 ; 3    |
                            22854 ; 4    |#include "types.h"
                            22855 
                            22857 
                            22858 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            22859 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            22860 ; 3    |//
                            22861 ; 4    |// Filename: types.h
                            22862 ; 5    |// Description: Standard data types
                            22863 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            22864 ; 7    |
                            22865 ; 8    |#ifndef _TYPES_H
                            22866 ; 9    |#define _TYPES_H
                            22867 ; 10   |
                            22868 ; 11   |// TODO:  move this outta here!
                            22869 ; 12   |#if !defined(NOERROR)
                            22870 ; 13   |#define NOERROR 0
                            22871 ; 14   |#define SUCCESS 0
                            22872 ; 15   |#endif 
                            22873 ; 16   |#if !defined(SUCCESS)
                            22874 ; 17   |#define SUCCESS  0
                            22875 ; 18   |#endif
                            22876 ; 19   |#if !defined(ERROR)
                            22877 ; 20   |#define ERROR   -1
                            22878 ; 21   |#endif
                            22879 ; 22   |#if !defined(FALSE)
                            22880 ; 23   |#define FALSE 0
                            22881 ; 24   |#endif
                            22882 ; 25   |#if !defined(TRUE)
                            22883 ; 26   |#define TRUE  1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 382

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22884 ; 27   |#endif
                            22885 ; 28   |
                            22886 ; 29   |#if !defined(NULL)
                            22887 ; 30   |#define NULL 0
                            22888 ; 31   |#endif
                            22889 ; 32   |
                            22890 ; 33   |#define MAX_INT     0x7FFFFF
                            22891 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            22892 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            22893 ; 36   |#define MAX_ULONG   (-1) 
                            22894 ; 37   |
                            22895 ; 38   |#define WORD_SIZE   24              // word size in bits
                            22896 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            22897 ; 40   |
                            22898 ; 41   |
                            22899 ; 42   |#define BYTE    unsigned char       // btVarName
                            22900 ; 43   |#define CHAR    signed char         // cVarName
                            22901 ; 44   |#define USHORT  unsigned short      // usVarName
                            22902 ; 45   |#define SHORT   unsigned short      // sVarName
                            22903 ; 46   |#define WORD    unsigned int        // wVarName
                            22904 ; 47   |#define INT     signed int          // iVarName
                            22905 ; 48   |#define DWORD   unsigned long       // dwVarName
                            22906 ; 49   |#define LONG    signed long         // lVarName
                            22907 ; 50   |#define BOOL    unsigned int        // bVarName
                            22908 ; 51   |#define FRACT   _fract              // frVarName
                            22909 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            22910 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            22911 ; 54   |#define FLOAT   float               // fVarName
                            22912 ; 55   |#define DBL     double              // dVarName
                            22913 ; 56   |#define ENUM    enum                // eVarName
                            22914 ; 57   |#define CMX     _complex            // cmxVarName
                            22915 ; 58   |typedef WORD UCS3;                   // 
                            22916 ; 59   |
                            22917 ; 60   |#define UINT16  unsigned short
                            22918 ; 61   |#define UINT8   unsigned char   
                            22919 ; 62   |#define UINT32  unsigned long
                            22920 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            22921 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            22922 ; 65   |#define WCHAR   UINT16
                            22923 ; 66   |
                            22924 ; 67   |//UINT128 is 16 bytes or 6 words
                            22925 ; 68   |typedef struct UINT128_3500 {   
                            22926 ; 69   |    int val[6];     
                            22927 ; 70   |} UINT128_3500;
                            22928 ; 71   |
                            22929 ; 72   |#define UINT128   UINT128_3500
                            22930 ; 73   |
                            22931 ; 74   |// Little endian word packed byte strings:   
                            22932 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            22933 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            22934 ; 77   |// Little endian word packed byte strings:   
                            22935 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            22936 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            22937 ; 80   |
                            22938 ; 81   |// Declare Memory Spaces To Use When Coding
                            22939 ; 82   |// A. Sector Buffers
                            22940 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            22941 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            22942 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            22943 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 383

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22944 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            22945 ; 88   |// B. Media DDI Memory
                            22946 ; 89   |#define MEDIA_DDI_MEM _Y
                            22947 ; 90   |
                            22948 ; 91   |
                            22949 ; 92   |
                            22950 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            22951 ; 94   |// Examples of circular pointers:
                            22952 ; 95   |//    INT CIRC cpiVarName
                            22953 ; 96   |//    DWORD CIRC cpdwVarName
                            22954 ; 97   |
                            22955 ; 98   |#define RETCODE INT                 // rcVarName
                            22956 ; 99   |
                            22957 ; 100  |// generic bitfield structure
                            22958 ; 101  |struct Bitfield {
                            22959 ; 102  |    unsigned int B0  :1;
                            22960 ; 103  |    unsigned int B1  :1;
                            22961 ; 104  |    unsigned int B2  :1;
                            22962 ; 105  |    unsigned int B3  :1;
                            22963 ; 106  |    unsigned int B4  :1;
                            22964 ; 107  |    unsigned int B5  :1;
                            22965 ; 108  |    unsigned int B6  :1;
                            22966 ; 109  |    unsigned int B7  :1;
                            22967 ; 110  |    unsigned int B8  :1;
                            22968 ; 111  |    unsigned int B9  :1;
                            22969 ; 112  |    unsigned int B10 :1;
                            22970 ; 113  |    unsigned int B11 :1;
                            22971 ; 114  |    unsigned int B12 :1;
                            22972 ; 115  |    unsigned int B13 :1;
                            22973 ; 116  |    unsigned int B14 :1;
                            22974 ; 117  |    unsigned int B15 :1;
                            22975 ; 118  |    unsigned int B16 :1;
                            22976 ; 119  |    unsigned int B17 :1;
                            22977 ; 120  |    unsigned int B18 :1;
                            22978 ; 121  |    unsigned int B19 :1;
                            22979 ; 122  |    unsigned int B20 :1;
                            22980 ; 123  |    unsigned int B21 :1;
                            22981 ; 124  |    unsigned int B22 :1;
                            22982 ; 125  |    unsigned int B23 :1;
                            22983 ; 126  |};
                            22984 ; 127  |
                            22985 ; 128  |union BitInt {
                            22986 ; 129  |        struct Bitfield B;
                            22987 ; 130  |        int        I;
                            22988 ; 131  |};
                            22989 ; 132  |
                            22990 ; 133  |#define MAX_MSG_LENGTH 10
                            22991 ; 134  |struct CMessage
                            22992 ; 135  |{
                            22993 ; 136  |        unsigned int m_uLength;
                            22994 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            22995 ; 138  |};
                            22996 ; 139  |
                            22997 ; 140  |typedef struct {
                            22998 ; 141  |    WORD m_wLength;
                            22999 ; 142  |    WORD m_wMessage;
                            23000 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            23001 ; 144  |} Message;
                            23002 ; 145  |
                            23003 ; 146  |struct MessageQueueDescriptor
                            23004 ; 147  |{
                            23005 ; 148  |        int *m_pBase;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 384

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23006 ; 149  |        int m_iModulo;
                            23007 ; 150  |        int m_iSize;
                            23008 ; 151  |        int *m_pHead;
                            23009 ; 152  |        int *m_pTail;
                            23010 ; 153  |};
                            23011 ; 154  |
                            23012 ; 155  |struct ModuleEntry
                            23013 ; 156  |{
                            23014 ; 157  |    int m_iSignaledEventMask;
                            23015 ; 158  |    int m_iWaitEventMask;
                            23016 ; 159  |    int m_iResourceOfCode;
                            23017 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            23018 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            23019 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            23020 ; 163  |    int m_uTimeOutHigh;
                            23021 ; 164  |    int m_uTimeOutLow;
                            23022 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            23023 ; 166  |};
                            23024 ; 167  |
                            23025 ; 168  |union WaitMask{
                            23026 ; 169  |    struct B{
                            23027 ; 170  |        unsigned int m_bNone     :1;
                            23028 ; 171  |        unsigned int m_bMessage  :1;
                            23029 ; 172  |        unsigned int m_bTimer    :1;
                            23030 ; 173  |        unsigned int m_bButton   :1;
                            23031 ; 174  |    } B;
                            23032 ; 175  |    int I;
                            23033 ; 176  |} ;
                            23034 ; 177  |
                            23035 ; 178  |
                            23036 ; 179  |struct Button {
                            23037 ; 180  |        WORD wButtonEvent;
                            23038 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            23039 ; 182  |};
                            23040 ; 183  |
                            23041 ; 184  |struct Message {
                            23042 ; 185  |        WORD wMsgLength;
                            23043 ; 186  |        WORD wMsgCommand;
                            23044 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            23045 ; 188  |};
                            23046 ; 189  |
                            23047 ; 190  |union EventTypes {
                            23048 ; 191  |        struct CMessage msg;
                            23049 ; 192  |        struct Button Button ;
                            23050 ; 193  |        struct Message Message;
                            23051 ; 194  |};
                            23052 ; 195  |
                            23053 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            23054 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            23055 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            23056 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            23057 ; 200  |
                            23058 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            23059 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            23060 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            23061 ; 204  |
                            23062 ; 205  |#if DEBUG
                            23063 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            23064 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            23065 ; 208  |#else 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 385

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23066 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            23067 ; 210  |#define DebugBuildAssert(x)    
                            23068 ; 211  |#endif
                            23069 ; 212  |
                            23070 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            23071 ; 214  |//  #pragma asm
                            23072 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            23073 ; 216  |//  #pragma endasm
                            23074 ; 217  |
                            23075 ; 218  |
                            23076 ; 219  |#ifdef COLOR_262K
                            23077 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            23078 ; 221  |#elif defined(COLOR_65K)
                            23079 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            23080 ; 223  |#else
                            23081 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            23082 ; 225  |#endif
                            23083 ; 226  |    
                            23084 ; 227  |#endif // #ifndef _TYPES_H
                            23085 
                            23087 
                            23088 ; 5    |#include "timedatemenu.h"
                            23089 
                            23091 
                            23092 ; 1    |#ifndef _TIMEDATE_H
                            23093 ; 2    |#define _TIMEDATE_H
                            23094 ; 3    |
                            23095 ; 4    |#include "types.h"
                            23096 ; 5    |
                            23097 ; 6    |#define TIMEDATE_REFRESH_TIME  100  // 15 seconds
                            23098 ; 7    |
                            23099 ; 8    |enum _TIMEDATEMENU_ID
                            23100 ; 9    |{
                            23101 ; 10   |TIME_DATE_MENU_CLOCK = 0,
                            23102 ; 11   |TIME_DATE_MENU_SET_TIME,
                            23103 ; 12   |TIME_DATE_MENU_SET_DATE,
                            23104 ; 13   |TIME_DATE_MENU_EXIT
                            23105 ; 14   |};
                            23106 ; 15   |
                            23107 ; 16   |#define TIME_DATE_MENU_FIRST    TIME_DATE_MENU_CLOCK
                            23108 ; 17   |#define TIME_DATE_MENU_LAST     TIME_DATE_MENU_EXIT
                            23109 ; 18   |#define TIME_DATE_MENU_COUNT    (TIME_DATE_MENU_LAST-1)
                            23110 ; 19   |
                            23111 ; 20   |#define TIME_DATE_TITLE_X_POS   2
                            23112 ; 21   |#define TIME_DATE_TITLE_Y_POS   8
                            23113 ; 22   |
                            23114 ; 23   |#define TIMEFORMAT_12HOUR 0
                            23115 ; 24   |#define TIMEFORMAT_24HOUR 1
                            23116 ; 25   |
                            23117 ; 26   |#define DATEFORMAT_FIRST                0
                            23118 ; 27   |#define DATEFORMAT_MMDDYYYY 0
                            23119 ; 28   |#define DATEFORMAT_DDMMYYYY 1
                            23120 ; 29   |#define DATEFORMAT_YYYYMMDD 2
                            23121 ; 30   |#define DATEFORMAT_LAST         2
                            23122 ; 31   |
                            23123 ; 32   |//Place the Date in the title of TimeDateMenu
                            23124 ; 33   |#define DAYNAME_X_POS   0                       
                            23125 ; 34   |#define DAYNAME_Y_POS   48
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 386

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23126 ; 35   |#define DATE_X_POS              50
                            23127 ; 36   |#define DATE_Y_POS              48
                            23128 ; 37   |#define TIME_X_POS              0
                            23129 ; 38   |#define TIME_Y_POS              32
                            23130 ; 39   |
                            23131 ; 40   |#define DAYS_OF_WEEK_X_POS      0
                            23132 ; 41   |#define DAYS_OF_WEEK_Y_POS      2
                            23133 ; 42   |#define DATE_BEGIN_XPOS         35
                            23134 ; 43   |#define DATE_BEGIN_YPOS         2
                            23135 ; 44   |#define TIME_NUM_MEDIUM_WIDTH   8
                            23136 ; 45   |#define TIME_DASH_WIDTH         8
                            23137 ; 46   |#define TIME_MONTH_WIDTH                29
                            23138 ; 47   |
                            23139 ; 48   |//Place the real time
                            23140 ; 49   |#define TIME_BEGIN_X_POS        6
                            23141 ; 50   |#define TIME_BEGIN_Y_POS        32
                            23142 ; 51   |#define TIME_NUM_LARGE_WIDTH    13
                            23143 ; 52   |#define TIME_COLON_WIDTH                5
                            23144 ; 53   |
                            23145 ; 54   |// Defines for Days of the Week
                            23146 ; 55   |#define DAYOFWEEK_FIRST 0
                            23147 ; 56   |#define SATURDAY                0
                            23148 ; 57   |#define SUNDAY                  1
                            23149 ; 58   |#define MONDAY                  2
                            23150 ; 59   |#define TUESDAY                 3
                            23151 ; 60   |#define WEDNESDAY               4
                            23152 ; 61   |#define THURSDAY                5
                            23153 ; 62   |#define FRIDAY                  6
                            23154 ; 63   |#define DAYOFWEEK_LAST  6
                            23155 ; 64   |        
                            23156 ; 65   |
                            23157 ; 66   |#define JAN             1
                            23158 ; 67   |#define FEB             2
                            23159 ; 68   |#define MAR             3
                            23160 ; 69   |#define APR             4
                            23161 ; 70   |#define MAY             5
                            23162 ; 71   |#define JUN             6
                            23163 ; 72   |#define JUL             7
                            23164 ; 73   |#define AUG             8
                            23165 ; 74   |#define SEP             9
                            23166 ; 75   |#define OCT             10
                            23167 ; 76   |#define NOV             11
                            23168 ; 77   |#define DEC             12
                            23169 ; 78   |                                        
                            23170 ; 79   |extern void SetRTC(unsigned long);
                            23171 ; 80   |extern unsigned long ReadRTC(void);
                            23172 ; 81   |
                            23173 ; 82   |typedef union   
                            23174 ; 83   |{
                            23175 ; 84   |    struct
                            23176 ; 85   |    {
                            23177 ; 86   |        unsigned int m_iMinutes: 6;
                            23178 ; 87   |        unsigned int m_iHours : 5;
                            23179 ; 88   |        unsigned int m_iDays: 5;
                            23180 ; 89   |        unsigned int m_iMonths: 4;
                            23181 ; 90   |        unsigned int m_iYears: 7;
                            23182 ; 91   |
                            23183 ; 92   |        unsigned int m_iSeconds: 6;
                            23184 ; 93   |        unsigned int m_iDayOfWeek: 3;
                            23185 ; 94   |        }B;
                            23186 ; 95   |        long L;
                            23187 ; 96   |}TimeDateValues_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 387

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23188 ; 97   |
                            23189 ; 98   |#endif
                            23190 
                            23192 
                            23193 ; 6    |
                            23194 ; 7    |#define SET_DATE_TITLE_X_POS    15
                            23195 ; 8    |#define SET_DATE_TITLE_Y_POS    10
                            23196 ; 9    |
                            23197 ; 10   |
                            23198 ; 11   |#define DAYOFWEEK_X_POS         16
                            23199 ; 12   |#define DAYOFWEEK_Y_POS         24
                            23200 ; 13   |#define MONTH_X_POS             16
                            23201 ; 14   |#define MONTH_Y_POS             32
                            23202 ; 15   |#define FORMAT_DATE_X_POS       16
                            23203 ; 16   |#define FORMAT_DATE_Y_POS       40
                            23204 ; 17   |#define OK_DATE_X_POS           16
                            23205 ; 18   |#define OK_DATE_Y_POS           48
                            23206 ; 19   |#define SAVE_CHANGES_DATE_X_POS 4
                            23207 ; 20   |#define SAVE_CHANGES_DATE_Y_POS 24
                            23208 ; 21   |
                            23209 ; 22   |#define SETDATE_FIRST_SAVE_CHANGES 0
                            23210 ; 23   |#define SETDATE_YES             0
                            23211 ; 24   |#define SETDATE_NO              1
                            23212 ; 25   |#define SETDATE_CANCEL  2
                            23213 ; 26   |#define SETDATE_LAST_SAVE_CHANGES 2
                            23214 ; 27   |#define SETDATE_CLEAR   3       // out of range because it should not be included in the o
                                  ptions, just a label
                            23215 ; 28   |
                            23216 ; 29   |// Numbered in MMDDYYYY format
                            23217 ; 30   |#define FIRST_DATE_SELECT       0
                            23218 ; 31   |#define MONTH_SELECT 0   
                            23219 ; 32   |#define DAY_SELECT 1             
                            23220 ; 33   |#define YEAR_SELECT 2
                            23221 ; 34   |#define DATEFORMAT_SELECT 3
                            23222 ; 35   |#define DATEOK_SELECT 4
                            23223 ; 36   |#define DATECANCEL_SELECT 5
                            23224 ; 37   |#define LAST_DATE_SELECT 5
                            23225 ; 38   |#define DATE_SELECT_ALL 6       
                            23226 ; 39   |                                        
                            23227 ; 40   |// External functions
                            23228 ; 41   |extern _reentrant void UpdateDate(int a, int b,int *Unused);
                            23229 ; 42   |extern void SetRTC(unsigned long);
                            23230 ; 43   |extern unsigned long ReadRTC(void);
                            23231 ; 44   |
                            23232 ; 45   |#endif
                            23233 ; 46   |
                            23234 
                            23236 
                            23237 ; 27   |
                            23238 ; 28   |#include "filesystem.h"
                            23239 
                            23241 
                            23242 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            23243 ; 2    |//  Copyright(C) SigmaTel, Inc. 2001
                            23244 ; 3    |//
                            23245 ; 4    |//  File        : FileSystem.h
                            23246 ; 5    |//  Description : Header File for File System
                            23247 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            23248 ; 7    |
                            23249 ; 8    |#ifndef _FILESYSTEM_H
                            23250 ; 9    |#define _FILESYSTEM_H
                            23251 ; 10   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 388

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23252 ; 11   |#include "types.h"
                            23253 
                            23255 
                            23256 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            23257 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            23258 ; 3    |//
                            23259 ; 4    |// Filename: types.h
                            23260 ; 5    |// Description: Standard data types
                            23261 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            23262 ; 7    |
                            23263 ; 8    |#ifndef _TYPES_H
                            23264 ; 9    |#define _TYPES_H
                            23265 ; 10   |
                            23266 ; 11   |// TODO:  move this outta here!
                            23267 ; 12   |#if !defined(NOERROR)
                            23268 ; 13   |#define NOERROR 0
                            23269 ; 14   |#define SUCCESS 0
                            23270 ; 15   |#endif 
                            23271 ; 16   |#if !defined(SUCCESS)
                            23272 ; 17   |#define SUCCESS  0
                            23273 ; 18   |#endif
                            23274 ; 19   |#if !defined(ERROR)
                            23275 ; 20   |#define ERROR   -1
                            23276 ; 21   |#endif
                            23277 ; 22   |#if !defined(FALSE)
                            23278 ; 23   |#define FALSE 0
                            23279 ; 24   |#endif
                            23280 ; 25   |#if !defined(TRUE)
                            23281 ; 26   |#define TRUE  1
                            23282 ; 27   |#endif
                            23283 ; 28   |
                            23284 ; 29   |#if !defined(NULL)
                            23285 ; 30   |#define NULL 0
                            23286 ; 31   |#endif
                            23287 ; 32   |
                            23288 ; 33   |#define MAX_INT     0x7FFFFF
                            23289 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            23290 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            23291 ; 36   |#define MAX_ULONG   (-1) 
                            23292 ; 37   |
                            23293 ; 38   |#define WORD_SIZE   24              // word size in bits
                            23294 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            23295 ; 40   |
                            23296 ; 41   |
                            23297 ; 42   |#define BYTE    unsigned char       // btVarName
                            23298 ; 43   |#define CHAR    signed char         // cVarName
                            23299 ; 44   |#define USHORT  unsigned short      // usVarName
                            23300 ; 45   |#define SHORT   unsigned short      // sVarName
                            23301 ; 46   |#define WORD    unsigned int        // wVarName
                            23302 ; 47   |#define INT     signed int          // iVarName
                            23303 ; 48   |#define DWORD   unsigned long       // dwVarName
                            23304 ; 49   |#define LONG    signed long         // lVarName
                            23305 ; 50   |#define BOOL    unsigned int        // bVarName
                            23306 ; 51   |#define FRACT   _fract              // frVarName
                            23307 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            23308 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            23309 ; 54   |#define FLOAT   float               // fVarName
                            23310 ; 55   |#define DBL     double              // dVarName
                            23311 ; 56   |#define ENUM    enum                // eVarName
                            23312 ; 57   |#define CMX     _complex            // cmxVarName
                            23313 ; 58   |typedef WORD UCS3;                   // 
                            23314 ; 59   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 389

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23315 ; 60   |#define UINT16  unsigned short
                            23316 ; 61   |#define UINT8   unsigned char   
                            23317 ; 62   |#define UINT32  unsigned long
                            23318 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            23319 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            23320 ; 65   |#define WCHAR   UINT16
                            23321 ; 66   |
                            23322 ; 67   |//UINT128 is 16 bytes or 6 words
                            23323 ; 68   |typedef struct UINT128_3500 {   
                            23324 ; 69   |    int val[6];     
                            23325 ; 70   |} UINT128_3500;
                            23326 ; 71   |
                            23327 ; 72   |#define UINT128   UINT128_3500
                            23328 ; 73   |
                            23329 ; 74   |// Little endian word packed byte strings:   
                            23330 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            23331 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            23332 ; 77   |// Little endian word packed byte strings:   
                            23333 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            23334 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            23335 ; 80   |
                            23336 ; 81   |// Declare Memory Spaces To Use When Coding
                            23337 ; 82   |// A. Sector Buffers
                            23338 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            23339 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            23340 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            23341 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            23342 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            23343 ; 88   |// B. Media DDI Memory
                            23344 ; 89   |#define MEDIA_DDI_MEM _Y
                            23345 ; 90   |
                            23346 ; 91   |
                            23347 ; 92   |
                            23348 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            23349 ; 94   |// Examples of circular pointers:
                            23350 ; 95   |//    INT CIRC cpiVarName
                            23351 ; 96   |//    DWORD CIRC cpdwVarName
                            23352 ; 97   |
                            23353 ; 98   |#define RETCODE INT                 // rcVarName
                            23354 ; 99   |
                            23355 ; 100  |// generic bitfield structure
                            23356 ; 101  |struct Bitfield {
                            23357 ; 102  |    unsigned int B0  :1;
                            23358 ; 103  |    unsigned int B1  :1;
                            23359 ; 104  |    unsigned int B2  :1;
                            23360 ; 105  |    unsigned int B3  :1;
                            23361 ; 106  |    unsigned int B4  :1;
                            23362 ; 107  |    unsigned int B5  :1;
                            23363 ; 108  |    unsigned int B6  :1;
                            23364 ; 109  |    unsigned int B7  :1;
                            23365 ; 110  |    unsigned int B8  :1;
                            23366 ; 111  |    unsigned int B9  :1;
                            23367 ; 112  |    unsigned int B10 :1;
                            23368 ; 113  |    unsigned int B11 :1;
                            23369 ; 114  |    unsigned int B12 :1;
                            23370 ; 115  |    unsigned int B13 :1;
                            23371 ; 116  |    unsigned int B14 :1;
                            23372 ; 117  |    unsigned int B15 :1;
                            23373 ; 118  |    unsigned int B16 :1;
                            23374 ; 119  |    unsigned int B17 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 390

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23375 ; 120  |    unsigned int B18 :1;
                            23376 ; 121  |    unsigned int B19 :1;
                            23377 ; 122  |    unsigned int B20 :1;
                            23378 ; 123  |    unsigned int B21 :1;
                            23379 ; 124  |    unsigned int B22 :1;
                            23380 ; 125  |    unsigned int B23 :1;
                            23381 ; 126  |};
                            23382 ; 127  |
                            23383 ; 128  |union BitInt {
                            23384 ; 129  |        struct Bitfield B;
                            23385 ; 130  |        int        I;
                            23386 ; 131  |};
                            23387 ; 132  |
                            23388 ; 133  |#define MAX_MSG_LENGTH 10
                            23389 ; 134  |struct CMessage
                            23390 ; 135  |{
                            23391 ; 136  |        unsigned int m_uLength;
                            23392 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            23393 ; 138  |};
                            23394 ; 139  |
                            23395 ; 140  |typedef struct {
                            23396 ; 141  |    WORD m_wLength;
                            23397 ; 142  |    WORD m_wMessage;
                            23398 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            23399 ; 144  |} Message;
                            23400 ; 145  |
                            23401 ; 146  |struct MessageQueueDescriptor
                            23402 ; 147  |{
                            23403 ; 148  |        int *m_pBase;
                            23404 ; 149  |        int m_iModulo;
                            23405 ; 150  |        int m_iSize;
                            23406 ; 151  |        int *m_pHead;
                            23407 ; 152  |        int *m_pTail;
                            23408 ; 153  |};
                            23409 ; 154  |
                            23410 ; 155  |struct ModuleEntry
                            23411 ; 156  |{
                            23412 ; 157  |    int m_iSignaledEventMask;
                            23413 ; 158  |    int m_iWaitEventMask;
                            23414 ; 159  |    int m_iResourceOfCode;
                            23415 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            23416 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            23417 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            23418 ; 163  |    int m_uTimeOutHigh;
                            23419 ; 164  |    int m_uTimeOutLow;
                            23420 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            23421 ; 166  |};
                            23422 ; 167  |
                            23423 ; 168  |union WaitMask{
                            23424 ; 169  |    struct B{
                            23425 ; 170  |        unsigned int m_bNone     :1;
                            23426 ; 171  |        unsigned int m_bMessage  :1;
                            23427 ; 172  |        unsigned int m_bTimer    :1;
                            23428 ; 173  |        unsigned int m_bButton   :1;
                            23429 ; 174  |    } B;
                            23430 ; 175  |    int I;
                            23431 ; 176  |} ;
                            23432 ; 177  |
                            23433 ; 178  |
                            23434 ; 179  |struct Button {
                            23435 ; 180  |        WORD wButtonEvent;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 391

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23436 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            23437 ; 182  |};
                            23438 ; 183  |
                            23439 ; 184  |struct Message {
                            23440 ; 185  |        WORD wMsgLength;
                            23441 ; 186  |        WORD wMsgCommand;
                            23442 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            23443 ; 188  |};
                            23444 ; 189  |
                            23445 ; 190  |union EventTypes {
                            23446 ; 191  |        struct CMessage msg;
                            23447 ; 192  |        struct Button Button ;
                            23448 ; 193  |        struct Message Message;
                            23449 ; 194  |};
                            23450 ; 195  |
                            23451 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            23452 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            23453 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            23454 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            23455 ; 200  |
                            23456 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            23457 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            23458 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            23459 ; 204  |
                            23460 ; 205  |#if DEBUG
                            23461 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            23462 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            23463 ; 208  |#else 
                            23464 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            23465 ; 210  |#define DebugBuildAssert(x)    
                            23466 ; 211  |#endif
                            23467 ; 212  |
                            23468 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            23469 ; 214  |//  #pragma asm
                            23470 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            23471 ; 216  |//  #pragma endasm
                            23472 ; 217  |
                            23473 ; 218  |
                            23474 ; 219  |#ifdef COLOR_262K
                            23475 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            23476 ; 221  |#elif defined(COLOR_65K)
                            23477 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            23478 ; 223  |#else
                            23479 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            23480 ; 225  |#endif
                            23481 ; 226  |    
                            23482 ; 227  |#endif // #ifndef _TYPES_H
                            23483 
                            23485 
                            23486 ; 12   |
                            23487 ; 13   |
                            23488 ; 14   |// File attributes
                            23489 ; 15   |#ifndef _FS_ATTRIBUTES
                            23490 ; 16   |#define _FS_ATTRIBUTES
                            23491 ; 17   |#define READ        1
                            23492 ; 18   |#define WRITE       2
                            23493 ; 19   |#define WRITE_PLUS  3
                            23494 ; 20   |#define APPEND      4
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 392

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23495 ; 21   |#define TRUNCATE    8
                            23496 ; 22   |#define CREATE      16
                            23497 ; 23   |#endif
                            23498 ; 24   |
                            23499 ; 25   |//#ifndef FAT12
                            23500 ; 26   |//#define FAT12   1
                            23501 ; 27   |//#endif
                            23502 ; 28   |//
                            23503 ; 29   |#ifndef FAT16
                            23504 ; 30   |#define FAT16   2
                            23505 ; 31   |#endif
                            23506 ; 32   |
                            23507 ; 33   |#define MEM_SPACE_P 0x100000
                            23508 ; 34   |#define MEM_SPACE_Y 0x400000
                            23509 ; 35   |#define MEM_SPACE_X 0x800000
                            23510 ; 36   |
                            23511 ; 37   |#define FILE_SYS_MODE_READ  0
                            23512 ; 38   |#define FILE_SYS_MODE_WRITE 1
                            23513 ; 39   | 
                            23514 ; 40   |#define ATTR_READ_ONLY      0x01
                            23515 ; 41   |#define ATTR_HIDDEN         0x02
                            23516 ; 42   |#define ATTR_SYSTEM         0x04
                            23517 ; 43   |#define ATTR_VOLUME_ID      0x08
                            23518 ; 44   |#define ATTR_DIRECTORY      0x10
                            23519 ; 45   |#define ATTR_ARCHIVE        0x20
                            23520 ; 46   |#define ATTR_LONG_NAME      ATTR_READ_ONLY|ATTR_HIDDEN|ATTR_SYSTEM|ATTR_VOLUME_ID
                            23521 ; 47   |
                            23522 ; 48   |#define SEEK_SET           -1
                            23523 ; 49   |#define SEEK_CUR            0
                            23524 ; 50   |#define SEEK_END            1
                            23525 ; 51   |
                            23526 ; 52   |#define DEVICE_INSTALLED              (WORD)(0)
                            23527 ; 53   |#define DEVICE_NOT_FOUND              (WORD)(2)
                            23528 ; 54   |#define INVALID_FILESYSTEM                        (WORD)(3)
                            23529 ; 55   |#define DEVICE_INVALID                (WORD)(-1)
                            23530 ; 56   |#define DEVICE_ERROR_WRITE_PROTECTED  (WORD)(-2)
                            23531 ; 57   |
                            23532 ; 58   |#define MEDIA_SIZE_TOTAL_SECTORS    0
                            23533 ; 59   |#define MEDIA_SIZE_TOTAL_BYTES      1
                            23534 ; 60   |#define MEDIA_SIZE_BYTES_PER_SECTOR 2
                            23535 ; 61   |#define MEDIA_SIZE_IN_MEGABYTES     3     
                            23536 ; 62   |
                            23537 ; 63   |#define READ_TYPE_NORMAL            0
                            23538 ; 64   |#define READ_TYPE_FAT               1
                            23539 ; 65   |#define READ_TYPE_RAW               2
                            23540 ; 66   |
                            23541 ; 67   |
                            23542 ; 68   |#ifdef MEDIA_DDI_PARTIAL_SEQ_ENABLE
                            23543 ; 69   |    #define WRITE_TYPE_RANDOM                   0
                            23544 ; 70   |    #define WRITE_TYPE_SEQ_FIRST                1
                            23545 ; 71   |    #define WRITE_TYPE_SEQ_NEXT                 2
                            23546 ; 72   |    #define WRITE_TYPE_RESET_CLEAN_UP           3
                            23547 ; 73   |    #define WRITE_TYPE_PARTIAL_SEQ_FIRST        4
                            23548 ; 74   |    #define WRITE_TYPE_PARTIAL_SEQ_NEXT         5
                            23549 ; 75   |    #define WRITE_TYPE_PARTIAL_SEQ_LAST         6
                            23550 ; 76   |    #ifdef MEDIA_DDI_RAW_SECTOR_SERVER_ENABLE
                            23551 ; 77   |        #define WRITE_TYPE_RANDOM_RAW               7
                            23552 ; 78   |        #define WRITE_TYPE_SEQ_FIRST_RAW            8
                            23553 ; 79   |        #define WRITE_TYPE_SEQ_NEXT_RAW             9
                            23554 ; 80   |        #define WRITE_TYPE_PARTIAL_SEQ_FIRST_RAW    10
                            23555 ; 81   |        #define WRITE_TYPE_PARTIAL_SEQ_NEXT_RAW     11
                            23556 ; 82   |        #define WRITE_TYPE_PARTIAL_SEQ_LAST_RAW     12
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 393

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23557 ; 83   |    #endif
                            23558 ; 84   |#else
                            23559 ; 85   |    #define WRITE_TYPE_RANDOM                   0
                            23560 ; 86   |    #define WRITE_TYPE_SEQ_FIRST                1
                            23561 ; 87   |    #define WRITE_TYPE_SEQ_NEXT                 2
                            23562 ; 88   |    #ifdef MEDIA_DDI_RAW_SECTOR_SERVER_ENABLE
                            23563 ; 89   |        #define WRITE_TYPE_RANDOM_RAW               3
                            23564 ; 90   |        #define WRITE_TYPE_SEQ_FIRST_RAW            4
                            23565 ; 91   |        #define WRITE_TYPE_SEQ_NEXT_RAW             5
                            23566 ; 92   |    #endif
                            23567 ; 93   |#endif
                            23568 ; 94   |    #define WRITE_TYPE_UNDEFINED 0xFFFFFF
                            23569 ; 95   |
                            23570 ; 96   |
                            23571 ; 97   |#ifndef MAX_FILENAME_LENGTH
                            23572 ; 98   |#define MAX_FILENAME_LENGTH 256
                            23573 ; 99   |#endif
                            23574 ; 100  |
                            23575 ; 101  |typedef struct {
                            23576 ; 102  |    WORD wNumberOfZones;
                            23577 ; 103  |    WORD wSizeInMegaBytes;
                            23578 ; 104  |} SMARTMEDIA_CHIP_INFO;
                            23579 ; 105  |
                            23580 ; 106  |typedef struct {
                            23581 ; 107  |    WORD wBootIdentification;
                            23582 ; 108  |    WORD wStartHeadNumber;
                            23583 ; 109  |    WORD wStartSectorNumber;
                            23584 ; 110  |    WORD wStartCylinderNumber;
                            23585 ; 111  |    WORD wSystemIdentification;
                            23586 ; 112  |    WORD wEndHeadNumber;
                            23587 ; 113  |    WORD wEndSectorNumber;
                            23588 ; 114  |    WORD wEndCylinderNumber;
                            23589 ; 115  |    WORD wStartLogicalSectorNumberHigh;
                            23590 ; 116  |    WORD wStartLogicalSectorNumberLow;
                            23591 ; 117  |    WORD wPartitionSizeHigh;
                            23592 ; 118  |    WORD wPartitionSizeLow;
                            23593 ; 119  |} SMARTMEDIA_PARTITION_TABLE;
                            23594 ; 120  |
                            23595 ; 121  |typedef struct {
                            23596 ; 122  |    WORD wWord0;
                            23597 ; 123  |    WORD wWord1;
                            23598 ; 124  |    WORD wWord2;
                            23599 ; 125  |} SMARTMEDIA_CIS_IDI_MANUFACTURER_NAME;
                            23600 ; 126  |
                            23601 ; 127  |typedef struct {
                            23602 ; 128  |    WORD wWord0;
                            23603 ; 129  |    WORD wWord1;
                            23604 ; 130  |} SMARTMEDIA_CIS_IDI_PRODUCT_NAME;
                            23605 ; 131  |
                            23606 ; 132  |typedef struct {
                            23607 ; 133  |    WORD wWord0;
                            23608 ; 134  |    WORD wWord1;
                            23609 ; 135  |} SMARTMEDIA_CIS_IDI_PRODUCT_VERSION;
                            23610 ; 136  |
                            23611 ; 137  |typedef struct {
                            23612 ; 138  |    WORD wWord0;
                            23613 ; 139  |    WORD wWord1;
                            23614 ; 140  |    WORD wWord2;
                            23615 ; 141  |    WORD wWord3;
                            23616 ; 142  |} SMARTMEDIA_CIS_IDI_SERIAL_NUMBER;
                            23617 ; 143  |
                            23618 ; 144  |typedef struct {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 394

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23619 ; 145  |    WORD wWord0;
                            23620 ; 146  |} SMARTMEDIA_CIS_IDI_MODEL_NUMBER;
                            23621 
                            23644 
                            23645 ; 147  |
                            23646 ; 148  |typedef struct {
                            23647 ; 149  |    SMARTMEDIA_CIS_IDI_MANUFACTURER_NAME ManufacturerName;
                            23648 ; 150  |    SMARTMEDIA_CIS_IDI_PRODUCT_NAME ProductName;
                            23649 ; 151  |    SMARTMEDIA_CIS_IDI_PRODUCT_VERSION ProductVersion;
                            23650 ; 152  |    SMARTMEDIA_CIS_IDI_SERIAL_NUMBER SerialNumber;
                            23651 ; 153  |    SMARTMEDIA_CIS_IDI_MODEL_NUMBER ModelNumber;
                            23652 ; 154  |} SMARTMEDIA_CIS_IDI_TABLE;
                            23653 
                            23675 
                            23676 ; 155  |   
                            23677 ; 156  |typedef struct {
                            23678 ; 157  |    WORD wPageSizeInBytes;
                            23679 ; 158  |    WORD wRedundantAreaSizeInBytes;
                            23680 ; 159  |    WORD wNumberOfPagesPerBlock;
                            23681 ; 160  |    WORD wNumberOfBlocksPerZone;
                            23682 ; 161  |    WORD wNumberOfZonesInMedia;
                            23683 ; 162  |    WORD wMediaSizeInMBytes;
                            23684 ; 163  |    SMARTMEDIA_PARTITION_TABLE * pPartitionTable;
                            23685 ; 164  |    SMARTMEDIA_CIS_IDI_TABLE * pCisIdiTable;
                            23686 ; 165  |    WORD wMediaFlagStatus;
                            23687 ; 166  |    WORD wNumberOfBlocksToTheCisIdiBlock;
                            23688 ; 167  |    WORD wTotalNumberOfPhysicalBlocks;
                            23689 ; 168  |    WORD wNumberOfSystemBlocks;
                            23690 ; 169  |} SMARTMEDIA_ENTRY_TABLE;
                            23691 ; 170  |
                            23692 ; 171  |typedef struct {
                            23693 ; 172  |    WORD wDevice;        
                            23694 ; 173  |    WORD wDirtyBlockFlag;
                            23695 ; 174  |    WORD wCleanTailFlag; 
                            23696 ; 175  |    WORD wLogDOSPage;    
                            23697 ; 176  |    WORD wSrcLogBlock;   
                            23698 ; 177  |    WORD wSrcPhyBlock;   
                            23699 ; 178  |    WORD wDestPhyBlock;  
                            23700 ; 179  |    WORD wStartSrcPage;  
                            23701 ; 180  |    WORD wStartDestPage; 
                            23702 ; 181  |    WORD wPagesToCopy;   
                            23703 ; 182  |    WORD wReplaceBuff;   
                            23704 ; 183  |    WORD wReplaceRdnt;
                            23705 ; 184  |    #ifdef MEDIA_DDI_PARTIAL_SEQ_ENABLE
                            23706 ; 185  |        WORD wFirstCount;
                            23707 ; 186  |        WORD wNextCount;
                            23708 ; 187  |        WORD wLastCount;
                            23709 ; 188  |    #endif
                            23710 ; 189  |} SMARTMEDIA_FWPPS_TABLE;
                            23711 ; 190  |
                            23712 ; 191  |typedef struct {
                            23713 ; 192  |    WORD wWord0;
                            23714 ; 193  |    WORD wWord1;
                            23715 ; 194  |    WORD wWord2;
                            23716 ; 195  |    WORD wWord3;
                            23717 ; 196  |} DIRECTORY_NAME;
                            23718 ; 197  |
                            23719 ; 198  |typedef struct {
                            23720 ; 199  |    WORD wWord0;
                            23721 ; 200  |    WORD wWord1;
                            23722 ; 201  |} DIRECTORY_EXTENSION;
                            23723 ; 202  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 395

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23724 ; 203  |typedef struct {
                            23725 ; 204  |    WORD wWord0;
                            23726 ; 205  |    WORD wWord1;
                            23727 ; 206  |} DIRECTORY_SIZE;
                            23728 
                            23743 
                            23744 ; 207  |
                            23745 ; 208  |typedef struct {
                            23746 ; 209  |    DIRECTORY_NAME Name;
                            23747 ; 210  |    DIRECTORY_EXTENSION Extension;
                            23748 ; 211  |    WORD wAttribute;
                            23749 ; 212  |    WORD wReserved[4];
                            23750 ; 213  |    WORD wCreationTime;
                            23751 ; 214  |    WORD wCreationData;
                            23752 ; 215  |    WORD wFirstCluster;
                            23753 ; 216  |    DIRECTORY_SIZE Size;
                            23754 ; 217  |    WORD wCurrentCluster;
                            23755 ; 218  |    WORD wPointer;
                            23756 ; 219  |    WORD wRecord;
                            23757 ; 220  |    WORD wRd;
                            23758 ; 221  |} DIRECTORY_FILE_CONTROL_BLOCK;
                            23759 ; 222  |
                            23760 ; 223  |// TODO:  clean this up.  There are two versions.
                            23761 ; 224  |struct FCB
                            23762 ; 225  |{
                            23763 ; 226  |    _packed BYTE m_szFileName[9];       //0-2
                            23764 ; 227  |    int     m_wReserved;                //3
                            23765 ; 228  |    _packed BYTE m_szExt[4];            //4-5
                            23766 ; 229  |    int     m_wAttributes;              //6
                            23767 ; 230  |    int     m_wReserved2[4];            //7,8,9,a
                            23768 ; 231  |    int     m_wTimeofCreation;          //b
                            23769 ; 232  |    int     m_wDateofCreation;          //c
                            23770 ; 233  |    int     m_wFirstCluster;            //d
                            23771 ; 234  |    int     m_wFileSizeHigh;            //e
                            23772 ; 235  |    int     m_wFileSizeLow;             //f
                            23773 ; 236  |};
                            23774 
                            23790 
                            23791 ; 237  |
                            23792 ; 238  |
                            23793 ; 239  |typedef struct {
                            23794 ; 240  |    WORD wFirstClusterCurrentDirectory;
                            23795 ; 241  |    WORD wFirstClusterParentDirectory;
                            23796 ; 242  |    WORD wAbsSectorCurrentlyCached;
                            23797 ; 243  |    WORD wCurrentRelativeSector;
                            23798 ; 244  |    WORD wNumberOfSectors;
                            23799 ; 245  |    WORD wCurrentRecordLoadedInDcb;
                            23800 ; 246  |    WORD wBufferedRecord;
                            23801 ; 247  |    WORD wMaxNumberRecordsCurrentDirectory;
                            23802 ; 248  |    WORD * pwPointerToBuffer;
                            23803 ; 249  |    WORD * pwPointerToPath;
                            23804 ; 250  |    DIRECTORY_FILE_CONTROL_BLOCK * pDirFcb;
                            23805 ; 251  |} DIRECTORY_CONTROL_BLOCK;
                            23806 ; 252  |
                            23807 ; 253  |typedef struct {
                            23808 ; 254  |    WORD wWord0;
                            23809 ; 255  |    WORD wWord1;
                            23810 ; 256  |    WORD wWord2;
                            23811 ; 257  |    WORD wWord3;
                            23812 ; 258  |} FILE_NAME;
                            23813 ; 259  |
                            23814 ; 260  |typedef struct {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 396

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23815 ; 261  |    WORD wWord0;
                            23816 ; 262  |    WORD wWord1;
                            23817 ; 263  |} FILE_EXTENSION;
                            23818 ; 264  |
                            23819 ; 265  |typedef struct {
                            23820 ; 266  |    WORD wWord0;
                            23821 ; 267  |    WORD wWord1;
                            23822 ; 268  |} FILE_SIZE;
                            23823 ; 269  |
                            23824 ; 270  |typedef union {
                            23825 ; 271  |    struct {
                            23826 ; 272  |        int Read        :1;
                            23827 ; 273  |        int Write       :1;
                            23828 ; 274  |        int Append      :1;
                            23829 ; 275  |        int Truncate    :1;
                            23830 ; 276  |        int Create      :1;
                            23831 ; 277  |        int Rsrv        :3;
                            23832 ; 278  |        int Mode        :8;
                            23833 ; 279  |        int Device      :8;
                            23834 ; 280  |    } B;
                            23835 ; 281  |    int I;
                            23836 ; 282  |} FILE_FLAGS;
                            23837 ; 283  |
                            23838 ; 284  |typedef struct {
                            23839 ; 285  |    WORD wWord0;
                            23840 ; 286  |    WORD wWord1;
                            23841 ; 287  |} FILE_BYTE_CURRENT;
                            23842 
                            23882 
                            23883 ; 288  |
                            23884 ; 289  |typedef struct {
                            23885 ; 290  |    FILE_NAME Name;
                            23886 ; 291  |    FILE_EXTENSION Extension;
                            23887 ; 292  |    WORD wAttributes;
                            23888 ; 293  |    WORD wReserved[4];
                            23889 ; 294  |    WORD wCreationTime;
                            23890 ; 295  |    WORD wCreationData;
                            23891 ; 296  |    WORD wFirstCluster;
                            23892 ; 297  |    FILE_SIZE Size;
                            23893 ; 298  |    WORD wCurrentCluster;
                            23894 ; 299  |    WORD wPointer;
                            23895 ; 300  |    WORD wRecord;
                            23896 ; 301  |    WORD wRd;
                            23897 ; 302  |    FILE_FLAGS Flags;
                            23898 ; 303  |    FILE_BYTE_CURRENT FcbByteCurrent;
                            23899 ; 304  |    WORD wFcbFlagEndOfCx;
                            23900 ; 305  |} FILE_CONTROL_BLOCK;    
                            23901 ; 306  |
                            23902 ; 307  |typedef struct {
                            23903 ; 308  |    WORD wWord0;
                            23904 ; 309  |    WORD wWord1;
                            23905 ; 310  |    WORD wWord2;
                            23906 ; 311  |    WORD wWord3;
                            23907 ; 312  |} VOLUME_LABEL;
                            23908 ; 313  |
                            23909 ; 314  |typedef struct {
                            23910 ; 315  |    WORD wFATPhysicalBlock1;
                            23911 ; 316  |    WORD wFATPhysicalBlock2;
                            23912 ; 317  |    WORD wFATPhysicalBlock3;
                            23913 ; 318  |    WORD wFATPhysicalBlock4;
                            23914 ; 319  |} FAT_PHYSICAL_BLOCK_LIST;
                            23915 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 397

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23922 
                            23923 ; 320  |
                            23924 ; 321  |typedef struct {
                            23925 ; 322  |    WORD wFATSectorInCache;
                            23926 ; 323  |    WORD wLastClusterFree;
                            23927 ; 324  |    WORD wNumberOfUsedClusters;
                            23928 ; 325  |    WORD wNumberOfFreeClusters;
                            23929 ; 326  |    WORD wNumberOfBadClusters;
                            23930 ; 327  |    WORD wNumberOfReservedClusters;
                            23931 ; 328  |    WORD wControl;
                            23932 ; 329  |    WORD * pwSectorCache;
                            23933 ; 330  |    FAT_PHYSICAL_BLOCK_LIST FATPhysicalLocationList;
                            23934 ; 331  |} FAT_TABLE;
                            23935 
                            23942 
                            23943 ; 332  |
                            23944 ; 333  |typedef struct {
                            23945 ; 334  |    WORD wStateMediaTable;
                            23946 ; 335  |    WORD wTypeFs;
                            23947 ; 336  |    WORD wBytesPerSector;
                            23948 ; 337  |    WORD wSectorsPerCluster;
                            23949 ; 338  |    WORD wNumberOfReservedSectors;
                            23950 ; 339  |    WORD wMaximumNumberOfFATs;
                            23951 ; 340  |    WORD wMaxRootDirectoryEntries;
                            23952 ; 341  |    WORD wTotalSectors;
                            23953 ; 342  |    WORD wNumberOfFATSectors;
                            23954 ; 343  |    WORD wNumberOfSectorsPerTrack;
                            23955 ; 344  |    WORD wNumberOfHeads;
                            23956 ; 345  |    WORD wNumberOfHiddenSectorsMSB;
                            23957 ; 346  |    WORD wNumberOfHiddenSectorsLSB;
                            23958 ; 347  |    WORD wTotalSectors32MSB;
                            23959 ; 348  |    WORD wTotalSectors32LSB;
                            23960 ; 349  |    WORD wDriverNumber;
                            23961 ; 350  |    WORD wExtendedBootSignature;
                            23962 ; 351  |    WORD wVolumeIDMSB;
                            23963 ; 352  |    WORD wVolumeIDLSB;
                            23964 ; 353  |    VOLUME_LABEL VolumeLabel;
                            23965 ; 354  |    WORD * pwWriteBuffer;
                            23966 ; 355  |    WORD wPrimaryFATRelativeSector;
                            23967 ; 356  |    WORD wSecondaryFATRelativeSector;
                            23968 ; 357  |    WORD wRootDirectoryRelativeSector;
                            23969 ; 358  |    WORD wFirstSectorNumberDataZone;
                            23970 ; 359  |    WORD wMaxNumberOfFATEntries;
                            23971 ; 360  |    WORD wRootDirectorySizeInSectors;
                            23972 ; 361  |    WORD wDataAreaSizeInSectors;
                            23973 ; 362  |} MEDIA_TABLE;
                            23974 
                            24033 
                            24034 ; 363  |
                            24035 ; 364  |typedef struct {
                            24036 ; 365  |    MEDIA_TABLE * pMediaTable;
                            24037 ; 366  |    DIRECTORY_CONTROL_BLOCK * pDirectoryControlBlock;
                            24038 ; 367  |    FAT_TABLE * pFATTable;
                            24039 ; 368  |} DEVICE_CONTROL_TABLE;
                            24040 ; 369  |    
                            24041 ; 370  |typedef struct {
                            24042 ; 371  |    WORD dwTotalSizeInMegaBytes;        // dwTotalSizeInMegaBytes is limited
                            24043 ; 372  |                                        //  to 2-bytes for compatibility with
                            24044 ; 373  |                                        //  older host drivers.
                            24045 ; 374  |    DWORD dwTotalNumberOfSectors;
                            24046 ; 375  |    DWORD dwTotalNumberOfBytes;
                            24047 ; 376  |    WORD wSectorSizeInBytes;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 398

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24048 ; 377  |} MEDIA_SIZE;
                            24049 ; 378  |
                            24050 ; 379  |typedef struct {
                            24051 ; 380  |    BOOL    bInstalled;
                            24052 ; 381  |    INT     iPbsSectorOffset;   // from the beginning of the data drive 
                            24053 ; 382  |    DWORD   dwSize;
                            24054 ; 383  |} DATA_DRIVE_PBS_LOC;
                            24055 ; 384  |extern  INT _reentrant FSFileOpen(_packed BYTE *fname,INT attribute, INT DeviceNumber);
                            24056 ; 385  |extern  INT _reentrant FSFastOpen(DWORD Key, INT attribute);
                            24057 ; 386  |extern  INT FSFileDelete(_packed BYTE *fname,INT DeviceNumber);
                            24058 ; 387  |extern  INT FSFileCreate(_packed BYTE *fname,INT DeviceNumber);
                            24059 ; 388  |extern  INT _reentrant FSChangeDir(_packed BYTE *dirname,INT DeviceNumber);
                            24060 ; 389  |extern  INT _reentrant FSCreateDir(_packed BYTE *dirname,INT DeviceNumber);
                            24061 ; 390  |extern  INT _reentrant FSDeleteDir(_packed BYTE *dirname,INT DeviceNumber);
                            24062 ; 391  |extern  INT _reentrant FSFileAppend(_packed BYTE *fname,INT DeviceNumber);
                            24063 ; 392  |extern  INT _reentrant FSFileRead(INT BytestoRead, INT Handle, INT memory_type, INT modulo
                                  , WORD *buffer);
                            24064 ; 393  |extern  INT _reentrant FSFileWrite(INT wNumberBytes, INT Handle, INT memory_type, INT iMod
                                  ulo, WORD *buffer);
                            24065 ; 394  |extern  INT _reentrant FSFileClose(INT Handle);
                            24066 ; 395  |extern  LONG _reentrant FSFileSize(INT HandleNumber);
                            24067 ; 396  |extern  LONG  FSSize(INT DeviceNum, INT TYPE);   
                            24068 ; 397  |extern  INT FSFreeClusters(INT Device);
                            24069 ; 398  |extern  INT BytesPerCluster(INT Device);
                            24070 ; 399  |
                            24071 ; 400  |
                            24072 ; 401  |
                            24073 ; 402  |//extern  INT FSFileCreate(_packed BYTE *pbFileName, BYTE bDevice);
                            24074 ; 403  |//extern  INT FSFileDelete(_packed BYTE *pbFileName, BYTE bDevice);
                            24075 ; 404  |extern  INT FSFileRename(_packed BYTE *pbCurFilename, _packed BYTE *pbNewFilename, BYTE bD
                                  evice);
                            24076 ; 405  |//extern  INT _reentrant FSFileAttribute(_packed BYTE *pbFilename, WORD wAttributes, BYTE 
                                  bDevice);
                            24077 ; 406  |//extern  INT FSFileAppend(_packed BYTE *pbFileName, BYTE bDevice);
                            24078 ; 407  |//extern  INT FSFileOpen(_packed BYTE *pbFileName, WORD wAttributes, BYTE bDevice);
                            24079 ; 408  |//extern  INT FSFileClose(INT bHandle);
                            24080 ; 409  |//extern  INT FSFileRead(WORD wNumberBytes, BYTE bHandle, WORD wMemSpace, INT iModulo, WOR
                                  D *pwBuffer);
                            24081 ; 410  |//extern  INT FSFileWrite(WORD wNumberBytes, BYTE bHandle, WORD wMemSpace, INT iModulo, WO
                                  RD *pwBuffer);
                            24082 ; 411  |extern  INT _reentrant fseek( INT handle , LONG offset, INT iOrigin );
                            24083 ; 412  |extern  INT _reentrant FSFileEof(INT Handle);
                            24084 ; 413  |extern INT _reentrant FSFileAttribute(INT Attributes, _packed BYTE *fname, INT DeviceNumbe
                                  r);
                            24085 ; 414  |extern INT _reentrant FSFileAttributeClear(INT Attributes, _packed BYTE *fname, INT Device
                                  Number);
                            24086 ; 415  |//extern  LONG FSFileSize(INT bHandle);
                            24087 ; 416  |extern _asmfunc INT FSPresent(BYTE bDevice);
                            24088 ; 417  |extern _asmfunc INT FSType(BYTE bDevice);
                            24089 ; 418  |//extern LONG FSSize(WORD wDevice, WORD wReturnType);
                            24090 ; 419  |//extern INT FSChangeDir(_packed BYTE *pbDirName, BYTE bDevice);
                            24091 ; 420  |//extern INT FSCreateDir(_packed BYTE *pbDirName, BYTE bDevice);
                            24092 ; 421  |//extern INT FSDeleteDir(_packed BYTE *pbDirName, BYTE bDevice);
                            24093 ; 422  |extern _asmfunc void SysLoadFATWrite(void);
                            24094 ; 423  |extern _asmfunc INT SysUnLoadFATWrite(void);
                            24095 ; 424  |extern LONG _reentrant ftell(INT iHandle);
                            24096 ; 425  |extern _asmfunc struct FCB * ReadDirectory(int iDevice, int iEntry);
                            24097 ; 426  |
                            24098 ; 427  |#endif
                            24099 
                            24101 
                            24102 ; 29   |#include "fsproj.h"
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 399

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24103 
                            24105 
                            24106 ; 1    |//------------------------------------------------------------------------------
                            24107 ; 2    |// Copyright(C) SigmaTel, Inc. 2005
                            24108 ; 3    |// Filename: fsproj.h (player lcdexample project)
                            24109 ; 4    |//------------------------------------------------------------------------------
                            24110 ; 5    |#ifndef __fsproj_h__
                            24111 ; 6    |#define __fsproj_h__
                            24112 ; 7    |// NOTE:  cachedef.h with its defaults is included here. Any defines in 
                            24113 ; 8    |// this fsproj.h supercede and are used as actual NUMHANDLES, NUMDEVICES, NUMCACHES, DRIVE
                                  LETTERS.  
                            24114 ; 9    |
                            24115 ; 10   |// TOVERIFY  large block sdk 2.6 had 16 handles while sdk3.0 had only 8.
                            24116 ; 11   |#define NUMHANDLES 8
                            24117 ; 12   |
                            24118 ; 13   |// To help non MMC/SD builds, made this 2 not 3. jun28 2005
                            24119 ; 14   |#ifdef MMC
                            24120 ; 15   |#define NUMDEVICES 3
                            24121 ; 16   |#else
                            24122 ; 17   |#define NUMDEVICES 2
                            24123 ; 18   |#endif
                            24124 ; 19   |
                            24125 ; 20   |// TOVERIFY: SDK3.0 had 4 caches here but the large block sdk had only 2 larger caches. 
                            24126 ; 21   |// Consider finding memory for 3 for performance.
                            24127 ; 22   |#define NUMCACHES  2
                            24128 ; 23   |#define DRIVELETTERS {'a','b','c'}
                            24129 ; 24   |
                            24130 ; 25   |#include "cachedef.h"
                            24131 
                            24133 
                            24134 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            24135 ; 2    |// Copyright(C) SigmaTel, Inc. 2003-2005
                            24136 ; 3    |//
                            24137 ; 4    |// Filename:     cachedef.h
                            24138 ; 5    |// Description:  Constants and externs for the file system routines.
                            24139 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            24140 ; 7    |
                            24141 ; 8    |// NOTE: this file is included by fsproj.h, which overrides DRIVELETTERS, NUMCACHES,
                            24142 ; 9    |// NUMDEVICES, NUMHANDLES.  the values here for these are defaults for building as
                            24143 ; 10   |// a library.
                            24144 ; 11   |
                            24145 ; 12   |#ifndef __cachedef_h__
                            24146 ; 13   |#define __cachedef_h__
                            24147 ; 14   |
                            24148 ; 15   |#ifndef NUMHANDLES
                            24149 ; 16   |#define NUMHANDLES 20  
                            24150 ; 17   |#endif
                            24151 ; 18   |
                            24152 ; 19   |#ifndef NUMDEVICES
                            24153 ; 20   |#define NUMDEVICES 1 
                            24154 ; 21   |#endif
                            24155 ; 22   |
                            24156 ; 23   |#ifndef NUMCACHES
                            24157 ; 24   |#define NUMCACHES 2 
                            24158 ; 25   |#endif
                            24159 ; 26   |
                            24160 ; 27   |#ifndef DRIVELETTERS
                            24161 ; 28   |#define DRIVELETTERS {'a','b','c'}
                            24162 ; 29   |#endif
                            24163 ; 30   |
                            24164 ; 31   |// sector size variants.
                            24165 ; 32   |#include "sectordef.h"
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 400

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24166 
                            24168 
                            24169 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            24170 ; 2    |// Copyright(C) SigmaTel, Inc. 2003-2005
                            24171 ; 3    |//
                            24172 ; 4    |// Filename:     sectordef.h
                            24173 ; 5    |// Description:  Contains structs, prototypes, equates for the NAND Hal & other 
                            24174 ; 6    |//               routines.
                            24175 ; 7    |////////////////////////////////////////////////////////////////////////////////
                            24176 ; 8    |
                            24177 ; 9    |#ifndef _SECTORDEF_H
                            24178 ; 10   |#define _SECTORDEF_H
                            24179 ; 11   |
                            24180 ; 12   |    #define RAM_SECTOR_TOTAL_SIZE                 (528)
                            24181 ; 13   |    #define RAM_SECTOR_DATA_SIZE                  (512)
                            24182 ; 14   |    #define RAM_SECTOR_REDUNDANT_SIZE             (16)
                            24183 ; 15   |
                            24184 ; 16   |
                            24185 ; 17   |    #define MMC_SECTOR_TOTAL_SIZE                 (528)
                            24186 ; 18   |    #define MMC_SECTOR_DATA_SIZE                  (512)
                            24187 ; 19   |    #define MMC_SECTOR_REDUNDANT_SIZE             (16)
                            24188 ; 20   |
                            24189 ; 21   |
                            24190 ; 22   |    #define SSFDC_SECTOR_TOTAL_SIZE                 (528)
                            24191 ; 23   |    #define SSFDC_SECTOR_DATA_SIZE                  (512)
                            24192 ; 24   |    #define SSFDC_SECTOR_REDUNDANT_SIZE             (16)
                            24193 ; 25   |
                            24194 ; 26   | // Define large sector macros as small ones so sdk3.x fits in ram and mtp with small 
                            24195 ; 27   | // sector flash gets the performance boosts from optimized nand timings, etc. 
                            24196 ; 28   | // TOVERIFY: Comment out the next macro def when you want large sector support as 
                            24197 ; 29   | // in sdk2.6 and you can find the free data RAM. Or uncomment if you want to save data ra
                                  m
                            24198 ; 30   | // and only support 512 byte sectors and their associated flash types. 
                            24199 ; 31   |//#define LARGE_SECTOR_DEFS_AS_SMALL_SECTOR
                            24200 ; 32   |#ifdef LARGE_SECTOR_DEFS_AS_SMALL_SECTOR 
                            24201 ; 33   |    #define LARGE_SECTOR_TOTAL_SIZE                 (528)
                            24202 ; 34   |    #define LARGE_SECTOR_DATA_SIZE                  (512)
                            24203 ; 35   |    #define LARGE_SECTOR_REDUNDANT_SIZE             (16)
                            24204 ; 36   |#else
                            24205 ; 37   |    // Real large sector defines to use when large sector flash support is desired.
                            24206 ; 38   |    #define LARGE_SECTOR_TOTAL_SIZE                 (2112)
                            24207 ; 39   |    #define LARGE_SECTOR_DATA_SIZE                  (2048)
                            24208 ; 40   |    #define LARGE_SECTOR_REDUNDANT_SIZE             (64)
                            24209 ; 41   |#endif
                            24210 ; 42   |    
                            24211 ; 43   |    // round up to the nearest WORD, then add one to pad for the ECC DMA bug
                            24212 ; 44   |    #define SECTOR_BUFFER_ALLOC_SIZE(a)             (((a+2)/3)+1)
                            24213 ; 45   |
                            24214 ; 46   |
                            24215 ; 47   |    // These are moved here from chkdsk.h     TOVERIFY. 
                            24216 ; 48   |    #define SEC_512_BYTES_PER_SECTOR                        SSFDC_SECTOR_DATA_SIZE
                            24217 ; 49   |        #define SEC_512_BYTES_TOTAL_SIZE                                                SS
                                  FDC_SECTOR_TOTAL_SIZE
                            24218 ; 50   |        #define SEC_512_WORDS_TOTAL_SIZE                                                17
                                  6
                            24219 ; 51   |    #define SEC_512_BYTES_CLUSTER_ENTRY_PER_SECTOR_SHIFT    12
                            24220 ; 52   |    #define SEC_512_BYTES_DIR_REC_PER_SECTOR                16
                            24221 ; 53   |    #define SEC_512_BYTES_WORDS_PER_SECTOR                  177
                            24222 ; 54   |    #define SEC_2K_BYTES_PER_SECTOR                         LARGE_SECTOR_DATA_SIZE
                            24223 ; 55   |        #define SEC_2K_BYTES_TOTAL_SIZE                                                 LA
                                  RGE_SECTOR_TOTAL_SIZE
                            24224 ; 56   |    #define SEC_2K_BYTES_CLUSTER_ENTRY_PER_SECTOR_SHIFT     12
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 401

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24225 ; 57   |    #define SEC_2K_BYTES_DIR_REC_PER_SECTOR                 64
                            24226 ; 58   |    #define SEC_2K_BYTES_WORDS_PER_SECTOR                   705
                            24227 ; 59   |    #define SEC_2K_BYTES_WORDS_PER_SECTOR_NO_RA             683
                            24228 ; 60   |
                            24229 ; 61   |    // Next 5 lines imported from nandsystemdrivewritesector.c
                            24230 ; 62   |    #define RA_ATTR_MEMORY_OFFSET           682
                            24231 ; 63   |    #define NUMBER_OF_WORDS_IN_512BYTES     171
                            24232 ; 64   |    #define NUM_ECC_DATA_IN_WORDS           3
                            24233 ; 65   |    #define SEC_512_WORD1_RA_SWAP           171
                            24234 ; 66   |    #define SEC_512_WORD2_RA_SWAP           173
                            24235 ; 67   |
                            24236 ; 68   |#endif  // _SECTORDEF_H
                            24237 ; 69   |
                            24238 
                            24240 
                            24241 ; 33   |
                            24242 ; 34   |// in bytes?                    
                            24243 ; 35   |#define HANDLEENTRYSIZE 19
                            24244 ; 36   |
                            24245 ; 37   |// in bytes?                    
                            24246 ; 38   |#define DEVICERECORDSIZE 28 //stmp6956
                            24247 ; 39   |
                            24248 ; 40   |// in words.  todo: consider using a formula based on sizeof().
                            24249 ; 41   |#define CACHEDESCRSIZE 8 
                            24250 ; 42   |
                            24251 ; 43   |// in words, for large sectors.
                            24252 ; 44   |#define CACHEBUFSIZE 705
                            24253 ; 45   |
                            24254 ; 46   |// the number of small caches that fit into a large cache
                            24255 ; 47   |#define SSFDC_SECTORS_PER_LARGE_SECTOR 4
                            24256 ; 48   |
                            24257 ; 49   |// the amount of Y space required to cache sectors.  maximum space reserved
                            24258 ; 50   |// based on large (2k) sectors.
                            24259 ; 51   |#define XBUF_SIZE (NUMCACHES                                                   \ 
                            24260 ; 52   |                   * SSFDC_SECTORS_PER_LARGE_SECTOR                            \ 
                            24261 ; 53   |                   * SECTOR_BUFFER_ALLOC_SIZE(SSFDC_SECTOR_TOTAL_SIZE))
                            24262 ; 54   |
                            24263 ; 55   |// X space allocated for cached sector buffers.
                            24264 ; 56   |// it must be allocated outside of the file system, by the application, since
                            24265 ; 57   |// the application can override the number of entries in fsproj.h, but the file
                            24266 ; 58   |// system can be built as a library (in which case fsproj.h doesn't exist).
                            24267 ; 59   |extern INT _X bufx[];
                            24268 ; 60   |
                            24269 ; 61   |// the amount of Y space required to cache sectors. note that the maximim space
                            24270 ; 62   |// for the cache descriptor entries is the size of each entry multiplied by
                            24271 ; 63   |// the number of entries (specified for large sector entries) multiplied by
                            24272 ; 64   |// the number of small sectors that can overlay a large sector.  i.e., when the 
                            24273 ; 65   |// cache reconfigures from 2k sectors to 512 byte sectors there are 4 times as
                            24274 ; 66   |// many useable cache dscr entries available.  this declaration must accommodate
                            24275 ; 67   |// that many to ensure that sufficient space is reserved.
                            24276 ; 68   |#ifdef k_opt_dynamic_cache
                            24277 ; 69   |#define YBUF_SIZE ((NUMDEVICES * DEVICERECORDSIZE)                             \ 
                            24278 ; 70   |                   + (NUMHANDLES * HANDLEENTRYSIZE)                            \ 
                            24279 ; 71   |                   + (SSFDC_SECTORS_PER_LARGE_SECTOR * NUMCACHES * CACHEDESCRSIZE))
                            24280 ; 72   |#else
                            24281 ; 73   |#define YBUF_SIZE ((NUMDEVICES * DEVICERECORDSIZE)                             \ 
                            24282 ; 74   |                   + (NUMHANDLES * HANDLEENTRYSIZE)                            \ 
                            24283 ; 75   |                   + (NUMCACHES * CACHEDESCRSIZE))
                            24284 ; 76   |#endif
                            24285 ; 77   |
                            24286 ; 78   |
                            24287 ; 79   |// Y space allocated for file system handles and cache descriptors.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 402

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24288 ; 80   |// it must be allocated outside of the file system, by the application, since
                            24289 ; 81   |// the application can override the number of entries in fsproj.h, but the file
                            24290 ; 82   |// system can be built as a library (in which case fsproj.h doesn't exist).
                            24291 ; 83   |extern INT _Y bufy[];
                            24292 ; 84   |
                            24293 ; 85   |// thse must be allocated outside of the file system, by the application, since
                            24294 ; 86   |// the application can override these values in fsproj.h, but the file
                            24295 ; 87   |// system can be built as a library (in which case fsproj.h doesn't exist).
                            24296 ; 88   |extern INT DriveLetter[];
                            24297 ; 89   |extern INT maxhandles;
                            24298 ; 90   |extern INT maxdevices;
                            24299 ; 91   |extern INT maxcaches; 
                            24300 ; 92   |
                            24301 ; 93   |#endif // __cachedef_h__
                            24302 ; 94   |
                            24303 ; 95   |
                            24304 
                            24306 
                            24307 ; 26   |
                            24308 ; 27   |// TOVERIFY  Don't think we need fstypes.h. Was added by HK patch of 2.521. See stmp000069
                                  65 description. 
                            24309 ; 28   |//           Macro desired to be included by HK patch was moved to cachedef.h during 2.6 d
                                  evelopment.
                            24310 ; 29   |//#include "fstypes.h"
                            24311 ; 30   |
                            24312 ; 31   |// TOVERIFY:   TODO: DELETE LINES below until the #endif
                            24313 ; 32   |//extern INT DriveLetter[];
                            24314 ; 33   |//
                            24315 ; 34   |//extern INT maxhandles;
                            24316 ; 35   |//extern INT maxdevices;
                            24317 ; 36   |//extern INT maxcaches; 
                            24318 ; 37   |
                            24319 ; 38   |// The cache buffers are allocated in the X memory
                            24320 ; 39   |//extern int _X bufx[NUMCACHES*CACHEBUFSIZE];
                            24321 ; 40   |
                            24322 ; 41   |// All other global, custom configurable data is in Y memory.
                            24323 ; 42   |// Two handles are reserved by the file system, so the number of handles must be more than
                                   2
                            24324 ; 43   |//extern int _Y bufy[NUMDEVICES*DEVICERECORDSIZE + NUMHANDLES*HANDLEENTRYSIZE + NUMCACHES*
                                  CACHEDESCRSIZE];
                            24325 ; 44   |
                            24326 ; 45   |#endif // __fsproj_h__
                            24327 ; 46   |//---eof------------------------------------------------------------------------
                            24328 ; 47   |
                            24329 
                            24331 
                            24332 ; 30   |
                            24333 ; 31   |// Local function prototypes //
                            24334 ; 32   |_reentrant void TimeDateMenuDisplayDate(int a, int b, int *pPtr);
                            24335 ; 33   |_reentrant void TimeDateMenuRefreshTime(void);
                            24336 ; 34   |_reentrant void UpdateTime(int a, int b, int *Unused);
                            24337 ; 35   |_reentrant void UpdateDate(int a, int b, int *Unused);
                            24338 ; 36   |_reentrant void PrintStringTimeDate(int iMode,int iXpos,int iYpos,int iString);
                            24339 ; 37   |_reentrant void PrintNumberTimeDate(int iMode,int iXpos,int iYpos,int iNumber,int iWidth,i
                                  nt iFiller);
                            24340 ; 38   |  
                            24341 ; 39   |// Global Variables //
                            24342 ; 40   |extern int g_iTimeFormat;
                            24343 ; 41   |extern int g_iDateFormat;
                            24344 ; 42   |extern long g_UserTimeoffset;
                            24345 
                            24365 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 403

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24366 ; 43   |
                            24367 ; 44   |// Before using the values, UpdateTime() and UpdateDate() should be called
                            24368 ; 45   |TimeDateValues_type g_iCurrentRTCValues;
                            24369 ; 46   |
                            24370 ; 47   |////////////////////////////////////////////////////////////////////////////////
                            24371 ; 48   |//
                            24372 ; 49   |//>  Name:              _reentrant void TimeDateMenuDisplayDate(int a, int b, int *pPtr)
                            24373 ; 50   |//
                            24374 ; 51   |//   Type:              Function 
                            24375 ; 52   |//
                            24376 ; 53   |//   Description:       This function displays the date, month & year calculated from RTC.
                                  
                            24377 ; 54   |//                              
                            24378 ; 55   |//   Inputs:            none used.
                            24379 ; 56   |//
                            24380 ; 57   |//   Outputs:           lcd messages  
                            24381 ; 58   |//
                            24382 ; 59   |//   Notes:             Place in title of the TimeDateMenu
                            24383 ; 60   |//<
                            24384 ; 61   |////////////////////////////////////////////////////////////////////////////////
                            24385 ; 62   |_reentrant void TimeDateMenuDisplayDate(int a, int b, int *pPtr)
                            24386 ; 63   |{
                            24387 
P:0000                      24388         org     p,".ptexttimedatemenu":
                            24395 FTimeDateMenuDisplayDate:
P:0000 055F7C         2    224396         movec   ssh,y:(r7)+
P:0001 3F0300         2    424399         move    #3,n7
P:0002 000000         2    624400         nop
P:0003 204F00         2    824401         move    (r7)+n7
                            24421 
                            24422 ; 64   |        int iRTCYears;
                            24423 ; 65   |        int iRTCMonths;
                            24424 ; 66   |        int iRTCDays;
                            24425 ; 67   |        int iRTCDayOfWeek;
                            24426 ; 68   |        int iTrackingXPos=DATE_BEGIN_XPOS;
                            24427 ; 69   |        int iTrackingYPos=DATE_BEGIN_YPOS;
                            24428 ; 70   |
                            24429 ; 71   |        SysPostMessage(6,LCD_CLEAR_RANGE,0,0,128,16);
                            24430 
P:0004 260000         2   1024432         move    #0,y0
P:0005 200013         2   1224433         clr     a   
P:0006 291000         2   1424435         move    #16,b0
P:0007 595F00         2   1624437         move    b0,y:(r7)+
P:0008 298000         2   1824439         move    #$80,b0
P:0009 595F00         2   2024440         move    b0,y:(r7)+
P:000A 5E5F00         2   2224442         move    a,y:(r7)+
P:000B 4E5F00         2   2424444         move    y0,y:(r7)+
P:000C 260300         2   2624446         move    #<3,y0
P:000D 4E5F00         2   2824447         move    y0,y:(r7)+
P:000E 290600         2   3024449         move    #6,b0
P:000F 595F00         2   3224450         move    b0,y:(r7)+
P:0010 0BF080 rrrrrr  6   3824452         jsr     FSysPostMessage
P:0012 3F0600         2   4024453         move    #6,n7
P:0013 000000         2   4224454         nop
P:0014 204700         2   4424455         move    (r7)-n7
                            24458 
                            24459 ; 72   |        //Update current date   
                            24460 ; 73   |        UpdateDate(0,0,0);
                            24461 
P:0015 200013         2   4624463         clr     a   
P:0016 300000         2   4824464         move    #0,r0
P:0017 20001B         2   5024465         clr     b   
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 404

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0018 0BF080 rrrrrr  6   5624466         jsr     FUpdateDate
                            24467 
                            24468 ; 74   |        iRTCYears   = g_iCurrentRTCValues.B.m_iYears;
                            24469 
P:001A 4DF000 rrrrrr  3   5924471         move    y:Fg_iCurrentRTCValues+1,x1
P:001C 200069         2   6124472         tfr     x1,b
P:001D 45F400 00007F  3   6424473         move    #>$7F,x1
P:001F 20006E         2   6624474         and     x1,b
P:0020 77F400 FFFFFD  3   6924475         move    #-3,n7
P:0022 000000         2   7124476         nop
P:0023 5D6F00         4   7524477         move    b1,y:(r7+n7)
                            24479 
                            24480 ; 75   |        iRTCMonths  = g_iCurrentRTCValues.B.m_iMonths;
                            24481 
P:0024 4FF000 rrrrrr  3   7824483         move    y:Fg_iCurrentRTCValues,y1
P:0026 0110C8         2   8024484         mpy     y1,#16,b
P:0027 47F400 00000F  3   8324485         move    #>$F,y1
P:0029 20007E         2   8524486         and     y1,b
P:002A 77F400 FFFFFE  3   8824487         move    #-2,n7
P:002C 000000         2   9024488         nop
P:002D 5D6F00         4   9424489         move    b1,y:(r7+n7)
                            24491 
                            24492 ; 76   |        iRTCDays    = g_iCurrentRTCValues.B.m_iDays;
                            24493 
P:002E 4CF000 rrrrrr  3   9724495         move    y:Fg_iCurrentRTCValues,x0
P:0030 010BD0         2   9924496         mpy     x0,#11,a
P:0031 44F400 00001F  3  10224497         move    #>$1F,x0
P:0033 200046         2  10424498         and     x0,a
P:0034 045FA0         2  10624499         movec   m0,n7
P:0035 000000         2  10824500         nop
P:0036 5C6F00         4  11224501         move    a1,y:(r7+n7)
                            24503 
                            24504 ; 77   |        iRTCDayOfWeek = g_iCurrentRTCValues.B.m_iDayOfWeek; 
                            24505 
P:0037 4EF000 rrrrrr  3  11524507         move    y:Fg_iCurrentRTCValues+1,y0
P:0039 010DE8         2  11724508         mpy     y0,#13,b
P:003A 46F400 000007  3  12024509         move    #>7,y0
P:003C 20005E         2  12224510         and     y0,b
                            24512 
                            24513 ; 78   |
                            24514 ; 79   |        SysPostMessage(5,LCD_PRINT_RANGE_RSRC,DAYS_OF_WEEK_X_POS,DAYS_OF_WEEK_Y_POS,RSRC_T
                                  IME_DAY_SAT+iRTCDayOfWeek*2+g_iLanguage);
                            24515 
P:003D 5EF000 rrrrrr  3  12524517         move    y:Fg_iLanguage,a
P:003F 21AF00         2  12724518         move    b1,b
P:0040 20001A         2  12924519         addl    a,b
P:0041 46F400 000484  3  13224521         move    #1156,y0
P:0043 200058         2  13424522         add     y0,b
P:0044 47F400 030001  3  13724523         move    #$30001,y1
P:0046 280500         2  13924524         move    #5,a0
P:0047 2C0200         2  14124525         move    #2,a1
P:0048 260000         2  14324526         move    #0,y0
P:0049 5D5F00         2  14524527         move    b1,y:(r7)+
P:004A 5C5F00         2  14724529         move    a1,y:(r7)+
P:004B 4E5F00         2  14924531         move    y0,y:(r7)+
P:004C 4F5F00         2  15124533         move    y1,y:(r7)+
P:004D 585F00         2  15324535         move    a0,y:(r7)+
P:004E 0BF080 rrrrrr  6  15924537         jsr     FSysPostMessage
P:0050 3F0500         2  16124538         move    #5,n7
P:0051 000000         2  16324539         nop
P:0052 204700         2  16524540         move    (r7)-n7
                            24542 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 405

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24543 ; 80   |        //SysWaitOnEvent(0,0,0); 
                            24544 ; 81   |        switch(g_iDateFormat)
                            24545 
P:0053 5FF000 rrrrrr  3  16824547         move    y:Fg_iDateFormat,b
P:0055 44F40B 000002  3  17124548         tst     b       #>2,x0
P:0057 0AF0AA rrrrrr  6  17724549         jeq     L15
P:0059 44F44D 000001  3  18024550         cmp     x0,b    #>1,x0
P:005B 0AF0AA rrrrrr  6  18624551         jeq     L16
P:005D 20004D         2  18824552         cmp     x0,b
P:005E 0AF0AA rrrrrr  6  19424553         jeq     L17
P:0060 0AF080 rrrrrr  6  20024554         jmp     L20
                            24555 
                            24556 ; 82   |        {
                            24557 ; 83   |        case DATEFORMAT_DDMMYYYY:
                            24558 ; 84   |                SysPostMessage(5,LCD_PRINT_RANGE_RSRC
                            24559 ; 85   |                                                ,iTrackingXPos
                            24560 ; 86   |                                                ,iTrackingYPos
                            24561 ; 87   |                                                ,RSRC_TIME_NUM_MEDIUM_0+iRTCDays/10);
                            24562 ; 88   |                iTrackingXPos+=TIME_NUM_MEDIUM_WIDTH;
                            24563 ; 89   |                SysPostMessage(5,LCD_PRINT_RANGE_RSRC
                            24564 ; 90   |                                                ,iTrackingXPos
                            24565 ; 91   |                                                ,iTrackingYPos
                            24566 ; 92   |                                                ,RSRC_TIME_NUM_MEDIUM_0+iRTCDays%10);
                            24567 ; 93   |                iTrackingXPos+=TIME_NUM_MEDIUM_WIDTH;
                            24568 ; 94   |                SysPostMessage(5,LCD_PRINT_RANGE_RSRC
                            24569 ; 95   |                                                ,iTrackingXPos
                            24570 ; 96   |                                                ,iTrackingYPos
                            24571 ; 97   |                                                ,RSRC_TIME_DASH);
                            24572 ; 98   |                iTrackingXPos+=TIME_DASH_WIDTH;
                            24573 ; 99   |                SysPostMessage(5,LCD_PRINT_RANGE_RSRC
                            24574 ; 100  |                                                ,iTrackingXPos
                            24575 ; 101  |                                                ,iTrackingYPos
                            24576 ; 102  |                                                ,RSRC_TIME_MONTH_1-2+(iRTCMonths-1)*2+g_iL
                                  anguage);
                            24577 ; 103  |                iTrackingXPos+=TIME_MONTH_WIDTH;
                            24578 ; 104  |                SysPostMessage(5,LCD_PRINT_RANGE_RSRC
                            24579 ; 105  |                                                ,iTrackingXPos
                            24580 ; 106  |                                                ,iTrackingYPos
                            24581 ; 107  |                                                ,RSRC_TIME_DASH);
                            24582 ; 108  |                iTrackingXPos+=TIME_DASH_WIDTH;
                            24583 ; 109  |                SysPostMessage(5,LCD_PRINT_RANGE_RSRC
                            24584 ; 110  |                                                ,iTrackingXPos
                            24585 ; 111  |                                                ,iTrackingYPos
                            24586 ; 112  |                                                ,RSRC_TIME_NUM_MEDIUM_2);
                            24587 ; 113  |                iTrackingXPos+=TIME_NUM_MEDIUM_WIDTH;
                            24588 ; 114  |                SysPostMessage(5,LCD_PRINT_RANGE_RSRC
                            24589 ; 115  |                                                ,iTrackingXPos
                            24590 ; 116  |                                                ,iTrackingYPos
                            24591 ; 117  |                                                ,RSRC_TIME_NUM_MEDIUM_0);
                            24592 ; 118  |                iTrackingXPos+=TIME_NUM_MEDIUM_WIDTH;
                            24593 ; 119  |                SysPostMessage(5,LCD_PRINT_RANGE_RSRC
                            24594 ; 120  |                                                ,iTrackingXPos
                            24595 ; 121  |                                                ,iTrackingYPos
                            24596 ; 122  |                                                ,RSRC_TIME_NUM_MEDIUM_0+iRTCYears/10);
                            24597 ; 123  |                iTrackingXPos+=TIME_NUM_MEDIUM_WIDTH;
                            24598 ; 124  |                SysPostMessage(5,LCD_PRINT_RANGE_RSRC
                            24599 ; 125  |                                                ,iTrackingXPos
                            24600 ; 126  |                                                ,iTrackingYPos
                            24601 ; 127  |                                                ,RSRC_TIME_NUM_MEDIUM_0+iRTCYears%10);    
                                          
                            24602 ; 128  |                break;
                            24603 ; 129  |                
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 406

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24604 ; 130  |        case DATEFORMAT_MMDDYYYY:
                            24605 ; 131  |                SysPostMessage(5,LCD_PRINT_RANGE_RSRC
                            24606 ; 132  |                                                ,iTrackingXPos
                            24607 ; 133  |                                                ,iTrackingYPos
                            24608 ; 134  |                                                ,RSRC_TIME_MONTH_1+(iRTCMonths-1)*2+g_iLan
                                  guage);
                            24609 
P:0062 5FF000 rrrrrr  3  20324611 L15:    move    y:Fg_iLanguage,b
P:0064 77F400 FFFFFE  3  20624612         move    #-2,n7
P:0066 000000         2  20824613         nop
P:0067 5EEF00         4  21224614         move    y:(r7+n7),a
P:0068 200012         2  21424615         addl    b,a
P:0069 45F400 000490  3  21724619         move    #1168,x1
P:006B 200060         2  21924620         add     x1,a
P:006C 46F400 030001  3  22224621         move    #$30001,y0
P:006E 2D0500         2  22424622         move    #5,b1
P:006F 290200         2  22624623         move    #2,b0
P:0070 5C5F00         2  22824624         move    a1,y:(r7)+
P:0071 595F00         2  23024626         move    b0,y:(r7)+
P:0072 292300         2  23224628         move    #35,b0
P:0073 595F00         2  23424629         move    b0,y:(r7)+
P:0074 4E5F00         2  23624631         move    y0,y:(r7)+
P:0075 5D5F00         2  23824633         move    b1,y:(r7)+
P:0076 0BF080 rrrrrr  6  24424635         jsr     FSysPostMessage
P:0078 3F0500         2  24624636         move    #5,n7
P:0079 000000         2  24824637         nop
P:007A 204700         2  25024638         move    (r7)-n7
                            24640 
                            24641 ; 135  |                iTrackingXPos+=TIME_MONTH_WIDTH;
                            24642 ; 136  |                SysPostMessage(5,LCD_PRINT_RANGE_RSRC
                            24643 ; 137  |                                                ,iTrackingXPos
                            24644 ; 138  |                                                ,iTrackingYPos
                            24645 ; 139  |                                                ,RSRC_TIME_DASH);
                            24646 
P:007B 45F400 030001  3  25324648         move    #$30001,x1
P:007D 2D0500         2  25524649         move    #5,b1
P:007E 290200         2  25724650         move    #2,b0
P:007F 44F400 000483  3  26024651         move    #1155,x0
P:0081 4C5F00         2  26224652         move    x0,y:(r7)+
P:0082 595F00         2  26424654         move    b0,y:(r7)+
P:0083 294000         2  26624656         move    #$40,b0
P:0084 595F00         2  26824657         move    b0,y:(r7)+
P:0085 4D5F00         2  27024659         move    x1,y:(r7)+
P:0086 5D5F00         2  27224661         move    b1,y:(r7)+
P:0087 0BF080 rrrrrr  6  27824663         jsr     FSysPostMessage
P:0089 3F0500         2  28024664         move    #5,n7
P:008A 000000         2  28224665         nop
P:008B 204700         2  28424666         move    (r7)-n7
                            24668 
                            24669 ; 140  |                iTrackingXPos+=TIME_DASH_WIDTH;
                            24670 ; 141  |                SysPostMessage(5,LCD_PRINT_RANGE_RSRC
                            24671 ; 142  |                                                ,iTrackingXPos
                            24672 ; 143  |                                                ,iTrackingYPos
                            24673 ; 144  |                                                ,RSRC_TIME_NUM_MEDIUM_0+iRTCDays/10);
                            24674 
P:008C 045FA0         2  28624676         movec   m0,n7
P:008D 000000         2  28824677         nop
P:008E 5EEF00         4  29224678         move    y:(r7+n7),a
P:008F 44F400 00000A  3  29524679         move    #>10,x0
P:0091 0BF080 rrrrrr  6  30124680         jsr     Rdiv_iii
P:0093 46F400 0004BB  3  30424681         move    #1211,y0
P:0095 200050         2  30624682         add     y0,a
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 407

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0096 46F400 030001  3  30924683         move    #$30001,y0
P:0098 2D0500         2  31124684         move    #5,b1
P:0099 290200         2  31324685         move    #2,b0
P:009A 5C5F00         2  31524686         move    a1,y:(r7)+
P:009B 595F00         2  31724688         move    b0,y:(r7)+
P:009C 294800         2  31924690         move    #72,b0
P:009D 595F00         2  32124691         move    b0,y:(r7)+
P:009E 4E5F00         2  32324693         move    y0,y:(r7)+
P:009F 5D5F00         2  32524695         move    b1,y:(r7)+
P:00A0 0BF080 rrrrrr  6  33124697         jsr     FSysPostMessage
P:00A2 3F0500         2  33324698         move    #5,n7
P:00A3 000000         2  33524699         nop
P:00A4 204700         2  33724700         move    (r7)-n7
                            24702 
                            24703 ; 145  |                iTrackingXPos+=TIME_NUM_MEDIUM_WIDTH;
                            24704 ; 146  |                SysPostMessage(5,LCD_PRINT_RANGE_RSRC
                            24705 ; 147  |                                                ,iTrackingXPos
                            24706 ; 148  |                                                ,iTrackingYPos
                            24707 ; 149  |                                                ,RSRC_TIME_NUM_MEDIUM_0+iRTCDays%10);
                            24708 
P:00A5 045FA0         2  33924710         movec   m0,n7
P:00A6 000000         2  34124711         nop
P:00A7 5EEF00         4  34524712         move    y:(r7+n7),a
P:00A8 44F400 00000A  3  34824713         move    #>10,x0
P:00AA 0BF080 rrrrrr  6  35424714         jsr     Rmod_iii
P:00AC 46F400 0004BB  3  35724718         move    #1211,y0
P:00AE 200050         2  35924719         add     y0,a
P:00AF 44F400 030001  3  36224720         move    #$30001,x0
P:00B1 2D0500         2  36424721         move    #5,b1
P:00B2 290200         2  36624722         move    #2,b0
P:00B3 5C5F00         2  36824723         move    a1,y:(r7)+
P:00B4 595F00         2  37024725         move    b0,y:(r7)+
P:00B5 295000         2  37224727         move    #80,b0
P:00B6 595F00         2  37424728         move    b0,y:(r7)+
P:00B7 4C5F00         2  37624730         move    x0,y:(r7)+
P:00B8 5D5F00         2  37824732         move    b1,y:(r7)+
P:00B9 0BF080 rrrrrr  6  38424734         jsr     FSysPostMessage
P:00BB 3F0500         2  38624735         move    #5,n7
P:00BC 000000         2  38824736         nop
P:00BD 204700         2  39024737         move    (r7)-n7
                            24739 
                            24740 ; 150  |                iTrackingXPos+=TIME_NUM_MEDIUM_WIDTH;
                            24741 ; 151  |                SysPostMessage(5,LCD_PRINT_RANGE_RSRC
                            24742 ; 152  |                                                ,iTrackingXPos
                            24743 ; 153  |                                                ,iTrackingYPos
                            24744 ; 154  |                                                ,RSRC_TIME_DASH);               
                            24745 
P:00BE 0AF080 rrrrrr  6  39624747         jmp     L18
                            24748 
                            24749 ; 155  |                iTrackingXPos+=TIME_DASH_WIDTH;
                            24750 ; 156  |                SysPostMessage(5,LCD_PRINT_RANGE_RSRC
                            24751 ; 157  |                                                ,iTrackingXPos
                            24752 ; 158  |                                                ,iTrackingYPos
                            24753 ; 159  |                                                ,RSRC_TIME_NUM_MEDIUM_2);
                            24754 ; 160  |                iTrackingXPos+=TIME_NUM_MEDIUM_WIDTH;
                            24755 ; 161  |                SysPostMessage(5,LCD_PRINT_RANGE_RSRC
                            24756 ; 162  |                                                ,iTrackingXPos
                            24757 ; 163  |                                                ,iTrackingYPos
                            24758 ; 164  |                                                ,RSRC_TIME_NUM_MEDIUM_0);
                            24759 ; 165  |                iTrackingXPos+=TIME_NUM_MEDIUM_WIDTH;
                            24760 ; 166  |                SysPostMessage(5,LCD_PRINT_RANGE_RSRC
                            24761 ; 167  |                                                ,iTrackingXPos
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 408

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24762 ; 168  |                                                ,iTrackingYPos
                            24763 ; 169  |                                                ,RSRC_TIME_NUM_MEDIUM_0+iRTCYears/10);
                            24764 ; 170  |                iTrackingXPos+=TIME_NUM_MEDIUM_WIDTH;
                            24765 ; 171  |                SysPostMessage(5,LCD_PRINT_RANGE_RSRC
                            24766 ; 172  |                                                ,iTrackingXPos
                            24767 ; 173  |                                                ,iTrackingYPos
                            24768 ; 174  |                                                ,RSRC_TIME_NUM_MEDIUM_0+iRTCYears%10);
                            24769 ; 175  |                break;
                            24770 ; 176  |                
                            24771 ; 177  |        case DATEFORMAT_YYYYMMDD:
                            24772 ; 178  |                SysPostMessage(5,LCD_PRINT_RANGE_RSRC
                            24773 ; 179  |                                                ,iTrackingXPos
                            24774 ; 180  |                                                ,iTrackingYPos
                            24775 ; 181  |                                                ,RSRC_TIME_NUM_MEDIUM_2);
                            24776 
P:00C0 54F400 030001  3  39924778 L16:    move    #$30001,a1
P:00C2 2D0500         2  40124779         move    #5,b1
P:00C3 290200         2  40324780         move    #2,b0
P:00C4 50F400 0004BD  3  40624781         move    #1213,a0
P:00C6 585F00         2  40824782         move    a0,y:(r7)+
P:00C7 595F00         2  41024784         move    b0,y:(r7)+
P:00C8 292300         2  41224786         move    #35,b0
P:00C9 595F00         2  41424787         move    b0,y:(r7)+
P:00CA 5C5F00         2  41624789         move    a1,y:(r7)+
P:00CB 5D5F00         2  41824791         move    b1,y:(r7)+
P:00CC 0BF080 rrrrrr  6  42424793         jsr     FSysPostMessage
P:00CE 3F0500         2  42624794         move    #5,n7
P:00CF 000000         2  42824795         nop
P:00D0 204700         2  43024796         move    (r7)-n7
                            24798 
                            24799 ; 182  |                iTrackingXPos+=TIME_NUM_MEDIUM_WIDTH;
                            24800 ; 183  |                SysPostMessage(5,LCD_PRINT_RANGE_RSRC
                            24801 ; 184  |                                                ,iTrackingXPos
                            24802 ; 185  |                                                ,iTrackingYPos
                            24803 ; 186  |                                                ,RSRC_TIME_NUM_MEDIUM_0);
                            24804 
P:00D1 46F400 030001  3  43324806         move    #$30001,y0
P:00D3 2D0500         2  43524807         move    #5,b1
P:00D4 290200         2  43724808         move    #2,b0
P:00D5 45F400 0004BB  3  44024809         move    #1211,x1
P:00D7 4D5F00         2  44224810         move    x1,y:(r7)+
P:00D8 595F00         2  44424812         move    b0,y:(r7)+
P:00D9 292B00         2  44624814         move    #43,b0
P:00DA 595F00         2  44824815         move    b0,y:(r7)+
P:00DB 4E5F00         2  45024817         move    y0,y:(r7)+
P:00DC 5D5F00         2  45224819         move    b1,y:(r7)+
P:00DD 0BF080 rrrrrr  6  45824821         jsr     FSysPostMessage
P:00DF 3F0500         2  46024822         move    #5,n7
P:00E0 000000         2  46224823         nop
P:00E1 204700         2  46424824         move    (r7)-n7
                            24826 
                            24827 ; 187  |                iTrackingXPos+=TIME_NUM_MEDIUM_WIDTH;
                            24828 ; 188  |                SysPostMessage(5,LCD_PRINT_RANGE_RSRC
                            24829 ; 189  |                                                ,iTrackingXPos
                            24830 ; 190  |                                                ,iTrackingYPos
                            24831 ; 191  |                                                ,RSRC_TIME_NUM_MEDIUM_0+iRTCYears/10);
                            24832 
P:00E2 44F400 00000A  3  46724834         move    #>10,x0
P:00E4 77F400 FFFFFD  3  47024835         move    #-3,n7
P:00E6 000000         2  47224836         nop
P:00E7 5EEF00         4  47624837         move    y:(r7+n7),a
P:00E8 0BF080 rrrrrr  6  48224838         jsr     Rdiv_iii
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 409

M:ADDR CODE           CYCLES LINE SOURCELINE
P:00EA 47F400 0004BB  3  48524839         move    #1211,y1
P:00EC 200070         2  48724840         add     y1,a
P:00ED 45F400 030001  3  49024841         move    #$30001,x1
P:00EF 2D0500         2  49224842         move    #5,b1
P:00F0 290200         2  49424843         move    #2,b0
P:00F1 5C5F00         2  49624844         move    a1,y:(r7)+
P:00F2 595F00         2  49824846         move    b0,y:(r7)+
P:00F3 293300         2  50024848         move    #51,b0
P:00F4 595F00         2  50224849         move    b0,y:(r7)+
P:00F5 4D5F00         2  50424851         move    x1,y:(r7)+
P:00F6 5D5F00         2  50624853         move    b1,y:(r7)+
P:00F7 0BF080 rrrrrr  6  51224855         jsr     FSysPostMessage
P:00F9 3F0500         2  51424856         move    #5,n7
P:00FA 000000         2  51624857         nop
P:00FB 204700         2  51824858         move    (r7)-n7
                            24860 
                            24861 ; 192  |                iTrackingXPos+=TIME_NUM_MEDIUM_WIDTH;
                            24862 ; 193  |                SysPostMessage(5,LCD_PRINT_RANGE_RSRC
                            24863 ; 194  |                                                ,iTrackingXPos
                            24864 ; 195  |                                                ,iTrackingYPos
                            24865 ; 196  |                                                ,RSRC_TIME_NUM_MEDIUM_0+iRTCYears%10);
                            24866 
P:00FC 44F400 00000A  3  52124868         move    #>10,x0
P:00FE 77F400 FFFFFD  3  52424869         move    #-3,n7
P:0100 000000         2  52624870         nop
P:0101 5EEF00         4  53024871         move    y:(r7+n7),a
P:0102 0BF080 rrrrrr  6  53624872         jsr     Rmod_iii
P:0104 45F400 0004BB  3  53924876         move    #1211,x1
P:0106 200060         2  54124877         add     x1,a
P:0107 46F400 030001  3  54424878         move    #$30001,y0
P:0109 2D0500         2  54624879         move    #5,b1
P:010A 290200         2  54824880         move    #2,b0
P:010B 5C5F00         2  55024881         move    a1,y:(r7)+
P:010C 595F00         2  55224883         move    b0,y:(r7)+
P:010D 293B00         2  55424885         move    #59,b0
P:010E 595F00         2  55624886         move    b0,y:(r7)+
P:010F 4E5F00         2  55824888         move    y0,y:(r7)+
P:0110 5D5F00         2  56024890         move    b1,y:(r7)+
P:0111 0BF080 rrrrrr  6  56624892         jsr     FSysPostMessage
P:0113 3F0500         2  56824893         move    #5,n7
P:0114 000000         2  57024894         nop
P:0115 204700         2  57224895         move    (r7)-n7
                            24897 
                            24898 ; 197  |                iTrackingXPos+=TIME_NUM_MEDIUM_WIDTH;
                            24899 ; 198  |                SysPostMessage(5,LCD_PRINT_RANGE_RSRC
                            24900 ; 199  |                                                ,iTrackingXPos
                            24901 ; 200  |                                                ,iTrackingYPos
                            24902 ; 201  |                                                ,RSRC_TIME_DASH);               
                            24903 
P:0116 44F400 030001  3  57524905         move    #$30001,x0
P:0118 2D0500         2  57724906         move    #5,b1
P:0119 290200         2  57924907         move    #2,b0
P:011A 56F400 000483  3  58224908         move    #1155,a
P:011C 5E5F00         2  58424909         move    a,y:(r7)+
P:011D 595F00         2  58624911         move    b0,y:(r7)+
P:011E 294300         2  58824913         move    #67,b0
P:011F 595F00         2  59024914         move    b0,y:(r7)+
P:0120 4C5F00         2  59224916         move    x0,y:(r7)+
P:0121 5D5F00         2  59424918         move    b1,y:(r7)+
P:0122 0BF080 rrrrrr  6  60024920         jsr     FSysPostMessage
P:0124 3F0500         2  60224921         move    #5,n7
P:0125 000000         2  60424922         nop
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 410

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0126 204700         2  60624923         move    (r7)-n7
                            24925 
                            24926 ; 202  |                iTrackingXPos+=TIME_DASH_WIDTH;
                            24927 ; 203  |                SysPostMessage(5,LCD_PRINT_RANGE_RSRC
                            24928 ; 204  |                                                ,iTrackingXPos
                            24929 ; 205  |                                                ,iTrackingYPos
                            24930 ; 206  |                                                ,RSRC_TIME_MONTH_1+(iRTCMonths-1)*2+g_iLan
                                  guage);
                            24931 
P:0127 5EF000 rrrrrr  3  60924933         move    y:Fg_iLanguage,a
P:0129 77F400 FFFFFE  3  61224934         move    #-2,n7
P:012B 000000         2  61424935         nop
P:012C 5FEF00         4  61824936         move    y:(r7+n7),b
P:012D 20001A         2  62024937         addl    a,b
P:012E 46F400 000490  3  62324938         move    #1168,y0
P:0130 200058         2  62524939         add     y0,b
P:0131 56F400 030001  3  62824940         move    #$30001,a
P:0133 46F400 000005  3  63124941         move    #>5,y0
P:0135 47F400 000002  3  63424942         move    #>2,y1
P:0137 5D5F00         2  63624943         move    b1,y:(r7)+
P:0138 4F5F00         2  63824945         move    y1,y:(r7)+
P:0139 294B00         2  64024947         move    #75,b0
P:013A 595F00         2  64224948         move    b0,y:(r7)+
P:013B 5E5F00         2  64424950         move    a,y:(r7)+
P:013C 4E5F00         2  64624952         move    y0,y:(r7)+
P:013D 0BF080 rrrrrr  6  65224954         jsr     FSysPostMessage
P:013F 3F0500         2  65424955         move    #5,n7
P:0140 000000         2  65624956         nop
P:0141 204700         2  65824957         move    (r7)-n7
                            24959 
                            24960 ; 207  |                iTrackingXPos+=TIME_MONTH_WIDTH;
                            24961 ; 208  |                SysPostMessage(5,LCD_PRINT_RANGE_RSRC
                            24962 ; 209  |                                                ,iTrackingXPos
                            24963 ; 210  |                                                ,iTrackingYPos
                            24964 ; 211  |                                                ,RSRC_TIME_DASH);
                            24965 
P:0142 47F400 030001  3  66124967         move    #$30001,y1
P:0144 2D0500         2  66324968         move    #5,b1
P:0145 290200         2  66524969         move    #2,b0
P:0146 46F400 000483  3  66824970         move    #1155,y0
P:0148 4E5F00         2  67024971         move    y0,y:(r7)+
P:0149 595F00         2  67224973         move    b0,y:(r7)+
P:014A 296800         2  67424975         move    #104,b0
P:014B 595F00         2  67624976         move    b0,y:(r7)+
P:014C 4F5F00         2  67824978         move    y1,y:(r7)+
P:014D 5D5F00         2  68024980         move    b1,y:(r7)+
P:014E 0BF080 rrrrrr  6  68624982         jsr     FSysPostMessage
P:0150 3F0500         2  68824983         move    #5,n7
P:0151 000000         2  69024984         nop
P:0152 204700         2  69224985         move    (r7)-n7
                            24987 
                            24988 ; 212  |                iTrackingXPos+=TIME_DASH_WIDTH;
                            24989 ; 213  |                SysPostMessage(5,LCD_PRINT_RANGE_RSRC
                            24990 ; 214  |                                                ,iTrackingXPos
                            24991 ; 215  |                                                ,iTrackingYPos
                            24992 ; 216  |                                                ,RSRC_TIME_NUM_MEDIUM_0+iRTCDays/10);
                            24993 
P:0153 045FA0         2  69424995         movec   m0,n7
P:0154 000000         2  69624996         nop
P:0155 5EEF00         4  70024997         move    y:(r7+n7),a
P:0156 44F400 00000A  3  70324998         move    #>10,x0
P:0158 0BF080 rrrrrr  6  70924999         jsr     Rdiv_iii
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 411

M:ADDR CODE           CYCLES LINE SOURCELINE
P:015A 46F400 0004BB  3  71225000         move    #1211,y0
P:015C 200050         2  71425001         add     y0,a
P:015D 44F400 030001  3  71725002         move    #$30001,x0
P:015F 2D0500         2  71925003         move    #5,b1
P:0160 290200         2  72125004         move    #2,b0
P:0161 5C5F00         2  72325005         move    a1,y:(r7)+
P:0162 595F00         2  72525007         move    b0,y:(r7)+
P:0163 297000         2  72725009         move    #$70,b0
P:0164 595F00         2  72925010         move    b0,y:(r7)+
P:0165 4C5F00         2  73125012         move    x0,y:(r7)+
P:0166 5D5F00         2  73325014         move    b1,y:(r7)+
P:0167 0BF080 rrrrrr  6  73925016         jsr     FSysPostMessage
P:0169 3F0500         2  74125017         move    #5,n7
P:016A 000000         2  74325018         nop
P:016B 204700         2  74525019         move    (r7)-n7
                            25021 
                            25022 ; 217  |                iTrackingXPos+=TIME_NUM_MEDIUM_WIDTH;
                            25023 ; 218  |                SysPostMessage(5,LCD_PRINT_RANGE_RSRC
                            25024 ; 219  |                                                ,iTrackingXPos
                            25025 ; 220  |                                                ,iTrackingYPos
                            25026 ; 221  |                                                ,RSRC_TIME_NUM_MEDIUM_0+iRTCDays%10);
                            25027 
P:016C 045FA0         2  74725029         movec   m0,n7
P:016D 000000         2  74925030         nop
P:016E 5EEF00         4  75325031         move    y:(r7+n7),a
P:016F 44F400 00000A  3  75625032         move    #>10,x0
P:0171 0BF080 rrrrrr  6  76225033         jsr     Rmod_iii
P:0173 44F400 0004BB  3  76525034         move    #1211,x0
P:0175 200040         2  76725035         add     x0,a
P:0176 5C5F00         2  76925036         move    a1,y:(r7)+
P:0177 290200         2  77125038         move    #2,b0
P:0178 595F00         2  77325039         move    b0,y:(r7)+
P:0179 297800         2  77525041         move    #$78,b0
P:017A 595F00         2  77725042         move    b0,y:(r7)+
P:017B 55F400 030001  3  78025044         move    #$30001,b1
P:017D 5D5F00         2  78225045         move    b1,y:(r7)+
P:017E 290500         2  78425047         move    #5,b0
P:017F 595F00         2  78625048         move    b0,y:(r7)+
P:0180 0BF080 rrrrrr  6  79225050         jsr     FSysPostMessage
P:0182 3F0500         2  79425051         move    #5,n7
P:0183 000000         2  79625052         nop
P:0184 204700         2  79825053         move    (r7)-n7
                            25055 
                            25056 ; 222  |
                            25057 ; 223  |                break;
                            25058 
P:0185 0AF080 rrrrrr  6  80425060         jmp     L20
P:0187 045FA0         2  80625062 L17:    movec   m0,n7
P:0188 000000         2  80825063         nop
P:0189 5EEF00         4  81225064         move    y:(r7+n7),a
P:018A 44F400 00000A  3  81525065         move    #>10,x0
P:018C 0BF080 rrrrrr  6  82125066         jsr     Rdiv_iii
P:018E 47F400 0004BB  3  82425067         move    #1211,y1
P:0190 200070         2  82625068         add     y1,a
P:0191 46F400 030001  3  82925069         move    #$30001,y0
P:0193 2D0500         2  83125070         move    #5,b1
P:0194 290200         2  83325071         move    #2,b0
P:0195 5C5F00         2  83525072         move    a1,y:(r7)+
P:0196 595F00         2  83725074         move    b0,y:(r7)+
P:0197 292300         2  83925076         move    #35,b0
P:0198 595F00         2  84125077         move    b0,y:(r7)+
P:0199 4E5F00         2  84325079         move    y0,y:(r7)+
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 412

M:ADDR CODE           CYCLES LINE SOURCELINE
P:019A 5D5F00         2  84525081         move    b1,y:(r7)+
P:019B 0BF080 rrrrrr  6  85125083         jsr     FSysPostMessage
P:019D 3F0500         2  85325084         move    #5,n7
P:019E 000000         2  85525085         nop
P:019F 204700         2  85725086         move    (r7)-n7
P:01A0 045FA0         2  85925089         movec   m0,n7
P:01A1 000000         2  86125090         nop
P:01A2 5EEF00         4  86525091         move    y:(r7+n7),a
P:01A3 44F400 00000A  3  86825092         move    #>10,x0
P:01A5 0BF080 rrrrrr  6  87425093         jsr     Rmod_iii
P:01A7 45F400 0004BB  3  87725094         move    #1211,x1
P:01A9 200060         2  87925095         add     x1,a
P:01AA 44F400 030001  3  88225096         move    #$30001,x0
P:01AC 2D0500         2  88425097         move    #5,b1
P:01AD 290200         2  88625098         move    #2,b0
P:01AE 5C5F00         2  88825099         move    a1,y:(r7)+
P:01AF 595F00         2  89025101         move    b0,y:(r7)+
P:01B0 292B00         2  89225103         move    #43,b0
P:01B1 595F00         2  89425104         move    b0,y:(r7)+
P:01B2 4C5F00         2  89625106         move    x0,y:(r7)+
P:01B3 5D5F00         2  89825108         move    b1,y:(r7)+
P:01B4 0BF080 rrrrrr  6  90425110         jsr     FSysPostMessage
P:01B6 3F0500         2  90625111         move    #5,n7
P:01B7 000000         2  90825112         nop
P:01B8 204700         2  91025113         move    (r7)-n7
P:01B9 54F400 030001  3  91325116         move    #$30001,a1
P:01BB 2D0500         2  91525117         move    #5,b1
P:01BC 290200         2  91725118         move    #2,b0
P:01BD 46F400 000483  3  92025119         move    #1155,y0
P:01BF 4E5F00         2  92225120         move    y0,y:(r7)+
P:01C0 595F00         2  92425122         move    b0,y:(r7)+
P:01C1 293300         2  92625124         move    #51,b0
P:01C2 595F00         2  92825125         move    b0,y:(r7)+
P:01C3 5C5F00         2  93025127         move    a1,y:(r7)+
P:01C4 5D5F00         2  93225129         move    b1,y:(r7)+
P:01C5 0BF080 rrrrrr  6  93825131         jsr     FSysPostMessage
P:01C7 3F0500         2  94025132         move    #5,n7
P:01C8 000000         2  94225133         nop
P:01C9 204700         2  94425134         move    (r7)-n7
P:01CA 5EF000 rrrrrr  3  94725137         move    y:Fg_iLanguage,a
P:01CC 77F400 FFFFFE  3  95025138         move    #-2,n7
P:01CE 000000         2  95225139         nop
P:01CF 5FEF00         4  95625140         move    y:(r7+n7),b
P:01D0 20001A         2  95825141         addl    a,b
P:01D1 56F400 00048E  3  96125142         move    #1166,a
P:01D3 200018         2  96325143         add     a,b
P:01D4 46F400 030001  3  96625144         move    #$30001,y0
P:01D6 280500         2  96825145         move    #5,a0
P:01D7 2C0200         2  97025146         move    #2,a1
P:01D8 5D5F00         2  97225147         move    b1,y:(r7)+
P:01D9 5C5F00         2  97425149         move    a1,y:(r7)+
P:01DA 293B00         2  97625151         move    #59,b0
P:01DB 595F00         2  97825152         move    b0,y:(r7)+
P:01DC 4E5F00         2  98025154         move    y0,y:(r7)+
P:01DD 585F00         2  98225156         move    a0,y:(r7)+
P:01DE 0BF080 rrrrrr  6  98825158         jsr     FSysPostMessage
P:01E0 3F0500         2  99025159         move    #5,n7
P:01E1 000000         2  99225160         nop
P:01E2 204700         2  99425161         move    (r7)-n7
P:01E3 44F400 030001  3  99725164 L18:    move    #$30001,x0
P:01E5 2D0500         2  99925165         move    #5,b1
P:01E6 290200         2 100125166         move    #2,b0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 413

M:ADDR CODE           CYCLES LINE SOURCELINE
P:01E7 45F400 000483  3 100425167         move    #1155,x1
P:01E9 4D5F00         2 100625168         move    x1,y:(r7)+
P:01EA 595F00         2 100825170         move    b0,y:(r7)+
P:01EB 295800         2 101025172         move    #88,b0
P:01EC 595F00         2 101225173         move    b0,y:(r7)+
P:01ED 4C5F00         2 101425175         move    x0,y:(r7)+
P:01EE 5D5F00         2 101625177         move    b1,y:(r7)+
P:01EF 0BF080 rrrrrr  6 102225179         jsr     FSysPostMessage
P:01F1 3F0500         2 102425180         move    #5,n7
P:01F2 000000         2 102625181         nop
P:01F3 204700         2 102825182         move    (r7)-n7
P:01F4 54F400 030001  3 103125185         move    #$30001,a1
P:01F6 280500         2 103325186         move    #5,a0
P:01F7 290200         2 103525187         move    #2,b0
P:01F8 55F400 0004BD  3 103825188         move    #1213,b1
P:01FA 5D5F00         2 104025189         move    b1,y:(r7)+
P:01FB 595F00         2 104225191         move    b0,y:(r7)+
P:01FC 296000         2 104425193         move    #$60,b0
P:01FD 595F00         2 104625194         move    b0,y:(r7)+
P:01FE 5C5F00         2 104825196         move    a1,y:(r7)+
P:01FF 585F00         2 105025198         move    a0,y:(r7)+
P:0200 0BF080 rrrrrr  6 105625200         jsr     FSysPostMessage
P:0202 3F0500         2 105825201         move    #5,n7
P:0203 000000         2 106025202         nop
P:0204 204700         2 106225203         move    (r7)-n7
P:0205 46F400 030001  3 106525206         move    #$30001,y0
P:0207 47F400 0004BB  3 106825207         move    #1211,y1
P:0209 2D0500         2 107025208         move    #5,b1
P:020A 290200         2 107225209         move    #2,b0
P:020B 4F5F00         2 107425210         move    y1,y:(r7)+
P:020C 595F00         2 107625212         move    b0,y:(r7)+
P:020D 296800         2 107825214         move    #104,b0
P:020E 595F00         2 108025215         move    b0,y:(r7)+
P:020F 4E5F00         2 108225217         move    y0,y:(r7)+
P:0210 5D5F00         2 108425219         move    b1,y:(r7)+
P:0211 0BF080 rrrrrr  6 109025221         jsr     FSysPostMessage
P:0213 3F0500         2 109225222         move    #5,n7
P:0214 000000         2 109425223         nop
P:0215 204700         2 109625224         move    (r7)-n7
P:0216 44F400 00000A  3 109925227         move    #>10,x0
P:0218 77F400 FFFFFD  3 110225228         move    #-3,n7
P:021A 000000         2 110425229         nop
P:021B 5EEF00         4 110825230         move    y:(r7+n7),a
P:021C 0BF080 rrrrrr  6 111425231         jsr     Rdiv_iii
P:021E 45F400 0004BB  3 111725232         move    #1211,x1
P:0220 200060         2 111925233         add     x1,a
P:0221 44F400 030001  3 112225234         move    #$30001,x0
P:0223 2D0500         2 112425235         move    #5,b1
P:0224 290200         2 112625236         move    #2,b0
P:0225 5C5F00         2 112825237         move    a1,y:(r7)+
P:0226 595F00         2 113025239         move    b0,y:(r7)+
P:0227 297000         2 113225241         move    #$70,b0
P:0228 595F00         2 113425242         move    b0,y:(r7)+
P:0229 4C5F00         2 113625244         move    x0,y:(r7)+
P:022A 5D5F00         2 113825246         move    b1,y:(r7)+
P:022B 0BF080 rrrrrr  6 114425248         jsr     FSysPostMessage
P:022D 3F0500         2 114625249         move    #5,n7
P:022E 000000         2 114825250         nop
P:022F 204700         2 115025251         move    (r7)-n7
P:0230 44F400 00000A  3 115325254         move    #>10,x0
P:0232 77F400 FFFFFD  3 115625255         move    #-3,n7
P:0234 000000         2 115825256         nop
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 414

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0235 5EEF00         4 116225257         move    y:(r7+n7),a
P:0236 0BF080 rrrrrr  6 116825258         jsr     Rmod_iii
P:0238 46F400 0004BB  3 117125259         move    #1211,y0
P:023A 200050         2 117325260         add     y0,a
P:023B 5C5F00         2 117525261         move    a1,y:(r7)+
P:023C 290200         2 117725263         move    #2,b0
P:023D 595F00         2 117925264         move    b0,y:(r7)+
P:023E 297800         2 118125266         move    #$78,b0
P:023F 595F00         2 118325267         move    b0,y:(r7)+
P:0240 46F400 030001  3 118625269         move    #$30001,y0
P:0242 4E5F00         2 118825270         move    y0,y:(r7)+
P:0243 290500         2 119025272         move    #5,b0
P:0244 595F00         2 119225273         move    b0,y:(r7)+
P:0245 0BF080 rrrrrr  6 119825275         jsr     FSysPostMessage
P:0247 3F0500         2 120025276         move    #5,n7
P:0248 000000         2 120225277         nop
P:0249 204700         2 120425278         move    (r7)-n7
                            25280 
                            25281 ; 224  |                
                            25282 ; 225  |        default:
                            25283 ; 226  |                break;  
                            25284 ; 227  |        }
                            25285 ; 228  |
                            25286 ; 229  |SysWaitOnEvent(0,0,0); 
                            25287 
P:024A 300000         2 120625289 L20:    move    #0,r0
P:024B 20001B         2 120825290         clr     b   
P:024C 200013         2 121025291         clr     a   
P:024D 0BF080 rrrrrr  6 121625292         jsr     SysWaitOnEvent
                            25293 
                            25294 ; 230  |
                            25295 ; 231  |}
                            25296 
P:024F 77F400 FFFFFC  3 121925298         move    #-4,n7
P:0251 000000         2 122125299         nop
P:0252 05EF7C         4 122525300         movec   y:(r7+n7),ssh
P:0253 204F00         2 122725302         move    (r7)+n7
P:0254 00000C         4 123125304         rts
                            25306 
                            25307 ; 232  |
                            25308 ; 233  |////////////////////////////////////////////////////////////////////////////////
                            25309 ; 234  |//
                            25310 ; 235  |//>  Name:              _reentrant void TimeDateMenuRefreshTime(void)
                            25311 ; 236  |//
                            25312 ; 237  |//   Type:              Function 
                            25313 ; 238  |//
                            25314 ; 239  |//   Description:       This function update the real time to display from RTC.
                            25315 ; 240  |//                              System Icons are still displayed via TimeDateMenuDisplayDa
                                  te
                            25316 ; 241  |//
                            25317 ; 242  |//   Inputs:            none used.
                            25318 ; 243  |//
                            25319 ; 244  |//   Outputs:           lcd messages  
                            25320 ; 245  |//
                            25321 ; 246  |//   Notes:             Refresh timer are displayed.
                            25322 ; 247  |//<
                            25323 ; 248  |////////////////////////////////////////////////////////////////////////////////
                            25324 ; 249  |_reentrant void TimeDateMenuRefreshTime(void)
                            25325 ; 250  |{
                            25326 
                            25331 FTimeDateMenuRefreshTime:
P:0255 055F7C         2 123325332         movec   ssh,y:(r7)+
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 415

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0256 3F0500         2 123525335         move    #5,n7
P:0257 000000         2 123725336         nop
P:0258 204F00         2 123925337         move    (r7)+n7
                            25354 
                            25355 ; 251  |
                            25356 ; 252  |        int iRTCHours;
                            25357 ; 253  |        int iRTCMinutes;
                            25358 ; 254  |        int iRTCSeconds;
                            25359 ; 255  |        char sTimeString[12];
                            25360 ; 256  |        char * pTemp;
                            25361 ; 257  |        int Pixel24h=0;
                            25362 ; 258  |        
                            25363 ; 259  |        SysPostMessage(5,LCD_PRINT_RANGE_RSRC,0,16,RSRC_TIME_CLEAN_DESKTOP);
                            25364 
P:0259 2D0500         2 124125366         move    #5,b1
P:025A 44F400 030001  3 124425367         move    #$30001,x0
P:025C 200013         2 124625368         clr     a   
P:025D 47F400 000482  3 124925369         move    #1154,y1
P:025F 4F5F00         2 125125370         move    y1,y:(r7)+
P:0260 291000         2 125325372         move    #16,b0
P:0261 595F00         2 125525373         move    b0,y:(r7)+
P:0262 5E5F00         2 125725375         move    a,y:(r7)+
P:0263 4C5F00         2 125925377         move    x0,y:(r7)+
P:0264 5D5F00         2 126125379         move    b1,y:(r7)+
P:0265 0BF080 rrrrrr  6 126725381         jsr     FSysPostMessage
P:0267 3F0500         2 126925382         move    #5,n7
P:0268 000000         2 127125383         nop
P:0269 204700         2 127325384         move    (r7)-n7
                            25386 
                            25387 ; 260  |        
                            25388 ; 261  |        //Update & Refresh real time
                            25389 ; 262  |        UpdateTime(0,0,0);
                            25390 
P:026A 200013         2 127525392         clr     a   
P:026B 300000         2 127725393         move    #0,r0
P:026C 20001B         2 127925394         clr     b   
P:026D 0BF080 rrrrrr  6 128525395         jsr     FUpdateTime
                            25396 
                            25397 ; 263  |        iRTCHours   = g_iCurrentRTCValues.B.m_iHours;
                            25398 
P:026F 4CF000 rrrrrr  3 128825400         move    y:Fg_iCurrentRTCValues,x0
P:0271 0106D8         2 129025401         mpy     x0,#6,b
P:0272 44F400 00001F  3 129325402         move    #>$1F,x0
P:0274 20004E         2 129525403         and     x0,b
P:0275 77F400 FFFFFB  3 129825404         move    #-5,n7
P:0277 000000         2 130025405         nop
P:0278 5D6F00         4 130425406         move    b1,y:(r7+n7)
P:0279 77F400 FFFFFC  3 130725407         move    #-4,n7
P:027B 000000         2 130925408         nop
P:027C 5D6F00         4 131325409         move    b1,y:(r7+n7)
                            25411 
                            25412 ; 264  |        iRTCMinutes = g_iCurrentRTCValues.B.m_iMinutes;
                            25413 
P:027D 4EF000 rrrrrr  3 131625415         move    y:Fg_iCurrentRTCValues,y0
P:027F 200059         2 131825416         tfr     y0,b
P:0280 46F400 00003F  3 132125417         move    #>$3F,y0
P:0282 20005E         2 132325418         and     y0,b
P:0283 77F400 FFFFFD  3 132625419         move    #-3,n7
P:0285 000000         2 132825420         nop
P:0286 5D6F00         4 133225421         move    b1,y:(r7+n7)
                            25423 
                            25424 ; 265  |        iRTCSeconds = g_iCurrentRTCValues.B.m_iSeconds;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 416

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25425 
P:0287 4EF000 rrrrrr  3 133525427         move    y:Fg_iCurrentRTCValues+1,y0
P:0289 0107E0         2 133725428         mpy     y0,#7,a
P:028A 46F400 00003F  3 134025429         move    #>$3F,y0
P:028C 200056         2 134225430         and     y0,a
P:028D 77F400 FFFFFE  3 134525431         move    #-2,n7
P:028F 000000         2 134725432         nop
P:0290 5C6F00         4 135125433         move    a1,y:(r7+n7)
                            25435 
                            25436 ; 266  |        
                            25437 ; 267  |        if(g_iTimeFormat==TIMEFORMAT_12HOUR)
                            25438 
P:0291 5FF000 rrrrrr  3 135425440         move    y:Fg_iTimeFormat,b
P:0293 20000B         2 135625441         tst     b
P:0294 0AF0A2 rrrrrr  6 136225442         jne     L27
                            25443 
                            25444 ; 268  |        {
                            25445 ; 269  |                SysPostMessage(5,LCD_PRINT_RANGE_RSRC
                            25446 ; 270  |                                                ,TIME_BEGIN_X_POS+TIME_COLON_WIDTH*2+TIME_
                                  NUM_LARGE_WIDTH*6
                            25447 ; 271  |                                                ,TIME_BEGIN_Y_POS
                            25448 ; 272  |                                                ,RSRC_TIME_NUM_AM);
                            25449 
P:0296 292000         2 136425451         move    #$20,b0
P:0297 2D5E00         2 136625452         move    #94,b1
P:0298 280500         2 136825453         move    #5,a0
P:0299 47F400 030001  3 137125454         move    #$30001,y1
P:029B 46F400 0004AA  3 137425455         move    #1194,y0
P:029D 4E5F00         2 137625456         move    y0,y:(r7)+
P:029E 595F00         2 137825458         move    b0,y:(r7)+
P:029F 5D5F00         2 138025460         move    b1,y:(r7)+
P:02A0 4F5F00         2 138225462         move    y1,y:(r7)+
P:02A1 585F00         2 138425464         move    a0,y:(r7)+
P:02A2 0BF080 rrrrrr  6 139025466         jsr     FSysPostMessage
P:02A4 3F0500         2 139225467         move    #5,n7
P:02A5 000000         2 139425468         nop
P:02A6 204700         2 139625469         move    (r7)-n7
                            25471 
                            25472 ; 273  |                if(iRTCHours>12)
                            25473 
P:02A7 77F400 FFFFFB  3 139925475         move    #-5,n7
P:02A9 000000         2 140125476         nop
P:02AA 5FEF00         4 140525477         move    y:(r7+n7),b
P:02AB 56F400 00000C  3 140825478         move    #>12,a
P:02AD 20000D         2 141025479         cmp     a,b
P:02AE 0AF0AF rrrrrr  6 141625480         jle     L25
                            25481 
                            25482 ; 274  |                {
                            25483 ; 275  |                        iRTCHours-=12;
                            25484 
P:02B0 21C400         2 141825486         move    a,x0
P:02B1 20004C         2 142025487         sub     x0,b
P:02B2 77F400 FFFFFC  3 142325488         move    #-4,n7
P:02B4 000000         2 142525489         nop
P:02B5 5D6F00         4 142925490         move    b1,y:(r7+n7)
                            25491 
                            25492 ; 276  |                        SysPostMessage(5,LCD_PRINT_RANGE_RSRC
                            25493 ; 277  |                                                ,TIME_BEGIN_X_POS+TIME_COLON_WIDTH*2+TIME_
                                  NUM_LARGE_WIDTH*6
                            25494 ; 278  |                                                ,TIME_BEGIN_Y_POS
                            25495 ; 279  |                                                ,RSRC_TIME_NUM_PM);                     
                            25496 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 417

M:ADDR CODE           CYCLES LINE SOURCELINE
P:02B6 292000         2 143125498         move    #$20,b0
P:02B7 2D5E00         2 143325499         move    #94,b1
P:02B8 280500         2 143525500         move    #5,a0
P:02B9 54F400 030001  3 143825501         move    #$30001,a1
P:02BB 47F400 0004AB  3 144125502         move    #1195,y1
P:02BD 4F5F00         2 144325503         move    y1,y:(r7)+
P:02BE 595F00         2 144525505         move    b0,y:(r7)+
P:02BF 5D5F00         2 144725507         move    b1,y:(r7)+
P:02C0 5C5F00         2 144925509         move    a1,y:(r7)+
P:02C1 585F00         2 145125511         move    a0,y:(r7)+
P:02C2 0BF080 rrrrrr  6 145725513         jsr     FSysPostMessage
P:02C4 3F0500         2 145925514         move    #5,n7
P:02C5 000000         2 146125515         nop
P:02C6 204700         2 146325516         move    (r7)-n7
                            25518 
                            25519 ; 280  |                }
                            25520 ; 281  |                if(iRTCHours==0)
                            25521 
P:02C7 77F400 FFFFFC  3 146625523 L25:    move    #-4,n7
P:02C9 000000         2 146825524         nop
P:02CA 5FEF00         4 147225525         move    y:(r7+n7),b
P:02CB 20000B         2 147425526         tst     b
P:02CC 0AF0A2 rrrrrr  6 148025527         jne     L26
                            25528 
                            25529 ; 282  |                {
                            25530 ; 283  |                        iRTCHours=12;
                            25531 
P:02CE 47F400 00000C  3 148325533         move    #>12,y1
P:02D0 4F6F00         4 148725536         move    y1,y:(r7+n7)
                            25539 
                            25540 ; 284  |                        SysPostMessage(5,LCD_PRINT_RANGE_RSRC
                            25541 ; 285  |                                                ,TIME_BEGIN_X_POS+TIME_COLON_WIDTH*2+TIME_
                                  NUM_LARGE_WIDTH*6
                            25542 ; 286  |                                                ,TIME_BEGIN_Y_POS
                            25543 ; 287  |                                                ,RSRC_TIME_NUM_PM);
                            25544 
P:02D1 2D0500         2 148925546         move    #5,b1
P:02D2 56F400 030001  3 149225547         move    #$30001,a
P:02D4 44F400 0004AB  3 149525548         move    #1195,x0
P:02D6 4C5F00         2 149725549         move    x0,y:(r7)+
P:02D7 292000         2 149925551         move    #$20,b0
P:02D8 595F00         2 150125552         move    b0,y:(r7)+
P:02D9 295E00         2 150325554         move    #94,b0
P:02DA 595F00         2 150525555         move    b0,y:(r7)+
P:02DB 5E5F00         2 150725557         move    a,y:(r7)+
P:02DC 5D5F00         2 150925559         move    b1,y:(r7)+
P:02DD 0BF080 rrrrrr  6 151525561         jsr     FSysPostMessage
P:02DF 3F0500         2 151725562         move    #5,n7
P:02E0 000000         2 151925563         nop
P:02E1 204700         2 152125564         move    (r7)-n7
                            25566 
                            25567 ; 288  |                }
                            25568 ; 289  |                
                            25569 ; 290  |                Pixel24h=0;
                            25570 
P:02E2 270000         2 152325572 L26:    move    #0,y1
                            25574 
                            25575 ; 291  |        }
                            25576 
P:02E3 0AF080 rrrrrr  6 152925578         jmp     L28
                            25579 
                            25580 ; 292  |        else
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 418

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25581 ; 293  |        {
                            25582 ; 294  |                SysPostMessage(6,LCD_CLEAR_RANGE
                            25583 ; 295  |                                                ,TIME_BEGIN_X_POS+TIME_COLON_WIDTH*2+TIME_
                                  NUM_LARGE_WIDTH*6
                            25584 ; 296  |                                                ,TIME_BEGIN_Y_POS
                            25585 ; 297  |                                                ,25             //pixels in X dirrection
                            25586 ; 298  |                                                ,12);   //pixels in y Dirrection
                            25587 
P:02E5 290C00         2 153125589 L27:    move    #12,b0
P:02E6 595F00         2 153325590         move    b0,y:(r7)+
P:02E7 291900         2 153525592         move    #25,b0
P:02E8 595F00         2 153725593         move    b0,y:(r7)+
P:02E9 292000         2 153925595         move    #$20,b0
P:02EA 595F00         2 154125596         move    b0,y:(r7)+
P:02EB 295E00         2 154325598         move    #94,b0
P:02EC 595F00         2 154525599         move    b0,y:(r7)+
P:02ED 260300         2 154725601         move    #<3,y0
P:02EE 4E5F00         2 154925602         move    y0,y:(r7)+
P:02EF 290600         2 155125604         move    #6,b0
P:02F0 595F00         2 155325605         move    b0,y:(r7)+
P:02F1 0BF080 rrrrrr  6 155925607         jsr     FSysPostMessage
P:02F3 3F0600         2 156125608         move    #6,n7
P:02F4 000000         2 156325609         nop
P:02F5 204700         2 156525610         move    (r7)-n7
                            25613 
                            25614 ; 299  |                Pixel24h=11;
                            25615 
P:02F6 47F400 00000B  3 156825617         move    #>11,y1
                            25619 
                            25620 ; 300  |        }       
                            25621 ; 301  |        
                            25622 ; 302  |                SysPostMessage(5,LCD_PRINT_RANGE_RSRC
                            25623 ; 303  |                                                ,TIME_BEGIN_X_POS+Pixel24h
                            25624 ; 304  |                                                ,TIME_BEGIN_Y_POS
                            25625 ; 305  |                                                ,RSRC_TIME_NUM_LARGE_0+iRTCHours/10);
                            25626 
P:02F8 045FA0         2 157025628 L28:    movec   m0,n7
P:02F9 000000         2 157225629         nop
P:02FA 4F6F00         4 157625630         move    y1,y:(r7+n7)
P:02FB 56F400 000006  3 157925631         move    #>6,a
P:02FD 200070         2 158125632         add     y1,a
P:02FE 218700         2 158325635         move    a1,y1
P:02FF 77F400 FFFFFC  3 158625636         move    #-4,n7
P:0301 000000         2 158825637         nop
P:0302 5EEF00         4 159225638         move    y:(r7+n7),a
P:0303 44F400 00000A  3 159525639         move    #>10,x0
P:0305 0BF080 rrrrrr  6 160125640         jsr     Rdiv_iii
P:0307 46F400 0004B1  3 160425641         move    #1201,y0
P:0309 200050         2 160625642         add     y0,a
P:030A 290500         2 160825643         move    #5,b0
P:030B 46F400 030001  3 161125644         move    #$30001,y0
P:030D 2D2000         2 161325645         move    #$20,b1
P:030E 5C5F00         2 161525646         move    a1,y:(r7)+
P:030F 5D5F00         2 161725648         move    b1,y:(r7)+
P:0310 4F5F00         2 161925650         move    y1,y:(r7)+
P:0311 4E5F00         2 162125652         move    y0,y:(r7)+
P:0312 595F00         2 162325654         move    b0,y:(r7)+
P:0313 0BF080 rrrrrr  6 162925656         jsr     FSysPostMessage
P:0315 3F0500         2 163125657         move    #5,n7
P:0316 000000         2 163325658         nop
P:0317 204700         2 163525659         move    (r7)-n7
                            25661 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 419

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25662 ; 306  |                SysPostMessage(5,LCD_PRINT_RANGE_RSRC
                            25663 ; 307  |                                                ,TIME_BEGIN_X_POS+Pixel24h+TIME_NUM_LARGE_
                                  WIDTH
                            25664 ; 308  |                                                ,TIME_BEGIN_Y_POS
                            25665 ; 309  |                                                ,RSRC_TIME_NUM_LARGE_0+iRTCHours%10);
                            25666 
P:0318 045FA0         2 163725668         movec   m0,n7
P:0319 000000         2 163925669         nop
P:031A 5EEF00         4 164325670         move    y:(r7+n7),a
P:031B 57F400 000013  3 164625671         move    #>19,b
P:031D 200018         2 164825672         add     a,b
P:031E 21A600         2 165025673         move    b1,y0
P:031F 77F400 FFFFFC  3 165325674         move    #-4,n7
P:0321 000000         2 165525675         nop
P:0322 5EEF00         4 165925676         move    y:(r7+n7),a
P:0323 44F400 00000A  3 166225677         move    #>10,x0
P:0325 0BF080 rrrrrr  6 166825678         jsr     Rmod_iii
P:0327 44F400 0004B1  3 167125682         move    #1201,x0
P:0329 200040         2 167325683         add     x0,a
P:032A 290500         2 167525684         move    #5,b0
P:032B 44F400 030001  3 167825685         move    #$30001,x0
P:032D 2D2000         2 168025686         move    #$20,b1
P:032E 5C5F00         2 168225687         move    a1,y:(r7)+
P:032F 5D5F00         2 168425689         move    b1,y:(r7)+
P:0330 4E5F00         2 168625691         move    y0,y:(r7)+
P:0331 4C5F00         2 168825693         move    x0,y:(r7)+
P:0332 595F00         2 169025695         move    b0,y:(r7)+
P:0333 0BF080 rrrrrr  6 169625697         jsr     FSysPostMessage
P:0335 3F0500         2 169825698         move    #5,n7
P:0336 000000         2 170025699         nop
P:0337 204700         2 170225700         move    (r7)-n7
                            25702 
                            25703 ; 310  |                
                            25704 ; 311  |                SysPostMessage(5,LCD_PRINT_RANGE_RSRC
                            25705 ; 312  |                                                ,TIME_BEGIN_X_POS+Pixel24h+TIME_NUM_LARGE_
                                  WIDTH*2
                            25706 ; 313  |                                                ,TIME_BEGIN_Y_POS
                            25707 ; 314  |                                                ,RSRC_TIME_COLON);
                            25708 
P:0338 045FA0         2 170425710         movec   m0,n7
P:0339 000000         2 170625711         nop
P:033A 5EEF00         4 171025712         move    y:(r7+n7),a
P:033B 46F400 000020  3 171325713         move    #>$20,y0
P:033D 200050         2 171525714         add     y0,a
P:033E 290500         2 171725715         move    #5,b0
P:033F 47F400 030001  3 172025716         move    #$30001,y1
P:0341 2D2000         2 172225717         move    #$20,b1
P:0342 44F400 0004C5  3 172525718         move    #1221,x0
P:0344 4C5F00         2 172725719         move    x0,y:(r7)+
P:0345 5D5F00         2 172925721         move    b1,y:(r7)+
P:0346 5C5F00         2 173125723         move    a1,y:(r7)+
P:0347 4F5F00         2 173325725         move    y1,y:(r7)+
P:0348 595F00         2 173525727         move    b0,y:(r7)+
P:0349 0BF080 rrrrrr  6 174125729         jsr     FSysPostMessage
P:034B 3F0500         2 174325730         move    #5,n7
P:034C 000000         2 174525731         nop
P:034D 204700         2 174725732         move    (r7)-n7
                            25734 
                            25735 ; 315  |                
                            25736 ; 316  |                SysPostMessage(5,LCD_PRINT_RANGE_RSRC
                            25737 ; 317  |                                                ,TIME_BEGIN_X_POS+Pixel24h+TIME_COLON_WIDT
                                  H+TIME_NUM_LARGE_WIDTH*2
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 420

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25738 ; 318  |                                                ,TIME_BEGIN_Y_POS
                            25739 ; 319  |                                                ,RSRC_TIME_NUM_LARGE_0+iRTCMinutes/10);   
                                          
                            25740 
P:034E 045FA0         2 174925742         movec   m0,n7
P:034F 000000         2 175125743         nop
P:0350 5EEF00         4 175525744         move    y:(r7+n7),a
P:0351 57F400 000025  3 175825745         move    #>37,b
P:0353 200018         2 176025746         add     a,b
P:0354 21A600         2 176225747         move    b1,y0
P:0355 77F400 FFFFFD  3 176525748         move    #-3,n7
P:0357 000000         2 176725749         nop
P:0358 5EEF00         4 177125750         move    y:(r7+n7),a
P:0359 44F400 00000A  3 177425751         move    #>10,x0
P:035B 0BF080 rrrrrr  6 178025752         jsr     Rdiv_iii
P:035D 47F400 0004B1  3 178325753         move    #1201,y1
P:035F 200070         2 178525754         add     y1,a
P:0360 290500         2 178725755         move    #5,b0
P:0361 45F400 030001  3 179025756         move    #$30001,x1
P:0363 2D2000         2 179225757         move    #$20,b1
P:0364 5C5F00         2 179425758         move    a1,y:(r7)+
P:0365 5D5F00         2 179625760         move    b1,y:(r7)+
P:0366 4E5F00         2 179825762         move    y0,y:(r7)+
P:0367 4D5F00         2 180025764         move    x1,y:(r7)+
P:0368 595F00         2 180225766         move    b0,y:(r7)+
P:0369 0BF080 rrrrrr  6 180825768         jsr     FSysPostMessage
P:036B 3F0500         2 181025769         move    #5,n7
P:036C 000000         2 181225770         nop
P:036D 204700         2 181425771         move    (r7)-n7
                            25773 
                            25774 ; 320  |                SysPostMessage(5,LCD_PRINT_RANGE_RSRC
                            25775 ; 321  |                                                ,TIME_BEGIN_X_POS+Pixel24h+TIME_COLON_WIDT
                                  H+TIME_NUM_LARGE_WIDTH*3
                            25776 ; 322  |                                                ,TIME_BEGIN_Y_POS
                            25777 ; 323  |                                                ,RSRC_TIME_NUM_LARGE_0+iRTCMinutes%10);
                            25778 
P:036E 045FA0         2 181625780         movec   m0,n7
P:036F 000000         2 181825781         nop
P:0370 4FEF00         4 182225782         move    y:(r7+n7),y1
P:0371 57F400 000032  3 182525783         move    #>50,b
P:0373 200078         2 182725784         add     y1,b
P:0374 21A700         2 182925785         move    b1,y1
P:0375 77F400 FFFFFD  3 183225786         move    #-3,n7
P:0377 000000         2 183425787         nop
P:0378 5EEF00         4 183825788         move    y:(r7+n7),a
P:0379 44F400 00000A  3 184125789         move    #>10,x0
P:037B 0BF080 rrrrrr  6 184725790         jsr     Rmod_iii
P:037D 46F400 0004B1  3 185025794         move    #1201,y0
P:037F 200050         2 185225795         add     y0,a
P:0380 290500         2 185425796         move    #5,b0
P:0381 46F400 030001  3 185725797         move    #$30001,y0
P:0383 2D2000         2 185925798         move    #$20,b1
P:0384 5C5F00         2 186125799         move    a1,y:(r7)+
P:0385 5D5F00         2 186325801         move    b1,y:(r7)+
P:0386 4F5F00         2 186525803         move    y1,y:(r7)+
P:0387 4E5F00         2 186725805         move    y0,y:(r7)+
P:0388 595F00         2 186925807         move    b0,y:(r7)+
P:0389 0BF080 rrrrrr  6 187525809         jsr     FSysPostMessage
P:038B 3F0500         2 187725810         move    #5,n7
P:038C 000000         2 187925811         nop
P:038D 204700         2 188125812         move    (r7)-n7
                            25814 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 421

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25815 ; 324  |                
                            25816 ; 325  |                SysPostMessage(5,LCD_PRINT_RANGE_RSRC
                            25817 ; 326  |                                                ,TIME_BEGIN_X_POS+Pixel24h+TIME_COLON_WIDT
                                  H+TIME_NUM_LARGE_WIDTH*4
                            25818 ; 327  |                                                ,TIME_BEGIN_Y_POS
                            25819 ; 328  |                                                ,RSRC_TIME_COLON);
                            25820 
P:038E 045FA0         2 188325822         movec   m0,n7
P:038F 000000         2 188525823         nop
P:0390 4DEF00         4 188925824         move    y:(r7+n7),x1
P:0391 56F400 00003F  3 189225825         move    #>$3F,a
P:0393 200060         2 189425826         add     x1,a
P:0394 290500         2 189625827         move    #5,b0
P:0395 45F400 030001  3 189925828         move    #$30001,x1
P:0397 2D2000         2 190125829         move    #$20,b1
P:0398 46F400 0004C5  3 190425830         move    #1221,y0
P:039A 4E5F00         2 190625831         move    y0,y:(r7)+
P:039B 5D5F00         2 190825833         move    b1,y:(r7)+
P:039C 5C5F00         2 191025835         move    a1,y:(r7)+
P:039D 4D5F00         2 191225837         move    x1,y:(r7)+
P:039E 595F00         2 191425839         move    b0,y:(r7)+
P:039F 0BF080 rrrrrr  6 192025841         jsr     FSysPostMessage
P:03A1 3F0500         2 192225842         move    #5,n7
P:03A2 000000         2 192425843         nop
P:03A3 204700         2 192625844         move    (r7)-n7
                            25846 
                            25847 ; 329  |                
                            25848 ; 330  |                SysPostMessage(5,LCD_PRINT_RANGE_RSRC
                            25849 ; 331  |                                                ,TIME_BEGIN_X_POS+Pixel24h+TIME_COLON_WIDT
                                  H*2+TIME_NUM_LARGE_WIDTH*4
                            25850 ; 332  |                                                ,TIME_BEGIN_Y_POS
                            25851 ; 333  |                                                ,RSRC_TIME_NUM_LARGE_0+iRTCSeconds/10);
                            25852 
P:03A4 045FA0         2 192825854         movec   m0,n7
P:03A5 000000         2 193025855         nop
P:03A6 5EEF00         4 193425856         move    y:(r7+n7),a
P:03A7 57F400 000044  3 193725857         move    #>68,b
P:03A9 200018         2 193925858         add     a,b
P:03AA 21A500         2 194125859         move    b1,x1
P:03AB 77F400 FFFFFE  3 194425860         move    #-2,n7
P:03AD 000000         2 194625861         nop
P:03AE 5EEF00         4 195025862         move    y:(r7+n7),a
P:03AF 44F400 00000A  3 195325863         move    #>10,x0
P:03B1 0BF080 rrrrrr  6 195925864         jsr     Rdiv_iii
P:03B3 46F400 0004B1  3 196225865         move    #1201,y0
P:03B5 200050         2 196425866         add     y0,a
P:03B6 290500         2 196625867         move    #5,b0
P:03B7 46F400 030001  3 196925868         move    #$30001,y0
P:03B9 2D2000         2 197125869         move    #$20,b1
P:03BA 5C5F00         2 197325870         move    a1,y:(r7)+
P:03BB 5D5F00         2 197525872         move    b1,y:(r7)+
P:03BC 4D5F00         2 197725874         move    x1,y:(r7)+
P:03BD 4E5F00         2 197925876         move    y0,y:(r7)+
P:03BE 595F00         2 198125878         move    b0,y:(r7)+
P:03BF 0BF080 rrrrrr  6 198725880         jsr     FSysPostMessage
P:03C1 3F0500         2 198925881         move    #5,n7
P:03C2 000000         2 199125882         nop
P:03C3 204700         2 199325883         move    (r7)-n7
                            25885 
                            25886 ; 334  |                SysPostMessage(5,LCD_PRINT_RANGE_RSRC
                            25887 ; 335  |                                                ,TIME_BEGIN_X_POS+Pixel24h+TIME_COLON_WIDT
                                  H*2+TIME_NUM_LARGE_WIDTH*5
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 422

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25888 ; 336  |                                                ,TIME_BEGIN_Y_POS
                            25889 ; 337  |                                                ,RSRC_TIME_NUM_LARGE_0+iRTCSeconds%10); 
                            25890 
P:03C4 45F400 000051  3 199625892         move    #>81,x1
P:03C6 045FA0         2 199825893         movec   m0,n7
P:03C7 000000         2 200025894         nop
P:03C8 5FEF00         4 200425895         move    y:(r7+n7),b
P:03C9 200068         2 200625896         add     x1,b
P:03CA 21A700         2 200825900         move    b1,y1
P:03CB 77F400 FFFFFE  3 201125901         move    #-2,n7
P:03CD 000000         2 201325902         nop
P:03CE 5EEF00         4 201725903         move    y:(r7+n7),a
P:03CF 44F400 00000A  3 202025904         move    #>10,x0
P:03D1 0BF080 rrrrrr  6 202625905         jsr     Rmod_iii
P:03D3 46F400 0004B1  3 202925909         move    #1201,y0
P:03D5 200050         2 203125910         add     y0,a
P:03D6 5C5F00         2 203325911         move    a1,y:(r7)+
P:03D7 292000         2 203525913         move    #$20,b0
P:03D8 595F00         2 203725914         move    b0,y:(r7)+
P:03D9 4F5F00         2 203925916         move    y1,y:(r7)+
P:03DA 44F400 030001  3 204225918         move    #$30001,x0
P:03DC 4C5F00         2 204425919         move    x0,y:(r7)+
P:03DD 290500         2 204625921         move    #5,b0
P:03DE 595F00         2 204825922         move    b0,y:(r7)+
P:03DF 0BF080 rrrrrr  6 205425924         jsr     FSysPostMessage
P:03E1 3F0500         2 205625925         move    #5,n7
P:03E2 000000         2 205825926         nop
P:03E3 204700         2 206025927         move    (r7)-n7
                            25929 
                            25930 ; 338  |        
                            25931 ; 339  |                SysWaitOnEvent(0,0,0);  // let system process its display msg
                            25932 
P:03E4 300000         2 206225934         move    #0,r0
P:03E5 20001B         2 206425935         clr     b   
P:03E6 200013         2 206625936         clr     a   
P:03E7 0BF080 rrrrrr  6 207225937         jsr     SysWaitOnEvent
                            25938 
                            25939 ; 340  |
                            25940 ; 341  |        
                            25941 ; 342  |}
                            25942 
P:03E9 77F400 FFFFFA  3 207525944         move    #-6,n7
P:03EB 000000         2 207725945         nop
P:03EC 05EF7C         4 208125946         movec   y:(r7+n7),ssh
P:03ED 204F00         2 208325948         move    (r7)+n7
P:03EE 00000C         4 208725950         rts
                            25952 
                            25953 ; 343  |
                            25954 ; 344  |
                            25955 ; 345  |////////////////////////////////////////////////////////////////////////////////
                            25956 ; 346  |//
                            25957 ; 347  |//>  Name:          int _reentrant TimeDateMenu(int a, int b, int *pPtr)
                            25958 ; 348  |//
                            25959 ; 349  |//   Type:          Function (code bank callable)
                            25960 ; 350  |//
                            25961 ; 351  |//   Description:   This function is the time and date menu
                            25962 ; 352  |//
                            25963 ; 353  |//   Inputs:        none used.
                            25964 ; 354  |//
                            25965 ; 355  |//   Outputs:       messages
                            25966 ; 356  |//
                            25967 ; 357  |//   Notes:         Will stay here until menu button is pressed
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 423

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25968 ; 358  |//<
                            25969 ; 359  |////////////////////////////////////////////////////////////////////////////////
                            25970 ; 360  |int _reentrant TimeDateMenu(int a, int b, int *pPtr)
                            25971 ; 361  |{
                            25972 
                            25977 FTimeDateMenu:
P:03EF 055F7C         2 208925978         movec   ssh,y:(r7)+
P:03F0 3F0500         2 209125981         move    #5,n7
P:03F1 000000         2 209325982         nop
P:03F2 204F00         2 209525983         move    (r7)+n7
                            26049 
                            26050 ; 362  |        union DisplayHints DisplayHint;
                            26051 ; 363  |
                            26052 ; 364  |        INT  iEvent;
                            26053 ; 365  |        BOOL bDone = FALSE;
                            26054 
P:03F3 77F400 FFFFFC  3 209826056         move    #-4,n7
P:03F5 000000         2 210026057         nop
P:03F6 586F00         4 210426058         move    a0,y:(r7+n7)
                            26065 
                            26066 ; 366  |        INT  iNextMenu = MENU_MAIN;
                            26067 ; 367  |        BOOL bSendToPlayerStateMachine;
                            26068 ; 368  |
                            26069 ; 369  |        
                            26070 ; 370  |        // this is required to get the message into the playerstatemachine
                            26071 ; 371  |        // casted to avoid pointer mismatch warnings
                            26072 ; 372  |        pPtr = (int *) &gEventInfo;
                            26073 
P:03F7 66F400 rrrrrr  3 210726075         move    #FgEventInfo,r6
P:03F9 77F400 FFFFFD  3 211026078         move    #-3,n7
P:03FB 000000         2 211226079         nop
P:03FC 6E6F00         4 211626080         move    r6,y:(r7+n7)
                            26083 
                            26084 ; 373  |
                            26085 ; 374  |        //a;b;//here to prevent parameter not used messages.
                            26086 ; 375  |
                            26087 ; 376  |        //Lets initially clear screen and display all
                            26088 ; 377  |        //DisplayHint.I = TIME_DATE_MENU_DISPLAY_ALL|(1<<DISPLAY_CLEAR_DISPLAY_BITPOS);
                            26089 ; 378  |        DisplayHint.bits.ClearDisplay=TRUE;
                            26090 
P:03FD 77F400 FFFFFB  3 211926092         move    #-5,n7
P:03FF 000000         2 212126093         nop
P:0400 0A6F60         6 212726094         bset    #0,y:(r7+n7)
                            26095 
                            26096 ; 379  |        SysCallFunction(RSRC_DISPLAY_CODE_BANK,RefreshDisplay,DisplayHint.I,1,0);
                            26097 
P:0401 5FEF00         4 213126099         move    y:(r7+n7),b
P:0402 200013         2 213326101         clr     a   
P:0403 219400         2 213526103         move    a1,r4
P:0404 44F400 000001  3 213826104         move    #>1,x0
P:0406 56F400 000022  3 214126105         move    #>34,a
P:0408 60F400 rrrrrr  3 214426106         move    #FRefreshDisplay,r0
P:040A 21AF00         2 214626107         move    b1,b
P:040B 0BF080 rrrrrr  6 215226108         jsr     SysCallFunction
                            26109 
                            26110 ; 380  |        DisplayHint.I = 0;
                            26111 
P:040D 20001B         2 215426113         clr     b   
P:040E 77F400 FFFFFB  3 215726114         move    #-5,n7
P:0410 000000         2 215926115         nop
P:0411 5D6F00         4 216326116         move    b1,y:(r7+n7)
                            26117 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 424

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26118 ; 381  |        
                            26119 ; 382  |
                            26120 ; 383  |        // Call function to display all time and date values //
                            26121 ; 384  |        TimeDateMenuDisplayDate(0,0,0);
                            26122 
P:0412 200001         2 216526124         tfr     b,a 
P:0413 300000         2 216726125         move    #0,r0
P:0414 0BF080 rrrrrr  6 217326126         jsr     FTimeDateMenuDisplayDate
                            26127 
                            26128 ; 385  |        
                            26129 ; 386  |        // Start the refresh timer
                            26130 ; 387  |        SysPostMessage(6,SOFT_TIMER_SET_TIMER,TIMER_TIMEDATE,0,TIMEDATE_REFRESH_TIME,MENU_
                                  MSG_REFRESH_TIMEDATE);
                            26131 
P:0416 290600         2 217526133         move    #6,b0
P:0417 2D0800         2 217726134         move    #8,b1
P:0418 45F400 090001  3 218026135         move    #589825,x1
P:041A 200013         2 218226136         clr     a   
P:041B 47F400 000064  3 218526137         move    #>100,y1
P:041D 46F400 06001E  3 218826138         move    #393246,y0
P:041F 4E5F00         2 219026139         move    y0,y:(r7)+
P:0420 4F5F00         2 219226141         move    y1,y:(r7)+
P:0421 5C5F00         2 219426143         move    a1,y:(r7)+
P:0422 5D5F00         2 219626145         move    b1,y:(r7)+
P:0423 4D5F00         2 219826147         move    x1,y:(r7)+
P:0424 595F00         2 220026149         move    b0,y:(r7)+
P:0425 0BF080 rrrrrr  6 220626151         jsr     FSysPostMessage
P:0427 3F0600         2 220826152         move    #6,n7
P:0428 000000         2 221026153         nop
P:0429 204700         2 221226154         move    (r7)-n7
                            26156 
                            26157 ; 388  |    while(!bDone)
                            26158 
P:042A 0AF080 rrrrrr  6 221826160         jmp     L108
                            26161 
                            26162 ; 389  |        {
                            26163 ; 390  |       //DisplayHint.I &= (TIME_DATE_MENU_DISPLAY_ALL|(1<<DISPLAY_CLEAR_DISPLAY_BITPOS));
                            26164 ; 391  |        DisplayHint.bits.ClearDisplay=TRUE;
                            26165 
P:042C 77F400 FFFFFB  3 222126167 L83:    move    #-5,n7
P:042E 000000         2 222326168         nop
P:042F 0A6F60         6 222926169         bset    #0,y:(r7+n7)
                            26170 
                            26171 ; 392  |        //wait on either a EVENT_BUTTON or EVENT_MESSAGE
                            26172 ; 393  |        iEvent = SysWaitOnEvent(EVENT_MESSAGE|EVENT_BUTTON,&gEventInfo.msg,DisplayHint.I ?
                                   1: -1);        
                            26173 
P:0430 5FEF00         4 223326175         move    y:(r7+n7),b
P:0431 2B0000         2 223526176         move    #0,b2
P:0432 20000B         2 223726177         tst     b
P:0433 57F400 000001  3 224026178         move    #>1,b
P:0435 0AF0A2 rrrrrr  6 224626179         jne     L110
P:0437 57F400 FFFFFF  3 224926180         move    #>-1,b
P:0439 60F400 rrrrrr  3 225226181 L110:   move    #FgEventInfo,r0
P:043B 56F400 00000A  3 225526182         move    #>10,a
P:043D 0BF080 rrrrrr  6 226126183         jsr     SysWaitOnEvent
                            26185 
                            26186 ; 394  |
                            26187 ; 395  |        bSendToPlayerStateMachine=TRUE;
                            26188 
P:043F 47F400 000001  3 226426190         move    #>1,y1
                            26192 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 425

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26193 ; 396  |                
                            26194 ; 397  |                switch(iEvent)
                            26195 
P:0441 200009         2 226626197         tfr     a,b
P:0442 21E500         2 226826198         move    b,x1
P:0443 46F400 000002  3 227126199         move    #>2,y0
P:0445 46F45D 000008  3 227426200         cmp     y0,b    #>8,y0
P:0447 0AF0AA rrrrrr  6 228026201         jeq     L85
P:0449 46F45D 000004  3 228326202         cmp     y0,b    #>4,y0
P:044B 0AF0AA rrrrrr  6 228926203         jeq     L87
P:044D 20005D         2 229126204         cmp     y0,b
P:044E 0AF0A2 rrrrrr  6 229726205         jne     L106
                            26206 
                            26207 ; 398  |                {
                            26208 ; 399  |                case EVENT_TIMER:
                            26209 
P:0450 77F400 FFFFFE  3 230026211         move    #-2,n7
P:0452 000000         2 230226212         nop
P:0453 4D6F00         4 230626213         move    x1,y:(r7+n7)
                            26216 
                            26217 ; 400  |                        TimeDateMenuDisplayDate(0,0,0);                   
                            26218 
P:0454 200013         2 230826220         clr     a   
P:0455 300000         2 231026221         move    #0,r0
P:0456 20001B         2 231226222         clr     b   
P:0457 0BF080 rrrrrr  6 231826223         jsr     FTimeDateMenuDisplayDate
P:0459 77F400 FFFFFE  3 232126225         move    #-2,n7
P:045B 000000         2 232326226         nop
P:045C 4DEF00         4 232726227         move    y:(r7+n7),x1
                            26230 
                            26231 ; 401  |                        DisplayHint.I=0;
                            26232 
P:045D 20001B         2 232926234         clr     b   
P:045E 77F400 FFFFFB  3 233226235         move    #-5,n7
P:0460 000000         2 233426236         nop
P:0461 5D6F00         4 233826237         move    b1,y:(r7+n7)
                            26238 
                            26239 ; 402  |                        bSendToPlayerStateMachine = FALSE;
                            26240 
P:0462 0AF080 rrrrrr  6 234426242         jmp     L102
                            26243 
                            26244 ; 403  |                        break;
                            26245 ; 404  |                        
                            26246 ; 405  |                case EVENT_MESSAGE:              // (SDK2.520)
                            26247 ; 406  |                        switch(gEventInfo.Message.wMsgCommand)
                            26248 
                            26250 L85:
P:0464 5EF000 rrrrrr  3 234726252         move    y:FgEventInfo+1,a
P:0466 57F400 06001E  3 235026253         move    #393246,b
P:0468 2A0000         2 235226254         move    #0,a2
P:0469 200005         2 235426255         cmp     b,a
P:046A 0AF0A2 rrrrrr  6 236026256         jne     L106
                            26257 
                            26258 ; 407  |                        {
                            26259 ; 408  |                        case MENU_MSG_REFRESH_TIMEDATE:   // process TIMEDATE display refr
                                  esh
                            26260 
P:046C 77F400 FFFFFE  3 236326262         move    #-2,n7
P:046E 000000         2 236526263         nop
P:046F 4D6F00         4 236926264         move    x1,y:(r7+n7)
P:0470 045FA0         2 237126267         movec   m0,n7
P:0471 000000         2 237326268         nop
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 426

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0472 4F6F00         4 237726269         move    y1,y:(r7+n7)
                            26272 
                            26273 ; 409  |                                TimeDateMenuRefreshTime();                              
                            26274 
P:0473 0BF080 rrrrrr  6 238326276         jsr     FTimeDateMenuRefreshTime
P:0475 77F400 FFFFFE  3 238626277         move    #-2,n7
P:0477 000000         2 238826278         nop
P:0478 4DEF00         4 239226279         move    y:(r7+n7),x1
P:0479 045FA0         2 239426282         movec   m0,n7
P:047A 000000         2 239626283         nop
P:047B 4FEF00         4 240026284         move    y:(r7+n7),y1
                            26287 
                            26288 ; 410  |                                break;
                            26289 ; 411  |                        }
                            26290 ; 412  |                        break;    // pass all other EVENT_MESSAGEs to PSM
                            26291 
P:047C 0AF080 rrrrrr  6 240626293         jmp     L106
                            26294 
                            26295 ; 413  |
                            26296 ; 414  |                case EVENT_BUTTON:
                            26297 
P:047E 77F400 FFFFFE  3 240926299 L87:    move    #-2,n7
P:0480 000000         2 241126300         nop
P:0481 4D6F00         4 241526301         move    x1,y:(r7+n7)
P:0482 045FA0         2 241726304         movec   m0,n7
P:0483 000000         2 241926305         nop
P:0484 4F6F00         4 242326306         move    y1,y:(r7+n7)
                            26309 
                            26310 ; 415  |                // button pressed, so restart timer if enabled
                            26311 ; 416  |            UpdateAutoShutdownTimer();
                            26312 
P:0485 0BF080 rrrrrr  6 242926314         jsr     FUpdateAutoShutdownTimer
P:0487 77F400 FFFFFE  3 243226315         move    #-2,n7
P:0489 000000         2 243426316         nop
P:048A 4DEF00         4 243826317         move    y:(r7+n7),x1
P:048B 045FA0         2 244026320         movec   m0,n7
P:048C 000000         2 244226321         nop
P:048D 4FEF00         4 244626322         move    y:(r7+n7),y1
                            26325 
                            26326 ; 417  |#ifdef BACKLIGHT
                            26327 ; 418  |                        // turn on backlight when button is pressed.
                            26328 ; 419  |                        if (g_iBackLightState==BACKLIGHT_ON)
                            26329 
P:048E 5EF000 rrrrrr  3 244926331         move    y:Fg_iBackLightState,a
P:0490 46F400 000001  3 245226332         move    #>1,y0
P:0492 200055         2 245426333         cmp     y0,a
P:0493 0AF0A2 rrrrrr  6 246026334         jne     L88
                            26339 
                            26340 ; 420  |                        {
                            26341 ; 421  |                        SysPostMessage(2,LCD_BACKLIGHT_ON);
                            26342 
P:0495 46F400 030010  3 246326344         move    #196624,y0
P:0497 4E5F00         2 246526345         move    y0,y:(r7)+
P:0498 290200         2 246726347         move    #2,b0
P:0499 595F00         2 246926348         move    b0,y:(r7)+
P:049A 0BF080 rrrrrr  6 247526350         jsr     FSysPostMessage
P:049C 205700         2 247726351         move    (r7)-
P:049D 205700         2 247926353         move    (r7)-
                            26355 
                            26356 ; 422  |                        SysPostMessage(6,SOFT_TIMER_SET_TIMER,TIMER_BACKLIGHT,1,BACKLIGHT_
                                  TIME,MENU_MSG_TURN_OFF_BACKLIGHT);
                            26357 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 427

M:ADDR CODE           CYCLES LINE SOURCELINE
P:049E 280600         2 248126359         move    #6,a0
P:049F 47F400 090001  3 248426360         move    #589825,y1
P:04A1 2C0100         2 248626361         move    #1,a1
P:04A2 51F400 06001A  3 248926362         move    #393242,b0
P:04A4 595F00         2 249126363         move    b0,y:(r7)+
P:04A5 55F400 001388  3 249426365         move    #5000,b1
P:04A7 5D5F00         2 249626366         move    b1,y:(r7)+
P:04A8 5C5F00         2 249826368         move    a1,y:(r7)+
P:04A9 290500         2 250026370         move    #5,b0
P:04AA 595F00         2 250226371         move    b0,y:(r7)+
P:04AB 4F5F00         2 250426373         move    y1,y:(r7)+
P:04AC 585F00         2 250626375         move    a0,y:(r7)+
P:04AD 0BF080 rrrrrr  6 251226377         jsr     FSysPostMessage
P:04AF 3F0600         2 251426378         move    #6,n7
P:04B0 000000         2 251626379         nop
P:04B1 204700         2 251826380         move    (r7)-n7
                            26382 
                            26383 ; 423  |                        SysWaitOnEvent(0,0,0);
                            26384 
P:04B2 300000         2 252026386         move    #0,r0
P:04B3 200013         2 252226387         clr     a   
P:04B4 20001B         2 252426388         clr     b   
P:04B5 0BF080 rrrrrr  6 253026389         jsr     SysWaitOnEvent
P:04B7 77F400 FFFFFE  3 253326390         move    #-2,n7
P:04B9 000000         2 253526391         nop
P:04BA 4DEF00         4 253926392         move    y:(r7+n7),x1
P:04BB 045FA0         2 254126395         movec   m0,n7
P:04BC 000000         2 254326396         nop
P:04BD 4FEF00         4 254726397         move    y:(r7+n7),y1
                            26400 
                            26401 ; 424  |                        } 
                            26402 ; 425  |#endif
                            26403 ; 426  |
                            26404 ; 427  |                    //somebody pressed a button.
                            26405 ; 428  |                    //remember the last button event (mostly for coming out of FFWD and RW
                                  ND)             
                            26406 ; 429  |                    switch(g_wLastButton = gEventInfo.Button.wButtonEvent)
                            26407 
P:04BE 5EF000 rrrrrr  3 255026409 L88:    move    y:FgEventInfo,a
P:04C0 5C7000 rrrrrr  3 255326410         move    a1,y:Fg_wLastButton
P:04C2 66F400 rrrrrr  3 255626411         move    #L111,r6
P:04C4 2A0000         2 255826412         move    #0,a2
P:04C5 57F400 00001A  3 256126413         move    #>26,b
P:04C7 21DE05         2 256326414         cmp     b,a     a,n6
P:04C8 0AF0A7 rrrrrr  6 256926415         jgt     L106
P:04CA 07EE96         8 257726416         movem   p:(r6+n6),r6
P:04CB 000000         2 257926417         nop
P:04CC 0AE680         4 258326418         jmp     (r6)
                            26419 
P:04CD rrrrrr               26420 L111:   dc      L102    ; case 0:
P:04CE rrrrrr               26421         dc      L102    ; case 1:
P:04CF rrrrrr               26422         dc      L102    ; case 2:
P:04D0 rrrrrr               26423         dc      L102    ; case 3:
P:04D1 rrrrrr               26424         dc      L93     ; case 4:
P:04D2 rrrrrr               26425         dc      L91     ; case 5:
P:04D3 rrrrrr               26426         dc      L102    ; case 6:
P:04D4 rrrrrr               26427         dc      L102    ; case 7:
P:04D5 rrrrrr               26428         dc      L93     ; case 8:
P:04D6 rrrrrr               26429         dc      L90     ; case 9:
P:04D7 rrrrrr               26430         dc      L106    ; default:
P:04D8 rrrrrr               26431         dc      L106    ; default:
P:04D9 rrrrrr               26432         dc      L106    ; default:
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 428

M:ADDR CODE           CYCLES LINE SOURCELINE
P:04DA rrrrrr               26433         dc      L106    ; default:
P:04DB rrrrrr               26434         dc      L106    ; default:
P:04DC rrrrrr               26435         dc      L106    ; default:
P:04DD rrrrrr               26436         dc      L106    ; default:
P:04DE rrrrrr               26437         dc      L106    ; default:
P:04DF rrrrrr               26438         dc      L106    ; default:
P:04E0 rrrrrr               26439         dc      L106    ; default:
P:04E1 rrrrrr               26440         dc      L106    ; default:
P:04E2 rrrrrr               26441         dc      L106    ; default:
P:04E3 rrrrrr               26442         dc      L106    ; default:
P:04E4 rrrrrr               26443         dc      L106    ; default:
P:04E5 rrrrrr               26444         dc      L106    ; default:
P:04E6 rrrrrr               26445         dc      L102    ; case 25:
P:04E7 rrrrrr               26446         dc      L90     ; case 26:
                            26447 
                            26448 
                            26449 ; 430  |                    {
                            26450 ; 431  |                        case PR_FF:
                            26451 ; 432  |                        case PH_FF:
                            26452 ; 433  |                        case PR_RW:
                            26453 ; 434  |                        case PH_RW:
                            26454 ; 435  |                        case PR_RV:
                            26455 ; 436  |                        case PH_RV:
                            26456 ; 437  |                        case PR_STOP:
                            26457 ; 438  |                                bSendToPlayerStateMachine = FALSE;
                            26458 ; 439  |                                break;
                            26459 ; 440  |
                            26460 ; 441  |                        case PH_PLAY:
                            26461 ; 442  |                        case PH_STOP:
                            26462 
P:04E8 77F400 FFFFFE  3 258626464 L90:    move    #-2,n7
P:04EA 000000         2 258826465         nop
P:04EB 4D6F00         4 259226466         move    x1,y:(r7+n7)
                            26469 
                            26470 ; 443  |                              //if the STOP button is held down, lets call the shutdown me
                                  nu
                            26471 ; 444  |                              SysCallFunction(RSRC_MAIN_MENU_CODE_BANK,ShutdownMenu,USERSH
                                  UTDOWN,0,0);
                            26472 
P:04EC 20001B         2 259426474         clr     b   
P:04ED 340000         2 259626475         move    #0,r4
P:04EE 240000         2 259826476         move    #0,x0
P:04EF 60F400 rrrrrr  3 260126477         move    #FShutdownMenu,r0
P:04F1 56F400 000078  3 260426478         move    #>$78,a
P:04F3 0BF080 rrrrrr  6 261026479         jsr     SysCallFunction
P:04F5 77F400 FFFFFE  3 261326481         move    #-2,n7
P:04F7 000000         2 261526482         nop
P:04F8 4DEF00         4 261926483         move    y:(r7+n7),x1
                            26486 
                            26487 ; 445  |                              // if returns update display  -- if doesn't return, powered 
                                  down
                            26488 ; 446  |                              DisplayHint.I |= (TIME_DATE_MENU_DISPLAY_ALL|(1<<DISPLAY_CLE
                                  AR_DISPLAY_BITPOS)); 
                            26489 
P:04F9 77F400 FFFFFB  3 262226491         move    #-5,n7
P:04FB 000000         2 262426492         nop
P:04FC 5DEF00         4 262826493         move    y:(r7+n7),b1
P:04FD 0ACD60         4 263226494         bset    #0,b1
P:04FE 5D6F00         4 263626495         move    b1,y:(r7+n7)
                            26496 
                            26497 ; 447  |                                bSendToPlayerStateMachine=FALSE;
                            26498 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 429

M:ADDR CODE           CYCLES LINE SOURCELINE
P:04FF 0AF080 rrrrrr  6 264226500         jmp     L102
                            26501 
                            26502 ; 448  |                                break;
                            26503 ; 449  |                                
                            26504 ; 450  |                        case PH_MENU:
                            26505 ; 451  |                                // allow user to escape to music mode
                            26506 ; 452  |                                // set flag so PR_MENU in music mode will ignore
                            26507 ; 453  |                                g_MenuFlags.MENU_FLAG_ESCAPE_TO_MUSIC = TRUE;
                            26508 
P:0501 0A7061 rrrrrr  6 264826510 L91:    bset    #1,y:Fg_MenuFlags
                            26511 
                            26512 ; 454  |                        case PR_PLAY:
                            26513 ; 455  |                        case PR_MENU:
                            26514 
P:0503 77F400 FFFFFE  3 265126516 L93:    move    #-2,n7
P:0505 000000         2 265326517         nop
P:0506 4D6F00         4 265726518         move    x1,y:(r7+n7)
                            26521 
                            26522 ; 456  |                                SysPostMessage(3,SOFT_TIMER_KILL_TIMER,TIMER_TIMEDATE);
                            26523 
P:0507 290800         2 265926525         move    #8,b0
P:0508 595F00         2 266126526         move    b0,y:(r7)+
P:0509 47F400 090002  3 266426528         move    #589826,y1
P:050B 4F5F00         2 266626529         move    y1,y:(r7)+
P:050C 290300         2 266826531         move    #3,b0
P:050D 595F00         2 267026532         move    b0,y:(r7)+
P:050E 0BF080 rrrrrr  6 267626534         jsr     FSysPostMessage
P:0510 3F0300         2 267826535         move    #3,n7
P:0511 000000         2 268026536         nop
P:0512 204700         2 268226537         move    (r7)-n7
P:0513 77F400 FFFFFE  3 268526539         move    #-2,n7
P:0515 000000         2 268726540         nop
P:0516 4DEF00         4 269126541         move    y:(r7+n7),x1
                            26544 
                            26545 ; 457  |                                bDone = TRUE;
                            26546 
P:0517 46F400 000001  3 269426548         move    #>1,y0
P:0519 77F400 FFFFFC  3 269726551         move    #-4,n7
P:051B 000000         2 269926552         nop
P:051C 4E6F00         4 270326553         move    y0,y:(r7+n7)
                            26556 
                            26557 ; 458  |                              //defaults to main menu when exiting.  No need to set a new 
                                  menu.
                            26558 ; 459  |                                bSendToPlayerStateMachine=FALSE;
                            26559 
P:051D 270000         2 270526561 L102:   move    #0,y1
                            26563 
                            26564 ; 460  |                        default:                                        
                            26565 ; 461  |                                break;              
                            26566 ; 462  |                                        }// end switch (button)
                            26567 ; 463  |                    break;
                            26568 ; 464  |                }       // end switch (iEvent)
                            26569 ; 465  |        if(bSendToPlayerStateMachine)
                            26570 
P:051E 200079         2 270726572 L106:   tfr     y1,b
P:051F 2B0000         2 270926573         move    #0,b2
P:0520 20000B         2 271126574         tst     b
P:0521 0AF0AA rrrrrr  6 271726577         jeq     L108
                            26578 
                            26579 ; 466  |            DisplayHint.I |= SysCallFunction(RSRC_PLAY_STATE_MACHINE_CODE_BANK,HandlePlaye
                                  rStateMachine,iEvent,0,pPtr);
                            26580 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 430

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0523 77F400 FFFFFD  3 272026582         move    #-3,n7
P:0525 000000         2 272226583         nop
P:0526 6CEF00         4 272626584         move    y:(r7+n7),r4
P:0527 240000         2 272826587         move    #0,x0
P:0528 60F400 rrrrrr  3 273126588         move    #FHandlePlayerStateMachine,r0
P:052A 56F400 000011  3 273426589         move    #>17,a
P:052C 200069         2 273626590         tfr     x1,b
P:052D 0BF080 rrrrrr  6 274226591         jsr     SysCallFunction
P:052F 77F400 FFFFFB  3 274526598         move    #-5,n7
P:0531 000000         2 274726599         nop
P:0532 5DEF00         4 275126600         move    y:(r7+n7),b1
P:0533 21C600         2 275326601         move    a,y0
P:0534 20005A         2 275526602         or      y0,b
P:0535 5D6F00         4 275926603         move    b1,y:(r7+n7)
P:0536 77F400 FFFFFC  3 276226605 L108:   move    #-4,n7
P:0538 000000         2 276426606         nop
P:0539 5FEF00         4 276826607         move    y:(r7+n7),b
P:053A 2B0000         2 277026608         move    #0,b2
P:053B 20000B         2 277226609         tst     b
P:053C 0AF0AA rrrrrr  6 277826610         jeq     L83
                            26611 
                            26612 ; 467  |        } // end while (!bDone)
                            26613 ; 468  |         
                            26614 ; 469  |    return MENU_MAIN;
                            26615 
P:053E 56F400 000064  3 278126617         move    #>100,a
                            26618 
                            26619 ; 470  |}
                            26620 
P:0540 77F400 FFFFFA  3 278426622         move    #-6,n7
P:0542 000000         2 278626623         nop
P:0543 05EF7C         4 279026624         movec   y:(r7+n7),ssh
P:0544 204F00         2 279226626         move    (r7)+n7
P:0545 00000C         4 279626628         rts
                            26632 
                            26633 ; 471  |
                            26634 ; 472  |
                            26635 ; 473  |/********************************************************
                            26636 ; 474  |/       Function:       UpdateTime
                            26637 ; 475  |/       Inputs:
                            26638 ; 476  |/       Outputs:
                            26639 ; 477  |/       Description: Updates RTC time variables from RTC.  
                            26640 ; 478  |/********************************************************/
                            26641 ; 479  |_reentrant void UpdateTime(int a,int b,int *Unused) 
                            26642 ; 480  |{       
                            26643 
                            26648 FUpdateTime:
P:0546 055F7C         2 279826649         movec   ssh,y:(r7)+
P:0547 205F00         2 280026652         move    (r7)+
P:0548 205F00         2 280226653         move    (r7)+
                            26665 
                            26666 ; 481  |        int iRTCMilliSeconds;
                            26667 ; 482  |        long lRTCStartTime;
                            26668 ; 483  |    a,b;
                            26669 ; 484  |
                            26670 ; 485  |        lRTCStartTime = ReadRTC();
                            26671 
P:0549 0BF080 rrrrrr  6 280826673         jsr     FReadRTC
                            26678 
                            26679 ; 486  |        iRTCMilliSeconds = (unsigned int) (lRTCStartTime%1000);
                            26680 ; 487  |        lRTCStartTime /= (long) 1000;   //Start time now has the number of seconds
                            26681 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 431

M:ADDR CODE           CYCLES LINE SOURCELINE
P:054B 20001B         2 281026683         clr     b   
P:054C 51F400 0003E8  3 281326684         move    #1000,b0
P:054E 0BF080 rrrrrr  6 281926685         jsr     Rdiv_lll
                            26686 
                            26687 ; 488  |        lRTCStartTime=(long)lRTCStartTime + (long)g_UserTimeoffset;
                            26688 
P:0550 4EF000 rrrrrr  3 282226690         move    y:Fg_UserTimeoffset,y0
P:0552 4FF000 rrrrrr  3 282526691         move    y:Fg_UserTimeoffset+1,y1
P:0554 200030         2 282726692         add     y,a
                            26693 
                            26694 ; 489  |        g_iCurrentRTCValues.B.m_iSeconds =  (unsigned int) (lRTCStartTime%60);
                            26695 
P:0555 77F400 FFFFFE  3 283026697         move    #-2,n7
P:0557 205F00         2 283226698         move    (r7)+
P:0558 5C6F00         4 283626700         move    a1,y:(r7+n7)
P:0559 205700         2 283826701         move    (r7)-
P:055A 586F00         4 284226703         move    a0,y:(r7+n7)
P:055B 20001B         2 284426704         clr     b   
P:055C 293C00         2 284626705         move    #$3C,b0
P:055D 0BF080 rrrrrr  6 285226706         jsr     Rmod_lll
P:055F 210E00         2 285426709         move    a0,a
P:0560 5FF000 rrrrrr  3 285726710         move    y:Fg_iCurrentRTCValues+1,b
P:0562 44F400 FFE07F  3 286026711         move    #$FFE07F,x0
P:0564 20004E         2 286226712         and     x0,b
P:0565 44F400 00003F  3 286526713         move    #>$3F,x0
P:0567 200046         2 286726714         and     x0,a
P:0568 218400         2 286926715         move    a1,x0
P:0569 0111D0         2 287126716         mpy     x0,#17,a
P:056A 210400         2 287326717         move    a0,x0
P:056B 20004A         2 287526718         or      x0,b
P:056C 5D7000 rrrrrr  3 287826719         move    b1,y:Fg_iCurrentRTCValues+1
                            26720 
                            26721 ; 490  |        lRTCStartTime /= (long) 60;             //now has number of minutes
                            26722 
P:056E 205F00         2 288026724         move    (r7)+
P:056F 5EEF00         4 288426726         move    y:(r7+n7),a
P:0570 205700         2 288626727         move    (r7)-
P:0571 58EF00         4 289026729         move    y:(r7+n7),a0
P:0572 20001B         2 289226730         clr     b   
P:0573 293C00         2 289426731         move    #$3C,b0
P:0574 0BF080 rrrrrr  6 290026732         jsr     Rdiv_lll
                            26735 
                            26736 ; 491  |        g_iCurrentRTCValues.B.m_iMinutes = (unsigned int) (lRTCStartTime%60);
                            26737 
P:0576 205F00         2 290226739         move    (r7)+
P:0577 5C6F00         4 290626741         move    a1,y:(r7+n7)
P:0578 205700         2 290826742         move    (r7)-
P:0579 586F00         4 291226744         move    a0,y:(r7+n7)
P:057A 20001B         2 291426745         clr     b   
P:057B 293C00         2 291626746         move    #$3C,b0
P:057C 0BF080 rrrrrr  6 292226747         jsr     Rmod_lll
P:057E 210E00         2 292426750         move    a0,a
P:057F 5FF000 rrrrrr  3 292726751         move    y:Fg_iCurrentRTCValues,b
P:0581 46F400 FFFFC0  3 293026752         move    #$FFFFC0,y0
P:0583 20005E         2 293226753         and     y0,b
P:0584 46F400 00003F  3 293526754         move    #>$3F,y0
P:0586 200056         2 293726755         and     y0,a
P:0587 218600         2 293926756         move    a1,y0
P:0588 20005A         2 294126757         or      y0,b
P:0589 5D7000 rrrrrr  3 294426758         move    b1,y:Fg_iCurrentRTCValues
                            26759 
                            26760 ; 492  |        lRTCStartTime /= (long) 60;             //now has number of hours
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 432

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26761 
P:058B 205F00         2 294626763         move    (r7)+
P:058C 5EEF00         4 295026765         move    y:(r7+n7),a
P:058D 205700         2 295226766         move    (r7)-
P:058E 58EF00         4 295626768         move    y:(r7+n7),a0
P:058F 20001B         2 295826769         clr     b   
P:0590 293C00         2 296026770         move    #$3C,b0
P:0591 0BF080 rrrrrr  6 296626771         jsr     Rdiv_lll
                            26774 
                            26775 ; 493  |        g_iCurrentRTCValues.B.m_iHours = (unsigned int) (lRTCStartTime%24);
                            26776 
P:0593 20001B         2 296826778         clr     b   
P:0594 291800         2 297026779         move    #24,b0
P:0595 0BF080 rrrrrr  6 297626780         jsr     Rmod_lll
P:0597 210E00         2 297826782         move    a0,a
P:0598 5FF000 rrrrrr  3 298126783         move    y:Fg_iCurrentRTCValues,b
P:059A 44F400 FFF83F  3 298426784         move    #$FFF83F,x0
P:059C 20004E         2 298626785         and     x0,b
P:059D 44F400 00001F  3 298926786         move    #>$1F,x0
P:059F 200046         2 299126787         and     x0,a
P:05A0 218400         2 299326788         move    a1,x0
P:05A1 0112D0         2 299526789         mpy     x0,#18,a
P:05A2 210400         2 299726790         move    a0,x0
P:05A3 20004A         2 299926791         or      x0,b
P:05A4 5D7000 rrrrrr  3 300226792         move    b1,y:Fg_iCurrentRTCValues
                            26793 
                            26794 ; 494  |}
                            26795 
P:05A6 204F00         2 300426797         move    (r7)+n7
P:05A7 05FF7C         4 300826799         movec   y:-(r7),ssh
P:05A8 000000         2 301026802         nop
P:05A9 00000C         4 301426803         rts
                            26805 
                            26806 ; 495  |  
                            26807 ; 496  |
                            26808 ; 497  |/********************************************************
                            26809 ; 498  |/       Function:       UpdateDate
                            26810 ; 499  |/       Inputs:
                            26811 ; 500  |/       Outputs:
                            26812 ; 501  |/       Description: Updates RTC date variables from RTC. 
                            26813 ; 502  |/********************************************************/
                            26814 ; 503  |_reentrant void UpdateDate(int a, int b, int *Unused) {
                            26815 
                            26820 FUpdateDate:
P:05AA 055F7C         2 301626821         movec   ssh,y:(r7)+
P:05AB 3F0300         2 301826824         move    #3,n7
P:05AC 000000         2 302026825         nop
P:05AD 204F00         2 302226826         move    (r7)+n7
                            26845 
                            26846 ; 504  |        
                            26847 ; 505  |        int iYears;
                            26848 ; 506  |        int iMonths;
                            26849 ; 507  |        int iDays;
                            26850 ; 508  |        int iDayOfWeek;
                            26851 ; 509  |
                            26852 ; 510  |        long lRTCStartTime;
                            26853 ; 511  |        int iRTCTotalDays;
                            26854 ; 512  |        
                            26855 ; 513  |        a,b;
                            26856 ; 514  |        lRTCStartTime = ReadRTC();
                            26857 
P:05AE 0BF080 rrrrrr  6 302826859         jsr     FReadRTC
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 433

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26864 
                            26865 ; 515  |        lRTCStartTime /= (unsigned long) 1000;                          //now has seconds
                            26866 
P:05B0 20001B         2 303026868         clr     b   
P:05B1 51F400 0003E8  3 303326869         move    #1000,b0
P:05B3 0BF080 rrrrrr  6 303926870         jsr     Rdiv_lll
                            26871 
                            26872 ; 516  |    lRTCStartTime = lRTCStartTime+(long)g_UserTimeoffset;
                            26873 
P:05B5 4CF000 rrrrrr  3 304226875         move    y:Fg_UserTimeoffset,x0
P:05B7 4DF000 rrrrrr  3 304526876         move    y:Fg_UserTimeoffset+1,x1
P:05B9 200020         2 304726877         add     x,a
                            26878 
                            26879 ; 517  |        iRTCTotalDays = (unsigned int) (lRTCStartTime/86400);   //now has number of days t
                                  hat have passed
                            26880 
P:05BA 20001B         2 304926882         clr     b   
P:05BB 51F400 015180  3 305226883         move    #86400,b0
P:05BD 0BF080 rrrrrr  6 305826884         jsr     Rdiv_lll
P:05BF 210E00         2 306026886         move    a0,a
                            26888 
                            26889 ; 518  |
                            26890 ; 519  |#if 0   
                            26891 ; 520  |    // This calculation does not work correctly for Dec 31 in each leap year.  For example
                                  ,
                            26892 ; 521  |    // since 2008 is a leap year, Dec 31st is the 365th day of that year.  Dec 31, 2008 is
                                   10592
                            26893 ; 522  |    // days since Jan 1, 1980.  Using the code below you would get
                            26894 ; 523  |    //
                            26895 ; 524  |    // iYears = 10592 / 1461 = 7
                            26896 ; 525  |    // iYears *= 4 = 28.
                            26897 ; 526  |    // 
                            26898 ; 527  |    // iDays = 10592 % 1461 = 365
                            26899 ; 528  |    //
                            26900 ; 529  |    // We skip the 'if(iDays>=366)' code because we have 365 days.  But then we reach
                            26901 ; 530  |    // the 'while(iDays >= 365)' code and we fall into that loop because iDays is equal
                            26902 ; 531  |    // to 365.  This changes iYears to 29 and iDays to 0, which is incorrect.  We
                            26903 ; 532  |    // should have iYears set to 28 and iDays left at 365 since Dec 31, 2008 is the
                            26904 ; 533  |    // 365th day of 2008.
                            26905 ; 534  |    //
                            26906 ; 535  |    // NOTE: the 'while(iDays >= 365)' loop was 'while(iDays > 365)' which would fix
                            26907 ; 536  |    // this problem BUT CAUSES MORE!
                            26908 ; 537  |
                            26909 ; 538  |        // Calculate years  - calculate in groups of 4 to deal with leapyears without frac
                                  tion divides //
                            26910 ; 539  |
                            26911 ; 540  |        iYears = iRTCTotalDays/1461;            
                            26912 ; 541  |        iYears *= 4;
                            26913 ; 542  |
                            26914 ; 543  |        iDays = iRTCTotalDays%1461;
                            26915 ; 544  |        if(iDays >= 366) {
                            26916 ; 545  |                iDays -= 366;
                            26917 ; 546  |                iYears++;
                            26918 ; 547  |        }
                            26919 ; 548  |        while(iDays >= 365) {
                            26920 ; 549  |                iDays -= 365;
                            26921 ; 550  |                iYears++;
                            26922 ; 551  |        }
                            26923 ; 552  |#else
                            26924 ; 553  |    // A leap year is a year that is divisible by 4 EXCEPT years that are
                            26925 ; 554  |    // divisible by 100 but not 400.  The next year divisible by 4 that
                            26926 ; 555  |    // is not a leap year is 2100 so we can safely assume for our
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 434

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26927 ; 556  |    // calculations that it's just a year divisible by 4.
                            26928 ; 557  |
                            26929 ; 558  |        iYears = iRTCTotalDays/1461;            
                            26930 ; 559  |        iYears *= 4;
                            26931 ; 560  |
                            26932 ; 561  |        iDays = iRTCTotalDays%1461;
                            26933 ; 562  |
                            26934 ; 563  |    // At this point we know we have less than 4 years of days
                            26935 ; 564  |    // in iDays.  We also know that the first year is going
                            26936 ; 565  |    // to be a leap year.  We need to find out how many years
                            26937 ; 566  |    // are in iDays, add that to iyears and then subtract 
                            26938 ; 567  |    // that many days from iDays.  The first year will be
                            26939 ; 568  |    // a leap year so we need to add one 366 and rest 365.
                            26940 ; 569  |
                            26941 ; 570  |        iYears = iRTCTotalDays/1461;            
                            26942 
P:05C0 21C700         2 306226944         move    a,y1
P:05C1 44F400 0005B5  3 306526945         move    #1461,x0
P:05C3 0BF080 rrrrrr  6 307126946         jsr     Rdiv_iii
                            26950 
                            26951 ; 571  |        iYears *= 4;
                            26952 
P:05C5 200033         2 307326954         lsl     a
P:05C6 200033         2 307526955         lsl     a
P:05C7 77F400 FFFFFE  3 307826957         move    #-2,n7
P:05C9 000000         2 308026958         nop
P:05CA 5C6F00         4 308426959         move    a1,y:(r7+n7)
                            26961 
                            26962 ; 572  |
                            26963 ; 573  |        iDays = iRTCTotalDays%1461;
                            26964 
P:05CB 200071         2 308626966         tfr     y1,a
P:05CC 0BF080 rrrrrr  6 309226967         jsr     Rmod_iii
P:05CE 77F400 FFFFFD  3 309526968         move    #-3,n7
P:05D0 000000         2 309726969         nop
P:05D1 5E6F00         4 310126970         move    a,y:(r7+n7)
                            26971 
                            26972 ; 574  |
                            26973 ; 575  |    // NOTE: At this point, if iDays < 366 then we are in
                            26974 ; 576  |    // a leap year.
                            26975 ; 577  |
                            26976 ; 578  |        if(iDays >= 366) 
                            26977 
P:05D2 45F400 00016E  3 310426979         move    #366,x1
P:05D4 200065         2 310626980         cmp     x1,a
P:05D5 0AF0A9 rrrrrr  6 311226981         jlt     L214
                            26982 
                            26983 ; 579  |    {
                            26984 ; 580  |                iDays -= 366;
                            26985 
P:05D7 200064         2 311426987         sub     x1,a
P:05D8 218F00         2 311626988         move    a1,b
                            26989 
                            26990 ; 581  |                iYears++;
                            26991 
P:05D9 46F400 00016D  3 311926993         move    #365,y0
P:05DB 44F400 000001  3 312226994         move    #>1,x0
P:05DD 0AF080 rrrrrr  6 312826995         jmp     L213
                            26996 
                            26997 ; 582  |        
                            26998 ; 583  |        // The first year has 366 days and the
                            26999 ; 584  |        // rest 365.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 435

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27000 ; 585  |            while(iDays >= 365) 
                            27001 ; 586  |        {
                            27002 ; 587  |                    iDays -= 365;
                            27003 
P:05DF 77F400 FFFFFD  3 313127005 L212:   move    #-3,n7
P:05E1 000000         2 313327006         nop
P:05E2 5FEF00         4 313727007         move    y:(r7+n7),b
P:05E3 20005C         2 313927008         sub     y0,b
                            27009 
                            27010 ; 588  |                    iYears++;
                            27011 
P:05E4 77F400 FFFFFE  3 314227013 L213:   move    #-2,n7
P:05E6 000000         2 314427014         nop
P:05E7 5EEF00         4 314827015         move    y:(r7+n7),a
P:05E8 200040         2 315027016         add     x0,a
P:05E9 5C6F00         4 315427019         move    a1,y:(r7+n7)
P:05EA 77F400 FFFFFD  3 315727023         move    #-3,n7
P:05EC 000000         2 315927024         nop
P:05ED 5D6F00         4 316327025         move    b1,y:(r7+n7)
P:05EE 20005D         2 316527026         cmp     y0,b
P:05EF 0AF0A1 rrrrrr  6 317127027         jge     L212
                            27028 
                            27029 ; 589  |            }
                            27030 ; 590  |        }
                            27031 ; 591  |
                            27032 ; 592  |#endif
                            27033 ; 593  |
                            27034 ; 594  |        // calculate Day of Week
                            27035 ; 595  |        g_iCurrentRTCValues.B.m_iDayOfWeek = iRTCTotalDays%7;
                            27036 
P:05F1 44F400 000007  3 317427038 L214:   move    #>7,x0
P:05F3 200071         2 317627039         tfr     y1,a
P:05F4 0BF080 rrrrrr  6 318227040         jsr     Rmod_iii
P:05F6 5FF000 rrrrrr  3 318527044         move    y:Fg_iCurrentRTCValues+1,b
P:05F8 46F400 FF1FFF  3 318827045         move    #$FF1FFF,y0
P:05FA 20005E         2 319027046         and     y0,b
P:05FB 46F400 000007  3 319327047         move    #>7,y0
P:05FD 200056         2 319527048         and     y0,a
P:05FE 218600         2 319727049         move    a1,y0
P:05FF 010BE0         2 319927050         mpy     y0,#11,a
P:0600 210600         2 320127051         move    a0,y0
P:0601 20005A         2 320327052         or      y0,b
P:0602 5D7000 rrrrrr  3 320627053         move    b1,y:Fg_iCurrentRTCValues+1
                            27054 
                            27055 ; 596  |     
                            27056 ; 597  |        // Calculate month and days //
                            27057 ; 598  |        iRTCTotalDays = iDays;
                            27058 ; 599  |        switch (iYears%4) {
                            27059 
P:0604 77F400 FFFFFE  3 320927061         move    #-2,n7
P:0606 000000         2 321127062         nop
P:0607 5EEF00         4 321527063         move    y:(r7+n7),a
P:0608 47F400 000003  3 321827064         move    #>3,y1
P:060A 200076         2 322027065         and     y1,a
P:060B 0AF0A2 rrrrrr  6 322627066         jne     L225
                            27067 
                            27068 ; 600  |        case 0:          // leap year
                            27069 ; 601  |                if(iRTCTotalDays < 182) {                       // first half of year
                            27070 
P:060D 77F400 FFFFFD  3 322927072         move    #-3,n7
P:060F 000000         2 323127073         nop
P:0610 5FEF00         4 323527074         move    y:(r7+n7),b
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 436

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0611 56F400 0000B6  3 323827075         move    #>182,a
P:0613 20000D         2 324027076         cmp     a,b
P:0614 0AF0A1 rrrrrr  6 324627077         jge     L219
                            27078 
                            27079 ; 602  |                        if(iRTCTotalDays < 91)  {               // first quarter
                            27080 
P:0616 46F400 00005B  3 324927082         move    #>91,y0
P:0618 20005D         2 325127083         cmp     y0,b
P:0619 0AF0A1 rrrrrr  6 325727084         jge     L216
                            27085 
                            27086 ; 603  |                                if(iRTCTotalDays > 59 )         {iMonths = MAR; iDays -= 5
                                  9;}     // MAR
                            27087 
P:061B 200001         2 325927089         tfr     b,a
P:061C 47F400 00003B  3 326227090         move    #>59,y1
P:061E 200075         2 326427091         cmp     y1,a
P:061F 0AF0AF rrrrrr  6 327027092         jle     L227
P:0621 45F400 000003  3 327327093         move    #>3,x1
P:0623 045FA0         2 327527095         movec   m0,n7
P:0624 000000         2 327727096         nop
P:0625 4D6F00         4 328127097         move    x1,y:(r7+n7)
P:0626 77F400 FFFFFD  3 328427100         move    #-3,n7
P:0628 20007C         2 328627101         sub     y1,b
P:0629 0AF080 rrrrrr  6 329227102         jmp     L258
                            27103 
                            27104 ; 604  |                                else if(iRTCTotalDays > 30) {iMonths = FEB; iDays -= 30;} 
                                          // FEB
                            27105 ; 605  |                                else {                                           iMonths =
                                   JAN; iDays += 1;}      // JAN
                            27106 ; 606  |                        } // if(totalday < 91)
                            27107 ; 607  |                        else {                                          // second quarter
                            27108 ; 608  |                                if(iRTCTotalDays > 151)         {iMonths = JUN; iDays -= 1
                                  51;}    // JUN
                            27109 
P:062B 45F400 000097  3 329527111 L216:   move    #>151,x1
P:062D 20006D         2 329727112         cmp     x1,b
P:062E 0AF0AF rrrrrr  6 330327113         jle     L217
P:0630 47F400 000006  3 330627114         move    #>6,y1
P:0632 045FA0         2 330827117         movec   m0,n7
P:0633 000000         2 331027118         nop
P:0634 4F6F00         4 331427119         move    y1,y:(r7+n7)
P:0635 77F400 FFFFFD  3 331727122         move    #-3,n7
P:0637 20006C         2 331927123         sub     x1,b
P:0638 0AF080 rrrrrr  6 332527124         jmp     L258
                            27125 
                            27126 ; 609  |                                else if(iRTCTotalDays > 120){iMonths = MAY; iDays -= 120;}
                                          // MAY
                            27127 
P:063A 46F400 000078  3 332827129 L217:   move    #>$78,y0
P:063C 20005D         2 333027130         cmp     y0,b
P:063D 0AF0AF rrrrrr  6 333627131         jle     L218
P:063F 44F400 000005  3 333927132         move    #>5,x0
P:0641 045FA0         2 334127135         movec   m0,n7
P:0642 000000         2 334327136         nop
P:0643 4C6F00         4 334727137         move    x0,y:(r7+n7)
P:0644 77F400 FFFFFD  3 335027140         move    #-3,n7
P:0646 20005C         2 335227141         sub     y0,b
P:0647 0AF080 rrrrrr  6 335827142         jmp     L258
                            27143 
                            27144 ; 610  |                                else {                                           iMonths =
                                   APR; iDays -= 90;}     // APR
                            27145 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 437

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0649 2D0400         2 336027147 L218:   move    #4,b1
P:064A 045FA0         2 336227150         movec   m0,n7
P:064B 000000         2 336427151         nop
P:064C 5D6F00         4 336827152         move    b1,y:(r7+n7)
P:064D 77F400 FFFFFD  3 337127155         move    #-3,n7
P:064F 000000         2 337327156         nop
P:0650 5FEF00         4 337727157         move    y:(r7+n7),b
P:0651 56F400 00005A  3 338027158         move    #>90,a
P:0653 20001C         2 338227159         sub     a,b
                            27160 
                            27161 ; 611  |                        }
                            27162 ; 612  |                } // end if(iRTCTotalDays < 182)
                            27163 
P:0654 0AF080 rrrrrr  6 338827165         jmp     L258
                            27166 
                            27167 ; 613  |                else {                                                  // second half of 
                                  year
                            27168 ; 614  |                        if(iRTCTotalDays < 274) {               // third quarter
                            27169 
P:0656 47F400 000112  3 339127171 L219:   move    #274,y1
P:0658 20007D         2 339327172         cmp     y1,b
P:0659 0AF0A1 rrrrrr  6 339927173         jge     L222
                            27174 
                            27175 ; 615  |                                if(iRTCTotalDays > 243)         {iMonths = SEP; iDays -= 2
                                  43;}    // SEP
                            27176 
P:065B 56F400 0000F3  3 340227178         move    #>243,a
P:065D 20000D         2 340427179         cmp     a,b
P:065E 0AF0AF rrrrrr  6 341027180         jle     L220
P:0660 47F400 000009  3 341327181         move    #>9,y1
P:0662 045FA0         2 341527184         movec   m0,n7
P:0663 000000         2 341727185         nop
P:0664 4F6F00         4 342127186         move    y1,y:(r7+n7)
P:0665 77F400 FFFFFD  3 342427189         move    #-3,n7
P:0667 20001C         2 342627190         sub     a,b
P:0668 0AF080 rrrrrr  6 343227191         jmp     L258
                            27192 
                            27193 ; 616  |                                else if(iRTCTotalDays > 212){iMonths = AUG; iDays -= 212;}
                                          // AUG
                            27194 
P:066A 46F400 0000D4  3 343527196 L220:   move    #>212,y0
P:066C 20005D         2 343727197         cmp     y0,b
P:066D 0AF0AF rrrrrr  6 344327198         jle     L221
P:066F 44F400 000008  3 344627199         move    #>8,x0
P:0671 045FA0         2 344827202         movec   m0,n7
P:0672 000000         2 345027203         nop
P:0673 4C6F00         4 345427204         move    x0,y:(r7+n7)
P:0674 77F400 FFFFFD  3 345727207         move    #-3,n7
P:0676 20005C         2 345927208         sub     y0,b
P:0677 0AF080 rrrrrr  6 346527209         jmp     L258
                            27210 
                            27211 ; 617  |                                else {                                           iMonths =
                                   JUL; iDays -= 181;}    // JUL
                            27212 
P:0679 045FA0         2 346727214 L221:   movec   m0,n7
P:067A 000000         2 346927215         nop
P:067B 4C6F00         4 347327216         move    x0,y:(r7+n7)
P:067C 77F400 FFFFFD  3 347627217         move    #-3,n7
P:067E 46F400 0000B5  3 347927218         move    #>181,y0
P:0680 20005C         2 348127219         sub     y0,b
                            27220 
                            27221 ; 618  |                        } // if(iRTCTotalDays < 274)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 438

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27222 
P:0681 0AF080 rrrrrr  6 348727224         jmp     L258
                            27225 
                            27226 ; 619  |                        else {                                          // fourth quarter
                            27227 ; 620  |                                if(iRTCTotalDays > 334)         {iMonths = DEC; iDays -= 3
                                  34;}    // DEC
                            27228 
P:0683 44F400 00014E  3 349027230 L222:   move    #334,x0
P:0685 20004D         2 349227231         cmp     x0,b
P:0686 0AF0AF rrrrrr  6 349827232         jle     L223
P:0688 47F400 00000C  3 350127233         move    #>12,y1
P:068A 045FA0         2 350327236         movec   m0,n7
P:068B 000000         2 350527237         nop
P:068C 4F6F00         4 350927238         move    y1,y:(r7+n7)
P:068D 77F400 FFFFFD  3 351227241         move    #-3,n7
P:068F 20004C         2 351427242         sub     x0,b
P:0690 0AF080 rrrrrr  6 352027243         jmp     L258
                            27244 
                            27245 ; 621  |                                else if(iRTCTotalDays > 304){iMonths = NOV; iDays -= 304;}
                                          // NOV
                            27246 
P:0692 46F400 000130  3 352327248 L223:   move    #304,y0
P:0694 20005D         2 352527249         cmp     y0,b
P:0695 0AF0AF rrrrrr  6 353127250         jle     L224
P:0697 44F400 00000B  3 353427251         move    #>11,x0
P:0699 045FA0         2 353627254         movec   m0,n7
P:069A 000000         2 353827255         nop
P:069B 4C6F00         4 354227256         move    x0,y:(r7+n7)
P:069C 77F400 FFFFFD  3 354527259         move    #-3,n7
P:069E 20005C         2 354727260         sub     y0,b
P:069F 0AF080 rrrrrr  6 355327261         jmp     L258
                            27262 
                            27263 ; 622  |                                else {                                           iMonths =
                                   OCT; iDays -= 273;}    // OCT
                            27264 
P:06A1 2D0A00         2 355527266 L224:   move    #10,b1
P:06A2 045FA0         2 355727269         movec   m0,n7
P:06A3 000000         2 355927270         nop
P:06A4 5D6F00         4 356327271         move    b1,y:(r7+n7)
P:06A5 77F400 FFFFFD  3 356627274         move    #-3,n7
P:06A7 000000         2 356827275         nop
P:06A8 5FEF00         4 357227276         move    y:(r7+n7),b
P:06A9 44F400 000111  3 357527277         move    #273,x0
P:06AB 20004C         2 357727278         sub     x0,b
                            27279 
                            27280 ; 623  |                        }
                            27281 ; 624  |                }
                            27282 ; 625  |                break;  // end leap year case
                            27283 
P:06AC 0AF080 rrrrrr  6 358327285         jmp     L258
                            27286 
                            27287 ; 626  |        
                            27288 ; 627  |        default:        // non-leap year
                            27289 ; 628  |                if(iRTCTotalDays < 181) {                       // first half of year
                            27290 
P:06AE 77F400 FFFFFD  3 358627292 L225:   move    #-3,n7
P:06B0 000000         2 358827293         nop
P:06B1 5FEF00         4 359227294         move    y:(r7+n7),b
P:06B2 45F400 0000B5  3 359527295         move    #>181,x1
P:06B4 20006D         2 359727296         cmp     x1,b
P:06B5 0AF0A1 rrrrrr  6 360327297         jge     L232
                            27298 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 439

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27299 ; 629  |                        if(iRTCTotalDays < 90)  {               // first quarter
                            27300 
P:06B7 56F400 00005A  3 360627302         move    #>90,a
P:06B9 20000D         2 360827303         cmp     a,b
P:06BA 0AF0A1 rrrrrr  6 361427304         jge     L229
                            27305 
                            27306 ; 630  |                                if(iRTCTotalDays > 58 )         {iMonths = MAR; iDays -= 5
                                  8;}     // MAR
                            27307 
P:06BC 46F400 00003A  3 361727309         move    #>58,y0
P:06BE 20005D         2 361927310         cmp     y0,b
P:06BF 0AF0AF rrrrrr  6 362527311         jle     L227
P:06C1 045FA0         2 362727314         movec   m0,n7
P:06C2 000000         2 362927315         nop
P:06C3 4F6F00         4 363327316         move    y1,y:(r7+n7)
P:06C4 77F400 FFFFFD  3 363627319         move    #-3,n7
P:06C6 20005C         2 363827320         sub     y0,b
P:06C7 0AF080 rrrrrr  6 364427321         jmp     L258
                            27322 
                            27323 ; 631  |                                else if(iRTCTotalDays > 30) {iMonths = FEB; iDays -= 30;} 
                                          // FEB
                            27324 
P:06C9 77F400 FFFFFD  3 364727326 L227:   move    #-3,n7
P:06CB 000000         2 364927327         nop
P:06CC 5FEF00         4 365327328         move    y:(r7+n7),b
P:06CD 44F400 00001E  3 365627329         move    #>30,x0
P:06CF 20004D         2 365827330         cmp     x0,b
P:06D0 0AF0AF rrrrrr  6 366427331         jle     L228
P:06D2 47F400 000002  3 366727332         move    #>2,y1
P:06D4 045FA0         2 366927335         movec   m0,n7
P:06D5 000000         2 367127336         nop
P:06D6 4F6F00         4 367527337         move    y1,y:(r7+n7)
P:06D7 77F400 FFFFFD  3 367827340         move    #-3,n7
P:06D9 20004C         2 368027341         sub     x0,b
P:06DA 0AF080 rrrrrr  6 368627342         jmp     L258
                            27343 
                            27344 ; 632  |                                else {                                           iMonths =
                                   JAN; iDays += 1;}      // JAN
                            27345 
P:06DC 56F400 000001  3 368927347 L228:   move    #>1,a
P:06DE 2D0100         2 369127348         move    #1,b1
P:06DF 045FA0         2 369327351         movec   m0,n7
P:06E0 000000         2 369527352         nop
P:06E1 5D6F00         4 369927353         move    b1,y:(r7+n7)
P:06E2 77F400 FFFFFD  3 370227356         move    #-3,n7
P:06E4 000000         2 370427357         nop
P:06E5 4EEF00         4 370827358         move    y:(r7+n7),y0
P:06E6 200050         2 371027359         add     y0,a
P:06E7 218F00         2 371227360         move    a1,b
                            27361 
                            27362 ; 633  |                        }
                            27363 
P:06E8 0AF080 rrrrrr  6 371827365         jmp     L258
                            27366 
                            27367 ; 634  |                        else {                                          // second quarter
                            27368 ; 635  |                                if(iRTCTotalDays > 150)         {iMonths = JUN; iDays -= 1
                                  50;}    // JUN
                            27369 
P:06EA 46F400 000096  3 372127371 L229:   move    #>150,y0
P:06EC 20005D         2 372327372         cmp     y0,b
P:06ED 0AF0AF rrrrrr  6 372927373         jle     L230
P:06EF 44F400 000006  3 373227374         move    #>6,x0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 440

M:ADDR CODE           CYCLES LINE SOURCELINE
P:06F1 045FA0         2 373427377         movec   m0,n7
P:06F2 000000         2 373627378         nop
P:06F3 4C6F00         4 374027379         move    x0,y:(r7+n7)
P:06F4 77F400 FFFFFD  3 374327382         move    #-3,n7
P:06F6 20005C         2 374527383         sub     y0,b
P:06F7 0AF080 rrrrrr  6 375127384         jmp     L258
                            27385 
                            27386 ; 636  |                                else if(iRTCTotalDays > 119){iMonths = MAY; iDays -= 119;}
                                          // MAY
                            27387 
P:06F9 44F400 000077  3 375427389 L230:   move    #>119,x0
P:06FB 20004D         2 375627390         cmp     x0,b
P:06FC 0AF0AF rrrrrr  6 376227391         jle     L231
P:06FE 47F400 000005  3 376527392         move    #>5,y1
P:0700 045FA0         2 376727395         movec   m0,n7
P:0701 000000         2 376927396         nop
P:0702 4F6F00         4 377327397         move    y1,y:(r7+n7)
P:0703 77F400 FFFFFD  3 377627400         move    #-3,n7
P:0705 20004C         2 377827401         sub     x0,b
P:0706 0AF080 rrrrrr  6 378427402         jmp     L258
                            27403 
                            27404 ; 637  |                                else {                                           iMonths =
                                   APR; iDays -= 89;}     // APR
                            27405 
P:0708 2D0400         2 378627407 L231:   move    #4,b1
P:0709 045FA0         2 378827410         movec   m0,n7
P:070A 000000         2 379027411         nop
P:070B 5D6F00         4 379427412         move    b1,y:(r7+n7)
P:070C 77F400 FFFFFD  3 379727415         move    #-3,n7
P:070E 000000         2 379927416         nop
P:070F 5FEF00         4 380327417         move    y:(r7+n7),b
P:0710 47F400 000059  3 380627418         move    #>89,y1
P:0712 20007C         2 380827419         sub     y1,b
                            27420 
                            27421 ; 638  |                        }
                            27422 ; 639  |                } // end if(iRTCTotalDays < 181)
                            27423 
P:0713 0AF080 rrrrrr  6 381427425         jmp     L258
                            27426 
                            27427 ; 640  |                else {                                                  // second half of 
                                  year
                            27428 ; 641  |                        if(iRTCTotalDays < 273) {               // third quarter
                            27429 
P:0715 46F400 000111  3 381727431 L232:   move    #273,y0
P:0717 20005D         2 381927432         cmp     y0,b
P:0718 0AF0A1 rrrrrr  6 382527433         jge     L235
                            27434 
                            27435 ; 642  |                                if(iRTCTotalDays > 242)         {iMonths = SEP; iDays -= 2
                                  42;}    // SEP
                            27436 
P:071A 47F400 0000F2  3 382827438         move    #>242,y1
P:071C 20007D         2 383027439         cmp     y1,b
P:071D 0AF0AF rrrrrr  6 383627440         jle     L233
P:071F 46F400 000009  3 383927441         move    #>9,y0
P:0721 045FA0         2 384127444         movec   m0,n7
P:0722 000000         2 384327445         nop
P:0723 4E6F00         4 384727446         move    y0,y:(r7+n7)
P:0724 77F400 FFFFFD  3 385027449         move    #-3,n7
P:0726 20007C         2 385227450         sub     y1,b
P:0727 0AF080 rrrrrr  6 385827451         jmp     L258
                            27452 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 441

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27453 ; 643  |                                else if(iRTCTotalDays > 211){iMonths = AUG; iDays -= 211;}
                                          // AUG
                            27454 
P:0729 46F400 0000D3  3 386127456 L233:   move    #>211,y0
P:072B 20005D         2 386327457         cmp     y0,b
P:072C 0AF0AF rrrrrr  6 386927458         jle     L234
P:072E 44F400 000008  3 387227459         move    #>8,x0
P:0730 045FA0         2 387427462         movec   m0,n7
P:0731 000000         2 387627463         nop
P:0732 4C6F00         4 388027464         move    x0,y:(r7+n7)
P:0733 77F400 FFFFFD  3 388327467         move    #-3,n7
P:0735 20005C         2 388527468         sub     y0,b
P:0736 0AF080 rrrrrr  6 389127469         jmp     L258
                            27470 
                            27471 ; 644  |                                else {                                           iMonths =
                                   JUL; iDays -= 180;}    // JUL
                            27472 
P:0738 045FA0         2 389327474 L234:   movec   m0,n7
P:0739 000000         2 389527475         nop
P:073A 4C6F00         4 389927476         move    x0,y:(r7+n7)
P:073B 77F400 FFFFFD  3 390227477         move    #-3,n7
P:073D 56F400 0000B4  3 390527478         move    #>180,a
P:073F 20001C         2 390727479         sub     a,b
                            27480 
                            27481 ; 645  |                        }
                            27482 
P:0740 0AF080 rrrrrr  6 391327484         jmp     L258
                            27485 
                            27486 ; 646  |                        else {                                          // fourth quarter
                            27487 ; 647  |                                if(iRTCTotalDays > 333)         {iMonths = DEC; iDays -= 3
                                  33;}    // DEC
                            27488 
P:0742 47F400 00014D  3 391627490 L235:   move    #333,y1
P:0744 20007D         2 391827491         cmp     y1,b
P:0745 0AF0AF rrrrrr  6 392427492         jle     L236
P:0747 44F400 00000C  3 392727493         move    #>12,x0
P:0749 045FA0         2 392927496         movec   m0,n7
P:074A 000000         2 393127497         nop
P:074B 4C6F00         4 393527498         move    x0,y:(r7+n7)
P:074C 77F400 FFFFFD  3 393827501         move    #-3,n7
P:074E 20007C         2 394027502         sub     y1,b
P:074F 0AF080 rrrrrr  6 394627503         jmp     L258
                            27504 
                            27505 ; 648  |                                else if(iRTCTotalDays > 303){iMonths = NOV; iDays -= 303;}
                                          // NOV
                            27506 
P:0751 56F400 00012F  3 394927508 L236:   move    #303,a
P:0753 20000D         2 395127509         cmp     a,b
P:0754 0AF0AF rrrrrr  6 395727510         jle     L237
P:0756 47F400 00000B  3 396027511         move    #>11,y1
P:0758 045FA0         2 396227514         movec   m0,n7
P:0759 000000         2 396427515         nop
P:075A 4F6F00         4 396827516         move    y1,y:(r7+n7)
P:075B 77F400 FFFFFD  3 397127519         move    #-3,n7
P:075D 20001C         2 397327520         sub     a,b
P:075E 0AF080 rrrrrr  6 397927521         jmp     L258
                            27522 
                            27523 ; 649  |                                else {                                           iMonths =
                                   OCT; iDays -= 272;}    // OCT
                            27524 
P:0760 2D0A00         2 398127526 L237:   move    #10,b1
P:0761 045FA0         2 398327529         movec   m0,n7
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 442

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0762 000000         2 398527530         nop
P:0763 5D6F00         4 398927531         move    b1,y:(r7+n7)
P:0764 77F400 FFFFFD  3 399227534         move    #-3,n7
P:0766 000000         2 399427535         nop
P:0767 5FEF00         4 399827536         move    y:(r7+n7),b
P:0768 46F400 000110  3 400127537         move    #272,y0
P:076A 20005C         2 400327538         sub     y0,b
                            27539 
                            27540 ; 650  |                        }
                            27541 ; 651  |                }
                            27542 ; 652  |                break;  // end non-leap year case       
                            27543 ; 653  |                
                            27544 ; 654  |        } // end switch (iYears%4)
                            27545 ; 655  |
                            27546 ; 656  |        g_iCurrentRTCValues.B.m_iDays   = iDays;
                            27547 
P:076B 5EF000 rrrrrr  3 400627549 L258:   move    y:Fg_iCurrentRTCValues,a
P:076D 46F400 FF07FF  3 400927550         move    #$FF07FF,y0
P:076F 200056         2 401127551         and     y0,a
P:0770 46F400 00001F  3 401427552         move    #>$1F,y0
P:0772 20005E         2 401627553         and     y0,b
P:0773 21A600         2 401827554         move    b1,y0
P:0774 010DE8         2 402027555         mpy     y0,#13,b
P:0775 212600         2 402227556         move    b0,y0
P:0776 200052         2 402427557         or      y0,a
P:0777 5C7000 rrrrrr  3 402727558         move    a1,y:Fg_iCurrentRTCValues
                            27559 
                            27560 ; 657  |        g_iCurrentRTCValues.B.m_iMonths = iMonths;
                            27561 
P:0779 045FA0         2 402927563         movec   m0,n7
P:077A 000000         2 403127564         nop
P:077B 5EEF00         4 403527565         move    y:(r7+n7),a
P:077C 5FF000 rrrrrr  3 403827566         move    y:Fg_iCurrentRTCValues,b
P:077E 44F400 F0FFFF  3 404127567         move    #$F0FFFF,x0
P:0780 20004E         2 404327568         and     x0,b
P:0781 44F400 00000F  3 404627569         move    #>$F,x0
P:0783 200046         2 404827570         and     x0,a
P:0784 218400         2 405027571         move    a1,x0
P:0785 0108D0         2 405227572         mpy     x0,#8,a
P:0786 210400         2 405427573         move    a0,x0
P:0787 20004A         2 405627574         or      x0,b
P:0788 5D7000 rrrrrr  3 405927575         move    b1,y:Fg_iCurrentRTCValues
                            27578 
                            27579 ; 658  |        g_iCurrentRTCValues.B.m_iYears  = iYears;
                            27580 
P:078A 77F400 FFFFFE  3 406227582         move    #-2,n7
P:078C 000000         2 406427583         nop
P:078D 5EEF00         4 406827584         move    y:(r7+n7),a
P:078E 5FF000 rrrrrr  3 407127585         move    y:Fg_iCurrentRTCValues+1,b
P:0790 46F400 FFFF80  3 407427586         move    #$FFFF80,y0
P:0792 20005E         2 407627587         and     y0,b
P:0793 46F400 00007F  3 407927588         move    #>$7F,y0
P:0795 200056         2 408127589         and     y0,a
P:0796 218600         2 408327590         move    a1,y0
P:0797 20005A         2 408527591         or      y0,b
P:0798 5D7000 rrrrrr  3 408827592         move    b1,y:Fg_iCurrentRTCValues+1
                            27595 
                            27596 ; 659  |} // end UpdateDate
                            27597 
P:079A 77F400 FFFFFC  3 409127599         move    #-4,n7
P:079C 000000         2 409327600         nop
P:079D 05EF7C         4 409727601         movec   y:(r7+n7),ssh
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 443

M:ADDR CODE           CYCLES LINE SOURCELINE
P:079E 204F00         2 409927603         move    (r7)+n7
P:079F 00000C         4 410327605         rts
                            27609 
                            27610 ; 660  | 
                            27611 ; 661  |
                            27612 ; 662  |_reentrant void PrintStringTimeDate(int iMode,int iXpos,int iYpos,int iString)
                            27613 ; 663  |{
                            27614 
                            27619 FPrintStringTimeDate:
P:07A0 055F7C         2 410527620         movec   ssh,y:(r7)+
                            27631 
                            27632 ; 664  |        SysPostMessage(5,iMode,iXpos,iYpos,iString);
                            27633 
P:07A1 4E5F00         2 410727635         move    y0,y:(r7)+
P:07A2 4C5F00         2 410927638         move    x0,y:(r7)+
P:07A3 5D5F00         2 411127641         move    b1,y:(r7)+
P:07A4 5C5F00         2 411327644         move    a1,y:(r7)+
P:07A5 290500         2 411527647         move    #5,b0
P:07A6 595F00         2 411727648         move    b0,y:(r7)+
P:07A7 0BF080 rrrrrr  6 412327650         jsr     FSysPostMessage
P:07A9 3F0500         2 412527651         move    #5,n7
P:07AA 000000         2 412727652         nop
P:07AB 204700         2 412927653         move    (r7)-n7
                            27655 
                            27656 ; 665  |}
                            27657 
P:07AC 05FF7C         4 413327659         movec   y:-(r7),ssh
P:07AD 000000         2 413527662         nop
P:07AE 00000C         4 413927663         rts
                            27665 
                            27666 ; 666  |
                            27667 ; 667  |_reentrant void PrintNumberTimeDate(int iMode,int iXpos,int iYpos,int iNumber,int iWidth,i
                                  nt iFiller)
                            27668 ; 668  |{
                            27669 
                            27674 FPrintNumberTimeDate:
P:07AF 055F7C         2 414127675         movec   ssh,y:(r7)+
                            27690 
                            27691 ; 669  |    SysPostMessage(7,iMode,iXpos,iYpos,iNumber,iWidth,iFiller);
                            27692 
P:07B0 4F5F00         2 414327694         move    y1,y:(r7)+
P:07B1 4D5F00         2 414527697         move    x1,y:(r7)+
P:07B2 4E5F00         2 414727700         move    y0,y:(r7)+
P:07B3 4C5F00         2 414927703         move    x0,y:(r7)+
P:07B4 5D5F00         2 415127706         move    b1,y:(r7)+
P:07B5 5C5F00         2 415327709         move    a1,y:(r7)+
P:07B6 290700         2 415527712         move    #7,b0
P:07B7 595F00         2 415727713         move    b0,y:(r7)+
P:07B8 0BF080 rrrrrr  6 416327715         jsr     FSysPostMessage
P:07BA 3F0700         2 416527716         move    #7,n7
P:07BB 000000         2 416727717         nop
P:07BC 204700         2 416927718         move    (r7)-n7
                            27720 
                            27721 ; 670  |}
                            27722 
P:07BD 05FF7C         4 417327724         movec   y:-(r7),ssh
P:07BE 000000         2 417527727         nop
P:07BF 00000C         4 417927728         rts
                            27730 
                            27731 ; 671  |
                            27732 ; 672  |#ifdef MMC
                            27733 ; 673  |/////////////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 444

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27734 ; 674  |//
                            27735 ; 675  |//>  Name:          _reentrant void UpdateDateValues(int a, int b, int* iDateArray[])
                            27736 ; 676  |//                                                                                        
                                          
                            27737 ; 677  |//
                            27738 ; 678  |//   Type:          Function
                            27739 ; 679  |//
                            27740 ; 680  |//   Description:   Retrieves and converts RTC to month,day, and year values  
                            27741 ; 681  |//
                            27742 ; 682  |//   Inputs:        int a - space holder for SysCallFunction
                            27743 ; 683  |//                                      int b - space holder for SysCallFunction
                            27744 ; 684  |//                                      int* iDateArray[] - Array holding addresses of day
                                  ,month,and year 
                            27745 ; 685  |//                    from SetDateMenu.c
                            27746 ; 686  |//
                            27747 ; 687  |//   Outputs:       Day, Month, and Year in iDateArray contains the correct values
                            27748 ; 688  |//
                            27749 ; 689  |//   Notes:         This function was placed here for overlay memory considerations.  
                            27750 ; 690  |//                                      It is not used in SetTimeMenu. It is called with S
                                  ysCallFunction by
                            27751 ; 691  |//                                      SetDateMenu. SetTimeMenu had available memory spac
                                  e without increasing
                            27752 ; 692  |//                                      the overlay block size.
                            27753 ; 693  |//<
                            27754 ; 694  |//////////////////////////////////////////////////////////////////////////////////////////
                                  
                            27755 ; 695  |_reentrant void UpdateDateValues(int a, int b, int* iDateArray[]) {
                            27756 
                            27763 FUpdateDateValues:
P:07C0 055F7C         2 418127764         movec   ssh,y:(r7)+
P:07C1 205F00         2 418327767         move    (r7)+
P:07C2 205F00         2 418527768         move    (r7)+
                            27792 
                            27793 ; 696  |        
                            27794 ; 697  |        int iYears ;
                            27795 ; 698  |        int iMonths;
                            27796 ; 699  |        int iDays;
                            27797 ; 700  |        
                            27798 ; 701  |        // Get the addressed passed 
                            27799 ; 702  |        int* months = iDateArray[0];
                            27800 ; 703  |        int* days = iDateArray[1];
                            27801 ; 704  |        int* years = iDateArray[2];
                            27802 ; 705  |
                            27803 ; 706  |        long lRTCStartTime;
                            27804 ; 707  |        int iRTCTotalDays;
                            27805 
P:07C3 77F400 FFFFFE  3 418827807         move    #-2,n7
P:07C5 000000         2 419027808         nop
P:07C6 686F00         4 419427809         move    r0,y:(r7+n7)
                            27812 
                            27813 ; 708  |        
                            27814 ; 709  |        a,b; // prevent compiler unused warnings
                            27815 ; 710  |
                            27816 ; 711  |        lRTCStartTime = ReadRTC();
                            27817 
P:07C7 0BF080 rrrrrr  6 420027819         jsr     FReadRTC
                            27823 
                            27824 ; 712  |        lRTCStartTime /= (unsigned long) 1000;                          //now has seconds
                            27825 
P:07C9 20001B         2 420227827         clr     b   
P:07CA 51F400 0003E8  3 420527828         move    #1000,b0
P:07CC 0BF080 rrrrrr  6 421127829         jsr     Rdiv_lll
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 445

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27830 
                            27831 ; 713  |    lRTCStartTime =lRTCStartTime+(long)g_UserTimeoffset;//+(long)g_Dateoffset;
                            27832 
P:07CE 4EF000 rrrrrr  3 421427834         move    y:Fg_UserTimeoffset,y0
P:07D0 4FF000 rrrrrr  3 421727835         move    y:Fg_UserTimeoffset+1,y1
P:07D2 200030         2 421927836         add     y,a
                            27837 
                            27838 ; 714  |        iRTCTotalDays = (unsigned int) (lRTCStartTime/86400);   //now has number of days t
                                  hat have passed
                            27839 
P:07D3 20001B         2 422127841         clr     b   
P:07D4 51F400 015180  3 422427842         move    #86400,b0
P:07D6 0BF080 rrrrrr  6 423027843         jsr     Rdiv_lll
P:07D8 210E00         2 423227845         move    a0,a
                            27847 
                            27848 ; 715  |        
                            27849 ; 716  |        // Calculate years  - calculate in groups of 4 to deal with leapyears without frac
                                  tion divides //
                            27850 ; 717  |        iYears = iRTCTotalDays/1461;            
                            27851 
P:07D9 21C600         2 423427853         move    a,y0
P:07DA 44F400 0005B5  3 423727854         move    #1461,x0
P:07DC 0BF080 rrrrrr  6 424327855         jsr     Rdiv_iii
                            27859 
                            27860 ; 718  |        iYears *= 4;
                            27861 
P:07DE 200033         2 424527863         lsl     a
P:07DF 200033         2 424727864         lsl     a
P:07E0 045FA0         2 424927866         movec   m0,n7
P:07E1 000000         2 425127867         nop
P:07E2 5C6F00         4 425527868         move    a1,y:(r7+n7)
                            27870 
                            27871 ; 719  |
                            27872 ; 720  |        iDays = iRTCTotalDays%1461;
                            27873 
P:07E3 200051         2 425727875         tfr     y0,a
P:07E4 0BF080 rrrrrr  6 426327876         jsr     Rmod_iii
P:07E6 200009         2 426527880         tfr     a,b
                            27882 
                            27883 ; 721  |        if(iDays >= 366) {
                            27884 
P:07E7 47F400 00016E  3 426827886         move    #366,y1
P:07E9 200075         2 427027887         cmp     y1,a
P:07EA 0AF0A9 rrrrrr  6 427627888         jlt     L361
                            27889 
                            27890 ; 722  |                iDays -= 366;
                            27891 
P:07EC 200074         2 427827893         sub     y1,a
P:07ED 218F00         2 428027894         move    a1,b
                            27895 
                            27896 ; 723  |                iYears++;
                            27897 
P:07EE 0AF080 rrrrrr  6 428627899         jmp     L360
                            27900 
                            27901 ; 724  |        }
                            27902 ; 725  |        while(iDays > 365) {
                            27903 ; 726  |                iDays -= 365;
                            27904 
P:07F0 45F400 00016D  3 428927906 L359:   move    #365,x1
P:07F2 20006C         2 429127907         sub     x1,b
                            27908 
                            27909 ; 727  |                iYears++;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 446

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27910 
P:07F3 045FA0         2 429327912 L360:   movec   m0,n7
P:07F4 000000         2 429527913         nop
P:07F5 4EEF00         4 429927914         move    y:(r7+n7),y0
P:07F6 56F400 000001  3 430227915         move    #>1,a
P:07F8 200050         2 430427916         add     y0,a
P:07F9 5C6F00         4 430827921         move    a1,y:(r7+n7)
P:07FA 46F400 00016D  3 431127925 L361:   move    #365,y0
P:07FC 20005D         2 431327926         cmp     y0,b
P:07FD 0AF0A7 rrrrrr  6 431927927         jgt     L359
                            27928 
                            27929 ; 728  |        }
                            27930 ; 729  |
                            27931 ; 730  |        // Calculate month and days //
                            27932 ; 731  |        iRTCTotalDays = iDays;
                            27933 ; 732  |        switch (iYears%4) {
                            27934 
P:07FF 045FA0         2 432127936         movec   m0,n7
P:0800 000000         2 432327937         nop
P:0801 5EEF00         4 432727938         move    y:(r7+n7),a
P:0802 47F400 000003  3 433027939         move    #>3,y1
P:0804 200076         2 433227940         and     y1,a
P:0805 0AF0A2 rrrrrr  6 433827941         jne     L372
                            27942 
                            27943 ; 733  |        case 0:          // leap year
                            27944 ; 734  |                if(iRTCTotalDays < 182) {               // first half of year
                            27945 
P:0807 45F400 0000B6  3 434127947         move    #>182,x1
P:0809 20006D         2 434327948         cmp     x1,b
P:080A 0AF0A1 rrrrrr  6 434927949         jge     L366
                            27950 
                            27951 ; 735  |                        if(iRTCTotalDays < 91)  {               // first quarter
                            27952 
P:080C 46F400 00005B  3 435227954         move    #>91,y0
P:080E 20005D         2 435427955         cmp     y0,b
P:080F 0AF0A1 rrrrrr  6 436027956         jge     L363
                            27957 
                            27958 ; 736  |                                if(iRTCTotalDays > 59 )         {iMonths = MAR; iDays -= 5
                                  9;}     // MAR
                            27959 
P:0811 44F400 00003B  3 436327961         move    #>59,x0
P:0813 20004D         2 436527962         cmp     x0,b
P:0814 0AF0AF rrrrrr  6 437127963         jle     L374
P:0816 20004C         2 437327965         sub     x0,b
P:0817 21A600         2 437527966         move    b1,y0
P:0818 0AF080 rrrrrr  6 438127969         jmp     L405
                            27970 
                            27971 ; 737  |                                else if(iRTCTotalDays > 30) {iMonths = FEB; iDays -= 30;} 
                                          // FEB
                            27972 ; 738  |                                else {                                           iMonths =
                                   JAN; iDays += 1;}      // JAN
                            27973 ; 739  |                        } // if(totalday < 91)
                            27974 ; 740  |                        else {                                              // second quar
                                  ter
                            27975 ; 741  |                                if(iRTCTotalDays > 151)         {iMonths = JUN; iDays -= 1
                                  51;}    // JUN
                            27976 
                            27978 L363:
P:081A 46F400 000097  3 438427981         move    #>151,y0
P:081C 20005D         2 438627982         cmp     y0,b
P:081D 0AF0AF rrrrrr  6 439227983         jle     L364
P:081F 47F400 000006  3 439527984         move    #>6,y1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 447

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0821 20005C         2 439727985         sub     y0,b
P:0822 21A600         2 439927986         move    b1,y0
P:0823 0AF080 rrrrrr  6 440527989         jmp     L405
                            27990 
                            27991 ; 742  |                                else if(iRTCTotalDays > 120){iMonths = MAY; iDays -= 120;}
                                          // MAY
                            27992 
                            27994 L364:
P:0825 45F400 000078  3 440827997         move    #>$78,x1
P:0827 20006D         2 441027998         cmp     x1,b
P:0828 0AF0AF rrrrrr  6 441627999         jle     L365
P:082A 47F400 000005  3 441928000         move    #>5,y1
P:082C 20006C         2 442128001         sub     x1,b
P:082D 21A600         2 442328002         move    b1,y0
P:082E 0AF080 rrrrrr  6 442928005         jmp     L405
                            28006 
                            28007 ; 743  |                                else {                                           iMonths =
                                   APR; iDays -= 90;}     // APR
                            28008 
                            28010 L365:
P:0830 47F400 000004  3 443228013         move    #>4,y1
P:0832 46F400 00005A  3 443528014         move    #>90,y0
P:0834 20005C         2 443728015         sub     y0,b
P:0835 21A600         2 443928016         move    b1,y0
                            28019 
                            28020 ; 744  |                        }
                            28021 ; 745  |                } // end if(iRTCTotalDays < 182)
                            28022 
P:0836 0AF080 rrrrrr  6 444528024         jmp     L405
                            28025 
                            28026 ; 746  |                else {                                                  // second half of 
                                  year
                            28027 ; 747  |                        if(iRTCTotalDays < 274) {               // third quarter
                            28028 
                            28030 L366:
P:0838 56F400 000112  3 444828033         move    #274,a
P:083A 20000D         2 445028034         cmp     a,b
P:083B 0AF0A1 rrrrrr  6 445628035         jge     L369
                            28036 
                            28037 ; 748  |                                if(iRTCTotalDays > 243)         {iMonths = SEP; iDays -= 2
                                  43;}    // SEP
                            28038 
P:083D 46F400 0000F3  3 445928040         move    #>243,y0
P:083F 20005D         2 446128041         cmp     y0,b
P:0840 0AF0AF rrrrrr  6 446728042         jle     L367
P:0842 47F400 000009  3 447028043         move    #>9,y1
P:0844 20005C         2 447228044         sub     y0,b
P:0845 21A600         2 447428045         move    b1,y0
P:0846 0AF080 rrrrrr  6 448028048         jmp     L405
                            28049 
                            28050 ; 749  |                                else if(iRTCTotalDays > 212){iMonths = AUG; iDays -= 212;}
                                          // AUG
                            28051 
                            28053 L367:
P:0848 44F400 0000D4  3 448328056         move    #>212,x0
P:084A 20004D         2 448528057         cmp     x0,b
P:084B 0AF0AF rrrrrr  6 449128058         jle     L368
P:084D 47F400 000008  3 449428059         move    #>8,y1
P:084F 20004C         2 449628060         sub     x0,b
P:0850 21A600         2 449828061         move    b1,y0
P:0851 0AF080 rrrrrr  6 450428064         jmp     L405
                            28065 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 448

M:ADDR CODE           CYCLES LINE SOURCELINE
                            28066 ; 750  |                                else {                                           iMonths =
                                   JUL; iDays -= 181;}    // JUL
                            28067 
                            28069 L368:
P:0853 47F400 000007  3 450728072         move    #>7,y1
P:0855 44F400 0000B5  3 451028073         move    #>181,x0
P:0857 20004C         2 451228074         sub     x0,b
P:0858 21A600         2 451428075         move    b1,y0
                            28078 
                            28079 ; 751  |                        } // if(iRTCTotalDays < 274)
                            28080 
P:0859 0AF080 rrrrrr  6 452028082         jmp     L405
                            28083 
                            28084 ; 752  |                        else {                                              // fourth quar
                                  ter
                            28085 ; 753  |                                if(iRTCTotalDays > 334)         {iMonths = DEC; iDays -= 3
                                  34;}    // DEC
                            28086 
                            28088 L369:
P:085B 46F400 00014E  3 452328091         move    #334,y0
P:085D 20005D         2 452528092         cmp     y0,b
P:085E 0AF0AF rrrrrr  6 453128093         jle     L370
P:0860 47F400 00000C  3 453428094         move    #>12,y1
P:0862 20005C         2 453628095         sub     y0,b
P:0863 21A600         2 453828096         move    b1,y0
P:0864 0AF080 rrrrrr  6 454428099         jmp     L405
                            28100 
                            28101 ; 754  |                                else if(iRTCTotalDays > 304){iMonths = NOV; iDays -= 304;}
                                          // NOV
                            28102 
                            28104 L370:
P:0866 44F400 000130  3 454728107         move    #304,x0
P:0868 20004D         2 454928108         cmp     x0,b
P:0869 0AF0AF rrrrrr  6 455528109         jle     L371
P:086B 47F400 00000B  3 455828110         move    #>11,y1
P:086D 20004C         2 456028111         sub     x0,b
P:086E 21A600         2 456228112         move    b1,y0
P:086F 0AF080 rrrrrr  6 456828115         jmp     L405
                            28116 
                            28117 ; 755  |                                else {                                           iMonths =
                                   OCT; iDays -= 273;}    // OCT
                            28118 
                            28120 L371:
P:0871 47F400 00000A  3 457128123         move    #>10,y1
P:0873 56F400 000111  3 457428124         move    #273,a
P:0875 20001C         2 457628125         sub     a,b
P:0876 21A600         2 457828126         move    b1,y0
                            28129 
                            28130 ; 756  |                        }
                            28131 ; 757  |                }
                            28132 ; 758  |                break;  // end leap year case
                            28133 
P:0877 0AF080 rrrrrr  6 458428135         jmp     L405
                            28136 
                            28137 ; 759  |        
                            28138 ; 760  |        default:        // non-leap year
                            28139 ; 761  |                if(iRTCTotalDays < 181) {               // first half of year
                            28140 
                            28142 L372:
P:0879 45F400 0000B5  3 458728145         move    #>181,x1
P:087B 20006D         2 458928146         cmp     x1,b
P:087C 0AF0A1 rrrrrr  6 459528147         jge     L379
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 449

M:ADDR CODE           CYCLES LINE SOURCELINE
                            28148 
                            28149 ; 762  |                        if(iRTCTotalDays < 90)  {               // first quarter
                            28150 
P:087E 45F400 00005A  3 459828152         move    #>90,x1
P:0880 20006D         2 460028153         cmp     x1,b
P:0881 0AF0A1 rrrrrr  6 460628154         jge     L376
                            28155 
                            28156 ; 763  |                                if(iRTCTotalDays > 58 )         {iMonths = MAR; iDays -= 5
                                  8;}     // MAR
                            28157 
P:0883 44F400 00003A  3 460928159         move    #>58,x0
P:0885 20004D         2 461128160         cmp     x0,b
P:0886 0AF0AF rrrrrr  6 461728161         jle     L374
P:0888 20004C         2 461928162         sub     x0,b
P:0889 21A600         2 462128163         move    b1,y0
P:088A 0AF080 rrrrrr  6 462728166         jmp     L405
                            28167 
                            28168 ; 764  |                                else if(iRTCTotalDays > 30) {iMonths = FEB; iDays -= 30;} 
                                          // FEB
                            28169 
                            28171 L374:
P:088C 46F400 00001E  3 463028174         move    #>30,y0
P:088E 20005D         2 463228175         cmp     y0,b
P:088F 0AF0AF rrrrrr  6 463828176         jle     L375
P:0891 47F400 000002  3 464128177         move    #>2,y1
P:0893 20005C         2 464328178         sub     y0,b
P:0894 21A600         2 464528179         move    b1,y0
P:0895 0AF080 rrrrrr  6 465128182         jmp     L405
                            28183 
                            28184 ; 765  |                                else {                                           iMonths =
                                   JAN; iDays += 1;}      // JAN
                            28185 
                            28187 L375:
P:0897 47F400 000001  3 465428190         move    #>1,y1
P:0899 20E400         2 465628191         move    y1,x0
P:089A 200048         2 465828192         add     x0,b
P:089B 21A600         2 466028193         move    b1,y0
                            28196 
                            28197 ; 766  |                        }
                            28198 
P:089C 0AF080 rrrrrr  6 466628200         jmp     L405
                            28201 
                            28202 ; 767  |                        else {                                              // second quar
                                  ter
                            28203 ; 768  |                                if(iRTCTotalDays > 150)         {iMonths = JUN; iDays -= 1
                                  50;}    // JUN
                            28204 
                            28206 L376:
P:089E 45F400 000096  3 466928209         move    #>150,x1
P:08A0 20006D         2 467128210         cmp     x1,b
P:08A1 0AF0AF rrrrrr  6 467728211         jle     L377
P:08A3 47F400 000006  3 468028212         move    #>6,y1
P:08A5 20006C         2 468228213         sub     x1,b
P:08A6 21A600         2 468428214         move    b1,y0
P:08A7 0AF080 rrrrrr  6 469028217         jmp     L405
                            28218 
                            28219 ; 769  |                                else if(iRTCTotalDays > 119){iMonths = MAY; iDays -= 119;}
                                          // MAY
                            28220 
                            28222 L377:
P:08A9 46F400 000077  3 469328225         move    #>119,y0
P:08AB 20005D         2 469528226         cmp     y0,b
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 450

M:ADDR CODE           CYCLES LINE SOURCELINE
P:08AC 0AF0AF rrrrrr  6 470128227         jle     L378
P:08AE 47F400 000005  3 470428228         move    #>5,y1
P:08B0 20005C         2 470628229         sub     y0,b
P:08B1 21A600         2 470828230         move    b1,y0
P:08B2 0AF080 rrrrrr  6 471428233         jmp     L405
                            28234 
                            28235 ; 770  |                                else {                                           iMonths =
                                   APR; iDays -= 89;}     // APR
                            28236 
                            28238 L378:
P:08B4 47F400 000004  3 471728241         move    #>4,y1
P:08B6 56F400 000059  3 472028242         move    #>89,a
P:08B8 20001C         2 472228243         sub     a,b
P:08B9 21A600         2 472428244         move    b1,y0
                            28247 
                            28248 ; 771  |                        }
                            28249 ; 772  |                } // end if(iRTCTotalDays < 181)
                            28250 
P:08BA 0AF080 rrrrrr  6 473028252         jmp     L405
                            28253 
                            28254 ; 773  |                else {                                                  // second half of 
                                  year
                            28255 ; 774  |                        if(iRTCTotalDays < 273) {               // third quarter
                            28256 
                            28258 L379:
P:08BC 47F400 000111  3 473328261         move    #273,y1
P:08BE 20007D         2 473528262         cmp     y1,b
P:08BF 0AF0A1 rrrrrr  6 474128264         jge     L382
                            28265 
                            28266 ; 775  |                                if(iRTCTotalDays > 242)         {iMonths = SEP; iDays -= 2
                                  42;}    // SEP
                            28267 
P:08C1 44F400 0000F2  3 474428269         move    #>242,x0
P:08C3 20004D         2 474628270         cmp     x0,b
P:08C4 0AF0AF rrrrrr  6 475228271         jle     L380
P:08C6 47F400 000009  3 475528272         move    #>9,y1
P:08C8 20004C         2 475728274         sub     x0,b
P:08C9 21A600         2 475928275         move    b1,y0
P:08CA 0AF080 rrrrrr  6 476528278         jmp     L405
                            28279 
                            28280 ; 776  |                                else if(iRTCTotalDays > 211){iMonths = AUG; iDays -= 211;}
                                          // AUG
                            28281 
                            28283 L380:
P:08CC 46F400 0000D3  3 476828286         move    #>211,y0
P:08CE 20005D         2 477028287         cmp     y0,b
P:08CF 0AF0AF rrrrrr  6 477628288         jle     L381
P:08D1 47F400 000008  3 477928289         move    #>8,y1
P:08D3 20005C         2 478128290         sub     y0,b
P:08D4 21A600         2 478328291         move    b1,y0
P:08D5 0AF080 rrrrrr  6 478928294         jmp     L405
                            28295 
                            28296 ; 777  |                                else {                                           iMonths =
                                   JUL; iDays -= 180;}    // JUL
                            28297 
                            28299 L381:
P:08D7 47F400 000007  3 479228302         move    #>7,y1
P:08D9 46F400 0000B4  3 479528303         move    #>180,y0
P:08DB 20005C         2 479728304         sub     y0,b
P:08DC 21A600         2 479928305         move    b1,y0
                            28308 
                            28309 ; 778  |                        }
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 451

M:ADDR CODE           CYCLES LINE SOURCELINE
                            28310 
P:08DD 0AF080 rrrrrr  6 480528312         jmp     L405
                            28313 
                            28314 ; 779  |                        else {                                              // fourth quar
                                  ter
                            28315 ; 780  |                                if(iRTCTotalDays > 333)         {iMonths = DEC; iDays -= 3
                                  33;}    // DEC
                            28316 
                            28318 L382:
P:08DF 46F400 00014D  3 480828321         move    #333,y0
P:08E1 20005D         2 481028322         cmp     y0,b
P:08E2 0AF0AF rrrrrr  6 481628323         jle     L383
P:08E4 47F400 00000C  3 481928324         move    #>12,y1
P:08E6 20005C         2 482128325         sub     y0,b
P:08E7 21A600         2 482328326         move    b1,y0
P:08E8 0AF080 rrrrrr  6 482928329         jmp     L405
                            28330 
                            28331 ; 781  |                                else if(iRTCTotalDays > 303){iMonths = NOV; iDays -= 303;}
                                          // NOV
                            28332 
                            28334 L383:
P:08EA 45F400 00012F  3 483228337         move    #303,x1
P:08EC 20006D         2 483428338         cmp     x1,b
P:08ED 0AF0AF rrrrrr  6 484028339         jle     L384
P:08EF 47F400 00000B  3 484328340         move    #>11,y1
P:08F1 20006C         2 484528341         sub     x1,b
P:08F2 21A600         2 484728342         move    b1,y0
P:08F3 0AF080 rrrrrr  6 485328345         jmp     L405
                            28346 
                            28347 ; 782  |                                else {                                           iMonths =
                                   OCT; iDays -= 272;}    // OCT
                            28348 
                            28350 L384:
P:08F5 47F400 00000A  3 485628353         move    #>10,y1
P:08F7 46F400 000110  3 485928354         move    #272,y0
P:08F9 20005C         2 486128355         sub     y0,b
P:08FA 21A600         2 486328356         move    b1,y0
                            28359 
                            28360 ; 783  |                        }
                            28361 ; 784  |                }
                            28362 ; 785  |                break;  // end non-leap year case       
                            28363 ; 786  |                
                            28364 ; 787  |        } // end switch (iYears%4)
                            28365 ; 788  |
                            28366 ; 789  |        // pass back values
                            28367 ; 790  |        *iDateArray[0] = iMonths;
                            28368 
P:08FB 77F400 FFFFFE  3 486628370 L405:   move    #-2,n7
P:08FD 000000         2 486828371         nop
P:08FE 6EEF00         4 487228372         move    y:(r7+n7),r6
P:08FF 000000         2 487428373         nop
P:0900 6EE600         2 487628374         move    y:(r6),r6
P:0901 000000         2 487828375         nop
P:0902 4F6600         2 488028376         move    y1,y:(r6)
                            28377 
                            28378 ; 791  |        *iDateArray[1] = iDays;
                            28379 
P:0903 6EEF00         4 488428381         move    y:(r7+n7),r6
P:0904 000000         2 488628382         nop
P:0905 205E00         2 488828383         move    (r6)+
P:0906 6EE600         2 489028384         move    y:(r6),r6
P:0907 000000         2 489228385         nop
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 452

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0908 4E6600         2 489428386         move    y0,y:(r6)
                            28387 
                            28388 ; 792  |        *iDateArray[2] = iYears;
                            28389 
P:0909 3E0200         2 489628391         move    #2,n6
P:090A 6EEF00         4 490028392         move    y:(r7+n7),r6
P:090B 000000         2 490228393         nop
P:090C 6EEE00         4 490628394         move    y:(r6+n6),r6
P:090D 045FA0         2 490828398         movec   m0,n7
P:090E 000000         2 491028399         nop
P:090F 4EEF00         4 491428400         move    y:(r7+n7),y0
P:0910 4E6600         2 491628401         move    y0,y:(r6)
                            28404 
                            28405 ; 793  |
                            28406 ; 794  |} // end UpdateDateValues
                            28407 
P:0911 205700         2 491828409         move    (r7)-
P:0912 205700         2 492028410         move    (r7)-
P:0913 05FF7C         4 492428412         movec   y:-(r7),ssh
P:0914 000000         2 492628415         nop
P:0915 00000C         4 493028416         rts
                            28421 
                            28422 ; 795  |#endif
                            28423 
                            28504 
                            28507 
Y:0000                      28508         org     y,".ybsstimedatemenu",bss:
                            28509 Fg_iCurrentRTCValues:
Y:0000                      28510         ds      2
   |   RESERVED                   
Y:0001
                            28517 
                            28518         extern  Rdiv_iii, Rdiv_lll, Rmod_iii, Rmod_lll, SysCallFunction
                            28519         extern  SysWaitOnEvent, FHandlePlayerStateMachine, FReadRTC
                            28520         extern  FRefreshDisplay, FShutdownMenu, FSysPostMessage
                            28521         extern  FUpdateAutoShutdownTimer, y:FgEventInfo, y:Fg_MenuFlags
                            28522         extern  y:Fg_UserTimeoffset, y:Fg_iBackLightState
                            28523         extern  y:Fg_iDateFormat, y:Fg_iLanguage, y:Fg_iTimeFormat
                            28524         extern  y:Fg_wLastButton
                            28525 
                            28526         global  FPrintNumberTimeDate, FPrintStringTimeDate, FTimeDateMenu
                            28527         global  FTimeDateMenuDisplayDate, FTimeDateMenuRefreshTime
                            28528         global  FUpdateDate, FUpdateDateValues, FUpdateTime
                            28529         global  Fg_iCurrentRTCValues
                            28530 
                            28531         local   L15, L16, L17, L18, L20, L25, L26, L27, L28, L83, L85, L87
                            28532         local   L88, L90, L91, L93, L102, L106, L108, L110, L111, L212
                            28533         local   L213, L214, L216, L217, L218, L219, L220, L221, L222, L223
                            28534         local   L224, L225, L227, L228, L229, L230, L231, L232, L233, L234
                            28535         local   L235, L236, L237, L258, L359, L360, L361, L363, L364, L365
                            28536         local   L366, L367, L368, L369, L370, L371, L372, L374, L375, L376
                            28537         local   L377, L378, L379, L380, L381, L382, L383, L384, L405
                            28538 
                            28539         calls   "PrintNumberTimeDate", "SysPostMessage"
                            28540         calls   "PrintStringTimeDate", "SysPostMessage"
                            28541         calls   "TimeDateMenu", "SysCallFunction", "SysPostMessage"
                            28542         calls   "TimeDateMenu", "SysWaitOnEvent", "TimeDateMenuDisplayDate"
                            28543         calls   "TimeDateMenu", "TimeDateMenuRefreshTime"
                            28544         calls   "TimeDateMenu", "UpdateAutoShutdownTimer"
                            28545         calls   "TimeDateMenuDisplayDate", "Rdiv_iii", "Rmod_iii"
                            28546         calls   "TimeDateMenuDisplayDate", "SysPostMessage"
                            28547         calls   "TimeDateMenuDisplayDate", "SysWaitOnEvent", "UpdateDate"
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 453

M:ADDR CODE           CYCLES LINE SOURCELINE
                            28548         calls   "TimeDateMenuRefreshTime", "Rdiv_iii", "Rmod_iii"
                            28549         calls   "TimeDateMenuRefreshTime", "SysPostMessage"
                            28550         calls   "TimeDateMenuRefreshTime", "SysWaitOnEvent", "UpdateTime"
                            28551         calls   "UpdateDate", "Rdiv_iii", "Rdiv_lll", "ReadRTC", "Rmod_iii"
                            28552         calls   "UpdateDateValues", "Rdiv_iii", "Rdiv_lll", "ReadRTC"
                            28553         calls   "UpdateDateValues", "Rmod_iii"
                            28554         calls   "UpdateTime", "Rdiv_lll", "ReadRTC", "Rmod_lll"
                            28555 
