// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __myip_v1_0_HLS_weiMgi_H__
#define __myip_v1_0_HLS_weiMgi_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct myip_v1_0_HLS_weiMgi_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 172;
  static const unsigned AddressWidth = 8;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(myip_v1_0_HLS_weiMgi_ram) {
        ram[0] = "0b00111110000011101001001001010101";
        ram[1] = "0b10111100110111101111101000110001";
        ram[2] = "0b00111101100101001111100111001101";
        ram[3] = "0b00111110001000011110111100000110";
        ram[4] = "0b00111110010110100001101000111101";
        ram[5] = "0b00111110100010001100111110001011";
        ram[6] = "0b10111101000011110110101010001010";
        ram[7] = "0b10111100001000000111010110000111";
        ram[8] = "0b10111110001100110110011000110011";
        ram[9] = "0b10111110000010001010000010010001";
        ram[10] = "0b00111100000110010110110110010101";
        ram[11] = "0b00111100110010001111000110100110";
        ram[12] = "0b00111101101010100100001100010110";
        ram[13] = "0b10111110000110011011110000000101";
        ram[14] = "0b10111100001111001000001010100000";
        ram[15] = "0b10111101100010101100100111101110";
        ram[16] = "0b10111110000100001011100111011100";
        ram[17] = "0b00111110010000011011110111000011";
        ram[18] = "0b00111101010111010001011101011010";
        ram[19] = "0b00111110000000110000101011110111";
        ram[20] = "0b00111101111110010001101111000001";
        ram[21] = "0b00111110011110101010111011001000";
        ram[22] = "0b00111101110110001001110100101111";
        ram[23] = "0b10111110001101001000000010011000";
        ram[24] = "0b00111110001000110110000011111111";
        ram[25] = "0b00111101111100001111110010001101";
        ram[26] = "0b00111110011101000011001010001111";
        ram[27] = "0b10111100101010001011010111101000";
        ram[28] = "0b10111100101010000000010110100110";
        ram[29] = "0b00111101010100110011110001000011";
        ram[30] = "0b10111101010010010000000010111010";
        ram[31] = "0b10111101111010100000100001001011";
        ram[32] = "0b00111110000010100111001100110010";
        ram[33] = "0b10111110011001001010110000010110";
        ram[34] = "0b00111101000000000101110001100010";
        ram[35] = "0b00111110010100110011110111110011";
        ram[36] = "0b10111101010011101101111010101100";
        ram[37] = "0b10111110001111100010000010000000";
        ram[38] = "0b00111110000011110101010101101000";
        ram[39] = "0b00111110000111100110000001001101";
        ram[40] = "0b10111110000000000000001000101001";
        ram[41] = "0b00111101110010001001010111001111";
        ram[42] = "0b10111110100010001000011111011000";
        ram[43] = "0b10111110010010110011101010011001";
        ram[44] = "0b10111110001101011110010101100010";
        ram[45] = "0b00111100111110101100101111001111";
        ram[46] = "0b00111101101101001011110000001101";
        ram[47] = "0b00111101001110011011110100000110";
        ram[48] = "0b00111110000001100101001010101010";
        ram[49] = "0b10111110010000101011111010111000";
        ram[50] = "0b10111101011010110110111010011101";
        ram[51] = "0b10111101110101101100001111100001";
        ram[52] = "0b10111110011010001000100011001111";
        ram[53] = "0b00111101011001101100010101110000";
        ram[54] = "0b00111110000111011100011001010001";
        ram[55] = "0b10111101101110000010100100010111";
        ram[56] = "0b10111110010100011011101001010100";
        ram[57] = "0b00111110001110000110101110100000";
        ram[58] = "0b00111101100001110100101101101011";
        ram[59] = "0b00111100111000010010001111111000";
        ram[60] = "0b10111101001111100000100111001110";
        ram[61] = "0b10111101011111100010101101010001";
        ram[62] = "0b10111101000000100111011100111010";
        ram[63] = "0b10111101001011111010111001000100";
        ram[64] = "0b10111110011110000011001111111101";
        ram[65] = "0b10111101101101011000001010010000";
        ram[66] = "0b00111101110111100110000000111111";
        ram[67] = "0b10111110010000110001011100101011";
        ram[68] = "0b10111100111011111101111011000100";
        ram[69] = "0b10111101010110011010001111100001";
        ram[70] = "0b10111101101011010100110001100111";
        ram[71] = "0b00111110001000011101010111001100";
        ram[72] = "0b00111110000100100101111011110000";
        ram[73] = "0b00111101010111001111001000011000";
        ram[74] = "0b00111100100010011001011001010000";
        ram[75] = "0b00111101000000101100001110010101";
        ram[76] = "0b10111110011111001011001111000101";
        ram[77] = "0b10111110011011101011100011101000";
        ram[78] = "0b00111101101100011100101010101000";
        ram[79] = "0b10111101101100001000000100101110";
        ram[80] = "0b10111110010111000101111010010100";
        ram[81] = "0b00111101010000010100000110111100";
        ram[82] = "0b10111110010000100100101111010111";
        ram[83] = "0b10111101110101100011001011101010";
        ram[84] = "0b00111101000011001001010011100011";
        ram[85] = "0b10111101100001011010101100101011";
        ram[86] = "0b10111110010000111100101111010101";
        ram[87] = "0b00111101011011001110010111101101";
        ram[88] = "0b10111101011000111011011011010000";
        ram[89] = "0b10111101100101100100001010111001";
        ram[90] = "0b00111110000011001000111101101111";
        ram[91] = "0b00111101111011010001110011000110";
        ram[92] = "0b10111110010100110000010110011100";
        ram[93] = "0b10111110000000111011110100011010";
        ram[94] = "0b00111101100111010100011111110111";
        ram[95] = "0b10111101110000110110011101100010";
        ram[96] = "0b00111101011001101001010001110011";
        ram[97] = "0b10111101110110101011011000110101";
        ram[98] = "0b00111101110110101011000001101001";
        ram[99] = "0b00111101001111011111000011011000";
        ram[100] = "0b00111101011100001100001010110110";
        ram[101] = "0b00111110010110011011100011010000";
        ram[102] = "0b00111101011100101100100110001111";
        ram[103] = "0b00111110001110110011110011100101";
        ram[104] = "0b00111110000010011100111110111100";
        ram[105] = "0b10111100110011010101111010001111";
        ram[106] = "0b10111101100000010101101100100110";
        ram[107] = "0b00111101101011000000000111010101";
        ram[108] = "0b00111101110110001011110100100111";
        ram[109] = "0b10111101110101110011100001111010";
        ram[110] = "0b00111110010000010101010011111001";
        ram[111] = "0b00111101110111101010000101011001";
        ram[112] = "0b00111101101110111111001101001111";
        ram[113] = "0b10111101100011101010000011010000";
        ram[114] = "0b10111101111010110010000101001111";
        ram[115] = "0b10111110011001110111100010000101";
        ram[116] = "0b00111101000011010011111101011010";
        ram[117] = "0b10111110000100000000011111100010";
        ram[118] = "0b10111011101101110100010010011001";
        ram[119] = "0b00111101011001011100111110101101";
        ram[120] = "0b00111110101011000011000110111111";
        ram[121] = "0b00111110010100000101011011110011";
        ram[122] = "0b00111101001100001111010000110101";
        ram[123] = "0b10111110010010111110111111100001";
        ram[124] = "0b10111101110010000110100100100001";
        ram[125] = "0b10111110100000000100110010000110";
        ram[126] = "0b10111101100000010101111111010011";
        ram[127] = "0b10111101101000011010001001010100";
        ram[128] = "0b00111101110011011001001010101001";
        ram[129] = "0b10111101011011011111000000111010";
        ram[130] = "0b10111110010010000001100011000110";
        ram[131] = "0b00111110011011100001100110110001";
        ram[132] = "0b00111110000010100101100001000101";
        ram[133] = "0b10111110001001000001001010110100";
        ram[134] = "0b10111100000000100111000100111010";
        ram[135] = "0b00111110011100000011101010011001";
        ram[136] = "0b00111101100001011100100111010010";
        ram[137] = "0b00111011001010101001000110100101";
        ram[138] = "0b10111110000111110000010110010011";
        ram[139] = "0b00111110010000110000011001101111";
        ram[140] = "0b00111110001010111001000101111100";
        ram[141] = "0b10111110100000010100100001100000";
        ram[142] = "0b00111110010000011110100101011011";
        ram[143] = "0b10111101111011011001101001000000";
        ram[144] = "0b10111110001001100111011000110111";
        ram[145] = "0b10111110010101010100001110000110";
        ram[146] = "0b00111011110100001111110001100011";
        ram[147] = "0b00111101101111100000100100000011";
        ram[148] = "0b10111101011010011001000001011001";
        ram[149] = "0b10111101100000100101101110001111";
        ram[150] = "0b10111101111000001100001111111001";
        ram[151] = "0b00111110010010110101101111000000";
        ram[152] = "0b10111110000001111101010000010010";
        ram[153] = "0b00111100101010010011101010111101";
        ram[154] = "0b10111100100011101110001011111111";
        ram[155] = "0b10111110010001000000001001100111";
        ram[156] = "0b10111101011111100110110100111001";
        ram[157] = "0b10111011100111110001000000110001";
        ram[158] = "0b00111110000101110111101110001110";
        ram[159] = "0b00111110010110100101010000001111";
        ram[160] = "0b00111110011101111101010100011010";
        ram[161] = "0b10111101110100111000111001001001";
        ram[162] = "0b10111101110000011000000001101110";
        ram[163] = "0b10111110011110011111010010101000";
        ram[164] = "0b10111101100011001111001001001101";
        ram[165] = "0b10111101111101100111011011001010";
        ram[166] = "0b10111110001110011011101001101000";
        ram[167] = "0b00111110011100110011100011011100";
        ram[168] = "0b00111101011110011010110110010101";
        ram[169] = "0b00111100111000111010110010111001";
        ram[170] = "0b10111110000000111110000110101110";
        ram[171] = "0b00111101110000011100110001110100";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(myip_v1_0_HLS_weiMgi) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 172;
static const unsigned AddressWidth = 8;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


myip_v1_0_HLS_weiMgi_ram* meminst;


SC_CTOR(myip_v1_0_HLS_weiMgi) {
meminst = new myip_v1_0_HLS_weiMgi_ram("myip_v1_0_HLS_weiMgi_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~myip_v1_0_HLS_weiMgi() {
    delete meminst;
}


};//endmodule
#endif
