read_verilog ../top_dff_d0.v
synth -top top
proc
flatten
opt
opt_rmdff
write_verilog synth.v
