
(rules PCB MRR_ESP32_3DP
  (snap_angle 
    fortyfive_degree
  )
  (autoroute_settings
    (fanout off)
    (autoroute on)
    (postroute on)
    (vias on)
    (via_costs 50)
    (plane_via_costs 5)
    (start_ripup_costs 100)
    (start_pass_no 2002)
    (layer_rule F.Cu
      (active on)
      (preferred_direction horizontal)
      (preferred_direction_trace_costs 1.0)
      (against_preferred_direction_trace_costs 2.0)
    )
    (layer_rule B.Cu
      (active on)
      (preferred_direction vertical)
      (preferred_direction_trace_costs 1.0)
      (against_preferred_direction_trace_costs 2.0)
    )
  )
  (rule
    (width 250.0)
    (clear 200.2)
    (clear 125.0 (type smd_to_turn_gap))
    (clear 50.0 (type smd_smd))
  )
  (padstack "Via[0-1]_800:400_um"
    (shape
      (circle F.Cu 800.0 0.0 0.0)
    )
    (shape
      (circle B.Cu 800.0 0.0 0.0)
    )
    (attach off)
  )
  (via 
    "Via[0-1]_800:400_um" "Via[0-1]_800:400_um" default
  )
  (via 
    "Via[0-1]_800:400_um-kicad_default" "Via[0-1]_800:400_um" "kicad_default"
  )
  (via 
    "Via[0-1]_800:400_um-5V" "Via[0-1]_800:400_um" 5V
  )
  (via 
    "Via[0-1]_800:400_um-VBED" "Via[0-1]_800:400_um" VBED
  )
  (via 
    "Via[0-1]_800:400_um-VCC" "Via[0-1]_800:400_um" VCC
  )
  (via 
    "Via[0-1]_800:400_um-VIN" "Via[0-1]_800:400_um" VIN
  )
  (via_rule
    default "Via[0-1]_800:400_um"
  )
  (via_rule
    "kicad_default" "Via[0-1]_800:400_um-kicad_default"
  )
  (via_rule
    5V "Via[0-1]_800:400_um-5V"
  )
  (via_rule
    VBED "Via[0-1]_800:400_um-VBED"
  )
  (via_rule
    VCC "Via[0-1]_800:400_um-VCC"
  )
  (via_rule
    VIN "Via[0-1]_800:400_um-VIN"
  )
  (class default
    (clearance_class default)
    (via_rule default)
    (rule
      (width 250.0)
    )
    (circuit 
      (use_layer F.Cu B.Cu)
    )
  )
  (class "kicad_default"
    "Net-(D1-Pad1)" "Net-(D3-Pad1)" "Net-(D6-Pad1)" GND "X_MIN" "Z_MIN" "Y_MIN" "TEMP_BED_PIN"
    "TEMP_E0_PIN" "Net-(C8-Pad1)" COMP "Net-(C10-Pad2)" "Net-(C10-Pad1)" "Net-(C11-Pad2)" "Net-(C12-Pad2)" "Net-(D1-Pad2)"
    "Net-(D2-Pad1)" "Net-(D3-Pad2)" "Net-(D6-Pad2)" "Net-(D10-Pad2)" "Net-(D11-Pad2)" "Net-(D12-Pad2)" "Net-(D13-Pad2)" "Net-(F1-Pad2)"
    "Net-(F2-Pad2)" "Net-(J4-Pad9)" "Net-(J4-Pad8)" "Net-(J4-Pad1)" SS MISO SCK MOSI
    SCL SDA "Net-(J15-Pad7)" "Net-(J16-Pad6)" "Net-(J16-Pad4)" "Y_DIR_PIN" "Y_STEP_PIN" "MOTOR_EN_PIN"
    "X_DIR_PIN" "X_STEP_PIN" "Z_DIR_PIN" "Z_STEP_PIN" "FAN_E0_PIN" "HEATER_E0_PIN" IO0 "HEATER_BED_PIN"
    "E0_STEP_PIN" "E0_DIR_PIN" "E0_CS" "Z_CS" "Y_CS" "X_CS" "Net-(J21-Pad4)" "Net-(J21-Pad3)"
    "Net-(J21-Pad2)" "Net-(J21-Pad1)" "Net-(J22-Pad1)" "Net-(J22-Pad2)" "Net-(J22-Pad3)" "Net-(J22-Pad4)" "Net-(J23-Pad4)" "Net-(J23-Pad3)"
    "Net-(J23-Pad2)" "Net-(J23-Pad1)" "Net-(J24-Pad1)" "Net-(J24-Pad2)" "Net-(J24-Pad3)" "Net-(J24-Pad4)" "X_MS1" "Y_MS1"
    "Z_MS1" "E0_MS1" "X_MS2" "Y_MS2" "Z_MS2" "E0_MS2" "X_MS3" "Y_MS3"
    "Z_MS3" "E0_MS3" "X_SLP" "X_RST" "Y_SLP" "Y_RST" "Z_RST" "Z_SLP"
    "E0_SLP" "E0_RST" "Net-(Q1-Pad1)" "Net-(Q2-Pad1)" "Net-(Q3-Pad1)" "Net-(Q4-Pad1)" RTS EN
    DTR "Net-(Q5-Pad1)" "Net-(Q6-Pad1)" "Net-(R18-Pad2)" FB "Net-(R26-Pad2)" "Net-(R27-Pad2)" "Net-(R33-Pad1)"
    "Net-(U1-Pad17)" "Net-(U1-Pad18)" "Net-(U1-Pad19)" "Net-(U1-Pad20)" "Net-(U1-Pad21)" "Net-(U1-Pad22)" "Net-(U1-Pad32)" "Net-(U2-Pad3)"
    "Net-(U3-Pad7)" "Net-(U3-Pad8)" "Net-(U3-Pad9)" "Net-(U3-Pad10)" "Net-(U3-Pad11)" "Net-(U3-Pad12)" "Net-(U3-Pad15)" "Net-(J15-Pad5)"
    "/D-" /D+ "UARTD-" UARTD+ UART+ "UART-"
    (clearance_class "kicad_default")
    (via_rule kicad_default)
    (rule
      (width 250.0)
    )
    (circuit 
      (use_layer F.Cu B.Cu)
    )
  )
  (class 5V
    5V1 +5V VUSB
    (clearance_class 5V)
    (via_rule 5V)
    (rule
      (width 300.0)
    )
    (circuit 
      (use_layer F.Cu B.Cu)
    )
  )
  (class VBED
    VBED
    (clearance_class VBED)
    (via_rule VBED)
    (rule
      (width 250.0)
    )
    (circuit 
      (use_layer F.Cu B.Cu)
    )
  )
  (class VCC
    +3V3
    (clearance_class VCC)
    (via_rule VCC)
    (rule
      (width 300.0)
    )
    (circuit 
      (use_layer F.Cu B.Cu)
    )
  )
  (class VIN
    VIN
    (clearance_class VIN)
    (via_rule VIN)
    (rule
      (width 1000.0)
    )
    (circuit 
      (use_layer F.Cu B.Cu)
    )
  )
)