#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fc283f003d0 .scope module, "t_Lab3_Neg_Edge_D_FF_gatelevel" "t_Lab3_Neg_Edge_D_FF_gatelevel" 2 1;
 .timescale 0 0;
v0x7fc283f111f0_0 .var "D", 0 0;
v0x7fc283f11290_0 .net "NQ", 0 0, L_0x7fc283f11bd0;  1 drivers
v0x7fc283f11360_0 .net "Q", 0 0, L_0x7fc283f11a90;  1 drivers
v0x7fc283f11430_0 .var "clock", 0 0;
S_0x7fc283f00530 .scope module, "M" "Lab3_Neg_Edge_D_FF_gatelevel" 2 6, 3 1 0, S_0x7fc283f003d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /OUTPUT 1 "NQ"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clock"
L_0x7fc283f114c0/d .functor NOR 1, L_0x7fc283f11950, L_0x7fc283f11610, C4<0>, C4<0>;
L_0x7fc283f114c0 .delay 1 (2,2,2) L_0x7fc283f114c0/d;
L_0x7fc283f11610/d .functor NOR 1, L_0x7fc283f114c0, v0x7fc283f11430_0, C4<0>, C4<0>;
L_0x7fc283f11610 .delay 1 (2,2,2) L_0x7fc283f11610/d;
L_0x7fc283f11790/d .functor NOR 1, L_0x7fc283f11610, v0x7fc283f11430_0, L_0x7fc283f11950, C4<0>;
L_0x7fc283f11790 .delay 1 (2,2,2) L_0x7fc283f11790/d;
L_0x7fc283f11950/d .functor NOR 1, L_0x7fc283f11790, v0x7fc283f111f0_0, C4<0>, C4<0>;
L_0x7fc283f11950 .delay 1 (2,2,2) L_0x7fc283f11950/d;
v0x7fc283f10c70_0 .net "D", 0 0, v0x7fc283f111f0_0;  1 drivers
v0x7fc283f10d20_0 .net "NQ", 0 0, L_0x7fc283f11bd0;  alias, 1 drivers
v0x7fc283f10dc0_0 .net "Q", 0 0, L_0x7fc283f11a90;  alias, 1 drivers
v0x7fc283f10e90_0 .net "R", 0 0, L_0x7fc283f11610;  1 drivers
v0x7fc283f10f40_0 .net "S", 0 0, L_0x7fc283f11790;  1 drivers
v0x7fc283f11010_0 .net "clock", 0 0, v0x7fc283f11430_0;  1 drivers
v0x7fc283f110a0_0 .net "o1", 0 0, L_0x7fc283f114c0;  1 drivers
v0x7fc283f11130_0 .net "o4", 0 0, L_0x7fc283f11950;  1 drivers
S_0x7fc283f00740 .scope module, "M" "Lab3_SR_Latch_gatelevel" 3 11, 4 1 0, S_0x7fc283f00530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /OUTPUT 1 "NQ"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "R"
L_0x7fc283f11a90/d .functor NOR 1, L_0x7fc283f11610, L_0x7fc283f11bd0, C4<0>, C4<0>;
L_0x7fc283f11a90 .delay 1 (2,2,2) L_0x7fc283f11a90/d;
L_0x7fc283f11bd0/d .functor NOR 1, L_0x7fc283f11790, L_0x7fc283f11a90, C4<0>, C4<0>;
L_0x7fc283f11bd0 .delay 1 (2,2,2) L_0x7fc283f11bd0/d;
v0x7fc283f00970_0 .net "NQ", 0 0, L_0x7fc283f11bd0;  alias, 1 drivers
v0x7fc283f10a20_0 .net "Q", 0 0, L_0x7fc283f11a90;  alias, 1 drivers
v0x7fc283f10ac0_0 .net "R", 0 0, L_0x7fc283f11610;  alias, 1 drivers
v0x7fc283f10b70_0 .net "S", 0 0, L_0x7fc283f11790;  alias, 1 drivers
    .scope S_0x7fc283f003d0;
T_0 ;
    %delay 200, 0;
    %vpi_call 2 8 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7fc283f003d0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc283f11430_0, 0, 1;
T_1.0 ;
    %delay 10, 0;
    %load/vec4 v0x7fc283f11430_0;
    %inv;
    %store/vec4 v0x7fc283f11430_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x7fc283f003d0;
T_2 ;
    %fork t_1, S_0x7fc283f003d0;
    %fork t_2, S_0x7fc283f003d0;
    %fork t_3, S_0x7fc283f003d0;
    %fork t_4, S_0x7fc283f003d0;
    %fork t_5, S_0x7fc283f003d0;
    %fork t_6, S_0x7fc283f003d0;
    %fork t_7, S_0x7fc283f003d0;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc283f111f0_0, 0, 1;
    %end;
t_2 ;
    %delay 15, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc283f111f0_0, 0, 1;
    %end;
t_3 ;
    %delay 35, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc283f111f0_0, 0, 1;
    %end;
t_4 ;
    %delay 65, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc283f111f0_0, 0, 1;
    %end;
t_5 ;
    %delay 88, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc283f111f0_0, 0, 1;
    %end;
t_6 ;
    %delay 125, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc283f111f0_0, 0, 1;
    %end;
t_7 ;
    %delay 130, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc283f111f0_0, 0, 1;
    %end;
    .scope S_0x7fc283f003d0;
t_0 ;
    %end;
    .thread T_2;
    .scope S_0x7fc283f003d0;
T_3 ;
    %vpi_call 2 26 "$dumpfile", "Neg_Edge_D_FF_gatelevel.vcd" {0 0 0};
    %vpi_call 2 27 "$dumpvars" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "t_Lab3_Neg_Edge_D_FF_gatelevel.v";
    "Lab3_Neg_Edge_D_FF_gatelevel.v";
    "Lab3_SR_Latch_gatelevel.v";
