[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"UsesBlackBoxAddViaInline.BlackBoxAdd",
    "name":"BlackBoxAdd.v",
    "text":"\nmodule BlackBoxAdd(\n    input  [15:0] in,\n    output [15:0] out\n);\n  assign out = in + 5;\nendmodule\n    "
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"test_run_dir"
  }
]