digraph "CFG for 'rpl_strstr' function" {
	label="CFG for 'rpl_strstr' function";

	Node0x1670300 [shape=record,label="{%2:\l  %3 = alloca i8*, align 8\l  %4 = alloca i8*, align 8\l  %5 = alloca i8*, align 8\l  %6 = alloca i8*, align 8\l  %7 = alloca i8*, align 8\l  %8 = alloca i64, align 8\l  %9 = alloca i64, align 8\l  %10 = alloca i8, align 1\l  %11 = alloca i32, align 4\l  store i8* %0, i8** %4, align 8, !tbaa !611\l  call void @llvm.dbg.declare(metadata i8** %4, metadata !604, metadata\l... !DIExpression()), !dbg !615\l  store i8* %1, i8** %5, align 8, !tbaa !611\l  call void @llvm.dbg.declare(metadata i8** %5, metadata !605, metadata\l... !DIExpression()), !dbg !616\l  %12 = bitcast i8** %6 to i8*, !dbg !617\l  call void @llvm.lifetime.start.p0i8(i64 8, i8* %12) #11, !dbg !617\l  call void @llvm.dbg.declare(metadata i8** %6, metadata !606, metadata\l... !DIExpression()), !dbg !618\l  %13 = load i8*, i8** %4, align 8, !dbg !619, !tbaa !611\l  store i8* %13, i8** %6, align 8, !dbg !618, !tbaa !611\l  %14 = bitcast i8** %7 to i8*, !dbg !620\l  call void @llvm.lifetime.start.p0i8(i64 8, i8* %14) #11, !dbg !620\l  call void @llvm.dbg.declare(metadata i8** %7, metadata !607, metadata\l... !DIExpression()), !dbg !621\l  %15 = load i8*, i8** %5, align 8, !dbg !622, !tbaa !611\l  store i8* %15, i8** %7, align 8, !dbg !621, !tbaa !611\l  %16 = bitcast i64* %8 to i8*, !dbg !623\l  call void @llvm.lifetime.start.p0i8(i64 8, i8* %16) #11, !dbg !623\l  call void @llvm.dbg.declare(metadata i64* %8, metadata !608, metadata\l... !DIExpression()), !dbg !624\l  %17 = bitcast i64* %9 to i8*, !dbg !625\l  call void @llvm.lifetime.start.p0i8(i64 8, i8* %17) #11, !dbg !625\l  call void @llvm.dbg.declare(metadata i64* %9, metadata !609, metadata\l... !DIExpression()), !dbg !626\l  call void @llvm.lifetime.start.p0i8(i64 1, i8* %10) #11, !dbg !627\l  call void @llvm.dbg.declare(metadata i8* %10, metadata !610, metadata\l... !DIExpression()), !dbg !628\l  store i8 1, i8* %10, align 1, !dbg !628, !tbaa !629\l  br label %18, !dbg !631\l}"];
	Node0x1670300 -> Node0x17a1d50;
	Node0x17a1d50 [shape=record,label="{%18:\l\l  %19 = load i8*, i8** %6, align 8, !dbg !632, !tbaa !611\l  %20 = load i8, i8* %19, align 1, !dbg !633, !tbaa !634\l  %21 = sext i8 %20 to i32, !dbg !633\l  %22 = icmp ne i32 %21, 0, !dbg !633\l  br i1 %22, label %23, label %28, !dbg !635\l|{<s0>T|<s1>F}}"];
	Node0x17a1d50:s0 -> Node0x173e020;
	Node0x17a1d50:s1 -> Node0x173e070;
	Node0x173e020 [shape=record,label="{%23:\l\l  %24 = load i8*, i8** %7, align 8, !dbg !636, !tbaa !611\l  %25 = load i8, i8* %24, align 1, !dbg !637, !tbaa !634\l  %26 = sext i8 %25 to i32, !dbg !637\l  %27 = icmp ne i32 %26, 0, !dbg !635\l  br label %28\l}"];
	Node0x173e020 -> Node0x173e070;
	Node0x173e070 [shape=record,label="{%28:\l\l  %29 = phi i1 [ false, %18 ], [ %27, %23 ], !dbg !638\l  br i1 %29, label %30, label %47, !dbg !631\l|{<s0>T|<s1>F}}"];
	Node0x173e070:s0 -> Node0x173e0c0;
	Node0x173e070:s1 -> Node0x173e110;
	Node0x173e0c0 [shape=record,label="{%30:\l\l  %31 = load i8*, i8** %6, align 8, !dbg !639, !tbaa !611\l  %32 = getelementptr inbounds i8, i8* %31, i32 1, !dbg !639\l  store i8* %32, i8** %6, align 8, !dbg !639, !tbaa !611\l  %33 = load i8, i8* %31, align 1, !dbg !640, !tbaa !634\l  %34 = sext i8 %33 to i32, !dbg !640\l  %35 = load i8*, i8** %7, align 8, !dbg !641, !tbaa !611\l  %36 = getelementptr inbounds i8, i8* %35, i32 1, !dbg !641\l  store i8* %36, i8** %7, align 8, !dbg !641, !tbaa !611\l  %37 = load i8, i8* %35, align 1, !dbg !642, !tbaa !634\l  %38 = sext i8 %37 to i32, !dbg !642\l  %39 = icmp eq i32 %34, %38, !dbg !643\l  %40 = zext i1 %39 to i32, !dbg !643\l  %41 = load i8, i8* %10, align 1, !dbg !644, !tbaa !629, !range !645\l  %42 = trunc i8 %41 to i1, !dbg !644\l  %43 = zext i1 %42 to i32, !dbg !644\l  %44 = and i32 %43, %40, !dbg !644\l  %45 = icmp ne i32 %44, 0, !dbg !644\l  %46 = zext i1 %45 to i8, !dbg !644\l  store i8 %46, i8* %10, align 1, !dbg !644, !tbaa !629\l  br label %18, !dbg !631, !llvm.loop !646\l}"];
	Node0x173e0c0 -> Node0x17a1d50;
	Node0x173e110 [shape=record,label="{%47:\l\l  %48 = load i8*, i8** %7, align 8, !dbg !647, !tbaa !611\l  %49 = load i8, i8* %48, align 1, !dbg !649, !tbaa !634\l  %50 = icmp ne i8 %49, 0, !dbg !649\l  br i1 %50, label %51, label %52, !dbg !650\l|{<s0>T|<s1>F}}"];
	Node0x173e110:s0 -> Node0x173e160;
	Node0x173e110:s1 -> Node0x173e1b0;
	Node0x173e160 [shape=record,label="{%51:\l\l  store i8* null, i8** %3, align 8, !dbg !651\l  store i32 1, i32* %11, align 4\l  br label %115, !dbg !651\l}"];
	Node0x173e160 -> Node0x173e520;
	Node0x173e1b0 [shape=record,label="{%52:\l\l  %53 = load i8, i8* %10, align 1, !dbg !652, !tbaa !629, !range !645\l  %54 = trunc i8 %53 to i1, !dbg !652\l  br i1 %54, label %55, label %57, !dbg !654\l|{<s0>T|<s1>F}}"];
	Node0x173e1b0:s0 -> Node0x173e200;
	Node0x173e1b0:s1 -> Node0x173e250;
	Node0x173e200 [shape=record,label="{%55:\l\l  %56 = load i8*, i8** %4, align 8, !dbg !655, !tbaa !611\l  store i8* %56, i8** %3, align 8, !dbg !656\l  store i32 1, i32* %11, align 4\l  br label %115, !dbg !656\l}"];
	Node0x173e200 -> Node0x173e520;
	Node0x173e250 [shape=record,label="{%57:\l\l  %58 = load i8*, i8** %7, align 8, !dbg !657, !tbaa !611\l  %59 = load i8*, i8** %5, align 8, !dbg !658, !tbaa !611\l  %60 = ptrtoint i8* %58 to i64, !dbg !659\l  %61 = ptrtoint i8* %59 to i64, !dbg !659\l  %62 = sub i64 %60, %61, !dbg !659\l  store i64 %62, i64* %8, align 8, !dbg !660, !tbaa !661\l  %63 = load i8*, i8** %4, align 8, !dbg !663, !tbaa !611\l  %64 = getelementptr inbounds i8, i8* %63, i64 1, !dbg !664\l  %65 = load i8*, i8** %5, align 8, !dbg !665, !tbaa !611\l  %66 = load i8, i8* %65, align 1, !dbg !666, !tbaa !634\l  %67 = sext i8 %66 to i32, !dbg !666\l  %68 = call i8* @strchr(i8* %64, i32 %67) #14, !dbg !667\l  store i8* %68, i8** %6, align 8, !dbg !668, !tbaa !611\l  %69 = load i8*, i8** %6, align 8, !dbg !669, !tbaa !611\l  %70 = icmp ne i8* %69, null, !dbg !669\l  br i1 %70, label %71, label %78, !dbg !671\l|{<s0>T|<s1>F}}"];
	Node0x173e250:s0 -> Node0x173e2a0;
	Node0x173e250:s1 -> Node0x173e2f0;
	Node0x173e2a0 [shape=record,label="{%71:\l\l  %72 = load i64, i64* %8, align 8, !dbg !672, !tbaa !661\l  %73 = icmp eq i64 %72, 1, !dbg !673\l  %74 = zext i1 %73 to i32, !dbg !673\l  %75 = sext i32 %74 to i64, !dbg !672\l  %76 = call i64 @llvm.expect.i64(i64 %75, i64 0), !dbg !674\l  %77 = icmp ne i64 %76, 0, !dbg !674\l  br i1 %77, label %78, label %80, !dbg !675\l|{<s0>T|<s1>F}}"];
	Node0x173e2a0:s0 -> Node0x173e2f0;
	Node0x173e2a0:s1 -> Node0x173e340;
	Node0x173e2f0 [shape=record,label="{%78:\l\l  %79 = load i8*, i8** %6, align 8, !dbg !676, !tbaa !611\l  store i8* %79, i8** %3, align 8, !dbg !677\l  store i32 1, i32* %11, align 4\l  br label %115, !dbg !677\l}"];
	Node0x173e2f0 -> Node0x173e520;
	Node0x173e340 [shape=record,label="{%80:\l\l  %81 = load i64, i64* %8, align 8, !dbg !678, !tbaa !661\l  %82 = load i8*, i8** %7, align 8, !dbg !679, !tbaa !611\l  %83 = sub i64 0, %81, !dbg !679\l  %84 = getelementptr inbounds i8, i8* %82, i64 %83, !dbg !679\l  store i8* %84, i8** %7, align 8, !dbg !679, !tbaa !611\l  %85 = load i8*, i8** %6, align 8, !dbg !680, !tbaa !611\l  %86 = load i8*, i8** %4, align 8, !dbg !681, !tbaa !611\l  %87 = load i64, i64* %8, align 8, !dbg !682, !tbaa !661\l  %88 = getelementptr inbounds i8, i8* %86, i64 %87, !dbg !683\l  %89 = icmp ugt i8* %85, %88, !dbg !684\l  br i1 %89, label %90, label %91, !dbg !680\l|{<s0>T|<s1>F}}"];
	Node0x173e340:s0 -> Node0x173e390;
	Node0x173e340:s1 -> Node0x173e3e0;
	Node0x173e390 [shape=record,label="{%90:\l\l  br label %99, !dbg !680\l}"];
	Node0x173e390 -> Node0x173e430;
	Node0x173e3e0 [shape=record,label="{%91:\l\l  %92 = load i64, i64* %8, align 8, !dbg !685, !tbaa !661\l  %93 = load i8*, i8** %4, align 8, !dbg !686, !tbaa !611\l  %94 = getelementptr inbounds i8, i8* %93, i64 %92, !dbg !687\l  %95 = load i8*, i8** %6, align 8, !dbg !688, !tbaa !611\l  %96 = ptrtoint i8* %94 to i64, !dbg !689\l  %97 = ptrtoint i8* %95 to i64, !dbg !689\l  %98 = sub i64 %96, %97, !dbg !689\l  br label %99, !dbg !680\l}"];
	Node0x173e3e0 -> Node0x173e430;
	Node0x173e430 [shape=record,label="{%99:\l\l  %100 = phi i64 [ 1, %90 ], [ %98, %91 ], !dbg !680\l  store i64 %100, i64* %9, align 8, !dbg !690, !tbaa !661\l  %101 = load i64, i64* %8, align 8, !dbg !691, !tbaa !661\l  %102 = icmp ult i64 %101, 32, !dbg !693\l  br i1 %102, label %103, label %109, !dbg !694\l|{<s0>T|<s1>F}}"];
	Node0x173e430:s0 -> Node0x173e480;
	Node0x173e430:s1 -> Node0x173e4d0;
	Node0x173e480 [shape=record,label="{%103:\l\l  %104 = load i8*, i8** %6, align 8, !dbg !695, !tbaa !611\l  %105 = load i64, i64* %9, align 8, !dbg !696, !tbaa !661\l  %106 = load i8*, i8** %7, align 8, !dbg !697, !tbaa !611\l  %107 = load i64, i64* %8, align 8, !dbg !698, !tbaa !661\l  %108 = call i8* @two_way_short_needle(i8* %104, i64 %105, i8* %106, i64\l... %107), !dbg !699\l  store i8* %108, i8** %3, align 8, !dbg !700\l  store i32 1, i32* %11, align 4\l  br label %115, !dbg !700\l}"];
	Node0x173e480 -> Node0x173e520;
	Node0x173e4d0 [shape=record,label="{%109:\l\l  %110 = load i8*, i8** %6, align 8, !dbg !701, !tbaa !611\l  %111 = load i64, i64* %9, align 8, !dbg !702, !tbaa !661\l  %112 = load i8*, i8** %7, align 8, !dbg !703, !tbaa !611\l  %113 = load i64, i64* %8, align 8, !dbg !704, !tbaa !661\l  %114 = call i8* @two_way_long_needle(i8* %110, i64 %111, i8* %112, i64\l... %113), !dbg !705\l  store i8* %114, i8** %3, align 8, !dbg !706\l  store i32 1, i32* %11, align 4\l  br label %115, !dbg !706\l}"];
	Node0x173e4d0 -> Node0x173e520;
	Node0x173e520 [shape=record,label="{%115:\l\l  call void @llvm.lifetime.end.p0i8(i64 1, i8* %10) #11, !dbg !707\l  %116 = bitcast i64* %9 to i8*, !dbg !707\l  call void @llvm.lifetime.end.p0i8(i64 8, i8* %116) #11, !dbg !707\l  %117 = bitcast i64* %8 to i8*, !dbg !707\l  call void @llvm.lifetime.end.p0i8(i64 8, i8* %117) #11, !dbg !707\l  %118 = bitcast i8** %7 to i8*, !dbg !707\l  call void @llvm.lifetime.end.p0i8(i64 8, i8* %118) #11, !dbg !707\l  %119 = bitcast i8** %6 to i8*, !dbg !707\l  call void @llvm.lifetime.end.p0i8(i64 8, i8* %119) #11, !dbg !707\l  %120 = load i8*, i8** %3, align 8, !dbg !707\l  ret i8* %120, !dbg !707\l}"];
}
