Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Mon Jul 22 13:16:35 2024
| Host         : gonzo-VirtualBox running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file xilinx_core_v_mini_mcu_wrapper_timing_summary_routed.rpt -pb xilinx_core_v_mini_mcu_wrapper_timing_summary_routed.pb -rpx xilinx_core_v_mini_mcu_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : xilinx_core_v_mini_mcu_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-14  Critical Warning  LUT on the clock tree                                             5           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       244         
DPIR-1     Warning           Asynchronous driver check                                         32          
HPDR-1     Warning           Port pin direction inconsistency                                  2           
LUTAR-1    Warning           LUT drives async reset alert                                      5           
PDRC-190   Warning           Suboptimally placed synchronized register chain                   1           
SYNTH-10   Warning           Wide multiplier                                                   3           
TIMING-16  Warning           Large setup violation                                             1000        
TIMING-20  Warning           Non-clocked latch                                                 1           
TIMING-23  Warning           Combinational loop found                                          1           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
ULMTCS-1   Warning           Control Sets use limits recommend reduction                       1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (249)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (531)
5. checking no_input_delay (45)
6. checking no_output_delay (48)
7. checking multiple_clock (28216)
8. checking generated_clocks (0)
9. checking loops (25)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (1)

1. checking no_clock (249)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q (HIGH)

 There are 241 register/latch pins with no clock driven by root clock pin: x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/i_tap_dtmcs/TCK (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff1_q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_reg_top_i/u_control_rx_start_channel/q_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (531)
--------------------------------------------------
 There are 531 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (45)
-------------------------------
 There are 45 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 47 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (28216)
----------------------------------
 There are 28216 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (25)
----------------------
 There are 25 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (1)
----------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.156    -7459.407                   1249                72688        0.049        0.000                      0                72688        1.000        0.000                       0                 28225  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                       ------------         ----------      --------------
clk_i                                       {0.000 4.000}        8.000           125.000         
  clk_out1_xilinx_clk_wizard_clk_wiz_0_0    {0.000 33.333}       66.667          15.000          
  clkfbout_xilinx_clk_wizard_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin                                 {0.000 5.000}        8.000           125.000         
  clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {0.000 33.333}       66.667          15.000          
  clkfbout_xilinx_clk_wizard_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i                                                                                                                                                                                         2.000        0.000                       0                     1  
  clk_out1_xilinx_clk_wizard_clk_wiz_0_0        -11.156    -7459.407                   1249                62984        0.208        0.000                      0                62984       32.833        0.000                       0                 28221  
  clkfbout_xilinx_clk_wizard_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                   1.000        0.000                       0                     1  
  clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1      -11.144    -7443.752                   1249                62984        0.208        0.000                      0                62984       32.833        0.000                       0                 28221  
  clkfbout_xilinx_clk_wizard_clk_wiz_0_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                To Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                --------                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  clk_out1_xilinx_clk_wizard_clk_wiz_0_0        -11.156    -7459.407                   1249                62984        0.049        0.000                      0                62984  
clk_out1_xilinx_clk_wizard_clk_wiz_0_0    clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1      -11.156    -7459.407                   1249                62984        0.049        0.000                      0                62984  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                From Clock                                To Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                ----------                                --------                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                         clk_out1_xilinx_clk_wizard_clk_wiz_0_0    clk_out1_xilinx_clk_wizard_clk_wiz_0_0         14.981        0.000                      0                 9704        0.660        0.000                      0                 9704  
**async_default**                         clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  clk_out1_xilinx_clk_wizard_clk_wiz_0_0         14.981        0.000                      0                 9704        0.500        0.000                      0                 9704  
**async_default**                         clk_out1_xilinx_clk_wizard_clk_wiz_0_0    clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1       14.981        0.000                      0                 9704        0.500        0.000                      0                 9704  
**async_default**                         clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1       14.993        0.000                      0                 9704        0.660        0.000                      0                 9704  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                From Clock                                To Clock                                
----------                                ----------                                --------                                
(none)                                                                                                                        
(none)                                    clk_out1_xilinx_clk_wizard_clk_wiz_0_0                                              
(none)                                    clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1                                            
(none)                                    clkfbout_xilinx_clk_wizard_clk_wiz_0_0                                              
(none)                                    clkfbout_xilinx_clk_wizard_clk_wiz_0_0_1                                            
(none)                                                                              clk_out1_xilinx_clk_wizard_clk_wiz_0_0    
(none)                                                                              clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  To Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0

Setup :         1249  Failing Endpoints,  Worst Slack      -11.156ns,  Total Violation    -7459.407ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       32.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.156ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        76.409ns  (logic 10.734ns (14.048%)  route 65.675ns (85.952%))
  Logic Levels:           58  (CARRY4=10 LUT2=7 LUT3=7 LUT4=4 LUT5=8 LUT6=21 MUXF7=1)
  Clock Path Skew:        -0.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.992ns = ( 67.659 - 66.667 ) 
    Source Clock Delay      (SCD):    2.306ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.319    -0.398    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.274 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.576     0.303    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.404 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       1.902     2.306    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X66Y116        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDCE (Prop_fdce_C_Q)         0.518     2.824 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/Q
                         net (fo=62, routed)          0.987     3.811    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[4]
    SLICE_X81Y116        LUT6 (Prop_lut6_I5_O)        0.124     3.935 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__0/O
                         net (fo=2, routed)           0.643     4.578    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X81Y116        LUT4 (Prop_lut4_I1_O)        0.124     4.702 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.749     5.452    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X86Y116        LUT5 (Prop_lut5_I0_O)        0.124     5.576 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__1/O
                         net (fo=35, routed)          1.290     6.866    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X97Y102        LUT2 (Prop_lut2_I0_O)        0.124     6.990 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.809     9.798    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.124     9.922 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.927    10.849    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X65Y12         LUT6 (Prop_lut6_I5_O)        0.124    10.973 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.462    12.436    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X76Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.560 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.487    14.047    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y14         LUT2 (Prop_lut2_I0_O)        0.118    14.165 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.775    14.940    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X66Y14         LUT2 (Prop_lut2_I1_O)        0.326    15.266 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    15.266    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X66Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X66Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.896 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.896    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X66Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.013 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.013    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.130 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.409    17.539    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_10_0[0]
    SLICE_X85Y18         LUT6 (Prop_lut6_I1_O)        0.124    17.663 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           1.657    19.320    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X85Y17         LUT3 (Prop_lut3_I0_O)        0.124    19.444 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         0.959    20.403    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X73Y20         LUT3 (Prop_lut3_I1_O)        0.118    20.521 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.614    21.135    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X77Y20         LUT6 (Prop_lut6_I3_O)        0.326    21.461 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.486    23.947    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X79Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.332 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.402    26.734    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X82Y20         LUT6 (Prop_lut6_I4_O)        0.124    26.858 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           0.986    27.845    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X87Y21         LUT6 (Prop_lut6_I1_O)        0.124    27.969 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___220_i_5/O
                         net (fo=7, routed)           2.728    30.697    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X67Y18         LUT6 (Prop_lut6_I3_O)        0.124    30.821 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.810    33.630    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.124    33.754 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.708    37.462    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X55Y20         LUT5 (Prop_lut5_I0_O)        0.150    37.612 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_6/O
                         net (fo=1, routed)           1.097    38.709    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X51Y35         LUT6 (Prop_lut6_I5_O)        0.332    39.041 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_4/O
                         net (fo=1, routed)           0.945    39.986    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1_2
    SLICE_X49Y32         LUT6 (Prop_lut6_I4_O)        0.124    40.110 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3/O
                         net (fo=2, routed)           0.693    40.803    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3_n_0
    SLICE_X50Y26         LUT5 (Prop_lut5_I0_O)        0.124    40.927 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1/O
                         net (fo=12, routed)          0.955    41.883    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X44Y18         LUT6 (Prop_lut6_I4_O)        0.124    42.007 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14/O
                         net (fo=1, routed)           0.158    42.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.124    42.289 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8/O
                         net (fo=1, routed)           0.643    42.932    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I4_O)        0.124    43.056 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_2/O
                         net (fo=4, routed)           0.766    43.822    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_34
    SLICE_X52Y18         LUT2 (Prop_lut2_I0_O)        0.124    43.946 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___233/O
                         net (fo=48, routed)          1.163    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X51Y4          LUT4 (Prop_lut4_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.805    46.032    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I2_O)        0.326    46.358 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.788    47.147    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X51Y10         LUT5 (Prop_lut5_I0_O)        0.124    47.271 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.733    48.004    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X51Y10         LUT4 (Prop_lut4_I3_O)        0.124    48.128 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.533    49.661    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X56Y21         LUT5 (Prop_lut5_I3_O)        0.120    49.781 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___34_i_1/O
                         net (fo=14, routed)          0.840    50.621    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.355    50.976 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___31_i_4/O
                         net (fo=2, routed)           0.901    51.877    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/mtvec_q_reg[23]
    SLICE_X59Y25         LUT5 (Prop_lut5_I3_O)        0.326    52.203 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___27_i_4/O
                         net (fo=42, routed)          1.034    53.238    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/branch_in_ex_o_reg_1
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.150    53.388 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5/O
                         net (fo=27, routed)          1.199    54.587    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I3_O)        0.326    54.913 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4/O
                         net (fo=1, routed)           0.000    54.913    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4_n_0
    SLICE_X58Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    55.127 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q_reg[20]_i_2/O
                         net (fo=2, routed)           1.297    56.423    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[20]_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I0_O)        0.297    56.720 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[20]_i_1/O
                         net (fo=2, routed)           1.508    58.228    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[11]
    SLICE_X66Y20         LUT3 (Prop_lut3_I2_O)        0.124    58.352 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[20]_i_1/O
                         net (fo=4, routed)           0.659    59.012    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][20]
    SLICE_X65Y20         LUT2 (Prop_lut2_I0_O)        0.124    59.136 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    59.136    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/S[2]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    59.534 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    59.534    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.648 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.009    60.657    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X66Y19         LUT3 (Prop_lut3_I2_O)        0.124    60.781 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___220_i_8/O
                         net (fo=2, routed)           0.503    61.284    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X66Y19         LUT6 (Prop_lut6_I5_O)        0.124    61.408 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.532    62.940    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X85Y18         LUT3 (Prop_lut3_I0_O)        0.124    63.064 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_7/O
                         net (fo=73, routed)          1.462    64.526    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X68Y18         LUT5 (Prop_lut5_I3_O)        0.124    64.650 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[11]_i_2/O
                         net (fo=11, routed)          0.836    65.486    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[11]_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I4_O)        0.124    65.610 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_100/O
                         net (fo=6, routed)           1.088    66.698    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_1[1]
    SLICE_X75Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.205 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.205    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X75Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.319 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    67.319    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.433 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.349    68.782    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X82Y19         LUT4 (Prop_lut4_I0_O)        0.124    68.906 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10/O
                         net (fo=2, routed)           1.102    70.009    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10_n_0
    SLICE_X77Y19         LUT6 (Prop_lut6_I5_O)        0.124    70.133 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.717    70.850    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/outstanding_addr_req[1]_i_3_1
    SLICE_X85Y19         LUT6 (Prop_lut6_I2_O)        0.124    70.974 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_4/O
                         net (fo=6, routed)           3.252    74.226    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124    74.350 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_1/O
                         net (fo=5, routed)           1.496    75.846    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_instr_resp[gnt]
    SLICE_X62Y18         LUT3 (Prop_lut3_I2_O)        0.150    75.996 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___220/O
                         net (fo=30, routed)          2.719    78.715    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]_1[0]
    SLICE_X66Y20         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    65.413    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.513 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    66.024    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.115 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.543    67.659    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/clk
    SLICE_X66Y20         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[20]/C
                         clock pessimism              0.452    68.111    
                         clock uncertainty           -0.159    67.952    
    SLICE_X66Y20         FDCE (Setup_fdce_C_CE)      -0.393    67.559    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[20]
  -------------------------------------------------------------------
                         required time                         67.559    
                         arrival time                         -78.715    
  -------------------------------------------------------------------
                         slack                                -11.156    

Slack (VIOLATED) :        -11.156ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        76.409ns  (logic 10.734ns (14.048%)  route 65.675ns (85.952%))
  Logic Levels:           58  (CARRY4=10 LUT2=7 LUT3=7 LUT4=4 LUT5=8 LUT6=21 MUXF7=1)
  Clock Path Skew:        -0.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.992ns = ( 67.659 - 66.667 ) 
    Source Clock Delay      (SCD):    2.306ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.319    -0.398    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.274 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.576     0.303    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.404 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       1.902     2.306    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X66Y116        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDCE (Prop_fdce_C_Q)         0.518     2.824 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/Q
                         net (fo=62, routed)          0.987     3.811    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[4]
    SLICE_X81Y116        LUT6 (Prop_lut6_I5_O)        0.124     3.935 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__0/O
                         net (fo=2, routed)           0.643     4.578    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X81Y116        LUT4 (Prop_lut4_I1_O)        0.124     4.702 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.749     5.452    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X86Y116        LUT5 (Prop_lut5_I0_O)        0.124     5.576 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__1/O
                         net (fo=35, routed)          1.290     6.866    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X97Y102        LUT2 (Prop_lut2_I0_O)        0.124     6.990 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.809     9.798    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.124     9.922 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.927    10.849    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X65Y12         LUT6 (Prop_lut6_I5_O)        0.124    10.973 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.462    12.436    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X76Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.560 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.487    14.047    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y14         LUT2 (Prop_lut2_I0_O)        0.118    14.165 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.775    14.940    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X66Y14         LUT2 (Prop_lut2_I1_O)        0.326    15.266 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    15.266    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X66Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X66Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.896 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.896    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X66Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.013 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.013    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.130 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.409    17.539    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_10_0[0]
    SLICE_X85Y18         LUT6 (Prop_lut6_I1_O)        0.124    17.663 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           1.657    19.320    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X85Y17         LUT3 (Prop_lut3_I0_O)        0.124    19.444 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         0.959    20.403    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X73Y20         LUT3 (Prop_lut3_I1_O)        0.118    20.521 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.614    21.135    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X77Y20         LUT6 (Prop_lut6_I3_O)        0.326    21.461 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.486    23.947    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X79Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.332 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.402    26.734    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X82Y20         LUT6 (Prop_lut6_I4_O)        0.124    26.858 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           0.986    27.845    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X87Y21         LUT6 (Prop_lut6_I1_O)        0.124    27.969 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___220_i_5/O
                         net (fo=7, routed)           2.728    30.697    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X67Y18         LUT6 (Prop_lut6_I3_O)        0.124    30.821 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.810    33.630    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.124    33.754 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.708    37.462    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X55Y20         LUT5 (Prop_lut5_I0_O)        0.150    37.612 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_6/O
                         net (fo=1, routed)           1.097    38.709    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X51Y35         LUT6 (Prop_lut6_I5_O)        0.332    39.041 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_4/O
                         net (fo=1, routed)           0.945    39.986    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1_2
    SLICE_X49Y32         LUT6 (Prop_lut6_I4_O)        0.124    40.110 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3/O
                         net (fo=2, routed)           0.693    40.803    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3_n_0
    SLICE_X50Y26         LUT5 (Prop_lut5_I0_O)        0.124    40.927 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1/O
                         net (fo=12, routed)          0.955    41.883    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X44Y18         LUT6 (Prop_lut6_I4_O)        0.124    42.007 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14/O
                         net (fo=1, routed)           0.158    42.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.124    42.289 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8/O
                         net (fo=1, routed)           0.643    42.932    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I4_O)        0.124    43.056 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_2/O
                         net (fo=4, routed)           0.766    43.822    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_34
    SLICE_X52Y18         LUT2 (Prop_lut2_I0_O)        0.124    43.946 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___233/O
                         net (fo=48, routed)          1.163    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X51Y4          LUT4 (Prop_lut4_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.805    46.032    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I2_O)        0.326    46.358 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.788    47.147    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X51Y10         LUT5 (Prop_lut5_I0_O)        0.124    47.271 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.733    48.004    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X51Y10         LUT4 (Prop_lut4_I3_O)        0.124    48.128 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.533    49.661    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X56Y21         LUT5 (Prop_lut5_I3_O)        0.120    49.781 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___34_i_1/O
                         net (fo=14, routed)          0.840    50.621    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.355    50.976 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___31_i_4/O
                         net (fo=2, routed)           0.901    51.877    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/mtvec_q_reg[23]
    SLICE_X59Y25         LUT5 (Prop_lut5_I3_O)        0.326    52.203 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___27_i_4/O
                         net (fo=42, routed)          1.034    53.238    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/branch_in_ex_o_reg_1
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.150    53.388 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5/O
                         net (fo=27, routed)          1.199    54.587    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I3_O)        0.326    54.913 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4/O
                         net (fo=1, routed)           0.000    54.913    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4_n_0
    SLICE_X58Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    55.127 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q_reg[20]_i_2/O
                         net (fo=2, routed)           1.297    56.423    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[20]_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I0_O)        0.297    56.720 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[20]_i_1/O
                         net (fo=2, routed)           1.508    58.228    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[11]
    SLICE_X66Y20         LUT3 (Prop_lut3_I2_O)        0.124    58.352 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[20]_i_1/O
                         net (fo=4, routed)           0.659    59.012    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][20]
    SLICE_X65Y20         LUT2 (Prop_lut2_I0_O)        0.124    59.136 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    59.136    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/S[2]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    59.534 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    59.534    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.648 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.009    60.657    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X66Y19         LUT3 (Prop_lut3_I2_O)        0.124    60.781 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___220_i_8/O
                         net (fo=2, routed)           0.503    61.284    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X66Y19         LUT6 (Prop_lut6_I5_O)        0.124    61.408 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.532    62.940    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X85Y18         LUT3 (Prop_lut3_I0_O)        0.124    63.064 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_7/O
                         net (fo=73, routed)          1.462    64.526    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X68Y18         LUT5 (Prop_lut5_I3_O)        0.124    64.650 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[11]_i_2/O
                         net (fo=11, routed)          0.836    65.486    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[11]_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I4_O)        0.124    65.610 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_100/O
                         net (fo=6, routed)           1.088    66.698    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_1[1]
    SLICE_X75Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.205 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.205    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X75Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.319 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    67.319    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.433 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.349    68.782    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X82Y19         LUT4 (Prop_lut4_I0_O)        0.124    68.906 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10/O
                         net (fo=2, routed)           1.102    70.009    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10_n_0
    SLICE_X77Y19         LUT6 (Prop_lut6_I5_O)        0.124    70.133 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.717    70.850    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/outstanding_addr_req[1]_i_3_1
    SLICE_X85Y19         LUT6 (Prop_lut6_I2_O)        0.124    70.974 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_4/O
                         net (fo=6, routed)           3.252    74.226    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124    74.350 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_1/O
                         net (fo=5, routed)           1.496    75.846    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_instr_resp[gnt]
    SLICE_X62Y18         LUT3 (Prop_lut3_I2_O)        0.150    75.996 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___220/O
                         net (fo=30, routed)          2.719    78.715    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]_1[0]
    SLICE_X66Y20         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    65.413    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.513 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    66.024    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.115 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.543    67.659    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/clk
    SLICE_X66Y20         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[21]/C
                         clock pessimism              0.452    68.111    
                         clock uncertainty           -0.159    67.952    
    SLICE_X66Y20         FDCE (Setup_fdce_C_CE)      -0.393    67.559    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[21]
  -------------------------------------------------------------------
                         required time                         67.559    
                         arrival time                         -78.715    
  -------------------------------------------------------------------
                         slack                                -11.156    

Slack (VIOLATED) :        -11.156ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        76.409ns  (logic 10.734ns (14.048%)  route 65.675ns (85.952%))
  Logic Levels:           58  (CARRY4=10 LUT2=7 LUT3=7 LUT4=4 LUT5=8 LUT6=21 MUXF7=1)
  Clock Path Skew:        -0.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.992ns = ( 67.659 - 66.667 ) 
    Source Clock Delay      (SCD):    2.306ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.319    -0.398    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.274 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.576     0.303    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.404 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       1.902     2.306    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X66Y116        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDCE (Prop_fdce_C_Q)         0.518     2.824 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/Q
                         net (fo=62, routed)          0.987     3.811    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[4]
    SLICE_X81Y116        LUT6 (Prop_lut6_I5_O)        0.124     3.935 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__0/O
                         net (fo=2, routed)           0.643     4.578    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X81Y116        LUT4 (Prop_lut4_I1_O)        0.124     4.702 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.749     5.452    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X86Y116        LUT5 (Prop_lut5_I0_O)        0.124     5.576 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__1/O
                         net (fo=35, routed)          1.290     6.866    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X97Y102        LUT2 (Prop_lut2_I0_O)        0.124     6.990 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.809     9.798    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.124     9.922 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.927    10.849    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X65Y12         LUT6 (Prop_lut6_I5_O)        0.124    10.973 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.462    12.436    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X76Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.560 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.487    14.047    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y14         LUT2 (Prop_lut2_I0_O)        0.118    14.165 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.775    14.940    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X66Y14         LUT2 (Prop_lut2_I1_O)        0.326    15.266 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    15.266    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X66Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X66Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.896 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.896    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X66Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.013 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.013    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.130 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.409    17.539    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_10_0[0]
    SLICE_X85Y18         LUT6 (Prop_lut6_I1_O)        0.124    17.663 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           1.657    19.320    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X85Y17         LUT3 (Prop_lut3_I0_O)        0.124    19.444 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         0.959    20.403    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X73Y20         LUT3 (Prop_lut3_I1_O)        0.118    20.521 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.614    21.135    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X77Y20         LUT6 (Prop_lut6_I3_O)        0.326    21.461 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.486    23.947    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X79Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.332 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.402    26.734    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X82Y20         LUT6 (Prop_lut6_I4_O)        0.124    26.858 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           0.986    27.845    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X87Y21         LUT6 (Prop_lut6_I1_O)        0.124    27.969 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___220_i_5/O
                         net (fo=7, routed)           2.728    30.697    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X67Y18         LUT6 (Prop_lut6_I3_O)        0.124    30.821 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.810    33.630    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.124    33.754 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.708    37.462    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X55Y20         LUT5 (Prop_lut5_I0_O)        0.150    37.612 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_6/O
                         net (fo=1, routed)           1.097    38.709    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X51Y35         LUT6 (Prop_lut6_I5_O)        0.332    39.041 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_4/O
                         net (fo=1, routed)           0.945    39.986    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1_2
    SLICE_X49Y32         LUT6 (Prop_lut6_I4_O)        0.124    40.110 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3/O
                         net (fo=2, routed)           0.693    40.803    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3_n_0
    SLICE_X50Y26         LUT5 (Prop_lut5_I0_O)        0.124    40.927 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1/O
                         net (fo=12, routed)          0.955    41.883    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X44Y18         LUT6 (Prop_lut6_I4_O)        0.124    42.007 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14/O
                         net (fo=1, routed)           0.158    42.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.124    42.289 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8/O
                         net (fo=1, routed)           0.643    42.932    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I4_O)        0.124    43.056 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_2/O
                         net (fo=4, routed)           0.766    43.822    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_34
    SLICE_X52Y18         LUT2 (Prop_lut2_I0_O)        0.124    43.946 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___233/O
                         net (fo=48, routed)          1.163    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X51Y4          LUT4 (Prop_lut4_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.805    46.032    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I2_O)        0.326    46.358 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.788    47.147    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X51Y10         LUT5 (Prop_lut5_I0_O)        0.124    47.271 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.733    48.004    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X51Y10         LUT4 (Prop_lut4_I3_O)        0.124    48.128 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.533    49.661    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X56Y21         LUT5 (Prop_lut5_I3_O)        0.120    49.781 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___34_i_1/O
                         net (fo=14, routed)          0.840    50.621    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.355    50.976 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___31_i_4/O
                         net (fo=2, routed)           0.901    51.877    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/mtvec_q_reg[23]
    SLICE_X59Y25         LUT5 (Prop_lut5_I3_O)        0.326    52.203 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___27_i_4/O
                         net (fo=42, routed)          1.034    53.238    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/branch_in_ex_o_reg_1
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.150    53.388 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5/O
                         net (fo=27, routed)          1.199    54.587    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I3_O)        0.326    54.913 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4/O
                         net (fo=1, routed)           0.000    54.913    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4_n_0
    SLICE_X58Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    55.127 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q_reg[20]_i_2/O
                         net (fo=2, routed)           1.297    56.423    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[20]_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I0_O)        0.297    56.720 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[20]_i_1/O
                         net (fo=2, routed)           1.508    58.228    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[11]
    SLICE_X66Y20         LUT3 (Prop_lut3_I2_O)        0.124    58.352 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[20]_i_1/O
                         net (fo=4, routed)           0.659    59.012    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][20]
    SLICE_X65Y20         LUT2 (Prop_lut2_I0_O)        0.124    59.136 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    59.136    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/S[2]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    59.534 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    59.534    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.648 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.009    60.657    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X66Y19         LUT3 (Prop_lut3_I2_O)        0.124    60.781 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___220_i_8/O
                         net (fo=2, routed)           0.503    61.284    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X66Y19         LUT6 (Prop_lut6_I5_O)        0.124    61.408 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.532    62.940    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X85Y18         LUT3 (Prop_lut3_I0_O)        0.124    63.064 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_7/O
                         net (fo=73, routed)          1.462    64.526    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X68Y18         LUT5 (Prop_lut5_I3_O)        0.124    64.650 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[11]_i_2/O
                         net (fo=11, routed)          0.836    65.486    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[11]_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I4_O)        0.124    65.610 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_100/O
                         net (fo=6, routed)           1.088    66.698    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_1[1]
    SLICE_X75Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.205 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.205    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X75Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.319 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    67.319    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.433 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.349    68.782    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X82Y19         LUT4 (Prop_lut4_I0_O)        0.124    68.906 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10/O
                         net (fo=2, routed)           1.102    70.009    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10_n_0
    SLICE_X77Y19         LUT6 (Prop_lut6_I5_O)        0.124    70.133 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.717    70.850    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/outstanding_addr_req[1]_i_3_1
    SLICE_X85Y19         LUT6 (Prop_lut6_I2_O)        0.124    70.974 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_4/O
                         net (fo=6, routed)           3.252    74.226    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124    74.350 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_1/O
                         net (fo=5, routed)           1.496    75.846    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_instr_resp[gnt]
    SLICE_X62Y18         LUT3 (Prop_lut3_I2_O)        0.150    75.996 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___220/O
                         net (fo=30, routed)          2.719    78.715    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]_1[0]
    SLICE_X66Y20         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    65.413    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.513 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    66.024    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.115 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.543    67.659    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/clk
    SLICE_X66Y20         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[24]/C
                         clock pessimism              0.452    68.111    
                         clock uncertainty           -0.159    67.952    
    SLICE_X66Y20         FDCE (Setup_fdce_C_CE)      -0.393    67.559    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[24]
  -------------------------------------------------------------------
                         required time                         67.559    
                         arrival time                         -78.715    
  -------------------------------------------------------------------
                         slack                                -11.156    

Slack (VIOLATED) :        -11.156ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        76.409ns  (logic 10.734ns (14.048%)  route 65.675ns (85.952%))
  Logic Levels:           58  (CARRY4=10 LUT2=7 LUT3=7 LUT4=4 LUT5=8 LUT6=21 MUXF7=1)
  Clock Path Skew:        -0.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.992ns = ( 67.659 - 66.667 ) 
    Source Clock Delay      (SCD):    2.306ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.319    -0.398    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.274 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.576     0.303    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.404 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       1.902     2.306    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X66Y116        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDCE (Prop_fdce_C_Q)         0.518     2.824 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/Q
                         net (fo=62, routed)          0.987     3.811    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[4]
    SLICE_X81Y116        LUT6 (Prop_lut6_I5_O)        0.124     3.935 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__0/O
                         net (fo=2, routed)           0.643     4.578    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X81Y116        LUT4 (Prop_lut4_I1_O)        0.124     4.702 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.749     5.452    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X86Y116        LUT5 (Prop_lut5_I0_O)        0.124     5.576 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__1/O
                         net (fo=35, routed)          1.290     6.866    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X97Y102        LUT2 (Prop_lut2_I0_O)        0.124     6.990 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.809     9.798    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.124     9.922 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.927    10.849    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X65Y12         LUT6 (Prop_lut6_I5_O)        0.124    10.973 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.462    12.436    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X76Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.560 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.487    14.047    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y14         LUT2 (Prop_lut2_I0_O)        0.118    14.165 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.775    14.940    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X66Y14         LUT2 (Prop_lut2_I1_O)        0.326    15.266 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    15.266    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X66Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X66Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.896 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.896    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X66Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.013 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.013    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.130 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.409    17.539    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_10_0[0]
    SLICE_X85Y18         LUT6 (Prop_lut6_I1_O)        0.124    17.663 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           1.657    19.320    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X85Y17         LUT3 (Prop_lut3_I0_O)        0.124    19.444 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         0.959    20.403    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X73Y20         LUT3 (Prop_lut3_I1_O)        0.118    20.521 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.614    21.135    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X77Y20         LUT6 (Prop_lut6_I3_O)        0.326    21.461 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.486    23.947    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X79Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.332 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.402    26.734    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X82Y20         LUT6 (Prop_lut6_I4_O)        0.124    26.858 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           0.986    27.845    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X87Y21         LUT6 (Prop_lut6_I1_O)        0.124    27.969 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___220_i_5/O
                         net (fo=7, routed)           2.728    30.697    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X67Y18         LUT6 (Prop_lut6_I3_O)        0.124    30.821 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.810    33.630    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.124    33.754 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.708    37.462    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X55Y20         LUT5 (Prop_lut5_I0_O)        0.150    37.612 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_6/O
                         net (fo=1, routed)           1.097    38.709    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X51Y35         LUT6 (Prop_lut6_I5_O)        0.332    39.041 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_4/O
                         net (fo=1, routed)           0.945    39.986    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1_2
    SLICE_X49Y32         LUT6 (Prop_lut6_I4_O)        0.124    40.110 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3/O
                         net (fo=2, routed)           0.693    40.803    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3_n_0
    SLICE_X50Y26         LUT5 (Prop_lut5_I0_O)        0.124    40.927 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1/O
                         net (fo=12, routed)          0.955    41.883    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X44Y18         LUT6 (Prop_lut6_I4_O)        0.124    42.007 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14/O
                         net (fo=1, routed)           0.158    42.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.124    42.289 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8/O
                         net (fo=1, routed)           0.643    42.932    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I4_O)        0.124    43.056 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_2/O
                         net (fo=4, routed)           0.766    43.822    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_34
    SLICE_X52Y18         LUT2 (Prop_lut2_I0_O)        0.124    43.946 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___233/O
                         net (fo=48, routed)          1.163    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X51Y4          LUT4 (Prop_lut4_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.805    46.032    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I2_O)        0.326    46.358 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.788    47.147    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X51Y10         LUT5 (Prop_lut5_I0_O)        0.124    47.271 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.733    48.004    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X51Y10         LUT4 (Prop_lut4_I3_O)        0.124    48.128 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.533    49.661    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X56Y21         LUT5 (Prop_lut5_I3_O)        0.120    49.781 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___34_i_1/O
                         net (fo=14, routed)          0.840    50.621    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.355    50.976 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___31_i_4/O
                         net (fo=2, routed)           0.901    51.877    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/mtvec_q_reg[23]
    SLICE_X59Y25         LUT5 (Prop_lut5_I3_O)        0.326    52.203 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___27_i_4/O
                         net (fo=42, routed)          1.034    53.238    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/branch_in_ex_o_reg_1
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.150    53.388 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5/O
                         net (fo=27, routed)          1.199    54.587    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I3_O)        0.326    54.913 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4/O
                         net (fo=1, routed)           0.000    54.913    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4_n_0
    SLICE_X58Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    55.127 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q_reg[20]_i_2/O
                         net (fo=2, routed)           1.297    56.423    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[20]_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I0_O)        0.297    56.720 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[20]_i_1/O
                         net (fo=2, routed)           1.508    58.228    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[11]
    SLICE_X66Y20         LUT3 (Prop_lut3_I2_O)        0.124    58.352 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[20]_i_1/O
                         net (fo=4, routed)           0.659    59.012    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][20]
    SLICE_X65Y20         LUT2 (Prop_lut2_I0_O)        0.124    59.136 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    59.136    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/S[2]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    59.534 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    59.534    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.648 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.009    60.657    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X66Y19         LUT3 (Prop_lut3_I2_O)        0.124    60.781 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___220_i_8/O
                         net (fo=2, routed)           0.503    61.284    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X66Y19         LUT6 (Prop_lut6_I5_O)        0.124    61.408 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.532    62.940    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X85Y18         LUT3 (Prop_lut3_I0_O)        0.124    63.064 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_7/O
                         net (fo=73, routed)          1.462    64.526    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X68Y18         LUT5 (Prop_lut5_I3_O)        0.124    64.650 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[11]_i_2/O
                         net (fo=11, routed)          0.836    65.486    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[11]_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I4_O)        0.124    65.610 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_100/O
                         net (fo=6, routed)           1.088    66.698    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_1[1]
    SLICE_X75Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.205 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.205    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X75Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.319 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    67.319    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.433 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.349    68.782    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X82Y19         LUT4 (Prop_lut4_I0_O)        0.124    68.906 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10/O
                         net (fo=2, routed)           1.102    70.009    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10_n_0
    SLICE_X77Y19         LUT6 (Prop_lut6_I5_O)        0.124    70.133 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.717    70.850    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/outstanding_addr_req[1]_i_3_1
    SLICE_X85Y19         LUT6 (Prop_lut6_I2_O)        0.124    70.974 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_4/O
                         net (fo=6, routed)           3.252    74.226    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124    74.350 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_1/O
                         net (fo=5, routed)           1.496    75.846    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_instr_resp[gnt]
    SLICE_X62Y18         LUT3 (Prop_lut3_I2_O)        0.150    75.996 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___220/O
                         net (fo=30, routed)          2.719    78.715    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]_1[0]
    SLICE_X66Y20         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    65.413    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.513 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    66.024    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.115 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.543    67.659    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/clk
    SLICE_X66Y20         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[25]/C
                         clock pessimism              0.452    68.111    
                         clock uncertainty           -0.159    67.952    
    SLICE_X66Y20         FDCE (Setup_fdce_C_CE)      -0.393    67.559    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[25]
  -------------------------------------------------------------------
                         required time                         67.559    
                         arrival time                         -78.715    
  -------------------------------------------------------------------
                         slack                                -11.156    

Slack (VIOLATED) :        -11.106ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        76.322ns  (logic 10.734ns (14.064%)  route 65.588ns (85.936%))
  Logic Levels:           58  (CARRY4=10 LUT2=7 LUT3=7 LUT4=4 LUT5=8 LUT6=21 MUXF7=1)
  Clock Path Skew:        -0.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.991ns = ( 67.658 - 66.667 ) 
    Source Clock Delay      (SCD):    2.306ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.319    -0.398    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.274 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.576     0.303    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.404 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       1.902     2.306    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X66Y116        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDCE (Prop_fdce_C_Q)         0.518     2.824 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/Q
                         net (fo=62, routed)          0.987     3.811    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[4]
    SLICE_X81Y116        LUT6 (Prop_lut6_I5_O)        0.124     3.935 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__0/O
                         net (fo=2, routed)           0.643     4.578    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X81Y116        LUT4 (Prop_lut4_I1_O)        0.124     4.702 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.749     5.452    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X86Y116        LUT5 (Prop_lut5_I0_O)        0.124     5.576 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__1/O
                         net (fo=35, routed)          1.290     6.866    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X97Y102        LUT2 (Prop_lut2_I0_O)        0.124     6.990 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.809     9.798    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.124     9.922 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.927    10.849    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X65Y12         LUT6 (Prop_lut6_I5_O)        0.124    10.973 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.462    12.436    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X76Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.560 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.487    14.047    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y14         LUT2 (Prop_lut2_I0_O)        0.118    14.165 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.775    14.940    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X66Y14         LUT2 (Prop_lut2_I1_O)        0.326    15.266 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    15.266    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X66Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X66Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.896 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.896    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X66Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.013 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.013    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.130 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.409    17.539    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_10_0[0]
    SLICE_X85Y18         LUT6 (Prop_lut6_I1_O)        0.124    17.663 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           1.657    19.320    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X85Y17         LUT3 (Prop_lut3_I0_O)        0.124    19.444 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         0.959    20.403    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X73Y20         LUT3 (Prop_lut3_I1_O)        0.118    20.521 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.614    21.135    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X77Y20         LUT6 (Prop_lut6_I3_O)        0.326    21.461 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.486    23.947    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X79Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.332 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.402    26.734    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X82Y20         LUT6 (Prop_lut6_I4_O)        0.124    26.858 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           0.986    27.845    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X87Y21         LUT6 (Prop_lut6_I1_O)        0.124    27.969 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___220_i_5/O
                         net (fo=7, routed)           2.728    30.697    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X67Y18         LUT6 (Prop_lut6_I3_O)        0.124    30.821 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.810    33.630    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.124    33.754 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.708    37.462    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X55Y20         LUT5 (Prop_lut5_I0_O)        0.150    37.612 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_6/O
                         net (fo=1, routed)           1.097    38.709    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X51Y35         LUT6 (Prop_lut6_I5_O)        0.332    39.041 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_4/O
                         net (fo=1, routed)           0.945    39.986    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1_2
    SLICE_X49Y32         LUT6 (Prop_lut6_I4_O)        0.124    40.110 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3/O
                         net (fo=2, routed)           0.693    40.803    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3_n_0
    SLICE_X50Y26         LUT5 (Prop_lut5_I0_O)        0.124    40.927 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1/O
                         net (fo=12, routed)          0.955    41.883    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X44Y18         LUT6 (Prop_lut6_I4_O)        0.124    42.007 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14/O
                         net (fo=1, routed)           0.158    42.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.124    42.289 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8/O
                         net (fo=1, routed)           0.643    42.932    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I4_O)        0.124    43.056 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_2/O
                         net (fo=4, routed)           0.766    43.822    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_34
    SLICE_X52Y18         LUT2 (Prop_lut2_I0_O)        0.124    43.946 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___233/O
                         net (fo=48, routed)          1.163    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X51Y4          LUT4 (Prop_lut4_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.805    46.032    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I2_O)        0.326    46.358 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.788    47.147    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X51Y10         LUT5 (Prop_lut5_I0_O)        0.124    47.271 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.733    48.004    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X51Y10         LUT4 (Prop_lut4_I3_O)        0.124    48.128 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.533    49.661    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X56Y21         LUT5 (Prop_lut5_I3_O)        0.120    49.781 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___34_i_1/O
                         net (fo=14, routed)          0.840    50.621    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.355    50.976 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___31_i_4/O
                         net (fo=2, routed)           0.901    51.877    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/mtvec_q_reg[23]
    SLICE_X59Y25         LUT5 (Prop_lut5_I3_O)        0.326    52.203 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___27_i_4/O
                         net (fo=42, routed)          1.034    53.238    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/branch_in_ex_o_reg_1
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.150    53.388 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5/O
                         net (fo=27, routed)          1.199    54.587    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I3_O)        0.326    54.913 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4/O
                         net (fo=1, routed)           0.000    54.913    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4_n_0
    SLICE_X58Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    55.127 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q_reg[20]_i_2/O
                         net (fo=2, routed)           1.297    56.423    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[20]_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I0_O)        0.297    56.720 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[20]_i_1/O
                         net (fo=2, routed)           1.508    58.228    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[11]
    SLICE_X66Y20         LUT3 (Prop_lut3_I2_O)        0.124    58.352 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[20]_i_1/O
                         net (fo=4, routed)           0.659    59.012    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][20]
    SLICE_X65Y20         LUT2 (Prop_lut2_I0_O)        0.124    59.136 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    59.136    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/S[2]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    59.534 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    59.534    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.648 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.009    60.657    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X66Y19         LUT3 (Prop_lut3_I2_O)        0.124    60.781 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___220_i_8/O
                         net (fo=2, routed)           0.503    61.284    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X66Y19         LUT6 (Prop_lut6_I5_O)        0.124    61.408 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.532    62.940    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X85Y18         LUT3 (Prop_lut3_I0_O)        0.124    63.064 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_7/O
                         net (fo=73, routed)          1.462    64.526    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X68Y18         LUT5 (Prop_lut5_I3_O)        0.124    64.650 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[11]_i_2/O
                         net (fo=11, routed)          0.836    65.486    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[11]_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I4_O)        0.124    65.610 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_100/O
                         net (fo=6, routed)           1.088    66.698    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_1[1]
    SLICE_X75Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.205 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.205    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X75Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.319 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    67.319    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.433 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.349    68.782    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X82Y19         LUT4 (Prop_lut4_I0_O)        0.124    68.906 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10/O
                         net (fo=2, routed)           1.102    70.009    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10_n_0
    SLICE_X77Y19         LUT6 (Prop_lut6_I5_O)        0.124    70.133 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.717    70.850    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/outstanding_addr_req[1]_i_3_1
    SLICE_X85Y19         LUT6 (Prop_lut6_I2_O)        0.124    70.974 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_4/O
                         net (fo=6, routed)           3.252    74.226    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124    74.350 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_1/O
                         net (fo=5, routed)           1.496    75.846    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_instr_resp[gnt]
    SLICE_X62Y18         LUT3 (Prop_lut3_I2_O)        0.150    75.996 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___220/O
                         net (fo=30, routed)          2.632    78.628    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]_1[0]
    SLICE_X64Y21         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    65.413    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.513 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    66.024    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.115 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.542    67.658    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/clk
    SLICE_X64Y21         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[30]/C
                         clock pessimism              0.452    68.110    
                         clock uncertainty           -0.159    67.951    
    SLICE_X64Y21         FDCE (Setup_fdce_C_CE)      -0.429    67.522    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[30]
  -------------------------------------------------------------------
                         required time                         67.522    
                         arrival time                         -78.628    
  -------------------------------------------------------------------
                         slack                                -11.106    

Slack (VIOLATED) :        -11.106ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        76.322ns  (logic 10.734ns (14.064%)  route 65.588ns (85.936%))
  Logic Levels:           58  (CARRY4=10 LUT2=7 LUT3=7 LUT4=4 LUT5=8 LUT6=21 MUXF7=1)
  Clock Path Skew:        -0.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.991ns = ( 67.658 - 66.667 ) 
    Source Clock Delay      (SCD):    2.306ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.319    -0.398    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.274 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.576     0.303    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.404 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       1.902     2.306    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X66Y116        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDCE (Prop_fdce_C_Q)         0.518     2.824 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/Q
                         net (fo=62, routed)          0.987     3.811    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[4]
    SLICE_X81Y116        LUT6 (Prop_lut6_I5_O)        0.124     3.935 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__0/O
                         net (fo=2, routed)           0.643     4.578    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X81Y116        LUT4 (Prop_lut4_I1_O)        0.124     4.702 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.749     5.452    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X86Y116        LUT5 (Prop_lut5_I0_O)        0.124     5.576 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__1/O
                         net (fo=35, routed)          1.290     6.866    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X97Y102        LUT2 (Prop_lut2_I0_O)        0.124     6.990 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.809     9.798    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.124     9.922 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.927    10.849    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X65Y12         LUT6 (Prop_lut6_I5_O)        0.124    10.973 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.462    12.436    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X76Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.560 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.487    14.047    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y14         LUT2 (Prop_lut2_I0_O)        0.118    14.165 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.775    14.940    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X66Y14         LUT2 (Prop_lut2_I1_O)        0.326    15.266 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    15.266    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X66Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X66Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.896 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.896    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X66Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.013 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.013    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.130 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.409    17.539    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_10_0[0]
    SLICE_X85Y18         LUT6 (Prop_lut6_I1_O)        0.124    17.663 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           1.657    19.320    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X85Y17         LUT3 (Prop_lut3_I0_O)        0.124    19.444 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         0.959    20.403    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X73Y20         LUT3 (Prop_lut3_I1_O)        0.118    20.521 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.614    21.135    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X77Y20         LUT6 (Prop_lut6_I3_O)        0.326    21.461 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.486    23.947    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X79Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.332 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.402    26.734    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X82Y20         LUT6 (Prop_lut6_I4_O)        0.124    26.858 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           0.986    27.845    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X87Y21         LUT6 (Prop_lut6_I1_O)        0.124    27.969 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___220_i_5/O
                         net (fo=7, routed)           2.728    30.697    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X67Y18         LUT6 (Prop_lut6_I3_O)        0.124    30.821 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.810    33.630    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.124    33.754 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.708    37.462    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X55Y20         LUT5 (Prop_lut5_I0_O)        0.150    37.612 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_6/O
                         net (fo=1, routed)           1.097    38.709    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X51Y35         LUT6 (Prop_lut6_I5_O)        0.332    39.041 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_4/O
                         net (fo=1, routed)           0.945    39.986    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1_2
    SLICE_X49Y32         LUT6 (Prop_lut6_I4_O)        0.124    40.110 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3/O
                         net (fo=2, routed)           0.693    40.803    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3_n_0
    SLICE_X50Y26         LUT5 (Prop_lut5_I0_O)        0.124    40.927 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1/O
                         net (fo=12, routed)          0.955    41.883    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X44Y18         LUT6 (Prop_lut6_I4_O)        0.124    42.007 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14/O
                         net (fo=1, routed)           0.158    42.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.124    42.289 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8/O
                         net (fo=1, routed)           0.643    42.932    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I4_O)        0.124    43.056 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_2/O
                         net (fo=4, routed)           0.766    43.822    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_34
    SLICE_X52Y18         LUT2 (Prop_lut2_I0_O)        0.124    43.946 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___233/O
                         net (fo=48, routed)          1.163    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X51Y4          LUT4 (Prop_lut4_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.805    46.032    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I2_O)        0.326    46.358 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.788    47.147    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X51Y10         LUT5 (Prop_lut5_I0_O)        0.124    47.271 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.733    48.004    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X51Y10         LUT4 (Prop_lut4_I3_O)        0.124    48.128 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.533    49.661    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X56Y21         LUT5 (Prop_lut5_I3_O)        0.120    49.781 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___34_i_1/O
                         net (fo=14, routed)          0.840    50.621    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.355    50.976 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___31_i_4/O
                         net (fo=2, routed)           0.901    51.877    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/mtvec_q_reg[23]
    SLICE_X59Y25         LUT5 (Prop_lut5_I3_O)        0.326    52.203 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___27_i_4/O
                         net (fo=42, routed)          1.034    53.238    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/branch_in_ex_o_reg_1
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.150    53.388 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5/O
                         net (fo=27, routed)          1.199    54.587    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I3_O)        0.326    54.913 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4/O
                         net (fo=1, routed)           0.000    54.913    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4_n_0
    SLICE_X58Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    55.127 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q_reg[20]_i_2/O
                         net (fo=2, routed)           1.297    56.423    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[20]_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I0_O)        0.297    56.720 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[20]_i_1/O
                         net (fo=2, routed)           1.508    58.228    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[11]
    SLICE_X66Y20         LUT3 (Prop_lut3_I2_O)        0.124    58.352 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[20]_i_1/O
                         net (fo=4, routed)           0.659    59.012    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][20]
    SLICE_X65Y20         LUT2 (Prop_lut2_I0_O)        0.124    59.136 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    59.136    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/S[2]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    59.534 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    59.534    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.648 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.009    60.657    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X66Y19         LUT3 (Prop_lut3_I2_O)        0.124    60.781 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___220_i_8/O
                         net (fo=2, routed)           0.503    61.284    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X66Y19         LUT6 (Prop_lut6_I5_O)        0.124    61.408 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.532    62.940    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X85Y18         LUT3 (Prop_lut3_I0_O)        0.124    63.064 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_7/O
                         net (fo=73, routed)          1.462    64.526    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X68Y18         LUT5 (Prop_lut5_I3_O)        0.124    64.650 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[11]_i_2/O
                         net (fo=11, routed)          0.836    65.486    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[11]_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I4_O)        0.124    65.610 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_100/O
                         net (fo=6, routed)           1.088    66.698    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_1[1]
    SLICE_X75Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.205 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.205    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X75Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.319 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    67.319    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.433 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.349    68.782    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X82Y19         LUT4 (Prop_lut4_I0_O)        0.124    68.906 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10/O
                         net (fo=2, routed)           1.102    70.009    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10_n_0
    SLICE_X77Y19         LUT6 (Prop_lut6_I5_O)        0.124    70.133 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.717    70.850    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/outstanding_addr_req[1]_i_3_1
    SLICE_X85Y19         LUT6 (Prop_lut6_I2_O)        0.124    70.974 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_4/O
                         net (fo=6, routed)           3.252    74.226    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124    74.350 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_1/O
                         net (fo=5, routed)           1.496    75.846    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_instr_resp[gnt]
    SLICE_X62Y18         LUT3 (Prop_lut3_I2_O)        0.150    75.996 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___220/O
                         net (fo=30, routed)          2.632    78.628    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]_1[0]
    SLICE_X64Y21         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    65.413    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.513 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    66.024    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.115 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.542    67.658    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/clk
    SLICE_X64Y21         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]/C
                         clock pessimism              0.452    68.110    
                         clock uncertainty           -0.159    67.951    
    SLICE_X64Y21         FDCE (Setup_fdce_C_CE)      -0.429    67.522    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]
  -------------------------------------------------------------------
                         required time                         67.522    
                         arrival time                         -78.628    
  -------------------------------------------------------------------
                         slack                                -11.106    

Slack (VIOLATED) :        -11.028ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        76.246ns  (logic 10.734ns (14.078%)  route 65.512ns (85.922%))
  Logic Levels:           58  (CARRY4=10 LUT2=7 LUT3=7 LUT4=4 LUT5=8 LUT6=21 MUXF7=1)
  Clock Path Skew:        -0.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.992ns = ( 67.659 - 66.667 ) 
    Source Clock Delay      (SCD):    2.306ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.319    -0.398    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.274 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.576     0.303    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.404 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       1.902     2.306    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X66Y116        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDCE (Prop_fdce_C_Q)         0.518     2.824 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/Q
                         net (fo=62, routed)          0.987     3.811    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[4]
    SLICE_X81Y116        LUT6 (Prop_lut6_I5_O)        0.124     3.935 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__0/O
                         net (fo=2, routed)           0.643     4.578    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X81Y116        LUT4 (Prop_lut4_I1_O)        0.124     4.702 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.749     5.452    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X86Y116        LUT5 (Prop_lut5_I0_O)        0.124     5.576 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__1/O
                         net (fo=35, routed)          1.290     6.866    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X97Y102        LUT2 (Prop_lut2_I0_O)        0.124     6.990 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.809     9.798    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.124     9.922 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.927    10.849    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X65Y12         LUT6 (Prop_lut6_I5_O)        0.124    10.973 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.462    12.436    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X76Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.560 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.487    14.047    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y14         LUT2 (Prop_lut2_I0_O)        0.118    14.165 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.775    14.940    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X66Y14         LUT2 (Prop_lut2_I1_O)        0.326    15.266 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    15.266    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X66Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X66Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.896 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.896    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X66Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.013 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.013    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.130 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.409    17.539    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_10_0[0]
    SLICE_X85Y18         LUT6 (Prop_lut6_I1_O)        0.124    17.663 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           1.657    19.320    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X85Y17         LUT3 (Prop_lut3_I0_O)        0.124    19.444 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         0.959    20.403    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X73Y20         LUT3 (Prop_lut3_I1_O)        0.118    20.521 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.614    21.135    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X77Y20         LUT6 (Prop_lut6_I3_O)        0.326    21.461 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.486    23.947    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X79Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.332 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.402    26.734    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X82Y20         LUT6 (Prop_lut6_I4_O)        0.124    26.858 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           0.986    27.845    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X87Y21         LUT6 (Prop_lut6_I1_O)        0.124    27.969 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___220_i_5/O
                         net (fo=7, routed)           2.728    30.697    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X67Y18         LUT6 (Prop_lut6_I3_O)        0.124    30.821 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.810    33.630    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.124    33.754 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.708    37.462    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X55Y20         LUT5 (Prop_lut5_I0_O)        0.150    37.612 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_6/O
                         net (fo=1, routed)           1.097    38.709    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X51Y35         LUT6 (Prop_lut6_I5_O)        0.332    39.041 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_4/O
                         net (fo=1, routed)           0.945    39.986    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1_2
    SLICE_X49Y32         LUT6 (Prop_lut6_I4_O)        0.124    40.110 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3/O
                         net (fo=2, routed)           0.693    40.803    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3_n_0
    SLICE_X50Y26         LUT5 (Prop_lut5_I0_O)        0.124    40.927 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1/O
                         net (fo=12, routed)          0.955    41.883    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X44Y18         LUT6 (Prop_lut6_I4_O)        0.124    42.007 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14/O
                         net (fo=1, routed)           0.158    42.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.124    42.289 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8/O
                         net (fo=1, routed)           0.643    42.932    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I4_O)        0.124    43.056 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_2/O
                         net (fo=4, routed)           0.766    43.822    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_34
    SLICE_X52Y18         LUT2 (Prop_lut2_I0_O)        0.124    43.946 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___233/O
                         net (fo=48, routed)          1.163    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X51Y4          LUT4 (Prop_lut4_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.805    46.032    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I2_O)        0.326    46.358 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.788    47.147    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X51Y10         LUT5 (Prop_lut5_I0_O)        0.124    47.271 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.733    48.004    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X51Y10         LUT4 (Prop_lut4_I3_O)        0.124    48.128 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.533    49.661    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X56Y21         LUT5 (Prop_lut5_I3_O)        0.120    49.781 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___34_i_1/O
                         net (fo=14, routed)          0.840    50.621    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.355    50.976 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___31_i_4/O
                         net (fo=2, routed)           0.901    51.877    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/mtvec_q_reg[23]
    SLICE_X59Y25         LUT5 (Prop_lut5_I3_O)        0.326    52.203 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___27_i_4/O
                         net (fo=42, routed)          1.034    53.238    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/branch_in_ex_o_reg_1
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.150    53.388 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5/O
                         net (fo=27, routed)          1.199    54.587    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I3_O)        0.326    54.913 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4/O
                         net (fo=1, routed)           0.000    54.913    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4_n_0
    SLICE_X58Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    55.127 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q_reg[20]_i_2/O
                         net (fo=2, routed)           1.297    56.423    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[20]_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I0_O)        0.297    56.720 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[20]_i_1/O
                         net (fo=2, routed)           1.508    58.228    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[11]
    SLICE_X66Y20         LUT3 (Prop_lut3_I2_O)        0.124    58.352 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[20]_i_1/O
                         net (fo=4, routed)           0.659    59.012    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][20]
    SLICE_X65Y20         LUT2 (Prop_lut2_I0_O)        0.124    59.136 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    59.136    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/S[2]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    59.534 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    59.534    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.648 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.009    60.657    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X66Y19         LUT3 (Prop_lut3_I2_O)        0.124    60.781 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___220_i_8/O
                         net (fo=2, routed)           0.503    61.284    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X66Y19         LUT6 (Prop_lut6_I5_O)        0.124    61.408 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.532    62.940    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X85Y18         LUT3 (Prop_lut3_I0_O)        0.124    63.064 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_7/O
                         net (fo=73, routed)          1.462    64.526    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X68Y18         LUT5 (Prop_lut5_I3_O)        0.124    64.650 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[11]_i_2/O
                         net (fo=11, routed)          0.836    65.486    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[11]_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I4_O)        0.124    65.610 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_100/O
                         net (fo=6, routed)           1.088    66.698    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_1[1]
    SLICE_X75Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.205 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.205    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X75Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.319 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    67.319    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.433 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.349    68.782    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X82Y19         LUT4 (Prop_lut4_I0_O)        0.124    68.906 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10/O
                         net (fo=2, routed)           1.102    70.009    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10_n_0
    SLICE_X77Y19         LUT6 (Prop_lut6_I5_O)        0.124    70.133 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.717    70.850    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/outstanding_addr_req[1]_i_3_1
    SLICE_X85Y19         LUT6 (Prop_lut6_I2_O)        0.124    70.974 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_4/O
                         net (fo=6, routed)           3.252    74.226    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124    74.350 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_1/O
                         net (fo=5, routed)           1.496    75.846    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_instr_resp[gnt]
    SLICE_X62Y18         LUT3 (Prop_lut3_I2_O)        0.150    75.996 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___220/O
                         net (fo=30, routed)          2.556    78.551    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]_1[0]
    SLICE_X65Y19         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    65.413    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.513 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    66.024    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.115 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.543    67.659    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/clk
    SLICE_X65Y19         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[19]/C
                         clock pessimism              0.452    68.111    
                         clock uncertainty           -0.159    67.952    
    SLICE_X65Y19         FDCE (Setup_fdce_C_CE)      -0.429    67.523    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         67.523    
                         arrival time                         -78.551    
  -------------------------------------------------------------------
                         slack                                -11.028    

Slack (VIOLATED) :        -11.028ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        76.246ns  (logic 10.734ns (14.078%)  route 65.512ns (85.922%))
  Logic Levels:           58  (CARRY4=10 LUT2=7 LUT3=7 LUT4=4 LUT5=8 LUT6=21 MUXF7=1)
  Clock Path Skew:        -0.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.992ns = ( 67.659 - 66.667 ) 
    Source Clock Delay      (SCD):    2.306ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.319    -0.398    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.274 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.576     0.303    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.404 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       1.902     2.306    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X66Y116        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDCE (Prop_fdce_C_Q)         0.518     2.824 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/Q
                         net (fo=62, routed)          0.987     3.811    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[4]
    SLICE_X81Y116        LUT6 (Prop_lut6_I5_O)        0.124     3.935 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__0/O
                         net (fo=2, routed)           0.643     4.578    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X81Y116        LUT4 (Prop_lut4_I1_O)        0.124     4.702 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.749     5.452    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X86Y116        LUT5 (Prop_lut5_I0_O)        0.124     5.576 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__1/O
                         net (fo=35, routed)          1.290     6.866    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X97Y102        LUT2 (Prop_lut2_I0_O)        0.124     6.990 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.809     9.798    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.124     9.922 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.927    10.849    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X65Y12         LUT6 (Prop_lut6_I5_O)        0.124    10.973 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.462    12.436    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X76Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.560 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.487    14.047    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y14         LUT2 (Prop_lut2_I0_O)        0.118    14.165 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.775    14.940    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X66Y14         LUT2 (Prop_lut2_I1_O)        0.326    15.266 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    15.266    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X66Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X66Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.896 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.896    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X66Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.013 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.013    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.130 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.409    17.539    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_10_0[0]
    SLICE_X85Y18         LUT6 (Prop_lut6_I1_O)        0.124    17.663 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           1.657    19.320    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X85Y17         LUT3 (Prop_lut3_I0_O)        0.124    19.444 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         0.959    20.403    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X73Y20         LUT3 (Prop_lut3_I1_O)        0.118    20.521 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.614    21.135    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X77Y20         LUT6 (Prop_lut6_I3_O)        0.326    21.461 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.486    23.947    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X79Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.332 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.402    26.734    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X82Y20         LUT6 (Prop_lut6_I4_O)        0.124    26.858 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           0.986    27.845    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X87Y21         LUT6 (Prop_lut6_I1_O)        0.124    27.969 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___220_i_5/O
                         net (fo=7, routed)           2.728    30.697    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X67Y18         LUT6 (Prop_lut6_I3_O)        0.124    30.821 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.810    33.630    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.124    33.754 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.708    37.462    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X55Y20         LUT5 (Prop_lut5_I0_O)        0.150    37.612 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_6/O
                         net (fo=1, routed)           1.097    38.709    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X51Y35         LUT6 (Prop_lut6_I5_O)        0.332    39.041 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_4/O
                         net (fo=1, routed)           0.945    39.986    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1_2
    SLICE_X49Y32         LUT6 (Prop_lut6_I4_O)        0.124    40.110 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3/O
                         net (fo=2, routed)           0.693    40.803    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3_n_0
    SLICE_X50Y26         LUT5 (Prop_lut5_I0_O)        0.124    40.927 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1/O
                         net (fo=12, routed)          0.955    41.883    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X44Y18         LUT6 (Prop_lut6_I4_O)        0.124    42.007 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14/O
                         net (fo=1, routed)           0.158    42.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.124    42.289 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8/O
                         net (fo=1, routed)           0.643    42.932    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I4_O)        0.124    43.056 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_2/O
                         net (fo=4, routed)           0.766    43.822    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_34
    SLICE_X52Y18         LUT2 (Prop_lut2_I0_O)        0.124    43.946 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___233/O
                         net (fo=48, routed)          1.163    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X51Y4          LUT4 (Prop_lut4_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.805    46.032    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I2_O)        0.326    46.358 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.788    47.147    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X51Y10         LUT5 (Prop_lut5_I0_O)        0.124    47.271 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.733    48.004    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X51Y10         LUT4 (Prop_lut4_I3_O)        0.124    48.128 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.533    49.661    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X56Y21         LUT5 (Prop_lut5_I3_O)        0.120    49.781 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___34_i_1/O
                         net (fo=14, routed)          0.840    50.621    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.355    50.976 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___31_i_4/O
                         net (fo=2, routed)           0.901    51.877    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/mtvec_q_reg[23]
    SLICE_X59Y25         LUT5 (Prop_lut5_I3_O)        0.326    52.203 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___27_i_4/O
                         net (fo=42, routed)          1.034    53.238    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/branch_in_ex_o_reg_1
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.150    53.388 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5/O
                         net (fo=27, routed)          1.199    54.587    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I3_O)        0.326    54.913 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4/O
                         net (fo=1, routed)           0.000    54.913    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4_n_0
    SLICE_X58Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    55.127 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q_reg[20]_i_2/O
                         net (fo=2, routed)           1.297    56.423    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[20]_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I0_O)        0.297    56.720 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[20]_i_1/O
                         net (fo=2, routed)           1.508    58.228    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[11]
    SLICE_X66Y20         LUT3 (Prop_lut3_I2_O)        0.124    58.352 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[20]_i_1/O
                         net (fo=4, routed)           0.659    59.012    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][20]
    SLICE_X65Y20         LUT2 (Prop_lut2_I0_O)        0.124    59.136 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    59.136    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/S[2]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    59.534 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    59.534    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.648 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.009    60.657    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X66Y19         LUT3 (Prop_lut3_I2_O)        0.124    60.781 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___220_i_8/O
                         net (fo=2, routed)           0.503    61.284    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X66Y19         LUT6 (Prop_lut6_I5_O)        0.124    61.408 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.532    62.940    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X85Y18         LUT3 (Prop_lut3_I0_O)        0.124    63.064 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_7/O
                         net (fo=73, routed)          1.462    64.526    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X68Y18         LUT5 (Prop_lut5_I3_O)        0.124    64.650 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[11]_i_2/O
                         net (fo=11, routed)          0.836    65.486    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[11]_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I4_O)        0.124    65.610 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_100/O
                         net (fo=6, routed)           1.088    66.698    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_1[1]
    SLICE_X75Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.205 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.205    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X75Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.319 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    67.319    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.433 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.349    68.782    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X82Y19         LUT4 (Prop_lut4_I0_O)        0.124    68.906 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10/O
                         net (fo=2, routed)           1.102    70.009    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10_n_0
    SLICE_X77Y19         LUT6 (Prop_lut6_I5_O)        0.124    70.133 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.717    70.850    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/outstanding_addr_req[1]_i_3_1
    SLICE_X85Y19         LUT6 (Prop_lut6_I2_O)        0.124    70.974 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_4/O
                         net (fo=6, routed)           3.252    74.226    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124    74.350 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_1/O
                         net (fo=5, routed)           1.496    75.846    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_instr_resp[gnt]
    SLICE_X62Y18         LUT3 (Prop_lut3_I2_O)        0.150    75.996 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___220/O
                         net (fo=30, routed)          2.556    78.551    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]_1[0]
    SLICE_X65Y19         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    65.413    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.513 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    66.024    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.115 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.543    67.659    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/clk
    SLICE_X65Y19         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[22]/C
                         clock pessimism              0.452    68.111    
                         clock uncertainty           -0.159    67.952    
    SLICE_X65Y19         FDCE (Setup_fdce_C_CE)      -0.429    67.523    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[22]
  -------------------------------------------------------------------
                         required time                         67.523    
                         arrival time                         -78.551    
  -------------------------------------------------------------------
                         slack                                -11.028    

Slack (VIOLATED) :        -11.028ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        76.246ns  (logic 10.734ns (14.078%)  route 65.512ns (85.922%))
  Logic Levels:           58  (CARRY4=10 LUT2=7 LUT3=7 LUT4=4 LUT5=8 LUT6=21 MUXF7=1)
  Clock Path Skew:        -0.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.992ns = ( 67.659 - 66.667 ) 
    Source Clock Delay      (SCD):    2.306ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.319    -0.398    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.274 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.576     0.303    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.404 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       1.902     2.306    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X66Y116        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDCE (Prop_fdce_C_Q)         0.518     2.824 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/Q
                         net (fo=62, routed)          0.987     3.811    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[4]
    SLICE_X81Y116        LUT6 (Prop_lut6_I5_O)        0.124     3.935 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__0/O
                         net (fo=2, routed)           0.643     4.578    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X81Y116        LUT4 (Prop_lut4_I1_O)        0.124     4.702 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.749     5.452    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X86Y116        LUT5 (Prop_lut5_I0_O)        0.124     5.576 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__1/O
                         net (fo=35, routed)          1.290     6.866    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X97Y102        LUT2 (Prop_lut2_I0_O)        0.124     6.990 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.809     9.798    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.124     9.922 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.927    10.849    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X65Y12         LUT6 (Prop_lut6_I5_O)        0.124    10.973 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.462    12.436    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X76Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.560 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.487    14.047    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y14         LUT2 (Prop_lut2_I0_O)        0.118    14.165 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.775    14.940    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X66Y14         LUT2 (Prop_lut2_I1_O)        0.326    15.266 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    15.266    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X66Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X66Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.896 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.896    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X66Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.013 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.013    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.130 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.409    17.539    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_10_0[0]
    SLICE_X85Y18         LUT6 (Prop_lut6_I1_O)        0.124    17.663 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           1.657    19.320    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X85Y17         LUT3 (Prop_lut3_I0_O)        0.124    19.444 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         0.959    20.403    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X73Y20         LUT3 (Prop_lut3_I1_O)        0.118    20.521 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.614    21.135    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X77Y20         LUT6 (Prop_lut6_I3_O)        0.326    21.461 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.486    23.947    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X79Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.332 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.402    26.734    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X82Y20         LUT6 (Prop_lut6_I4_O)        0.124    26.858 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           0.986    27.845    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X87Y21         LUT6 (Prop_lut6_I1_O)        0.124    27.969 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___220_i_5/O
                         net (fo=7, routed)           2.728    30.697    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X67Y18         LUT6 (Prop_lut6_I3_O)        0.124    30.821 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.810    33.630    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.124    33.754 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.708    37.462    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X55Y20         LUT5 (Prop_lut5_I0_O)        0.150    37.612 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_6/O
                         net (fo=1, routed)           1.097    38.709    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X51Y35         LUT6 (Prop_lut6_I5_O)        0.332    39.041 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_4/O
                         net (fo=1, routed)           0.945    39.986    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1_2
    SLICE_X49Y32         LUT6 (Prop_lut6_I4_O)        0.124    40.110 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3/O
                         net (fo=2, routed)           0.693    40.803    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3_n_0
    SLICE_X50Y26         LUT5 (Prop_lut5_I0_O)        0.124    40.927 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1/O
                         net (fo=12, routed)          0.955    41.883    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X44Y18         LUT6 (Prop_lut6_I4_O)        0.124    42.007 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14/O
                         net (fo=1, routed)           0.158    42.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.124    42.289 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8/O
                         net (fo=1, routed)           0.643    42.932    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I4_O)        0.124    43.056 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_2/O
                         net (fo=4, routed)           0.766    43.822    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_34
    SLICE_X52Y18         LUT2 (Prop_lut2_I0_O)        0.124    43.946 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___233/O
                         net (fo=48, routed)          1.163    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X51Y4          LUT4 (Prop_lut4_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.805    46.032    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I2_O)        0.326    46.358 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.788    47.147    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X51Y10         LUT5 (Prop_lut5_I0_O)        0.124    47.271 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.733    48.004    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X51Y10         LUT4 (Prop_lut4_I3_O)        0.124    48.128 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.533    49.661    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X56Y21         LUT5 (Prop_lut5_I3_O)        0.120    49.781 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___34_i_1/O
                         net (fo=14, routed)          0.840    50.621    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.355    50.976 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___31_i_4/O
                         net (fo=2, routed)           0.901    51.877    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/mtvec_q_reg[23]
    SLICE_X59Y25         LUT5 (Prop_lut5_I3_O)        0.326    52.203 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___27_i_4/O
                         net (fo=42, routed)          1.034    53.238    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/branch_in_ex_o_reg_1
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.150    53.388 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5/O
                         net (fo=27, routed)          1.199    54.587    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I3_O)        0.326    54.913 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4/O
                         net (fo=1, routed)           0.000    54.913    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4_n_0
    SLICE_X58Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    55.127 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q_reg[20]_i_2/O
                         net (fo=2, routed)           1.297    56.423    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[20]_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I0_O)        0.297    56.720 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[20]_i_1/O
                         net (fo=2, routed)           1.508    58.228    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[11]
    SLICE_X66Y20         LUT3 (Prop_lut3_I2_O)        0.124    58.352 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[20]_i_1/O
                         net (fo=4, routed)           0.659    59.012    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][20]
    SLICE_X65Y20         LUT2 (Prop_lut2_I0_O)        0.124    59.136 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    59.136    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/S[2]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    59.534 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    59.534    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.648 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.009    60.657    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X66Y19         LUT3 (Prop_lut3_I2_O)        0.124    60.781 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___220_i_8/O
                         net (fo=2, routed)           0.503    61.284    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X66Y19         LUT6 (Prop_lut6_I5_O)        0.124    61.408 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.532    62.940    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X85Y18         LUT3 (Prop_lut3_I0_O)        0.124    63.064 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_7/O
                         net (fo=73, routed)          1.462    64.526    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X68Y18         LUT5 (Prop_lut5_I3_O)        0.124    64.650 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[11]_i_2/O
                         net (fo=11, routed)          0.836    65.486    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[11]_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I4_O)        0.124    65.610 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_100/O
                         net (fo=6, routed)           1.088    66.698    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_1[1]
    SLICE_X75Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.205 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.205    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X75Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.319 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    67.319    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.433 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.349    68.782    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X82Y19         LUT4 (Prop_lut4_I0_O)        0.124    68.906 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10/O
                         net (fo=2, routed)           1.102    70.009    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10_n_0
    SLICE_X77Y19         LUT6 (Prop_lut6_I5_O)        0.124    70.133 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.717    70.850    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/outstanding_addr_req[1]_i_3_1
    SLICE_X85Y19         LUT6 (Prop_lut6_I2_O)        0.124    70.974 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_4/O
                         net (fo=6, routed)           3.252    74.226    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124    74.350 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_1/O
                         net (fo=5, routed)           1.496    75.846    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_instr_resp[gnt]
    SLICE_X62Y18         LUT3 (Prop_lut3_I2_O)        0.150    75.996 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___220/O
                         net (fo=30, routed)          2.556    78.551    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]_1[0]
    SLICE_X65Y19         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    65.413    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.513 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    66.024    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.115 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.543    67.659    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/clk
    SLICE_X65Y19         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[23]/C
                         clock pessimism              0.452    68.111    
                         clock uncertainty           -0.159    67.952    
    SLICE_X65Y19         FDCE (Setup_fdce_C_CE)      -0.429    67.523    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[23]
  -------------------------------------------------------------------
                         required time                         67.523    
                         arrival time                         -78.551    
  -------------------------------------------------------------------
                         slack                                -11.028    

Slack (VIOLATED) :        -11.028ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        76.246ns  (logic 10.734ns (14.078%)  route 65.512ns (85.922%))
  Logic Levels:           58  (CARRY4=10 LUT2=7 LUT3=7 LUT4=4 LUT5=8 LUT6=21 MUXF7=1)
  Clock Path Skew:        -0.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.992ns = ( 67.659 - 66.667 ) 
    Source Clock Delay      (SCD):    2.306ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.319    -0.398    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.274 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.576     0.303    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.404 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       1.902     2.306    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X66Y116        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDCE (Prop_fdce_C_Q)         0.518     2.824 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/Q
                         net (fo=62, routed)          0.987     3.811    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[4]
    SLICE_X81Y116        LUT6 (Prop_lut6_I5_O)        0.124     3.935 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__0/O
                         net (fo=2, routed)           0.643     4.578    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X81Y116        LUT4 (Prop_lut4_I1_O)        0.124     4.702 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.749     5.452    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X86Y116        LUT5 (Prop_lut5_I0_O)        0.124     5.576 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__1/O
                         net (fo=35, routed)          1.290     6.866    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X97Y102        LUT2 (Prop_lut2_I0_O)        0.124     6.990 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.809     9.798    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.124     9.922 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.927    10.849    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X65Y12         LUT6 (Prop_lut6_I5_O)        0.124    10.973 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.462    12.436    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X76Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.560 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.487    14.047    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y14         LUT2 (Prop_lut2_I0_O)        0.118    14.165 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.775    14.940    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X66Y14         LUT2 (Prop_lut2_I1_O)        0.326    15.266 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    15.266    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X66Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X66Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.896 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.896    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X66Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.013 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.013    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.130 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.409    17.539    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_10_0[0]
    SLICE_X85Y18         LUT6 (Prop_lut6_I1_O)        0.124    17.663 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           1.657    19.320    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X85Y17         LUT3 (Prop_lut3_I0_O)        0.124    19.444 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         0.959    20.403    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X73Y20         LUT3 (Prop_lut3_I1_O)        0.118    20.521 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.614    21.135    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X77Y20         LUT6 (Prop_lut6_I3_O)        0.326    21.461 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.486    23.947    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X79Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.332 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.402    26.734    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X82Y20         LUT6 (Prop_lut6_I4_O)        0.124    26.858 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           0.986    27.845    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X87Y21         LUT6 (Prop_lut6_I1_O)        0.124    27.969 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___220_i_5/O
                         net (fo=7, routed)           2.728    30.697    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X67Y18         LUT6 (Prop_lut6_I3_O)        0.124    30.821 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.810    33.630    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.124    33.754 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.708    37.462    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X55Y20         LUT5 (Prop_lut5_I0_O)        0.150    37.612 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_6/O
                         net (fo=1, routed)           1.097    38.709    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X51Y35         LUT6 (Prop_lut6_I5_O)        0.332    39.041 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_4/O
                         net (fo=1, routed)           0.945    39.986    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1_2
    SLICE_X49Y32         LUT6 (Prop_lut6_I4_O)        0.124    40.110 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3/O
                         net (fo=2, routed)           0.693    40.803    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3_n_0
    SLICE_X50Y26         LUT5 (Prop_lut5_I0_O)        0.124    40.927 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1/O
                         net (fo=12, routed)          0.955    41.883    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X44Y18         LUT6 (Prop_lut6_I4_O)        0.124    42.007 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14/O
                         net (fo=1, routed)           0.158    42.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.124    42.289 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8/O
                         net (fo=1, routed)           0.643    42.932    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I4_O)        0.124    43.056 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_2/O
                         net (fo=4, routed)           0.766    43.822    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_34
    SLICE_X52Y18         LUT2 (Prop_lut2_I0_O)        0.124    43.946 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___233/O
                         net (fo=48, routed)          1.163    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X51Y4          LUT4 (Prop_lut4_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.805    46.032    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I2_O)        0.326    46.358 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.788    47.147    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X51Y10         LUT5 (Prop_lut5_I0_O)        0.124    47.271 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.733    48.004    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X51Y10         LUT4 (Prop_lut4_I3_O)        0.124    48.128 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.533    49.661    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X56Y21         LUT5 (Prop_lut5_I3_O)        0.120    49.781 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___34_i_1/O
                         net (fo=14, routed)          0.840    50.621    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.355    50.976 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___31_i_4/O
                         net (fo=2, routed)           0.901    51.877    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/mtvec_q_reg[23]
    SLICE_X59Y25         LUT5 (Prop_lut5_I3_O)        0.326    52.203 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___27_i_4/O
                         net (fo=42, routed)          1.034    53.238    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/branch_in_ex_o_reg_1
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.150    53.388 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5/O
                         net (fo=27, routed)          1.199    54.587    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I3_O)        0.326    54.913 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4/O
                         net (fo=1, routed)           0.000    54.913    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4_n_0
    SLICE_X58Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    55.127 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q_reg[20]_i_2/O
                         net (fo=2, routed)           1.297    56.423    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[20]_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I0_O)        0.297    56.720 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[20]_i_1/O
                         net (fo=2, routed)           1.508    58.228    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[11]
    SLICE_X66Y20         LUT3 (Prop_lut3_I2_O)        0.124    58.352 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[20]_i_1/O
                         net (fo=4, routed)           0.659    59.012    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][20]
    SLICE_X65Y20         LUT2 (Prop_lut2_I0_O)        0.124    59.136 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    59.136    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/S[2]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    59.534 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    59.534    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.648 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.009    60.657    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X66Y19         LUT3 (Prop_lut3_I2_O)        0.124    60.781 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___220_i_8/O
                         net (fo=2, routed)           0.503    61.284    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X66Y19         LUT6 (Prop_lut6_I5_O)        0.124    61.408 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.532    62.940    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X85Y18         LUT3 (Prop_lut3_I0_O)        0.124    63.064 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_7/O
                         net (fo=73, routed)          1.462    64.526    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X68Y18         LUT5 (Prop_lut5_I3_O)        0.124    64.650 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[11]_i_2/O
                         net (fo=11, routed)          0.836    65.486    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[11]_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I4_O)        0.124    65.610 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_100/O
                         net (fo=6, routed)           1.088    66.698    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_1[1]
    SLICE_X75Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.205 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.205    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X75Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.319 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    67.319    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.433 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.349    68.782    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X82Y19         LUT4 (Prop_lut4_I0_O)        0.124    68.906 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10/O
                         net (fo=2, routed)           1.102    70.009    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10_n_0
    SLICE_X77Y19         LUT6 (Prop_lut6_I5_O)        0.124    70.133 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.717    70.850    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/outstanding_addr_req[1]_i_3_1
    SLICE_X85Y19         LUT6 (Prop_lut6_I2_O)        0.124    70.974 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_4/O
                         net (fo=6, routed)           3.252    74.226    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124    74.350 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_1/O
                         net (fo=5, routed)           1.496    75.846    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_instr_resp[gnt]
    SLICE_X62Y18         LUT3 (Prop_lut3_I2_O)        0.150    75.996 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___220/O
                         net (fo=30, routed)          2.556    78.551    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]_1[0]
    SLICE_X65Y19         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    65.413    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.513 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    66.024    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.115 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.543    67.659    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/clk
    SLICE_X65Y19         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[3]/C
                         clock pessimism              0.452    68.111    
                         clock uncertainty           -0.159    67.952    
    SLICE_X65Y19         FDCE (Setup_fdce_C_CE)      -0.429    67.523    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         67.523    
                         arrival time                         -78.551    
  -------------------------------------------------------------------
                         slack                                -11.028    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/gen_input_pipeline[0].inp_pipe_rnd_mode_q_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_ctrl/fdsu_rm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.364%)  route 0.143ns (46.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.596    -0.636    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/clk_out1_0
    SLICE_X12Y6          FDCE                                         r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/gen_input_pipeline[0].inp_pipe_rnd_mode_q_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.472 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/gen_input_pipeline[0].inp_pipe_rnd_mode_q_reg[1][1]/Q
                         net (fo=2, routed)           0.143    -0.328    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_ctrl/fdsu_rm_reg[2]_0[1]
    SLICE_X10Y6          FDRE                                         r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_ctrl/fdsu_rm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.865    -0.875    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_ctrl/clk_out1_0
    SLICE_X10Y6          FDRE                                         r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_ctrl/fdsu_rm_reg[1]/C
                         clock pessimism              0.275    -0.600    
    SLICE_X10Y6          FDRE (Hold_fdre_C_D)         0.063    -0.537    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_ctrl/fdsu_rm_reg[1]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[11].i_sync_gpio_input/i_sync/reg_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[11].i_sync_gpio_input/serial_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.227ns (65.762%)  route 0.118ns (34.238%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.546ns
    Source Clock Delay      (SCD):    0.429ns
    Clock Pessimism Removal (CPR):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.794    -0.437    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.392 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.214    -0.178    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.152 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       0.581     0.429    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[11].i_sync_gpio_input/i_sync/clk_cg
    SLICE_X60Y54         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[11].i_sync_gpio_input/i_sync/reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDCE (Prop_fdce_C_Q)         0.128     0.557 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[11].i_sync_gpio_input/i_sync/reg_q_reg[1]/Q
                         net (fo=4, routed)           0.118     0.675    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_0_mode_11/serial_q_reg[0]
    SLICE_X62Y53         LUT5 (Prop_lut5_I0_O)        0.099     0.774 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_0_mode_11/serial_q_i_1__42/O
                         net (fo=1, routed)           0.000     0.774    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[11].i_sync_gpio_input/serial_q_reg_1
    SLICE_X62Y53         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[11].i_sync_gpio_input/serial_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.238    -0.333    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.304 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       0.850     0.546    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[11].i_sync_gpio_input/clk_cg
    SLICE_X62Y53         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[11].i_sync_gpio_input/serial_q_reg/C
                         clock pessimism             -0.101     0.445    
    SLICE_X62Y53         FDCE (Hold_fdce_C_D)         0.120     0.565    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[11].i_sync_gpio_input/serial_q_reg
  -------------------------------------------------------------------
                         required time                         -0.565    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_rx/baud_div_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_rx/tick_baud_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.632    -0.600    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_rx/clk_out1_0
    SLICE_X112Y22        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_rx/baud_div_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y22        FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_rx/baud_div_q_reg[1]/Q
                         net (fo=4, routed)           0.105    -0.330    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_rx/baud_div_q_reg_n_0_[1]
    SLICE_X113Y22        LUT6 (Prop_lut6_I5_O)        0.045    -0.285 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_rx/tick_baud_q_i_1__0/O
                         net (fo=1, routed)           0.000    -0.285    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_rx/tick_baud_d
    SLICE_X113Y22        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_rx/tick_baud_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.900    -0.840    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_rx/clk_out1_0
    SLICE_X113Y22        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_rx/tick_baud_q_reg/C
                         clock pessimism              0.253    -0.587    
    SLICE_X113Y22        FDCE (Hold_fdce_C_D)         0.091    -0.496    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_rx/tick_baud_q_reg
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_enable_rx_watermark/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_watermark/gen_flop_intr_output.intr_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.776%)  route 0.154ns (45.224%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.631    -0.601    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_enable_rx_watermark/clk_out1_0
    SLICE_X109Y27        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_enable_rx_watermark/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y27        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_enable_rx_watermark/q_reg[0]/Q
                         net (fo=2, routed)           0.154    -0.306    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_state_rx_watermark/reg2hw[intr_enable][rx_watermark][q]
    SLICE_X111Y28        LUT2 (Prop_lut2_I1_O)        0.045    -0.261 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_state_rx_watermark/gen_flop_intr_output.intr_o[0]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.261    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_watermark/intr_o0_0
    SLICE_X111Y28        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_watermark/gen_flop_intr_output.intr_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.901    -0.839    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_watermark/clk_out1_0
    SLICE_X111Y28        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_watermark/gen_flop_intr_output.intr_o_reg[0]/C
                         clock pessimism              0.275    -0.564    
    SLICE_X111Y28        FDCE (Hold_fdce_C_D)         0.092    -0.472    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_watermark/gen_flop_intr_output.intr_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_intrpt_lvl_low_en_intrpt_lvl_low_en_25/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_intrpt_lvl_low_status_intrpt_lvl_low_status_25/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.002%)  route 0.128ns (37.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.546ns
    Source Clock Delay      (SCD):    0.429ns
    Clock Pessimism Removal (CPR):    0.082ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.794    -0.437    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.392 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.214    -0.178    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.152 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       0.581     0.429    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_intrpt_lvl_low_en_intrpt_lvl_low_en_25/clk_cg
    SLICE_X62Y54         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_intrpt_lvl_low_en_intrpt_lvl_low_en_25/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDCE (Prop_fdce_C_Q)         0.164     0.593 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_intrpt_lvl_low_en_intrpt_lvl_low_en_25/q_reg[0]/Q
                         net (fo=3, routed)           0.128     0.721    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/s_reg2hw[intrpt_lvl_low_en][25][q]
    SLICE_X65Y54         LUT6 (Prop_lut6_I1_O)        0.045     0.766 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/u_intrpt_lvl_low_status_intrpt_lvl_low_status_25/q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.766    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_intrpt_lvl_low_status_intrpt_lvl_low_status_25/q_reg[0]_1
    SLICE_X65Y54         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_intrpt_lvl_low_status_intrpt_lvl_low_status_25/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.238    -0.333    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.304 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       0.850     0.546    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_intrpt_lvl_low_status_intrpt_lvl_low_status_25/clk_cg
    SLICE_X65Y54         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_intrpt_lvl_low_status_intrpt_lvl_low_status_25/q_reg[0]/C
                         clock pessimism             -0.082     0.464    
    SLICE_X65Y54         FDCE (Hold_fdce_C_D)         0.091     0.555    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_intrpt_lvl_low_status_intrpt_lvl_low_status_25/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.555    
                         arrival time                           0.766    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_minus_30_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_30_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.548%)  route 0.161ns (46.452%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.623    -0.609    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/clk_out1_0
    SLICE_X1Y10          FDRE                                         r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_minus_30_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_minus_30_reg[24]/Q
                         net (fo=4, routed)           0.161    -0.306    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/p_1_in3_in[25]
    SLICE_X2Y10          LUT5 (Prop_lut5_I2_O)        0.045    -0.261 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_30[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_30_next[24]
    SLICE_X2Y10          FDRE                                         r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_30_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.893    -0.847    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/clk_out1_0
    SLICE_X2Y10          FDRE                                         r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_30_reg[24]/C
                         clock pessimism              0.254    -0.593    
    SLICE_X2Y10          FDRE (Hold_fdre_C_D)         0.120    -0.473    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_30_reg[24]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.080%)  route 0.128ns (43.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.596    -0.635    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/clk_out1_0
    SLICE_X90Y78         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y78         FDCE (Prop_fdce_C_Q)         0.164    -0.471 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[17]/Q
                         net (fo=2, routed)           0.128    -0.343    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q[17]
    SLICE_X91Y76         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.861    -0.879    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/clk_out1_0
    SLICE_X91Y76         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[17]/C
                         clock pessimism              0.254    -0.624    
    SLICE_X91Y76         FDCE (Hold_fdce_C_D)         0.070    -0.554    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/u_i2c_fsm/FSM_onehot_state_q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/u_i2c_fsm/FSM_onehot_state_q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.098%)  route 0.134ns (44.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.605ns
    Source Clock Delay      (SCD):    0.485ns
    Clock Pessimism Removal (CPR):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.794    -0.437    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.392 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.214    -0.178    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.152 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       0.637     0.485    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/u_i2c_fsm/clk_cg
    SLICE_X112Y57        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/u_i2c_fsm/FSM_onehot_state_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y57        FDCE (Prop_fdce_C_Q)         0.164     0.649 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/u_i2c_fsm/FSM_onehot_state_q_reg[13]/Q
                         net (fo=5, routed)           0.134     0.783    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/u_i2c_fsm/FSM_onehot_state_q_reg_n_0_[13]
    SLICE_X111Y58        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/u_i2c_fsm/FSM_onehot_state_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.238    -0.333    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.304 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       0.909     0.605    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/u_i2c_fsm/clk_cg
    SLICE_X111Y58        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/u_i2c_fsm/FSM_onehot_state_q_reg[14]/C
                         clock pessimism             -0.104     0.501    
    SLICE_X111Y58        FDCE (Hold_fdce_C_D)         0.070     0.571    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/u_i2c_fsm/FSM_onehot_state_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.571    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_low_en_intrpt_lvl_low_en_0/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_low_status_intrpt_lvl_low_status_0/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.752%)  route 0.159ns (43.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.612    -0.620    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_low_en_intrpt_lvl_low_en_0/clk_out1_0
    SLICE_X104Y38        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_low_en_intrpt_lvl_low_en_0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y38        FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_low_en_intrpt_lvl_low_en_0/q_reg[0]/Q
                         net (fo=3, routed)           0.159    -0.296    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/s_reg2hw[intrpt_lvl_low_en][0][q]
    SLICE_X102Y37        LUT6 (Prop_lut6_I1_O)        0.045    -0.251 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/u_intrpt_lvl_low_status_intrpt_lvl_low_status_0/q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_low_status_intrpt_lvl_low_status_0/q_reg[0]_3
    SLICE_X102Y37        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_low_status_intrpt_lvl_low_status_0/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.880    -0.860    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_low_status_intrpt_lvl_low_status_0/clk_out1_0
    SLICE_X102Y37        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_low_status_intrpt_lvl_low_status_0/q_reg[0]/C
                         clock pessimism              0.275    -0.585    
    SLICE_X102Y37        FDCE (Hold_fdce_C_D)         0.121    -0.464    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_low_status_intrpt_lvl_low_status_0/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/rdata_buf_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.374%)  route 0.116ns (47.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.584    -0.648    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/clk_out1_0
    SLICE_X89Y17         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y17         FDRE (Prop_fdre_C_Q)         0.128    -0.520 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/rdata_reg[9]/Q
                         net (fo=1, routed)           0.116    -0.403    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/rdata_buf_reg[31]_0[9]
    SLICE_X88Y16         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/rdata_buf_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.851    -0.889    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/clk_out1_0
    SLICE_X88Y16         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/rdata_buf_reg[9]/C
                         clock pessimism              0.256    -0.633    
    SLICE_X88Y16         FDCE (Hold_fdce_C_D)         0.017    -0.616    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/rdata_buf_reg[9]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_xilinx_clk_wizard_clk_wiz_0_0
Waveform(ns):       { 0.000 33.333 }
Period(ns):         66.667
Sources:            { xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         66.667      64.091     RAMB36_X2Y1      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         66.667      64.091     RAMB36_X2Y1      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         66.667      64.091     RAMB36_X2Y2      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         66.667      64.091     RAMB36_X2Y2      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         66.667      64.091     RAMB36_X3Y3      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         66.667      64.091     RAMB36_X3Y3      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         66.667      64.091     RAMB36_X3Y2      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         66.667      64.091     RAMB36_X3Y2      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         66.667      64.091     RAMB36_X4Y0      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         66.667      64.091     RAMB36_X4Y0      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       66.667      146.693    MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y101   clk_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y101   clk_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y103   clk_count_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y103   clk_count_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y103   clk_count_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y103   clk_count_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y104   clk_count_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y104   clk_count_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y104   clk_count_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y104   clk_count_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y101   clk_count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y101   clk_count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y103   clk_count_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y103   clk_count_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y103   clk_count_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y103   clk_count_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y104   clk_count_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y104   clk_count_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y104   clk_count_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y104   clk_count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_xilinx_clk_wizard_clk_wiz_0_0
  To Clock:  clkfbout_xilinx_clk_wizard_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_xilinx_clk_wizard_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y19   xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         8.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         3.000       1.000      MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         3.000       1.000      MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  To Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1

Setup :         1249  Failing Endpoints,  Worst Slack      -11.144ns,  Total Violation    -7443.752ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       32.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.144ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        76.409ns  (logic 10.734ns (14.048%)  route 65.675ns (85.952%))
  Logic Levels:           58  (CARRY4=10 LUT2=7 LUT3=7 LUT4=4 LUT5=8 LUT6=21 MUXF7=1)
  Clock Path Skew:        -0.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.992ns = ( 67.659 - 66.667 ) 
    Source Clock Delay      (SCD):    2.306ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.319    -0.398    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.274 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.576     0.303    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.404 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       1.902     2.306    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X66Y116        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDCE (Prop_fdce_C_Q)         0.518     2.824 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/Q
                         net (fo=62, routed)          0.987     3.811    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[4]
    SLICE_X81Y116        LUT6 (Prop_lut6_I5_O)        0.124     3.935 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__0/O
                         net (fo=2, routed)           0.643     4.578    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X81Y116        LUT4 (Prop_lut4_I1_O)        0.124     4.702 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.749     5.452    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X86Y116        LUT5 (Prop_lut5_I0_O)        0.124     5.576 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__1/O
                         net (fo=35, routed)          1.290     6.866    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X97Y102        LUT2 (Prop_lut2_I0_O)        0.124     6.990 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.809     9.798    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.124     9.922 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.927    10.849    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X65Y12         LUT6 (Prop_lut6_I5_O)        0.124    10.973 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.462    12.436    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X76Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.560 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.487    14.047    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y14         LUT2 (Prop_lut2_I0_O)        0.118    14.165 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.775    14.940    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X66Y14         LUT2 (Prop_lut2_I1_O)        0.326    15.266 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    15.266    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X66Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X66Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.896 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.896    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X66Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.013 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.013    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.130 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.409    17.539    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_10_0[0]
    SLICE_X85Y18         LUT6 (Prop_lut6_I1_O)        0.124    17.663 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           1.657    19.320    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X85Y17         LUT3 (Prop_lut3_I0_O)        0.124    19.444 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         0.959    20.403    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X73Y20         LUT3 (Prop_lut3_I1_O)        0.118    20.521 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.614    21.135    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X77Y20         LUT6 (Prop_lut6_I3_O)        0.326    21.461 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.486    23.947    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X79Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.332 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.402    26.734    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X82Y20         LUT6 (Prop_lut6_I4_O)        0.124    26.858 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           0.986    27.845    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X87Y21         LUT6 (Prop_lut6_I1_O)        0.124    27.969 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___220_i_5/O
                         net (fo=7, routed)           2.728    30.697    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X67Y18         LUT6 (Prop_lut6_I3_O)        0.124    30.821 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.810    33.630    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.124    33.754 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.708    37.462    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X55Y20         LUT5 (Prop_lut5_I0_O)        0.150    37.612 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_6/O
                         net (fo=1, routed)           1.097    38.709    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X51Y35         LUT6 (Prop_lut6_I5_O)        0.332    39.041 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_4/O
                         net (fo=1, routed)           0.945    39.986    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1_2
    SLICE_X49Y32         LUT6 (Prop_lut6_I4_O)        0.124    40.110 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3/O
                         net (fo=2, routed)           0.693    40.803    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3_n_0
    SLICE_X50Y26         LUT5 (Prop_lut5_I0_O)        0.124    40.927 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1/O
                         net (fo=12, routed)          0.955    41.883    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X44Y18         LUT6 (Prop_lut6_I4_O)        0.124    42.007 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14/O
                         net (fo=1, routed)           0.158    42.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.124    42.289 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8/O
                         net (fo=1, routed)           0.643    42.932    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I4_O)        0.124    43.056 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_2/O
                         net (fo=4, routed)           0.766    43.822    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_34
    SLICE_X52Y18         LUT2 (Prop_lut2_I0_O)        0.124    43.946 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___233/O
                         net (fo=48, routed)          1.163    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X51Y4          LUT4 (Prop_lut4_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.805    46.032    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I2_O)        0.326    46.358 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.788    47.147    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X51Y10         LUT5 (Prop_lut5_I0_O)        0.124    47.271 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.733    48.004    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X51Y10         LUT4 (Prop_lut4_I3_O)        0.124    48.128 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.533    49.661    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X56Y21         LUT5 (Prop_lut5_I3_O)        0.120    49.781 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___34_i_1/O
                         net (fo=14, routed)          0.840    50.621    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.355    50.976 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___31_i_4/O
                         net (fo=2, routed)           0.901    51.877    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/mtvec_q_reg[23]
    SLICE_X59Y25         LUT5 (Prop_lut5_I3_O)        0.326    52.203 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___27_i_4/O
                         net (fo=42, routed)          1.034    53.238    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/branch_in_ex_o_reg_1
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.150    53.388 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5/O
                         net (fo=27, routed)          1.199    54.587    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I3_O)        0.326    54.913 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4/O
                         net (fo=1, routed)           0.000    54.913    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4_n_0
    SLICE_X58Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    55.127 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q_reg[20]_i_2/O
                         net (fo=2, routed)           1.297    56.423    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[20]_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I0_O)        0.297    56.720 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[20]_i_1/O
                         net (fo=2, routed)           1.508    58.228    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[11]
    SLICE_X66Y20         LUT3 (Prop_lut3_I2_O)        0.124    58.352 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[20]_i_1/O
                         net (fo=4, routed)           0.659    59.012    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][20]
    SLICE_X65Y20         LUT2 (Prop_lut2_I0_O)        0.124    59.136 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    59.136    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/S[2]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    59.534 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    59.534    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.648 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.009    60.657    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X66Y19         LUT3 (Prop_lut3_I2_O)        0.124    60.781 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___220_i_8/O
                         net (fo=2, routed)           0.503    61.284    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X66Y19         LUT6 (Prop_lut6_I5_O)        0.124    61.408 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.532    62.940    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X85Y18         LUT3 (Prop_lut3_I0_O)        0.124    63.064 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_7/O
                         net (fo=73, routed)          1.462    64.526    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X68Y18         LUT5 (Prop_lut5_I3_O)        0.124    64.650 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[11]_i_2/O
                         net (fo=11, routed)          0.836    65.486    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[11]_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I4_O)        0.124    65.610 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_100/O
                         net (fo=6, routed)           1.088    66.698    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_1[1]
    SLICE_X75Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.205 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.205    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X75Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.319 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    67.319    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.433 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.349    68.782    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X82Y19         LUT4 (Prop_lut4_I0_O)        0.124    68.906 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10/O
                         net (fo=2, routed)           1.102    70.009    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10_n_0
    SLICE_X77Y19         LUT6 (Prop_lut6_I5_O)        0.124    70.133 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.717    70.850    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/outstanding_addr_req[1]_i_3_1
    SLICE_X85Y19         LUT6 (Prop_lut6_I2_O)        0.124    70.974 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_4/O
                         net (fo=6, routed)           3.252    74.226    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124    74.350 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_1/O
                         net (fo=5, routed)           1.496    75.846    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_instr_resp[gnt]
    SLICE_X62Y18         LUT3 (Prop_lut3_I2_O)        0.150    75.996 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___220/O
                         net (fo=30, routed)          2.719    78.715    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]_1[0]
    SLICE_X66Y20         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    65.413    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.513 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    66.024    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.115 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.543    67.659    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/clk
    SLICE_X66Y20         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[20]/C
                         clock pessimism              0.452    68.111    
                         clock uncertainty           -0.147    67.964    
    SLICE_X66Y20         FDCE (Setup_fdce_C_CE)      -0.393    67.571    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[20]
  -------------------------------------------------------------------
                         required time                         67.571    
                         arrival time                         -78.715    
  -------------------------------------------------------------------
                         slack                                -11.144    

Slack (VIOLATED) :        -11.144ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        76.409ns  (logic 10.734ns (14.048%)  route 65.675ns (85.952%))
  Logic Levels:           58  (CARRY4=10 LUT2=7 LUT3=7 LUT4=4 LUT5=8 LUT6=21 MUXF7=1)
  Clock Path Skew:        -0.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.992ns = ( 67.659 - 66.667 ) 
    Source Clock Delay      (SCD):    2.306ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.319    -0.398    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.274 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.576     0.303    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.404 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       1.902     2.306    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X66Y116        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDCE (Prop_fdce_C_Q)         0.518     2.824 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/Q
                         net (fo=62, routed)          0.987     3.811    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[4]
    SLICE_X81Y116        LUT6 (Prop_lut6_I5_O)        0.124     3.935 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__0/O
                         net (fo=2, routed)           0.643     4.578    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X81Y116        LUT4 (Prop_lut4_I1_O)        0.124     4.702 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.749     5.452    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X86Y116        LUT5 (Prop_lut5_I0_O)        0.124     5.576 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__1/O
                         net (fo=35, routed)          1.290     6.866    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X97Y102        LUT2 (Prop_lut2_I0_O)        0.124     6.990 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.809     9.798    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.124     9.922 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.927    10.849    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X65Y12         LUT6 (Prop_lut6_I5_O)        0.124    10.973 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.462    12.436    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X76Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.560 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.487    14.047    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y14         LUT2 (Prop_lut2_I0_O)        0.118    14.165 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.775    14.940    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X66Y14         LUT2 (Prop_lut2_I1_O)        0.326    15.266 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    15.266    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X66Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X66Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.896 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.896    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X66Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.013 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.013    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.130 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.409    17.539    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_10_0[0]
    SLICE_X85Y18         LUT6 (Prop_lut6_I1_O)        0.124    17.663 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           1.657    19.320    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X85Y17         LUT3 (Prop_lut3_I0_O)        0.124    19.444 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         0.959    20.403    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X73Y20         LUT3 (Prop_lut3_I1_O)        0.118    20.521 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.614    21.135    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X77Y20         LUT6 (Prop_lut6_I3_O)        0.326    21.461 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.486    23.947    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X79Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.332 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.402    26.734    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X82Y20         LUT6 (Prop_lut6_I4_O)        0.124    26.858 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           0.986    27.845    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X87Y21         LUT6 (Prop_lut6_I1_O)        0.124    27.969 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___220_i_5/O
                         net (fo=7, routed)           2.728    30.697    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X67Y18         LUT6 (Prop_lut6_I3_O)        0.124    30.821 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.810    33.630    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.124    33.754 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.708    37.462    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X55Y20         LUT5 (Prop_lut5_I0_O)        0.150    37.612 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_6/O
                         net (fo=1, routed)           1.097    38.709    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X51Y35         LUT6 (Prop_lut6_I5_O)        0.332    39.041 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_4/O
                         net (fo=1, routed)           0.945    39.986    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1_2
    SLICE_X49Y32         LUT6 (Prop_lut6_I4_O)        0.124    40.110 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3/O
                         net (fo=2, routed)           0.693    40.803    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3_n_0
    SLICE_X50Y26         LUT5 (Prop_lut5_I0_O)        0.124    40.927 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1/O
                         net (fo=12, routed)          0.955    41.883    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X44Y18         LUT6 (Prop_lut6_I4_O)        0.124    42.007 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14/O
                         net (fo=1, routed)           0.158    42.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.124    42.289 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8/O
                         net (fo=1, routed)           0.643    42.932    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I4_O)        0.124    43.056 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_2/O
                         net (fo=4, routed)           0.766    43.822    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_34
    SLICE_X52Y18         LUT2 (Prop_lut2_I0_O)        0.124    43.946 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___233/O
                         net (fo=48, routed)          1.163    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X51Y4          LUT4 (Prop_lut4_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.805    46.032    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I2_O)        0.326    46.358 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.788    47.147    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X51Y10         LUT5 (Prop_lut5_I0_O)        0.124    47.271 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.733    48.004    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X51Y10         LUT4 (Prop_lut4_I3_O)        0.124    48.128 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.533    49.661    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X56Y21         LUT5 (Prop_lut5_I3_O)        0.120    49.781 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___34_i_1/O
                         net (fo=14, routed)          0.840    50.621    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.355    50.976 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___31_i_4/O
                         net (fo=2, routed)           0.901    51.877    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/mtvec_q_reg[23]
    SLICE_X59Y25         LUT5 (Prop_lut5_I3_O)        0.326    52.203 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___27_i_4/O
                         net (fo=42, routed)          1.034    53.238    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/branch_in_ex_o_reg_1
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.150    53.388 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5/O
                         net (fo=27, routed)          1.199    54.587    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I3_O)        0.326    54.913 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4/O
                         net (fo=1, routed)           0.000    54.913    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4_n_0
    SLICE_X58Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    55.127 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q_reg[20]_i_2/O
                         net (fo=2, routed)           1.297    56.423    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[20]_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I0_O)        0.297    56.720 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[20]_i_1/O
                         net (fo=2, routed)           1.508    58.228    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[11]
    SLICE_X66Y20         LUT3 (Prop_lut3_I2_O)        0.124    58.352 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[20]_i_1/O
                         net (fo=4, routed)           0.659    59.012    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][20]
    SLICE_X65Y20         LUT2 (Prop_lut2_I0_O)        0.124    59.136 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    59.136    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/S[2]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    59.534 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    59.534    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.648 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.009    60.657    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X66Y19         LUT3 (Prop_lut3_I2_O)        0.124    60.781 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___220_i_8/O
                         net (fo=2, routed)           0.503    61.284    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X66Y19         LUT6 (Prop_lut6_I5_O)        0.124    61.408 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.532    62.940    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X85Y18         LUT3 (Prop_lut3_I0_O)        0.124    63.064 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_7/O
                         net (fo=73, routed)          1.462    64.526    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X68Y18         LUT5 (Prop_lut5_I3_O)        0.124    64.650 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[11]_i_2/O
                         net (fo=11, routed)          0.836    65.486    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[11]_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I4_O)        0.124    65.610 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_100/O
                         net (fo=6, routed)           1.088    66.698    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_1[1]
    SLICE_X75Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.205 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.205    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X75Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.319 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    67.319    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.433 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.349    68.782    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X82Y19         LUT4 (Prop_lut4_I0_O)        0.124    68.906 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10/O
                         net (fo=2, routed)           1.102    70.009    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10_n_0
    SLICE_X77Y19         LUT6 (Prop_lut6_I5_O)        0.124    70.133 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.717    70.850    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/outstanding_addr_req[1]_i_3_1
    SLICE_X85Y19         LUT6 (Prop_lut6_I2_O)        0.124    70.974 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_4/O
                         net (fo=6, routed)           3.252    74.226    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124    74.350 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_1/O
                         net (fo=5, routed)           1.496    75.846    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_instr_resp[gnt]
    SLICE_X62Y18         LUT3 (Prop_lut3_I2_O)        0.150    75.996 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___220/O
                         net (fo=30, routed)          2.719    78.715    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]_1[0]
    SLICE_X66Y20         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    65.413    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.513 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    66.024    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.115 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.543    67.659    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/clk
    SLICE_X66Y20         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[21]/C
                         clock pessimism              0.452    68.111    
                         clock uncertainty           -0.147    67.964    
    SLICE_X66Y20         FDCE (Setup_fdce_C_CE)      -0.393    67.571    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[21]
  -------------------------------------------------------------------
                         required time                         67.571    
                         arrival time                         -78.715    
  -------------------------------------------------------------------
                         slack                                -11.144    

Slack (VIOLATED) :        -11.144ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        76.409ns  (logic 10.734ns (14.048%)  route 65.675ns (85.952%))
  Logic Levels:           58  (CARRY4=10 LUT2=7 LUT3=7 LUT4=4 LUT5=8 LUT6=21 MUXF7=1)
  Clock Path Skew:        -0.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.992ns = ( 67.659 - 66.667 ) 
    Source Clock Delay      (SCD):    2.306ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.319    -0.398    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.274 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.576     0.303    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.404 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       1.902     2.306    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X66Y116        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDCE (Prop_fdce_C_Q)         0.518     2.824 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/Q
                         net (fo=62, routed)          0.987     3.811    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[4]
    SLICE_X81Y116        LUT6 (Prop_lut6_I5_O)        0.124     3.935 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__0/O
                         net (fo=2, routed)           0.643     4.578    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X81Y116        LUT4 (Prop_lut4_I1_O)        0.124     4.702 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.749     5.452    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X86Y116        LUT5 (Prop_lut5_I0_O)        0.124     5.576 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__1/O
                         net (fo=35, routed)          1.290     6.866    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X97Y102        LUT2 (Prop_lut2_I0_O)        0.124     6.990 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.809     9.798    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.124     9.922 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.927    10.849    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X65Y12         LUT6 (Prop_lut6_I5_O)        0.124    10.973 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.462    12.436    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X76Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.560 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.487    14.047    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y14         LUT2 (Prop_lut2_I0_O)        0.118    14.165 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.775    14.940    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X66Y14         LUT2 (Prop_lut2_I1_O)        0.326    15.266 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    15.266    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X66Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X66Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.896 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.896    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X66Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.013 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.013    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.130 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.409    17.539    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_10_0[0]
    SLICE_X85Y18         LUT6 (Prop_lut6_I1_O)        0.124    17.663 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           1.657    19.320    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X85Y17         LUT3 (Prop_lut3_I0_O)        0.124    19.444 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         0.959    20.403    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X73Y20         LUT3 (Prop_lut3_I1_O)        0.118    20.521 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.614    21.135    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X77Y20         LUT6 (Prop_lut6_I3_O)        0.326    21.461 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.486    23.947    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X79Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.332 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.402    26.734    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X82Y20         LUT6 (Prop_lut6_I4_O)        0.124    26.858 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           0.986    27.845    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X87Y21         LUT6 (Prop_lut6_I1_O)        0.124    27.969 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___220_i_5/O
                         net (fo=7, routed)           2.728    30.697    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X67Y18         LUT6 (Prop_lut6_I3_O)        0.124    30.821 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.810    33.630    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.124    33.754 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.708    37.462    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X55Y20         LUT5 (Prop_lut5_I0_O)        0.150    37.612 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_6/O
                         net (fo=1, routed)           1.097    38.709    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X51Y35         LUT6 (Prop_lut6_I5_O)        0.332    39.041 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_4/O
                         net (fo=1, routed)           0.945    39.986    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1_2
    SLICE_X49Y32         LUT6 (Prop_lut6_I4_O)        0.124    40.110 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3/O
                         net (fo=2, routed)           0.693    40.803    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3_n_0
    SLICE_X50Y26         LUT5 (Prop_lut5_I0_O)        0.124    40.927 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1/O
                         net (fo=12, routed)          0.955    41.883    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X44Y18         LUT6 (Prop_lut6_I4_O)        0.124    42.007 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14/O
                         net (fo=1, routed)           0.158    42.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.124    42.289 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8/O
                         net (fo=1, routed)           0.643    42.932    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I4_O)        0.124    43.056 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_2/O
                         net (fo=4, routed)           0.766    43.822    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_34
    SLICE_X52Y18         LUT2 (Prop_lut2_I0_O)        0.124    43.946 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___233/O
                         net (fo=48, routed)          1.163    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X51Y4          LUT4 (Prop_lut4_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.805    46.032    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I2_O)        0.326    46.358 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.788    47.147    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X51Y10         LUT5 (Prop_lut5_I0_O)        0.124    47.271 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.733    48.004    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X51Y10         LUT4 (Prop_lut4_I3_O)        0.124    48.128 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.533    49.661    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X56Y21         LUT5 (Prop_lut5_I3_O)        0.120    49.781 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___34_i_1/O
                         net (fo=14, routed)          0.840    50.621    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.355    50.976 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___31_i_4/O
                         net (fo=2, routed)           0.901    51.877    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/mtvec_q_reg[23]
    SLICE_X59Y25         LUT5 (Prop_lut5_I3_O)        0.326    52.203 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___27_i_4/O
                         net (fo=42, routed)          1.034    53.238    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/branch_in_ex_o_reg_1
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.150    53.388 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5/O
                         net (fo=27, routed)          1.199    54.587    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I3_O)        0.326    54.913 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4/O
                         net (fo=1, routed)           0.000    54.913    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4_n_0
    SLICE_X58Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    55.127 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q_reg[20]_i_2/O
                         net (fo=2, routed)           1.297    56.423    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[20]_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I0_O)        0.297    56.720 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[20]_i_1/O
                         net (fo=2, routed)           1.508    58.228    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[11]
    SLICE_X66Y20         LUT3 (Prop_lut3_I2_O)        0.124    58.352 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[20]_i_1/O
                         net (fo=4, routed)           0.659    59.012    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][20]
    SLICE_X65Y20         LUT2 (Prop_lut2_I0_O)        0.124    59.136 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    59.136    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/S[2]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    59.534 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    59.534    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.648 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.009    60.657    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X66Y19         LUT3 (Prop_lut3_I2_O)        0.124    60.781 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___220_i_8/O
                         net (fo=2, routed)           0.503    61.284    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X66Y19         LUT6 (Prop_lut6_I5_O)        0.124    61.408 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.532    62.940    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X85Y18         LUT3 (Prop_lut3_I0_O)        0.124    63.064 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_7/O
                         net (fo=73, routed)          1.462    64.526    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X68Y18         LUT5 (Prop_lut5_I3_O)        0.124    64.650 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[11]_i_2/O
                         net (fo=11, routed)          0.836    65.486    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[11]_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I4_O)        0.124    65.610 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_100/O
                         net (fo=6, routed)           1.088    66.698    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_1[1]
    SLICE_X75Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.205 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.205    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X75Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.319 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    67.319    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.433 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.349    68.782    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X82Y19         LUT4 (Prop_lut4_I0_O)        0.124    68.906 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10/O
                         net (fo=2, routed)           1.102    70.009    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10_n_0
    SLICE_X77Y19         LUT6 (Prop_lut6_I5_O)        0.124    70.133 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.717    70.850    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/outstanding_addr_req[1]_i_3_1
    SLICE_X85Y19         LUT6 (Prop_lut6_I2_O)        0.124    70.974 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_4/O
                         net (fo=6, routed)           3.252    74.226    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124    74.350 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_1/O
                         net (fo=5, routed)           1.496    75.846    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_instr_resp[gnt]
    SLICE_X62Y18         LUT3 (Prop_lut3_I2_O)        0.150    75.996 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___220/O
                         net (fo=30, routed)          2.719    78.715    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]_1[0]
    SLICE_X66Y20         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    65.413    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.513 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    66.024    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.115 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.543    67.659    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/clk
    SLICE_X66Y20         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[24]/C
                         clock pessimism              0.452    68.111    
                         clock uncertainty           -0.147    67.964    
    SLICE_X66Y20         FDCE (Setup_fdce_C_CE)      -0.393    67.571    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[24]
  -------------------------------------------------------------------
                         required time                         67.571    
                         arrival time                         -78.715    
  -------------------------------------------------------------------
                         slack                                -11.144    

Slack (VIOLATED) :        -11.144ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        76.409ns  (logic 10.734ns (14.048%)  route 65.675ns (85.952%))
  Logic Levels:           58  (CARRY4=10 LUT2=7 LUT3=7 LUT4=4 LUT5=8 LUT6=21 MUXF7=1)
  Clock Path Skew:        -0.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.992ns = ( 67.659 - 66.667 ) 
    Source Clock Delay      (SCD):    2.306ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.319    -0.398    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.274 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.576     0.303    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.404 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       1.902     2.306    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X66Y116        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDCE (Prop_fdce_C_Q)         0.518     2.824 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/Q
                         net (fo=62, routed)          0.987     3.811    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[4]
    SLICE_X81Y116        LUT6 (Prop_lut6_I5_O)        0.124     3.935 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__0/O
                         net (fo=2, routed)           0.643     4.578    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X81Y116        LUT4 (Prop_lut4_I1_O)        0.124     4.702 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.749     5.452    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X86Y116        LUT5 (Prop_lut5_I0_O)        0.124     5.576 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__1/O
                         net (fo=35, routed)          1.290     6.866    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X97Y102        LUT2 (Prop_lut2_I0_O)        0.124     6.990 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.809     9.798    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.124     9.922 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.927    10.849    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X65Y12         LUT6 (Prop_lut6_I5_O)        0.124    10.973 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.462    12.436    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X76Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.560 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.487    14.047    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y14         LUT2 (Prop_lut2_I0_O)        0.118    14.165 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.775    14.940    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X66Y14         LUT2 (Prop_lut2_I1_O)        0.326    15.266 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    15.266    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X66Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X66Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.896 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.896    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X66Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.013 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.013    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.130 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.409    17.539    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_10_0[0]
    SLICE_X85Y18         LUT6 (Prop_lut6_I1_O)        0.124    17.663 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           1.657    19.320    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X85Y17         LUT3 (Prop_lut3_I0_O)        0.124    19.444 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         0.959    20.403    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X73Y20         LUT3 (Prop_lut3_I1_O)        0.118    20.521 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.614    21.135    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X77Y20         LUT6 (Prop_lut6_I3_O)        0.326    21.461 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.486    23.947    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X79Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.332 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.402    26.734    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X82Y20         LUT6 (Prop_lut6_I4_O)        0.124    26.858 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           0.986    27.845    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X87Y21         LUT6 (Prop_lut6_I1_O)        0.124    27.969 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___220_i_5/O
                         net (fo=7, routed)           2.728    30.697    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X67Y18         LUT6 (Prop_lut6_I3_O)        0.124    30.821 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.810    33.630    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.124    33.754 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.708    37.462    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X55Y20         LUT5 (Prop_lut5_I0_O)        0.150    37.612 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_6/O
                         net (fo=1, routed)           1.097    38.709    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X51Y35         LUT6 (Prop_lut6_I5_O)        0.332    39.041 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_4/O
                         net (fo=1, routed)           0.945    39.986    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1_2
    SLICE_X49Y32         LUT6 (Prop_lut6_I4_O)        0.124    40.110 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3/O
                         net (fo=2, routed)           0.693    40.803    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3_n_0
    SLICE_X50Y26         LUT5 (Prop_lut5_I0_O)        0.124    40.927 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1/O
                         net (fo=12, routed)          0.955    41.883    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X44Y18         LUT6 (Prop_lut6_I4_O)        0.124    42.007 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14/O
                         net (fo=1, routed)           0.158    42.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.124    42.289 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8/O
                         net (fo=1, routed)           0.643    42.932    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I4_O)        0.124    43.056 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_2/O
                         net (fo=4, routed)           0.766    43.822    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_34
    SLICE_X52Y18         LUT2 (Prop_lut2_I0_O)        0.124    43.946 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___233/O
                         net (fo=48, routed)          1.163    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X51Y4          LUT4 (Prop_lut4_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.805    46.032    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I2_O)        0.326    46.358 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.788    47.147    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X51Y10         LUT5 (Prop_lut5_I0_O)        0.124    47.271 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.733    48.004    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X51Y10         LUT4 (Prop_lut4_I3_O)        0.124    48.128 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.533    49.661    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X56Y21         LUT5 (Prop_lut5_I3_O)        0.120    49.781 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___34_i_1/O
                         net (fo=14, routed)          0.840    50.621    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.355    50.976 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___31_i_4/O
                         net (fo=2, routed)           0.901    51.877    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/mtvec_q_reg[23]
    SLICE_X59Y25         LUT5 (Prop_lut5_I3_O)        0.326    52.203 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___27_i_4/O
                         net (fo=42, routed)          1.034    53.238    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/branch_in_ex_o_reg_1
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.150    53.388 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5/O
                         net (fo=27, routed)          1.199    54.587    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I3_O)        0.326    54.913 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4/O
                         net (fo=1, routed)           0.000    54.913    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4_n_0
    SLICE_X58Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    55.127 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q_reg[20]_i_2/O
                         net (fo=2, routed)           1.297    56.423    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[20]_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I0_O)        0.297    56.720 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[20]_i_1/O
                         net (fo=2, routed)           1.508    58.228    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[11]
    SLICE_X66Y20         LUT3 (Prop_lut3_I2_O)        0.124    58.352 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[20]_i_1/O
                         net (fo=4, routed)           0.659    59.012    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][20]
    SLICE_X65Y20         LUT2 (Prop_lut2_I0_O)        0.124    59.136 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    59.136    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/S[2]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    59.534 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    59.534    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.648 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.009    60.657    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X66Y19         LUT3 (Prop_lut3_I2_O)        0.124    60.781 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___220_i_8/O
                         net (fo=2, routed)           0.503    61.284    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X66Y19         LUT6 (Prop_lut6_I5_O)        0.124    61.408 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.532    62.940    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X85Y18         LUT3 (Prop_lut3_I0_O)        0.124    63.064 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_7/O
                         net (fo=73, routed)          1.462    64.526    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X68Y18         LUT5 (Prop_lut5_I3_O)        0.124    64.650 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[11]_i_2/O
                         net (fo=11, routed)          0.836    65.486    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[11]_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I4_O)        0.124    65.610 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_100/O
                         net (fo=6, routed)           1.088    66.698    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_1[1]
    SLICE_X75Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.205 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.205    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X75Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.319 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    67.319    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.433 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.349    68.782    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X82Y19         LUT4 (Prop_lut4_I0_O)        0.124    68.906 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10/O
                         net (fo=2, routed)           1.102    70.009    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10_n_0
    SLICE_X77Y19         LUT6 (Prop_lut6_I5_O)        0.124    70.133 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.717    70.850    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/outstanding_addr_req[1]_i_3_1
    SLICE_X85Y19         LUT6 (Prop_lut6_I2_O)        0.124    70.974 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_4/O
                         net (fo=6, routed)           3.252    74.226    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124    74.350 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_1/O
                         net (fo=5, routed)           1.496    75.846    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_instr_resp[gnt]
    SLICE_X62Y18         LUT3 (Prop_lut3_I2_O)        0.150    75.996 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___220/O
                         net (fo=30, routed)          2.719    78.715    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]_1[0]
    SLICE_X66Y20         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    65.413    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.513 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    66.024    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.115 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.543    67.659    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/clk
    SLICE_X66Y20         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[25]/C
                         clock pessimism              0.452    68.111    
                         clock uncertainty           -0.147    67.964    
    SLICE_X66Y20         FDCE (Setup_fdce_C_CE)      -0.393    67.571    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[25]
  -------------------------------------------------------------------
                         required time                         67.571    
                         arrival time                         -78.715    
  -------------------------------------------------------------------
                         slack                                -11.144    

Slack (VIOLATED) :        -11.093ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        76.322ns  (logic 10.734ns (14.064%)  route 65.588ns (85.936%))
  Logic Levels:           58  (CARRY4=10 LUT2=7 LUT3=7 LUT4=4 LUT5=8 LUT6=21 MUXF7=1)
  Clock Path Skew:        -0.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.991ns = ( 67.658 - 66.667 ) 
    Source Clock Delay      (SCD):    2.306ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.319    -0.398    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.274 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.576     0.303    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.404 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       1.902     2.306    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X66Y116        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDCE (Prop_fdce_C_Q)         0.518     2.824 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/Q
                         net (fo=62, routed)          0.987     3.811    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[4]
    SLICE_X81Y116        LUT6 (Prop_lut6_I5_O)        0.124     3.935 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__0/O
                         net (fo=2, routed)           0.643     4.578    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X81Y116        LUT4 (Prop_lut4_I1_O)        0.124     4.702 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.749     5.452    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X86Y116        LUT5 (Prop_lut5_I0_O)        0.124     5.576 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__1/O
                         net (fo=35, routed)          1.290     6.866    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X97Y102        LUT2 (Prop_lut2_I0_O)        0.124     6.990 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.809     9.798    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.124     9.922 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.927    10.849    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X65Y12         LUT6 (Prop_lut6_I5_O)        0.124    10.973 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.462    12.436    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X76Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.560 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.487    14.047    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y14         LUT2 (Prop_lut2_I0_O)        0.118    14.165 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.775    14.940    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X66Y14         LUT2 (Prop_lut2_I1_O)        0.326    15.266 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    15.266    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X66Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X66Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.896 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.896    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X66Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.013 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.013    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.130 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.409    17.539    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_10_0[0]
    SLICE_X85Y18         LUT6 (Prop_lut6_I1_O)        0.124    17.663 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           1.657    19.320    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X85Y17         LUT3 (Prop_lut3_I0_O)        0.124    19.444 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         0.959    20.403    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X73Y20         LUT3 (Prop_lut3_I1_O)        0.118    20.521 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.614    21.135    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X77Y20         LUT6 (Prop_lut6_I3_O)        0.326    21.461 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.486    23.947    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X79Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.332 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.402    26.734    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X82Y20         LUT6 (Prop_lut6_I4_O)        0.124    26.858 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           0.986    27.845    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X87Y21         LUT6 (Prop_lut6_I1_O)        0.124    27.969 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___220_i_5/O
                         net (fo=7, routed)           2.728    30.697    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X67Y18         LUT6 (Prop_lut6_I3_O)        0.124    30.821 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.810    33.630    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.124    33.754 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.708    37.462    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X55Y20         LUT5 (Prop_lut5_I0_O)        0.150    37.612 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_6/O
                         net (fo=1, routed)           1.097    38.709    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X51Y35         LUT6 (Prop_lut6_I5_O)        0.332    39.041 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_4/O
                         net (fo=1, routed)           0.945    39.986    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1_2
    SLICE_X49Y32         LUT6 (Prop_lut6_I4_O)        0.124    40.110 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3/O
                         net (fo=2, routed)           0.693    40.803    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3_n_0
    SLICE_X50Y26         LUT5 (Prop_lut5_I0_O)        0.124    40.927 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1/O
                         net (fo=12, routed)          0.955    41.883    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X44Y18         LUT6 (Prop_lut6_I4_O)        0.124    42.007 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14/O
                         net (fo=1, routed)           0.158    42.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.124    42.289 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8/O
                         net (fo=1, routed)           0.643    42.932    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I4_O)        0.124    43.056 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_2/O
                         net (fo=4, routed)           0.766    43.822    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_34
    SLICE_X52Y18         LUT2 (Prop_lut2_I0_O)        0.124    43.946 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___233/O
                         net (fo=48, routed)          1.163    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X51Y4          LUT4 (Prop_lut4_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.805    46.032    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I2_O)        0.326    46.358 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.788    47.147    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X51Y10         LUT5 (Prop_lut5_I0_O)        0.124    47.271 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.733    48.004    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X51Y10         LUT4 (Prop_lut4_I3_O)        0.124    48.128 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.533    49.661    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X56Y21         LUT5 (Prop_lut5_I3_O)        0.120    49.781 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___34_i_1/O
                         net (fo=14, routed)          0.840    50.621    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.355    50.976 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___31_i_4/O
                         net (fo=2, routed)           0.901    51.877    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/mtvec_q_reg[23]
    SLICE_X59Y25         LUT5 (Prop_lut5_I3_O)        0.326    52.203 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___27_i_4/O
                         net (fo=42, routed)          1.034    53.238    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/branch_in_ex_o_reg_1
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.150    53.388 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5/O
                         net (fo=27, routed)          1.199    54.587    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I3_O)        0.326    54.913 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4/O
                         net (fo=1, routed)           0.000    54.913    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4_n_0
    SLICE_X58Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    55.127 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q_reg[20]_i_2/O
                         net (fo=2, routed)           1.297    56.423    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[20]_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I0_O)        0.297    56.720 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[20]_i_1/O
                         net (fo=2, routed)           1.508    58.228    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[11]
    SLICE_X66Y20         LUT3 (Prop_lut3_I2_O)        0.124    58.352 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[20]_i_1/O
                         net (fo=4, routed)           0.659    59.012    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][20]
    SLICE_X65Y20         LUT2 (Prop_lut2_I0_O)        0.124    59.136 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    59.136    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/S[2]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    59.534 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    59.534    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.648 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.009    60.657    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X66Y19         LUT3 (Prop_lut3_I2_O)        0.124    60.781 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___220_i_8/O
                         net (fo=2, routed)           0.503    61.284    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X66Y19         LUT6 (Prop_lut6_I5_O)        0.124    61.408 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.532    62.940    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X85Y18         LUT3 (Prop_lut3_I0_O)        0.124    63.064 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_7/O
                         net (fo=73, routed)          1.462    64.526    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X68Y18         LUT5 (Prop_lut5_I3_O)        0.124    64.650 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[11]_i_2/O
                         net (fo=11, routed)          0.836    65.486    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[11]_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I4_O)        0.124    65.610 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_100/O
                         net (fo=6, routed)           1.088    66.698    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_1[1]
    SLICE_X75Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.205 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.205    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X75Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.319 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    67.319    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.433 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.349    68.782    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X82Y19         LUT4 (Prop_lut4_I0_O)        0.124    68.906 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10/O
                         net (fo=2, routed)           1.102    70.009    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10_n_0
    SLICE_X77Y19         LUT6 (Prop_lut6_I5_O)        0.124    70.133 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.717    70.850    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/outstanding_addr_req[1]_i_3_1
    SLICE_X85Y19         LUT6 (Prop_lut6_I2_O)        0.124    70.974 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_4/O
                         net (fo=6, routed)           3.252    74.226    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124    74.350 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_1/O
                         net (fo=5, routed)           1.496    75.846    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_instr_resp[gnt]
    SLICE_X62Y18         LUT3 (Prop_lut3_I2_O)        0.150    75.996 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___220/O
                         net (fo=30, routed)          2.632    78.628    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]_1[0]
    SLICE_X64Y21         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    65.413    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.513 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    66.024    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.115 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.542    67.658    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/clk
    SLICE_X64Y21         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[30]/C
                         clock pessimism              0.452    68.110    
                         clock uncertainty           -0.147    67.963    
    SLICE_X64Y21         FDCE (Setup_fdce_C_CE)      -0.429    67.534    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[30]
  -------------------------------------------------------------------
                         required time                         67.534    
                         arrival time                         -78.628    
  -------------------------------------------------------------------
                         slack                                -11.093    

Slack (VIOLATED) :        -11.093ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        76.322ns  (logic 10.734ns (14.064%)  route 65.588ns (85.936%))
  Logic Levels:           58  (CARRY4=10 LUT2=7 LUT3=7 LUT4=4 LUT5=8 LUT6=21 MUXF7=1)
  Clock Path Skew:        -0.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.991ns = ( 67.658 - 66.667 ) 
    Source Clock Delay      (SCD):    2.306ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.319    -0.398    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.274 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.576     0.303    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.404 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       1.902     2.306    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X66Y116        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDCE (Prop_fdce_C_Q)         0.518     2.824 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/Q
                         net (fo=62, routed)          0.987     3.811    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[4]
    SLICE_X81Y116        LUT6 (Prop_lut6_I5_O)        0.124     3.935 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__0/O
                         net (fo=2, routed)           0.643     4.578    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X81Y116        LUT4 (Prop_lut4_I1_O)        0.124     4.702 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.749     5.452    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X86Y116        LUT5 (Prop_lut5_I0_O)        0.124     5.576 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__1/O
                         net (fo=35, routed)          1.290     6.866    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X97Y102        LUT2 (Prop_lut2_I0_O)        0.124     6.990 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.809     9.798    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.124     9.922 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.927    10.849    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X65Y12         LUT6 (Prop_lut6_I5_O)        0.124    10.973 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.462    12.436    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X76Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.560 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.487    14.047    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y14         LUT2 (Prop_lut2_I0_O)        0.118    14.165 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.775    14.940    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X66Y14         LUT2 (Prop_lut2_I1_O)        0.326    15.266 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    15.266    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X66Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X66Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.896 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.896    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X66Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.013 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.013    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.130 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.409    17.539    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_10_0[0]
    SLICE_X85Y18         LUT6 (Prop_lut6_I1_O)        0.124    17.663 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           1.657    19.320    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X85Y17         LUT3 (Prop_lut3_I0_O)        0.124    19.444 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         0.959    20.403    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X73Y20         LUT3 (Prop_lut3_I1_O)        0.118    20.521 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.614    21.135    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X77Y20         LUT6 (Prop_lut6_I3_O)        0.326    21.461 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.486    23.947    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X79Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.332 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.402    26.734    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X82Y20         LUT6 (Prop_lut6_I4_O)        0.124    26.858 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           0.986    27.845    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X87Y21         LUT6 (Prop_lut6_I1_O)        0.124    27.969 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___220_i_5/O
                         net (fo=7, routed)           2.728    30.697    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X67Y18         LUT6 (Prop_lut6_I3_O)        0.124    30.821 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.810    33.630    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.124    33.754 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.708    37.462    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X55Y20         LUT5 (Prop_lut5_I0_O)        0.150    37.612 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_6/O
                         net (fo=1, routed)           1.097    38.709    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X51Y35         LUT6 (Prop_lut6_I5_O)        0.332    39.041 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_4/O
                         net (fo=1, routed)           0.945    39.986    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1_2
    SLICE_X49Y32         LUT6 (Prop_lut6_I4_O)        0.124    40.110 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3/O
                         net (fo=2, routed)           0.693    40.803    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3_n_0
    SLICE_X50Y26         LUT5 (Prop_lut5_I0_O)        0.124    40.927 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1/O
                         net (fo=12, routed)          0.955    41.883    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X44Y18         LUT6 (Prop_lut6_I4_O)        0.124    42.007 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14/O
                         net (fo=1, routed)           0.158    42.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.124    42.289 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8/O
                         net (fo=1, routed)           0.643    42.932    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I4_O)        0.124    43.056 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_2/O
                         net (fo=4, routed)           0.766    43.822    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_34
    SLICE_X52Y18         LUT2 (Prop_lut2_I0_O)        0.124    43.946 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___233/O
                         net (fo=48, routed)          1.163    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X51Y4          LUT4 (Prop_lut4_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.805    46.032    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I2_O)        0.326    46.358 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.788    47.147    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X51Y10         LUT5 (Prop_lut5_I0_O)        0.124    47.271 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.733    48.004    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X51Y10         LUT4 (Prop_lut4_I3_O)        0.124    48.128 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.533    49.661    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X56Y21         LUT5 (Prop_lut5_I3_O)        0.120    49.781 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___34_i_1/O
                         net (fo=14, routed)          0.840    50.621    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.355    50.976 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___31_i_4/O
                         net (fo=2, routed)           0.901    51.877    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/mtvec_q_reg[23]
    SLICE_X59Y25         LUT5 (Prop_lut5_I3_O)        0.326    52.203 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___27_i_4/O
                         net (fo=42, routed)          1.034    53.238    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/branch_in_ex_o_reg_1
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.150    53.388 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5/O
                         net (fo=27, routed)          1.199    54.587    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I3_O)        0.326    54.913 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4/O
                         net (fo=1, routed)           0.000    54.913    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4_n_0
    SLICE_X58Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    55.127 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q_reg[20]_i_2/O
                         net (fo=2, routed)           1.297    56.423    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[20]_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I0_O)        0.297    56.720 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[20]_i_1/O
                         net (fo=2, routed)           1.508    58.228    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[11]
    SLICE_X66Y20         LUT3 (Prop_lut3_I2_O)        0.124    58.352 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[20]_i_1/O
                         net (fo=4, routed)           0.659    59.012    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][20]
    SLICE_X65Y20         LUT2 (Prop_lut2_I0_O)        0.124    59.136 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    59.136    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/S[2]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    59.534 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    59.534    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.648 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.009    60.657    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X66Y19         LUT3 (Prop_lut3_I2_O)        0.124    60.781 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___220_i_8/O
                         net (fo=2, routed)           0.503    61.284    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X66Y19         LUT6 (Prop_lut6_I5_O)        0.124    61.408 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.532    62.940    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X85Y18         LUT3 (Prop_lut3_I0_O)        0.124    63.064 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_7/O
                         net (fo=73, routed)          1.462    64.526    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X68Y18         LUT5 (Prop_lut5_I3_O)        0.124    64.650 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[11]_i_2/O
                         net (fo=11, routed)          0.836    65.486    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[11]_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I4_O)        0.124    65.610 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_100/O
                         net (fo=6, routed)           1.088    66.698    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_1[1]
    SLICE_X75Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.205 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.205    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X75Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.319 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    67.319    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.433 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.349    68.782    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X82Y19         LUT4 (Prop_lut4_I0_O)        0.124    68.906 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10/O
                         net (fo=2, routed)           1.102    70.009    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10_n_0
    SLICE_X77Y19         LUT6 (Prop_lut6_I5_O)        0.124    70.133 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.717    70.850    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/outstanding_addr_req[1]_i_3_1
    SLICE_X85Y19         LUT6 (Prop_lut6_I2_O)        0.124    70.974 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_4/O
                         net (fo=6, routed)           3.252    74.226    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124    74.350 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_1/O
                         net (fo=5, routed)           1.496    75.846    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_instr_resp[gnt]
    SLICE_X62Y18         LUT3 (Prop_lut3_I2_O)        0.150    75.996 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___220/O
                         net (fo=30, routed)          2.632    78.628    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]_1[0]
    SLICE_X64Y21         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    65.413    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.513 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    66.024    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.115 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.542    67.658    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/clk
    SLICE_X64Y21         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]/C
                         clock pessimism              0.452    68.110    
                         clock uncertainty           -0.147    67.963    
    SLICE_X64Y21         FDCE (Setup_fdce_C_CE)      -0.429    67.534    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]
  -------------------------------------------------------------------
                         required time                         67.534    
                         arrival time                         -78.628    
  -------------------------------------------------------------------
                         slack                                -11.093    

Slack (VIOLATED) :        -11.016ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        76.246ns  (logic 10.734ns (14.078%)  route 65.512ns (85.922%))
  Logic Levels:           58  (CARRY4=10 LUT2=7 LUT3=7 LUT4=4 LUT5=8 LUT6=21 MUXF7=1)
  Clock Path Skew:        -0.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.992ns = ( 67.659 - 66.667 ) 
    Source Clock Delay      (SCD):    2.306ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.319    -0.398    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.274 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.576     0.303    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.404 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       1.902     2.306    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X66Y116        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDCE (Prop_fdce_C_Q)         0.518     2.824 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/Q
                         net (fo=62, routed)          0.987     3.811    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[4]
    SLICE_X81Y116        LUT6 (Prop_lut6_I5_O)        0.124     3.935 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__0/O
                         net (fo=2, routed)           0.643     4.578    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X81Y116        LUT4 (Prop_lut4_I1_O)        0.124     4.702 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.749     5.452    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X86Y116        LUT5 (Prop_lut5_I0_O)        0.124     5.576 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__1/O
                         net (fo=35, routed)          1.290     6.866    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X97Y102        LUT2 (Prop_lut2_I0_O)        0.124     6.990 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.809     9.798    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.124     9.922 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.927    10.849    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X65Y12         LUT6 (Prop_lut6_I5_O)        0.124    10.973 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.462    12.436    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X76Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.560 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.487    14.047    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y14         LUT2 (Prop_lut2_I0_O)        0.118    14.165 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.775    14.940    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X66Y14         LUT2 (Prop_lut2_I1_O)        0.326    15.266 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    15.266    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X66Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X66Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.896 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.896    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X66Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.013 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.013    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.130 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.409    17.539    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_10_0[0]
    SLICE_X85Y18         LUT6 (Prop_lut6_I1_O)        0.124    17.663 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           1.657    19.320    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X85Y17         LUT3 (Prop_lut3_I0_O)        0.124    19.444 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         0.959    20.403    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X73Y20         LUT3 (Prop_lut3_I1_O)        0.118    20.521 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.614    21.135    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X77Y20         LUT6 (Prop_lut6_I3_O)        0.326    21.461 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.486    23.947    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X79Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.332 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.402    26.734    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X82Y20         LUT6 (Prop_lut6_I4_O)        0.124    26.858 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           0.986    27.845    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X87Y21         LUT6 (Prop_lut6_I1_O)        0.124    27.969 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___220_i_5/O
                         net (fo=7, routed)           2.728    30.697    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X67Y18         LUT6 (Prop_lut6_I3_O)        0.124    30.821 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.810    33.630    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.124    33.754 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.708    37.462    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X55Y20         LUT5 (Prop_lut5_I0_O)        0.150    37.612 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_6/O
                         net (fo=1, routed)           1.097    38.709    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X51Y35         LUT6 (Prop_lut6_I5_O)        0.332    39.041 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_4/O
                         net (fo=1, routed)           0.945    39.986    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1_2
    SLICE_X49Y32         LUT6 (Prop_lut6_I4_O)        0.124    40.110 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3/O
                         net (fo=2, routed)           0.693    40.803    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3_n_0
    SLICE_X50Y26         LUT5 (Prop_lut5_I0_O)        0.124    40.927 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1/O
                         net (fo=12, routed)          0.955    41.883    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X44Y18         LUT6 (Prop_lut6_I4_O)        0.124    42.007 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14/O
                         net (fo=1, routed)           0.158    42.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.124    42.289 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8/O
                         net (fo=1, routed)           0.643    42.932    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I4_O)        0.124    43.056 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_2/O
                         net (fo=4, routed)           0.766    43.822    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_34
    SLICE_X52Y18         LUT2 (Prop_lut2_I0_O)        0.124    43.946 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___233/O
                         net (fo=48, routed)          1.163    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X51Y4          LUT4 (Prop_lut4_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.805    46.032    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I2_O)        0.326    46.358 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.788    47.147    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X51Y10         LUT5 (Prop_lut5_I0_O)        0.124    47.271 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.733    48.004    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X51Y10         LUT4 (Prop_lut4_I3_O)        0.124    48.128 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.533    49.661    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X56Y21         LUT5 (Prop_lut5_I3_O)        0.120    49.781 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___34_i_1/O
                         net (fo=14, routed)          0.840    50.621    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.355    50.976 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___31_i_4/O
                         net (fo=2, routed)           0.901    51.877    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/mtvec_q_reg[23]
    SLICE_X59Y25         LUT5 (Prop_lut5_I3_O)        0.326    52.203 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___27_i_4/O
                         net (fo=42, routed)          1.034    53.238    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/branch_in_ex_o_reg_1
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.150    53.388 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5/O
                         net (fo=27, routed)          1.199    54.587    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I3_O)        0.326    54.913 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4/O
                         net (fo=1, routed)           0.000    54.913    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4_n_0
    SLICE_X58Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    55.127 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q_reg[20]_i_2/O
                         net (fo=2, routed)           1.297    56.423    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[20]_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I0_O)        0.297    56.720 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[20]_i_1/O
                         net (fo=2, routed)           1.508    58.228    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[11]
    SLICE_X66Y20         LUT3 (Prop_lut3_I2_O)        0.124    58.352 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[20]_i_1/O
                         net (fo=4, routed)           0.659    59.012    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][20]
    SLICE_X65Y20         LUT2 (Prop_lut2_I0_O)        0.124    59.136 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    59.136    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/S[2]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    59.534 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    59.534    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.648 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.009    60.657    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X66Y19         LUT3 (Prop_lut3_I2_O)        0.124    60.781 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___220_i_8/O
                         net (fo=2, routed)           0.503    61.284    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X66Y19         LUT6 (Prop_lut6_I5_O)        0.124    61.408 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.532    62.940    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X85Y18         LUT3 (Prop_lut3_I0_O)        0.124    63.064 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_7/O
                         net (fo=73, routed)          1.462    64.526    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X68Y18         LUT5 (Prop_lut5_I3_O)        0.124    64.650 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[11]_i_2/O
                         net (fo=11, routed)          0.836    65.486    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[11]_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I4_O)        0.124    65.610 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_100/O
                         net (fo=6, routed)           1.088    66.698    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_1[1]
    SLICE_X75Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.205 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.205    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X75Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.319 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    67.319    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.433 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.349    68.782    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X82Y19         LUT4 (Prop_lut4_I0_O)        0.124    68.906 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10/O
                         net (fo=2, routed)           1.102    70.009    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10_n_0
    SLICE_X77Y19         LUT6 (Prop_lut6_I5_O)        0.124    70.133 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.717    70.850    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/outstanding_addr_req[1]_i_3_1
    SLICE_X85Y19         LUT6 (Prop_lut6_I2_O)        0.124    70.974 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_4/O
                         net (fo=6, routed)           3.252    74.226    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124    74.350 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_1/O
                         net (fo=5, routed)           1.496    75.846    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_instr_resp[gnt]
    SLICE_X62Y18         LUT3 (Prop_lut3_I2_O)        0.150    75.996 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___220/O
                         net (fo=30, routed)          2.556    78.551    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]_1[0]
    SLICE_X65Y19         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    65.413    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.513 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    66.024    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.115 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.543    67.659    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/clk
    SLICE_X65Y19         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[19]/C
                         clock pessimism              0.452    68.111    
                         clock uncertainty           -0.147    67.964    
    SLICE_X65Y19         FDCE (Setup_fdce_C_CE)      -0.429    67.535    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         67.535    
                         arrival time                         -78.551    
  -------------------------------------------------------------------
                         slack                                -11.016    

Slack (VIOLATED) :        -11.016ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        76.246ns  (logic 10.734ns (14.078%)  route 65.512ns (85.922%))
  Logic Levels:           58  (CARRY4=10 LUT2=7 LUT3=7 LUT4=4 LUT5=8 LUT6=21 MUXF7=1)
  Clock Path Skew:        -0.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.992ns = ( 67.659 - 66.667 ) 
    Source Clock Delay      (SCD):    2.306ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.319    -0.398    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.274 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.576     0.303    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.404 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       1.902     2.306    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X66Y116        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDCE (Prop_fdce_C_Q)         0.518     2.824 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/Q
                         net (fo=62, routed)          0.987     3.811    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[4]
    SLICE_X81Y116        LUT6 (Prop_lut6_I5_O)        0.124     3.935 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__0/O
                         net (fo=2, routed)           0.643     4.578    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X81Y116        LUT4 (Prop_lut4_I1_O)        0.124     4.702 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.749     5.452    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X86Y116        LUT5 (Prop_lut5_I0_O)        0.124     5.576 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__1/O
                         net (fo=35, routed)          1.290     6.866    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X97Y102        LUT2 (Prop_lut2_I0_O)        0.124     6.990 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.809     9.798    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.124     9.922 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.927    10.849    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X65Y12         LUT6 (Prop_lut6_I5_O)        0.124    10.973 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.462    12.436    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X76Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.560 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.487    14.047    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y14         LUT2 (Prop_lut2_I0_O)        0.118    14.165 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.775    14.940    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X66Y14         LUT2 (Prop_lut2_I1_O)        0.326    15.266 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    15.266    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X66Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X66Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.896 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.896    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X66Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.013 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.013    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.130 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.409    17.539    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_10_0[0]
    SLICE_X85Y18         LUT6 (Prop_lut6_I1_O)        0.124    17.663 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           1.657    19.320    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X85Y17         LUT3 (Prop_lut3_I0_O)        0.124    19.444 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         0.959    20.403    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X73Y20         LUT3 (Prop_lut3_I1_O)        0.118    20.521 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.614    21.135    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X77Y20         LUT6 (Prop_lut6_I3_O)        0.326    21.461 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.486    23.947    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X79Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.332 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.402    26.734    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X82Y20         LUT6 (Prop_lut6_I4_O)        0.124    26.858 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           0.986    27.845    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X87Y21         LUT6 (Prop_lut6_I1_O)        0.124    27.969 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___220_i_5/O
                         net (fo=7, routed)           2.728    30.697    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X67Y18         LUT6 (Prop_lut6_I3_O)        0.124    30.821 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.810    33.630    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.124    33.754 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.708    37.462    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X55Y20         LUT5 (Prop_lut5_I0_O)        0.150    37.612 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_6/O
                         net (fo=1, routed)           1.097    38.709    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X51Y35         LUT6 (Prop_lut6_I5_O)        0.332    39.041 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_4/O
                         net (fo=1, routed)           0.945    39.986    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1_2
    SLICE_X49Y32         LUT6 (Prop_lut6_I4_O)        0.124    40.110 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3/O
                         net (fo=2, routed)           0.693    40.803    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3_n_0
    SLICE_X50Y26         LUT5 (Prop_lut5_I0_O)        0.124    40.927 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1/O
                         net (fo=12, routed)          0.955    41.883    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X44Y18         LUT6 (Prop_lut6_I4_O)        0.124    42.007 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14/O
                         net (fo=1, routed)           0.158    42.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.124    42.289 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8/O
                         net (fo=1, routed)           0.643    42.932    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I4_O)        0.124    43.056 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_2/O
                         net (fo=4, routed)           0.766    43.822    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_34
    SLICE_X52Y18         LUT2 (Prop_lut2_I0_O)        0.124    43.946 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___233/O
                         net (fo=48, routed)          1.163    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X51Y4          LUT4 (Prop_lut4_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.805    46.032    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I2_O)        0.326    46.358 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.788    47.147    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X51Y10         LUT5 (Prop_lut5_I0_O)        0.124    47.271 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.733    48.004    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X51Y10         LUT4 (Prop_lut4_I3_O)        0.124    48.128 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.533    49.661    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X56Y21         LUT5 (Prop_lut5_I3_O)        0.120    49.781 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___34_i_1/O
                         net (fo=14, routed)          0.840    50.621    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.355    50.976 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___31_i_4/O
                         net (fo=2, routed)           0.901    51.877    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/mtvec_q_reg[23]
    SLICE_X59Y25         LUT5 (Prop_lut5_I3_O)        0.326    52.203 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___27_i_4/O
                         net (fo=42, routed)          1.034    53.238    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/branch_in_ex_o_reg_1
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.150    53.388 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5/O
                         net (fo=27, routed)          1.199    54.587    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I3_O)        0.326    54.913 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4/O
                         net (fo=1, routed)           0.000    54.913    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4_n_0
    SLICE_X58Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    55.127 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q_reg[20]_i_2/O
                         net (fo=2, routed)           1.297    56.423    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[20]_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I0_O)        0.297    56.720 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[20]_i_1/O
                         net (fo=2, routed)           1.508    58.228    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[11]
    SLICE_X66Y20         LUT3 (Prop_lut3_I2_O)        0.124    58.352 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[20]_i_1/O
                         net (fo=4, routed)           0.659    59.012    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][20]
    SLICE_X65Y20         LUT2 (Prop_lut2_I0_O)        0.124    59.136 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    59.136    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/S[2]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    59.534 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    59.534    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.648 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.009    60.657    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X66Y19         LUT3 (Prop_lut3_I2_O)        0.124    60.781 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___220_i_8/O
                         net (fo=2, routed)           0.503    61.284    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X66Y19         LUT6 (Prop_lut6_I5_O)        0.124    61.408 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.532    62.940    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X85Y18         LUT3 (Prop_lut3_I0_O)        0.124    63.064 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_7/O
                         net (fo=73, routed)          1.462    64.526    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X68Y18         LUT5 (Prop_lut5_I3_O)        0.124    64.650 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[11]_i_2/O
                         net (fo=11, routed)          0.836    65.486    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[11]_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I4_O)        0.124    65.610 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_100/O
                         net (fo=6, routed)           1.088    66.698    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_1[1]
    SLICE_X75Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.205 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.205    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X75Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.319 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    67.319    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.433 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.349    68.782    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X82Y19         LUT4 (Prop_lut4_I0_O)        0.124    68.906 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10/O
                         net (fo=2, routed)           1.102    70.009    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10_n_0
    SLICE_X77Y19         LUT6 (Prop_lut6_I5_O)        0.124    70.133 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.717    70.850    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/outstanding_addr_req[1]_i_3_1
    SLICE_X85Y19         LUT6 (Prop_lut6_I2_O)        0.124    70.974 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_4/O
                         net (fo=6, routed)           3.252    74.226    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124    74.350 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_1/O
                         net (fo=5, routed)           1.496    75.846    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_instr_resp[gnt]
    SLICE_X62Y18         LUT3 (Prop_lut3_I2_O)        0.150    75.996 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___220/O
                         net (fo=30, routed)          2.556    78.551    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]_1[0]
    SLICE_X65Y19         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    65.413    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.513 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    66.024    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.115 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.543    67.659    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/clk
    SLICE_X65Y19         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[22]/C
                         clock pessimism              0.452    68.111    
                         clock uncertainty           -0.147    67.964    
    SLICE_X65Y19         FDCE (Setup_fdce_C_CE)      -0.429    67.535    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[22]
  -------------------------------------------------------------------
                         required time                         67.535    
                         arrival time                         -78.551    
  -------------------------------------------------------------------
                         slack                                -11.016    

Slack (VIOLATED) :        -11.016ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        76.246ns  (logic 10.734ns (14.078%)  route 65.512ns (85.922%))
  Logic Levels:           58  (CARRY4=10 LUT2=7 LUT3=7 LUT4=4 LUT5=8 LUT6=21 MUXF7=1)
  Clock Path Skew:        -0.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.992ns = ( 67.659 - 66.667 ) 
    Source Clock Delay      (SCD):    2.306ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.319    -0.398    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.274 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.576     0.303    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.404 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       1.902     2.306    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X66Y116        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDCE (Prop_fdce_C_Q)         0.518     2.824 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/Q
                         net (fo=62, routed)          0.987     3.811    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[4]
    SLICE_X81Y116        LUT6 (Prop_lut6_I5_O)        0.124     3.935 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__0/O
                         net (fo=2, routed)           0.643     4.578    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X81Y116        LUT4 (Prop_lut4_I1_O)        0.124     4.702 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.749     5.452    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X86Y116        LUT5 (Prop_lut5_I0_O)        0.124     5.576 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__1/O
                         net (fo=35, routed)          1.290     6.866    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X97Y102        LUT2 (Prop_lut2_I0_O)        0.124     6.990 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.809     9.798    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.124     9.922 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.927    10.849    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X65Y12         LUT6 (Prop_lut6_I5_O)        0.124    10.973 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.462    12.436    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X76Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.560 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.487    14.047    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y14         LUT2 (Prop_lut2_I0_O)        0.118    14.165 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.775    14.940    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X66Y14         LUT2 (Prop_lut2_I1_O)        0.326    15.266 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    15.266    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X66Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X66Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.896 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.896    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X66Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.013 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.013    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.130 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.409    17.539    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_10_0[0]
    SLICE_X85Y18         LUT6 (Prop_lut6_I1_O)        0.124    17.663 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           1.657    19.320    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X85Y17         LUT3 (Prop_lut3_I0_O)        0.124    19.444 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         0.959    20.403    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X73Y20         LUT3 (Prop_lut3_I1_O)        0.118    20.521 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.614    21.135    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X77Y20         LUT6 (Prop_lut6_I3_O)        0.326    21.461 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.486    23.947    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X79Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.332 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.402    26.734    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X82Y20         LUT6 (Prop_lut6_I4_O)        0.124    26.858 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           0.986    27.845    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X87Y21         LUT6 (Prop_lut6_I1_O)        0.124    27.969 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___220_i_5/O
                         net (fo=7, routed)           2.728    30.697    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X67Y18         LUT6 (Prop_lut6_I3_O)        0.124    30.821 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.810    33.630    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.124    33.754 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.708    37.462    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X55Y20         LUT5 (Prop_lut5_I0_O)        0.150    37.612 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_6/O
                         net (fo=1, routed)           1.097    38.709    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X51Y35         LUT6 (Prop_lut6_I5_O)        0.332    39.041 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_4/O
                         net (fo=1, routed)           0.945    39.986    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1_2
    SLICE_X49Y32         LUT6 (Prop_lut6_I4_O)        0.124    40.110 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3/O
                         net (fo=2, routed)           0.693    40.803    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3_n_0
    SLICE_X50Y26         LUT5 (Prop_lut5_I0_O)        0.124    40.927 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1/O
                         net (fo=12, routed)          0.955    41.883    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X44Y18         LUT6 (Prop_lut6_I4_O)        0.124    42.007 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14/O
                         net (fo=1, routed)           0.158    42.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.124    42.289 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8/O
                         net (fo=1, routed)           0.643    42.932    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I4_O)        0.124    43.056 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_2/O
                         net (fo=4, routed)           0.766    43.822    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_34
    SLICE_X52Y18         LUT2 (Prop_lut2_I0_O)        0.124    43.946 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___233/O
                         net (fo=48, routed)          1.163    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X51Y4          LUT4 (Prop_lut4_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.805    46.032    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I2_O)        0.326    46.358 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.788    47.147    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X51Y10         LUT5 (Prop_lut5_I0_O)        0.124    47.271 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.733    48.004    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X51Y10         LUT4 (Prop_lut4_I3_O)        0.124    48.128 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.533    49.661    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X56Y21         LUT5 (Prop_lut5_I3_O)        0.120    49.781 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___34_i_1/O
                         net (fo=14, routed)          0.840    50.621    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.355    50.976 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___31_i_4/O
                         net (fo=2, routed)           0.901    51.877    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/mtvec_q_reg[23]
    SLICE_X59Y25         LUT5 (Prop_lut5_I3_O)        0.326    52.203 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___27_i_4/O
                         net (fo=42, routed)          1.034    53.238    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/branch_in_ex_o_reg_1
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.150    53.388 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5/O
                         net (fo=27, routed)          1.199    54.587    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I3_O)        0.326    54.913 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4/O
                         net (fo=1, routed)           0.000    54.913    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4_n_0
    SLICE_X58Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    55.127 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q_reg[20]_i_2/O
                         net (fo=2, routed)           1.297    56.423    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[20]_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I0_O)        0.297    56.720 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[20]_i_1/O
                         net (fo=2, routed)           1.508    58.228    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[11]
    SLICE_X66Y20         LUT3 (Prop_lut3_I2_O)        0.124    58.352 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[20]_i_1/O
                         net (fo=4, routed)           0.659    59.012    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][20]
    SLICE_X65Y20         LUT2 (Prop_lut2_I0_O)        0.124    59.136 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    59.136    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/S[2]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    59.534 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    59.534    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.648 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.009    60.657    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X66Y19         LUT3 (Prop_lut3_I2_O)        0.124    60.781 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___220_i_8/O
                         net (fo=2, routed)           0.503    61.284    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X66Y19         LUT6 (Prop_lut6_I5_O)        0.124    61.408 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.532    62.940    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X85Y18         LUT3 (Prop_lut3_I0_O)        0.124    63.064 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_7/O
                         net (fo=73, routed)          1.462    64.526    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X68Y18         LUT5 (Prop_lut5_I3_O)        0.124    64.650 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[11]_i_2/O
                         net (fo=11, routed)          0.836    65.486    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[11]_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I4_O)        0.124    65.610 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_100/O
                         net (fo=6, routed)           1.088    66.698    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_1[1]
    SLICE_X75Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.205 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.205    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X75Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.319 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    67.319    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.433 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.349    68.782    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X82Y19         LUT4 (Prop_lut4_I0_O)        0.124    68.906 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10/O
                         net (fo=2, routed)           1.102    70.009    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10_n_0
    SLICE_X77Y19         LUT6 (Prop_lut6_I5_O)        0.124    70.133 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.717    70.850    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/outstanding_addr_req[1]_i_3_1
    SLICE_X85Y19         LUT6 (Prop_lut6_I2_O)        0.124    70.974 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_4/O
                         net (fo=6, routed)           3.252    74.226    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124    74.350 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_1/O
                         net (fo=5, routed)           1.496    75.846    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_instr_resp[gnt]
    SLICE_X62Y18         LUT3 (Prop_lut3_I2_O)        0.150    75.996 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___220/O
                         net (fo=30, routed)          2.556    78.551    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]_1[0]
    SLICE_X65Y19         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    65.413    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.513 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    66.024    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.115 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.543    67.659    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/clk
    SLICE_X65Y19         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[23]/C
                         clock pessimism              0.452    68.111    
                         clock uncertainty           -0.147    67.964    
    SLICE_X65Y19         FDCE (Setup_fdce_C_CE)      -0.429    67.535    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[23]
  -------------------------------------------------------------------
                         required time                         67.535    
                         arrival time                         -78.551    
  -------------------------------------------------------------------
                         slack                                -11.016    

Slack (VIOLATED) :        -11.016ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        76.246ns  (logic 10.734ns (14.078%)  route 65.512ns (85.922%))
  Logic Levels:           58  (CARRY4=10 LUT2=7 LUT3=7 LUT4=4 LUT5=8 LUT6=21 MUXF7=1)
  Clock Path Skew:        -0.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.992ns = ( 67.659 - 66.667 ) 
    Source Clock Delay      (SCD):    2.306ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.319    -0.398    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.274 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.576     0.303    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.404 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       1.902     2.306    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X66Y116        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDCE (Prop_fdce_C_Q)         0.518     2.824 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/Q
                         net (fo=62, routed)          0.987     3.811    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[4]
    SLICE_X81Y116        LUT6 (Prop_lut6_I5_O)        0.124     3.935 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__0/O
                         net (fo=2, routed)           0.643     4.578    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X81Y116        LUT4 (Prop_lut4_I1_O)        0.124     4.702 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.749     5.452    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X86Y116        LUT5 (Prop_lut5_I0_O)        0.124     5.576 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__1/O
                         net (fo=35, routed)          1.290     6.866    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X97Y102        LUT2 (Prop_lut2_I0_O)        0.124     6.990 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.809     9.798    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.124     9.922 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.927    10.849    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X65Y12         LUT6 (Prop_lut6_I5_O)        0.124    10.973 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.462    12.436    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X76Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.560 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.487    14.047    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y14         LUT2 (Prop_lut2_I0_O)        0.118    14.165 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.775    14.940    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X66Y14         LUT2 (Prop_lut2_I1_O)        0.326    15.266 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    15.266    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X66Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X66Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.896 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.896    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X66Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.013 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.013    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.130 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.409    17.539    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_10_0[0]
    SLICE_X85Y18         LUT6 (Prop_lut6_I1_O)        0.124    17.663 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           1.657    19.320    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X85Y17         LUT3 (Prop_lut3_I0_O)        0.124    19.444 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         0.959    20.403    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X73Y20         LUT3 (Prop_lut3_I1_O)        0.118    20.521 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.614    21.135    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X77Y20         LUT6 (Prop_lut6_I3_O)        0.326    21.461 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.486    23.947    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X79Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.332 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.402    26.734    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X82Y20         LUT6 (Prop_lut6_I4_O)        0.124    26.858 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           0.986    27.845    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X87Y21         LUT6 (Prop_lut6_I1_O)        0.124    27.969 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___220_i_5/O
                         net (fo=7, routed)           2.728    30.697    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X67Y18         LUT6 (Prop_lut6_I3_O)        0.124    30.821 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.810    33.630    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.124    33.754 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.708    37.462    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X55Y20         LUT5 (Prop_lut5_I0_O)        0.150    37.612 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_6/O
                         net (fo=1, routed)           1.097    38.709    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X51Y35         LUT6 (Prop_lut6_I5_O)        0.332    39.041 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_4/O
                         net (fo=1, routed)           0.945    39.986    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1_2
    SLICE_X49Y32         LUT6 (Prop_lut6_I4_O)        0.124    40.110 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3/O
                         net (fo=2, routed)           0.693    40.803    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3_n_0
    SLICE_X50Y26         LUT5 (Prop_lut5_I0_O)        0.124    40.927 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1/O
                         net (fo=12, routed)          0.955    41.883    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X44Y18         LUT6 (Prop_lut6_I4_O)        0.124    42.007 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14/O
                         net (fo=1, routed)           0.158    42.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.124    42.289 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8/O
                         net (fo=1, routed)           0.643    42.932    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I4_O)        0.124    43.056 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_2/O
                         net (fo=4, routed)           0.766    43.822    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_34
    SLICE_X52Y18         LUT2 (Prop_lut2_I0_O)        0.124    43.946 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___233/O
                         net (fo=48, routed)          1.163    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X51Y4          LUT4 (Prop_lut4_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.805    46.032    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I2_O)        0.326    46.358 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.788    47.147    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X51Y10         LUT5 (Prop_lut5_I0_O)        0.124    47.271 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.733    48.004    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X51Y10         LUT4 (Prop_lut4_I3_O)        0.124    48.128 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.533    49.661    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X56Y21         LUT5 (Prop_lut5_I3_O)        0.120    49.781 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___34_i_1/O
                         net (fo=14, routed)          0.840    50.621    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.355    50.976 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___31_i_4/O
                         net (fo=2, routed)           0.901    51.877    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/mtvec_q_reg[23]
    SLICE_X59Y25         LUT5 (Prop_lut5_I3_O)        0.326    52.203 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___27_i_4/O
                         net (fo=42, routed)          1.034    53.238    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/branch_in_ex_o_reg_1
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.150    53.388 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5/O
                         net (fo=27, routed)          1.199    54.587    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I3_O)        0.326    54.913 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4/O
                         net (fo=1, routed)           0.000    54.913    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4_n_0
    SLICE_X58Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    55.127 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q_reg[20]_i_2/O
                         net (fo=2, routed)           1.297    56.423    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[20]_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I0_O)        0.297    56.720 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[20]_i_1/O
                         net (fo=2, routed)           1.508    58.228    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[11]
    SLICE_X66Y20         LUT3 (Prop_lut3_I2_O)        0.124    58.352 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[20]_i_1/O
                         net (fo=4, routed)           0.659    59.012    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][20]
    SLICE_X65Y20         LUT2 (Prop_lut2_I0_O)        0.124    59.136 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    59.136    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/S[2]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    59.534 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    59.534    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.648 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.009    60.657    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X66Y19         LUT3 (Prop_lut3_I2_O)        0.124    60.781 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___220_i_8/O
                         net (fo=2, routed)           0.503    61.284    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X66Y19         LUT6 (Prop_lut6_I5_O)        0.124    61.408 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.532    62.940    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X85Y18         LUT3 (Prop_lut3_I0_O)        0.124    63.064 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_7/O
                         net (fo=73, routed)          1.462    64.526    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X68Y18         LUT5 (Prop_lut5_I3_O)        0.124    64.650 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[11]_i_2/O
                         net (fo=11, routed)          0.836    65.486    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[11]_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I4_O)        0.124    65.610 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_100/O
                         net (fo=6, routed)           1.088    66.698    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_1[1]
    SLICE_X75Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.205 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.205    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X75Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.319 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    67.319    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.433 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.349    68.782    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X82Y19         LUT4 (Prop_lut4_I0_O)        0.124    68.906 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10/O
                         net (fo=2, routed)           1.102    70.009    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10_n_0
    SLICE_X77Y19         LUT6 (Prop_lut6_I5_O)        0.124    70.133 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.717    70.850    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/outstanding_addr_req[1]_i_3_1
    SLICE_X85Y19         LUT6 (Prop_lut6_I2_O)        0.124    70.974 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_4/O
                         net (fo=6, routed)           3.252    74.226    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124    74.350 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_1/O
                         net (fo=5, routed)           1.496    75.846    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_instr_resp[gnt]
    SLICE_X62Y18         LUT3 (Prop_lut3_I2_O)        0.150    75.996 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___220/O
                         net (fo=30, routed)          2.556    78.551    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]_1[0]
    SLICE_X65Y19         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    65.413    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.513 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    66.024    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.115 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.543    67.659    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/clk
    SLICE_X65Y19         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[3]/C
                         clock pessimism              0.452    68.111    
                         clock uncertainty           -0.147    67.964    
    SLICE_X65Y19         FDCE (Setup_fdce_C_CE)      -0.429    67.535    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         67.535    
                         arrival time                         -78.551    
  -------------------------------------------------------------------
                         slack                                -11.016    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/gen_input_pipeline[0].inp_pipe_rnd_mode_q_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_ctrl/fdsu_rm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.364%)  route 0.143ns (46.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.596    -0.636    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/clk_out1_0
    SLICE_X12Y6          FDCE                                         r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/gen_input_pipeline[0].inp_pipe_rnd_mode_q_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.472 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/gen_input_pipeline[0].inp_pipe_rnd_mode_q_reg[1][1]/Q
                         net (fo=2, routed)           0.143    -0.328    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_ctrl/fdsu_rm_reg[2]_0[1]
    SLICE_X10Y6          FDRE                                         r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_ctrl/fdsu_rm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.865    -0.875    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_ctrl/clk_out1_0
    SLICE_X10Y6          FDRE                                         r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_ctrl/fdsu_rm_reg[1]/C
                         clock pessimism              0.275    -0.600    
    SLICE_X10Y6          FDRE (Hold_fdre_C_D)         0.063    -0.537    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_ctrl/fdsu_rm_reg[1]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[11].i_sync_gpio_input/i_sync/reg_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[11].i_sync_gpio_input/serial_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.227ns (65.762%)  route 0.118ns (34.238%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.546ns
    Source Clock Delay      (SCD):    0.429ns
    Clock Pessimism Removal (CPR):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.794    -0.437    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.392 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.214    -0.178    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.152 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       0.581     0.429    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[11].i_sync_gpio_input/i_sync/clk_cg
    SLICE_X60Y54         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[11].i_sync_gpio_input/i_sync/reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDCE (Prop_fdce_C_Q)         0.128     0.557 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[11].i_sync_gpio_input/i_sync/reg_q_reg[1]/Q
                         net (fo=4, routed)           0.118     0.675    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_0_mode_11/serial_q_reg[0]
    SLICE_X62Y53         LUT5 (Prop_lut5_I0_O)        0.099     0.774 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_0_mode_11/serial_q_i_1__42/O
                         net (fo=1, routed)           0.000     0.774    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[11].i_sync_gpio_input/serial_q_reg_1
    SLICE_X62Y53         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[11].i_sync_gpio_input/serial_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.238    -0.333    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.304 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       0.850     0.546    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[11].i_sync_gpio_input/clk_cg
    SLICE_X62Y53         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[11].i_sync_gpio_input/serial_q_reg/C
                         clock pessimism             -0.101     0.445    
    SLICE_X62Y53         FDCE (Hold_fdce_C_D)         0.120     0.565    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[11].i_sync_gpio_input/serial_q_reg
  -------------------------------------------------------------------
                         required time                         -0.565    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_rx/baud_div_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_rx/tick_baud_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.632    -0.600    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_rx/clk_out1_0
    SLICE_X112Y22        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_rx/baud_div_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y22        FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_rx/baud_div_q_reg[1]/Q
                         net (fo=4, routed)           0.105    -0.330    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_rx/baud_div_q_reg_n_0_[1]
    SLICE_X113Y22        LUT6 (Prop_lut6_I5_O)        0.045    -0.285 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_rx/tick_baud_q_i_1__0/O
                         net (fo=1, routed)           0.000    -0.285    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_rx/tick_baud_d
    SLICE_X113Y22        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_rx/tick_baud_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.900    -0.840    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_rx/clk_out1_0
    SLICE_X113Y22        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_rx/tick_baud_q_reg/C
                         clock pessimism              0.253    -0.587    
    SLICE_X113Y22        FDCE (Hold_fdce_C_D)         0.091    -0.496    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_rx/tick_baud_q_reg
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_enable_rx_watermark/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_watermark/gen_flop_intr_output.intr_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.776%)  route 0.154ns (45.224%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.631    -0.601    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_enable_rx_watermark/clk_out1_0
    SLICE_X109Y27        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_enable_rx_watermark/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y27        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_enable_rx_watermark/q_reg[0]/Q
                         net (fo=2, routed)           0.154    -0.306    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_state_rx_watermark/reg2hw[intr_enable][rx_watermark][q]
    SLICE_X111Y28        LUT2 (Prop_lut2_I1_O)        0.045    -0.261 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_state_rx_watermark/gen_flop_intr_output.intr_o[0]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.261    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_watermark/intr_o0_0
    SLICE_X111Y28        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_watermark/gen_flop_intr_output.intr_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.901    -0.839    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_watermark/clk_out1_0
    SLICE_X111Y28        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_watermark/gen_flop_intr_output.intr_o_reg[0]/C
                         clock pessimism              0.275    -0.564    
    SLICE_X111Y28        FDCE (Hold_fdce_C_D)         0.092    -0.472    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_watermark/gen_flop_intr_output.intr_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_intrpt_lvl_low_en_intrpt_lvl_low_en_25/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_intrpt_lvl_low_status_intrpt_lvl_low_status_25/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.002%)  route 0.128ns (37.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.546ns
    Source Clock Delay      (SCD):    0.429ns
    Clock Pessimism Removal (CPR):    0.082ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.794    -0.437    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.392 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.214    -0.178    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.152 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       0.581     0.429    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_intrpt_lvl_low_en_intrpt_lvl_low_en_25/clk_cg
    SLICE_X62Y54         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_intrpt_lvl_low_en_intrpt_lvl_low_en_25/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDCE (Prop_fdce_C_Q)         0.164     0.593 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_intrpt_lvl_low_en_intrpt_lvl_low_en_25/q_reg[0]/Q
                         net (fo=3, routed)           0.128     0.721    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/s_reg2hw[intrpt_lvl_low_en][25][q]
    SLICE_X65Y54         LUT6 (Prop_lut6_I1_O)        0.045     0.766 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/u_intrpt_lvl_low_status_intrpt_lvl_low_status_25/q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.766    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_intrpt_lvl_low_status_intrpt_lvl_low_status_25/q_reg[0]_1
    SLICE_X65Y54         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_intrpt_lvl_low_status_intrpt_lvl_low_status_25/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.238    -0.333    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.304 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       0.850     0.546    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_intrpt_lvl_low_status_intrpt_lvl_low_status_25/clk_cg
    SLICE_X65Y54         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_intrpt_lvl_low_status_intrpt_lvl_low_status_25/q_reg[0]/C
                         clock pessimism             -0.082     0.464    
    SLICE_X65Y54         FDCE (Hold_fdce_C_D)         0.091     0.555    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_intrpt_lvl_low_status_intrpt_lvl_low_status_25/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.555    
                         arrival time                           0.766    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_minus_30_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_30_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.548%)  route 0.161ns (46.452%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.623    -0.609    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/clk_out1_0
    SLICE_X1Y10          FDRE                                         r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_minus_30_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_minus_30_reg[24]/Q
                         net (fo=4, routed)           0.161    -0.306    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/p_1_in3_in[25]
    SLICE_X2Y10          LUT5 (Prop_lut5_I2_O)        0.045    -0.261 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_30[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_30_next[24]
    SLICE_X2Y10          FDRE                                         r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_30_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.893    -0.847    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/clk_out1_0
    SLICE_X2Y10          FDRE                                         r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_30_reg[24]/C
                         clock pessimism              0.254    -0.593    
    SLICE_X2Y10          FDRE (Hold_fdre_C_D)         0.120    -0.473    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_30_reg[24]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.080%)  route 0.128ns (43.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.596    -0.635    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/clk_out1_0
    SLICE_X90Y78         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y78         FDCE (Prop_fdce_C_Q)         0.164    -0.471 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[17]/Q
                         net (fo=2, routed)           0.128    -0.343    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q[17]
    SLICE_X91Y76         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.861    -0.879    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/clk_out1_0
    SLICE_X91Y76         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[17]/C
                         clock pessimism              0.254    -0.624    
    SLICE_X91Y76         FDCE (Hold_fdce_C_D)         0.070    -0.554    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/u_i2c_fsm/FSM_onehot_state_q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/u_i2c_fsm/FSM_onehot_state_q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.098%)  route 0.134ns (44.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.605ns
    Source Clock Delay      (SCD):    0.485ns
    Clock Pessimism Removal (CPR):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.794    -0.437    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.392 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.214    -0.178    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.152 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       0.637     0.485    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/u_i2c_fsm/clk_cg
    SLICE_X112Y57        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/u_i2c_fsm/FSM_onehot_state_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y57        FDCE (Prop_fdce_C_Q)         0.164     0.649 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/u_i2c_fsm/FSM_onehot_state_q_reg[13]/Q
                         net (fo=5, routed)           0.134     0.783    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/u_i2c_fsm/FSM_onehot_state_q_reg_n_0_[13]
    SLICE_X111Y58        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/u_i2c_fsm/FSM_onehot_state_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.238    -0.333    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.304 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       0.909     0.605    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/u_i2c_fsm/clk_cg
    SLICE_X111Y58        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/u_i2c_fsm/FSM_onehot_state_q_reg[14]/C
                         clock pessimism             -0.104     0.501    
    SLICE_X111Y58        FDCE (Hold_fdce_C_D)         0.070     0.571    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/u_i2c_fsm/FSM_onehot_state_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.571    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_low_en_intrpt_lvl_low_en_0/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_low_status_intrpt_lvl_low_status_0/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.752%)  route 0.159ns (43.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.612    -0.620    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_low_en_intrpt_lvl_low_en_0/clk_out1_0
    SLICE_X104Y38        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_low_en_intrpt_lvl_low_en_0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y38        FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_low_en_intrpt_lvl_low_en_0/q_reg[0]/Q
                         net (fo=3, routed)           0.159    -0.296    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/s_reg2hw[intrpt_lvl_low_en][0][q]
    SLICE_X102Y37        LUT6 (Prop_lut6_I1_O)        0.045    -0.251 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/u_intrpt_lvl_low_status_intrpt_lvl_low_status_0/q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_low_status_intrpt_lvl_low_status_0/q_reg[0]_3
    SLICE_X102Y37        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_low_status_intrpt_lvl_low_status_0/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.880    -0.860    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_low_status_intrpt_lvl_low_status_0/clk_out1_0
    SLICE_X102Y37        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_low_status_intrpt_lvl_low_status_0/q_reg[0]/C
                         clock pessimism              0.275    -0.585    
    SLICE_X102Y37        FDCE (Hold_fdce_C_D)         0.121    -0.464    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_low_status_intrpt_lvl_low_status_0/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/rdata_buf_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.374%)  route 0.116ns (47.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.584    -0.648    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/clk_out1_0
    SLICE_X89Y17         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y17         FDRE (Prop_fdre_C_Q)         0.128    -0.520 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/rdata_reg[9]/Q
                         net (fo=1, routed)           0.116    -0.403    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/rdata_buf_reg[31]_0[9]
    SLICE_X88Y16         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/rdata_buf_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.851    -0.889    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/clk_out1_0
    SLICE_X88Y16         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/rdata_buf_reg[9]/C
                         clock pessimism              0.256    -0.633    
    SLICE_X88Y16         FDCE (Hold_fdce_C_D)         0.017    -0.616    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/rdata_buf_reg[9]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
Waveform(ns):       { 0.000 33.333 }
Period(ns):         66.667
Sources:            { xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         66.667      64.091     RAMB36_X2Y1      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         66.667      64.091     RAMB36_X2Y1      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         66.667      64.091     RAMB36_X2Y2      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         66.667      64.091     RAMB36_X2Y2      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         66.667      64.091     RAMB36_X3Y3      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         66.667      64.091     RAMB36_X3Y3      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         66.667      64.091     RAMB36_X3Y2      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         66.667      64.091     RAMB36_X3Y2      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         66.667      64.091     RAMB36_X4Y0      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         66.667      64.091     RAMB36_X4Y0      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       66.667      146.693    MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y101   clk_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y101   clk_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y103   clk_count_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y103   clk_count_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y103   clk_count_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y103   clk_count_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y104   clk_count_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y104   clk_count_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y104   clk_count_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y104   clk_count_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y101   clk_count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y101   clk_count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y103   clk_count_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y103   clk_count_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y103   clk_count_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y103   clk_count_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y104   clk_count_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y104   clk_count_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y104   clk_count_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y104   clk_count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_xilinx_clk_wizard_clk_wiz_0_0_1
  To Clock:  clkfbout_xilinx_clk_wizard_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_xilinx_clk_wizard_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y19   xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  To Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0

Setup :         1249  Failing Endpoints,  Worst Slack      -11.156ns,  Total Violation    -7459.407ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.156ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        76.409ns  (logic 10.734ns (14.048%)  route 65.675ns (85.952%))
  Logic Levels:           58  (CARRY4=10 LUT2=7 LUT3=7 LUT4=4 LUT5=8 LUT6=21 MUXF7=1)
  Clock Path Skew:        -0.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.992ns = ( 67.659 - 66.667 ) 
    Source Clock Delay      (SCD):    2.306ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.319    -0.398    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.274 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.576     0.303    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.404 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       1.902     2.306    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X66Y116        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDCE (Prop_fdce_C_Q)         0.518     2.824 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/Q
                         net (fo=62, routed)          0.987     3.811    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[4]
    SLICE_X81Y116        LUT6 (Prop_lut6_I5_O)        0.124     3.935 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__0/O
                         net (fo=2, routed)           0.643     4.578    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X81Y116        LUT4 (Prop_lut4_I1_O)        0.124     4.702 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.749     5.452    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X86Y116        LUT5 (Prop_lut5_I0_O)        0.124     5.576 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__1/O
                         net (fo=35, routed)          1.290     6.866    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X97Y102        LUT2 (Prop_lut2_I0_O)        0.124     6.990 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.809     9.798    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.124     9.922 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.927    10.849    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X65Y12         LUT6 (Prop_lut6_I5_O)        0.124    10.973 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.462    12.436    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X76Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.560 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.487    14.047    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y14         LUT2 (Prop_lut2_I0_O)        0.118    14.165 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.775    14.940    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X66Y14         LUT2 (Prop_lut2_I1_O)        0.326    15.266 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    15.266    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X66Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X66Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.896 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.896    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X66Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.013 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.013    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.130 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.409    17.539    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_10_0[0]
    SLICE_X85Y18         LUT6 (Prop_lut6_I1_O)        0.124    17.663 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           1.657    19.320    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X85Y17         LUT3 (Prop_lut3_I0_O)        0.124    19.444 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         0.959    20.403    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X73Y20         LUT3 (Prop_lut3_I1_O)        0.118    20.521 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.614    21.135    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X77Y20         LUT6 (Prop_lut6_I3_O)        0.326    21.461 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.486    23.947    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X79Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.332 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.402    26.734    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X82Y20         LUT6 (Prop_lut6_I4_O)        0.124    26.858 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           0.986    27.845    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X87Y21         LUT6 (Prop_lut6_I1_O)        0.124    27.969 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___220_i_5/O
                         net (fo=7, routed)           2.728    30.697    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X67Y18         LUT6 (Prop_lut6_I3_O)        0.124    30.821 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.810    33.630    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.124    33.754 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.708    37.462    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X55Y20         LUT5 (Prop_lut5_I0_O)        0.150    37.612 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_6/O
                         net (fo=1, routed)           1.097    38.709    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X51Y35         LUT6 (Prop_lut6_I5_O)        0.332    39.041 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_4/O
                         net (fo=1, routed)           0.945    39.986    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1_2
    SLICE_X49Y32         LUT6 (Prop_lut6_I4_O)        0.124    40.110 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3/O
                         net (fo=2, routed)           0.693    40.803    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3_n_0
    SLICE_X50Y26         LUT5 (Prop_lut5_I0_O)        0.124    40.927 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1/O
                         net (fo=12, routed)          0.955    41.883    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X44Y18         LUT6 (Prop_lut6_I4_O)        0.124    42.007 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14/O
                         net (fo=1, routed)           0.158    42.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.124    42.289 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8/O
                         net (fo=1, routed)           0.643    42.932    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I4_O)        0.124    43.056 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_2/O
                         net (fo=4, routed)           0.766    43.822    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_34
    SLICE_X52Y18         LUT2 (Prop_lut2_I0_O)        0.124    43.946 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___233/O
                         net (fo=48, routed)          1.163    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X51Y4          LUT4 (Prop_lut4_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.805    46.032    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I2_O)        0.326    46.358 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.788    47.147    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X51Y10         LUT5 (Prop_lut5_I0_O)        0.124    47.271 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.733    48.004    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X51Y10         LUT4 (Prop_lut4_I3_O)        0.124    48.128 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.533    49.661    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X56Y21         LUT5 (Prop_lut5_I3_O)        0.120    49.781 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___34_i_1/O
                         net (fo=14, routed)          0.840    50.621    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.355    50.976 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___31_i_4/O
                         net (fo=2, routed)           0.901    51.877    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/mtvec_q_reg[23]
    SLICE_X59Y25         LUT5 (Prop_lut5_I3_O)        0.326    52.203 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___27_i_4/O
                         net (fo=42, routed)          1.034    53.238    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/branch_in_ex_o_reg_1
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.150    53.388 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5/O
                         net (fo=27, routed)          1.199    54.587    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I3_O)        0.326    54.913 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4/O
                         net (fo=1, routed)           0.000    54.913    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4_n_0
    SLICE_X58Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    55.127 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q_reg[20]_i_2/O
                         net (fo=2, routed)           1.297    56.423    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[20]_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I0_O)        0.297    56.720 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[20]_i_1/O
                         net (fo=2, routed)           1.508    58.228    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[11]
    SLICE_X66Y20         LUT3 (Prop_lut3_I2_O)        0.124    58.352 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[20]_i_1/O
                         net (fo=4, routed)           0.659    59.012    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][20]
    SLICE_X65Y20         LUT2 (Prop_lut2_I0_O)        0.124    59.136 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    59.136    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/S[2]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    59.534 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    59.534    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.648 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.009    60.657    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X66Y19         LUT3 (Prop_lut3_I2_O)        0.124    60.781 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___220_i_8/O
                         net (fo=2, routed)           0.503    61.284    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X66Y19         LUT6 (Prop_lut6_I5_O)        0.124    61.408 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.532    62.940    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X85Y18         LUT3 (Prop_lut3_I0_O)        0.124    63.064 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_7/O
                         net (fo=73, routed)          1.462    64.526    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X68Y18         LUT5 (Prop_lut5_I3_O)        0.124    64.650 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[11]_i_2/O
                         net (fo=11, routed)          0.836    65.486    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[11]_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I4_O)        0.124    65.610 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_100/O
                         net (fo=6, routed)           1.088    66.698    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_1[1]
    SLICE_X75Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.205 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.205    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X75Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.319 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    67.319    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.433 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.349    68.782    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X82Y19         LUT4 (Prop_lut4_I0_O)        0.124    68.906 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10/O
                         net (fo=2, routed)           1.102    70.009    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10_n_0
    SLICE_X77Y19         LUT6 (Prop_lut6_I5_O)        0.124    70.133 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.717    70.850    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/outstanding_addr_req[1]_i_3_1
    SLICE_X85Y19         LUT6 (Prop_lut6_I2_O)        0.124    70.974 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_4/O
                         net (fo=6, routed)           3.252    74.226    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124    74.350 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_1/O
                         net (fo=5, routed)           1.496    75.846    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_instr_resp[gnt]
    SLICE_X62Y18         LUT3 (Prop_lut3_I2_O)        0.150    75.996 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___220/O
                         net (fo=30, routed)          2.719    78.715    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]_1[0]
    SLICE_X66Y20         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    65.413    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.513 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    66.024    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.115 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.543    67.659    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/clk
    SLICE_X66Y20         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[20]/C
                         clock pessimism              0.452    68.111    
                         clock uncertainty           -0.159    67.952    
    SLICE_X66Y20         FDCE (Setup_fdce_C_CE)      -0.393    67.559    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[20]
  -------------------------------------------------------------------
                         required time                         67.559    
                         arrival time                         -78.715    
  -------------------------------------------------------------------
                         slack                                -11.156    

Slack (VIOLATED) :        -11.156ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        76.409ns  (logic 10.734ns (14.048%)  route 65.675ns (85.952%))
  Logic Levels:           58  (CARRY4=10 LUT2=7 LUT3=7 LUT4=4 LUT5=8 LUT6=21 MUXF7=1)
  Clock Path Skew:        -0.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.992ns = ( 67.659 - 66.667 ) 
    Source Clock Delay      (SCD):    2.306ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.319    -0.398    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.274 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.576     0.303    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.404 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       1.902     2.306    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X66Y116        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDCE (Prop_fdce_C_Q)         0.518     2.824 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/Q
                         net (fo=62, routed)          0.987     3.811    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[4]
    SLICE_X81Y116        LUT6 (Prop_lut6_I5_O)        0.124     3.935 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__0/O
                         net (fo=2, routed)           0.643     4.578    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X81Y116        LUT4 (Prop_lut4_I1_O)        0.124     4.702 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.749     5.452    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X86Y116        LUT5 (Prop_lut5_I0_O)        0.124     5.576 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__1/O
                         net (fo=35, routed)          1.290     6.866    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X97Y102        LUT2 (Prop_lut2_I0_O)        0.124     6.990 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.809     9.798    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.124     9.922 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.927    10.849    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X65Y12         LUT6 (Prop_lut6_I5_O)        0.124    10.973 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.462    12.436    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X76Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.560 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.487    14.047    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y14         LUT2 (Prop_lut2_I0_O)        0.118    14.165 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.775    14.940    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X66Y14         LUT2 (Prop_lut2_I1_O)        0.326    15.266 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    15.266    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X66Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X66Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.896 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.896    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X66Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.013 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.013    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.130 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.409    17.539    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_10_0[0]
    SLICE_X85Y18         LUT6 (Prop_lut6_I1_O)        0.124    17.663 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           1.657    19.320    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X85Y17         LUT3 (Prop_lut3_I0_O)        0.124    19.444 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         0.959    20.403    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X73Y20         LUT3 (Prop_lut3_I1_O)        0.118    20.521 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.614    21.135    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X77Y20         LUT6 (Prop_lut6_I3_O)        0.326    21.461 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.486    23.947    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X79Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.332 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.402    26.734    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X82Y20         LUT6 (Prop_lut6_I4_O)        0.124    26.858 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           0.986    27.845    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X87Y21         LUT6 (Prop_lut6_I1_O)        0.124    27.969 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___220_i_5/O
                         net (fo=7, routed)           2.728    30.697    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X67Y18         LUT6 (Prop_lut6_I3_O)        0.124    30.821 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.810    33.630    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.124    33.754 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.708    37.462    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X55Y20         LUT5 (Prop_lut5_I0_O)        0.150    37.612 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_6/O
                         net (fo=1, routed)           1.097    38.709    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X51Y35         LUT6 (Prop_lut6_I5_O)        0.332    39.041 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_4/O
                         net (fo=1, routed)           0.945    39.986    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1_2
    SLICE_X49Y32         LUT6 (Prop_lut6_I4_O)        0.124    40.110 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3/O
                         net (fo=2, routed)           0.693    40.803    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3_n_0
    SLICE_X50Y26         LUT5 (Prop_lut5_I0_O)        0.124    40.927 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1/O
                         net (fo=12, routed)          0.955    41.883    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X44Y18         LUT6 (Prop_lut6_I4_O)        0.124    42.007 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14/O
                         net (fo=1, routed)           0.158    42.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.124    42.289 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8/O
                         net (fo=1, routed)           0.643    42.932    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I4_O)        0.124    43.056 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_2/O
                         net (fo=4, routed)           0.766    43.822    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_34
    SLICE_X52Y18         LUT2 (Prop_lut2_I0_O)        0.124    43.946 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___233/O
                         net (fo=48, routed)          1.163    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X51Y4          LUT4 (Prop_lut4_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.805    46.032    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I2_O)        0.326    46.358 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.788    47.147    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X51Y10         LUT5 (Prop_lut5_I0_O)        0.124    47.271 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.733    48.004    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X51Y10         LUT4 (Prop_lut4_I3_O)        0.124    48.128 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.533    49.661    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X56Y21         LUT5 (Prop_lut5_I3_O)        0.120    49.781 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___34_i_1/O
                         net (fo=14, routed)          0.840    50.621    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.355    50.976 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___31_i_4/O
                         net (fo=2, routed)           0.901    51.877    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/mtvec_q_reg[23]
    SLICE_X59Y25         LUT5 (Prop_lut5_I3_O)        0.326    52.203 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___27_i_4/O
                         net (fo=42, routed)          1.034    53.238    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/branch_in_ex_o_reg_1
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.150    53.388 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5/O
                         net (fo=27, routed)          1.199    54.587    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I3_O)        0.326    54.913 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4/O
                         net (fo=1, routed)           0.000    54.913    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4_n_0
    SLICE_X58Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    55.127 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q_reg[20]_i_2/O
                         net (fo=2, routed)           1.297    56.423    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[20]_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I0_O)        0.297    56.720 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[20]_i_1/O
                         net (fo=2, routed)           1.508    58.228    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[11]
    SLICE_X66Y20         LUT3 (Prop_lut3_I2_O)        0.124    58.352 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[20]_i_1/O
                         net (fo=4, routed)           0.659    59.012    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][20]
    SLICE_X65Y20         LUT2 (Prop_lut2_I0_O)        0.124    59.136 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    59.136    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/S[2]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    59.534 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    59.534    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.648 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.009    60.657    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X66Y19         LUT3 (Prop_lut3_I2_O)        0.124    60.781 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___220_i_8/O
                         net (fo=2, routed)           0.503    61.284    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X66Y19         LUT6 (Prop_lut6_I5_O)        0.124    61.408 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.532    62.940    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X85Y18         LUT3 (Prop_lut3_I0_O)        0.124    63.064 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_7/O
                         net (fo=73, routed)          1.462    64.526    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X68Y18         LUT5 (Prop_lut5_I3_O)        0.124    64.650 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[11]_i_2/O
                         net (fo=11, routed)          0.836    65.486    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[11]_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I4_O)        0.124    65.610 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_100/O
                         net (fo=6, routed)           1.088    66.698    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_1[1]
    SLICE_X75Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.205 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.205    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X75Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.319 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    67.319    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.433 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.349    68.782    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X82Y19         LUT4 (Prop_lut4_I0_O)        0.124    68.906 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10/O
                         net (fo=2, routed)           1.102    70.009    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10_n_0
    SLICE_X77Y19         LUT6 (Prop_lut6_I5_O)        0.124    70.133 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.717    70.850    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/outstanding_addr_req[1]_i_3_1
    SLICE_X85Y19         LUT6 (Prop_lut6_I2_O)        0.124    70.974 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_4/O
                         net (fo=6, routed)           3.252    74.226    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124    74.350 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_1/O
                         net (fo=5, routed)           1.496    75.846    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_instr_resp[gnt]
    SLICE_X62Y18         LUT3 (Prop_lut3_I2_O)        0.150    75.996 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___220/O
                         net (fo=30, routed)          2.719    78.715    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]_1[0]
    SLICE_X66Y20         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    65.413    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.513 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    66.024    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.115 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.543    67.659    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/clk
    SLICE_X66Y20         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[21]/C
                         clock pessimism              0.452    68.111    
                         clock uncertainty           -0.159    67.952    
    SLICE_X66Y20         FDCE (Setup_fdce_C_CE)      -0.393    67.559    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[21]
  -------------------------------------------------------------------
                         required time                         67.559    
                         arrival time                         -78.715    
  -------------------------------------------------------------------
                         slack                                -11.156    

Slack (VIOLATED) :        -11.156ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        76.409ns  (logic 10.734ns (14.048%)  route 65.675ns (85.952%))
  Logic Levels:           58  (CARRY4=10 LUT2=7 LUT3=7 LUT4=4 LUT5=8 LUT6=21 MUXF7=1)
  Clock Path Skew:        -0.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.992ns = ( 67.659 - 66.667 ) 
    Source Clock Delay      (SCD):    2.306ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.319    -0.398    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.274 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.576     0.303    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.404 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       1.902     2.306    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X66Y116        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDCE (Prop_fdce_C_Q)         0.518     2.824 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/Q
                         net (fo=62, routed)          0.987     3.811    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[4]
    SLICE_X81Y116        LUT6 (Prop_lut6_I5_O)        0.124     3.935 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__0/O
                         net (fo=2, routed)           0.643     4.578    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X81Y116        LUT4 (Prop_lut4_I1_O)        0.124     4.702 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.749     5.452    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X86Y116        LUT5 (Prop_lut5_I0_O)        0.124     5.576 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__1/O
                         net (fo=35, routed)          1.290     6.866    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X97Y102        LUT2 (Prop_lut2_I0_O)        0.124     6.990 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.809     9.798    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.124     9.922 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.927    10.849    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X65Y12         LUT6 (Prop_lut6_I5_O)        0.124    10.973 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.462    12.436    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X76Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.560 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.487    14.047    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y14         LUT2 (Prop_lut2_I0_O)        0.118    14.165 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.775    14.940    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X66Y14         LUT2 (Prop_lut2_I1_O)        0.326    15.266 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    15.266    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X66Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X66Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.896 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.896    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X66Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.013 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.013    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.130 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.409    17.539    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_10_0[0]
    SLICE_X85Y18         LUT6 (Prop_lut6_I1_O)        0.124    17.663 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           1.657    19.320    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X85Y17         LUT3 (Prop_lut3_I0_O)        0.124    19.444 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         0.959    20.403    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X73Y20         LUT3 (Prop_lut3_I1_O)        0.118    20.521 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.614    21.135    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X77Y20         LUT6 (Prop_lut6_I3_O)        0.326    21.461 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.486    23.947    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X79Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.332 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.402    26.734    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X82Y20         LUT6 (Prop_lut6_I4_O)        0.124    26.858 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           0.986    27.845    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X87Y21         LUT6 (Prop_lut6_I1_O)        0.124    27.969 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___220_i_5/O
                         net (fo=7, routed)           2.728    30.697    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X67Y18         LUT6 (Prop_lut6_I3_O)        0.124    30.821 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.810    33.630    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.124    33.754 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.708    37.462    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X55Y20         LUT5 (Prop_lut5_I0_O)        0.150    37.612 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_6/O
                         net (fo=1, routed)           1.097    38.709    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X51Y35         LUT6 (Prop_lut6_I5_O)        0.332    39.041 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_4/O
                         net (fo=1, routed)           0.945    39.986    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1_2
    SLICE_X49Y32         LUT6 (Prop_lut6_I4_O)        0.124    40.110 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3/O
                         net (fo=2, routed)           0.693    40.803    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3_n_0
    SLICE_X50Y26         LUT5 (Prop_lut5_I0_O)        0.124    40.927 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1/O
                         net (fo=12, routed)          0.955    41.883    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X44Y18         LUT6 (Prop_lut6_I4_O)        0.124    42.007 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14/O
                         net (fo=1, routed)           0.158    42.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.124    42.289 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8/O
                         net (fo=1, routed)           0.643    42.932    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I4_O)        0.124    43.056 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_2/O
                         net (fo=4, routed)           0.766    43.822    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_34
    SLICE_X52Y18         LUT2 (Prop_lut2_I0_O)        0.124    43.946 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___233/O
                         net (fo=48, routed)          1.163    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X51Y4          LUT4 (Prop_lut4_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.805    46.032    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I2_O)        0.326    46.358 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.788    47.147    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X51Y10         LUT5 (Prop_lut5_I0_O)        0.124    47.271 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.733    48.004    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X51Y10         LUT4 (Prop_lut4_I3_O)        0.124    48.128 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.533    49.661    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X56Y21         LUT5 (Prop_lut5_I3_O)        0.120    49.781 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___34_i_1/O
                         net (fo=14, routed)          0.840    50.621    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.355    50.976 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___31_i_4/O
                         net (fo=2, routed)           0.901    51.877    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/mtvec_q_reg[23]
    SLICE_X59Y25         LUT5 (Prop_lut5_I3_O)        0.326    52.203 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___27_i_4/O
                         net (fo=42, routed)          1.034    53.238    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/branch_in_ex_o_reg_1
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.150    53.388 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5/O
                         net (fo=27, routed)          1.199    54.587    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I3_O)        0.326    54.913 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4/O
                         net (fo=1, routed)           0.000    54.913    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4_n_0
    SLICE_X58Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    55.127 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q_reg[20]_i_2/O
                         net (fo=2, routed)           1.297    56.423    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[20]_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I0_O)        0.297    56.720 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[20]_i_1/O
                         net (fo=2, routed)           1.508    58.228    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[11]
    SLICE_X66Y20         LUT3 (Prop_lut3_I2_O)        0.124    58.352 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[20]_i_1/O
                         net (fo=4, routed)           0.659    59.012    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][20]
    SLICE_X65Y20         LUT2 (Prop_lut2_I0_O)        0.124    59.136 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    59.136    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/S[2]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    59.534 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    59.534    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.648 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.009    60.657    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X66Y19         LUT3 (Prop_lut3_I2_O)        0.124    60.781 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___220_i_8/O
                         net (fo=2, routed)           0.503    61.284    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X66Y19         LUT6 (Prop_lut6_I5_O)        0.124    61.408 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.532    62.940    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X85Y18         LUT3 (Prop_lut3_I0_O)        0.124    63.064 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_7/O
                         net (fo=73, routed)          1.462    64.526    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X68Y18         LUT5 (Prop_lut5_I3_O)        0.124    64.650 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[11]_i_2/O
                         net (fo=11, routed)          0.836    65.486    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[11]_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I4_O)        0.124    65.610 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_100/O
                         net (fo=6, routed)           1.088    66.698    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_1[1]
    SLICE_X75Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.205 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.205    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X75Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.319 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    67.319    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.433 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.349    68.782    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X82Y19         LUT4 (Prop_lut4_I0_O)        0.124    68.906 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10/O
                         net (fo=2, routed)           1.102    70.009    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10_n_0
    SLICE_X77Y19         LUT6 (Prop_lut6_I5_O)        0.124    70.133 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.717    70.850    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/outstanding_addr_req[1]_i_3_1
    SLICE_X85Y19         LUT6 (Prop_lut6_I2_O)        0.124    70.974 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_4/O
                         net (fo=6, routed)           3.252    74.226    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124    74.350 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_1/O
                         net (fo=5, routed)           1.496    75.846    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_instr_resp[gnt]
    SLICE_X62Y18         LUT3 (Prop_lut3_I2_O)        0.150    75.996 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___220/O
                         net (fo=30, routed)          2.719    78.715    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]_1[0]
    SLICE_X66Y20         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    65.413    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.513 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    66.024    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.115 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.543    67.659    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/clk
    SLICE_X66Y20         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[24]/C
                         clock pessimism              0.452    68.111    
                         clock uncertainty           -0.159    67.952    
    SLICE_X66Y20         FDCE (Setup_fdce_C_CE)      -0.393    67.559    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[24]
  -------------------------------------------------------------------
                         required time                         67.559    
                         arrival time                         -78.715    
  -------------------------------------------------------------------
                         slack                                -11.156    

Slack (VIOLATED) :        -11.156ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        76.409ns  (logic 10.734ns (14.048%)  route 65.675ns (85.952%))
  Logic Levels:           58  (CARRY4=10 LUT2=7 LUT3=7 LUT4=4 LUT5=8 LUT6=21 MUXF7=1)
  Clock Path Skew:        -0.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.992ns = ( 67.659 - 66.667 ) 
    Source Clock Delay      (SCD):    2.306ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.319    -0.398    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.274 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.576     0.303    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.404 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       1.902     2.306    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X66Y116        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDCE (Prop_fdce_C_Q)         0.518     2.824 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/Q
                         net (fo=62, routed)          0.987     3.811    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[4]
    SLICE_X81Y116        LUT6 (Prop_lut6_I5_O)        0.124     3.935 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__0/O
                         net (fo=2, routed)           0.643     4.578    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X81Y116        LUT4 (Prop_lut4_I1_O)        0.124     4.702 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.749     5.452    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X86Y116        LUT5 (Prop_lut5_I0_O)        0.124     5.576 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__1/O
                         net (fo=35, routed)          1.290     6.866    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X97Y102        LUT2 (Prop_lut2_I0_O)        0.124     6.990 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.809     9.798    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.124     9.922 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.927    10.849    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X65Y12         LUT6 (Prop_lut6_I5_O)        0.124    10.973 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.462    12.436    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X76Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.560 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.487    14.047    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y14         LUT2 (Prop_lut2_I0_O)        0.118    14.165 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.775    14.940    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X66Y14         LUT2 (Prop_lut2_I1_O)        0.326    15.266 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    15.266    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X66Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X66Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.896 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.896    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X66Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.013 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.013    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.130 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.409    17.539    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_10_0[0]
    SLICE_X85Y18         LUT6 (Prop_lut6_I1_O)        0.124    17.663 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           1.657    19.320    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X85Y17         LUT3 (Prop_lut3_I0_O)        0.124    19.444 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         0.959    20.403    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X73Y20         LUT3 (Prop_lut3_I1_O)        0.118    20.521 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.614    21.135    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X77Y20         LUT6 (Prop_lut6_I3_O)        0.326    21.461 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.486    23.947    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X79Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.332 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.402    26.734    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X82Y20         LUT6 (Prop_lut6_I4_O)        0.124    26.858 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           0.986    27.845    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X87Y21         LUT6 (Prop_lut6_I1_O)        0.124    27.969 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___220_i_5/O
                         net (fo=7, routed)           2.728    30.697    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X67Y18         LUT6 (Prop_lut6_I3_O)        0.124    30.821 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.810    33.630    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.124    33.754 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.708    37.462    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X55Y20         LUT5 (Prop_lut5_I0_O)        0.150    37.612 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_6/O
                         net (fo=1, routed)           1.097    38.709    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X51Y35         LUT6 (Prop_lut6_I5_O)        0.332    39.041 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_4/O
                         net (fo=1, routed)           0.945    39.986    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1_2
    SLICE_X49Y32         LUT6 (Prop_lut6_I4_O)        0.124    40.110 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3/O
                         net (fo=2, routed)           0.693    40.803    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3_n_0
    SLICE_X50Y26         LUT5 (Prop_lut5_I0_O)        0.124    40.927 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1/O
                         net (fo=12, routed)          0.955    41.883    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X44Y18         LUT6 (Prop_lut6_I4_O)        0.124    42.007 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14/O
                         net (fo=1, routed)           0.158    42.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.124    42.289 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8/O
                         net (fo=1, routed)           0.643    42.932    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I4_O)        0.124    43.056 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_2/O
                         net (fo=4, routed)           0.766    43.822    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_34
    SLICE_X52Y18         LUT2 (Prop_lut2_I0_O)        0.124    43.946 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___233/O
                         net (fo=48, routed)          1.163    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X51Y4          LUT4 (Prop_lut4_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.805    46.032    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I2_O)        0.326    46.358 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.788    47.147    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X51Y10         LUT5 (Prop_lut5_I0_O)        0.124    47.271 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.733    48.004    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X51Y10         LUT4 (Prop_lut4_I3_O)        0.124    48.128 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.533    49.661    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X56Y21         LUT5 (Prop_lut5_I3_O)        0.120    49.781 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___34_i_1/O
                         net (fo=14, routed)          0.840    50.621    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.355    50.976 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___31_i_4/O
                         net (fo=2, routed)           0.901    51.877    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/mtvec_q_reg[23]
    SLICE_X59Y25         LUT5 (Prop_lut5_I3_O)        0.326    52.203 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___27_i_4/O
                         net (fo=42, routed)          1.034    53.238    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/branch_in_ex_o_reg_1
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.150    53.388 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5/O
                         net (fo=27, routed)          1.199    54.587    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I3_O)        0.326    54.913 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4/O
                         net (fo=1, routed)           0.000    54.913    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4_n_0
    SLICE_X58Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    55.127 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q_reg[20]_i_2/O
                         net (fo=2, routed)           1.297    56.423    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[20]_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I0_O)        0.297    56.720 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[20]_i_1/O
                         net (fo=2, routed)           1.508    58.228    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[11]
    SLICE_X66Y20         LUT3 (Prop_lut3_I2_O)        0.124    58.352 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[20]_i_1/O
                         net (fo=4, routed)           0.659    59.012    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][20]
    SLICE_X65Y20         LUT2 (Prop_lut2_I0_O)        0.124    59.136 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    59.136    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/S[2]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    59.534 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    59.534    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.648 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.009    60.657    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X66Y19         LUT3 (Prop_lut3_I2_O)        0.124    60.781 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___220_i_8/O
                         net (fo=2, routed)           0.503    61.284    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X66Y19         LUT6 (Prop_lut6_I5_O)        0.124    61.408 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.532    62.940    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X85Y18         LUT3 (Prop_lut3_I0_O)        0.124    63.064 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_7/O
                         net (fo=73, routed)          1.462    64.526    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X68Y18         LUT5 (Prop_lut5_I3_O)        0.124    64.650 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[11]_i_2/O
                         net (fo=11, routed)          0.836    65.486    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[11]_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I4_O)        0.124    65.610 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_100/O
                         net (fo=6, routed)           1.088    66.698    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_1[1]
    SLICE_X75Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.205 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.205    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X75Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.319 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    67.319    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.433 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.349    68.782    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X82Y19         LUT4 (Prop_lut4_I0_O)        0.124    68.906 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10/O
                         net (fo=2, routed)           1.102    70.009    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10_n_0
    SLICE_X77Y19         LUT6 (Prop_lut6_I5_O)        0.124    70.133 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.717    70.850    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/outstanding_addr_req[1]_i_3_1
    SLICE_X85Y19         LUT6 (Prop_lut6_I2_O)        0.124    70.974 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_4/O
                         net (fo=6, routed)           3.252    74.226    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124    74.350 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_1/O
                         net (fo=5, routed)           1.496    75.846    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_instr_resp[gnt]
    SLICE_X62Y18         LUT3 (Prop_lut3_I2_O)        0.150    75.996 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___220/O
                         net (fo=30, routed)          2.719    78.715    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]_1[0]
    SLICE_X66Y20         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    65.413    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.513 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    66.024    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.115 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.543    67.659    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/clk
    SLICE_X66Y20         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[25]/C
                         clock pessimism              0.452    68.111    
                         clock uncertainty           -0.159    67.952    
    SLICE_X66Y20         FDCE (Setup_fdce_C_CE)      -0.393    67.559    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[25]
  -------------------------------------------------------------------
                         required time                         67.559    
                         arrival time                         -78.715    
  -------------------------------------------------------------------
                         slack                                -11.156    

Slack (VIOLATED) :        -11.106ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        76.322ns  (logic 10.734ns (14.064%)  route 65.588ns (85.936%))
  Logic Levels:           58  (CARRY4=10 LUT2=7 LUT3=7 LUT4=4 LUT5=8 LUT6=21 MUXF7=1)
  Clock Path Skew:        -0.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.991ns = ( 67.658 - 66.667 ) 
    Source Clock Delay      (SCD):    2.306ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.319    -0.398    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.274 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.576     0.303    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.404 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       1.902     2.306    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X66Y116        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDCE (Prop_fdce_C_Q)         0.518     2.824 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/Q
                         net (fo=62, routed)          0.987     3.811    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[4]
    SLICE_X81Y116        LUT6 (Prop_lut6_I5_O)        0.124     3.935 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__0/O
                         net (fo=2, routed)           0.643     4.578    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X81Y116        LUT4 (Prop_lut4_I1_O)        0.124     4.702 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.749     5.452    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X86Y116        LUT5 (Prop_lut5_I0_O)        0.124     5.576 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__1/O
                         net (fo=35, routed)          1.290     6.866    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X97Y102        LUT2 (Prop_lut2_I0_O)        0.124     6.990 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.809     9.798    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.124     9.922 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.927    10.849    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X65Y12         LUT6 (Prop_lut6_I5_O)        0.124    10.973 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.462    12.436    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X76Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.560 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.487    14.047    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y14         LUT2 (Prop_lut2_I0_O)        0.118    14.165 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.775    14.940    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X66Y14         LUT2 (Prop_lut2_I1_O)        0.326    15.266 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    15.266    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X66Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X66Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.896 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.896    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X66Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.013 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.013    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.130 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.409    17.539    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_10_0[0]
    SLICE_X85Y18         LUT6 (Prop_lut6_I1_O)        0.124    17.663 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           1.657    19.320    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X85Y17         LUT3 (Prop_lut3_I0_O)        0.124    19.444 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         0.959    20.403    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X73Y20         LUT3 (Prop_lut3_I1_O)        0.118    20.521 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.614    21.135    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X77Y20         LUT6 (Prop_lut6_I3_O)        0.326    21.461 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.486    23.947    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X79Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.332 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.402    26.734    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X82Y20         LUT6 (Prop_lut6_I4_O)        0.124    26.858 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           0.986    27.845    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X87Y21         LUT6 (Prop_lut6_I1_O)        0.124    27.969 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___220_i_5/O
                         net (fo=7, routed)           2.728    30.697    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X67Y18         LUT6 (Prop_lut6_I3_O)        0.124    30.821 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.810    33.630    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.124    33.754 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.708    37.462    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X55Y20         LUT5 (Prop_lut5_I0_O)        0.150    37.612 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_6/O
                         net (fo=1, routed)           1.097    38.709    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X51Y35         LUT6 (Prop_lut6_I5_O)        0.332    39.041 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_4/O
                         net (fo=1, routed)           0.945    39.986    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1_2
    SLICE_X49Y32         LUT6 (Prop_lut6_I4_O)        0.124    40.110 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3/O
                         net (fo=2, routed)           0.693    40.803    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3_n_0
    SLICE_X50Y26         LUT5 (Prop_lut5_I0_O)        0.124    40.927 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1/O
                         net (fo=12, routed)          0.955    41.883    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X44Y18         LUT6 (Prop_lut6_I4_O)        0.124    42.007 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14/O
                         net (fo=1, routed)           0.158    42.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.124    42.289 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8/O
                         net (fo=1, routed)           0.643    42.932    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I4_O)        0.124    43.056 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_2/O
                         net (fo=4, routed)           0.766    43.822    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_34
    SLICE_X52Y18         LUT2 (Prop_lut2_I0_O)        0.124    43.946 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___233/O
                         net (fo=48, routed)          1.163    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X51Y4          LUT4 (Prop_lut4_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.805    46.032    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I2_O)        0.326    46.358 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.788    47.147    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X51Y10         LUT5 (Prop_lut5_I0_O)        0.124    47.271 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.733    48.004    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X51Y10         LUT4 (Prop_lut4_I3_O)        0.124    48.128 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.533    49.661    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X56Y21         LUT5 (Prop_lut5_I3_O)        0.120    49.781 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___34_i_1/O
                         net (fo=14, routed)          0.840    50.621    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.355    50.976 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___31_i_4/O
                         net (fo=2, routed)           0.901    51.877    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/mtvec_q_reg[23]
    SLICE_X59Y25         LUT5 (Prop_lut5_I3_O)        0.326    52.203 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___27_i_4/O
                         net (fo=42, routed)          1.034    53.238    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/branch_in_ex_o_reg_1
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.150    53.388 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5/O
                         net (fo=27, routed)          1.199    54.587    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I3_O)        0.326    54.913 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4/O
                         net (fo=1, routed)           0.000    54.913    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4_n_0
    SLICE_X58Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    55.127 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q_reg[20]_i_2/O
                         net (fo=2, routed)           1.297    56.423    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[20]_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I0_O)        0.297    56.720 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[20]_i_1/O
                         net (fo=2, routed)           1.508    58.228    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[11]
    SLICE_X66Y20         LUT3 (Prop_lut3_I2_O)        0.124    58.352 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[20]_i_1/O
                         net (fo=4, routed)           0.659    59.012    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][20]
    SLICE_X65Y20         LUT2 (Prop_lut2_I0_O)        0.124    59.136 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    59.136    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/S[2]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    59.534 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    59.534    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.648 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.009    60.657    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X66Y19         LUT3 (Prop_lut3_I2_O)        0.124    60.781 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___220_i_8/O
                         net (fo=2, routed)           0.503    61.284    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X66Y19         LUT6 (Prop_lut6_I5_O)        0.124    61.408 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.532    62.940    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X85Y18         LUT3 (Prop_lut3_I0_O)        0.124    63.064 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_7/O
                         net (fo=73, routed)          1.462    64.526    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X68Y18         LUT5 (Prop_lut5_I3_O)        0.124    64.650 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[11]_i_2/O
                         net (fo=11, routed)          0.836    65.486    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[11]_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I4_O)        0.124    65.610 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_100/O
                         net (fo=6, routed)           1.088    66.698    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_1[1]
    SLICE_X75Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.205 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.205    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X75Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.319 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    67.319    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.433 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.349    68.782    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X82Y19         LUT4 (Prop_lut4_I0_O)        0.124    68.906 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10/O
                         net (fo=2, routed)           1.102    70.009    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10_n_0
    SLICE_X77Y19         LUT6 (Prop_lut6_I5_O)        0.124    70.133 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.717    70.850    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/outstanding_addr_req[1]_i_3_1
    SLICE_X85Y19         LUT6 (Prop_lut6_I2_O)        0.124    70.974 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_4/O
                         net (fo=6, routed)           3.252    74.226    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124    74.350 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_1/O
                         net (fo=5, routed)           1.496    75.846    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_instr_resp[gnt]
    SLICE_X62Y18         LUT3 (Prop_lut3_I2_O)        0.150    75.996 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___220/O
                         net (fo=30, routed)          2.632    78.628    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]_1[0]
    SLICE_X64Y21         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    65.413    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.513 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    66.024    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.115 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.542    67.658    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/clk
    SLICE_X64Y21         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[30]/C
                         clock pessimism              0.452    68.110    
                         clock uncertainty           -0.159    67.951    
    SLICE_X64Y21         FDCE (Setup_fdce_C_CE)      -0.429    67.522    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[30]
  -------------------------------------------------------------------
                         required time                         67.522    
                         arrival time                         -78.628    
  -------------------------------------------------------------------
                         slack                                -11.106    

Slack (VIOLATED) :        -11.106ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        76.322ns  (logic 10.734ns (14.064%)  route 65.588ns (85.936%))
  Logic Levels:           58  (CARRY4=10 LUT2=7 LUT3=7 LUT4=4 LUT5=8 LUT6=21 MUXF7=1)
  Clock Path Skew:        -0.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.991ns = ( 67.658 - 66.667 ) 
    Source Clock Delay      (SCD):    2.306ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.319    -0.398    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.274 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.576     0.303    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.404 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       1.902     2.306    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X66Y116        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDCE (Prop_fdce_C_Q)         0.518     2.824 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/Q
                         net (fo=62, routed)          0.987     3.811    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[4]
    SLICE_X81Y116        LUT6 (Prop_lut6_I5_O)        0.124     3.935 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__0/O
                         net (fo=2, routed)           0.643     4.578    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X81Y116        LUT4 (Prop_lut4_I1_O)        0.124     4.702 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.749     5.452    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X86Y116        LUT5 (Prop_lut5_I0_O)        0.124     5.576 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__1/O
                         net (fo=35, routed)          1.290     6.866    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X97Y102        LUT2 (Prop_lut2_I0_O)        0.124     6.990 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.809     9.798    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.124     9.922 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.927    10.849    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X65Y12         LUT6 (Prop_lut6_I5_O)        0.124    10.973 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.462    12.436    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X76Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.560 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.487    14.047    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y14         LUT2 (Prop_lut2_I0_O)        0.118    14.165 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.775    14.940    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X66Y14         LUT2 (Prop_lut2_I1_O)        0.326    15.266 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    15.266    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X66Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X66Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.896 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.896    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X66Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.013 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.013    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.130 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.409    17.539    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_10_0[0]
    SLICE_X85Y18         LUT6 (Prop_lut6_I1_O)        0.124    17.663 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           1.657    19.320    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X85Y17         LUT3 (Prop_lut3_I0_O)        0.124    19.444 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         0.959    20.403    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X73Y20         LUT3 (Prop_lut3_I1_O)        0.118    20.521 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.614    21.135    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X77Y20         LUT6 (Prop_lut6_I3_O)        0.326    21.461 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.486    23.947    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X79Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.332 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.402    26.734    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X82Y20         LUT6 (Prop_lut6_I4_O)        0.124    26.858 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           0.986    27.845    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X87Y21         LUT6 (Prop_lut6_I1_O)        0.124    27.969 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___220_i_5/O
                         net (fo=7, routed)           2.728    30.697    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X67Y18         LUT6 (Prop_lut6_I3_O)        0.124    30.821 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.810    33.630    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.124    33.754 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.708    37.462    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X55Y20         LUT5 (Prop_lut5_I0_O)        0.150    37.612 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_6/O
                         net (fo=1, routed)           1.097    38.709    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X51Y35         LUT6 (Prop_lut6_I5_O)        0.332    39.041 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_4/O
                         net (fo=1, routed)           0.945    39.986    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1_2
    SLICE_X49Y32         LUT6 (Prop_lut6_I4_O)        0.124    40.110 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3/O
                         net (fo=2, routed)           0.693    40.803    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3_n_0
    SLICE_X50Y26         LUT5 (Prop_lut5_I0_O)        0.124    40.927 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1/O
                         net (fo=12, routed)          0.955    41.883    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X44Y18         LUT6 (Prop_lut6_I4_O)        0.124    42.007 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14/O
                         net (fo=1, routed)           0.158    42.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.124    42.289 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8/O
                         net (fo=1, routed)           0.643    42.932    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I4_O)        0.124    43.056 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_2/O
                         net (fo=4, routed)           0.766    43.822    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_34
    SLICE_X52Y18         LUT2 (Prop_lut2_I0_O)        0.124    43.946 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___233/O
                         net (fo=48, routed)          1.163    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X51Y4          LUT4 (Prop_lut4_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.805    46.032    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I2_O)        0.326    46.358 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.788    47.147    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X51Y10         LUT5 (Prop_lut5_I0_O)        0.124    47.271 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.733    48.004    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X51Y10         LUT4 (Prop_lut4_I3_O)        0.124    48.128 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.533    49.661    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X56Y21         LUT5 (Prop_lut5_I3_O)        0.120    49.781 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___34_i_1/O
                         net (fo=14, routed)          0.840    50.621    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.355    50.976 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___31_i_4/O
                         net (fo=2, routed)           0.901    51.877    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/mtvec_q_reg[23]
    SLICE_X59Y25         LUT5 (Prop_lut5_I3_O)        0.326    52.203 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___27_i_4/O
                         net (fo=42, routed)          1.034    53.238    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/branch_in_ex_o_reg_1
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.150    53.388 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5/O
                         net (fo=27, routed)          1.199    54.587    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I3_O)        0.326    54.913 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4/O
                         net (fo=1, routed)           0.000    54.913    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4_n_0
    SLICE_X58Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    55.127 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q_reg[20]_i_2/O
                         net (fo=2, routed)           1.297    56.423    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[20]_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I0_O)        0.297    56.720 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[20]_i_1/O
                         net (fo=2, routed)           1.508    58.228    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[11]
    SLICE_X66Y20         LUT3 (Prop_lut3_I2_O)        0.124    58.352 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[20]_i_1/O
                         net (fo=4, routed)           0.659    59.012    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][20]
    SLICE_X65Y20         LUT2 (Prop_lut2_I0_O)        0.124    59.136 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    59.136    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/S[2]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    59.534 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    59.534    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.648 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.009    60.657    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X66Y19         LUT3 (Prop_lut3_I2_O)        0.124    60.781 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___220_i_8/O
                         net (fo=2, routed)           0.503    61.284    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X66Y19         LUT6 (Prop_lut6_I5_O)        0.124    61.408 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.532    62.940    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X85Y18         LUT3 (Prop_lut3_I0_O)        0.124    63.064 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_7/O
                         net (fo=73, routed)          1.462    64.526    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X68Y18         LUT5 (Prop_lut5_I3_O)        0.124    64.650 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[11]_i_2/O
                         net (fo=11, routed)          0.836    65.486    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[11]_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I4_O)        0.124    65.610 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_100/O
                         net (fo=6, routed)           1.088    66.698    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_1[1]
    SLICE_X75Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.205 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.205    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X75Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.319 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    67.319    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.433 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.349    68.782    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X82Y19         LUT4 (Prop_lut4_I0_O)        0.124    68.906 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10/O
                         net (fo=2, routed)           1.102    70.009    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10_n_0
    SLICE_X77Y19         LUT6 (Prop_lut6_I5_O)        0.124    70.133 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.717    70.850    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/outstanding_addr_req[1]_i_3_1
    SLICE_X85Y19         LUT6 (Prop_lut6_I2_O)        0.124    70.974 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_4/O
                         net (fo=6, routed)           3.252    74.226    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124    74.350 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_1/O
                         net (fo=5, routed)           1.496    75.846    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_instr_resp[gnt]
    SLICE_X62Y18         LUT3 (Prop_lut3_I2_O)        0.150    75.996 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___220/O
                         net (fo=30, routed)          2.632    78.628    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]_1[0]
    SLICE_X64Y21         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    65.413    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.513 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    66.024    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.115 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.542    67.658    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/clk
    SLICE_X64Y21         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]/C
                         clock pessimism              0.452    68.110    
                         clock uncertainty           -0.159    67.951    
    SLICE_X64Y21         FDCE (Setup_fdce_C_CE)      -0.429    67.522    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]
  -------------------------------------------------------------------
                         required time                         67.522    
                         arrival time                         -78.628    
  -------------------------------------------------------------------
                         slack                                -11.106    

Slack (VIOLATED) :        -11.028ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        76.246ns  (logic 10.734ns (14.078%)  route 65.512ns (85.922%))
  Logic Levels:           58  (CARRY4=10 LUT2=7 LUT3=7 LUT4=4 LUT5=8 LUT6=21 MUXF7=1)
  Clock Path Skew:        -0.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.992ns = ( 67.659 - 66.667 ) 
    Source Clock Delay      (SCD):    2.306ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.319    -0.398    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.274 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.576     0.303    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.404 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       1.902     2.306    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X66Y116        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDCE (Prop_fdce_C_Q)         0.518     2.824 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/Q
                         net (fo=62, routed)          0.987     3.811    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[4]
    SLICE_X81Y116        LUT6 (Prop_lut6_I5_O)        0.124     3.935 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__0/O
                         net (fo=2, routed)           0.643     4.578    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X81Y116        LUT4 (Prop_lut4_I1_O)        0.124     4.702 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.749     5.452    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X86Y116        LUT5 (Prop_lut5_I0_O)        0.124     5.576 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__1/O
                         net (fo=35, routed)          1.290     6.866    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X97Y102        LUT2 (Prop_lut2_I0_O)        0.124     6.990 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.809     9.798    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.124     9.922 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.927    10.849    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X65Y12         LUT6 (Prop_lut6_I5_O)        0.124    10.973 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.462    12.436    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X76Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.560 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.487    14.047    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y14         LUT2 (Prop_lut2_I0_O)        0.118    14.165 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.775    14.940    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X66Y14         LUT2 (Prop_lut2_I1_O)        0.326    15.266 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    15.266    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X66Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X66Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.896 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.896    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X66Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.013 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.013    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.130 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.409    17.539    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_10_0[0]
    SLICE_X85Y18         LUT6 (Prop_lut6_I1_O)        0.124    17.663 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           1.657    19.320    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X85Y17         LUT3 (Prop_lut3_I0_O)        0.124    19.444 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         0.959    20.403    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X73Y20         LUT3 (Prop_lut3_I1_O)        0.118    20.521 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.614    21.135    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X77Y20         LUT6 (Prop_lut6_I3_O)        0.326    21.461 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.486    23.947    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X79Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.332 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.402    26.734    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X82Y20         LUT6 (Prop_lut6_I4_O)        0.124    26.858 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           0.986    27.845    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X87Y21         LUT6 (Prop_lut6_I1_O)        0.124    27.969 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___220_i_5/O
                         net (fo=7, routed)           2.728    30.697    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X67Y18         LUT6 (Prop_lut6_I3_O)        0.124    30.821 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.810    33.630    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.124    33.754 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.708    37.462    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X55Y20         LUT5 (Prop_lut5_I0_O)        0.150    37.612 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_6/O
                         net (fo=1, routed)           1.097    38.709    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X51Y35         LUT6 (Prop_lut6_I5_O)        0.332    39.041 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_4/O
                         net (fo=1, routed)           0.945    39.986    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1_2
    SLICE_X49Y32         LUT6 (Prop_lut6_I4_O)        0.124    40.110 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3/O
                         net (fo=2, routed)           0.693    40.803    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3_n_0
    SLICE_X50Y26         LUT5 (Prop_lut5_I0_O)        0.124    40.927 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1/O
                         net (fo=12, routed)          0.955    41.883    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X44Y18         LUT6 (Prop_lut6_I4_O)        0.124    42.007 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14/O
                         net (fo=1, routed)           0.158    42.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.124    42.289 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8/O
                         net (fo=1, routed)           0.643    42.932    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I4_O)        0.124    43.056 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_2/O
                         net (fo=4, routed)           0.766    43.822    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_34
    SLICE_X52Y18         LUT2 (Prop_lut2_I0_O)        0.124    43.946 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___233/O
                         net (fo=48, routed)          1.163    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X51Y4          LUT4 (Prop_lut4_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.805    46.032    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I2_O)        0.326    46.358 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.788    47.147    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X51Y10         LUT5 (Prop_lut5_I0_O)        0.124    47.271 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.733    48.004    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X51Y10         LUT4 (Prop_lut4_I3_O)        0.124    48.128 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.533    49.661    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X56Y21         LUT5 (Prop_lut5_I3_O)        0.120    49.781 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___34_i_1/O
                         net (fo=14, routed)          0.840    50.621    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.355    50.976 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___31_i_4/O
                         net (fo=2, routed)           0.901    51.877    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/mtvec_q_reg[23]
    SLICE_X59Y25         LUT5 (Prop_lut5_I3_O)        0.326    52.203 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___27_i_4/O
                         net (fo=42, routed)          1.034    53.238    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/branch_in_ex_o_reg_1
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.150    53.388 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5/O
                         net (fo=27, routed)          1.199    54.587    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I3_O)        0.326    54.913 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4/O
                         net (fo=1, routed)           0.000    54.913    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4_n_0
    SLICE_X58Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    55.127 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q_reg[20]_i_2/O
                         net (fo=2, routed)           1.297    56.423    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[20]_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I0_O)        0.297    56.720 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[20]_i_1/O
                         net (fo=2, routed)           1.508    58.228    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[11]
    SLICE_X66Y20         LUT3 (Prop_lut3_I2_O)        0.124    58.352 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[20]_i_1/O
                         net (fo=4, routed)           0.659    59.012    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][20]
    SLICE_X65Y20         LUT2 (Prop_lut2_I0_O)        0.124    59.136 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    59.136    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/S[2]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    59.534 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    59.534    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.648 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.009    60.657    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X66Y19         LUT3 (Prop_lut3_I2_O)        0.124    60.781 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___220_i_8/O
                         net (fo=2, routed)           0.503    61.284    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X66Y19         LUT6 (Prop_lut6_I5_O)        0.124    61.408 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.532    62.940    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X85Y18         LUT3 (Prop_lut3_I0_O)        0.124    63.064 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_7/O
                         net (fo=73, routed)          1.462    64.526    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X68Y18         LUT5 (Prop_lut5_I3_O)        0.124    64.650 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[11]_i_2/O
                         net (fo=11, routed)          0.836    65.486    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[11]_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I4_O)        0.124    65.610 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_100/O
                         net (fo=6, routed)           1.088    66.698    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_1[1]
    SLICE_X75Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.205 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.205    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X75Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.319 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    67.319    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.433 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.349    68.782    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X82Y19         LUT4 (Prop_lut4_I0_O)        0.124    68.906 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10/O
                         net (fo=2, routed)           1.102    70.009    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10_n_0
    SLICE_X77Y19         LUT6 (Prop_lut6_I5_O)        0.124    70.133 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.717    70.850    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/outstanding_addr_req[1]_i_3_1
    SLICE_X85Y19         LUT6 (Prop_lut6_I2_O)        0.124    70.974 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_4/O
                         net (fo=6, routed)           3.252    74.226    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124    74.350 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_1/O
                         net (fo=5, routed)           1.496    75.846    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_instr_resp[gnt]
    SLICE_X62Y18         LUT3 (Prop_lut3_I2_O)        0.150    75.996 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___220/O
                         net (fo=30, routed)          2.556    78.551    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]_1[0]
    SLICE_X65Y19         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    65.413    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.513 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    66.024    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.115 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.543    67.659    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/clk
    SLICE_X65Y19         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[19]/C
                         clock pessimism              0.452    68.111    
                         clock uncertainty           -0.159    67.952    
    SLICE_X65Y19         FDCE (Setup_fdce_C_CE)      -0.429    67.523    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         67.523    
                         arrival time                         -78.551    
  -------------------------------------------------------------------
                         slack                                -11.028    

Slack (VIOLATED) :        -11.028ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        76.246ns  (logic 10.734ns (14.078%)  route 65.512ns (85.922%))
  Logic Levels:           58  (CARRY4=10 LUT2=7 LUT3=7 LUT4=4 LUT5=8 LUT6=21 MUXF7=1)
  Clock Path Skew:        -0.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.992ns = ( 67.659 - 66.667 ) 
    Source Clock Delay      (SCD):    2.306ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.319    -0.398    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.274 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.576     0.303    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.404 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       1.902     2.306    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X66Y116        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDCE (Prop_fdce_C_Q)         0.518     2.824 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/Q
                         net (fo=62, routed)          0.987     3.811    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[4]
    SLICE_X81Y116        LUT6 (Prop_lut6_I5_O)        0.124     3.935 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__0/O
                         net (fo=2, routed)           0.643     4.578    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X81Y116        LUT4 (Prop_lut4_I1_O)        0.124     4.702 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.749     5.452    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X86Y116        LUT5 (Prop_lut5_I0_O)        0.124     5.576 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__1/O
                         net (fo=35, routed)          1.290     6.866    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X97Y102        LUT2 (Prop_lut2_I0_O)        0.124     6.990 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.809     9.798    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.124     9.922 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.927    10.849    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X65Y12         LUT6 (Prop_lut6_I5_O)        0.124    10.973 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.462    12.436    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X76Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.560 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.487    14.047    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y14         LUT2 (Prop_lut2_I0_O)        0.118    14.165 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.775    14.940    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X66Y14         LUT2 (Prop_lut2_I1_O)        0.326    15.266 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    15.266    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X66Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X66Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.896 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.896    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X66Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.013 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.013    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.130 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.409    17.539    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_10_0[0]
    SLICE_X85Y18         LUT6 (Prop_lut6_I1_O)        0.124    17.663 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           1.657    19.320    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X85Y17         LUT3 (Prop_lut3_I0_O)        0.124    19.444 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         0.959    20.403    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X73Y20         LUT3 (Prop_lut3_I1_O)        0.118    20.521 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.614    21.135    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X77Y20         LUT6 (Prop_lut6_I3_O)        0.326    21.461 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.486    23.947    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X79Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.332 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.402    26.734    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X82Y20         LUT6 (Prop_lut6_I4_O)        0.124    26.858 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           0.986    27.845    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X87Y21         LUT6 (Prop_lut6_I1_O)        0.124    27.969 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___220_i_5/O
                         net (fo=7, routed)           2.728    30.697    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X67Y18         LUT6 (Prop_lut6_I3_O)        0.124    30.821 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.810    33.630    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.124    33.754 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.708    37.462    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X55Y20         LUT5 (Prop_lut5_I0_O)        0.150    37.612 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_6/O
                         net (fo=1, routed)           1.097    38.709    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X51Y35         LUT6 (Prop_lut6_I5_O)        0.332    39.041 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_4/O
                         net (fo=1, routed)           0.945    39.986    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1_2
    SLICE_X49Y32         LUT6 (Prop_lut6_I4_O)        0.124    40.110 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3/O
                         net (fo=2, routed)           0.693    40.803    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3_n_0
    SLICE_X50Y26         LUT5 (Prop_lut5_I0_O)        0.124    40.927 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1/O
                         net (fo=12, routed)          0.955    41.883    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X44Y18         LUT6 (Prop_lut6_I4_O)        0.124    42.007 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14/O
                         net (fo=1, routed)           0.158    42.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.124    42.289 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8/O
                         net (fo=1, routed)           0.643    42.932    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I4_O)        0.124    43.056 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_2/O
                         net (fo=4, routed)           0.766    43.822    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_34
    SLICE_X52Y18         LUT2 (Prop_lut2_I0_O)        0.124    43.946 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___233/O
                         net (fo=48, routed)          1.163    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X51Y4          LUT4 (Prop_lut4_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.805    46.032    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I2_O)        0.326    46.358 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.788    47.147    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X51Y10         LUT5 (Prop_lut5_I0_O)        0.124    47.271 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.733    48.004    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X51Y10         LUT4 (Prop_lut4_I3_O)        0.124    48.128 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.533    49.661    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X56Y21         LUT5 (Prop_lut5_I3_O)        0.120    49.781 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___34_i_1/O
                         net (fo=14, routed)          0.840    50.621    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.355    50.976 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___31_i_4/O
                         net (fo=2, routed)           0.901    51.877    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/mtvec_q_reg[23]
    SLICE_X59Y25         LUT5 (Prop_lut5_I3_O)        0.326    52.203 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___27_i_4/O
                         net (fo=42, routed)          1.034    53.238    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/branch_in_ex_o_reg_1
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.150    53.388 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5/O
                         net (fo=27, routed)          1.199    54.587    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I3_O)        0.326    54.913 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4/O
                         net (fo=1, routed)           0.000    54.913    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4_n_0
    SLICE_X58Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    55.127 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q_reg[20]_i_2/O
                         net (fo=2, routed)           1.297    56.423    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[20]_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I0_O)        0.297    56.720 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[20]_i_1/O
                         net (fo=2, routed)           1.508    58.228    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[11]
    SLICE_X66Y20         LUT3 (Prop_lut3_I2_O)        0.124    58.352 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[20]_i_1/O
                         net (fo=4, routed)           0.659    59.012    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][20]
    SLICE_X65Y20         LUT2 (Prop_lut2_I0_O)        0.124    59.136 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    59.136    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/S[2]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    59.534 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    59.534    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.648 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.009    60.657    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X66Y19         LUT3 (Prop_lut3_I2_O)        0.124    60.781 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___220_i_8/O
                         net (fo=2, routed)           0.503    61.284    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X66Y19         LUT6 (Prop_lut6_I5_O)        0.124    61.408 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.532    62.940    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X85Y18         LUT3 (Prop_lut3_I0_O)        0.124    63.064 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_7/O
                         net (fo=73, routed)          1.462    64.526    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X68Y18         LUT5 (Prop_lut5_I3_O)        0.124    64.650 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[11]_i_2/O
                         net (fo=11, routed)          0.836    65.486    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[11]_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I4_O)        0.124    65.610 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_100/O
                         net (fo=6, routed)           1.088    66.698    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_1[1]
    SLICE_X75Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.205 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.205    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X75Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.319 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    67.319    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.433 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.349    68.782    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X82Y19         LUT4 (Prop_lut4_I0_O)        0.124    68.906 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10/O
                         net (fo=2, routed)           1.102    70.009    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10_n_0
    SLICE_X77Y19         LUT6 (Prop_lut6_I5_O)        0.124    70.133 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.717    70.850    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/outstanding_addr_req[1]_i_3_1
    SLICE_X85Y19         LUT6 (Prop_lut6_I2_O)        0.124    70.974 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_4/O
                         net (fo=6, routed)           3.252    74.226    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124    74.350 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_1/O
                         net (fo=5, routed)           1.496    75.846    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_instr_resp[gnt]
    SLICE_X62Y18         LUT3 (Prop_lut3_I2_O)        0.150    75.996 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___220/O
                         net (fo=30, routed)          2.556    78.551    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]_1[0]
    SLICE_X65Y19         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    65.413    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.513 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    66.024    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.115 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.543    67.659    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/clk
    SLICE_X65Y19         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[22]/C
                         clock pessimism              0.452    68.111    
                         clock uncertainty           -0.159    67.952    
    SLICE_X65Y19         FDCE (Setup_fdce_C_CE)      -0.429    67.523    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[22]
  -------------------------------------------------------------------
                         required time                         67.523    
                         arrival time                         -78.551    
  -------------------------------------------------------------------
                         slack                                -11.028    

Slack (VIOLATED) :        -11.028ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        76.246ns  (logic 10.734ns (14.078%)  route 65.512ns (85.922%))
  Logic Levels:           58  (CARRY4=10 LUT2=7 LUT3=7 LUT4=4 LUT5=8 LUT6=21 MUXF7=1)
  Clock Path Skew:        -0.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.992ns = ( 67.659 - 66.667 ) 
    Source Clock Delay      (SCD):    2.306ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.319    -0.398    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.274 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.576     0.303    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.404 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       1.902     2.306    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X66Y116        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDCE (Prop_fdce_C_Q)         0.518     2.824 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/Q
                         net (fo=62, routed)          0.987     3.811    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[4]
    SLICE_X81Y116        LUT6 (Prop_lut6_I5_O)        0.124     3.935 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__0/O
                         net (fo=2, routed)           0.643     4.578    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X81Y116        LUT4 (Prop_lut4_I1_O)        0.124     4.702 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.749     5.452    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X86Y116        LUT5 (Prop_lut5_I0_O)        0.124     5.576 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__1/O
                         net (fo=35, routed)          1.290     6.866    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X97Y102        LUT2 (Prop_lut2_I0_O)        0.124     6.990 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.809     9.798    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.124     9.922 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.927    10.849    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X65Y12         LUT6 (Prop_lut6_I5_O)        0.124    10.973 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.462    12.436    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X76Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.560 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.487    14.047    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y14         LUT2 (Prop_lut2_I0_O)        0.118    14.165 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.775    14.940    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X66Y14         LUT2 (Prop_lut2_I1_O)        0.326    15.266 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    15.266    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X66Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X66Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.896 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.896    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X66Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.013 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.013    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.130 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.409    17.539    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_10_0[0]
    SLICE_X85Y18         LUT6 (Prop_lut6_I1_O)        0.124    17.663 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           1.657    19.320    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X85Y17         LUT3 (Prop_lut3_I0_O)        0.124    19.444 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         0.959    20.403    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X73Y20         LUT3 (Prop_lut3_I1_O)        0.118    20.521 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.614    21.135    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X77Y20         LUT6 (Prop_lut6_I3_O)        0.326    21.461 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.486    23.947    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X79Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.332 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.402    26.734    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X82Y20         LUT6 (Prop_lut6_I4_O)        0.124    26.858 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           0.986    27.845    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X87Y21         LUT6 (Prop_lut6_I1_O)        0.124    27.969 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___220_i_5/O
                         net (fo=7, routed)           2.728    30.697    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X67Y18         LUT6 (Prop_lut6_I3_O)        0.124    30.821 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.810    33.630    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.124    33.754 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.708    37.462    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X55Y20         LUT5 (Prop_lut5_I0_O)        0.150    37.612 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_6/O
                         net (fo=1, routed)           1.097    38.709    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X51Y35         LUT6 (Prop_lut6_I5_O)        0.332    39.041 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_4/O
                         net (fo=1, routed)           0.945    39.986    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1_2
    SLICE_X49Y32         LUT6 (Prop_lut6_I4_O)        0.124    40.110 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3/O
                         net (fo=2, routed)           0.693    40.803    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3_n_0
    SLICE_X50Y26         LUT5 (Prop_lut5_I0_O)        0.124    40.927 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1/O
                         net (fo=12, routed)          0.955    41.883    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X44Y18         LUT6 (Prop_lut6_I4_O)        0.124    42.007 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14/O
                         net (fo=1, routed)           0.158    42.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.124    42.289 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8/O
                         net (fo=1, routed)           0.643    42.932    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I4_O)        0.124    43.056 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_2/O
                         net (fo=4, routed)           0.766    43.822    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_34
    SLICE_X52Y18         LUT2 (Prop_lut2_I0_O)        0.124    43.946 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___233/O
                         net (fo=48, routed)          1.163    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X51Y4          LUT4 (Prop_lut4_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.805    46.032    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I2_O)        0.326    46.358 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.788    47.147    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X51Y10         LUT5 (Prop_lut5_I0_O)        0.124    47.271 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.733    48.004    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X51Y10         LUT4 (Prop_lut4_I3_O)        0.124    48.128 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.533    49.661    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X56Y21         LUT5 (Prop_lut5_I3_O)        0.120    49.781 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___34_i_1/O
                         net (fo=14, routed)          0.840    50.621    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.355    50.976 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___31_i_4/O
                         net (fo=2, routed)           0.901    51.877    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/mtvec_q_reg[23]
    SLICE_X59Y25         LUT5 (Prop_lut5_I3_O)        0.326    52.203 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___27_i_4/O
                         net (fo=42, routed)          1.034    53.238    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/branch_in_ex_o_reg_1
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.150    53.388 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5/O
                         net (fo=27, routed)          1.199    54.587    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I3_O)        0.326    54.913 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4/O
                         net (fo=1, routed)           0.000    54.913    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4_n_0
    SLICE_X58Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    55.127 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q_reg[20]_i_2/O
                         net (fo=2, routed)           1.297    56.423    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[20]_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I0_O)        0.297    56.720 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[20]_i_1/O
                         net (fo=2, routed)           1.508    58.228    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[11]
    SLICE_X66Y20         LUT3 (Prop_lut3_I2_O)        0.124    58.352 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[20]_i_1/O
                         net (fo=4, routed)           0.659    59.012    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][20]
    SLICE_X65Y20         LUT2 (Prop_lut2_I0_O)        0.124    59.136 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    59.136    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/S[2]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    59.534 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    59.534    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.648 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.009    60.657    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X66Y19         LUT3 (Prop_lut3_I2_O)        0.124    60.781 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___220_i_8/O
                         net (fo=2, routed)           0.503    61.284    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X66Y19         LUT6 (Prop_lut6_I5_O)        0.124    61.408 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.532    62.940    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X85Y18         LUT3 (Prop_lut3_I0_O)        0.124    63.064 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_7/O
                         net (fo=73, routed)          1.462    64.526    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X68Y18         LUT5 (Prop_lut5_I3_O)        0.124    64.650 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[11]_i_2/O
                         net (fo=11, routed)          0.836    65.486    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[11]_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I4_O)        0.124    65.610 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_100/O
                         net (fo=6, routed)           1.088    66.698    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_1[1]
    SLICE_X75Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.205 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.205    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X75Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.319 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    67.319    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.433 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.349    68.782    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X82Y19         LUT4 (Prop_lut4_I0_O)        0.124    68.906 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10/O
                         net (fo=2, routed)           1.102    70.009    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10_n_0
    SLICE_X77Y19         LUT6 (Prop_lut6_I5_O)        0.124    70.133 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.717    70.850    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/outstanding_addr_req[1]_i_3_1
    SLICE_X85Y19         LUT6 (Prop_lut6_I2_O)        0.124    70.974 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_4/O
                         net (fo=6, routed)           3.252    74.226    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124    74.350 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_1/O
                         net (fo=5, routed)           1.496    75.846    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_instr_resp[gnt]
    SLICE_X62Y18         LUT3 (Prop_lut3_I2_O)        0.150    75.996 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___220/O
                         net (fo=30, routed)          2.556    78.551    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]_1[0]
    SLICE_X65Y19         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    65.413    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.513 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    66.024    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.115 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.543    67.659    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/clk
    SLICE_X65Y19         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[23]/C
                         clock pessimism              0.452    68.111    
                         clock uncertainty           -0.159    67.952    
    SLICE_X65Y19         FDCE (Setup_fdce_C_CE)      -0.429    67.523    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[23]
  -------------------------------------------------------------------
                         required time                         67.523    
                         arrival time                         -78.551    
  -------------------------------------------------------------------
                         slack                                -11.028    

Slack (VIOLATED) :        -11.028ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        76.246ns  (logic 10.734ns (14.078%)  route 65.512ns (85.922%))
  Logic Levels:           58  (CARRY4=10 LUT2=7 LUT3=7 LUT4=4 LUT5=8 LUT6=21 MUXF7=1)
  Clock Path Skew:        -0.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.992ns = ( 67.659 - 66.667 ) 
    Source Clock Delay      (SCD):    2.306ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.319    -0.398    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.274 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.576     0.303    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.404 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       1.902     2.306    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X66Y116        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDCE (Prop_fdce_C_Q)         0.518     2.824 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/Q
                         net (fo=62, routed)          0.987     3.811    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[4]
    SLICE_X81Y116        LUT6 (Prop_lut6_I5_O)        0.124     3.935 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__0/O
                         net (fo=2, routed)           0.643     4.578    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X81Y116        LUT4 (Prop_lut4_I1_O)        0.124     4.702 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.749     5.452    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X86Y116        LUT5 (Prop_lut5_I0_O)        0.124     5.576 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__1/O
                         net (fo=35, routed)          1.290     6.866    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X97Y102        LUT2 (Prop_lut2_I0_O)        0.124     6.990 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.809     9.798    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.124     9.922 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.927    10.849    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X65Y12         LUT6 (Prop_lut6_I5_O)        0.124    10.973 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.462    12.436    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X76Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.560 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.487    14.047    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y14         LUT2 (Prop_lut2_I0_O)        0.118    14.165 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.775    14.940    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X66Y14         LUT2 (Prop_lut2_I1_O)        0.326    15.266 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    15.266    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X66Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X66Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.896 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.896    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X66Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.013 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.013    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.130 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.409    17.539    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_10_0[0]
    SLICE_X85Y18         LUT6 (Prop_lut6_I1_O)        0.124    17.663 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           1.657    19.320    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X85Y17         LUT3 (Prop_lut3_I0_O)        0.124    19.444 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         0.959    20.403    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X73Y20         LUT3 (Prop_lut3_I1_O)        0.118    20.521 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.614    21.135    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X77Y20         LUT6 (Prop_lut6_I3_O)        0.326    21.461 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.486    23.947    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X79Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.332 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.402    26.734    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X82Y20         LUT6 (Prop_lut6_I4_O)        0.124    26.858 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           0.986    27.845    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X87Y21         LUT6 (Prop_lut6_I1_O)        0.124    27.969 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___220_i_5/O
                         net (fo=7, routed)           2.728    30.697    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X67Y18         LUT6 (Prop_lut6_I3_O)        0.124    30.821 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.810    33.630    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.124    33.754 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.708    37.462    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X55Y20         LUT5 (Prop_lut5_I0_O)        0.150    37.612 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_6/O
                         net (fo=1, routed)           1.097    38.709    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X51Y35         LUT6 (Prop_lut6_I5_O)        0.332    39.041 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_4/O
                         net (fo=1, routed)           0.945    39.986    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1_2
    SLICE_X49Y32         LUT6 (Prop_lut6_I4_O)        0.124    40.110 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3/O
                         net (fo=2, routed)           0.693    40.803    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3_n_0
    SLICE_X50Y26         LUT5 (Prop_lut5_I0_O)        0.124    40.927 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1/O
                         net (fo=12, routed)          0.955    41.883    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X44Y18         LUT6 (Prop_lut6_I4_O)        0.124    42.007 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14/O
                         net (fo=1, routed)           0.158    42.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.124    42.289 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8/O
                         net (fo=1, routed)           0.643    42.932    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I4_O)        0.124    43.056 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_2/O
                         net (fo=4, routed)           0.766    43.822    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_34
    SLICE_X52Y18         LUT2 (Prop_lut2_I0_O)        0.124    43.946 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___233/O
                         net (fo=48, routed)          1.163    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X51Y4          LUT4 (Prop_lut4_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.805    46.032    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I2_O)        0.326    46.358 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.788    47.147    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X51Y10         LUT5 (Prop_lut5_I0_O)        0.124    47.271 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.733    48.004    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X51Y10         LUT4 (Prop_lut4_I3_O)        0.124    48.128 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.533    49.661    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X56Y21         LUT5 (Prop_lut5_I3_O)        0.120    49.781 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___34_i_1/O
                         net (fo=14, routed)          0.840    50.621    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.355    50.976 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___31_i_4/O
                         net (fo=2, routed)           0.901    51.877    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/mtvec_q_reg[23]
    SLICE_X59Y25         LUT5 (Prop_lut5_I3_O)        0.326    52.203 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___27_i_4/O
                         net (fo=42, routed)          1.034    53.238    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/branch_in_ex_o_reg_1
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.150    53.388 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5/O
                         net (fo=27, routed)          1.199    54.587    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I3_O)        0.326    54.913 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4/O
                         net (fo=1, routed)           0.000    54.913    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4_n_0
    SLICE_X58Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    55.127 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q_reg[20]_i_2/O
                         net (fo=2, routed)           1.297    56.423    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[20]_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I0_O)        0.297    56.720 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[20]_i_1/O
                         net (fo=2, routed)           1.508    58.228    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[11]
    SLICE_X66Y20         LUT3 (Prop_lut3_I2_O)        0.124    58.352 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[20]_i_1/O
                         net (fo=4, routed)           0.659    59.012    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][20]
    SLICE_X65Y20         LUT2 (Prop_lut2_I0_O)        0.124    59.136 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    59.136    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/S[2]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    59.534 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    59.534    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.648 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.009    60.657    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X66Y19         LUT3 (Prop_lut3_I2_O)        0.124    60.781 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___220_i_8/O
                         net (fo=2, routed)           0.503    61.284    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X66Y19         LUT6 (Prop_lut6_I5_O)        0.124    61.408 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.532    62.940    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X85Y18         LUT3 (Prop_lut3_I0_O)        0.124    63.064 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_7/O
                         net (fo=73, routed)          1.462    64.526    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X68Y18         LUT5 (Prop_lut5_I3_O)        0.124    64.650 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[11]_i_2/O
                         net (fo=11, routed)          0.836    65.486    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[11]_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I4_O)        0.124    65.610 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_100/O
                         net (fo=6, routed)           1.088    66.698    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_1[1]
    SLICE_X75Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.205 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.205    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X75Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.319 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    67.319    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.433 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.349    68.782    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X82Y19         LUT4 (Prop_lut4_I0_O)        0.124    68.906 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10/O
                         net (fo=2, routed)           1.102    70.009    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10_n_0
    SLICE_X77Y19         LUT6 (Prop_lut6_I5_O)        0.124    70.133 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.717    70.850    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/outstanding_addr_req[1]_i_3_1
    SLICE_X85Y19         LUT6 (Prop_lut6_I2_O)        0.124    70.974 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_4/O
                         net (fo=6, routed)           3.252    74.226    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124    74.350 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_1/O
                         net (fo=5, routed)           1.496    75.846    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_instr_resp[gnt]
    SLICE_X62Y18         LUT3 (Prop_lut3_I2_O)        0.150    75.996 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___220/O
                         net (fo=30, routed)          2.556    78.551    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]_1[0]
    SLICE_X65Y19         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    65.413    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.513 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    66.024    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.115 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.543    67.659    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/clk
    SLICE_X65Y19         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[3]/C
                         clock pessimism              0.452    68.111    
                         clock uncertainty           -0.159    67.952    
    SLICE_X65Y19         FDCE (Setup_fdce_C_CE)      -0.429    67.523    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         67.523    
                         arrival time                         -78.551    
  -------------------------------------------------------------------
                         slack                                -11.028    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/gen_input_pipeline[0].inp_pipe_rnd_mode_q_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_ctrl/fdsu_rm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.364%)  route 0.143ns (46.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.596    -0.636    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/clk_out1_0
    SLICE_X12Y6          FDCE                                         r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/gen_input_pipeline[0].inp_pipe_rnd_mode_q_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.472 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/gen_input_pipeline[0].inp_pipe_rnd_mode_q_reg[1][1]/Q
                         net (fo=2, routed)           0.143    -0.328    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_ctrl/fdsu_rm_reg[2]_0[1]
    SLICE_X10Y6          FDRE                                         r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_ctrl/fdsu_rm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.865    -0.875    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_ctrl/clk_out1_0
    SLICE_X10Y6          FDRE                                         r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_ctrl/fdsu_rm_reg[1]/C
                         clock pessimism              0.275    -0.600    
                         clock uncertainty            0.159    -0.440    
    SLICE_X10Y6          FDRE (Hold_fdre_C_D)         0.063    -0.377    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_ctrl/fdsu_rm_reg[1]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[11].i_sync_gpio_input/i_sync/reg_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[11].i_sync_gpio_input/serial_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.227ns (65.762%)  route 0.118ns (34.238%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.546ns
    Source Clock Delay      (SCD):    0.429ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.794    -0.437    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.392 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.214    -0.178    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.152 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       0.581     0.429    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[11].i_sync_gpio_input/i_sync/clk_cg
    SLICE_X60Y54         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[11].i_sync_gpio_input/i_sync/reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDCE (Prop_fdce_C_Q)         0.128     0.557 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[11].i_sync_gpio_input/i_sync/reg_q_reg[1]/Q
                         net (fo=4, routed)           0.118     0.675    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_0_mode_11/serial_q_reg[0]
    SLICE_X62Y53         LUT5 (Prop_lut5_I0_O)        0.099     0.774 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_0_mode_11/serial_q_i_1__42/O
                         net (fo=1, routed)           0.000     0.774    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[11].i_sync_gpio_input/serial_q_reg_1
    SLICE_X62Y53         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[11].i_sync_gpio_input/serial_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.238    -0.333    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.304 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       0.850     0.546    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[11].i_sync_gpio_input/clk_cg
    SLICE_X62Y53         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[11].i_sync_gpio_input/serial_q_reg/C
                         clock pessimism             -0.101     0.445    
                         clock uncertainty            0.159     0.605    
    SLICE_X62Y53         FDCE (Hold_fdce_C_D)         0.120     0.725    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[11].i_sync_gpio_input/serial_q_reg
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_rx/baud_div_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_rx/tick_baud_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.632    -0.600    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_rx/clk_out1_0
    SLICE_X112Y22        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_rx/baud_div_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y22        FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_rx/baud_div_q_reg[1]/Q
                         net (fo=4, routed)           0.105    -0.330    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_rx/baud_div_q_reg_n_0_[1]
    SLICE_X113Y22        LUT6 (Prop_lut6_I5_O)        0.045    -0.285 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_rx/tick_baud_q_i_1__0/O
                         net (fo=1, routed)           0.000    -0.285    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_rx/tick_baud_d
    SLICE_X113Y22        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_rx/tick_baud_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.900    -0.840    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_rx/clk_out1_0
    SLICE_X113Y22        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_rx/tick_baud_q_reg/C
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.159    -0.427    
    SLICE_X113Y22        FDCE (Hold_fdce_C_D)         0.091    -0.336    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_rx/tick_baud_q_reg
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_enable_rx_watermark/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_watermark/gen_flop_intr_output.intr_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.776%)  route 0.154ns (45.224%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.631    -0.601    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_enable_rx_watermark/clk_out1_0
    SLICE_X109Y27        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_enable_rx_watermark/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y27        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_enable_rx_watermark/q_reg[0]/Q
                         net (fo=2, routed)           0.154    -0.306    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_state_rx_watermark/reg2hw[intr_enable][rx_watermark][q]
    SLICE_X111Y28        LUT2 (Prop_lut2_I1_O)        0.045    -0.261 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_state_rx_watermark/gen_flop_intr_output.intr_o[0]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.261    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_watermark/intr_o0_0
    SLICE_X111Y28        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_watermark/gen_flop_intr_output.intr_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.901    -0.839    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_watermark/clk_out1_0
    SLICE_X111Y28        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_watermark/gen_flop_intr_output.intr_o_reg[0]/C
                         clock pessimism              0.275    -0.564    
                         clock uncertainty            0.159    -0.404    
    SLICE_X111Y28        FDCE (Hold_fdce_C_D)         0.092    -0.312    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_watermark/gen_flop_intr_output.intr_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_intrpt_lvl_low_en_intrpt_lvl_low_en_25/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_intrpt_lvl_low_status_intrpt_lvl_low_status_25/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.002%)  route 0.128ns (37.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.546ns
    Source Clock Delay      (SCD):    0.429ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.794    -0.437    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.392 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.214    -0.178    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.152 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       0.581     0.429    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_intrpt_lvl_low_en_intrpt_lvl_low_en_25/clk_cg
    SLICE_X62Y54         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_intrpt_lvl_low_en_intrpt_lvl_low_en_25/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDCE (Prop_fdce_C_Q)         0.164     0.593 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_intrpt_lvl_low_en_intrpt_lvl_low_en_25/q_reg[0]/Q
                         net (fo=3, routed)           0.128     0.721    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/s_reg2hw[intrpt_lvl_low_en][25][q]
    SLICE_X65Y54         LUT6 (Prop_lut6_I1_O)        0.045     0.766 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/u_intrpt_lvl_low_status_intrpt_lvl_low_status_25/q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.766    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_intrpt_lvl_low_status_intrpt_lvl_low_status_25/q_reg[0]_1
    SLICE_X65Y54         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_intrpt_lvl_low_status_intrpt_lvl_low_status_25/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.238    -0.333    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.304 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       0.850     0.546    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_intrpt_lvl_low_status_intrpt_lvl_low_status_25/clk_cg
    SLICE_X65Y54         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_intrpt_lvl_low_status_intrpt_lvl_low_status_25/q_reg[0]/C
                         clock pessimism             -0.082     0.464    
                         clock uncertainty            0.159     0.624    
    SLICE_X65Y54         FDCE (Hold_fdce_C_D)         0.091     0.715    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_intrpt_lvl_low_status_intrpt_lvl_low_status_25/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           0.766    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_minus_30_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_30_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.548%)  route 0.161ns (46.452%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.623    -0.609    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/clk_out1_0
    SLICE_X1Y10          FDRE                                         r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_minus_30_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_minus_30_reg[24]/Q
                         net (fo=4, routed)           0.161    -0.306    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/p_1_in3_in[25]
    SLICE_X2Y10          LUT5 (Prop_lut5_I2_O)        0.045    -0.261 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_30[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_30_next[24]
    SLICE_X2Y10          FDRE                                         r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_30_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.893    -0.847    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/clk_out1_0
    SLICE_X2Y10          FDRE                                         r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_30_reg[24]/C
                         clock pessimism              0.254    -0.593    
                         clock uncertainty            0.159    -0.433    
    SLICE_X2Y10          FDRE (Hold_fdre_C_D)         0.120    -0.313    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_30_reg[24]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.080%)  route 0.128ns (43.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.596    -0.635    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/clk_out1_0
    SLICE_X90Y78         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y78         FDCE (Prop_fdce_C_Q)         0.164    -0.471 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[17]/Q
                         net (fo=2, routed)           0.128    -0.343    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q[17]
    SLICE_X91Y76         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.861    -0.879    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/clk_out1_0
    SLICE_X91Y76         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[17]/C
                         clock pessimism              0.254    -0.624    
                         clock uncertainty            0.159    -0.465    
    SLICE_X91Y76         FDCE (Hold_fdce_C_D)         0.070    -0.395    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/u_i2c_fsm/FSM_onehot_state_q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/u_i2c_fsm/FSM_onehot_state_q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.098%)  route 0.134ns (44.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.605ns
    Source Clock Delay      (SCD):    0.485ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.794    -0.437    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.392 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.214    -0.178    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.152 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       0.637     0.485    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/u_i2c_fsm/clk_cg
    SLICE_X112Y57        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/u_i2c_fsm/FSM_onehot_state_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y57        FDCE (Prop_fdce_C_Q)         0.164     0.649 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/u_i2c_fsm/FSM_onehot_state_q_reg[13]/Q
                         net (fo=5, routed)           0.134     0.783    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/u_i2c_fsm/FSM_onehot_state_q_reg_n_0_[13]
    SLICE_X111Y58        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/u_i2c_fsm/FSM_onehot_state_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.238    -0.333    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.304 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       0.909     0.605    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/u_i2c_fsm/clk_cg
    SLICE_X111Y58        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/u_i2c_fsm/FSM_onehot_state_q_reg[14]/C
                         clock pessimism             -0.104     0.501    
                         clock uncertainty            0.159     0.661    
    SLICE_X111Y58        FDCE (Hold_fdce_C_D)         0.070     0.731    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/u_i2c_fsm/FSM_onehot_state_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_low_en_intrpt_lvl_low_en_0/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_low_status_intrpt_lvl_low_status_0/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.752%)  route 0.159ns (43.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.612    -0.620    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_low_en_intrpt_lvl_low_en_0/clk_out1_0
    SLICE_X104Y38        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_low_en_intrpt_lvl_low_en_0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y38        FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_low_en_intrpt_lvl_low_en_0/q_reg[0]/Q
                         net (fo=3, routed)           0.159    -0.296    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/s_reg2hw[intrpt_lvl_low_en][0][q]
    SLICE_X102Y37        LUT6 (Prop_lut6_I1_O)        0.045    -0.251 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/u_intrpt_lvl_low_status_intrpt_lvl_low_status_0/q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_low_status_intrpt_lvl_low_status_0/q_reg[0]_3
    SLICE_X102Y37        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_low_status_intrpt_lvl_low_status_0/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.880    -0.860    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_low_status_intrpt_lvl_low_status_0/clk_out1_0
    SLICE_X102Y37        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_low_status_intrpt_lvl_low_status_0/q_reg[0]/C
                         clock pessimism              0.275    -0.585    
                         clock uncertainty            0.159    -0.425    
    SLICE_X102Y37        FDCE (Hold_fdce_C_D)         0.121    -0.304    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_low_status_intrpt_lvl_low_status_0/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/rdata_buf_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.374%)  route 0.116ns (47.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.584    -0.648    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/clk_out1_0
    SLICE_X89Y17         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y17         FDRE (Prop_fdre_C_Q)         0.128    -0.520 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/rdata_reg[9]/Q
                         net (fo=1, routed)           0.116    -0.403    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/rdata_buf_reg[31]_0[9]
    SLICE_X88Y16         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/rdata_buf_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.851    -0.889    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/clk_out1_0
    SLICE_X88Y16         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/rdata_buf_reg[9]/C
                         clock pessimism              0.256    -0.633    
                         clock uncertainty            0.159    -0.473    
    SLICE_X88Y16         FDCE (Hold_fdce_C_D)         0.017    -0.456    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/rdata_buf_reg[9]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.053    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  To Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1

Setup :         1249  Failing Endpoints,  Worst Slack      -11.156ns,  Total Violation    -7459.407ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.156ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        76.409ns  (logic 10.734ns (14.048%)  route 65.675ns (85.952%))
  Logic Levels:           58  (CARRY4=10 LUT2=7 LUT3=7 LUT4=4 LUT5=8 LUT6=21 MUXF7=1)
  Clock Path Skew:        -0.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.992ns = ( 67.659 - 66.667 ) 
    Source Clock Delay      (SCD):    2.306ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.319    -0.398    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.274 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.576     0.303    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.404 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       1.902     2.306    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X66Y116        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDCE (Prop_fdce_C_Q)         0.518     2.824 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/Q
                         net (fo=62, routed)          0.987     3.811    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[4]
    SLICE_X81Y116        LUT6 (Prop_lut6_I5_O)        0.124     3.935 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__0/O
                         net (fo=2, routed)           0.643     4.578    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X81Y116        LUT4 (Prop_lut4_I1_O)        0.124     4.702 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.749     5.452    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X86Y116        LUT5 (Prop_lut5_I0_O)        0.124     5.576 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__1/O
                         net (fo=35, routed)          1.290     6.866    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X97Y102        LUT2 (Prop_lut2_I0_O)        0.124     6.990 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.809     9.798    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.124     9.922 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.927    10.849    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X65Y12         LUT6 (Prop_lut6_I5_O)        0.124    10.973 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.462    12.436    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X76Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.560 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.487    14.047    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y14         LUT2 (Prop_lut2_I0_O)        0.118    14.165 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.775    14.940    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X66Y14         LUT2 (Prop_lut2_I1_O)        0.326    15.266 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    15.266    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X66Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X66Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.896 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.896    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X66Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.013 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.013    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.130 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.409    17.539    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_10_0[0]
    SLICE_X85Y18         LUT6 (Prop_lut6_I1_O)        0.124    17.663 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           1.657    19.320    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X85Y17         LUT3 (Prop_lut3_I0_O)        0.124    19.444 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         0.959    20.403    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X73Y20         LUT3 (Prop_lut3_I1_O)        0.118    20.521 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.614    21.135    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X77Y20         LUT6 (Prop_lut6_I3_O)        0.326    21.461 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.486    23.947    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X79Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.332 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.402    26.734    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X82Y20         LUT6 (Prop_lut6_I4_O)        0.124    26.858 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           0.986    27.845    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X87Y21         LUT6 (Prop_lut6_I1_O)        0.124    27.969 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___220_i_5/O
                         net (fo=7, routed)           2.728    30.697    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X67Y18         LUT6 (Prop_lut6_I3_O)        0.124    30.821 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.810    33.630    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.124    33.754 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.708    37.462    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X55Y20         LUT5 (Prop_lut5_I0_O)        0.150    37.612 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_6/O
                         net (fo=1, routed)           1.097    38.709    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X51Y35         LUT6 (Prop_lut6_I5_O)        0.332    39.041 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_4/O
                         net (fo=1, routed)           0.945    39.986    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1_2
    SLICE_X49Y32         LUT6 (Prop_lut6_I4_O)        0.124    40.110 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3/O
                         net (fo=2, routed)           0.693    40.803    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3_n_0
    SLICE_X50Y26         LUT5 (Prop_lut5_I0_O)        0.124    40.927 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1/O
                         net (fo=12, routed)          0.955    41.883    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X44Y18         LUT6 (Prop_lut6_I4_O)        0.124    42.007 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14/O
                         net (fo=1, routed)           0.158    42.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.124    42.289 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8/O
                         net (fo=1, routed)           0.643    42.932    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I4_O)        0.124    43.056 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_2/O
                         net (fo=4, routed)           0.766    43.822    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_34
    SLICE_X52Y18         LUT2 (Prop_lut2_I0_O)        0.124    43.946 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___233/O
                         net (fo=48, routed)          1.163    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X51Y4          LUT4 (Prop_lut4_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.805    46.032    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I2_O)        0.326    46.358 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.788    47.147    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X51Y10         LUT5 (Prop_lut5_I0_O)        0.124    47.271 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.733    48.004    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X51Y10         LUT4 (Prop_lut4_I3_O)        0.124    48.128 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.533    49.661    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X56Y21         LUT5 (Prop_lut5_I3_O)        0.120    49.781 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___34_i_1/O
                         net (fo=14, routed)          0.840    50.621    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.355    50.976 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___31_i_4/O
                         net (fo=2, routed)           0.901    51.877    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/mtvec_q_reg[23]
    SLICE_X59Y25         LUT5 (Prop_lut5_I3_O)        0.326    52.203 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___27_i_4/O
                         net (fo=42, routed)          1.034    53.238    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/branch_in_ex_o_reg_1
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.150    53.388 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5/O
                         net (fo=27, routed)          1.199    54.587    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I3_O)        0.326    54.913 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4/O
                         net (fo=1, routed)           0.000    54.913    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4_n_0
    SLICE_X58Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    55.127 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q_reg[20]_i_2/O
                         net (fo=2, routed)           1.297    56.423    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[20]_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I0_O)        0.297    56.720 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[20]_i_1/O
                         net (fo=2, routed)           1.508    58.228    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[11]
    SLICE_X66Y20         LUT3 (Prop_lut3_I2_O)        0.124    58.352 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[20]_i_1/O
                         net (fo=4, routed)           0.659    59.012    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][20]
    SLICE_X65Y20         LUT2 (Prop_lut2_I0_O)        0.124    59.136 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    59.136    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/S[2]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    59.534 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    59.534    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.648 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.009    60.657    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X66Y19         LUT3 (Prop_lut3_I2_O)        0.124    60.781 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___220_i_8/O
                         net (fo=2, routed)           0.503    61.284    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X66Y19         LUT6 (Prop_lut6_I5_O)        0.124    61.408 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.532    62.940    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X85Y18         LUT3 (Prop_lut3_I0_O)        0.124    63.064 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_7/O
                         net (fo=73, routed)          1.462    64.526    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X68Y18         LUT5 (Prop_lut5_I3_O)        0.124    64.650 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[11]_i_2/O
                         net (fo=11, routed)          0.836    65.486    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[11]_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I4_O)        0.124    65.610 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_100/O
                         net (fo=6, routed)           1.088    66.698    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_1[1]
    SLICE_X75Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.205 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.205    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X75Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.319 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    67.319    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.433 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.349    68.782    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X82Y19         LUT4 (Prop_lut4_I0_O)        0.124    68.906 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10/O
                         net (fo=2, routed)           1.102    70.009    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10_n_0
    SLICE_X77Y19         LUT6 (Prop_lut6_I5_O)        0.124    70.133 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.717    70.850    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/outstanding_addr_req[1]_i_3_1
    SLICE_X85Y19         LUT6 (Prop_lut6_I2_O)        0.124    70.974 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_4/O
                         net (fo=6, routed)           3.252    74.226    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124    74.350 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_1/O
                         net (fo=5, routed)           1.496    75.846    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_instr_resp[gnt]
    SLICE_X62Y18         LUT3 (Prop_lut3_I2_O)        0.150    75.996 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___220/O
                         net (fo=30, routed)          2.719    78.715    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]_1[0]
    SLICE_X66Y20         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    65.413    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.513 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    66.024    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.115 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.543    67.659    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/clk
    SLICE_X66Y20         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[20]/C
                         clock pessimism              0.452    68.111    
                         clock uncertainty           -0.159    67.952    
    SLICE_X66Y20         FDCE (Setup_fdce_C_CE)      -0.393    67.559    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[20]
  -------------------------------------------------------------------
                         required time                         67.559    
                         arrival time                         -78.715    
  -------------------------------------------------------------------
                         slack                                -11.156    

Slack (VIOLATED) :        -11.156ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        76.409ns  (logic 10.734ns (14.048%)  route 65.675ns (85.952%))
  Logic Levels:           58  (CARRY4=10 LUT2=7 LUT3=7 LUT4=4 LUT5=8 LUT6=21 MUXF7=1)
  Clock Path Skew:        -0.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.992ns = ( 67.659 - 66.667 ) 
    Source Clock Delay      (SCD):    2.306ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.319    -0.398    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.274 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.576     0.303    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.404 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       1.902     2.306    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X66Y116        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDCE (Prop_fdce_C_Q)         0.518     2.824 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/Q
                         net (fo=62, routed)          0.987     3.811    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[4]
    SLICE_X81Y116        LUT6 (Prop_lut6_I5_O)        0.124     3.935 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__0/O
                         net (fo=2, routed)           0.643     4.578    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X81Y116        LUT4 (Prop_lut4_I1_O)        0.124     4.702 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.749     5.452    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X86Y116        LUT5 (Prop_lut5_I0_O)        0.124     5.576 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__1/O
                         net (fo=35, routed)          1.290     6.866    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X97Y102        LUT2 (Prop_lut2_I0_O)        0.124     6.990 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.809     9.798    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.124     9.922 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.927    10.849    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X65Y12         LUT6 (Prop_lut6_I5_O)        0.124    10.973 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.462    12.436    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X76Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.560 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.487    14.047    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y14         LUT2 (Prop_lut2_I0_O)        0.118    14.165 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.775    14.940    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X66Y14         LUT2 (Prop_lut2_I1_O)        0.326    15.266 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    15.266    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X66Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X66Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.896 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.896    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X66Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.013 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.013    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.130 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.409    17.539    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_10_0[0]
    SLICE_X85Y18         LUT6 (Prop_lut6_I1_O)        0.124    17.663 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           1.657    19.320    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X85Y17         LUT3 (Prop_lut3_I0_O)        0.124    19.444 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         0.959    20.403    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X73Y20         LUT3 (Prop_lut3_I1_O)        0.118    20.521 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.614    21.135    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X77Y20         LUT6 (Prop_lut6_I3_O)        0.326    21.461 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.486    23.947    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X79Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.332 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.402    26.734    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X82Y20         LUT6 (Prop_lut6_I4_O)        0.124    26.858 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           0.986    27.845    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X87Y21         LUT6 (Prop_lut6_I1_O)        0.124    27.969 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___220_i_5/O
                         net (fo=7, routed)           2.728    30.697    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X67Y18         LUT6 (Prop_lut6_I3_O)        0.124    30.821 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.810    33.630    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.124    33.754 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.708    37.462    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X55Y20         LUT5 (Prop_lut5_I0_O)        0.150    37.612 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_6/O
                         net (fo=1, routed)           1.097    38.709    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X51Y35         LUT6 (Prop_lut6_I5_O)        0.332    39.041 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_4/O
                         net (fo=1, routed)           0.945    39.986    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1_2
    SLICE_X49Y32         LUT6 (Prop_lut6_I4_O)        0.124    40.110 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3/O
                         net (fo=2, routed)           0.693    40.803    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3_n_0
    SLICE_X50Y26         LUT5 (Prop_lut5_I0_O)        0.124    40.927 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1/O
                         net (fo=12, routed)          0.955    41.883    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X44Y18         LUT6 (Prop_lut6_I4_O)        0.124    42.007 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14/O
                         net (fo=1, routed)           0.158    42.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.124    42.289 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8/O
                         net (fo=1, routed)           0.643    42.932    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I4_O)        0.124    43.056 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_2/O
                         net (fo=4, routed)           0.766    43.822    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_34
    SLICE_X52Y18         LUT2 (Prop_lut2_I0_O)        0.124    43.946 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___233/O
                         net (fo=48, routed)          1.163    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X51Y4          LUT4 (Prop_lut4_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.805    46.032    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I2_O)        0.326    46.358 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.788    47.147    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X51Y10         LUT5 (Prop_lut5_I0_O)        0.124    47.271 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.733    48.004    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X51Y10         LUT4 (Prop_lut4_I3_O)        0.124    48.128 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.533    49.661    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X56Y21         LUT5 (Prop_lut5_I3_O)        0.120    49.781 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___34_i_1/O
                         net (fo=14, routed)          0.840    50.621    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.355    50.976 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___31_i_4/O
                         net (fo=2, routed)           0.901    51.877    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/mtvec_q_reg[23]
    SLICE_X59Y25         LUT5 (Prop_lut5_I3_O)        0.326    52.203 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___27_i_4/O
                         net (fo=42, routed)          1.034    53.238    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/branch_in_ex_o_reg_1
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.150    53.388 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5/O
                         net (fo=27, routed)          1.199    54.587    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I3_O)        0.326    54.913 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4/O
                         net (fo=1, routed)           0.000    54.913    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4_n_0
    SLICE_X58Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    55.127 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q_reg[20]_i_2/O
                         net (fo=2, routed)           1.297    56.423    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[20]_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I0_O)        0.297    56.720 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[20]_i_1/O
                         net (fo=2, routed)           1.508    58.228    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[11]
    SLICE_X66Y20         LUT3 (Prop_lut3_I2_O)        0.124    58.352 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[20]_i_1/O
                         net (fo=4, routed)           0.659    59.012    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][20]
    SLICE_X65Y20         LUT2 (Prop_lut2_I0_O)        0.124    59.136 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    59.136    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/S[2]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    59.534 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    59.534    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.648 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.009    60.657    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X66Y19         LUT3 (Prop_lut3_I2_O)        0.124    60.781 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___220_i_8/O
                         net (fo=2, routed)           0.503    61.284    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X66Y19         LUT6 (Prop_lut6_I5_O)        0.124    61.408 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.532    62.940    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X85Y18         LUT3 (Prop_lut3_I0_O)        0.124    63.064 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_7/O
                         net (fo=73, routed)          1.462    64.526    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X68Y18         LUT5 (Prop_lut5_I3_O)        0.124    64.650 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[11]_i_2/O
                         net (fo=11, routed)          0.836    65.486    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[11]_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I4_O)        0.124    65.610 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_100/O
                         net (fo=6, routed)           1.088    66.698    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_1[1]
    SLICE_X75Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.205 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.205    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X75Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.319 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    67.319    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.433 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.349    68.782    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X82Y19         LUT4 (Prop_lut4_I0_O)        0.124    68.906 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10/O
                         net (fo=2, routed)           1.102    70.009    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10_n_0
    SLICE_X77Y19         LUT6 (Prop_lut6_I5_O)        0.124    70.133 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.717    70.850    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/outstanding_addr_req[1]_i_3_1
    SLICE_X85Y19         LUT6 (Prop_lut6_I2_O)        0.124    70.974 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_4/O
                         net (fo=6, routed)           3.252    74.226    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124    74.350 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_1/O
                         net (fo=5, routed)           1.496    75.846    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_instr_resp[gnt]
    SLICE_X62Y18         LUT3 (Prop_lut3_I2_O)        0.150    75.996 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___220/O
                         net (fo=30, routed)          2.719    78.715    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]_1[0]
    SLICE_X66Y20         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    65.413    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.513 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    66.024    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.115 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.543    67.659    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/clk
    SLICE_X66Y20         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[21]/C
                         clock pessimism              0.452    68.111    
                         clock uncertainty           -0.159    67.952    
    SLICE_X66Y20         FDCE (Setup_fdce_C_CE)      -0.393    67.559    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[21]
  -------------------------------------------------------------------
                         required time                         67.559    
                         arrival time                         -78.715    
  -------------------------------------------------------------------
                         slack                                -11.156    

Slack (VIOLATED) :        -11.156ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        76.409ns  (logic 10.734ns (14.048%)  route 65.675ns (85.952%))
  Logic Levels:           58  (CARRY4=10 LUT2=7 LUT3=7 LUT4=4 LUT5=8 LUT6=21 MUXF7=1)
  Clock Path Skew:        -0.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.992ns = ( 67.659 - 66.667 ) 
    Source Clock Delay      (SCD):    2.306ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.319    -0.398    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.274 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.576     0.303    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.404 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       1.902     2.306    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X66Y116        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDCE (Prop_fdce_C_Q)         0.518     2.824 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/Q
                         net (fo=62, routed)          0.987     3.811    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[4]
    SLICE_X81Y116        LUT6 (Prop_lut6_I5_O)        0.124     3.935 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__0/O
                         net (fo=2, routed)           0.643     4.578    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X81Y116        LUT4 (Prop_lut4_I1_O)        0.124     4.702 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.749     5.452    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X86Y116        LUT5 (Prop_lut5_I0_O)        0.124     5.576 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__1/O
                         net (fo=35, routed)          1.290     6.866    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X97Y102        LUT2 (Prop_lut2_I0_O)        0.124     6.990 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.809     9.798    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.124     9.922 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.927    10.849    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X65Y12         LUT6 (Prop_lut6_I5_O)        0.124    10.973 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.462    12.436    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X76Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.560 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.487    14.047    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y14         LUT2 (Prop_lut2_I0_O)        0.118    14.165 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.775    14.940    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X66Y14         LUT2 (Prop_lut2_I1_O)        0.326    15.266 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    15.266    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X66Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X66Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.896 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.896    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X66Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.013 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.013    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.130 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.409    17.539    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_10_0[0]
    SLICE_X85Y18         LUT6 (Prop_lut6_I1_O)        0.124    17.663 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           1.657    19.320    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X85Y17         LUT3 (Prop_lut3_I0_O)        0.124    19.444 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         0.959    20.403    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X73Y20         LUT3 (Prop_lut3_I1_O)        0.118    20.521 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.614    21.135    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X77Y20         LUT6 (Prop_lut6_I3_O)        0.326    21.461 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.486    23.947    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X79Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.332 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.402    26.734    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X82Y20         LUT6 (Prop_lut6_I4_O)        0.124    26.858 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           0.986    27.845    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X87Y21         LUT6 (Prop_lut6_I1_O)        0.124    27.969 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___220_i_5/O
                         net (fo=7, routed)           2.728    30.697    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X67Y18         LUT6 (Prop_lut6_I3_O)        0.124    30.821 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.810    33.630    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.124    33.754 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.708    37.462    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X55Y20         LUT5 (Prop_lut5_I0_O)        0.150    37.612 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_6/O
                         net (fo=1, routed)           1.097    38.709    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X51Y35         LUT6 (Prop_lut6_I5_O)        0.332    39.041 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_4/O
                         net (fo=1, routed)           0.945    39.986    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1_2
    SLICE_X49Y32         LUT6 (Prop_lut6_I4_O)        0.124    40.110 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3/O
                         net (fo=2, routed)           0.693    40.803    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3_n_0
    SLICE_X50Y26         LUT5 (Prop_lut5_I0_O)        0.124    40.927 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1/O
                         net (fo=12, routed)          0.955    41.883    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X44Y18         LUT6 (Prop_lut6_I4_O)        0.124    42.007 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14/O
                         net (fo=1, routed)           0.158    42.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.124    42.289 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8/O
                         net (fo=1, routed)           0.643    42.932    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I4_O)        0.124    43.056 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_2/O
                         net (fo=4, routed)           0.766    43.822    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_34
    SLICE_X52Y18         LUT2 (Prop_lut2_I0_O)        0.124    43.946 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___233/O
                         net (fo=48, routed)          1.163    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X51Y4          LUT4 (Prop_lut4_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.805    46.032    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I2_O)        0.326    46.358 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.788    47.147    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X51Y10         LUT5 (Prop_lut5_I0_O)        0.124    47.271 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.733    48.004    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X51Y10         LUT4 (Prop_lut4_I3_O)        0.124    48.128 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.533    49.661    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X56Y21         LUT5 (Prop_lut5_I3_O)        0.120    49.781 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___34_i_1/O
                         net (fo=14, routed)          0.840    50.621    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.355    50.976 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___31_i_4/O
                         net (fo=2, routed)           0.901    51.877    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/mtvec_q_reg[23]
    SLICE_X59Y25         LUT5 (Prop_lut5_I3_O)        0.326    52.203 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___27_i_4/O
                         net (fo=42, routed)          1.034    53.238    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/branch_in_ex_o_reg_1
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.150    53.388 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5/O
                         net (fo=27, routed)          1.199    54.587    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I3_O)        0.326    54.913 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4/O
                         net (fo=1, routed)           0.000    54.913    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4_n_0
    SLICE_X58Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    55.127 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q_reg[20]_i_2/O
                         net (fo=2, routed)           1.297    56.423    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[20]_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I0_O)        0.297    56.720 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[20]_i_1/O
                         net (fo=2, routed)           1.508    58.228    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[11]
    SLICE_X66Y20         LUT3 (Prop_lut3_I2_O)        0.124    58.352 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[20]_i_1/O
                         net (fo=4, routed)           0.659    59.012    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][20]
    SLICE_X65Y20         LUT2 (Prop_lut2_I0_O)        0.124    59.136 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    59.136    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/S[2]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    59.534 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    59.534    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.648 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.009    60.657    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X66Y19         LUT3 (Prop_lut3_I2_O)        0.124    60.781 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___220_i_8/O
                         net (fo=2, routed)           0.503    61.284    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X66Y19         LUT6 (Prop_lut6_I5_O)        0.124    61.408 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.532    62.940    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X85Y18         LUT3 (Prop_lut3_I0_O)        0.124    63.064 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_7/O
                         net (fo=73, routed)          1.462    64.526    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X68Y18         LUT5 (Prop_lut5_I3_O)        0.124    64.650 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[11]_i_2/O
                         net (fo=11, routed)          0.836    65.486    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[11]_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I4_O)        0.124    65.610 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_100/O
                         net (fo=6, routed)           1.088    66.698    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_1[1]
    SLICE_X75Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.205 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.205    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X75Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.319 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    67.319    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.433 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.349    68.782    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X82Y19         LUT4 (Prop_lut4_I0_O)        0.124    68.906 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10/O
                         net (fo=2, routed)           1.102    70.009    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10_n_0
    SLICE_X77Y19         LUT6 (Prop_lut6_I5_O)        0.124    70.133 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.717    70.850    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/outstanding_addr_req[1]_i_3_1
    SLICE_X85Y19         LUT6 (Prop_lut6_I2_O)        0.124    70.974 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_4/O
                         net (fo=6, routed)           3.252    74.226    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124    74.350 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_1/O
                         net (fo=5, routed)           1.496    75.846    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_instr_resp[gnt]
    SLICE_X62Y18         LUT3 (Prop_lut3_I2_O)        0.150    75.996 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___220/O
                         net (fo=30, routed)          2.719    78.715    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]_1[0]
    SLICE_X66Y20         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    65.413    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.513 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    66.024    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.115 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.543    67.659    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/clk
    SLICE_X66Y20         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[24]/C
                         clock pessimism              0.452    68.111    
                         clock uncertainty           -0.159    67.952    
    SLICE_X66Y20         FDCE (Setup_fdce_C_CE)      -0.393    67.559    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[24]
  -------------------------------------------------------------------
                         required time                         67.559    
                         arrival time                         -78.715    
  -------------------------------------------------------------------
                         slack                                -11.156    

Slack (VIOLATED) :        -11.156ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        76.409ns  (logic 10.734ns (14.048%)  route 65.675ns (85.952%))
  Logic Levels:           58  (CARRY4=10 LUT2=7 LUT3=7 LUT4=4 LUT5=8 LUT6=21 MUXF7=1)
  Clock Path Skew:        -0.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.992ns = ( 67.659 - 66.667 ) 
    Source Clock Delay      (SCD):    2.306ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.319    -0.398    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.274 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.576     0.303    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.404 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       1.902     2.306    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X66Y116        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDCE (Prop_fdce_C_Q)         0.518     2.824 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/Q
                         net (fo=62, routed)          0.987     3.811    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[4]
    SLICE_X81Y116        LUT6 (Prop_lut6_I5_O)        0.124     3.935 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__0/O
                         net (fo=2, routed)           0.643     4.578    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X81Y116        LUT4 (Prop_lut4_I1_O)        0.124     4.702 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.749     5.452    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X86Y116        LUT5 (Prop_lut5_I0_O)        0.124     5.576 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__1/O
                         net (fo=35, routed)          1.290     6.866    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X97Y102        LUT2 (Prop_lut2_I0_O)        0.124     6.990 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.809     9.798    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.124     9.922 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.927    10.849    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X65Y12         LUT6 (Prop_lut6_I5_O)        0.124    10.973 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.462    12.436    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X76Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.560 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.487    14.047    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y14         LUT2 (Prop_lut2_I0_O)        0.118    14.165 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.775    14.940    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X66Y14         LUT2 (Prop_lut2_I1_O)        0.326    15.266 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    15.266    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X66Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X66Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.896 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.896    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X66Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.013 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.013    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.130 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.409    17.539    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_10_0[0]
    SLICE_X85Y18         LUT6 (Prop_lut6_I1_O)        0.124    17.663 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           1.657    19.320    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X85Y17         LUT3 (Prop_lut3_I0_O)        0.124    19.444 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         0.959    20.403    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X73Y20         LUT3 (Prop_lut3_I1_O)        0.118    20.521 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.614    21.135    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X77Y20         LUT6 (Prop_lut6_I3_O)        0.326    21.461 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.486    23.947    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X79Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.332 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.402    26.734    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X82Y20         LUT6 (Prop_lut6_I4_O)        0.124    26.858 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           0.986    27.845    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X87Y21         LUT6 (Prop_lut6_I1_O)        0.124    27.969 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___220_i_5/O
                         net (fo=7, routed)           2.728    30.697    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X67Y18         LUT6 (Prop_lut6_I3_O)        0.124    30.821 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.810    33.630    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.124    33.754 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.708    37.462    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X55Y20         LUT5 (Prop_lut5_I0_O)        0.150    37.612 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_6/O
                         net (fo=1, routed)           1.097    38.709    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X51Y35         LUT6 (Prop_lut6_I5_O)        0.332    39.041 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_4/O
                         net (fo=1, routed)           0.945    39.986    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1_2
    SLICE_X49Y32         LUT6 (Prop_lut6_I4_O)        0.124    40.110 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3/O
                         net (fo=2, routed)           0.693    40.803    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3_n_0
    SLICE_X50Y26         LUT5 (Prop_lut5_I0_O)        0.124    40.927 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1/O
                         net (fo=12, routed)          0.955    41.883    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X44Y18         LUT6 (Prop_lut6_I4_O)        0.124    42.007 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14/O
                         net (fo=1, routed)           0.158    42.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.124    42.289 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8/O
                         net (fo=1, routed)           0.643    42.932    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I4_O)        0.124    43.056 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_2/O
                         net (fo=4, routed)           0.766    43.822    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_34
    SLICE_X52Y18         LUT2 (Prop_lut2_I0_O)        0.124    43.946 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___233/O
                         net (fo=48, routed)          1.163    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X51Y4          LUT4 (Prop_lut4_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.805    46.032    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I2_O)        0.326    46.358 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.788    47.147    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X51Y10         LUT5 (Prop_lut5_I0_O)        0.124    47.271 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.733    48.004    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X51Y10         LUT4 (Prop_lut4_I3_O)        0.124    48.128 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.533    49.661    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X56Y21         LUT5 (Prop_lut5_I3_O)        0.120    49.781 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___34_i_1/O
                         net (fo=14, routed)          0.840    50.621    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.355    50.976 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___31_i_4/O
                         net (fo=2, routed)           0.901    51.877    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/mtvec_q_reg[23]
    SLICE_X59Y25         LUT5 (Prop_lut5_I3_O)        0.326    52.203 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___27_i_4/O
                         net (fo=42, routed)          1.034    53.238    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/branch_in_ex_o_reg_1
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.150    53.388 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5/O
                         net (fo=27, routed)          1.199    54.587    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I3_O)        0.326    54.913 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4/O
                         net (fo=1, routed)           0.000    54.913    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4_n_0
    SLICE_X58Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    55.127 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q_reg[20]_i_2/O
                         net (fo=2, routed)           1.297    56.423    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[20]_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I0_O)        0.297    56.720 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[20]_i_1/O
                         net (fo=2, routed)           1.508    58.228    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[11]
    SLICE_X66Y20         LUT3 (Prop_lut3_I2_O)        0.124    58.352 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[20]_i_1/O
                         net (fo=4, routed)           0.659    59.012    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][20]
    SLICE_X65Y20         LUT2 (Prop_lut2_I0_O)        0.124    59.136 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    59.136    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/S[2]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    59.534 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    59.534    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.648 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.009    60.657    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X66Y19         LUT3 (Prop_lut3_I2_O)        0.124    60.781 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___220_i_8/O
                         net (fo=2, routed)           0.503    61.284    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X66Y19         LUT6 (Prop_lut6_I5_O)        0.124    61.408 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.532    62.940    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X85Y18         LUT3 (Prop_lut3_I0_O)        0.124    63.064 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_7/O
                         net (fo=73, routed)          1.462    64.526    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X68Y18         LUT5 (Prop_lut5_I3_O)        0.124    64.650 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[11]_i_2/O
                         net (fo=11, routed)          0.836    65.486    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[11]_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I4_O)        0.124    65.610 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_100/O
                         net (fo=6, routed)           1.088    66.698    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_1[1]
    SLICE_X75Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.205 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.205    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X75Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.319 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    67.319    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.433 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.349    68.782    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X82Y19         LUT4 (Prop_lut4_I0_O)        0.124    68.906 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10/O
                         net (fo=2, routed)           1.102    70.009    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10_n_0
    SLICE_X77Y19         LUT6 (Prop_lut6_I5_O)        0.124    70.133 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.717    70.850    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/outstanding_addr_req[1]_i_3_1
    SLICE_X85Y19         LUT6 (Prop_lut6_I2_O)        0.124    70.974 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_4/O
                         net (fo=6, routed)           3.252    74.226    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124    74.350 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_1/O
                         net (fo=5, routed)           1.496    75.846    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_instr_resp[gnt]
    SLICE_X62Y18         LUT3 (Prop_lut3_I2_O)        0.150    75.996 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___220/O
                         net (fo=30, routed)          2.719    78.715    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]_1[0]
    SLICE_X66Y20         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    65.413    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.513 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    66.024    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.115 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.543    67.659    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/clk
    SLICE_X66Y20         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[25]/C
                         clock pessimism              0.452    68.111    
                         clock uncertainty           -0.159    67.952    
    SLICE_X66Y20         FDCE (Setup_fdce_C_CE)      -0.393    67.559    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[25]
  -------------------------------------------------------------------
                         required time                         67.559    
                         arrival time                         -78.715    
  -------------------------------------------------------------------
                         slack                                -11.156    

Slack (VIOLATED) :        -11.106ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        76.322ns  (logic 10.734ns (14.064%)  route 65.588ns (85.936%))
  Logic Levels:           58  (CARRY4=10 LUT2=7 LUT3=7 LUT4=4 LUT5=8 LUT6=21 MUXF7=1)
  Clock Path Skew:        -0.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.991ns = ( 67.658 - 66.667 ) 
    Source Clock Delay      (SCD):    2.306ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.319    -0.398    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.274 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.576     0.303    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.404 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       1.902     2.306    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X66Y116        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDCE (Prop_fdce_C_Q)         0.518     2.824 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/Q
                         net (fo=62, routed)          0.987     3.811    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[4]
    SLICE_X81Y116        LUT6 (Prop_lut6_I5_O)        0.124     3.935 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__0/O
                         net (fo=2, routed)           0.643     4.578    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X81Y116        LUT4 (Prop_lut4_I1_O)        0.124     4.702 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.749     5.452    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X86Y116        LUT5 (Prop_lut5_I0_O)        0.124     5.576 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__1/O
                         net (fo=35, routed)          1.290     6.866    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X97Y102        LUT2 (Prop_lut2_I0_O)        0.124     6.990 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.809     9.798    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.124     9.922 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.927    10.849    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X65Y12         LUT6 (Prop_lut6_I5_O)        0.124    10.973 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.462    12.436    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X76Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.560 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.487    14.047    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y14         LUT2 (Prop_lut2_I0_O)        0.118    14.165 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.775    14.940    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X66Y14         LUT2 (Prop_lut2_I1_O)        0.326    15.266 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    15.266    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X66Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X66Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.896 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.896    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X66Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.013 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.013    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.130 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.409    17.539    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_10_0[0]
    SLICE_X85Y18         LUT6 (Prop_lut6_I1_O)        0.124    17.663 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           1.657    19.320    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X85Y17         LUT3 (Prop_lut3_I0_O)        0.124    19.444 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         0.959    20.403    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X73Y20         LUT3 (Prop_lut3_I1_O)        0.118    20.521 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.614    21.135    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X77Y20         LUT6 (Prop_lut6_I3_O)        0.326    21.461 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.486    23.947    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X79Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.332 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.402    26.734    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X82Y20         LUT6 (Prop_lut6_I4_O)        0.124    26.858 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           0.986    27.845    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X87Y21         LUT6 (Prop_lut6_I1_O)        0.124    27.969 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___220_i_5/O
                         net (fo=7, routed)           2.728    30.697    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X67Y18         LUT6 (Prop_lut6_I3_O)        0.124    30.821 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.810    33.630    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.124    33.754 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.708    37.462    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X55Y20         LUT5 (Prop_lut5_I0_O)        0.150    37.612 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_6/O
                         net (fo=1, routed)           1.097    38.709    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X51Y35         LUT6 (Prop_lut6_I5_O)        0.332    39.041 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_4/O
                         net (fo=1, routed)           0.945    39.986    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1_2
    SLICE_X49Y32         LUT6 (Prop_lut6_I4_O)        0.124    40.110 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3/O
                         net (fo=2, routed)           0.693    40.803    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3_n_0
    SLICE_X50Y26         LUT5 (Prop_lut5_I0_O)        0.124    40.927 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1/O
                         net (fo=12, routed)          0.955    41.883    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X44Y18         LUT6 (Prop_lut6_I4_O)        0.124    42.007 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14/O
                         net (fo=1, routed)           0.158    42.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.124    42.289 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8/O
                         net (fo=1, routed)           0.643    42.932    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I4_O)        0.124    43.056 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_2/O
                         net (fo=4, routed)           0.766    43.822    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_34
    SLICE_X52Y18         LUT2 (Prop_lut2_I0_O)        0.124    43.946 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___233/O
                         net (fo=48, routed)          1.163    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X51Y4          LUT4 (Prop_lut4_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.805    46.032    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I2_O)        0.326    46.358 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.788    47.147    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X51Y10         LUT5 (Prop_lut5_I0_O)        0.124    47.271 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.733    48.004    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X51Y10         LUT4 (Prop_lut4_I3_O)        0.124    48.128 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.533    49.661    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X56Y21         LUT5 (Prop_lut5_I3_O)        0.120    49.781 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___34_i_1/O
                         net (fo=14, routed)          0.840    50.621    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.355    50.976 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___31_i_4/O
                         net (fo=2, routed)           0.901    51.877    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/mtvec_q_reg[23]
    SLICE_X59Y25         LUT5 (Prop_lut5_I3_O)        0.326    52.203 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___27_i_4/O
                         net (fo=42, routed)          1.034    53.238    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/branch_in_ex_o_reg_1
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.150    53.388 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5/O
                         net (fo=27, routed)          1.199    54.587    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I3_O)        0.326    54.913 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4/O
                         net (fo=1, routed)           0.000    54.913    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4_n_0
    SLICE_X58Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    55.127 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q_reg[20]_i_2/O
                         net (fo=2, routed)           1.297    56.423    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[20]_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I0_O)        0.297    56.720 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[20]_i_1/O
                         net (fo=2, routed)           1.508    58.228    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[11]
    SLICE_X66Y20         LUT3 (Prop_lut3_I2_O)        0.124    58.352 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[20]_i_1/O
                         net (fo=4, routed)           0.659    59.012    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][20]
    SLICE_X65Y20         LUT2 (Prop_lut2_I0_O)        0.124    59.136 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    59.136    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/S[2]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    59.534 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    59.534    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.648 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.009    60.657    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X66Y19         LUT3 (Prop_lut3_I2_O)        0.124    60.781 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___220_i_8/O
                         net (fo=2, routed)           0.503    61.284    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X66Y19         LUT6 (Prop_lut6_I5_O)        0.124    61.408 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.532    62.940    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X85Y18         LUT3 (Prop_lut3_I0_O)        0.124    63.064 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_7/O
                         net (fo=73, routed)          1.462    64.526    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X68Y18         LUT5 (Prop_lut5_I3_O)        0.124    64.650 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[11]_i_2/O
                         net (fo=11, routed)          0.836    65.486    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[11]_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I4_O)        0.124    65.610 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_100/O
                         net (fo=6, routed)           1.088    66.698    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_1[1]
    SLICE_X75Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.205 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.205    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X75Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.319 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    67.319    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.433 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.349    68.782    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X82Y19         LUT4 (Prop_lut4_I0_O)        0.124    68.906 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10/O
                         net (fo=2, routed)           1.102    70.009    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10_n_0
    SLICE_X77Y19         LUT6 (Prop_lut6_I5_O)        0.124    70.133 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.717    70.850    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/outstanding_addr_req[1]_i_3_1
    SLICE_X85Y19         LUT6 (Prop_lut6_I2_O)        0.124    70.974 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_4/O
                         net (fo=6, routed)           3.252    74.226    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124    74.350 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_1/O
                         net (fo=5, routed)           1.496    75.846    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_instr_resp[gnt]
    SLICE_X62Y18         LUT3 (Prop_lut3_I2_O)        0.150    75.996 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___220/O
                         net (fo=30, routed)          2.632    78.628    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]_1[0]
    SLICE_X64Y21         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    65.413    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.513 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    66.024    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.115 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.542    67.658    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/clk
    SLICE_X64Y21         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[30]/C
                         clock pessimism              0.452    68.110    
                         clock uncertainty           -0.159    67.951    
    SLICE_X64Y21         FDCE (Setup_fdce_C_CE)      -0.429    67.522    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[30]
  -------------------------------------------------------------------
                         required time                         67.522    
                         arrival time                         -78.628    
  -------------------------------------------------------------------
                         slack                                -11.106    

Slack (VIOLATED) :        -11.106ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        76.322ns  (logic 10.734ns (14.064%)  route 65.588ns (85.936%))
  Logic Levels:           58  (CARRY4=10 LUT2=7 LUT3=7 LUT4=4 LUT5=8 LUT6=21 MUXF7=1)
  Clock Path Skew:        -0.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.991ns = ( 67.658 - 66.667 ) 
    Source Clock Delay      (SCD):    2.306ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.319    -0.398    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.274 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.576     0.303    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.404 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       1.902     2.306    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X66Y116        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDCE (Prop_fdce_C_Q)         0.518     2.824 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/Q
                         net (fo=62, routed)          0.987     3.811    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[4]
    SLICE_X81Y116        LUT6 (Prop_lut6_I5_O)        0.124     3.935 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__0/O
                         net (fo=2, routed)           0.643     4.578    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X81Y116        LUT4 (Prop_lut4_I1_O)        0.124     4.702 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.749     5.452    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X86Y116        LUT5 (Prop_lut5_I0_O)        0.124     5.576 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__1/O
                         net (fo=35, routed)          1.290     6.866    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X97Y102        LUT2 (Prop_lut2_I0_O)        0.124     6.990 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.809     9.798    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.124     9.922 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.927    10.849    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X65Y12         LUT6 (Prop_lut6_I5_O)        0.124    10.973 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.462    12.436    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X76Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.560 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.487    14.047    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y14         LUT2 (Prop_lut2_I0_O)        0.118    14.165 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.775    14.940    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X66Y14         LUT2 (Prop_lut2_I1_O)        0.326    15.266 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    15.266    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X66Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X66Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.896 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.896    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X66Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.013 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.013    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.130 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.409    17.539    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_10_0[0]
    SLICE_X85Y18         LUT6 (Prop_lut6_I1_O)        0.124    17.663 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           1.657    19.320    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X85Y17         LUT3 (Prop_lut3_I0_O)        0.124    19.444 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         0.959    20.403    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X73Y20         LUT3 (Prop_lut3_I1_O)        0.118    20.521 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.614    21.135    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X77Y20         LUT6 (Prop_lut6_I3_O)        0.326    21.461 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.486    23.947    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X79Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.332 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.402    26.734    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X82Y20         LUT6 (Prop_lut6_I4_O)        0.124    26.858 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           0.986    27.845    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X87Y21         LUT6 (Prop_lut6_I1_O)        0.124    27.969 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___220_i_5/O
                         net (fo=7, routed)           2.728    30.697    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X67Y18         LUT6 (Prop_lut6_I3_O)        0.124    30.821 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.810    33.630    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.124    33.754 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.708    37.462    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X55Y20         LUT5 (Prop_lut5_I0_O)        0.150    37.612 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_6/O
                         net (fo=1, routed)           1.097    38.709    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X51Y35         LUT6 (Prop_lut6_I5_O)        0.332    39.041 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_4/O
                         net (fo=1, routed)           0.945    39.986    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1_2
    SLICE_X49Y32         LUT6 (Prop_lut6_I4_O)        0.124    40.110 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3/O
                         net (fo=2, routed)           0.693    40.803    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3_n_0
    SLICE_X50Y26         LUT5 (Prop_lut5_I0_O)        0.124    40.927 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1/O
                         net (fo=12, routed)          0.955    41.883    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X44Y18         LUT6 (Prop_lut6_I4_O)        0.124    42.007 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14/O
                         net (fo=1, routed)           0.158    42.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.124    42.289 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8/O
                         net (fo=1, routed)           0.643    42.932    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I4_O)        0.124    43.056 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_2/O
                         net (fo=4, routed)           0.766    43.822    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_34
    SLICE_X52Y18         LUT2 (Prop_lut2_I0_O)        0.124    43.946 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___233/O
                         net (fo=48, routed)          1.163    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X51Y4          LUT4 (Prop_lut4_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.805    46.032    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I2_O)        0.326    46.358 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.788    47.147    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X51Y10         LUT5 (Prop_lut5_I0_O)        0.124    47.271 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.733    48.004    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X51Y10         LUT4 (Prop_lut4_I3_O)        0.124    48.128 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.533    49.661    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X56Y21         LUT5 (Prop_lut5_I3_O)        0.120    49.781 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___34_i_1/O
                         net (fo=14, routed)          0.840    50.621    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.355    50.976 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___31_i_4/O
                         net (fo=2, routed)           0.901    51.877    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/mtvec_q_reg[23]
    SLICE_X59Y25         LUT5 (Prop_lut5_I3_O)        0.326    52.203 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___27_i_4/O
                         net (fo=42, routed)          1.034    53.238    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/branch_in_ex_o_reg_1
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.150    53.388 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5/O
                         net (fo=27, routed)          1.199    54.587    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I3_O)        0.326    54.913 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4/O
                         net (fo=1, routed)           0.000    54.913    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4_n_0
    SLICE_X58Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    55.127 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q_reg[20]_i_2/O
                         net (fo=2, routed)           1.297    56.423    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[20]_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I0_O)        0.297    56.720 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[20]_i_1/O
                         net (fo=2, routed)           1.508    58.228    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[11]
    SLICE_X66Y20         LUT3 (Prop_lut3_I2_O)        0.124    58.352 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[20]_i_1/O
                         net (fo=4, routed)           0.659    59.012    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][20]
    SLICE_X65Y20         LUT2 (Prop_lut2_I0_O)        0.124    59.136 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    59.136    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/S[2]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    59.534 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    59.534    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.648 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.009    60.657    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X66Y19         LUT3 (Prop_lut3_I2_O)        0.124    60.781 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___220_i_8/O
                         net (fo=2, routed)           0.503    61.284    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X66Y19         LUT6 (Prop_lut6_I5_O)        0.124    61.408 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.532    62.940    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X85Y18         LUT3 (Prop_lut3_I0_O)        0.124    63.064 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_7/O
                         net (fo=73, routed)          1.462    64.526    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X68Y18         LUT5 (Prop_lut5_I3_O)        0.124    64.650 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[11]_i_2/O
                         net (fo=11, routed)          0.836    65.486    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[11]_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I4_O)        0.124    65.610 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_100/O
                         net (fo=6, routed)           1.088    66.698    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_1[1]
    SLICE_X75Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.205 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.205    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X75Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.319 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    67.319    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.433 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.349    68.782    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X82Y19         LUT4 (Prop_lut4_I0_O)        0.124    68.906 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10/O
                         net (fo=2, routed)           1.102    70.009    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10_n_0
    SLICE_X77Y19         LUT6 (Prop_lut6_I5_O)        0.124    70.133 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.717    70.850    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/outstanding_addr_req[1]_i_3_1
    SLICE_X85Y19         LUT6 (Prop_lut6_I2_O)        0.124    70.974 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_4/O
                         net (fo=6, routed)           3.252    74.226    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124    74.350 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_1/O
                         net (fo=5, routed)           1.496    75.846    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_instr_resp[gnt]
    SLICE_X62Y18         LUT3 (Prop_lut3_I2_O)        0.150    75.996 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___220/O
                         net (fo=30, routed)          2.632    78.628    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]_1[0]
    SLICE_X64Y21         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    65.413    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.513 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    66.024    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.115 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.542    67.658    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/clk
    SLICE_X64Y21         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]/C
                         clock pessimism              0.452    68.110    
                         clock uncertainty           -0.159    67.951    
    SLICE_X64Y21         FDCE (Setup_fdce_C_CE)      -0.429    67.522    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]
  -------------------------------------------------------------------
                         required time                         67.522    
                         arrival time                         -78.628    
  -------------------------------------------------------------------
                         slack                                -11.106    

Slack (VIOLATED) :        -11.028ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        76.246ns  (logic 10.734ns (14.078%)  route 65.512ns (85.922%))
  Logic Levels:           58  (CARRY4=10 LUT2=7 LUT3=7 LUT4=4 LUT5=8 LUT6=21 MUXF7=1)
  Clock Path Skew:        -0.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.992ns = ( 67.659 - 66.667 ) 
    Source Clock Delay      (SCD):    2.306ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.319    -0.398    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.274 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.576     0.303    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.404 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       1.902     2.306    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X66Y116        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDCE (Prop_fdce_C_Q)         0.518     2.824 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/Q
                         net (fo=62, routed)          0.987     3.811    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[4]
    SLICE_X81Y116        LUT6 (Prop_lut6_I5_O)        0.124     3.935 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__0/O
                         net (fo=2, routed)           0.643     4.578    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X81Y116        LUT4 (Prop_lut4_I1_O)        0.124     4.702 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.749     5.452    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X86Y116        LUT5 (Prop_lut5_I0_O)        0.124     5.576 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__1/O
                         net (fo=35, routed)          1.290     6.866    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X97Y102        LUT2 (Prop_lut2_I0_O)        0.124     6.990 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.809     9.798    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.124     9.922 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.927    10.849    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X65Y12         LUT6 (Prop_lut6_I5_O)        0.124    10.973 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.462    12.436    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X76Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.560 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.487    14.047    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y14         LUT2 (Prop_lut2_I0_O)        0.118    14.165 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.775    14.940    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X66Y14         LUT2 (Prop_lut2_I1_O)        0.326    15.266 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    15.266    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X66Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X66Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.896 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.896    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X66Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.013 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.013    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.130 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.409    17.539    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_10_0[0]
    SLICE_X85Y18         LUT6 (Prop_lut6_I1_O)        0.124    17.663 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           1.657    19.320    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X85Y17         LUT3 (Prop_lut3_I0_O)        0.124    19.444 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         0.959    20.403    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X73Y20         LUT3 (Prop_lut3_I1_O)        0.118    20.521 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.614    21.135    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X77Y20         LUT6 (Prop_lut6_I3_O)        0.326    21.461 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.486    23.947    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X79Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.332 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.402    26.734    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X82Y20         LUT6 (Prop_lut6_I4_O)        0.124    26.858 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           0.986    27.845    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X87Y21         LUT6 (Prop_lut6_I1_O)        0.124    27.969 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___220_i_5/O
                         net (fo=7, routed)           2.728    30.697    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X67Y18         LUT6 (Prop_lut6_I3_O)        0.124    30.821 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.810    33.630    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.124    33.754 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.708    37.462    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X55Y20         LUT5 (Prop_lut5_I0_O)        0.150    37.612 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_6/O
                         net (fo=1, routed)           1.097    38.709    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X51Y35         LUT6 (Prop_lut6_I5_O)        0.332    39.041 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_4/O
                         net (fo=1, routed)           0.945    39.986    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1_2
    SLICE_X49Y32         LUT6 (Prop_lut6_I4_O)        0.124    40.110 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3/O
                         net (fo=2, routed)           0.693    40.803    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3_n_0
    SLICE_X50Y26         LUT5 (Prop_lut5_I0_O)        0.124    40.927 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1/O
                         net (fo=12, routed)          0.955    41.883    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X44Y18         LUT6 (Prop_lut6_I4_O)        0.124    42.007 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14/O
                         net (fo=1, routed)           0.158    42.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.124    42.289 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8/O
                         net (fo=1, routed)           0.643    42.932    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I4_O)        0.124    43.056 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_2/O
                         net (fo=4, routed)           0.766    43.822    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_34
    SLICE_X52Y18         LUT2 (Prop_lut2_I0_O)        0.124    43.946 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___233/O
                         net (fo=48, routed)          1.163    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X51Y4          LUT4 (Prop_lut4_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.805    46.032    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I2_O)        0.326    46.358 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.788    47.147    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X51Y10         LUT5 (Prop_lut5_I0_O)        0.124    47.271 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.733    48.004    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X51Y10         LUT4 (Prop_lut4_I3_O)        0.124    48.128 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.533    49.661    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X56Y21         LUT5 (Prop_lut5_I3_O)        0.120    49.781 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___34_i_1/O
                         net (fo=14, routed)          0.840    50.621    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.355    50.976 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___31_i_4/O
                         net (fo=2, routed)           0.901    51.877    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/mtvec_q_reg[23]
    SLICE_X59Y25         LUT5 (Prop_lut5_I3_O)        0.326    52.203 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___27_i_4/O
                         net (fo=42, routed)          1.034    53.238    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/branch_in_ex_o_reg_1
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.150    53.388 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5/O
                         net (fo=27, routed)          1.199    54.587    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I3_O)        0.326    54.913 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4/O
                         net (fo=1, routed)           0.000    54.913    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4_n_0
    SLICE_X58Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    55.127 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q_reg[20]_i_2/O
                         net (fo=2, routed)           1.297    56.423    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[20]_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I0_O)        0.297    56.720 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[20]_i_1/O
                         net (fo=2, routed)           1.508    58.228    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[11]
    SLICE_X66Y20         LUT3 (Prop_lut3_I2_O)        0.124    58.352 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[20]_i_1/O
                         net (fo=4, routed)           0.659    59.012    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][20]
    SLICE_X65Y20         LUT2 (Prop_lut2_I0_O)        0.124    59.136 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    59.136    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/S[2]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    59.534 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    59.534    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.648 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.009    60.657    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X66Y19         LUT3 (Prop_lut3_I2_O)        0.124    60.781 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___220_i_8/O
                         net (fo=2, routed)           0.503    61.284    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X66Y19         LUT6 (Prop_lut6_I5_O)        0.124    61.408 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.532    62.940    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X85Y18         LUT3 (Prop_lut3_I0_O)        0.124    63.064 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_7/O
                         net (fo=73, routed)          1.462    64.526    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X68Y18         LUT5 (Prop_lut5_I3_O)        0.124    64.650 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[11]_i_2/O
                         net (fo=11, routed)          0.836    65.486    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[11]_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I4_O)        0.124    65.610 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_100/O
                         net (fo=6, routed)           1.088    66.698    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_1[1]
    SLICE_X75Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.205 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.205    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X75Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.319 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    67.319    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.433 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.349    68.782    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X82Y19         LUT4 (Prop_lut4_I0_O)        0.124    68.906 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10/O
                         net (fo=2, routed)           1.102    70.009    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10_n_0
    SLICE_X77Y19         LUT6 (Prop_lut6_I5_O)        0.124    70.133 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.717    70.850    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/outstanding_addr_req[1]_i_3_1
    SLICE_X85Y19         LUT6 (Prop_lut6_I2_O)        0.124    70.974 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_4/O
                         net (fo=6, routed)           3.252    74.226    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124    74.350 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_1/O
                         net (fo=5, routed)           1.496    75.846    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_instr_resp[gnt]
    SLICE_X62Y18         LUT3 (Prop_lut3_I2_O)        0.150    75.996 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___220/O
                         net (fo=30, routed)          2.556    78.551    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]_1[0]
    SLICE_X65Y19         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    65.413    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.513 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    66.024    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.115 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.543    67.659    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/clk
    SLICE_X65Y19         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[19]/C
                         clock pessimism              0.452    68.111    
                         clock uncertainty           -0.159    67.952    
    SLICE_X65Y19         FDCE (Setup_fdce_C_CE)      -0.429    67.523    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         67.523    
                         arrival time                         -78.551    
  -------------------------------------------------------------------
                         slack                                -11.028    

Slack (VIOLATED) :        -11.028ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        76.246ns  (logic 10.734ns (14.078%)  route 65.512ns (85.922%))
  Logic Levels:           58  (CARRY4=10 LUT2=7 LUT3=7 LUT4=4 LUT5=8 LUT6=21 MUXF7=1)
  Clock Path Skew:        -0.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.992ns = ( 67.659 - 66.667 ) 
    Source Clock Delay      (SCD):    2.306ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.319    -0.398    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.274 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.576     0.303    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.404 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       1.902     2.306    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X66Y116        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDCE (Prop_fdce_C_Q)         0.518     2.824 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/Q
                         net (fo=62, routed)          0.987     3.811    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[4]
    SLICE_X81Y116        LUT6 (Prop_lut6_I5_O)        0.124     3.935 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__0/O
                         net (fo=2, routed)           0.643     4.578    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X81Y116        LUT4 (Prop_lut4_I1_O)        0.124     4.702 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.749     5.452    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X86Y116        LUT5 (Prop_lut5_I0_O)        0.124     5.576 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__1/O
                         net (fo=35, routed)          1.290     6.866    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X97Y102        LUT2 (Prop_lut2_I0_O)        0.124     6.990 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.809     9.798    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.124     9.922 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.927    10.849    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X65Y12         LUT6 (Prop_lut6_I5_O)        0.124    10.973 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.462    12.436    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X76Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.560 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.487    14.047    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y14         LUT2 (Prop_lut2_I0_O)        0.118    14.165 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.775    14.940    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X66Y14         LUT2 (Prop_lut2_I1_O)        0.326    15.266 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    15.266    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X66Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X66Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.896 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.896    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X66Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.013 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.013    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.130 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.409    17.539    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_10_0[0]
    SLICE_X85Y18         LUT6 (Prop_lut6_I1_O)        0.124    17.663 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           1.657    19.320    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X85Y17         LUT3 (Prop_lut3_I0_O)        0.124    19.444 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         0.959    20.403    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X73Y20         LUT3 (Prop_lut3_I1_O)        0.118    20.521 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.614    21.135    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X77Y20         LUT6 (Prop_lut6_I3_O)        0.326    21.461 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.486    23.947    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X79Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.332 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.402    26.734    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X82Y20         LUT6 (Prop_lut6_I4_O)        0.124    26.858 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           0.986    27.845    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X87Y21         LUT6 (Prop_lut6_I1_O)        0.124    27.969 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___220_i_5/O
                         net (fo=7, routed)           2.728    30.697    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X67Y18         LUT6 (Prop_lut6_I3_O)        0.124    30.821 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.810    33.630    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.124    33.754 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.708    37.462    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X55Y20         LUT5 (Prop_lut5_I0_O)        0.150    37.612 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_6/O
                         net (fo=1, routed)           1.097    38.709    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X51Y35         LUT6 (Prop_lut6_I5_O)        0.332    39.041 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_4/O
                         net (fo=1, routed)           0.945    39.986    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1_2
    SLICE_X49Y32         LUT6 (Prop_lut6_I4_O)        0.124    40.110 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3/O
                         net (fo=2, routed)           0.693    40.803    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3_n_0
    SLICE_X50Y26         LUT5 (Prop_lut5_I0_O)        0.124    40.927 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1/O
                         net (fo=12, routed)          0.955    41.883    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X44Y18         LUT6 (Prop_lut6_I4_O)        0.124    42.007 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14/O
                         net (fo=1, routed)           0.158    42.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.124    42.289 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8/O
                         net (fo=1, routed)           0.643    42.932    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I4_O)        0.124    43.056 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_2/O
                         net (fo=4, routed)           0.766    43.822    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_34
    SLICE_X52Y18         LUT2 (Prop_lut2_I0_O)        0.124    43.946 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___233/O
                         net (fo=48, routed)          1.163    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X51Y4          LUT4 (Prop_lut4_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.805    46.032    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I2_O)        0.326    46.358 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.788    47.147    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X51Y10         LUT5 (Prop_lut5_I0_O)        0.124    47.271 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.733    48.004    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X51Y10         LUT4 (Prop_lut4_I3_O)        0.124    48.128 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.533    49.661    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X56Y21         LUT5 (Prop_lut5_I3_O)        0.120    49.781 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___34_i_1/O
                         net (fo=14, routed)          0.840    50.621    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.355    50.976 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___31_i_4/O
                         net (fo=2, routed)           0.901    51.877    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/mtvec_q_reg[23]
    SLICE_X59Y25         LUT5 (Prop_lut5_I3_O)        0.326    52.203 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___27_i_4/O
                         net (fo=42, routed)          1.034    53.238    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/branch_in_ex_o_reg_1
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.150    53.388 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5/O
                         net (fo=27, routed)          1.199    54.587    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I3_O)        0.326    54.913 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4/O
                         net (fo=1, routed)           0.000    54.913    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4_n_0
    SLICE_X58Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    55.127 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q_reg[20]_i_2/O
                         net (fo=2, routed)           1.297    56.423    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[20]_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I0_O)        0.297    56.720 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[20]_i_1/O
                         net (fo=2, routed)           1.508    58.228    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[11]
    SLICE_X66Y20         LUT3 (Prop_lut3_I2_O)        0.124    58.352 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[20]_i_1/O
                         net (fo=4, routed)           0.659    59.012    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][20]
    SLICE_X65Y20         LUT2 (Prop_lut2_I0_O)        0.124    59.136 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    59.136    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/S[2]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    59.534 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    59.534    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.648 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.009    60.657    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X66Y19         LUT3 (Prop_lut3_I2_O)        0.124    60.781 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___220_i_8/O
                         net (fo=2, routed)           0.503    61.284    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X66Y19         LUT6 (Prop_lut6_I5_O)        0.124    61.408 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.532    62.940    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X85Y18         LUT3 (Prop_lut3_I0_O)        0.124    63.064 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_7/O
                         net (fo=73, routed)          1.462    64.526    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X68Y18         LUT5 (Prop_lut5_I3_O)        0.124    64.650 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[11]_i_2/O
                         net (fo=11, routed)          0.836    65.486    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[11]_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I4_O)        0.124    65.610 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_100/O
                         net (fo=6, routed)           1.088    66.698    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_1[1]
    SLICE_X75Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.205 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.205    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X75Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.319 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    67.319    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.433 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.349    68.782    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X82Y19         LUT4 (Prop_lut4_I0_O)        0.124    68.906 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10/O
                         net (fo=2, routed)           1.102    70.009    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10_n_0
    SLICE_X77Y19         LUT6 (Prop_lut6_I5_O)        0.124    70.133 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.717    70.850    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/outstanding_addr_req[1]_i_3_1
    SLICE_X85Y19         LUT6 (Prop_lut6_I2_O)        0.124    70.974 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_4/O
                         net (fo=6, routed)           3.252    74.226    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124    74.350 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_1/O
                         net (fo=5, routed)           1.496    75.846    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_instr_resp[gnt]
    SLICE_X62Y18         LUT3 (Prop_lut3_I2_O)        0.150    75.996 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___220/O
                         net (fo=30, routed)          2.556    78.551    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]_1[0]
    SLICE_X65Y19         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    65.413    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.513 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    66.024    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.115 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.543    67.659    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/clk
    SLICE_X65Y19         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[22]/C
                         clock pessimism              0.452    68.111    
                         clock uncertainty           -0.159    67.952    
    SLICE_X65Y19         FDCE (Setup_fdce_C_CE)      -0.429    67.523    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[22]
  -------------------------------------------------------------------
                         required time                         67.523    
                         arrival time                         -78.551    
  -------------------------------------------------------------------
                         slack                                -11.028    

Slack (VIOLATED) :        -11.028ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        76.246ns  (logic 10.734ns (14.078%)  route 65.512ns (85.922%))
  Logic Levels:           58  (CARRY4=10 LUT2=7 LUT3=7 LUT4=4 LUT5=8 LUT6=21 MUXF7=1)
  Clock Path Skew:        -0.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.992ns = ( 67.659 - 66.667 ) 
    Source Clock Delay      (SCD):    2.306ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.319    -0.398    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.274 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.576     0.303    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.404 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       1.902     2.306    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X66Y116        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDCE (Prop_fdce_C_Q)         0.518     2.824 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/Q
                         net (fo=62, routed)          0.987     3.811    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[4]
    SLICE_X81Y116        LUT6 (Prop_lut6_I5_O)        0.124     3.935 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__0/O
                         net (fo=2, routed)           0.643     4.578    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X81Y116        LUT4 (Prop_lut4_I1_O)        0.124     4.702 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.749     5.452    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X86Y116        LUT5 (Prop_lut5_I0_O)        0.124     5.576 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__1/O
                         net (fo=35, routed)          1.290     6.866    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X97Y102        LUT2 (Prop_lut2_I0_O)        0.124     6.990 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.809     9.798    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.124     9.922 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.927    10.849    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X65Y12         LUT6 (Prop_lut6_I5_O)        0.124    10.973 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.462    12.436    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X76Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.560 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.487    14.047    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y14         LUT2 (Prop_lut2_I0_O)        0.118    14.165 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.775    14.940    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X66Y14         LUT2 (Prop_lut2_I1_O)        0.326    15.266 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    15.266    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X66Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X66Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.896 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.896    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X66Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.013 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.013    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.130 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.409    17.539    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_10_0[0]
    SLICE_X85Y18         LUT6 (Prop_lut6_I1_O)        0.124    17.663 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           1.657    19.320    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X85Y17         LUT3 (Prop_lut3_I0_O)        0.124    19.444 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         0.959    20.403    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X73Y20         LUT3 (Prop_lut3_I1_O)        0.118    20.521 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.614    21.135    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X77Y20         LUT6 (Prop_lut6_I3_O)        0.326    21.461 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.486    23.947    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X79Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.332 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.402    26.734    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X82Y20         LUT6 (Prop_lut6_I4_O)        0.124    26.858 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           0.986    27.845    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X87Y21         LUT6 (Prop_lut6_I1_O)        0.124    27.969 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___220_i_5/O
                         net (fo=7, routed)           2.728    30.697    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X67Y18         LUT6 (Prop_lut6_I3_O)        0.124    30.821 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.810    33.630    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.124    33.754 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.708    37.462    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X55Y20         LUT5 (Prop_lut5_I0_O)        0.150    37.612 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_6/O
                         net (fo=1, routed)           1.097    38.709    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X51Y35         LUT6 (Prop_lut6_I5_O)        0.332    39.041 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_4/O
                         net (fo=1, routed)           0.945    39.986    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1_2
    SLICE_X49Y32         LUT6 (Prop_lut6_I4_O)        0.124    40.110 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3/O
                         net (fo=2, routed)           0.693    40.803    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3_n_0
    SLICE_X50Y26         LUT5 (Prop_lut5_I0_O)        0.124    40.927 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1/O
                         net (fo=12, routed)          0.955    41.883    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X44Y18         LUT6 (Prop_lut6_I4_O)        0.124    42.007 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14/O
                         net (fo=1, routed)           0.158    42.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.124    42.289 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8/O
                         net (fo=1, routed)           0.643    42.932    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I4_O)        0.124    43.056 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_2/O
                         net (fo=4, routed)           0.766    43.822    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_34
    SLICE_X52Y18         LUT2 (Prop_lut2_I0_O)        0.124    43.946 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___233/O
                         net (fo=48, routed)          1.163    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X51Y4          LUT4 (Prop_lut4_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.805    46.032    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I2_O)        0.326    46.358 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.788    47.147    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X51Y10         LUT5 (Prop_lut5_I0_O)        0.124    47.271 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.733    48.004    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X51Y10         LUT4 (Prop_lut4_I3_O)        0.124    48.128 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.533    49.661    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X56Y21         LUT5 (Prop_lut5_I3_O)        0.120    49.781 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___34_i_1/O
                         net (fo=14, routed)          0.840    50.621    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.355    50.976 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___31_i_4/O
                         net (fo=2, routed)           0.901    51.877    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/mtvec_q_reg[23]
    SLICE_X59Y25         LUT5 (Prop_lut5_I3_O)        0.326    52.203 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___27_i_4/O
                         net (fo=42, routed)          1.034    53.238    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/branch_in_ex_o_reg_1
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.150    53.388 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5/O
                         net (fo=27, routed)          1.199    54.587    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I3_O)        0.326    54.913 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4/O
                         net (fo=1, routed)           0.000    54.913    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4_n_0
    SLICE_X58Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    55.127 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q_reg[20]_i_2/O
                         net (fo=2, routed)           1.297    56.423    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[20]_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I0_O)        0.297    56.720 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[20]_i_1/O
                         net (fo=2, routed)           1.508    58.228    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[11]
    SLICE_X66Y20         LUT3 (Prop_lut3_I2_O)        0.124    58.352 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[20]_i_1/O
                         net (fo=4, routed)           0.659    59.012    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][20]
    SLICE_X65Y20         LUT2 (Prop_lut2_I0_O)        0.124    59.136 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    59.136    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/S[2]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    59.534 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    59.534    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.648 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.009    60.657    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X66Y19         LUT3 (Prop_lut3_I2_O)        0.124    60.781 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___220_i_8/O
                         net (fo=2, routed)           0.503    61.284    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X66Y19         LUT6 (Prop_lut6_I5_O)        0.124    61.408 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.532    62.940    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X85Y18         LUT3 (Prop_lut3_I0_O)        0.124    63.064 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_7/O
                         net (fo=73, routed)          1.462    64.526    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X68Y18         LUT5 (Prop_lut5_I3_O)        0.124    64.650 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[11]_i_2/O
                         net (fo=11, routed)          0.836    65.486    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[11]_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I4_O)        0.124    65.610 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_100/O
                         net (fo=6, routed)           1.088    66.698    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_1[1]
    SLICE_X75Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.205 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.205    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X75Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.319 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    67.319    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.433 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.349    68.782    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X82Y19         LUT4 (Prop_lut4_I0_O)        0.124    68.906 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10/O
                         net (fo=2, routed)           1.102    70.009    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10_n_0
    SLICE_X77Y19         LUT6 (Prop_lut6_I5_O)        0.124    70.133 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.717    70.850    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/outstanding_addr_req[1]_i_3_1
    SLICE_X85Y19         LUT6 (Prop_lut6_I2_O)        0.124    70.974 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_4/O
                         net (fo=6, routed)           3.252    74.226    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124    74.350 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_1/O
                         net (fo=5, routed)           1.496    75.846    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_instr_resp[gnt]
    SLICE_X62Y18         LUT3 (Prop_lut3_I2_O)        0.150    75.996 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___220/O
                         net (fo=30, routed)          2.556    78.551    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]_1[0]
    SLICE_X65Y19         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    65.413    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.513 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    66.024    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.115 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.543    67.659    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/clk
    SLICE_X65Y19         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[23]/C
                         clock pessimism              0.452    68.111    
                         clock uncertainty           -0.159    67.952    
    SLICE_X65Y19         FDCE (Setup_fdce_C_CE)      -0.429    67.523    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[23]
  -------------------------------------------------------------------
                         required time                         67.523    
                         arrival time                         -78.551    
  -------------------------------------------------------------------
                         slack                                -11.028    

Slack (VIOLATED) :        -11.028ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        76.246ns  (logic 10.734ns (14.078%)  route 65.512ns (85.922%))
  Logic Levels:           58  (CARRY4=10 LUT2=7 LUT3=7 LUT4=4 LUT5=8 LUT6=21 MUXF7=1)
  Clock Path Skew:        -0.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.992ns = ( 67.659 - 66.667 ) 
    Source Clock Delay      (SCD):    2.306ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.319    -0.398    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.274 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.576     0.303    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.404 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       1.902     2.306    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X66Y116        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDCE (Prop_fdce_C_Q)         0.518     2.824 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[4]/Q
                         net (fo=62, routed)          0.987     3.811    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[4]
    SLICE_X81Y116        LUT6 (Prop_lut6_I5_O)        0.124     3.935 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__0/O
                         net (fo=2, routed)           0.643     4.578    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X81Y116        LUT4 (Prop_lut4_I1_O)        0.124     4.702 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.749     5.452    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X86Y116        LUT5 (Prop_lut5_I0_O)        0.124     5.576 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__1/O
                         net (fo=35, routed)          1.290     6.866    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X97Y102        LUT2 (Prop_lut2_I0_O)        0.124     6.990 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.809     9.798    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X77Y12         LUT6 (Prop_lut6_I4_O)        0.124     9.922 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.927    10.849    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X65Y12         LUT6 (Prop_lut6_I5_O)        0.124    10.973 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.462    12.436    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X76Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.560 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.487    14.047    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y14         LUT2 (Prop_lut2_I0_O)        0.118    14.165 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.775    14.940    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X66Y14         LUT2 (Prop_lut2_I1_O)        0.326    15.266 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    15.266    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X66Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.779 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.779    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X66Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.896 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.896    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X66Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.013 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.013    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.130 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.409    17.539    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_10_0[0]
    SLICE_X85Y18         LUT6 (Prop_lut6_I1_O)        0.124    17.663 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           1.657    19.320    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X85Y17         LUT3 (Prop_lut3_I0_O)        0.124    19.444 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         0.959    20.403    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X73Y20         LUT3 (Prop_lut3_I1_O)        0.118    20.521 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.614    21.135    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X77Y20         LUT6 (Prop_lut6_I3_O)        0.326    21.461 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.486    23.947    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X79Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.332 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.402    26.734    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X82Y20         LUT6 (Prop_lut6_I4_O)        0.124    26.858 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           0.986    27.845    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X87Y21         LUT6 (Prop_lut6_I1_O)        0.124    27.969 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___220_i_5/O
                         net (fo=7, routed)           2.728    30.697    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X67Y18         LUT6 (Prop_lut6_I3_O)        0.124    30.821 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.810    33.630    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.124    33.754 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.708    37.462    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X55Y20         LUT5 (Prop_lut5_I0_O)        0.150    37.612 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_6/O
                         net (fo=1, routed)           1.097    38.709    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X51Y35         LUT6 (Prop_lut6_I5_O)        0.332    39.041 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___85_i_4/O
                         net (fo=1, routed)           0.945    39.986    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1_2
    SLICE_X49Y32         LUT6 (Prop_lut6_I4_O)        0.124    40.110 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3/O
                         net (fo=2, routed)           0.693    40.803    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___85_i_3_n_0
    SLICE_X50Y26         LUT5 (Prop_lut5_I0_O)        0.124    40.927 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___282_i_1/O
                         net (fo=12, routed)          0.955    41.883    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X44Y18         LUT6 (Prop_lut6_I4_O)        0.124    42.007 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14/O
                         net (fo=1, routed)           0.158    42.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_14_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.124    42.289 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8/O
                         net (fo=1, routed)           0.643    42.932    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_8_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I4_O)        0.124    43.056 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___33_i_2/O
                         net (fo=4, routed)           0.766    43.822    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_34
    SLICE_X52Y18         LUT2 (Prop_lut2_I0_O)        0.124    43.946 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___233/O
                         net (fo=48, routed)          1.163    45.110    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/instr_q_reg[31]_0
    SLICE_X51Y4          LUT4 (Prop_lut4_I0_O)        0.118    45.228 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.805    46.032    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I2_O)        0.326    46.358 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.788    47.147    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X51Y10         LUT5 (Prop_lut5_I0_O)        0.124    47.271 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.733    48.004    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X51Y10         LUT4 (Prop_lut4_I3_O)        0.124    48.128 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.533    49.661    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X56Y21         LUT5 (Prop_lut5_I3_O)        0.120    49.781 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___34_i_1/O
                         net (fo=14, routed)          0.840    50.621    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.355    50.976 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___31_i_4/O
                         net (fo=2, routed)           0.901    51.877    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/mtvec_q_reg[23]
    SLICE_X59Y25         LUT5 (Prop_lut5_I3_O)        0.326    52.203 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___27_i_4/O
                         net (fo=42, routed)          1.034    53.238    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/branch_in_ex_o_reg_1
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.150    53.388 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5/O
                         net (fo=27, routed)          1.199    54.587    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[31]_i_5_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I3_O)        0.326    54.913 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4/O
                         net (fo=1, routed)           0.000    54.913    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q[20]_i_4_n_0
    SLICE_X58Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    55.127 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/trans_addr_q_reg[20]_i_2/O
                         net (fo=2, routed)           1.297    56.423    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q_reg[20]_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I0_O)        0.297    56.720 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[20]_i_1/O
                         net (fo=2, routed)           1.508    58.228    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[11]
    SLICE_X66Y20         LUT3 (Prop_lut3_I2_O)        0.124    58.352 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[20]_i_1/O
                         net (fo=4, routed)           0.659    59.012    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][20]
    SLICE_X65Y20         LUT2 (Prop_lut2_I0_O)        0.124    59.136 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    59.136    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/S[2]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    59.534 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    59.534    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.648 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.009    60.657    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X66Y19         LUT3 (Prop_lut3_I2_O)        0.124    60.781 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___220_i_8/O
                         net (fo=2, routed)           0.503    61.284    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X66Y19         LUT6 (Prop_lut6_I5_O)        0.124    61.408 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.532    62.940    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X85Y18         LUT3 (Prop_lut3_I0_O)        0.124    63.064 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_7/O
                         net (fo=73, routed)          1.462    64.526    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X68Y18         LUT5 (Prop_lut5_I3_O)        0.124    64.650 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[11]_i_2/O
                         net (fo=11, routed)          0.836    65.486    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[11]_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I4_O)        0.124    65.610 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_100/O
                         net (fo=6, routed)           1.088    66.698    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_1[1]
    SLICE_X75Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    67.205 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.205    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_39_n_0
    SLICE_X75Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.319 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    67.319    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.433 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.349    68.782    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X82Y19         LUT4 (Prop_lut4_I0_O)        0.124    68.906 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10/O
                         net (fo=2, routed)           1.102    70.009    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_10_n_0
    SLICE_X77Y19         LUT6 (Prop_lut6_I5_O)        0.124    70.133 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           0.717    70.850    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/outstanding_addr_req[1]_i_3_1
    SLICE_X85Y19         LUT6 (Prop_lut6_I2_O)        0.124    70.974 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_4/O
                         net (fo=6, routed)           3.252    74.226    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124    74.350 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___220_i_1/O
                         net (fo=5, routed)           1.496    75.846    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_instr_resp[gnt]
    SLICE_X62Y18         LUT3 (Prop_lut3_I2_O)        0.150    75.996 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___220/O
                         net (fo=30, routed)          2.556    78.551    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]_1[0]
    SLICE_X65Y19         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    65.413    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.513 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    66.024    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.115 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.543    67.659    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/clk
    SLICE_X65Y19         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[3]/C
                         clock pessimism              0.452    68.111    
                         clock uncertainty           -0.159    67.952    
    SLICE_X65Y19         FDCE (Setup_fdce_C_CE)      -0.429    67.523    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         67.523    
                         arrival time                         -78.551    
  -------------------------------------------------------------------
                         slack                                -11.028    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/gen_input_pipeline[0].inp_pipe_rnd_mode_q_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_ctrl/fdsu_rm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.364%)  route 0.143ns (46.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.596    -0.636    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/clk_out1_0
    SLICE_X12Y6          FDCE                                         r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/gen_input_pipeline[0].inp_pipe_rnd_mode_q_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.472 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/gen_input_pipeline[0].inp_pipe_rnd_mode_q_reg[1][1]/Q
                         net (fo=2, routed)           0.143    -0.328    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_ctrl/fdsu_rm_reg[2]_0[1]
    SLICE_X10Y6          FDRE                                         r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_ctrl/fdsu_rm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.865    -0.875    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_ctrl/clk_out1_0
    SLICE_X10Y6          FDRE                                         r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_ctrl/fdsu_rm_reg[1]/C
                         clock pessimism              0.275    -0.600    
                         clock uncertainty            0.159    -0.440    
    SLICE_X10Y6          FDRE (Hold_fdre_C_D)         0.063    -0.377    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_ctrl/fdsu_rm_reg[1]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[11].i_sync_gpio_input/i_sync/reg_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[11].i_sync_gpio_input/serial_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.227ns (65.762%)  route 0.118ns (34.238%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.546ns
    Source Clock Delay      (SCD):    0.429ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.794    -0.437    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.392 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.214    -0.178    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.152 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       0.581     0.429    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[11].i_sync_gpio_input/i_sync/clk_cg
    SLICE_X60Y54         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[11].i_sync_gpio_input/i_sync/reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDCE (Prop_fdce_C_Q)         0.128     0.557 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[11].i_sync_gpio_input/i_sync/reg_q_reg[1]/Q
                         net (fo=4, routed)           0.118     0.675    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_0_mode_11/serial_q_reg[0]
    SLICE_X62Y53         LUT5 (Prop_lut5_I0_O)        0.099     0.774 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_0_mode_11/serial_q_i_1__42/O
                         net (fo=1, routed)           0.000     0.774    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[11].i_sync_gpio_input/serial_q_reg_1
    SLICE_X62Y53         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[11].i_sync_gpio_input/serial_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.238    -0.333    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.304 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       0.850     0.546    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[11].i_sync_gpio_input/clk_cg
    SLICE_X62Y53         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[11].i_sync_gpio_input/serial_q_reg/C
                         clock pessimism             -0.101     0.445    
                         clock uncertainty            0.159     0.605    
    SLICE_X62Y53         FDCE (Hold_fdce_C_D)         0.120     0.725    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[11].i_sync_gpio_input/serial_q_reg
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_rx/baud_div_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_rx/tick_baud_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.632    -0.600    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_rx/clk_out1_0
    SLICE_X112Y22        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_rx/baud_div_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y22        FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_rx/baud_div_q_reg[1]/Q
                         net (fo=4, routed)           0.105    -0.330    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_rx/baud_div_q_reg_n_0_[1]
    SLICE_X113Y22        LUT6 (Prop_lut6_I5_O)        0.045    -0.285 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_rx/tick_baud_q_i_1__0/O
                         net (fo=1, routed)           0.000    -0.285    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_rx/tick_baud_d
    SLICE_X113Y22        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_rx/tick_baud_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.900    -0.840    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_rx/clk_out1_0
    SLICE_X113Y22        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_rx/tick_baud_q_reg/C
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.159    -0.427    
    SLICE_X113Y22        FDCE (Hold_fdce_C_D)         0.091    -0.336    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/uart_rx/tick_baud_q_reg
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_enable_rx_watermark/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_watermark/gen_flop_intr_output.intr_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.776%)  route 0.154ns (45.224%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.631    -0.601    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_enable_rx_watermark/clk_out1_0
    SLICE_X109Y27        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_enable_rx_watermark/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y27        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_enable_rx_watermark/q_reg[0]/Q
                         net (fo=2, routed)           0.154    -0.306    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_state_rx_watermark/reg2hw[intr_enable][rx_watermark][q]
    SLICE_X111Y28        LUT2 (Prop_lut2_I1_O)        0.045    -0.261 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_state_rx_watermark/gen_flop_intr_output.intr_o[0]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.261    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_watermark/intr_o0_0
    SLICE_X111Y28        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_watermark/gen_flop_intr_output.intr_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.901    -0.839    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_watermark/clk_out1_0
    SLICE_X111Y28        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_watermark/gen_flop_intr_output.intr_o_reg[0]/C
                         clock pessimism              0.275    -0.564    
                         clock uncertainty            0.159    -0.404    
    SLICE_X111Y28        FDCE (Hold_fdce_C_D)         0.092    -0.312    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_watermark/gen_flop_intr_output.intr_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_intrpt_lvl_low_en_intrpt_lvl_low_en_25/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_intrpt_lvl_low_status_intrpt_lvl_low_status_25/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.002%)  route 0.128ns (37.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.546ns
    Source Clock Delay      (SCD):    0.429ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.794    -0.437    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.392 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.214    -0.178    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.152 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       0.581     0.429    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_intrpt_lvl_low_en_intrpt_lvl_low_en_25/clk_cg
    SLICE_X62Y54         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_intrpt_lvl_low_en_intrpt_lvl_low_en_25/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDCE (Prop_fdce_C_Q)         0.164     0.593 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_intrpt_lvl_low_en_intrpt_lvl_low_en_25/q_reg[0]/Q
                         net (fo=3, routed)           0.128     0.721    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/s_reg2hw[intrpt_lvl_low_en][25][q]
    SLICE_X65Y54         LUT6 (Prop_lut6_I1_O)        0.045     0.766 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/u_intrpt_lvl_low_status_intrpt_lvl_low_status_25/q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.766    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_intrpt_lvl_low_status_intrpt_lvl_low_status_25/q_reg[0]_1
    SLICE_X65Y54         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_intrpt_lvl_low_status_intrpt_lvl_low_status_25/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.238    -0.333    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.304 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       0.850     0.546    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_intrpt_lvl_low_status_intrpt_lvl_low_status_25/clk_cg
    SLICE_X65Y54         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_intrpt_lvl_low_status_intrpt_lvl_low_status_25/q_reg[0]/C
                         clock pessimism             -0.082     0.464    
                         clock uncertainty            0.159     0.624    
    SLICE_X65Y54         FDCE (Hold_fdce_C_D)         0.091     0.715    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_intrpt_lvl_low_status_intrpt_lvl_low_status_25/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           0.766    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_minus_30_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_30_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.548%)  route 0.161ns (46.452%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.623    -0.609    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/clk_out1_0
    SLICE_X1Y10          FDRE                                         r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_minus_30_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_minus_30_reg[24]/Q
                         net (fo=4, routed)           0.161    -0.306    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/p_1_in3_in[25]
    SLICE_X2Y10          LUT5 (Prop_lut5_I2_O)        0.045    -0.261 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_30[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_30_next[24]
    SLICE_X2Y10          FDRE                                         r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_30_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.893    -0.847    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/clk_out1_0
    SLICE_X2Y10          FDRE                                         r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_30_reg[24]/C
                         clock pessimism              0.254    -0.593    
                         clock uncertainty            0.159    -0.433    
    SLICE_X2Y10          FDRE (Hold_fdre_C_D)         0.120    -0.313    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/i_divsqrt_thead/x_pa_fdsu_srt/total_qt_rt_30_reg[24]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.080%)  route 0.128ns (43.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.596    -0.635    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/clk_out1_0
    SLICE_X90Y78         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y78         FDCE (Prop_fdce_C_Q)         0.164    -0.471 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[17]/Q
                         net (fo=2, routed)           0.128    -0.343    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q[17]
    SLICE_X91Y76         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.861    -0.879    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/clk_out1_0
    SLICE_X91Y76         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[17]/C
                         clock pessimism              0.254    -0.624    
                         clock uncertainty            0.159    -0.465    
    SLICE_X91Y76         FDCE (Hold_fdce_C_D)         0.070    -0.395    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/rx_cdc_i/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/u_i2c_fsm/FSM_onehot_state_q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/u_i2c_fsm/FSM_onehot_state_q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.098%)  route 0.134ns (44.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.605ns
    Source Clock Delay      (SCD):    0.485ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.794    -0.437    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.392 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.214    -0.178    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.152 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       0.637     0.485    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/u_i2c_fsm/clk_cg
    SLICE_X112Y57        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/u_i2c_fsm/FSM_onehot_state_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y57        FDCE (Prop_fdce_C_Q)         0.164     0.649 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/u_i2c_fsm/FSM_onehot_state_q_reg[13]/Q
                         net (fo=5, routed)           0.134     0.783    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/u_i2c_fsm/FSM_onehot_state_q_reg_n_0_[13]
    SLICE_X111Y58        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/u_i2c_fsm/FSM_onehot_state_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.238    -0.333    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.304 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       0.909     0.605    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/u_i2c_fsm/clk_cg
    SLICE_X111Y58        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/u_i2c_fsm/FSM_onehot_state_q_reg[14]/C
                         clock pessimism             -0.104     0.501    
                         clock uncertainty            0.159     0.661    
    SLICE_X111Y58        FDCE (Hold_fdce_C_D)         0.070     0.731    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/u_i2c_fsm/FSM_onehot_state_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_low_en_intrpt_lvl_low_en_0/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_low_status_intrpt_lvl_low_status_0/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.752%)  route 0.159ns (43.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.612    -0.620    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_low_en_intrpt_lvl_low_en_0/clk_out1_0
    SLICE_X104Y38        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_low_en_intrpt_lvl_low_en_0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y38        FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_low_en_intrpt_lvl_low_en_0/q_reg[0]/Q
                         net (fo=3, routed)           0.159    -0.296    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/s_reg2hw[intrpt_lvl_low_en][0][q]
    SLICE_X102Y37        LUT6 (Prop_lut6_I1_O)        0.045    -0.251 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/u_intrpt_lvl_low_status_intrpt_lvl_low_status_0/q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_low_status_intrpt_lvl_low_status_0/q_reg[0]_3
    SLICE_X102Y37        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_low_status_intrpt_lvl_low_status_0/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.880    -0.860    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_low_status_intrpt_lvl_low_status_0/clk_out1_0
    SLICE_X102Y37        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_low_status_intrpt_lvl_low_status_0/q_reg[0]/C
                         clock pessimism              0.275    -0.585    
                         clock uncertainty            0.159    -0.425    
    SLICE_X102Y37        FDCE (Hold_fdce_C_D)         0.121    -0.304    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_low_status_intrpt_lvl_low_status_0/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/rdata_buf_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.374%)  route 0.116ns (47.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.584    -0.648    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/clk_out1_0
    SLICE_X89Y17         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y17         FDRE (Prop_fdre_C_Q)         0.128    -0.520 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/rdata_reg[9]/Q
                         net (fo=1, routed)           0.116    -0.403    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/rdata_buf_reg[31]_0[9]
    SLICE_X88Y16         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/rdata_buf_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.851    -0.889    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/clk_out1_0
    SLICE_X88Y16         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/rdata_buf_reg[9]/C
                         clock pessimism              0.256    -0.633    
                         clock uncertainty            0.159    -0.473    
    SLICE_X88Y16         FDCE (Hold_fdce_C_D)         0.017    -0.456    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/obi_to_picorv32_i/rdata_buf_reg[9]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.053    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  To Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       14.981ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.660ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.981ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 fall@33.333ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.449ns  (logic 0.580ns (3.324%)  route 16.869ns (96.676%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.710ns = ( 31.623 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.801    -0.915    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X95Y7          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.004     2.545    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/ndmreset_o
    SLICE_X75Y24         LUT2 (Prop_lut2_I1_O)        0.124     2.669 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3475, routed)       13.864    16.533    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg_0
    SLICE_X53Y66         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.459    31.623    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/clk_out1_0
    SLICE_X53Y66         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg/C  (IS_INVERTED)
                         clock pessimism              0.452    32.076    
                         clock uncertainty           -0.159    31.916    
    SLICE_X53Y66         FDCE (Recov_fdce_C_CLR)     -0.402    31.514    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg
  -------------------------------------------------------------------
                         required time                         31.514    
                         arrival time                         -16.533    
  -------------------------------------------------------------------
                         slack                                 14.981    

Slack (MET) :             20.387ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 fall@33.333ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.051ns  (logic 0.580ns (3.854%)  route 14.471ns (96.146%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.298ns = ( 34.631 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.801    -0.915    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X95Y7          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.004     2.545    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/ndmreset_o
    SLICE_X75Y24         LUT2 (Prop_lut2_I1_O)        0.124     2.669 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3475, routed)       11.467    14.136    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg_2
    SLICE_X65Y73         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.133    30.298    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/clk_out1_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    30.389 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX/O
                         net (fo=4, routed)           2.011    32.400    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX_0
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.100    32.500 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/r_counter[4]_i_4/O
                         net (fo=1, routed)           0.512    33.012    x_heep_system_i_n_368
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    33.103 f  r_counter_reg[4]_i_2/O
                         net (fo=223, routed)         1.529    34.631    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/i2s_sck_out_x
    SLICE_X65Y73         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg/C  (IS_INVERTED)
                         clock pessimism              0.452    35.084    
                         clock uncertainty           -0.159    34.924    
    SLICE_X65Y73         FDCE (Recov_fdce_C_CLR)     -0.402    34.522    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg
  -------------------------------------------------------------------
                         required time                         34.522    
                         arrival time                         -14.136    
  -------------------------------------------------------------------
                         slack                                 20.387    

Slack (MET) :             46.893ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.002ns  (logic 0.580ns (3.052%)  route 18.422ns (96.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 65.077 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.801    -0.915    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X95Y7          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.128     2.669    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X89Y45         LUT2 (Prop_lut2_I1_O)        0.124     2.793 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       15.293    18.086    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]_rep__2_0
    SLICE_X21Y45         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.579    65.077    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/clk_out1_0
    SLICE_X21Y45         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]/C
                         clock pessimism              0.466    65.544    
                         clock uncertainty           -0.159    65.384    
    SLICE_X21Y45         FDCE (Recov_fdce_C_CLR)     -0.405    64.979    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]
  -------------------------------------------------------------------
                         required time                         64.979    
                         arrival time                         -18.086    
  -------------------------------------------------------------------
                         slack                                 46.893    

Slack (MET) :             46.893ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]_rep__1/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.002ns  (logic 0.580ns (3.052%)  route 18.422ns (96.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 65.077 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.801    -0.915    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X95Y7          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.128     2.669    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X89Y45         LUT2 (Prop_lut2_I1_O)        0.124     2.793 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       15.293    18.086    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]_rep__2_0
    SLICE_X21Y45         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.579    65.077    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/clk_out1_0
    SLICE_X21Y45         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]_rep__1/C
                         clock pessimism              0.466    65.544    
                         clock uncertainty           -0.159    65.384    
    SLICE_X21Y45         FDCE (Recov_fdce_C_CLR)     -0.405    64.979    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         64.979    
                         arrival time                         -18.086    
  -------------------------------------------------------------------
                         slack                                 46.893    

Slack (MET) :             46.893ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.002ns  (logic 0.580ns (3.052%)  route 18.422ns (96.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 65.077 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.801    -0.915    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X95Y7          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.128     2.669    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X89Y45         LUT2 (Prop_lut2_I1_O)        0.124     2.793 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       15.293    18.086    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]_rep__2_0
    SLICE_X21Y45         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.579    65.077    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/clk_out1_0
    SLICE_X21Y45         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[2]/C
                         clock pessimism              0.466    65.544    
                         clock uncertainty           -0.159    65.384    
    SLICE_X21Y45         FDCE (Recov_fdce_C_CLR)     -0.405    64.979    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[2]
  -------------------------------------------------------------------
                         required time                         64.979    
                         arrival time                         -18.086    
  -------------------------------------------------------------------
                         slack                                 46.893    

Slack (MET) :             46.893ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.002ns  (logic 0.580ns (3.052%)  route 18.422ns (96.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 65.077 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.801    -0.915    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X95Y7          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.128     2.669    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X89Y45         LUT2 (Prop_lut2_I1_O)        0.124     2.793 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       15.293    18.086    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]_rep__2_0
    SLICE_X21Y45         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.579    65.077    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/clk_out1_0
    SLICE_X21Y45         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[4]/C
                         clock pessimism              0.466    65.544    
                         clock uncertainty           -0.159    65.384    
    SLICE_X21Y45         FDCE (Recov_fdce_C_CLR)     -0.405    64.979    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[4]
  -------------------------------------------------------------------
                         required time                         64.979    
                         arrival time                         -18.086    
  -------------------------------------------------------------------
                         slack                                 46.893    

Slack (MET) :             46.893ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.002ns  (logic 0.580ns (3.052%)  route 18.422ns (96.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 65.077 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.801    -0.915    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X95Y7          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.128     2.669    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X89Y45         LUT2 (Prop_lut2_I1_O)        0.124     2.793 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       15.293    18.086    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]_rep__2_0
    SLICE_X21Y45         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.579    65.077    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/clk_out1_0
    SLICE_X21Y45         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[5]/C
                         clock pessimism              0.466    65.544    
                         clock uncertainty           -0.159    65.384    
    SLICE_X21Y45         FDCE (Recov_fdce_C_CLR)     -0.405    64.979    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[5]
  -------------------------------------------------------------------
                         required time                         64.979    
                         arrival time                         -18.086    
  -------------------------------------------------------------------
                         slack                                 46.893    

Slack (MET) :             46.937ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[0]_rep/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.002ns  (logic 0.580ns (3.052%)  route 18.422ns (96.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 65.077 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.801    -0.915    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X95Y7          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.128     2.669    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X89Y45         LUT2 (Prop_lut2_I1_O)        0.124     2.793 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       15.293    18.086    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]_rep__2_0
    SLICE_X20Y45         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[0]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.579    65.077    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/clk_out1_0
    SLICE_X20Y45         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[0]_rep/C
                         clock pessimism              0.466    65.544    
                         clock uncertainty           -0.159    65.384    
    SLICE_X20Y45         FDCE (Recov_fdce_C_CLR)     -0.361    65.023    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         65.023    
                         arrival time                         -18.086    
  -------------------------------------------------------------------
                         slack                                 46.937    

Slack (MET) :             46.937ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[0]_rep__1/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.002ns  (logic 0.580ns (3.052%)  route 18.422ns (96.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 65.077 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.801    -0.915    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X95Y7          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.128     2.669    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X89Y45         LUT2 (Prop_lut2_I1_O)        0.124     2.793 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       15.293    18.086    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]_rep__2_0
    SLICE_X20Y45         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[0]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.579    65.077    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/clk_out1_0
    SLICE_X20Y45         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[0]_rep__1/C
                         clock pessimism              0.466    65.544    
                         clock uncertainty           -0.159    65.384    
    SLICE_X20Y45         FDCE (Recov_fdce_C_CLR)     -0.361    65.023    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         65.023    
                         arrival time                         -18.086    
  -------------------------------------------------------------------
                         slack                                 46.937    

Slack (MET) :             46.937ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.002ns  (logic 0.580ns (3.052%)  route 18.422ns (96.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 65.077 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.801    -0.915    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X95Y7          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.128     2.669    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X89Y45         LUT2 (Prop_lut2_I1_O)        0.124     2.793 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       15.293    18.086    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]_rep__2_0
    SLICE_X20Y45         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.579    65.077    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/clk_out1_0
    SLICE_X20Y45         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[3]/C
                         clock pessimism              0.466    65.544    
                         clock uncertainty           -0.159    65.384    
    SLICE_X20Y45         FDCE (Recov_fdce_C_CLR)     -0.361    65.023    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[3]
  -------------------------------------------------------------------
                         required time                         65.023    
                         arrival time                         -18.086    
  -------------------------------------------------------------------
                         slack                                 46.937    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][31]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.227ns (9.943%)  route 2.056ns (90.057%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.550ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.575    -0.657    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/clk_out1_0
    SLICE_X75Y24         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y24         FDCE (Prop_fdce_C_Q)         0.128    -0.529 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=5, routed)           0.748     0.220    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/peripheral_subsystem_pwr_ctrl_out[rst_n]
    SLICE_X75Y24         LUT2 (Prop_lut2_I0_O)        0.099     0.319 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3475, routed)        1.307     1.626    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][31]_1
    SLICE_X79Y41         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.238    -0.333    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.304 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       0.854     0.550    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/clk_cg
    SLICE_X79Y41         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][31]/C
                         clock pessimism              0.509     1.059    
    SLICE_X79Y41         FDCE (Remov_fdce_C_CLR)     -0.092     0.967    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][31]
  -------------------------------------------------------------------
                         required time                         -0.967    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_data_req_q_reg[addr][2]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.227ns (9.924%)  route 2.060ns (90.076%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.550ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.575    -0.657    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/clk_out1_0
    SLICE_X75Y24         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y24         FDCE (Prop_fdce_C_Q)         0.128    -0.529 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=5, routed)           0.748     0.220    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/peripheral_subsystem_pwr_ctrl_out[rst_n]
    SLICE_X75Y24         LUT2 (Prop_lut2_I0_O)        0.099     0.319 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3475, routed)        1.312     1.631    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/status_cnt_q_reg[0]_0
    SLICE_X78Y41         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_data_req_q_reg[addr][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.238    -0.333    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.304 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       0.854     0.550    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/clk_cg
    SLICE_X78Y41         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_data_req_q_reg[addr][2]/C
                         clock pessimism              0.509     1.059    
    SLICE_X78Y41         FDCE (Remov_fdce_C_CLR)     -0.092     0.967    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_data_req_q_reg[addr][2]
  -------------------------------------------------------------------
                         required time                         -0.967    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][10]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.226ns (9.874%)  route 2.063ns (90.126%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.547ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.580    -0.652    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X84Y20         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y20         FDCE (Prop_fdce_C_Q)         0.128    -0.524 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.917     0.394    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X81Y22         LUT2 (Prop_lut2_I0_O)        0.098     0.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2182, routed)        1.145     1.637    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[step]_3
    SLICE_X72Y22         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.125    -0.615    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.559 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.238    -0.322    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.293 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        0.840     0.547    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/clk
    SLICE_X72Y22         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][10]/C
                         clock pessimism              0.509     1.056    
    SLICE_X72Y22         FDCE (Remov_fdce_C_CLR)     -0.092     0.964    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][10]
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][12]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.226ns (9.874%)  route 2.063ns (90.126%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.547ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.580    -0.652    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X84Y20         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y20         FDCE (Prop_fdce_C_Q)         0.128    -0.524 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.917     0.394    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X81Y22         LUT2 (Prop_lut2_I0_O)        0.098     0.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2182, routed)        1.145     1.637    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[step]_3
    SLICE_X72Y22         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.125    -0.615    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.559 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.238    -0.322    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.293 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        0.840     0.547    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/clk
    SLICE_X72Y22         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][12]/C
                         clock pessimism              0.509     1.056    
    SLICE_X72Y22         FDCE (Remov_fdce_C_CLR)     -0.092     0.964    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][12]
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][3]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.227ns (9.775%)  route 2.095ns (90.225%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.550ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.575    -0.657    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/clk_out1_0
    SLICE_X75Y24         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y24         FDCE (Prop_fdce_C_Q)         0.128    -0.529 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=5, routed)           0.748     0.220    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/peripheral_subsystem_pwr_ctrl_out[rst_n]
    SLICE_X75Y24         LUT2 (Prop_lut2_I0_O)        0.099     0.319 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3475, routed)        1.347     1.666    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][31]_1
    SLICE_X82Y38         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.238    -0.333    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.304 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       0.854     0.550    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/clk_cg
    SLICE_X82Y38         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][3]/C
                         clock pessimism              0.509     1.059    
    SLICE_X82Y38         FDCE (Remov_fdce_C_CLR)     -0.067     0.992    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][3]
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][1]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.226ns (9.832%)  route 2.073ns (90.168%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.546ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.580    -0.652    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X84Y20         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y20         FDCE (Prop_fdce_C_Q)         0.128    -0.524 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.917     0.394    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X81Y22         LUT2 (Prop_lut2_I0_O)        0.098     0.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2182, routed)        1.155     1.647    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[step]_3
    SLICE_X67Y21         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.125    -0.615    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.559 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.238    -0.322    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.293 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        0.839     0.546    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/clk
    SLICE_X67Y21         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][1]/C
                         clock pessimism              0.509     1.055    
    SLICE_X67Y21         FDCE (Remov_fdce_C_CLR)     -0.092     0.963    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][2]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.226ns (9.832%)  route 2.073ns (90.168%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.546ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.580    -0.652    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X84Y20         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y20         FDCE (Prop_fdce_C_Q)         0.128    -0.524 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.917     0.394    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X81Y22         LUT2 (Prop_lut2_I0_O)        0.098     0.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2182, routed)        1.155     1.647    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[step]_3
    SLICE_X67Y21         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.125    -0.615    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.559 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.238    -0.322    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.293 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        0.839     0.546    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/clk
    SLICE_X67Y21         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][2]/C
                         clock pessimism              0.509     1.055    
    SLICE_X67Y21         FDCE (Remov_fdce_C_CLR)     -0.092     0.963    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][4]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.226ns (9.832%)  route 2.073ns (90.168%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.546ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.580    -0.652    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X84Y20         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y20         FDCE (Prop_fdce_C_Q)         0.128    -0.524 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.917     0.394    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X81Y22         LUT2 (Prop_lut2_I0_O)        0.098     0.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2182, routed)        1.155     1.647    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[step]_3
    SLICE_X67Y21         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.125    -0.615    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.559 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.238    -0.322    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.293 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        0.839     0.546    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/clk
    SLICE_X67Y21         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][4]/C
                         clock pessimism              0.509     1.055    
    SLICE_X67Y21         FDCE (Remov_fdce_C_CLR)     -0.092     0.963    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][4]
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][6]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.226ns (9.832%)  route 2.073ns (90.168%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.546ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.580    -0.652    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X84Y20         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y20         FDCE (Prop_fdce_C_Q)         0.128    -0.524 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.917     0.394    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X81Y22         LUT2 (Prop_lut2_I0_O)        0.098     0.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2182, routed)        1.155     1.647    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[step]_3
    SLICE_X67Y21         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.125    -0.615    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.559 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.238    -0.322    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.293 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        0.839     0.546    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/clk
    SLICE_X67Y21         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][6]/C
                         clock pessimism              0.509     1.055    
    SLICE_X67Y21         FDCE (Remov_fdce_C_CLR)     -0.092     0.963    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][6]
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[19].i_sync_gpio_input/i_sync/reg_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 0.227ns (9.830%)  route 2.082ns (90.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.551ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.575    -0.657    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/clk_out1_0
    SLICE_X75Y24         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y24         FDCE (Prop_fdce_C_Q)         0.128    -0.529 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=5, routed)           0.748     0.220    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/peripheral_subsystem_pwr_ctrl_out[rst_n]
    SLICE_X75Y24         LUT2 (Prop_lut2_I0_O)        0.099     0.319 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3475, routed)        1.334     1.653    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[19].i_sync_gpio_input/i_sync/reg_q_reg[1]_0
    SLICE_X78Y46         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[19].i_sync_gpio_input/i_sync/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.238    -0.333    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.304 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       0.855     0.551    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[19].i_sync_gpio_input/i_sync/clk_cg
    SLICE_X78Y46         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[19].i_sync_gpio_input/i_sync/reg_q_reg[0]/C
                         clock pessimism              0.509     1.060    
    SLICE_X78Y46         FDCE (Remov_fdce_C_CLR)     -0.092     0.968    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[19].i_sync_gpio_input/i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.685    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  To Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       14.981ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.981ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 fall@33.333ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.449ns  (logic 0.580ns (3.324%)  route 16.869ns (96.676%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.710ns = ( 31.623 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.801    -0.915    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X95Y7          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.004     2.545    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/ndmreset_o
    SLICE_X75Y24         LUT2 (Prop_lut2_I1_O)        0.124     2.669 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3475, routed)       13.864    16.533    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg_0
    SLICE_X53Y66         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.459    31.623    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/clk_out1_0
    SLICE_X53Y66         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg/C  (IS_INVERTED)
                         clock pessimism              0.452    32.076    
                         clock uncertainty           -0.159    31.916    
    SLICE_X53Y66         FDCE (Recov_fdce_C_CLR)     -0.402    31.514    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg
  -------------------------------------------------------------------
                         required time                         31.514    
                         arrival time                         -16.533    
  -------------------------------------------------------------------
                         slack                                 14.981    

Slack (MET) :             20.387ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 fall@33.333ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        15.051ns  (logic 0.580ns (3.854%)  route 14.471ns (96.146%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.298ns = ( 34.631 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.801    -0.915    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X95Y7          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.004     2.545    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/ndmreset_o
    SLICE_X75Y24         LUT2 (Prop_lut2_I1_O)        0.124     2.669 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3475, routed)       11.467    14.136    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg_2
    SLICE_X65Y73         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.133    30.298    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/clk_out1_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    30.389 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX/O
                         net (fo=4, routed)           2.011    32.400    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX_0
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.100    32.500 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/r_counter[4]_i_4/O
                         net (fo=1, routed)           0.512    33.012    x_heep_system_i_n_368
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    33.103 f  r_counter_reg[4]_i_2/O
                         net (fo=223, routed)         1.529    34.631    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/i2s_sck_out_x
    SLICE_X65Y73         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg/C  (IS_INVERTED)
                         clock pessimism              0.452    35.084    
                         clock uncertainty           -0.159    34.924    
    SLICE_X65Y73         FDCE (Recov_fdce_C_CLR)     -0.402    34.522    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg
  -------------------------------------------------------------------
                         required time                         34.522    
                         arrival time                         -14.136    
  -------------------------------------------------------------------
                         slack                                 20.387    

Slack (MET) :             46.893ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.002ns  (logic 0.580ns (3.052%)  route 18.422ns (96.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 65.077 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.801    -0.915    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X95Y7          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.128     2.669    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X89Y45         LUT2 (Prop_lut2_I1_O)        0.124     2.793 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       15.293    18.086    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]_rep__2_0
    SLICE_X21Y45         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.579    65.077    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/clk_out1_0
    SLICE_X21Y45         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]/C
                         clock pessimism              0.466    65.544    
                         clock uncertainty           -0.159    65.384    
    SLICE_X21Y45         FDCE (Recov_fdce_C_CLR)     -0.405    64.979    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]
  -------------------------------------------------------------------
                         required time                         64.979    
                         arrival time                         -18.086    
  -------------------------------------------------------------------
                         slack                                 46.893    

Slack (MET) :             46.893ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]_rep__1/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.002ns  (logic 0.580ns (3.052%)  route 18.422ns (96.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 65.077 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.801    -0.915    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X95Y7          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.128     2.669    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X89Y45         LUT2 (Prop_lut2_I1_O)        0.124     2.793 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       15.293    18.086    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]_rep__2_0
    SLICE_X21Y45         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.579    65.077    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/clk_out1_0
    SLICE_X21Y45         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]_rep__1/C
                         clock pessimism              0.466    65.544    
                         clock uncertainty           -0.159    65.384    
    SLICE_X21Y45         FDCE (Recov_fdce_C_CLR)     -0.405    64.979    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         64.979    
                         arrival time                         -18.086    
  -------------------------------------------------------------------
                         slack                                 46.893    

Slack (MET) :             46.893ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.002ns  (logic 0.580ns (3.052%)  route 18.422ns (96.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 65.077 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.801    -0.915    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X95Y7          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.128     2.669    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X89Y45         LUT2 (Prop_lut2_I1_O)        0.124     2.793 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       15.293    18.086    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]_rep__2_0
    SLICE_X21Y45         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.579    65.077    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/clk_out1_0
    SLICE_X21Y45         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[2]/C
                         clock pessimism              0.466    65.544    
                         clock uncertainty           -0.159    65.384    
    SLICE_X21Y45         FDCE (Recov_fdce_C_CLR)     -0.405    64.979    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[2]
  -------------------------------------------------------------------
                         required time                         64.979    
                         arrival time                         -18.086    
  -------------------------------------------------------------------
                         slack                                 46.893    

Slack (MET) :             46.893ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.002ns  (logic 0.580ns (3.052%)  route 18.422ns (96.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 65.077 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.801    -0.915    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X95Y7          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.128     2.669    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X89Y45         LUT2 (Prop_lut2_I1_O)        0.124     2.793 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       15.293    18.086    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]_rep__2_0
    SLICE_X21Y45         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.579    65.077    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/clk_out1_0
    SLICE_X21Y45         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[4]/C
                         clock pessimism              0.466    65.544    
                         clock uncertainty           -0.159    65.384    
    SLICE_X21Y45         FDCE (Recov_fdce_C_CLR)     -0.405    64.979    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[4]
  -------------------------------------------------------------------
                         required time                         64.979    
                         arrival time                         -18.086    
  -------------------------------------------------------------------
                         slack                                 46.893    

Slack (MET) :             46.893ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.002ns  (logic 0.580ns (3.052%)  route 18.422ns (96.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 65.077 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.801    -0.915    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X95Y7          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.128     2.669    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X89Y45         LUT2 (Prop_lut2_I1_O)        0.124     2.793 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       15.293    18.086    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]_rep__2_0
    SLICE_X21Y45         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.579    65.077    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/clk_out1_0
    SLICE_X21Y45         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[5]/C
                         clock pessimism              0.466    65.544    
                         clock uncertainty           -0.159    65.384    
    SLICE_X21Y45         FDCE (Recov_fdce_C_CLR)     -0.405    64.979    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[5]
  -------------------------------------------------------------------
                         required time                         64.979    
                         arrival time                         -18.086    
  -------------------------------------------------------------------
                         slack                                 46.893    

Slack (MET) :             46.937ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[0]_rep/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.002ns  (logic 0.580ns (3.052%)  route 18.422ns (96.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 65.077 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.801    -0.915    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X95Y7          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.128     2.669    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X89Y45         LUT2 (Prop_lut2_I1_O)        0.124     2.793 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       15.293    18.086    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]_rep__2_0
    SLICE_X20Y45         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[0]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.579    65.077    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/clk_out1_0
    SLICE_X20Y45         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[0]_rep/C
                         clock pessimism              0.466    65.544    
                         clock uncertainty           -0.159    65.384    
    SLICE_X20Y45         FDCE (Recov_fdce_C_CLR)     -0.361    65.023    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         65.023    
                         arrival time                         -18.086    
  -------------------------------------------------------------------
                         slack                                 46.937    

Slack (MET) :             46.937ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[0]_rep__1/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.002ns  (logic 0.580ns (3.052%)  route 18.422ns (96.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 65.077 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.801    -0.915    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X95Y7          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.128     2.669    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X89Y45         LUT2 (Prop_lut2_I1_O)        0.124     2.793 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       15.293    18.086    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]_rep__2_0
    SLICE_X20Y45         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[0]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.579    65.077    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/clk_out1_0
    SLICE_X20Y45         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[0]_rep__1/C
                         clock pessimism              0.466    65.544    
                         clock uncertainty           -0.159    65.384    
    SLICE_X20Y45         FDCE (Recov_fdce_C_CLR)     -0.361    65.023    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         65.023    
                         arrival time                         -18.086    
  -------------------------------------------------------------------
                         slack                                 46.937    

Slack (MET) :             46.937ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.002ns  (logic 0.580ns (3.052%)  route 18.422ns (96.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 65.077 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.801    -0.915    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X95Y7          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.128     2.669    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X89Y45         LUT2 (Prop_lut2_I1_O)        0.124     2.793 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       15.293    18.086    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]_rep__2_0
    SLICE_X20Y45         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.579    65.077    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/clk_out1_0
    SLICE_X20Y45         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[3]/C
                         clock pessimism              0.466    65.544    
                         clock uncertainty           -0.159    65.384    
    SLICE_X20Y45         FDCE (Recov_fdce_C_CLR)     -0.361    65.023    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[3]
  -------------------------------------------------------------------
                         required time                         65.023    
                         arrival time                         -18.086    
  -------------------------------------------------------------------
                         slack                                 46.937    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][31]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.227ns (9.943%)  route 2.056ns (90.057%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.550ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.575    -0.657    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/clk_out1_0
    SLICE_X75Y24         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y24         FDCE (Prop_fdce_C_Q)         0.128    -0.529 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=5, routed)           0.748     0.220    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/peripheral_subsystem_pwr_ctrl_out[rst_n]
    SLICE_X75Y24         LUT2 (Prop_lut2_I0_O)        0.099     0.319 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3475, routed)        1.307     1.626    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][31]_1
    SLICE_X79Y41         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.238    -0.333    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.304 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       0.854     0.550    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/clk_cg
    SLICE_X79Y41         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][31]/C
                         clock pessimism              0.509     1.059    
                         clock uncertainty            0.159     1.218    
    SLICE_X79Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.126    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][31]
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_data_req_q_reg[addr][2]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.227ns (9.924%)  route 2.060ns (90.076%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.550ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.575    -0.657    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/clk_out1_0
    SLICE_X75Y24         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y24         FDCE (Prop_fdce_C_Q)         0.128    -0.529 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=5, routed)           0.748     0.220    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/peripheral_subsystem_pwr_ctrl_out[rst_n]
    SLICE_X75Y24         LUT2 (Prop_lut2_I0_O)        0.099     0.319 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3475, routed)        1.312     1.631    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/status_cnt_q_reg[0]_0
    SLICE_X78Y41         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_data_req_q_reg[addr][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.238    -0.333    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.304 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       0.854     0.550    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/clk_cg
    SLICE_X78Y41         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_data_req_q_reg[addr][2]/C
                         clock pessimism              0.509     1.059    
                         clock uncertainty            0.159     1.218    
    SLICE_X78Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.126    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_data_req_q_reg[addr][2]
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][10]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.226ns (9.874%)  route 2.063ns (90.126%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.547ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.580    -0.652    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X84Y20         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y20         FDCE (Prop_fdce_C_Q)         0.128    -0.524 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.917     0.394    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X81Y22         LUT2 (Prop_lut2_I0_O)        0.098     0.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2182, routed)        1.145     1.637    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[step]_3
    SLICE_X72Y22         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.125    -0.615    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.559 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.238    -0.322    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.293 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        0.840     0.547    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/clk
    SLICE_X72Y22         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][10]/C
                         clock pessimism              0.509     1.056    
                         clock uncertainty            0.159     1.215    
    SLICE_X72Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.123    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][10]
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][12]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.226ns (9.874%)  route 2.063ns (90.126%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.547ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.580    -0.652    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X84Y20         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y20         FDCE (Prop_fdce_C_Q)         0.128    -0.524 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.917     0.394    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X81Y22         LUT2 (Prop_lut2_I0_O)        0.098     0.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2182, routed)        1.145     1.637    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[step]_3
    SLICE_X72Y22         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.125    -0.615    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.559 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.238    -0.322    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.293 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        0.840     0.547    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/clk
    SLICE_X72Y22         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][12]/C
                         clock pessimism              0.509     1.056    
                         clock uncertainty            0.159     1.215    
    SLICE_X72Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.123    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][12]
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][3]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.227ns (9.775%)  route 2.095ns (90.225%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.550ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.575    -0.657    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/clk_out1_0
    SLICE_X75Y24         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y24         FDCE (Prop_fdce_C_Q)         0.128    -0.529 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=5, routed)           0.748     0.220    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/peripheral_subsystem_pwr_ctrl_out[rst_n]
    SLICE_X75Y24         LUT2 (Prop_lut2_I0_O)        0.099     0.319 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3475, routed)        1.347     1.666    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][31]_1
    SLICE_X82Y38         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.238    -0.333    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.304 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       0.854     0.550    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/clk_cg
    SLICE_X82Y38         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][3]/C
                         clock pessimism              0.509     1.059    
                         clock uncertainty            0.159     1.218    
    SLICE_X82Y38         FDCE (Remov_fdce_C_CLR)     -0.067     1.151    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][3]
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][1]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.226ns (9.832%)  route 2.073ns (90.168%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.546ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.580    -0.652    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X84Y20         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y20         FDCE (Prop_fdce_C_Q)         0.128    -0.524 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.917     0.394    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X81Y22         LUT2 (Prop_lut2_I0_O)        0.098     0.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2182, routed)        1.155     1.647    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[step]_3
    SLICE_X67Y21         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.125    -0.615    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.559 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.238    -0.322    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.293 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        0.839     0.546    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/clk
    SLICE_X67Y21         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][1]/C
                         clock pessimism              0.509     1.055    
                         clock uncertainty            0.159     1.214    
    SLICE_X67Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.122    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][2]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.226ns (9.832%)  route 2.073ns (90.168%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.546ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.580    -0.652    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X84Y20         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y20         FDCE (Prop_fdce_C_Q)         0.128    -0.524 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.917     0.394    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X81Y22         LUT2 (Prop_lut2_I0_O)        0.098     0.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2182, routed)        1.155     1.647    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[step]_3
    SLICE_X67Y21         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.125    -0.615    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.559 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.238    -0.322    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.293 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        0.839     0.546    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/clk
    SLICE_X67Y21         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][2]/C
                         clock pessimism              0.509     1.055    
                         clock uncertainty            0.159     1.214    
    SLICE_X67Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.122    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][4]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.226ns (9.832%)  route 2.073ns (90.168%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.546ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.580    -0.652    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X84Y20         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y20         FDCE (Prop_fdce_C_Q)         0.128    -0.524 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.917     0.394    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X81Y22         LUT2 (Prop_lut2_I0_O)        0.098     0.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2182, routed)        1.155     1.647    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[step]_3
    SLICE_X67Y21         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.125    -0.615    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.559 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.238    -0.322    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.293 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        0.839     0.546    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/clk
    SLICE_X67Y21         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][4]/C
                         clock pessimism              0.509     1.055    
                         clock uncertainty            0.159     1.214    
    SLICE_X67Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.122    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][4]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][6]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.226ns (9.832%)  route 2.073ns (90.168%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.546ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.580    -0.652    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X84Y20         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y20         FDCE (Prop_fdce_C_Q)         0.128    -0.524 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.917     0.394    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X81Y22         LUT2 (Prop_lut2_I0_O)        0.098     0.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2182, routed)        1.155     1.647    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[step]_3
    SLICE_X67Y21         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.125    -0.615    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.559 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.238    -0.322    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.293 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        0.839     0.546    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/clk
    SLICE_X67Y21         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][6]/C
                         clock pessimism              0.509     1.055    
                         clock uncertainty            0.159     1.214    
    SLICE_X67Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.122    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][6]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[19].i_sync_gpio_input/i_sync/reg_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 0.227ns (9.830%)  route 2.082ns (90.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.551ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.575    -0.657    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/clk_out1_0
    SLICE_X75Y24         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y24         FDCE (Prop_fdce_C_Q)         0.128    -0.529 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=5, routed)           0.748     0.220    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/peripheral_subsystem_pwr_ctrl_out[rst_n]
    SLICE_X75Y24         LUT2 (Prop_lut2_I0_O)        0.099     0.319 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3475, routed)        1.334     1.653    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[19].i_sync_gpio_input/i_sync/reg_q_reg[1]_0
    SLICE_X78Y46         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[19].i_sync_gpio_input/i_sync/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.238    -0.333    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.304 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       0.855     0.551    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[19].i_sync_gpio_input/i_sync/clk_cg
    SLICE_X78Y46         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[19].i_sync_gpio_input/i_sync/reg_q_reg[0]/C
                         clock pessimism              0.509     1.060    
                         clock uncertainty            0.159     1.219    
    SLICE_X78Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.127    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[19].i_sync_gpio_input/i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.525    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  To Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       14.981ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.981ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 fall@33.333ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.449ns  (logic 0.580ns (3.324%)  route 16.869ns (96.676%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.710ns = ( 31.623 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.801    -0.915    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X95Y7          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.004     2.545    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/ndmreset_o
    SLICE_X75Y24         LUT2 (Prop_lut2_I1_O)        0.124     2.669 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3475, routed)       13.864    16.533    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg_0
    SLICE_X53Y66         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.459    31.623    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/clk_out1_0
    SLICE_X53Y66         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg/C  (IS_INVERTED)
                         clock pessimism              0.452    32.076    
                         clock uncertainty           -0.159    31.916    
    SLICE_X53Y66         FDCE (Recov_fdce_C_CLR)     -0.402    31.514    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg
  -------------------------------------------------------------------
                         required time                         31.514    
                         arrival time                         -16.533    
  -------------------------------------------------------------------
                         slack                                 14.981    

Slack (MET) :             20.387ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 fall@33.333ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.051ns  (logic 0.580ns (3.854%)  route 14.471ns (96.146%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.298ns = ( 34.631 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.801    -0.915    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X95Y7          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.004     2.545    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/ndmreset_o
    SLICE_X75Y24         LUT2 (Prop_lut2_I1_O)        0.124     2.669 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3475, routed)       11.467    14.136    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg_2
    SLICE_X65Y73         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.133    30.298    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/clk_out1_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    30.389 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX/O
                         net (fo=4, routed)           2.011    32.400    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX_0
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.100    32.500 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/r_counter[4]_i_4/O
                         net (fo=1, routed)           0.512    33.012    x_heep_system_i_n_368
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    33.103 f  r_counter_reg[4]_i_2/O
                         net (fo=223, routed)         1.529    34.631    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/i2s_sck_out_x
    SLICE_X65Y73         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg/C  (IS_INVERTED)
                         clock pessimism              0.452    35.084    
                         clock uncertainty           -0.159    34.924    
    SLICE_X65Y73         FDCE (Recov_fdce_C_CLR)     -0.402    34.522    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg
  -------------------------------------------------------------------
                         required time                         34.522    
                         arrival time                         -14.136    
  -------------------------------------------------------------------
                         slack                                 20.387    

Slack (MET) :             46.893ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.002ns  (logic 0.580ns (3.052%)  route 18.422ns (96.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 65.077 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.801    -0.915    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X95Y7          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.128     2.669    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X89Y45         LUT2 (Prop_lut2_I1_O)        0.124     2.793 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       15.293    18.086    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]_rep__2_0
    SLICE_X21Y45         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.579    65.077    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/clk_out1_0
    SLICE_X21Y45         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]/C
                         clock pessimism              0.466    65.544    
                         clock uncertainty           -0.159    65.384    
    SLICE_X21Y45         FDCE (Recov_fdce_C_CLR)     -0.405    64.979    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]
  -------------------------------------------------------------------
                         required time                         64.979    
                         arrival time                         -18.086    
  -------------------------------------------------------------------
                         slack                                 46.893    

Slack (MET) :             46.893ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]_rep__1/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.002ns  (logic 0.580ns (3.052%)  route 18.422ns (96.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 65.077 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.801    -0.915    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X95Y7          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.128     2.669    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X89Y45         LUT2 (Prop_lut2_I1_O)        0.124     2.793 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       15.293    18.086    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]_rep__2_0
    SLICE_X21Y45         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.579    65.077    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/clk_out1_0
    SLICE_X21Y45         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]_rep__1/C
                         clock pessimism              0.466    65.544    
                         clock uncertainty           -0.159    65.384    
    SLICE_X21Y45         FDCE (Recov_fdce_C_CLR)     -0.405    64.979    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         64.979    
                         arrival time                         -18.086    
  -------------------------------------------------------------------
                         slack                                 46.893    

Slack (MET) :             46.893ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.002ns  (logic 0.580ns (3.052%)  route 18.422ns (96.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 65.077 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.801    -0.915    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X95Y7          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.128     2.669    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X89Y45         LUT2 (Prop_lut2_I1_O)        0.124     2.793 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       15.293    18.086    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]_rep__2_0
    SLICE_X21Y45         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.579    65.077    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/clk_out1_0
    SLICE_X21Y45         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[2]/C
                         clock pessimism              0.466    65.544    
                         clock uncertainty           -0.159    65.384    
    SLICE_X21Y45         FDCE (Recov_fdce_C_CLR)     -0.405    64.979    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[2]
  -------------------------------------------------------------------
                         required time                         64.979    
                         arrival time                         -18.086    
  -------------------------------------------------------------------
                         slack                                 46.893    

Slack (MET) :             46.893ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.002ns  (logic 0.580ns (3.052%)  route 18.422ns (96.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 65.077 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.801    -0.915    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X95Y7          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.128     2.669    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X89Y45         LUT2 (Prop_lut2_I1_O)        0.124     2.793 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       15.293    18.086    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]_rep__2_0
    SLICE_X21Y45         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.579    65.077    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/clk_out1_0
    SLICE_X21Y45         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[4]/C
                         clock pessimism              0.466    65.544    
                         clock uncertainty           -0.159    65.384    
    SLICE_X21Y45         FDCE (Recov_fdce_C_CLR)     -0.405    64.979    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[4]
  -------------------------------------------------------------------
                         required time                         64.979    
                         arrival time                         -18.086    
  -------------------------------------------------------------------
                         slack                                 46.893    

Slack (MET) :             46.893ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.002ns  (logic 0.580ns (3.052%)  route 18.422ns (96.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 65.077 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.801    -0.915    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X95Y7          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.128     2.669    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X89Y45         LUT2 (Prop_lut2_I1_O)        0.124     2.793 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       15.293    18.086    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]_rep__2_0
    SLICE_X21Y45         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.579    65.077    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/clk_out1_0
    SLICE_X21Y45         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[5]/C
                         clock pessimism              0.466    65.544    
                         clock uncertainty           -0.159    65.384    
    SLICE_X21Y45         FDCE (Recov_fdce_C_CLR)     -0.405    64.979    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[5]
  -------------------------------------------------------------------
                         required time                         64.979    
                         arrival time                         -18.086    
  -------------------------------------------------------------------
                         slack                                 46.893    

Slack (MET) :             46.937ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[0]_rep/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.002ns  (logic 0.580ns (3.052%)  route 18.422ns (96.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 65.077 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.801    -0.915    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X95Y7          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.128     2.669    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X89Y45         LUT2 (Prop_lut2_I1_O)        0.124     2.793 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       15.293    18.086    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]_rep__2_0
    SLICE_X20Y45         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[0]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.579    65.077    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/clk_out1_0
    SLICE_X20Y45         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[0]_rep/C
                         clock pessimism              0.466    65.544    
                         clock uncertainty           -0.159    65.384    
    SLICE_X20Y45         FDCE (Recov_fdce_C_CLR)     -0.361    65.023    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         65.023    
                         arrival time                         -18.086    
  -------------------------------------------------------------------
                         slack                                 46.937    

Slack (MET) :             46.937ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[0]_rep__1/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.002ns  (logic 0.580ns (3.052%)  route 18.422ns (96.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 65.077 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.801    -0.915    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X95Y7          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.128     2.669    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X89Y45         LUT2 (Prop_lut2_I1_O)        0.124     2.793 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       15.293    18.086    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]_rep__2_0
    SLICE_X20Y45         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[0]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.579    65.077    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/clk_out1_0
    SLICE_X20Y45         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[0]_rep__1/C
                         clock pessimism              0.466    65.544    
                         clock uncertainty           -0.159    65.384    
    SLICE_X20Y45         FDCE (Recov_fdce_C_CLR)     -0.361    65.023    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         65.023    
                         arrival time                         -18.086    
  -------------------------------------------------------------------
                         slack                                 46.937    

Slack (MET) :             46.937ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.002ns  (logic 0.580ns (3.052%)  route 18.422ns (96.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 65.077 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.801    -0.915    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X95Y7          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.128     2.669    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X89Y45         LUT2 (Prop_lut2_I1_O)        0.124     2.793 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       15.293    18.086    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]_rep__2_0
    SLICE_X20Y45         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.579    65.077    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/clk_out1_0
    SLICE_X20Y45         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[3]/C
                         clock pessimism              0.466    65.544    
                         clock uncertainty           -0.159    65.384    
    SLICE_X20Y45         FDCE (Recov_fdce_C_CLR)     -0.361    65.023    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[3]
  -------------------------------------------------------------------
                         required time                         65.023    
                         arrival time                         -18.086    
  -------------------------------------------------------------------
                         slack                                 46.937    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][31]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.227ns (9.943%)  route 2.056ns (90.057%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.550ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.575    -0.657    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/clk_out1_0
    SLICE_X75Y24         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y24         FDCE (Prop_fdce_C_Q)         0.128    -0.529 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=5, routed)           0.748     0.220    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/peripheral_subsystem_pwr_ctrl_out[rst_n]
    SLICE_X75Y24         LUT2 (Prop_lut2_I0_O)        0.099     0.319 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3475, routed)        1.307     1.626    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][31]_1
    SLICE_X79Y41         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.238    -0.333    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.304 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       0.854     0.550    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/clk_cg
    SLICE_X79Y41         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][31]/C
                         clock pessimism              0.509     1.059    
                         clock uncertainty            0.159     1.218    
    SLICE_X79Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.126    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][31]
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_data_req_q_reg[addr][2]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.227ns (9.924%)  route 2.060ns (90.076%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.550ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.575    -0.657    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/clk_out1_0
    SLICE_X75Y24         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y24         FDCE (Prop_fdce_C_Q)         0.128    -0.529 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=5, routed)           0.748     0.220    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/peripheral_subsystem_pwr_ctrl_out[rst_n]
    SLICE_X75Y24         LUT2 (Prop_lut2_I0_O)        0.099     0.319 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3475, routed)        1.312     1.631    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/status_cnt_q_reg[0]_0
    SLICE_X78Y41         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_data_req_q_reg[addr][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.238    -0.333    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.304 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       0.854     0.550    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/clk_cg
    SLICE_X78Y41         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_data_req_q_reg[addr][2]/C
                         clock pessimism              0.509     1.059    
                         clock uncertainty            0.159     1.218    
    SLICE_X78Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.126    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_data_req_q_reg[addr][2]
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][10]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.226ns (9.874%)  route 2.063ns (90.126%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.547ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.580    -0.652    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X84Y20         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y20         FDCE (Prop_fdce_C_Q)         0.128    -0.524 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.917     0.394    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X81Y22         LUT2 (Prop_lut2_I0_O)        0.098     0.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2182, routed)        1.145     1.637    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[step]_3
    SLICE_X72Y22         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.125    -0.615    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.559 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.238    -0.322    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.293 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        0.840     0.547    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/clk
    SLICE_X72Y22         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][10]/C
                         clock pessimism              0.509     1.056    
                         clock uncertainty            0.159     1.215    
    SLICE_X72Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.123    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][10]
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][12]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.226ns (9.874%)  route 2.063ns (90.126%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.547ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.580    -0.652    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X84Y20         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y20         FDCE (Prop_fdce_C_Q)         0.128    -0.524 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.917     0.394    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X81Y22         LUT2 (Prop_lut2_I0_O)        0.098     0.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2182, routed)        1.145     1.637    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[step]_3
    SLICE_X72Y22         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.125    -0.615    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.559 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.238    -0.322    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.293 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        0.840     0.547    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/clk
    SLICE_X72Y22         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][12]/C
                         clock pessimism              0.509     1.056    
                         clock uncertainty            0.159     1.215    
    SLICE_X72Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.123    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][12]
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][3]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.227ns (9.775%)  route 2.095ns (90.225%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.550ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.575    -0.657    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/clk_out1_0
    SLICE_X75Y24         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y24         FDCE (Prop_fdce_C_Q)         0.128    -0.529 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=5, routed)           0.748     0.220    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/peripheral_subsystem_pwr_ctrl_out[rst_n]
    SLICE_X75Y24         LUT2 (Prop_lut2_I0_O)        0.099     0.319 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3475, routed)        1.347     1.666    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][31]_1
    SLICE_X82Y38         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.238    -0.333    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.304 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       0.854     0.550    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/clk_cg
    SLICE_X82Y38         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][3]/C
                         clock pessimism              0.509     1.059    
                         clock uncertainty            0.159     1.218    
    SLICE_X82Y38         FDCE (Remov_fdce_C_CLR)     -0.067     1.151    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][3]
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][1]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.226ns (9.832%)  route 2.073ns (90.168%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.546ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.580    -0.652    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X84Y20         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y20         FDCE (Prop_fdce_C_Q)         0.128    -0.524 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.917     0.394    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X81Y22         LUT2 (Prop_lut2_I0_O)        0.098     0.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2182, routed)        1.155     1.647    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[step]_3
    SLICE_X67Y21         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.125    -0.615    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.559 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.238    -0.322    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.293 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        0.839     0.546    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/clk
    SLICE_X67Y21         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][1]/C
                         clock pessimism              0.509     1.055    
                         clock uncertainty            0.159     1.214    
    SLICE_X67Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.122    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][2]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.226ns (9.832%)  route 2.073ns (90.168%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.546ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.580    -0.652    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X84Y20         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y20         FDCE (Prop_fdce_C_Q)         0.128    -0.524 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.917     0.394    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X81Y22         LUT2 (Prop_lut2_I0_O)        0.098     0.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2182, routed)        1.155     1.647    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[step]_3
    SLICE_X67Y21         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.125    -0.615    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.559 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.238    -0.322    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.293 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        0.839     0.546    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/clk
    SLICE_X67Y21         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][2]/C
                         clock pessimism              0.509     1.055    
                         clock uncertainty            0.159     1.214    
    SLICE_X67Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.122    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][4]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.226ns (9.832%)  route 2.073ns (90.168%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.546ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.580    -0.652    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X84Y20         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y20         FDCE (Prop_fdce_C_Q)         0.128    -0.524 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.917     0.394    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X81Y22         LUT2 (Prop_lut2_I0_O)        0.098     0.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2182, routed)        1.155     1.647    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[step]_3
    SLICE_X67Y21         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.125    -0.615    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.559 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.238    -0.322    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.293 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        0.839     0.546    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/clk
    SLICE_X67Y21         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][4]/C
                         clock pessimism              0.509     1.055    
                         clock uncertainty            0.159     1.214    
    SLICE_X67Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.122    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][4]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][6]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.226ns (9.832%)  route 2.073ns (90.168%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.546ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.580    -0.652    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X84Y20         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y20         FDCE (Prop_fdce_C_Q)         0.128    -0.524 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.917     0.394    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X81Y22         LUT2 (Prop_lut2_I0_O)        0.098     0.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2182, routed)        1.155     1.647    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[step]_3
    SLICE_X67Y21         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.125    -0.615    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.559 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.238    -0.322    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.293 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        0.839     0.546    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/clk
    SLICE_X67Y21         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][6]/C
                         clock pessimism              0.509     1.055    
                         clock uncertainty            0.159     1.214    
    SLICE_X67Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.122    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][6]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[19].i_sync_gpio_input/i_sync/reg_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 0.227ns (9.830%)  route 2.082ns (90.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.551ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.575    -0.657    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/clk_out1_0
    SLICE_X75Y24         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y24         FDCE (Prop_fdce_C_Q)         0.128    -0.529 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=5, routed)           0.748     0.220    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/peripheral_subsystem_pwr_ctrl_out[rst_n]
    SLICE_X75Y24         LUT2 (Prop_lut2_I0_O)        0.099     0.319 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3475, routed)        1.334     1.653    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[19].i_sync_gpio_input/i_sync/reg_q_reg[1]_0
    SLICE_X78Y46         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[19].i_sync_gpio_input/i_sync/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.238    -0.333    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.304 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       0.855     0.551    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[19].i_sync_gpio_input/i_sync/clk_cg
    SLICE_X78Y46         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[19].i_sync_gpio_input/i_sync/reg_q_reg[0]/C
                         clock pessimism              0.509     1.060    
                         clock uncertainty            0.159     1.219    
    SLICE_X78Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.127    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[19].i_sync_gpio_input/i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.525    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  To Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       14.993ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.660ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.993ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 fall@33.333ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.449ns  (logic 0.580ns (3.324%)  route 16.869ns (96.676%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.710ns = ( 31.623 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.801    -0.915    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X95Y7          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.004     2.545    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/ndmreset_o
    SLICE_X75Y24         LUT2 (Prop_lut2_I1_O)        0.124     2.669 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3475, routed)       13.864    16.533    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg_0
    SLICE_X53Y66         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.459    31.623    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/clk_out1_0
    SLICE_X53Y66         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg/C  (IS_INVERTED)
                         clock pessimism              0.452    32.076    
                         clock uncertainty           -0.147    31.929    
    SLICE_X53Y66         FDCE (Recov_fdce_C_CLR)     -0.402    31.527    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg
  -------------------------------------------------------------------
                         required time                         31.527    
                         arrival time                         -16.533    
  -------------------------------------------------------------------
                         slack                                 14.993    

Slack (MET) :             20.399ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 fall@33.333ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        15.051ns  (logic 0.580ns (3.854%)  route 14.471ns (96.146%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.298ns = ( 34.631 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.801    -0.915    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X95Y7          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.004     2.545    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/ndmreset_o
    SLICE_X75Y24         LUT2 (Prop_lut2_I1_O)        0.124     2.669 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3475, routed)       11.467    14.136    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg_2
    SLICE_X65Y73         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.133    30.298    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/clk_out1_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    30.389 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX/O
                         net (fo=4, routed)           2.011    32.400    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX_0
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.100    32.500 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/r_counter[4]_i_4/O
                         net (fo=1, routed)           0.512    33.012    x_heep_system_i_n_368
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    33.103 f  r_counter_reg[4]_i_2/O
                         net (fo=223, routed)         1.529    34.631    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/i2s_sck_out_x
    SLICE_X65Y73         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg/C  (IS_INVERTED)
                         clock pessimism              0.452    35.084    
                         clock uncertainty           -0.147    34.937    
    SLICE_X65Y73         FDCE (Recov_fdce_C_CLR)     -0.402    34.535    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg
  -------------------------------------------------------------------
                         required time                         34.535    
                         arrival time                         -14.136    
  -------------------------------------------------------------------
                         slack                                 20.399    

Slack (MET) :             46.906ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.002ns  (logic 0.580ns (3.052%)  route 18.422ns (96.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 65.077 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.801    -0.915    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X95Y7          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.128     2.669    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X89Y45         LUT2 (Prop_lut2_I1_O)        0.124     2.793 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       15.293    18.086    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]_rep__2_0
    SLICE_X21Y45         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.579    65.077    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/clk_out1_0
    SLICE_X21Y45         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]/C
                         clock pessimism              0.466    65.544    
                         clock uncertainty           -0.147    65.397    
    SLICE_X21Y45         FDCE (Recov_fdce_C_CLR)     -0.405    64.992    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]
  -------------------------------------------------------------------
                         required time                         64.992    
                         arrival time                         -18.086    
  -------------------------------------------------------------------
                         slack                                 46.906    

Slack (MET) :             46.906ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]_rep__1/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.002ns  (logic 0.580ns (3.052%)  route 18.422ns (96.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 65.077 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.801    -0.915    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X95Y7          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.128     2.669    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X89Y45         LUT2 (Prop_lut2_I1_O)        0.124     2.793 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       15.293    18.086    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]_rep__2_0
    SLICE_X21Y45         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.579    65.077    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/clk_out1_0
    SLICE_X21Y45         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]_rep__1/C
                         clock pessimism              0.466    65.544    
                         clock uncertainty           -0.147    65.397    
    SLICE_X21Y45         FDCE (Recov_fdce_C_CLR)     -0.405    64.992    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         64.992    
                         arrival time                         -18.086    
  -------------------------------------------------------------------
                         slack                                 46.906    

Slack (MET) :             46.906ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.002ns  (logic 0.580ns (3.052%)  route 18.422ns (96.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 65.077 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.801    -0.915    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X95Y7          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.128     2.669    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X89Y45         LUT2 (Prop_lut2_I1_O)        0.124     2.793 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       15.293    18.086    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]_rep__2_0
    SLICE_X21Y45         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.579    65.077    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/clk_out1_0
    SLICE_X21Y45         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[2]/C
                         clock pessimism              0.466    65.544    
                         clock uncertainty           -0.147    65.397    
    SLICE_X21Y45         FDCE (Recov_fdce_C_CLR)     -0.405    64.992    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[2]
  -------------------------------------------------------------------
                         required time                         64.992    
                         arrival time                         -18.086    
  -------------------------------------------------------------------
                         slack                                 46.906    

Slack (MET) :             46.906ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.002ns  (logic 0.580ns (3.052%)  route 18.422ns (96.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 65.077 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.801    -0.915    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X95Y7          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.128     2.669    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X89Y45         LUT2 (Prop_lut2_I1_O)        0.124     2.793 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       15.293    18.086    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]_rep__2_0
    SLICE_X21Y45         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.579    65.077    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/clk_out1_0
    SLICE_X21Y45         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[4]/C
                         clock pessimism              0.466    65.544    
                         clock uncertainty           -0.147    65.397    
    SLICE_X21Y45         FDCE (Recov_fdce_C_CLR)     -0.405    64.992    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[4]
  -------------------------------------------------------------------
                         required time                         64.992    
                         arrival time                         -18.086    
  -------------------------------------------------------------------
                         slack                                 46.906    

Slack (MET) :             46.906ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.002ns  (logic 0.580ns (3.052%)  route 18.422ns (96.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 65.077 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.801    -0.915    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X95Y7          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.128     2.669    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X89Y45         LUT2 (Prop_lut2_I1_O)        0.124     2.793 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       15.293    18.086    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]_rep__2_0
    SLICE_X21Y45         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.579    65.077    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/clk_out1_0
    SLICE_X21Y45         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[5]/C
                         clock pessimism              0.466    65.544    
                         clock uncertainty           -0.147    65.397    
    SLICE_X21Y45         FDCE (Recov_fdce_C_CLR)     -0.405    64.992    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[5]
  -------------------------------------------------------------------
                         required time                         64.992    
                         arrival time                         -18.086    
  -------------------------------------------------------------------
                         slack                                 46.906    

Slack (MET) :             46.950ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[0]_rep/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.002ns  (logic 0.580ns (3.052%)  route 18.422ns (96.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 65.077 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.801    -0.915    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X95Y7          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.128     2.669    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X89Y45         LUT2 (Prop_lut2_I1_O)        0.124     2.793 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       15.293    18.086    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]_rep__2_0
    SLICE_X20Y45         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[0]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.579    65.077    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/clk_out1_0
    SLICE_X20Y45         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[0]_rep/C
                         clock pessimism              0.466    65.544    
                         clock uncertainty           -0.147    65.397    
    SLICE_X20Y45         FDCE (Recov_fdce_C_CLR)     -0.361    65.036    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         65.036    
                         arrival time                         -18.086    
  -------------------------------------------------------------------
                         slack                                 46.950    

Slack (MET) :             46.950ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[0]_rep__1/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.002ns  (logic 0.580ns (3.052%)  route 18.422ns (96.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 65.077 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.801    -0.915    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X95Y7          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.128     2.669    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X89Y45         LUT2 (Prop_lut2_I1_O)        0.124     2.793 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       15.293    18.086    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]_rep__2_0
    SLICE_X20Y45         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[0]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.579    65.077    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/clk_out1_0
    SLICE_X20Y45         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[0]_rep__1/C
                         clock pessimism              0.466    65.544    
                         clock uncertainty           -0.147    65.397    
    SLICE_X20Y45         FDCE (Recov_fdce_C_CLR)     -0.361    65.036    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         65.036    
                         arrival time                         -18.086    
  -------------------------------------------------------------------
                         slack                                 46.950    

Slack (MET) :             46.950ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.002ns  (logic 0.580ns (3.052%)  route 18.422ns (96.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 65.077 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.801    -0.915    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X95Y7          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.459 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          3.128     2.669    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X89Y45         LUT2 (Prop_lut2_I1_O)        0.124     2.793 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       15.293    18.086    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[1]_rep__2_0
    SLICE_X20Y45         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.579    65.077    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/clk_out1_0
    SLICE_X20Y45         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[3]/C
                         clock pessimism              0.466    65.544    
                         clock uncertainty           -0.147    65.397    
    SLICE_X20Y45         FDCE (Recov_fdce_C_CLR)     -0.361    65.036    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_rptr_reg[3]
  -------------------------------------------------------------------
                         required time                         65.036    
                         arrival time                         -18.086    
  -------------------------------------------------------------------
                         slack                                 46.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][31]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.227ns (9.943%)  route 2.056ns (90.057%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.550ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.575    -0.657    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/clk_out1_0
    SLICE_X75Y24         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y24         FDCE (Prop_fdce_C_Q)         0.128    -0.529 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=5, routed)           0.748     0.220    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/peripheral_subsystem_pwr_ctrl_out[rst_n]
    SLICE_X75Y24         LUT2 (Prop_lut2_I0_O)        0.099     0.319 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3475, routed)        1.307     1.626    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][31]_1
    SLICE_X79Y41         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.238    -0.333    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.304 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       0.854     0.550    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/clk_cg
    SLICE_X79Y41         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][31]/C
                         clock pessimism              0.509     1.059    
    SLICE_X79Y41         FDCE (Remov_fdce_C_CLR)     -0.092     0.967    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][31]
  -------------------------------------------------------------------
                         required time                         -0.967    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_data_req_q_reg[addr][2]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.227ns (9.924%)  route 2.060ns (90.076%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.550ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.575    -0.657    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/clk_out1_0
    SLICE_X75Y24         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y24         FDCE (Prop_fdce_C_Q)         0.128    -0.529 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=5, routed)           0.748     0.220    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/peripheral_subsystem_pwr_ctrl_out[rst_n]
    SLICE_X75Y24         LUT2 (Prop_lut2_I0_O)        0.099     0.319 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3475, routed)        1.312     1.631    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/status_cnt_q_reg[0]_0
    SLICE_X78Y41         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_data_req_q_reg[addr][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.238    -0.333    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.304 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       0.854     0.550    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/clk_cg
    SLICE_X78Y41         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_data_req_q_reg[addr][2]/C
                         clock pessimism              0.509     1.059    
    SLICE_X78Y41         FDCE (Remov_fdce_C_CLR)     -0.092     0.967    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_data_req_q_reg[addr][2]
  -------------------------------------------------------------------
                         required time                         -0.967    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][10]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.226ns (9.874%)  route 2.063ns (90.126%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.547ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.580    -0.652    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X84Y20         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y20         FDCE (Prop_fdce_C_Q)         0.128    -0.524 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.917     0.394    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X81Y22         LUT2 (Prop_lut2_I0_O)        0.098     0.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2182, routed)        1.145     1.637    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[step]_3
    SLICE_X72Y22         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.125    -0.615    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.559 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.238    -0.322    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.293 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        0.840     0.547    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/clk
    SLICE_X72Y22         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][10]/C
                         clock pessimism              0.509     1.056    
    SLICE_X72Y22         FDCE (Remov_fdce_C_CLR)     -0.092     0.964    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][10]
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][12]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.226ns (9.874%)  route 2.063ns (90.126%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.547ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.580    -0.652    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X84Y20         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y20         FDCE (Prop_fdce_C_Q)         0.128    -0.524 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.917     0.394    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X81Y22         LUT2 (Prop_lut2_I0_O)        0.098     0.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2182, routed)        1.145     1.637    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[step]_3
    SLICE_X72Y22         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.125    -0.615    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.559 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.238    -0.322    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.293 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        0.840     0.547    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/clk
    SLICE_X72Y22         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][12]/C
                         clock pessimism              0.509     1.056    
    SLICE_X72Y22         FDCE (Remov_fdce_C_CLR)     -0.092     0.964    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][12]
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][3]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.227ns (9.775%)  route 2.095ns (90.225%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.550ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.575    -0.657    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/clk_out1_0
    SLICE_X75Y24         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y24         FDCE (Prop_fdce_C_Q)         0.128    -0.529 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=5, routed)           0.748     0.220    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/peripheral_subsystem_pwr_ctrl_out[rst_n]
    SLICE_X75Y24         LUT2 (Prop_lut2_I0_O)        0.099     0.319 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3475, routed)        1.347     1.666    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][31]_1
    SLICE_X82Y38         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.238    -0.333    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.304 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       0.854     0.550    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/clk_cg
    SLICE_X82Y38         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][3]/C
                         clock pessimism              0.509     1.059    
    SLICE_X82Y38         FDCE (Remov_fdce_C_CLR)     -0.067     0.992    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][3]
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][1]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.226ns (9.832%)  route 2.073ns (90.168%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.546ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.580    -0.652    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X84Y20         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y20         FDCE (Prop_fdce_C_Q)         0.128    -0.524 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.917     0.394    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X81Y22         LUT2 (Prop_lut2_I0_O)        0.098     0.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2182, routed)        1.155     1.647    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[step]_3
    SLICE_X67Y21         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.125    -0.615    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.559 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.238    -0.322    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.293 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        0.839     0.546    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/clk
    SLICE_X67Y21         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][1]/C
                         clock pessimism              0.509     1.055    
    SLICE_X67Y21         FDCE (Remov_fdce_C_CLR)     -0.092     0.963    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][2]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.226ns (9.832%)  route 2.073ns (90.168%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.546ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.580    -0.652    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X84Y20         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y20         FDCE (Prop_fdce_C_Q)         0.128    -0.524 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.917     0.394    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X81Y22         LUT2 (Prop_lut2_I0_O)        0.098     0.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2182, routed)        1.155     1.647    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[step]_3
    SLICE_X67Y21         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.125    -0.615    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.559 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.238    -0.322    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.293 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        0.839     0.546    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/clk
    SLICE_X67Y21         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][2]/C
                         clock pessimism              0.509     1.055    
    SLICE_X67Y21         FDCE (Remov_fdce_C_CLR)     -0.092     0.963    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][4]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.226ns (9.832%)  route 2.073ns (90.168%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.546ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.580    -0.652    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X84Y20         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y20         FDCE (Prop_fdce_C_Q)         0.128    -0.524 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.917     0.394    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X81Y22         LUT2 (Prop_lut2_I0_O)        0.098     0.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2182, routed)        1.155     1.647    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[step]_3
    SLICE_X67Y21         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.125    -0.615    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.559 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.238    -0.322    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.293 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        0.839     0.546    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/clk
    SLICE_X67Y21         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][4]/C
                         clock pessimism              0.509     1.055    
    SLICE_X67Y21         FDCE (Remov_fdce_C_CLR)     -0.092     0.963    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][4]
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][6]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.226ns (9.832%)  route 2.073ns (90.168%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.546ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.580    -0.652    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/clk_out1_0
    SLICE_X84Y20         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y20         FDCE (Prop_fdce_C_Q)         0.128    -0.524 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=3, routed)           0.917     0.394    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/switch_onoff_signal_q_reg_1
    SLICE_X81Y22         LUT2 (Prop_lut2_I0_O)        0.098     0.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_counter_sequence_cpu_reset_i/cnt_q[1]_i_2__0/O
                         net (fo=2182, routed)        1.155     1.647    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/dcsr_q_reg[step]_3
    SLICE_X67Y21         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.125    -0.615    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.559 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.238    -0.322    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.293 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        0.839     0.546    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/clk
    SLICE_X67Y21         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][6]/C
                         clock pessimism              0.509     1.055    
    SLICE_X67Y21         FDCE (Remov_fdce_C_CLR)     -0.092     0.963    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q_reg[3][6]
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[19].i_sync_gpio_input/i_sync/reg_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 0.227ns (9.830%)  route 2.082ns (90.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.551ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.575    -0.657    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/clk_out1_0
    SLICE_X75Y24         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y24         FDCE (Prop_fdce_C_Q)         0.128    -0.529 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=5, routed)           0.748     0.220    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/peripheral_subsystem_pwr_ctrl_out[rst_n]
    SLICE_X75Y24         LUT2 (Prop_lut2_I0_O)        0.099     0.319 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3475, routed)        1.334     1.653    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[19].i_sync_gpio_input/i_sync/reg_q_reg[1]_0
    SLICE_X78Y46         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[19].i_sync_gpio_input/i_sync/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.113    -0.627    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.571 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.238    -0.333    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.304 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       0.855     0.551    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[19].i_sync_gpio_input/i_sync/clk_cg
    SLICE_X78Y46         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[19].i_sync_gpio_input/i_sync/reg_q_reg[0]/C
                         clock pessimism              0.509     1.060    
    SLICE_X78Y46         FDCE (Remov_fdce_C_CLR)     -0.092     0.968    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[19].i_sync_gpio_input/i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.685    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           523 Endpoints
Min Delay           523 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            uart_tx_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.093ns  (logic 5.277ns (47.571%)  route 5.816ns (52.429%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  uart_rx_i (INOUT)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    V16                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  uart_rx_i_IBUF_inst/O
                         net (fo=2, routed)           2.220     3.718    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_ctrl_llpbk/uart_rx_i
    SLICE_X113Y26        LUT3 (Prop_lut3_I0_O)        0.124     3.842 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_ctrl_llpbk/uart_tx_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.596     7.438    uart_tx_o_OBUF
    W14                  OBUF (Prop_obuf_I_O)         3.655    11.093 r  uart_tx_o_OBUF_inst/O
                         net (fo=0)                   0.000    11.093    uart_tx_o
    W14                                                               r  uart_tx_o (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            rst_led_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.952ns  (logic 5.213ns (47.594%)  route 5.740ns (52.406%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  rst_i (INOUT)
                         net (fo=0)                   0.000     0.000    rst_i
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  rst_i_IBUF_inst/O
                         net (fo=1515, routed)        3.724     5.232    rst_i_IBUF
    SLICE_X107Y99        LUT1 (Prop_lut1_I0_O)        0.124     5.356 r  rst_led_o_OBUF_inst_i_1/O
                         net (fo=4, routed)           2.016     7.371    rst_led_o_OBUF
    M14                  OBUF (Prop_obuf_I_O)         3.581    10.952 r  rst_led_o_OBUF_inst/O
                         net (fo=0)                   0.000    10.952    rst_led_o
    M14                                                               r  rst_led_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/i_tap_dtmcs/SEL
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.842ns  (logic 0.605ns (6.842%)  route 8.237ns (93.158%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/i_tap_dtmcs/SEL
                         net (fo=11, routed)          4.709     4.709    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/dtmcs_select
    SLICE_X107Y2         LUT4 (Prop_lut4_I2_O)        0.154     4.863 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/FSM_sequential_initiator_state_q[3]_i_3/O
                         net (fo=50, routed)          0.992     5.855    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]_1
    SLICE_X109Y4         LUT6 (Prop_lut6_I0_O)        0.327     6.182 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/req_src_d_inferred_i_3/O
                         net (fo=42, routed)          2.537     8.718    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/req_src_d_inferred_i_3_n_0
    SLICE_X91Y0          LUT3 (Prop_lut3_I1_O)        0.124     8.842 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data]_inferred_i_28/O
                         net (fo=1, routed)           0.000     8.842    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data][4]
    SLICE_X91Y0          FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/i_tap_dtmcs/SEL
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.696ns  (logic 0.605ns (6.957%)  route 8.091ns (93.043%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/i_tap_dtmcs/SEL
                         net (fo=11, routed)          4.709     4.709    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/dtmcs_select
    SLICE_X107Y2         LUT4 (Prop_lut4_I2_O)        0.154     4.863 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/FSM_sequential_initiator_state_q[3]_i_3/O
                         net (fo=50, routed)          0.992     5.855    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]_1
    SLICE_X109Y4         LUT6 (Prop_lut6_I0_O)        0.327     6.182 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/req_src_d_inferred_i_3/O
                         net (fo=42, routed)          2.390     8.572    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/req_src_d_inferred_i_3_n_0
    SLICE_X93Y0          LUT3 (Prop_lut3_I1_O)        0.124     8.696 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data]_inferred_i_27/O
                         net (fo=1, routed)           0.000     8.696    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data][5]
    SLICE_X93Y0          FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/i_tap_dtmcs/SEL
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.683ns  (logic 0.605ns (6.968%)  route 8.078ns (93.032%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/i_tap_dtmcs/SEL
                         net (fo=11, routed)          4.709     4.709    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/dtmcs_select
    SLICE_X107Y2         LUT4 (Prop_lut4_I2_O)        0.154     4.863 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/FSM_sequential_initiator_state_q[3]_i_3/O
                         net (fo=50, routed)          0.992     5.855    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]_1
    SLICE_X109Y4         LUT6 (Prop_lut6_I0_O)        0.327     6.182 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/req_src_d_inferred_i_3/O
                         net (fo=42, routed)          2.377     8.559    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/req_src_d_inferred_i_3_n_0
    SLICE_X97Y2          LUT3 (Prop_lut3_I1_O)        0.124     8.683 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data]_inferred_i_24/O
                         net (fo=1, routed)           0.000     8.683    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data][8]
    SLICE_X97Y2          FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/i_tap_dtmcs/SEL
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.617ns  (logic 0.605ns (7.021%)  route 8.012ns (92.979%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/i_tap_dtmcs/SEL
                         net (fo=11, routed)          4.709     4.709    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/dtmcs_select
    SLICE_X107Y2         LUT4 (Prop_lut4_I2_O)        0.154     4.863 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/FSM_sequential_initiator_state_q[3]_i_3/O
                         net (fo=50, routed)          0.992     5.855    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]_1
    SLICE_X109Y4         LUT6 (Prop_lut6_I0_O)        0.327     6.182 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/req_src_d_inferred_i_3/O
                         net (fo=42, routed)          2.312     8.493    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/req_src_d_inferred_i_3_n_0
    SLICE_X91Y0          LUT3 (Prop_lut3_I1_O)        0.124     8.617 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data]_inferred_i_29/O
                         net (fo=1, routed)           0.000     8.617    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data][3]
    SLICE_X91Y0          FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/i_tap_dtmcs/SEL
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.482ns  (logic 0.605ns (7.133%)  route 7.877ns (92.867%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/i_tap_dtmcs/SEL
                         net (fo=11, routed)          4.709     4.709    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/dtmcs_select
    SLICE_X107Y2         LUT4 (Prop_lut4_I2_O)        0.154     4.863 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/FSM_sequential_initiator_state_q[3]_i_3/O
                         net (fo=50, routed)          0.992     5.855    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]_1
    SLICE_X109Y4         LUT6 (Prop_lut6_I0_O)        0.327     6.182 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/req_src_d_inferred_i_3/O
                         net (fo=42, routed)          2.177     8.358    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/req_src_d_inferred_i_3_n_0
    SLICE_X97Y2          LUT3 (Prop_lut3_I1_O)        0.124     8.482 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data]_inferred_i_22/O
                         net (fo=1, routed)           0.000     8.482    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data][10]
    SLICE_X97Y2          FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/i_tap_dtmcs/SEL
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.462ns  (logic 0.605ns (7.149%)  route 7.857ns (92.851%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/i_tap_dtmcs/SEL
                         net (fo=11, routed)          4.709     4.709    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/dtmcs_select
    SLICE_X107Y2         LUT4 (Prop_lut4_I2_O)        0.154     4.863 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/FSM_sequential_initiator_state_q[3]_i_3/O
                         net (fo=50, routed)          0.992     5.855    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]_1
    SLICE_X109Y4         LUT6 (Prop_lut6_I0_O)        0.327     6.182 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/req_src_d_inferred_i_3/O
                         net (fo=42, routed)          2.156     8.338    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/req_src_d_inferred_i_3_n_0
    SLICE_X93Y0          LUT3 (Prop_lut3_I1_O)        0.124     8.462 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data]_inferred_i_31/O
                         net (fo=1, routed)           0.000     8.462    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data][1]
    SLICE_X93Y0          FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/i_tap_dtmcs/SEL
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.459ns  (logic 0.605ns (7.152%)  route 7.854ns (92.848%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/i_tap_dtmcs/SEL
                         net (fo=11, routed)          4.709     4.709    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/dtmcs_select
    SLICE_X107Y2         LUT4 (Prop_lut4_I2_O)        0.154     4.863 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/FSM_sequential_initiator_state_q[3]_i_3/O
                         net (fo=50, routed)          0.992     5.855    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]_1
    SLICE_X109Y4         LUT6 (Prop_lut6_I0_O)        0.327     6.182 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/req_src_d_inferred_i_3/O
                         net (fo=42, routed)          2.153     8.335    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/req_src_d_inferred_i_3_n_0
    SLICE_X93Y0          LUT3 (Prop_lut3_I1_O)        0.124     8.459 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data]_inferred_i_30/O
                         net (fo=1, routed)           0.000     8.459    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data][2]
    SLICE_X93Y0          FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/i_tap_dtmcs/SEL
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.311ns  (logic 0.605ns (7.280%)  route 7.706ns (92.720%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/i_tap_dtmcs/SEL
                         net (fo=11, routed)          4.709     4.709    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/dtmcs_select
    SLICE_X107Y2         LUT4 (Prop_lut4_I2_O)        0.154     4.863 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/FSM_sequential_initiator_state_q[3]_i_3/O
                         net (fo=50, routed)          0.992     5.855    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]_1
    SLICE_X109Y4         LUT6 (Prop_lut6_I0_O)        0.327     6.182 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/req_src_d_inferred_i_3/O
                         net (fo=42, routed)          2.005     8.187    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/req_src_d_inferred_i_3_n_0
    SLICE_X101Y2         LUT3 (Prop_lut3_I1_O)        0.124     8.311 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data]_inferred_i_15/O
                         net (fo=1, routed)           0.000     8.311    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data][17]
    SLICE_X101Y2         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/i_sync/reg_q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/i_sync/reg_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y4         FDCE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/i_sync/reg_q_reg[0]/C
    SLICE_X109Y4         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/i_sync/reg_q_reg[0]/Q
                         net (fo=1, routed)           0.054     0.182    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/i_sync/reg_q[0]
    SLICE_X109Y4         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/i_sync/reg_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y8         FDCE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/C
    SLICE_X113Y8         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.197    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q[0]
    SLICE_X113Y8         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y3         FDCE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[0]/C
    SLICE_X110Y3         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[0]/Q
                         net (fo=1, routed)           0.065     0.206    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q[0]
    SLICE_X110Y3         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y4         FDCE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/C
    SLICE_X112Y4         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.220    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q[0]
    SLICE_X112Y4         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y3         FDCE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[1]/C
    SLICE_X110Y3         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[1]/Q
                         net (fo=1, routed)           0.119     0.247    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q[1]
    SLICE_X110Y3         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/data_q_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.186ns (74.990%)  route 0.062ns (25.010%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y6         FDRE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][29]/C
    SLICE_X106Y6         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][29]/Q
                         net (fo=2, routed)           0.062     0.203    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q[data][29]
    SLICE_X107Y6         LUT6 (Prop_lut6_I3_O)        0.045     0.248 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_q[29]_i_1__5/O
                         net (fo=1, routed)           0.000     0.248    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/data_d[29]
    SLICE_X107Y6         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/data_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/dr_q_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/data_q_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.186ns (74.636%)  route 0.063ns (25.364%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y1          FDCE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/dr_q_reg[11]/C
    SLICE_X99Y1          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/dr_q_reg[11]/Q
                         net (fo=2, routed)           0.063     0.204    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_q_reg[31][9]
    SLICE_X98Y1          LUT6 (Prop_lut6_I5_O)        0.045     0.249 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_q[9]_i_1__5/O
                         net (fo=1, routed)           0.000     0.249    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/data_d[9]
    SLICE_X98Y1          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/data_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/data_q_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.186ns (74.383%)  route 0.064ns (25.617%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y6         FDRE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][24]/C
    SLICE_X106Y6         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][24]/Q
                         net (fo=2, routed)           0.064     0.205    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q[data][24]
    SLICE_X107Y6         LUT6 (Prop_lut6_I3_O)        0.045     0.250 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_q[24]_i_1__5/O
                         net (fo=1, routed)           0.000     0.250    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/data_d[24]
    SLICE_X107Y6         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/data_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/dr_q_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/data_q_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y1          FDCE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/dr_q_reg[12]/C
    SLICE_X99Y1          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/dr_q_reg[12]/Q
                         net (fo=2, routed)           0.068     0.209    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_q_reg[31][10]
    SLICE_X98Y1          LUT6 (Prop_lut6_I5_O)        0.045     0.254 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_q[10]_i_1__5/O
                         net (fo=1, routed)           0.000     0.254    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/data_d[10]
    SLICE_X98Y1          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/data_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/data_q_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/dr_q_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.209ns (76.490%)  route 0.064ns (23.510%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y1          FDCE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/data_q_reg[7]/C
    SLICE_X98Y1          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/data_q_reg[7]/Q
                         net (fo=2, routed)           0.064     0.228    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/dr_q_reg[33][7]
    SLICE_X99Y1          LUT5 (Prop_lut5_I1_O)        0.045     0.273 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/dr_q[9]_i_1/O
                         net (fo=1, routed)           0.000     0.273    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/dr_d[9]
    SLICE_X99Y1          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/dr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  To Clock:  

Max Delay           229 Endpoints
Min Delay           229 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            i2s_sck_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.796ns  (logic 4.659ns (29.495%)  route 11.137ns (70.505%))
  Logic Levels:           5  (BUFGCTRL=2 LUT2=1 LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    34.784 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    36.069    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    28.310 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    30.516    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    30.617 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.631    32.248    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/clk_out1_0
    SLICE_X53Y66         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y66         FDCE (Prop_fdce_C_Q)         0.459    32.707 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg/Q
                         net (fo=2, routed)           1.608    34.315    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_mux/xilinx_i_clk_mux2_i/i_BUFGMUX_2
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.124    34.439 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_mux/xilinx_i_clk_mux2_i/i_BUFGMUX_i_1/O
                         net (fo=1, routed)           0.719    35.158    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_mux/xilinx_i_clk_mux2_i/odd_clk
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101    35.259 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_mux/xilinx_i_clk_mux2_i/i_BUFGMUX/O
                         net (fo=1, routed)           0.146    35.405    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/generated_clock
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    35.506 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX/O
                         net (fo=4, routed)           2.315    37.821    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX_0
    SLICE_X50Y47         LUT4 (Prop_lut4_I0_O)        0.146    37.967 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/xilinx_iobuf_i_i_1__30/O
                         net (fo=1, routed)           6.349    44.316    x_heep_system_i/pad_ring_i/pad_i2s_sck_i/xilinx_iobuf_i/I
    B19                  OBUFT (Prop_obuft_I_O)       3.728    48.044 r  x_heep_system_i/pad_ring_i/pad_i2s_sck_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    48.044    i2s_sck_io
    B19                                                               r  i2s_sck_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            i2s_ws_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.033ns  (logic 4.108ns (40.944%)  route 5.925ns (59.056%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    34.784 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    36.069    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    28.310 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    30.516    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    30.617 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.146    30.763    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/clk_out1_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101    30.864 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX/O
                         net (fo=4, routed)           2.315    33.179    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX_0
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.124    33.303 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/r_counter[4]_i_4/O
                         net (fo=1, routed)           0.578    33.881    x_heep_system_i_n_368
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    33.982 f  r_counter_reg[4]_i_2/O
                         net (fo=223, routed)         1.700    35.682    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/i2s_sck_out_x
    SLICE_X65Y73         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDCE (Prop_fdce_C_Q)         0.459    36.141 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg/Q
                         net (fo=9, routed)           0.730    36.871    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg_0
    SLICE_X67Y71         LUT4 (Prop_lut4_I0_O)        0.124    36.995 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/xilinx_iobuf_i_i_1__29/O
                         net (fo=1, routed)           5.195    42.190    x_heep_system_i/pad_ring_i/pad_i2s_ws_i/xilinx_iobuf_i/I
    B20                  OBUFT (Prop_obuft_I_O)       3.525    45.715 r  x_heep_system_i/pad_ring_i/pad_i2s_ws_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    45.715    i2s_ws_io
    B20                                                               r  i2s_ws_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io1_90_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            spi_flash_sd_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.416ns  (logic 4.280ns (41.094%)  route 6.136ns (58.906%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    34.784 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    36.069    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    28.310 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    30.516    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    30.617 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.730    32.347    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/clk_out1_0
    SLICE_X70Y38         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io1_90_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y38         FDRE (Prop_fdre_C_Q)         0.459    32.806 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io1_90_reg/Q
                         net (fo=1, routed)           0.856    33.662    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xfer_io1_90
    SLICE_X70Y38         LUT5 (Prop_lut5_I0_O)        0.124    33.786 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_3/O
                         net (fo=1, routed)           1.536    35.322    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_spi_core/u_shift_reg/xilinx_iobuf_i_1
    SLICE_X56Y50         LUT6 (Prop_lut6_I4_O)        0.124    35.446 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_spi_core/u_shift_reg/xilinx_iobuf_i_i_1__17/O
                         net (fo=1, routed)           3.743    39.190    x_heep_system_i/pad_ring_i/pad_spi_flash_sd_1_i/xilinx_iobuf_i/I
    Y19                  OBUFT (Prop_obuft_I_O)       3.573    42.763 r  x_heep_system_i/pad_ring_i/pad_spi_flash_sd_1_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    42.763    spi_flash_sd_io[1]
    Y19                                                               r  spi_flash_sd_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io3_90_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            spi_flash_sd_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.242ns  (logic 4.331ns (42.287%)  route 5.911ns (57.713%))
  Logic Levels:           3  (LUT5=2 OBUFT=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    34.784 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    36.069    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    28.310 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    30.516    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    30.617 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.730    32.347    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/clk_out1_0
    SLICE_X70Y38         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io3_90_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y38         FDRE (Prop_fdre_C_Q)         0.459    32.806 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io3_90_reg/Q
                         net (fo=1, routed)           0.686    33.492    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xfer_io3_90
    SLICE_X70Y38         LUT5 (Prop_lut5_I0_O)        0.124    33.616 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_3__1/O
                         net (fo=1, routed)           0.827    34.444    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_3__1_n_0
    SLICE_X72Y39         LUT5 (Prop_lut5_I0_O)        0.124    34.568 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_1__0/O
                         net (fo=1, routed)           4.397    38.965    x_heep_system_i/pad_ring_i/pad_spi_flash_sd_3_i/xilinx_iobuf_i/I
    Y16                  OBUFT (Prop_obuft_I_O)       3.624    42.589 r  x_heep_system_i/pad_ring_i/pad_spi_flash_sd_3_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    42.589    spi_flash_sd_io[3]
    Y16                                                               r  spi_flash_sd_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io0_90_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            spi_flash_sd_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.709ns  (logic 4.501ns (46.361%)  route 5.208ns (53.639%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    34.784 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    36.069    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    28.310 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    30.516    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    30.617 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.729    32.346    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/clk_out1_0
    SLICE_X69Y37         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io0_90_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y37         FDRE (Prop_fdre_C_Q)         0.459    32.805 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io0_90_reg/Q
                         net (fo=1, routed)           0.343    33.148    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xfer_io0_90
    SLICE_X69Y37         LUT5 (Prop_lut5_I0_O)        0.124    33.272 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_3__0/O
                         net (fo=1, routed)           1.198    34.470    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_3__0_n_0
    SLICE_X69Y49         LUT3 (Prop_lut3_I0_O)        0.152    34.622 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_1/O
                         net (fo=1, routed)           3.667    38.289    x_heep_system_i/pad_ring_i/pad_spi_flash_sd_0_i/xilinx_iobuf_i/I
    U19                  OBUFT (Prop_obuft_I_O)       3.766    42.055 r  x_heep_system_i/pad_ring_i/pad_spi_flash_sd_0_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    42.055    spi_flash_sd_io[0]
    U19                                                               r  spi_flash_sd_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io2_90_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            spi_flash_sd_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.748ns  (logic 4.252ns (48.605%)  route 4.496ns (51.395%))
  Logic Levels:           3  (LUT5=2 OBUFT=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    34.784 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    36.069    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    28.310 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    30.516    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    30.617 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.731    32.348    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/clk_out1_0
    SLICE_X70Y39         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io2_90_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y39         FDRE (Prop_fdre_C_Q)         0.459    32.807 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io2_90_reg/Q
                         net (fo=1, routed)           0.856    33.663    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xfer_io2_90
    SLICE_X70Y39         LUT5 (Prop_lut5_I0_O)        0.124    33.787 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_3__2/O
                         net (fo=1, routed)           0.422    34.209    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_3__2_n_0
    SLICE_X72Y39         LUT5 (Prop_lut5_I0_O)        0.124    34.333 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_1__1/O
                         net (fo=1, routed)           3.218    37.551    x_heep_system_i/pad_ring_i/pad_spi_flash_sd_2_i/xilinx_iobuf_i/I
    W18                  OBUFT (Prop_obuft_I_O)       3.545    41.096 r  x_heep_system_i/pad_ring_i/pad_spi_flash_sd_2_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    41.096    spi_flash_sd_io[2]
    W18                                                               r  spi_flash_sd_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_state_q_reg_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            spi2_sd_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.243ns  (logic 7.447ns (20.548%)  route 28.796ns (79.452%))
  Logic Levels:           20  (CARRY4=4 LUT3=3 LUT4=4 LUT5=5 LUT6=3 OBUFT=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.319    -0.398    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.274 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.576     0.303    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.404 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       1.736     2.140    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/clk_cg
    SLICE_X86Y45         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_state_q_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y45         FDCE (Prop_fdce_C_Q)         0.478     2.618 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_state_q_reg_rep__1/Q
                         net (fo=122, routed)         1.940     4.558    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[0]_260
    SLICE_X78Y42         LUT5 (Prop_lut5_I2_O)        0.295     4.853 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_386__0/O
                         net (fo=1, routed)           0.000     4.853    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_386__0_n_0
    SLICE_X78Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.385 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_313/CO[3]
                         net (fo=1, routed)           0.000     5.385    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_313_n_0
    SLICE_X78Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.499 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_231/CO[3]
                         net (fo=1, routed)           0.000     5.499    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_231_n_0
    SLICE_X78Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.613 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000     5.613    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_119_n_0
    SLICE_X78Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.727 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_31/CO[3]
                         net (fo=2, routed)           1.589     7.316    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/i_addr_decode_soc_regbus_periph_xbar/idx_o216_in
    SLICE_X85Y44         LUT4 (Prop_lut4_I2_O)        0.124     7.440 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_15__0/O
                         net (fo=10, routed)          0.973     8.413    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_15__0_n_0
    SLICE_X85Y48         LUT4 (Prop_lut4_I2_O)        0.152     8.565 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_5__10/O
                         net (fo=122, routed)         6.330    14.895    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_5__10_n_0
    SLICE_X83Y81         LUT4 (Prop_lut4_I0_O)        0.332    15.227 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/gen_normal_fifo.fifo_rptr[6]_i_4__4/O
                         net (fo=8, routed)           1.446    16.673    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/consumer_data_req_q_reg[we]_0
    SLICE_X82Y82         LUT5 (Prop_lut5_I4_O)        0.124    16.797 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_4__10/O
                         net (fo=6, routed)           0.754    17.551    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_4__10_n_0
    SLICE_X82Y83         LUT4 (Prop_lut4_I3_O)        0.124    17.675 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[15]_i_2__3/O
                         net (fo=5, routed)           0.601    18.276    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[15]_i_2__3_n_0
    SLICE_X81Y83         LUT6 (Prop_lut6_I1_O)        0.124    18.400 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/i___179_i_2/O
                         net (fo=71, routed)          1.504    19.904    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/gen_normal_fifo.rdata_int1__0
    SLICE_X80Y89         LUT5 (Prop_lut5_I1_O)        0.124    20.028 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/i___179/O
                         net (fo=2, routed)           1.096    21.124    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/i___179_n_0
    SLICE_X80Y85         LUT3 (Prop_lut3_I0_O)        0.150    21.274 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/i___47/O
                         net (fo=5, routed)           0.900    22.173    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/new_command_cpha1_reg_2
    SLICE_X66Y87         LUT5 (Prop_lut5_I0_O)        0.326    22.499 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/new_command_cpha1_i_2__1/O
                         net (fo=3, routed)           0.758    23.258    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/u_sck_flop/gen_generic.u_impl_generic/new_command_cpha1_reg_1
    SLICE_X65Y87         LUT6 (Prop_lut6_I1_O)        0.124    23.382 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/u_sck_flop/gen_generic.u_impl_generic/new_command_cpha1_i_1__1/O
                         net (fo=82, routed)          1.704    25.086    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/csaat_q_reg_0
    SLICE_X82Y87         LUT3 (Prop_lut3_I1_O)        0.124    25.210 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/cpha_q_i_1__1/O
                         net (fo=13, routed)          1.856    27.066    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/cpha
    SLICE_X63Y87         LUT3 (Prop_lut3_I1_O)        0.124    27.190 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/i___40_i_2__1/O
                         net (fo=19, routed)          2.504    29.694    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/speed_cpha1_reg[0]_0
    SLICE_X64Y67         LUT6 (Prop_lut6_I5_O)        0.124    29.818 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/xilinx_iobuf_i_i_2/O
                         net (fo=2, routed)           1.181    31.000    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_1_mode_28/spi2_sd_3_oe_x
    SLICE_X65Y61         LUT5 (Prop_lut5_I4_O)        0.124    31.124 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_1_mode_28/xilinx_iobuf_i_i_1__41/O
                         net (fo=1, routed)           3.659    34.783    x_heep_system_i/pad_ring_i/pad_spi2_sd_2_i/xilinx_iobuf_i/T
    T16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.600    38.383 r  x_heep_system_i/pad_ring_i/pad_spi2_sd_2_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    38.383    spi2_sd_io[2]
    T16                                                               r  spi2_sd_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_state_q_reg_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            spi2_sd_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.179ns  (logic 7.391ns (21.008%)  route 27.789ns (78.992%))
  Logic Levels:           20  (CARRY4=4 LUT3=3 LUT4=4 LUT5=5 LUT6=3 OBUFT=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.319    -0.398    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.274 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.576     0.303    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.404 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       1.736     2.140    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/clk_cg
    SLICE_X86Y45         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_state_q_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y45         FDCE (Prop_fdce_C_Q)         0.478     2.618 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_state_q_reg_rep__1/Q
                         net (fo=122, routed)         1.940     4.558    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[0]_260
    SLICE_X78Y42         LUT5 (Prop_lut5_I2_O)        0.295     4.853 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_386__0/O
                         net (fo=1, routed)           0.000     4.853    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_386__0_n_0
    SLICE_X78Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.385 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_313/CO[3]
                         net (fo=1, routed)           0.000     5.385    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_313_n_0
    SLICE_X78Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.499 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_231/CO[3]
                         net (fo=1, routed)           0.000     5.499    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_231_n_0
    SLICE_X78Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.613 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000     5.613    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_119_n_0
    SLICE_X78Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.727 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_31/CO[3]
                         net (fo=2, routed)           1.589     7.316    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/i_addr_decode_soc_regbus_periph_xbar/idx_o216_in
    SLICE_X85Y44         LUT4 (Prop_lut4_I2_O)        0.124     7.440 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_15__0/O
                         net (fo=10, routed)          0.973     8.413    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_15__0_n_0
    SLICE_X85Y48         LUT4 (Prop_lut4_I2_O)        0.152     8.565 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_5__10/O
                         net (fo=122, routed)         6.330    14.895    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_5__10_n_0
    SLICE_X83Y81         LUT4 (Prop_lut4_I0_O)        0.332    15.227 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/gen_normal_fifo.fifo_rptr[6]_i_4__4/O
                         net (fo=8, routed)           1.446    16.673    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/consumer_data_req_q_reg[we]_0
    SLICE_X82Y82         LUT5 (Prop_lut5_I4_O)        0.124    16.797 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_4__10/O
                         net (fo=6, routed)           0.754    17.551    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_4__10_n_0
    SLICE_X82Y83         LUT4 (Prop_lut4_I3_O)        0.124    17.675 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[15]_i_2__3/O
                         net (fo=5, routed)           0.601    18.276    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[15]_i_2__3_n_0
    SLICE_X81Y83         LUT6 (Prop_lut6_I1_O)        0.124    18.400 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/i___179_i_2/O
                         net (fo=71, routed)          1.504    19.904    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/gen_normal_fifo.rdata_int1__0
    SLICE_X80Y89         LUT5 (Prop_lut5_I1_O)        0.124    20.028 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/i___179/O
                         net (fo=2, routed)           1.096    21.124    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/i___179_n_0
    SLICE_X80Y85         LUT3 (Prop_lut3_I0_O)        0.150    21.274 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/i___47/O
                         net (fo=5, routed)           0.900    22.173    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/new_command_cpha1_reg_2
    SLICE_X66Y87         LUT5 (Prop_lut5_I0_O)        0.326    22.499 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/new_command_cpha1_i_2__1/O
                         net (fo=3, routed)           0.758    23.258    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/u_sck_flop/gen_generic.u_impl_generic/new_command_cpha1_reg_1
    SLICE_X65Y87         LUT6 (Prop_lut6_I1_O)        0.124    23.382 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/u_sck_flop/gen_generic.u_impl_generic/new_command_cpha1_i_1__1/O
                         net (fo=82, routed)          1.704    25.086    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/csaat_q_reg_0
    SLICE_X82Y87         LUT3 (Prop_lut3_I1_O)        0.124    25.210 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/cpha_q_i_1__1/O
                         net (fo=13, routed)          1.856    27.066    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/cpha
    SLICE_X63Y87         LUT3 (Prop_lut3_I1_O)        0.124    27.190 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/i___40_i_2__1/O
                         net (fo=19, routed)          2.504    29.694    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/speed_cpha1_reg[0]_0
    SLICE_X64Y67         LUT6 (Prop_lut6_I5_O)        0.124    29.818 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/xilinx_iobuf_i_i_2/O
                         net (fo=2, routed)           1.186    31.005    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_1_mode_29/spi2_sd_3_oe_x
    SLICE_X65Y61         LUT5 (Prop_lut5_I4_O)        0.124    31.129 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_1_mode_29/xilinx_iobuf_i_i_2__17/O
                         net (fo=1, routed)           2.647    33.775    x_heep_system_i/pad_ring_i/pad_spi2_sd_3_i/xilinx_iobuf_i/T
    R17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.544    37.319 r  x_heep_system_i/pad_ring_i/pad_spi2_sd_3_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    37.319    spi2_sd_io[3]
    R17                                                               r  spi2_sd_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_state_q_reg_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            spi2_sd_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.771ns  (logic 7.428ns (21.363%)  route 27.343ns (78.637%))
  Logic Levels:           20  (CARRY4=4 LUT3=3 LUT4=4 LUT5=5 LUT6=3 OBUFT=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.319    -0.398    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.274 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.576     0.303    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.404 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       1.736     2.140    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/clk_cg
    SLICE_X86Y45         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_state_q_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y45         FDCE (Prop_fdce_C_Q)         0.478     2.618 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_state_q_reg_rep__1/Q
                         net (fo=122, routed)         1.940     4.558    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[0]_260
    SLICE_X78Y42         LUT5 (Prop_lut5_I2_O)        0.295     4.853 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_386__0/O
                         net (fo=1, routed)           0.000     4.853    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_386__0_n_0
    SLICE_X78Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.385 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_313/CO[3]
                         net (fo=1, routed)           0.000     5.385    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_313_n_0
    SLICE_X78Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.499 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_231/CO[3]
                         net (fo=1, routed)           0.000     5.499    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_231_n_0
    SLICE_X78Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.613 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000     5.613    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_119_n_0
    SLICE_X78Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.727 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_31/CO[3]
                         net (fo=2, routed)           1.589     7.316    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/i_addr_decode_soc_regbus_periph_xbar/idx_o216_in
    SLICE_X85Y44         LUT4 (Prop_lut4_I2_O)        0.124     7.440 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_15__0/O
                         net (fo=10, routed)          0.973     8.413    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_15__0_n_0
    SLICE_X85Y48         LUT4 (Prop_lut4_I2_O)        0.152     8.565 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_5__10/O
                         net (fo=122, routed)         6.330    14.895    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_5__10_n_0
    SLICE_X83Y81         LUT4 (Prop_lut4_I0_O)        0.332    15.227 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/gen_normal_fifo.fifo_rptr[6]_i_4__4/O
                         net (fo=8, routed)           1.446    16.673    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/consumer_data_req_q_reg[we]_0
    SLICE_X82Y82         LUT5 (Prop_lut5_I4_O)        0.124    16.797 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_4__10/O
                         net (fo=6, routed)           0.754    17.551    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_4__10_n_0
    SLICE_X82Y83         LUT4 (Prop_lut4_I3_O)        0.124    17.675 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[15]_i_2__3/O
                         net (fo=5, routed)           0.601    18.276    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[15]_i_2__3_n_0
    SLICE_X81Y83         LUT6 (Prop_lut6_I1_O)        0.124    18.400 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/i___179_i_2/O
                         net (fo=71, routed)          1.504    19.904    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/gen_normal_fifo.rdata_int1__0
    SLICE_X80Y89         LUT5 (Prop_lut5_I1_O)        0.124    20.028 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/i___179/O
                         net (fo=2, routed)           1.096    21.124    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/i___179_n_0
    SLICE_X80Y85         LUT3 (Prop_lut3_I0_O)        0.150    21.274 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/i___47/O
                         net (fo=5, routed)           0.900    22.173    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/new_command_cpha1_reg_2
    SLICE_X66Y87         LUT5 (Prop_lut5_I0_O)        0.326    22.499 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/new_command_cpha1_i_2__1/O
                         net (fo=3, routed)           0.758    23.258    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/u_sck_flop/gen_generic.u_impl_generic/new_command_cpha1_reg_1
    SLICE_X65Y87         LUT6 (Prop_lut6_I1_O)        0.124    23.382 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/u_sck_flop/gen_generic.u_impl_generic/new_command_cpha1_i_1__1/O
                         net (fo=82, routed)          1.704    25.086    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/csaat_q_reg_0
    SLICE_X82Y87         LUT3 (Prop_lut3_I1_O)        0.124    25.210 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/cpha_q_i_1__1/O
                         net (fo=13, routed)          1.856    27.066    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/cpha
    SLICE_X63Y87         LUT3 (Prop_lut3_I1_O)        0.124    27.190 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/i___40_i_2__1/O
                         net (fo=19, routed)          2.110    29.300    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/speed_cpha1_reg[0]_0
    SLICE_X64Y67         LUT6 (Prop_lut6_I5_O)        0.124    29.424 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/xilinx_iobuf_i_i_4__3/O
                         net (fo=1, routed)           1.082    30.505    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_1_mode_26/spi2_sd_0_oe_x
    SLICE_X64Y62         LUT5 (Prop_lut5_I4_O)        0.124    30.629 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_1_mode_26/xilinx_iobuf_i_i_2__15/O
                         net (fo=1, routed)           2.700    33.330    x_heep_system_i/pad_ring_i/pad_spi2_sd_0_i/xilinx_iobuf_i/T
    V17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.581    36.911 r  x_heep_system_i/pad_ring_i/pad_spi2_sd_0_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    36.911    spi2_sd_io[0]
    V17                                                               r  spi2_sd_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_state_q_reg_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            spi2_sd_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.724ns  (logic 7.420ns (21.370%)  route 27.303ns (78.630%))
  Logic Levels:           20  (CARRY4=4 LUT3=3 LUT4=4 LUT5=5 LUT6=3 OBUFT=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.319    -0.398    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.274 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.576     0.303    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.404 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       1.736     2.140    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/clk_cg
    SLICE_X86Y45         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_state_q_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y45         FDCE (Prop_fdce_C_Q)         0.478     2.618 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_state_q_reg_rep__1/Q
                         net (fo=122, routed)         1.940     4.558    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[0]_260
    SLICE_X78Y42         LUT5 (Prop_lut5_I2_O)        0.295     4.853 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_386__0/O
                         net (fo=1, routed)           0.000     4.853    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_386__0_n_0
    SLICE_X78Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.385 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_313/CO[3]
                         net (fo=1, routed)           0.000     5.385    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_313_n_0
    SLICE_X78Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.499 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_231/CO[3]
                         net (fo=1, routed)           0.000     5.499    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_231_n_0
    SLICE_X78Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.613 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000     5.613    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_119_n_0
    SLICE_X78Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.727 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_31/CO[3]
                         net (fo=2, routed)           1.589     7.316    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/i_addr_decode_soc_regbus_periph_xbar/idx_o216_in
    SLICE_X85Y44         LUT4 (Prop_lut4_I2_O)        0.124     7.440 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_15__0/O
                         net (fo=10, routed)          0.973     8.413    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_15__0_n_0
    SLICE_X85Y48         LUT4 (Prop_lut4_I2_O)        0.152     8.565 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_5__10/O
                         net (fo=122, routed)         6.330    14.895    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_5__10_n_0
    SLICE_X83Y81         LUT4 (Prop_lut4_I0_O)        0.332    15.227 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/gen_normal_fifo.fifo_rptr[6]_i_4__4/O
                         net (fo=8, routed)           1.446    16.673    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/consumer_data_req_q_reg[we]_0
    SLICE_X82Y82         LUT5 (Prop_lut5_I4_O)        0.124    16.797 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_4__10/O
                         net (fo=6, routed)           0.754    17.551    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_4__10_n_0
    SLICE_X82Y83         LUT4 (Prop_lut4_I3_O)        0.124    17.675 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[15]_i_2__3/O
                         net (fo=5, routed)           0.601    18.276    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[15]_i_2__3_n_0
    SLICE_X81Y83         LUT6 (Prop_lut6_I1_O)        0.124    18.400 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/i___179_i_2/O
                         net (fo=71, routed)          1.504    19.904    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/gen_normal_fifo.rdata_int1__0
    SLICE_X80Y89         LUT5 (Prop_lut5_I1_O)        0.124    20.028 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/i___179/O
                         net (fo=2, routed)           1.096    21.124    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/i___179_n_0
    SLICE_X80Y85         LUT3 (Prop_lut3_I0_O)        0.150    21.274 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/i___47/O
                         net (fo=5, routed)           0.900    22.173    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/new_command_cpha1_reg_2
    SLICE_X66Y87         LUT5 (Prop_lut5_I0_O)        0.326    22.499 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/new_command_cpha1_i_2__1/O
                         net (fo=3, routed)           0.758    23.258    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/u_sck_flop/gen_generic.u_impl_generic/new_command_cpha1_reg_1
    SLICE_X65Y87         LUT6 (Prop_lut6_I1_O)        0.124    23.382 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/u_sck_flop/gen_generic.u_impl_generic/new_command_cpha1_i_1__1/O
                         net (fo=82, routed)          1.704    25.086    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/csaat_q_reg_0
    SLICE_X82Y87         LUT3 (Prop_lut3_I1_O)        0.124    25.210 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/cpha_q_i_1__1/O
                         net (fo=13, routed)          1.856    27.066    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/cpha
    SLICE_X63Y87         LUT3 (Prop_lut3_I1_O)        0.124    27.190 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/i___40_i_2__1/O
                         net (fo=19, routed)          2.497    29.687    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/speed_cpha1_reg[0]_0
    SLICE_X64Y67         LUT6 (Prop_lut6_I1_O)        0.124    29.811 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/xilinx_iobuf_i_i_3__4/O
                         net (fo=1, routed)           0.708    30.519    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_1_mode_27/spi2_sd_1_oe_x
    SLICE_X64Y57         LUT5 (Prop_lut5_I4_O)        0.124    30.643 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_1_mode_27/xilinx_iobuf_i_i_2__16/O
                         net (fo=1, routed)           2.647    33.290    x_heep_system_i/pad_ring_i/pad_spi2_sd_1_i/xilinx_iobuf_i/T
    V18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.573    36.863 r  x_heep_system_i/pad_ring_i/pad_spi2_sd_1_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    36.863    spi2_sd_io[1]
    V18                                                               r  spi2_sd_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][13]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.654ns  (logic 0.518ns (79.180%)  route 0.136ns (20.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.625    -1.543    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/clk_out1_0
    SLICE_X102Y5         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y5         FDRE (Prop_fdre_C_Q)         0.418    -1.125 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][13]/Q
                         net (fo=2, routed)           0.136    -0.989    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]_0[13]
    SLICE_X103Y5         LUT5 (Prop_lut5_I4_O)        0.100    -0.889 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data]_inferred_i_19/O
                         net (fo=1, routed)           0.000    -0.889    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data][13]
    SLICE_X103Y5         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.654ns  (logic 0.518ns (79.180%)  route 0.136ns (20.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.625    -1.543    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/clk_out1_0
    SLICE_X96Y0          FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y0          FDRE (Prop_fdre_C_Q)         0.418    -1.125 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][4]/Q
                         net (fo=2, routed)           0.136    -0.989    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]_0[4]
    SLICE_X97Y0          LUT5 (Prop_lut5_I4_O)        0.100    -0.889 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data]_inferred_i_28/O
                         net (fo=1, routed)           0.000    -0.889    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data][4]
    SLICE_X97Y0          FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][11]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.654ns  (logic 0.518ns (79.180%)  route 0.136ns (20.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.626    -1.542    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/clk_out1_0
    SLICE_X98Y2          FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y2          FDRE (Prop_fdre_C_Q)         0.418    -1.124 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][11]/Q
                         net (fo=2, routed)           0.136    -0.988    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]_0[11]
    SLICE_X99Y2          LUT5 (Prop_lut5_I4_O)        0.100    -0.888 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data]_inferred_i_21/O
                         net (fo=1, routed)           0.000    -0.888    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data][11]
    SLICE_X99Y2          FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][9]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.658ns  (logic 0.518ns (78.699%)  route 0.140ns (21.301%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.625    -1.543    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/clk_out1_0
    SLICE_X96Y1          FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y1          FDRE (Prop_fdre_C_Q)         0.418    -1.125 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][9]/Q
                         net (fo=2, routed)           0.140    -0.985    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]_0[9]
    SLICE_X97Y1          LUT5 (Prop_lut5_I4_O)        0.100    -0.885 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data]_inferred_i_23/O
                         net (fo=1, routed)           0.000    -0.885    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data][9]
    SLICE_X97Y1          FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][18]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.658ns  (logic 0.518ns (78.699%)  route 0.140ns (21.301%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.626    -1.542    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/clk_out1_0
    SLICE_X104Y3         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y3         FDRE (Prop_fdre_C_Q)         0.418    -1.124 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][18]/Q
                         net (fo=2, routed)           0.140    -0.984    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]_0[18]
    SLICE_X105Y3         LUT5 (Prop_lut5_I4_O)        0.100    -0.884 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data]_inferred_i_14/O
                         net (fo=1, routed)           0.000    -0.884    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data][18]
    SLICE_X105Y3         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/req_src_q_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.614ns  (logic 0.367ns (59.755%)  route 0.247ns (40.245%))
  Logic Levels:           0  
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.700    -1.468    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/clk_out1_0
    SLICE_X113Y9         FDPE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/req_src_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y9         FDPE (Prop_fdpe_C_Q)         0.367    -1.101 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/req_src_q_reg/Q
                         net (fo=1, routed)           0.247    -0.854    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]_0[0]
    SLICE_X113Y8         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.747ns  (logic 0.518ns (69.325%)  route 0.229ns (30.675%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.625    -1.543    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/clk_out1_0
    SLICE_X96Y0          FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y0          FDRE (Prop_fdre_C_Q)         0.418    -1.125 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][5]/Q
                         net (fo=2, routed)           0.229    -0.896    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]_0[5]
    SLICE_X97Y0          LUT5 (Prop_lut5_I4_O)        0.100    -0.796 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data]_inferred_i_27/O
                         net (fo=1, routed)           0.000    -0.796    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data][5]
    SLICE_X97Y0          FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][12]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.747ns  (logic 0.518ns (69.325%)  route 0.229ns (30.675%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.626    -1.542    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/clk_out1_0
    SLICE_X98Y2          FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y2          FDRE (Prop_fdre_C_Q)         0.418    -1.124 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][12]/Q
                         net (fo=2, routed)           0.229    -0.895    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]_0[12]
    SLICE_X99Y2          LUT5 (Prop_lut5_I4_O)        0.100    -0.795 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data]_inferred_i_20/O
                         net (fo=1, routed)           0.000    -0.795    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data][12]
    SLICE_X99Y2          FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/i_sync/reg_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.712ns  (logic 0.337ns (47.349%)  route 0.375ns (52.651%))
  Logic Levels:           0  
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.700    -1.468    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/clk_out1_0
    SLICE_X109Y3         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y3         FDCE (Prop_fdce_C_Q)         0.337    -1.131 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/ack_dst_q_reg/Q
                         net (fo=44, routed)          0.375    -0.757    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/i_sync/D[0]
    SLICE_X109Y4         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.762ns  (logic 0.367ns (48.170%)  route 0.395ns (51.830%))
  Logic Levels:           0  
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.703    -1.465    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/clk_out1_0
    SLICE_X113Y0         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y0         FDCE (Prop_fdce_C_Q)         0.367    -1.098 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/ack_dst_q_reg/Q
                         net (fo=1, routed)           0.395    -0.704    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]_0[0]
    SLICE_X113Y1         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  To Clock:  

Max Delay           229 Endpoints
Min Delay           229 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            i2s_sck_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.796ns  (logic 4.659ns (29.495%)  route 11.137ns (70.505%))
  Logic Levels:           5  (BUFGCTRL=2 LUT2=1 LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    34.784 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    36.069    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    28.310 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    30.516    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    30.617 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.631    32.248    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/clk_out1_0
    SLICE_X53Y66         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y66         FDCE (Prop_fdce_C_Q)         0.459    32.707 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg/Q
                         net (fo=2, routed)           1.608    34.315    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_mux/xilinx_i_clk_mux2_i/i_BUFGMUX_2
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.124    34.439 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_mux/xilinx_i_clk_mux2_i/i_BUFGMUX_i_1/O
                         net (fo=1, routed)           0.719    35.158    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_mux/xilinx_i_clk_mux2_i/odd_clk
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101    35.259 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_mux/xilinx_i_clk_mux2_i/i_BUFGMUX/O
                         net (fo=1, routed)           0.146    35.405    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/generated_clock
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    35.506 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX/O
                         net (fo=4, routed)           2.315    37.821    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX_0
    SLICE_X50Y47         LUT4 (Prop_lut4_I0_O)        0.146    37.967 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/xilinx_iobuf_i_i_1__30/O
                         net (fo=1, routed)           6.349    44.316    x_heep_system_i/pad_ring_i/pad_i2s_sck_i/xilinx_iobuf_i/I
    B19                  OBUFT (Prop_obuft_I_O)       3.728    48.044 r  x_heep_system_i/pad_ring_i/pad_i2s_sck_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    48.044    i2s_sck_io
    B19                                                               r  i2s_sck_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            i2s_ws_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.033ns  (logic 4.108ns (40.944%)  route 5.925ns (59.056%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    34.784 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    36.069    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    28.310 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    30.516    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    30.617 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.146    30.763    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/clk_out1_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101    30.864 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX/O
                         net (fo=4, routed)           2.315    33.179    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX_0
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.124    33.303 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/r_counter[4]_i_4/O
                         net (fo=1, routed)           0.578    33.881    x_heep_system_i_n_368
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    33.982 f  r_counter_reg[4]_i_2/O
                         net (fo=223, routed)         1.700    35.682    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/i2s_sck_out_x
    SLICE_X65Y73         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDCE (Prop_fdce_C_Q)         0.459    36.141 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg/Q
                         net (fo=9, routed)           0.730    36.871    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg_0
    SLICE_X67Y71         LUT4 (Prop_lut4_I0_O)        0.124    36.995 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/xilinx_iobuf_i_i_1__29/O
                         net (fo=1, routed)           5.195    42.190    x_heep_system_i/pad_ring_i/pad_i2s_ws_i/xilinx_iobuf_i/I
    B20                  OBUFT (Prop_obuft_I_O)       3.525    45.715 r  x_heep_system_i/pad_ring_i/pad_i2s_ws_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    45.715    i2s_ws_io
    B20                                                               r  i2s_ws_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io1_90_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            spi_flash_sd_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.416ns  (logic 4.280ns (41.094%)  route 6.136ns (58.906%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    34.784 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    36.069    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    28.310 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    30.516    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    30.617 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.730    32.347    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/clk_out1_0
    SLICE_X70Y38         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io1_90_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y38         FDRE (Prop_fdre_C_Q)         0.459    32.806 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io1_90_reg/Q
                         net (fo=1, routed)           0.856    33.662    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xfer_io1_90
    SLICE_X70Y38         LUT5 (Prop_lut5_I0_O)        0.124    33.786 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_3/O
                         net (fo=1, routed)           1.536    35.322    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_spi_core/u_shift_reg/xilinx_iobuf_i_1
    SLICE_X56Y50         LUT6 (Prop_lut6_I4_O)        0.124    35.446 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_spi_core/u_shift_reg/xilinx_iobuf_i_i_1__17/O
                         net (fo=1, routed)           3.743    39.190    x_heep_system_i/pad_ring_i/pad_spi_flash_sd_1_i/xilinx_iobuf_i/I
    Y19                  OBUFT (Prop_obuft_I_O)       3.573    42.763 r  x_heep_system_i/pad_ring_i/pad_spi_flash_sd_1_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    42.763    spi_flash_sd_io[1]
    Y19                                                               r  spi_flash_sd_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io3_90_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            spi_flash_sd_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.242ns  (logic 4.331ns (42.287%)  route 5.911ns (57.713%))
  Logic Levels:           3  (LUT5=2 OBUFT=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    34.784 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    36.069    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    28.310 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    30.516    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    30.617 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.730    32.347    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/clk_out1_0
    SLICE_X70Y38         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io3_90_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y38         FDRE (Prop_fdre_C_Q)         0.459    32.806 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io3_90_reg/Q
                         net (fo=1, routed)           0.686    33.492    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xfer_io3_90
    SLICE_X70Y38         LUT5 (Prop_lut5_I0_O)        0.124    33.616 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_3__1/O
                         net (fo=1, routed)           0.827    34.444    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_3__1_n_0
    SLICE_X72Y39         LUT5 (Prop_lut5_I0_O)        0.124    34.568 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_1__0/O
                         net (fo=1, routed)           4.397    38.965    x_heep_system_i/pad_ring_i/pad_spi_flash_sd_3_i/xilinx_iobuf_i/I
    Y16                  OBUFT (Prop_obuft_I_O)       3.624    42.589 r  x_heep_system_i/pad_ring_i/pad_spi_flash_sd_3_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    42.589    spi_flash_sd_io[3]
    Y16                                                               r  spi_flash_sd_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io0_90_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            spi_flash_sd_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.709ns  (logic 4.501ns (46.361%)  route 5.208ns (53.639%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    34.784 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    36.069    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    28.310 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    30.516    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    30.617 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.729    32.346    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/clk_out1_0
    SLICE_X69Y37         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io0_90_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y37         FDRE (Prop_fdre_C_Q)         0.459    32.805 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io0_90_reg/Q
                         net (fo=1, routed)           0.343    33.148    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xfer_io0_90
    SLICE_X69Y37         LUT5 (Prop_lut5_I0_O)        0.124    33.272 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_3__0/O
                         net (fo=1, routed)           1.198    34.470    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_3__0_n_0
    SLICE_X69Y49         LUT3 (Prop_lut3_I0_O)        0.152    34.622 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_1/O
                         net (fo=1, routed)           3.667    38.289    x_heep_system_i/pad_ring_i/pad_spi_flash_sd_0_i/xilinx_iobuf_i/I
    U19                  OBUFT (Prop_obuft_I_O)       3.766    42.055 r  x_heep_system_i/pad_ring_i/pad_spi_flash_sd_0_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    42.055    spi_flash_sd_io[0]
    U19                                                               r  spi_flash_sd_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io2_90_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            spi_flash_sd_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.748ns  (logic 4.252ns (48.605%)  route 4.496ns (51.395%))
  Logic Levels:           3  (LUT5=2 OBUFT=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    34.784 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    36.069    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    28.310 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    30.516    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    30.617 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.731    32.348    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/clk_out1_0
    SLICE_X70Y39         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io2_90_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y39         FDRE (Prop_fdre_C_Q)         0.459    32.807 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io2_90_reg/Q
                         net (fo=1, routed)           0.856    33.663    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xfer_io2_90
    SLICE_X70Y39         LUT5 (Prop_lut5_I0_O)        0.124    33.787 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_3__2/O
                         net (fo=1, routed)           0.422    34.209    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_3__2_n_0
    SLICE_X72Y39         LUT5 (Prop_lut5_I0_O)        0.124    34.333 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_1__1/O
                         net (fo=1, routed)           3.218    37.551    x_heep_system_i/pad_ring_i/pad_spi_flash_sd_2_i/xilinx_iobuf_i/I
    W18                  OBUFT (Prop_obuft_I_O)       3.545    41.096 r  x_heep_system_i/pad_ring_i/pad_spi_flash_sd_2_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    41.096    spi_flash_sd_io[2]
    W18                                                               r  spi_flash_sd_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_state_q_reg_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            spi2_sd_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.243ns  (logic 7.447ns (20.548%)  route 28.796ns (79.452%))
  Logic Levels:           20  (CARRY4=4 LUT3=3 LUT4=4 LUT5=5 LUT6=3 OBUFT=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.319    -0.398    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.274 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.576     0.303    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.404 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       1.736     2.140    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/clk_cg
    SLICE_X86Y45         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_state_q_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y45         FDCE (Prop_fdce_C_Q)         0.478     2.618 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_state_q_reg_rep__1/Q
                         net (fo=122, routed)         1.940     4.558    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[0]_260
    SLICE_X78Y42         LUT5 (Prop_lut5_I2_O)        0.295     4.853 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_386__0/O
                         net (fo=1, routed)           0.000     4.853    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_386__0_n_0
    SLICE_X78Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.385 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_313/CO[3]
                         net (fo=1, routed)           0.000     5.385    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_313_n_0
    SLICE_X78Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.499 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_231/CO[3]
                         net (fo=1, routed)           0.000     5.499    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_231_n_0
    SLICE_X78Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.613 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000     5.613    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_119_n_0
    SLICE_X78Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.727 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_31/CO[3]
                         net (fo=2, routed)           1.589     7.316    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/i_addr_decode_soc_regbus_periph_xbar/idx_o216_in
    SLICE_X85Y44         LUT4 (Prop_lut4_I2_O)        0.124     7.440 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_15__0/O
                         net (fo=10, routed)          0.973     8.413    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_15__0_n_0
    SLICE_X85Y48         LUT4 (Prop_lut4_I2_O)        0.152     8.565 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_5__10/O
                         net (fo=122, routed)         6.330    14.895    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_5__10_n_0
    SLICE_X83Y81         LUT4 (Prop_lut4_I0_O)        0.332    15.227 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/gen_normal_fifo.fifo_rptr[6]_i_4__4/O
                         net (fo=8, routed)           1.446    16.673    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/consumer_data_req_q_reg[we]_0
    SLICE_X82Y82         LUT5 (Prop_lut5_I4_O)        0.124    16.797 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_4__10/O
                         net (fo=6, routed)           0.754    17.551    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_4__10_n_0
    SLICE_X82Y83         LUT4 (Prop_lut4_I3_O)        0.124    17.675 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[15]_i_2__3/O
                         net (fo=5, routed)           0.601    18.276    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[15]_i_2__3_n_0
    SLICE_X81Y83         LUT6 (Prop_lut6_I1_O)        0.124    18.400 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/i___179_i_2/O
                         net (fo=71, routed)          1.504    19.904    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/gen_normal_fifo.rdata_int1__0
    SLICE_X80Y89         LUT5 (Prop_lut5_I1_O)        0.124    20.028 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/i___179/O
                         net (fo=2, routed)           1.096    21.124    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/i___179_n_0
    SLICE_X80Y85         LUT3 (Prop_lut3_I0_O)        0.150    21.274 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/i___47/O
                         net (fo=5, routed)           0.900    22.173    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/new_command_cpha1_reg_2
    SLICE_X66Y87         LUT5 (Prop_lut5_I0_O)        0.326    22.499 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/new_command_cpha1_i_2__1/O
                         net (fo=3, routed)           0.758    23.258    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/u_sck_flop/gen_generic.u_impl_generic/new_command_cpha1_reg_1
    SLICE_X65Y87         LUT6 (Prop_lut6_I1_O)        0.124    23.382 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/u_sck_flop/gen_generic.u_impl_generic/new_command_cpha1_i_1__1/O
                         net (fo=82, routed)          1.704    25.086    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/csaat_q_reg_0
    SLICE_X82Y87         LUT3 (Prop_lut3_I1_O)        0.124    25.210 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/cpha_q_i_1__1/O
                         net (fo=13, routed)          1.856    27.066    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/cpha
    SLICE_X63Y87         LUT3 (Prop_lut3_I1_O)        0.124    27.190 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/i___40_i_2__1/O
                         net (fo=19, routed)          2.504    29.694    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/speed_cpha1_reg[0]_0
    SLICE_X64Y67         LUT6 (Prop_lut6_I5_O)        0.124    29.818 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/xilinx_iobuf_i_i_2/O
                         net (fo=2, routed)           1.181    31.000    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_1_mode_28/spi2_sd_3_oe_x
    SLICE_X65Y61         LUT5 (Prop_lut5_I4_O)        0.124    31.124 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_1_mode_28/xilinx_iobuf_i_i_1__41/O
                         net (fo=1, routed)           3.659    34.783    x_heep_system_i/pad_ring_i/pad_spi2_sd_2_i/xilinx_iobuf_i/T
    T16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.600    38.383 r  x_heep_system_i/pad_ring_i/pad_spi2_sd_2_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    38.383    spi2_sd_io[2]
    T16                                                               r  spi2_sd_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_state_q_reg_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            spi2_sd_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.179ns  (logic 7.391ns (21.008%)  route 27.789ns (78.992%))
  Logic Levels:           20  (CARRY4=4 LUT3=3 LUT4=4 LUT5=5 LUT6=3 OBUFT=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.319    -0.398    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.274 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.576     0.303    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.404 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       1.736     2.140    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/clk_cg
    SLICE_X86Y45         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_state_q_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y45         FDCE (Prop_fdce_C_Q)         0.478     2.618 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_state_q_reg_rep__1/Q
                         net (fo=122, routed)         1.940     4.558    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[0]_260
    SLICE_X78Y42         LUT5 (Prop_lut5_I2_O)        0.295     4.853 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_386__0/O
                         net (fo=1, routed)           0.000     4.853    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_386__0_n_0
    SLICE_X78Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.385 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_313/CO[3]
                         net (fo=1, routed)           0.000     5.385    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_313_n_0
    SLICE_X78Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.499 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_231/CO[3]
                         net (fo=1, routed)           0.000     5.499    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_231_n_0
    SLICE_X78Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.613 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000     5.613    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_119_n_0
    SLICE_X78Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.727 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_31/CO[3]
                         net (fo=2, routed)           1.589     7.316    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/i_addr_decode_soc_regbus_periph_xbar/idx_o216_in
    SLICE_X85Y44         LUT4 (Prop_lut4_I2_O)        0.124     7.440 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_15__0/O
                         net (fo=10, routed)          0.973     8.413    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_15__0_n_0
    SLICE_X85Y48         LUT4 (Prop_lut4_I2_O)        0.152     8.565 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_5__10/O
                         net (fo=122, routed)         6.330    14.895    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_5__10_n_0
    SLICE_X83Y81         LUT4 (Prop_lut4_I0_O)        0.332    15.227 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/gen_normal_fifo.fifo_rptr[6]_i_4__4/O
                         net (fo=8, routed)           1.446    16.673    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/consumer_data_req_q_reg[we]_0
    SLICE_X82Y82         LUT5 (Prop_lut5_I4_O)        0.124    16.797 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_4__10/O
                         net (fo=6, routed)           0.754    17.551    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_4__10_n_0
    SLICE_X82Y83         LUT4 (Prop_lut4_I3_O)        0.124    17.675 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[15]_i_2__3/O
                         net (fo=5, routed)           0.601    18.276    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[15]_i_2__3_n_0
    SLICE_X81Y83         LUT6 (Prop_lut6_I1_O)        0.124    18.400 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/i___179_i_2/O
                         net (fo=71, routed)          1.504    19.904    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/gen_normal_fifo.rdata_int1__0
    SLICE_X80Y89         LUT5 (Prop_lut5_I1_O)        0.124    20.028 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/i___179/O
                         net (fo=2, routed)           1.096    21.124    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/i___179_n_0
    SLICE_X80Y85         LUT3 (Prop_lut3_I0_O)        0.150    21.274 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/i___47/O
                         net (fo=5, routed)           0.900    22.173    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/new_command_cpha1_reg_2
    SLICE_X66Y87         LUT5 (Prop_lut5_I0_O)        0.326    22.499 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/new_command_cpha1_i_2__1/O
                         net (fo=3, routed)           0.758    23.258    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/u_sck_flop/gen_generic.u_impl_generic/new_command_cpha1_reg_1
    SLICE_X65Y87         LUT6 (Prop_lut6_I1_O)        0.124    23.382 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/u_sck_flop/gen_generic.u_impl_generic/new_command_cpha1_i_1__1/O
                         net (fo=82, routed)          1.704    25.086    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/csaat_q_reg_0
    SLICE_X82Y87         LUT3 (Prop_lut3_I1_O)        0.124    25.210 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/cpha_q_i_1__1/O
                         net (fo=13, routed)          1.856    27.066    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/cpha
    SLICE_X63Y87         LUT3 (Prop_lut3_I1_O)        0.124    27.190 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/i___40_i_2__1/O
                         net (fo=19, routed)          2.504    29.694    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/speed_cpha1_reg[0]_0
    SLICE_X64Y67         LUT6 (Prop_lut6_I5_O)        0.124    29.818 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/xilinx_iobuf_i_i_2/O
                         net (fo=2, routed)           1.186    31.005    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_1_mode_29/spi2_sd_3_oe_x
    SLICE_X65Y61         LUT5 (Prop_lut5_I4_O)        0.124    31.129 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_1_mode_29/xilinx_iobuf_i_i_2__17/O
                         net (fo=1, routed)           2.647    33.775    x_heep_system_i/pad_ring_i/pad_spi2_sd_3_i/xilinx_iobuf_i/T
    R17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.544    37.319 r  x_heep_system_i/pad_ring_i/pad_spi2_sd_3_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    37.319    spi2_sd_io[3]
    R17                                                               r  spi2_sd_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_state_q_reg_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            spi2_sd_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.771ns  (logic 7.428ns (21.363%)  route 27.343ns (78.637%))
  Logic Levels:           20  (CARRY4=4 LUT3=3 LUT4=4 LUT5=5 LUT6=3 OBUFT=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.319    -0.398    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.274 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.576     0.303    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.404 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       1.736     2.140    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/clk_cg
    SLICE_X86Y45         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_state_q_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y45         FDCE (Prop_fdce_C_Q)         0.478     2.618 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_state_q_reg_rep__1/Q
                         net (fo=122, routed)         1.940     4.558    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[0]_260
    SLICE_X78Y42         LUT5 (Prop_lut5_I2_O)        0.295     4.853 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_386__0/O
                         net (fo=1, routed)           0.000     4.853    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_386__0_n_0
    SLICE_X78Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.385 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_313/CO[3]
                         net (fo=1, routed)           0.000     5.385    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_313_n_0
    SLICE_X78Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.499 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_231/CO[3]
                         net (fo=1, routed)           0.000     5.499    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_231_n_0
    SLICE_X78Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.613 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000     5.613    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_119_n_0
    SLICE_X78Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.727 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_31/CO[3]
                         net (fo=2, routed)           1.589     7.316    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/i_addr_decode_soc_regbus_periph_xbar/idx_o216_in
    SLICE_X85Y44         LUT4 (Prop_lut4_I2_O)        0.124     7.440 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_15__0/O
                         net (fo=10, routed)          0.973     8.413    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_15__0_n_0
    SLICE_X85Y48         LUT4 (Prop_lut4_I2_O)        0.152     8.565 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_5__10/O
                         net (fo=122, routed)         6.330    14.895    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_5__10_n_0
    SLICE_X83Y81         LUT4 (Prop_lut4_I0_O)        0.332    15.227 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/gen_normal_fifo.fifo_rptr[6]_i_4__4/O
                         net (fo=8, routed)           1.446    16.673    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/consumer_data_req_q_reg[we]_0
    SLICE_X82Y82         LUT5 (Prop_lut5_I4_O)        0.124    16.797 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_4__10/O
                         net (fo=6, routed)           0.754    17.551    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_4__10_n_0
    SLICE_X82Y83         LUT4 (Prop_lut4_I3_O)        0.124    17.675 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[15]_i_2__3/O
                         net (fo=5, routed)           0.601    18.276    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[15]_i_2__3_n_0
    SLICE_X81Y83         LUT6 (Prop_lut6_I1_O)        0.124    18.400 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/i___179_i_2/O
                         net (fo=71, routed)          1.504    19.904    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/gen_normal_fifo.rdata_int1__0
    SLICE_X80Y89         LUT5 (Prop_lut5_I1_O)        0.124    20.028 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/i___179/O
                         net (fo=2, routed)           1.096    21.124    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/i___179_n_0
    SLICE_X80Y85         LUT3 (Prop_lut3_I0_O)        0.150    21.274 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/i___47/O
                         net (fo=5, routed)           0.900    22.173    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/new_command_cpha1_reg_2
    SLICE_X66Y87         LUT5 (Prop_lut5_I0_O)        0.326    22.499 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/new_command_cpha1_i_2__1/O
                         net (fo=3, routed)           0.758    23.258    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/u_sck_flop/gen_generic.u_impl_generic/new_command_cpha1_reg_1
    SLICE_X65Y87         LUT6 (Prop_lut6_I1_O)        0.124    23.382 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/u_sck_flop/gen_generic.u_impl_generic/new_command_cpha1_i_1__1/O
                         net (fo=82, routed)          1.704    25.086    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/csaat_q_reg_0
    SLICE_X82Y87         LUT3 (Prop_lut3_I1_O)        0.124    25.210 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/cpha_q_i_1__1/O
                         net (fo=13, routed)          1.856    27.066    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/cpha
    SLICE_X63Y87         LUT3 (Prop_lut3_I1_O)        0.124    27.190 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/i___40_i_2__1/O
                         net (fo=19, routed)          2.110    29.300    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/speed_cpha1_reg[0]_0
    SLICE_X64Y67         LUT6 (Prop_lut6_I5_O)        0.124    29.424 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/xilinx_iobuf_i_i_4__3/O
                         net (fo=1, routed)           1.082    30.505    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_1_mode_26/spi2_sd_0_oe_x
    SLICE_X64Y62         LUT5 (Prop_lut5_I4_O)        0.124    30.629 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_1_mode_26/xilinx_iobuf_i_i_2__15/O
                         net (fo=1, routed)           2.700    33.330    x_heep_system_i/pad_ring_i/pad_spi2_sd_0_i/xilinx_iobuf_i/T
    V17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.581    36.911 r  x_heep_system_i/pad_ring_i/pad_spi2_sd_0_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    36.911    spi2_sd_io[0]
    V17                                                               r  spi2_sd_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_state_q_reg_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            spi2_sd_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.724ns  (logic 7.420ns (21.370%)  route 27.303ns (78.630%))
  Logic Levels:           20  (CARRY4=4 LUT3=3 LUT4=4 LUT5=5 LUT6=3 OBUFT=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.319    -0.398    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.274 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.576     0.303    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.404 r  q_reg[31]_i_3__1/O
                         net (fo=14216, routed)       1.736     2.140    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/clk_cg
    SLICE_X86Y45         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_state_q_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y45         FDCE (Prop_fdce_C_Q)         0.478     2.618 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_state_q_reg_rep__1/Q
                         net (fo=122, routed)         1.940     4.558    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[0]_260
    SLICE_X78Y42         LUT5 (Prop_lut5_I2_O)        0.295     4.853 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_386__0/O
                         net (fo=1, routed)           0.000     4.853    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_386__0_n_0
    SLICE_X78Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.385 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_313/CO[3]
                         net (fo=1, routed)           0.000     5.385    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_313_n_0
    SLICE_X78Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.499 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_231/CO[3]
                         net (fo=1, routed)           0.000     5.499    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_231_n_0
    SLICE_X78Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.613 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000     5.613    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_119_n_0
    SLICE_X78Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.727 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_31/CO[3]
                         net (fo=2, routed)           1.589     7.316    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/i_addr_decode_soc_regbus_periph_xbar/idx_o216_in
    SLICE_X85Y44         LUT4 (Prop_lut4_I2_O)        0.124     7.440 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_15__0/O
                         net (fo=10, routed)          0.973     8.413    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_15__0_n_0
    SLICE_X85Y48         LUT4 (Prop_lut4_I2_O)        0.152     8.565 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_5__10/O
                         net (fo=122, routed)         6.330    14.895    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_5__10_n_0
    SLICE_X83Y81         LUT4 (Prop_lut4_I0_O)        0.332    15.227 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/gen_normal_fifo.fifo_rptr[6]_i_4__4/O
                         net (fo=8, routed)           1.446    16.673    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/consumer_data_req_q_reg[we]_0
    SLICE_X82Y82         LUT5 (Prop_lut5_I4_O)        0.124    16.797 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_4__10/O
                         net (fo=6, routed)           0.754    17.551    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_4__10_n_0
    SLICE_X82Y83         LUT4 (Prop_lut4_I3_O)        0.124    17.675 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[15]_i_2__3/O
                         net (fo=5, routed)           0.601    18.276    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[15]_i_2__3_n_0
    SLICE_X81Y83         LUT6 (Prop_lut6_I1_O)        0.124    18.400 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/i___179_i_2/O
                         net (fo=71, routed)          1.504    19.904    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/gen_normal_fifo.rdata_int1__0
    SLICE_X80Y89         LUT5 (Prop_lut5_I1_O)        0.124    20.028 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/i___179/O
                         net (fo=2, routed)           1.096    21.124    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/i___179_n_0
    SLICE_X80Y85         LUT3 (Prop_lut3_I0_O)        0.150    21.274 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/i___47/O
                         net (fo=5, routed)           0.900    22.173    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/new_command_cpha1_reg_2
    SLICE_X66Y87         LUT5 (Prop_lut5_I0_O)        0.326    22.499 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/new_command_cpha1_i_2__1/O
                         net (fo=3, routed)           0.758    23.258    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/u_sck_flop/gen_generic.u_impl_generic/new_command_cpha1_reg_1
    SLICE_X65Y87         LUT6 (Prop_lut6_I1_O)        0.124    23.382 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/u_sck_flop/gen_generic.u_impl_generic/new_command_cpha1_i_1__1/O
                         net (fo=82, routed)          1.704    25.086    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/csaat_q_reg_0
    SLICE_X82Y87         LUT3 (Prop_lut3_I1_O)        0.124    25.210 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/cpha_q_i_1__1/O
                         net (fo=13, routed)          1.856    27.066    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/cpha
    SLICE_X63Y87         LUT3 (Prop_lut3_I1_O)        0.124    27.190 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/i___40_i_2__1/O
                         net (fo=19, routed)          2.497    29.687    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/speed_cpha1_reg[0]_0
    SLICE_X64Y67         LUT6 (Prop_lut6_I1_O)        0.124    29.811 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/xilinx_iobuf_i_i_3__4/O
                         net (fo=1, routed)           0.708    30.519    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_1_mode_27/spi2_sd_1_oe_x
    SLICE_X64Y57         LUT5 (Prop_lut5_I4_O)        0.124    30.643 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_1_mode_27/xilinx_iobuf_i_i_2__16/O
                         net (fo=1, routed)           2.647    33.290    x_heep_system_i/pad_ring_i/pad_spi2_sd_1_i/xilinx_iobuf_i/T
    V18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.573    36.863 r  x_heep_system_i/pad_ring_i/pad_spi2_sd_1_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    36.863    spi2_sd_io[1]
    V18                                                               r  spi2_sd_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][13]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.654ns  (logic 0.518ns (79.180%)  route 0.136ns (20.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.625    -1.543    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/clk_out1_0
    SLICE_X102Y5         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y5         FDRE (Prop_fdre_C_Q)         0.418    -1.125 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][13]/Q
                         net (fo=2, routed)           0.136    -0.989    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]_0[13]
    SLICE_X103Y5         LUT5 (Prop_lut5_I4_O)        0.100    -0.889 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data]_inferred_i_19/O
                         net (fo=1, routed)           0.000    -0.889    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data][13]
    SLICE_X103Y5         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.654ns  (logic 0.518ns (79.180%)  route 0.136ns (20.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.625    -1.543    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/clk_out1_0
    SLICE_X96Y0          FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y0          FDRE (Prop_fdre_C_Q)         0.418    -1.125 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][4]/Q
                         net (fo=2, routed)           0.136    -0.989    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]_0[4]
    SLICE_X97Y0          LUT5 (Prop_lut5_I4_O)        0.100    -0.889 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data]_inferred_i_28/O
                         net (fo=1, routed)           0.000    -0.889    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data][4]
    SLICE_X97Y0          FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][11]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.654ns  (logic 0.518ns (79.180%)  route 0.136ns (20.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.626    -1.542    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/clk_out1_0
    SLICE_X98Y2          FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y2          FDRE (Prop_fdre_C_Q)         0.418    -1.124 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][11]/Q
                         net (fo=2, routed)           0.136    -0.988    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]_0[11]
    SLICE_X99Y2          LUT5 (Prop_lut5_I4_O)        0.100    -0.888 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data]_inferred_i_21/O
                         net (fo=1, routed)           0.000    -0.888    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data][11]
    SLICE_X99Y2          FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][9]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.658ns  (logic 0.518ns (78.699%)  route 0.140ns (21.301%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.625    -1.543    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/clk_out1_0
    SLICE_X96Y1          FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y1          FDRE (Prop_fdre_C_Q)         0.418    -1.125 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][9]/Q
                         net (fo=2, routed)           0.140    -0.985    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]_0[9]
    SLICE_X97Y1          LUT5 (Prop_lut5_I4_O)        0.100    -0.885 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data]_inferred_i_23/O
                         net (fo=1, routed)           0.000    -0.885    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data][9]
    SLICE_X97Y1          FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][18]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.658ns  (logic 0.518ns (78.699%)  route 0.140ns (21.301%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.626    -1.542    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/clk_out1_0
    SLICE_X104Y3         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y3         FDRE (Prop_fdre_C_Q)         0.418    -1.124 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][18]/Q
                         net (fo=2, routed)           0.140    -0.984    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]_0[18]
    SLICE_X105Y3         LUT5 (Prop_lut5_I4_O)        0.100    -0.884 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data]_inferred_i_14/O
                         net (fo=1, routed)           0.000    -0.884    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data][18]
    SLICE_X105Y3         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/req_src_q_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.614ns  (logic 0.367ns (59.755%)  route 0.247ns (40.245%))
  Logic Levels:           0  
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.700    -1.468    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/clk_out1_0
    SLICE_X113Y9         FDPE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/req_src_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y9         FDPE (Prop_fdpe_C_Q)         0.367    -1.101 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/req_src_q_reg/Q
                         net (fo=1, routed)           0.247    -0.854    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]_0[0]
    SLICE_X113Y8         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.747ns  (logic 0.518ns (69.325%)  route 0.229ns (30.675%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.625    -1.543    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/clk_out1_0
    SLICE_X96Y0          FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y0          FDRE (Prop_fdre_C_Q)         0.418    -1.125 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][5]/Q
                         net (fo=2, routed)           0.229    -0.896    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]_0[5]
    SLICE_X97Y0          LUT5 (Prop_lut5_I4_O)        0.100    -0.796 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data]_inferred_i_27/O
                         net (fo=1, routed)           0.000    -0.796    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data][5]
    SLICE_X97Y0          FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][12]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.747ns  (logic 0.518ns (69.325%)  route 0.229ns (30.675%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.626    -1.542    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/clk_out1_0
    SLICE_X98Y2          FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y2          FDRE (Prop_fdre_C_Q)         0.418    -1.124 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][12]/Q
                         net (fo=2, routed)           0.229    -0.895    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]_0[12]
    SLICE_X99Y2          LUT5 (Prop_lut5_I4_O)        0.100    -0.795 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data]_inferred_i_20/O
                         net (fo=1, routed)           0.000    -0.795    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data][12]
    SLICE_X99Y2          FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/i_sync/reg_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.712ns  (logic 0.337ns (47.349%)  route 0.375ns (52.651%))
  Logic Levels:           0  
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.700    -1.468    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/clk_out1_0
    SLICE_X109Y3         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y3         FDCE (Prop_fdce_C_Q)         0.337    -1.131 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/ack_dst_q_reg/Q
                         net (fo=44, routed)          0.375    -0.757    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/i_sync/D[0]
    SLICE_X109Y4         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.762ns  (logic 0.367ns (48.170%)  route 0.395ns (51.830%))
  Logic Levels:           0  
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.703    -1.465    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/clk_out1_0
    SLICE_X113Y0         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y0         FDCE (Prop_fdce_C_Q)         0.367    -1.098 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/ack_dst_q_reg/Q
                         net (fo=1, routed)           0.395    -0.704    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]_0[0]
    SLICE_X113Y1         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_xilinx_clk_wizard_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_xilinx_clk_wizard_clk_wiz_0_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_xilinx_clk_wizard_clk_wiz_0_0 fall edge)
                                                     20.000    20.000 f  
    H16                                               0.000    20.000 f  clk_i (INOUT)
                         net (fo=0)                   0.000    20.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    14.977 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206    17.183    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkfbout_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    17.284 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.980    19.264    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkfbout_buf_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_xilinx_clk_wizard_clk_wiz_0_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkfbout_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.399    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkfbout_buf_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_xilinx_clk_wizard_clk_wiz_0_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_xilinx_clk_wizard_clk_wiz_0_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_xilinx_clk_wizard_clk_wiz_0_0_1 fall edge)
                                                     20.000    20.000 f  
    H16                                               0.000    20.000 f  clk_i (INOUT)
                         net (fo=0)                   0.000    20.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    14.977 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206    17.183    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkfbout_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    17.284 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.980    19.264    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkfbout_buf_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_xilinx_clk_wizard_clk_wiz_0_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkfbout_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.399    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkfbout_buf_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0

Max Delay          5173 Endpoints
Min Delay          5173 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_b_ex_o_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        42.072ns  (logic 14.267ns (33.911%)  route 27.805ns (66.089%))
  Logic Levels:           59  (CARRY4=31 DSP48E1=1 LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=15 MUXF7=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[0])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[0]
                         net (fo=2, routed)           1.570     5.211    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[19]
    SLICE_X7Y16          LUT6 (Prop_lut6_I3_O)        0.124     5.335 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1014/O
                         net (fo=1, routed)           0.000     5.335    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1014_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.736 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_792/CO[3]
                         net (fo=1, routed)           0.000     5.736    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_792_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.850 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     5.850    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.964 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.000     5.964    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.078 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     6.078    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.192 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     6.192    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.306 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.306    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.420 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.420    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.534 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.534    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.648 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.009     6.657    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.771    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.885 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     6.885    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.999 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     6.999    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.113 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.000     7.113    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.227    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.341 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.341    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.612 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           1.135     8.747    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X10Y21         LUT2 (Prop_lut2_I0_O)        0.399     9.146 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.501    10.647    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X4Y24          LUT3 (Prop_lut3_I1_O)        0.354    11.001 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729/O
                         net (fo=10, routed)          1.070    12.071    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I3_O)        0.328    12.399 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_612/O
                         net (fo=7, routed)           0.897    13.295    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_69_in
    SLICE_X4Y20          LUT6 (Prop_lut6_I1_O)        0.124    13.419 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           0.986    14.405    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X3Y18          LUT6 (Prop_lut6_I1_O)        0.124    14.529 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_521/O
                         net (fo=10, routed)          1.286    15.815    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[2]
    SLICE_X12Y20         LUT4 (Prop_lut4_I1_O)        0.124    15.939 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_38/O
                         net (fo=1, routed)           0.000    15.939    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_38_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.315 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.315    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.432 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    16.432    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.589 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           1.124    17.712    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X8Y21          LUT4 (Prop_lut4_I0_O)        0.332    18.044 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.964    19.008    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I3_O)        0.124    19.132 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.566    20.698    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X2Y34          LUT5 (Prop_lut5_I3_O)        0.124    20.822 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_840/O
                         net (fo=2, routed)           0.722    21.545    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_840_n_0
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.124    21.669 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_551/O
                         net (fo=1, routed)           0.493    22.162    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_551_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I5_O)        0.124    22.286 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_251/O
                         net (fo=3, routed)           1.087    23.373    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_251_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.124    23.497 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.308    24.805    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X17Y24         LUT6 (Prop_lut6_I0_O)        0.124    24.929 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_175/O
                         net (fo=3, routed)           1.002    25.931    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_175_n_0
    SLICE_X17Y28         LUT2 (Prop_lut2_I1_O)        0.124    26.055 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    26.055    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.587 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    26.587    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.701 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    26.701    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.815 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    26.815    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.043 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.349    28.392    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X11Y28         LUT6 (Prop_lut6_I0_O)        0.313    28.705 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.650    29.355    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I1_O)        0.124    29.479 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.464    29.944    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.124    30.068 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           0.612    30.680    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.153    30.833 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17/O
                         net (fo=1, routed)           0.674    31.507    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17_n_0
    SLICE_X16Y24         LUT5 (Prop_lut5_I2_O)        0.327    31.834 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    31.834    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X16Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.347 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/CO[3]
                         net (fo=1, routed)           0.009    32.356    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.473 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.473    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.590 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.590    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.707 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.707    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.824 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    32.824    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.941 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.941    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.058 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.058    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.381 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][30]_i_7/O[1]
                         net (fo=1, routed)           1.042    34.423    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[29]
    SLICE_X18Y16         LUT6 (Prop_lut6_I4_O)        0.306    34.729 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][29]_i_3/O
                         net (fo=6, routed)           1.152    35.881    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___321_i_7_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I1_O)        0.124    36.005 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___321_i_14/O
                         net (fo=1, routed)           1.111    37.115    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.result[data][29]
    SLICE_X41Y18         LUT2 (Prop_lut2_I0_O)        0.150    37.265 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___321_i_7/O
                         net (fo=1, routed)           1.194    38.459    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[8].mem_reg[8][29]_2
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.326    38.785 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/i___321_i_2/O
                         net (fo=40, routed)          1.751    40.537    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_i/regfile_alu_wdata_fw[29]
    SLICE_X22Y31         LUT6 (Prop_lut6_I3_O)        0.124    40.661 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___321/O
                         net (fo=3, routed)           1.075    41.736    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/alu_operand_c_ex_o_reg[29]
    SLICE_X35Y31         LUT3 (Prop_lut3_I0_O)        0.124    41.860 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/mult_operand_b_ex_o[29]_i_2/O
                         net (fo=1, routed)           0.000    41.860    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mult_operand_b_ex_o_reg[29]
    SLICE_X35Y31         MUXF7 (Prop_muxf7_I0_O)      0.212    42.072 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mult_operand_b_ex_o_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    42.072    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_b_ex_o_reg[30]_0[28]
    SLICE_X35Y31         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_b_ex_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    -1.254    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.154 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    -0.642    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.551 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.483     0.932    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/clk
    SLICE_X35Y31         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_b_ex_o_reg[29]/C

Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[25].mem_reg[25][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        41.732ns  (logic 13.927ns (33.373%)  route 27.805ns (66.627%))
  Logic Levels:           57  (CARRY4=31 DSP48E1=1 LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=14)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[0])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[0]
                         net (fo=2, routed)           1.570     5.211    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[19]
    SLICE_X7Y16          LUT6 (Prop_lut6_I3_O)        0.124     5.335 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1014/O
                         net (fo=1, routed)           0.000     5.335    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1014_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.736 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_792/CO[3]
                         net (fo=1, routed)           0.000     5.736    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_792_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.850 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     5.850    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.964 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.000     5.964    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.078 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     6.078    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.192 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     6.192    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.306 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.306    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.420 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.420    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.534 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.534    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.648 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.009     6.657    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.771    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.885 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     6.885    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.999 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     6.999    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.113 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.000     7.113    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.227    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.341 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.341    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.612 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           1.135     8.747    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X10Y21         LUT2 (Prop_lut2_I0_O)        0.399     9.146 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.501    10.647    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X4Y24          LUT3 (Prop_lut3_I1_O)        0.354    11.001 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729/O
                         net (fo=10, routed)          1.070    12.071    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I3_O)        0.328    12.399 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_612/O
                         net (fo=7, routed)           0.897    13.295    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_69_in
    SLICE_X4Y20          LUT6 (Prop_lut6_I1_O)        0.124    13.419 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           0.986    14.405    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X3Y18          LUT6 (Prop_lut6_I1_O)        0.124    14.529 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_521/O
                         net (fo=10, routed)          1.286    15.815    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[2]
    SLICE_X12Y20         LUT4 (Prop_lut4_I1_O)        0.124    15.939 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_38/O
                         net (fo=1, routed)           0.000    15.939    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_38_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.315 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.315    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.432 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    16.432    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.589 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           1.124    17.712    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X8Y21          LUT4 (Prop_lut4_I0_O)        0.332    18.044 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.964    19.008    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I3_O)        0.124    19.132 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.566    20.698    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X2Y34          LUT5 (Prop_lut5_I3_O)        0.124    20.822 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_840/O
                         net (fo=2, routed)           0.722    21.545    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_840_n_0
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.124    21.669 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_551/O
                         net (fo=1, routed)           0.493    22.162    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_551_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I5_O)        0.124    22.286 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_251/O
                         net (fo=3, routed)           1.087    23.373    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_251_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.124    23.497 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.308    24.805    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X17Y24         LUT6 (Prop_lut6_I0_O)        0.124    24.929 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_175/O
                         net (fo=3, routed)           1.002    25.931    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_175_n_0
    SLICE_X17Y28         LUT2 (Prop_lut2_I1_O)        0.124    26.055 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    26.055    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.587 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    26.587    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.701 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    26.701    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.815 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    26.815    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.043 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.349    28.392    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X11Y28         LUT6 (Prop_lut6_I0_O)        0.313    28.705 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.650    29.355    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I1_O)        0.124    29.479 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.464    29.944    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.124    30.068 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           0.612    30.680    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.153    30.833 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17/O
                         net (fo=1, routed)           0.674    31.507    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17_n_0
    SLICE_X16Y24         LUT5 (Prop_lut5_I2_O)        0.327    31.834 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    31.834    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X16Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.347 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/CO[3]
                         net (fo=1, routed)           0.009    32.356    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.473 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.473    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.590 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.590    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.707 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.707    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.824 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    32.824    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.941 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.941    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.058 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.058    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.381 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][30]_i_7/O[1]
                         net (fo=1, routed)           1.042    34.423    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[29]
    SLICE_X18Y16         LUT6 (Prop_lut6_I4_O)        0.306    34.729 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][29]_i_3/O
                         net (fo=6, routed)           1.152    35.881    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___321_i_7_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I1_O)        0.124    36.005 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___321_i_14/O
                         net (fo=1, routed)           1.111    37.115    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.result[data][29]
    SLICE_X41Y18         LUT2 (Prop_lut2_I0_O)        0.150    37.265 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___321_i_7/O
                         net (fo=1, routed)           1.194    38.459    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[8].mem_reg[8][29]_2
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.326    38.785 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/i___321_i_2/O
                         net (fo=40, routed)          1.771    40.556    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/mult_en_ex_o_reg_10
    SLICE_X9Y32          LUT3 (Prop_lut3_I0_O)        0.120    40.676 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[25].mem[25][29]_i_1/O
                         net (fo=1, routed)           1.055    41.732    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[25].mem_reg[25][29]_0[18]
    SLICE_X8Y33          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[25].mem_reg[25][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    -1.254    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.154 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    -0.642    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.551 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.570     1.019    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/clk
    SLICE_X8Y33          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[25].mem_reg[25][29]/C

Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_c_ex_o_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        41.720ns  (logic 14.055ns (33.689%)  route 27.665ns (66.311%))
  Logic Levels:           58  (CARRY4=31 DSP48E1=1 LUT2=3 LUT3=2 LUT4=2 LUT5=3 LUT6=16)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[0])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[0]
                         net (fo=2, routed)           1.570     5.211    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[19]
    SLICE_X7Y16          LUT6 (Prop_lut6_I3_O)        0.124     5.335 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1014/O
                         net (fo=1, routed)           0.000     5.335    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1014_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.736 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_792/CO[3]
                         net (fo=1, routed)           0.000     5.736    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_792_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.850 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     5.850    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.964 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.000     5.964    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.078 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     6.078    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.192 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     6.192    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.306 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.306    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.420 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.420    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.534 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.534    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.648 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.009     6.657    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.771    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.885 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     6.885    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.999 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     6.999    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.113 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.000     7.113    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.227    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.341 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.341    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.612 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           1.135     8.747    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X10Y21         LUT2 (Prop_lut2_I0_O)        0.399     9.146 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.501    10.647    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X4Y24          LUT3 (Prop_lut3_I1_O)        0.354    11.001 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729/O
                         net (fo=10, routed)          1.070    12.071    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I3_O)        0.328    12.399 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_612/O
                         net (fo=7, routed)           0.897    13.295    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_69_in
    SLICE_X4Y20          LUT6 (Prop_lut6_I1_O)        0.124    13.419 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           0.986    14.405    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X3Y18          LUT6 (Prop_lut6_I1_O)        0.124    14.529 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_521/O
                         net (fo=10, routed)          1.286    15.815    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[2]
    SLICE_X12Y20         LUT4 (Prop_lut4_I1_O)        0.124    15.939 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_38/O
                         net (fo=1, routed)           0.000    15.939    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_38_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.315 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.315    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.432 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    16.432    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.589 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           1.124    17.712    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X8Y21          LUT4 (Prop_lut4_I0_O)        0.332    18.044 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.964    19.008    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I3_O)        0.124    19.132 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.566    20.698    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X2Y34          LUT5 (Prop_lut5_I3_O)        0.124    20.822 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_840/O
                         net (fo=2, routed)           0.722    21.545    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_840_n_0
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.124    21.669 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_551/O
                         net (fo=1, routed)           0.493    22.162    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_551_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I5_O)        0.124    22.286 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_251/O
                         net (fo=3, routed)           1.087    23.373    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_251_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.124    23.497 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.308    24.805    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X17Y24         LUT6 (Prop_lut6_I0_O)        0.124    24.929 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_175/O
                         net (fo=3, routed)           1.002    25.931    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_175_n_0
    SLICE_X17Y28         LUT2 (Prop_lut2_I1_O)        0.124    26.055 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    26.055    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.587 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    26.587    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.701 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    26.701    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.815 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    26.815    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.043 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.349    28.392    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X11Y28         LUT6 (Prop_lut6_I0_O)        0.313    28.705 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.650    29.355    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I1_O)        0.124    29.479 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.464    29.944    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.124    30.068 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           0.612    30.680    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.153    30.833 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17/O
                         net (fo=1, routed)           0.674    31.507    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17_n_0
    SLICE_X16Y24         LUT5 (Prop_lut5_I2_O)        0.327    31.834 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    31.834    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X16Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.347 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/CO[3]
                         net (fo=1, routed)           0.009    32.356    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.473 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.473    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.590 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.590    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.707 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.707    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.824 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    32.824    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.941 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.941    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.058 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.058    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.381 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][30]_i_7/O[1]
                         net (fo=1, routed)           1.042    34.423    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[29]
    SLICE_X18Y16         LUT6 (Prop_lut6_I4_O)        0.306    34.729 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][29]_i_3/O
                         net (fo=6, routed)           1.152    35.881    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___321_i_7_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I1_O)        0.124    36.005 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___321_i_14/O
                         net (fo=1, routed)           1.111    37.115    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.result[data][29]
    SLICE_X41Y18         LUT2 (Prop_lut2_I0_O)        0.150    37.265 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___321_i_7/O
                         net (fo=1, routed)           1.194    38.459    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[8].mem_reg[8][29]_2
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.326    38.785 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/i___321_i_2/O
                         net (fo=40, routed)          1.751    40.537    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_i/regfile_alu_wdata_fw[29]
    SLICE_X22Y31         LUT6 (Prop_lut6_I3_O)        0.124    40.661 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___321/O
                         net (fo=3, routed)           0.936    41.596    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mult_operand_c_ex_o_reg[29]
    SLICE_X35Y33         LUT6 (Prop_lut6_I1_O)        0.124    41.720 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mult_operand_c_ex_o[29]_i_1/O
                         net (fo=1, routed)           0.000    41.720    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_c_ex_o_reg[31]_2[29]
    SLICE_X35Y33         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_c_ex_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    -1.254    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.154 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    -0.642    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.551 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.486     0.935    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/clk
    SLICE_X35Y33         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_c_ex_o_reg[29]/C

Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[31].mem_reg[31][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        41.686ns  (logic 13.955ns (33.476%)  route 27.731ns (66.524%))
  Logic Levels:           55  (CARRY4=29 DSP48E1=1 LUT2=2 LUT3=4 LUT4=2 LUT5=3 LUT6=13 MUXF7=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[0])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[0]
                         net (fo=2, routed)           1.570     5.211    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[19]
    SLICE_X7Y16          LUT6 (Prop_lut6_I3_O)        0.124     5.335 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1014/O
                         net (fo=1, routed)           0.000     5.335    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1014_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.736 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_792/CO[3]
                         net (fo=1, routed)           0.000     5.736    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_792_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.850 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     5.850    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.964 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.000     5.964    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.078 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     6.078    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.192 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     6.192    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.306 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.306    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.420 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.420    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.534 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.534    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.648 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.009     6.657    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.771    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.885 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     6.885    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.999 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     6.999    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.113 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.000     7.113    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.227    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.341 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.341    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.612 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           1.135     8.747    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X10Y21         LUT2 (Prop_lut2_I0_O)        0.399     9.146 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.501    10.647    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X4Y24          LUT3 (Prop_lut3_I1_O)        0.354    11.001 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729/O
                         net (fo=10, routed)          1.070    12.071    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I3_O)        0.328    12.399 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_612/O
                         net (fo=7, routed)           0.897    13.295    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_69_in
    SLICE_X4Y20          LUT6 (Prop_lut6_I1_O)        0.124    13.419 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           0.986    14.405    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X3Y18          LUT6 (Prop_lut6_I1_O)        0.124    14.529 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_521/O
                         net (fo=10, routed)          1.286    15.815    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[2]
    SLICE_X12Y20         LUT4 (Prop_lut4_I1_O)        0.124    15.939 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_38/O
                         net (fo=1, routed)           0.000    15.939    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_38_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.315 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.315    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.432 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    16.432    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.589 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           1.124    17.712    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X8Y21          LUT4 (Prop_lut4_I0_O)        0.332    18.044 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.964    19.008    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I3_O)        0.124    19.132 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.566    20.698    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X2Y34          LUT5 (Prop_lut5_I3_O)        0.124    20.822 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_840/O
                         net (fo=2, routed)           0.722    21.545    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_840_n_0
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.124    21.669 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_551/O
                         net (fo=1, routed)           0.493    22.162    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_551_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I5_O)        0.124    22.286 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_251/O
                         net (fo=3, routed)           1.087    23.373    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_251_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.124    23.497 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.308    24.805    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X17Y24         LUT6 (Prop_lut6_I0_O)        0.124    24.929 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_175/O
                         net (fo=3, routed)           1.002    25.931    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_175_n_0
    SLICE_X17Y28         LUT2 (Prop_lut2_I1_O)        0.124    26.055 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    26.055    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.587 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    26.587    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.701 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    26.701    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.815 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    26.815    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.043 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.349    28.392    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X11Y28         LUT6 (Prop_lut6_I0_O)        0.313    28.705 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.650    29.355    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I1_O)        0.124    29.479 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.464    29.944    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.124    30.068 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           0.612    30.680    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.153    30.833 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17/O
                         net (fo=1, routed)           0.674    31.507    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17_n_0
    SLICE_X16Y24         LUT5 (Prop_lut5_I2_O)        0.327    31.834 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    31.834    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X16Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.347 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/CO[3]
                         net (fo=1, routed)           0.009    32.356    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.473 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.473    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.590 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.590    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.707 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.707    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.824 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    32.824    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.147 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6/O[1]
                         net (fo=1, routed)           1.092    34.239    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[21]
    SLICE_X21Y11         LUT6 (Prop_lut6_I4_O)        0.306    34.545 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][21]_i_3/O
                         net (fo=1, routed)           0.000    34.545    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/i_arbiter/gen_arbiter.data_nodes[1][result][21]
    SLICE_X21Y11         MUXF7 (Prop_muxf7_I0_O)      0.212    34.757 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/i_arbiter/register_write_behavioral[31].mem_reg[31][21]_i_2/O
                         net (fo=6, routed)           1.579    36.335    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/fpu_result[18]
    SLICE_X45Y16         LUT3 (Prop_lut3_I1_O)        0.327    36.662 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___46_i_7/O
                         net (fo=2, routed)           1.816    38.479    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[8].mem_reg[8][21]_1
    SLICE_X42Y34         LUT6 (Prop_lut6_I5_O)        0.326    38.805 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/i___46_i_2/O
                         net (fo=40, routed)          1.980    40.785    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/mult_en_ex_o_reg_3
    SLICE_X18Y36         LUT3 (Prop_lut3_I0_O)        0.117    40.902 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[31].mem[31][21]_i_1/O
                         net (fo=1, routed)           0.784    41.686    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/D[10]
    SLICE_X21Y36         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[31].mem_reg[31][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    -1.254    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.154 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    -0.642    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.551 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.571     1.020    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/clk
    SLICE_X21Y36         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[31].mem_reg[31][21]/C

Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[7].mem_reg[7][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        41.652ns  (logic 13.991ns (33.590%)  route 27.661ns (66.410%))
  Logic Levels:           55  (CARRY4=29 DSP48E1=1 LUT2=2 LUT3=4 LUT4=2 LUT5=3 LUT6=13 MUXF7=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[0])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[0]
                         net (fo=2, routed)           1.570     5.211    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[19]
    SLICE_X7Y16          LUT6 (Prop_lut6_I3_O)        0.124     5.335 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1014/O
                         net (fo=1, routed)           0.000     5.335    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1014_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.736 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_792/CO[3]
                         net (fo=1, routed)           0.000     5.736    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_792_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.850 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     5.850    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.964 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.000     5.964    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.078 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     6.078    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.192 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     6.192    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.306 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.306    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.420 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.420    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.534 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.534    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.648 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.009     6.657    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.771    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.885 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     6.885    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.999 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     6.999    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.113 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.000     7.113    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.227    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.341 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.341    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.612 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           1.135     8.747    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X10Y21         LUT2 (Prop_lut2_I0_O)        0.399     9.146 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.501    10.647    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X4Y24          LUT3 (Prop_lut3_I1_O)        0.354    11.001 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729/O
                         net (fo=10, routed)          1.070    12.071    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I3_O)        0.328    12.399 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_612/O
                         net (fo=7, routed)           0.897    13.295    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_69_in
    SLICE_X4Y20          LUT6 (Prop_lut6_I1_O)        0.124    13.419 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           0.986    14.405    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X3Y18          LUT6 (Prop_lut6_I1_O)        0.124    14.529 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_521/O
                         net (fo=10, routed)          1.286    15.815    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[2]
    SLICE_X12Y20         LUT4 (Prop_lut4_I1_O)        0.124    15.939 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_38/O
                         net (fo=1, routed)           0.000    15.939    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_38_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.315 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.315    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.432 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    16.432    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.589 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           1.124    17.712    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X8Y21          LUT4 (Prop_lut4_I0_O)        0.332    18.044 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.964    19.008    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I3_O)        0.124    19.132 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.566    20.698    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X2Y34          LUT5 (Prop_lut5_I3_O)        0.124    20.822 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_840/O
                         net (fo=2, routed)           0.722    21.545    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_840_n_0
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.124    21.669 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_551/O
                         net (fo=1, routed)           0.493    22.162    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_551_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I5_O)        0.124    22.286 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_251/O
                         net (fo=3, routed)           1.087    23.373    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_251_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.124    23.497 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.308    24.805    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X17Y24         LUT6 (Prop_lut6_I0_O)        0.124    24.929 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_175/O
                         net (fo=3, routed)           1.002    25.931    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_175_n_0
    SLICE_X17Y28         LUT2 (Prop_lut2_I1_O)        0.124    26.055 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    26.055    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.587 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    26.587    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.701 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    26.701    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.815 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    26.815    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.043 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.349    28.392    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X11Y28         LUT6 (Prop_lut6_I0_O)        0.313    28.705 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.650    29.355    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I1_O)        0.124    29.479 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.464    29.944    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.124    30.068 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           0.612    30.680    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.153    30.833 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17/O
                         net (fo=1, routed)           0.674    31.507    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17_n_0
    SLICE_X16Y24         LUT5 (Prop_lut5_I2_O)        0.327    31.834 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    31.834    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X16Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.347 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/CO[3]
                         net (fo=1, routed)           0.009    32.356    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.473 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.473    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.590 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.590    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.707 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.707    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.824 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    32.824    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.147 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6/O[1]
                         net (fo=1, routed)           1.092    34.239    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[21]
    SLICE_X21Y11         LUT6 (Prop_lut6_I4_O)        0.306    34.545 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][21]_i_3/O
                         net (fo=1, routed)           0.000    34.545    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/i_arbiter/gen_arbiter.data_nodes[1][result][21]
    SLICE_X21Y11         MUXF7 (Prop_muxf7_I0_O)      0.212    34.757 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/i_arbiter/register_write_behavioral[31].mem_reg[31][21]_i_2/O
                         net (fo=6, routed)           1.579    36.335    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/fpu_result[18]
    SLICE_X45Y16         LUT3 (Prop_lut3_I1_O)        0.327    36.662 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___46_i_7/O
                         net (fo=2, routed)           1.816    38.479    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[8].mem_reg[8][21]_1
    SLICE_X42Y34         LUT6 (Prop_lut6_I5_O)        0.326    38.805 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/i___46_i_2/O
                         net (fo=40, routed)          1.783    40.587    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/mult_en_ex_o_reg_3
    SLICE_X24Y37         LUT3 (Prop_lut3_I0_O)        0.153    40.740 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[7].mem[7][21]_i_1/O
                         net (fo=1, routed)           0.912    41.652    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[7].mem_reg[7][29]_0[10]
    SLICE_X21Y37         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[7].mem_reg[7][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    -1.254    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.154 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    -0.642    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.551 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.572     1.021    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/clk
    SLICE_X21Y37         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[7].mem_reg[7][21]/C

Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[22].mem_reg[22][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        41.650ns  (logic 13.924ns (33.431%)  route 27.726ns (66.569%))
  Logic Levels:           57  (CARRY4=31 DSP48E1=1 LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=14)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[0])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[0]
                         net (fo=2, routed)           1.570     5.211    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[19]
    SLICE_X7Y16          LUT6 (Prop_lut6_I3_O)        0.124     5.335 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1014/O
                         net (fo=1, routed)           0.000     5.335    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1014_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.736 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_792/CO[3]
                         net (fo=1, routed)           0.000     5.736    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_792_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.850 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     5.850    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.964 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.000     5.964    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.078 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     6.078    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.192 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     6.192    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.306 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.306    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.420 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.420    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.534 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.534    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.648 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.009     6.657    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.771    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.885 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     6.885    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.999 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     6.999    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.113 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.000     7.113    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.227    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.341 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.341    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.612 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           1.135     8.747    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X10Y21         LUT2 (Prop_lut2_I0_O)        0.399     9.146 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.501    10.647    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X4Y24          LUT3 (Prop_lut3_I1_O)        0.354    11.001 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729/O
                         net (fo=10, routed)          1.070    12.071    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I3_O)        0.328    12.399 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_612/O
                         net (fo=7, routed)           0.897    13.295    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_69_in
    SLICE_X4Y20          LUT6 (Prop_lut6_I1_O)        0.124    13.419 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           0.986    14.405    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X3Y18          LUT6 (Prop_lut6_I1_O)        0.124    14.529 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_521/O
                         net (fo=10, routed)          1.286    15.815    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[2]
    SLICE_X12Y20         LUT4 (Prop_lut4_I1_O)        0.124    15.939 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_38/O
                         net (fo=1, routed)           0.000    15.939    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_38_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.315 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.315    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.432 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    16.432    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.589 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           1.124    17.712    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X8Y21          LUT4 (Prop_lut4_I0_O)        0.332    18.044 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.964    19.008    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I3_O)        0.124    19.132 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.566    20.698    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X2Y34          LUT5 (Prop_lut5_I3_O)        0.124    20.822 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_840/O
                         net (fo=2, routed)           0.722    21.545    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_840_n_0
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.124    21.669 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_551/O
                         net (fo=1, routed)           0.493    22.162    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_551_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I5_O)        0.124    22.286 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_251/O
                         net (fo=3, routed)           1.087    23.373    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_251_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.124    23.497 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.308    24.805    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X17Y24         LUT6 (Prop_lut6_I0_O)        0.124    24.929 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_175/O
                         net (fo=3, routed)           1.002    25.931    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_175_n_0
    SLICE_X17Y28         LUT2 (Prop_lut2_I1_O)        0.124    26.055 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    26.055    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.587 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    26.587    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.701 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    26.701    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.815 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    26.815    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.043 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.349    28.392    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X11Y28         LUT6 (Prop_lut6_I0_O)        0.313    28.705 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.650    29.355    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I1_O)        0.124    29.479 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.464    29.944    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.124    30.068 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           0.612    30.680    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.153    30.833 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17/O
                         net (fo=1, routed)           0.674    31.507    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17_n_0
    SLICE_X16Y24         LUT5 (Prop_lut5_I2_O)        0.327    31.834 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    31.834    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X16Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.347 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/CO[3]
                         net (fo=1, routed)           0.009    32.356    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.473 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.473    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.590 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.590    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.707 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.707    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.824 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    32.824    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.941 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.941    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.058 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.058    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.381 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][30]_i_7/O[1]
                         net (fo=1, routed)           1.042    34.423    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[29]
    SLICE_X18Y16         LUT6 (Prop_lut6_I4_O)        0.306    34.729 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][29]_i_3/O
                         net (fo=6, routed)           1.152    35.881    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___321_i_7_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I1_O)        0.124    36.005 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___321_i_14/O
                         net (fo=1, routed)           1.111    37.115    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.result[data][29]
    SLICE_X41Y18         LUT2 (Prop_lut2_I0_O)        0.150    37.265 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___321_i_7/O
                         net (fo=1, routed)           1.194    38.459    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[8].mem_reg[8][29]_2
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.326    38.785 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/i___321_i_2/O
                         net (fo=40, routed)          2.270    41.056    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/mult_en_ex_o_reg_10
    SLICE_X10Y34         LUT3 (Prop_lut3_I0_O)        0.117    41.173 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[22].mem[22][29]_i_1/O
                         net (fo=1, routed)           0.477    41.650    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[22].mem_reg[22][29]_0[18]
    SLICE_X10Y32         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[22].mem_reg[22][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    -1.254    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.154 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    -0.642    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.551 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.570     1.019    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/clk
    SLICE_X10Y32         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[22].mem_reg[22][29]/C

Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[9].mem_reg[9][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        41.642ns  (logic 13.957ns (33.516%)  route 27.685ns (66.484%))
  Logic Levels:           55  (CARRY4=29 DSP48E1=1 LUT2=2 LUT3=4 LUT4=2 LUT5=3 LUT6=13 MUXF7=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[0])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[0]
                         net (fo=2, routed)           1.570     5.211    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[19]
    SLICE_X7Y16          LUT6 (Prop_lut6_I3_O)        0.124     5.335 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1014/O
                         net (fo=1, routed)           0.000     5.335    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1014_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.736 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_792/CO[3]
                         net (fo=1, routed)           0.000     5.736    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_792_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.850 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     5.850    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.964 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.000     5.964    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.078 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     6.078    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.192 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     6.192    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.306 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.306    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.420 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.420    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.534 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.534    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.648 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.009     6.657    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.771    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.885 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     6.885    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.999 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     6.999    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.113 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.000     7.113    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.227    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.341 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.341    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.612 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           1.135     8.747    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X10Y21         LUT2 (Prop_lut2_I0_O)        0.399     9.146 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.501    10.647    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X4Y24          LUT3 (Prop_lut3_I1_O)        0.354    11.001 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729/O
                         net (fo=10, routed)          1.070    12.071    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I3_O)        0.328    12.399 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_612/O
                         net (fo=7, routed)           0.897    13.295    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_69_in
    SLICE_X4Y20          LUT6 (Prop_lut6_I1_O)        0.124    13.419 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           0.986    14.405    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X3Y18          LUT6 (Prop_lut6_I1_O)        0.124    14.529 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_521/O
                         net (fo=10, routed)          1.286    15.815    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[2]
    SLICE_X12Y20         LUT4 (Prop_lut4_I1_O)        0.124    15.939 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_38/O
                         net (fo=1, routed)           0.000    15.939    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_38_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.315 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.315    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.432 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    16.432    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.589 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           1.124    17.712    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X8Y21          LUT4 (Prop_lut4_I0_O)        0.332    18.044 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.964    19.008    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I3_O)        0.124    19.132 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.566    20.698    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X2Y34          LUT5 (Prop_lut5_I3_O)        0.124    20.822 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_840/O
                         net (fo=2, routed)           0.722    21.545    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_840_n_0
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.124    21.669 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_551/O
                         net (fo=1, routed)           0.493    22.162    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_551_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I5_O)        0.124    22.286 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_251/O
                         net (fo=3, routed)           1.087    23.373    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_251_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.124    23.497 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.308    24.805    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X17Y24         LUT6 (Prop_lut6_I0_O)        0.124    24.929 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_175/O
                         net (fo=3, routed)           1.002    25.931    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_175_n_0
    SLICE_X17Y28         LUT2 (Prop_lut2_I1_O)        0.124    26.055 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    26.055    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.587 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    26.587    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.701 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    26.701    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.815 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    26.815    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.043 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.349    28.392    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X11Y28         LUT6 (Prop_lut6_I0_O)        0.313    28.705 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.650    29.355    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I1_O)        0.124    29.479 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.464    29.944    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.124    30.068 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           0.612    30.680    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.153    30.833 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17/O
                         net (fo=1, routed)           0.674    31.507    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17_n_0
    SLICE_X16Y24         LUT5 (Prop_lut5_I2_O)        0.327    31.834 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    31.834    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X16Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.347 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/CO[3]
                         net (fo=1, routed)           0.009    32.356    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.473 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.473    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.590 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.590    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.707 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.707    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.824 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    32.824    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.147 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6/O[1]
                         net (fo=1, routed)           1.092    34.239    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[21]
    SLICE_X21Y11         LUT6 (Prop_lut6_I4_O)        0.306    34.545 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][21]_i_3/O
                         net (fo=1, routed)           0.000    34.545    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/i_arbiter/gen_arbiter.data_nodes[1][result][21]
    SLICE_X21Y11         MUXF7 (Prop_muxf7_I0_O)      0.212    34.757 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/i_arbiter/register_write_behavioral[31].mem_reg[31][21]_i_2/O
                         net (fo=6, routed)           1.579    36.335    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/fpu_result[18]
    SLICE_X45Y16         LUT3 (Prop_lut3_I1_O)        0.327    36.662 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___46_i_7/O
                         net (fo=2, routed)           1.816    38.479    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[8].mem_reg[8][21]_1
    SLICE_X42Y34         LUT6 (Prop_lut6_I5_O)        0.326    38.805 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/i___46_i_2/O
                         net (fo=40, routed)          1.881    40.685    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/mult_en_ex_o_reg_3
    SLICE_X17Y38         LUT3 (Prop_lut3_I0_O)        0.119    40.804 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[9].mem[9][21]_i_1/O
                         net (fo=1, routed)           0.838    41.642    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[9].mem_reg[9][29]_0[10]
    SLICE_X21Y38         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[9].mem_reg[9][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    -1.254    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.154 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    -0.642    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.551 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.573     1.022    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/clk
    SLICE_X21Y38         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[9].mem_reg[9][21]/C

Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[27].mem_reg[27][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        41.604ns  (logic 13.960ns (33.555%)  route 27.644ns (66.445%))
  Logic Levels:           57  (CARRY4=31 DSP48E1=1 LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=14)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[0])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[0]
                         net (fo=2, routed)           1.570     5.211    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[19]
    SLICE_X7Y16          LUT6 (Prop_lut6_I3_O)        0.124     5.335 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1014/O
                         net (fo=1, routed)           0.000     5.335    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1014_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.736 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_792/CO[3]
                         net (fo=1, routed)           0.000     5.736    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_792_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.850 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     5.850    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.964 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.000     5.964    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.078 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     6.078    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.192 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     6.192    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.306 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.306    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.420 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.420    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.534 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.534    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.648 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.009     6.657    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.771    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.885 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     6.885    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.999 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     6.999    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.113 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.000     7.113    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.227    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.341 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.341    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.612 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           1.135     8.747    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X10Y21         LUT2 (Prop_lut2_I0_O)        0.399     9.146 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.501    10.647    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X4Y24          LUT3 (Prop_lut3_I1_O)        0.354    11.001 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729/O
                         net (fo=10, routed)          1.070    12.071    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I3_O)        0.328    12.399 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_612/O
                         net (fo=7, routed)           0.897    13.295    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_69_in
    SLICE_X4Y20          LUT6 (Prop_lut6_I1_O)        0.124    13.419 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           0.986    14.405    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X3Y18          LUT6 (Prop_lut6_I1_O)        0.124    14.529 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_521/O
                         net (fo=10, routed)          1.286    15.815    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[2]
    SLICE_X12Y20         LUT4 (Prop_lut4_I1_O)        0.124    15.939 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_38/O
                         net (fo=1, routed)           0.000    15.939    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_38_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.315 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.315    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.432 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    16.432    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.589 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           1.124    17.712    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X8Y21          LUT4 (Prop_lut4_I0_O)        0.332    18.044 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.964    19.008    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I3_O)        0.124    19.132 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.566    20.698    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X2Y34          LUT5 (Prop_lut5_I3_O)        0.124    20.822 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_840/O
                         net (fo=2, routed)           0.722    21.545    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_840_n_0
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.124    21.669 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_551/O
                         net (fo=1, routed)           0.493    22.162    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_551_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I5_O)        0.124    22.286 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_251/O
                         net (fo=3, routed)           1.087    23.373    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_251_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.124    23.497 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.308    24.805    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X17Y24         LUT6 (Prop_lut6_I0_O)        0.124    24.929 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_175/O
                         net (fo=3, routed)           1.002    25.931    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_175_n_0
    SLICE_X17Y28         LUT2 (Prop_lut2_I1_O)        0.124    26.055 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    26.055    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.587 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    26.587    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.701 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    26.701    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.815 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    26.815    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.043 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.349    28.392    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X11Y28         LUT6 (Prop_lut6_I0_O)        0.313    28.705 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.650    29.355    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I1_O)        0.124    29.479 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.464    29.944    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.124    30.068 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           0.612    30.680    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.153    30.833 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17/O
                         net (fo=1, routed)           0.674    31.507    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17_n_0
    SLICE_X16Y24         LUT5 (Prop_lut5_I2_O)        0.327    31.834 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    31.834    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X16Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.347 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/CO[3]
                         net (fo=1, routed)           0.009    32.356    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.473 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.473    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.590 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.590    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.707 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.707    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.824 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    32.824    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.941 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.941    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.058 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.058    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.381 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][30]_i_7/O[1]
                         net (fo=1, routed)           1.042    34.423    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[29]
    SLICE_X18Y16         LUT6 (Prop_lut6_I4_O)        0.306    34.729 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][29]_i_3/O
                         net (fo=6, routed)           1.152    35.881    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___321_i_7_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I1_O)        0.124    36.005 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___321_i_14/O
                         net (fo=1, routed)           1.111    37.115    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.result[data][29]
    SLICE_X41Y18         LUT2 (Prop_lut2_I0_O)        0.150    37.265 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___321_i_7/O
                         net (fo=1, routed)           1.194    38.459    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[8].mem_reg[8][29]_2
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.326    38.785 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/i___321_i_2/O
                         net (fo=40, routed)          1.825    40.610    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/mult_en_ex_o_reg_10
    SLICE_X13Y32         LUT3 (Prop_lut3_I0_O)        0.153    40.763 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[27].mem[27][29]_i_1/O
                         net (fo=1, routed)           0.841    41.604    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[27].mem_reg[27][29]_0[18]
    SLICE_X14Y34         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[27].mem_reg[27][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    -1.254    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.154 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    -0.642    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.551 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.571     1.020    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/clk
    SLICE_X14Y34         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[27].mem_reg[27][29]/C

Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/alu_operand_c_ex_o_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        41.601ns  (logic 14.055ns (33.785%)  route 27.546ns (66.215%))
  Logic Levels:           58  (CARRY4=31 DSP48E1=1 LUT2=3 LUT3=2 LUT4=2 LUT5=3 LUT6=16)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[0])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[0]
                         net (fo=2, routed)           1.570     5.211    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[19]
    SLICE_X7Y16          LUT6 (Prop_lut6_I3_O)        0.124     5.335 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1014/O
                         net (fo=1, routed)           0.000     5.335    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1014_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.736 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_792/CO[3]
                         net (fo=1, routed)           0.000     5.736    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_792_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.850 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     5.850    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.964 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.000     5.964    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.078 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     6.078    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.192 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     6.192    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.306 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.306    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.420 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.420    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.534 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.534    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.648 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.009     6.657    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.771    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.885 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     6.885    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.999 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     6.999    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.113 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.000     7.113    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.227    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.341 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.341    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.612 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           1.135     8.747    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X10Y21         LUT2 (Prop_lut2_I0_O)        0.399     9.146 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.501    10.647    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X4Y24          LUT3 (Prop_lut3_I1_O)        0.354    11.001 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729/O
                         net (fo=10, routed)          1.070    12.071    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I3_O)        0.328    12.399 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_612/O
                         net (fo=7, routed)           0.897    13.295    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_69_in
    SLICE_X4Y20          LUT6 (Prop_lut6_I1_O)        0.124    13.419 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           0.986    14.405    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X3Y18          LUT6 (Prop_lut6_I1_O)        0.124    14.529 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_521/O
                         net (fo=10, routed)          1.286    15.815    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[2]
    SLICE_X12Y20         LUT4 (Prop_lut4_I1_O)        0.124    15.939 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_38/O
                         net (fo=1, routed)           0.000    15.939    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_38_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.315 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.315    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.432 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    16.432    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.589 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           1.124    17.712    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X8Y21          LUT4 (Prop_lut4_I0_O)        0.332    18.044 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.964    19.008    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I3_O)        0.124    19.132 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.566    20.698    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X2Y34          LUT5 (Prop_lut5_I3_O)        0.124    20.822 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_840/O
                         net (fo=2, routed)           0.722    21.545    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_840_n_0
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.124    21.669 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_551/O
                         net (fo=1, routed)           0.493    22.162    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_551_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I5_O)        0.124    22.286 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_251/O
                         net (fo=3, routed)           1.087    23.373    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_251_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.124    23.497 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.308    24.805    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X17Y24         LUT6 (Prop_lut6_I0_O)        0.124    24.929 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_175/O
                         net (fo=3, routed)           1.002    25.931    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_175_n_0
    SLICE_X17Y28         LUT2 (Prop_lut2_I1_O)        0.124    26.055 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    26.055    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.587 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    26.587    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.701 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    26.701    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.815 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    26.815    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.043 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.349    28.392    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X11Y28         LUT6 (Prop_lut6_I0_O)        0.313    28.705 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.650    29.355    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I1_O)        0.124    29.479 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.464    29.944    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.124    30.068 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           0.612    30.680    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.153    30.833 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17/O
                         net (fo=1, routed)           0.674    31.507    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17_n_0
    SLICE_X16Y24         LUT5 (Prop_lut5_I2_O)        0.327    31.834 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    31.834    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X16Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.347 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/CO[3]
                         net (fo=1, routed)           0.009    32.356    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.473 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.473    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.590 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.590    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.707 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.707    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.824 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    32.824    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.941 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.941    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.058 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.058    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.381 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][30]_i_7/O[1]
                         net (fo=1, routed)           1.042    34.423    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[29]
    SLICE_X18Y16         LUT6 (Prop_lut6_I4_O)        0.306    34.729 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][29]_i_3/O
                         net (fo=6, routed)           1.152    35.881    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___321_i_7_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I1_O)        0.124    36.005 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___321_i_14/O
                         net (fo=1, routed)           1.111    37.115    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.result[data][29]
    SLICE_X41Y18         LUT2 (Prop_lut2_I0_O)        0.150    37.265 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___321_i_7/O
                         net (fo=1, routed)           1.194    38.459    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[8].mem_reg[8][29]_2
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.326    38.785 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/i___321_i_2/O
                         net (fo=40, routed)          1.751    40.537    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_i/regfile_alu_wdata_fw[29]
    SLICE_X22Y31         LUT6 (Prop_lut6_I3_O)        0.124    40.661 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___321/O
                         net (fo=3, routed)           0.817    41.477    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/alu_operand_c_ex_o_reg[29]
    SLICE_X30Y32         LUT6 (Prop_lut6_I1_O)        0.124    41.601 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/alu_operand_c_ex_o[29]_i_1/O
                         net (fo=1, routed)           0.000    41.601    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i_n_522
    SLICE_X30Y32         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/alu_operand_c_ex_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    -1.254    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.154 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    -0.642    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.551 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.560     1.009    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/clk
    SLICE_X30Y32         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/alu_operand_c_ex_o_reg[29]/C

Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[26].mem_reg[26][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        41.565ns  (logic 13.955ns (33.574%)  route 27.610ns (66.426%))
  Logic Levels:           55  (CARRY4=29 DSP48E1=1 LUT2=2 LUT3=4 LUT4=2 LUT5=3 LUT6=13 MUXF7=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[0])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[0]
                         net (fo=2, routed)           1.570     5.211    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[19]
    SLICE_X7Y16          LUT6 (Prop_lut6_I3_O)        0.124     5.335 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1014/O
                         net (fo=1, routed)           0.000     5.335    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1014_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.736 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_792/CO[3]
                         net (fo=1, routed)           0.000     5.736    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_792_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.850 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     5.850    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.964 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.000     5.964    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.078 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     6.078    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.192 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     6.192    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.306 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.306    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.420 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.420    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.534 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.534    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.648 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.009     6.657    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.771    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.885 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     6.885    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.999 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     6.999    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.113 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.000     7.113    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.227    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.341 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.341    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.612 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           1.135     8.747    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X10Y21         LUT2 (Prop_lut2_I0_O)        0.399     9.146 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.501    10.647    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X4Y24          LUT3 (Prop_lut3_I1_O)        0.354    11.001 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729/O
                         net (fo=10, routed)          1.070    12.071    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I3_O)        0.328    12.399 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_612/O
                         net (fo=7, routed)           0.897    13.295    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_69_in
    SLICE_X4Y20          LUT6 (Prop_lut6_I1_O)        0.124    13.419 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           0.986    14.405    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X3Y18          LUT6 (Prop_lut6_I1_O)        0.124    14.529 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_521/O
                         net (fo=10, routed)          1.286    15.815    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[2]
    SLICE_X12Y20         LUT4 (Prop_lut4_I1_O)        0.124    15.939 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_38/O
                         net (fo=1, routed)           0.000    15.939    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_38_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.315 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.315    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.432 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    16.432    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.589 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           1.124    17.712    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X8Y21          LUT4 (Prop_lut4_I0_O)        0.332    18.044 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.964    19.008    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I3_O)        0.124    19.132 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.566    20.698    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X2Y34          LUT5 (Prop_lut5_I3_O)        0.124    20.822 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_840/O
                         net (fo=2, routed)           0.722    21.545    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_840_n_0
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.124    21.669 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_551/O
                         net (fo=1, routed)           0.493    22.162    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_551_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I5_O)        0.124    22.286 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_251/O
                         net (fo=3, routed)           1.087    23.373    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_251_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.124    23.497 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.308    24.805    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X17Y24         LUT6 (Prop_lut6_I0_O)        0.124    24.929 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_175/O
                         net (fo=3, routed)           1.002    25.931    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_175_n_0
    SLICE_X17Y28         LUT2 (Prop_lut2_I1_O)        0.124    26.055 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    26.055    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.587 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    26.587    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.701 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    26.701    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.815 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    26.815    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.043 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.349    28.392    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X11Y28         LUT6 (Prop_lut6_I0_O)        0.313    28.705 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.650    29.355    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I1_O)        0.124    29.479 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.464    29.944    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.124    30.068 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           0.612    30.680    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.153    30.833 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17/O
                         net (fo=1, routed)           0.674    31.507    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17_n_0
    SLICE_X16Y24         LUT5 (Prop_lut5_I2_O)        0.327    31.834 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    31.834    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X16Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.347 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/CO[3]
                         net (fo=1, routed)           0.009    32.356    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.473 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.473    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.590 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.590    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.707 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.707    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.824 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    32.824    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.147 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6/O[1]
                         net (fo=1, routed)           1.092    34.239    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[21]
    SLICE_X21Y11         LUT6 (Prop_lut6_I4_O)        0.306    34.545 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][21]_i_3/O
                         net (fo=1, routed)           0.000    34.545    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/i_arbiter/gen_arbiter.data_nodes[1][result][21]
    SLICE_X21Y11         MUXF7 (Prop_muxf7_I0_O)      0.212    34.757 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/i_arbiter/register_write_behavioral[31].mem_reg[31][21]_i_2/O
                         net (fo=6, routed)           1.579    36.335    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/fpu_result[18]
    SLICE_X45Y16         LUT3 (Prop_lut3_I1_O)        0.327    36.662 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___46_i_7/O
                         net (fo=2, routed)           1.816    38.479    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[8].mem_reg[8][21]_1
    SLICE_X42Y34         LUT6 (Prop_lut6_I5_O)        0.326    38.805 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/i___46_i_2/O
                         net (fo=40, routed)          1.827    40.632    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/mult_en_ex_o_reg_3
    SLICE_X20Y35         LUT3 (Prop_lut3_I0_O)        0.117    40.749 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[26].mem[26][21]_i_1/O
                         net (fo=1, routed)           0.817    41.565    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[26].mem_reg[26][29]_0[10]
    SLICE_X20Y37         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[26].mem_reg[26][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    -1.254    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.154 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    -0.642    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.551 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.572     1.021    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/clk
    SLICE_X20Y37         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[26].mem_reg[26][21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.636%)  route 0.063ns (25.364%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y1          FDRE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/C
    SLICE_X97Y1          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/Q
                         net (fo=2, routed)           0.063     0.204    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[7]
    SLICE_X96Y1          LUT5 (Prop_lut5_I0_O)        0.045     0.249 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data]_inferred_i_25__0/O
                         net (fo=1, routed)           0.000     0.249    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data][7]
    SLICE_X96Y1          FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.884    -0.856    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/clk_out1_0
    SLICE_X96Y1          FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/C

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y1         FDCE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg/C
    SLICE_X113Y1         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg/Q
                         net (fo=1, routed)           0.110     0.251    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[0]_1[0]
    SLICE_X112Y1         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.914    -0.826    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/clk_out1_0
    SLICE_X112Y1         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y7         FDRE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/C
    SLICE_X105Y7         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/Q
                         net (fo=2, routed)           0.065     0.206    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[14]
    SLICE_X104Y7         LUT5 (Prop_lut5_I0_O)        0.045     0.251 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data]_inferred_i_18__0/O
                         net (fo=1, routed)           0.000     0.251    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data][14]
    SLICE_X104Y7         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.883    -0.857    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/clk_out1_0
    SLICE_X104Y7         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/C

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.098%)  route 0.091ns (32.902%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y0          FDRE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/C
    SLICE_X93Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/Q
                         net (fo=2, routed)           0.091     0.232    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[1]
    SLICE_X92Y0          LUT5 (Prop_lut5_I0_O)        0.045     0.277 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data]_inferred_i_31__0/O
                         net (fo=1, routed)           0.000     0.277    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data][1]
    SLICE_X92Y0          FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.883    -0.857    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/clk_out1_0
    SLICE_X92Y0          FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/C

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.098%)  route 0.091ns (32.902%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y6         FDRE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
    SLICE_X109Y6         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/Q
                         net (fo=2, routed)           0.091     0.232    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[24]
    SLICE_X108Y6         LUT5 (Prop_lut5_I0_O)        0.045     0.277 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data]_inferred_i_8__0/O
                         net (fo=1, routed)           0.000     0.277    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data][24]
    SLICE_X108Y6         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.912    -0.828    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/clk_out1_0
    SLICE_X108Y6         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/C

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.160%)  route 0.149ns (53.841%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y1         FDCE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
    SLICE_X109Y1         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=37, routed)          0.149     0.277    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/i_sync/D[0]
    SLICE_X109Y2         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.913    -0.827    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/i_sync/clk_out1_0
    SLICE_X109Y2         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/req_src_q_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y5         FDPE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/req_src_q_reg/C
    SLICE_X112Y5         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/req_src_q_reg/Q
                         net (fo=1, routed)           0.116     0.280    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]_1[0]
    SLICE_X113Y5         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.913    -0.827    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/clk_out1_0
    SLICE_X113Y5         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y2         FDRE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/C
    SLICE_X101Y2         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/Q
                         net (fo=2, routed)           0.098     0.239    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[21]
    SLICE_X100Y2         LUT5 (Prop_lut5_I0_O)        0.045     0.284 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data]_inferred_i_11__0/O
                         net (fo=1, routed)           0.000     0.284    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data][21]
    SLICE_X100Y2         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.884    -0.856    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/clk_out1_0
    SLICE_X100Y2         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/C

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y6         FDRE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
    SLICE_X109Y6         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/Q
                         net (fo=2, routed)           0.098     0.239    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[29]
    SLICE_X108Y6         LUT5 (Prop_lut5_I0_O)        0.045     0.284 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data]_inferred_i_3__0/O
                         net (fo=1, routed)           0.000     0.284    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data][29]
    SLICE_X108Y6         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.912    -0.828    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/clk_out1_0
    SLICE_X108Y6         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/C

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.988%)  route 0.100ns (35.012%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y7         FDRE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/C
    SLICE_X105Y7         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/Q
                         net (fo=2, routed)           0.100     0.241    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[13]
    SLICE_X104Y7         LUT5 (Prop_lut5_I0_O)        0.045     0.286 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data]_inferred_i_19__0/O
                         net (fo=1, routed)           0.000     0.286    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data][13]
    SLICE_X104Y7         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.883    -0.857    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/clk_out1_0
    SLICE_X104Y7         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1

Max Delay          5173 Endpoints
Min Delay          5173 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_b_ex_o_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        42.072ns  (logic 14.267ns (33.911%)  route 27.805ns (66.089%))
  Logic Levels:           59  (CARRY4=31 DSP48E1=1 LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=15 MUXF7=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[0])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[0]
                         net (fo=2, routed)           1.570     5.211    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[19]
    SLICE_X7Y16          LUT6 (Prop_lut6_I3_O)        0.124     5.335 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1014/O
                         net (fo=1, routed)           0.000     5.335    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1014_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.736 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_792/CO[3]
                         net (fo=1, routed)           0.000     5.736    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_792_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.850 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     5.850    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.964 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.000     5.964    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.078 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     6.078    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.192 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     6.192    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.306 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.306    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.420 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.420    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.534 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.534    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.648 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.009     6.657    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.771    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.885 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     6.885    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.999 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     6.999    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.113 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.000     7.113    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.227    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.341 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.341    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.612 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           1.135     8.747    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X10Y21         LUT2 (Prop_lut2_I0_O)        0.399     9.146 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.501    10.647    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X4Y24          LUT3 (Prop_lut3_I1_O)        0.354    11.001 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729/O
                         net (fo=10, routed)          1.070    12.071    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I3_O)        0.328    12.399 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_612/O
                         net (fo=7, routed)           0.897    13.295    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_69_in
    SLICE_X4Y20          LUT6 (Prop_lut6_I1_O)        0.124    13.419 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           0.986    14.405    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X3Y18          LUT6 (Prop_lut6_I1_O)        0.124    14.529 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_521/O
                         net (fo=10, routed)          1.286    15.815    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[2]
    SLICE_X12Y20         LUT4 (Prop_lut4_I1_O)        0.124    15.939 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_38/O
                         net (fo=1, routed)           0.000    15.939    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_38_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.315 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.315    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.432 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    16.432    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.589 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           1.124    17.712    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X8Y21          LUT4 (Prop_lut4_I0_O)        0.332    18.044 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.964    19.008    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I3_O)        0.124    19.132 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.566    20.698    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X2Y34          LUT5 (Prop_lut5_I3_O)        0.124    20.822 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_840/O
                         net (fo=2, routed)           0.722    21.545    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_840_n_0
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.124    21.669 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_551/O
                         net (fo=1, routed)           0.493    22.162    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_551_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I5_O)        0.124    22.286 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_251/O
                         net (fo=3, routed)           1.087    23.373    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_251_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.124    23.497 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.308    24.805    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X17Y24         LUT6 (Prop_lut6_I0_O)        0.124    24.929 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_175/O
                         net (fo=3, routed)           1.002    25.931    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_175_n_0
    SLICE_X17Y28         LUT2 (Prop_lut2_I1_O)        0.124    26.055 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    26.055    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.587 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    26.587    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.701 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    26.701    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.815 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    26.815    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.043 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.349    28.392    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X11Y28         LUT6 (Prop_lut6_I0_O)        0.313    28.705 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.650    29.355    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I1_O)        0.124    29.479 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.464    29.944    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.124    30.068 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           0.612    30.680    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.153    30.833 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17/O
                         net (fo=1, routed)           0.674    31.507    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17_n_0
    SLICE_X16Y24         LUT5 (Prop_lut5_I2_O)        0.327    31.834 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    31.834    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X16Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.347 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/CO[3]
                         net (fo=1, routed)           0.009    32.356    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.473 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.473    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.590 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.590    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.707 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.707    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.824 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    32.824    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.941 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.941    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.058 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.058    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.381 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][30]_i_7/O[1]
                         net (fo=1, routed)           1.042    34.423    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[29]
    SLICE_X18Y16         LUT6 (Prop_lut6_I4_O)        0.306    34.729 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][29]_i_3/O
                         net (fo=6, routed)           1.152    35.881    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___321_i_7_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I1_O)        0.124    36.005 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___321_i_14/O
                         net (fo=1, routed)           1.111    37.115    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.result[data][29]
    SLICE_X41Y18         LUT2 (Prop_lut2_I0_O)        0.150    37.265 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___321_i_7/O
                         net (fo=1, routed)           1.194    38.459    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[8].mem_reg[8][29]_2
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.326    38.785 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/i___321_i_2/O
                         net (fo=40, routed)          1.751    40.537    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_i/regfile_alu_wdata_fw[29]
    SLICE_X22Y31         LUT6 (Prop_lut6_I3_O)        0.124    40.661 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___321/O
                         net (fo=3, routed)           1.075    41.736    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/alu_operand_c_ex_o_reg[29]
    SLICE_X35Y31         LUT3 (Prop_lut3_I0_O)        0.124    41.860 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/mult_operand_b_ex_o[29]_i_2/O
                         net (fo=1, routed)           0.000    41.860    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mult_operand_b_ex_o_reg[29]
    SLICE_X35Y31         MUXF7 (Prop_muxf7_I0_O)      0.212    42.072 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mult_operand_b_ex_o_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    42.072    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_b_ex_o_reg[30]_0[28]
    SLICE_X35Y31         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_b_ex_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    -1.254    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.154 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    -0.642    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.551 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.483     0.932    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/clk
    SLICE_X35Y31         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_b_ex_o_reg[29]/C

Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[25].mem_reg[25][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        41.732ns  (logic 13.927ns (33.373%)  route 27.805ns (66.627%))
  Logic Levels:           57  (CARRY4=31 DSP48E1=1 LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=14)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[0])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[0]
                         net (fo=2, routed)           1.570     5.211    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[19]
    SLICE_X7Y16          LUT6 (Prop_lut6_I3_O)        0.124     5.335 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1014/O
                         net (fo=1, routed)           0.000     5.335    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1014_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.736 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_792/CO[3]
                         net (fo=1, routed)           0.000     5.736    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_792_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.850 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     5.850    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.964 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.000     5.964    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.078 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     6.078    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.192 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     6.192    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.306 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.306    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.420 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.420    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.534 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.534    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.648 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.009     6.657    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.771    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.885 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     6.885    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.999 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     6.999    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.113 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.000     7.113    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.227    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.341 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.341    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.612 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           1.135     8.747    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X10Y21         LUT2 (Prop_lut2_I0_O)        0.399     9.146 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.501    10.647    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X4Y24          LUT3 (Prop_lut3_I1_O)        0.354    11.001 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729/O
                         net (fo=10, routed)          1.070    12.071    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I3_O)        0.328    12.399 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_612/O
                         net (fo=7, routed)           0.897    13.295    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_69_in
    SLICE_X4Y20          LUT6 (Prop_lut6_I1_O)        0.124    13.419 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           0.986    14.405    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X3Y18          LUT6 (Prop_lut6_I1_O)        0.124    14.529 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_521/O
                         net (fo=10, routed)          1.286    15.815    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[2]
    SLICE_X12Y20         LUT4 (Prop_lut4_I1_O)        0.124    15.939 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_38/O
                         net (fo=1, routed)           0.000    15.939    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_38_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.315 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.315    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.432 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    16.432    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.589 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           1.124    17.712    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X8Y21          LUT4 (Prop_lut4_I0_O)        0.332    18.044 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.964    19.008    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I3_O)        0.124    19.132 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.566    20.698    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X2Y34          LUT5 (Prop_lut5_I3_O)        0.124    20.822 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_840/O
                         net (fo=2, routed)           0.722    21.545    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_840_n_0
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.124    21.669 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_551/O
                         net (fo=1, routed)           0.493    22.162    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_551_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I5_O)        0.124    22.286 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_251/O
                         net (fo=3, routed)           1.087    23.373    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_251_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.124    23.497 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.308    24.805    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X17Y24         LUT6 (Prop_lut6_I0_O)        0.124    24.929 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_175/O
                         net (fo=3, routed)           1.002    25.931    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_175_n_0
    SLICE_X17Y28         LUT2 (Prop_lut2_I1_O)        0.124    26.055 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    26.055    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.587 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    26.587    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.701 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    26.701    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.815 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    26.815    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.043 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.349    28.392    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X11Y28         LUT6 (Prop_lut6_I0_O)        0.313    28.705 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.650    29.355    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I1_O)        0.124    29.479 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.464    29.944    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.124    30.068 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           0.612    30.680    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.153    30.833 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17/O
                         net (fo=1, routed)           0.674    31.507    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17_n_0
    SLICE_X16Y24         LUT5 (Prop_lut5_I2_O)        0.327    31.834 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    31.834    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X16Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.347 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/CO[3]
                         net (fo=1, routed)           0.009    32.356    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.473 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.473    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.590 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.590    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.707 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.707    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.824 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    32.824    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.941 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.941    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.058 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.058    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.381 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][30]_i_7/O[1]
                         net (fo=1, routed)           1.042    34.423    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[29]
    SLICE_X18Y16         LUT6 (Prop_lut6_I4_O)        0.306    34.729 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][29]_i_3/O
                         net (fo=6, routed)           1.152    35.881    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___321_i_7_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I1_O)        0.124    36.005 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___321_i_14/O
                         net (fo=1, routed)           1.111    37.115    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.result[data][29]
    SLICE_X41Y18         LUT2 (Prop_lut2_I0_O)        0.150    37.265 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___321_i_7/O
                         net (fo=1, routed)           1.194    38.459    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[8].mem_reg[8][29]_2
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.326    38.785 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/i___321_i_2/O
                         net (fo=40, routed)          1.771    40.556    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/mult_en_ex_o_reg_10
    SLICE_X9Y32          LUT3 (Prop_lut3_I0_O)        0.120    40.676 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[25].mem[25][29]_i_1/O
                         net (fo=1, routed)           1.055    41.732    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[25].mem_reg[25][29]_0[18]
    SLICE_X8Y33          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[25].mem_reg[25][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    -1.254    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.154 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    -0.642    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.551 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.570     1.019    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/clk
    SLICE_X8Y33          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[25].mem_reg[25][29]/C

Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_c_ex_o_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        41.720ns  (logic 14.055ns (33.689%)  route 27.665ns (66.311%))
  Logic Levels:           58  (CARRY4=31 DSP48E1=1 LUT2=3 LUT3=2 LUT4=2 LUT5=3 LUT6=16)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[0])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[0]
                         net (fo=2, routed)           1.570     5.211    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[19]
    SLICE_X7Y16          LUT6 (Prop_lut6_I3_O)        0.124     5.335 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1014/O
                         net (fo=1, routed)           0.000     5.335    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1014_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.736 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_792/CO[3]
                         net (fo=1, routed)           0.000     5.736    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_792_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.850 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     5.850    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.964 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.000     5.964    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.078 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     6.078    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.192 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     6.192    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.306 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.306    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.420 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.420    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.534 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.534    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.648 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.009     6.657    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.771    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.885 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     6.885    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.999 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     6.999    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.113 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.000     7.113    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.227    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.341 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.341    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.612 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           1.135     8.747    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X10Y21         LUT2 (Prop_lut2_I0_O)        0.399     9.146 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.501    10.647    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X4Y24          LUT3 (Prop_lut3_I1_O)        0.354    11.001 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729/O
                         net (fo=10, routed)          1.070    12.071    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I3_O)        0.328    12.399 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_612/O
                         net (fo=7, routed)           0.897    13.295    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_69_in
    SLICE_X4Y20          LUT6 (Prop_lut6_I1_O)        0.124    13.419 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           0.986    14.405    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X3Y18          LUT6 (Prop_lut6_I1_O)        0.124    14.529 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_521/O
                         net (fo=10, routed)          1.286    15.815    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[2]
    SLICE_X12Y20         LUT4 (Prop_lut4_I1_O)        0.124    15.939 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_38/O
                         net (fo=1, routed)           0.000    15.939    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_38_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.315 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.315    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.432 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    16.432    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.589 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           1.124    17.712    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X8Y21          LUT4 (Prop_lut4_I0_O)        0.332    18.044 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.964    19.008    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I3_O)        0.124    19.132 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.566    20.698    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X2Y34          LUT5 (Prop_lut5_I3_O)        0.124    20.822 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_840/O
                         net (fo=2, routed)           0.722    21.545    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_840_n_0
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.124    21.669 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_551/O
                         net (fo=1, routed)           0.493    22.162    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_551_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I5_O)        0.124    22.286 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_251/O
                         net (fo=3, routed)           1.087    23.373    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_251_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.124    23.497 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.308    24.805    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X17Y24         LUT6 (Prop_lut6_I0_O)        0.124    24.929 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_175/O
                         net (fo=3, routed)           1.002    25.931    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_175_n_0
    SLICE_X17Y28         LUT2 (Prop_lut2_I1_O)        0.124    26.055 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    26.055    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.587 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    26.587    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.701 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    26.701    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.815 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    26.815    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.043 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.349    28.392    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X11Y28         LUT6 (Prop_lut6_I0_O)        0.313    28.705 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.650    29.355    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I1_O)        0.124    29.479 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.464    29.944    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.124    30.068 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           0.612    30.680    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.153    30.833 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17/O
                         net (fo=1, routed)           0.674    31.507    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17_n_0
    SLICE_X16Y24         LUT5 (Prop_lut5_I2_O)        0.327    31.834 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    31.834    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X16Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.347 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/CO[3]
                         net (fo=1, routed)           0.009    32.356    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.473 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.473    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.590 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.590    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.707 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.707    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.824 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    32.824    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.941 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.941    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.058 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.058    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.381 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][30]_i_7/O[1]
                         net (fo=1, routed)           1.042    34.423    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[29]
    SLICE_X18Y16         LUT6 (Prop_lut6_I4_O)        0.306    34.729 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][29]_i_3/O
                         net (fo=6, routed)           1.152    35.881    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___321_i_7_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I1_O)        0.124    36.005 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___321_i_14/O
                         net (fo=1, routed)           1.111    37.115    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.result[data][29]
    SLICE_X41Y18         LUT2 (Prop_lut2_I0_O)        0.150    37.265 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___321_i_7/O
                         net (fo=1, routed)           1.194    38.459    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[8].mem_reg[8][29]_2
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.326    38.785 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/i___321_i_2/O
                         net (fo=40, routed)          1.751    40.537    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_i/regfile_alu_wdata_fw[29]
    SLICE_X22Y31         LUT6 (Prop_lut6_I3_O)        0.124    40.661 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___321/O
                         net (fo=3, routed)           0.936    41.596    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mult_operand_c_ex_o_reg[29]
    SLICE_X35Y33         LUT6 (Prop_lut6_I1_O)        0.124    41.720 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mult_operand_c_ex_o[29]_i_1/O
                         net (fo=1, routed)           0.000    41.720    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_c_ex_o_reg[31]_2[29]
    SLICE_X35Y33         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_c_ex_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    -1.254    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.154 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    -0.642    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.551 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.486     0.935    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/clk
    SLICE_X35Y33         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_c_ex_o_reg[29]/C

Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[31].mem_reg[31][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        41.686ns  (logic 13.955ns (33.476%)  route 27.731ns (66.524%))
  Logic Levels:           55  (CARRY4=29 DSP48E1=1 LUT2=2 LUT3=4 LUT4=2 LUT5=3 LUT6=13 MUXF7=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[0])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[0]
                         net (fo=2, routed)           1.570     5.211    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[19]
    SLICE_X7Y16          LUT6 (Prop_lut6_I3_O)        0.124     5.335 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1014/O
                         net (fo=1, routed)           0.000     5.335    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1014_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.736 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_792/CO[3]
                         net (fo=1, routed)           0.000     5.736    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_792_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.850 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     5.850    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.964 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.000     5.964    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.078 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     6.078    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.192 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     6.192    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.306 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.306    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.420 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.420    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.534 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.534    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.648 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.009     6.657    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.771    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.885 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     6.885    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.999 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     6.999    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.113 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.000     7.113    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.227    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.341 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.341    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.612 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           1.135     8.747    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X10Y21         LUT2 (Prop_lut2_I0_O)        0.399     9.146 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.501    10.647    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X4Y24          LUT3 (Prop_lut3_I1_O)        0.354    11.001 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729/O
                         net (fo=10, routed)          1.070    12.071    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I3_O)        0.328    12.399 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_612/O
                         net (fo=7, routed)           0.897    13.295    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_69_in
    SLICE_X4Y20          LUT6 (Prop_lut6_I1_O)        0.124    13.419 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           0.986    14.405    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X3Y18          LUT6 (Prop_lut6_I1_O)        0.124    14.529 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_521/O
                         net (fo=10, routed)          1.286    15.815    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[2]
    SLICE_X12Y20         LUT4 (Prop_lut4_I1_O)        0.124    15.939 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_38/O
                         net (fo=1, routed)           0.000    15.939    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_38_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.315 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.315    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.432 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    16.432    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.589 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           1.124    17.712    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X8Y21          LUT4 (Prop_lut4_I0_O)        0.332    18.044 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.964    19.008    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I3_O)        0.124    19.132 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.566    20.698    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X2Y34          LUT5 (Prop_lut5_I3_O)        0.124    20.822 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_840/O
                         net (fo=2, routed)           0.722    21.545    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_840_n_0
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.124    21.669 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_551/O
                         net (fo=1, routed)           0.493    22.162    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_551_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I5_O)        0.124    22.286 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_251/O
                         net (fo=3, routed)           1.087    23.373    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_251_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.124    23.497 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.308    24.805    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X17Y24         LUT6 (Prop_lut6_I0_O)        0.124    24.929 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_175/O
                         net (fo=3, routed)           1.002    25.931    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_175_n_0
    SLICE_X17Y28         LUT2 (Prop_lut2_I1_O)        0.124    26.055 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    26.055    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.587 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    26.587    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.701 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    26.701    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.815 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    26.815    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.043 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.349    28.392    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X11Y28         LUT6 (Prop_lut6_I0_O)        0.313    28.705 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.650    29.355    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I1_O)        0.124    29.479 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.464    29.944    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.124    30.068 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           0.612    30.680    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.153    30.833 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17/O
                         net (fo=1, routed)           0.674    31.507    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17_n_0
    SLICE_X16Y24         LUT5 (Prop_lut5_I2_O)        0.327    31.834 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    31.834    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X16Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.347 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/CO[3]
                         net (fo=1, routed)           0.009    32.356    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.473 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.473    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.590 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.590    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.707 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.707    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.824 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    32.824    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.147 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6/O[1]
                         net (fo=1, routed)           1.092    34.239    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[21]
    SLICE_X21Y11         LUT6 (Prop_lut6_I4_O)        0.306    34.545 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][21]_i_3/O
                         net (fo=1, routed)           0.000    34.545    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/i_arbiter/gen_arbiter.data_nodes[1][result][21]
    SLICE_X21Y11         MUXF7 (Prop_muxf7_I0_O)      0.212    34.757 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/i_arbiter/register_write_behavioral[31].mem_reg[31][21]_i_2/O
                         net (fo=6, routed)           1.579    36.335    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/fpu_result[18]
    SLICE_X45Y16         LUT3 (Prop_lut3_I1_O)        0.327    36.662 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___46_i_7/O
                         net (fo=2, routed)           1.816    38.479    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[8].mem_reg[8][21]_1
    SLICE_X42Y34         LUT6 (Prop_lut6_I5_O)        0.326    38.805 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/i___46_i_2/O
                         net (fo=40, routed)          1.980    40.785    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/mult_en_ex_o_reg_3
    SLICE_X18Y36         LUT3 (Prop_lut3_I0_O)        0.117    40.902 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[31].mem[31][21]_i_1/O
                         net (fo=1, routed)           0.784    41.686    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/D[10]
    SLICE_X21Y36         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[31].mem_reg[31][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    -1.254    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.154 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    -0.642    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.551 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.571     1.020    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/clk
    SLICE_X21Y36         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[31].mem_reg[31][21]/C

Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[7].mem_reg[7][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        41.652ns  (logic 13.991ns (33.590%)  route 27.661ns (66.410%))
  Logic Levels:           55  (CARRY4=29 DSP48E1=1 LUT2=2 LUT3=4 LUT4=2 LUT5=3 LUT6=13 MUXF7=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[0])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[0]
                         net (fo=2, routed)           1.570     5.211    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[19]
    SLICE_X7Y16          LUT6 (Prop_lut6_I3_O)        0.124     5.335 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1014/O
                         net (fo=1, routed)           0.000     5.335    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1014_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.736 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_792/CO[3]
                         net (fo=1, routed)           0.000     5.736    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_792_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.850 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     5.850    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.964 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.000     5.964    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.078 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     6.078    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.192 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     6.192    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.306 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.306    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.420 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.420    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.534 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.534    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.648 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.009     6.657    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.771    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.885 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     6.885    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.999 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     6.999    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.113 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.000     7.113    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.227    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.341 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.341    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.612 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           1.135     8.747    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X10Y21         LUT2 (Prop_lut2_I0_O)        0.399     9.146 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.501    10.647    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X4Y24          LUT3 (Prop_lut3_I1_O)        0.354    11.001 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729/O
                         net (fo=10, routed)          1.070    12.071    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I3_O)        0.328    12.399 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_612/O
                         net (fo=7, routed)           0.897    13.295    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_69_in
    SLICE_X4Y20          LUT6 (Prop_lut6_I1_O)        0.124    13.419 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           0.986    14.405    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X3Y18          LUT6 (Prop_lut6_I1_O)        0.124    14.529 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_521/O
                         net (fo=10, routed)          1.286    15.815    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[2]
    SLICE_X12Y20         LUT4 (Prop_lut4_I1_O)        0.124    15.939 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_38/O
                         net (fo=1, routed)           0.000    15.939    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_38_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.315 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.315    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.432 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    16.432    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.589 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           1.124    17.712    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X8Y21          LUT4 (Prop_lut4_I0_O)        0.332    18.044 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.964    19.008    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I3_O)        0.124    19.132 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.566    20.698    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X2Y34          LUT5 (Prop_lut5_I3_O)        0.124    20.822 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_840/O
                         net (fo=2, routed)           0.722    21.545    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_840_n_0
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.124    21.669 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_551/O
                         net (fo=1, routed)           0.493    22.162    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_551_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I5_O)        0.124    22.286 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_251/O
                         net (fo=3, routed)           1.087    23.373    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_251_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.124    23.497 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.308    24.805    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X17Y24         LUT6 (Prop_lut6_I0_O)        0.124    24.929 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_175/O
                         net (fo=3, routed)           1.002    25.931    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_175_n_0
    SLICE_X17Y28         LUT2 (Prop_lut2_I1_O)        0.124    26.055 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    26.055    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.587 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    26.587    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.701 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    26.701    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.815 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    26.815    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.043 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.349    28.392    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X11Y28         LUT6 (Prop_lut6_I0_O)        0.313    28.705 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.650    29.355    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I1_O)        0.124    29.479 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.464    29.944    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.124    30.068 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           0.612    30.680    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.153    30.833 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17/O
                         net (fo=1, routed)           0.674    31.507    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17_n_0
    SLICE_X16Y24         LUT5 (Prop_lut5_I2_O)        0.327    31.834 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    31.834    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X16Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.347 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/CO[3]
                         net (fo=1, routed)           0.009    32.356    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.473 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.473    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.590 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.590    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.707 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.707    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.824 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    32.824    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.147 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6/O[1]
                         net (fo=1, routed)           1.092    34.239    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[21]
    SLICE_X21Y11         LUT6 (Prop_lut6_I4_O)        0.306    34.545 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][21]_i_3/O
                         net (fo=1, routed)           0.000    34.545    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/i_arbiter/gen_arbiter.data_nodes[1][result][21]
    SLICE_X21Y11         MUXF7 (Prop_muxf7_I0_O)      0.212    34.757 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/i_arbiter/register_write_behavioral[31].mem_reg[31][21]_i_2/O
                         net (fo=6, routed)           1.579    36.335    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/fpu_result[18]
    SLICE_X45Y16         LUT3 (Prop_lut3_I1_O)        0.327    36.662 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___46_i_7/O
                         net (fo=2, routed)           1.816    38.479    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[8].mem_reg[8][21]_1
    SLICE_X42Y34         LUT6 (Prop_lut6_I5_O)        0.326    38.805 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/i___46_i_2/O
                         net (fo=40, routed)          1.783    40.587    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/mult_en_ex_o_reg_3
    SLICE_X24Y37         LUT3 (Prop_lut3_I0_O)        0.153    40.740 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[7].mem[7][21]_i_1/O
                         net (fo=1, routed)           0.912    41.652    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[7].mem_reg[7][29]_0[10]
    SLICE_X21Y37         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[7].mem_reg[7][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    -1.254    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.154 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    -0.642    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.551 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.572     1.021    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/clk
    SLICE_X21Y37         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[7].mem_reg[7][21]/C

Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[22].mem_reg[22][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        41.650ns  (logic 13.924ns (33.431%)  route 27.726ns (66.569%))
  Logic Levels:           57  (CARRY4=31 DSP48E1=1 LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=14)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[0])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[0]
                         net (fo=2, routed)           1.570     5.211    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[19]
    SLICE_X7Y16          LUT6 (Prop_lut6_I3_O)        0.124     5.335 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1014/O
                         net (fo=1, routed)           0.000     5.335    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1014_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.736 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_792/CO[3]
                         net (fo=1, routed)           0.000     5.736    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_792_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.850 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     5.850    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.964 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.000     5.964    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.078 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     6.078    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.192 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     6.192    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.306 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.306    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.420 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.420    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.534 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.534    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.648 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.009     6.657    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.771    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.885 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     6.885    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.999 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     6.999    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.113 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.000     7.113    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.227    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.341 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.341    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.612 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           1.135     8.747    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X10Y21         LUT2 (Prop_lut2_I0_O)        0.399     9.146 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.501    10.647    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X4Y24          LUT3 (Prop_lut3_I1_O)        0.354    11.001 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729/O
                         net (fo=10, routed)          1.070    12.071    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I3_O)        0.328    12.399 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_612/O
                         net (fo=7, routed)           0.897    13.295    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_69_in
    SLICE_X4Y20          LUT6 (Prop_lut6_I1_O)        0.124    13.419 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           0.986    14.405    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X3Y18          LUT6 (Prop_lut6_I1_O)        0.124    14.529 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_521/O
                         net (fo=10, routed)          1.286    15.815    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[2]
    SLICE_X12Y20         LUT4 (Prop_lut4_I1_O)        0.124    15.939 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_38/O
                         net (fo=1, routed)           0.000    15.939    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_38_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.315 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.315    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.432 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    16.432    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.589 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           1.124    17.712    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X8Y21          LUT4 (Prop_lut4_I0_O)        0.332    18.044 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.964    19.008    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I3_O)        0.124    19.132 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.566    20.698    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X2Y34          LUT5 (Prop_lut5_I3_O)        0.124    20.822 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_840/O
                         net (fo=2, routed)           0.722    21.545    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_840_n_0
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.124    21.669 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_551/O
                         net (fo=1, routed)           0.493    22.162    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_551_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I5_O)        0.124    22.286 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_251/O
                         net (fo=3, routed)           1.087    23.373    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_251_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.124    23.497 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.308    24.805    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X17Y24         LUT6 (Prop_lut6_I0_O)        0.124    24.929 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_175/O
                         net (fo=3, routed)           1.002    25.931    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_175_n_0
    SLICE_X17Y28         LUT2 (Prop_lut2_I1_O)        0.124    26.055 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    26.055    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.587 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    26.587    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.701 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    26.701    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.815 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    26.815    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.043 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.349    28.392    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X11Y28         LUT6 (Prop_lut6_I0_O)        0.313    28.705 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.650    29.355    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I1_O)        0.124    29.479 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.464    29.944    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.124    30.068 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           0.612    30.680    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.153    30.833 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17/O
                         net (fo=1, routed)           0.674    31.507    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17_n_0
    SLICE_X16Y24         LUT5 (Prop_lut5_I2_O)        0.327    31.834 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    31.834    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X16Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.347 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/CO[3]
                         net (fo=1, routed)           0.009    32.356    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.473 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.473    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.590 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.590    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.707 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.707    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.824 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    32.824    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.941 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.941    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.058 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.058    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.381 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][30]_i_7/O[1]
                         net (fo=1, routed)           1.042    34.423    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[29]
    SLICE_X18Y16         LUT6 (Prop_lut6_I4_O)        0.306    34.729 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][29]_i_3/O
                         net (fo=6, routed)           1.152    35.881    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___321_i_7_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I1_O)        0.124    36.005 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___321_i_14/O
                         net (fo=1, routed)           1.111    37.115    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.result[data][29]
    SLICE_X41Y18         LUT2 (Prop_lut2_I0_O)        0.150    37.265 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___321_i_7/O
                         net (fo=1, routed)           1.194    38.459    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[8].mem_reg[8][29]_2
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.326    38.785 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/i___321_i_2/O
                         net (fo=40, routed)          2.270    41.056    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/mult_en_ex_o_reg_10
    SLICE_X10Y34         LUT3 (Prop_lut3_I0_O)        0.117    41.173 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[22].mem[22][29]_i_1/O
                         net (fo=1, routed)           0.477    41.650    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[22].mem_reg[22][29]_0[18]
    SLICE_X10Y32         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[22].mem_reg[22][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    -1.254    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.154 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    -0.642    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.551 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.570     1.019    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/clk
    SLICE_X10Y32         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[22].mem_reg[22][29]/C

Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[9].mem_reg[9][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        41.642ns  (logic 13.957ns (33.516%)  route 27.685ns (66.484%))
  Logic Levels:           55  (CARRY4=29 DSP48E1=1 LUT2=2 LUT3=4 LUT4=2 LUT5=3 LUT6=13 MUXF7=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[0])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[0]
                         net (fo=2, routed)           1.570     5.211    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[19]
    SLICE_X7Y16          LUT6 (Prop_lut6_I3_O)        0.124     5.335 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1014/O
                         net (fo=1, routed)           0.000     5.335    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1014_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.736 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_792/CO[3]
                         net (fo=1, routed)           0.000     5.736    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_792_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.850 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     5.850    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.964 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.000     5.964    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.078 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     6.078    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.192 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     6.192    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.306 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.306    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.420 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.420    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.534 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.534    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.648 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.009     6.657    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.771    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.885 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     6.885    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.999 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     6.999    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.113 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.000     7.113    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.227    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.341 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.341    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.612 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           1.135     8.747    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X10Y21         LUT2 (Prop_lut2_I0_O)        0.399     9.146 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.501    10.647    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X4Y24          LUT3 (Prop_lut3_I1_O)        0.354    11.001 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729/O
                         net (fo=10, routed)          1.070    12.071    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I3_O)        0.328    12.399 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_612/O
                         net (fo=7, routed)           0.897    13.295    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_69_in
    SLICE_X4Y20          LUT6 (Prop_lut6_I1_O)        0.124    13.419 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           0.986    14.405    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X3Y18          LUT6 (Prop_lut6_I1_O)        0.124    14.529 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_521/O
                         net (fo=10, routed)          1.286    15.815    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[2]
    SLICE_X12Y20         LUT4 (Prop_lut4_I1_O)        0.124    15.939 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_38/O
                         net (fo=1, routed)           0.000    15.939    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_38_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.315 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.315    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.432 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    16.432    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.589 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           1.124    17.712    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X8Y21          LUT4 (Prop_lut4_I0_O)        0.332    18.044 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.964    19.008    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I3_O)        0.124    19.132 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.566    20.698    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X2Y34          LUT5 (Prop_lut5_I3_O)        0.124    20.822 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_840/O
                         net (fo=2, routed)           0.722    21.545    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_840_n_0
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.124    21.669 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_551/O
                         net (fo=1, routed)           0.493    22.162    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_551_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I5_O)        0.124    22.286 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_251/O
                         net (fo=3, routed)           1.087    23.373    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_251_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.124    23.497 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.308    24.805    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X17Y24         LUT6 (Prop_lut6_I0_O)        0.124    24.929 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_175/O
                         net (fo=3, routed)           1.002    25.931    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_175_n_0
    SLICE_X17Y28         LUT2 (Prop_lut2_I1_O)        0.124    26.055 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    26.055    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.587 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    26.587    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.701 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    26.701    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.815 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    26.815    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.043 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.349    28.392    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X11Y28         LUT6 (Prop_lut6_I0_O)        0.313    28.705 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.650    29.355    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I1_O)        0.124    29.479 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.464    29.944    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.124    30.068 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           0.612    30.680    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.153    30.833 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17/O
                         net (fo=1, routed)           0.674    31.507    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17_n_0
    SLICE_X16Y24         LUT5 (Prop_lut5_I2_O)        0.327    31.834 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    31.834    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X16Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.347 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/CO[3]
                         net (fo=1, routed)           0.009    32.356    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.473 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.473    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.590 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.590    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.707 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.707    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.824 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    32.824    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.147 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6/O[1]
                         net (fo=1, routed)           1.092    34.239    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[21]
    SLICE_X21Y11         LUT6 (Prop_lut6_I4_O)        0.306    34.545 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][21]_i_3/O
                         net (fo=1, routed)           0.000    34.545    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/i_arbiter/gen_arbiter.data_nodes[1][result][21]
    SLICE_X21Y11         MUXF7 (Prop_muxf7_I0_O)      0.212    34.757 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/i_arbiter/register_write_behavioral[31].mem_reg[31][21]_i_2/O
                         net (fo=6, routed)           1.579    36.335    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/fpu_result[18]
    SLICE_X45Y16         LUT3 (Prop_lut3_I1_O)        0.327    36.662 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___46_i_7/O
                         net (fo=2, routed)           1.816    38.479    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[8].mem_reg[8][21]_1
    SLICE_X42Y34         LUT6 (Prop_lut6_I5_O)        0.326    38.805 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/i___46_i_2/O
                         net (fo=40, routed)          1.881    40.685    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/mult_en_ex_o_reg_3
    SLICE_X17Y38         LUT3 (Prop_lut3_I0_O)        0.119    40.804 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[9].mem[9][21]_i_1/O
                         net (fo=1, routed)           0.838    41.642    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[9].mem_reg[9][29]_0[10]
    SLICE_X21Y38         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[9].mem_reg[9][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    -1.254    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.154 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    -0.642    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.551 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.573     1.022    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/clk
    SLICE_X21Y38         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[9].mem_reg[9][21]/C

Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[27].mem_reg[27][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        41.604ns  (logic 13.960ns (33.555%)  route 27.644ns (66.445%))
  Logic Levels:           57  (CARRY4=31 DSP48E1=1 LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=14)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[0])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[0]
                         net (fo=2, routed)           1.570     5.211    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[19]
    SLICE_X7Y16          LUT6 (Prop_lut6_I3_O)        0.124     5.335 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1014/O
                         net (fo=1, routed)           0.000     5.335    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1014_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.736 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_792/CO[3]
                         net (fo=1, routed)           0.000     5.736    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_792_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.850 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     5.850    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.964 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.000     5.964    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.078 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     6.078    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.192 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     6.192    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.306 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.306    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.420 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.420    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.534 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.534    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.648 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.009     6.657    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.771    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.885 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     6.885    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.999 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     6.999    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.113 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.000     7.113    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.227    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.341 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.341    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.612 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           1.135     8.747    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X10Y21         LUT2 (Prop_lut2_I0_O)        0.399     9.146 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.501    10.647    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X4Y24          LUT3 (Prop_lut3_I1_O)        0.354    11.001 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729/O
                         net (fo=10, routed)          1.070    12.071    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I3_O)        0.328    12.399 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_612/O
                         net (fo=7, routed)           0.897    13.295    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_69_in
    SLICE_X4Y20          LUT6 (Prop_lut6_I1_O)        0.124    13.419 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           0.986    14.405    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X3Y18          LUT6 (Prop_lut6_I1_O)        0.124    14.529 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_521/O
                         net (fo=10, routed)          1.286    15.815    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[2]
    SLICE_X12Y20         LUT4 (Prop_lut4_I1_O)        0.124    15.939 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_38/O
                         net (fo=1, routed)           0.000    15.939    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_38_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.315 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.315    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.432 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    16.432    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.589 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           1.124    17.712    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X8Y21          LUT4 (Prop_lut4_I0_O)        0.332    18.044 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.964    19.008    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I3_O)        0.124    19.132 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.566    20.698    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X2Y34          LUT5 (Prop_lut5_I3_O)        0.124    20.822 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_840/O
                         net (fo=2, routed)           0.722    21.545    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_840_n_0
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.124    21.669 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_551/O
                         net (fo=1, routed)           0.493    22.162    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_551_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I5_O)        0.124    22.286 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_251/O
                         net (fo=3, routed)           1.087    23.373    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_251_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.124    23.497 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.308    24.805    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X17Y24         LUT6 (Prop_lut6_I0_O)        0.124    24.929 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_175/O
                         net (fo=3, routed)           1.002    25.931    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_175_n_0
    SLICE_X17Y28         LUT2 (Prop_lut2_I1_O)        0.124    26.055 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    26.055    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.587 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    26.587    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.701 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    26.701    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.815 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    26.815    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.043 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.349    28.392    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X11Y28         LUT6 (Prop_lut6_I0_O)        0.313    28.705 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.650    29.355    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I1_O)        0.124    29.479 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.464    29.944    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.124    30.068 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           0.612    30.680    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.153    30.833 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17/O
                         net (fo=1, routed)           0.674    31.507    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17_n_0
    SLICE_X16Y24         LUT5 (Prop_lut5_I2_O)        0.327    31.834 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    31.834    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X16Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.347 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/CO[3]
                         net (fo=1, routed)           0.009    32.356    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.473 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.473    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.590 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.590    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.707 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.707    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.824 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    32.824    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.941 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.941    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.058 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.058    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.381 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][30]_i_7/O[1]
                         net (fo=1, routed)           1.042    34.423    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[29]
    SLICE_X18Y16         LUT6 (Prop_lut6_I4_O)        0.306    34.729 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][29]_i_3/O
                         net (fo=6, routed)           1.152    35.881    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___321_i_7_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I1_O)        0.124    36.005 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___321_i_14/O
                         net (fo=1, routed)           1.111    37.115    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.result[data][29]
    SLICE_X41Y18         LUT2 (Prop_lut2_I0_O)        0.150    37.265 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___321_i_7/O
                         net (fo=1, routed)           1.194    38.459    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[8].mem_reg[8][29]_2
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.326    38.785 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/i___321_i_2/O
                         net (fo=40, routed)          1.825    40.610    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/mult_en_ex_o_reg_10
    SLICE_X13Y32         LUT3 (Prop_lut3_I0_O)        0.153    40.763 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[27].mem[27][29]_i_1/O
                         net (fo=1, routed)           0.841    41.604    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[27].mem_reg[27][29]_0[18]
    SLICE_X14Y34         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[27].mem_reg[27][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    -1.254    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.154 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    -0.642    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.551 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.571     1.020    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/clk
    SLICE_X14Y34         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[27].mem_reg[27][29]/C

Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/alu_operand_c_ex_o_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        41.601ns  (logic 14.055ns (33.785%)  route 27.546ns (66.215%))
  Logic Levels:           58  (CARRY4=31 DSP48E1=1 LUT2=3 LUT3=2 LUT4=2 LUT5=3 LUT6=16)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[0])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[0]
                         net (fo=2, routed)           1.570     5.211    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[19]
    SLICE_X7Y16          LUT6 (Prop_lut6_I3_O)        0.124     5.335 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1014/O
                         net (fo=1, routed)           0.000     5.335    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1014_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.736 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_792/CO[3]
                         net (fo=1, routed)           0.000     5.736    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_792_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.850 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     5.850    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.964 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.000     5.964    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.078 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     6.078    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.192 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     6.192    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.306 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.306    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.420 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.420    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.534 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.534    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.648 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.009     6.657    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.771    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.885 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     6.885    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.999 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     6.999    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.113 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.000     7.113    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.227    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.341 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.341    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.612 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           1.135     8.747    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X10Y21         LUT2 (Prop_lut2_I0_O)        0.399     9.146 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.501    10.647    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X4Y24          LUT3 (Prop_lut3_I1_O)        0.354    11.001 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729/O
                         net (fo=10, routed)          1.070    12.071    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I3_O)        0.328    12.399 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_612/O
                         net (fo=7, routed)           0.897    13.295    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_69_in
    SLICE_X4Y20          LUT6 (Prop_lut6_I1_O)        0.124    13.419 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           0.986    14.405    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X3Y18          LUT6 (Prop_lut6_I1_O)        0.124    14.529 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_521/O
                         net (fo=10, routed)          1.286    15.815    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[2]
    SLICE_X12Y20         LUT4 (Prop_lut4_I1_O)        0.124    15.939 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_38/O
                         net (fo=1, routed)           0.000    15.939    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_38_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.315 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.315    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.432 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    16.432    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.589 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           1.124    17.712    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X8Y21          LUT4 (Prop_lut4_I0_O)        0.332    18.044 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.964    19.008    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I3_O)        0.124    19.132 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.566    20.698    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X2Y34          LUT5 (Prop_lut5_I3_O)        0.124    20.822 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_840/O
                         net (fo=2, routed)           0.722    21.545    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_840_n_0
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.124    21.669 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_551/O
                         net (fo=1, routed)           0.493    22.162    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_551_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I5_O)        0.124    22.286 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_251/O
                         net (fo=3, routed)           1.087    23.373    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_251_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.124    23.497 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.308    24.805    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X17Y24         LUT6 (Prop_lut6_I0_O)        0.124    24.929 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_175/O
                         net (fo=3, routed)           1.002    25.931    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_175_n_0
    SLICE_X17Y28         LUT2 (Prop_lut2_I1_O)        0.124    26.055 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    26.055    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.587 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    26.587    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.701 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    26.701    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.815 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    26.815    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.043 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.349    28.392    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X11Y28         LUT6 (Prop_lut6_I0_O)        0.313    28.705 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.650    29.355    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I1_O)        0.124    29.479 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.464    29.944    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.124    30.068 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           0.612    30.680    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.153    30.833 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17/O
                         net (fo=1, routed)           0.674    31.507    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17_n_0
    SLICE_X16Y24         LUT5 (Prop_lut5_I2_O)        0.327    31.834 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    31.834    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X16Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.347 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/CO[3]
                         net (fo=1, routed)           0.009    32.356    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.473 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.473    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.590 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.590    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.707 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.707    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.824 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    32.824    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.941 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.941    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.058 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.058    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.381 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][30]_i_7/O[1]
                         net (fo=1, routed)           1.042    34.423    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[29]
    SLICE_X18Y16         LUT6 (Prop_lut6_I4_O)        0.306    34.729 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][29]_i_3/O
                         net (fo=6, routed)           1.152    35.881    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___321_i_7_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I1_O)        0.124    36.005 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___321_i_14/O
                         net (fo=1, routed)           1.111    37.115    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.result[data][29]
    SLICE_X41Y18         LUT2 (Prop_lut2_I0_O)        0.150    37.265 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___321_i_7/O
                         net (fo=1, routed)           1.194    38.459    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[8].mem_reg[8][29]_2
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.326    38.785 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/i___321_i_2/O
                         net (fo=40, routed)          1.751    40.537    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_i/regfile_alu_wdata_fw[29]
    SLICE_X22Y31         LUT6 (Prop_lut6_I3_O)        0.124    40.661 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___321/O
                         net (fo=3, routed)           0.817    41.477    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/alu_operand_c_ex_o_reg[29]
    SLICE_X30Y32         LUT6 (Prop_lut6_I1_O)        0.124    41.601 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/alu_operand_c_ex_o[29]_i_1/O
                         net (fo=1, routed)           0.000    41.601    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i_n_522
    SLICE_X30Y32         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/alu_operand_c_ex_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    -1.254    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.154 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    -0.642    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.551 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.560     1.009    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/clk
    SLICE_X30Y32         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/alu_operand_c_ex_o_reg[29]/C

Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[26].mem_reg[26][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        41.565ns  (logic 13.955ns (33.574%)  route 27.610ns (66.426%))
  Logic Levels:           55  (CARRY4=29 DSP48E1=1 LUT2=2 LUT3=4 LUT4=2 LUT5=3 LUT6=13 MUXF7=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[0])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[0]
                         net (fo=2, routed)           1.570     5.211    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[19]
    SLICE_X7Y16          LUT6 (Prop_lut6_I3_O)        0.124     5.335 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1014/O
                         net (fo=1, routed)           0.000     5.335    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1014_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.736 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_792/CO[3]
                         net (fo=1, routed)           0.000     5.736    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_792_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.850 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     5.850    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.964 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.000     5.964    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.078 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     6.078    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.192 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     6.192    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.306 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.306    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.420 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.420    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.534 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.534    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.648 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.009     6.657    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.771    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.885 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     6.885    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.999 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     6.999    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.113 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.000     7.113    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.227    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.341 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.341    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.612 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           1.135     8.747    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X10Y21         LUT2 (Prop_lut2_I0_O)        0.399     9.146 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.501    10.647    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X4Y24          LUT3 (Prop_lut3_I1_O)        0.354    11.001 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729/O
                         net (fo=10, routed)          1.070    12.071    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_729_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I3_O)        0.328    12.399 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_612/O
                         net (fo=7, routed)           0.897    13.295    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_69_in
    SLICE_X4Y20          LUT6 (Prop_lut6_I1_O)        0.124    13.419 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           0.986    14.405    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X3Y18          LUT6 (Prop_lut6_I1_O)        0.124    14.529 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_521/O
                         net (fo=10, routed)          1.286    15.815    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[2]
    SLICE_X12Y20         LUT4 (Prop_lut4_I1_O)        0.124    15.939 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_38/O
                         net (fo=1, routed)           0.000    15.939    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_38_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.315 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.315    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.432 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    16.432    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.589 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           1.124    17.712    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X8Y21          LUT4 (Prop_lut4_I0_O)        0.332    18.044 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.964    19.008    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I3_O)        0.124    19.132 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.566    20.698    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X2Y34          LUT5 (Prop_lut5_I3_O)        0.124    20.822 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_840/O
                         net (fo=2, routed)           0.722    21.545    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_840_n_0
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.124    21.669 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_551/O
                         net (fo=1, routed)           0.493    22.162    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_551_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I5_O)        0.124    22.286 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_251/O
                         net (fo=3, routed)           1.087    23.373    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_251_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.124    23.497 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.308    24.805    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X17Y24         LUT6 (Prop_lut6_I0_O)        0.124    24.929 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_175/O
                         net (fo=3, routed)           1.002    25.931    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_175_n_0
    SLICE_X17Y28         LUT2 (Prop_lut2_I1_O)        0.124    26.055 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    26.055    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.587 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    26.587    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.701 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    26.701    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.815 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    26.815    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.043 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.349    28.392    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X11Y28         LUT6 (Prop_lut6_I0_O)        0.313    28.705 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.650    29.355    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I1_O)        0.124    29.479 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.464    29.944    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.124    30.068 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           0.612    30.680    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.153    30.833 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17/O
                         net (fo=1, routed)           0.674    31.507    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_17_n_0
    SLICE_X16Y24         LUT5 (Prop_lut5_I2_O)        0.327    31.834 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    31.834    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X16Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.347 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/CO[3]
                         net (fo=1, routed)           0.009    32.356    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.473 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.473    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.590 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.590    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.707 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.707    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.824 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    32.824    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.147 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6/O[1]
                         net (fo=1, routed)           1.092    34.239    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[21]
    SLICE_X21Y11         LUT6 (Prop_lut6_I4_O)        0.306    34.545 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][21]_i_3/O
                         net (fo=1, routed)           0.000    34.545    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/i_arbiter/gen_arbiter.data_nodes[1][result][21]
    SLICE_X21Y11         MUXF7 (Prop_muxf7_I0_O)      0.212    34.757 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/i_arbiter/register_write_behavioral[31].mem_reg[31][21]_i_2/O
                         net (fo=6, routed)           1.579    36.335    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/fpu_result[18]
    SLICE_X45Y16         LUT3 (Prop_lut3_I1_O)        0.327    36.662 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___46_i_7/O
                         net (fo=2, routed)           1.816    38.479    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[8].mem_reg[8][21]_1
    SLICE_X42Y34         LUT6 (Prop_lut6_I5_O)        0.326    38.805 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/i___46_i_2/O
                         net (fo=40, routed)          1.827    40.632    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/mult_en_ex_o_reg_3
    SLICE_X20Y35         LUT3 (Prop_lut3_I0_O)        0.117    40.749 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[26].mem[26][21]_i_1/O
                         net (fo=1, routed)           0.817    41.565    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[26].mem_reg[26][29]_0[10]
    SLICE_X20Y37         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[26].mem_reg[26][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.915    -1.254    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.154 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    -0.642    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.551 r  cnt_q_reg[1]_i_1/O
                         net (fo=2179, routed)        1.572     1.021    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/clk
    SLICE_X20Y37         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[26].mem_reg[26][21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.636%)  route 0.063ns (25.364%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y1          FDRE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/C
    SLICE_X97Y1          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/Q
                         net (fo=2, routed)           0.063     0.204    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[7]
    SLICE_X96Y1          LUT5 (Prop_lut5_I0_O)        0.045     0.249 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data]_inferred_i_25__0/O
                         net (fo=1, routed)           0.000     0.249    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data][7]
    SLICE_X96Y1          FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.884    -0.856    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/clk_out1_0
    SLICE_X96Y1          FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/C

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y1         FDCE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg/C
    SLICE_X113Y1         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg/Q
                         net (fo=1, routed)           0.110     0.251    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[0]_1[0]
    SLICE_X112Y1         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.914    -0.826    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/clk_out1_0
    SLICE_X112Y1         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y7         FDRE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/C
    SLICE_X105Y7         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/Q
                         net (fo=2, routed)           0.065     0.206    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[14]
    SLICE_X104Y7         LUT5 (Prop_lut5_I0_O)        0.045     0.251 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data]_inferred_i_18__0/O
                         net (fo=1, routed)           0.000     0.251    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data][14]
    SLICE_X104Y7         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.883    -0.857    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/clk_out1_0
    SLICE_X104Y7         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/C

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.098%)  route 0.091ns (32.902%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y0          FDRE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/C
    SLICE_X93Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/Q
                         net (fo=2, routed)           0.091     0.232    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[1]
    SLICE_X92Y0          LUT5 (Prop_lut5_I0_O)        0.045     0.277 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data]_inferred_i_31__0/O
                         net (fo=1, routed)           0.000     0.277    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data][1]
    SLICE_X92Y0          FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.883    -0.857    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/clk_out1_0
    SLICE_X92Y0          FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/C

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.098%)  route 0.091ns (32.902%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y6         FDRE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
    SLICE_X109Y6         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/Q
                         net (fo=2, routed)           0.091     0.232    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[24]
    SLICE_X108Y6         LUT5 (Prop_lut5_I0_O)        0.045     0.277 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data]_inferred_i_8__0/O
                         net (fo=1, routed)           0.000     0.277    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data][24]
    SLICE_X108Y6         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.912    -0.828    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/clk_out1_0
    SLICE_X108Y6         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/C

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.160%)  route 0.149ns (53.841%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y1         FDCE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
    SLICE_X109Y1         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=37, routed)          0.149     0.277    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/i_sync/D[0]
    SLICE_X109Y2         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.913    -0.827    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/i_sync/clk_out1_0
    SLICE_X109Y2         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/req_src_q_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y5         FDPE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/req_src_q_reg/C
    SLICE_X112Y5         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/req_src_q_reg/Q
                         net (fo=1, routed)           0.116     0.280    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]_1[0]
    SLICE_X113Y5         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.913    -0.827    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/clk_out1_0
    SLICE_X113Y5         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y2         FDRE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/C
    SLICE_X101Y2         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/Q
                         net (fo=2, routed)           0.098     0.239    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[21]
    SLICE_X100Y2         LUT5 (Prop_lut5_I0_O)        0.045     0.284 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data]_inferred_i_11__0/O
                         net (fo=1, routed)           0.000     0.284    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data][21]
    SLICE_X100Y2         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.884    -0.856    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/clk_out1_0
    SLICE_X100Y2         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/C

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y6         FDRE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
    SLICE_X109Y6         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/Q
                         net (fo=2, routed)           0.098     0.239    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[29]
    SLICE_X108Y6         LUT5 (Prop_lut5_I0_O)        0.045     0.284 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data]_inferred_i_3__0/O
                         net (fo=1, routed)           0.000     0.284    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data][29]
    SLICE_X108Y6         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.912    -0.828    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/clk_out1_0
    SLICE_X108Y6         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/C

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.988%)  route 0.100ns (35.012%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y7         FDRE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/C
    SLICE_X105Y7         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/Q
                         net (fo=2, routed)           0.100     0.241    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[13]
    SLICE_X104Y7         LUT5 (Prop_lut5_I0_O)        0.045     0.286 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data]_inferred_i_19__0/O
                         net (fo=1, routed)           0.000     0.286    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data][13]
    SLICE_X104Y7         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.883    -0.857    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/clk_out1_0
    SLICE_X104Y7         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/C





