{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 25 17:24:27 2019 " "Info: Processing started: Mon Feb 25 17:24:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mux -c mux " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mux -c mux" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aluno/downloads/suanny/tristate/testbench/tristate_tb.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/aluno/downloads/suanny/tristate/testbench/tristate_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate_tb " "Info: Found entity 1: tristate_tb" {  } { { "../tristate/testbench/tristate_tb.sv" "" { Text "C:/Users/aluno/Downloads/Suanny/tristate/testbench/tristate_tb.sv" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/mux2_tb.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file testbench/mux2_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_tb " "Info: Found entity 1: mux2_tb" {  } { { "testbench/mux2_tb.sv" "" { Text "C:/Users/aluno/Downloads/Suanny/mux/testbench/mux2_tb.sv" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aluno/downloads/suanny/alexandre e lucas/inv_aula/inv.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/aluno/downloads/suanny/alexandre e lucas/inv_aula/inv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inv " "Info: Found entity 1: inv" {  } { { "../Alexandre e Lucas/Inv_Aula/inv.sv" "" { Text "C:/Users/aluno/Downloads/Suanny/Alexandre e Lucas/Inv_Aula/inv.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux C:/Users/aluno/Downloads/Suanny/mux/mux.sv " "Warning: Entity \"mux\" obtained from \"C:/Users/aluno/Downloads/Suanny/mux/mux.sv\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Info: Found entity 1: mux" {  } { { "mux.sv" "" { Text "C:/Users/aluno/Downloads/Suanny/mux/mux.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate.sv(4) " "Warning (10273): Verilog HDL warning at tristate.sv(4): extended using \"x\" or \"z\"" {  } { { "../tristate/tristate.sv" "" { Text "C:/Users/aluno/Downloads/Suanny/tristate/tristate.sv" 4 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aluno/downloads/suanny/tristate/tristate.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/aluno/downloads/suanny/tristate/tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Info: Found entity 1: tristate" {  } { { "../tristate/tristate.sv" "" { Text "C:/Users/aluno/Downloads/Suanny/tristate/tristate.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "mux " "Info: Elaborating entity \"mux\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate tristate:t0 " "Info: Elaborating entity \"tristate\" for hierarchy \"tristate:t0\"" {  } { { "mux.sv" "t0" { Text "C:/Users/aluno/Downloads/Suanny/mux/mux.sv" 6 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inv inv:inversor " "Info: Elaborating entity \"inv\" for hierarchy \"inv:inversor\"" {  } { { "mux.sv" "inversor" { Text "C:/Users/aluno/Downloads/Suanny/mux/mux.sv" 8 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Warning: Always-enabled tri-state buffer(s) removed" { { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tristate:t1\|y\[0\] y\[0\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"tristate:t1\|y\[0\]\" to the node \"y\[0\]\" into a wire" {  } { { "../tristate/tristate.sv" "" { Text "C:/Users/aluno/Downloads/Suanny/tristate/tristate.sv" 3 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tristate:t1\|y\[1\] y\[1\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"tristate:t1\|y\[1\]\" to the node \"y\[1\]\" into a wire" {  } { { "../tristate/tristate.sv" "" { Text "C:/Users/aluno/Downloads/Suanny/tristate/tristate.sv" 3 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tristate:t1\|y\[2\] y\[2\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"tristate:t1\|y\[2\]\" to the node \"y\[2\]\" into a wire" {  } { { "../tristate/tristate.sv" "" { Text "C:/Users/aluno/Downloads/Suanny/tristate/tristate.sv" 3 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tristate:t1\|y\[3\] y\[3\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"tristate:t1\|y\[3\]\" to the node \"y\[3\]\" into a wire" {  } { { "../tristate/tristate.sv" "" { Text "C:/Users/aluno/Downloads/Suanny/tristate/tristate.sv" 3 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Always-enabled tri-state buffer(s) removed" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/aluno/Downloads/Suanny/mux/mux.map.smsg " "Info: Generated suppressed messages file C:/Users/aluno/Downloads/Suanny/mux/mux.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Info: Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Info: Implemented 5 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Info: Implemented 4 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 25 17:24:28 2019 " "Info: Processing ended: Mon Feb 25 17:24:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
