digraph "1_linux_2a3f93459d689d990b3ecfbe782fec89b97d3279@API" {
"1000232" [label="(Call,memcpy((u32 *)regs + off, valp, KVM_REG_SIZE(reg->id)))"];
"1000234" [label="(Call,(u32 *)regs)"];
"1000116" [label="(Call,*regs = vcpu_gp_regs(vcpu))"];
"1000118" [label="(Call,vcpu_gp_regs(vcpu))"];
"1000102" [label="(MethodParameterIn,struct kvm_vcpu *vcpu)"];
"1000199" [label="(Call,KVM_REG_ARM_CORE_REG(regs.pstate))"];
"1000197" [label="(Call,off == KVM_REG_ARM_CORE_REG(regs.pstate))"];
"1000148" [label="(Call,off >= nr_regs)"];
"1000140" [label="(Call,off = core_reg_offset_from_id(reg->id))"];
"1000142" [label="(Call,core_reg_offset_from_id(reg->id))"];
"1000121" [label="(Call,nr_regs = sizeof(*regs) / sizeof(__u32))"];
"1000183" [label="(Call,copy_from_user(valp, uaddr, KVM_REG_SIZE(reg->id)))"];
"1000131" [label="(Call,*valp = &tmp)"];
"1000106" [label="(Call,*uaddr = (__u32 __user *)(unsigned long)reg->addr)"];
"1000108" [label="(Call,(__u32 __user *)(unsigned long)reg->addr)"];
"1000110" [label="(Call,(unsigned long)reg->addr)"];
"1000186" [label="(Call,KVM_REG_SIZE(reg->id))"];
"1000173" [label="(Call,KVM_REG_SIZE(reg->id))"];
"1000155" [label="(Call,KVM_REG_SIZE(reg->id))"];
"1000209" [label="(Call,(u32 *)valp)"];
"1000239" [label="(Call,KVM_REG_SIZE(reg->id))"];
"1000209" [label="(Call,(u32 *)valp)"];
"1000116" [label="(Call,*regs = vcpu_gp_regs(vcpu))"];
"1000143" [label="(Call,reg->id)"];
"1000173" [label="(Call,KVM_REG_SIZE(reg->id))"];
"1000133" [label="(Call,&tmp)"];
"1000151" [label="(Call,(off + (KVM_REG_SIZE(reg->id) / sizeof(__u32))) >= nr_regs)"];
"1000192" [label="(Identifier,err)"];
"1000239" [label="(Call,KVM_REG_SIZE(reg->id))"];
"1000156" [label="(Call,reg->id)"];
"1000150" [label="(Identifier,nr_regs)"];
"1000141" [label="(Identifier,off)"];
"1000200" [label="(Call,regs.pstate)"];
"1000186" [label="(Call,KVM_REG_SIZE(reg->id))"];
"1000118" [label="(Call,vcpu_gp_regs(vcpu))"];
"1000123" [label="(Call,sizeof(*regs) / sizeof(__u32))"];
"1000184" [label="(Identifier,valp)"];
"1000152" [label="(Call,off + (KVM_REG_SIZE(reg->id) / sizeof(__u32)))"];
"1000155" [label="(Call,KVM_REG_SIZE(reg->id))"];
"1000119" [label="(Identifier,vcpu)"];
"1000182" [label="(ControlStructure,if (copy_from_user(valp, uaddr, KVM_REG_SIZE(reg->id))))"];
"1000174" [label="(Call,reg->id)"];
"1000198" [label="(Identifier,off)"];
"1000140" [label="(Call,off = core_reg_offset_from_id(reg->id))"];
"1000142" [label="(Call,core_reg_offset_from_id(reg->id))"];
"1000110" [label="(Call,(unsigned long)reg->addr)"];
"1000187" [label="(Call,reg->id)"];
"1000211" [label="(Identifier,valp)"];
"1000240" [label="(Call,reg->id)"];
"1000234" [label="(Call,(u32 *)regs)"];
"1000138" [label="(Identifier,err)"];
"1000183" [label="(Call,copy_from_user(valp, uaddr, KVM_REG_SIZE(reg->id)))"];
"1000197" [label="(Call,off == KVM_REG_ARM_CORE_REG(regs.pstate))"];
"1000108" [label="(Call,(__u32 __user *)(unsigned long)reg->addr)"];
"1000178" [label="(Identifier,tmp)"];
"1000236" [label="(Identifier,regs)"];
"1000117" [label="(Identifier,regs)"];
"1000233" [label="(Call,(u32 *)regs + off)"];
"1000107" [label="(Identifier,uaddr)"];
"1000121" [label="(Call,nr_regs = sizeof(*regs) / sizeof(__u32))"];
"1000106" [label="(Call,*uaddr = (__u32 __user *)(unsigned long)reg->addr)"];
"1000112" [label="(Call,reg->addr)"];
"1000237" [label="(Identifier,off)"];
"1000206" [label="(Identifier,mode)"];
"1000196" [label="(ControlStructure,if (off == KVM_REG_ARM_CORE_REG(regs.pstate)))"];
"1000148" [label="(Call,off >= nr_regs)"];
"1000102" [label="(MethodParameterIn,struct kvm_vcpu *vcpu)"];
"1000238" [label="(Identifier,valp)"];
"1000149" [label="(Identifier,off)"];
"1000153" [label="(Identifier,off)"];
"1000243" [label="(JumpTarget,out:)"];
"1000232" [label="(Call,memcpy((u32 *)regs + off, valp, KVM_REG_SIZE(reg->id)))"];
"1000132" [label="(Identifier,valp)"];
"1000154" [label="(Call,KVM_REG_SIZE(reg->id) / sizeof(__u32))"];
"1000122" [label="(Identifier,nr_regs)"];
"1000208" [label="(Call,*(u32 *)valp)"];
"1000172" [label="(Call,KVM_REG_SIZE(reg->id) > sizeof(tmp))"];
"1000246" [label="(MethodReturn,static int)"];
"1000147" [label="(Call,off >= nr_regs ||\n\t    (off + (KVM_REG_SIZE(reg->id) / sizeof(__u32))) >= nr_regs)"];
"1000160" [label="(Identifier,__u32)"];
"1000131" [label="(Call,*valp = &tmp)"];
"1000104" [label="(Block,)"];
"1000185" [label="(Identifier,uaddr)"];
"1000199" [label="(Call,KVM_REG_ARM_CORE_REG(regs.pstate))"];
"1000232" -> "1000104"  [label="AST: "];
"1000232" -> "1000239"  [label="CFG: "];
"1000233" -> "1000232"  [label="AST: "];
"1000238" -> "1000232"  [label="AST: "];
"1000239" -> "1000232"  [label="AST: "];
"1000243" -> "1000232"  [label="CFG: "];
"1000232" -> "1000246"  [label="DDG: KVM_REG_SIZE(reg->id)"];
"1000232" -> "1000246"  [label="DDG: (u32 *)regs + off"];
"1000232" -> "1000246"  [label="DDG: valp"];
"1000232" -> "1000246"  [label="DDG: memcpy((u32 *)regs + off, valp, KVM_REG_SIZE(reg->id))"];
"1000234" -> "1000232"  [label="DDG: regs"];
"1000197" -> "1000232"  [label="DDG: off"];
"1000183" -> "1000232"  [label="DDG: valp"];
"1000209" -> "1000232"  [label="DDG: valp"];
"1000239" -> "1000232"  [label="DDG: reg->id"];
"1000234" -> "1000233"  [label="AST: "];
"1000234" -> "1000236"  [label="CFG: "];
"1000235" -> "1000234"  [label="AST: "];
"1000236" -> "1000234"  [label="AST: "];
"1000237" -> "1000234"  [label="CFG: "];
"1000234" -> "1000246"  [label="DDG: regs"];
"1000234" -> "1000233"  [label="DDG: regs"];
"1000116" -> "1000234"  [label="DDG: regs"];
"1000199" -> "1000234"  [label="DDG: regs.pstate"];
"1000116" -> "1000104"  [label="AST: "];
"1000116" -> "1000118"  [label="CFG: "];
"1000117" -> "1000116"  [label="AST: "];
"1000118" -> "1000116"  [label="AST: "];
"1000122" -> "1000116"  [label="CFG: "];
"1000116" -> "1000246"  [label="DDG: vcpu_gp_regs(vcpu)"];
"1000116" -> "1000246"  [label="DDG: regs"];
"1000118" -> "1000116"  [label="DDG: vcpu"];
"1000116" -> "1000199"  [label="DDG: regs"];
"1000118" -> "1000119"  [label="CFG: "];
"1000119" -> "1000118"  [label="AST: "];
"1000118" -> "1000246"  [label="DDG: vcpu"];
"1000102" -> "1000118"  [label="DDG: vcpu"];
"1000102" -> "1000101"  [label="AST: "];
"1000102" -> "1000246"  [label="DDG: vcpu"];
"1000199" -> "1000197"  [label="AST: "];
"1000199" -> "1000200"  [label="CFG: "];
"1000200" -> "1000199"  [label="AST: "];
"1000197" -> "1000199"  [label="CFG: "];
"1000199" -> "1000246"  [label="DDG: regs.pstate"];
"1000199" -> "1000197"  [label="DDG: regs.pstate"];
"1000197" -> "1000196"  [label="AST: "];
"1000198" -> "1000197"  [label="AST: "];
"1000206" -> "1000197"  [label="CFG: "];
"1000235" -> "1000197"  [label="CFG: "];
"1000197" -> "1000246"  [label="DDG: off == KVM_REG_ARM_CORE_REG(regs.pstate)"];
"1000197" -> "1000246"  [label="DDG: KVM_REG_ARM_CORE_REG(regs.pstate)"];
"1000197" -> "1000246"  [label="DDG: off"];
"1000148" -> "1000197"  [label="DDG: off"];
"1000197" -> "1000233"  [label="DDG: off"];
"1000148" -> "1000147"  [label="AST: "];
"1000148" -> "1000150"  [label="CFG: "];
"1000149" -> "1000148"  [label="AST: "];
"1000150" -> "1000148"  [label="AST: "];
"1000153" -> "1000148"  [label="CFG: "];
"1000147" -> "1000148"  [label="CFG: "];
"1000148" -> "1000246"  [label="DDG: off"];
"1000148" -> "1000246"  [label="DDG: nr_regs"];
"1000148" -> "1000147"  [label="DDG: off"];
"1000148" -> "1000147"  [label="DDG: nr_regs"];
"1000140" -> "1000148"  [label="DDG: off"];
"1000121" -> "1000148"  [label="DDG: nr_regs"];
"1000148" -> "1000151"  [label="DDG: off"];
"1000148" -> "1000151"  [label="DDG: nr_regs"];
"1000148" -> "1000152"  [label="DDG: off"];
"1000140" -> "1000104"  [label="AST: "];
"1000140" -> "1000142"  [label="CFG: "];
"1000141" -> "1000140"  [label="AST: "];
"1000142" -> "1000140"  [label="AST: "];
"1000149" -> "1000140"  [label="CFG: "];
"1000140" -> "1000246"  [label="DDG: core_reg_offset_from_id(reg->id)"];
"1000142" -> "1000140"  [label="DDG: reg->id"];
"1000142" -> "1000143"  [label="CFG: "];
"1000143" -> "1000142"  [label="AST: "];
"1000142" -> "1000246"  [label="DDG: reg->id"];
"1000142" -> "1000155"  [label="DDG: reg->id"];
"1000142" -> "1000173"  [label="DDG: reg->id"];
"1000121" -> "1000104"  [label="AST: "];
"1000121" -> "1000123"  [label="CFG: "];
"1000122" -> "1000121"  [label="AST: "];
"1000123" -> "1000121"  [label="AST: "];
"1000132" -> "1000121"  [label="CFG: "];
"1000121" -> "1000246"  [label="DDG: sizeof(*regs) / sizeof(__u32)"];
"1000183" -> "1000182"  [label="AST: "];
"1000183" -> "1000186"  [label="CFG: "];
"1000184" -> "1000183"  [label="AST: "];
"1000185" -> "1000183"  [label="AST: "];
"1000186" -> "1000183"  [label="AST: "];
"1000192" -> "1000183"  [label="CFG: "];
"1000198" -> "1000183"  [label="CFG: "];
"1000183" -> "1000246"  [label="DDG: uaddr"];
"1000183" -> "1000246"  [label="DDG: KVM_REG_SIZE(reg->id)"];
"1000183" -> "1000246"  [label="DDG: valp"];
"1000183" -> "1000246"  [label="DDG: copy_from_user(valp, uaddr, KVM_REG_SIZE(reg->id))"];
"1000131" -> "1000183"  [label="DDG: valp"];
"1000106" -> "1000183"  [label="DDG: uaddr"];
"1000186" -> "1000183"  [label="DDG: reg->id"];
"1000183" -> "1000209"  [label="DDG: valp"];
"1000131" -> "1000104"  [label="AST: "];
"1000131" -> "1000133"  [label="CFG: "];
"1000132" -> "1000131"  [label="AST: "];
"1000133" -> "1000131"  [label="AST: "];
"1000138" -> "1000131"  [label="CFG: "];
"1000131" -> "1000246"  [label="DDG: valp"];
"1000131" -> "1000246"  [label="DDG: &tmp"];
"1000106" -> "1000104"  [label="AST: "];
"1000106" -> "1000108"  [label="CFG: "];
"1000107" -> "1000106"  [label="AST: "];
"1000108" -> "1000106"  [label="AST: "];
"1000117" -> "1000106"  [label="CFG: "];
"1000106" -> "1000246"  [label="DDG: (__u32 __user *)(unsigned long)reg->addr"];
"1000106" -> "1000246"  [label="DDG: uaddr"];
"1000108" -> "1000106"  [label="DDG: (unsigned long)reg->addr"];
"1000108" -> "1000110"  [label="CFG: "];
"1000109" -> "1000108"  [label="AST: "];
"1000110" -> "1000108"  [label="AST: "];
"1000108" -> "1000246"  [label="DDG: (unsigned long)reg->addr"];
"1000110" -> "1000108"  [label="DDG: reg->addr"];
"1000110" -> "1000112"  [label="CFG: "];
"1000111" -> "1000110"  [label="AST: "];
"1000112" -> "1000110"  [label="AST: "];
"1000110" -> "1000246"  [label="DDG: reg->addr"];
"1000186" -> "1000187"  [label="CFG: "];
"1000187" -> "1000186"  [label="AST: "];
"1000186" -> "1000246"  [label="DDG: reg->id"];
"1000173" -> "1000186"  [label="DDG: reg->id"];
"1000186" -> "1000239"  [label="DDG: reg->id"];
"1000173" -> "1000172"  [label="AST: "];
"1000173" -> "1000174"  [label="CFG: "];
"1000174" -> "1000173"  [label="AST: "];
"1000178" -> "1000173"  [label="CFG: "];
"1000173" -> "1000246"  [label="DDG: reg->id"];
"1000173" -> "1000172"  [label="DDG: reg->id"];
"1000155" -> "1000173"  [label="DDG: reg->id"];
"1000155" -> "1000154"  [label="AST: "];
"1000155" -> "1000156"  [label="CFG: "];
"1000156" -> "1000155"  [label="AST: "];
"1000160" -> "1000155"  [label="CFG: "];
"1000155" -> "1000246"  [label="DDG: reg->id"];
"1000155" -> "1000154"  [label="DDG: reg->id"];
"1000209" -> "1000208"  [label="AST: "];
"1000209" -> "1000211"  [label="CFG: "];
"1000210" -> "1000209"  [label="AST: "];
"1000211" -> "1000209"  [label="AST: "];
"1000208" -> "1000209"  [label="CFG: "];
"1000209" -> "1000246"  [label="DDG: valp"];
"1000239" -> "1000240"  [label="CFG: "];
"1000240" -> "1000239"  [label="AST: "];
"1000239" -> "1000246"  [label="DDG: reg->id"];
}
