// Seed: 950848568
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1
);
  logic id_2;
  assign id_3 = id_1;
  assign id_4 = 'b0;
endmodule
