\hypertarget{struct_p_i_t___mem_map}{}\section{P\+I\+T\+\_\+\+Mem\+Map Struct Reference}
\label{struct_p_i_t___mem_map}\index{P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_p_i_t___mem_map_a99390c5764693e07c37d40ead441a7a4}{M\+CR}
\item 
\mbox{\Hypertarget{struct_p_i_t___mem_map_a5f7a470756732a5034b4a4fb735da592}\label{struct_p_i_t___mem_map_a5f7a470756732a5034b4a4fb735da592}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}220\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_p_i_t___mem_map_ad3448e6c2eea0b7ed2addf8ab1919bdf}{L\+T\+M\+R64H}
\item 
uint32\+\_\+t \hyperlink{struct_p_i_t___mem_map_aa30a91d3094027918061fd20d9d0b845}{L\+T\+M\+R64L}
\item 
\mbox{\Hypertarget{struct_p_i_t___mem_map_a0fcee596fdc7a7f9696169156ee9a433}\label{struct_p_i_t___mem_map_a0fcee596fdc7a7f9696169156ee9a433}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}24\mbox{]}
\item 
\mbox{\Hypertarget{struct_p_i_t___mem_map_a7d3480290ee79d0a1b814f57abe966d8}\label{struct_p_i_t___mem_map_a7d3480290ee79d0a1b814f57abe966d8}} 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \hyperlink{struct_p_i_t___mem_map_ad664bbe0f8b53ee1e533727db4da3fb2}{LDVAL}\\
\>uint32\_t \hyperlink{struct_p_i_t___mem_map_a7d3d1a5913a28cfb4ca0e120ebf37087}{CVAL}\\
\>uint32\_t \hyperlink{struct_p_i_t___mem_map_a567cdea5c7d615341f95f1438020a7e1}{TCTRL}\\
\>uint32\_t \hyperlink{struct_p_i_t___mem_map_add88e740d4ec7a83e66cf9ad79cd027a}{TFLG}\\
\} {\bfseries CHANNEL} \mbox{[}2\mbox{]}\\

\end{tabbing}\end{DoxyCompactItemize}


\subsection{Detailed Description}
P\+IT -\/ Peripheral register structure 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_p_i_t___mem_map_a7d3d1a5913a28cfb4ca0e120ebf37087}\label{struct_p_i_t___mem_map_a7d3d1a5913a28cfb4ca0e120ebf37087}} 
\index{P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}!C\+V\+AL@{C\+V\+AL}}
\index{C\+V\+AL@{C\+V\+AL}!P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+V\+AL}{CVAL}}
{\footnotesize\ttfamily uint32\+\_\+t P\+I\+T\+\_\+\+Mem\+Map\+::\+C\+V\+AL}

Current Timer Value Register, array offset\+: 0x104, array step\+: 0x10 \mbox{\Hypertarget{struct_p_i_t___mem_map_ad664bbe0f8b53ee1e533727db4da3fb2}\label{struct_p_i_t___mem_map_ad664bbe0f8b53ee1e533727db4da3fb2}} 
\index{P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}!L\+D\+V\+AL@{L\+D\+V\+AL}}
\index{L\+D\+V\+AL@{L\+D\+V\+AL}!P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{L\+D\+V\+AL}{LDVAL}}
{\footnotesize\ttfamily uint32\+\_\+t P\+I\+T\+\_\+\+Mem\+Map\+::\+L\+D\+V\+AL}

Timer Load Value Register, array offset\+: 0x100, array step\+: 0x10 \mbox{\Hypertarget{struct_p_i_t___mem_map_ad3448e6c2eea0b7ed2addf8ab1919bdf}\label{struct_p_i_t___mem_map_ad3448e6c2eea0b7ed2addf8ab1919bdf}} 
\index{P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}!L\+T\+M\+R64H@{L\+T\+M\+R64H}}
\index{L\+T\+M\+R64H@{L\+T\+M\+R64H}!P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{L\+T\+M\+R64H}{LTMR64H}}
{\footnotesize\ttfamily uint32\+\_\+t P\+I\+T\+\_\+\+Mem\+Map\+::\+L\+T\+M\+R64H}

P\+IT Upper Lifetime Timer Register, offset\+: 0x\+E0 \mbox{\Hypertarget{struct_p_i_t___mem_map_aa30a91d3094027918061fd20d9d0b845}\label{struct_p_i_t___mem_map_aa30a91d3094027918061fd20d9d0b845}} 
\index{P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}!L\+T\+M\+R64L@{L\+T\+M\+R64L}}
\index{L\+T\+M\+R64L@{L\+T\+M\+R64L}!P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{L\+T\+M\+R64L}{LTMR64L}}
{\footnotesize\ttfamily uint32\+\_\+t P\+I\+T\+\_\+\+Mem\+Map\+::\+L\+T\+M\+R64L}

P\+IT Lower Lifetime Timer Register, offset\+: 0x\+E4 \mbox{\Hypertarget{struct_p_i_t___mem_map_a99390c5764693e07c37d40ead441a7a4}\label{struct_p_i_t___mem_map_a99390c5764693e07c37d40ead441a7a4}} 
\index{P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}!M\+CR@{M\+CR}}
\index{M\+CR@{M\+CR}!P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{M\+CR}{MCR}}
{\footnotesize\ttfamily uint32\+\_\+t P\+I\+T\+\_\+\+Mem\+Map\+::\+M\+CR}

P\+IT Module Control Register, offset\+: 0x0 \mbox{\Hypertarget{struct_p_i_t___mem_map_a567cdea5c7d615341f95f1438020a7e1}\label{struct_p_i_t___mem_map_a567cdea5c7d615341f95f1438020a7e1}} 
\index{P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}!T\+C\+T\+RL@{T\+C\+T\+RL}}
\index{T\+C\+T\+RL@{T\+C\+T\+RL}!P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{T\+C\+T\+RL}{TCTRL}}
{\footnotesize\ttfamily uint32\+\_\+t P\+I\+T\+\_\+\+Mem\+Map\+::\+T\+C\+T\+RL}

Timer Control Register, array offset\+: 0x108, array step\+: 0x10 \mbox{\Hypertarget{struct_p_i_t___mem_map_add88e740d4ec7a83e66cf9ad79cd027a}\label{struct_p_i_t___mem_map_add88e740d4ec7a83e66cf9ad79cd027a}} 
\index{P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}!T\+F\+LG@{T\+F\+LG}}
\index{T\+F\+LG@{T\+F\+LG}!P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{T\+F\+LG}{TFLG}}
{\footnotesize\ttfamily uint32\+\_\+t P\+I\+T\+\_\+\+Mem\+Map\+::\+T\+F\+LG}

Timer Flag Register, array offset\+: 0x10C, array step\+: 0x10 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}\end{DoxyCompactItemize}
