Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:25
gem5 executing on mnemosyne17.ecn.purdue.edu, pid 5529
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/raytrace/ns_l_latop_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec raytrace -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/raytrace --router_map_file configs/topologies/paper_solutions/ns_l_latop_noci.map --flat_vn_map_file configs/topologies/vn_maps/ns_l_latop_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/ns_l_latop_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 1.8GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87f1d630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87f246a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87f2c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87f376a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87f3f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87ec96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87ed16a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87eda6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87ee46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87eec6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87ef66a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87efe6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87e886a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87e906a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87e9a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87ea26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87ead6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87eb56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87ebd6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87e476a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87e4f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87e596a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87e626a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87e6d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87e756a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87e7e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87e076a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87e106a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87e1a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87e226a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87e2c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87e346a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87e3e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87dc66a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87dcf6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87dd86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87de26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87deb6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87df46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87dfd6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87d866a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87d906a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87d986a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87da16a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87dab6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87db46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87dbd6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87d466a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87d4f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87d586a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87d616a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87d6a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87d746a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87d7d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87d066a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87d0f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87d186a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87d216a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87d2a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87d326a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87d3c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87d446a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87ccd6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0f87cd66a0>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87ce1390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87ce1dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87ce7860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87cf22e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87cf2d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87cfb7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87d04240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87d04c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87c8a710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87c97198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87c97be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87c9d668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87ca70f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87ca7b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87cad5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87cb9048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87cb9a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87cc3518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87cc3f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87c4d9e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87c54470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87c54eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87c5c940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87c673c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87c67e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87c6e898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87c79320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87c79d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87c7f7f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87c0b278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87c0bcc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87c13748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87c1e1d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87c1ec18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87c236a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87c2e128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87c2eb70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87c385f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87c41080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87c41ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87bca550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87bcaf98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87bd5a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87bdd4a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87bddef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87be3978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87bee400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87beee48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87bf58d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87c00358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87c00da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87b88828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87b912b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87b91cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87b98780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87ba5208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87ba5c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87bac6d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f88c64080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f88c64b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87bbc5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87b46048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87b46a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0f87b4f518>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f0f87b4fe48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0f87b560b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0f87b562e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0f87b56518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0f87b56748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0f87b56978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0f87b56ba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0f87b56dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0f87b63048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0f87b63278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0f87b634a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0f87b636d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0f87b63908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0f87b63b38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0f87b63d68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0f87b63f98>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f0f87b15eb8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f0f87b1e518>]
others(0)=[]
ingesting configs/topologies/nr_list/ns_l_latop_noci_naive.nrl
ingesting configs/topologies/vn_maps/ns_l_latop_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/ns_l_latop_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 91044470215500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
Exiting @ tick 91088500605500 because a thread reached the max instruction count
