// Seed: 1964566902
module module_0 (
    output wand id_0,
    input wor id_1,
    output tri id_2,
    input wor id_3,
    input wand id_4,
    input supply1 id_5,
    input tri1 id_6,
    output uwire id_7,
    input supply0 module_0,
    input uwire id_9,
    input supply0 id_10,
    input supply0 id_11,
    output supply1 id_12
);
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    output uwire id_2,
    input supply0 id_3,
    input tri0 id_4
    , id_6
);
  wire id_7;
  nand (id_2, id_1, id_3, id_6);
  module_0(
      id_0, id_1, id_0, id_3, id_3, id_3, id_1, id_0, id_1, id_4, id_3, id_4, id_2
  );
endmodule
