$date
	Thu Jul  3 09:14:35 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module basic_gate_tb $end
$var wire 1 ! notB $end
$var wire 1 " notA $end
$var wire 1 # AorB $end
$var wire 1 $ AnorB $end
$var wire 1 % AnandB $end
$var wire 1 & AexorB $end
$var wire 1 ' AexnorB $end
$var wire 1 ( AandB $end
$var reg 1 ) A $end
$var reg 1 * B $end
$scope module dut $end
$var wire 1 ) A $end
$var wire 1 ( AandB $end
$var wire 1 ' AexnorB $end
$var wire 1 & AexorB $end
$var wire 1 % AnandB $end
$var wire 1 $ AnorB $end
$var wire 1 # AorB $end
$var wire 1 * B $end
$var wire 1 ! notB $end
$var wire 1 " notA $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0*
0)
0(
1'
0&
1%
1$
0#
1"
1!
$end
#10
0$
0'
1#
1&
0!
1*
#20
1!
0*
0"
1)
#30
0%
1'
1(
0&
0!
1*
#40
