 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 100
Design : SYS_TOP
Version: K-2015.06
Date   : Sat Oct  4 07:24:43 2025
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U0_ALU/ALU_OUT_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[6]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[6]/Q (SDFFRQX2M)                     0.35       0.35 r
  U0_ALU/ALU_OUT_reg[7]/SI (SDFFRQX2M)                    0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[7]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ALU/ALU_OUT_reg[5]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[5]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[5]/Q (SDFFRQX2M)                     0.35       0.35 r
  U0_ALU/ALU_OUT_reg[6]/SI (SDFFRQX2M)                    0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[6]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ALU/ALU_OUT_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[4]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[4]/Q (SDFFRQX2M)                     0.35       0.35 r
  U0_ALU/ALU_OUT_reg[5]/SI (SDFFRQX2M)                    0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[5]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ALU/ALU_OUT_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[3]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[3]/Q (SDFFRQX2M)                     0.35       0.35 r
  U0_ALU/ALU_OUT_reg[4]/SI (SDFFRQX2M)                    0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[4]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ALU/ALU_OUT_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[2]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[2]/Q (SDFFRQX2M)                     0.35       0.35 r
  U0_ALU/ALU_OUT_reg[3]/SI (SDFFRQX2M)                    0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[3]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ALU/ALU_OUT_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[1]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[1]/Q (SDFFRQX2M)                     0.35       0.35 r
  U0_ALU/ALU_OUT_reg[2]/SI (SDFFRQX2M)                    0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[2]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ALU/ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[0]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[0]/Q (SDFFRQX2M)                     0.35       0.35 r
  U0_ALU/ALU_OUT_reg[1]/SI (SDFFRQX2M)                    0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[1]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ALU/ALU_OUT_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[7]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[7]/Q (SDFFRQX2M)                     0.35       0.35 r
  U0_ALU/ALU_OUT_reg[8]/SI (SDFFRQX2M)                    0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[8]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ALU/ALU_OUT_reg[14]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[14]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[14]/Q (SDFFRQX2M)                    0.35       0.35 r
  U0_ALU/ALU_OUT_reg[15]/SI (SDFFRQX2M)                   0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[15]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ALU/ALU_OUT_reg[13]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[13]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[13]/Q (SDFFRQX2M)                    0.35       0.35 r
  U0_ALU/ALU_OUT_reg[14]/SI (SDFFRQX2M)                   0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[14]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ALU/ALU_OUT_reg[12]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[12]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[12]/Q (SDFFRQX2M)                    0.35       0.35 r
  U0_ALU/ALU_OUT_reg[13]/SI (SDFFRQX2M)                   0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[13]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ALU/ALU_OUT_reg[11]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[11]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[11]/Q (SDFFRQX2M)                    0.35       0.35 r
  U0_ALU/ALU_OUT_reg[12]/SI (SDFFRQX2M)                   0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[12]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ALU/ALU_OUT_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[10]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[10]/Q (SDFFRQX2M)                    0.35       0.35 r
  U0_ALU/ALU_OUT_reg[11]/SI (SDFFRQX2M)                   0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[11]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ALU/ALU_OUT_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[9]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[9]/Q (SDFFRQX2M)                     0.35       0.35 r
  U0_ALU/ALU_OUT_reg[10]/SI (SDFFRQX2M)                   0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[10]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ALU/ALU_OUT_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[8]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[8]/Q (SDFFRQX2M)                     0.35       0.35 r
  U0_ALU/ALU_OUT_reg[9]/SI (SDFFRQX2M)                    0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[9]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ALU/ALU_OUT_reg[15]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/valid_data_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[15]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[15]/Q (SDFFRQX2M)                    0.35       0.35 r
  U0_ALU/valid_data_reg/SI (SDFFRQX1M)                    0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/valid_data_reg/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ALU/valid_data_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/valid_data_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/valid_data_reg/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/valid_data_reg/Q (SDFFRQX1M)                     0.42       0.42 r
  U0_ALU/valid_data (ALU_test_1)                          0.00       0.42 r
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                 0.00       0.42 r
  U0_SYS_CTRL/U13/Y (OAI22X1M)                            0.14       0.55 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                    0.00       0.55 f
  U0_ALU/Enable (ALU_test_1)                              0.00       0.55 f
  U0_ALU/valid_data_reg/D (SDFFRQX1M)                     0.00       0.55 f
  data arrival time                                                  0.55

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/valid_data_reg/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.23      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: U0_ALU/valid_data_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/valid_data_reg/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/valid_data_reg/Q (SDFFRQX1M)                     0.42       0.42 r
  U0_ALU/valid_data (ALU_test_1)                          0.00       0.42 r
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                 0.00       0.42 r
  U0_SYS_CTRL/U13/Y (OAI22X1M)                            0.14       0.55 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                    0.00       0.55 f
  U0_ALU/Enable (ALU_test_1)                              0.00       0.55 f
  U0_ALU/U56/Y (NAND2X2M)                                 0.16       0.72 r
  U0_ALU/U42/Y (OAI2BB1X2M)                               0.07       0.78 f
  U0_ALU/ALU_OUT_reg[15]/D (SDFFRQX2M)                    0.00       0.78 f
  data arrival time                                                  0.78

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[15]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: U0_ALU/valid_data_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/valid_data_reg/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/valid_data_reg/Q (SDFFRQX1M)                     0.42       0.42 r
  U0_ALU/valid_data (ALU_test_1)                          0.00       0.42 r
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                 0.00       0.42 r
  U0_SYS_CTRL/U13/Y (OAI22X1M)                            0.14       0.55 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                    0.00       0.55 f
  U0_ALU/Enable (ALU_test_1)                              0.00       0.55 f
  U0_ALU/U56/Y (NAND2X2M)                                 0.16       0.72 r
  U0_ALU/U41/Y (OAI2BB1X2M)                               0.07       0.78 f
  U0_ALU/ALU_OUT_reg[14]/D (SDFFRQX2M)                    0.00       0.78 f
  data arrival time                                                  0.78

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[14]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: U0_ALU/valid_data_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/valid_data_reg/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/valid_data_reg/Q (SDFFRQX1M)                     0.42       0.42 r
  U0_ALU/valid_data (ALU_test_1)                          0.00       0.42 r
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                 0.00       0.42 r
  U0_SYS_CTRL/U13/Y (OAI22X1M)                            0.14       0.55 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                    0.00       0.55 f
  U0_ALU/Enable (ALU_test_1)                              0.00       0.55 f
  U0_ALU/U56/Y (NAND2X2M)                                 0.16       0.72 r
  U0_ALU/U40/Y (OAI2BB1X2M)                               0.07       0.78 f
  U0_ALU/ALU_OUT_reg[13]/D (SDFFRQX2M)                    0.00       0.78 f
  data arrival time                                                  0.78

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[13]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: U0_ALU/valid_data_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/valid_data_reg/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/valid_data_reg/Q (SDFFRQX1M)                     0.42       0.42 r
  U0_ALU/valid_data (ALU_test_1)                          0.00       0.42 r
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                 0.00       0.42 r
  U0_SYS_CTRL/U13/Y (OAI22X1M)                            0.14       0.55 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                    0.00       0.55 f
  U0_ALU/Enable (ALU_test_1)                              0.00       0.55 f
  U0_ALU/U56/Y (NAND2X2M)                                 0.16       0.72 r
  U0_ALU/U39/Y (OAI2BB1X2M)                               0.07       0.78 f
  U0_ALU/ALU_OUT_reg[12]/D (SDFFRQX2M)                    0.00       0.78 f
  data arrival time                                                  0.78

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[12]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: U0_ALU/valid_data_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/valid_data_reg/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/valid_data_reg/Q (SDFFRQX1M)                     0.42       0.42 r
  U0_ALU/valid_data (ALU_test_1)                          0.00       0.42 r
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                 0.00       0.42 r
  U0_SYS_CTRL/U13/Y (OAI22X1M)                            0.14       0.55 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                    0.00       0.55 f
  U0_ALU/Enable (ALU_test_1)                              0.00       0.55 f
  U0_ALU/U56/Y (NAND2X2M)                                 0.16       0.72 r
  U0_ALU/U38/Y (OAI2BB1X2M)                               0.07       0.78 f
  U0_ALU/ALU_OUT_reg[11]/D (SDFFRQX2M)                    0.00       0.78 f
  data arrival time                                                  0.78

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[11]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: U0_ALU/valid_data_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/valid_data_reg/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/valid_data_reg/Q (SDFFRQX1M)                     0.42       0.42 r
  U0_ALU/valid_data (ALU_test_1)                          0.00       0.42 r
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                 0.00       0.42 r
  U0_SYS_CTRL/U13/Y (OAI22X1M)                            0.14       0.55 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                    0.00       0.55 f
  U0_ALU/Enable (ALU_test_1)                              0.00       0.55 f
  U0_ALU/U56/Y (NAND2X2M)                                 0.16       0.72 r
  U0_ALU/U37/Y (OAI2BB1X2M)                               0.07       0.78 f
  U0_ALU/ALU_OUT_reg[10]/D (SDFFRQX2M)                    0.00       0.78 f
  data arrival time                                                  0.78

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[10]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: U0_ALU/valid_data_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/valid_data_reg/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/valid_data_reg/Q (SDFFRQX1M)                     0.42       0.42 r
  U0_ALU/valid_data (ALU_test_1)                          0.00       0.42 r
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                 0.00       0.42 r
  U0_SYS_CTRL/U13/Y (OAI22X1M)                            0.14       0.55 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                    0.00       0.55 f
  U0_ALU/Enable (ALU_test_1)                              0.00       0.55 f
  U0_ALU/U56/Y (NAND2X2M)                                 0.16       0.72 r
  U0_ALU/U36/Y (OAI2BB1X2M)                               0.07       0.78 f
  U0_ALU/ALU_OUT_reg[9]/D (SDFFRQX2M)                     0.00       0.78 f
  data arrival time                                                  0.78

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[9]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: U0_ALU/valid_data_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/valid_data_reg/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/valid_data_reg/Q (SDFFRQX1M)                     0.42       0.42 r
  U0_ALU/valid_data (ALU_test_1)                          0.00       0.42 r
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                 0.00       0.42 r
  U0_SYS_CTRL/U13/Y (OAI22X1M)                            0.14       0.55 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                    0.00       0.55 f
  U0_ALU/Enable (ALU_test_1)                              0.00       0.55 f
  U0_ALU/U89/Y (INVX2M)                                   0.23       0.78 r
  U0_ALU/U90/Y (AOI21X2M)                                 0.06       0.84 f
  U0_ALU/ALU_OUT_reg[8]/D (SDFFRQX2M)                     0.00       0.84 f
  data arrival time                                                  0.84

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[8]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: U0_ALU/valid_data_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/valid_data_reg/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/valid_data_reg/Q (SDFFRQX1M)                     0.42       0.42 r
  U0_ALU/valid_data (ALU_test_1)                          0.00       0.42 r
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                 0.00       0.42 r
  U0_SYS_CTRL/U13/Y (OAI22X1M)                            0.14       0.55 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                    0.00       0.55 f
  U0_ALU/Enable (ALU_test_1)                              0.00       0.55 f
  U0_ALU/U89/Y (INVX2M)                                   0.23       0.78 r
  U0_ALU/U77/Y (AOI31X2M)                                 0.06       0.84 f
  U0_ALU/ALU_OUT_reg[7]/D (SDFFRQX2M)                     0.00       0.84 f
  data arrival time                                                  0.84

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[7]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: U0_ALU/valid_data_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/valid_data_reg/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/valid_data_reg/Q (SDFFRQX1M)                     0.42       0.42 r
  U0_ALU/valid_data (ALU_test_1)                          0.00       0.42 r
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                 0.00       0.42 r
  U0_SYS_CTRL/U13/Y (OAI22X1M)                            0.14       0.55 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                    0.00       0.55 f
  U0_ALU/Enable (ALU_test_1)                              0.00       0.55 f
  U0_ALU/U89/Y (INVX2M)                                   0.23       0.78 r
  U0_ALU/U73/Y (AOI31X2M)                                 0.06       0.84 f
  U0_ALU/ALU_OUT_reg[6]/D (SDFFRQX2M)                     0.00       0.84 f
  data arrival time                                                  0.84

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[6]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: U0_ALU/valid_data_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/valid_data_reg/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/valid_data_reg/Q (SDFFRQX1M)                     0.42       0.42 r
  U0_ALU/valid_data (ALU_test_1)                          0.00       0.42 r
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                 0.00       0.42 r
  U0_SYS_CTRL/U13/Y (OAI22X1M)                            0.14       0.55 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                    0.00       0.55 f
  U0_ALU/Enable (ALU_test_1)                              0.00       0.55 f
  U0_ALU/U89/Y (INVX2M)                                   0.23       0.78 r
  U0_ALU/U69/Y (AOI31X2M)                                 0.06       0.84 f
  U0_ALU/ALU_OUT_reg[5]/D (SDFFRQX2M)                     0.00       0.84 f
  data arrival time                                                  0.84

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[5]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: U0_ALU/valid_data_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/valid_data_reg/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/valid_data_reg/Q (SDFFRQX1M)                     0.42       0.42 r
  U0_ALU/valid_data (ALU_test_1)                          0.00       0.42 r
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                 0.00       0.42 r
  U0_SYS_CTRL/U13/Y (OAI22X1M)                            0.14       0.55 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                    0.00       0.55 f
  U0_ALU/Enable (ALU_test_1)                              0.00       0.55 f
  U0_ALU/U89/Y (INVX2M)                                   0.23       0.78 r
  U0_ALU/U65/Y (AOI31X2M)                                 0.06       0.84 f
  U0_ALU/ALU_OUT_reg[4]/D (SDFFRQX2M)                     0.00       0.84 f
  data arrival time                                                  0.84

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[4]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: U0_ALU/valid_data_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/valid_data_reg/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/valid_data_reg/Q (SDFFRQX1M)                     0.42       0.42 r
  U0_ALU/valid_data (ALU_test_1)                          0.00       0.42 r
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                 0.00       0.42 r
  U0_SYS_CTRL/U13/Y (OAI22X1M)                            0.14       0.55 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                    0.00       0.55 f
  U0_ALU/Enable (ALU_test_1)                              0.00       0.55 f
  U0_ALU/U89/Y (INVX2M)                                   0.23       0.78 r
  U0_ALU/U61/Y (AOI31X2M)                                 0.06       0.84 f
  U0_ALU/ALU_OUT_reg[3]/D (SDFFRQX2M)                     0.00       0.84 f
  data arrival time                                                  0.84

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[3]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: U0_ALU/valid_data_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/valid_data_reg/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/valid_data_reg/Q (SDFFRQX1M)                     0.42       0.42 r
  U0_ALU/valid_data (ALU_test_1)                          0.00       0.42 r
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                 0.00       0.42 r
  U0_SYS_CTRL/U13/Y (OAI22X1M)                            0.14       0.55 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                    0.00       0.55 f
  U0_ALU/Enable (ALU_test_1)                              0.00       0.55 f
  U0_ALU/U89/Y (INVX2M)                                   0.23       0.78 r
  U0_ALU/U57/Y (AOI31X2M)                                 0.06       0.84 f
  U0_ALU/ALU_OUT_reg[2]/D (SDFFRQX2M)                     0.00       0.84 f
  data arrival time                                                  0.84

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[2]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: U0_ALU/valid_data_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/valid_data_reg/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/valid_data_reg/Q (SDFFRQX1M)                     0.42       0.42 r
  U0_ALU/valid_data (ALU_test_1)                          0.00       0.42 r
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                 0.00       0.42 r
  U0_SYS_CTRL/U13/Y (OAI22X1M)                            0.14       0.55 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                    0.00       0.55 f
  U0_ALU/Enable (ALU_test_1)                              0.00       0.55 f
  U0_ALU/U89/Y (INVX2M)                                   0.23       0.78 r
  U0_ALU/U85/Y (AOI31X2M)                                 0.06       0.84 f
  U0_ALU/ALU_OUT_reg[1]/D (SDFFRQX2M)                     0.00       0.84 f
  data arrival time                                                  0.84

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[1]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: U0_ALU/valid_data_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/valid_data_reg/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/valid_data_reg/Q (SDFFRQX1M)                     0.42       0.42 r
  U0_ALU/valid_data (ALU_test_1)                          0.00       0.42 r
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                 0.00       0.42 r
  U0_SYS_CTRL/U13/Y (OAI22X1M)                            0.14       0.55 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                    0.00       0.55 f
  U0_ALU/Enable (ALU_test_1)                              0.00       0.55 f
  U0_ALU/U89/Y (INVX2M)                                   0.23       0.78 r
  U0_ALU/U81/Y (AOI31X2M)                                 0.06       0.84 f
  U0_ALU/ALU_OUT_reg[0]/D (SDFFRQX2M)                     0.00       0.84 f
  data arrival time                                                  0.84

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[0]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[2]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[2]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[2]/Q (SDFFRQX2M)
                                                          0.35       0.35 r
  U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[2]/D (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[0]/Q (SDFFRQX2M)
                                                          0.35       0.35 r
  U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[0]/D (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[1]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[1]/Q (SDFFRQX2M)
                                                          0.35       0.35 r
  U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[1]/D (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[4]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[4]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[4]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[4]/Q (SDFFRQX2M)
                                                          0.35       0.35 r
  U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[4]/D (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[4]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[3]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[3]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[3]/Q (SDFFRQX2M)
                                                          0.35       0.35 r
  U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[3]/D (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[4]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[4]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[4]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[4]/Q (SDFFRQX2M)
                                                          0.35       0.35 r
  U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[4]/D (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[4]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[3]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[3]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[3]/Q (SDFFRQX2M)
                                                          0.35       0.35 r
  U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[3]/D (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[2]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[2]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[2]/Q (SDFFRQX2M)
                                                          0.35       0.35 r
  U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[2]/D (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[1]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[1]/Q (SDFFRQX2M)
                                                          0.35       0.35 r
  U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[1]/D (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[0]/Q (SDFFRQX2M)
                                                          0.35       0.35 r
  U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[0]/D (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_DATA_SYNC/sync_reg_reg[0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_DATA_SYNC/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/sync_reg_reg[0]/CK (SDFFRQX2M)             0.00       0.00 r
  U0_DATA_SYNC/sync_reg_reg[0]/Q (SDFFRQX2M)              0.35       0.35 r
  U0_DATA_SYNC/sync_reg_reg[1]/D (SDFFRQX2M)              0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_DATA_SYNC/sync_reg_reg[1]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_RX_TOP/FSM_RX1/data_valid_FSM_reg
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_DATA_SYNC/sync_reg_reg[0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RX_TOP/FSM_RX1/data_valid_FSM_reg/CK (SDFFRQX2M)     0.00       0.00 r
  U0_RX_TOP/FSM_RX1/data_valid_FSM_reg/Q (SDFFRQX2M)      0.36       0.36 r
  U0_RX_TOP/FSM_RX1/data_valid_FSM (FSM_RX_test_1)        0.00       0.36 r
  U0_RX_TOP/data_valid_RX (RX_TOP_test_1)                 0.00       0.36 r
  U0_DATA_SYNC/bus_enable (DATA_SYNC_test_1)              0.00       0.36 r
  U0_DATA_SYNC/sync_reg_reg[0]/D (SDFFRQX2M)              0.00       0.36 r
  data arrival time                                                  0.36

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_DATA_SYNC/sync_reg_reg[0]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[4]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[4]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[4]/Q (SDFFRQX2M)
                                                          0.35       0.35 r
  U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[0]/SI (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[3]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[4]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[3]/Q (SDFFRQX2M)
                                                          0.35       0.35 r
  U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[4]/SI (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[4]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[2]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[3]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[2]/Q (SDFFRQX2M)
                                                          0.35       0.35 r
  U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[3]/SI (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[1]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[2]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[1]/Q (SDFFRQX2M)
                                                          0.35       0.35 r
  U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[2]/SI (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[0]/Q (SDFFRQX2M)
                                                          0.35       0.35 r
  U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[1]/SI (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[4]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[4]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[4]/Q (SDFFRQX2M)
                                                          0.35       0.35 r
  U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[0]/SI (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[3]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[4]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[3]/Q (SDFFRQX2M)
                                                          0.35       0.35 r
  U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[4]/SI (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[4]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[2]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[3]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[2]/Q (SDFFRQX2M)
                                                          0.35       0.35 r
  U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[3]/SI (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[1]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[2]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[1]/Q (SDFFRQX2M)
                                                          0.35       0.35 r
  U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[2]/SI (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[0]/Q (SDFFRQX2M)
                                                          0.35       0.35 r
  U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[1]/SI (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_DATA_SYNC/sync_reg_reg[0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_DATA_SYNC/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/sync_reg_reg[0]/CK (SDFFRQX2M)             0.00       0.00 r
  U0_DATA_SYNC/sync_reg_reg[0]/Q (SDFFRQX2M)              0.35       0.35 r
  U0_DATA_SYNC/sync_reg_reg[1]/SI (SDFFRQX2M)             0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_DATA_SYNC/sync_reg_reg[1]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_RST_SYN/rst_shift_reg_reg[0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_RST_SYN/rst_shift_reg_reg[1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RST_SYN/rst_shift_reg_reg[0]/CK (SDFFRQX2M)          0.00       0.00 r
  U0_RST_SYN/rst_shift_reg_reg[0]/Q (SDFFRQX2M)           0.35       0.35 r
  U0_RST_SYN/rst_shift_reg_reg[1]/D (SDFFRQX1M)           0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RST_SYN/rst_shift_reg_reg[1]/CK (SDFFRQX1M)          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U1_RST_SYN/rst_shift_reg_reg[0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U1_RST_SYN/rst_shift_reg_reg[1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_RST_SYN/rst_shift_reg_reg[0]/CK (SDFFRQX2M)          0.00       0.00 r
  U1_RST_SYN/rst_shift_reg_reg[0]/Q (SDFFRQX2M)           0.35       0.35 r
  U1_RST_SYN/rst_shift_reg_reg[1]/D (SDFFRQX1M)           0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_RST_SYN/rst_shift_reg_reg[1]/CK (SDFFRQX1M)          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_DATA_SYNC/enable_pulse_gen_reg_reg
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_DATA_SYNC/enable_pulse_reg
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/enable_pulse_gen_reg_reg/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_DATA_SYNC/enable_pulse_gen_reg_reg/Q (SDFFRQX2M)     0.36       0.36 r
  U0_DATA_SYNC/enable_pulse_reg/SI (SDFFRQX2M)            0.00       0.36 r
  data arrival time                                                  0.36

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_DATA_SYNC/enable_pulse_reg/CK (SDFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_RX_TOP/FSM_RX1/data_valid_FSM_reg
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_RX_TOP/FSM_RX1/par_err_reg_reg
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RX_TOP/FSM_RX1/data_valid_FSM_reg/CK (SDFFRQX2M)     0.00       0.00 r
  U0_RX_TOP/FSM_RX1/data_valid_FSM_reg/Q (SDFFRQX2M)      0.36       0.36 r
  U0_RX_TOP/FSM_RX1/par_err_reg_reg/SI (SDFFRQX2M)        0.00       0.36 r
  data arrival time                                                  0.36

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RX_TOP/FSM_RX1/par_err_reg_reg/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_DATA_SYNC/sync_reg_reg[1]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_DATA_SYNC/enable_pulse_gen_reg_reg
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/sync_reg_reg[1]/CK (SDFFRQX2M)             0.00       0.00 r
  U0_DATA_SYNC/sync_reg_reg[1]/Q (SDFFRQX2M)              0.38       0.38 r
  U0_DATA_SYNC/enable_pulse_gen_reg_reg/D (SDFFRQX2M)     0.00       0.38 r
  data arrival time                                                  0.38

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_DATA_SYNC/enable_pulse_gen_reg_reg/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_RX_TOP/data_sampling_RX1/RX_IN_reg_reg[1]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_RX_TOP/data_sampling_RX1/sample_bit_samp_reg
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RX_TOP/data_sampling_RX1/RX_IN_reg_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_RX_TOP/data_sampling_RX1/RX_IN_reg_reg[1]/Q (SDFFRQX2M)
                                                          0.39       0.39 r
  U0_RX_TOP/data_sampling_RX1/sample_bit_samp_reg/SI (SDFFSQX1M)
                                                          0.00       0.39 r
  data arrival time                                                  0.39

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RX_TOP/data_sampling_RX1/sample_bit_samp_reg/CK (SDFFSQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_TOP_TX/SER/counter_reg[3]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_TOP_TX/SER/data_reg[0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TOP_TX/SER/counter_reg[3]/CK (SDFFRQX2M)             0.00       0.00 r
  U0_TOP_TX/SER/counter_reg[3]/Q (SDFFRQX2M)              0.39       0.39 r
  U0_TOP_TX/SER/data_reg[0]/SI (SDFFSQX2M)                0.00       0.39 r
  data arrival time                                                  0.39

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_TOP_TX/SER/data_reg[0]/CK (SDFFSQX2M)                0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_RST_SYN/rst_shift_reg_reg[0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_RST_SYN/rst_shift_reg_reg[1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RST_SYN/rst_shift_reg_reg[0]/CK (SDFFRQX2M)          0.00       0.00 r
  U0_RST_SYN/rst_shift_reg_reg[0]/Q (SDFFRQX2M)           0.35       0.35 r
  U0_RST_SYN/rst_shift_reg_reg[1]/SI (SDFFRQX1M)          0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RST_SYN/rst_shift_reg_reg[1]/CK (SDFFRQX1M)          0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U1_RST_SYN/rst_shift_reg_reg[0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U1_RST_SYN/rst_shift_reg_reg[1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_RST_SYN/rst_shift_reg_reg[0]/CK (SDFFRQX2M)          0.00       0.00 r
  U1_RST_SYN/rst_shift_reg_reg[0]/Q (SDFFRQX2M)           0.35       0.35 r
  U1_RST_SYN/rst_shift_reg_reg[1]/SI (SDFFRQX1M)          0.00       0.35 r
  data arrival time                                                  0.35

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_RST_SYN/rst_shift_reg_reg[1]/CK (SDFFRQX1M)          0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_PULSE_GEN/LVL_SIG_reg_reg
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_RST_SYN/rst_shift_reg_reg[0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_PULSE_GEN/LVL_SIG_reg_reg/CK (SDFFRQX2M)             0.00       0.00 r
  U0_PULSE_GEN/LVL_SIG_reg_reg/Q (SDFFRQX2M)              0.37       0.37 r
  U0_PULSE_GEN/test_so (PULSE_GEN_test_1)                 0.00       0.37 r
  U0_RST_SYN/test_si (RST_SYN_test_0)                     0.00       0.37 r
  U0_RST_SYN/rst_shift_reg_reg[0]/SI (SDFFRQX2M)          0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RST_SYN/rst_shift_reg_reg[0]/CK (SDFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[4]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[4]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[4]/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U0_ASYNC_FIFO/bit_sync_raddr/wq2_r_d_ptr[4] (DF_SYNC_ADDR_WIDTH4_test_0)
                                                          0.00       0.37 r
  U0_ASYNC_FIFO/bit_sync_waddr/test_si (DF_SYNC_ADDR_WIDTH4_test_1)
                                                          0.00       0.37 r
  U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[0]/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[3]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[4]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[3]/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[4]/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[4]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[2]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[3]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[2]/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[3]/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[1]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[2]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[1]/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[2]/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[0]/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[1]/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[0]/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[1]/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_TOP_TX/PAR/par_bit_reg
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_TOP_TX/PAR/par_data_reg[0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TOP_TX/PAR/par_bit_reg/CK (SDFFRQX2M)                0.00       0.00 r
  U0_TOP_TX/PAR/par_bit_reg/Q (SDFFRQX2M)                 0.37       0.37 r
  U0_TOP_TX/PAR/par_data_reg[0]/SI (SDFFRQX2M)            0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_TOP_TX/PAR/par_data_reg[0]/CK (SDFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_Register_File/RdData_reg[6]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_Register_File/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/RdData_reg[6]/CK (SDFFRQX2M)           0.00       0.00 r
  U0_Register_File/RdData_reg[6]/Q (SDFFRQX2M)            0.37       0.37 r
  U0_Register_File/RdData_reg[7]/SI (SDFFRQX2M)           0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/RdData_reg[7]/CK (SDFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_Register_File/RdData_reg[5]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_Register_File/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/RdData_reg[5]/CK (SDFFRQX2M)           0.00       0.00 r
  U0_Register_File/RdData_reg[5]/Q (SDFFRQX2M)            0.37       0.37 r
  U0_Register_File/RdData_reg[6]/SI (SDFFRQX2M)           0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/RdData_reg[6]/CK (SDFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_Register_File/RdData_reg[4]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_Register_File/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/RdData_reg[4]/CK (SDFFRQX2M)           0.00       0.00 r
  U0_Register_File/RdData_reg[4]/Q (SDFFRQX2M)            0.37       0.37 r
  U0_Register_File/RdData_reg[5]/SI (SDFFRQX2M)           0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/RdData_reg[5]/CK (SDFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_Register_File/RdData_reg[3]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_Register_File/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/RdData_reg[3]/CK (SDFFRQX2M)           0.00       0.00 r
  U0_Register_File/RdData_reg[3]/Q (SDFFRQX2M)            0.37       0.37 r
  U0_Register_File/RdData_reg[4]/SI (SDFFRQX2M)           0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/RdData_reg[4]/CK (SDFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_Register_File/RdData_reg[2]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_Register_File/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/RdData_reg[2]/CK (SDFFRQX2M)           0.00       0.00 r
  U0_Register_File/RdData_reg[2]/Q (SDFFRQX2M)            0.37       0.37 r
  U0_Register_File/RdData_reg[3]/SI (SDFFRQX2M)           0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/RdData_reg[3]/CK (SDFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_Register_File/RdData_reg[1]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_Register_File/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/RdData_reg[1]/CK (SDFFRQX2M)           0.00       0.00 r
  U0_Register_File/RdData_reg[1]/Q (SDFFRQX2M)            0.37       0.37 r
  U0_Register_File/RdData_reg[2]/SI (SDFFRQX2M)           0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/RdData_reg[2]/CK (SDFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_Register_File/RdData_reg[0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_Register_File/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/RdData_reg[0]/CK (SDFFRQX2M)           0.00       0.00 r
  U0_Register_File/RdData_reg[0]/Q (SDFFRQX2M)            0.37       0.37 r
  U0_Register_File/RdData_reg[1]/SI (SDFFRQX2M)           0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/RdData_reg[1]/CK (SDFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_Register_File/RdData_reg[7]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_Register_File/RdData_valid_reg
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/RdData_reg[7]/CK (SDFFRQX2M)           0.00       0.00 r
  U0_Register_File/RdData_reg[7]/Q (SDFFRQX2M)            0.37       0.37 r
  U0_Register_File/RdData_valid_reg/SI (SDFFRQX2M)        0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/RdData_valid_reg/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_TOP_TX/PAR/par_data_reg[6]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_TOP_TX/PAR/par_data_reg[7]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TOP_TX/PAR/par_data_reg[6]/CK (SDFFRQX2M)            0.00       0.00 r
  U0_TOP_TX/PAR/par_data_reg[6]/Q (SDFFRQX2M)             0.37       0.37 r
  U0_TOP_TX/PAR/par_data_reg[7]/SI (SDFFRQX2M)            0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_TOP_TX/PAR/par_data_reg[7]/CK (SDFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_TOP_TX/PAR/par_data_reg[1]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_TOP_TX/PAR/par_data_reg[2]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TOP_TX/PAR/par_data_reg[1]/CK (SDFFRQX2M)            0.00       0.00 r
  U0_TOP_TX/PAR/par_data_reg[1]/Q (SDFFRQX2M)             0.37       0.37 r
  U0_TOP_TX/PAR/par_data_reg[2]/SI (SDFFRQX2M)            0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_TOP_TX/PAR/par_data_reg[2]/CK (SDFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_TOP_TX/PAR/par_data_reg[5]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_TOP_TX/PAR/par_data_reg[6]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TOP_TX/PAR/par_data_reg[5]/CK (SDFFRQX2M)            0.00       0.00 r
  U0_TOP_TX/PAR/par_data_reg[5]/Q (SDFFRQX2M)             0.37       0.37 r
  U0_TOP_TX/PAR/par_data_reg[6]/SI (SDFFRQX2M)            0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_TOP_TX/PAR/par_data_reg[6]/CK (SDFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[1]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[2]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[1]/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[2]/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[3]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[4]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[3]/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[4]/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[4]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[2]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[3]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[2]/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[3]/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[4]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[4]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[4]/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U0_ASYNC_FIFO/bit_sync_waddr/wq2_r_d_ptr[4] (DF_SYNC_ADDR_WIDTH4_test_1)
                                                          0.00       0.37 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/test_si1 (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4_test_1)
                                                          0.00       0.37 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][0]/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_TOP_TX/PAR/par_data_reg[4]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_TOP_TX/PAR/par_data_reg[5]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TOP_TX/PAR/par_data_reg[4]/CK (SDFFRQX2M)            0.00       0.00 r
  U0_TOP_TX/PAR/par_data_reg[4]/Q (SDFFRQX2M)             0.37       0.37 r
  U0_TOP_TX/PAR/par_data_reg[5]/SI (SDFFRQX2M)            0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_TOP_TX/PAR/par_data_reg[5]/CK (SDFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_TOP_TX/PAR/par_data_reg[0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_TOP_TX/PAR/par_data_reg[1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TOP_TX/PAR/par_data_reg[0]/CK (SDFFRQX2M)            0.00       0.00 r
  U0_TOP_TX/PAR/par_data_reg[0]/Q (SDFFRQX2M)             0.37       0.37 r
  U0_TOP_TX/PAR/par_data_reg[1]/SI (SDFFRQX2M)            0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_TOP_TX/PAR/par_data_reg[1]/CK (SDFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][7]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][7]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][7]/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][0]/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][7]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][7]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][7]/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][0]/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][7]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[11][0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][7]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][7]/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[11][0]/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[11][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][7]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][7]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][7]/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][0]/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][6]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][7]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][6]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][6]/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][7]/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][7]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][5]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][6]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][5]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][5]/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][6]/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][6]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][4]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][5]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][4]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][4]/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][5]/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][5]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][3]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][4]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][3]/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][4]/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][4]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][2]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][3]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][2]/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][3]/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][3]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][1]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][2]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][1]/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][2]/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][2]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][0]/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][1]/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][6]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][7]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][6]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][6]/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][7]/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][7]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][5]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][6]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][5]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][5]/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][6]/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][6]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][4]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][5]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][4]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][4]/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][5]/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][5]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][3]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][4]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][3]/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][4]/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][4]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][2]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][3]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][2]/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][3]/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][3]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][1]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][2]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][1]/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][2]/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][2]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][0]/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][1]/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][6]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][7]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][6]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][6]/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][7]/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][7]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][5]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][6]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][5]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][5]/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][6]/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][6]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][4]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][5]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][4]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][4]/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][5]/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][5]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][3]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][4]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][3]/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][4]/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][4]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][2]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][3]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][2]/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][3]/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][3]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][1]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][2]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][1]/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][2]/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][2]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][0]/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][1]/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][6]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][7]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][6]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][6]/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][7]/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][7]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][5]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][6]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][5]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][5]/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][6]/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][6]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][4]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][5]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][4]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][4]/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][5]/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][5]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][3]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][4]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][3]/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][4]/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][4]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][2]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][3]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][2]/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][3]/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][3]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][1]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][2]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][1]/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][2]/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][2]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][0]/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][1]/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_Register_File/regfile_reg[6][7]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_Register_File/regfile_reg[7][0]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[6][7]/CK (SDFFRQX2M)       0.00       0.00 r
  U0_Register_File/regfile_reg[6][7]/Q (SDFFRQX2M)        0.37       0.37 r
  U0_Register_File/regfile_reg[7][0]/SI (SDFFRQX2M)       0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/regfile_reg[7][0]/CK (SDFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_Register_File/regfile_reg[10][2]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_Register_File/regfile_reg[10][3]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[10][2]/CK (SDFFRQX2M)      0.00       0.00 r
  U0_Register_File/regfile_reg[10][2]/Q (SDFFRQX2M)       0.37       0.37 r
  U0_Register_File/regfile_reg[10][3]/SI (SDFFRQX2M)      0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/regfile_reg[10][3]/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_Register_File/regfile_reg[10][1]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_Register_File/regfile_reg[10][2]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[10][1]/CK (SDFFRQX2M)      0.00       0.00 r
  U0_Register_File/regfile_reg[10][1]/Q (SDFFRQX2M)       0.37       0.37 r
  U0_Register_File/regfile_reg[10][2]/SI (SDFFRQX2M)      0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/regfile_reg[10][2]/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_Register_File/regfile_reg[10][0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_Register_File/regfile_reg[10][1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[10][0]/CK (SDFFRQX2M)      0.00       0.00 r
  U0_Register_File/regfile_reg[10][0]/Q (SDFFRQX2M)       0.37       0.37 r
  U0_Register_File/regfile_reg[10][1]/SI (SDFFRQX2M)      0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/regfile_reg[10][1]/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_Register_File/regfile_reg[6][6]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_Register_File/regfile_reg[6][7]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[6][6]/CK (SDFFRQX2M)       0.00       0.00 r
  U0_Register_File/regfile_reg[6][6]/Q (SDFFRQX2M)        0.37       0.37 r
  U0_Register_File/regfile_reg[6][7]/SI (SDFFRQX2M)       0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/regfile_reg[6][7]/CK (SDFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_Register_File/regfile_reg[6][5]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_Register_File/regfile_reg[6][6]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[6][5]/CK (SDFFRQX2M)       0.00       0.00 r
  U0_Register_File/regfile_reg[6][5]/Q (SDFFRQX2M)        0.37       0.37 r
  U0_Register_File/regfile_reg[6][6]/SI (SDFFRQX2M)       0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/regfile_reg[6][6]/CK (SDFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_Register_File/regfile_reg[6][4]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_Register_File/regfile_reg[6][5]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[6][4]/CK (SDFFRQX2M)       0.00       0.00 r
  U0_Register_File/regfile_reg[6][4]/Q (SDFFRQX2M)        0.37       0.37 r
  U0_Register_File/regfile_reg[6][5]/SI (SDFFRQX2M)       0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/regfile_reg[6][5]/CK (SDFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_Register_File/regfile_reg[6][3]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_Register_File/regfile_reg[6][4]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[6][3]/CK (SDFFRQX2M)       0.00       0.00 r
  U0_Register_File/regfile_reg[6][3]/Q (SDFFRQX2M)        0.37       0.37 r
  U0_Register_File/regfile_reg[6][4]/SI (SDFFRQX2M)       0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/regfile_reg[6][4]/CK (SDFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_Register_File/regfile_reg[6][2]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_Register_File/regfile_reg[6][3]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[6][2]/CK (SDFFRQX2M)       0.00       0.00 r
  U0_Register_File/regfile_reg[6][2]/Q (SDFFRQX2M)        0.37       0.37 r
  U0_Register_File/regfile_reg[6][3]/SI (SDFFRQX2M)       0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/regfile_reg[6][3]/CK (SDFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_Register_File/regfile_reg[6][1]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_Register_File/regfile_reg[6][2]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[6][1]/CK (SDFFRQX2M)       0.00       0.00 r
  U0_Register_File/regfile_reg[6][1]/Q (SDFFRQX2M)        0.37       0.37 r
  U0_Register_File/regfile_reg[6][2]/SI (SDFFRQX2M)       0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/regfile_reg[6][2]/CK (SDFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_Register_File/regfile_reg[6][0]
              (rising edge-triggered flip-flop clocked by DFTCLK)
  Endpoint: U0_Register_File/regfile_reg[6][1]
            (rising edge-triggered flip-flop clocked by DFTCLK)
  Path Group: DFTCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[6][0]/CK (SDFFRQX2M)       0.00       0.00 r
  U0_Register_File/regfile_reg[6][0]/Q (SDFFRQX2M)        0.37       0.37 r
  U0_Register_File/regfile_reg[6][1]/SI (SDFFRQX2M)       0.00       0.37 r
  data arrival time                                                  0.37

  clock DFTCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/regfile_reg[6][1]/CK (SDFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


1
