#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7ff696706a80 .scope module, "first_stage_quadrant_top_tb" "first_stage_quadrant_top_tb" 2 1;
 .timescale 0 0;
v0x7ff6964149a0_0 .var "clear", 0 0;
v0x7ff696414a40_0 .var "clock", 0 0;
v0x7ff696414ae0_0 .var "en", 0 0;
v0x7ff696414b90_0 .net "filter_address", 7 0, L_0x7ff696416ba0;  1 drivers
o0x102103ed8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ff696414c40_0 .net "filter_address_ready", 0 0, o0x102103ed8;  0 drivers
v0x7ff696414d10_0 .net "input_address", 11 0, L_0x7ff696416ce0;  1 drivers
o0x102103f38 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ff696414dc0_0 .net "input_address_ready", 0 0, o0x102103f38;  0 drivers
v0x7ff696414e70_0 .var "quadrant", 1 0;
S_0x7ff696703100 .scope module, "DUT" "first_stage_quadrant_top" 2 10, 3 1 0, S_0x7ff696706a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 2 "quadrant"
    .port_info 4 /OUTPUT 8 "filter_address"
    .port_info 5 /OUTPUT 1 "filter_address_ready"
    .port_info 6 /OUTPUT 12 "input_address"
    .port_info 7 /OUTPUT 1 "input_address_ready"
L_0x1021353b0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7ff696413ba0_0 .net/2u *"_s4", 3 0, L_0x1021353b0;  1 drivers
L_0x1021353f8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7ff696413c40_0 .net/2u *"_s8", 3 0, L_0x1021353f8;  1 drivers
v0x7ff696413ce0_0 .net "clear", 0 0, v0x7ff6964149a0_0;  1 drivers
v0x7ff696413df0_0 .net "clock", 0 0, v0x7ff696414a40_0;  1 drivers
v0x7ff696413f00_0 .net "column_index", 3 0, v0x7ff696411a80_0;  1 drivers
v0x7ff696413f90_0 .net "element_index", 3 0, v0x7ff696410b50_0;  1 drivers
v0x7ff696414020_0 .net "en", 0 0, v0x7ff696414ae0_0;  1 drivers
v0x7ff696414130_0 .net "filter_address", 7 0, L_0x7ff696416ba0;  alias, 1 drivers
v0x7ff6964141c0_0 .net "filter_address_ready", 0 0, o0x102103ed8;  alias, 0 drivers
v0x7ff6964142d0_0 .net "input_address", 11 0, L_0x7ff696416ce0;  alias, 1 drivers
v0x7ff696414360_0 .net "input_address_ready", 0 0, o0x102103f38;  alias, 0 drivers
v0x7ff6964143f0_0 .net "new_layer", 0 0, L_0x7ff696416230;  1 drivers
v0x7ff6964144a0_0 .net "new_quadrant_row", 0 0, L_0x7ff6964158c0;  1 drivers
v0x7ff696414530_0 .net "new_row", 0 0, L_0x7ff696415420;  1 drivers
v0x7ff6964145c0_0 .net "new_vector", 0 0, L_0x7ff696415020;  1 drivers
v0x7ff6964146d0_0 .net "quadrant", 1 0, v0x7ff696414e70_0;  1 drivers
v0x7ff696414760_0 .net "row_index", 3 0, v0x7ff696413270_0;  1 drivers
v0x7ff6964148f0_0 .net "vector_index", 1 0, v0x7ff696413a70_0;  1 drivers
L_0x7ff696415de0 .part v0x7ff696414e70_0, 0, 1;
L_0x7ff696416910 .part v0x7ff696414e70_0, 1, 1;
L_0x7ff696416ba0 .concat [ 4 4 0 0], v0x7ff696410b50_0, L_0x1021353b0;
L_0x7ff696416ce0 .concat [ 4 4 4 0], v0x7ff696411a80_0, v0x7ff696413270_0, L_0x1021353f8;
S_0x7ff696702a40 .scope module, "c0" "element_index_counter" 3 14, 4 1 0, S_0x7ff696703100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "en"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "clock"
    .port_info 3 /OUTPUT 4 "element_index"
    .port_info 4 /OUTPUT 1 "new_row"
    .port_info 5 /OUTPUT 1 "new_vector"
L_0x102135008 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7ff696415020 .functor XNOR 1, L_0x7ff696414f20, L_0x102135008, C4<0>, C4<0>;
L_0x7ff696415130 .functor OR 1, L_0x7ff696415020, v0x7ff6964149a0_0, C4<0>, C4<0>;
L_0x7ff696415420 .functor OR 1, L_0x7ff6964151c0, L_0x7ff6964152e0, C4<0>, C4<0>;
v0x7ff696706420_0 .net *"_s1", 0 0, L_0x7ff696414f20;  1 drivers
v0x7ff696410660_0 .net *"_s10", 0 0, L_0x7ff6964151c0;  1 drivers
L_0x102135098 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x7ff696410710_0 .net/2u *"_s12", 3 0, L_0x102135098;  1 drivers
v0x7ff6964107d0_0 .net *"_s14", 0 0, L_0x7ff6964152e0;  1 drivers
v0x7ff696410870_0 .net/2u *"_s2", 0 0, L_0x102135008;  1 drivers
L_0x102135050 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x7ff696410960_0 .net/2u *"_s8", 3 0, L_0x102135050;  1 drivers
v0x7ff696410a10_0 .net "clear", 0 0, v0x7ff6964149a0_0;  alias, 1 drivers
v0x7ff696410ab0_0 .net "clock", 0 0, v0x7ff696414a40_0;  alias, 1 drivers
v0x7ff696410b50_0 .var "element_index", 3 0;
v0x7ff696410c60_0 .net "en", 0 0, v0x7ff696414ae0_0;  alias, 1 drivers
v0x7ff696410d00_0 .net "new_row", 0 0, L_0x7ff696415420;  alias, 1 drivers
v0x7ff696410da0_0 .net "new_vector", 0 0, L_0x7ff696415020;  alias, 1 drivers
v0x7ff696410e40_0 .net "restart_counter", 0 0, L_0x7ff696415130;  1 drivers
E_0x7ff696703ab0 .event posedge, v0x7ff696410ab0_0;
L_0x7ff696414f20 .part v0x7ff696410b50_0, 3, 1;
L_0x7ff6964151c0 .cmp/eq 4, v0x7ff696410b50_0, L_0x102135050;
L_0x7ff6964152e0 .cmp/eq 4, v0x7ff696410b50_0, L_0x102135098;
S_0x7ff696410f70 .scope module, "c1" "column_index_counter" 3 18, 5 1 0, S_0x7ff696703100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "en"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "clock"
    .port_info 3 /INPUT 1 "new_row"
    .port_info 4 /INPUT 1 "new_vector"
    .port_info 5 /INPUT 1 "quadrant_lsb"
    .port_info 6 /OUTPUT 4 "column_index"
    .port_info 7 /OUTPUT 1 "new_quadrant_row"
L_0x7ff6964157d0 .functor OR 1, L_0x7ff696415570, L_0x7ff6964156f0, C4<0>, C4<0>;
L_0x7ff6964158c0 .functor AND 1, L_0x7ff696415020, L_0x7ff6964157d0, C4<1>, C4<1>;
L_0x7ff696415af0 .functor OR 1, L_0x7ff6964158c0, v0x7ff6964149a0_0, C4<0>, C4<0>;
L_0x7ff696415be0 .functor NOT 1, L_0x7ff696415020, C4<0>, C4<0>, C4<0>;
L_0x7ff696415d50 .functor AND 1, L_0x7ff696415420, L_0x7ff696415be0, C4<1>, C4<1>;
L_0x1021350e0 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x7ff6964111f0_0 .net/2u *"_s0", 3 0, L_0x1021350e0;  1 drivers
L_0x102135170 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x7ff6964112b0_0 .net/2u *"_s12", 3 0, L_0x102135170;  1 drivers
L_0x1021351b8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7ff696411360_0 .net/2u *"_s14", 3 0, L_0x1021351b8;  1 drivers
v0x7ff696411420_0 .net *"_s2", 0 0, L_0x7ff696415570;  1 drivers
v0x7ff6964114c0_0 .net *"_s20", 0 0, L_0x7ff696415be0;  1 drivers
L_0x102135128 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x7ff6964115b0_0 .net/2u *"_s4", 3 0, L_0x102135128;  1 drivers
v0x7ff696411660_0 .net *"_s6", 0 0, L_0x7ff6964156f0;  1 drivers
v0x7ff696411700_0 .net *"_s8", 0 0, L_0x7ff6964157d0;  1 drivers
v0x7ff6964117a0_0 .net "base_column_index", 3 0, L_0x7ff696415970;  1 drivers
v0x7ff6964118b0_0 .net "clear", 0 0, v0x7ff6964149a0_0;  alias, 1 drivers
v0x7ff696411960_0 .net "clear_counter", 0 0, L_0x7ff696415af0;  1 drivers
v0x7ff6964119f0_0 .net "clock", 0 0, v0x7ff696414a40_0;  alias, 1 drivers
v0x7ff696411a80_0 .var "column_index", 3 0;
v0x7ff696411b10_0 .net "en", 0 0, v0x7ff696414ae0_0;  alias, 1 drivers
v0x7ff696411bc0_0 .net "new_quadrant_row", 0 0, L_0x7ff6964158c0;  alias, 1 drivers
v0x7ff696411c50_0 .net "new_row", 0 0, L_0x7ff696415420;  alias, 1 drivers
v0x7ff696411d00_0 .net "new_vector", 0 0, L_0x7ff696415020;  alias, 1 drivers
v0x7ff696411eb0_0 .net "quadrant_lsb", 0 0, L_0x7ff696415de0;  1 drivers
v0x7ff696411f40_0 .net "restart_counter", 0 0, L_0x7ff696415d50;  1 drivers
L_0x7ff696415570 .cmp/eq 4, v0x7ff696411a80_0, L_0x1021350e0;
L_0x7ff6964156f0 .cmp/eq 4, v0x7ff696411a80_0, L_0x102135128;
L_0x7ff696415970 .functor MUXZ 4, L_0x1021351b8, L_0x102135170, L_0x7ff696415de0, C4<>;
S_0x7ff696412000 .scope module, "c2" "row_index_counter" 3 22, 6 1 0, S_0x7ff696703100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "en"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "clock"
    .port_info 3 /INPUT 1 "new_row"
    .port_info 4 /INPUT 1 "new_vector"
    .port_info 5 /INPUT 1 "new_quadrant_row"
    .port_info 6 /INPUT 1 "quadrant_msb"
    .port_info 7 /OUTPUT 4 "row_index"
    .port_info 8 /OUTPUT 1 "new_layer"
L_0x7ff696416140 .functor OR 1, L_0x7ff696415f00, L_0x7ff6964160a0, C4<0>, C4<0>;
L_0x7ff696416230 .functor AND 1, L_0x7ff6964158c0, L_0x7ff696416140, C4<1>, C4<1>;
L_0x7ff696416320 .functor NOT 1, L_0x7ff6964158c0, C4<0>, C4<0>, C4<0>;
L_0x7ff696416390 .functor AND 1, L_0x7ff696415020, L_0x7ff696416320, C4<1>, C4<1>;
L_0x7ff696416440 .functor OR 1, v0x7ff6964149a0_0, L_0x7ff696416230, C4<0>, C4<0>;
L_0x7ff6964168a0 .functor OR 1, L_0x7ff696415420, L_0x7ff6964158c0, C4<0>, C4<0>;
L_0x102135200 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x7ff696412300_0 .net/2u *"_s0", 3 0, L_0x102135200;  1 drivers
v0x7ff696412390_0 .net *"_s12", 0 0, L_0x7ff696416320;  1 drivers
L_0x102135290 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x7ff696412420_0 .net/2u *"_s18", 3 0, L_0x102135290;  1 drivers
v0x7ff6964124e0_0 .net *"_s2", 0 0, L_0x7ff696415f00;  1 drivers
L_0x1021352d8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7ff696412580_0 .net/2u *"_s20", 3 0, L_0x1021352d8;  1 drivers
L_0x102135320 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x7ff696412670_0 .net/2u *"_s24", 3 0, L_0x102135320;  1 drivers
L_0x102135248 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x7ff696412720_0 .net/2u *"_s4", 3 0, L_0x102135248;  1 drivers
v0x7ff6964127d0_0 .net *"_s6", 0 0, L_0x7ff6964160a0;  1 drivers
v0x7ff696412870_0 .net *"_s8", 0 0, L_0x7ff696416140;  1 drivers
v0x7ff696412980_0 .net "base_row_index", 3 0, L_0x7ff696416600;  1 drivers
v0x7ff696412a20_0 .net "clear", 0 0, v0x7ff6964149a0_0;  alias, 1 drivers
v0x7ff696412ab0_0 .net "clear_counter", 0 0, L_0x7ff696416440;  1 drivers
v0x7ff696412b50_0 .net "clock", 0 0, v0x7ff696414a40_0;  alias, 1 drivers
v0x7ff696412c20_0 .net "en", 0 0, v0x7ff696414ae0_0;  alias, 1 drivers
v0x7ff696412cf0_0 .net "increment_row", 0 0, L_0x7ff6964168a0;  1 drivers
v0x7ff696412d80_0 .net "new_layer", 0 0, L_0x7ff696416230;  alias, 1 drivers
v0x7ff696412e10_0 .net "new_quadrant_row", 0 0, L_0x7ff6964158c0;  alias, 1 drivers
v0x7ff696412fa0_0 .net "new_row", 0 0, L_0x7ff696415420;  alias, 1 drivers
v0x7ff696413030_0 .net "new_vector", 0 0, L_0x7ff696415020;  alias, 1 drivers
v0x7ff6964130c0_0 .net "quadrant_msb", 0 0, L_0x7ff696416910;  1 drivers
v0x7ff696413150_0 .net "restart_counter", 0 0, L_0x7ff696416390;  1 drivers
v0x7ff6964131e0_0 .net "restarted_row_index", 3 0, L_0x7ff696416720;  1 drivers
v0x7ff696413270_0 .var "row_index", 3 0;
L_0x7ff696415f00 .cmp/eq 4, v0x7ff696413270_0, L_0x102135200;
L_0x7ff6964160a0 .cmp/eq 4, v0x7ff696413270_0, L_0x102135248;
L_0x7ff696416600 .functor MUXZ 4, L_0x1021352d8, L_0x102135290, L_0x7ff696416910, C4<>;
L_0x7ff696416720 .arith/sub 4, v0x7ff696413270_0, L_0x102135320;
S_0x7ff6964133f0 .scope module, "c3" "vector_index_counter" 3 25, 7 1 0, S_0x7ff696703100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "en"
    .port_info 1 /INPUT 1 "clock"
    .port_info 2 /INPUT 1 "clear"
    .port_info 3 /INPUT 1 "new_vector"
    .port_info 4 /OUTPUT 2 "vector_index"
L_0x7ff696416af0 .functor OR 1, v0x7ff6964149a0_0, L_0x7ff6964169b0, C4<0>, C4<0>;
L_0x102135368 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x7ff696413600_0 .net/2u *"_s0", 1 0, L_0x102135368;  1 drivers
v0x7ff6964136a0_0 .net *"_s2", 0 0, L_0x7ff6964169b0;  1 drivers
v0x7ff696413740_0 .net "clear", 0 0, v0x7ff6964149a0_0;  alias, 1 drivers
v0x7ff6964137f0_0 .net "clock", 0 0, v0x7ff696414a40_0;  alias, 1 drivers
v0x7ff696413880_0 .net "en", 0 0, v0x7ff696414ae0_0;  alias, 1 drivers
v0x7ff696413950_0 .net "new_vector", 0 0, L_0x7ff696415020;  alias, 1 drivers
v0x7ff6964139e0_0 .net "restart_counter", 0 0, L_0x7ff696416af0;  1 drivers
v0x7ff696413a70_0 .var "vector_index", 1 0;
L_0x7ff6964169b0 .cmp/eq 2, v0x7ff696413a70_0, L_0x102135368;
    .scope S_0x7ff696702a40;
T_0 ;
    %wait E_0x7ff696703ab0;
    %load/vec4 v0x7ff696410e40_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x7ff696410b50_0;
    %addi 1, 0, 4;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %assign/vec4 v0x7ff696410b50_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7ff696410f70;
T_1 ;
    %wait E_0x7ff696703ab0;
    %load/vec4 v0x7ff696411960_0;
    %load/vec4 v0x7ff696411f40_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 1, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %load/vec4 v0x7ff6964117a0_0;
    %assign/vec4 v0x7ff696411a80_0, 0;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x7ff696411a80_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7ff696411a80_0, 0;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x7ff696411a80_0;
    %subi 2, 0, 4;
    %assign/vec4 v0x7ff696411a80_0, 0;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x7ff6964117a0_0;
    %assign/vec4 v0x7ff696411a80_0, 0;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7ff696412000;
T_2 ;
    %wait E_0x7ff696703ab0;
    %load/vec4 v0x7ff696412ab0_0;
    %load/vec4 v0x7ff696413150_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff696412cf0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %load/vec4 v0x7ff696412980_0;
    %assign/vec4 v0x7ff696413270_0, 0;
    %jmp T_2.9;
T_2.0 ;
    %load/vec4 v0x7ff696413270_0;
    %assign/vec4 v0x7ff696413270_0, 0;
    %jmp T_2.9;
T_2.1 ;
    %load/vec4 v0x7ff696413270_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7ff696413270_0, 0;
    %jmp T_2.9;
T_2.2 ;
    %load/vec4 v0x7ff6964131e0_0;
    %assign/vec4 v0x7ff696413270_0, 0;
    %jmp T_2.9;
T_2.3 ;
    %load/vec4 v0x7ff6964131e0_0;
    %assign/vec4 v0x7ff696413270_0, 0;
    %jmp T_2.9;
T_2.4 ;
    %load/vec4 v0x7ff696412980_0;
    %assign/vec4 v0x7ff696413270_0, 0;
    %jmp T_2.9;
T_2.5 ;
    %load/vec4 v0x7ff696412980_0;
    %assign/vec4 v0x7ff696413270_0, 0;
    %jmp T_2.9;
T_2.6 ;
    %load/vec4 v0x7ff696412980_0;
    %assign/vec4 v0x7ff696413270_0, 0;
    %jmp T_2.9;
T_2.7 ;
    %load/vec4 v0x7ff696412980_0;
    %assign/vec4 v0x7ff696413270_0, 0;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7ff6964133f0;
T_3 ;
    %wait E_0x7ff696703ab0;
    %load/vec4 v0x7ff6964139e0_0;
    %load/vec4 v0x7ff696413950_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x7ff696413a70_0;
    %assign/vec4 v0x7ff696413a70_0, 0;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x7ff696413a70_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x7ff696413a70_0, 0;
    %jmp T_3.4;
T_3.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ff696413a70_0, 0;
    %jmp T_3.4;
T_3.3 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ff696413a70_0, 0;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7ff696706a80;
T_4 ;
    %vpi_call 2 13 "$monitor", "clock: %b\011clear: %b\011en: %b\011filter_address: %h\011input_address: %h", v0x7ff696414a40_0, v0x7ff6964149a0_0, v0x7ff696414ae0_0, v0x7ff696414b90_0, v0x7ff696414d10_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff696414a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff6964149a0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7ff696414e70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff696414ae0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff6964149a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff6964149a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff696414ae0_0, 0, 1;
    %delay 1440, 0;
    %vpi_call 2 25 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x7ff696706a80;
T_5 ;
    %delay 5, 0;
    %load/vec4 v0x7ff696414a40_0;
    %inv;
    %store/vec4 v0x7ff696414a40_0, 0, 1;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "first_stage_quadrant_top_tb.v";
    "first_stage_quadrant_top.v";
    "element_index_counter.v";
    "column_index_counter.v";
    "row_index_counter.v";
    "vector_index_counter.v";
