// Seed: 3350448389
module module_0 (
    input  tri id_0,
    output tri id_1
);
  assign id_1 = id_0;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    output tri id_0,
    input wor id_1,
    input wire id_2,
    input tri id_3,
    output tri id_4,
    input wor id_5,
    input supply1 id_6
    , id_22,
    input tri0 id_7,
    output supply0 id_8,
    input uwire id_9,
    output logic id_10,
    output wand id_11,
    input wand id_12,
    output logic id_13,
    input uwire id_14,
    output logic id_15,
    output wire id_16,
    input tri0 id_17,
    output tri1 id_18,
    input tri1 id_19,
    input uwire id_20
);
  wire id_23;
  always_latch id_13 <= 1;
  always id_10 <= 1'd0;
  module_0(
      id_20, id_11
  );
  wand id_24, id_25;
  always begin : id_26
    #1 #1 id_15 = #1 1;
    id_4 = id_25;
  end
  supply1 id_27;
  assign id_27 = 1;
endmodule
