library ieee;
use ieee.std_logic_1164.all;

entity full_adder is

	port
	(
		-- Input ports
		A,B	: in  bit;

		-- Output ports
		Sum, Cout	: out bit
	);
end full_adder;


architecture arch_full_adder of full_adder is


begin

	Sum <= A xor B after 1 ns;
	Cout <= A and B after 1 ns;
	
end arch_full_adder;
