{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620273777241 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620273777245 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 06 00:02:56 2021 " "Processing started: Thu May 06 00:02:56 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620273777245 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1620273777245 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta tiny_risc_v -c tiny_risc_v " "Command: quartus_sta tiny_risc_v -c tiny_risc_v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1620273777245 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1620273777344 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1620273777505 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1620273777505 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620273777548 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620273777549 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "165 " "The Timing Analyzer is analyzing 165 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1620273777970 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tiny_risc_v.sdc " "Synopsys Design Constraints File file not found: 'tiny_risc_v.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1620273778048 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1620273778048 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1620273778055 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name S\[1\]~reg0 S\[1\]~reg0 " "create_clock -period 1.000 -name S\[1\]~reg0 S\[1\]~reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1620273778055 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name alu_control\[0\]~reg0 alu_control\[0\]~reg0 " "create_clock -period 1.000 -name alu_control\[0\]~reg0 alu_control\[0\]~reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1620273778055 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name instruction\[0\] instruction\[0\] " "create_clock -period 1.000 -name instruction\[0\] instruction\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1620273778055 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name aluc\[0\] aluc\[0\] " "create_clock -period 1.000 -name aluc\[0\] aluc\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1620273778055 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620273778055 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1620273778074 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620273778076 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1620273778077 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1620273778093 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1620273778263 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1620273778263 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.245 " "Worst-case setup slack is -11.245" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273778267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273778267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.245            -330.077 alu_control\[0\]~reg0  " "  -11.245            -330.077 alu_control\[0\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273778267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.523           -6699.154 clk  " "   -9.523           -6699.154 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273778267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.820             -14.640 S\[1\]~reg0  " "   -5.820             -14.640 S\[1\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273778267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.588            -131.005 instruction\[0\]  " "   -5.588            -131.005 instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273778267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.890            -243.693 aluc\[0\]  " "   -4.890            -243.693 aluc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273778267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620273778267 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.493 " "Worst-case hold slack is -1.493" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273778284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273778284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.493              -2.262 instruction\[0\]  " "   -1.493              -2.262 instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273778284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.424              -0.935 alu_control\[0\]~reg0  " "   -0.424              -0.935 alu_control\[0\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273778284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.088              -0.528 clk  " "   -0.088              -0.528 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273778284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.162               0.000 S\[1\]~reg0  " "    1.162               0.000 S\[1\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273778284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.215               0.000 aluc\[0\]  " "    1.215               0.000 aluc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273778284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620273778284 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1620273778291 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1620273778298 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273778312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273778312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1757.949 clk  " "   -3.000           -1757.949 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273778312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.383             -63.796 instruction\[0\]  " "   -1.383             -63.796 instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273778312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 alu_control\[0\]~reg0  " "    0.340               0.000 alu_control\[0\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273778312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 aluc\[0\]  " "    0.394               0.000 aluc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273778312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 S\[1\]~reg0  " "    0.421               0.000 S\[1\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273778312 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620273778312 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 32 synchronizer chains. " "Report Metastability: Found 32 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620273778462 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620273778462 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1620273778468 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1620273778498 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1620273779059 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620273779203 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1620273779239 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1620273779239 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.275 " "Worst-case setup slack is -10.275" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273779242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273779242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.275            -307.566 alu_control\[0\]~reg0  " "  -10.275            -307.566 alu_control\[0\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273779242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.528           -6071.458 clk  " "   -8.528           -6071.458 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273779242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.276             -13.223 S\[1\]~reg0  " "   -5.276             -13.223 S\[1\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273779242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.165            -122.434 instruction\[0\]  " "   -5.165            -122.434 instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273779242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.480            -223.602 aluc\[0\]  " "   -4.480            -223.602 aluc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273779242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620273779242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.281 " "Worst-case hold slack is -1.281" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273779260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273779260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.281              -1.629 instruction\[0\]  " "   -1.281              -1.629 instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273779260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.366              -0.765 alu_control\[0\]~reg0  " "   -0.366              -0.765 alu_control\[0\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273779260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.032              -0.192 clk  " "   -0.032              -0.192 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273779260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.945               0.000 S\[1\]~reg0  " "    0.945               0.000 S\[1\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273779260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.219               0.000 aluc\[0\]  " "    1.219               0.000 aluc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273779260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620273779260 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1620273779264 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1620273779268 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273779272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273779272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1757.559 clk  " "   -3.000           -1757.559 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273779272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.324             -51.921 instruction\[0\]  " "   -1.324             -51.921 instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273779272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 alu_control\[0\]~reg0  " "    0.382               0.000 alu_control\[0\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273779272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 S\[1\]~reg0  " "    0.390               0.000 S\[1\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273779272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460               0.000 aluc\[0\]  " "    0.460               0.000 aluc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273779272 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620273779272 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 32 synchronizer chains. " "Report Metastability: Found 32 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620273779421 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620273779421 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1620273779427 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620273779554 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1620273779569 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1620273779569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.168 " "Worst-case setup slack is -5.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273779574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273779574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.168            -153.853 alu_control\[0\]~reg0  " "   -5.168            -153.853 alu_control\[0\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273779574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.363           -2874.993 clk  " "   -4.363           -2874.993 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273779574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.548             -44.303 instruction\[0\]  " "   -2.548             -44.303 instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273779574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.521              -6.464 S\[1\]~reg0  " "   -2.521              -6.464 S\[1\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273779574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.104            -101.183 aluc\[0\]  " "   -2.104            -101.183 aluc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273779574 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620273779574 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.864 " "Worst-case hold slack is -0.864" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273779595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273779595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.864              -3.285 instruction\[0\]  " "   -0.864              -3.285 instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273779595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.514              -2.653 alu_control\[0\]~reg0  " "   -0.514              -2.653 alu_control\[0\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273779595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.281              -1.722 clk  " "   -0.281              -1.722 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273779595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.540               0.000 S\[1\]~reg0  " "    0.540               0.000 S\[1\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273779595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.689               0.000 aluc\[0\]  " "    0.689               0.000 aluc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273779595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620273779595 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1620273779600 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1620273779606 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273779612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273779612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1395.433 clk  " "   -3.000           -1395.433 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273779612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.506             -14.246 instruction\[0\]  " "   -0.506             -14.246 instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273779612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 alu_control\[0\]~reg0  " "    0.159               0.000 alu_control\[0\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273779612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.230               0.000 S\[1\]~reg0  " "    0.230               0.000 S\[1\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273779612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 aluc\[0\]  " "    0.336               0.000 aluc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620273779612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620273779612 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 32 synchronizer chains. " "Report Metastability: Found 32 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620273779787 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620273779787 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1620273780327 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1620273780341 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4989 " "Peak virtual memory: 4989 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620273780524 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 06 00:03:00 2021 " "Processing ended: Thu May 06 00:03:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620273780524 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620273780524 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620273780524 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1620273780524 ""}
