

================================================================
== Vivado HLS Report for 'Loop_STREAM_LOOP_pro'
================================================================
* Date:           Wed Nov  6 10:43:22 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        FIR_AXI4_new
* Solution:       Solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.742|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  604|  604|  604|  604|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |               |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |- STREAM_LOOP  |  602|  602|         4|          1|          1|   600|    yes   |
        +---------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|     30|      0|    708|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    411|
|Register         |        0|      -|   1465|    224|
+-----------------+---------+-------+-------+-------+
|Total            |        0|     30|   1465|   1343|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|     37|      4|      7|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |p_1_1_fu_280_p2                       |     *    |      3|  0|  20|          32|          32|
    |p_1_2_fu_296_p2                       |     *    |      3|  0|  20|          32|          32|
    |p_1_3_fu_312_p2                       |     *    |      3|  0|  20|          32|          32|
    |p_1_4_fu_328_p2                       |     *    |      3|  0|  20|          32|          32|
    |p_1_5_fu_344_p2                       |     *    |      3|  0|  20|          32|          32|
    |p_1_6_fu_360_p2                       |     *    |      3|  0|  20|          32|          32|
    |p_1_7_fu_376_p2                       |     *    |      3|  0|  20|          32|          32|
    |p_1_8_fu_392_p2                       |     *    |      3|  0|  20|          32|          32|
    |p_1_fu_264_p2                         |     *    |      3|  0|  20|          32|          32|
    |p_2_fu_404_p2                         |     *    |      3|  0|  20|          32|          32|
    |acc_V_fu_446_p2                       |     +    |      0|  0|  32|          32|          32|
    |j_1_fu_226_p2                         |     +    |      0|  0|  14|          10|           1|
    |tmp1_fu_442_p2                        |     +    |      0|  0|  32|          32|          32|
    |tmp2_fu_410_p2                        |     +    |      0|  0|  39|          32|          32|
    |tmp3_fu_418_p2                        |     +    |      0|  0|  32|          32|          32|
    |tmp4_fu_414_p2                        |     +    |      0|  0|  32|          32|          32|
    |tmp5_fu_436_p2                        |     +    |      0|  0|  32|          32|          32|
    |tmp6_fu_423_p2                        |     +    |      0|  0|  32|          32|          32|
    |tmp7_fu_431_p2                        |     +    |      0|  0|  32|          32|          32|
    |tmp8_fu_427_p2                        |     +    |      0|  0|  32|          32|          32|
    |ap_block_pp0_stage0_01001             |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0      |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io                    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_io                    |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_dest_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_dest_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_id_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_id_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_keep_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_keep_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_last_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_last_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_strb_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_strb_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_user_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_user_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_dest_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_dest_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_id_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_id_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_keep_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_keep_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_strb_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_strb_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_user_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_user_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |exitcond_fu_220_p2                    |   icmp   |      0|  0|  13|          10|          10|
    |stream_in_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_V_dest_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_V_id_V_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_V_keep_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_V_last_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_V_strb_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_V_user_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_dest_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_id_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_keep_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_strb_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_user_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_pp0_stage0_11001             |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                       |    or    |      0|  0|   2|           1|           1|
    |ap_block_state6                       |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                         |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1               |    xor   |      0|  0|   2|           2|           1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |     30|  0| 708|         694|         671|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  21|          4|    1|          4|
    |ap_done                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3         |   9|          2|    1|          2|
    |j_reg_209                       |   9|          2|   10|         20|
    |stream_in_TDATA_blk_n           |   9|          2|    1|          2|
    |stream_in_V_data_V_0_data_out   |   9|          2|   32|         64|
    |stream_in_V_data_V_0_state      |  15|          3|    2|          6|
    |stream_in_V_dest_V_0_data_out   |   9|          2|    6|         12|
    |stream_in_V_dest_V_0_state      |  15|          3|    2|          6|
    |stream_in_V_id_V_0_data_out     |   9|          2|    5|         10|
    |stream_in_V_id_V_0_state        |  15|          3|    2|          6|
    |stream_in_V_keep_V_0_data_out   |   9|          2|    4|          8|
    |stream_in_V_keep_V_0_state      |  15|          3|    2|          6|
    |stream_in_V_last_V_0_data_out   |   9|          2|    1|          2|
    |stream_in_V_last_V_0_state      |  15|          3|    2|          6|
    |stream_in_V_strb_V_0_data_out   |   9|          2|    4|          8|
    |stream_in_V_strb_V_0_state      |  15|          3|    2|          6|
    |stream_in_V_user_V_0_data_out   |   9|          2|    2|          4|
    |stream_in_V_user_V_0_state      |  15|          3|    2|          6|
    |stream_out_TDATA_blk_n          |   9|          2|    1|          2|
    |stream_out_V_data_V_1_data_out  |   9|          2|   32|         64|
    |stream_out_V_data_V_1_state     |  15|          3|    2|          6|
    |stream_out_V_dest_V_1_data_out  |   9|          2|    6|         12|
    |stream_out_V_dest_V_1_state     |  15|          3|    2|          6|
    |stream_out_V_id_V_1_data_out    |   9|          2|    5|         10|
    |stream_out_V_id_V_1_state       |  15|          3|    2|          6|
    |stream_out_V_keep_V_1_data_out  |   9|          2|    4|          8|
    |stream_out_V_keep_V_1_state     |  15|          3|    2|          6|
    |stream_out_V_last_V_1_data_out  |   9|          2|    1|          2|
    |stream_out_V_last_V_1_state     |  15|          3|    2|          6|
    |stream_out_V_strb_V_1_data_out  |   9|          2|    4|          8|
    |stream_out_V_strb_V_1_state     |  15|          3|    2|          6|
    |stream_out_V_user_V_1_data_out  |   9|          2|    2|          4|
    |stream_out_V_user_V_1_state     |  15|          3|    2|          6|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 411|         86|  152|        334|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   3|   0|    3|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3          |   1|   0|    1|          0|
    |data_in_V_0                      |  32|   0|   32|          0|
    |data_in_V_1                      |  32|   0|   32|          0|
    |data_in_V_2                      |  32|   0|   32|          0|
    |data_in_V_3                      |  32|   0|   32|          0|
    |data_in_V_4                      |  32|   0|   32|          0|
    |data_in_V_5                      |  32|   0|   32|          0|
    |data_in_V_6                      |  32|   0|   32|          0|
    |data_in_V_7                      |  32|   0|   32|          0|
    |data_in_V_8                      |  32|   0|   32|          0|
    |exitcond_reg_452                 |   1|   0|    1|          0|
    |j_reg_209                        |  10|   0|   10|          0|
    |p_1_1_reg_496                    |  32|   0|   32|          0|
    |p_1_2_reg_501                    |  32|   0|   32|          0|
    |p_1_3_reg_506                    |  32|   0|   32|          0|
    |p_1_4_reg_511                    |  32|   0|   32|          0|
    |p_1_5_reg_516                    |  32|   0|   32|          0|
    |p_1_6_reg_521                    |  32|   0|   32|          0|
    |p_1_7_reg_526                    |  32|   0|   32|          0|
    |p_1_8_reg_531                    |  32|   0|   32|          0|
    |p_1_reg_491                      |  32|   0|   32|          0|
    |p_2_reg_536                      |  32|   0|   32|          0|
    |stream_in_V_data_V_0_payload_A   |  32|   0|   32|          0|
    |stream_in_V_data_V_0_payload_B   |  32|   0|   32|          0|
    |stream_in_V_data_V_0_sel_rd      |   1|   0|    1|          0|
    |stream_in_V_data_V_0_sel_wr      |   1|   0|    1|          0|
    |stream_in_V_data_V_0_state       |   2|   0|    2|          0|
    |stream_in_V_dest_V_0_payload_A   |   6|   0|    6|          0|
    |stream_in_V_dest_V_0_payload_B   |   6|   0|    6|          0|
    |stream_in_V_dest_V_0_sel_rd      |   1|   0|    1|          0|
    |stream_in_V_dest_V_0_sel_wr      |   1|   0|    1|          0|
    |stream_in_V_dest_V_0_state       |   2|   0|    2|          0|
    |stream_in_V_id_V_0_payload_A     |   5|   0|    5|          0|
    |stream_in_V_id_V_0_payload_B     |   5|   0|    5|          0|
    |stream_in_V_id_V_0_sel_rd        |   1|   0|    1|          0|
    |stream_in_V_id_V_0_sel_wr        |   1|   0|    1|          0|
    |stream_in_V_id_V_0_state         |   2|   0|    2|          0|
    |stream_in_V_keep_V_0_payload_A   |   4|   0|    4|          0|
    |stream_in_V_keep_V_0_payload_B   |   4|   0|    4|          0|
    |stream_in_V_keep_V_0_sel_rd      |   1|   0|    1|          0|
    |stream_in_V_keep_V_0_sel_wr      |   1|   0|    1|          0|
    |stream_in_V_keep_V_0_state       |   2|   0|    2|          0|
    |stream_in_V_last_V_0_payload_A   |   1|   0|    1|          0|
    |stream_in_V_last_V_0_payload_B   |   1|   0|    1|          0|
    |stream_in_V_last_V_0_sel_rd      |   1|   0|    1|          0|
    |stream_in_V_last_V_0_sel_wr      |   1|   0|    1|          0|
    |stream_in_V_last_V_0_state       |   2|   0|    2|          0|
    |stream_in_V_strb_V_0_payload_A   |   4|   0|    4|          0|
    |stream_in_V_strb_V_0_payload_B   |   4|   0|    4|          0|
    |stream_in_V_strb_V_0_sel_rd      |   1|   0|    1|          0|
    |stream_in_V_strb_V_0_sel_wr      |   1|   0|    1|          0|
    |stream_in_V_strb_V_0_state       |   2|   0|    2|          0|
    |stream_in_V_user_V_0_payload_A   |   2|   0|    2|          0|
    |stream_in_V_user_V_0_payload_B   |   2|   0|    2|          0|
    |stream_in_V_user_V_0_sel_rd      |   1|   0|    1|          0|
    |stream_in_V_user_V_0_sel_wr      |   1|   0|    1|          0|
    |stream_in_V_user_V_0_state       |   2|   0|    2|          0|
    |stream_out_V_data_V_1_payload_A  |  32|   0|   32|          0|
    |stream_out_V_data_V_1_payload_B  |  32|   0|   32|          0|
    |stream_out_V_data_V_1_sel_rd     |   1|   0|    1|          0|
    |stream_out_V_data_V_1_sel_wr     |   1|   0|    1|          0|
    |stream_out_V_data_V_1_state      |   2|   0|    2|          0|
    |stream_out_V_dest_V_1_payload_A  |   6|   0|    6|          0|
    |stream_out_V_dest_V_1_payload_B  |   6|   0|    6|          0|
    |stream_out_V_dest_V_1_sel_rd     |   1|   0|    1|          0|
    |stream_out_V_dest_V_1_sel_wr     |   1|   0|    1|          0|
    |stream_out_V_dest_V_1_state      |   2|   0|    2|          0|
    |stream_out_V_id_V_1_payload_A    |   5|   0|    5|          0|
    |stream_out_V_id_V_1_payload_B    |   5|   0|    5|          0|
    |stream_out_V_id_V_1_sel_rd       |   1|   0|    1|          0|
    |stream_out_V_id_V_1_sel_wr       |   1|   0|    1|          0|
    |stream_out_V_id_V_1_state        |   2|   0|    2|          0|
    |stream_out_V_keep_V_1_payload_A  |   4|   0|    4|          0|
    |stream_out_V_keep_V_1_payload_B  |   4|   0|    4|          0|
    |stream_out_V_keep_V_1_sel_rd     |   1|   0|    1|          0|
    |stream_out_V_keep_V_1_sel_wr     |   1|   0|    1|          0|
    |stream_out_V_keep_V_1_state      |   2|   0|    2|          0|
    |stream_out_V_last_V_1_payload_A  |   1|   0|    1|          0|
    |stream_out_V_last_V_1_payload_B  |   1|   0|    1|          0|
    |stream_out_V_last_V_1_sel_rd     |   1|   0|    1|          0|
    |stream_out_V_last_V_1_sel_wr     |   1|   0|    1|          0|
    |stream_out_V_last_V_1_state      |   2|   0|    2|          0|
    |stream_out_V_strb_V_1_payload_A  |   4|   0|    4|          0|
    |stream_out_V_strb_V_1_payload_B  |   4|   0|    4|          0|
    |stream_out_V_strb_V_1_sel_rd     |   1|   0|    1|          0|
    |stream_out_V_strb_V_1_sel_wr     |   1|   0|    1|          0|
    |stream_out_V_strb_V_1_state      |   2|   0|    2|          0|
    |stream_out_V_user_V_1_payload_A  |   2|   0|    2|          0|
    |stream_out_V_user_V_1_payload_B  |   2|   0|    2|          0|
    |stream_out_V_user_V_1_sel_rd     |   1|   0|    1|          0|
    |stream_out_V_user_V_1_sel_wr     |   1|   0|    1|          0|
    |stream_out_V_user_V_1_state      |   2|   0|    2|          0|
    |tmp2_reg_541                     |  32|   0|   32|          0|
    |tmp3_reg_546                     |  32|   0|   32|          0|
    |tmp5_reg_551                     |  32|   0|   32|          0|
    |tmp_dest_V_reg_486               |   6|   0|    6|          0|
    |tmp_id_V_reg_481                 |   5|   0|    5|          0|
    |tmp_keep_V_reg_461               |   4|   0|    4|          0|
    |tmp_last_V_reg_476               |   1|   0|    1|          0|
    |tmp_strb_V_reg_466               |   4|   0|    4|          0|
    |tmp_user_V_reg_471               |   2|   0|    2|          0|
    |exitcond_reg_452                 |  64|  32|    1|          0|
    |tmp_dest_V_reg_486               |  64|  32|    6|          0|
    |tmp_id_V_reg_481                 |  64|  32|    5|          0|
    |tmp_keep_V_reg_461               |  64|  32|    4|          0|
    |tmp_last_V_reg_476               |  64|  32|    1|          0|
    |tmp_strb_V_reg_466               |  64|  32|    4|          0|
    |tmp_user_V_reg_471               |  64|  32|    2|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |1465| 224| 1040|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | Loop_STREAM_LOOP_pro | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | Loop_STREAM_LOOP_pro | return value |
|ap_start           |  in |    1| ap_ctrl_hs | Loop_STREAM_LOOP_pro | return value |
|ap_done            | out |    1| ap_ctrl_hs | Loop_STREAM_LOOP_pro | return value |
|ap_continue        |  in |    1| ap_ctrl_hs | Loop_STREAM_LOOP_pro | return value |
|ap_idle            | out |    1| ap_ctrl_hs | Loop_STREAM_LOOP_pro | return value |
|ap_ready           | out |    1| ap_ctrl_hs | Loop_STREAM_LOOP_pro | return value |
|stream_in_TDATA    |  in |   32|    axis    |  stream_in_V_data_V  |    pointer   |
|stream_in_TVALID   |  in |    1|    axis    |  stream_in_V_dest_V  |    pointer   |
|stream_in_TREADY   | out |    1|    axis    |  stream_in_V_dest_V  |    pointer   |
|stream_in_TDEST    |  in |    6|    axis    |  stream_in_V_dest_V  |    pointer   |
|stream_in_TKEEP    |  in |    4|    axis    |  stream_in_V_keep_V  |    pointer   |
|stream_in_TSTRB    |  in |    4|    axis    |  stream_in_V_strb_V  |    pointer   |
|stream_in_TUSER    |  in |    2|    axis    |  stream_in_V_user_V  |    pointer   |
|stream_in_TLAST    |  in |    1|    axis    |  stream_in_V_last_V  |    pointer   |
|stream_in_TID      |  in |    5|    axis    |   stream_in_V_id_V   |    pointer   |
|coeff_9_V          |  in |   32|   ap_none  |       coeff_9_V      |    pointer   |
|coeff_8_V          |  in |   32|   ap_none  |       coeff_8_V      |    pointer   |
|coeff_7_V          |  in |   32|   ap_none  |       coeff_7_V      |    pointer   |
|coeff_6_V          |  in |   32|   ap_none  |       coeff_6_V      |    pointer   |
|coeff_5_V          |  in |   32|   ap_none  |       coeff_5_V      |    pointer   |
|coeff_4_V          |  in |   32|   ap_none  |       coeff_4_V      |    pointer   |
|coeff_3_V          |  in |   32|   ap_none  |       coeff_3_V      |    pointer   |
|coeff_2_V          |  in |   32|   ap_none  |       coeff_2_V      |    pointer   |
|coeff_1_V          |  in |   32|   ap_none  |       coeff_1_V      |    pointer   |
|coeff_0_V          |  in |   32|   ap_none  |       coeff_0_V      |    pointer   |
|stream_out_TDATA   | out |   32|    axis    |  stream_out_V_data_V |    pointer   |
|stream_out_TREADY  |  in |    1|    axis    |  stream_out_V_data_V |    pointer   |
|stream_out_TVALID  | out |    1|    axis    |  stream_out_V_dest_V |    pointer   |
|stream_out_TDEST   | out |    6|    axis    |  stream_out_V_dest_V |    pointer   |
|stream_out_TKEEP   | out |    4|    axis    |  stream_out_V_keep_V |    pointer   |
|stream_out_TSTRB   | out |    4|    axis    |  stream_out_V_strb_V |    pointer   |
|stream_out_TUSER   | out |    2|    axis    |  stream_out_V_user_V |    pointer   |
|stream_out_TLAST   | out |    1|    axis    |  stream_out_V_last_V |    pointer   |
|stream_out_TID     | out |    5|    axis    |   stream_out_V_id_V  |    pointer   |
+-------------------+-----+-----+------------+----------------------+--------------+

