// Seed: 560845222
module module_0 (
    input supply1 id_0
    , id_8,
    input wor id_1,
    output tri0 id_2,
    input uwire id_3,
    input supply0 id_4,
    input tri1 id_5,
    output uwire id_6
);
  assign id_6 = {-1 ==? -1'h0{id_8 == id_5}} < id_8;
  assign module_1.id_16 = 0;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    output uwire id_2
    , id_29,
    inout wor id_3,
    output tri0 id_4,
    input wand id_5,
    input supply0 id_6,
    output uwire id_7,
    output tri1 id_8,
    input wire id_9,
    input supply0 id_10,
    output tri0 id_11,
    output uwire id_12,
    output tri id_13,
    output supply1 id_14,
    output supply1 id_15,
    input wand id_16,
    input uwire id_17,
    output wire id_18,
    output wire id_19,
    input supply0 id_20,
    input supply1 id_21,
    output tri0 id_22,
    input wor id_23,
    input supply0 id_24
    , id_30,
    output tri id_25,
    output tri id_26,
    output tri0 id_27
);
  wire id_31;
  module_0 modCall_1 (
      id_6,
      id_1,
      id_13,
      id_0,
      id_10,
      id_0,
      id_25
  );
  assign id_25 = -1;
endmodule
