<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Global Net Report</h1>
        <p>Microsemi Corporation - Microsemi Libero Software Release v2021.2 (Version 2021.2.0.11)</p>
        <p>Date: Tue Mar 29 06:29:41 2022
</p>
        <h2>Global Nets Information</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> GB Location </th>
                <th> Net Name </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0</td>
                <td>(876, 82)</td>
                <td>PF_DDR4_SS_0/CCC_0/clkint_4/U0_gbs_1</td>
                <td>16843</td>
            </tr>
            <tr>
                <td>2</td>
                <td>PF_DDR4_SS_0/CCC_0/clkint_4/U0</td>
                <td>(864, 81)</td>
                <td>PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y</td>
                <td>6096</td>
            </tr>
            <tr>
                <td>3</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNI3QGA/U0_GB0</td>
                <td>(885, 82)</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNI3QGA/U0_gbs_1</td>
                <td>4444</td>
            </tr>
            <tr>
                <td>4</td>
                <td>AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset_RNIS26/U0</td>
                <td>(876, 81)</td>
                <td>AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset_RNIS26/U0_Y</td>
                <td>3708</td>
            </tr>
            <tr>
                <td>5</td>
                <td>PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_5/MSC_i_6/MSC_i_7/Ib1A09tuj4226Arj/U0_GB0</td>
                <td>(879, 82)</td>
                <td>PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_5/MSC_i_6/MSC_i_7/Ib1A09tuj4226Arj/U0_gbs_1</td>
                <td>3656</td>
            </tr>
            <tr>
                <td>6</td>
                <td>PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0</td>
                <td>(877, 81)</td>
                <td>PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0_Y</td>
                <td>3259</td>
            </tr>
            <tr>
                <td>7</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNI3QGA/U0</td>
                <td>(873, 82)</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNI3QGA/U0_Y</td>
                <td>2871</td>
            </tr>
            <tr>
                <td>8</td>
                <td>PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_5/MSC_i_6/MSC_i_7/Ib1A09tuj4226Arj/U0</td>
                <td>(867, 82)</td>
                <td>PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_5/MSC_i_6/MSC_i_7/Ib1A09tuj4226Arj/U0_Y</td>
                <td>2088</td>
            </tr>
            <tr>
                <td>9</td>
                <td>CLKINT_0/U0</td>
                <td>(879, 81)</td>
                <td>CLKINT_0/U0_Y</td>
                <td>1178</td>
            </tr>
            <tr>
                <td>10</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0</td>
                <td>(878, 81)</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y</td>
                <td>61</td>
            </tr>
            <tr>
                <td>11</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0</td>
                <td>(869, 81)</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</td>
                <td>34</td>
            </tr>
            <tr>
                <td>12</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0</td>
                <td>(881, 82)</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1</td>
                <td>16</td>
            </tr>
            <tr>
                <td>13</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/CLKINT_CMD/U0</td>
                <td>(881, 81)</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/CLKINT_CMD/U0_Y</td>
                <td>3</td>
            </tr>
            <tr>
                <td>14</td>
                <td>PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0</td>
                <td>(885, 81)</td>
                <td>PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0_Y</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>I/O to GB Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> Port Name </th>
                <th> Pin Number </th>
                <th> I/O Function </th>
                <th> From </th>
                <th> From Location </th>
                <th> To </th>
                <th> Net Name </th>
                <th> Net Type </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>DDR_REF</td>
                <td>AA2</td>
                <td>HSIO104PB0/CLKIN_N_2/CCC_NW_CLKIN_N_2/CCC_NW_PLL1_OUT0</td>
                <td>DDR_REF_ibuf/U_IOPAD:Y</td>
                <td>(72, 217)</td>
                <td>CLKINT_0/U0</td>
                <td>DDR_REF_ibuf/YIN</td>
                <td>HARDWIRED</td>
                <td>2</td>
            </tr>
        </table>
        <p/>
        <h2>Fabric to GB Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> From Location </th>
                <th> To </th>
                <th> Net Name </th>
                <th> Net Type </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep:Q</td>
                <td>(677, 205)</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNI3QGA/U0_GB0</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_Z</td>
                <td>ROUTED</td>
                <td>2</td>
            </tr>
            <tr>
                <td>2</td>
                <td>AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset:Q</td>
                <td>(1283, 133)</td>
                <td>AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset_RNIS26/U0</td>
                <td>AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset_0</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>3</td>
                <td>PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_5/MSC_i_6/MSC_i_7/ImCr:Q</td>
                <td>(1340, 97)</td>
                <td>PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_5/MSC_i_6/MSC_i_7/Ib1A09tuj4226Arj/U0_GB0</td>
                <td>PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_5/MSC_i_6/MSC_i_7/MSC_net_4</td>
                <td>ROUTED</td>
                <td>2</td>
            </tr>
            <tr>
                <td>4</td>
                <td>PF_RESET_0/PF_RESET_0/dff_15_rep_GB_DEMOTE:Q</td>
                <td>(1576, 178)</td>
                <td>PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0</td>
                <td>PF_RESET_0/PF_RESET_0/dff_15_rep_GB_DEMOTE_net</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>5</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep:Q</td>
                <td>(677, 205)</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNI3QGA/U0</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_Z</td>
                <td>ROUTED</td>
                <td>2</td>
            </tr>
            <tr>
                <td>6</td>
                <td>PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_5/MSC_i_6/MSC_i_7/ImCr:Q</td>
                <td>(1340, 97)</td>
                <td>PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_5/MSC_i_6/MSC_i_7/Ib1A09tuj4226Arj/U0</td>
                <td>PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_5/MSC_i_6/MSC_i_7/MSC_net_4</td>
                <td>ROUTED</td>
                <td>2</td>
            </tr>
            <tr>
                <td>7</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/DFN1_CMD:Q</td>
                <td>(1142, 214)</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/CLKINT_CMD/U0</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/DFN1_CMD_Q</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>8</td>
                <td>PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160:CLK</td>
                <td>(368, 2)</td>
                <td>PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0</td>
                <td>PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0_RCOSC_160MHZ_CLK_DIV</td>
                <td>HARDWIRED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>9</td>
                <td>PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0:DIV_CLK</td>
                <td>(1602, 158)</td>
                <td>PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0</td>
                <td>PCIe_EP_0/PCIe_TX_PLL_0_CLK_125</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>CCC to GB Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> From Location </th>
                <th> To </th>
                <th> Net Name </th>
                <th> Net Type </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1</td>
                <td>(1596, 215)</td>
                <td>PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0</td>
                <td>PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4</td>
                <td>HARDWIRED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>2</td>
                <td>PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1</td>
                <td>(1596, 215)</td>
                <td>PF_DDR4_SS_0/CCC_0/clkint_4/U0</td>
                <td>PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4</td>
                <td>HARDWIRED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>3</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1</td>
                <td>(0, 5)</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4</td>
                <td>HARDWIRED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>4</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>(0, 5)</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td>HARDWIRED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>5</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>(0, 5)</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td>HARDWIRED</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>CCC Input Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> Port Name </th>
                <th> Pin Number </th>
                <th> I/O Function </th>
                <th> From </th>
                <th> From Location </th>
                <th> To </th>
                <th> CCC Location </th>
                <th> Net Name </th>
                <th> Net Type </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>DDR_REF</td>
                <td>AA2</td>
                <td>HSIO104PB0/CLKIN_N_2/CCC_NW_CLKIN_N_2/CCC_NW_PLL1_OUT0</td>
                <td>DDR_REF_ibuf/U_IOIN:Y</td>
                <td>(72, 217)</td>
                <td>PF_DDR4_SS_0/CCC_0/pll_inst_0:REF_CLK_0</td>
                <td>(1596, 215)</td>
                <td>DDR_REF_c</td>
                <td>ROUTED</td>
                <td>2</td>
            </tr>
            <tr>
                <td>2</td>
                <td>DDR_REF</td>
                <td>AA2</td>
                <td>HSIO104PB0/CLKIN_N_2/CCC_NW_CLKIN_N_2/CCC_NW_PLL1_OUT0</td>
                <td>DDR_REF_ibuf/U_IOIN:Y</td>
                <td>(72, 217)</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:REF_CLK_0</td>
                <td>(0, 5)</td>
                <td>DDR_REF_c</td>
                <td>ROUTED</td>
                <td>2</td>
            </tr>
        </table>
        <p/>
        <h2>Local Nets to RGB Connections</h2>
        <p>(none)</p>
        <h2>Global Nets to RGB Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> From Location </th>
                <th> Net Name </th>
                <th> Fanout </th>
                <th/>
                <th> RGB Location </th>
                <th> Local Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0</td>
                <td>(876, 82)</td>
                <td>PF_DDR4_SS_0/CCC_0/clkint_4/U0_gbs_1</td>
                <td>16843</td>
                <td>1</td>
                <td>(1309, 66)</td>
                <td>488</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(1309, 96)</td>
                <td>2186</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(1309, 123)</td>
                <td>2145</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(1309, 150)</td>
                <td>2734</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(1309, 177)</td>
                <td>2474</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6</td>
                <td>(1309, 204)</td>
                <td>1993</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7</td>
                <td>(1315, 66)</td>
                <td>289</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8</td>
                <td>(1315, 96)</td>
                <td>1019</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>9</td>
                <td>(1315, 123)</td>
                <td>1513</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>10</td>
                <td>(1315, 150)</td>
                <td>971</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>11</td>
                <td>(1315, 177)</td>
                <td>714</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>12</td>
                <td>(1315, 204)</td>
                <td>317</td>
            </tr>
            <tr>
                <td>2</td>
                <td>PF_DDR4_SS_0/CCC_0/clkint_4/U0</td>
                <td>(864, 81)</td>
                <td>PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y</td>
                <td>6096</td>
                <td>1</td>
                <td>(438, 66)</td>
                <td>120</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(438, 96)</td>
                <td>711</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(438, 123)</td>
                <td>566</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(438, 150)</td>
                <td>1145</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(438, 177)</td>
                <td>1951</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6</td>
                <td>(438, 204)</td>
                <td>1603</td>
            </tr>
            <tr>
                <td>3</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNI3QGA/U0_GB0</td>
                <td>(885, 82)</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNI3QGA/U0_gbs_1</td>
                <td>4444</td>
                <td>1</td>
                <td>(1312, 67)</td>
                <td>4</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(1312, 97)</td>
                <td>350</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(1312, 124)</td>
                <td>830</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(1312, 151)</td>
                <td>1510</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(1312, 178)</td>
                <td>834</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6</td>
                <td>(1312, 205)</td>
                <td>912</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7</td>
                <td>(1318, 97)</td>
                <td>2</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8</td>
                <td>(1318, 151)</td>
                <td>2</td>
            </tr>
            <tr>
                <td>4</td>
                <td>AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset_RNIS26/U0</td>
                <td>(876, 81)</td>
                <td>AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset_RNIS26/U0_Y</td>
                <td>3708</td>
                <td>1</td>
                <td>(1308, 96)</td>
                <td>8</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(1308, 123)</td>
                <td>279</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(1308, 150)</td>
                <td>427</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(1308, 177)</td>
                <td>513</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(1308, 204)</td>
                <td>374</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6</td>
                <td>(1314, 96)</td>
                <td>90</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7</td>
                <td>(1314, 123)</td>
                <td>862</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8</td>
                <td>(1314, 150)</td>
                <td>617</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>9</td>
                <td>(1314, 177)</td>
                <td>435</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>10</td>
                <td>(1314, 204)</td>
                <td>103</td>
            </tr>
            <tr>
                <td>5</td>
                <td>PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_5/MSC_i_6/MSC_i_7/Ib1A09tuj4226Arj/U0_GB0</td>
                <td>(879, 82)</td>
                <td>PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_5/MSC_i_6/MSC_i_7/Ib1A09tuj4226Arj/U0_gbs_1</td>
                <td>3656</td>
                <td>1</td>
                <td>(1313, 68)</td>
                <td>124</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(1313, 98)</td>
                <td>1174</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(1313, 125)</td>
                <td>796</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(1313, 152)</td>
                <td>547</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(1313, 179)</td>
                <td>954</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6</td>
                <td>(1313, 206)</td>
                <td>30</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7</td>
                <td>(1319, 206)</td>
                <td>31</td>
            </tr>
            <tr>
                <td>6</td>
                <td>PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0</td>
                <td>(877, 81)</td>
                <td>PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0_Y</td>
                <td>3259</td>
                <td>1</td>
                <td>(1311, 66)</td>
                <td>170</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(1311, 96)</td>
                <td>538</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(1311, 123)</td>
                <td>170</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(1311, 150)</td>
                <td>181</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(1311, 177)</td>
                <td>72</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6</td>
                <td>(1311, 204)</td>
                <td>82</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7</td>
                <td>(1317, 66)</td>
                <td>289</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8</td>
                <td>(1317, 96)</td>
                <td>730</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>9</td>
                <td>(1317, 123)</td>
                <td>393</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>10</td>
                <td>(1317, 150)</td>
                <td>279</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>11</td>
                <td>(1317, 177)</td>
                <td>253</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>12</td>
                <td>(1317, 204)</td>
                <td>102</td>
            </tr>
            <tr>
                <td>7</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNI3QGA/U0</td>
                <td>(873, 82)</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNI3QGA/U0_Y</td>
                <td>2871</td>
                <td>1</td>
                <td>(442, 151)</td>
                <td>454</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(442, 178)</td>
                <td>1351</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(442, 205)</td>
                <td>1066</td>
            </tr>
            <tr>
                <td>8</td>
                <td>PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_5/MSC_i_6/MSC_i_7/Ib1A09tuj4226Arj/U0</td>
                <td>(867, 82)</td>
                <td>PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_5/MSC_i_6/MSC_i_7/Ib1A09tuj4226Arj/U0_Y</td>
                <td>2088</td>
                <td>1</td>
                <td>(443, 68)</td>
                <td>19</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(443, 98)</td>
                <td>405</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(443, 125)</td>
                <td>565</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(443, 152)</td>
                <td>662</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(443, 179)</td>
                <td>426</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6</td>
                <td>(443, 206)</td>
                <td>11</td>
            </tr>
            <tr>
                <td>9</td>
                <td>CLKINT_0/U0</td>
                <td>(879, 81)</td>
                <td>CLKINT_0/U0_Y</td>
                <td>1178</td>
                <td>1</td>
                <td>(1312, 125)</td>
                <td>2</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(1312, 152)</td>
                <td>19</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(1312, 206)</td>
                <td>37</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(1318, 125)</td>
                <td>63</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(1318, 152)</td>
                <td>129</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6</td>
                <td>(1318, 179)</td>
                <td>440</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7</td>
                <td>(1318, 206)</td>
                <td>488</td>
            </tr>
            <tr>
                <td>10</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0</td>
                <td>(878, 81)</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y</td>
                <td>61</td>
                <td>1</td>
                <td>(1309, 14)</td>
                <td>34</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(1309, 68)</td>
                <td>27</td>
            </tr>
            <tr>
                <td>11</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0</td>
                <td>(869, 81)</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</td>
                <td>34</td>
                <td/>
                <td>(441, 13)</td>
                <td>34</td>
            </tr>
            <tr>
                <td>12</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0</td>
                <td>(881, 82)</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1</td>
                <td>16</td>
                <td/>
                <td>(1312, 13)</td>
                <td>16</td>
            </tr>
            <tr>
                <td>13</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/CLKINT_CMD/U0</td>
                <td>(881, 81)</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/CLKINT_CMD/U0_Y</td>
                <td>3</td>
                <td>1</td>
                <td>(1311, 205)</td>
                <td>1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(1317, 205)</td>
                <td>2</td>
            </tr>
            <tr>
                <td>14</td>
                <td>PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0</td>
                <td>(885, 81)</td>
                <td>PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0_Y</td>
                <td>1</td>
                <td/>
                <td>(1317, 152)</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>Clock Signals Summary</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>The number of clock signals through  H-Chip Global resources</td>
                <td>6</td>
            </tr>
            <tr>
                <td>The number of clock signals through     Row Global resources</td>
                <td>29</td>
            </tr>
            <tr>
                <td>The number of clock signals through  Sector Global resources</td>
                <td>119</td>
            </tr>
            <tr>
                <td>The number of clock signals through Cluster Global resources</td>
                <td>3077</td>
            </tr>
        </table>
        <p/>
    </body>
</html>
