{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1566668555454 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1566668555454 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 24 19:42:35 2019 " "Processing started: Sat Aug 24 19:42:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1566668555454 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1566668555454 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pdp11w -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off pdp11w -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1566668555454 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1566668556882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/sdspi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/sdspi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdspi-implementation " "Found design unit 1: sdspi-implementation" {  } { { "../sdspi.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/sdspi.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557216 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdspi " "Found entity 1: sdspi" {  } { { "../sdspi.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/sdspi.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566668557216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/m9312l47.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/m9312l47.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m9312l-implementation " "Found design unit 1: m9312l-implementation" {  } { { "../m9312l47.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/m9312l47.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557228 ""} { "Info" "ISGN_ENTITY_NAME" "1 m9312l " "Found entity 1: m9312l" {  } { { "../m9312l47.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/m9312l47.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566668557228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/m9312h47.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/m9312h47.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m9312h-implementation " "Found design unit 1: m9312h-implementation" {  } { { "../m9312h47.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/m9312h47.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557234 ""} { "Info" "ISGN_ENTITY_NAME" "1 m9312h " "Found entity 1: m9312h" {  } { { "../m9312h47.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/m9312h47.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566668557234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/dr11c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/dr11c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dr11c-implementation " "Found design unit 1: dr11c-implementation" {  } { { "../dr11c.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/dr11c.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557240 ""} { "Info" "ISGN_ENTITY_NAME" "1 dr11c " "Found entity 1: dr11c" {  } { { "../dr11c.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/dr11c.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566668557240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/panelos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/panelos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 panelos-implementation " "Found design unit 1: panelos-implementation" {  } { { "../panelos.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/panelos.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557243 ""} { "Info" "ISGN_ENTITY_NAME" "1 panelos " "Found entity 1: panelos" {  } { { "../panelos.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/panelos.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566668557243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/paneldriver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/paneldriver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 paneldriver-implementation " "Found design unit 1: paneldriver-implementation" {  } { { "../paneldriver.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/paneldriver.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557250 ""} { "Info" "ISGN_ENTITY_NAME" "1 paneldriver " "Found entity 1: paneldriver" {  } { { "../paneldriver.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/paneldriver.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566668557250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/paneldb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/paneldb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 paneldb-implementation " "Found design unit 1: paneldb-implementation" {  } { { "../paneldb.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/paneldb.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557255 ""} { "Info" "ISGN_ENTITY_NAME" "1 paneldb " "Found entity 1: paneldb" {  } { { "../paneldb.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/paneldb.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566668557255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/xubm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/xubm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xubm-implementation " "Found design unit 1: xubm-implementation" {  } { { "../xubm.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xubm.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557260 ""} { "Info" "ISGN_ENTITY_NAME" "1 xubm " "Found entity 1: xubm" {  } { { "../xubm.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xubm.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566668557260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/xubl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/xubl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xubl-implementation " "Found design unit 1: xubl-implementation" {  } { { "../xubl.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xubl.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557266 ""} { "Info" "ISGN_ENTITY_NAME" "1 xubl " "Found entity 1: xubl" {  } { { "../xubl.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xubl.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566668557266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/xu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/xu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xu-implementation " "Found design unit 1: xu-implementation" {  } { { "../xu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xu.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557272 ""} { "Info" "ISGN_ENTITY_NAME" "1 xu " "Found entity 1: xu" {  } { { "../xu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xu.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566668557272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/xubrt45.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/xubrt45.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xubr-implementation " "Found design unit 1: xubr-implementation" {  } { { "../xubrt45.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xubrt45.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557285 ""} { "Info" "ISGN_ENTITY_NAME" "1 xubr " "Found entity 1: xubr" {  } { { "../xubrt45.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xubrt45.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566668557285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/kl11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/kl11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kl11-implementation " "Found design unit 1: kl11-implementation" {  } { { "../kl11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/kl11.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557291 ""} { "Info" "ISGN_ENTITY_NAME" "1 kl11 " "Found entity 1: kl11" {  } { { "../kl11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/kl11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566668557291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rh11-implementation " "Found design unit 1: rh11-implementation" {  } { { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557299 ""} { "Info" "ISGN_ENTITY_NAME" "1 rh11 " "Found entity 1: rh11" {  } { { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566668557299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/blockramt42.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/blockramt42.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blockram-implementation " "Found design unit 1: blockram-implementation" {  } { { "../blockramt42.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/blockramt42.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557307 ""} { "Info" "ISGN_ENTITY_NAME" "1 blockram " "Found entity 1: blockram" {  } { { "../blockramt42.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/blockramt42.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566668557307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/ps2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/ps2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2-implementation " "Found design unit 1: ps2-implementation" {  } { { "../ps2.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/ps2.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557310 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2 " "Found entity 1: ps2" {  } { { "../ps2.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/ps2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566668557310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/vgacr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/vgacr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vgacr-implementation " "Found design unit 1: vgacr-implementation" {  } { { "../vgacr.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/vgacr.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557313 ""} { "Info" "ISGN_ENTITY_NAME" "1 vgacr " "Found entity 1: vgacr" {  } { { "../vgacr.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/vgacr.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566668557313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-implementation " "Found design unit 1: vga-implementation" {  } { { "../vga.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/vga.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557319 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "../vga.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/vga.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566668557319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/vt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/vt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vt-implementation " "Found design unit 1: vt-implementation" {  } { { "../vt.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/vt.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557326 ""} { "Info" "ISGN_ENTITY_NAME" "1 vt " "Found entity 1: vt" {  } { { "../vt.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/vt.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566668557326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/rk11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/rk11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rk11-implementation " "Found design unit 1: rk11-implementation" {  } { { "../rk11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rk11.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557334 ""} { "Info" "ISGN_ENTITY_NAME" "1 rk11 " "Found entity 1: rk11" {  } { { "../rk11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rk11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566668557334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unibus-implementation " "Found design unit 1: unibus-implementation" {  } { { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 184 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557338 ""} { "Info" "ISGN_ENTITY_NAME" "1 unibus " "Found entity 1: unibus" {  } { { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566668557338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/cr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/cr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cr-implementation " "Found design unit 1: cr-implementation" {  } { { "../cr.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cr.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557344 ""} { "Info" "ISGN_ENTITY_NAME" "1 cr " "Found entity 1: cr" {  } { { "../cr.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cr.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566668557344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/rl11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/rl11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rl11-implementation " "Found design unit 1: rl11-implementation" {  } { { "../rl11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rl11.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557351 ""} { "Info" "ISGN_ENTITY_NAME" "1 rl11 " "Found entity 1: rl11" {  } { { "../rl11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rl11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566668557351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mmu-implementation " "Found design unit 1: mmu-implementation" {  } { { "../mmu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557362 ""} { "Info" "ISGN_ENTITY_NAME" "1 mmu " "Found entity 1: mmu" {  } { { "../mmu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566668557362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/kw11l.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/kw11l.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kw11l-implementation " "Found design unit 1: kw11l-implementation" {  } { { "../kw11l.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/kw11l.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557364 ""} { "Info" "ISGN_ENTITY_NAME" "1 kw11l " "Found entity 1: kw11l" {  } { { "../kw11l.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/kw11l.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566668557364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/fpuregs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/fpuregs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpuregs-implementation " "Found design unit 1: fpuregs-implementation" {  } { { "../fpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/fpuregs.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557367 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpuregs " "Found entity 1: fpuregs" {  } { { "../fpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/fpuregs.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566668557367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/csdr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/csdr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 csdr-implementation " "Found design unit 1: csdr-implementation" {  } { { "../csdr.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/csdr.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557371 ""} { "Info" "ISGN_ENTITY_NAME" "1 csdr " "Found entity 1: csdr" {  } { { "../csdr.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/csdr.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566668557371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/cpuregs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/cpuregs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpuregs-implementation " "Found design unit 1: cpuregs-implementation" {  } { { "../cpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpuregs.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557374 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpuregs " "Found entity 1: cpuregs" {  } { { "../cpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpuregs.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566668557374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-implementation " "Found design unit 1: cpu-implementation" {  } { { "../cpu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpu.vhd" 112 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557386 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../cpu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpu.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566668557386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-implementation " "Found design unit 1: top-implementation" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557388 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566668557388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssegdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ssegdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ssegdecoder-behavioral " "Found design unit 1: ssegdecoder-behavioral" {  } { { "ssegdecoder.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/ssegdecoder.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557390 ""} { "Info" "ISGN_ENTITY_NAME" "1 ssegdecoder " "Found entity 1: ssegdecoder" {  } { { "ssegdecoder.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/ssegdecoder.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566668557390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv50k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdiv50k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkdiv50k-Behavioral " "Found design unit 1: clkdiv50k-Behavioral" {  } { { "clkdiv50k.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/clkdiv50k.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557395 ""} { "Info" "ISGN_ENTITY_NAME" "1 clkdiv50k " "Found entity 1: clkdiv50k" {  } { { "clkdiv50k.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/clkdiv50k.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566668557395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/pll.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557398 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668557398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566668557398 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1566668568642 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "redled top.vhd(25) " "VHDL Signal Declaration warning at top.vhd(25): used implicit default value for signal \"redled\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1566668568644 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rts2 top.vhd(59) " "VHDL Signal Declaration warning at top.vhd(59): used implicit default value for signal \"rts2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1566668568644 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_addr_v top.vhd(313) " "Verilog HDL or VHDL warning at top.vhd(313): object \"cpu_addr_v\" assigned a value but never read" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 313 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566668568644 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sddebug2 top.vhd(325) " "VHDL Signal Declaration warning at top.vhd(325): used implicit default value for signal \"sddebug2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 325 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1566668568645 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vga_hsync top.vhd(327) " "VHDL Signal Declaration warning at top.vhd(327): used implicit default value for signal \"vga_hsync\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 327 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1566668568645 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vga_vsync top.vhd(328) " "VHDL Signal Declaration warning at top.vhd(328): used implicit default value for signal \"vga_vsync\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 328 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1566668568645 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vga_out top.vhd(329) " "VHDL Signal Declaration warning at top.vhd(329): used implicit default value for signal \"vga_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 329 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1566668568645 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll0 " "Elaborating entity \"pll\" for hierarchy \"pll:pll0\"" {  } { { "top.vhd" "pll0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll0\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/pll.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568717 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll0\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll0\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/pll.vhd" 130 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668568724 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll0\|altpll:altpll_component " "Instantiated megafunction \"pll:pll0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 8 " "Parameter \"clk0_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568725 ""}  } { { "pll.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/pll.vhd" 130 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566668568725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unibus unibus:pdp11 " "Elaborating entity \"unibus\" for hierarchy \"unibus:pdp11\"" {  } { { "top.vhd" "pdp11" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568728 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_bg7 unibus.vhd(748) " "Verilog HDL or VHDL warning at unibus.vhd(748): object \"cpu_bg7\" assigned a value but never read" {  } { { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 748 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566668568742 "|top|unibus:pdp11"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_int_vector7 unibus.vhd(749) " "VHDL Signal Declaration warning at unibus.vhd(749): used implicit default value for signal \"cpu_int_vector7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 749 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1566668568742 "|top|unibus:pdp11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu unibus:pdp11\|cpu:cpu0 " "Elaborating entity \"cpu\" for hierarchy \"unibus:pdp11\|cpu:cpu0\"" {  } { { "../unibus.vhd" "cpu0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuregs unibus:pdp11\|cpu:cpu0\|cpuregs:cpuregs0 " "Elaborating entity \"cpuregs\" for hierarchy \"unibus:pdp11\|cpu:cpu0\|cpuregs:cpuregs0\"" {  } { { "../cpu.vhd" "cpuregs0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpu.vhd" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568813 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r0k cpuregs.vhd(61) " "Verilog HDL or VHDL warning at cpuregs.vhd(61): object \"r0k\" assigned a value but never read" {  } { { "../cpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpuregs.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566668568822 "|top|unibus:pdp11|cpu:cpu0|cpuregs:cpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r1k cpuregs.vhd(62) " "Verilog HDL or VHDL warning at cpuregs.vhd(62): object \"r1k\" assigned a value but never read" {  } { { "../cpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpuregs.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566668568822 "|top|unibus:pdp11|cpu:cpu0|cpuregs:cpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r2k cpuregs.vhd(63) " "Verilog HDL or VHDL warning at cpuregs.vhd(63): object \"r2k\" assigned a value but never read" {  } { { "../cpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpuregs.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566668568822 "|top|unibus:pdp11|cpu:cpu0|cpuregs:cpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r3k cpuregs.vhd(64) " "Verilog HDL or VHDL warning at cpuregs.vhd(64): object \"r3k\" assigned a value but never read" {  } { { "../cpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpuregs.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566668568822 "|top|unibus:pdp11|cpu:cpu0|cpuregs:cpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r4k cpuregs.vhd(65) " "Verilog HDL or VHDL warning at cpuregs.vhd(65): object \"r4k\" assigned a value but never read" {  } { { "../cpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpuregs.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566668568822 "|top|unibus:pdp11|cpu:cpu0|cpuregs:cpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r5k cpuregs.vhd(66) " "Verilog HDL or VHDL warning at cpuregs.vhd(66): object \"r5k\" assigned a value but never read" {  } { { "../cpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpuregs.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566668568822 "|top|unibus:pdp11|cpu:cpu0|cpuregs:cpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r6k cpuregs.vhd(67) " "Verilog HDL or VHDL warning at cpuregs.vhd(67): object \"r6k\" assigned a value but never read" {  } { { "../cpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpuregs.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566668568822 "|top|unibus:pdp11|cpu:cpu0|cpuregs:cpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r6s cpuregs.vhd(68) " "Verilog HDL or VHDL warning at cpuregs.vhd(68): object \"r6s\" assigned a value but never read" {  } { { "../cpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpuregs.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566668568822 "|top|unibus:pdp11|cpu:cpu0|cpuregs:cpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r6u cpuregs.vhd(69) " "Verilog HDL or VHDL warning at cpuregs.vhd(69): object \"r6u\" assigned a value but never read" {  } { { "../cpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpuregs.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566668568822 "|top|unibus:pdp11|cpu:cpu0|cpuregs:cpuregs0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpuregs unibus:pdp11\|cpu:cpu0\|fpuregs:fpuregs0 " "Elaborating entity \"fpuregs\" for hierarchy \"unibus:pdp11\|cpu:cpu0\|fpuregs:fpuregs0\"" {  } { { "../cpu.vhd" "fpuregs0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpu.vhd" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568824 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac0 fpuregs.vhd(73) " "Verilog HDL or VHDL warning at fpuregs.vhd(73): object \"ac0\" assigned a value but never read" {  } { { "../fpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/fpuregs.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566668568835 "|top|unibus:pdp11|cpu:cpu0|fpuregs:fpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac1 fpuregs.vhd(74) " "Verilog HDL or VHDL warning at fpuregs.vhd(74): object \"ac1\" assigned a value but never read" {  } { { "../fpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/fpuregs.vhd" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566668568835 "|top|unibus:pdp11|cpu:cpu0|fpuregs:fpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac2 fpuregs.vhd(75) " "Verilog HDL or VHDL warning at fpuregs.vhd(75): object \"ac2\" assigned a value but never read" {  } { { "../fpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/fpuregs.vhd" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566668568835 "|top|unibus:pdp11|cpu:cpu0|fpuregs:fpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac3 fpuregs.vhd(76) " "Verilog HDL or VHDL warning at fpuregs.vhd(76): object \"ac3\" assigned a value but never read" {  } { { "../fpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/fpuregs.vhd" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566668568835 "|top|unibus:pdp11|cpu:cpu0|fpuregs:fpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac4 fpuregs.vhd(77) " "Verilog HDL or VHDL warning at fpuregs.vhd(77): object \"ac4\" assigned a value but never read" {  } { { "../fpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/fpuregs.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566668568835 "|top|unibus:pdp11|cpu:cpu0|fpuregs:fpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac5 fpuregs.vhd(78) " "Verilog HDL or VHDL warning at fpuregs.vhd(78): object \"ac5\" assigned a value but never read" {  } { { "../fpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/fpuregs.vhd" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566668568835 "|top|unibus:pdp11|cpu:cpu0|fpuregs:fpuregs0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mmu unibus:pdp11\|mmu:mmu0 " "Elaborating entity \"mmu\" for hierarchy \"unibus:pdp11\|mmu:mmu0\"" {  } { { "../unibus.vhd" "mmu0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cr unibus:pdp11\|cr:cr0 " "Elaborating entity \"cr\" for hierarchy \"unibus:pdp11\|cr:cr0\"" {  } { { "../unibus.vhd" "cr0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m9312l unibus:pdp11\|m9312l:bootrom0 " "Elaborating entity \"m9312l\" for hierarchy \"unibus:pdp11\|m9312l:bootrom0\"" {  } { { "../unibus.vhd" "bootrom0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m9312h unibus:pdp11\|m9312h:bootrom1 " "Elaborating entity \"m9312h\" for hierarchy \"unibus:pdp11\|m9312h:bootrom1\"" {  } { { "../unibus.vhd" "bootrom1" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kw11l unibus:pdp11\|kw11l:kw0 " "Elaborating entity \"kw11l\" for hierarchy \"unibus:pdp11\|kw11l:kw0\"" {  } { { "../unibus.vhd" "kw0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kl11 unibus:pdp11\|kl11:kl0 " "Elaborating entity \"kl11\" for hierarchy \"unibus:pdp11\|kl11:kl0\"" {  } { { "../unibus.vhd" "kl0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csdr unibus:pdp11\|csdr:csdr0 " "Elaborating entity \"csdr\" for hierarchy \"unibus:pdp11\|csdr:csdr0\"" {  } { { "../unibus.vhd" "csdr0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rl11 unibus:pdp11\|rl11:rl0 " "Elaborating entity \"rl11\" for hierarchy \"unibus:pdp11\|rl11:rl0\"" {  } { { "../unibus.vhd" "rl0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568909 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gs_vc rl11.vhd(105) " "Verilog HDL or VHDL warning at rl11.vhd(105): object \"gs_vc\" assigned a value but never read" {  } { { "../rl11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rl11.vhd" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566668568927 "|top|unibus:pdp11|rl11:rl0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rk11 unibus:pdp11\|rk11:rk0 " "Elaborating entity \"rk11\" for hierarchy \"unibus:pdp11\|rk11:rk0\"" {  } { { "../unibus.vhd" "rk0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rh11 unibus:pdp11\|rh11:rh0 " "Elaborating entity \"rh11\" for hierarchy \"unibus:pdp11\|rh11:rh0\"" {  } { { "../unibus.vhd" "rh0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdspi unibus:pdp11\|rh11:rh0\|sdspi:sd1 " "Elaborating entity \"sdspi\" for hierarchy \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\"" {  } { { "../rh11.vhd" "sd1" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xu unibus:pdp11\|xu:xu0 " "Elaborating entity \"xu\" for hierarchy \"unibus:pdp11\|xu:xu0\"" {  } { { "../unibus.vhd" "xu0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568983 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_init xu.vhd(412) " "Verilog HDL or VHDL warning at xu.vhd(412): object \"cpu_init\" assigned a value but never read" {  } { { "../xu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xu.vhd" 412 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566668568994 "|top|unibus:pdp11|xu:xu0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "localbusmaster_nxmabort xu.vhd(448) " "VHDL Signal Declaration warning at xu.vhd(448): used implicit default value for signal \"localbusmaster_nxmabort\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../xu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xu.vhd" 448 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1566668568994 "|top|unibus:pdp11|xu:xu0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu unibus:pdp11\|xu:xu0\|cpu:cpu0 " "Elaborating entity \"cpu\" for hierarchy \"unibus:pdp11\|xu:xu0\|cpu:cpu0\"" {  } { { "../xu.vhd" "cpu0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xu.vhd" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668568995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mmu unibus:pdp11\|xu:xu0\|mmu:mmu0 " "Elaborating entity \"mmu\" for hierarchy \"unibus:pdp11\|xu:xu0\|mmu:mmu0\"" {  } { { "../xu.vhd" "mmu0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xu.vhd" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668569064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xubr unibus:pdp11\|xu:xu0\|xubr:xubr0 " "Elaborating entity \"xubr\" for hierarchy \"unibus:pdp11\|xu:xu0\|xubr:xubr0\"" {  } { { "../xu.vhd" "xubr0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xu.vhd" 740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668569093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xubl unibus:pdp11\|xu:xu0\|xubl:xubl0 " "Elaborating entity \"xubl\" for hierarchy \"unibus:pdp11\|xu:xu0\|xubl:xubl0\"" {  } { { "../xu.vhd" "xubl0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xu.vhd" 755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668569101 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "bus_dati xubl.vhd(31) " "VHDL Signal Declaration warning at xubl.vhd(31): used implicit default value for signal \"bus_dati\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../xubl.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xubl.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1566668569119 "|top|unibus:pdp11|xu:xu0|xubl:xubl0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xubm unibus:pdp11\|xu:xu0\|xubm:xubm0 " "Elaborating entity \"xubm\" for hierarchy \"unibus:pdp11\|xu:xu0\|xubm:xubm0\"" {  } { { "../xu.vhd" "xubm0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xu.vhd" 786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668569121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dr11c unibus:pdp11\|dr11c:dr11c0 " "Elaborating entity \"dr11c\" for hierarchy \"unibus:pdp11\|dr11c:dr11c0\"" {  } { { "../unibus.vhd" "dr11c0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668569132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ssegdecoder ssegdecoder:ssegd3 " "Elaborating entity \"ssegdecoder\" for hierarchy \"ssegdecoder:ssegd3\"" {  } { { "top.vhd" "ssegd3" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668569142 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "15 " "Found 15 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "unibus:pdp11\|mmu:mmu0\|ubmb2 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|ubmb2\" is uninferred due to asynchronous read logic" {  } { { "../mmu.vhd" "ubmb2" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" 240 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1566668582002 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "unibus:pdp11\|mmu:mmu0\|ubmb0 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|ubmb0\" is uninferred due to asynchronous read logic" {  } { { "../mmu.vhd" "ubmb0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" 166 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1566668582002 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "unibus:pdp11\|mmu:mmu0\|ubmb1 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|ubmb1\" is uninferred due to asynchronous read logic" {  } { { "../mmu.vhd" "ubmb1" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" 203 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1566668582002 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "unibus:pdp11\|mmu:mmu0\|pdr0_00 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|pdr0_00\" is uninferred due to inappropriate RAM size" {  } { { "../mmu.vhd" "pdr0_00" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" 450 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1566668582002 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "unibus:pdp11\|mmu:mmu0\|pdr0_01 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|pdr0_01\" is uninferred due to inappropriate RAM size" {  } { { "../mmu.vhd" "pdr0_01" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" 468 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1566668582002 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "unibus:pdp11\|mmu:mmu0\|pdr0_11 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|pdr0_11\" is uninferred due to inappropriate RAM size" {  } { { "../mmu.vhd" "pdr0_11" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" 486 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1566668582002 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "unibus:pdp11\|mmu:mmu0\|pdr1_00 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|pdr1_00\" is uninferred due to asynchronous read logic" {  } { { "../mmu.vhd" "pdr1_00" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" 393 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1566668582002 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "unibus:pdp11\|mmu:mmu0\|pdr1_01 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|pdr1_01\" is uninferred due to asynchronous read logic" {  } { { "../mmu.vhd" "pdr1_01" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" 411 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1566668582002 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "unibus:pdp11\|mmu:mmu0\|pdr1_11 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|pdr1_11\" is uninferred due to asynchronous read logic" {  } { { "../mmu.vhd" "pdr1_11" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" 429 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1566668582002 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "unibus:pdp11\|mmu:mmu0\|par1_00 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|par1_00\" is uninferred due to asynchronous read logic" {  } { { "../mmu.vhd" "par1_00" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" 278 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1566668582002 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "unibus:pdp11\|mmu:mmu0\|par1_01 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|par1_01\" is uninferred due to asynchronous read logic" {  } { { "../mmu.vhd" "par1_01" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" 296 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1566668582002 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "unibus:pdp11\|mmu:mmu0\|par1_11 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|par1_11\" is uninferred due to asynchronous read logic" {  } { { "../mmu.vhd" "par1_11" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" 314 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1566668582002 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "unibus:pdp11\|mmu:mmu0\|par0_00 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|par0_00\" is uninferred due to asynchronous read logic" {  } { { "../mmu.vhd" "par0_00" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" 335 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1566668582002 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "unibus:pdp11\|mmu:mmu0\|par0_01 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|par0_01\" is uninferred due to asynchronous read logic" {  } { { "../mmu.vhd" "par0_01" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" 353 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1566668582002 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "unibus:pdp11\|mmu:mmu0\|par0_11 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|par0_11\" is uninferred due to asynchronous read logic" {  } { { "../mmu.vhd" "par0_11" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" 371 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1566668582002 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1566668582002 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unibus:pdp11\|xu:xu0\|xubr:xubr0\|memo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unibus:pdp11\|xu:xu0\|xubr:xubr0\|memo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/pdp11w.ram1_xubr_4040b0.hdl.mif " "Parameter INIT_FILE set to db/pdp11w.ram1_xubr_4040b0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unibus:pdp11\|xu:xu0\|xubr:xubr0\|meme_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unibus:pdp11\|xu:xu0\|xubr:xubr0\|meme_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/pdp11w.ram0_xubr_4040b0.hdl.mif " "Parameter INIT_FILE set to db/pdp11w.ram0_xubr_4040b0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unibus:pdp11\|m9312h:bootrom1\|memo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unibus:pdp11\|m9312h:bootrom1\|memo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/pdp11w.ram1_m9312h_d9be0d9d.hdl.mif " "Parameter INIT_FILE set to db/pdp11w.ram1_m9312h_d9be0d9d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unibus:pdp11\|m9312l:bootrom0\|memo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unibus:pdp11\|m9312l:bootrom0\|memo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/pdp11w.ram1_m9312l_d9be0d81.hdl.mif " "Parameter INIT_FILE set to db/pdp11w.ram1_m9312l_d9be0d81.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unibus:pdp11\|m9312h:bootrom1\|meme_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unibus:pdp11\|m9312h:bootrom1\|meme_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/pdp11w.ram0_m9312h_d9be0d9d.hdl.mif " "Parameter INIT_FILE set to db/pdp11w.ram0_m9312h_d9be0d9d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unibus:pdp11\|m9312l:bootrom0\|meme_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unibus:pdp11\|m9312l:bootrom0\|meme_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/pdp11w.ram0_m9312l_d9be0d81.hdl.mif " "Parameter INIT_FILE set to db/pdp11w.ram0_m9312l_d9be0d81.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|wsector_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|wsector_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|wsector_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|wsector_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|rsector_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|rsector_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B CLOCK1 " "Parameter OUTDATA_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566668682591 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1566668682591 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1566668682591 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "unibus:pdp11\|cpu:cpu0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"unibus:pdp11\|cpu:cpu0\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668682599 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1566668682599 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unibus:pdp11\|xu:xu0\|xubr:xubr0\|altsyncram:memo_rtl_0 " "Elaborated megafunction instantiation \"unibus:pdp11\|xu:xu0\|xubr:xubr0\|altsyncram:memo_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668682657 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unibus:pdp11\|xu:xu0\|xubr:xubr0\|altsyncram:memo_rtl_0 " "Instantiated megafunction \"unibus:pdp11\|xu:xu0\|xubr:xubr0\|altsyncram:memo_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/pdp11w.ram1_xubr_4040b0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/pdp11w.ram1_xubr_4040b0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682657 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566668682657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8sk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8sk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8sk1 " "Found entity 1: altsyncram_8sk1" {  } { { "db/altsyncram_8sk1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/db/altsyncram_8sk1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668682705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566668682705 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unibus:pdp11\|xu:xu0\|xubr:xubr0\|altsyncram:meme_rtl_0 " "Elaborated megafunction instantiation \"unibus:pdp11\|xu:xu0\|xubr:xubr0\|altsyncram:meme_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668682742 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unibus:pdp11\|xu:xu0\|xubr:xubr0\|altsyncram:meme_rtl_0 " "Instantiated megafunction \"unibus:pdp11\|xu:xu0\|xubr:xubr0\|altsyncram:meme_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/pdp11w.ram0_xubr_4040b0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/pdp11w.ram0_xubr_4040b0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682742 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566668682742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7sk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7sk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7sk1 " "Found entity 1: altsyncram_7sk1" {  } { { "db/altsyncram_7sk1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/db/altsyncram_7sk1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668682789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566668682789 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unibus:pdp11\|m9312h:bootrom1\|altsyncram:memo_rtl_0 " "Elaborated megafunction instantiation \"unibus:pdp11\|m9312h:bootrom1\|altsyncram:memo_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668682811 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unibus:pdp11\|m9312h:bootrom1\|altsyncram:memo_rtl_0 " "Instantiated megafunction \"unibus:pdp11\|m9312h:bootrom1\|altsyncram:memo_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/pdp11w.ram1_m9312h_d9be0d9d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/pdp11w.ram1_m9312h_d9be0d9d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682811 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566668682811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bc61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bc61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bc61 " "Found entity 1: altsyncram_bc61" {  } { { "db/altsyncram_bc61.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/db/altsyncram_bc61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668682859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566668682859 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unibus:pdp11\|m9312l:bootrom0\|altsyncram:memo_rtl_0 " "Elaborated megafunction instantiation \"unibus:pdp11\|m9312l:bootrom0\|altsyncram:memo_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668682881 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unibus:pdp11\|m9312l:bootrom0\|altsyncram:memo_rtl_0 " "Instantiated megafunction \"unibus:pdp11\|m9312l:bootrom0\|altsyncram:memo_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/pdp11w.ram1_m9312l_d9be0d81.hdl.mif " "Parameter \"INIT_FILE\" = \"db/pdp11w.ram1_m9312l_d9be0d81.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682881 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566668682881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ra61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ra61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ra61 " "Found entity 1: altsyncram_ra61" {  } { { "db/altsyncram_ra61.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/db/altsyncram_ra61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668682928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566668682928 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unibus:pdp11\|m9312h:bootrom1\|altsyncram:meme_rtl_0 " "Elaborated megafunction instantiation \"unibus:pdp11\|m9312h:bootrom1\|altsyncram:meme_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668682951 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unibus:pdp11\|m9312h:bootrom1\|altsyncram:meme_rtl_0 " "Instantiated megafunction \"unibus:pdp11\|m9312h:bootrom1\|altsyncram:meme_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/pdp11w.ram0_m9312h_d9be0d9d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/pdp11w.ram0_m9312h_d9be0d9d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668682951 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566668682951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac61 " "Found entity 1: altsyncram_ac61" {  } { { "db/altsyncram_ac61.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/db/altsyncram_ac61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668683005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566668683005 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unibus:pdp11\|m9312l:bootrom0\|altsyncram:meme_rtl_0 " "Elaborated megafunction instantiation \"unibus:pdp11\|m9312l:bootrom0\|altsyncram:meme_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668683031 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unibus:pdp11\|m9312l:bootrom0\|altsyncram:meme_rtl_0 " "Instantiated megafunction \"unibus:pdp11\|m9312l:bootrom0\|altsyncram:meme_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/pdp11w.ram0_m9312l_d9be0d81.hdl.mif " "Parameter \"INIT_FILE\" = \"db/pdp11w.ram0_m9312l_d9be0d81.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683031 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566668683031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qa61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qa61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qa61 " "Found entity 1: altsyncram_qa61" {  } { { "db/altsyncram_qa61.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/db/altsyncram_qa61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668683078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566668683078 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0 " "Elaborated megafunction instantiation \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668683103 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0 " "Instantiated megafunction \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683103 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566668683103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3ee1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3ee1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3ee1 " "Found entity 1: altsyncram_3ee1" {  } { { "db/altsyncram_3ee1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/db/altsyncram_3ee1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668683152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566668683152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_51i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_51i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_51i1 " "Found entity 1: altsyncram_51i1" {  } { { "db/altsyncram_51i1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/db/altsyncram_51i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668683218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566668683218 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1 " "Elaborated megafunction instantiation \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668683253 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1 " "Instantiated megafunction \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683253 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566668683253 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:rsector_rtl_0 " "Elaborated megafunction instantiation \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:rsector_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668683274 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:rsector_rtl_0 " "Instantiated megafunction \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:rsector_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683275 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566668683275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fnd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fnd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fnd1 " "Found entity 1: altsyncram_fnd1" {  } { { "db/altsyncram_fnd1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/db/altsyncram_fnd1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668683332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566668683332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l2m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l2m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l2m1 " "Found entity 1: altsyncram_l2m1" {  } { { "db/altsyncram_l2m1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/db/altsyncram_l2m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668683390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566668683390 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unibus:pdp11\|cpu:cpu0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"unibus:pdp11\|cpu:cpu0\|lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668683431 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unibus:pdp11\|cpu:cpu0\|lpm_mult:Mult0 " "Instantiated megafunction \"unibus:pdp11\|cpu:cpu0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566668683431 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566668683431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_h1t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_h1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_h1t " "Found entity 1: mult_h1t" {  } { { "db/mult_h1t.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/db/mult_h1t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566668683489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566668683489 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a0 " "Synthesized away node \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a0\"" {  } { { "db/altsyncram_51i1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/db/altsyncram_51i1.tdf" 43 2 0 } } { "db/altsyncram_3ee1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/db/altsyncram_3ee1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 346 0 0 } } { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1430 0 0 } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668683701 "|top|unibus:pdp11|rh11:rh0|sdspi:sd1|altsyncram:wsector_rtl_1|altsyncram_3ee1:auto_generated|altsyncram_51i1:altsyncram1|ram_block2a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a1 " "Synthesized away node \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a1\"" {  } { { "db/altsyncram_51i1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/db/altsyncram_51i1.tdf" 72 2 0 } } { "db/altsyncram_3ee1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/db/altsyncram_3ee1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 346 0 0 } } { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1430 0 0 } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668683701 "|top|unibus:pdp11|rh11:rh0|sdspi:sd1|altsyncram:wsector_rtl_1|altsyncram_3ee1:auto_generated|altsyncram_51i1:altsyncram1|ram_block2a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a2 " "Synthesized away node \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a2\"" {  } { { "db/altsyncram_51i1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/db/altsyncram_51i1.tdf" 101 2 0 } } { "db/altsyncram_3ee1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/db/altsyncram_3ee1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 346 0 0 } } { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1430 0 0 } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668683701 "|top|unibus:pdp11|rh11:rh0|sdspi:sd1|altsyncram:wsector_rtl_1|altsyncram_3ee1:auto_generated|altsyncram_51i1:altsyncram1|ram_block2a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a3 " "Synthesized away node \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a3\"" {  } { { "db/altsyncram_51i1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/db/altsyncram_51i1.tdf" 130 2 0 } } { "db/altsyncram_3ee1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/db/altsyncram_3ee1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 346 0 0 } } { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1430 0 0 } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668683701 "|top|unibus:pdp11|rh11:rh0|sdspi:sd1|altsyncram:wsector_rtl_1|altsyncram_3ee1:auto_generated|altsyncram_51i1:altsyncram1|ram_block2a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a4 " "Synthesized away node \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a4\"" {  } { { "db/altsyncram_51i1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/db/altsyncram_51i1.tdf" 159 2 0 } } { "db/altsyncram_3ee1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/db/altsyncram_3ee1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 346 0 0 } } { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1430 0 0 } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668683701 "|top|unibus:pdp11|rh11:rh0|sdspi:sd1|altsyncram:wsector_rtl_1|altsyncram_3ee1:auto_generated|altsyncram_51i1:altsyncram1|ram_block2a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a5 " "Synthesized away node \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a5\"" {  } { { "db/altsyncram_51i1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/db/altsyncram_51i1.tdf" 188 2 0 } } { "db/altsyncram_3ee1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/db/altsyncram_3ee1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 346 0 0 } } { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1430 0 0 } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668683701 "|top|unibus:pdp11|rh11:rh0|sdspi:sd1|altsyncram:wsector_rtl_1|altsyncram_3ee1:auto_generated|altsyncram_51i1:altsyncram1|ram_block2a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a6 " "Synthesized away node \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a6\"" {  } { { "db/altsyncram_51i1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/db/altsyncram_51i1.tdf" 217 2 0 } } { "db/altsyncram_3ee1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/db/altsyncram_3ee1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 346 0 0 } } { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1430 0 0 } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668683701 "|top|unibus:pdp11|rh11:rh0|sdspi:sd1|altsyncram:wsector_rtl_1|altsyncram_3ee1:auto_generated|altsyncram_51i1:altsyncram1|ram_block2a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a7 " "Synthesized away node \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a7\"" {  } { { "db/altsyncram_51i1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/db/altsyncram_51i1.tdf" 246 2 0 } } { "db/altsyncram_3ee1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/db/altsyncram_3ee1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 346 0 0 } } { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1430 0 0 } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668683701 "|top|unibus:pdp11|rh11:rh0|sdspi:sd1|altsyncram:wsector_rtl_1|altsyncram_3ee1:auto_generated|altsyncram_51i1:altsyncram1|ram_block2a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a8 " "Synthesized away node \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a8\"" {  } { { "db/altsyncram_51i1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/db/altsyncram_51i1.tdf" 275 2 0 } } { "db/altsyncram_3ee1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/db/altsyncram_3ee1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 346 0 0 } } { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1430 0 0 } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668683701 "|top|unibus:pdp11|rh11:rh0|sdspi:sd1|altsyncram:wsector_rtl_0|altsyncram_3ee1:auto_generated|altsyncram_51i1:altsyncram1|ram_block2a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a9 " "Synthesized away node \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a9\"" {  } { { "db/altsyncram_51i1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/db/altsyncram_51i1.tdf" 304 2 0 } } { "db/altsyncram_3ee1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/db/altsyncram_3ee1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 346 0 0 } } { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1430 0 0 } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668683701 "|top|unibus:pdp11|rh11:rh0|sdspi:sd1|altsyncram:wsector_rtl_0|altsyncram_3ee1:auto_generated|altsyncram_51i1:altsyncram1|ram_block2a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a10 " "Synthesized away node \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a10\"" {  } { { "db/altsyncram_51i1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/db/altsyncram_51i1.tdf" 333 2 0 } } { "db/altsyncram_3ee1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/db/altsyncram_3ee1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 346 0 0 } } { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1430 0 0 } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668683701 "|top|unibus:pdp11|rh11:rh0|sdspi:sd1|altsyncram:wsector_rtl_0|altsyncram_3ee1:auto_generated|altsyncram_51i1:altsyncram1|ram_block2a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a11 " "Synthesized away node \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a11\"" {  } { { "db/altsyncram_51i1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/db/altsyncram_51i1.tdf" 362 2 0 } } { "db/altsyncram_3ee1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/db/altsyncram_3ee1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 346 0 0 } } { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1430 0 0 } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668683701 "|top|unibus:pdp11|rh11:rh0|sdspi:sd1|altsyncram:wsector_rtl_0|altsyncram_3ee1:auto_generated|altsyncram_51i1:altsyncram1|ram_block2a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a12 " "Synthesized away node \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a12\"" {  } { { "db/altsyncram_51i1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/db/altsyncram_51i1.tdf" 391 2 0 } } { "db/altsyncram_3ee1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/db/altsyncram_3ee1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 346 0 0 } } { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1430 0 0 } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668683701 "|top|unibus:pdp11|rh11:rh0|sdspi:sd1|altsyncram:wsector_rtl_0|altsyncram_3ee1:auto_generated|altsyncram_51i1:altsyncram1|ram_block2a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a13 " "Synthesized away node \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a13\"" {  } { { "db/altsyncram_51i1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/db/altsyncram_51i1.tdf" 420 2 0 } } { "db/altsyncram_3ee1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/db/altsyncram_3ee1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 346 0 0 } } { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1430 0 0 } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668683701 "|top|unibus:pdp11|rh11:rh0|sdspi:sd1|altsyncram:wsector_rtl_0|altsyncram_3ee1:auto_generated|altsyncram_51i1:altsyncram1|ram_block2a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a14 " "Synthesized away node \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a14\"" {  } { { "db/altsyncram_51i1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/db/altsyncram_51i1.tdf" 449 2 0 } } { "db/altsyncram_3ee1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/db/altsyncram_3ee1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 346 0 0 } } { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1430 0 0 } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668683701 "|top|unibus:pdp11|rh11:rh0|sdspi:sd1|altsyncram:wsector_rtl_0|altsyncram_3ee1:auto_generated|altsyncram_51i1:altsyncram1|ram_block2a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a15 " "Synthesized away node \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a15\"" {  } { { "db/altsyncram_51i1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/db/altsyncram_51i1.tdf" 478 2 0 } } { "db/altsyncram_3ee1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/db/altsyncram_3ee1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 346 0 0 } } { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1430 0 0 } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668683701 "|top|unibus:pdp11|rh11:rh0|sdspi:sd1|altsyncram:wsector_rtl_0|altsyncram_3ee1:auto_generated|altsyncram_51i1:altsyncram1|ram_block2a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1566668683701 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1566668683701 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1566668685936 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "greenled\[4\] GND " "Pin \"greenled\[4\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566668700802 "|top|greenled[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "greenled\[5\] GND " "Pin \"greenled\[5\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566668700802 "|top|greenled[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "greenled\[6\] GND " "Pin \"greenled\[6\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566668700802 "|top|greenled[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "greenled\[7\] GND " "Pin \"greenled\[7\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566668700802 "|top|greenled[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "redled\[0\] GND " "Pin \"redled\[0\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566668700802 "|top|redled[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "redled\[1\] GND " "Pin \"redled\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566668700802 "|top|redled[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "redled\[2\] GND " "Pin \"redled\[2\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566668700802 "|top|redled[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "redled\[3\] GND " "Pin \"redled\[3\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566668700802 "|top|redled[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "redled\[4\] GND " "Pin \"redled\[4\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566668700802 "|top|redled[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "redled\[5\] GND " "Pin \"redled\[5\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566668700802 "|top|redled[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "redled\[6\] GND " "Pin \"redled\[6\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566668700802 "|top|redled[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "redled\[7\] GND " "Pin \"redled\[7\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566668700802 "|top|redled[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "redled\[8\] GND " "Pin \"redled\[8\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566668700802 "|top|redled[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "redled\[9\] GND " "Pin \"redled\[9\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566668700802 "|top|redled[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgar\[0\] GND " "Pin \"vgar\[0\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566668700802 "|top|vgar[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgar\[1\] GND " "Pin \"vgar\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566668700802 "|top|vgar[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgar\[2\] GND " "Pin \"vgar\[2\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566668700802 "|top|vgar[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgar\[3\] GND " "Pin \"vgar\[3\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566668700802 "|top|vgar[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgag\[0\] GND " "Pin \"vgag\[0\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566668700802 "|top|vgag[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgag\[1\] GND " "Pin \"vgag\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566668700802 "|top|vgag[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgag\[2\] GND " "Pin \"vgag\[2\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566668700802 "|top|vgag[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgag\[3\] GND " "Pin \"vgag\[3\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566668700802 "|top|vgag[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgab\[0\] GND " "Pin \"vgab\[0\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566668700802 "|top|vgab[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgab\[1\] GND " "Pin \"vgab\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566668700802 "|top|vgab[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgab\[2\] GND " "Pin \"vgab\[2\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566668700802 "|top|vgab[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgab\[3\] GND " "Pin \"vgab\[3\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566668700802 "|top|vgab[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgah GND " "Pin \"vgah\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566668700802 "|top|vgah"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgav GND " "Pin \"vgav\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566668700802 "|top|vgav"} { "Warning" "WMLS_MLS_STUCK_PIN" "dd1\[0\] GND " "Pin \"dd1\[0\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566668700802 "|top|dd1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dd1\[1\] GND " "Pin \"dd1\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566668700802 "|top|dd1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dd1\[2\] GND " "Pin \"dd1\[2\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566668700802 "|top|dd1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dd1\[3\] GND " "Pin \"dd1\[3\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566668700802 "|top|dd1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dd1\[4\] GND " "Pin \"dd1\[4\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566668700802 "|top|dd1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dd1\[5\] GND " "Pin \"dd1\[5\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566668700802 "|top|dd1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dd1\[6\] GND " "Pin \"dd1\[6\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566668700802 "|top|dd1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dd1\[7\] GND " "Pin \"dd1\[7\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566668700802 "|top|dd1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dd0\[0\] GND " "Pin \"dd0\[0\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566668700802 "|top|dd0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dd0\[1\] GND " "Pin \"dd0\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566668700802 "|top|dd0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dd0\[4\] GND " "Pin \"dd0\[4\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566668700802 "|top|dd0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dd0\[5\] GND " "Pin \"dd0\[5\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566668700802 "|top|dd0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dd0\[6\] GND " "Pin \"dd0\[6\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566668700802 "|top|dd0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dd0\[7\] GND " "Pin \"dd0\[7\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566668700802 "|top|dd0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rts2 GND " "Pin \"rts2\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566668700802 "|top|rts2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1566668700802 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2038 " "2038 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1566668718179 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sdcard_read_done " "Logic cell \"unibus:pdp11\|rh11:rh0\|sdcard_read_done\"" {  } { { "../rh11.vhd" "sdcard_read_done" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 276 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668718245 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sdcard_idle " "Logic cell \"unibus:pdp11\|rh11:rh0\|sdcard_idle\"" {  } { { "../rh11.vhd" "sdcard_idle" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 273 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668718245 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[22\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[22\]\"" {  } { { "../rh11.vhd" "sd_addr\[22\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668718245 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[21\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[21\]\"" {  } { { "../rh11.vhd" "sd_addr\[21\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668718245 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[20\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[20\]\"" {  } { { "../rh11.vhd" "sd_addr\[20\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668718245 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[19\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[19\]\"" {  } { { "../rh11.vhd" "sd_addr\[19\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668718245 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[18\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[18\]\"" {  } { { "../rh11.vhd" "sd_addr\[18\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668718245 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[17\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[17\]\"" {  } { { "../rh11.vhd" "sd_addr\[17\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668718245 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[16\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[16\]\"" {  } { { "../rh11.vhd" "sd_addr\[16\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668718245 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[15\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[15\]\"" {  } { { "../rh11.vhd" "sd_addr\[15\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668718245 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[14\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[14\]\"" {  } { { "../rh11.vhd" "sd_addr\[14\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668718245 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[13\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[13\]\"" {  } { { "../rh11.vhd" "sd_addr\[13\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668718245 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[12\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[12\]\"" {  } { { "../rh11.vhd" "sd_addr\[12\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668718245 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[11\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[11\]\"" {  } { { "../rh11.vhd" "sd_addr\[11\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668718245 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[10\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[10\]\"" {  } { { "../rh11.vhd" "sd_addr\[10\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668718245 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[9\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[9\]\"" {  } { { "../rh11.vhd" "sd_addr\[9\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668718245 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[8\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[8\]\"" {  } { { "../rh11.vhd" "sd_addr\[8\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668718245 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[7\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[7\]\"" {  } { { "../rh11.vhd" "sd_addr\[7\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668718245 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[6\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[6\]\"" {  } { { "../rh11.vhd" "sd_addr\[6\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668718245 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[5\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[5\]\"" {  } { { "../rh11.vhd" "sd_addr\[5\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668718245 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[4\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[4\]\"" {  } { { "../rh11.vhd" "sd_addr\[4\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668718245 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[3\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[3\]\"" {  } { { "../rh11.vhd" "sd_addr\[3\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668718245 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[2\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[2\]\"" {  } { { "../rh11.vhd" "sd_addr\[2\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668718245 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[1\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[1\]\"" {  } { { "../rh11.vhd" "sd_addr\[1\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668718245 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[0\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[0\]\"" {  } { { "../rh11.vhd" "sd_addr\[0\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668718245 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1566668718245 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1566668719546 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668719546 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ps2k_c " "No output dependent on input pin \"ps2k_c\"" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668720893 "|top|ps2k_c"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ps2k_d " "No output dependent on input pin \"ps2k_d\"" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668720893 "|top|ps2k_d"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[0\] " "No output dependent on input pin \"sw\[0\]\"" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668720893 "|top|sw[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[1\] " "No output dependent on input pin \"sw\[1\]\"" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668720893 "|top|sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668720893 "|top|sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668720893 "|top|sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[4\] " "No output dependent on input pin \"sw\[4\]\"" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668720893 "|top|sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "No output dependent on input pin \"sw\[5\]\"" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668720893 "|top|sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "No output dependent on input pin \"sw\[6\]\"" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668720893 "|top|sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668720893 "|top|sw[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[8\] " "No output dependent on input pin \"sw\[8\]\"" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668720893 "|top|sw[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[9\] " "No output dependent on input pin \"sw\[9\]\"" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668720893 "|top|sw[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx2 " "No output dependent on input pin \"rx2\"" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668720893 "|top|rx2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cts2 " "No output dependent on input pin \"cts2\"" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566668720893 "|top|cts2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1566668720893 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18101 " "Implemented 18101 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1566668720894 ""} { "Info" "ICUT_CUT_TM_OPINS" "126 " "Implemented 126 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1566668720894 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1566668720894 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17857 " "Implemented 17857 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1566668720894 ""} { "Info" "ICUT_CUT_TM_RAMS" "80 " "Implemented 80 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1566668720894 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1566668720894 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1566668720894 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1566668720894 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 107 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 107 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1566668721047 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 24 19:45:21 2019 " "Processing ended: Sat Aug 24 19:45:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1566668721047 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:46 " "Elapsed time: 00:02:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1566668721047 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:44 " "Total CPU time (on all processors): 00:02:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1566668721047 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1566668721047 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1566668722113 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1566668722114 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 24 19:45:21 2019 " "Processing started: Sat Aug 24 19:45:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1566668722114 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1566668722114 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pdp11w -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pdp11w -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1566668722114 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1566668722184 ""}
{ "Info" "0" "" "Project  = pdp11w" {  } {  } 0 0 "Project  = pdp11w" 0 0 "Fitter" 0 0 1566668722184 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1566668722184 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1566668722804 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1566668722899 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1566668722918 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1566668722918 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll0\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"pll:pll0\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll0\|altpll:altpll_component\|_clk0 8 5 0 0 " "Implementing clock multiplication of 8, clock division of 5, and phase shift of 0 degrees (0 ps) for pll:pll0\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/" { { 0 { 0 ""} 0 5566 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1566668722946 ""}  } { { "altpll.tdf" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/" { { 0 { 0 ""} 0 5566 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1566668722946 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1566668723122 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1566668723131 ""}
{ "Warning" "WFITCC_FITCC_TIMING_DRIVEN_COMPILE_OFF" "" "Timing-Driven Compilation is disabled - timing performance will not be optimized" {  } {  } 0 171124 "Timing-Driven Compilation is disabled - timing performance will not be optimized" 0 0 "Fitter" 0 -1 1566668723218 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1566668723521 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1566668723521 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1566668723521 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1566668723521 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/intelfpga/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/" { { 0 { 0 ""} 0 27607 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1566668723536 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/intelfpga/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/" { { 0 { 0 ""} 0 27608 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1566668723536 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1566668723536 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1566668723589 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkin (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clkin (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1566668724695 ""}  } { { "c:/intelfpga/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/13.0sp1/quartus/bin64/pin_planner.ppl" { clkin } } } { "c:/intelfpga/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clkin" } } } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 41 0 0 } } { "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566668724695 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll0\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll0\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1566668724696 ""}  } { { "altpll.tdf" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/" { { 0 { 0 ""} 0 5566 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566668724696 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpuclk  " "Automatically promoted node cpuclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1566668724696 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "unibus:pdp11\|xu:xu0\|xubl:xubl0\|xu_sclk~0 " "Destination node unibus:pdp11\|xu:xu0\|xubl:xubl0\|xu_sclk~0" {  } { { "../xubl.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xubl.vhd" 46 -1 0 } } { "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { unibus:pdp11|xu:xu0|xubl:xubl0|xu_sclk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/" { { 0 { 0 ""} 0 11167 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1566668724696 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector5~0 " "Destination node Selector5~0" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 495 -1 0 } } { "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector5~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/" { { 0 { 0 ""} 0 11658 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1566668724696 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dclk1 " "Destination node dclk1" {  } { { "c:/intelfpga/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/13.0sp1/quartus/bin64/pin_planner.ppl" { dclk1 } } } { "c:/intelfpga/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dclk1" } } } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 45 0 0 } } { "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dclk1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1566668724696 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1566668724696 ""}  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 297 -1 0 } } { "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpuclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/" { { 0 { 0 ""} 0 5664 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566668724696 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "Automatically promoted node unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1566668724696 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdcard_sclk " "Destination node sdcard_sclk" {  } { { "c:/intelfpga/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/13.0sp1/quartus/bin64/pin_planner.ppl" { sdcard_sclk } } } { "c:/intelfpga/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdcard_sclk" } } } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.vhd" 64 0 0 } } { "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdcard_sclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1566668724696 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1566668724696 ""}  } { { "../sdspi.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/sdspi.vhd" 235 -1 0 } } { "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { unibus:pdp11|rh11:rh0|sdspi:sd1|clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/" { { 0 { 0 ""} 0 1611 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566668724696 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1566668724812 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1566668724829 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1566668725526 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1566668725542 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1566668725562 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1566668725577 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1566668725635 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1566668725651 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1566668725651 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "xu_int " "Node \"xu_int\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xu_int" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1566668725878 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1566668725878 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1566668725879 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1566668726796 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:10 " "Fitter placement preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1566668736633 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1566668736988 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1566668755113 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:18 " "Fitter placement operations ending: elapsed time is 00:00:18" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1566668755114 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1566668755124 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "28 " "Router estimated average interconnect usage is 28% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "37 X12_Y0 X24_Y13 " "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13" {  } { { "loc" "" { Generic "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/" { { 1 { 0 "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13"} 12 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1566668759003 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1566668759003 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1566668762096 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.00 " "Total time spent on timing analysis during the Fitter is 0.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1566668762327 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1566668762349 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1566668765572 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1566668765590 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "142 " "Found 142 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_dq\[0\] 0 " "Pin \"sram_dq\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_dq\[1\] 0 " "Pin \"sram_dq\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_dq\[2\] 0 " "Pin \"sram_dq\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_dq\[3\] 0 " "Pin \"sram_dq\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_dq\[4\] 0 " "Pin \"sram_dq\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_dq\[5\] 0 " "Pin \"sram_dq\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_dq\[6\] 0 " "Pin \"sram_dq\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_dq\[7\] 0 " "Pin \"sram_dq\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_dq\[8\] 0 " "Pin \"sram_dq\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_dq\[9\] 0 " "Pin \"sram_dq\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_dq\[10\] 0 " "Pin \"sram_dq\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_dq\[11\] 0 " "Pin \"sram_dq\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_dq\[12\] 0 " "Pin \"sram_dq\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_dq\[13\] 0 " "Pin \"sram_dq\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_dq\[14\] 0 " "Pin \"sram_dq\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_dq\[15\] 0 " "Pin \"sram_dq\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "greenled\[0\] 0 " "Pin \"greenled\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "greenled\[1\] 0 " "Pin \"greenled\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "greenled\[2\] 0 " "Pin \"greenled\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "greenled\[3\] 0 " "Pin \"greenled\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "greenled\[4\] 0 " "Pin \"greenled\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "greenled\[5\] 0 " "Pin \"greenled\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "greenled\[6\] 0 " "Pin \"greenled\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "greenled\[7\] 0 " "Pin \"greenled\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "redled\[0\] 0 " "Pin \"redled\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "redled\[1\] 0 " "Pin \"redled\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "redled\[2\] 0 " "Pin \"redled\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "redled\[3\] 0 " "Pin \"redled\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "redled\[4\] 0 " "Pin \"redled\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "redled\[5\] 0 " "Pin \"redled\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "redled\[6\] 0 " "Pin \"redled\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "redled\[7\] 0 " "Pin \"redled\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "redled\[8\] 0 " "Pin \"redled\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "redled\[9\] 0 " "Pin \"redled\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sseg3\[0\] 0 " "Pin \"sseg3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sseg3\[1\] 0 " "Pin \"sseg3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sseg3\[2\] 0 " "Pin \"sseg3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sseg3\[3\] 0 " "Pin \"sseg3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sseg3\[4\] 0 " "Pin \"sseg3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sseg3\[5\] 0 " "Pin \"sseg3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sseg3\[6\] 0 " "Pin \"sseg3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sseg2\[0\] 0 " "Pin \"sseg2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sseg2\[1\] 0 " "Pin \"sseg2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sseg2\[2\] 0 " "Pin \"sseg2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sseg2\[3\] 0 " "Pin \"sseg2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sseg2\[4\] 0 " "Pin \"sseg2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sseg2\[5\] 0 " "Pin \"sseg2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sseg2\[6\] 0 " "Pin \"sseg2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sseg1\[0\] 0 " "Pin \"sseg1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sseg1\[1\] 0 " "Pin \"sseg1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sseg1\[2\] 0 " "Pin \"sseg1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sseg1\[3\] 0 " "Pin \"sseg1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sseg1\[4\] 0 " "Pin \"sseg1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sseg1\[5\] 0 " "Pin \"sseg1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sseg1\[6\] 0 " "Pin \"sseg1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sseg0\[0\] 0 " "Pin \"sseg0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sseg0\[1\] 0 " "Pin \"sseg0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sseg0\[2\] 0 " "Pin \"sseg0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sseg0\[3\] 0 " "Pin \"sseg0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sseg0\[4\] 0 " "Pin \"sseg0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sseg0\[5\] 0 " "Pin \"sseg0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sseg0\[6\] 0 " "Pin \"sseg0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vgar\[0\] 0 " "Pin \"vgar\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vgar\[1\] 0 " "Pin \"vgar\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vgar\[2\] 0 " "Pin \"vgar\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vgar\[3\] 0 " "Pin \"vgar\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vgag\[0\] 0 " "Pin \"vgag\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vgag\[1\] 0 " "Pin \"vgag\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vgag\[2\] 0 " "Pin \"vgag\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vgag\[3\] 0 " "Pin \"vgag\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vgab\[0\] 0 " "Pin \"vgab\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vgab\[1\] 0 " "Pin \"vgab\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vgab\[2\] 0 " "Pin \"vgab\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vgab\[3\] 0 " "Pin \"vgab\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vgah 0 " "Pin \"vgah\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vgav 0 " "Pin \"vgav\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dclk1 0 " "Pin \"dclk1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dclk2 0 " "Pin \"dclk2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dd3\[0\] 0 " "Pin \"dd3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dd3\[1\] 0 " "Pin \"dd3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dd3\[2\] 0 " "Pin \"dd3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dd3\[3\] 0 " "Pin \"dd3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dd3\[4\] 0 " "Pin \"dd3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dd3\[5\] 0 " "Pin \"dd3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dd3\[6\] 0 " "Pin \"dd3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dd3\[7\] 0 " "Pin \"dd3\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dd2\[0\] 0 " "Pin \"dd2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dd2\[1\] 0 " "Pin \"dd2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dd2\[2\] 0 " "Pin \"dd2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dd2\[3\] 0 " "Pin \"dd2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dd2\[4\] 0 " "Pin \"dd2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dd2\[5\] 0 " "Pin \"dd2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dd2\[6\] 0 " "Pin \"dd2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dd2\[7\] 0 " "Pin \"dd2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dd1\[0\] 0 " "Pin \"dd1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dd1\[1\] 0 " "Pin \"dd1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dd1\[2\] 0 " "Pin \"dd1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dd1\[3\] 0 " "Pin \"dd1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dd1\[4\] 0 " "Pin \"dd1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dd1\[5\] 0 " "Pin \"dd1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dd1\[6\] 0 " "Pin \"dd1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dd1\[7\] 0 " "Pin \"dd1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dd0\[0\] 0 " "Pin \"dd0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dd0\[1\] 0 " "Pin \"dd0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dd0\[2\] 0 " "Pin \"dd0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dd0\[3\] 0 " "Pin \"dd0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dd0\[4\] 0 " "Pin \"dd0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dd0\[5\] 0 " "Pin \"dd0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dd0\[6\] 0 " "Pin \"dd0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dd0\[7\] 0 " "Pin \"dd0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tx 0 " "Pin \"tx\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tx2 0 " "Pin \"tx2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rts2 0 " "Pin \"rts2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdcard_cs 0 " "Pin \"sdcard_cs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdcard_mosi 0 " "Pin \"sdcard_mosi\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdcard_sclk 0 " "Pin \"sdcard_sclk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "xu_cs 0 " "Pin \"xu_cs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "xu_mosi 0 " "Pin \"xu_mosi\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "xu_sclk 0 " "Pin \"xu_sclk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[0\] 0 " "Pin \"sram_addr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[1\] 0 " "Pin \"sram_addr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[2\] 0 " "Pin \"sram_addr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[3\] 0 " "Pin \"sram_addr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[4\] 0 " "Pin \"sram_addr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[5\] 0 " "Pin \"sram_addr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[6\] 0 " "Pin \"sram_addr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[7\] 0 " "Pin \"sram_addr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[8\] 0 " "Pin \"sram_addr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[9\] 0 " "Pin \"sram_addr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[10\] 0 " "Pin \"sram_addr\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[11\] 0 " "Pin \"sram_addr\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[12\] 0 " "Pin \"sram_addr\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[13\] 0 " "Pin \"sram_addr\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[14\] 0 " "Pin \"sram_addr\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[15\] 0 " "Pin \"sram_addr\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[16\] 0 " "Pin \"sram_addr\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[17\] 0 " "Pin \"sram_addr\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_we_n 0 " "Pin \"sram_we_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_oe_n 0 " "Pin \"sram_oe_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_ub_n 0 " "Pin \"sram_ub_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_lb_n 0 " "Pin \"sram_lb_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_ce_n 0 " "Pin \"sram_ce_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566668765864 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1566668765864 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1566668768853 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1566668768896 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1566668769110 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1566668769361 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1566668769363 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.fit.smsg " "Generated suppressed messages file D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1566668770190 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4968 " "Peak virtual memory: 4968 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1566668772599 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 24 19:46:12 2019 " "Processing ended: Sat Aug 24 19:46:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1566668772599 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1566668772599 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1566668772599 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1566668772599 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1566668773482 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1566668773482 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 24 19:46:13 2019 " "Processing started: Sat Aug 24 19:46:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1566668773482 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1566668773482 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pdp11w -c top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pdp11w -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1566668773482 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1566668774804 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1566668774858 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4601 " "Peak virtual memory: 4601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1566668775316 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 24 19:46:15 2019 " "Processing ended: Sat Aug 24 19:46:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1566668775316 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1566668775316 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1566668775316 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1566668775316 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1566668776096 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1566668776438 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1566668776439 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 24 19:46:16 2019 " "Processing started: Sat Aug 24 19:46:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1566668776439 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1566668776439 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pdp11w -c top " "Command: quartus_sta pdp11w -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1566668776439 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1566668776512 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1566668776946 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1566668776969 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1566668776969 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1566668777736 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1566668777736 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clkin clkin " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clkin clkin" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1566668777774 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll0\|altpll_component\|pll\|inclk\[0\]\} -divide_by 5 -multiply_by 8 -duty_cycle 50.00 -name \{pll0\|altpll_component\|pll\|clk\[0\]\} \{pll0\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{pll0\|altpll_component\|pll\|inclk\[0\]\} -divide_by 5 -multiply_by 8 -duty_cycle 50.00 -name \{pll0\|altpll_component\|pll\|clk\[0\]\} \{pll0\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1566668777774 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1566668777774 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1566668777775 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " "create_clock -period 1.000 -name unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1566668777781 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpuclk cpuclk " "create_clock -period 1.000 -name cpuclk cpuclk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1566668777781 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1566668777781 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1566668777868 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1566668777908 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1566668778145 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -66.571 " "Worst-case setup slack is -66.571" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566668778149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566668778149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -66.571   -193569.569 cpuclk  " "  -66.571   -193569.569 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566668778149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -62.849     -4241.527 pll0\|altpll_component\|pll\|clk\[0\]  " "  -62.849     -4241.527 pll0\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566668778149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.056     -1425.555 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "  -14.056     -1425.555 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566668778149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.969      -275.378 clkin  " "   -8.969      -275.378 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566668778149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1566668778149 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.209 " "Worst-case hold slack is -1.209" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566668778241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566668778241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.209       -46.730 cpuclk  " "   -1.209       -46.730 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566668778241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.064        -0.082 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "   -0.064        -0.082 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566668778241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.052         0.000 pll0\|altpll_component\|pll\|clk\[0\]  " "    0.052         0.000 pll0\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566668778241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193         0.000 clkin  " "    0.193         0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566668778241 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1566668778241 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1566668778267 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1566668778277 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.064 " "Worst-case minimum pulse width slack is -2.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566668778284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566668778284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.064     -8393.188 cpuclk  " "   -2.064     -8393.188 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566668778284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.064      -432.008 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "   -2.064      -432.008 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566668778284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.139         0.000 pll0\|altpll_component\|pll\|clk\[0\]  " "    5.139         0.000 pll0\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566668778284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.889         0.000 clkin  " "    8.889         0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566668778284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1566668778284 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1566668778916 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1566668778918 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1566668779329 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -25.041 " "Worst-case setup slack is -25.041" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566668779349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566668779349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -25.041    -72052.143 cpuclk  " "  -25.041    -72052.143 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566668779349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.319     -1572.071 pll0\|altpll_component\|pll\|clk\[0\]  " "  -23.319     -1572.071 pll0\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566668779349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.657      -432.373 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "   -4.657      -432.373 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566668779349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.875       -51.264 clkin  " "   -2.875       -51.264 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566668779349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1566668779349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.111 " "Worst-case hold slack is -1.111" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566668779433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566668779433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.111        -1.111 pll0\|altpll_component\|pll\|clk\[0\]  " "   -1.111        -1.111 pll0\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566668779433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.078        -0.138 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "   -0.078        -0.138 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566668779433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.091         0.000 cpuclk  " "    0.091         0.000 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566668779433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clkin  " "    0.215         0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566668779433 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1566668779433 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1566668779440 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1566668779447 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.880 " "Worst-case minimum pulse width slack is -1.880" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566668779459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566668779459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.880     -6837.664 cpuclk  " "   -1.880     -6837.664 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566668779459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.880      -372.240 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "   -1.880      -372.240 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566668779459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.250         0.000 pll0\|altpll_component\|pll\|clk\[0\]  " "    5.250         0.000 pll0\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566668779459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.000         0.000 clkin  " "    9.000         0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1566668779459 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1566668779459 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1566668780018 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1566668780472 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1566668780530 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1566668780942 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 24 19:46:20 2019 " "Processing ended: Sat Aug 24 19:46:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1566668780942 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1566668780942 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1566668780942 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1566668780942 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 119 s " "Quartus II Full Compilation was successful. 0 errors, 119 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1566668781673 ""}
