// ***************************************************************************
// ***************************************************************************
// Copyright 2011(c) Analog Devices, Inc.
// 
// All rights reserved.
// 
// Redistribution and use in source and binary forms, with or without modification,
// are permitted provided that the following conditions are met:
//     - Redistributions of source code must retain the above copyright
//       notice, this list of conditions and the following disclaimer.
//     - Redistributions in binary form must reproduce the above copyright
//       notice, this list of conditions and the following disclaimer in
//       the documentation and/or other materials provided with the
//       distribution.
//     - Neither the name of Analog Devices, Inc. nor the names of its
//       contributors may be used to endorse or promote products derived
//       from this software without specific prior written permission.
//     - The use of this software may or may not infringe the patent rights
//       of one or more patent holders.  This license does not release you
//       from the requirement that you obtain separate licenses from these
//       patent holders to use this software.
//     - Use of the software either in source or binary form, must be run
//       on or directly connected to an Analog Devices Inc. component.
//    
// THIS SOFTWARE IS PROVIDED BY ANALOG DEVICES "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
// INCLUDING, BUT NOT LIMITED TO, NON-INFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A
// PARTICULAR PURPOSE ARE DISCLAIMED.
//
// IN NO EVENT SHALL ANALOG DEVICES BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
// EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, INTELLECTUAL PROPERTY
// RIGHTS, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR 
// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
// STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF 
// THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// ***************************************************************************
// ***************************************************************************
// ***************************************************************************
// ***************************************************************************
// REGISTER MAP
// ***************************************************************************
// ***************************************************************************
// ---------------------------------------------------------------------------
// Address
// QW     Byte   Bits     Description
// ---------------------------------------------------------------------------
// 0x00   0x00   [31: 0]  version[31:0]         32'h00010061  (1.0a)
// ---------------------------------------------------------------------------
// 0x01   0x04   [ 1: 1]  sw_reset              SW Reset
//               [ 0: 0]  start                 Start
// ---------------------------------------------------------------------------
// 0x02   0x08   [15: 0]  clk_out_1             Clock Out Register 1
// 0x03   0x0c   [15: 0]  clk_out_2             Clock Out Register 2
// 0x04   0x10   [15: 0]  clk_div               Clock Divide Register
// 0x05   0x14   [15: 0]  clk_fb_1              Clock Feedback Register 1
// 0x06   0x18   [15: 0]  clk_fb_1              Clock Feedback Register 2
// 0x07   0x1c   [15: 0]  lock_1                Lock Register 1
// 0x08   0x20   [15: 0]  lock_2                Lock Register 2
// 0x09   0x24   [15: 0]  lock_3                Lock Register 3
// 0x0a   0x28   [15: 0]  filter_1              Filter Register 1
// 0x0b   0x2c   [15: 0]  filter_2              Filter Register 2
//
// The above registers map into the corresponding MMCM registers and/or ports
// ---------------------------------------------------------------------------
// 0x1f   0x7c   [ 1: 1]  mmcm_rst              MMCM reset (0x1) state (RO)
//               [ 0: 0]  mmcm_locked           MMCM locked (0x1) state (RO)
//
// ---------------------------------------------------------------------------
// ***************************************************************************
// ***************************************************************************
