/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [7:0] _01_;
  wire [34:0] celloutsig_0_1z;
  wire celloutsig_0_3z;
  wire [16:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  reg [16:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [17:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [10:0] celloutsig_1_8z;
  wire [20:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = !(celloutsig_0_3z ? celloutsig_0_5z : _00_);
  assign celloutsig_1_1z = in_data[155] | ~(celloutsig_1_0z[11]);
  assign celloutsig_0_5z = celloutsig_0_3z | _00_;
  assign celloutsig_1_14z = celloutsig_1_12z[3] | celloutsig_1_1z;
  assign celloutsig_1_5z = ~(celloutsig_1_0z[15] ^ in_data[119]);
  reg [7:0] _07_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _07_ <= 8'h00;
    else _07_ <= in_data[55:48];
  assign { _01_[7:5], _00_, _01_[3:0] } = _07_;
  assign celloutsig_1_18z = { celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_1z } & { celloutsig_1_15z, celloutsig_1_0z };
  assign celloutsig_1_9z = { in_data[161:159], celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_3z } / { 1'h1, in_data[180:175], celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_12z = celloutsig_1_0z[13:8] / { 1'h1, celloutsig_1_3z[4:3], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_1_15z = { celloutsig_1_9z[13:10], celloutsig_1_10z, celloutsig_1_13z } || { in_data[158:152], celloutsig_1_14z };
  assign celloutsig_0_9z = celloutsig_0_4z[3] & ~(celloutsig_0_7z);
  assign celloutsig_0_4z = { _01_[7:5], _00_, _01_[3:0], celloutsig_0_3z, _01_[7:5], _00_, _01_[3:0] } % { 1'h1, celloutsig_0_1z[18:3] };
  assign celloutsig_0_1z = in_data[62] ? { in_data[83:63], 1'h1, in_data[61:49] } : { in_data[86:63], 1'h0, in_data[61:52] };
  assign celloutsig_1_4z = - celloutsig_1_0z[6:2];
  assign celloutsig_1_10z = - { celloutsig_1_4z[4:3], celloutsig_1_5z };
  assign celloutsig_1_3z = in_data[150:145] | { celloutsig_1_0z[8:5], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_7z = ~^ in_data[11:5];
  assign celloutsig_1_8z = celloutsig_1_0z[14:4] >> { celloutsig_1_0z[7:3], celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_1_6z = { celloutsig_1_0z[9:8], celloutsig_1_2z } >>> celloutsig_1_4z[4:2];
  assign celloutsig_0_3z = ~((in_data[63] & celloutsig_0_1z[18]) | in_data[0]);
  assign celloutsig_1_2z = ~((in_data[105] & celloutsig_1_0z[7]) | in_data[140]);
  assign celloutsig_1_7z = ~((celloutsig_1_3z[2] & in_data[129]) | celloutsig_1_6z[2]);
  assign celloutsig_1_13z = ~((celloutsig_1_12z[5] & celloutsig_1_7z) | celloutsig_1_5z);
  assign celloutsig_1_19z = ~((celloutsig_1_15z & celloutsig_1_9z[0]) | in_data[190]);
  always_latch
    if (clkin_data[32]) celloutsig_1_0z = 17'h00000;
    else if (clkin_data[64]) celloutsig_1_0z = in_data[149:133];
  assign _01_[4] = _00_;
  assign { out_data[145:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_8z, celloutsig_0_9z };
endmodule
