vendor_name = ModelSim
source_file = 1, C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv
source_file = 1, C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_thin_controller.sv
source_file = 1, C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc
source_file = 1, testPLL.qip
source_file = 1, SysPLL.qip
source_file = 1, SRAMCLK.qip
source_file = 1, testPLL.v
source_file = 1, SRAMCLK.v
source_file = 1, C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vga_clk.v
source_file = 1, C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vga_clk.qip
source_file = 1, C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/tristate.sv
source_file = 1, C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv
source_file = 1, C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
source_file = 1, C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv
source_file = 1, C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.qip
source_file = 1, C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
source_file = 1, C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv
source_file = 1, my_test.qip
source_file = 1, C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.qip
source_file = 1, C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v
source_file = 1, C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_port.sv
source_file = 1, C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
source_file = 1, C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv
source_file = 1, C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/debug_shader.sv
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/multcore.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/multcore.tdf
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/csa_add.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/muleabz.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mul_lfrg.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mul_boothc.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_ded_mult.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/addcore.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/look_add.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/add_sub_ngh.tdf
source_file = 1, C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/add_sub_rgh.tdf
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift.tdf
design_name = Typhoon
instance = comp, \SRAM_ADDR[0]~output , SRAM_ADDR[0]~output, Typhoon, 1
instance = comp, \SRAM_ADDR[1]~output , SRAM_ADDR[1]~output, Typhoon, 1
instance = comp, \SRAM_ADDR[2]~output , SRAM_ADDR[2]~output, Typhoon, 1
instance = comp, \SRAM_ADDR[3]~output , SRAM_ADDR[3]~output, Typhoon, 1
instance = comp, \SRAM_ADDR[4]~output , SRAM_ADDR[4]~output, Typhoon, 1
instance = comp, \SRAM_ADDR[5]~output , SRAM_ADDR[5]~output, Typhoon, 1
instance = comp, \SRAM_ADDR[6]~output , SRAM_ADDR[6]~output, Typhoon, 1
instance = comp, \SRAM_ADDR[7]~output , SRAM_ADDR[7]~output, Typhoon, 1
instance = comp, \SRAM_ADDR[8]~output , SRAM_ADDR[8]~output, Typhoon, 1
instance = comp, \SRAM_ADDR[9]~output , SRAM_ADDR[9]~output, Typhoon, 1
instance = comp, \SRAM_ADDR[10]~output , SRAM_ADDR[10]~output, Typhoon, 1
instance = comp, \SRAM_ADDR[11]~output , SRAM_ADDR[11]~output, Typhoon, 1
instance = comp, \SRAM_ADDR[12]~output , SRAM_ADDR[12]~output, Typhoon, 1
instance = comp, \SRAM_ADDR[13]~output , SRAM_ADDR[13]~output, Typhoon, 1
instance = comp, \SRAM_ADDR[14]~output , SRAM_ADDR[14]~output, Typhoon, 1
instance = comp, \SRAM_ADDR[15]~output , SRAM_ADDR[15]~output, Typhoon, 1
instance = comp, \SRAM_ADDR[16]~output , SRAM_ADDR[16]~output, Typhoon, 1
instance = comp, \SRAM_ADDR[17]~output , SRAM_ADDR[17]~output, Typhoon, 1
instance = comp, \SRAM_ADDR[18]~output , SRAM_ADDR[18]~output, Typhoon, 1
instance = comp, \SRAM_ADDR[19]~output , SRAM_ADDR[19]~output, Typhoon, 1
instance = comp, \SRAM_UB_N~output , SRAM_UB_N~output, Typhoon, 1
instance = comp, \SRAM_LB_N~output , SRAM_LB_N~output, Typhoon, 1
instance = comp, \SRAM_CE_N~output , SRAM_CE_N~output, Typhoon, 1
instance = comp, \SRAM_OE_N~output , SRAM_OE_N~output, Typhoon, 1
instance = comp, \SRAM_WE_N~output , SRAM_WE_N~output, Typhoon, 1
instance = comp, \LEDG[0]~output , LEDG[0]~output, Typhoon, 1
instance = comp, \LEDG[1]~output , LEDG[1]~output, Typhoon, 1
instance = comp, \LEDG[2]~output , LEDG[2]~output, Typhoon, 1
instance = comp, \LEDG[3]~output , LEDG[3]~output, Typhoon, 1
instance = comp, \LEDG[4]~output , LEDG[4]~output, Typhoon, 1
instance = comp, \LEDG[5]~output , LEDG[5]~output, Typhoon, 1
instance = comp, \LEDG[6]~output , LEDG[6]~output, Typhoon, 1
instance = comp, \LEDG[7]~output , LEDG[7]~output, Typhoon, 1
instance = comp, \LEDR[0]~output , LEDR[0]~output, Typhoon, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, Typhoon, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, Typhoon, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, Typhoon, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, Typhoon, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, Typhoon, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, Typhoon, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, Typhoon, 1
instance = comp, \LEDR[8]~output , LEDR[8]~output, Typhoon, 1
instance = comp, \LEDR[9]~output , LEDR[9]~output, Typhoon, 1
instance = comp, \LEDR[10]~output , LEDR[10]~output, Typhoon, 1
instance = comp, \LEDR[11]~output , LEDR[11]~output, Typhoon, 1
instance = comp, \LEDR[12]~output , LEDR[12]~output, Typhoon, 1
instance = comp, \LEDR[13]~output , LEDR[13]~output, Typhoon, 1
instance = comp, \LEDR[14]~output , LEDR[14]~output, Typhoon, 1
instance = comp, \LEDR[15]~output , LEDR[15]~output, Typhoon, 1
instance = comp, \LEDR[16]~output , LEDR[16]~output, Typhoon, 1
instance = comp, \LEDR[17]~output , LEDR[17]~output, Typhoon, 1
instance = comp, \VGA_R[0]~output , VGA_R[0]~output, Typhoon, 1
instance = comp, \VGA_R[1]~output , VGA_R[1]~output, Typhoon, 1
instance = comp, \VGA_R[2]~output , VGA_R[2]~output, Typhoon, 1
instance = comp, \VGA_R[3]~output , VGA_R[3]~output, Typhoon, 1
instance = comp, \VGA_R[4]~output , VGA_R[4]~output, Typhoon, 1
instance = comp, \VGA_R[5]~output , VGA_R[5]~output, Typhoon, 1
instance = comp, \VGA_R[6]~output , VGA_R[6]~output, Typhoon, 1
instance = comp, \VGA_R[7]~output , VGA_R[7]~output, Typhoon, 1
instance = comp, \VGA_G[0]~output , VGA_G[0]~output, Typhoon, 1
instance = comp, \VGA_G[1]~output , VGA_G[1]~output, Typhoon, 1
instance = comp, \VGA_G[2]~output , VGA_G[2]~output, Typhoon, 1
instance = comp, \VGA_G[3]~output , VGA_G[3]~output, Typhoon, 1
instance = comp, \VGA_G[4]~output , VGA_G[4]~output, Typhoon, 1
instance = comp, \VGA_G[5]~output , VGA_G[5]~output, Typhoon, 1
instance = comp, \VGA_G[6]~output , VGA_G[6]~output, Typhoon, 1
instance = comp, \VGA_G[7]~output , VGA_G[7]~output, Typhoon, 1
instance = comp, \VGA_B[0]~output , VGA_B[0]~output, Typhoon, 1
instance = comp, \VGA_B[1]~output , VGA_B[1]~output, Typhoon, 1
instance = comp, \VGA_B[2]~output , VGA_B[2]~output, Typhoon, 1
instance = comp, \VGA_B[3]~output , VGA_B[3]~output, Typhoon, 1
instance = comp, \VGA_B[4]~output , VGA_B[4]~output, Typhoon, 1
instance = comp, \VGA_B[5]~output , VGA_B[5]~output, Typhoon, 1
instance = comp, \VGA_B[6]~output , VGA_B[6]~output, Typhoon, 1
instance = comp, \VGA_B[7]~output , VGA_B[7]~output, Typhoon, 1
instance = comp, \VGA_CLK~output , VGA_CLK~output, Typhoon, 1
instance = comp, \VGA_BLANK_N~output , VGA_BLANK_N~output, Typhoon, 1
instance = comp, \VGA_SYNC_N~output , VGA_SYNC_N~output, Typhoon, 1
instance = comp, \VGA_HS~output , VGA_HS~output, Typhoon, 1
instance = comp, \VGA_VS~output , VGA_VS~output, Typhoon, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, Typhoon, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, Typhoon, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, Typhoon, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, Typhoon, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, Typhoon, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, Typhoon, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, Typhoon, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, Typhoon, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, Typhoon, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, Typhoon, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, Typhoon, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, Typhoon, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, Typhoon, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, Typhoon, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, Typhoon, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, Typhoon, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, Typhoon, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, Typhoon, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, Typhoon, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, Typhoon, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, Typhoon, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, Typhoon, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, Typhoon, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, Typhoon, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, Typhoon, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, Typhoon, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, Typhoon, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, Typhoon, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, Typhoon, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, Typhoon, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, Typhoon, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, Typhoon, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, Typhoon, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, Typhoon, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, Typhoon, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, Typhoon, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, Typhoon, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, Typhoon, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, Typhoon, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, Typhoon, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, Typhoon, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, Typhoon, 1
instance = comp, \HEX6[0]~output , HEX6[0]~output, Typhoon, 1
instance = comp, \HEX6[1]~output , HEX6[1]~output, Typhoon, 1
instance = comp, \HEX6[2]~output , HEX6[2]~output, Typhoon, 1
instance = comp, \HEX6[3]~output , HEX6[3]~output, Typhoon, 1
instance = comp, \HEX6[4]~output , HEX6[4]~output, Typhoon, 1
instance = comp, \HEX6[5]~output , HEX6[5]~output, Typhoon, 1
instance = comp, \HEX6[6]~output , HEX6[6]~output, Typhoon, 1
instance = comp, \HEX7[0]~output , HEX7[0]~output, Typhoon, 1
instance = comp, \HEX7[1]~output , HEX7[1]~output, Typhoon, 1
instance = comp, \HEX7[2]~output , HEX7[2]~output, Typhoon, 1
instance = comp, \HEX7[3]~output , HEX7[3]~output, Typhoon, 1
instance = comp, \HEX7[4]~output , HEX7[4]~output, Typhoon, 1
instance = comp, \HEX7[5]~output , HEX7[5]~output, Typhoon, 1
instance = comp, \HEX7[6]~output , HEX7[6]~output, Typhoon, 1
instance = comp, \SRAM_DQ[0]~output , SRAM_DQ[0]~output, Typhoon, 1
instance = comp, \SRAM_DQ[1]~output , SRAM_DQ[1]~output, Typhoon, 1
instance = comp, \SRAM_DQ[2]~output , SRAM_DQ[2]~output, Typhoon, 1
instance = comp, \SRAM_DQ[3]~output , SRAM_DQ[3]~output, Typhoon, 1
instance = comp, \SRAM_DQ[4]~output , SRAM_DQ[4]~output, Typhoon, 1
instance = comp, \SRAM_DQ[5]~output , SRAM_DQ[5]~output, Typhoon, 1
instance = comp, \SRAM_DQ[6]~output , SRAM_DQ[6]~output, Typhoon, 1
instance = comp, \SRAM_DQ[7]~output , SRAM_DQ[7]~output, Typhoon, 1
instance = comp, \SRAM_DQ[8]~output , SRAM_DQ[8]~output, Typhoon, 1
instance = comp, \SRAM_DQ[9]~output , SRAM_DQ[9]~output, Typhoon, 1
instance = comp, \SRAM_DQ[10]~output , SRAM_DQ[10]~output, Typhoon, 1
instance = comp, \SRAM_DQ[11]~output , SRAM_DQ[11]~output, Typhoon, 1
instance = comp, \SRAM_DQ[12]~output , SRAM_DQ[12]~output, Typhoon, 1
instance = comp, \SRAM_DQ[13]~output , SRAM_DQ[13]~output, Typhoon, 1
instance = comp, \SRAM_DQ[14]~output , SRAM_DQ[14]~output, Typhoon, 1
instance = comp, \SRAM_DQ[15]~output , SRAM_DQ[15]~output, Typhoon, 1
instance = comp, \~ALTERA_DCLK~~obuf , ~ALTERA_DCLK~~obuf, Typhoon, 1
instance = comp, \~ALTERA_nCEO~~obuf , ~ALTERA_nCEO~~obuf, Typhoon, 1
instance = comp, \BOARD_CLK~input , BOARD_CLK~input, Typhoon, 1
instance = comp, \BOARD_CLK~inputclkctrl , BOARD_CLK~inputclkctrl, Typhoon, 1
instance = comp, \SW[0]~input , SW[0]~input, Typhoon, 1
instance = comp, \rasterTileID~0 , rasterTileID~0, Typhoon, 1
instance = comp, \myTest|altpll_component|auto_generated|pll1 , myTest|altpll_component|auto_generated|pll1, Typhoon, 1
instance = comp, \myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl , myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl, Typhoon, 1
instance = comp, \VGAtiming|h_counter[7] , VGAtiming|h_counter[7], Typhoon, 1
instance = comp, \VGAtiming|h_counter[1] , VGAtiming|h_counter[1], Typhoon, 1
instance = comp, \VGAtiming|Add0~0 , VGAtiming|Add0~0, Typhoon, 1
instance = comp, \VGAtiming|h_counter[0] , VGAtiming|h_counter[0], Typhoon, 1
instance = comp, \VGAtiming|Add0~2 , VGAtiming|Add0~2, Typhoon, 1
instance = comp, \VGAtiming|h_counter[4] , VGAtiming|h_counter[4], Typhoon, 1
instance = comp, \VGAtiming|Add0~4 , VGAtiming|Add0~4, Typhoon, 1
instance = comp, \VGAtiming|h_counter[2] , VGAtiming|h_counter[2], Typhoon, 1
instance = comp, \VGAtiming|Add0~6 , VGAtiming|Add0~6, Typhoon, 1
instance = comp, \VGAtiming|h_counter[3] , VGAtiming|h_counter[3], Typhoon, 1
instance = comp, \VGAtiming|Add0~8 , VGAtiming|Add0~8, Typhoon, 1
instance = comp, \VGAtiming|Equal0~0 , VGAtiming|Equal0~0, Typhoon, 1
instance = comp, \VGAtiming|Add0~10 , VGAtiming|Add0~10, Typhoon, 1
instance = comp, \VGAtiming|Equal0~1 , VGAtiming|Equal0~1, Typhoon, 1
instance = comp, \VGAtiming|h_counter_in[8]~2 , VGAtiming|h_counter_in[8]~2, Typhoon, 1
instance = comp, \VGAtiming|h_counter[8] , VGAtiming|h_counter[8], Typhoon, 1
instance = comp, \VGAtiming|Add0~14 , VGAtiming|Add0~14, Typhoon, 1
instance = comp, \VGAtiming|Add0~16 , VGAtiming|Add0~16, Typhoon, 1
instance = comp, \VGAtiming|h_counter_in[9]~0 , VGAtiming|h_counter_in[9]~0, Typhoon, 1
instance = comp, \VGAtiming|h_counter[9] , VGAtiming|h_counter[9], Typhoon, 1
instance = comp, \VGAtiming|Add0~18 , VGAtiming|Add0~18, Typhoon, 1
instance = comp, \VGAtiming|Equal0~2 , VGAtiming|Equal0~2, Typhoon, 1
instance = comp, \VGAtiming|h_counter_in[5]~1 , VGAtiming|h_counter_in[5]~1, Typhoon, 1
instance = comp, \VGAtiming|h_counter[5] , VGAtiming|h_counter[5], Typhoon, 1
instance = comp, \VGAtiming|Add0~12 , VGAtiming|Add0~12, Typhoon, 1
instance = comp, \VGAtiming|h_counter[6] , VGAtiming|h_counter[6], Typhoon, 1
instance = comp, \VGAtiming|always1~0 , VGAtiming|always1~0, Typhoon, 1
instance = comp, \VGAtiming|v_counter[9] , VGAtiming|v_counter[9], Typhoon, 1
instance = comp, \VGAtiming|v_counter[0]~0 , VGAtiming|v_counter[0]~0, Typhoon, 1
instance = comp, \VGAtiming|v_counter[0] , VGAtiming|v_counter[0], Typhoon, 1
instance = comp, \VGAtiming|Add1~0 , VGAtiming|Add1~0, Typhoon, 1
instance = comp, \VGAtiming|Add1~2 , VGAtiming|Add1~2, Typhoon, 1
instance = comp, \VGAtiming|v_counter_in[1]~8 , VGAtiming|v_counter_in[1]~8, Typhoon, 1
instance = comp, \VGAtiming|v_counter[1] , VGAtiming|v_counter[1], Typhoon, 1
instance = comp, \VGAtiming|Add1~4 , VGAtiming|Add1~4, Typhoon, 1
instance = comp, \VGAtiming|v_counter_in[2]~5 , VGAtiming|v_counter_in[2]~5, Typhoon, 1
instance = comp, \VGAtiming|v_counter[2] , VGAtiming|v_counter[2], Typhoon, 1
instance = comp, \VGAtiming|Add1~6 , VGAtiming|Add1~6, Typhoon, 1
instance = comp, \VGAtiming|Equal1~0 , VGAtiming|Equal1~0, Typhoon, 1
instance = comp, \VGAtiming|Equal1~1 , VGAtiming|Equal1~1, Typhoon, 1
instance = comp, \VGAtiming|Equal1~2 , VGAtiming|Equal1~2, Typhoon, 1
instance = comp, \VGAtiming|v_counter_in[3]~7 , VGAtiming|v_counter_in[3]~7, Typhoon, 1
instance = comp, \VGAtiming|v_counter[3] , VGAtiming|v_counter[3], Typhoon, 1
instance = comp, \VGAtiming|Add1~8 , VGAtiming|Add1~8, Typhoon, 1
instance = comp, \VGAtiming|v_counter_in[4]~6 , VGAtiming|v_counter_in[4]~6, Typhoon, 1
instance = comp, \VGAtiming|v_counter[4] , VGAtiming|v_counter[4], Typhoon, 1
instance = comp, \VGAtiming|Add1~10 , VGAtiming|Add1~10, Typhoon, 1
instance = comp, \VGAtiming|v_counter_in[5]~0 , VGAtiming|v_counter_in[5]~0, Typhoon, 1
instance = comp, \VGAtiming|v_counter[5] , VGAtiming|v_counter[5], Typhoon, 1
instance = comp, \VGAtiming|Add1~12 , VGAtiming|Add1~12, Typhoon, 1
instance = comp, \VGAtiming|v_counter_in[6]~1 , VGAtiming|v_counter_in[6]~1, Typhoon, 1
instance = comp, \VGAtiming|v_counter[6] , VGAtiming|v_counter[6], Typhoon, 1
instance = comp, \VGAtiming|Add1~14 , VGAtiming|Add1~14, Typhoon, 1
instance = comp, \VGAtiming|v_counter_in[7]~2 , VGAtiming|v_counter_in[7]~2, Typhoon, 1
instance = comp, \VGAtiming|v_counter[7] , VGAtiming|v_counter[7], Typhoon, 1
instance = comp, \VGAtiming|Add1~16 , VGAtiming|Add1~16, Typhoon, 1
instance = comp, \VGAtiming|v_counter_in[8]~3 , VGAtiming|v_counter_in[8]~3, Typhoon, 1
instance = comp, \VGAtiming|v_counter[8] , VGAtiming|v_counter[8], Typhoon, 1
instance = comp, \VGAtiming|Add1~18 , VGAtiming|Add1~18, Typhoon, 1
instance = comp, \VGAtiming|v_counter_in[9]~4 , VGAtiming|v_counter_in[9]~4, Typhoon, 1
instance = comp, \VGAtiming|LessThan5~0 , VGAtiming|LessThan5~0, Typhoon, 1
instance = comp, \VGAtiming|always1~1 , VGAtiming|always1~1, Typhoon, 1
instance = comp, \VGAtiming|VGA_BLANK_N , VGAtiming|VGA_BLANK_N, Typhoon, 1
instance = comp, \SRAM|nextState.feedingVGA~0 , SRAM|nextState.feedingVGA~0, Typhoon, 1
instance = comp, \SRAM|state.feedingVGA~feeder , SRAM|state.feedingVGA~feeder, Typhoon, 1
instance = comp, \SRAM|state.feedingVGA , SRAM|state.feedingVGA, Typhoon, 1
instance = comp, \SRAM|tilePointerY[0]~8 , SRAM|tilePointerY[0]~8, Typhoon, 1
instance = comp, \~GND , ~GND, Typhoon, 1
instance = comp, \SRAM|idle , SRAM|idle, Typhoon, 1
instance = comp, \SRAM|Add5~0 , SRAM|Add5~0, Typhoon, 1
instance = comp, \SRAM|nextTilePointerX~0 , SRAM|nextTilePointerX~0, Typhoon, 1
instance = comp, \SRAM|tilePointerX[0] , SRAM|tilePointerX[0], Typhoon, 1
instance = comp, \SRAM|Add5~2 , SRAM|Add5~2, Typhoon, 1
instance = comp, \SRAM|nextTilePointerX~1 , SRAM|nextTilePointerX~1, Typhoon, 1
instance = comp, \SRAM|tilePointerX[1] , SRAM|tilePointerX[1], Typhoon, 1
instance = comp, \SRAM|Add5~4 , SRAM|Add5~4, Typhoon, 1
instance = comp, \SRAM|nextTilePointerX~2 , SRAM|nextTilePointerX~2, Typhoon, 1
instance = comp, \SRAM|tilePointerX[2] , SRAM|tilePointerX[2], Typhoon, 1
instance = comp, \SRAM|Add5~6 , SRAM|Add5~6, Typhoon, 1
instance = comp, \SRAM|nextTilePointerX~3 , SRAM|nextTilePointerX~3, Typhoon, 1
instance = comp, \SRAM|tilePointerX[3] , SRAM|tilePointerX[3], Typhoon, 1
instance = comp, \SRAM|Equal1~0 , SRAM|Equal1~0, Typhoon, 1
instance = comp, \SRAM|Add5~8 , SRAM|Add5~8, Typhoon, 1
instance = comp, \SRAM|nextTilePointerX~4 , SRAM|nextTilePointerX~4, Typhoon, 1
instance = comp, \SRAM|tilePointerX[4] , SRAM|tilePointerX[4], Typhoon, 1
instance = comp, \SRAM|Add5~10 , SRAM|Add5~10, Typhoon, 1
instance = comp, \SRAM|nextTilePointerX~5 , SRAM|nextTilePointerX~5, Typhoon, 1
instance = comp, \SRAM|tilePointerX[5] , SRAM|tilePointerX[5], Typhoon, 1
instance = comp, \SRAM|Add5~12 , SRAM|Add5~12, Typhoon, 1
instance = comp, \SRAM|nextTilePointerX~7 , SRAM|nextTilePointerX~7, Typhoon, 1
instance = comp, \SRAM|tilePointerX[6] , SRAM|tilePointerX[6], Typhoon, 1
instance = comp, \SRAM|Add5~14 , SRAM|Add5~14, Typhoon, 1
instance = comp, \SRAM|nextTilePointerX~8 , SRAM|nextTilePointerX~8, Typhoon, 1
instance = comp, \SRAM|tilePointerX[7] , SRAM|tilePointerX[7], Typhoon, 1
instance = comp, \SRAM|Equal1~1 , SRAM|Equal1~1, Typhoon, 1
instance = comp, \SRAM|Equal1~2 , SRAM|Equal1~2, Typhoon, 1
instance = comp, \SRAM|nextTilePointerX~6 , SRAM|nextTilePointerX~6, Typhoon, 1
instance = comp, \SRAM|tilePointerY[0]~10 , SRAM|tilePointerY[0]~10, Typhoon, 1
instance = comp, \SRAM|tilePointerY[0] , SRAM|tilePointerY[0], Typhoon, 1
instance = comp, \SRAM|tilePointerY[1]~11 , SRAM|tilePointerY[1]~11, Typhoon, 1
instance = comp, \SRAM|tilePointerY[1] , SRAM|tilePointerY[1], Typhoon, 1
instance = comp, \SRAM|tilePointerY[2]~13 , SRAM|tilePointerY[2]~13, Typhoon, 1
instance = comp, \SRAM|tilePointerY[2] , SRAM|tilePointerY[2], Typhoon, 1
instance = comp, \SRAM|tilePointerY[3]~15 , SRAM|tilePointerY[3]~15, Typhoon, 1
instance = comp, \SRAM|tilePointerY[3] , SRAM|tilePointerY[3], Typhoon, 1
instance = comp, \SRAM|tilePointerY[4]~17 , SRAM|tilePointerY[4]~17, Typhoon, 1
instance = comp, \SRAM|tilePointerY[4] , SRAM|tilePointerY[4], Typhoon, 1
instance = comp, \SRAM|tilePointerY[5]~19 , SRAM|tilePointerY[5]~19, Typhoon, 1
instance = comp, \SRAM|tilePointerY[5] , SRAM|tilePointerY[5], Typhoon, 1
instance = comp, \SRAM|tilePointerY[6]~21 , SRAM|tilePointerY[6]~21, Typhoon, 1
instance = comp, \SRAM|tilePointerY[6] , SRAM|tilePointerY[6], Typhoon, 1
instance = comp, \SRAM|always1~1 , SRAM|always1~1, Typhoon, 1
instance = comp, \SRAM|always1~0 , SRAM|always1~0, Typhoon, 1
instance = comp, \SRAM|tilePointerY[7]~23 , SRAM|tilePointerY[7]~23, Typhoon, 1
instance = comp, \SRAM|tilePointerY[7] , SRAM|tilePointerY[7], Typhoon, 1
instance = comp, \SRAM|always1~2 , SRAM|always1~2, Typhoon, 1
instance = comp, \SRAM|nextDoneStreaming~0 , SRAM|nextDoneStreaming~0, Typhoon, 1
instance = comp, \SRAM|doneStreaming , SRAM|doneStreaming, Typhoon, 1
instance = comp, \Add4~0 , Add4~0, Typhoon, 1
instance = comp, \Add4~3 , Add4~3, Typhoon, 1
instance = comp, \rasterxOffset[5]~5 , rasterxOffset[5]~5, Typhoon, 1
instance = comp, \rasterxOffset[5] , rasterxOffset[5], Typhoon, 1
instance = comp, \rasterxOffset[6]~7 , rasterxOffset[6]~7, Typhoon, 1
instance = comp, \rasterxOffset[6] , rasterxOffset[6], Typhoon, 1
instance = comp, \rasterxOffset[7]~9 , rasterxOffset[7]~9, Typhoon, 1
instance = comp, \rasterxOffset[7] , rasterxOffset[7], Typhoon, 1
instance = comp, \rasterxOffset[8]~11 , rasterxOffset[8]~11, Typhoon, 1
instance = comp, \rasterxOffset[8] , rasterxOffset[8], Typhoon, 1
instance = comp, \rasterxOffset[9]~13 , rasterxOffset[9]~13, Typhoon, 1
instance = comp, \rasterxOffset[9] , rasterxOffset[9], Typhoon, 1
instance = comp, \Add0~0 , Add0~0, Typhoon, 1
instance = comp, \Add0~2 , Add0~2, Typhoon, 1
instance = comp, \Add0~4 , Add0~4, Typhoon, 1
instance = comp, \Add0~6 , Add0~6, Typhoon, 1
instance = comp, \Add0~8 , Add0~8, Typhoon, 1
instance = comp, \Add1~1 , Add1~1, Typhoon, 1
instance = comp, \Add1~2 , Add1~2, Typhoon, 1
instance = comp, \Add1~4 , Add1~4, Typhoon, 1
instance = comp, \Add1~6 , Add1~6, Typhoon, 1
instance = comp, \Add1~8 , Add1~8, Typhoon, 1
instance = comp, \Add1~10 , Add1~10, Typhoon, 1
instance = comp, \LessThan0~0 , LessThan0~0, Typhoon, 1
instance = comp, \LessThan0~1 , LessThan0~1, Typhoon, 1
instance = comp, \Add4~11 , Add4~11, Typhoon, 1
instance = comp, \rasteryOffset[9]~0 , rasteryOffset[9]~0, Typhoon, 1
instance = comp, \rasteryOffset[6] , rasteryOffset[6], Typhoon, 1
instance = comp, \Add4~5 , Add4~5, Typhoon, 1
instance = comp, \Add4~10 , Add4~10, Typhoon, 1
instance = comp, \rasteryOffset[7] , rasteryOffset[7], Typhoon, 1
instance = comp, \Add4~7 , Add4~7, Typhoon, 1
instance = comp, \Add4~9 , Add4~9, Typhoon, 1
instance = comp, \rasteryOffset[8] , rasteryOffset[8], Typhoon, 1
instance = comp, \Add4~12 , Add4~12, Typhoon, 1
instance = comp, \Add4~14 , Add4~14, Typhoon, 1
instance = comp, \rasteryOffset[9] , rasteryOffset[9], Typhoon, 1
instance = comp, \always1~0 , always1~0, Typhoon, 1
instance = comp, \Add4~2 , Add4~2, Typhoon, 1
instance = comp, \rasteryOffset[5] , rasteryOffset[5], Typhoon, 1
instance = comp, \nextState.endState~0 , nextState.endState~0, Typhoon, 1
instance = comp, \state.endState , state.endState, Typhoon, 1
instance = comp, \state.initState~feeder , state.initState~feeder, Typhoon, 1
instance = comp, \state.initState , state.initState, Typhoon, 1
instance = comp, \rasterTrigger~0 , rasterTrigger~0, Typhoon, 1
instance = comp, \tiledRasterizer|Selector0~0 , tiledRasterizer|Selector0~0, Typhoon, 1
instance = comp, \tiledRasterizer|state.init , tiledRasterizer|state.init, Typhoon, 1
instance = comp, \tiledRasterizer|Selector1~0 , tiledRasterizer|Selector1~0, Typhoon, 1
instance = comp, \tiledRasterizer|state.rasterizing , tiledRasterizer|state.rasterizing, Typhoon, 1
instance = comp, \tiledRasterizer|Selector2~0 , tiledRasterizer|Selector2~0, Typhoon, 1
instance = comp, \tiledRasterizer|state.done , tiledRasterizer|state.done, Typhoon, 1
instance = comp, \tiledRasterizer|doneRasterizing , tiledRasterizer|doneRasterizing, Typhoon, 1
instance = comp, \Selector0~1 , Selector0~1, Typhoon, 1
instance = comp, \Selector0~0 , Selector0~0, Typhoon, 1
instance = comp, \Selector0~2 , Selector0~2, Typhoon, 1
instance = comp, \state.rasterTile , state.rasterTile, Typhoon, 1
instance = comp, \nextState.moveTile~0 , nextState.moveTile~0, Typhoon, 1
instance = comp, \state.moveTile , state.moveTile, Typhoon, 1
instance = comp, \tiledRasterizer|cBufferTile1[1][1][0] , tiledRasterizer|cBufferTile1[1][1][0], Typhoon, 1
instance = comp, \SRAM|DataToSRAM~2 , SRAM|DataToSRAM~2, Typhoon, 1
instance = comp, \SRAM|DataToSRAM~1 , SRAM|DataToSRAM~1, Typhoon, 1
instance = comp, \nextStreamingTileID~0 , nextStreamingTileID~0, Typhoon, 1
instance = comp, \SRAM|DataToSRAM~0 , SRAM|DataToSRAM~0, Typhoon, 1
instance = comp, \SRAM|DataToSRAM~3 , SRAM|DataToSRAM~3, Typhoon, 1
instance = comp, \tiledRasterizer|cBufferTile0[0][1][0] , tiledRasterizer|cBufferTile0[0][1][0], Typhoon, 1
instance = comp, \SRAM|DataToSRAM~4 , SRAM|DataToSRAM~4, Typhoon, 1
instance = comp, \SRAM|always0~1 , SRAM|always0~1, Typhoon, 1
instance = comp, \SRAM|DataToSRAM[0] , SRAM|DataToSRAM[0], Typhoon, 1
instance = comp, \SRAM|lastOpRead~1 , SRAM|lastOpRead~1, Typhoon, 1
instance = comp, \SRAM|SRAM_WE_N , SRAM|SRAM_WE_N, Typhoon, 1
instance = comp, \SW[1]~input , SW[1]~input, Typhoon, 1
instance = comp, \tiledRasterizer|cBufferTile1[1][1][1]~feeder , tiledRasterizer|cBufferTile1[1][1][1]~feeder, Typhoon, 1
instance = comp, \tiledRasterizer|cBufferTile1[1][1][1] , tiledRasterizer|cBufferTile1[1][1][1], Typhoon, 1
instance = comp, \tiledRasterizer|cBufferTile0[0][1][1]~feeder , tiledRasterizer|cBufferTile0[0][1][1]~feeder, Typhoon, 1
instance = comp, \tiledRasterizer|cBufferTile0[0][1][1] , tiledRasterizer|cBufferTile0[0][1][1], Typhoon, 1
instance = comp, \SRAM|DataToSRAM~5 , SRAM|DataToSRAM~5, Typhoon, 1
instance = comp, \SRAM|DataToSRAM[1] , SRAM|DataToSRAM[1], Typhoon, 1
instance = comp, \SW[2]~input , SW[2]~input, Typhoon, 1
instance = comp, \tiledRasterizer|cBufferTile1[1][1][2] , tiledRasterizer|cBufferTile1[1][1][2], Typhoon, 1
instance = comp, \tiledRasterizer|cBufferTile0[0][1][2]~feeder , tiledRasterizer|cBufferTile0[0][1][2]~feeder, Typhoon, 1
instance = comp, \tiledRasterizer|cBufferTile0[0][1][2] , tiledRasterizer|cBufferTile0[0][1][2], Typhoon, 1
instance = comp, \SRAM|DataToSRAM~6 , SRAM|DataToSRAM~6, Typhoon, 1
instance = comp, \SRAM|DataToSRAM[2] , SRAM|DataToSRAM[2], Typhoon, 1
instance = comp, \SW[3]~input , SW[3]~input, Typhoon, 1
instance = comp, \tiledRasterizer|cBufferTile1[1][1][3] , tiledRasterizer|cBufferTile1[1][1][3], Typhoon, 1
instance = comp, \tiledRasterizer|cBufferTile0[0][1][3] , tiledRasterizer|cBufferTile0[0][1][3], Typhoon, 1
instance = comp, \SRAM|DataToSRAM~7 , SRAM|DataToSRAM~7, Typhoon, 1
instance = comp, \SRAM|DataToSRAM[3] , SRAM|DataToSRAM[3], Typhoon, 1
instance = comp, \SW[4]~input , SW[4]~input, Typhoon, 1
instance = comp, \tiledRasterizer|cBufferTile0[0][1][4] , tiledRasterizer|cBufferTile0[0][1][4], Typhoon, 1
instance = comp, \tiledRasterizer|cBufferTile1[1][1][4] , tiledRasterizer|cBufferTile1[1][1][4], Typhoon, 1
instance = comp, \SRAM|DataToSRAM~8 , SRAM|DataToSRAM~8, Typhoon, 1
instance = comp, \SRAM|DataToSRAM[4] , SRAM|DataToSRAM[4], Typhoon, 1
instance = comp, \SW[5]~input , SW[5]~input, Typhoon, 1
instance = comp, \tiledRasterizer|Add0~0 , tiledRasterizer|Add0~0, Typhoon, 1
instance = comp, \tiledRasterizer|cBufferTile0[0][1][5]~feeder , tiledRasterizer|cBufferTile0[0][1][5]~feeder, Typhoon, 1
instance = comp, \tiledRasterizer|cBufferTile0[0][1][5] , tiledRasterizer|cBufferTile0[0][1][5], Typhoon, 1
instance = comp, \tiledRasterizer|cBufferTile1[1][1][5]~feeder , tiledRasterizer|cBufferTile1[1][1][5]~feeder, Typhoon, 1
instance = comp, \tiledRasterizer|cBufferTile1[1][1][5] , tiledRasterizer|cBufferTile1[1][1][5], Typhoon, 1
instance = comp, \SRAM|DataToSRAM~9 , SRAM|DataToSRAM~9, Typhoon, 1
instance = comp, \SRAM|DataToSRAM[5] , SRAM|DataToSRAM[5], Typhoon, 1
instance = comp, \SW[6]~input , SW[6]~input, Typhoon, 1
instance = comp, \tiledRasterizer|Add0~2 , tiledRasterizer|Add0~2, Typhoon, 1
instance = comp, \tiledRasterizer|cBufferTile1[1][1][6]~feeder , tiledRasterizer|cBufferTile1[1][1][6]~feeder, Typhoon, 1
instance = comp, \tiledRasterizer|cBufferTile1[1][1][6] , tiledRasterizer|cBufferTile1[1][1][6], Typhoon, 1
instance = comp, \tiledRasterizer|cBufferTile0[0][1][6] , tiledRasterizer|cBufferTile0[0][1][6], Typhoon, 1
instance = comp, \SRAM|DataToSRAM~10 , SRAM|DataToSRAM~10, Typhoon, 1
instance = comp, \SRAM|DataToSRAM[6] , SRAM|DataToSRAM[6], Typhoon, 1
instance = comp, \SW[7]~input , SW[7]~input, Typhoon, 1
instance = comp, \tiledRasterizer|Add0~4 , tiledRasterizer|Add0~4, Typhoon, 1
instance = comp, \tiledRasterizer|cBufferTile0[0][1][7] , tiledRasterizer|cBufferTile0[0][1][7], Typhoon, 1
instance = comp, \tiledRasterizer|cBufferTile1[1][1][7] , tiledRasterizer|cBufferTile1[1][1][7], Typhoon, 1
instance = comp, \SRAM|DataToSRAM~11 , SRAM|DataToSRAM~11, Typhoon, 1
instance = comp, \SRAM|DataToSRAM[7] , SRAM|DataToSRAM[7], Typhoon, 1
instance = comp, \SW[8]~input , SW[8]~input, Typhoon, 1
instance = comp, \tiledRasterizer|Add0~6 , tiledRasterizer|Add0~6, Typhoon, 1
instance = comp, \tiledRasterizer|cBufferTile0[0][1][8] , tiledRasterizer|cBufferTile0[0][1][8], Typhoon, 1
instance = comp, \tiledRasterizer|cBufferTile1[1][1][8]~feeder , tiledRasterizer|cBufferTile1[1][1][8]~feeder, Typhoon, 1
instance = comp, \tiledRasterizer|cBufferTile1[1][1][8] , tiledRasterizer|cBufferTile1[1][1][8], Typhoon, 1
instance = comp, \SRAM|DataToSRAM~12 , SRAM|DataToSRAM~12, Typhoon, 1
instance = comp, \SRAM|DataToSRAM[8] , SRAM|DataToSRAM[8], Typhoon, 1
instance = comp, \SW[9]~input , SW[9]~input, Typhoon, 1
instance = comp, \tiledRasterizer|Add0~8 , tiledRasterizer|Add0~8, Typhoon, 1
instance = comp, \tiledRasterizer|cBufferTile0[0][1][9] , tiledRasterizer|cBufferTile0[0][1][9], Typhoon, 1
instance = comp, \tiledRasterizer|cBufferTile1[1][1][9]~feeder , tiledRasterizer|cBufferTile1[1][1][9]~feeder, Typhoon, 1
instance = comp, \tiledRasterizer|cBufferTile1[1][1][9] , tiledRasterizer|cBufferTile1[1][1][9], Typhoon, 1
instance = comp, \SRAM|DataToSRAM~13 , SRAM|DataToSRAM~13, Typhoon, 1
instance = comp, \SRAM|DataToSRAM[9] , SRAM|DataToSRAM[9], Typhoon, 1
instance = comp, \SW[10]~input , SW[10]~input, Typhoon, 1
instance = comp, \tiledRasterizer|Add0~10 , tiledRasterizer|Add0~10, Typhoon, 1
instance = comp, \tiledRasterizer|cBufferTile1[1][1][10]~feeder , tiledRasterizer|cBufferTile1[1][1][10]~feeder, Typhoon, 1
instance = comp, \tiledRasterizer|cBufferTile1[1][1][10] , tiledRasterizer|cBufferTile1[1][1][10], Typhoon, 1
instance = comp, \tiledRasterizer|cBufferTile0[0][1][10] , tiledRasterizer|cBufferTile0[0][1][10], Typhoon, 1
instance = comp, \SRAM|DataToSRAM~14 , SRAM|DataToSRAM~14, Typhoon, 1
instance = comp, \SRAM|DataToSRAM[10] , SRAM|DataToSRAM[10], Typhoon, 1
instance = comp, \SW[11]~input , SW[11]~input, Typhoon, 1
instance = comp, \tiledRasterizer|Add0~12 , tiledRasterizer|Add0~12, Typhoon, 1
instance = comp, \tiledRasterizer|cBufferTile1[1][1][11]~feeder , tiledRasterizer|cBufferTile1[1][1][11]~feeder, Typhoon, 1
instance = comp, \tiledRasterizer|cBufferTile1[1][1][11] , tiledRasterizer|cBufferTile1[1][1][11], Typhoon, 1
instance = comp, \tiledRasterizer|cBufferTile0[0][1][11] , tiledRasterizer|cBufferTile0[0][1][11], Typhoon, 1
instance = comp, \SRAM|DataToSRAM~15 , SRAM|DataToSRAM~15, Typhoon, 1
instance = comp, \SRAM|DataToSRAM[11] , SRAM|DataToSRAM[11], Typhoon, 1
instance = comp, \SW[12]~input , SW[12]~input, Typhoon, 1
instance = comp, \tiledRasterizer|Add0~14 , tiledRasterizer|Add0~14, Typhoon, 1
instance = comp, \tiledRasterizer|cBufferTile1[1][1][12]~feeder , tiledRasterizer|cBufferTile1[1][1][12]~feeder, Typhoon, 1
instance = comp, \tiledRasterizer|cBufferTile1[1][1][12] , tiledRasterizer|cBufferTile1[1][1][12], Typhoon, 1
instance = comp, \tiledRasterizer|cBufferTile0[0][1][12] , tiledRasterizer|cBufferTile0[0][1][12], Typhoon, 1
instance = comp, \SRAM|DataToSRAM~16 , SRAM|DataToSRAM~16, Typhoon, 1
instance = comp, \SRAM|DataToSRAM[12] , SRAM|DataToSRAM[12], Typhoon, 1
instance = comp, \SW[13]~input , SW[13]~input, Typhoon, 1
instance = comp, \tiledRasterizer|Add0~16 , tiledRasterizer|Add0~16, Typhoon, 1
instance = comp, \tiledRasterizer|cBufferTile1[1][1][13]~feeder , tiledRasterizer|cBufferTile1[1][1][13]~feeder, Typhoon, 1
instance = comp, \tiledRasterizer|cBufferTile1[1][1][13] , tiledRasterizer|cBufferTile1[1][1][13], Typhoon, 1
instance = comp, \tiledRasterizer|cBufferTile0[0][1][13] , tiledRasterizer|cBufferTile0[0][1][13], Typhoon, 1
instance = comp, \SRAM|DataToSRAM~17 , SRAM|DataToSRAM~17, Typhoon, 1
instance = comp, \SRAM|DataToSRAM[13] , SRAM|DataToSRAM[13], Typhoon, 1
instance = comp, \SW[14]~input , SW[14]~input, Typhoon, 1
instance = comp, \tiledRasterizer|Add0~18 , tiledRasterizer|Add0~18, Typhoon, 1
instance = comp, \tiledRasterizer|cBufferTile1[1][1][14]~feeder , tiledRasterizer|cBufferTile1[1][1][14]~feeder, Typhoon, 1
instance = comp, \tiledRasterizer|cBufferTile1[1][1][14] , tiledRasterizer|cBufferTile1[1][1][14], Typhoon, 1
instance = comp, \tiledRasterizer|cBufferTile0[0][1][14] , tiledRasterizer|cBufferTile0[0][1][14], Typhoon, 1
instance = comp, \SRAM|DataToSRAM~18 , SRAM|DataToSRAM~18, Typhoon, 1
instance = comp, \SRAM|DataToSRAM[14] , SRAM|DataToSRAM[14], Typhoon, 1
instance = comp, \SW[15]~input , SW[15]~input, Typhoon, 1
instance = comp, \tiledRasterizer|Add0~20 , tiledRasterizer|Add0~20, Typhoon, 1
instance = comp, \tiledRasterizer|cBufferTile1[1][1][15]~feeder , tiledRasterizer|cBufferTile1[1][1][15]~feeder, Typhoon, 1
instance = comp, \tiledRasterizer|cBufferTile1[1][1][15] , tiledRasterizer|cBufferTile1[1][1][15], Typhoon, 1
instance = comp, \tiledRasterizer|cBufferTile0[0][1][15] , tiledRasterizer|cBufferTile0[0][1][15], Typhoon, 1
instance = comp, \SRAM|DataToSRAM~19 , SRAM|DataToSRAM~19, Typhoon, 1
instance = comp, \SRAM|DataToSRAM[15] , SRAM|DataToSRAM[15], Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR~15 , SRAM|SRAM_ADDR~15, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[0]~feeder , SRAM|SRAM_ADDR[0]~feeder, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[5]~16 , SRAM|SRAM_ADDR[5]~16, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[0] , SRAM|SRAM_ADDR[0], Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR~17 , SRAM|SRAM_ADDR~17, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[1]~feeder , SRAM|SRAM_ADDR[1]~feeder, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[1] , SRAM|SRAM_ADDR[1], Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR~18 , SRAM|SRAM_ADDR~18, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[2]~feeder , SRAM|SRAM_ADDR[2]~feeder, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[2] , SRAM|SRAM_ADDR[2], Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR~19 , SRAM|SRAM_ADDR~19, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[3]~feeder , SRAM|SRAM_ADDR[3]~feeder, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[3] , SRAM|SRAM_ADDR[3], Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR~20 , SRAM|SRAM_ADDR~20, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[4]~feeder , SRAM|SRAM_ADDR[4]~feeder, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[4] , SRAM|SRAM_ADDR[4], Typhoon, 1
instance = comp, \streamingxOffset[5] , streamingxOffset[5], Typhoon, 1
instance = comp, \streamTileTrigger~feeder , streamTileTrigger~feeder, Typhoon, 1
instance = comp, \SRAM|lastTrigger , SRAM|lastTrigger, Typhoon, 1
instance = comp, \SRAM|tileOffsetX[5]~0 , SRAM|tileOffsetX[5]~0, Typhoon, 1
instance = comp, \SRAM|tileOffsetX[5] , SRAM|tileOffsetX[5], Typhoon, 1
instance = comp, \SRAM|Add0~0 , SRAM|Add0~0, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[5]~21 , SRAM|SRAM_ADDR[5]~21, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[5]~feeder , SRAM|SRAM_ADDR[5]~feeder, Typhoon, 1
instance = comp, \SRAM|Add3~0 , SRAM|Add3~0, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[5] , SRAM|SRAM_ADDR[5], Typhoon, 1
instance = comp, \streamingxOffset[6] , streamingxOffset[6], Typhoon, 1
instance = comp, \SRAM|tileOffsetX[6] , SRAM|tileOffsetX[6], Typhoon, 1
instance = comp, \SRAM|Add0~2 , SRAM|Add0~2, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[6]~23 , SRAM|SRAM_ADDR[6]~23, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[6]~feeder , SRAM|SRAM_ADDR[6]~feeder, Typhoon, 1
instance = comp, \SRAM|Add3~2 , SRAM|Add3~2, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[6] , SRAM|SRAM_ADDR[6], Typhoon, 1
instance = comp, \streamingxOffset[7] , streamingxOffset[7], Typhoon, 1
instance = comp, \SRAM|tileOffsetX[7] , SRAM|tileOffsetX[7], Typhoon, 1
instance = comp, \SRAM|Add0~4 , SRAM|Add0~4, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[7]~25 , SRAM|SRAM_ADDR[7]~25, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[7]~feeder , SRAM|SRAM_ADDR[7]~feeder, Typhoon, 1
instance = comp, \SRAM|Add3~4 , SRAM|Add3~4, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[7] , SRAM|SRAM_ADDR[7], Typhoon, 1
instance = comp, \SRAM|Mult0|mult_core|romout[0][8]~0 , SRAM|Mult0|mult_core|romout[0][8]~0, Typhoon, 1
instance = comp, \streamingxOffset[8] , streamingxOffset[8], Typhoon, 1
instance = comp, \SRAM|tileOffsetX[8] , SRAM|tileOffsetX[8], Typhoon, 1
instance = comp, \SRAM|Add0~6 , SRAM|Add0~6, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[8]~27 , SRAM|SRAM_ADDR[8]~27, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[8]~feeder , SRAM|SRAM_ADDR[8]~feeder, Typhoon, 1
instance = comp, \SRAM|Mult1|mult_core|romout[0][8]~0 , SRAM|Mult1|mult_core|romout[0][8]~0, Typhoon, 1
instance = comp, \SRAM|Add3~6 , SRAM|Add3~6, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[8] , SRAM|SRAM_ADDR[8], Typhoon, 1
instance = comp, \streamingxOffset[9] , streamingxOffset[9], Typhoon, 1
instance = comp, \SRAM|tileOffsetX[9] , SRAM|tileOffsetX[9], Typhoon, 1
instance = comp, \SRAM|Add0~8 , SRAM|Add0~8, Typhoon, 1
instance = comp, \SRAM|Mult0|mult_core|romout[0][9]~1 , SRAM|Mult0|mult_core|romout[0][9]~1, Typhoon, 1
instance = comp, \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 , SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[9]~29 , SRAM|SRAM_ADDR[9]~29, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[9]~feeder , SRAM|SRAM_ADDR[9]~feeder, Typhoon, 1
instance = comp, \SRAM|Mult1|mult_core|romout[0][9]~1 , SRAM|Mult1|mult_core|romout[0][9]~1, Typhoon, 1
instance = comp, \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0 , SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0, Typhoon, 1
instance = comp, \SRAM|Add3~8 , SRAM|Add3~8, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[9] , SRAM|SRAM_ADDR[9], Typhoon, 1
instance = comp, \streamingyOffset[5] , streamingyOffset[5], Typhoon, 1
instance = comp, \SRAM|tileOffsetY[5] , SRAM|tileOffsetY[5], Typhoon, 1
instance = comp, \SRAM|Add1~0 , SRAM|Add1~0, Typhoon, 1
instance = comp, \SRAM|Mult0|mult_core|romout[0][10]~2 , SRAM|Mult0|mult_core|romout[0][10]~2, Typhoon, 1
instance = comp, \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 , SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2, Typhoon, 1
instance = comp, \SRAM|Add0~10 , SRAM|Add0~10, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[10]~31 , SRAM|SRAM_ADDR[10]~31, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[10]~feeder , SRAM|SRAM_ADDR[10]~feeder, Typhoon, 1
instance = comp, \SRAM|Mult1|mult_core|romout[0][10]~2 , SRAM|Mult1|mult_core|romout[0][10]~2, Typhoon, 1
instance = comp, \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2 , SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2, Typhoon, 1
instance = comp, \SRAM|Add3~10 , SRAM|Add3~10, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[10] , SRAM|SRAM_ADDR[10], Typhoon, 1
instance = comp, \SRAM|Mult0|mult_core|romout[0][11]~3 , SRAM|Mult0|mult_core|romout[0][11]~3, Typhoon, 1
instance = comp, \streamingyOffset[6] , streamingyOffset[6], Typhoon, 1
instance = comp, \SRAM|tileOffsetY[6] , SRAM|tileOffsetY[6], Typhoon, 1
instance = comp, \SRAM|Add1~2 , SRAM|Add1~2, Typhoon, 1
instance = comp, \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 , SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[11]~33 , SRAM|SRAM_ADDR[11]~33, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[11]~feeder , SRAM|SRAM_ADDR[11]~feeder, Typhoon, 1
instance = comp, \SRAM|Mult1|mult_core|romout[0][11]~3 , SRAM|Mult1|mult_core|romout[0][11]~3, Typhoon, 1
instance = comp, \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4 , SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4, Typhoon, 1
instance = comp, \SRAM|Add3~12 , SRAM|Add3~12, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[11] , SRAM|SRAM_ADDR[11], Typhoon, 1
instance = comp, \SRAM|Mult0|mult_core|romout[0][12]~5 , SRAM|Mult0|mult_core|romout[0][12]~5, Typhoon, 1
instance = comp, \streamingyOffset[7] , streamingyOffset[7], Typhoon, 1
instance = comp, \SRAM|tileOffsetY[7] , SRAM|tileOffsetY[7], Typhoon, 1
instance = comp, \SRAM|Add1~4 , SRAM|Add1~4, Typhoon, 1
instance = comp, \SRAM|Mult0|mult_core|romout[1][8]~4 , SRAM|Mult0|mult_core|romout[1][8]~4, Typhoon, 1
instance = comp, \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 , SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[12]~35 , SRAM|SRAM_ADDR[12]~35, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[12]~feeder , SRAM|SRAM_ADDR[12]~feeder, Typhoon, 1
instance = comp, \SRAM|Mult1|mult_core|romout[0][12]~5 , SRAM|Mult1|mult_core|romout[0][12]~5, Typhoon, 1
instance = comp, \SRAM|Mult1|mult_core|romout[1][8]~4 , SRAM|Mult1|mult_core|romout[1][8]~4, Typhoon, 1
instance = comp, \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6 , SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6, Typhoon, 1
instance = comp, \SRAM|Add3~14 , SRAM|Add3~14, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[12] , SRAM|SRAM_ADDR[12], Typhoon, 1
instance = comp, \streamingyOffset[8] , streamingyOffset[8], Typhoon, 1
instance = comp, \SRAM|tileOffsetY[8] , SRAM|tileOffsetY[8], Typhoon, 1
instance = comp, \SRAM|Add1~6 , SRAM|Add1~6, Typhoon, 1
instance = comp, \SRAM|Mult0|mult_core|romout[0][13]~7 , SRAM|Mult0|mult_core|romout[0][13]~7, Typhoon, 1
instance = comp, \SRAM|Mult0|mult_core|romout[1][9]~6 , SRAM|Mult0|mult_core|romout[1][9]~6, Typhoon, 1
instance = comp, \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 , SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8, Typhoon, 1
instance = comp, \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 , SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[13]~37 , SRAM|SRAM_ADDR[13]~37, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[13]~feeder , SRAM|SRAM_ADDR[13]~feeder, Typhoon, 1
instance = comp, \SRAM|Mult1|mult_core|romout[0][13]~7 , SRAM|Mult1|mult_core|romout[0][13]~7, Typhoon, 1
instance = comp, \SRAM|Mult1|mult_core|romout[1][9]~6 , SRAM|Mult1|mult_core|romout[1][9]~6, Typhoon, 1
instance = comp, \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8 , SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8, Typhoon, 1
instance = comp, \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 , SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0, Typhoon, 1
instance = comp, \SRAM|Add3~16 , SRAM|Add3~16, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[13] , SRAM|SRAM_ADDR[13], Typhoon, 1
instance = comp, \streamingyOffset[9] , streamingyOffset[9], Typhoon, 1
instance = comp, \SRAM|tileOffsetY[9] , SRAM|tileOffsetY[9], Typhoon, 1
instance = comp, \SRAM|Add1~8 , SRAM|Add1~8, Typhoon, 1
instance = comp, \SRAM|Mult0|mult_core|romout[1][10]~8 , SRAM|Mult0|mult_core|romout[1][10]~8, Typhoon, 1
instance = comp, \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 , SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10, Typhoon, 1
instance = comp, \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 , SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[14]~39 , SRAM|SRAM_ADDR[14]~39, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[14]~feeder , SRAM|SRAM_ADDR[14]~feeder, Typhoon, 1
instance = comp, \SRAM|Mult1|mult_core|romout[1][10]~8 , SRAM|Mult1|mult_core|romout[1][10]~8, Typhoon, 1
instance = comp, \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10 , SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10, Typhoon, 1
instance = comp, \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 , SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2, Typhoon, 1
instance = comp, \SRAM|Add3~18 , SRAM|Add3~18, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[14] , SRAM|SRAM_ADDR[14], Typhoon, 1
instance = comp, \SRAM|Mult0|mult_core|romout[1][11]~9 , SRAM|Mult0|mult_core|romout[1][11]~9, Typhoon, 1
instance = comp, \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 , SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12, Typhoon, 1
instance = comp, \SRAM|Add1~10 , SRAM|Add1~10, Typhoon, 1
instance = comp, \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 , SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[15]~41 , SRAM|SRAM_ADDR[15]~41, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[15]~feeder , SRAM|SRAM_ADDR[15]~feeder, Typhoon, 1
instance = comp, \SRAM|Mult1|mult_core|romout[1][11]~9 , SRAM|Mult1|mult_core|romout[1][11]~9, Typhoon, 1
instance = comp, \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12 , SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12, Typhoon, 1
instance = comp, \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 , SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4, Typhoon, 1
instance = comp, \SRAM|Add3~20 , SRAM|Add3~20, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[15] , SRAM|SRAM_ADDR[15], Typhoon, 1
instance = comp, \SRAM|Mult0|mult_core|romout[1][12]~10 , SRAM|Mult0|mult_core|romout[1][12]~10, Typhoon, 1
instance = comp, \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 , SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14, Typhoon, 1
instance = comp, \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 , SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[16]~43 , SRAM|SRAM_ADDR[16]~43, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[16]~feeder , SRAM|SRAM_ADDR[16]~feeder, Typhoon, 1
instance = comp, \SRAM|Mult1|mult_core|romout[1][12]~10 , SRAM|Mult1|mult_core|romout[1][12]~10, Typhoon, 1
instance = comp, \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14 , SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14, Typhoon, 1
instance = comp, \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 , SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6, Typhoon, 1
instance = comp, \SRAM|Add3~22 , SRAM|Add3~22, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[16] , SRAM|SRAM_ADDR[16], Typhoon, 1
instance = comp, \SRAM|Mult0|mult_core|romout[1][13]~11 , SRAM|Mult0|mult_core|romout[1][13]~11, Typhoon, 1
instance = comp, \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 , SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16, Typhoon, 1
instance = comp, \SRAM|Mult0|mult_core|romout[2][9]~12 , SRAM|Mult0|mult_core|romout[2][9]~12, Typhoon, 1
instance = comp, \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 , SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[17]~45 , SRAM|SRAM_ADDR[17]~45, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[17]~feeder , SRAM|SRAM_ADDR[17]~feeder, Typhoon, 1
instance = comp, \SRAM|Mult1|mult_core|romout[1][13]~11 , SRAM|Mult1|mult_core|romout[1][13]~11, Typhoon, 1
instance = comp, \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16 , SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16, Typhoon, 1
instance = comp, \SRAM|Mult1|mult_core|romout[2][9]~12 , SRAM|Mult1|mult_core|romout[2][9]~12, Typhoon, 1
instance = comp, \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 , SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8, Typhoon, 1
instance = comp, \SRAM|Add3~24 , SRAM|Add3~24, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[17] , SRAM|SRAM_ADDR[17], Typhoon, 1
instance = comp, \SRAM|Mult0|mult_core|romout[2][10]~13 , SRAM|Mult0|mult_core|romout[2][10]~13, Typhoon, 1
instance = comp, \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 , SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[18]~47 , SRAM|SRAM_ADDR[18]~47, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[18]~feeder , SRAM|SRAM_ADDR[18]~feeder, Typhoon, 1
instance = comp, \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 , SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10, Typhoon, 1
instance = comp, \SRAM|Add3~26 , SRAM|Add3~26, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[18] , SRAM|SRAM_ADDR[18], Typhoon, 1
instance = comp, \SRAM|Mult0|mult_core|romout[2][11] , SRAM|Mult0|mult_core|romout[2][11], Typhoon, 1
instance = comp, \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12 , SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[19]~49 , SRAM|SRAM_ADDR[19]~49, Typhoon, 1
instance = comp, \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12 , SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12, Typhoon, 1
instance = comp, \SRAM|Add3~28 , SRAM|Add3~28, Typhoon, 1
instance = comp, \SRAM|SRAM_ADDR[19] , SRAM|SRAM_ADDR[19], Typhoon, 1
instance = comp, \LEDR~3 , LEDR~3, Typhoon, 1
instance = comp, \LEDR~4 , LEDR~4, Typhoon, 1
instance = comp, \SRAM_DQ[0]~input , SRAM_DQ[0]~input, Typhoon, 1
instance = comp, \SRAM|VGA_R[3] , SRAM|VGA_R[3], Typhoon, 1
instance = comp, \SRAM_DQ[1]~input , SRAM_DQ[1]~input, Typhoon, 1
instance = comp, \SRAM|VGA_R[4] , SRAM|VGA_R[4], Typhoon, 1
instance = comp, \SRAM_DQ[2]~input , SRAM_DQ[2]~input, Typhoon, 1
instance = comp, \SRAM|VGA_R[5]~feeder , SRAM|VGA_R[5]~feeder, Typhoon, 1
instance = comp, \SRAM|VGA_R[5] , SRAM|VGA_R[5], Typhoon, 1
instance = comp, \SRAM_DQ[3]~input , SRAM_DQ[3]~input, Typhoon, 1
instance = comp, \SRAM|VGA_R[6] , SRAM|VGA_R[6], Typhoon, 1
instance = comp, \SRAM_DQ[4]~input , SRAM_DQ[4]~input, Typhoon, 1
instance = comp, \SRAM|VGA_R[7]~feeder , SRAM|VGA_R[7]~feeder, Typhoon, 1
instance = comp, \SRAM|VGA_R[7] , SRAM|VGA_R[7], Typhoon, 1
instance = comp, \SRAM_DQ[5]~input , SRAM_DQ[5]~input, Typhoon, 1
instance = comp, \SRAM|VGA_G[2]~feeder , SRAM|VGA_G[2]~feeder, Typhoon, 1
instance = comp, \SRAM|VGA_G[2] , SRAM|VGA_G[2], Typhoon, 1
instance = comp, \SRAM_DQ[6]~input , SRAM_DQ[6]~input, Typhoon, 1
instance = comp, \SRAM|VGA_G[3]~feeder , SRAM|VGA_G[3]~feeder, Typhoon, 1
instance = comp, \SRAM|VGA_G[3] , SRAM|VGA_G[3], Typhoon, 1
instance = comp, \SRAM_DQ[7]~input , SRAM_DQ[7]~input, Typhoon, 1
instance = comp, \SRAM|VGA_G[4]~feeder , SRAM|VGA_G[4]~feeder, Typhoon, 1
instance = comp, \SRAM|VGA_G[4] , SRAM|VGA_G[4], Typhoon, 1
instance = comp, \SRAM_DQ[8]~input , SRAM_DQ[8]~input, Typhoon, 1
instance = comp, \SRAM|VGA_G[5]~feeder , SRAM|VGA_G[5]~feeder, Typhoon, 1
instance = comp, \SRAM|VGA_G[5] , SRAM|VGA_G[5], Typhoon, 1
instance = comp, \SRAM_DQ[9]~input , SRAM_DQ[9]~input, Typhoon, 1
instance = comp, \SRAM|VGA_G[6]~feeder , SRAM|VGA_G[6]~feeder, Typhoon, 1
instance = comp, \SRAM|VGA_G[6] , SRAM|VGA_G[6], Typhoon, 1
instance = comp, \SRAM_DQ[10]~input , SRAM_DQ[10]~input, Typhoon, 1
instance = comp, \SRAM|VGA_G[7] , SRAM|VGA_G[7], Typhoon, 1
instance = comp, \SRAM_DQ[11]~input , SRAM_DQ[11]~input, Typhoon, 1
instance = comp, \SRAM|VGA_B[3]~feeder , SRAM|VGA_B[3]~feeder, Typhoon, 1
instance = comp, \SRAM|VGA_B[3] , SRAM|VGA_B[3], Typhoon, 1
instance = comp, \SRAM_DQ[12]~input , SRAM_DQ[12]~input, Typhoon, 1
instance = comp, \SRAM|VGA_B[4]~feeder , SRAM|VGA_B[4]~feeder, Typhoon, 1
instance = comp, \SRAM|VGA_B[4] , SRAM|VGA_B[4], Typhoon, 1
instance = comp, \SRAM_DQ[13]~input , SRAM_DQ[13]~input, Typhoon, 1
instance = comp, \SRAM|VGA_B[5]~feeder , SRAM|VGA_B[5]~feeder, Typhoon, 1
instance = comp, \SRAM|VGA_B[5] , SRAM|VGA_B[5], Typhoon, 1
instance = comp, \SRAM_DQ[14]~input , SRAM_DQ[14]~input, Typhoon, 1
instance = comp, \SRAM|VGA_B[6]~feeder , SRAM|VGA_B[6]~feeder, Typhoon, 1
instance = comp, \SRAM|VGA_B[6] , SRAM|VGA_B[6], Typhoon, 1
instance = comp, \SRAM_DQ[15]~input , SRAM_DQ[15]~input, Typhoon, 1
instance = comp, \SRAM|VGA_B[7]~feeder , SRAM|VGA_B[7]~feeder, Typhoon, 1
instance = comp, \SRAM|VGA_B[7] , SRAM|VGA_B[7], Typhoon, 1
instance = comp, \VGAtiming|always1~2 , VGAtiming|always1~2, Typhoon, 1
instance = comp, \VGAtiming|always1~3 , VGAtiming|always1~3, Typhoon, 1
instance = comp, \VGAtiming|VGA_HS , VGAtiming|VGA_HS, Typhoon, 1
instance = comp, \VGAtiming|always1~4 , VGAtiming|always1~4, Typhoon, 1
instance = comp, \VGAtiming|always1~5 , VGAtiming|always1~5, Typhoon, 1
instance = comp, \VGAtiming|VGA_VS , VGAtiming|VGA_VS, Typhoon, 1
instance = comp, \KEY[1]~input , KEY[1]~input, Typhoon, 1
instance = comp, \KEY[2]~input , KEY[2]~input, Typhoon, 1
instance = comp, \KEY[3]~input , KEY[3]~input, Typhoon, 1
instance = comp, \SW[16]~input , SW[16]~input, Typhoon, 1
instance = comp, \SW[17]~input , SW[17]~input, Typhoon, 1
instance = comp, \KEY[0]~input , KEY[0]~input, Typhoon, 1
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, Typhoon, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, Typhoon, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, Typhoon, 1
