
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version N-2017.09-SP2 for linux64 - Nov 27, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/rain/.synopsys_dv_prefs.tcl
#======================================================
#
# Synopsys Synthesis Scripts (Design Vision dctcl mode)
#
#======================================================
#======================================================
#  Set Libraries
#======================================================   
source /usr/cad/Design_Kit/synopsys_dc.setup
Information: Variable 'hdlin_translate_off_skip_text' is obsolete and is being ignored. (INFO-100)
Information: Variable 'hdlin_enable_presto_for_vhdl' is obsolete and is being ignored. (INFO-100)
Information: Variable 'hdlin_enable_presto_for_vhdl' is obsolete and is being ignored. (INFO-100)
1
#======================================================
#  Global Parameters
#======================================================
set DESIGN "Inside"
Inside
set clk_period 8.0
8.0
set IN_DLY  [expr 0.5*$clk_period]
4.0
set OUT_DLY [expr 0.5*$clk_period]
4.0
#set hdlin_ff_always_sync_set_reset true
#======================================================
#  Read RTL Code
#======================================================
read_sverilog { $DESIGN\.v }
Loading db file '/usr/cad/Design_Kit/CBDK_IC_Contest_v2.5/SynopsysDC/db/slow.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/gtech.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/standard.sldb'
  Loading link library 'slow'
  Loading link library 'gtech'
Loading sverilog file '/home/rain/IC_contest/2023_grad_cell/2023_grad_cell/is_inside/Inside.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/rain/IC_contest/2023_grad_cell/2023_grad_cell/is_inside/Inside.v
Warning:  /home/rain/IC_contest/2023_grad_cell/2023_grad_cell/is_inside/Inside.v:9: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/rain/IC_contest/2023_grad_cell/2023_grad_cell/is_inside/Inside.v:10: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/rain/IC_contest/2023_grad_cell/2023_grad_cell/is_inside/Inside.v:12: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/rain/IC_contest/2023_grad_cell/2023_grad_cell/is_inside/Inside.v:13: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Current design is now '/home/rain/IC_contest/2023_grad_cell/2023_grad_cell/is_inside/Inside.db:Inside'
Loaded 1 design.
Current design is 'Inside'.
Inside
current_design $DESIGN
Current design is 'Inside'.
{Inside}
#======================================================
#  Global Setting
#======================================================
#======================================================
#  Set Design Constraints
#======================================================
#create_clock -name "clk" -period $clk_period clk
#set_ideal_network -no_propagate clk
#set_input_delay  $IN_DLY -clock clk [all_inputs]
#set_output_delay $OUT_DLY  -clock clk [all_outputs]
#set_input_delay 0 -clock clk clk
#set_input_delay 0 -clock clk rst_n
#set_load 0.05 [all_outputs]
#set_dont_use slow/JKFF*
#======================================================
#  Optimization
#======================================================
uniquify
1
check_design > Report/$DESIGN\.check
Error: could not open output redirect file "Report/Inside.check" (CMD-015)
set_fix_multiple_port_nets -all -buffer_constants
1
#set_fix_hold [all_clocks]
#compile_ultra -area
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | N-2017.09-DWBB_201709.2 |     *     |
| Licensed DW Building Blocks        | N-2017.09-DWBB_201709.2 |     *     |
============================================================================


Information: There are 2 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Inside'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'Inside' has no optimization constraints set. (OPT-108)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'Inside_DW01_cmp2_0'
  Processing 'Inside_DW01_add_0'
  Processing 'Inside_DW01_inc_0'
  Processing 'Inside_DW01_sub_0'
  Processing 'Inside_DW01_sub_1'
  Processing 'Inside_DW01_inc_1'
  Processing 'Inside_DW01_sub_2'
  Processing 'Inside_DW01_sub_3'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'Inside'
  Mapping 'Inside'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     519.4      0.00       0.0       0.0                          
    0:00:01     519.4      0.00       0.0       0.0                          
    0:00:01     519.4      0.00       0.0       0.0                          
    0:00:01     519.4      0.00       0.0       0.0                          
    0:00:01     519.4      0.00       0.0       0.0                          
    0:00:01     519.4      0.00       0.0       0.0                          
    0:00:01     519.4      0.00       0.0       0.0                          
    0:00:01     519.4      0.00       0.0       0.0                          
    0:00:01     519.4      0.00       0.0       0.0                          
    0:00:01     519.4      0.00       0.0       0.0                          
    0:00:01     519.4      0.00       0.0       0.0                          
    0:00:01     519.4      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     519.4      0.00       0.0       0.0                          
    0:00:01     519.4      0.00       0.0       0.0                          
    0:00:01     519.4      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     519.4      0.00       0.0       0.0                          
    0:00:01     519.4      0.00       0.0       0.0                          
    0:00:01     519.4      0.00       0.0       0.0                          
    0:00:01     519.4      0.00       0.0       0.0                          
    0:00:01     519.4      0.00       0.0       0.0                          
    0:00:01     519.4      0.00       0.0       0.0                          
    0:00:01     519.4      0.00       0.0       0.0                          
    0:00:01     519.4      0.00       0.0       0.0                          
    0:00:01     519.4      0.00       0.0       0.0                          
    0:00:01     519.4      0.00       0.0       0.0                          
    0:00:01     519.4      0.00       0.0       0.0                          
Loading db file '/usr/cad/Design_Kit/CBDK_IC_Contest_v2.5/SynopsysDC/db/slow.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
#======================================================
#  Output Reports
#======================================================
report_timing            >  Report1/$DESIGN\_timing.log
report_area              >  Report1/$DESIGN\_area.log
report_power             >  Report1/$DESIGN\_power.log
report_resource          >  Report1/$DESIGN\_resource.log
#======================================================
#  Change Naming Rule
#======================================================
set bus_inference_style "%s\[%d\]"
%s[%d]
set bus_naming_style "%s\[%d\]"
%s[%d]
set hdlout_internal_busses true
true
change_names -hierarchy -rule verilog
1
define_name_rules name_rule -allowed "a-z A-Z 0-9 _" -max_length 255 -type cell
1
define_name_rules name_rule -allowed "a-z A-Z 0-9 _[]" -max_length 255 -type net
1
define_name_rules name_rule -map {{"\\*cell\\*" "cell"}}
1
change_names -hierarchy -rules name_rule
1
#======================================================
#  Output Results
#======================================================
set verilogout_higher_designs_first true
true
write -format verilog -output Netlist/$DESIGN\_SYN.v -hierarchy
Writing verilog file '/home/rain/IC_contest/2023_grad_cell/2023_grad_cell/is_inside/Netlist/Inside_SYN.v'.
1
write_sdf -version 3.0 -context verilog -load_delay cell Netlist/$DESIGN\_SYN.sdf -significant_digits 6
Information: Writing timing information to file '/home/rain/IC_contest/2023_grad_cell/2023_grad_cell/is_inside/Netlist/Inside_SYN.sdf'. (WT-3)
1
write_sdc Netlist/$DESIGN\_SYN.sdc
1
#======================================================
#  Finish and Quit
#======================================================
exit

Thank you...
