ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"at32f435_437_misc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.nvic_system_reset,"ax",%progbits
  18              		.align	1
  19              		.global	nvic_system_reset
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	nvic_system_reset:
  25              	.LFB133:
  26              		.file 1 "bsp/libraries/drivers/src/at32f435_437_misc.c"
   1:bsp/libraries/drivers/src/at32f435_437_misc.c **** /**
   2:bsp/libraries/drivers/src/at32f435_437_misc.c ****   **************************************************************************
   3:bsp/libraries/drivers/src/at32f435_437_misc.c ****   * @file     at32f435_437_misc.c
   4:bsp/libraries/drivers/src/at32f435_437_misc.c ****   * @brief    contains all the functions for the misc firmware library
   5:bsp/libraries/drivers/src/at32f435_437_misc.c ****   **************************************************************************
   6:bsp/libraries/drivers/src/at32f435_437_misc.c ****   *                       Copyright notice & Disclaimer
   7:bsp/libraries/drivers/src/at32f435_437_misc.c ****   *
   8:bsp/libraries/drivers/src/at32f435_437_misc.c ****   * The software Board Support Package (BSP) that is made available to
   9:bsp/libraries/drivers/src/at32f435_437_misc.c ****   * download from Artery official website is the copyrighted work of Artery.
  10:bsp/libraries/drivers/src/at32f435_437_misc.c ****   * Artery authorizes customers to use, copy, and distribute the BSP
  11:bsp/libraries/drivers/src/at32f435_437_misc.c ****   * software and its related documentation for the purpose of design and
  12:bsp/libraries/drivers/src/at32f435_437_misc.c ****   * development in conjunction with Artery microcontrollers. Use of the
  13:bsp/libraries/drivers/src/at32f435_437_misc.c ****   * software is governed by this copyright notice and the following disclaimer.
  14:bsp/libraries/drivers/src/at32f435_437_misc.c ****   *
  15:bsp/libraries/drivers/src/at32f435_437_misc.c ****   * THIS SOFTWARE IS PROVIDED ON "AS IS" BASIS WITHOUT WARRANTIES,
  16:bsp/libraries/drivers/src/at32f435_437_misc.c ****   * GUARANTEES OR REPRESENTATIONS OF ANY KIND. ARTERY EXPRESSLY DISCLAIMS,
  17:bsp/libraries/drivers/src/at32f435_437_misc.c ****   * TO THE FULLEST EXTENT PERMITTED BY LAW, ALL EXPRESS, IMPLIED OR
  18:bsp/libraries/drivers/src/at32f435_437_misc.c ****   * STATUTORY OR OTHER WARRANTIES, GUARANTEES OR REPRESENTATIONS,
  19:bsp/libraries/drivers/src/at32f435_437_misc.c ****   * INCLUDING BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY,
  20:bsp/libraries/drivers/src/at32f435_437_misc.c ****   * FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT.
  21:bsp/libraries/drivers/src/at32f435_437_misc.c ****   *
  22:bsp/libraries/drivers/src/at32f435_437_misc.c ****   **************************************************************************
  23:bsp/libraries/drivers/src/at32f435_437_misc.c ****   */
  24:bsp/libraries/drivers/src/at32f435_437_misc.c **** 
  25:bsp/libraries/drivers/src/at32f435_437_misc.c **** /* includes ------------------------------------------------------------------*/
  26:bsp/libraries/drivers/src/at32f435_437_misc.c **** #include "at32f435_437_conf.h"
  27:bsp/libraries/drivers/src/at32f435_437_misc.c **** 
  28:bsp/libraries/drivers/src/at32f435_437_misc.c **** /** @addtogroup AT32F435_437_periph_driver
  29:bsp/libraries/drivers/src/at32f435_437_misc.c ****   * @{
  30:bsp/libraries/drivers/src/at32f435_437_misc.c ****   */
  31:bsp/libraries/drivers/src/at32f435_437_misc.c **** 
  32:bsp/libraries/drivers/src/at32f435_437_misc.c **** /** @defgroup MISC
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 2


  33:bsp/libraries/drivers/src/at32f435_437_misc.c ****   * @brief MISC driver modules
  34:bsp/libraries/drivers/src/at32f435_437_misc.c ****   * @{
  35:bsp/libraries/drivers/src/at32f435_437_misc.c ****   */
  36:bsp/libraries/drivers/src/at32f435_437_misc.c **** 
  37:bsp/libraries/drivers/src/at32f435_437_misc.c **** #ifdef MISC_MODULE_ENABLED
  38:bsp/libraries/drivers/src/at32f435_437_misc.c **** 
  39:bsp/libraries/drivers/src/at32f435_437_misc.c **** /** @defgroup MISC_private_functions
  40:bsp/libraries/drivers/src/at32f435_437_misc.c ****   * @{
  41:bsp/libraries/drivers/src/at32f435_437_misc.c ****   */
  42:bsp/libraries/drivers/src/at32f435_437_misc.c **** 
  43:bsp/libraries/drivers/src/at32f435_437_misc.c **** #define AIRCR_VECTKEY_MASK    ((uint32_t)0x05FA0000)
  44:bsp/libraries/drivers/src/at32f435_437_misc.c **** 
  45:bsp/libraries/drivers/src/at32f435_437_misc.c **** /**
  46:bsp/libraries/drivers/src/at32f435_437_misc.c ****   * @brief  system reset
  47:bsp/libraries/drivers/src/at32f435_437_misc.c ****   * @param  none
  48:bsp/libraries/drivers/src/at32f435_437_misc.c ****   * @retval none
  49:bsp/libraries/drivers/src/at32f435_437_misc.c ****   */
  50:bsp/libraries/drivers/src/at32f435_437_misc.c **** void nvic_system_reset(void)
  51:bsp/libraries/drivers/src/at32f435_437_misc.c **** {
  27              		.loc 1 51 1 view -0
  28              		.cfi_startproc
  29              		@ Volatile: function does not return.
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  52:bsp/libraries/drivers/src/at32f435_437_misc.c ****   NVIC_SystemReset();
  33              		.loc 1 52 3 view .LVU1
  34              	.LBB20:
  35              	.LBI20:
  36              		.file 2 "bsp/libraries/cmsis/cm4/core_support/core_cm4.h"
   1:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /**************************************************************************
   2:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  * @file     core_cm4.h
   3:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  * @version  V5.1.1
   5:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  * @date     27. March 2020
   6:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  ******************************************************************************/
   7:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /*
   8:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  * Copyright (c) 2009-2020 Arm Limited. All rights reserved.
   9:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  *
  10:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  *
  12:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  * not use this file except in compliance with the License.
  14:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  * You may obtain a copy of the License at
  15:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  *
  16:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  *
  18:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  * limitations under the License.
  23:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  */
  24:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
  25:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #elif defined (__clang__)
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 3


  28:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #endif
  30:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
  31:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
  34:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #include <stdint.h>
  35:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
  36:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #ifdef __cplusplus
  37:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  extern "C" {
  38:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #endif
  39:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
  40:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /**
  41:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
  44:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
  47:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
  50:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  */
  53:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
  54:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
  55:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /*******************************************************************************
  56:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  *                 CMSIS definitions
  57:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  ******************************************************************************/
  58:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /**
  59:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \ingroup Cortex_M4
  60:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   @{
  61:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  */
  62:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
  63:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #include "cmsis_version.h"
  64:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
  65:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* CMSIS CM4 definitions */
  66:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
  71:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
  73:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** */
  76:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #if defined ( __CC_ARM )
  77:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****       #define __FPU_USED       1U
  80:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     #else
  81:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****       #define __FPU_USED       0U
  83:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     #endif
  84:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #else
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 4


  85:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     #define __FPU_USED         0U
  86:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #endif
  87:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
  88:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #if defined __ARM_FP
  90:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****       #define __FPU_USED       1U
  92:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     #else
  93:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****       #define __FPU_USED       0U
  95:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     #endif
  96:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #else
  97:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     #define __FPU_USED         0U
  98:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #endif
  99:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 100:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #elif defined ( __GNUC__ )
 101:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****       #define __FPU_USED       1U
 104:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     #else
 105:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****       #define __FPU_USED       0U
 107:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     #endif
 108:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #else
 109:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     #define __FPU_USED         0U
 110:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #endif
 111:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 112:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #if defined __ARMVFP__
 114:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****       #define __FPU_USED       1U
 116:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     #else
 117:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****       #define __FPU_USED       0U
 119:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     #endif
 120:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #else
 121:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     #define __FPU_USED         0U
 122:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #endif
 123:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 124:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****       #define __FPU_USED       1U
 128:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     #else
 129:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****       #define __FPU_USED       0U
 131:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     #endif
 132:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #else
 133:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     #define __FPU_USED         0U
 134:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #endif
 135:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 136:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #elif defined ( __TASKING__ )
 137:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #if defined __FPU_VFP__
 138:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****       #define __FPU_USED       1U
 140:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     #else
 141:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 5


 142:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****       #define __FPU_USED       0U
 143:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     #endif
 144:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #else
 145:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     #define __FPU_USED         0U
 146:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #endif
 147:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 148:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #elif defined ( __CSMC__ )
 149:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****       #define __FPU_USED       1U
 152:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     #else
 153:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****       #define __FPU_USED       0U
 155:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     #endif
 156:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #else
 157:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     #define __FPU_USED         0U
 158:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #endif
 159:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 160:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #endif
 161:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 162:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 164:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 165:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #ifdef __cplusplus
 166:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** }
 167:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #endif
 168:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 169:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 171:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 173:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 176:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #ifdef __cplusplus
 177:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  extern "C" {
 178:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #endif
 179:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 180:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* check device defines and use defaults */
 181:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #ifndef __CM4_REV
 183:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #endif
 186:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 187:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #endif
 191:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 192:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #endif
 196:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 197:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #ifndef __VTOR_PRESENT
 198:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     #define __VTOR_PRESENT             1U
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 6


 199:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     #warning "__VTOR_PRESENT not defined in device header file; using default!"
 200:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #endif
 201:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 202:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 203:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 204:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 205:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #endif
 206:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 207:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 208:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 209:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 210:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #endif
 211:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #endif
 212:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 213:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 214:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /**
 215:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 216:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 217:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 218:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     \li to specify the access to peripheral variables.
 219:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 220:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** */
 221:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #ifdef __cplusplus
 222:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 223:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #else
 224:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 225:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #endif
 226:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 227:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 228:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 229:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* following defines should be used for structure members */
 230:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 231:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 232:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 233:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 234:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /*@} end of group Cortex_M4 */
 235:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 236:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 237:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 238:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /*******************************************************************************
 239:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  *                 Register Abstraction
 240:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   Core Register contain:
 241:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   - Core Register
 242:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   - Core NVIC Register
 243:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   - Core SCB Register
 244:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   - Core SysTick Register
 245:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   - Core Debug Register
 246:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   - Core MPU Register
 247:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   - Core FPU Register
 248:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  ******************************************************************************/
 249:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /**
 250:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 251:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 252:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** */
 253:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 254:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /**
 255:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \ingroup    CMSIS_core_register
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 7


 256:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 257:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief      Core Register type definitions.
 258:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   @{
 259:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  */
 260:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 261:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /**
 262:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 263:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  */
 264:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** typedef union
 265:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** {
 266:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   struct
 267:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   {
 268:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 269:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 270:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 271:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 272:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 273:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 274:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 275:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 276:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 277:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 278:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** } APSR_Type;
 279:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 280:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* APSR Register Definitions */
 281:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 282:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 283:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 284:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 285:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 286:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 287:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 288:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 289:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 290:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 291:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 292:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 293:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 294:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 295:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 296:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 297:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 298:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 299:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 300:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /**
 301:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 302:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  */
 303:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** typedef union
 304:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** {
 305:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   struct
 306:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   {
 307:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 308:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 309:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 310:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 311:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** } IPSR_Type;
 312:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 8


 313:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* IPSR Register Definitions */
 314:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 315:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 316:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 317:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 318:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /**
 319:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 320:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  */
 321:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** typedef union
 322:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** {
 323:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   struct
 324:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   {
 325:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 326:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 327:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 328:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 329:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 330:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 331:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 332:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 333:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 334:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 335:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 336:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 337:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 338:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 339:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** } xPSR_Type;
 340:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 341:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* xPSR Register Definitions */
 342:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 343:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 344:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 345:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 346:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 347:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 348:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 349:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 350:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 351:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 352:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 353:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 354:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 355:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 356:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 357:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 358:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 359:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 360:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 361:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 362:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 363:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 364:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 365:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 366:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 367:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 368:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 369:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 9


 370:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 371:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 372:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 373:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /**
 374:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 375:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  */
 376:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** typedef union
 377:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** {
 378:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   struct
 379:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   {
 380:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 381:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 382:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 383:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 384:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 385:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 386:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** } CONTROL_Type;
 387:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 388:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* CONTROL Register Definitions */
 389:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 390:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 391:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 392:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 393:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 394:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 395:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 396:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 397:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 398:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /*@} end of group CMSIS_CORE */
 399:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 400:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 401:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /**
 402:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \ingroup    CMSIS_core_register
 403:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 404:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 405:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   @{
 406:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  */
 407:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 408:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /**
 409:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 410:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  */
 411:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** typedef struct
 412:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** {
 413:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 414:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED0[24U];
 415:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 416:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED1[24U];
 417:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 418:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED2[24U];
 419:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 420:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED3[24U];
 421:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 422:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED4[56U];
 423:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 424:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED5[644U];
 425:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 426:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** }  NVIC_Type;
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 10


 427:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 428:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 429:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 430:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 431:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 432:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 433:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 434:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 435:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /**
 436:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \ingroup  CMSIS_core_register
 437:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 438:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 439:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   @{
 440:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  */
 441:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 442:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /**
 443:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 444:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  */
 445:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** typedef struct
 446:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** {
 447:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 448:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 449:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 450:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 451:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 452:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 453:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 454:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 455:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 456:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 457:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 458:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 459:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 460:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 461:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 462:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 463:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 464:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 465:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 466:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED0[5U];
 467:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 468:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** } SCB_Type;
 469:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 470:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* SCB CPUID Register Definitions */
 471:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 472:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 473:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 474:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 475:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 476:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 477:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 478:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 479:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 480:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 481:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 482:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 483:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 11


 484:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 485:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 486:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 487:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 488:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 489:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 490:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 491:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 492:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 493:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 494:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 495:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 496:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 497:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 498:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 499:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 500:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 501:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 502:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 503:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 504:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 505:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 506:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 507:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 508:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 509:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 510:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 511:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 512:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 513:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 514:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 515:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 516:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 517:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 518:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 519:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 520:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 521:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 522:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 523:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 524:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 525:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 526:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 527:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 528:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 529:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 530:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 531:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 532:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 533:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 534:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 535:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 536:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 537:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 538:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 539:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 540:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 12


 541:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 542:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 543:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* SCB System Control Register Definitions */
 544:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 545:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 546:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 547:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 548:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 549:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 550:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 551:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 552:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 553:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 554:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 555:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 556:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 557:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 558:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 559:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 560:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 561:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 562:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 563:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 564:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 565:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 566:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 567:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 568:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 569:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 570:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 571:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 572:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 573:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 574:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 575:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 576:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 577:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 578:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 579:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 580:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 581:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 582:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 583:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 584:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 585:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 586:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 587:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 588:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 589:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 590:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 591:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 592:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 593:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 594:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 595:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 596:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 597:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 13


 598:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 599:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 600:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 601:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 602:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 603:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 604:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 605:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 606:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 607:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 608:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 609:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 610:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 611:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 612:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 613:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 614:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 615:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 616:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 617:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 618:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 619:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 620:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 621:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 622:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 623:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 624:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 625:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 626:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 627:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 628:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 629:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 630:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 631:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 632:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 633:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 634:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 635:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 636:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 637:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 638:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 639:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 640:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 641:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 642:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 643:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 644:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 645:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 646:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 647:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 648:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 649:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 650:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 651:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 652:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 653:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 654:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 14


 655:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 656:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 657:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 658:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 659:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 660:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 661:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 662:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 663:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 664:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 665:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 666:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 667:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 668:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 669:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 670:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 671:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 672:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 673:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 674:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 675:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 676:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 677:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 678:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 679:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 680:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 681:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 682:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 683:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 684:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 685:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 686:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 687:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 688:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 689:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 690:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 691:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 692:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 693:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 694:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 695:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 696:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 697:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 698:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 699:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 700:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 701:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 702:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 703:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 704:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 705:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 706:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 707:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 708:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 709:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 710:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 711:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /*@} end of group CMSIS_SCB */
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 15


 712:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 713:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 714:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /**
 715:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \ingroup  CMSIS_core_register
 716:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 717:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 718:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   @{
 719:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  */
 720:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 721:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /**
 722:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 723:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  */
 724:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** typedef struct
 725:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** {
 726:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED0[1U];
 727:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 728:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 729:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** } SCnSCB_Type;
 730:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 731:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 732:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 733:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 734:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 735:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* Auxiliary Control Register Definitions */
 736:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 737:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 738:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 739:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 740:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 741:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 742:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 743:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 744:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 745:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 746:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 747:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 748:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 749:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 750:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 751:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 752:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 753:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 754:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /**
 755:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \ingroup  CMSIS_core_register
 756:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 757:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 758:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   @{
 759:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  */
 760:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 761:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /**
 762:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 763:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  */
 764:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** typedef struct
 765:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** {
 766:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 767:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 768:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 16


 769:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 770:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** } SysTick_Type;
 771:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 772:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 773:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 774:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 775:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 776:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 777:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 778:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 779:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 780:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 781:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 782:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 783:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 784:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 785:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* SysTick Reload Register Definitions */
 786:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 787:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 788:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 789:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* SysTick Current Register Definitions */
 790:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 791:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 792:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 793:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* SysTick Calibration Register Definitions */
 794:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 795:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 796:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 797:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 798:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 799:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 800:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 801:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 802:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 803:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 804:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 805:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 806:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /**
 807:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \ingroup  CMSIS_core_register
 808:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 809:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 810:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   @{
 811:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  */
 812:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 813:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /**
 814:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 815:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  */
 816:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** typedef struct
 817:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** {
 818:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __OM  union
 819:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   {
 820:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 821:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 822:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 823:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 824:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED0[864U];
 825:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 17


 826:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED1[15U];
 827:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 828:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED2[15U];
 829:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 830:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED3[32U];
 831:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED4[43U];
 832:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 833:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 834:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED5[6U];
 835:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 836:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 837:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 838:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 839:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 840:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 841:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 842:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 843:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 844:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 845:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 846:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 847:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** } ITM_Type;
 848:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 849:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 850:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 851:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 852:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 853:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* ITM Trace Control Register Definitions */
 854:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 855:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 856:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 857:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 858:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 859:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 860:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 861:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 862:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 863:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 864:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 865:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 866:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 867:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 868:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 869:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 870:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 871:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 872:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 873:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 874:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 875:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 876:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 877:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 878:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 879:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 880:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 881:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* ITM Lock Status Register Definitions */
 882:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 18


 883:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 884:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 885:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 886:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 887:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 888:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 889:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 890:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 891:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 892:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 893:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 894:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /**
 895:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \ingroup  CMSIS_core_register
 896:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 897:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 898:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   @{
 899:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  */
 900:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 901:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /**
 902:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 903:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  */
 904:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** typedef struct
 905:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** {
 906:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 907:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 908:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 909:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 910:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 911:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 912:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 913:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 914:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 915:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 916:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 917:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED0[1U];
 918:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 919:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 920:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 921:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED1[1U];
 922:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 923:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 924:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 925:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED2[1U];
 926:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 927:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 928:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 929:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** } DWT_Type;
 930:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 931:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* DWT Control Register Definitions */
 932:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 933:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 934:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 935:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 936:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 937:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 938:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 939:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 19


 940:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 941:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 942:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 943:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 944:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 945:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 946:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 947:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 948:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 949:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 950:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 951:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 952:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 953:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 954:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 955:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 956:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 957:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 958:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 959:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 960:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 961:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 962:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 963:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 964:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 965:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 966:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 967:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 968:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 969:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 970:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 971:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 972:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 973:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 974:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 975:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 976:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 977:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 978:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 979:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 980:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 981:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 982:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 983:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 984:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 985:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 986:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* DWT CPI Count Register Definitions */
 987:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 988:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 989:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 990:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 991:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 992:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 993:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 994:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* DWT Sleep Count Register Definitions */
 995:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 996:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 20


 997:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 998:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* DWT LSU Count Register Definitions */
 999:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1000:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1001:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1002:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1003:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1004:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1005:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1006:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1007:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1008:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1009:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1010:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1011:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1012:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1013:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1014:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1015:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1016:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1017:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1018:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1019:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1020:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1021:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1022:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1023:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1024:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1025:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1026:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1027:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1028:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1029:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1030:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1031:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1032:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1033:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1034:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1035:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1036:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1037:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1038:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1039:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1040:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1041:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1042:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \ingroup  CMSIS_core_register
1043:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1044:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1045:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   @{
1046:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  */
1047:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1048:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1049:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1050:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  */
1051:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** typedef struct
1052:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** {
1053:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 21


1054:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1055:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED0[2U];
1056:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1057:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED1[55U];
1058:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1059:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED2[131U];
1060:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1061:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1062:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1063:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED3[759U];
1064:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1065:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1066:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1067:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED4[1U];
1068:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1069:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1070:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1071:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED5[39U];
1072:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1073:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1074:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED7[8U];
1075:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1076:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1077:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** } TPI_Type;
1078:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1079:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1080:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1081:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1082:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1083:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1084:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1085:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1086:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1087:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1088:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1089:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1090:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1091:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1092:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1093:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1094:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1095:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1096:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1097:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1098:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1099:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1100:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1101:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1102:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1103:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1104:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1105:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1106:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1107:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1108:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1109:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1110:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 22


1111:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1112:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1113:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1114:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1115:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1116:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1117:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1118:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1119:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1120:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1121:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1122:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1123:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1124:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1125:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1126:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1127:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1128:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1129:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1130:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1131:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1132:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1133:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1134:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1135:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1136:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1137:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1138:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1139:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1140:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1141:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1142:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1143:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1144:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1145:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1146:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1147:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1148:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1149:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1150:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1151:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1152:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1153:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1154:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1155:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1156:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1157:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1158:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1159:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1160:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1161:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1162:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1163:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1164:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1165:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1166:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1167:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 23


1168:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1169:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1170:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1171:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1172:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1173:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* TPI DEVID Register Definitions */
1174:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1175:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1176:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1177:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1178:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1179:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1180:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1181:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1182:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1183:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1184:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1185:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1186:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1187:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1188:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1189:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1190:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1191:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1192:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1193:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1194:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1195:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1196:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1197:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1198:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1199:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1200:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1201:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1202:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1203:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1204:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \ingroup  CMSIS_core_register
1205:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1206:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1207:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   @{
1208:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  */
1209:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1210:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1211:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1212:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  */
1213:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** typedef struct
1214:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** {
1215:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1216:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1217:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1218:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1219:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1220:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1221:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1222:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1223:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1224:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 24


1225:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1226:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** } MPU_Type;
1227:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1228:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1229:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1230:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* MPU Type Register Definitions */
1231:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1232:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1233:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1234:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1235:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1236:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1237:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1238:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1239:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1240:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* MPU Control Register Definitions */
1241:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1242:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1243:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1244:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1245:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1246:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1247:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1248:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1249:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1250:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* MPU Region Number Register Definitions */
1251:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1252:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1253:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1254:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1255:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1256:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1257:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1258:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1259:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1260:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1261:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1262:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1263:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1264:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1265:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1266:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1267:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1268:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1269:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1270:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1271:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1272:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1273:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1274:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1275:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1276:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1277:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1278:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1279:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1280:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1281:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 25


1282:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1283:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1284:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1285:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1286:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1287:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1288:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1289:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1290:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1291:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1292:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1293:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1294:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1295:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /*@} end of group CMSIS_MPU */
1296:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1297:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1298:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1299:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1300:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \ingroup  CMSIS_core_register
1301:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1302:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1303:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   @{
1304:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  */
1305:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1306:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1307:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1308:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  */
1309:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** typedef struct
1310:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** {
1311:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED0[1U];
1312:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1313:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1314:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1315:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1316:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1317:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 
1318:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** } FPU_Type;
1319:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1320:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1321:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1322:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1323:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1324:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1325:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1326:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1327:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1328:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1329:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1330:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1331:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1332:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1333:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1334:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1335:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1336:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1337:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1338:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 26


1339:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1340:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1341:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1342:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1343:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1344:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1345:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1346:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1347:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1348:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1349:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1350:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1351:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1352:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1353:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1354:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1355:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1356:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1357:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1358:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1359:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1360:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1361:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1362:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1363:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1364:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1365:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1366:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1367:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1368:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1369:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1370:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1371:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1372:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1373:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1374:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1375:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1376:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1377:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1378:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1379:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1380:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1381:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1382:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1383:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1384:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1385:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1386:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1387:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1388:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1389:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1390:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1391:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1392:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1393:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1394:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1395:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 27


1396:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1397:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1398:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1399:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1400:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1401:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1402:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1403:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* Media and FP Feature Register 2 Definitions */
1404:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1405:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Pos              4U                                            /*!< MVFR
1406:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Msk             (0xFUL << FPU_MVFR2_VFP_Misc_Pos)              /*!< MVFR
1407:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1408:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /*@} end of group CMSIS_FPU */
1409:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1410:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1411:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1412:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \ingroup  CMSIS_core_register
1413:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1414:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1415:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   @{
1416:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  */
1417:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1418:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1419:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1420:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  */
1421:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** typedef struct
1422:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** {
1423:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1424:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1425:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1426:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1427:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** } CoreDebug_Type;
1428:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1429:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1430:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1431:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1432:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1433:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1434:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1435:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1436:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1437:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1438:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1439:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1440:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1441:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1442:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1443:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1444:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1445:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1446:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1447:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1448:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1449:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1450:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1451:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1452:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 28


1453:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1454:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1455:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1456:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1457:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1458:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1459:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1460:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1461:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1462:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1463:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1464:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1465:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1466:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1467:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1468:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1469:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1470:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1471:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1472:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1473:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1474:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1475:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1476:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1477:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1478:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1479:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1480:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1481:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1482:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1483:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1484:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1485:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1486:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1487:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1488:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1489:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1490:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1491:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1492:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1493:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1494:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1495:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1496:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1497:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1498:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1499:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1500:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1501:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1502:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1503:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1504:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1505:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1506:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1507:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1508:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1509:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 29


1510:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1511:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1512:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1513:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1514:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1515:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1516:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1517:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \ingroup    CMSIS_core_register
1518:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1519:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1520:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   @{
1521:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  */
1522:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1523:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1524:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1525:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \param[in] field  Name of the register bit field.
1526:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1527:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \return           Masked and shifted value.
1528:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** */
1529:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1530:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1531:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1532:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1533:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \param[in] field  Name of the register bit field.
1534:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1535:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \return           Masked and shifted bit field value.
1536:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** */
1537:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1538:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1539:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1540:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1541:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1542:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1543:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \ingroup    CMSIS_core_register
1544:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1545:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1546:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   @{
1547:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  */
1548:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1549:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* Memory mapping of Core Hardware */
1550:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1551:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1552:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1553:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1554:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1555:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1556:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1557:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1558:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1559:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1560:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1561:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1562:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1563:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1564:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1565:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1566:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 30


1567:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1568:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1569:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1570:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1571:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #endif
1572:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1573:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1574:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1575:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1576:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /*@} */
1577:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1578:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1579:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1580:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /*******************************************************************************
1581:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  *                Hardware Abstraction Layer
1582:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   Core Function Interface contains:
1583:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   - Core NVIC Functions
1584:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   - Core SysTick Functions
1585:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   - Core Debug Functions
1586:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   - Core Register Access Functions
1587:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  ******************************************************************************/
1588:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1589:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1590:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** */
1591:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1592:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1593:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1594:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1595:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1596:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1597:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1598:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1599:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   @{
1600:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  */
1601:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1602:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1603:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1604:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1605:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #endif
1606:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1607:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #else
1608:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1609:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1610:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1611:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1612:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1613:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1614:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1615:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1616:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1617:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1618:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1619:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1620:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1621:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1622:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1623:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 31


1624:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1625:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #endif
1626:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1627:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #else
1628:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1629:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1630:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1631:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1632:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1633:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1634:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1635:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1636:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1637:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1638:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1639:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1640:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1641:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1642:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1643:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1644:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1645:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief   Set Priority Grouping
1646:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1647:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1648:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****            Only values from 0..7 are used.
1649:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****            In case of a conflict between priority grouping and available
1650:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1651:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1652:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  */
1653:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1654:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** {
1655:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   uint32_t reg_value;
1656:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1657:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1658:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1659:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1660:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   reg_value  =  (reg_value                                   |
1661:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1662:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1663:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   SCB->AIRCR =  reg_value;
1664:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** }
1665:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1666:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1667:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1668:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief   Get Priority Grouping
1669:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1670:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1671:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  */
1672:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1673:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** {
1674:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1675:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** }
1676:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1677:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1678:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1679:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief   Enable Interrupt
1680:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 32


1681:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1682:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \note    IRQn must not be negative.
1683:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  */
1684:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1685:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** {
1686:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1687:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   {
1688:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     __COMPILER_BARRIER();
1689:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1690:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     __COMPILER_BARRIER();
1691:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   }
1692:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** }
1693:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1694:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1695:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1696:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief   Get Interrupt Enable status
1697:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1698:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1699:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \return             0  Interrupt is not enabled.
1700:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \return             1  Interrupt is enabled.
1701:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \note    IRQn must not be negative.
1702:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  */
1703:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1704:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** {
1705:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1706:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   {
1707:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1708:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   }
1709:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   else
1710:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   {
1711:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     return(0U);
1712:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   }
1713:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** }
1714:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1715:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1716:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1717:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief   Disable Interrupt
1718:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1719:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1720:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \note    IRQn must not be negative.
1721:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  */
1722:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1723:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** {
1724:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1725:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   {
1726:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1727:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     __DSB();
1728:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     __ISB();
1729:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   }
1730:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** }
1731:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1732:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1733:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1734:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief   Get Pending Interrupt
1735:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1736:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1737:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \return             0  Interrupt status is not pending.
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 33


1738:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \return             1  Interrupt status is pending.
1739:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \note    IRQn must not be negative.
1740:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  */
1741:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1742:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** {
1743:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1744:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   {
1745:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1746:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   }
1747:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   else
1748:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   {
1749:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     return(0U);
1750:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   }
1751:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** }
1752:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1753:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1754:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1755:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief   Set Pending Interrupt
1756:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1757:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1758:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \note    IRQn must not be negative.
1759:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  */
1760:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1761:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** {
1762:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1763:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   {
1764:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1765:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   }
1766:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** }
1767:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1768:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1769:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1770:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief   Clear Pending Interrupt
1771:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1772:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1773:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \note    IRQn must not be negative.
1774:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  */
1775:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1776:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** {
1777:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1778:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   {
1779:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1780:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   }
1781:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** }
1782:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1783:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1784:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1785:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief   Get Active Interrupt
1786:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1787:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1788:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \return             0  Interrupt status is not active.
1789:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \return             1  Interrupt status is active.
1790:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \note    IRQn must not be negative.
1791:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  */
1792:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1793:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** {
1794:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 34


1795:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   {
1796:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1797:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   }
1798:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   else
1799:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   {
1800:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     return(0U);
1801:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   }
1802:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** }
1803:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1804:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1805:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1806:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief   Set Interrupt Priority
1807:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1808:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1809:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****            or negative to specify a processor exception.
1810:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1811:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \param [in]  priority  Priority to set.
1812:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1813:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  */
1814:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1815:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** {
1816:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1817:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   {
1818:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1819:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   }
1820:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   else
1821:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   {
1822:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1823:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   }
1824:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** }
1825:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1826:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1827:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1828:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief   Get Interrupt Priority
1829:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1830:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1831:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****            or negative to specify a processor exception.
1832:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1833:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \return             Interrupt Priority.
1834:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1835:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  */
1836:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1837:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** {
1838:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1839:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1840:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   {
1841:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
1842:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   }
1843:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   else
1844:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   {
1845:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
1846:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   }
1847:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** }
1848:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1849:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1850:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1851:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief   Encode Priority
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 35


1852:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1853:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****            preemptive priority value, and subpriority value.
1854:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****            In case of a conflict between priority grouping and available
1855:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1856:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1857:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1858:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1859:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1860:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  */
1861:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1862:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** {
1863:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1864:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   uint32_t PreemptPriorityBits;
1865:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   uint32_t SubPriorityBits;
1866:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1867:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1868:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1869:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1870:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   return (
1871:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1872:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1873:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****          );
1874:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** }
1875:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1876:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1877:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1878:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief   Decode Priority
1879:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \details Decodes an interrupt priority value with a given priority group to
1880:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****            preemptive priority value and subpriority value.
1881:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****            In case of a conflict between priority grouping and available
1882:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1883:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1884:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1885:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1886:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1887:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  */
1888:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1889:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** {
1890:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1891:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   uint32_t PreemptPriorityBits;
1892:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   uint32_t SubPriorityBits;
1893:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1894:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1895:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1896:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1897:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1898:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1899:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** }
1900:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1901:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1902:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1903:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief   Set Interrupt Vector
1904:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
1905:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1906:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****            or negative to specify a processor exception.
1907:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****            VTOR must been relocated to SRAM before.
1908:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \param [in]   IRQn      Interrupt number
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 36


1909:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \param [in]   vector    Address of interrupt handler function
1910:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  */
1911:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
1912:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** {
1913:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1914:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
1915:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   /* ARM Application Note 321 states that the M4 does not require the architectural barrier */
1916:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** }
1917:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1918:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1919:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1920:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief   Get Interrupt Vector
1921:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \details Reads an interrupt vector from interrupt vector table.
1922:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1923:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****            or negative to specify a processor exception.
1924:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \param [in]   IRQn      Interrupt number.
1925:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \return                 Address of interrupt handler function
1926:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  */
1927:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
1928:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** {
1929:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1930:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
1931:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** }
1932:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1933:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1934:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1935:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief   System Reset
1936:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   \details Initiates a system reset request to reset the MCU.
1937:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****  */
1938:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
  37              		.loc 2 1938 34 view .LVU2
  38              	.LBB21:
1939:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** {
1940:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __DSB();                                                          /* Ensure all outstanding memor
  39              		.loc 2 1940 3 view .LVU3
  40              	.LBB22:
  41              	.LBI22:
  42              		.file 3 "bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h"
   1:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /******************************************************************************
   2:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  * @version  V5.3.0
   5:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  * @date     26. March 2020
   6:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  ******************************************************************************/
   7:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /*
   8:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  * Copyright (c) 2009-2020 Arm Limited. All rights reserved.
   9:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  *
  10:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  *
  12:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  *
  16:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  *
  18:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 37


  20:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  * limitations under the License.
  23:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
  24:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
  25:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
  28:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
  34:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef __has_builtin
  36:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
  38:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
  39:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __ASM
  41:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
  43:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __INLINE
  44:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __INLINE                               inline
  45:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
  46:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
  49:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
  52:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
  55:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __USED
  56:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
  58:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __WEAK
  59:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
  61:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __PACKED
  62:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
  64:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
  67:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
  70:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 38


  77:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
  78:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
  86:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
  94:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 102:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 110:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 113:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 116:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 119:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 120:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 122:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 124:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 125:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****            in the used linker script.
 129:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 130:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 131:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 133:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 39


 134:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 135:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   typedef struct {
 136:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****     uint32_t const* src;
 137:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****     uint32_t* dest;
 138:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****     uint32_t  wlen;
 139:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   } __copy_table_t;
 140:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 141:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   typedef struct {
 142:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****     uint32_t* dest;
 143:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****     uint32_t  wlen;
 144:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   } __zero_table_t;
 145:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 146:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 151:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****     }
 155:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   }
 156:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 157:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****     }
 161:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   }
 162:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 163:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   _start();
 164:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 165:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 166:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 168:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 169:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 172:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 173:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 176:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 177:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 180:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 181:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 184:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 185:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   @{
 189:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 190:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 40


 191:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 192:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 196:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 198:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 200:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 201:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 202:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 203:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 207:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 208:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 209:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 210:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 211:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 212:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 213:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 214:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Control Register
 215:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 216:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               Control Register value
 217:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 218:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 219:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 220:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 221:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 222:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 223:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 224:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 225:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 226:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 227:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 228:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 229:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 230:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 231:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               non-secure Control Register value
 232:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 233:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 234:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 235:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 236:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 237:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 238:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 239:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 240:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 241:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 242:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 243:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 244:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Control Register
 245:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 246:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 247:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 41


 248:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 249:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 250:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 251:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 252:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 253:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 254:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 255:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 256:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 257:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 258:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 259:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 260:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 261:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 262:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 263:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 264:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 265:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 266:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 267:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 268:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get IPSR Register
 269:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 270:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               IPSR Register value
 271:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 272:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 273:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 274:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 275:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 276:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 277:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 278:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 279:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 280:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 281:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 282:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get APSR Register
 283:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 284:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               APSR Register value
 285:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 286:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 287:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 288:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 289:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 290:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 291:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 292:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 293:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 294:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 295:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 296:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get xPSR Register
 297:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 298:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               xPSR Register value
 299:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 300:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 301:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 302:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 303:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 304:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 42


 305:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 306:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 307:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 308:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 309:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 310:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 311:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 312:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               PSP Register value
 313:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 314:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 315:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 316:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 317:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 318:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 319:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 320:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 321:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 322:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 323:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 324:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 325:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 326:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 327:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               PSP Register value
 328:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 329:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 330:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 331:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 332:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 333:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 334:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 335:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 336:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 337:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 338:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 339:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 340:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 341:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 342:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 343:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 344:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 345:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 346:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 347:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 348:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 349:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 350:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 352:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 353:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 354:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 355:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 356:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 357:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 358:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 359:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 360:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 361:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 43


 362:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 363:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 364:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 365:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 366:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               MSP Register value
 367:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 368:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 369:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 370:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 371:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 372:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 373:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 374:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 375:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 376:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 377:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 378:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 379:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 380:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 381:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               MSP Register value
 382:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 383:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 384:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 385:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 386:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 387:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 388:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 389:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 390:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 391:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 392:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 393:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 394:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 395:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 396:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 397:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 398:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 399:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 400:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 401:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 402:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 403:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 404:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 405:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 406:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 407:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 408:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 409:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 410:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 411:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 412:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 413:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 414:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 415:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 416:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 417:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 418:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 44


 419:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 420:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 421:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               SP Register value
 422:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 423:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 424:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 425:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 426:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 427:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 428:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 429:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 430:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 431:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 432:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 433:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 434:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 435:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 436:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 437:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 438:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 439:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 440:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 441:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 442:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 443:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 444:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 445:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Priority Mask
 446:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 447:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               Priority Mask value
 448:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 449:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 450:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 451:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 452:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 453:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 454:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 455:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 456:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 457:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 458:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 459:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 460:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 461:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 462:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               Priority Mask value
 463:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 464:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 465:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 466:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 467:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 468:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) );
 469:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 470:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 471:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 472:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 473:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 474:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 475:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Priority Mask
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 45


 476:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 477:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 478:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 479:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 480:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 481:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 482:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 483:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 484:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 485:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 486:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 487:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 488:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 489:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 490:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 491:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 492:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 493:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 494:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 495:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 496:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 497:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 498:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 499:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 500:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 501:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 502:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Enable FIQ
 503:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 504:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 505:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 506:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 507:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 508:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 509:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 510:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 511:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 512:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 513:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Disable FIQ
 514:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 515:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 516:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 517:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 518:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 519:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 520:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 521:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 522:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 523:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 524:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Base Priority
 525:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 526:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               Base Priority register value
 527:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 528:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 529:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 530:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 531:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 532:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 46


 533:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 534:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 535:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 536:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 537:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 538:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 539:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 540:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 541:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               Base Priority register value
 542:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 543:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 544:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 545:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 546:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 547:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 548:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 549:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 550:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 551:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 552:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 553:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 554:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Base Priority
 555:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 556:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 557:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 558:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 559:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 560:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 561:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 562:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 563:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 564:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 565:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 566:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 567:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 568:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 569:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 570:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 571:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 572:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 573:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 574:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 575:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 576:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 577:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 578:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 579:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 580:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 581:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 582:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 583:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 584:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 585:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 586:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 587:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 588:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 589:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 47


 590:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Fault Mask
 591:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 592:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               Fault Mask register value
 593:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 594:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 595:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 596:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 597:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 598:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 599:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 600:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 601:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 602:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 603:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 604:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 605:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 606:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 607:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               Fault Mask register value
 608:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 609:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 610:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 611:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 612:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 613:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 614:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 615:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 616:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 617:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 618:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 619:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 620:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Fault Mask
 621:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 622:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 623:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 624:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 625:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 626:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 627:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 628:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 629:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 630:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 631:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 632:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 633:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 634:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 635:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 636:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 637:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 638:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 639:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 640:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 641:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 642:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 643:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 644:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 645:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 646:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 48


 647:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 648:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 649:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 650:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 651:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 652:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 654:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   mode.
 655:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 656:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 657:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               PSPLIM Register value
 658:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 659:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 660:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 661:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 662:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 663:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 664:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   return 0U;
 665:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #else
 666:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 667:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 668:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   return result;
 669:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 670:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 671:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 672:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 673:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 674:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 675:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 676:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 677:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 678:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 679:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               PSPLIM Register value
 680:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 681:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 682:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 683:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 684:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 685:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   return 0U;
 686:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #else
 687:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 688:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 689:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   return result;
 690:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 691:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 692:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 693:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 694:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 695:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 696:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 697:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 698:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 699:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   mode.
 700:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 701:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 702:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 703:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 49


 704:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 705:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 706:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 707:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 708:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 709:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 710:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #else
 711:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 712:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 713:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 714:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 715:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 716:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 717:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 718:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 719:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 720:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 721:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 722:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 723:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 724:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 725:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 726:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 727:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 728:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 729:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 730:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #else
 731:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 732:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 733:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 734:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 735:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 736:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 737:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 738:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 739:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 740:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 741:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   mode.
 742:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 743:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 744:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               MSPLIM Register value
 745:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 746:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 747:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 748:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 749:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 750:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 751:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   return 0U;
 752:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #else
 753:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 754:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 755:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   return result;
 756:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 757:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 758:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 759:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 760:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 50


 761:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 762:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 763:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 764:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 765:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 766:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 767:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               MSPLIM Register value
 768:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 769:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 770:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 771:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 772:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 773:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   return 0U;
 774:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #else
 775:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 776:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 777:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   return result;
 778:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 779:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 780:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 781:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 782:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 783:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 784:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 785:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 786:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 787:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   mode.
 788:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 789:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 790:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 791:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 792:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 793:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 794:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 795:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 796:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 797:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 798:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #else
 799:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 800:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 801:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 802:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 803:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 804:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 805:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 806:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 807:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 808:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 809:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 810:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 811:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 812:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 813:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 814:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 815:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 816:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 817:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   (void)MainStackPtrLimit;
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 51


 818:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #else
 819:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 820:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 821:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 822:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 823:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 824:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 825:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 826:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 827:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 828:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 829:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get FPSCR
 830:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 831:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 832:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 833:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 834:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 835:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 836:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 837:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr)
 838:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 839:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 840:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 841:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 842:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #else
 843:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 844:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 845:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 846:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 847:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 848:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #else
 849:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   return(0U);
 850:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 851:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 852:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 853:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 854:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 855:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set FPSCR
 856:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 857:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 858:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 859:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 860:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 861:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 862:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 863:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 864:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 865:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 866:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 867:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 868:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #else
 869:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 870:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 871:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #else
 872:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   (void)fpscr;
 873:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 874:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 52


 875:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 876:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 877:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 878:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 879:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 880:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 881:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 882:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   Access to dedicated instructions
 883:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   @{
 884:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** */
 885:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 886:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 887:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 888:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 889:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 890:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 891:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 892:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 893:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #else
 894:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 895:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 896:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 897:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 898:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 899:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 900:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   No Operation
 901:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 902:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 903:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 904:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 905:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 906:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Wait For Interrupt
 907:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 908:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 909:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 910:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 911:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 912:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 913:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Wait For Event
 914:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 915:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 916:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 917:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 918:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 919:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 920:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 921:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Send Event
 922:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 923:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 924:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 925:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 926:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 927:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 928:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 929:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 930:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 931:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****            after the instruction has been completed.
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 53


 932:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 933:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 934:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 935:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 936:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 937:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 938:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 939:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 940:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 941:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 942:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 943:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 944:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
  43              		.loc 3 944 27 view .LVU4
  44              	.LBB23:
 945:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 946:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
  45              		.loc 3 946 3 view .LVU5
  46              		.syntax unified
  47              	@ 946 "bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h" 1
  48 0000 BFF34F8F 		dsb 0xF
  49              	@ 0 "" 2
  50              		.thumb
  51              		.syntax unified
  52              	.LBE23:
  53              	.LBE22:
1941:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****                                                                        buffered write are completed
1942:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
  54              		.loc 2 1942 3 view .LVU6
1943:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
  55              		.loc 2 1943 32 is_stmt 0 view .LVU7
  56 0004 0549     		ldr	r1, .L3
  57 0006 CA68     		ldr	r2, [r1, #12]
  58              		.loc 2 1943 40 view .LVU8
  59 0008 02F4E062 		and	r2, r2, #1792
1942:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
  60              		.loc 2 1942 17 view .LVU9
  61 000c 044B     		ldr	r3, .L3+4
  62 000e 1343     		orrs	r3, r3, r2
1942:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
  63              		.loc 2 1942 15 view .LVU10
  64 0010 CB60     		str	r3, [r1, #12]
1944:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1945:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   __DSB();                                                          /* Ensure completion of memory 
  65              		.loc 2 1945 3 is_stmt 1 view .LVU11
  66              	.LBB24:
  67              	.LBI24:
 944:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
  68              		.loc 3 944 27 view .LVU12
  69              	.LBB25:
  70              		.loc 3 946 3 view .LVU13
  71              		.syntax unified
  72              	@ 946 "bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h" 1
  73 0012 BFF34F8F 		dsb 0xF
  74              	@ 0 "" 2
  75              		.thumb
  76              		.syntax unified
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 54


  77              	.L2:
  78              	.LBE25:
  79              	.LBE24:
1946:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
1947:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   for(;;)                                                           /* wait until reset */
  80              		.loc 2 1947 3 view .LVU14
1948:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   {
1949:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     __NOP();
  81              		.loc 2 1949 5 view .LVU15
  82              		.syntax unified
  83              	@ 1949 "bsp/libraries/cmsis/cm4/core_support/core_cm4.h" 1
  84 0016 00BF     		nop
  85              	@ 0 "" 2
1947:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   {
  86              		.loc 2 1947 8 view .LVU16
  87              		.thumb
  88              		.syntax unified
  89 0018 FDE7     		b	.L2
  90              	.L4:
  91 001a 00BF     		.align	2
  92              	.L3:
  93 001c 00ED00E0 		.word	-536810240
  94 0020 0400FA05 		.word	100270084
  95              	.LBE21:
  96              	.LBE20:
  97              		.cfi_endproc
  98              	.LFE133:
 100              		.section	.text.nvic_irq_enable,"ax",%progbits
 101              		.align	1
 102              		.global	nvic_irq_enable
 103              		.syntax unified
 104              		.thumb
 105              		.thumb_func
 107              	nvic_irq_enable:
 108              	.LVL0:
 109              	.LFB134:
  53:bsp/libraries/drivers/src/at32f435_437_misc.c **** }
  54:bsp/libraries/drivers/src/at32f435_437_misc.c **** 
  55:bsp/libraries/drivers/src/at32f435_437_misc.c **** /**
  56:bsp/libraries/drivers/src/at32f435_437_misc.c ****   * @brief  enable nvic irq
  57:bsp/libraries/drivers/src/at32f435_437_misc.c ****   * @param  irqn (IRQn_Type number)
  58:bsp/libraries/drivers/src/at32f435_437_misc.c ****   * @param  preempt_priority: preemptive priority value (starting from 0)
  59:bsp/libraries/drivers/src/at32f435_437_misc.c ****   * @param  sub_priority: subpriority value (starting from 0)
  60:bsp/libraries/drivers/src/at32f435_437_misc.c ****   * @retval none
  61:bsp/libraries/drivers/src/at32f435_437_misc.c ****   */
  62:bsp/libraries/drivers/src/at32f435_437_misc.c **** void nvic_irq_enable(IRQn_Type irqn, uint32_t preempt_priority, uint32_t sub_priority)
  63:bsp/libraries/drivers/src/at32f435_437_misc.c **** {
 110              		.loc 1 63 1 view -0
 111              		.cfi_startproc
 112              		@ args = 0, pretend = 0, frame = 0
 113              		@ frame_needed = 0, uses_anonymous_args = 0
 114              		.loc 1 63 1 is_stmt 0 view .LVU18
 115 0000 00B5     		push	{lr}
 116              	.LCFI0:
 117              		.cfi_def_cfa_offset 4
 118              		.cfi_offset 14, -4
  64:bsp/libraries/drivers/src/at32f435_437_misc.c ****   uint32_t temp_priority = 0;
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 55


 119              		.loc 1 64 3 is_stmt 1 view .LVU19
 120              	.LVL1:
  65:bsp/libraries/drivers/src/at32f435_437_misc.c **** 
  66:bsp/libraries/drivers/src/at32f435_437_misc.c ****   /* encode priority */
  67:bsp/libraries/drivers/src/at32f435_437_misc.c ****   temp_priority = NVIC_EncodePriority(NVIC_GetPriorityGrouping(), preempt_priority, sub_priority);
 121              		.loc 1 67 3 view .LVU20
 122              	.LBB34:
 123              	.LBI34:
1672:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** {
 124              		.loc 2 1672 26 view .LVU21
 125              	.LBB35:
1674:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** }
 126              		.loc 2 1674 3 view .LVU22
1674:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** }
 127              		.loc 2 1674 26 is_stmt 0 view .LVU23
 128 0002 1E4B     		ldr	r3, .L12
 129 0004 DB68     		ldr	r3, [r3, #12]
1674:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** }
 130              		.loc 2 1674 11 view .LVU24
 131 0006 C3F30223 		ubfx	r3, r3, #8, #3
 132              	.LVL2:
1674:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** }
 133              		.loc 2 1674 11 view .LVU25
 134              	.LBE35:
 135              	.LBE34:
 136              	.LBB36:
 137              	.LBI36:
1861:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** {
 138              		.loc 2 1861 26 is_stmt 1 view .LVU26
 139              	.LBB37:
1863:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   uint32_t PreemptPriorityBits;
 140              		.loc 2 1863 3 view .LVU27
1864:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   uint32_t SubPriorityBits;
 141              		.loc 2 1864 3 view .LVU28
1865:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 142              		.loc 2 1865 3 view .LVU29
1867:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 143              		.loc 2 1867 3 view .LVU30
1867:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 144              		.loc 2 1867 31 is_stmt 0 view .LVU31
 145 000a C3F1070C 		rsb	ip, r3, #7
1867:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 146              		.loc 2 1867 23 view .LVU32
 147 000e BCF1040F 		cmp	ip, #4
 148 0012 28BF     		it	cs
 149 0014 4FF0040C 		movcs	ip, #4
 150              	.LVL3:
1868:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 151              		.loc 2 1868 3 is_stmt 1 view .LVU33
1868:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 152              		.loc 2 1868 44 is_stmt 0 view .LVU34
 153 0018 03F1040E 		add	lr, r3, #4
1868:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 154              		.loc 2 1868 109 view .LVU35
 155 001c BEF1060F 		cmp	lr, #6
 156 0020 22D9     		bls	.L10
 157 0022 033B     		subs	r3, r3, #3
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 56


 158              	.LVL4:
 159              	.L6:
1870:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 160              		.loc 2 1870 3 is_stmt 1 view .LVU36
1871:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 161              		.loc 2 1871 30 is_stmt 0 view .LVU37
 162 0024 4FF0FF3E 		mov	lr, #-1
 163              	.LVL5:
1871:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 164              		.loc 2 1871 30 view .LVU38
 165 0028 0EFA0CFC 		lsl	ip, lr, ip
 166              	.LVL6:
1871:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 167              		.loc 2 1871 30 view .LVU39
 168 002c 21EA0C01 		bic	r1, r1, ip
 169              	.LVL7:
1871:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 170              		.loc 2 1871 82 view .LVU40
 171 0030 9940     		lsls	r1, r1, r3
1872:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****          );
 172              		.loc 2 1872 30 view .LVU41
 173 0032 0EFA03F3 		lsl	r3, lr, r3
 174              	.LVL8:
1872:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****          );
 175              		.loc 2 1872 30 view .LVU42
 176 0036 22EA0303 		bic	r3, r2, r3
1871:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 177              		.loc 2 1871 102 view .LVU43
 178 003a 1943     		orrs	r1, r1, r3
 179              	.LVL9:
1871:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 180              		.loc 2 1871 102 view .LVU44
 181              	.LBE37:
 182              	.LBE36:
  68:bsp/libraries/drivers/src/at32f435_437_misc.c ****   /* set priority */
  69:bsp/libraries/drivers/src/at32f435_437_misc.c ****   NVIC_SetPriority(irqn, temp_priority);
 183              		.loc 1 69 3 is_stmt 1 view .LVU45
 184              	.LBB39:
 185              	.LBI39:
1814:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** {
 186              		.loc 2 1814 22 view .LVU46
 187              	.LBB40:
1816:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   {
 188              		.loc 2 1816 3 view .LVU47
1816:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   {
 189              		.loc 2 1816 6 is_stmt 0 view .LVU48
 190 003c 0028     		cmp	r0, #0
 191 003e 15DB     		blt	.L7
1818:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   }
 192              		.loc 2 1818 5 is_stmt 1 view .LVU49
1818:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   }
 193              		.loc 2 1818 48 is_stmt 0 view .LVU50
 194 0040 0901     		lsls	r1, r1, #4
 195              	.LVL10:
1818:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   }
 196              		.loc 2 1818 48 view .LVU51
 197 0042 C9B2     		uxtb	r1, r1
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 57


1818:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   }
 198              		.loc 2 1818 46 view .LVU52
 199 0044 00F16043 		add	r3, r0, #-536870912
 200 0048 03F56143 		add	r3, r3, #57600
 201 004c 83F80013 		strb	r1, [r3, #768]
 202              	.LVL11:
 203              	.L8:
1818:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   }
 204              		.loc 2 1818 46 view .LVU53
 205              	.LBE40:
 206              	.LBE39:
  70:bsp/libraries/drivers/src/at32f435_437_misc.c ****   /* enable irqn */
  71:bsp/libraries/drivers/src/at32f435_437_misc.c ****   NVIC_EnableIRQ(irqn);
 207              		.loc 1 71 3 is_stmt 1 view .LVU54
 208              	.LBB42:
 209              	.LBI42:
1684:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** {
 210              		.loc 2 1684 22 view .LVU55
 211              	.LBB43:
1686:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   {
 212              		.loc 2 1686 3 view .LVU56
1686:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   {
 213              		.loc 2 1686 6 is_stmt 0 view .LVU57
 214 0050 0028     		cmp	r0, #0
 215 0052 07DB     		blt	.L5
1688:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 216              		.loc 2 1688 5 is_stmt 1 view .LVU58
1689:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     __COMPILER_BARRIER();
 217              		.loc 2 1689 5 view .LVU59
1689:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     __COMPILER_BARRIER();
 218              		.loc 2 1689 81 is_stmt 0 view .LVU60
 219 0054 00F01F02 		and	r2, r0, #31
1689:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     __COMPILER_BARRIER();
 220              		.loc 2 1689 34 view .LVU61
 221 0058 4009     		lsrs	r0, r0, #5
 222              	.LVL12:
1689:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     __COMPILER_BARRIER();
 223              		.loc 2 1689 45 view .LVU62
 224 005a 0123     		movs	r3, #1
 225 005c 9340     		lsls	r3, r3, r2
1689:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     __COMPILER_BARRIER();
 226              		.loc 2 1689 43 view .LVU63
 227 005e 084A     		ldr	r2, .L12+4
 228 0060 42F82030 		str	r3, [r2, r0, lsl #2]
1690:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   }
 229              		.loc 2 1690 5 is_stmt 1 view .LVU64
 230              	.LVL13:
 231              	.L5:
1690:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   }
 232              		.loc 2 1690 5 is_stmt 0 view .LVU65
 233              	.LBE43:
 234              	.LBE42:
  72:bsp/libraries/drivers/src/at32f435_437_misc.c **** }
 235              		.loc 1 72 1 view .LVU66
 236 0064 5DF804FB 		ldr	pc, [sp], #4
 237              	.LVL14:
 238              	.L10:
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 58


 239              	.LBB44:
 240              	.LBB38:
1868:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 241              		.loc 2 1868 109 view .LVU67
 242 0068 0023     		movs	r3, #0
 243              	.LVL15:
1868:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 244              		.loc 2 1868 109 view .LVU68
 245 006a DBE7     		b	.L6
 246              	.LVL16:
 247              	.L7:
1868:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 248              		.loc 2 1868 109 view .LVU69
 249              	.LBE38:
 250              	.LBE44:
 251              	.LBB45:
 252              	.LBB41:
1822:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   }
 253              		.loc 2 1822 5 is_stmt 1 view .LVU70
1822:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   }
 254              		.loc 2 1822 32 is_stmt 0 view .LVU71
 255 006c 00F00F02 		and	r2, r0, #15
 256              	.LVL17:
1822:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   }
 257              		.loc 2 1822 48 view .LVU72
 258 0070 0901     		lsls	r1, r1, #4
 259              	.LVL18:
1822:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   }
 260              		.loc 2 1822 48 view .LVU73
 261 0072 C9B2     		uxtb	r1, r1
1822:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   }
 262              		.loc 2 1822 46 view .LVU74
 263 0074 034B     		ldr	r3, .L12+8
 264 0076 9954     		strb	r1, [r3, r2]
 265 0078 EAE7     		b	.L8
 266              	.L13:
 267 007a 00BF     		.align	2
 268              	.L12:
 269 007c 00ED00E0 		.word	-536810240
 270 0080 00E100E0 		.word	-536813312
 271 0084 14ED00E0 		.word	-536810220
 272              	.LBE41:
 273              	.LBE45:
 274              		.cfi_endproc
 275              	.LFE134:
 277              		.section	.text.nvic_irq_disable,"ax",%progbits
 278              		.align	1
 279              		.global	nvic_irq_disable
 280              		.syntax unified
 281              		.thumb
 282              		.thumb_func
 284              	nvic_irq_disable:
 285              	.LVL19:
 286              	.LFB135:
  73:bsp/libraries/drivers/src/at32f435_437_misc.c **** 
  74:bsp/libraries/drivers/src/at32f435_437_misc.c **** /**
  75:bsp/libraries/drivers/src/at32f435_437_misc.c ****   * @brief  disable nvic irq number
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 59


  76:bsp/libraries/drivers/src/at32f435_437_misc.c ****   * @param  irqn (IRQn_Type number)
  77:bsp/libraries/drivers/src/at32f435_437_misc.c ****   * @retval none
  78:bsp/libraries/drivers/src/at32f435_437_misc.c ****   */
  79:bsp/libraries/drivers/src/at32f435_437_misc.c **** void nvic_irq_disable(IRQn_Type irqn)
  80:bsp/libraries/drivers/src/at32f435_437_misc.c **** {
 287              		.loc 1 80 1 is_stmt 1 view -0
 288              		.cfi_startproc
 289              		@ args = 0, pretend = 0, frame = 0
 290              		@ frame_needed = 0, uses_anonymous_args = 0
 291              		@ link register save eliminated.
  81:bsp/libraries/drivers/src/at32f435_437_misc.c ****   NVIC_DisableIRQ(irqn);
 292              		.loc 1 81 3 view .LVU76
 293              	.LBB52:
 294              	.LBI52:
1722:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** {
 295              		.loc 2 1722 22 view .LVU77
 296              	.LBB53:
1724:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   {
 297              		.loc 2 1724 3 view .LVU78
1724:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   {
 298              		.loc 2 1724 6 is_stmt 0 view .LVU79
 299 0000 0028     		cmp	r0, #0
 300              	.LVL20:
1724:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   {
 301              		.loc 2 1724 6 view .LVU80
 302 0002 0CDB     		blt	.L14
1726:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     __DSB();
 303              		.loc 2 1726 5 is_stmt 1 view .LVU81
1726:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     __DSB();
 304              		.loc 2 1726 81 is_stmt 0 view .LVU82
 305 0004 00F01F02 		and	r2, r0, #31
1726:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     __DSB();
 306              		.loc 2 1726 34 view .LVU83
 307 0008 4009     		lsrs	r0, r0, #5
1726:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     __DSB();
 308              		.loc 2 1726 45 view .LVU84
 309 000a 0123     		movs	r3, #1
 310 000c 9340     		lsls	r3, r3, r2
1726:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     __DSB();
 311              		.loc 2 1726 43 view .LVU85
 312 000e 2030     		adds	r0, r0, #32
 313 0010 034A     		ldr	r2, .L16
 314 0012 42F82030 		str	r3, [r2, r0, lsl #2]
1727:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****     __ISB();
 315              		.loc 2 1727 5 is_stmt 1 view .LVU86
 316              	.LBB54:
 317              	.LBI54:
 944:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 318              		.loc 3 944 27 view .LVU87
 319              	.LBB55:
 320              		.loc 3 946 3 view .LVU88
 321              		.syntax unified
 322              	@ 946 "bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h" 1
 323 0016 BFF34F8F 		dsb 0xF
 324              	@ 0 "" 2
 325              		.thumb
 326              		.syntax unified
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 60


 327              	.LBE55:
 328              	.LBE54:
1728:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   }
 329              		.loc 2 1728 5 view .LVU89
 330              	.LBB56:
 331              	.LBI56:
 933:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 332              		.loc 3 933 27 view .LVU90
 333              	.LBB57:
 935:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 334              		.loc 3 935 3 view .LVU91
 335              		.syntax unified
 336              	@ 935 "bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h" 1
 337 001a BFF36F8F 		isb 0xF
 338              	@ 0 "" 2
 339              	.LVL21:
 340              		.thumb
 341              		.syntax unified
 342              	.L14:
 935:bsp/libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 343              		.loc 3 935 3 is_stmt 0 view .LVU92
 344              	.LBE57:
 345              	.LBE56:
 346              	.LBE53:
 347              	.LBE52:
  82:bsp/libraries/drivers/src/at32f435_437_misc.c **** }
 348              		.loc 1 82 1 view .LVU93
 349 001e 7047     		bx	lr
 350              	.L17:
 351              		.align	2
 352              	.L16:
 353 0020 00E100E0 		.word	-536813312
 354              		.cfi_endproc
 355              	.LFE135:
 357              		.section	.text.nvic_priority_group_config,"ax",%progbits
 358              		.align	1
 359              		.global	nvic_priority_group_config
 360              		.syntax unified
 361              		.thumb
 362              		.thumb_func
 364              	nvic_priority_group_config:
 365              	.LVL22:
 366              	.LFB136:
  83:bsp/libraries/drivers/src/at32f435_437_misc.c **** 
  84:bsp/libraries/drivers/src/at32f435_437_misc.c **** /**
  85:bsp/libraries/drivers/src/at32f435_437_misc.c ****   * @brief  config nvic priority group
  86:bsp/libraries/drivers/src/at32f435_437_misc.c ****   * @param  priority_group
  87:bsp/libraries/drivers/src/at32f435_437_misc.c ****   *         this parameter can be one of the following values:
  88:bsp/libraries/drivers/src/at32f435_437_misc.c ****   *         - NVIC_PRIORITY_GROUP_0
  89:bsp/libraries/drivers/src/at32f435_437_misc.c ****   *         - NVIC_PRIORITY_GROUP_1
  90:bsp/libraries/drivers/src/at32f435_437_misc.c ****   *         - NVIC_PRIORITY_GROUP_2
  91:bsp/libraries/drivers/src/at32f435_437_misc.c ****   *         - NVIC_PRIORITY_GROUP_3
  92:bsp/libraries/drivers/src/at32f435_437_misc.c ****   *         - NVIC_PRIORITY_GROUP_4
  93:bsp/libraries/drivers/src/at32f435_437_misc.c ****   * @retval none
  94:bsp/libraries/drivers/src/at32f435_437_misc.c ****   */
  95:bsp/libraries/drivers/src/at32f435_437_misc.c **** void nvic_priority_group_config(nvic_priority_group_type priority_group)
  96:bsp/libraries/drivers/src/at32f435_437_misc.c **** {
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 61


 367              		.loc 1 96 1 is_stmt 1 view -0
 368              		.cfi_startproc
 369              		@ args = 0, pretend = 0, frame = 0
 370              		@ frame_needed = 0, uses_anonymous_args = 0
 371              		@ link register save eliminated.
  97:bsp/libraries/drivers/src/at32f435_437_misc.c ****   /* set the prigroup[10:8] bits according to nvic_prioritygroup value */
  98:bsp/libraries/drivers/src/at32f435_437_misc.c ****   NVIC_SetPriorityGrouping(priority_group);
 372              		.loc 1 98 3 view .LVU95
 373              	.LBB58:
 374              	.LBI58:
1653:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** {
 375              		.loc 2 1653 22 view .LVU96
 376              	.LBB59:
1655:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
 377              		.loc 2 1655 3 view .LVU97
1656:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** 
 378              		.loc 2 1656 3 view .LVU98
1658:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
 379              		.loc 2 1658 3 view .LVU99
1658:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
 380              		.loc 2 1658 14 is_stmt 0 view .LVU100
 381 0000 074A     		ldr	r2, .L19
 382 0002 D368     		ldr	r3, [r2, #12]
 383              	.LVL23:
1659:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   reg_value  =  (reg_value                                   |
 384              		.loc 2 1659 3 is_stmt 1 view .LVU101
1659:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   reg_value  =  (reg_value                                   |
 385              		.loc 2 1659 13 is_stmt 0 view .LVU102
 386 0004 23F4E063 		bic	r3, r3, #1792
 387              	.LVL24:
1659:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   reg_value  =  (reg_value                                   |
 388              		.loc 2 1659 13 view .LVU103
 389 0008 1B04     		lsls	r3, r3, #16
 390 000a 1B0C     		lsrs	r3, r3, #16
 391              	.LVL25:
1660:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 392              		.loc 2 1660 3 is_stmt 1 view .LVU104
1662:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   SCB->AIRCR =  reg_value;
 393              		.loc 2 1662 35 is_stmt 0 view .LVU105
 394 000c 0002     		lsls	r0, r0, #8
 395              	.LVL26:
1662:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****   SCB->AIRCR =  reg_value;
 396              		.loc 2 1662 35 view .LVU106
 397 000e 00F4E060 		and	r0, r0, #1792
1661:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
 398              		.loc 2 1661 62 view .LVU107
 399 0012 0343     		orrs	r3, r3, r0
 400              	.LVL27:
1660:bsp/libraries/cmsis/cm4/core_support/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 401              		.loc 2 1660 14 view .LVU108
 402 0014 43F0BF63 		orr	r3, r3, #100139008
 403 0018 43F40033 		orr	r3, r3, #131072
 404              	.LVL28:
1663:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** }
 405              		.loc 2 1663 3 is_stmt 1 view .LVU109
1663:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** }
 406              		.loc 2 1663 14 is_stmt 0 view .LVU110
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 62


 407 001c D360     		str	r3, [r2, #12]
 408              	.LVL29:
1663:bsp/libraries/cmsis/cm4/core_support/core_cm4.h **** }
 409              		.loc 2 1663 14 view .LVU111
 410              	.LBE59:
 411              	.LBE58:
  99:bsp/libraries/drivers/src/at32f435_437_misc.c **** }
 412              		.loc 1 99 1 view .LVU112
 413 001e 7047     		bx	lr
 414              	.L20:
 415              		.align	2
 416              	.L19:
 417 0020 00ED00E0 		.word	-536810240
 418              		.cfi_endproc
 419              	.LFE136:
 421              		.section	.text.nvic_vector_table_set,"ax",%progbits
 422              		.align	1
 423              		.global	nvic_vector_table_set
 424              		.syntax unified
 425              		.thumb
 426              		.thumb_func
 428              	nvic_vector_table_set:
 429              	.LVL30:
 430              	.LFB137:
 100:bsp/libraries/drivers/src/at32f435_437_misc.c **** 
 101:bsp/libraries/drivers/src/at32f435_437_misc.c **** /**
 102:bsp/libraries/drivers/src/at32f435_437_misc.c ****   * @brief  set the vector table location and offset.
 103:bsp/libraries/drivers/src/at32f435_437_misc.c ****   * @param  base
 104:bsp/libraries/drivers/src/at32f435_437_misc.c ****   *         this parameter can be one of the following values:
 105:bsp/libraries/drivers/src/at32f435_437_misc.c ****   *         - NVIC_VECTTAB_RAM
 106:bsp/libraries/drivers/src/at32f435_437_misc.c ****   *         - NVIC_VECTTAB_FLASH
 107:bsp/libraries/drivers/src/at32f435_437_misc.c ****   * @param  offset (vector table base offset field. this value must be a multiple of 0x200)
 108:bsp/libraries/drivers/src/at32f435_437_misc.c ****   * @retval none
 109:bsp/libraries/drivers/src/at32f435_437_misc.c ****   */
 110:bsp/libraries/drivers/src/at32f435_437_misc.c **** void nvic_vector_table_set(uint32_t base, uint32_t offset)
 111:bsp/libraries/drivers/src/at32f435_437_misc.c **** {
 431              		.loc 1 111 1 is_stmt 1 view -0
 432              		.cfi_startproc
 433              		@ args = 0, pretend = 0, frame = 0
 434              		@ frame_needed = 0, uses_anonymous_args = 0
 435              		@ link register save eliminated.
 112:bsp/libraries/drivers/src/at32f435_437_misc.c ****   SCB->VTOR = base | (offset & (uint32_t)0x1FFFFF80);
 436              		.loc 1 112 3 view .LVU114
 437              		.loc 1 112 30 is_stmt 0 view .LVU115
 438 0000 21F06041 		bic	r1, r1, #-536870912
 439              	.LVL31:
 440              		.loc 1 112 30 view .LVU116
 441 0004 21F07F01 		bic	r1, r1, #127
 442              		.loc 1 112 20 view .LVU117
 443 0008 0143     		orrs	r1, r1, r0
 444              		.loc 1 112 13 view .LVU118
 445 000a 014B     		ldr	r3, .L22
 446 000c 9960     		str	r1, [r3, #8]
 113:bsp/libraries/drivers/src/at32f435_437_misc.c **** }
 447              		.loc 1 113 1 view .LVU119
 448 000e 7047     		bx	lr
 449              	.L23:
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 63


 450              		.align	2
 451              	.L22:
 452 0010 00ED00E0 		.word	-536810240
 453              		.cfi_endproc
 454              	.LFE137:
 456              		.section	.text.nvic_lowpower_mode_config,"ax",%progbits
 457              		.align	1
 458              		.global	nvic_lowpower_mode_config
 459              		.syntax unified
 460              		.thumb
 461              		.thumb_func
 463              	nvic_lowpower_mode_config:
 464              	.LVL32:
 465              	.LFB138:
 114:bsp/libraries/drivers/src/at32f435_437_misc.c **** 
 115:bsp/libraries/drivers/src/at32f435_437_misc.c **** /**
 116:bsp/libraries/drivers/src/at32f435_437_misc.c ****   * @brief  config nvic lowpower mode
 117:bsp/libraries/drivers/src/at32f435_437_misc.c ****   * @param  lp_mode
 118:bsp/libraries/drivers/src/at32f435_437_misc.c ****   *         this parameter can be one of the following values:
 119:bsp/libraries/drivers/src/at32f435_437_misc.c ****   *         - NVIC_LP_SEVONPEND
 120:bsp/libraries/drivers/src/at32f435_437_misc.c ****   *         - NVIC_LP_SLEEPDEEP
 121:bsp/libraries/drivers/src/at32f435_437_misc.c ****   *         - NVIC_LP_SLEEPONEXIT
 122:bsp/libraries/drivers/src/at32f435_437_misc.c ****   * @param  new_state (new state of lp condition. ENABLE or DISABLE)
 123:bsp/libraries/drivers/src/at32f435_437_misc.c ****   * @retval none
 124:bsp/libraries/drivers/src/at32f435_437_misc.c ****   */
 125:bsp/libraries/drivers/src/at32f435_437_misc.c **** void nvic_lowpower_mode_config(nvic_lowpower_mode_type lp_mode, confirm_state new_state)
 126:bsp/libraries/drivers/src/at32f435_437_misc.c **** {
 466              		.loc 1 126 1 is_stmt 1 view -0
 467              		.cfi_startproc
 468              		@ args = 0, pretend = 0, frame = 0
 469              		@ frame_needed = 0, uses_anonymous_args = 0
 470              		@ link register save eliminated.
 127:bsp/libraries/drivers/src/at32f435_437_misc.c ****   if(new_state != FALSE)
 471              		.loc 1 127 3 view .LVU121
 472              		.loc 1 127 5 is_stmt 0 view .LVU122
 473 0000 21B1     		cbz	r1, .L25
 128:bsp/libraries/drivers/src/at32f435_437_misc.c ****   {
 129:bsp/libraries/drivers/src/at32f435_437_misc.c ****     SCB->SCR |= lp_mode;
 474              		.loc 1 129 5 is_stmt 1 view .LVU123
 475              		.loc 1 129 14 is_stmt 0 view .LVU124
 476 0002 054B     		ldr	r3, .L27
 477 0004 1A69     		ldr	r2, [r3, #16]
 478 0006 1043     		orrs	r0, r0, r2
 479              	.LVL33:
 480              		.loc 1 129 14 view .LVU125
 481 0008 1861     		str	r0, [r3, #16]
 482 000a 7047     		bx	lr
 483              	.LVL34:
 484              	.L25:
 130:bsp/libraries/drivers/src/at32f435_437_misc.c ****   }
 131:bsp/libraries/drivers/src/at32f435_437_misc.c ****   else
 132:bsp/libraries/drivers/src/at32f435_437_misc.c ****   {
 133:bsp/libraries/drivers/src/at32f435_437_misc.c ****     SCB->SCR &= (uint32_t)(~(uint32_t)lp_mode);
 485              		.loc 1 133 5 is_stmt 1 view .LVU126
 486              		.loc 1 133 14 is_stmt 0 view .LVU127
 487 000c 024A     		ldr	r2, .L27
 488 000e 1369     		ldr	r3, [r2, #16]
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 64


 489 0010 23EA0000 		bic	r0, r3, r0
 490              	.LVL35:
 491              		.loc 1 133 14 view .LVU128
 492 0014 1061     		str	r0, [r2, #16]
 134:bsp/libraries/drivers/src/at32f435_437_misc.c ****   }
 135:bsp/libraries/drivers/src/at32f435_437_misc.c **** }
 493              		.loc 1 135 1 view .LVU129
 494 0016 7047     		bx	lr
 495              	.L28:
 496              		.align	2
 497              	.L27:
 498 0018 00ED00E0 		.word	-536810240
 499              		.cfi_endproc
 500              	.LFE138:
 502              		.section	.text.systick_clock_source_config,"ax",%progbits
 503              		.align	1
 504              		.global	systick_clock_source_config
 505              		.syntax unified
 506              		.thumb
 507              		.thumb_func
 509              	systick_clock_source_config:
 510              	.LVL36:
 511              	.LFB139:
 136:bsp/libraries/drivers/src/at32f435_437_misc.c **** 
 137:bsp/libraries/drivers/src/at32f435_437_misc.c **** /**
 138:bsp/libraries/drivers/src/at32f435_437_misc.c ****   * @brief  config systick clock source
 139:bsp/libraries/drivers/src/at32f435_437_misc.c ****   * @param  source
 140:bsp/libraries/drivers/src/at32f435_437_misc.c ****   *         this parameter can be one of the following values:
 141:bsp/libraries/drivers/src/at32f435_437_misc.c ****   *         - SYSTICK_CLOCK_SOURCE_AHBCLK_DIV8
 142:bsp/libraries/drivers/src/at32f435_437_misc.c ****   *         - SYSTICK_CLOCK_SOURCE_AHBCLK_NODIV
 143:bsp/libraries/drivers/src/at32f435_437_misc.c ****   * @retval none
 144:bsp/libraries/drivers/src/at32f435_437_misc.c ****   */
 145:bsp/libraries/drivers/src/at32f435_437_misc.c **** void systick_clock_source_config(systick_clock_source_type source)
 146:bsp/libraries/drivers/src/at32f435_437_misc.c **** {
 512              		.loc 1 146 1 is_stmt 1 view -0
 513              		.cfi_startproc
 514              		@ args = 0, pretend = 0, frame = 0
 515              		@ frame_needed = 0, uses_anonymous_args = 0
 516              		@ link register save eliminated.
 147:bsp/libraries/drivers/src/at32f435_437_misc.c ****   if(source == SYSTICK_CLOCK_SOURCE_AHBCLK_NODIV)
 517              		.loc 1 147 3 view .LVU131
 518              		.loc 1 147 5 is_stmt 0 view .LVU132
 519 0000 0428     		cmp	r0, #4
 520 0002 06D0     		beq	.L32
 148:bsp/libraries/drivers/src/at32f435_437_misc.c ****   {
 149:bsp/libraries/drivers/src/at32f435_437_misc.c ****     SysTick->CTRL |= SYSTICK_CLOCK_SOURCE_AHBCLK_NODIV;
 150:bsp/libraries/drivers/src/at32f435_437_misc.c ****   }
 151:bsp/libraries/drivers/src/at32f435_437_misc.c ****   else
 152:bsp/libraries/drivers/src/at32f435_437_misc.c ****   {
 153:bsp/libraries/drivers/src/at32f435_437_misc.c ****     SysTick->CTRL &= ~(uint32_t)SYSTICK_CLOCK_SOURCE_AHBCLK_NODIV;
 521              		.loc 1 153 5 is_stmt 1 view .LVU133
 522              		.loc 1 153 19 is_stmt 0 view .LVU134
 523 0004 4FF0E022 		mov	r2, #-536813568
 524 0008 1369     		ldr	r3, [r2, #16]
 525 000a 23F00403 		bic	r3, r3, #4
 526 000e 1361     		str	r3, [r2, #16]
 154:bsp/libraries/drivers/src/at32f435_437_misc.c ****   }
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 65


 155:bsp/libraries/drivers/src/at32f435_437_misc.c **** }
 527              		.loc 1 155 1 view .LVU135
 528 0010 7047     		bx	lr
 529              	.L32:
 149:bsp/libraries/drivers/src/at32f435_437_misc.c ****   }
 530              		.loc 1 149 5 is_stmt 1 view .LVU136
 149:bsp/libraries/drivers/src/at32f435_437_misc.c ****   }
 531              		.loc 1 149 19 is_stmt 0 view .LVU137
 532 0012 4FF0E022 		mov	r2, #-536813568
 533 0016 1369     		ldr	r3, [r2, #16]
 534 0018 43F00403 		orr	r3, r3, #4
 535 001c 1361     		str	r3, [r2, #16]
 536 001e 7047     		bx	lr
 537              		.cfi_endproc
 538              	.LFE139:
 540              		.text
 541              	.Letext0:
 542              		.file 4 "bsp/libraries/cmsis/cm4/device_support/at32f435_437.h"
 543              		.file 5 "c:\\at32ide\\platform\\tools\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\mac
 544              		.file 6 "c:\\at32ide\\platform\\tools\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\sys
 545              		.file 7 "bsp/libraries/drivers/inc/at32f435_437_misc.h"
ARM GAS  C:\Users\user\AppData\Local\Temp\ccbcTtlm.s 			page 66


DEFINED SYMBOLS
                            *ABS*:00000000 at32f435_437_misc.c
C:\Users\user\AppData\Local\Temp\ccbcTtlm.s:18     .text.nvic_system_reset:00000000 $t
C:\Users\user\AppData\Local\Temp\ccbcTtlm.s:24     .text.nvic_system_reset:00000000 nvic_system_reset
C:\Users\user\AppData\Local\Temp\ccbcTtlm.s:93     .text.nvic_system_reset:0000001c $d
C:\Users\user\AppData\Local\Temp\ccbcTtlm.s:101    .text.nvic_irq_enable:00000000 $t
C:\Users\user\AppData\Local\Temp\ccbcTtlm.s:107    .text.nvic_irq_enable:00000000 nvic_irq_enable
C:\Users\user\AppData\Local\Temp\ccbcTtlm.s:269    .text.nvic_irq_enable:0000007c $d
C:\Users\user\AppData\Local\Temp\ccbcTtlm.s:278    .text.nvic_irq_disable:00000000 $t
C:\Users\user\AppData\Local\Temp\ccbcTtlm.s:284    .text.nvic_irq_disable:00000000 nvic_irq_disable
C:\Users\user\AppData\Local\Temp\ccbcTtlm.s:353    .text.nvic_irq_disable:00000020 $d
C:\Users\user\AppData\Local\Temp\ccbcTtlm.s:358    .text.nvic_priority_group_config:00000000 $t
C:\Users\user\AppData\Local\Temp\ccbcTtlm.s:364    .text.nvic_priority_group_config:00000000 nvic_priority_group_config
C:\Users\user\AppData\Local\Temp\ccbcTtlm.s:417    .text.nvic_priority_group_config:00000020 $d
C:\Users\user\AppData\Local\Temp\ccbcTtlm.s:422    .text.nvic_vector_table_set:00000000 $t
C:\Users\user\AppData\Local\Temp\ccbcTtlm.s:428    .text.nvic_vector_table_set:00000000 nvic_vector_table_set
C:\Users\user\AppData\Local\Temp\ccbcTtlm.s:452    .text.nvic_vector_table_set:00000010 $d
C:\Users\user\AppData\Local\Temp\ccbcTtlm.s:457    .text.nvic_lowpower_mode_config:00000000 $t
C:\Users\user\AppData\Local\Temp\ccbcTtlm.s:463    .text.nvic_lowpower_mode_config:00000000 nvic_lowpower_mode_config
C:\Users\user\AppData\Local\Temp\ccbcTtlm.s:498    .text.nvic_lowpower_mode_config:00000018 $d
C:\Users\user\AppData\Local\Temp\ccbcTtlm.s:503    .text.systick_clock_source_config:00000000 $t
C:\Users\user\AppData\Local\Temp\ccbcTtlm.s:509    .text.systick_clock_source_config:00000000 systick_clock_source_config

NO UNDEFINED SYMBOLS
