Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 32c77e61a36c45c7b8741c1672bbc834 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot clksft_test_behav xil_defaultlib.clksft_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-597] element index 8 into d is out of bounds [C:/Users/lauer/WSU-CPTE/Project5.4/Project5.4.srcs/sources_1/new/clksft_alt.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.clksft_alt_default
Compiling module xil_defaultlib.clksft_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot clksft_test_behav
