
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.20000000000000000000;
1.20000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_16_16_20_1";
mvm_16_16_20_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_16_16_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_16_16_20_1' with
	the parameters "16,16,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k16_p16_b20_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k16_p16_b20_g1' with
	the parameters "5,16". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP16 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k16_p16_b20_g1' with
	the parameters "1,16,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b20_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b20_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b20_g1' with
	the parameters "20,16". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col16_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE16' with
	the parameters "20,16,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE16_LOGSIZE4 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE16_LOGSIZE4 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b20_SIZE16_LOGSIZE4/105 |   16   |   20    |      4       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE16' with
	the parameters "4,15". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP15 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 848 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b4_TOP15_0'
  Processing 'memory_b20_SIZE16_LOGSIZE4_0'
  Processing 'seqMemory_b20_SIZE16_0'
  Processing 'singlepath_n_row1_n_col16_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP16'
  Processing 'multipath_k16_p16_b20_g1'
  Processing 'mvm_16_16_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'mac_b20_g1_12_DW01_add_0'
  Processing 'mac_b20_g1_13_DW01_add_0'
  Processing 'mac_b20_g1_14_DW01_add_0'
  Processing 'mac_b20_g1_15_DW01_add_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP16_DW01_inc_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_12_DW_mult_tc_0'
  Mapping 'mac_b20_g1_13_DW_mult_tc_0'
  Mapping 'mac_b20_g1_14_DW_mult_tc_0'
  Mapping 'mac_b20_g1_15_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:34  175139.5      1.05    6601.6   29489.1                          
    0:00:34  175139.5      1.05    6601.6   29489.1                          
    0:00:34  175184.1      1.05    6601.6   29489.1                          
    0:00:34  175228.8      1.05    6601.6   29489.1                          
    0:00:34  175273.5      1.05    6601.6   29489.1                          
    0:00:34  175318.2      1.05    6601.6   29489.1                          
    0:00:34  175355.2      1.05    6601.6   29486.7                          
    0:00:35  175865.9      1.05    3749.7   19557.2                          
    0:00:35  176375.0      1.05     708.0    9524.5                          
    0:00:55  169787.8      0.56     292.4     181.5                          
    0:00:55  169779.3      0.56     292.4     181.5                          
    0:00:55  169779.3      0.56     292.4     181.5                          
    0:00:56  169779.0      0.56     292.4     181.5                          
    0:00:56  169779.0      0.56     292.4     181.5                          
    0:00:56  169779.0      0.56     292.4     181.5                          
    0:01:09  142334.5      0.54     195.2      96.4                          
    0:01:10  142265.0      0.54     194.7      94.8                          
    0:01:13  142252.3      0.52     193.9      93.2                          
    0:01:16  142254.7      0.52     192.7      91.5                          
    0:01:17  142258.1      0.52     192.3      89.9                          
    0:01:17  142259.2      0.52     190.9      88.2                          
    0:01:18  142263.4      0.51     188.5      84.9                          
    0:01:19  142263.7      0.51     188.2      83.3                          
    0:01:19  142265.6      0.51     187.8      81.6                          
    0:01:20  142265.8      0.51     187.5      80.0                          
    0:01:20  142268.2      0.51     187.2      78.3                          
    0:01:21  142270.4      0.50     186.7      76.7                          
    0:01:21  142273.3      0.50     185.9      75.0                          
    0:01:22  142275.7      0.50     185.3      73.4                          
    0:01:22  142278.1      0.50     184.5      71.8                          
    0:01:22  142279.7      0.50     184.3      70.1                          
    0:01:23  142291.9      0.50     183.8      63.5                          
    0:01:23  142296.2      0.49     180.0      60.2                          
    0:01:24  142301.0      0.49     174.6      55.3                          
    0:01:24  142130.4      0.49     174.6      55.3                          
    0:01:24  142130.4      0.49     174.6      55.3                          
    0:01:25  142137.4      0.49     157.9      24.8                          
    0:01:25  142140.8      0.48     146.6       9.5                          
    0:01:26  142142.2      0.38     137.8       0.0                          
    0:01:26  142142.2      0.38     137.8       0.0                          
    0:01:26  142142.2      0.38     137.8       0.0                          
    0:01:26  142142.2      0.38     137.8       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:26  142142.2      0.38     137.8       0.0                          
    0:01:26  142170.3      0.35     131.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[24]/D
    0:01:26  142210.5      0.34     126.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[25]/D
    0:01:27  142231.0      0.33     124.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:27  142256.5      0.33     121.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:27  142258.4      0.33     121.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[24]/D
    0:01:27  142276.2      0.32     119.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:27  142301.2      0.32     117.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[25]/D
    0:01:27  142315.3      0.31     116.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:27  142316.6      0.31     116.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:28  142333.7      0.31     115.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[25]/D
    0:01:28  142346.2      0.31     114.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[25]/D
    0:01:28  142352.6      0.31     113.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[35]/D
    0:01:28  142359.5      0.30     112.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[37]/D
    0:01:28  142364.0      0.30     112.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[24]/D
    0:01:28  142374.9      0.30     111.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[28]/D
    0:01:28  142377.8      0.30     111.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[33]/D
    0:01:28  142381.8      0.30     110.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[26]/D
    0:01:28  142394.9      0.30     109.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:28  142401.8      0.30     108.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:29  142410.0      0.29     108.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[29]/D
    0:01:29  142419.3      0.29     107.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[29]/D
    0:01:29  142433.2      0.29     106.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[25]/D
    0:01:29  142443.3      0.29     105.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[25]/D
    0:01:29  142448.8      0.29     105.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[25]/D
    0:01:29  142456.8      0.29     103.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[25]/D
    0:01:29  142459.2      0.29     103.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[28]/D
    0:01:29  142461.4      0.29     103.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:29  142474.1      0.28     102.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[25]/D
    0:01:30  142487.7      0.28     101.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[25]/D
    0:01:30  142499.4      0.28     100.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[25]/D
    0:01:30  142504.4      0.28     100.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[37]/D
    0:01:30  142506.3      0.27     100.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[25]/D
    0:01:30  142509.8      0.27      99.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[25]/D
    0:01:30  142513.0      0.27      99.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:30  142513.0      0.27      99.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[25]/D
    0:01:30  142512.7      0.27      99.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[25]/D
    0:01:30  142516.4      0.27      98.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[25]/D
    0:01:31  142528.4      0.27      98.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[25]/D
    0:01:31  142530.8      0.27      98.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:31  142531.8      0.27      97.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[24]/D
    0:01:31  142533.7      0.27      97.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[25]/D
    0:01:31  142547.5      0.27      97.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[29]/D
    0:01:31  142553.4      0.27      97.1       0.0 path/path/path/genblk1.add_in_reg[25]/D
    0:01:31  142554.5      0.27      97.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[25]/D
    0:01:31  142558.2      0.27      96.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[26]/D
    0:01:31  142562.7      0.27      96.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[25]/D
    0:01:31  142568.3      0.26      96.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[33]/D
    0:01:32  142573.1      0.26      96.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[25]/D
    0:01:32  142577.6      0.26      96.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[25]/D
    0:01:32  142581.3      0.26      96.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[25]/D
    0:01:32  142584.2      0.26      95.9       0.0 path/path/path/genblk1.add_in_reg[25]/D
    0:01:32  142588.5      0.26      95.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[33]/D
    0:01:32  142592.2      0.26      95.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[24]/D
    0:01:32  142598.1      0.26      95.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[32]/D
    0:01:32  142599.7      0.26      95.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:32  142601.8      0.26      95.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[26]/D
    0:01:32  142605.8      0.26      95.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[25]/D
    0:01:32  142609.5      0.26      95.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[35]/D
    0:01:33  142610.3      0.26      94.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[29]/D
    0:01:33  142618.8      0.26      94.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[25]/D
    0:01:33  142619.6      0.26      94.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[28]/D
    0:01:33  142625.2      0.26      94.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[29]/D
    0:01:33  142627.3      0.26      94.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:33  142632.7      0.26      94.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[33]/D
    0:01:33  142638.5      0.26      94.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[28]/D
    0:01:33  142646.0      0.26      93.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[29]/D
    0:01:33  142647.0      0.26      93.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[33]/D
    0:01:33  142655.0      0.26      93.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[35]/D
    0:01:33  142660.6      0.26      93.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:34  142671.5      0.25      92.9       0.0 path/path/path/genblk1.add_in_reg[26]/D
    0:01:34  142674.2      0.25      92.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:34  142675.7      0.25      92.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:34  142677.6      0.25      92.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[33]/D
    0:01:34  142684.8      0.25      92.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[29]/D
    0:01:34  142690.6      0.25      92.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[35]/D
    0:01:34  142691.4      0.25      92.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[32]/D
    0:01:34  142692.2      0.25      92.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[24]/D
    0:01:34  142695.7      0.25      92.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[29]/D
    0:01:34  142703.9      0.25      92.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:34  142708.5      0.25      91.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[25]/D
    0:01:34  142711.1      0.25      91.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[26]/D
    0:01:34  142713.5      0.25      91.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[26]/D
    0:01:35  142715.4      0.25      91.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[35]/D
    0:01:35  142722.6      0.25      91.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:35  142726.8      0.25      91.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[28]/D
    0:01:35  142730.0      0.25      91.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[29]/D
    0:01:35  142734.8      0.25      90.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:35  142738.8      0.25      90.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[28]/D
    0:01:35  142739.1      0.25      90.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[28]/D
    0:01:35  142743.3      0.25      90.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[32]/D
    0:01:35  142747.3      0.25      90.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[29]/D
    0:01:35  142752.6      0.25      90.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[25]/D
    0:01:35  142758.2      0.25      90.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[32]/D
    0:01:36  142762.2      0.25      90.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[29]/D
    0:01:36  142763.8      0.25      90.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[25]/D
    0:01:36  142770.2      0.25      90.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[25]/D
    0:01:36  142771.2      0.24      89.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[29]/D
    0:01:36  142780.0      0.24      89.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:36  142785.6      0.24      89.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:36  142788.3      0.24      89.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[28]/D
    0:01:36  142796.2      0.24      89.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:36  142799.4      0.24      89.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[37]/D
    0:01:36  142803.2      0.24      89.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:36  142808.5      0.24      89.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:37  142813.5      0.24      88.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[33]/D
    0:01:37  142817.3      0.24      88.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[26]/D
    0:01:37  142818.6      0.24      88.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[29]/D
    0:01:37  142821.2      0.24      88.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[29]/D
    0:01:37  142825.0      0.24      88.5       0.0 path/path/path/genblk1.add_in_reg[35]/D
    0:01:37  142829.8      0.24      88.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:37  142831.9      0.24      88.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[25]/D
    0:01:37  142835.6      0.24      88.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[25]/D
    0:01:37  142840.4      0.24      88.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[28]/D
    0:01:37  142839.3      0.24      88.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:37  142852.1      0.24      88.0       0.0 path/path/path/genblk1.add_in_reg[29]/D
    0:01:37  142856.6      0.24      87.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:38  142859.0      0.24      87.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[35]/D
    0:01:38  142861.7      0.24      87.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:38  142864.6      0.24      87.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[33]/D
    0:01:38  142868.9      0.24      87.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[33]/D
    0:01:38  142871.3      0.24      87.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:38  142875.8      0.24      87.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[35]/D
    0:01:38  142880.3      0.24      87.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[29]/D
    0:01:38  142885.6      0.24      86.8       0.0 path/path/path/genblk1.add_in_reg[29]/D
    0:01:38  142894.1      0.24      86.8       0.0 path/path/path/genblk1.add_in_reg[37]/D
    0:01:38  142897.3      0.24      86.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:38  142898.4      0.24      86.5       0.0 path/path/path/genblk1.add_in_reg[29]/D
    0:01:39  142899.7      0.23      86.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[29]/D
    0:01:39  142900.8      0.23      86.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[25]/D
    0:01:39  142905.6      0.23      86.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[27]/D
    0:01:39  142909.0      0.23      86.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[24]/D
    0:01:39  142912.5      0.23      86.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:39  142917.8      0.23      86.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:39  142919.4      0.23      85.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[37]/D
    0:01:39  142924.5      0.23      85.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:39  142933.0      0.23      85.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[34]/D
    0:01:39  142933.2      0.23      85.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:39  142937.5      0.23      85.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[33]/D
    0:01:39  142940.4      0.23      85.4       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:40  142943.6      0.23      85.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[27]/D
    0:01:40  142946.3      0.23      85.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[26]/D
    0:01:40  142947.3      0.23      85.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[26]/D
    0:01:40  142951.9      0.23      85.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:40  142956.1      0.23      85.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[25]/D
    0:01:40  142957.4      0.23      84.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[26]/D
    0:01:40  142964.6      0.23      84.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[35]/D
    0:01:40  142966.8      0.23      84.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[35]/D
    0:01:40  142968.1      0.23      84.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[26]/D
    0:01:40  142974.5      0.23      84.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[37]/D
    0:01:40  142979.8      0.23      84.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[36]/D
    0:01:40  142981.9      0.23      84.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:40  142984.0      0.23      84.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:41  142989.6      0.23      84.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:41  142990.2      0.23      84.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[28]/D
    0:01:41  142991.8      0.23      84.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[33]/D
    0:01:41  142999.7      0.23      84.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[26]/D
    0:01:41  143003.7      0.23      83.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[29]/D
    0:01:41  143005.9      0.23      83.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[26]/D
    0:01:41  143005.1      0.23      83.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[25]/D
    0:01:41  143006.9      0.23      83.8       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:41  143011.2      0.23      83.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:41  143016.8      0.23      83.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[26]/D
    0:01:41  143017.3      0.23      83.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[26]/D
    0:01:41  143021.8      0.23      83.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:41  143025.0      0.23      83.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[29]/D
    0:01:42  143029.0      0.23      83.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[34]/D
    0:01:42  143035.6      0.22      83.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:42  143039.9      0.22      83.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[26]/D
    0:01:42  143045.8      0.22      82.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[26]/D
    0:01:42  143047.9      0.22      82.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:42  143053.5      0.22      82.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[25]/D
    0:01:42  143059.3      0.22      82.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[24]/D
    0:01:42  143065.4      0.22      82.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[33]/D
    0:01:42  143070.8      0.22      82.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:42  143073.2      0.22      82.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:42  143074.7      0.22      82.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[29]/D
    0:01:43  143075.3      0.22      82.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[26]/D
    0:01:43  143073.7      0.22      82.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[25]/D
    0:01:43  143072.1      0.22      82.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:43  143079.0      0.22      82.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[25]/D
    0:01:43  143082.2      0.22      82.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[26]/D
    0:01:43  143084.6      0.22      82.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[25]/D
    0:01:43  143087.0      0.22      81.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[32]/D
    0:01:43  143087.2      0.22      81.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[26]/D
    0:01:43  143088.0      0.22      81.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:43  143091.8      0.22      81.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[28]/D
    0:01:43  143099.5      0.22      81.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:43  143101.1      0.22      81.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[24]/D
    0:01:44  143105.3      0.22      81.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[33]/D
    0:01:44  143107.7      0.22      81.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[29]/D
    0:01:44  143108.3      0.22      80.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[36]/D
    0:01:44  143111.2      0.22      80.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[29]/D
    0:01:44  143117.8      0.22      80.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[33]/D
    0:01:44  143123.4      0.22      80.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[27]/D
    0:01:44  143126.6      0.22      80.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[25]/D
    0:01:44  143132.5      0.22      80.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[34]/D
    0:01:44  143136.7      0.22      80.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[33]/D
    0:01:44  143143.1      0.22      80.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[26]/D
    0:01:44  143147.6      0.21      80.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[34]/D
    0:01:45  143146.6      0.21      80.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:45  143148.4      0.21      80.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[33]/D
    0:01:45  143152.4      0.21      80.0       0.0 path/path/path/genblk1.add_in_reg[33]/D
    0:01:45  143152.4      0.21      79.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:45  143156.1      0.21      79.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[26]/D
    0:01:45  143157.7      0.21      79.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[26]/D
    0:01:45  143158.5      0.21      79.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:45  143162.5      0.21      79.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[25]/D
    0:01:45  143162.8      0.21      79.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:45  143167.6      0.21      79.4       0.0 path/path/path/genblk1.add_in_reg[33]/D
    0:01:45  143166.5      0.21      79.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[36]/D
    0:01:45  143168.9      0.21      79.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[25]/D
    0:01:46  143168.9      0.21      79.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[36]/D
    0:01:46  143174.2      0.21      79.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:46  143187.0      0.21      79.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[24]/D
    0:01:46  143192.1      0.21      79.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[26]/D
    0:01:46  143199.2      0.21      79.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[26]/D
    0:01:46  143204.0      0.21      79.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[33]/D
    0:01:46  143209.1      0.21      78.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[24]/D
    0:01:46  143212.8      0.21      78.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[26]/D
    0:01:46  143215.2      0.21      78.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:46  143220.2      0.21      78.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[25]/D
    0:01:46  143224.2      0.21      78.6       0.0 path/path/path/genblk1.add_in_reg[33]/D
    0:01:46  143228.5      0.21      78.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[29]/D
    0:01:47  143230.1      0.21      78.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[24]/D
    0:01:47  143235.1      0.21      78.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[24]/D
    0:01:47  143240.7      0.21      78.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[29]/D
    0:01:47  143246.3      0.21      78.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[26]/D
    0:01:47  143249.8      0.21      78.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:47  143257.2      0.21      78.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[29]/D
    0:01:47  143261.2      0.21      77.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[27]/D
    0:01:47  143266.3      0.21      77.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:47  143268.9      0.21      77.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[29]/D
    0:01:47  143274.2      0.21      77.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:47  143279.0      0.21      77.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[26]/D
    0:01:47  143281.7      0.20      77.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:48  143286.7      0.20      77.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[26]/D
    0:01:48  143288.3      0.20      77.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[34]/D
    0:01:48  143291.8      0.20      77.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[25]/D
    0:01:48  143295.5      0.20      77.0       0.0 path/path/path/genblk1.add_in_reg[32]/D
    0:01:48  143297.9      0.20      77.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:48  143299.0      0.20      76.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[25]/D
    0:01:48  143303.5      0.20      76.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[29]/D
    0:01:48  143305.9      0.20      76.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:48  143309.1      0.20      76.7       0.0 path/path/path/genblk1.add_in_reg[32]/D
    0:01:48  143311.5      0.20      76.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[36]/D
    0:01:48  143314.4      0.20      76.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:48  143318.9      0.20      76.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:49  143321.9      0.20      76.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[36]/D
    0:01:49  143323.2      0.20      76.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[25]/D
    0:01:49  143328.5      0.20      76.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[29]/D
    0:01:49  143329.6      0.20      76.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[29]/D
    0:01:49  143332.8      0.20      76.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[25]/D
    0:01:49  143342.9      0.20      76.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[25]/D
    0:01:49  143343.9      0.20      76.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[25]/D
    0:01:49  143346.1      0.20      76.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[29]/D
    0:01:49  143349.0      0.20      76.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[28]/D
    0:01:49  143352.7      0.20      75.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[29]/D
    0:01:49  143354.8      0.20      75.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[25]/D
    0:01:49  143357.0      0.20      75.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[29]/D
    0:01:50  143359.1      0.20      75.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[29]/D
    0:01:50  143360.4      0.20      75.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[25]/D
    0:01:50  143364.2      0.20      75.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[26]/D
    0:01:50  143367.3      0.20      75.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:50  143372.9      0.20      75.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[25]/D
    0:01:50  143377.5      0.20      75.7       0.0 path/path/path/genblk1.add_in_reg[33]/D
    0:01:50  143378.8      0.20      75.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[34]/D
    0:01:50  143381.4      0.20      75.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[29]/D
    0:01:50  143382.5      0.20      75.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[34]/D
    0:01:50  143385.2      0.20      75.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:50  143389.7      0.20      75.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[25]/D
    0:01:51  143393.9      0.20      75.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[25]/D
    0:01:51  143395.8      0.20      75.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:51  143399.8      0.20      75.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[29]/D
    0:01:51  143404.1      0.20      75.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:51  143406.7      0.20      75.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:51  143409.4      0.20      75.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[28]/D
    0:01:51  143411.2      0.20      75.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[25]/D
    0:01:51  143420.0      0.20      74.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[29]/D
    0:01:51  143424.5      0.20      74.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[26]/D
    0:01:51  143425.9      0.20      74.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[34]/D
    0:01:51  143428.8      0.20      74.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[29]/D
    0:01:51  143431.2      0.20      74.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[25]/D
    0:01:51  143434.9      0.20      74.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[29]/D
    0:01:52  143441.3      0.20      74.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[29]/D
    0:01:52  143446.1      0.20      74.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[29]/D
    0:01:52  143451.9      0.20      74.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[29]/D
    0:01:52  143455.4      0.20      74.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:52  143458.9      0.20      74.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:52  143460.2      0.20      74.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[37]/D
    0:01:52  143464.7      0.20      74.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[36]/D
    0:01:52  143466.0      0.20      74.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:52  143470.8      0.20      74.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[26]/D
    0:01:52  143474.3      0.20      74.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[37]/D
    0:01:52  143478.8      0.20      74.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[29]/D
    0:01:52  143482.8      0.20      73.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[29]/D
    0:01:52  143485.2      0.20      73.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[25]/D
    0:01:53  143485.7      0.19      73.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[29]/D
    0:01:53  143488.6      0.19      73.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:53  143490.8      0.19      73.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[25]/D
    0:01:53  143491.8      0.19      73.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:53  143493.2      0.19      73.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[29]/D
    0:01:53  143496.6      0.19      73.6       0.0 path/path/path/genblk1.add_in_reg[24]/D
    0:01:53  143497.2      0.19      73.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:53  143498.8      0.19      73.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[25]/D
    0:01:53  143504.6      0.19      73.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[29]/D
    0:01:53  143509.1      0.19      73.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[28]/D
    0:01:53  143512.3      0.19      73.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:53  143514.7      0.19      73.3       0.0 path/path/path/genblk1.add_in_reg[24]/D
    0:01:53  143520.0      0.19      73.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[25]/D
    0:01:53  143520.8      0.19      73.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:54  143521.9      0.19      73.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:54  143523.8      0.19      73.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[26]/D
    0:01:54  143528.8      0.19      73.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:54  143530.4      0.19      73.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:54  143533.6      0.19      73.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:54  143534.4      0.19      73.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:54  143538.7      0.19      72.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[37]/D
    0:01:54  143540.5      0.19      72.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[25]/D
    0:01:54  143542.6      0.19      72.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[29]/D
    0:01:54  143544.0      0.19      72.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[25]/D
    0:01:54  143542.4      0.19      72.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:54  143544.8      0.19      72.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[36]/D
    0:01:54  143547.2      0.19      72.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[29]/D
    0:01:55  143547.7      0.19      72.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:55  143549.8      0.19      72.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:55  143551.7      0.19      72.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[25]/D
    0:01:55  143554.1      0.19      72.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[25]/D
    0:01:55  143557.0      0.19      72.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:55  143560.2      0.19      72.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:55  143563.1      0.19      72.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:55  143566.3      0.19      72.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[29]/D
    0:01:55  143573.0      0.19      72.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:55  143575.9      0.19      72.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[25]/D
    0:01:55  143578.3      0.19      72.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[29]/D
    0:01:55  143580.1      0.19      72.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[29]/D
    0:01:56  143581.2      0.19      72.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:56  143583.6      0.19      71.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:56  143589.5      0.19      72.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[29]/D
    0:01:56  143591.1      0.19      71.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:56  143597.7      0.19      71.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[29]/D
    0:01:56  143600.4      0.19      71.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[29]/D
    0:01:56  143604.6      0.19      71.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:56  143608.6      0.19      71.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:56  143610.5      0.19      71.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[25]/D
    0:01:56  143614.7      0.19      71.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[25]/D
    0:01:56  143618.7      0.19      71.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[25]/D
    0:01:56  143618.7      0.19      71.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[25]/D
    0:01:56  143625.9      0.19      71.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[25]/D
    0:01:56  143629.4      0.19      71.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:57  143633.1      0.19      71.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[25]/D
    0:01:57  143635.2      0.19      71.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[25]/D
    0:01:57  143641.3      0.19      71.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:57  143645.1      0.19      71.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[26]/D
    0:01:57  143648.2      0.19      71.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[26]/D
    0:01:57  143655.7      0.19      71.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:57  143660.2      0.19      70.9       0.0 path/path/path/genblk1.add_in_reg[25]/D
    0:01:57  143664.2      0.19      70.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[29]/D
    0:01:57  143669.8      0.19      70.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[25]/D
    0:01:57  143674.3      0.19      70.6       0.0 path/path/path/genblk1.add_in_reg[25]/D
    0:01:57  143675.1      0.19      70.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:57  143678.8      0.18      70.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[29]/D
    0:01:57  143679.1      0.18      70.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:58  143681.5      0.18      70.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[29]/D
    0:01:58  143682.3      0.18      70.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:58  143685.0      0.18      70.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[29]/D
    0:01:58  143685.5      0.18      70.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[25]/D
    0:01:58  143686.3      0.18      70.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[35]/D
    0:01:58  143686.3      0.18      70.3       0.0                          
    0:02:00  143576.2      0.18      70.3       0.0                          
    0:02:00  143576.2      0.18      70.3       0.0                          
    0:02:00  143574.8      0.18      70.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:00  143579.3      0.18      70.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:02:00  143582.8      0.18      70.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:00  143585.5      0.18      70.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[29]/D
    0:02:00  143588.7      0.18      69.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:00  143591.3      0.18      69.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[29]/D
    0:02:00  143595.0      0.18      69.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:00  143599.3      0.18      69.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:00  143602.2      0.18      69.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[26]/D
    0:02:00  143602.2      0.18      69.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[28]/D
    0:02:01  143603.8      0.18      69.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[25]/D
    0:02:01  143604.6      0.18      69.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:01  143607.5      0.18      69.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:01  143613.1      0.18      69.7       0.0 path/path/path/genblk1.add_in_reg[29]/D
    0:02:01  143618.2      0.18      69.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[25]/D
    0:02:01  143624.3      0.18      69.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[29]/D
    0:02:01  143628.0      0.18      69.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[25]/D
    0:02:01  143633.3      0.18      69.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[29]/D
    0:02:01  143636.5      0.18      69.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[26]/D
    0:02:01  143638.4      0.18      69.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[26]/D
    0:02:01  143641.6      0.18      69.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:02  143642.1      0.18      69.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[25]/D
    0:02:02  143645.8      0.18      69.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:02  143649.0      0.18      69.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[25]/D
    0:02:02  143650.6      0.18      69.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[29]/D
    0:02:02  143652.8      0.18      69.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:02  143653.3      0.18      69.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:02  143654.9      0.18      69.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:02  143656.0      0.18      69.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:02  143657.0      0.18      68.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:02  143658.1      0.18      68.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:02:02  143661.0      0.18      68.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[29]/D
    0:02:02  143663.7      0.18      68.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:03  143666.3      0.18      68.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[35]/D
    0:02:03  143669.0      0.18      68.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[25]/D
    0:02:03  143672.4      0.18      68.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[25]/D
    0:02:03  143676.4      0.18      68.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:03  143678.6      0.18      68.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[25]/D
    0:02:03  143682.3      0.18      68.5       0.0 path/path/path/genblk1.add_in_reg[25]/D
    0:02:03  143687.6      0.18      68.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:03  143690.8      0.18      68.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[25]/D
    0:02:03  143692.7      0.18      68.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:03  143694.5      0.18      68.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:03  143694.0      0.18      68.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:03  143693.2      0.18      68.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:04  143694.3      0.18      68.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[29]/D
    0:02:04  143695.3      0.18      68.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[34]/D
    0:02:04  143700.6      0.18      68.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:04  143703.0      0.18      68.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[29]/D
    0:02:04  143704.4      0.18      68.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[29]/D
    0:02:04  143707.6      0.18      68.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[25]/D
    0:02:04  143709.2      0.18      68.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:04  143709.4      0.18      67.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:02:04  143712.1      0.18      67.9       0.0 path/path/path/genblk1.add_in_reg[25]/D
    0:02:04  143712.9      0.18      67.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[29]/D
    0:02:04  143714.5      0.18      67.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[29]/D
    0:02:04  143716.1      0.18      67.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[29]/D
    0:02:05  143721.4      0.18      67.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[29]/D
    0:02:05  143721.7      0.18      67.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[29]/D
    0:02:05  143724.1      0.18      67.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[29]/D
    0:02:05  143724.9      0.18      67.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[26]/D
    0:02:05  143725.9      0.18      67.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:05  143727.0      0.18      67.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[24]/D
    0:02:05  143729.9      0.18      67.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[34]/D
    0:02:05  143729.9      0.18      67.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:05  143732.3      0.18      67.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[29]/D
    0:02:05  143732.8      0.18      67.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[29]/D


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:05  143732.8      0.18      67.5       0.0                          
    0:02:06  143732.8      0.18      67.5       0.0                          
    0:02:09  143501.1      0.18      67.1       0.0                          
    0:02:10  143447.7      0.18      67.1       0.0                          
    0:02:11  143417.4      0.18      67.1       0.0                          
    0:02:12  143390.8      0.18      67.1       0.0                          
    0:02:12  143367.3      0.18      67.1       0.0                          
    0:02:13  143343.9      0.18      67.1       0.0                          
    0:02:13  143322.1      0.18      67.1       0.0                          
    0:02:14  143300.3      0.18      67.1       0.0                          
    0:02:14  143289.1      0.18      67.1       0.0                          
    0:02:15  143270.5      0.18      67.1       0.0                          
    0:02:15  143259.9      0.18      67.1       0.0                          
    0:02:16  143249.2      0.18      67.1       0.0                          
    0:02:16  143238.6      0.18      67.1       0.0                          
    0:02:16  143228.0      0.18      67.1       0.0                          
    0:02:17  143217.3      0.18      67.1       0.0                          
    0:02:17  143206.7      0.18      67.1       0.0                          
    0:02:17  143206.7      0.18      67.1       0.0                          
    0:02:18  143206.7      0.18      67.1       0.0                          
    0:02:18  143120.8      0.19      68.1       0.0                          
    0:02:19  143112.5      0.19      68.1       0.0                          
    0:02:19  143112.5      0.19      68.1       0.0                          
    0:02:19  143112.5      0.19      68.1       0.0                          
    0:02:19  143112.5      0.19      68.1       0.0                          
    0:02:19  143112.5      0.19      68.1       0.0                          
    0:02:19  143112.5      0.19      68.1       0.0                          
    0:02:19  143126.6      0.18      67.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[25]/D
    0:02:19  143141.8      0.18      67.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[27]/D
    0:02:19  143150.0      0.18      67.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[29]/D
    0:02:19  143151.4      0.18      67.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[25]/D
    0:02:19  143152.2      0.18      67.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[29]/D
    0:02:19  143158.5      0.18      66.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[28]/D
    0:02:20  143163.3      0.18      66.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[32]/D
    0:02:20  143164.9      0.18      66.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[29]/D
    0:02:20  143168.9      0.18      66.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:20  143172.1      0.18      66.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[25]/D
    0:02:20  143178.0      0.18      66.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[32]/D
    0:02:20  143179.0      0.18      66.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[25]/D
    0:02:20  143181.7      0.18      66.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[29]/D
    0:02:20  143183.0      0.18      66.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[29]/D
    0:02:20  143183.0      0.18      66.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[29]/D
    0:02:20  143185.1      0.18      66.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[29]/D
    0:02:20  143187.8      0.18      66.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[29]/D
    0:02:20  143188.6      0.18      66.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:02:21  143190.5      0.18      66.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:02:21  143191.8      0.18      66.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[36]/D
    0:02:21  143193.9      0.17      66.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[28]/D
    0:02:21  143195.2      0.17      66.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[36]/D
    0:02:21  143201.6      0.17      66.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:21  143204.8      0.17      66.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[25]/D
    0:02:21  143201.4      0.17      66.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[29]/D
    0:02:21  143204.0      0.17      66.2       0.0 path/path/path/genblk1.add_in_reg[26]/D
    0:02:21  143206.2      0.17      66.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[32]/D
    0:02:21  143211.2      0.17      66.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:02:21  143211.5      0.17      66.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:21  143213.3      0.17      66.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[29]/D
    0:02:22  143219.5      0.17      66.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[25]/D
    0:02:22  143222.6      0.17      66.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[29]/D
    0:02:22  143226.6      0.17      66.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[29]/D
    0:02:22  143232.5      0.17      66.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[29]/D
    0:02:22  143233.8      0.17      66.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[29]/D
    0:02:22  143234.3      0.17      66.0       0.0 path/path/path/genblk1.add_in_reg[36]/D
    0:02:22  143238.9      0.17      65.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[29]/D
    0:02:22  143240.2      0.17      65.9       0.0 path/path/path/genblk1.add_in_reg[25]/D
    0:02:22  143241.0      0.17      65.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:02:23  143239.4      0.17      65.8       0.0                          
    0:02:23  143208.3      0.17      65.8       0.0                          
    0:02:23  143169.7      0.17      65.8       0.0                          
    0:02:23  143126.4      0.17      65.8       0.0                          
    0:02:23  143095.2      0.17      65.8       0.0                          
    0:02:23  143052.4      0.17      65.8       0.0                          
    0:02:24  143022.1      0.17      65.8       0.0                          
    0:02:24  142975.8      0.17      65.8       0.0                          
    0:02:24  142949.5      0.17      65.8       0.0                          
    0:02:24  142897.9      0.17      65.7       0.0                          
    0:02:24  142861.4      0.17      65.7       0.0                          
    0:02:25  142809.3      0.17      65.6       0.0                          
    0:02:27  142716.4      0.17      65.6       0.0                          
    0:02:27  142618.3      0.17      65.6       0.0                          
    0:02:27  142500.2      0.17      65.6       0.0                          
    0:02:28  142395.6      0.17      65.6       0.0                          
    0:02:28  142270.4      0.17      65.6       0.0                          
    0:02:29  142148.3      0.17      65.6       0.0                          
    0:02:29  142145.9      0.17      65.6       0.0                          
    0:02:29  142126.5      0.17      65.6       0.0                          
    0:02:30  142071.4      0.17      65.6       0.0                          
    0:02:31  142016.3      0.17      65.6       0.0                          
    0:02:31  141996.6      0.17      65.6       0.0                          
    0:02:32  141994.0      0.17      65.6       0.0                          
    0:02:32  141992.1      0.17      65.6       0.0                          
    0:02:32  141987.3      0.17      65.6       0.0                          
    0:02:32  141986.5      0.17      65.6       0.0                          
    0:02:33  141982.6      0.17      65.6       0.0                          
    0:02:33  141977.8      0.17      65.6       0.0                          
    0:02:35  141977.8      0.17      65.6       0.0                          
    0:02:35  141956.5      0.18      66.3       0.0                          
    0:02:35  141956.5      0.18      66.3       0.0                          
    0:02:35  141956.5      0.18      66.3       0.0                          
    0:02:35  141956.5      0.18      66.3       0.0                          
    0:02:35  141956.5      0.18      66.3       0.0                          
    0:02:35  141956.5      0.18      66.3       0.0                          
    0:02:35  141966.6      0.18      65.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[25]/D
    0:02:36  141966.6      0.17      65.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[25]/D
    0:02:36  141970.0      0.17      65.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[25]/D
    0:02:36  141967.9      0.17      65.7       0.0                          
    0:02:36  141969.0      0.17      65.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[29]/D
    0:02:36  141969.8      0.17      65.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[29]/D
    0:02:36  141974.6      0.17      65.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[25]/D
    0:02:36  141975.6      0.17      65.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:02:36  141977.0      0.17      65.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[29]/D
    0:02:36  141981.0      0.17      65.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[36]/D
    0:02:36  141981.8      0.17      65.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:36  141985.7      0.17      65.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:02:37  141987.6      0.17      65.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[25]/D
    0:02:37  141991.3      0.17      65.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[29]/D
    0:02:37  141992.7      0.17      65.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[25]/D
    0:02:37  141993.5      0.17      65.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[29]/D
    0:02:37  141996.9      0.17      65.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[36]/D
    0:02:37  141999.8      0.17      65.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[29]/D
    0:02:37  142002.8      0.17      65.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[29]/D
    0:02:37  142006.5      0.17      65.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[29]/D
    0:02:37  142011.3      0.17      65.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[32]/D
    0:02:37  142013.1      0.17      65.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:37  142017.1      0.17      65.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[25]/D
    0:02:38  142018.7      0.17      64.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:38  142021.4      0.17      64.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[29]/D
    0:02:38  142024.8      0.17      64.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:38  142028.8      0.17      64.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[29]/D
    0:02:38  142034.7      0.17      64.7       0.0 path/path/path/genblk1.add_in_reg[36]/D
    0:02:38  142035.2      0.17      64.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[29]/D
    0:02:38  142036.5      0.17      64.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[29]/D
    0:02:38  142040.3      0.17      64.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[25]/D
    0:02:38  142044.0      0.17      64.6       0.0 path/path/path/genblk1.add_in_reg[36]/D
    0:02:38  142046.7      0.17      64.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:38  142046.9      0.17      64.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:02:38  142053.3      0.17      64.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:02:38  142056.0      0.17      64.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[29]/D
    0:02:39  142063.7      0.17      64.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[29]/D
    0:02:39  142069.3      0.17      64.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[25]/D
    0:02:39  142073.3      0.17      64.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[29]/D
    0:02:39  142076.7      0.17      64.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[36]/D
    0:02:39  142078.8      0.17      64.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[29]/D
    0:02:39  142079.1      0.17      64.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[25]/D
    0:02:39  142079.4      0.17      64.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[32]/D
    0:02:40  142083.6      0.17      64.3       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_16_16_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 15080 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_16_16_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 08:32:27 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_16_16_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              71076.530316
Buf/Inv area:                     4007.556010
Noncombinational area:           71007.101572
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                142083.631888
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_16_16_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 08:32:34 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_16_16_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  64.0615 mW   (87%)
  Net Switching Power  =   9.2081 mW   (13%)
                         ---------
Total Dynamic Power    =  73.2696 mW  (100%)

Cell Leakage Power     =   2.9485 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       5.9416e+04        1.1090e+03        1.1893e+06        6.1714e+04  (  80.97%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  4.6461e+03        8.0990e+03        1.7592e+06        1.4504e+04  (  19.03%)
--------------------------------------------------------------------------------------------------
Total          6.4062e+04 uW     9.2081e+03 uW     2.9485e+06 nW     7.6219e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_16_16_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 08:32:34 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[11].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[11].path/path/genblk1.add_in_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_16_16_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[11].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[10]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[11].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[10]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[11].path/Mat_a_Mem/Mem/U392/ZN (TINV_X1)
                                                          0.15       0.23 f
  path/genblk1[11].path/Mat_a_Mem/Mem/data_out[10] (memory_b20_SIZE16_LOGSIZE4_10)
                                                          0.00       0.23 f
  path/genblk1[11].path/Mat_a_Mem/data_out[10] (seqMemory_b20_SIZE16_10)
                                                          0.00       0.23 f
  path/genblk1[11].path/path/in0[10] (mac_b20_g1_5)       0.00       0.23 f
  path/genblk1[11].path/path/mult_21/a[10] (mac_b20_g1_5_DW_mult_tc_1)
                                                          0.00       0.23 f
  path/genblk1[11].path/path/mult_21/U1782/Z (XOR2_X1)
                                                          0.08       0.31 f
  path/genblk1[11].path/path/mult_21/U1232/ZN (AND2_X1)
                                                          0.05       0.36 f
  path/genblk1[11].path/path/mult_21/U1253/ZN (INV_X1)
                                                          0.04       0.40 r
  path/genblk1[11].path/path/mult_21/U1877/ZN (OAI22_X1)
                                                          0.04       0.44 f
  path/genblk1[11].path/path/mult_21/U575/CO (FA_X1)      0.11       0.54 f
  path/genblk1[11].path/path/mult_21/U563/S (FA_X1)       0.15       0.69 r
  path/genblk1[11].path/path/mult_21/U561/CO (FA_X1)      0.07       0.76 r
  path/genblk1[11].path/path/mult_21/U552/S (FA_X1)       0.11       0.87 f
  path/genblk1[11].path/path/mult_21/U551/S (FA_X1)       0.14       1.02 r
  path/genblk1[11].path/path/mult_21/U1441/ZN (NOR2_X1)
                                                          0.03       1.05 f
  path/genblk1[11].path/path/mult_21/U1399/ZN (NOR2_X1)
                                                          0.04       1.09 r
  path/genblk1[11].path/path/mult_21/U1726/ZN (NAND2_X1)
                                                          0.04       1.13 f
  path/genblk1[11].path/path/mult_21/U1386/ZN (OAI21_X1)
                                                          0.09       1.22 r
  path/genblk1[11].path/path/mult_21/U2117/ZN (AOI21_X1)
                                                          0.04       1.26 f
  path/genblk1[11].path/path/mult_21/U1340/ZN (XNOR2_X1)
                                                          0.06       1.32 f
  path/genblk1[11].path/path/mult_21/product[29] (mac_b20_g1_5_DW_mult_tc_1)
                                                          0.00       1.32 f
  path/genblk1[11].path/path/genblk1.add_in_reg[29]/D (DFF_X1)
                                                          0.01       1.33 f
  data arrival time                                                  1.33

  clock clk (rise edge)                                   1.20       1.20
  clock network delay (ideal)                             0.00       1.20
  path/genblk1[11].path/path/genblk1.add_in_reg[29]/CK (DFF_X1)
                                                          0.00       1.20 r
  library setup time                                     -0.04       1.16
  data required time                                                 1.16
  --------------------------------------------------------------------------
  data required time                                                 1.16
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.17


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 15 nets to module multipath_k16_p16_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
