// Seed: 2351497194
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = 1;
  static id_3(
      .id_0(id_2),
      .id_1(1),
      .id_2(1),
      .id_3(~id_2),
      .id_4(id_1),
      .id_5(id_2),
      .id_6(1),
      .id_7(id_2 - id_2#(.id_8(1)))
  );
  wire id_4;
  timeprecision 1ps;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    input uwire id_2,
    output uwire id_3,
    input wire id_4,
    input wand id_5,
    input tri id_6,
    input uwire id_7,
    output logic id_8,
    input supply1 id_9,
    input tri id_10
);
  always @(1 or posedge id_6) begin
    id_8 <= !id_2;
  end
  assign id_1 = 1;
  nand (id_3, id_12, id_2, id_5, id_6, id_7, id_9);
  wire id_12;
  module_0(
      id_12, id_12
  );
endmodule
