// Seed: 148456280
module module_0 (
    output tri0 id_0,
    output supply1 id_1,
    output supply1 id_2,
    input wand id_3,
    input wire id_4,
    input uwire id_5,
    output wor id_6,
    input uwire id_7
    , id_13,
    output supply1 id_8,
    input tri id_9,
    input tri id_10,
    input uwire id_11
);
  assign id_13 = 1'd0 ? id_5 : 1;
  wire id_14 = id_14;
  wire id_15;
  ;
endmodule
module module_1 (
    input supply0 id_0,
    output tri1 id_1,
    input supply1 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input supply0 id_5,
    output tri id_6,
    output wire id_7,
    input uwire id_8,
    input tri0 id_9,
    output tri0 id_10,
    input tri0 id_11,
    input supply1 id_12,
    input wor id_13
    , id_15, id_16
);
  assign id_15 = 1'b0;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_10,
      id_5,
      id_5,
      id_3,
      id_10,
      id_4,
      id_10,
      id_11,
      id_12,
      id_8
  );
  assign modCall_1.id_1 = 0;
endmodule
