Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/UNIVERSITY/chengxu/vivado2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e64b7d0872f54d11917e87b336ffbd98 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 25 for port 'n' [E:/UNIVERSITY/alltext/fpga_teris/demo0/lab_10.srcs/sources_1/new/lab_10.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clk0' [E:/UNIVERSITY/alltext/fpga_teris/demo0/lab_10.srcs/sources_1/new/lab_10.v:116]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'clk' [E:/UNIVERSITY/alltext/fpga_teris/demo0/lab_10.srcs/sources_1/new/lab_10.v:145]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'aRst_n' [E:/UNIVERSITY/alltext/fpga_teris/demo0/lab_10.srcs/sources_1/new/lab_10.v:258]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Rst' [E:/UNIVERSITY/alltext/fpga_teris/demo0/lab_10.srcs/sources_1/new/lab_10.v:267]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Video_Mode' [E:/UNIVERSITY/alltext/fpga_teris/demo0/lab_10.srcs/sources_1/new/lab_10.v:268]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clockdown
Compiling module xil_defaultlib.key
Compiling module xil_defaultlib.newblock
Compiling module xil_defaultlib.next
Compiling module xil_defaultlib.decide
Compiling module xil_defaultlib.remove
Compiling module xil_defaultlib.turn_to_rgb
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=10,CLKIN...
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.rgb2dvi_0_SyncAsync_6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.rgb2dvi_0_ResetBridge_5
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.rgb2dvi_0_SyncAsync__parameteriz...
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.rgb2dvi_0_ClockGen
Compiling module unisims_ver.OBUFDS
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling module xil_defaultlib.rgb2dvi_0_OutputSERDES
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.rgb2dvi_0_TMDS_Encoder
Compiling module xil_defaultlib.rgb2dvi_0_OutputSERDES_0
Compiling module xil_defaultlib.rgb2dvi_0_TMDS_Encoder_1
Compiling module xil_defaultlib.rgb2dvi_0_OutputSERDES_2
Compiling module xil_defaultlib.rgb2dvi_0_TMDS_Encoder_3
Compiling module xil_defaultlib.rgb2dvi_0_OutputSERDES_4
Compiling module xil_defaultlib.rgb2dvi_0_SyncAsync
Compiling module xil_defaultlib.rgb2dvi_0_ResetBridge
Compiling module xil_defaultlib.rgb2dvi_0_rgb2dvi
Compiling module xil_defaultlib.rgb2dvi_0
Compiling module xil_defaultlib.Driver_HDMI_default
Compiling module xil_defaultlib.lab_10
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
