

================================================================
== Vitis HLS Report for 'order_book_Pipeline_BID_PUSH_LOOP1'
================================================================
* Date:           Sat Jun 14 04:24:13 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        order_book_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.669 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max   | min | max |                      Type                      |
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |        7|       13|  70.000 ns|  0.130 us|    2|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- BID_PUSH_LOOP  |        5|       11|         8|          2|          1|  0 ~ 3|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 2, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.41>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%new_idx_7 = alloca i32 1" [order_book_src/priority_queue.cpp:26->order_book_src/priority_queue.cpp:102->order_book_src/priority_queue.cpp:416]   --->   Operation 11 'alloca' 'new_idx_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [order_book_src/priority_queue.cpp:88->order_book_src/priority_queue.cpp:416]   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%level = alloca i32 1" [order_book_src/priority_queue.cpp:70->order_book_src/priority_queue.cpp:416]   --->   Operation 13 'alloca' 'level' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%input_price = alloca i32 1" [order_book_src/priority_queue.cpp:370]   --->   Operation 14 'alloca' 'input_price' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input_size_1 = alloca i32 1" [order_book_src/priority_queue.cpp:370]   --->   Operation 15 'alloca' 'input_size_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_orderID_1 = alloca i32 1" [order_book_src/priority_queue.cpp:370]   --->   Operation 16 'alloca' 'input_orderID_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%input_direction = alloca i32 1" [order_book_src/priority_queue.cpp:370]   --->   Operation 17 'alloca' 'input_direction' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%insert_path_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %insert_path_2"   --->   Operation 18 'read' 'insert_path_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%insert_level_0_i701452_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %insert_level_0_i701452"   --->   Operation 19 'read' 'insert_level_0_i701452_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %empty"   --->   Operation 20 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%input_size_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_size"   --->   Operation 21 'read' 'input_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%input_orderID_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_orderID"   --->   Operation 22 'read' 'input_orderID_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln68_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %zext_ln68"   --->   Operation 23 'read' 'zext_ln68_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln68_cast = zext i2 %zext_ln68_read"   --->   Operation 24 'zext' 'zext_ln68_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_63, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_62, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_61, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_60, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_59, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_58, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_57, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_56, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_55, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_54, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_53, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_52, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_47, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_46, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_45, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_44, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_43, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_42, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_41, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_40, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_39, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_38, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_37, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_36, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 48 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_15, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 49 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_14, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 50 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_13, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 51 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_12, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 52 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_11, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 53 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_10, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 54 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_9, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 55 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_8, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 56 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_7, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 57 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_6, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 58 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_5, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 59 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_4, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 60 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_31, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 61 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_30, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 62 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_29, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 63 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_28, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 64 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_27, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 65 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_26, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 66 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_25, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 67 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_24, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 68 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_23, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 69 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_22, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 70 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_21, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 71 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_20, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 72 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (1.70ns)   --->   "%store_ln370 = store i3 5, i3 %input_direction" [order_book_src/priority_queue.cpp:370]   --->   Operation 73 'store' 'store_ln370' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 74 [1/1] (1.70ns)   --->   "%store_ln370 = store i16 %input_orderID_read, i16 %input_orderID_1" [order_book_src/priority_queue.cpp:370]   --->   Operation 74 'store' 'store_ln370' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 75 [1/1] (1.70ns)   --->   "%store_ln370 = store i8 %input_size_read, i8 %input_size_1" [order_book_src/priority_queue.cpp:370]   --->   Operation 75 'store' 'store_ln370' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 76 [1/1] (1.58ns)   --->   "%store_ln370 = store i16 %tmp, i16 %input_price" [order_book_src/priority_queue.cpp:370]   --->   Operation 76 'store' 'store_ln370' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 77 [1/1] (1.58ns)   --->   "%store_ln70 = store i2 0, i2 %level" [order_book_src/priority_queue.cpp:70->order_book_src/priority_queue.cpp:416]   --->   Operation 77 'store' 'store_ln70' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 78 [1/1] (1.58ns)   --->   "%store_ln88 = store i3 %zext_ln68_cast, i3 %i" [order_book_src/priority_queue.cpp:88->order_book_src/priority_queue.cpp:416]   --->   Operation 78 'store' 'store_ln88' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 79 [1/1] (1.58ns)   --->   "%store_ln26 = store i3 0, i3 %new_idx_7" [order_book_src/priority_queue.cpp:26->order_book_src/priority_queue.cpp:102->order_book_src/priority_queue.cpp:416]   --->   Operation 79 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i715"   --->   Operation 80 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%i_1 = load i3 %i" [order_book_src/priority_queue.cpp:102->order_book_src/priority_queue.cpp:416]   --->   Operation 81 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%level_1 = load i2 %level" [order_book_src/priority_queue.cpp:103->order_book_src/priority_queue.cpp:416]   --->   Operation 82 'load' 'level_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (1.56ns)   --->   "%icmp_ln88 = icmp_eq  i2 %level_1, i2 %insert_level_0_i701452_read" [order_book_src/priority_queue.cpp:88->order_book_src/priority_queue.cpp:416]   --->   Operation 83 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (1.56ns)   --->   "%add_ln103 = add i2 %level_1, i2 1" [order_book_src/priority_queue.cpp:103->order_book_src/priority_queue.cpp:416]   --->   Operation 84 'add' 'add_ln103' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %for.body.i715.split, void %_Z7add_bidPA8_5orderRS_RjRiPiS5_RN3hls6streamIS_Li0EEES9_RNS7_I7ap_uintILi32EELi0EEERNS7_I8metadataLi0EEERSB_SH_SB_SE_S_b.exit.loopexit.exitStub" [order_book_src/priority_queue.cpp:88->order_book_src/priority_queue.cpp:416]   --->   Operation 85 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%new_idx_7_load = load i3 %new_idx_7" [order_book_src/priority_queue.cpp:88->order_book_src/priority_queue.cpp:416]   --->   Operation 86 'load' 'new_idx_7_load' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln88 = trunc i3 %new_idx_7_load" [order_book_src/priority_queue.cpp:88->order_book_src/priority_queue.cpp:416]   --->   Operation 87 'trunc' 'trunc_ln88' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %new_idx_7_load, i32 2" [order_book_src/priority_queue.cpp:370]   --->   Operation 88 'bitselect' 'tmp_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (1.65ns)   --->   "%i_2 = add i3 %i_1, i3 7" [order_book_src/priority_queue.cpp:102->order_book_src/priority_queue.cpp:416]   --->   Operation 89 'add' 'i_2' <Predicate = (!icmp_ln88)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i3 %i_2" [order_book_src/priority_queue.cpp:26->order_book_src/priority_queue.cpp:102->order_book_src/priority_queue.cpp:416]   --->   Operation 90 'sext' 'sext_ln26' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (2.18ns)   --->   "%bit = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %insert_path_2_read, i32 %sext_ln26" [order_book_src/priority_queue.cpp:28->order_book_src/priority_queue.cpp:102->order_book_src/priority_queue.cpp:416]   --->   Operation 91 'bitselect' 'bit' <Predicate = (!icmp_ln88)> <Delay = 2.18> <CoreInst = "BitSelector">   --->   Core 141 'BitSelector' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'bitselect'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (1.58ns)   --->   "%store_ln70 = store i2 %add_ln103, i2 %level" [order_book_src/priority_queue.cpp:70->order_book_src/priority_queue.cpp:416]   --->   Operation 92 'store' 'store_ln70' <Predicate = (!icmp_ln88)> <Delay = 1.58>
ST_1 : Operation 93 [1/1] (1.58ns)   --->   "%store_ln88 = store i3 %i_2, i3 %i" [order_book_src/priority_queue.cpp:88->order_book_src/priority_queue.cpp:416]   --->   Operation 93 'store' 'store_ln88' <Predicate = (!icmp_ln88)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln370 = zext i1 %tmp_1" [order_book_src/priority_queue.cpp:370]   --->   Operation 94 'zext' 'zext_ln370' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_483 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_31, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:416]   --->   Operation 95 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_483' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_484 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_30, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:416]   --->   Operation 96 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_484' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_485 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_29, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:416]   --->   Operation 97 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_485' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_486 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_28, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:416]   --->   Operation 98 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_486' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_487 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_27, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:416]   --->   Operation 99 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_487' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_488 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_26, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:416]   --->   Operation 100 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_488' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_489 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_25, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:416]   --->   Operation 101 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_489' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_490 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_24, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:416]   --->   Operation 102 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_490' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_491 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_23, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:416]   --->   Operation 103 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_491' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_492 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_22, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:416]   --->   Operation 104 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_492' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_493 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_21, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:416]   --->   Operation 105 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_493' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_494 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_20, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:416]   --->   Operation 106 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_494' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 107 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_495 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_483" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:416]   --->   Operation 107 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_495' <Predicate = (!icmp_ln88 & trunc_ln88 == 0 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 108 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_496 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_484" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:416]   --->   Operation 108 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_496' <Predicate = (!icmp_ln88 & trunc_ln88 == 1 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 109 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_497 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_485" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:416]   --->   Operation 109 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_497' <Predicate = (!icmp_ln88 & trunc_ln88 == 2 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 110 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_498 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_486" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:416]   --->   Operation 110 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_498' <Predicate = (!icmp_ln88 & trunc_ln88 == 3 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 111 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_499 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_487" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:416]   --->   Operation 111 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_499' <Predicate = (!icmp_ln88 & level_1 == 1 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 112 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_500 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_488" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:416]   --->   Operation 112 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_500' <Predicate = (!icmp_ln88 & level_1 == 1 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 113 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_501 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_489" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:416]   --->   Operation 113 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_501' <Predicate = (!icmp_ln88 & level_1 == 1 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 114 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_502 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_490" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:416]   --->   Operation 114 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_502' <Predicate = (!icmp_ln88 & level_1 == 1 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 115 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_503 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_491" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:416]   --->   Operation 115 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_503' <Predicate = (!icmp_ln88 & level_1 == 2 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 116 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_504 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_492" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:416]   --->   Operation 116 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_504' <Predicate = (!icmp_ln88 & level_1 == 2 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 117 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_505 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_493" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:416]   --->   Operation 117 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_505' <Predicate = (!icmp_ln88 & level_1 == 2 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 118 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_506 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_494" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:416]   --->   Operation 118 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_506' <Predicate = (!icmp_ln88 & level_1 == 2 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln88, i1 0" [order_book_src/priority_queue.cpp:29->order_book_src/priority_queue.cpp:102->order_book_src/priority_queue.cpp:416]   --->   Operation 119 'bitconcatenate' 'tmp_22' <Predicate = (!icmp_ln88 & !bit)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%or_ln29_3 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln88, i1 1" [order_book_src/priority_queue.cpp:29->order_book_src/priority_queue.cpp:102->order_book_src/priority_queue.cpp:416]   --->   Operation 120 'bitconcatenate' 'or_ln29_3' <Predicate = (!icmp_ln88 & bit)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.98ns)   --->   "%new_idx = select i1 %bit, i3 %or_ln29_3, i3 %tmp_22" [order_book_src/priority_queue.cpp:29->order_book_src/priority_queue.cpp:102->order_book_src/priority_queue.cpp:416]   --->   Operation 121 'select' 'new_idx' <Predicate = (!icmp_ln88)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (1.58ns)   --->   "%store_ln26 = store i3 %new_idx, i3 %new_idx_7" [order_book_src/priority_queue.cpp:26->order_book_src/priority_queue.cpp:102->order_book_src/priority_queue.cpp:416]   --->   Operation 122 'store' 'store_ln26' <Predicate = (!icmp_ln88)> <Delay = 1.58>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.body.i715" [order_book_src/priority_queue.cpp:88->order_book_src/priority_queue.cpp:416]   --->   Operation 123 'br' 'br_ln88' <Predicate = (!icmp_ln88)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.66>
ST_3 : Operation 124 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_495 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_483" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:416]   --->   Operation 124 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_495' <Predicate = (!icmp_ln88 & trunc_ln88 == 0 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 125 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_496 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_484" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:416]   --->   Operation 125 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_496' <Predicate = (!icmp_ln88 & trunc_ln88 == 1 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 126 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_497 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_485" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:416]   --->   Operation 126 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_497' <Predicate = (!icmp_ln88 & trunc_ln88 == 2 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 127 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_498 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_486" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:416]   --->   Operation 127 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_498' <Predicate = (!icmp_ln88 & trunc_ln88 == 3 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 128 [1/1] (1.82ns)   --->   "%tmp_s = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_495, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_496, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_497, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_498, i16 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:416]   --->   Operation 128 'sparsemux' 'tmp_s' <Predicate = (!icmp_ln88 & level_1 == 0)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_499 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_487" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:416]   --->   Operation 129 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_499' <Predicate = (!icmp_ln88 & level_1 == 1 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 130 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_500 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_488" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:416]   --->   Operation 130 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_500' <Predicate = (!icmp_ln88 & level_1 == 1 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 131 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_501 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_489" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:416]   --->   Operation 131 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_501' <Predicate = (!icmp_ln88 & level_1 == 1 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 132 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_502 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_490" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:416]   --->   Operation 132 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_502' <Predicate = (!icmp_ln88 & level_1 == 1 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 133 [1/1] (1.82ns)   --->   "%tmp_2 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_499, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_500, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_501, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_502, i16 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:416]   --->   Operation 133 'sparsemux' 'tmp_2' <Predicate = (!icmp_ln88 & level_1 == 1)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_503 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_491" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:416]   --->   Operation 134 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_503' <Predicate = (!icmp_ln88 & level_1 == 2 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 135 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_504 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_492" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:416]   --->   Operation 135 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_504' <Predicate = (!icmp_ln88 & level_1 == 2 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 136 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_505 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_493" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:416]   --->   Operation 136 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_505' <Predicate = (!icmp_ln88 & level_1 == 2 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 137 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_506 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_494" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:416]   --->   Operation 137 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_506' <Predicate = (!icmp_ln88 & level_1 == 2 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 138 [1/1] (1.82ns)   --->   "%tmp_3 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_503, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_504, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_505, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_506, i16 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:416]   --->   Operation 138 'sparsemux' 'tmp_3' <Predicate = (!icmp_ln88 & level_1 == 2)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (1.58ns)   --->   "%input_price_2 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %tmp_s, i2 1, i16 %tmp_2, i2 2, i16 %tmp_3, i16 0, i2 %level_1" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:416]   --->   Operation 139 'sparsemux' 'input_price_2' <Predicate = (!icmp_ln88)> <Delay = 1.58> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.66>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%input_price_1 = load i16 %input_price"   --->   Operation 140 'load' 'input_price_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%specpipeline_ln91 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [order_book_src/priority_queue.cpp:91->order_book_src/priority_queue.cpp:416]   --->   Operation 141 'specpipeline' 'specpipeline_ln91' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [order_book_src/priority_queue.cpp:88->order_book_src/priority_queue.cpp:416]   --->   Operation 142 'specloopname' 'specloopname_ln88' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (2.07ns)   --->   "%icmp_ln92 = icmp_sgt  i16 %input_price_1, i16 %input_price_2" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:416]   --->   Operation 143 'icmp' 'icmp_ln92' <Predicate = (!icmp_ln88)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %if.else37.i, void %if.then28.i" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:416]   --->   Operation 144 'br' 'br_ln92' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (2.07ns)   --->   "%icmp_ln97 = icmp_eq  i16 %input_price_1, i16 %input_price_2" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:416]   --->   Operation 145 'icmp' 'icmp_ln97' <Predicate = (!icmp_ln88 & !icmp_ln92)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %icmp_ln97, void %if.end63.i, void %land.lhs.true.i724" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:416]   --->   Operation 146 'br' 'br_ln97' <Predicate = (!icmp_ln88 & !icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_507 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_47, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:416]   --->   Operation 147 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_507' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_508 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_46, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:416]   --->   Operation 148 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_508' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_509 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_45, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:416]   --->   Operation 149 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_509' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_510 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_44, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:416]   --->   Operation 150 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_510' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_511 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_43, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:416]   --->   Operation 151 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_511' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_512 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_42, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:416]   --->   Operation 152 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_512' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_513 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_41, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:416]   --->   Operation 153 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_513' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_514 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_40, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:416]   --->   Operation 154 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_514' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_515 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_39, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:416]   --->   Operation 155 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_515' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_516 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_38, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:416]   --->   Operation 156 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_516' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_517 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_37, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:416]   --->   Operation 157 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_517' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_518 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_36, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:416]   --->   Operation 158 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_518' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 159 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_507" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:416]   --->   Operation 159 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & trunc_ln88 == 0 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 160 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_520 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_508" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:416]   --->   Operation 160 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_520' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & trunc_ln88 == 1 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 161 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_521 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_509" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:416]   --->   Operation 161 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_521' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & trunc_ln88 == 2 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 162 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_522 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_510" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:416]   --->   Operation 162 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_522' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & trunc_ln88 == 3 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 163 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_523 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_511" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:416]   --->   Operation 163 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_523' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 1 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 164 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_524 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_512" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:416]   --->   Operation 164 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_524' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 1 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 165 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_525 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_513" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:416]   --->   Operation 165 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_525' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 1 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 166 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_526 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_514" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:416]   --->   Operation 166 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_526' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 1 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 167 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_527 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_515" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:416]   --->   Operation 167 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_527' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 2 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 168 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_528 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_516" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:416]   --->   Operation 168 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_528' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 2 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 169 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_529 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_517" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:416]   --->   Operation 169 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_529' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 2 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 170 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_530 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_518" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:416]   --->   Operation 170 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_530' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 2 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_423 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_47, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:416]   --->   Operation 171 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_423' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_424 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_46, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:416]   --->   Operation 172 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_424' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_425 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_45, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:416]   --->   Operation 173 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_425' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_426 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_44, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:416]   --->   Operation 174 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_426' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_427 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_43, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:416]   --->   Operation 175 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_427' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_428 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_42, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:416]   --->   Operation 176 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_428' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_429 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_41, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:416]   --->   Operation 177 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_429' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_430 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_40, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:416]   --->   Operation 178 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_430' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_431 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_39, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:416]   --->   Operation 179 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_431' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_432 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_38, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:416]   --->   Operation 180 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_432' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_433 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_37, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:416]   --->   Operation 181 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_433' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_434 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_36, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:416]   --->   Operation 182 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_434' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 183 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_459 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_423" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 183 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_459' <Predicate = (!icmp_ln88 & icmp_ln92 & trunc_ln88 == 0 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 184 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_460 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_424" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 184 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_460' <Predicate = (!icmp_ln88 & icmp_ln92 & trunc_ln88 == 1 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 185 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_461 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_425" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 185 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_461' <Predicate = (!icmp_ln88 & icmp_ln92 & trunc_ln88 == 2 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 186 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_462 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_426" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 186 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_462' <Predicate = (!icmp_ln88 & icmp_ln92 & trunc_ln88 == 3 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 187 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_463 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_427" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 187 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_463' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 1 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 188 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_464 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_428" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 188 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_464' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 1 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 189 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_465 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_429" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 189 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_465' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 1 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 190 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_466 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_430" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 190 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_466' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 1 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 191 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_467 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_431" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 191 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_467' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 2 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 192 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_468 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_432" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 192 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_468' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 2 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 193 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_469 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_433" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 193 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_469' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 2 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 194 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_470 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_434" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 194 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_470' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 2 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 195 [1/1] (1.56ns)   --->   "%switch_ln94 = switch i2 %level_1, void %V22.i21.i1481.case.0, i2 2, void %V22.i21.i1481.case.2, i2 1, void %V22.i21.i1481.case.1" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 195 'switch' 'switch_ln94' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 1.56>
ST_4 : Operation 196 [1/1] (1.56ns)   --->   "%switch_ln94 = switch i2 %trunc_ln88, void %arrayidx3210.i1488.3.case.32108, i2 0, void %arrayidx3210.i1488.3.case.02105, i2 1, void %arrayidx3210.i1488.3.case.12106, i2 2, void %arrayidx3210.i1488.3.case.22107" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 196 'switch' 'switch_ln94' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 1)> <Delay = 1.56>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx3210.i1488.3.exit" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 197 'br' 'br_ln94' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 1)> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (1.56ns)   --->   "%switch_ln94 = switch i2 %trunc_ln88, void %arrayidx3210.i1488.3.case.32114, i2 0, void %arrayidx3210.i1488.3.case.02111, i2 1, void %arrayidx3210.i1488.3.case.12112, i2 2, void %arrayidx3210.i1488.3.case.22113" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 198 'switch' 'switch_ln94' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 2)> <Delay = 1.56>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx3210.i1488.3.exit" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 199 'br' 'br_ln94' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 2)> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (1.56ns)   --->   "%switch_ln94 = switch i2 %trunc_ln88, void %arrayidx3210.i1488.3.case.32102, i2 0, void %arrayidx3210.i1488.3.case.02099, i2 1, void %arrayidx3210.i1488.3.case.12100, i2 2, void %arrayidx3210.i1488.3.case.22101" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 200 'switch' 'switch_ln94' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 != 2 & level_1 != 1)> <Delay = 1.56>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx3210.i1488.3.exit" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 201 'br' 'br_ln94' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 != 2 & level_1 != 1)> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (1.58ns)   --->   "%store_ln370 = store i16 %input_price_2, i16 %input_price" [order_book_src/priority_queue.cpp:370]   --->   Operation 202 'store' 'store_ln370' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 6.66>
ST_5 : Operation 203 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_507" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:416]   --->   Operation 203 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & trunc_ln88 == 0 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 204 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_520 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_508" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:416]   --->   Operation 204 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_520' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & trunc_ln88 == 1 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 205 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_521 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_509" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:416]   --->   Operation 205 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_521' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & trunc_ln88 == 2 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 206 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_522 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_510" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:416]   --->   Operation 206 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_522' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & trunc_ln88 == 3 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 207 [1/1] (1.82ns)   --->   "%tmp_13 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_520, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_521, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_522, i16 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:416]   --->   Operation 207 'sparsemux' 'tmp_13' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 0)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 208 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_523 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_511" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:416]   --->   Operation 208 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_523' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 1 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 209 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_524 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_512" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:416]   --->   Operation 209 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_524' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 1 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 210 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_525 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_513" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:416]   --->   Operation 210 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_525' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 1 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 211 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_526 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_514" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:416]   --->   Operation 211 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_526' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 1 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 212 [1/1] (1.82ns)   --->   "%tmp_14 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_523, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_524, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_525, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_526, i16 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:416]   --->   Operation 212 'sparsemux' 'tmp_14' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 1)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 213 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_527 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_515" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:416]   --->   Operation 213 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_527' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 2 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 214 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_528 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_516" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:416]   --->   Operation 214 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_528' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 2 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 215 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_529 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_517" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:416]   --->   Operation 215 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_529' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 2 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 216 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_530 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_518" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:416]   --->   Operation 216 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_530' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 2 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 217 [1/1] (1.82ns)   --->   "%tmp_15 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_527, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_528, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_529, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_530, i16 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:416]   --->   Operation 217 'sparsemux' 'tmp_15' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 2)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 218 [1/1] (1.58ns)   --->   "%input_orderID_4 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %tmp_13, i2 1, i16 %tmp_14, i2 2, i16 %tmp_15, i16 0, i2 %level_1" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:416]   --->   Operation 218 'sparsemux' 'input_orderID_4' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97)> <Delay = 1.58> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 219 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_459 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_423" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 219 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_459' <Predicate = (!icmp_ln88 & icmp_ln92 & trunc_ln88 == 0 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 220 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_460 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_424" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 220 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_460' <Predicate = (!icmp_ln88 & icmp_ln92 & trunc_ln88 == 1 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 221 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_461 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_425" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 221 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_461' <Predicate = (!icmp_ln88 & icmp_ln92 & trunc_ln88 == 2 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 222 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_462 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_426" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 222 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_462' <Predicate = (!icmp_ln88 & icmp_ln92 & trunc_ln88 == 3 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 223 [1/1] (1.82ns)   --->   "%tmp_7 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_459, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_460, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_461, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_462, i16 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 223 'sparsemux' 'tmp_7' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 0)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 224 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_463 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_427" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 224 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_463' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 1 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 225 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_464 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_428" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 225 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_464' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 1 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 226 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_465 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_429" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 226 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_465' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 1 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 227 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_466 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_430" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 227 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_466' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 1 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 228 [1/1] (1.82ns)   --->   "%tmp_8 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_463, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_464, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_465, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_466, i16 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 228 'sparsemux' 'tmp_8' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 1)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 229 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_467 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_431" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 229 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_467' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 2 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 230 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_468 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_432" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 230 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_468' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 2 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 231 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_469 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_433" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 231 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_469' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 2 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 232 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_470 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_434" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 232 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_470' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 2 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 233 [1/1] (1.82ns)   --->   "%tmp_9 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_467, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_468, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_469, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_470, i16 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 233 'sparsemux' 'tmp_9' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 2)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 234 [1/1] (1.58ns)   --->   "%input_orderID_3 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %tmp_7, i2 1, i16 %tmp_8, i2 2, i16 %tmp_9, i16 0, i2 %level_1" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 234 'sparsemux' 'input_orderID_3' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 1.58> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.78>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "%input_orderID_2 = load i16 %input_orderID_1"   --->   Operation 235 'load' 'input_orderID_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 236 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 3, i64 0"   --->   Operation 236 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 237 [1/1] (2.07ns)   --->   "%icmp_ln97_1 = icmp_ult  i16 %input_orderID_2, i16 %input_orderID_4" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:416]   --->   Operation 237 'icmp' 'icmp_ln97_1' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %icmp_ln97_1, void %if.end63.i, void %if.then52.i" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:416]   --->   Operation 238 'br' 'br_ln97' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97)> <Delay = 0.00>
ST_6 : Operation 239 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_531 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_15, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:416]   --->   Operation 239 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_531' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 240 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_532 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_14, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:416]   --->   Operation 240 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_532' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_533 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_13, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:416]   --->   Operation 241 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_533' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 242 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_534 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_12, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:416]   --->   Operation 242 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_534' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 243 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_535 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_11, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:416]   --->   Operation 243 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_535' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 244 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_536 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_10, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:416]   --->   Operation 244 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_536' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 245 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_537 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_9, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:416]   --->   Operation 245 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_537' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 246 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_538 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_8, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:416]   --->   Operation 246 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_538' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 247 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_539 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_7, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:416]   --->   Operation 247 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_539' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 248 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_540 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_6, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:416]   --->   Operation 248 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_540' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 249 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_541 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_5, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:416]   --->   Operation 249 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_541' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 250 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_542 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_4, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:416]   --->   Operation 250 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_542' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 251 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_543 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_63, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:416]   --->   Operation 251 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_543' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 252 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_544 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_62, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:416]   --->   Operation 252 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_544' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 253 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_545 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_61, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:416]   --->   Operation 253 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_545' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 254 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_546 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_60, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:416]   --->   Operation 254 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_546' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 255 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_547 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_59, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:416]   --->   Operation 255 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_547' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 256 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_548 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_58, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:416]   --->   Operation 256 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_548' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 257 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_549 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_57, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:416]   --->   Operation 257 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_549' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 258 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_550 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_56, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:416]   --->   Operation 258 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_550' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 259 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_551 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_55, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:416]   --->   Operation 259 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_551' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 260 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_552 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_54, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:416]   --->   Operation 260 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_552' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 261 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_553 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_53, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:416]   --->   Operation 261 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_553' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 262 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_554 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_52, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:416]   --->   Operation 262 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_554' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 263 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_555 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_531" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416]   --->   Operation 263 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_555' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & trunc_ln88 == 0 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_6 : Operation 264 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_556 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_532" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416]   --->   Operation 264 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_556' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & trunc_ln88 == 1 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_6 : Operation 265 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_557 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_533" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416]   --->   Operation 265 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_557' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & trunc_ln88 == 2 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_6 : Operation 266 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_558 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_534" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416]   --->   Operation 266 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_558' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & trunc_ln88 == 3 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_6 : Operation 267 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_559 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_535" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416]   --->   Operation 267 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_559' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_6 : Operation 268 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_560 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_536" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416]   --->   Operation 268 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_560' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_6 : Operation 269 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_561 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_537" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416]   --->   Operation 269 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_561' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_6 : Operation 270 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_562 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_538" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416]   --->   Operation 270 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_562' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_6 : Operation 271 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_563 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_539" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416]   --->   Operation 271 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_563' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_6 : Operation 272 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_564 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_540" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416]   --->   Operation 272 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_564' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_6 : Operation 273 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_565 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_541" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416]   --->   Operation 273 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_565' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_6 : Operation 274 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_566 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_542" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416]   --->   Operation 274 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_566' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_6 : Operation 275 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_567 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_543" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416]   --->   Operation 275 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_567' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & trunc_ln88 == 0 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_6 : Operation 276 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_568 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_544" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416]   --->   Operation 276 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_568' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & trunc_ln88 == 1 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_6 : Operation 277 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_569 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_545" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416]   --->   Operation 277 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_569' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & trunc_ln88 == 2 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_6 : Operation 278 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_570 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_546" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416]   --->   Operation 278 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_570' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & trunc_ln88 == 3 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_6 : Operation 279 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_571 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_547" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416]   --->   Operation 279 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_571' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_6 : Operation 280 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_572 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_548" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416]   --->   Operation 280 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_572' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_6 : Operation 281 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_573 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_549" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416]   --->   Operation 281 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_573' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_6 : Operation 282 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_574 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_550" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416]   --->   Operation 282 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_574' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_6 : Operation 283 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_575 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_551" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416]   --->   Operation 283 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_575' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_6 : Operation 284 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_576 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_552" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416]   --->   Operation 284 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_576' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_6 : Operation 285 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_577 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_553" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416]   --->   Operation 285 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_577' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_6 : Operation 286 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_578 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_554" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416]   --->   Operation 286 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_578' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_6 : Operation 287 [1/1] (1.56ns)   --->   "%switch_ln99 = switch i2 %level_1, void %V22.i21.i1481.case.01901, i2 2, void %V22.i21.i1481.case.21903, i2 1, void %V22.i21.i1481.case.11902" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 287 'switch' 'switch_ln99' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 1.56>
ST_6 : Operation 288 [1/1] (1.56ns)   --->   "%switch_ln99 = switch i2 %trunc_ln88, void %arrayidx578.i1486.3.case.32132, i2 0, void %arrayidx578.i1486.3.case.02129, i2 1, void %arrayidx578.i1486.3.case.12130, i2 2, void %arrayidx578.i1486.3.case.22131" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 288 'switch' 'switch_ln99' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1)> <Delay = 1.56>
ST_6 : Operation 289 [1/1] (0.00ns)   --->   "%br_ln99 = br void %arrayidx578.i1486.3.exit" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 289 'br' 'br_ln99' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1)> <Delay = 0.00>
ST_6 : Operation 290 [1/1] (1.56ns)   --->   "%switch_ln99 = switch i2 %trunc_ln88, void %arrayidx578.i1486.3.case.32138, i2 0, void %arrayidx578.i1486.3.case.02135, i2 1, void %arrayidx578.i1486.3.case.12136, i2 2, void %arrayidx578.i1486.3.case.22137" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 290 'switch' 'switch_ln99' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2)> <Delay = 1.56>
ST_6 : Operation 291 [1/1] (0.00ns)   --->   "%br_ln99 = br void %arrayidx578.i1486.3.exit" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 291 'br' 'br_ln99' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2)> <Delay = 0.00>
ST_6 : Operation 292 [1/1] (1.56ns)   --->   "%switch_ln99 = switch i2 %trunc_ln88, void %arrayidx578.i1486.3.case.32126, i2 0, void %arrayidx578.i1486.3.case.02123, i2 1, void %arrayidx578.i1486.3.case.12124, i2 2, void %arrayidx578.i1486.3.case.22125" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 292 'switch' 'switch_ln99' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 2 & level_1 != 1)> <Delay = 1.56>
ST_6 : Operation 293 [1/1] (0.00ns)   --->   "%br_ln99 = br void %arrayidx578.i1486.3.exit" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 293 'br' 'br_ln99' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 2 & level_1 != 1)> <Delay = 0.00>
ST_6 : Operation 294 [1/1] (1.70ns)   --->   "%store_ln370 = store i16 %input_orderID_4, i16 %input_orderID_1" [order_book_src/priority_queue.cpp:370]   --->   Operation 294 'store' 'store_ln370' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 1.70>
ST_6 : Operation 295 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_411 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_15, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:416]   --->   Operation 295 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_411' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 296 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_412 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_14, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:416]   --->   Operation 296 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_412' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 297 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_413 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_13, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:416]   --->   Operation 297 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_413' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 298 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_414 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_12, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:416]   --->   Operation 298 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_414' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 299 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_415 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_11, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:416]   --->   Operation 299 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_415' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 300 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_416 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_10, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:416]   --->   Operation 300 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_416' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 301 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_417 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_9, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:416]   --->   Operation 301 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_417' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 302 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_418 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_8, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:416]   --->   Operation 302 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_418' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 303 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_419 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_7, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:416]   --->   Operation 303 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_419' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 304 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_420 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_6, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:416]   --->   Operation 304 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_420' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 305 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_421 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_5, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:416]   --->   Operation 305 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_421' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 306 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_422 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_4, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:416]   --->   Operation 306 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_422' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 307 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_435 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_63, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:416]   --->   Operation 307 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_435' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 308 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_436 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_62, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:416]   --->   Operation 308 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_436' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 309 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_437 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_61, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:416]   --->   Operation 309 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_437' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 310 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_438 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_60, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:416]   --->   Operation 310 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_438' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 311 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_439 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_59, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:416]   --->   Operation 311 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_439' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 312 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_440 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_58, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:416]   --->   Operation 312 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_440' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 313 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_441 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_57, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:416]   --->   Operation 313 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_441' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 314 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_442 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_56, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:416]   --->   Operation 314 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_442' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 315 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_443 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_55, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:416]   --->   Operation 315 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_443' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 316 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_444 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_54, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:416]   --->   Operation 316 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_444' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 317 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_445 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_53, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:416]   --->   Operation 317 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_445' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 318 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_446 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_52, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:416]   --->   Operation 318 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_446' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 319 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_447 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_411" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 319 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_447' <Predicate = (!icmp_ln88 & icmp_ln92 & trunc_ln88 == 0 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_6 : Operation 320 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_448 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_412" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 320 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_448' <Predicate = (!icmp_ln88 & icmp_ln92 & trunc_ln88 == 1 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_6 : Operation 321 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_449 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_413" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 321 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_449' <Predicate = (!icmp_ln88 & icmp_ln92 & trunc_ln88 == 2 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_6 : Operation 322 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_450 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_414" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 322 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_450' <Predicate = (!icmp_ln88 & icmp_ln92 & trunc_ln88 == 3 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_6 : Operation 323 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_451 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_415" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 323 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_451' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 1 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_6 : Operation 324 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_452 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_416" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 324 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_452' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 1 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_6 : Operation 325 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_453 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_417" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 325 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_453' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 1 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_6 : Operation 326 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_454 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_418" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 326 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_454' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 1 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_6 : Operation 327 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_455 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_419" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 327 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_455' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 2 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_6 : Operation 328 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_456 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_420" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 328 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_456' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 2 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_6 : Operation 329 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_457 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_421" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 329 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_457' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 2 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_6 : Operation 330 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_458 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_422" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 330 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_458' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 2 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_6 : Operation 331 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_471 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_435" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 331 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_471' <Predicate = (!icmp_ln88 & icmp_ln92 & trunc_ln88 == 0 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_6 : Operation 332 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_472 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_436" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 332 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_472' <Predicate = (!icmp_ln88 & icmp_ln92 & trunc_ln88 == 1 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_6 : Operation 333 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_473 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_437" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 333 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_473' <Predicate = (!icmp_ln88 & icmp_ln92 & trunc_ln88 == 2 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_6 : Operation 334 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_474 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_438" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 334 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_474' <Predicate = (!icmp_ln88 & icmp_ln92 & trunc_ln88 == 3 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_6 : Operation 335 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_475 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_439" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 335 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_475' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 1 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_6 : Operation 336 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_476 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_440" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 336 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_476' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 1 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_6 : Operation 337 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_477 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_441" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 337 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_477' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 1 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_6 : Operation 338 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_478 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_442" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 338 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_478' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 1 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_6 : Operation 339 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_479 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_443" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 339 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_479' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 2 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_6 : Operation 340 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_480 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_444" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 340 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_480' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 2 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_6 : Operation 341 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_481 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_445" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 341 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_481' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 2 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_6 : Operation 342 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_482 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_446" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 342 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_482' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 2 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_6 : Operation 343 [1/1] (1.70ns)   --->   "%store_ln370 = store i16 %input_orderID_3, i16 %input_orderID_1" [order_book_src/priority_queue.cpp:370]   --->   Operation 343 'store' 'store_ln370' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 1.70>
ST_6 : Operation 582 [1/1] (0.00ns)   --->   "%new_idx_7_load_1 = load i3 %new_idx_7"   --->   Operation 582 'load' 'new_idx_7_load_1' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_6 : Operation 583 [1/1] (0.00ns)   --->   "%input_size_1_load = load i8 %input_size_1"   --->   Operation 583 'load' 'input_size_1_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_6 : Operation 584 [1/1] (0.00ns)   --->   "%input_direction_load = load i3 %input_direction"   --->   Operation 584 'load' 'input_direction_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_6 : Operation 585 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i3P0A, i3 %new_idx_7_out, i3 %new_idx_7_load_1"   --->   Operation 585 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_6 : Operation 586 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i3P0A, i3 %input_direction_3_out, i3 %input_direction_load"   --->   Operation 586 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_6 : Operation 587 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %input_orderID_3_out, i16 %input_orderID_2"   --->   Operation 587 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_6 : Operation 588 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %input_size_3_out, i8 %input_size_1_load"   --->   Operation 588 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_6 : Operation 589 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %input_price_3_out, i16 %input_price_1"   --->   Operation 589 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_6 : Operation 590 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 590 'ret' 'ret_ln0' <Predicate = (icmp_ln88)> <Delay = 1.58>

State 7 <SV = 6> <Delay = 6.66>
ST_7 : Operation 344 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_555 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_531" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416]   --->   Operation 344 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_555' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & trunc_ln88 == 0 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_7 : Operation 345 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_556 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_532" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416]   --->   Operation 345 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_556' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & trunc_ln88 == 1 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_7 : Operation 346 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_557 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_533" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416]   --->   Operation 346 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_557' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & trunc_ln88 == 2 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_7 : Operation 347 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_558 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_534" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416]   --->   Operation 347 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_558' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & trunc_ln88 == 3 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_7 : Operation 348 [1/1] (1.82ns)   --->   "%tmp_16 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_555, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_556, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_557, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_558, i8 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416]   --->   Operation 348 'sparsemux' 'tmp_16' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 0)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 349 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_559 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_535" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416]   --->   Operation 349 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_559' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_7 : Operation 350 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_560 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_536" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416]   --->   Operation 350 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_560' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_7 : Operation 351 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_561 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_537" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416]   --->   Operation 351 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_561' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_7 : Operation 352 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_562 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_538" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416]   --->   Operation 352 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_562' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_7 : Operation 353 [1/1] (1.82ns)   --->   "%tmp_17 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_559, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_560, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_561, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_562, i8 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416]   --->   Operation 353 'sparsemux' 'tmp_17' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 354 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_563 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_539" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416]   --->   Operation 354 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_563' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_7 : Operation 355 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_564 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_540" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416]   --->   Operation 355 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_564' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_7 : Operation 356 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_565 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_541" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416]   --->   Operation 356 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_565' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_7 : Operation 357 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_566 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_542" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416]   --->   Operation 357 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_566' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_7 : Operation 358 [1/1] (1.82ns)   --->   "%tmp_18 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_563, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_564, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_565, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_566, i8 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416]   --->   Operation 358 'sparsemux' 'tmp_18' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 359 [1/1] (1.58ns)   --->   "%input_size_3 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %tmp_16, i2 1, i8 %tmp_17, i2 2, i8 %tmp_18, i8 0, i2 %level_1" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416]   --->   Operation 359 'sparsemux' 'input_size_3' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 1.58> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 360 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_567 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_543" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416]   --->   Operation 360 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_567' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & trunc_ln88 == 0 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_7 : Operation 361 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_568 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_544" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416]   --->   Operation 361 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_568' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & trunc_ln88 == 1 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_7 : Operation 362 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_569 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_545" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416]   --->   Operation 362 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_569' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & trunc_ln88 == 2 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_7 : Operation 363 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_570 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_546" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416]   --->   Operation 363 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_570' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & trunc_ln88 == 3 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_7 : Operation 364 [1/1] (1.82ns)   --->   "%tmp_19 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_567, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_568, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_569, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_570, i3 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416]   --->   Operation 364 'sparsemux' 'tmp_19' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 0)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 365 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_571 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_547" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416]   --->   Operation 365 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_571' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_7 : Operation 366 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_572 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_548" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416]   --->   Operation 366 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_572' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_7 : Operation 367 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_573 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_549" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416]   --->   Operation 367 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_573' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_7 : Operation 368 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_574 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_550" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416]   --->   Operation 368 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_574' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_7 : Operation 369 [1/1] (1.82ns)   --->   "%tmp_20 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_571, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_572, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_573, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_574, i3 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416]   --->   Operation 369 'sparsemux' 'tmp_20' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 370 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_575 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_551" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416]   --->   Operation 370 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_575' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_7 : Operation 371 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_576 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_552" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416]   --->   Operation 371 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_576' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_7 : Operation 372 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_577 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_553" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416]   --->   Operation 372 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_577' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_7 : Operation 373 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_578 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_554" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416]   --->   Operation 373 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_578' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_7 : Operation 374 [1/1] (1.82ns)   --->   "%tmp_21 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_575, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_576, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_577, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_578, i3 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416]   --->   Operation 374 'sparsemux' 'tmp_21' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 375 [1/1] (1.58ns)   --->   "%input_direction_2 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.3i3.i3.i2, i2 0, i3 %tmp_19, i2 1, i3 %tmp_20, i2 2, i3 %tmp_21, i3 0, i2 %level_1" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416]   --->   Operation 375 'sparsemux' 'input_direction_2' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 1.58> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 376 [1/1] (0.00ns)   --->   "%input_size_1_load_24 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 376 'load' 'input_size_1_load_24' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 2)> <Delay = 0.00>
ST_7 : Operation 377 [1/1] (0.00ns)   --->   "%input_direction_load_24 = load i3 %input_direction" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 377 'load' 'input_direction_load_24' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 2)> <Delay = 0.00>
ST_7 : Operation 378 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_price_1, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_489" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 378 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 379 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i8 %input_size_1_load_24, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_537" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 379 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_7 : Operation 380 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_orderID_2, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_513" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 380 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 381 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i3 %input_direction_load_24, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_549" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 381 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_7 : Operation 382 [1/1] (0.00ns)   --->   "%br_ln99 = br void %arrayidx578.i1486.3.exit2128" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 382 'br' 'br_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 2)> <Delay = 0.00>
ST_7 : Operation 383 [1/1] (0.00ns)   --->   "%input_size_1_load_23 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 383 'load' 'input_size_1_load_23' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 1)> <Delay = 0.00>
ST_7 : Operation 384 [1/1] (0.00ns)   --->   "%input_direction_load_23 = load i3 %input_direction" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 384 'load' 'input_direction_load_23' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 1)> <Delay = 0.00>
ST_7 : Operation 385 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_price_1, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_488" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 385 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 386 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i8 %input_size_1_load_23, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_536" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 386 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_7 : Operation 387 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_orderID_2, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_512" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 387 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 388 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i3 %input_direction_load_23, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_548" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 388 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_7 : Operation 389 [1/1] (0.00ns)   --->   "%br_ln99 = br void %arrayidx578.i1486.3.exit2128" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 389 'br' 'br_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 1)> <Delay = 0.00>
ST_7 : Operation 390 [1/1] (0.00ns)   --->   "%input_size_1_load_22 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 390 'load' 'input_size_1_load_22' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 0)> <Delay = 0.00>
ST_7 : Operation 391 [1/1] (0.00ns)   --->   "%input_direction_load_22 = load i3 %input_direction" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 391 'load' 'input_direction_load_22' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 0)> <Delay = 0.00>
ST_7 : Operation 392 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_price_1, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_487" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 392 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 393 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i8 %input_size_1_load_22, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_535" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 393 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_7 : Operation 394 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_orderID_2, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_511" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 394 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 395 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i3 %input_direction_load_22, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_547" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 395 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_7 : Operation 396 [1/1] (0.00ns)   --->   "%br_ln99 = br void %arrayidx578.i1486.3.exit2128" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 396 'br' 'br_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 0)> <Delay = 0.00>
ST_7 : Operation 397 [1/1] (0.00ns)   --->   "%input_size_1_load_21 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 397 'load' 'input_size_1_load_21' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 3)> <Delay = 0.00>
ST_7 : Operation 398 [1/1] (0.00ns)   --->   "%input_direction_load_21 = load i3 %input_direction" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 398 'load' 'input_direction_load_21' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 3)> <Delay = 0.00>
ST_7 : Operation 399 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_price_1, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_490" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 399 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 400 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i8 %input_size_1_load_21, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_538" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 400 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_7 : Operation 401 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_orderID_2, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_514" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 401 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 402 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i3 %input_direction_load_21, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_550" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 402 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_7 : Operation 403 [1/1] (0.00ns)   --->   "%br_ln99 = br void %arrayidx578.i1486.3.exit2128" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 403 'br' 'br_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 3)> <Delay = 0.00>
ST_7 : Operation 404 [1/1] (0.00ns)   --->   "%input_size_1_load_20 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 404 'load' 'input_size_1_load_20' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 2)> <Delay = 0.00>
ST_7 : Operation 405 [1/1] (0.00ns)   --->   "%input_direction_load_20 = load i3 %input_direction" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 405 'load' 'input_direction_load_20' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 2)> <Delay = 0.00>
ST_7 : Operation 406 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_price_1, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_493" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 406 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 407 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i8 %input_size_1_load_20, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_541" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 407 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_7 : Operation 408 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_orderID_2, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_517" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 408 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 409 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i3 %input_direction_load_20, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_553" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 409 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_7 : Operation 410 [1/1] (0.00ns)   --->   "%br_ln99 = br void %arrayidx578.i1486.3.exit2134" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 410 'br' 'br_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 2)> <Delay = 0.00>
ST_7 : Operation 411 [1/1] (0.00ns)   --->   "%input_size_1_load_19 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 411 'load' 'input_size_1_load_19' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 1)> <Delay = 0.00>
ST_7 : Operation 412 [1/1] (0.00ns)   --->   "%input_direction_load_19 = load i3 %input_direction" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 412 'load' 'input_direction_load_19' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 1)> <Delay = 0.00>
ST_7 : Operation 413 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_price_1, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_492" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 413 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 414 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i8 %input_size_1_load_19, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_540" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 414 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_7 : Operation 415 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_orderID_2, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_516" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 415 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 416 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i3 %input_direction_load_19, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_552" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 416 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_7 : Operation 417 [1/1] (0.00ns)   --->   "%br_ln99 = br void %arrayidx578.i1486.3.exit2134" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 417 'br' 'br_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 1)> <Delay = 0.00>
ST_7 : Operation 418 [1/1] (0.00ns)   --->   "%input_size_1_load_18 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 418 'load' 'input_size_1_load_18' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 0)> <Delay = 0.00>
ST_7 : Operation 419 [1/1] (0.00ns)   --->   "%input_direction_load_18 = load i3 %input_direction" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 419 'load' 'input_direction_load_18' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 0)> <Delay = 0.00>
ST_7 : Operation 420 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_price_1, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_491" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 420 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 421 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i8 %input_size_1_load_18, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_539" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 421 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_7 : Operation 422 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_orderID_2, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_515" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 422 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 423 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i3 %input_direction_load_18, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_551" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 423 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_7 : Operation 424 [1/1] (0.00ns)   --->   "%br_ln99 = br void %arrayidx578.i1486.3.exit2134" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 424 'br' 'br_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 0)> <Delay = 0.00>
ST_7 : Operation 425 [1/1] (0.00ns)   --->   "%input_size_1_load_17 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 425 'load' 'input_size_1_load_17' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 3)> <Delay = 0.00>
ST_7 : Operation 426 [1/1] (0.00ns)   --->   "%input_direction_load_17 = load i3 %input_direction" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 426 'load' 'input_direction_load_17' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 3)> <Delay = 0.00>
ST_7 : Operation 427 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_price_1, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_494" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 427 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 428 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i8 %input_size_1_load_17, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_542" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 428 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_7 : Operation 429 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_orderID_2, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_518" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 429 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 430 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i3 %input_direction_load_17, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_554" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 430 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_7 : Operation 431 [1/1] (0.00ns)   --->   "%br_ln99 = br void %arrayidx578.i1486.3.exit2134" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 431 'br' 'br_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 3)> <Delay = 0.00>
ST_7 : Operation 432 [1/1] (0.00ns)   --->   "%input_size_1_load_16 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 432 'load' 'input_size_1_load_16' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 2 & level_1 != 1 & trunc_ln88 == 2)> <Delay = 0.00>
ST_7 : Operation 433 [1/1] (0.00ns)   --->   "%input_direction_load_16 = load i3 %input_direction" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 433 'load' 'input_direction_load_16' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 2 & level_1 != 1 & trunc_ln88 == 2)> <Delay = 0.00>
ST_7 : Operation 434 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_price_1, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_485" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 434 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 2 & level_1 != 1 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 435 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i8 %input_size_1_load_16, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_533" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 435 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 2 & level_1 != 1 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_7 : Operation 436 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_orderID_2, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_509" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 436 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 2 & level_1 != 1 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 437 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i3 %input_direction_load_16, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_545" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 437 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 2 & level_1 != 1 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_7 : Operation 438 [1/1] (0.00ns)   --->   "%br_ln99 = br void %arrayidx578.i1486.3.exit2122" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 438 'br' 'br_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 2 & level_1 != 1 & trunc_ln88 == 2)> <Delay = 0.00>
ST_7 : Operation 439 [1/1] (0.00ns)   --->   "%input_size_1_load_15 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 439 'load' 'input_size_1_load_15' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 2 & level_1 != 1 & trunc_ln88 == 1)> <Delay = 0.00>
ST_7 : Operation 440 [1/1] (0.00ns)   --->   "%input_direction_load_15 = load i3 %input_direction" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 440 'load' 'input_direction_load_15' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 2 & level_1 != 1 & trunc_ln88 == 1)> <Delay = 0.00>
ST_7 : Operation 441 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_price_1, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_484" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 441 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 2 & level_1 != 1 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 442 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i8 %input_size_1_load_15, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_532" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 442 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 2 & level_1 != 1 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_7 : Operation 443 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_orderID_2, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_508" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 443 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 2 & level_1 != 1 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 444 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i3 %input_direction_load_15, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_544" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 444 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 2 & level_1 != 1 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_7 : Operation 445 [1/1] (0.00ns)   --->   "%br_ln99 = br void %arrayidx578.i1486.3.exit2122" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 445 'br' 'br_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 2 & level_1 != 1 & trunc_ln88 == 1)> <Delay = 0.00>
ST_7 : Operation 446 [1/1] (0.00ns)   --->   "%input_size_1_load_14 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 446 'load' 'input_size_1_load_14' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 2 & level_1 != 1 & trunc_ln88 == 0)> <Delay = 0.00>
ST_7 : Operation 447 [1/1] (0.00ns)   --->   "%input_direction_load_14 = load i3 %input_direction" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 447 'load' 'input_direction_load_14' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 2 & level_1 != 1 & trunc_ln88 == 0)> <Delay = 0.00>
ST_7 : Operation 448 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_price_1, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_483" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 448 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 2 & level_1 != 1 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 449 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i8 %input_size_1_load_14, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_531" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 449 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 2 & level_1 != 1 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_7 : Operation 450 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_orderID_2, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_507" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 450 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 2 & level_1 != 1 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 451 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i3 %input_direction_load_14, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_543" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 451 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 2 & level_1 != 1 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_7 : Operation 452 [1/1] (0.00ns)   --->   "%br_ln99 = br void %arrayidx578.i1486.3.exit2122" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 452 'br' 'br_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 2 & level_1 != 1 & trunc_ln88 == 0)> <Delay = 0.00>
ST_7 : Operation 453 [1/1] (0.00ns)   --->   "%input_size_1_load_13 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 453 'load' 'input_size_1_load_13' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 2 & level_1 != 1 & trunc_ln88 == 3)> <Delay = 0.00>
ST_7 : Operation 454 [1/1] (0.00ns)   --->   "%input_direction_load_13 = load i3 %input_direction" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 454 'load' 'input_direction_load_13' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 2 & level_1 != 1 & trunc_ln88 == 3)> <Delay = 0.00>
ST_7 : Operation 455 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_price_1, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_486" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 455 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 2 & level_1 != 1 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 456 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i8 %input_size_1_load_13, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_534" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 456 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 2 & level_1 != 1 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_7 : Operation 457 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_orderID_2, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_510" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 457 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 2 & level_1 != 1 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 458 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i3 %input_direction_load_13, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_546" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 458 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 2 & level_1 != 1 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_7 : Operation 459 [1/1] (0.00ns)   --->   "%br_ln99 = br void %arrayidx578.i1486.3.exit2122" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:416]   --->   Operation 459 'br' 'br_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 2 & level_1 != 1 & trunc_ln88 == 3)> <Delay = 0.00>
ST_7 : Operation 460 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_447 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_411" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 460 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_447' <Predicate = (icmp_ln92 & trunc_ln88 == 0 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_7 : Operation 461 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_448 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_412" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 461 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_448' <Predicate = (icmp_ln92 & trunc_ln88 == 1 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_7 : Operation 462 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_449 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_413" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 462 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_449' <Predicate = (icmp_ln92 & trunc_ln88 == 2 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_7 : Operation 463 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_450 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_414" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 463 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_450' <Predicate = (icmp_ln92 & trunc_ln88 == 3 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_7 : Operation 464 [1/1] (1.82ns)   --->   "%tmp_4 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_447, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_448, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_449, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_450, i8 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 464 'sparsemux' 'tmp_4' <Predicate = (icmp_ln92 & level_1 == 0)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 465 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_451 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_415" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 465 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_451' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_7 : Operation 466 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_452 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_416" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 466 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_452' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_7 : Operation 467 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_453 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_417" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 467 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_453' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_7 : Operation 468 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_454 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_418" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 468 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_454' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_7 : Operation 469 [1/1] (1.82ns)   --->   "%tmp_5 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_451, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_452, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_453, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_454, i8 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 469 'sparsemux' 'tmp_5' <Predicate = (icmp_ln92 & level_1 == 1)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 470 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_455 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_419" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 470 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_455' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_7 : Operation 471 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_456 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_420" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 471 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_456' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_7 : Operation 472 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_457 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_421" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 472 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_457' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_7 : Operation 473 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_458 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_422" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 473 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_458' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_7 : Operation 474 [1/1] (1.82ns)   --->   "%tmp_6 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_455, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_456, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_457, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_458, i8 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 474 'sparsemux' 'tmp_6' <Predicate = (icmp_ln92 & level_1 == 2)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 475 [1/1] (1.58ns)   --->   "%input_size_2 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %tmp_4, i2 1, i8 %tmp_5, i2 2, i8 %tmp_6, i8 0, i2 %level_1" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 475 'sparsemux' 'input_size_2' <Predicate = (icmp_ln92)> <Delay = 1.58> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 476 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_471 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_435" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 476 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_471' <Predicate = (icmp_ln92 & trunc_ln88 == 0 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_7 : Operation 477 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_472 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_436" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 477 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_472' <Predicate = (icmp_ln92 & trunc_ln88 == 1 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_7 : Operation 478 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_473 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_437" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 478 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_473' <Predicate = (icmp_ln92 & trunc_ln88 == 2 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_7 : Operation 479 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_474 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_438" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 479 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_474' <Predicate = (icmp_ln92 & trunc_ln88 == 3 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_7 : Operation 480 [1/1] (1.82ns)   --->   "%tmp_10 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_471, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_472, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_473, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_474, i3 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 480 'sparsemux' 'tmp_10' <Predicate = (icmp_ln92 & level_1 == 0)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 481 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_475 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_439" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 481 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_475' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_7 : Operation 482 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_476 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_440" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 482 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_476' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_7 : Operation 483 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_477 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_441" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 483 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_477' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_7 : Operation 484 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_478 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_442" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 484 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_478' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_7 : Operation 485 [1/1] (1.82ns)   --->   "%tmp_11 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_475, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_476, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_477, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_478, i3 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 485 'sparsemux' 'tmp_11' <Predicate = (icmp_ln92 & level_1 == 1)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 486 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_479 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_443" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 486 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_479' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_7 : Operation 487 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_480 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_444" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 487 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_480' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_7 : Operation 488 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_481 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_445" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 488 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_481' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_7 : Operation 489 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_482 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_446" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 489 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_482' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_7 : Operation 490 [1/1] (1.82ns)   --->   "%tmp_12 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_479, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_480, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_481, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_482, i3 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 490 'sparsemux' 'tmp_12' <Predicate = (icmp_ln92 & level_1 == 2)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 491 [1/1] (1.58ns)   --->   "%input_direction_1 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.3i3.i3.i2, i2 0, i3 %tmp_10, i2 1, i3 %tmp_11, i2 2, i3 %tmp_12, i3 0, i2 %level_1" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416]   --->   Operation 491 'sparsemux' 'input_direction_1' <Predicate = (icmp_ln92)> <Delay = 1.58> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 492 [1/1] (0.00ns)   --->   "%input_size_1_load_12 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 492 'load' 'input_size_1_load_12' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 2)> <Delay = 0.00>
ST_7 : Operation 493 [1/1] (0.00ns)   --->   "%input_direction_load_12 = load i3 %input_direction" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 493 'load' 'input_direction_load_12' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 2)> <Delay = 0.00>
ST_7 : Operation 494 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_price_1, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_489" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 494 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 495 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i8 %input_size_1_load_12, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_417" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 495 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_7 : Operation 496 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_orderID_2, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_429" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 496 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 497 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i3 %input_direction_load_12, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_441" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 497 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_7 : Operation 498 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx3210.i1488.3.exit2104" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 498 'br' 'br_ln94' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 2)> <Delay = 0.00>
ST_7 : Operation 499 [1/1] (0.00ns)   --->   "%input_size_1_load_11 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 499 'load' 'input_size_1_load_11' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 1)> <Delay = 0.00>
ST_7 : Operation 500 [1/1] (0.00ns)   --->   "%input_direction_load_11 = load i3 %input_direction" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 500 'load' 'input_direction_load_11' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 1)> <Delay = 0.00>
ST_7 : Operation 501 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_price_1, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_488" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 501 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 502 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i8 %input_size_1_load_11, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_416" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 502 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_7 : Operation 503 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_orderID_2, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_428" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 503 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 504 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i3 %input_direction_load_11, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_440" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 504 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_7 : Operation 505 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx3210.i1488.3.exit2104" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 505 'br' 'br_ln94' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 1)> <Delay = 0.00>
ST_7 : Operation 506 [1/1] (0.00ns)   --->   "%input_size_1_load_10 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 506 'load' 'input_size_1_load_10' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 0)> <Delay = 0.00>
ST_7 : Operation 507 [1/1] (0.00ns)   --->   "%input_direction_load_10 = load i3 %input_direction" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 507 'load' 'input_direction_load_10' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 0)> <Delay = 0.00>
ST_7 : Operation 508 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_price_1, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_487" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 508 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 509 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i8 %input_size_1_load_10, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_415" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 509 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_7 : Operation 510 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_orderID_2, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_427" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 510 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 511 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i3 %input_direction_load_10, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_439" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 511 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_7 : Operation 512 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx3210.i1488.3.exit2104" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 512 'br' 'br_ln94' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 0)> <Delay = 0.00>
ST_7 : Operation 513 [1/1] (0.00ns)   --->   "%input_size_1_load_9 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 513 'load' 'input_size_1_load_9' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 3)> <Delay = 0.00>
ST_7 : Operation 514 [1/1] (0.00ns)   --->   "%input_direction_load_9 = load i3 %input_direction" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 514 'load' 'input_direction_load_9' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 3)> <Delay = 0.00>
ST_7 : Operation 515 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_price_1, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_490" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 515 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 516 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i8 %input_size_1_load_9, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_418" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 516 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_7 : Operation 517 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_orderID_2, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_430" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 517 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 518 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i3 %input_direction_load_9, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_442" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 518 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_7 : Operation 519 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx3210.i1488.3.exit2104" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 519 'br' 'br_ln94' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 3)> <Delay = 0.00>
ST_7 : Operation 520 [1/1] (0.00ns)   --->   "%input_size_1_load_8 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 520 'load' 'input_size_1_load_8' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 2)> <Delay = 0.00>
ST_7 : Operation 521 [1/1] (0.00ns)   --->   "%input_direction_load_8 = load i3 %input_direction" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 521 'load' 'input_direction_load_8' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 2)> <Delay = 0.00>
ST_7 : Operation 522 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_price_1, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_493" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 522 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 523 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i8 %input_size_1_load_8, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_421" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 523 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_7 : Operation 524 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_orderID_2, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_433" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 524 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 525 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i3 %input_direction_load_8, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_445" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 525 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_7 : Operation 526 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx3210.i1488.3.exit2110" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 526 'br' 'br_ln94' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 2)> <Delay = 0.00>
ST_7 : Operation 527 [1/1] (0.00ns)   --->   "%input_size_1_load_7 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 527 'load' 'input_size_1_load_7' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 1)> <Delay = 0.00>
ST_7 : Operation 528 [1/1] (0.00ns)   --->   "%input_direction_load_7 = load i3 %input_direction" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 528 'load' 'input_direction_load_7' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 1)> <Delay = 0.00>
ST_7 : Operation 529 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_price_1, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_492" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 529 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 530 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i8 %input_size_1_load_7, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_420" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 530 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_7 : Operation 531 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_orderID_2, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_432" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 531 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 532 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i3 %input_direction_load_7, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_444" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 532 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_7 : Operation 533 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx3210.i1488.3.exit2110" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 533 'br' 'br_ln94' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 1)> <Delay = 0.00>
ST_7 : Operation 534 [1/1] (0.00ns)   --->   "%input_size_1_load_6 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 534 'load' 'input_size_1_load_6' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 0)> <Delay = 0.00>
ST_7 : Operation 535 [1/1] (0.00ns)   --->   "%input_direction_load_6 = load i3 %input_direction" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 535 'load' 'input_direction_load_6' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 0)> <Delay = 0.00>
ST_7 : Operation 536 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_price_1, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_491" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 536 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 537 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i8 %input_size_1_load_6, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_419" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 537 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_7 : Operation 538 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_orderID_2, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_431" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 538 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 539 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i3 %input_direction_load_6, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_443" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 539 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_7 : Operation 540 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx3210.i1488.3.exit2110" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 540 'br' 'br_ln94' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 0)> <Delay = 0.00>
ST_7 : Operation 541 [1/1] (0.00ns)   --->   "%input_size_1_load_5 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 541 'load' 'input_size_1_load_5' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 3)> <Delay = 0.00>
ST_7 : Operation 542 [1/1] (0.00ns)   --->   "%input_direction_load_5 = load i3 %input_direction" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 542 'load' 'input_direction_load_5' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 3)> <Delay = 0.00>
ST_7 : Operation 543 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_price_1, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_494" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 543 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 544 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i8 %input_size_1_load_5, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_422" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 544 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_7 : Operation 545 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_orderID_2, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_434" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 545 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 546 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i3 %input_direction_load_5, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_446" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 546 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_7 : Operation 547 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx3210.i1488.3.exit2110" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 547 'br' 'br_ln94' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 3)> <Delay = 0.00>
ST_7 : Operation 548 [1/1] (0.00ns)   --->   "%input_size_1_load_4 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 548 'load' 'input_size_1_load_4' <Predicate = (icmp_ln92 & level_1 != 2 & level_1 != 1 & trunc_ln88 == 2)> <Delay = 0.00>
ST_7 : Operation 549 [1/1] (0.00ns)   --->   "%input_direction_load_4 = load i3 %input_direction" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 549 'load' 'input_direction_load_4' <Predicate = (icmp_ln92 & level_1 != 2 & level_1 != 1 & trunc_ln88 == 2)> <Delay = 0.00>
ST_7 : Operation 550 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_price_1, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_485" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 550 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 != 2 & level_1 != 1 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 551 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i8 %input_size_1_load_4, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_413" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 551 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 != 2 & level_1 != 1 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_7 : Operation 552 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_orderID_2, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_425" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 552 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 != 2 & level_1 != 1 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 553 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i3 %input_direction_load_4, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_437" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 553 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 != 2 & level_1 != 1 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_7 : Operation 554 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx3210.i1488.3.exit2098" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 554 'br' 'br_ln94' <Predicate = (icmp_ln92 & level_1 != 2 & level_1 != 1 & trunc_ln88 == 2)> <Delay = 0.00>
ST_7 : Operation 555 [1/1] (0.00ns)   --->   "%input_size_1_load_3 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 555 'load' 'input_size_1_load_3' <Predicate = (icmp_ln92 & level_1 != 2 & level_1 != 1 & trunc_ln88 == 1)> <Delay = 0.00>
ST_7 : Operation 556 [1/1] (0.00ns)   --->   "%input_direction_load_3 = load i3 %input_direction" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 556 'load' 'input_direction_load_3' <Predicate = (icmp_ln92 & level_1 != 2 & level_1 != 1 & trunc_ln88 == 1)> <Delay = 0.00>
ST_7 : Operation 557 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_price_1, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_484" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 557 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 != 2 & level_1 != 1 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 558 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i8 %input_size_1_load_3, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_412" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 558 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 != 2 & level_1 != 1 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_7 : Operation 559 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_orderID_2, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_424" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 559 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 != 2 & level_1 != 1 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 560 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i3 %input_direction_load_3, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_436" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 560 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 != 2 & level_1 != 1 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_7 : Operation 561 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx3210.i1488.3.exit2098" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 561 'br' 'br_ln94' <Predicate = (icmp_ln92 & level_1 != 2 & level_1 != 1 & trunc_ln88 == 1)> <Delay = 0.00>
ST_7 : Operation 562 [1/1] (0.00ns)   --->   "%input_size_1_load_2 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 562 'load' 'input_size_1_load_2' <Predicate = (icmp_ln92 & level_1 != 2 & level_1 != 1 & trunc_ln88 == 0)> <Delay = 0.00>
ST_7 : Operation 563 [1/1] (0.00ns)   --->   "%input_direction_load_2 = load i3 %input_direction" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 563 'load' 'input_direction_load_2' <Predicate = (icmp_ln92 & level_1 != 2 & level_1 != 1 & trunc_ln88 == 0)> <Delay = 0.00>
ST_7 : Operation 564 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_price_1, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_483" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 564 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 != 2 & level_1 != 1 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 565 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i8 %input_size_1_load_2, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_411" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 565 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 != 2 & level_1 != 1 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_7 : Operation 566 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_orderID_2, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_423" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 566 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 != 2 & level_1 != 1 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 567 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i3 %input_direction_load_2, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_435" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 567 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 != 2 & level_1 != 1 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_7 : Operation 568 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx3210.i1488.3.exit2098" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 568 'br' 'br_ln94' <Predicate = (icmp_ln92 & level_1 != 2 & level_1 != 1 & trunc_ln88 == 0)> <Delay = 0.00>
ST_7 : Operation 569 [1/1] (0.00ns)   --->   "%input_size_1_load_1 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 569 'load' 'input_size_1_load_1' <Predicate = (icmp_ln92 & level_1 != 2 & level_1 != 1 & trunc_ln88 == 3)> <Delay = 0.00>
ST_7 : Operation 570 [1/1] (0.00ns)   --->   "%input_direction_load_1 = load i3 %input_direction" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 570 'load' 'input_direction_load_1' <Predicate = (icmp_ln92 & level_1 != 2 & level_1 != 1 & trunc_ln88 == 3)> <Delay = 0.00>
ST_7 : Operation 571 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_price_1, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_486" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 571 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 != 2 & level_1 != 1 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 572 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i8 %input_size_1_load_1, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_414" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 572 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 != 2 & level_1 != 1 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_7 : Operation 573 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_orderID_2, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_426" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 573 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 != 2 & level_1 != 1 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 574 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i3 %input_direction_load_1, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_438" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 574 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 != 2 & level_1 != 1 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_7 : Operation 575 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx3210.i1488.3.exit2098" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:416]   --->   Operation 575 'br' 'br_ln94' <Predicate = (icmp_ln92 & level_1 != 2 & level_1 != 1 & trunc_ln88 == 3)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.70>
ST_8 : Operation 576 [1/1] (1.70ns)   --->   "%store_ln370 = store i3 %input_direction_2, i3 %input_direction" [order_book_src/priority_queue.cpp:370]   --->   Operation 576 'store' 'store_ln370' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 1.70>
ST_8 : Operation 577 [1/1] (1.70ns)   --->   "%store_ln370 = store i8 %input_size_3, i8 %input_size_1" [order_book_src/priority_queue.cpp:370]   --->   Operation 577 'store' 'store_ln370' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 1.70>
ST_8 : Operation 578 [1/1] (0.00ns)   --->   "%br_ln101 = br void %if.end63.i" [order_book_src/priority_queue.cpp:101->order_book_src/priority_queue.cpp:416]   --->   Operation 578 'br' 'br_ln101' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_8 : Operation 579 [1/1] (1.70ns)   --->   "%store_ln370 = store i3 %input_direction_1, i3 %input_direction" [order_book_src/priority_queue.cpp:370]   --->   Operation 579 'store' 'store_ln370' <Predicate = (icmp_ln92)> <Delay = 1.70>
ST_8 : Operation 580 [1/1] (1.70ns)   --->   "%store_ln370 = store i8 %input_size_2, i8 %input_size_1" [order_book_src/priority_queue.cpp:370]   --->   Operation 580 'store' 'store_ln370' <Predicate = (icmp_ln92)> <Delay = 1.70>
ST_8 : Operation 581 [1/1] (0.00ns)   --->   "%br_ln96 = br void %if.end63.i" [order_book_src/priority_queue.cpp:96->order_book_src/priority_queue.cpp:416]   --->   Operation 581 'br' 'br_ln96' <Predicate = (icmp_ln92)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.418ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln88', order_book_src/priority_queue.cpp:88->order_book_src/priority_queue.cpp:416) of variable 'zext_ln68_cast' on local variable 'i', order_book_src/priority_queue.cpp:88->order_book_src/priority_queue.cpp:416 [127]  (1.588 ns)
	'load' operation 3 bit ('i', order_book_src/priority_queue.cpp:102->order_book_src/priority_queue.cpp:416) on local variable 'i', order_book_src/priority_queue.cpp:88->order_book_src/priority_queue.cpp:416 [131]  (0.000 ns)
	'add' operation 3 bit ('level', order_book_src/priority_queue.cpp:102->order_book_src/priority_queue.cpp:416) [582]  (1.650 ns)
	blocking operation 2.18 ns on control path)

 <State 2>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 1 bit ('order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_483', order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:416) [146]  (0.000 ns)
	'load' operation 16 bit ('order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_495', order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:416) on array 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_31' [158]  (3.254 ns)

 <State 3>: 6.669ns
The critical path consists of the following:
	'load' operation 16 bit ('order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_495', order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:416) on array 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_31' [158]  (3.254 ns)
	'sparsemux' operation 16 bit ('tmp_s', order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:416) [162]  (1.827 ns)
	'sparsemux' operation 16 bit ('input.price', order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:416) [173]  (1.588 ns)

 <State 4>: 3.665ns
The critical path consists of the following:
	'getelementptr' operation 1 bit ('order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_507', order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:416) [180]  (0.000 ns)
	'load' operation 16 bit ('order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519', order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:416) on array 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_47' [192]  (3.254 ns)
	blocking operation 0.411 ns on control path)

 <State 5>: 6.669ns
The critical path consists of the following:
	'load' operation 16 bit ('order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519', order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:416) on array 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_47' [192]  (3.254 ns)
	'sparsemux' operation 16 bit ('tmp_13', order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:416) [196]  (1.827 ns)
	'sparsemux' operation 16 bit ('input.orderID', order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:416) [207]  (1.588 ns)

 <State 6>: 3.784ns
The critical path consists of the following:
	'getelementptr' operation 1 bit ('order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_531', order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:416) [211]  (0.000 ns)
	'load' operation 8 bit ('order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_555', order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416) on array 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_15' [235]  (3.254 ns)
	blocking operation 0.5303 ns on control path)

 <State 7>: 6.669ns
The critical path consists of the following:
	'load' operation 8 bit ('order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_555', order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416) on array 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_15' [235]  (3.254 ns)
	'sparsemux' operation 8 bit ('tmp_16', order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416) [239]  (1.827 ns)
	'sparsemux' operation 8 bit ('input.size', order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:416) [250]  (1.588 ns)

 <State 8>: 1.707ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln370', order_book_src/priority_queue.cpp:370) of variable 'input.direction', order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:416 on local variable 'input.direction', order_book_src/priority_queue.cpp:370 [576]  (1.707 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
