--------------------------------------------------------------------------------
Release 13.2 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf atlys.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx45,csg324,C,-2 (PRODUCTION 1.19 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock unbuf_clk
--------------+------------+------------+------------+------------+------------------+--------+
              |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source        | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
--------------+------------+------------+------------+------------+------------------+--------+
rstb          |    6.926(R)|      SLOW  |   -1.819(R)|      FAST  |cclk              |   0.000|
              |    7.944(R)|      SLOW  |   -2.463(R)|      FAST  |tft_clk_buf       |   0.000|
touch_data_out|    7.185(R)|      SLOW  |   -2.729(R)|      FAST  |cclk              |   0.000|
--------------+------------+------------+------------+------------+------------------+--------+

Clock unbuf_clk to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
tft_blue<5>  |        13.243(R)|      SLOW  |         4.287(R)|      FAST  |cclk              |   0.000|
             |        12.724(R)|      SLOW  |         4.409(R)|      FAST  |tft_clk_buf       |   0.000|
tft_blue<6>  |        13.074(R)|      SLOW  |         4.219(R)|      FAST  |cclk              |   0.000|
             |        12.555(R)|      SLOW  |         4.341(R)|      FAST  |tft_clk_buf       |   0.000|
tft_blue<7>  |        13.059(R)|      SLOW  |         4.189(R)|      FAST  |cclk              |   0.000|
             |        12.540(R)|      SLOW  |         4.311(R)|      FAST  |tft_clk_buf       |   0.000|
tft_clk      |         5.427(R)|      SLOW  |         1.936(R)|      FAST  |tft_clk_buf       |   0.000|
             |         5.365(R)|      SLOW  |         1.870(R)|      FAST  |tft_clk_buf_n     |   0.000|
tft_data_ena |        10.152(R)|      SLOW  |         4.023(R)|      FAST  |tft_clk_buf       |   0.000|
tft_display  |         5.370(R)|      SLOW  |         1.874(R)|      FAST  |tft_clk_buf       |   0.000|
tft_green<5> |        12.241(R)|      SLOW  |         3.720(R)|      FAST  |cclk              |   0.000|
             |        11.722(R)|      SLOW  |         3.842(R)|      FAST  |tft_clk_buf       |   0.000|
tft_green<6> |        12.380(R)|      SLOW  |         3.773(R)|      FAST  |cclk              |   0.000|
             |        11.861(R)|      SLOW  |         3.895(R)|      FAST  |tft_clk_buf       |   0.000|
tft_red<5>   |        13.457(R)|      SLOW  |         4.493(R)|      FAST  |cclk              |   0.000|
             |        12.938(R)|      SLOW  |         4.615(R)|      FAST  |tft_clk_buf       |   0.000|
tft_red<6>   |        13.196(R)|      SLOW  |         4.356(R)|      FAST  |cclk              |   0.000|
             |        12.677(R)|      SLOW  |         4.478(R)|      FAST  |tft_clk_buf       |   0.000|
tft_red<7>   |        13.189(R)|      SLOW  |         4.350(R)|      FAST  |cclk              |   0.000|
             |        12.670(R)|      SLOW  |         4.472(R)|      FAST  |tft_clk_buf       |   0.000|
tft_vdd      |         5.318(R)|      SLOW  |         1.822(R)|      FAST  |tft_clk_buf       |   0.000|
touch_clk    |         7.600(R)|      SLOW  |         3.167(R)|      FAST  |cclk              |   0.000|
touch_csb    |         5.285(R)|      SLOW  |         1.779(R)|      FAST  |cclk              |   0.000|
touch_data_in|         7.957(R)|      SLOW  |         3.344(R)|      FAST  |cclk              |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock unbuf_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
unbuf_clk      |    4.037|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Oct 31 16:10:26 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 161 MB



