<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-davinci › dm355.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>dm355.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * TI DaVinci DM355 chip specific setup</span>
<span class="cm"> *</span>
<span class="cm"> * Author: Kevin Hilman, Deep Root Systems, LLC</span>
<span class="cm"> *</span>
<span class="cm"> * 2007 (c) Deep Root Systems, LLC. This file is licensed under</span>
<span class="cm"> * the terms of the GNU General Public License version 2. This program</span>
<span class="cm"> * is licensed &quot;as is&quot; without any warranty of any kind, whether express</span>
<span class="cm"> * or implied.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/serial_8250.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/dma-mapping.h&gt;</span>

<span class="cp">#include &lt;linux/spi/spi.h&gt;</span>

<span class="cp">#include &lt;asm/mach/map.h&gt;</span>

<span class="cp">#include &lt;mach/cputype.h&gt;</span>
<span class="cp">#include &lt;mach/edma.h&gt;</span>
<span class="cp">#include &lt;mach/psc.h&gt;</span>
<span class="cp">#include &lt;mach/mux.h&gt;</span>
<span class="cp">#include &lt;mach/irqs.h&gt;</span>
<span class="cp">#include &lt;mach/time.h&gt;</span>
<span class="cp">#include &lt;mach/serial.h&gt;</span>
<span class="cp">#include &lt;mach/common.h&gt;</span>
<span class="cp">#include &lt;mach/asp.h&gt;</span>
<span class="cp">#include &lt;mach/spi.h&gt;</span>
<span class="cp">#include &lt;mach/gpio-davinci.h&gt;</span>

<span class="cp">#include &quot;davinci.h&quot;</span>
<span class="cp">#include &quot;clock.h&quot;</span>
<span class="cp">#include &quot;mux.h&quot;</span>

<span class="cp">#define DM355_UART2_BASE	(IO_PHYS + 0x206000)</span>

<span class="cm">/*</span>
<span class="cm"> * Device specific clocks</span>
<span class="cm"> */</span>
<span class="cp">#define DM355_REF_FREQ		24000000	</span><span class="cm">/* 24 or 36 MHz */</span><span class="cp"></span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pll_data</span> <span class="n">pll1_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">num</span>       <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">phys_base</span> <span class="o">=</span> <span class="n">DAVINCI_PLL1_BASE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>     <span class="o">=</span> <span class="n">PLL_HAS_PREDIV</span> <span class="o">|</span> <span class="n">PLL_HAS_POSTDIV</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pll_data</span> <span class="n">pll2_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">num</span>       <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">phys_base</span> <span class="o">=</span> <span class="n">DAVINCI_PLL2_BASE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>     <span class="o">=</span> <span class="n">PLL_HAS_PREDIV</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">ref_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;ref_clk&quot;</span><span class="p">,</span>
	<span class="cm">/* FIXME -- crystal rate is board-specific */</span>
	<span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">DM355_REF_FREQ</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pll1_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pll1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ref_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">CLK_PLL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pll_data</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_data</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pll1_aux_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pll1_aux_clk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">CLK_PLL</span> <span class="o">|</span> <span class="n">PRE_PLL</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pll1_sysclk1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pll1_sysclk1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">CLK_PLL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">div_reg</span> <span class="o">=</span> <span class="n">PLLDIV1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pll1_sysclk2</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pll1_sysclk2&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">CLK_PLL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">div_reg</span> <span class="o">=</span> <span class="n">PLLDIV2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pll1_sysclk3</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pll1_sysclk3&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">CLK_PLL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">div_reg</span> <span class="o">=</span> <span class="n">PLLDIV3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pll1_sysclk4</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pll1_sysclk4&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">CLK_PLL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">div_reg</span> <span class="o">=</span> <span class="n">PLLDIV4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pll1_sysclkbp</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pll1_sysclkbp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">CLK_PLL</span> <span class="o">|</span> <span class="n">PRE_PLL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">div_reg</span> <span class="o">=</span> <span class="n">BPDIV</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">vpss_dac_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;vpss_dac&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_sysclk3</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span> <span class="o">=</span> <span class="n">DM355_LPSC_VPSS_DAC</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">vpss_master_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;vpss_master&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_sysclk4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span> <span class="o">=</span> <span class="n">DAVINCI_LPSC_VPSSMSTR</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">CLK_PSC</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">vpss_slave_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;vpss_slave&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_sysclk4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span> <span class="o">=</span> <span class="n">DAVINCI_LPSC_VPSSSLV</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clkout1_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;clkout1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_aux_clk</span><span class="p">,</span>
	<span class="cm">/* NOTE:  clkout1 can be externally gated by muxing GPIO-18 */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clkout2_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;clkout2&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_sysclkbp</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pll2_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pll2&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ref_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">CLK_PLL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pll_data</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll2_data</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pll2_sysclk1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pll2_sysclk1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll2_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">CLK_PLL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">div_reg</span> <span class="o">=</span> <span class="n">PLLDIV1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pll2_sysclkbp</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pll2_sysclkbp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll2_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">CLK_PLL</span> <span class="o">|</span> <span class="n">PRE_PLL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">div_reg</span> <span class="o">=</span> <span class="n">BPDIV</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clkout3_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;clkout3&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll2_sysclkbp</span><span class="p">,</span>
	<span class="cm">/* NOTE:  clkout3 can be externally gated by muxing GPIO-16 */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">arm_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;arm_clk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_sysclk1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span> <span class="o">=</span> <span class="n">DAVINCI_LPSC_ARM</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">ALWAYS_ENABLED</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * NOT LISTED below, and not touched by Linux</span>
<span class="cm"> *   - in SyncReset state by default</span>
<span class="cm"> *	.lpsc = DAVINCI_LPSC_TPCC,</span>
<span class="cm"> *	.lpsc = DAVINCI_LPSC_TPTC0,</span>
<span class="cm"> *	.lpsc = DAVINCI_LPSC_TPTC1,</span>
<span class="cm"> *	.lpsc = DAVINCI_LPSC_DDR_EMIF, .parent = &amp;sysclk2_clk,</span>
<span class="cm"> *	.lpsc = DAVINCI_LPSC_MEMSTICK,</span>
<span class="cm"> *   - in Enabled state by default</span>
<span class="cm"> *	.lpsc = DAVINCI_LPSC_SYSTEM_SUBSYS,</span>
<span class="cm"> *	.lpsc = DAVINCI_LPSC_SCR2,	// &quot;bus&quot;</span>
<span class="cm"> *	.lpsc = DAVINCI_LPSC_SCR3,	// &quot;bus&quot;</span>
<span class="cm"> *	.lpsc = DAVINCI_LPSC_SCR4,	// &quot;bus&quot;</span>
<span class="cm"> *	.lpsc = DAVINCI_LPSC_CROSSBAR,	// &quot;emulation&quot;</span>
<span class="cm"> *	.lpsc = DAVINCI_LPSC_CFG27,	// &quot;test&quot;</span>
<span class="cm"> *	.lpsc = DAVINCI_LPSC_CFG3,	// &quot;test&quot;</span>
<span class="cm"> *	.lpsc = DAVINCI_LPSC_CFG5,	// &quot;test&quot;</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mjcp_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;mjcp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_sysclk1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span> <span class="o">=</span> <span class="n">DAVINCI_LPSC_IMCOP</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">uart0_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_aux_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span> <span class="o">=</span> <span class="n">DAVINCI_LPSC_UART0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">uart1_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_aux_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span> <span class="o">=</span> <span class="n">DAVINCI_LPSC_UART1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">uart2_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart2&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_sysclk2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span> <span class="o">=</span> <span class="n">DAVINCI_LPSC_UART2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">i2c_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;i2c&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_aux_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span> <span class="o">=</span> <span class="n">DAVINCI_LPSC_I2C</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">asp0_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;asp0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_sysclk2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span> <span class="o">=</span> <span class="n">DAVINCI_LPSC_McBSP</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">asp1_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;asp1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_sysclk2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span> <span class="o">=</span> <span class="n">DM355_LPSC_McBSP1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mmcsd0_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;mmcsd0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_sysclk2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span> <span class="o">=</span> <span class="n">DAVINCI_LPSC_MMC_SD</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mmcsd1_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;mmcsd1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_sysclk2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span> <span class="o">=</span> <span class="n">DM355_LPSC_MMC_SD1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">spi0_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;spi0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_sysclk2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span> <span class="o">=</span> <span class="n">DAVINCI_LPSC_SPI</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">spi1_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;spi1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_sysclk2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span> <span class="o">=</span> <span class="n">DM355_LPSC_SPI1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">spi2_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;spi2&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_sysclk2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span> <span class="o">=</span> <span class="n">DM355_LPSC_SPI2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpio_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;gpio&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_sysclk2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span> <span class="o">=</span> <span class="n">DAVINCI_LPSC_GPIO</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">aemif_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;aemif&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_sysclk2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span> <span class="o">=</span> <span class="n">DAVINCI_LPSC_AEMIF</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pwm0_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pwm0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_aux_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span> <span class="o">=</span> <span class="n">DAVINCI_LPSC_PWM0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pwm1_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pwm1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_aux_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span> <span class="o">=</span> <span class="n">DAVINCI_LPSC_PWM1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pwm2_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pwm2&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_aux_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span> <span class="o">=</span> <span class="n">DAVINCI_LPSC_PWM2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pwm3_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pwm3&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_aux_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span> <span class="o">=</span> <span class="n">DM355_LPSC_PWM3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">timer0_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;timer0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_aux_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span> <span class="o">=</span> <span class="n">DAVINCI_LPSC_TIMER0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">timer1_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;timer1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_aux_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span> <span class="o">=</span> <span class="n">DAVINCI_LPSC_TIMER1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">timer2_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;timer2&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_aux_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span> <span class="o">=</span> <span class="n">DAVINCI_LPSC_TIMER2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">usecount</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>              <span class="cm">/* REVISIT: why can&#39;t this be disabled? */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">timer3_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;timer3&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_aux_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span> <span class="o">=</span> <span class="n">DM355_LPSC_TIMER3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">rto_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;rto&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_aux_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span> <span class="o">=</span> <span class="n">DM355_LPSC_RTO</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">usb_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;usb&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_sysclk2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span> <span class="o">=</span> <span class="n">DAVINCI_LPSC_USB</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_lookup</span> <span class="n">dm355_clks</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;ref&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ref_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll1_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll1_sysclk1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll1_sysclk1</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll1_sysclk2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll1_sysclk2</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll1_sysclk3&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll1_sysclk3</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll1_sysclk4&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll1_sysclk4</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll1_aux&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll1_aux_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll1_sysclkbp&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll1_sysclkbp</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;vpss_dac&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">vpss_dac_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;vpss_master&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">vpss_master_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;vpss_slave&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">vpss_slave_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;clkout1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clkout1_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;clkout2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clkout2_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll2_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll2_sysclk1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll2_sysclk1</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll2_sysclkbp&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll2_sysclkbp</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;clkout3&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clkout3_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;arm&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">arm_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;mjcp&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mjcp_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;uart0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">uart0_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;uart1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">uart1_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;uart2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">uart2_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;i2c_davinci.1&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">i2c_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;davinci-mcbsp.0&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">asp0_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;davinci-mcbsp.1&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">asp1_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;davinci_mmc.0&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mmcsd0_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;davinci_mmc.1&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mmcsd1_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;spi_davinci.0&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">spi0_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;spi_davinci.1&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">spi1_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;spi_davinci.2&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">spi2_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;gpio&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">gpio_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;aemif&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">aemif_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pwm0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pwm0_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pwm1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pwm1_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pwm2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pwm2_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pwm3&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pwm3_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;timer0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">timer0_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;timer1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">timer1_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;watchdog&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">timer2_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;timer3&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">timer3_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;rto&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rto_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;usb&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">usb_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/*----------------------------------------------------------------------*/</span>

<span class="k">static</span> <span class="n">u64</span> <span class="n">dm355_spi0_dma_mask</span> <span class="o">=</span> <span class="n">DMA_BIT_MASK</span><span class="p">(</span><span class="mi">32</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">dm355_spi0_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="mh">0x01c66000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>   <span class="o">=</span> <span class="mh">0x01c667ff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="n">IRQ_DM355_SPINT0_0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="mi">17</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IORESOURCE_DMA</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IORESOURCE_DMA</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">davinci_spi_platform_data</span> <span class="n">dm355_spi0_pdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">version</span> 	<span class="o">=</span> <span class="n">SPI_VERSION_1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_chipselect</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cshold_bug</span>	<span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dma_event_q</span>	<span class="o">=</span> <span class="n">EVENTQ_1</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">dm355_spi0_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;spi_davinci&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">dma_mask</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dm355_spi0_dma_mask</span><span class="p">,</span>
		<span class="p">.</span><span class="n">coherent_dma_mask</span> <span class="o">=</span> <span class="n">DMA_BIT_MASK</span><span class="p">(</span><span class="mi">32</span><span class="p">),</span>
		<span class="p">.</span><span class="n">platform_data</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dm355_spi0_pdata</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">num_resources</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">dm355_spi0_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span> <span class="o">=</span> <span class="n">dm355_spi0_resources</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">dm355_init_spi0</span><span class="p">(</span><span class="kt">unsigned</span> <span class="n">chipselect_mask</span><span class="p">,</span>
		<span class="k">const</span> <span class="k">struct</span> <span class="n">spi_board_info</span> <span class="o">*</span><span class="n">info</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">len</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* for now, assume we need MISO */</span>
	<span class="n">davinci_cfg_reg</span><span class="p">(</span><span class="n">DM355_SPI0_SDI</span><span class="p">);</span>

	<span class="cm">/* not all slaves will be wired up */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">chipselect_mask</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">0</span><span class="p">))</span>
		<span class="n">davinci_cfg_reg</span><span class="p">(</span><span class="n">DM355_SPI0_SDENA0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">chipselect_mask</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">1</span><span class="p">))</span>
		<span class="n">davinci_cfg_reg</span><span class="p">(</span><span class="n">DM355_SPI0_SDENA1</span><span class="p">);</span>

	<span class="n">spi_register_board_info</span><span class="p">(</span><span class="n">info</span><span class="p">,</span> <span class="n">len</span><span class="p">);</span>

	<span class="n">platform_device_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dm355_spi0_device</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*----------------------------------------------------------------------*/</span>

<span class="cp">#define INTMUX		0x18</span>
<span class="cp">#define EVTMUX		0x1c</span>

<span class="cm">/*</span>
<span class="cm"> * Device specific mux setup</span>
<span class="cm"> *</span>
<span class="cm"> *	soc	description	mux  mode   mode  mux	 dbg</span>
<span class="cm"> *				reg  offset mask  mode</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">mux_config</span> <span class="n">dm355_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
<span class="cp">#ifdef CONFIG_DAVINCI_MUX</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM355</span><span class="p">,</span>	<span class="n">MMCSD0</span><span class="p">,</span>		<span class="mi">4</span><span class="p">,</span>   <span class="mi">2</span><span class="p">,</span>     <span class="mi">1</span><span class="p">,</span>	  <span class="mi">0</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>

<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM355</span><span class="p">,</span>	<span class="n">SD1_CLK</span><span class="p">,</span>	<span class="mi">3</span><span class="p">,</span>   <span class="mi">6</span><span class="p">,</span>     <span class="mi">1</span><span class="p">,</span>	  <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM355</span><span class="p">,</span>	<span class="n">SD1_CMD</span><span class="p">,</span>	<span class="mi">3</span><span class="p">,</span>   <span class="mi">7</span><span class="p">,</span>     <span class="mi">1</span><span class="p">,</span>	  <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM355</span><span class="p">,</span>	<span class="n">SD1_DATA3</span><span class="p">,</span>	<span class="mi">3</span><span class="p">,</span>   <span class="mi">8</span><span class="p">,</span>     <span class="mi">3</span><span class="p">,</span>	  <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM355</span><span class="p">,</span>	<span class="n">SD1_DATA2</span><span class="p">,</span>	<span class="mi">3</span><span class="p">,</span>   <span class="mi">10</span><span class="p">,</span>    <span class="mi">3</span><span class="p">,</span>	  <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM355</span><span class="p">,</span>	<span class="n">SD1_DATA1</span><span class="p">,</span>	<span class="mi">3</span><span class="p">,</span>   <span class="mi">12</span><span class="p">,</span>    <span class="mi">3</span><span class="p">,</span>	  <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM355</span><span class="p">,</span>	<span class="n">SD1_DATA0</span><span class="p">,</span>	<span class="mi">3</span><span class="p">,</span>   <span class="mi">14</span><span class="p">,</span>    <span class="mi">3</span><span class="p">,</span>	  <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>

<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM355</span><span class="p">,</span>	<span class="n">I2C_SDA</span><span class="p">,</span>	<span class="mi">3</span><span class="p">,</span>   <span class="mi">19</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>	  <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM355</span><span class="p">,</span>	<span class="n">I2C_SCL</span><span class="p">,</span>	<span class="mi">3</span><span class="p">,</span>   <span class="mi">20</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>	  <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>

<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM355</span><span class="p">,</span>	<span class="n">MCBSP0_BDX</span><span class="p">,</span>	<span class="mi">3</span><span class="p">,</span>   <span class="mi">0</span><span class="p">,</span>     <span class="mi">1</span><span class="p">,</span>	  <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM355</span><span class="p">,</span>	<span class="n">MCBSP0_X</span><span class="p">,</span>	<span class="mi">3</span><span class="p">,</span>   <span class="mi">1</span><span class="p">,</span>     <span class="mi">1</span><span class="p">,</span>	  <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM355</span><span class="p">,</span>	<span class="n">MCBSP0_BFSX</span><span class="p">,</span>	<span class="mi">3</span><span class="p">,</span>   <span class="mi">2</span><span class="p">,</span>     <span class="mi">1</span><span class="p">,</span>	  <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM355</span><span class="p">,</span>	<span class="n">MCBSP0_BDR</span><span class="p">,</span>	<span class="mi">3</span><span class="p">,</span>   <span class="mi">3</span><span class="p">,</span>     <span class="mi">1</span><span class="p">,</span>	  <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM355</span><span class="p">,</span>	<span class="n">MCBSP0_R</span><span class="p">,</span>	<span class="mi">3</span><span class="p">,</span>   <span class="mi">4</span><span class="p">,</span>     <span class="mi">1</span><span class="p">,</span>	  <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM355</span><span class="p">,</span>	<span class="n">MCBSP0_BFSR</span><span class="p">,</span>	<span class="mi">3</span><span class="p">,</span>   <span class="mi">5</span><span class="p">,</span>     <span class="mi">1</span><span class="p">,</span>	  <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>

<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM355</span><span class="p">,</span>	<span class="n">SPI0_SDI</span><span class="p">,</span>	<span class="mi">4</span><span class="p">,</span>   <span class="mi">1</span><span class="p">,</span>     <span class="mi">1</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM355</span><span class="p">,</span>	<span class="n">SPI0_SDENA0</span><span class="p">,</span>	<span class="mi">4</span><span class="p">,</span>   <span class="mi">0</span><span class="p">,</span>     <span class="mi">1</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM355</span><span class="p">,</span>	<span class="n">SPI0_SDENA1</span><span class="p">,</span>	<span class="mi">3</span><span class="p">,</span>   <span class="mi">28</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>

<span class="n">INT_CFG</span><span class="p">(</span><span class="n">DM355</span><span class="p">,</span>  <span class="n">INT_EDMA_CC</span><span class="p">,</span>	      <span class="mi">2</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>
<span class="n">INT_CFG</span><span class="p">(</span><span class="n">DM355</span><span class="p">,</span>  <span class="n">INT_EDMA_TC0_ERR</span><span class="p">,</span>     <span class="mi">3</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>
<span class="n">INT_CFG</span><span class="p">(</span><span class="n">DM355</span><span class="p">,</span>  <span class="n">INT_EDMA_TC1_ERR</span><span class="p">,</span>     <span class="mi">4</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>

<span class="n">EVT_CFG</span><span class="p">(</span><span class="n">DM355</span><span class="p">,</span>  <span class="n">EVT8_ASP1_TX</span><span class="p">,</span>	      <span class="mi">0</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>
<span class="n">EVT_CFG</span><span class="p">(</span><span class="n">DM355</span><span class="p">,</span>  <span class="n">EVT9_ASP1_RX</span><span class="p">,</span>	      <span class="mi">1</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>
<span class="n">EVT_CFG</span><span class="p">(</span><span class="n">DM355</span><span class="p">,</span>  <span class="n">EVT26_MMC0_RX</span><span class="p">,</span>	      <span class="mi">2</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>

<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM355</span><span class="p">,</span>	<span class="n">VOUT_FIELD</span><span class="p">,</span>	<span class="mi">1</span><span class="p">,</span>   <span class="mi">18</span><span class="p">,</span>    <span class="mi">3</span><span class="p">,</span>	  <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM355</span><span class="p">,</span>	<span class="n">VOUT_FIELD_G70</span><span class="p">,</span>	<span class="mi">1</span><span class="p">,</span>   <span class="mi">18</span><span class="p">,</span>    <span class="mi">3</span><span class="p">,</span>	  <span class="mi">0</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM355</span><span class="p">,</span>	<span class="n">VOUT_HVSYNC</span><span class="p">,</span>	<span class="mi">1</span><span class="p">,</span>   <span class="mi">16</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>	  <span class="mi">0</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM355</span><span class="p">,</span>	<span class="n">VOUT_COUTL_EN</span><span class="p">,</span>	<span class="mi">1</span><span class="p">,</span>   <span class="mi">0</span><span class="p">,</span>     <span class="mh">0xff</span><span class="p">,</span> <span class="mh">0x55</span><span class="p">,</span>  <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM355</span><span class="p">,</span>	<span class="n">VOUT_COUTH_EN</span><span class="p">,</span>	<span class="mi">1</span><span class="p">,</span>   <span class="mi">8</span><span class="p">,</span>     <span class="mh">0xff</span><span class="p">,</span> <span class="mh">0x55</span><span class="p">,</span>  <span class="nb">false</span><span class="p">)</span>

<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM355</span><span class="p">,</span>	<span class="n">VIN_PCLK</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span>   <span class="mi">14</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM355</span><span class="p">,</span>	<span class="n">VIN_CAM_WEN</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span>   <span class="mi">13</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM355</span><span class="p">,</span>	<span class="n">VIN_CAM_VD</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span>   <span class="mi">12</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM355</span><span class="p">,</span>	<span class="n">VIN_CAM_HD</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span>   <span class="mi">11</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM355</span><span class="p">,</span>	<span class="n">VIN_YIN_EN</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span>   <span class="mi">10</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM355</span><span class="p">,</span>	<span class="n">VIN_CINL_EN</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span>   <span class="mi">0</span><span class="p">,</span>   <span class="mh">0xff</span><span class="p">,</span> <span class="mh">0x55</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM355</span><span class="p">,</span>	<span class="n">VIN_CINH_EN</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span>   <span class="mi">8</span><span class="p">,</span>     <span class="mi">3</span><span class="p">,</span>    <span class="mi">3</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">u8</span> <span class="n">dm355_default_priorities</span><span class="p">[</span><span class="n">DAVINCI_N_AINTC_IRQ</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">IRQ_DM355_CCDC_VDINT0</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM355_CCDC_VDINT1</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM355_CCDC_VDINT2</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM355_IPIPE_HST</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM355_H3AINT</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM355_IPIPE_SDR</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM355_IPIPEIFINT</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM355_OSDINT</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM355_VENCINT</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_ASQINT</span><span class="p">]</span>			<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_IMXINT</span><span class="p">]</span>			<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_USBINT</span><span class="p">]</span>			<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM355_RTOINT</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM355_UARTINT2</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM355_TINT6</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_CCINT0</span><span class="p">]</span>			<span class="o">=</span> <span class="mi">5</span><span class="p">,</span>	<span class="cm">/* dma */</span>
	<span class="p">[</span><span class="n">IRQ_CCERRINT</span><span class="p">]</span>			<span class="o">=</span> <span class="mi">5</span><span class="p">,</span>	<span class="cm">/* dma */</span>
	<span class="p">[</span><span class="n">IRQ_TCERRINT0</span><span class="p">]</span>			<span class="o">=</span> <span class="mi">5</span><span class="p">,</span>	<span class="cm">/* dma */</span>
	<span class="p">[</span><span class="n">IRQ_TCERRINT</span><span class="p">]</span>			<span class="o">=</span> <span class="mi">5</span><span class="p">,</span>	<span class="cm">/* dma */</span>
	<span class="p">[</span><span class="n">IRQ_DM355_SPINT2_1</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM355_TINT7</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM355_SDIOINT0</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_MBXINT</span><span class="p">]</span>			<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_MBRINT</span><span class="p">]</span>			<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_MMCINT</span><span class="p">]</span>			<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM355_MMCINT1</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM355_PWMINT3</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DDRINT</span><span class="p">]</span>			<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_AEMIFINT</span><span class="p">]</span>			<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM355_SDIOINT1</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_TINT0_TINT12</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>	<span class="cm">/* clockevent */</span>
	<span class="p">[</span><span class="n">IRQ_TINT0_TINT34</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>	<span class="cm">/* clocksource */</span>
	<span class="p">[</span><span class="n">IRQ_TINT1_TINT12</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>	<span class="cm">/* DSP timer */</span>
	<span class="p">[</span><span class="n">IRQ_TINT1_TINT34</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>	<span class="cm">/* system tick */</span>
	<span class="p">[</span><span class="n">IRQ_PWMINT0</span><span class="p">]</span>			<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_PWMINT1</span><span class="p">]</span>			<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_PWMINT2</span><span class="p">]</span>			<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_I2C</span><span class="p">]</span>			<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_UARTINT0</span><span class="p">]</span>			<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_UARTINT1</span><span class="p">]</span>			<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM355_SPINT0_0</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM355_SPINT0_1</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM355_GPIO0</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM355_GPIO1</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM355_GPIO2</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM355_GPIO3</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM355_GPIO4</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM355_GPIO5</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM355_GPIO6</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM355_GPIO7</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM355_GPIO8</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM355_GPIO9</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM355_GPIOBNK0</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM355_GPIOBNK1</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM355_GPIOBNK2</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM355_GPIOBNK3</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM355_GPIOBNK4</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM355_GPIOBNK5</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM355_GPIOBNK6</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_COMMTX</span><span class="p">]</span>			<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_COMMRX</span><span class="p">]</span>			<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_EMUINT</span><span class="p">]</span>			<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*----------------------------------------------------------------------*/</span>

<span class="k">static</span> <span class="k">const</span> <span class="n">s8</span>
<span class="n">queue_tc_mapping</span><span class="p">[][</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* {event queue no, TC no} */</span>
	<span class="p">{</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">},</span>
	<span class="p">{</span><span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">},</span>
	<span class="p">{</span><span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="n">s8</span>
<span class="n">queue_priority_mapping</span><span class="p">[][</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* {event queue no, Priority} */</span>
	<span class="p">{</span><span class="mi">0</span><span class="p">,</span> <span class="mi">3</span><span class="p">},</span>
	<span class="p">{</span><span class="mi">1</span><span class="p">,</span> <span class="mi">7</span><span class="p">},</span>
	<span class="p">{</span><span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">edma_soc_info</span> <span class="n">edma_cc0_info</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">n_channel</span>		<span class="o">=</span> <span class="mi">64</span><span class="p">,</span>
	<span class="p">.</span><span class="n">n_region</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">n_slot</span>			<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
	<span class="p">.</span><span class="n">n_tc</span>			<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">n_cc</span>			<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">queue_tc_mapping</span>	<span class="o">=</span> <span class="n">queue_tc_mapping</span><span class="p">,</span>
	<span class="p">.</span><span class="n">queue_priority_mapping</span>	<span class="o">=</span> <span class="n">queue_priority_mapping</span><span class="p">,</span>
	<span class="p">.</span><span class="n">default_queue</span>		<span class="o">=</span> <span class="n">EVENTQ_1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">edma_soc_info</span> <span class="o">*</span><span class="n">dm355_edma_info</span><span class="p">[</span><span class="n">EDMA_MAX_CC</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
       <span class="o">&amp;</span><span class="n">edma_cc0_info</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">edma_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;edma_cc0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0x01c00000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0x01c00000</span> <span class="o">+</span> <span class="n">SZ_64K</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;edma_tc0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0x01c10000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0x01c10000</span> <span class="o">+</span> <span class="n">SZ_1K</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;edma_tc1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0x01c10400</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0x01c10400</span> <span class="o">+</span> <span class="n">SZ_1K</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;edma0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">IRQ_CCINT0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;edma0_err&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">IRQ_CCERRINT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="cm">/* not using (or muxing) TC*_ERR */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">dm355_edma_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>			<span class="o">=</span> <span class="s">&quot;edma&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>			<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="n">dm355_edma_info</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>		<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">edma_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span>		<span class="o">=</span> <span class="n">edma_resources</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">dm355_asp1_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">DAVINCI_ASP1_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">DAVINCI_ASP1_BASE</span> <span class="o">+</span> <span class="n">SZ_8K</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">DAVINCI_DMA_ASP1_TX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">DAVINCI_DMA_ASP1_TX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_DMA</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">DAVINCI_DMA_ASP1_RX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">DAVINCI_DMA_ASP1_RX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_DMA</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">dm355_asp1_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;davinci-mcbsp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">dm355_asp1_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">dm355_asp1_resources</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">dm355_ccdc_setup_pinmux</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">davinci_cfg_reg</span><span class="p">(</span><span class="n">DM355_VIN_PCLK</span><span class="p">);</span>
	<span class="n">davinci_cfg_reg</span><span class="p">(</span><span class="n">DM355_VIN_CAM_WEN</span><span class="p">);</span>
	<span class="n">davinci_cfg_reg</span><span class="p">(</span><span class="n">DM355_VIN_CAM_VD</span><span class="p">);</span>
	<span class="n">davinci_cfg_reg</span><span class="p">(</span><span class="n">DM355_VIN_CAM_HD</span><span class="p">);</span>
	<span class="n">davinci_cfg_reg</span><span class="p">(</span><span class="n">DM355_VIN_YIN_EN</span><span class="p">);</span>
	<span class="n">davinci_cfg_reg</span><span class="p">(</span><span class="n">DM355_VIN_CINL_EN</span><span class="p">);</span>
	<span class="n">davinci_cfg_reg</span><span class="p">(</span><span class="n">DM355_VIN_CINH_EN</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">dm355_vpss_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="cm">/* VPSS BL Base address */</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;vpss&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>          <span class="o">=</span> <span class="mh">0x01c70800</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>            <span class="o">=</span> <span class="mh">0x01c70800</span> <span class="o">+</span> <span class="mh">0xff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>          <span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="cm">/* VPSS CLK Base address */</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;vpss&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>          <span class="o">=</span> <span class="mh">0x01c70000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>            <span class="o">=</span> <span class="mh">0x01c70000</span> <span class="o">+</span> <span class="mh">0xf</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>          <span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">dm355_vpss_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>			<span class="o">=</span> <span class="s">&quot;vpss&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>			<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="s">&quot;dm355_vpss&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>		<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">dm355_vpss_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span>		<span class="o">=</span> <span class="n">dm355_vpss_resources</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">vpfe_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>          <span class="o">=</span> <span class="n">IRQ_VDINT0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>            <span class="o">=</span> <span class="n">IRQ_VDINT0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>          <span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>          <span class="o">=</span> <span class="n">IRQ_VDINT1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>            <span class="o">=</span> <span class="n">IRQ_VDINT1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>          <span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">u64</span> <span class="n">vpfe_capture_dma_mask</span> <span class="o">=</span> <span class="n">DMA_BIT_MASK</span><span class="p">(</span><span class="mi">32</span><span class="p">);</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">dm355_ccdc_resource</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* CCDC Base address */</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">flags</span>          <span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>          <span class="o">=</span> <span class="mh">0x01c70600</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>            <span class="o">=</span> <span class="mh">0x01c70600</span> <span class="o">+</span> <span class="mh">0x1ff</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">dm355_ccdc_dev</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>           <span class="o">=</span> <span class="s">&quot;dm355_ccdc&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>             <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>  <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">dm355_ccdc_resource</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span>       <span class="o">=</span> <span class="n">dm355_ccdc_resource</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">dma_mask</span>               <span class="o">=</span> <span class="o">&amp;</span><span class="n">vpfe_capture_dma_mask</span><span class="p">,</span>
		<span class="p">.</span><span class="n">coherent_dma_mask</span>      <span class="o">=</span> <span class="n">DMA_BIT_MASK</span><span class="p">(</span><span class="mi">32</span><span class="p">),</span>
		<span class="p">.</span><span class="n">platform_data</span>		<span class="o">=</span> <span class="n">dm355_ccdc_setup_pinmux</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">vpfe_capture_dev</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="n">CAPTURE_DRV_NAME</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">vpfe_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">vpfe_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">dma_mask</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">vpfe_capture_dma_mask</span><span class="p">,</span>
		<span class="p">.</span><span class="n">coherent_dma_mask</span>	<span class="o">=</span> <span class="n">DMA_BIT_MASK</span><span class="p">(</span><span class="mi">32</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="nf">dm355_set_vpfe_config</span><span class="p">(</span><span class="k">struct</span> <span class="n">vpfe_config</span> <span class="o">*</span><span class="n">cfg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">vpfe_capture_dev</span><span class="p">.</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span> <span class="o">=</span> <span class="n">cfg</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*----------------------------------------------------------------------*/</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">map_desc</span> <span class="n">dm355_io_desc</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="k">virtual</span>	<span class="o">=</span> <span class="n">IO_VIRT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pfn</span>		<span class="o">=</span> <span class="n">__phys_to_pfn</span><span class="p">(</span><span class="n">IO_PHYS</span><span class="p">),</span>
		<span class="p">.</span><span class="n">length</span>		<span class="o">=</span> <span class="n">IO_SIZE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">MT_DEVICE</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="k">virtual</span>	<span class="o">=</span> <span class="n">SRAM_VIRT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pfn</span>		<span class="o">=</span> <span class="n">__phys_to_pfn</span><span class="p">(</span><span class="mh">0x00010000</span><span class="p">),</span>
		<span class="p">.</span><span class="n">length</span>		<span class="o">=</span> <span class="n">SZ_32K</span><span class="p">,</span>
		<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">MT_MEMORY_NONCACHED</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* Contents of JTAG ID register used to identify exact cpu type */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">davinci_id</span> <span class="n">dm355_ids</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">variant</span>	<span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">part_no</span>	<span class="o">=</span> <span class="mh">0xb73b</span><span class="p">,</span>
		<span class="p">.</span><span class="n">manufacturer</span>	<span class="o">=</span> <span class="mh">0x00f</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_id</span>		<span class="o">=</span> <span class="n">DAVINCI_CPU_ID_DM355</span><span class="p">,</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dm355&quot;</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">u32</span> <span class="n">dm355_psc_bases</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">DAVINCI_PWR_SLEEP_CNTRL_BASE</span> <span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * T0_BOT: Timer 0, bottom:  clockevent source for hrtimers</span>
<span class="cm"> * T0_TOP: Timer 0, top   :  clocksource for generic timekeeping</span>
<span class="cm"> * T1_BOT: Timer 1, bottom:  (used by DSP in TI DSPLink code)</span>
<span class="cm"> * T1_TOP: Timer 1, top   :  &lt;unused&gt;</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">davinci_timer_info</span> <span class="n">dm355_timer_info</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">timers</span>		<span class="o">=</span> <span class="n">davinci_timer_instance</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clockevent_id</span>	<span class="o">=</span> <span class="n">T0_BOT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clocksource_id</span>	<span class="o">=</span> <span class="n">T0_TOP</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">plat_serial8250_port</span> <span class="n">dm355_serial_platform_data</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">mapbase</span>	<span class="o">=</span> <span class="n">DAVINCI_UART0_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">irq</span>		<span class="o">=</span> <span class="n">IRQ_UARTINT0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span> <span class="o">|</span> <span class="n">UPF_SKIP_TEST</span> <span class="o">|</span>
				  <span class="n">UPF_IOREMAP</span><span class="p">,</span>
		<span class="p">.</span><span class="n">iotype</span>		<span class="o">=</span> <span class="n">UPIO_MEM</span><span class="p">,</span>
		<span class="p">.</span><span class="n">regshift</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">mapbase</span>	<span class="o">=</span> <span class="n">DAVINCI_UART1_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">irq</span>		<span class="o">=</span> <span class="n">IRQ_UARTINT1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span> <span class="o">|</span> <span class="n">UPF_SKIP_TEST</span> <span class="o">|</span>
				  <span class="n">UPF_IOREMAP</span><span class="p">,</span>
		<span class="p">.</span><span class="n">iotype</span>		<span class="o">=</span> <span class="n">UPIO_MEM</span><span class="p">,</span>
		<span class="p">.</span><span class="n">regshift</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">mapbase</span>	<span class="o">=</span> <span class="n">DM355_UART2_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">irq</span>		<span class="o">=</span> <span class="n">IRQ_DM355_UARTINT2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span> <span class="o">|</span> <span class="n">UPF_SKIP_TEST</span> <span class="o">|</span>
				  <span class="n">UPF_IOREMAP</span><span class="p">,</span>
		<span class="p">.</span><span class="n">iotype</span>		<span class="o">=</span> <span class="n">UPIO_MEM</span><span class="p">,</span>
		<span class="p">.</span><span class="n">regshift</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="mi">0</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">dm355_serial_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>			<span class="o">=</span> <span class="s">&quot;serial8250&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>			<span class="o">=</span> <span class="n">PLAT8250_DEV_PLATFORM</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>			<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="n">dm355_serial_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">davinci_soc_info</span> <span class="n">davinci_soc_info_dm355</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">io_desc</span>		<span class="o">=</span> <span class="n">dm355_io_desc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">io_desc_num</span>		<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">dm355_io_desc</span><span class="p">),</span>
	<span class="p">.</span><span class="n">jtag_id_reg</span>		<span class="o">=</span> <span class="mh">0x01c40028</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ids</span>			<span class="o">=</span> <span class="n">dm355_ids</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ids_num</span>		<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">dm355_ids</span><span class="p">),</span>
	<span class="p">.</span><span class="n">cpu_clks</span>		<span class="o">=</span> <span class="n">dm355_clks</span><span class="p">,</span>
	<span class="p">.</span><span class="n">psc_bases</span>		<span class="o">=</span> <span class="n">dm355_psc_bases</span><span class="p">,</span>
	<span class="p">.</span><span class="n">psc_bases_num</span>		<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">dm355_psc_bases</span><span class="p">),</span>
	<span class="p">.</span><span class="n">pinmux_base</span>		<span class="o">=</span> <span class="n">DAVINCI_SYSTEM_MODULE_BASE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pinmux_pins</span>		<span class="o">=</span> <span class="n">dm355_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pinmux_pins_num</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">dm355_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">intc_base</span>		<span class="o">=</span> <span class="n">DAVINCI_ARM_INTC_BASE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">intc_type</span>		<span class="o">=</span> <span class="n">DAVINCI_INTC_TYPE_AINTC</span><span class="p">,</span>
	<span class="p">.</span><span class="n">intc_irq_prios</span>		<span class="o">=</span> <span class="n">dm355_default_priorities</span><span class="p">,</span>
	<span class="p">.</span><span class="n">intc_irq_num</span>		<span class="o">=</span> <span class="n">DAVINCI_N_AINTC_IRQ</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_info</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dm355_timer_info</span><span class="p">,</span>
	<span class="p">.</span><span class="n">gpio_type</span>		<span class="o">=</span> <span class="n">GPIO_TYPE_DAVINCI</span><span class="p">,</span>
	<span class="p">.</span><span class="n">gpio_base</span>		<span class="o">=</span> <span class="n">DAVINCI_GPIO_BASE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">gpio_num</span>		<span class="o">=</span> <span class="mi">104</span><span class="p">,</span>
	<span class="p">.</span><span class="n">gpio_irq</span>		<span class="o">=</span> <span class="n">IRQ_DM355_GPIOBNK0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">serial_dev</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dm355_serial_device</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sram_dma</span>		<span class="o">=</span> <span class="mh">0x00010000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sram_len</span>		<span class="o">=</span> <span class="n">SZ_32K</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">dm355_init_asp1</span><span class="p">(</span><span class="n">u32</span> <span class="n">evt_enable</span><span class="p">,</span> <span class="k">struct</span> <span class="n">snd_platform_data</span> <span class="o">*</span><span class="n">pdata</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* we don&#39;t use ASP1 IRQs, or we&#39;d need to mux them ... */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">evt_enable</span> <span class="o">&amp;</span> <span class="n">ASP1_TX_EVT_EN</span><span class="p">)</span>
		<span class="n">davinci_cfg_reg</span><span class="p">(</span><span class="n">DM355_EVT8_ASP1_TX</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">evt_enable</span> <span class="o">&amp;</span> <span class="n">ASP1_RX_EVT_EN</span><span class="p">)</span>
		<span class="n">davinci_cfg_reg</span><span class="p">(</span><span class="n">DM355_EVT9_ASP1_RX</span><span class="p">);</span>

	<span class="n">dm355_asp1_device</span><span class="p">.</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span> <span class="o">=</span> <span class="n">pdata</span><span class="p">;</span>
	<span class="n">platform_device_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dm355_asp1_device</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">dm355_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">davinci_common_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">davinci_soc_info_dm355</span><span class="p">);</span>
	<span class="n">davinci_map_sysmod</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">dm355_init_devices</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cpu_is_davinci_dm355</span><span class="p">())</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Add ccdc clock aliases */</span>
	<span class="n">clk_add_alias</span><span class="p">(</span><span class="s">&quot;master&quot;</span><span class="p">,</span> <span class="n">dm355_ccdc_dev</span><span class="p">.</span><span class="n">name</span><span class="p">,</span> <span class="s">&quot;vpss_master&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">clk_add_alias</span><span class="p">(</span><span class="s">&quot;slave&quot;</span><span class="p">,</span> <span class="n">dm355_ccdc_dev</span><span class="p">.</span><span class="n">name</span><span class="p">,</span> <span class="s">&quot;vpss_master&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">davinci_cfg_reg</span><span class="p">(</span><span class="n">DM355_INT_EDMA_CC</span><span class="p">);</span>
	<span class="n">platform_device_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dm355_edma_device</span><span class="p">);</span>
	<span class="n">platform_device_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dm355_vpss_device</span><span class="p">);</span>
	<span class="n">platform_device_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dm355_ccdc_dev</span><span class="p">);</span>
	<span class="n">platform_device_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">vpfe_capture_dev</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">postcore_initcall</span><span class="p">(</span><span class="n">dm355_init_devices</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
