{"hierarchy":{"paths":[["doc:\/\/CoreAVR\/documentation\/CoreAVR","doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRCPUCore"]]},"kind":"symbol","abstract":[{"type":"text","text":"Negative Flag"},{"text":" ","type":"text"},{"type":"text","text":"See ATMega328p Datasheet Section 7.3.1."},{"type":"text","text":" "},{"type":"text","text":"N is bit 2 on SREG."}],"metadata":{"fragments":[{"kind":"keyword","text":"static"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"negativeFlag"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","text":"Bool","preciseIdentifier":"s:Sb"}],"roleHeading":"Type Property","role":"symbol","title":"negativeFlag","extendedModule":"CoreAVR","externalID":"s:7CoreAVR10AVRCPUCorePAAE12negativeFlagSbvpZ","symbolKind":"property","modules":[{"name":"CoreAVR"}]},"primaryContentSections":[{"kind":"declarations","declarations":[{"languages":["swift"],"platforms":["macOS"],"tokens":[{"kind":"keyword","text":"static"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"negativeFlag"},{"text":": ","kind":"text"},{"text":"Bool","kind":"typeIdentifier","preciseIdentifier":"s:Sb"},{"kind":"text","text":" { "},{"kind":"keyword","text":"get"},{"text":" ","kind":"text"},{"kind":"keyword","text":"set"},{"kind":"text","text":" }"}]}]},{"kind":"content","content":[{"anchor":"discussion","type":"heading","level":2,"text":"Discussion"},{"inlineContent":[{"text":"The Negative Flag N indicates a negative result in an arithmetic or logic operation. See the “Instruction Set Description” for detailed information.","type":"text"}],"type":"paragraph"}]}],"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/coreavr\/avrcpucore\/negativeflag"]}],"identifier":{"url":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRCPUCore\/negativeFlag","interfaceLanguage":"swift"},"schemaVersion":{"patch":0,"minor":3,"major":0},"sections":[],"references":{"doc://CoreAVR/documentation/CoreAVR/AVRCPUCore/negativeFlag":{"abstract":[{"type":"text","text":"Negative Flag"},{"text":" ","type":"text"},{"type":"text","text":"See ATMega328p Datasheet Section 7.3.1."},{"type":"text","text":" "},{"type":"text","text":"N is bit 2 on SREG."}],"type":"topic","title":"negativeFlag","kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"negativeFlag"},{"text":": ","kind":"text"},{"text":"Bool","kind":"typeIdentifier","preciseIdentifier":"s:Sb"}],"url":"\/documentation\/coreavr\/avrcpucore\/negativeflag","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRCPUCore\/negativeFlag","role":"symbol"},"doc://CoreAVR/documentation/CoreAVR":{"abstract":[],"type":"topic","role":"collection","title":"CoreAVR","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR","kind":"symbol","url":"\/documentation\/coreavr"},"doc://CoreAVR/documentation/CoreAVR/AVRCPUCore":{"url":"\/documentation\/coreavr\/avrcpucore","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRCPUCore","fragments":[{"text":"protocol","kind":"keyword"},{"text":" ","kind":"text"},{"text":"AVRCPUCore","kind":"identifier"}],"type":"topic","role":"symbol","title":"AVRCPUCore","kind":"symbol","abstract":[],"navigatorTitle":[{"text":"AVRCPUCore","kind":"identifier"}]}}}