#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Jun  9 14:21:22 2022
# Process ID: 13876
# Current directory: D:/data/logic_design_lab/final_project/final/final.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/data/logic_design_lab/final_project/final/final.runs/synth_1/top.vds
# Journal file: D:/data/logic_design_lab/final_project/final/final.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/data/logic_design_lab/final_project/lab08_keyboard_source'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19656 
WARNING: [Synth 8-2292] literal value truncated to fit in 22 bits [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/bump_mem.v:32]
WARNING: [Synth 8-2611] redeclaration of ansi port clk_out is not allowed [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/segment7_frequency_divider.v:10]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 966.488 ; gain = 240.668
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/top.v:3]
	Parameter CNT_BITS_N bound to: 10 - type: integer 
	Parameter PX_ADDR_BITS_N bound to: 17 - type: integer 
	Parameter MEM_DATA_BIT_N bound to: 12 - type: integer 
	Parameter SCORE_BITS_N bound to: 14 - type: integer 
	Parameter WIDTH_CNT bound to: 320 - type: integer 
	Parameter HEIGHT_CNT bound to: 240 - type: integer 
	Parameter MUSIC_ADDR_BITS_N bound to: 10 - type: integer 
	Parameter MUSIC_DATA_BITS_N bound to: 22 - type: integer 
	Parameter SONG_ID_BITS_N bound to: 4 - type: integer 
	Parameter KB_ENCODE_OH_BITS_N bound to: 512 - type: integer 
	Parameter KB_ENCODE_BITS_N bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clock_divisor' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/clock_divisor.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clock_divisor' (1#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/clock_divisor.v:1]
INFO: [Synth 8-6157] synthesizing module 'onepulse' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/onepulse.v:30]
INFO: [Synth 8-6157] synthesizing module 'debounce' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/debounce.v:25]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (2#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/debounce.v:25]
WARNING: [Synth 8-5788] Register push_debounced_long_reg in module onepulse is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/onepulse.v:89]
INFO: [Synth 8-6155] done synthesizing module 'onepulse' (3#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/onepulse.v:30]
WARNING: [Synth 8-7023] instance 'UOPU' of module 'onepulse' has 9 connections declared, but only 4 given [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/top.v:64]
WARNING: [Synth 8-7023] instance 'UOPD' of module 'onepulse' has 9 connections declared, but only 4 given [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/top.v:72]
INFO: [Synth 8-6157] synthesizing module 'KeyboardDecoder' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/KeyboardDecoder.v:23]
	Parameter INIT bound to: 2'b00 
	Parameter WAIT_FOR_SIGNAL bound to: 2'b01 
	Parameter GET_SIGNAL_DOWN bound to: 2'b10 
	Parameter WAIT_RELEASE bound to: 2'b11 
	Parameter IS_INIT bound to: 8'b10101010 
	Parameter IS_EXTEND bound to: 8'b11100000 
	Parameter IS_BREAK bound to: 8'b11110000 
INFO: [Synth 8-6157] synthesizing module 'KeyboardCtrl_0' [D:/data/logic_design_lab/final_project/final/final.runs/synth_1/.Xil/Vivado-13876-DESKTOP-0M9JO91/realtime/KeyboardCtrl_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'KeyboardCtrl_0' (4#1) [D:/data/logic_design_lab/final_project/final/final.runs/synth_1/.Xil/Vivado-13876-DESKTOP-0M9JO91/realtime/KeyboardCtrl_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'OnePulseKB' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/OnePulseKB.v:53]
INFO: [Synth 8-6155] done synthesizing module 'OnePulseKB' (5#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/OnePulseKB.v:53]
INFO: [Synth 8-226] default block is never used [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/KeyboardDecoder.v:86]
INFO: [Synth 8-6155] done synthesizing module 'KeyboardDecoder' (6#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/KeyboardDecoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'game' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/game.v:24]
	Parameter CNT_BITS_N bound to: 10 - type: integer 
	Parameter PX_ADDR_BITS_N bound to: 17 - type: integer 
	Parameter MEM_DATA_BIT_N bound to: 12 - type: integer 
	Parameter SCORE_BITS_N bound to: 14 - type: integer 
	Parameter WIDTH_CNT bound to: 320 - type: integer 
	Parameter HEIGHT_CNT bound to: 240 - type: integer 
	Parameter BG_WIDTH_CNT bound to: 320 - type: integer 
	Parameter BG_HEIGHT_CNT bound to: 240 - type: integer 
	Parameter PIPE_WIDTH_CNT bound to: 16 - type: integer 
	Parameter PIPE_LEN_CNT bound to: 240 - type: integer 
	Parameter BIRD_WIDTH_CNT bound to: 10 - type: integer 
	Parameter BIRD_HEIGHT_CNT bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bg_ctrl' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/bg_ctrl.v:24]
	Parameter CNT_BITS_N bound to: 10 - type: integer 
	Parameter PX_ADDR_BITS_N bound to: 17 - type: integer 
	Parameter MEM_DATA_BIT_N bound to: 12 - type: integer 
	Parameter BG_WIDTH_CNT bound to: 320 - type: integer 
	Parameter BG_HEIGHT_CNT bound to: 240 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bg_mem_addr_gen' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/bg_mem_addr_gen.v:25]
	Parameter CNT_BITS_N bound to: 10 - type: integer 
	Parameter PX_ADDR_BITS_N bound to: 17 - type: integer 
	Parameter BG_WIDTH_CNT bound to: 320 - type: integer 
	Parameter BG_HEIGHT_CNT bound to: 240 - type: integer 
	Parameter SCALE bound to: 1 - type: integer 
	Parameter BG_AREA bound to: 76800 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bg_mem_addr_gen' (7#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/bg_mem_addr_gen.v:25]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_bg_big' [D:/data/logic_design_lab/final_project/final/final.runs/synth_1/.Xil/Vivado-13876-DESKTOP-0M9JO91/realtime/blk_mem_gen_bg_big_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_bg_big' (8#1) [D:/data/logic_design_lab/final_project/final/final.runs/synth_1/.Xil/Vivado-13876-DESKTOP-0M9JO91/realtime/blk_mem_gen_bg_big_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bg_ctrl' (9#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/bg_ctrl.v:24]
INFO: [Synth 8-6157] synthesizing module 'pipe_ctrl' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/pipe_ctrl.v:25]
	Parameter CNT_BITS_N bound to: 10 - type: integer 
	Parameter PX_ADDR_BITS_N bound to: 17 - type: integer 
	Parameter MEM_DATA_BIT_N bound to: 12 - type: integer 
	Parameter PIPE_WIDTH_CNT bound to: 16 - type: integer 
	Parameter PIPE_LEN_CNT bound to: 240 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipe_mem_addr_gen' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/pipe_mem_addr_gen.v:48]
	Parameter CNT_BITS_N bound to: 10 - type: integer 
	Parameter PX_ADDR_BITS_N bound to: 17 - type: integer 
	Parameter PIPE_WIDTH_CNT bound to: 16 - type: integer 
	Parameter PIPE_LEN_CNT bound to: 240 - type: integer 
	Parameter PIPE_AREA bound to: 3840 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipe_mem_addr_gen' (10#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/pipe_mem_addr_gen.v:48]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_pipe' [D:/data/logic_design_lab/final_project/final/final.runs/synth_1/.Xil/Vivado-13876-DESKTOP-0M9JO91/realtime/blk_mem_gen_pipe_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_pipe' (11#1) [D:/data/logic_design_lab/final_project/final/final.runs/synth_1/.Xil/Vivado-13876-DESKTOP-0M9JO91/realtime/blk_mem_gen_pipe_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (12) of module 'blk_mem_gen_pipe' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/pipe_ctrl.v:68]
INFO: [Synth 8-6155] done synthesizing module 'pipe_ctrl' (12#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/pipe_ctrl.v:25]
INFO: [Synth 8-6157] synthesizing module 'bird_ctrl' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/bird_ctrl.v:26]
	Parameter CNT_BITS_N bound to: 10 - type: integer 
	Parameter PX_ADDR_BITS_N bound to: 17 - type: integer 
	Parameter MEM_DATA_BIT_N bound to: 12 - type: integer 
	Parameter BIRD_WIDTH_CNT bound to: 10 - type: integer 
	Parameter BIRD_HEIGHT_CNT bound to: 10 - type: integer 
	Parameter WIDTH_CNT bound to: 320 - type: integer 
	Parameter HEIGHT_CNT bound to: 240 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bird_mem_addr_gen' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/bird_mem_addr_gen.v:24]
	Parameter CNT_BITS_N bound to: 10 - type: integer 
	Parameter PX_ADDR_BITS_N bound to: 17 - type: integer 
	Parameter BIRD_WIDTH_CNT bound to: 10 - type: integer 
	Parameter BIRD_HEIGHT_CNT bound to: 10 - type: integer 
	Parameter BIRD_AREA bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bird_mem_addr_gen' (13#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/bird_mem_addr_gen.v:24]
INFO: [Synth 8-6157] synthesizing module 'bird_pos_ctrl' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/bird_pos_ctrl.v:26]
	Parameter CNT_BITS_N bound to: 10 - type: integer 
	Parameter PX_ADDR_BITS_N bound to: 17 - type: integer 
	Parameter BIRD_WIDTH_CNT bound to: 10 - type: integer 
	Parameter BIRD_HEIGHT_CNT bound to: 10 - type: integer 
	Parameter WIDTH_CNT bound to: 320 - type: integer 
	Parameter HEIGHT_CNT bound to: 240 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element pos_h_cnt_next_reg was removed.  [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/bird_pos_ctrl.v:48]
INFO: [Synth 8-6155] done synthesizing module 'bird_pos_ctrl' (14#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/bird_pos_ctrl.v:26]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_bird' [D:/data/logic_design_lab/final_project/final/final.runs/synth_1/.Xil/Vivado-13876-DESKTOP-0M9JO91/realtime/blk_mem_gen_bird_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_bird' (15#1) [D:/data/logic_design_lab/final_project/final/final.runs/synth_1/.Xil/Vivado-13876-DESKTOP-0M9JO91/realtime/blk_mem_gen_bird_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'blk_mem_gen_bird' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/bird_ctrl.v:93]
INFO: [Synth 8-6155] done synthesizing module 'bird_ctrl' (16#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/bird_ctrl.v:26]
WARNING: [Synth 8-7023] instance 'UBIRD' of module 'bird_ctrl' has 14 connections declared, but only 13 given [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/game.v:106]
INFO: [Synth 8-6157] synthesizing module 'ctrl' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/ctrl.v:26]
	Parameter CNT_BITS_N bound to: 10 - type: integer 
	Parameter PX_ADDR_BITS_N bound to: 10 - type: integer 
	Parameter MEM_DATA_BIT_N bound to: 12 - type: integer 
	Parameter SCORE_BITS_N bound to: 14 - type: integer 
	Parameter WIDTH_CNT bound to: 320 - type: integer 
	Parameter HEIGHT_CNT bound to: 240 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ctrl' (17#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/ctrl.v:26]
INFO: [Synth 8-6157] synthesizing module 'scence_ctrl' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/scence_ctrl.v:24]
	Parameter CNT_BITS_N bound to: 10 - type: integer 
	Parameter PX_ADDR_BITS_N bound to: 17 - type: integer 
	Parameter MEM_DATA_BIT_N bound to: 12 - type: integer 
	Parameter SCORE_BITS_N bound to: 14 - type: integer 
	Parameter ALPHABET_BITS_N bound to: 8 - type: integer 
	Parameter ALPHABET_N bound to: 11 - type: integer 
	Parameter DEC_BITS_N bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'score2font' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/score2font.v:23]
	Parameter SCORE_BITS_N bound to: 14 - type: integer 
	Parameter DEC_BITS_N bound to: 4 - type: integer 
	Parameter ALPHABET_BITS_N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dec2font' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/dec2font.v:24]
	Parameter DEC_BITS_N bound to: 4 - type: integer 
	Parameter ALPHABET_BITS_N bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/dec2font.v:33]
INFO: [Synth 8-6155] done synthesizing module 'dec2font' (18#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/dec2font.v:24]
INFO: [Synth 8-6155] done synthesizing module 'score2font' (19#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/score2font.v:23]
INFO: [Synth 8-6157] synthesizing module 'text_ctrl' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/text_ctrl.v:24]
	Parameter CNT_BITS_N bound to: 10 - type: integer 
	Parameter PX_ADDR_BITS_N bound to: 17 - type: integer 
	Parameter MEM_DATA_BIT_N bound to: 12 - type: integer 
	Parameter ALPHABET_BITS_N bound to: 8 - type: integer 
	Parameter ALPHABET_N bound to: 11 - type: integer 
	Parameter FONT_WIDTH_CNT bound to: 8 - type: integer 
	Parameter FONT_HEIGHT_CNT bound to: 8 - type: integer 
	Parameter FONT_NUM_ROW bound to: 7 - type: integer 
	Parameter FONT_NUM_COL bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'font_ctrl' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/font_ctrl.v:6]
	Parameter CNT_BITS_N bound to: 10 - type: integer 
	Parameter PX_ADDR_BITS_N bound to: 17 - type: integer 
	Parameter MEM_DATA_BIT_N bound to: 12 - type: integer 
	Parameter FONT_WIDTH_CNT bound to: 8 - type: integer 
	Parameter FONT_HEIGHT_CNT bound to: 8 - type: integer 
	Parameter FONT_NUM_ROW bound to: 7 - type: integer 
	Parameter FONT_NUM_COL bound to: 8 - type: integer 
	Parameter ALPHABET_BITS_N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'font_mem_addr_gen' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/font_mem_addr_gen.v:24]
	Parameter CNT_BITS_N bound to: 10 - type: integer 
	Parameter PX_ADDR_BITS_N bound to: 17 - type: integer 
	Parameter FONT_WIDTH_CNT bound to: 8 - type: integer 
	Parameter FONT_HEIGHT_CNT bound to: 8 - type: integer 
	Parameter FONT_NUM_ROW bound to: 7 - type: integer 
	Parameter FONT_NUM_COL bound to: 8 - type: integer 
	Parameter ALPHABET_BITS_N bound to: 8 - type: integer 
	Parameter FONT_AREA bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'font_mem_addr_gen' (20#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/font_mem_addr_gen.v:24]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_font' [D:/data/logic_design_lab/final_project/final/final.runs/synth_1/.Xil/Vivado-13876-DESKTOP-0M9JO91/realtime/blk_mem_gen_font_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_font' (21#1) [D:/data/logic_design_lab/final_project/final/final.runs/synth_1/.Xil/Vivado-13876-DESKTOP-0M9JO91/realtime/blk_mem_gen_font_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (12) of module 'blk_mem_gen_font' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/font_ctrl.v:58]
WARNING: [Synth 8-3848] Net clk_flap in module/entity font_ctrl does not have driver. [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/font_ctrl.v:44]
INFO: [Synth 8-6155] done synthesizing module 'font_ctrl' (22#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/font_ctrl.v:6]
INFO: [Synth 8-6155] done synthesizing module 'text_ctrl' (23#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/text_ctrl.v:24]
INFO: [Synth 8-6155] done synthesizing module 'scence_ctrl' (24#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/scence_ctrl.v:24]
INFO: [Synth 8-6155] done synthesizing module 'game' (25#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/game.v:24]
INFO: [Synth 8-6157] synthesizing module 'audio_ctrl' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/audio_ctrl.v:24]
	Parameter MUSIC_ADDR_BITS_N bound to: 10 - type: integer 
	Parameter MUSIC_DATA_BITS_N bound to: 22 - type: integer 
	Parameter SONG_ID_BITS_N bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fre_div' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/freq_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fre_div' (26#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/freq_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'song_ctrl' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/song_ctrl.v:24]
	Parameter MUSIC_ADDR_BITS_N bound to: 10 - type: integer 
	Parameter MUSIC_DATA_BITS_N bound to: 22 - type: integer 
	Parameter SONG_ID_BITS_N bound to: 4 - type: integer 
	Parameter FRUIT_PUDDING_CNT_LIMIT bound to: 340 - type: integer 
	Parameter ANGRY_BIRD_CNT_LIMIT bound to: 340 - type: integer 
	Parameter FLAP_CNT_LIMIT bound to: 2 - type: integer 
	Parameter BUMP_CNT_LIMIT bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_counter' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/up_counter.v:25]
	Parameter CNT_BITS_N bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_counter' (27#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/up_counter.v:25]
INFO: [Synth 8-6157] synthesizing module 'fruit_pudding_mem' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/fruit_pudding_mem.v:22]
	Parameter MUSIC_ADDR_BITS_N bound to: 10 - type: integer 
	Parameter MUSIC_DATA_BITS_N bound to: 22 - type: integer 
	Parameter none bound to: 22'b0000000000000000001011 
	Parameter m_do bound to: 22'b0001011101010100001011 
	Parameter m_re_b bound to: 22'b0001011000000101001000 
	Parameter m_re bound to: 22'b0001010011001000110001 
	Parameter m_mi_b bound to: 22'b0001001110011110000001 
	Parameter m_mi bound to: 22'b0001001010000100001010 
	Parameter m_fa bound to: 22'b0001000101111010001000 
	Parameter m_so_b bound to: 22'b0001000001111111000000 
	Parameter m_so bound to: 22'b0000111110010001111110 
	Parameter m_la_b bound to: 22'b0000111010110010010101 
	Parameter m_la bound to: 22'b0000110111011111001000 
	Parameter m_si_b bound to: 22'b0000110100010111110110 
	Parameter m_si bound to: 22'b0000110001011010111101 
	Parameter h_do bound to: 22'b0000101110100101110111 
	Parameter h_re_b bound to: 22'b0000101100000010100000 
	Parameter h_re bound to: 22'b0000101001100001010100 
	Parameter h_mi_b bound to: 22'b0000100111001111000011 
	Parameter h_mi bound to: 22'b0000100100111111011011 
	Parameter h_fa bound to: 22'b0000100010111110100010 
	Parameter h_so_b bound to: 22'b0000000011000011111000 
	Parameter h_so bound to: 22'b0000011111001000111111 
	Parameter h_la_b bound to: 22'b0000011101011001001001 
	Parameter h_la bound to: 22'b0000011011101111100100 
	Parameter h_si_b bound to: 22'b0000011010001011111010 
	Parameter h_si bound to: 22'b0000011000101101011110 
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000000100 is unreachable [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/fruit_pudding_mem.v:58]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000100110111 is unreachable [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/fruit_pudding_mem.v:58]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000100111000 is unreachable [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/fruit_pudding_mem.v:58]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000100111001 is unreachable [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/fruit_pudding_mem.v:58]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000100111010 is unreachable [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/fruit_pudding_mem.v:58]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000100111011 is unreachable [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/fruit_pudding_mem.v:58]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000100111100 is unreachable [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/fruit_pudding_mem.v:58]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000100111101 is unreachable [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/fruit_pudding_mem.v:58]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000100111110 is unreachable [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/fruit_pudding_mem.v:58]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000100111111 is unreachable [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/fruit_pudding_mem.v:58]
INFO: [Synth 8-6155] done synthesizing module 'fruit_pudding_mem' (28#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/fruit_pudding_mem.v:22]
INFO: [Synth 8-6157] synthesizing module 'angry_bird_mem' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/angry_bird_mem.v:22]
	Parameter MUSIC_ADDR_BITS_N bound to: 10 - type: integer 
	Parameter MUSIC_DATA_BITS_N bound to: 22 - type: integer 
	Parameter none bound to: 22'b0000000000000000001011 
	Parameter m_do bound to: 22'b0001011101010100001011 
	Parameter m_re_b bound to: 22'b0001011000000101001000 
	Parameter m_re bound to: 22'b0001010011001000110001 
	Parameter m_mi_b bound to: 22'b0001001110011110000001 
	Parameter m_mi bound to: 22'b0001001010000100001010 
	Parameter m_fa bound to: 22'b0001000101111010001000 
	Parameter m_so_b bound to: 22'b0001000001111111000000 
	Parameter m_so bound to: 22'b0000111110010001111110 
	Parameter m_la_b bound to: 22'b0000111010110010010101 
	Parameter m_la bound to: 22'b0000110111011111001000 
	Parameter m_si_b bound to: 22'b0000110100010111110110 
	Parameter m_si bound to: 22'b0000110001011010111101 
	Parameter h_do bound to: 22'b0000101110100101110111 
	Parameter h_re_b bound to: 22'b0000101100000010100000 
	Parameter h_re bound to: 22'b0000101001100001010100 
	Parameter h_mi_b bound to: 22'b0000100111001111000011 
	Parameter h_mi bound to: 22'b0000100100111111011011 
	Parameter h_fa bound to: 22'b0000100010111110100010 
	Parameter h_so_b bound to: 22'b0000000011000011111000 
	Parameter h_so bound to: 22'b0000011111001000111111 
	Parameter h_la_b bound to: 22'b0000011101011001001001 
	Parameter h_la bound to: 22'b0000011011101111100100 
	Parameter h_si bound to: 22'b0000011010001011111010 
	Parameter h_h_do bound to: 22'b0000010111010101110010 
	Parameter h_h_re bound to: 22'b0000010100110001110010 
	Parameter h_h_mi bound to: 22'b0000010010100001100001 
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000000100 is unreachable [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/angry_bird_mem.v:61]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000100110111 is unreachable [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/angry_bird_mem.v:61]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000100111000 is unreachable [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/angry_bird_mem.v:61]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000100111001 is unreachable [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/angry_bird_mem.v:61]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000100111010 is unreachable [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/angry_bird_mem.v:61]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000100111011 is unreachable [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/angry_bird_mem.v:61]
INFO: [Synth 8-6155] done synthesizing module 'angry_bird_mem' (29#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/angry_bird_mem.v:22]
WARNING: [Synth 8-7023] instance 'UABM' of module 'angry_bird_mem' has 4 connections declared, but only 3 given [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/song_ctrl.v:102]
INFO: [Synth 8-6157] synthesizing module 'flap_mem' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/flap_mem.v:22]
	Parameter MUSIC_ADDR_BITS_N bound to: 10 - type: integer 
	Parameter MUSIC_DATA_BITS_N bound to: 22 - type: integer 
	Parameter h_do bound to: 22'b0000101110100101110111 
	Parameter h_mi bound to: 22'b0000100100111111011011 
INFO: [Synth 8-6155] done synthesizing module 'flap_mem' (30#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/flap_mem.v:22]
WARNING: [Synth 8-7023] instance 'UFLM' of module 'flap_mem' has 4 connections declared, but only 3 given [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/song_ctrl.v:111]
INFO: [Synth 8-6157] synthesizing module 'bump_mem' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/bump_mem.v:22]
	Parameter MUSIC_ADDR_BITS_N bound to: 10 - type: integer 
	Parameter MUSIC_DATA_BITS_N bound to: 22 - type: integer 
	Parameter l_fa bound to: 22'b0001010101101110101111 
	Parameter l_so bound to: 22'b0111110010001111110000 
	Parameter l_la bound to: 22'b0011011101111100100011 
	Parameter l_la_b bound to: 22'b0011101011001000101001 
INFO: [Synth 8-6155] done synthesizing module 'bump_mem' (31#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/bump_mem.v:22]
WARNING: [Synth 8-7023] instance 'UBPM' of module 'bump_mem' has 4 connections declared, but only 3 given [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/song_ctrl.v:120]
INFO: [Synth 8-6155] done synthesizing module 'song_ctrl' (32#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/song_ctrl.v:24]
INFO: [Synth 8-6157] synthesizing module 'note_gen' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/note_gen.v:21]
INFO: [Synth 8-6155] done synthesizing module 'note_gen' (33#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/note_gen.v:21]
INFO: [Synth 8-6157] synthesizing module 'speaker_control' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/speaker_control.v:1]
INFO: [Synth 8-226] default block is never used [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/speaker_control.v:56]
INFO: [Synth 8-6155] done synthesizing module 'speaker_control' (34#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/speaker_control.v:1]
INFO: [Synth 8-6155] done synthesizing module 'audio_ctrl' (35#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/audio_ctrl.v:24]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/vga_controller.v:6]
	Parameter CNT_BITS_N bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (36#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/vga_controller.v:6]
INFO: [Synth 8-6157] synthesizing module 'dec_disp' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/dec_disp.v:23]
	Parameter NUM_BITS_N bound to: 14 - type: integer 
	Parameter SEGMENT_7_INPUT_BITS_N bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'segment7' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/segment7.v:3]
	Parameter SEGMENT_7_INPUT_BITS_N bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/segment7.v:10]
INFO: [Synth 8-6155] done synthesizing module 'segment7' (37#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/segment7.v:3]
INFO: [Synth 8-6157] synthesizing module 'display_7seg' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/display_7seg.v:3]
INFO: [Synth 8-6157] synthesizing module 'segment7_frequency_divider' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/segment7_frequency_divider.v:1]
	Parameter SEGMENT_7_FREQ_DIV_BITS bound to: 30 - type: integer 
	Parameter SEGMENT_7_FREQ_DIV_COUNT bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'segment7_frequency_divider' (38#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/segment7_frequency_divider.v:1]
WARNING: [Synth 8-567] referenced signal 'd0' should be on the sensitivity list [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/display_7seg.v:26]
WARNING: [Synth 8-567] referenced signal 'd1' should be on the sensitivity list [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/display_7seg.v:26]
WARNING: [Synth 8-567] referenced signal 'd2' should be on the sensitivity list [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/display_7seg.v:26]
WARNING: [Synth 8-567] referenced signal 'd3' should be on the sensitivity list [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/display_7seg.v:26]
INFO: [Synth 8-6155] done synthesizing module 'display_7seg' (39#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/display_7seg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dec_disp' (40#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/dec_disp.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (41#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/top.v:3]
WARNING: [Synth 8-3917] design top has port leds[14] driven by constant 0
WARNING: [Synth 8-3917] design top has port leds[13] driven by constant 0
WARNING: [Synth 8-3917] design top has port leds[12] driven by constant 0
WARNING: [Synth 8-3917] design top has port leds[11] driven by constant 0
WARNING: [Synth 8-3917] design top has port leds[10] driven by constant 0
WARNING: [Synth 8-3917] design top has port leds[9] driven by constant 0
WARNING: [Synth 8-3917] design top has port leds[8] driven by constant 0
WARNING: [Synth 8-3917] design top has port leds[7] driven by constant 0
WARNING: [Synth 8-3917] design top has port leds[6] driven by constant 0
WARNING: [Synth 8-3917] design top has port leds[5] driven by constant 0
WARNING: [Synth 8-3917] design top has port leds[4] driven by constant 0
WARNING: [Synth 8-3917] design top has port leds[3] driven by constant 0
WARNING: [Synth 8-3917] design top has port leds[2] driven by constant 0
WARNING: [Synth 8-3917] design top has port leds[1] driven by constant 0
WARNING: [Synth 8-3331] design bump_mem has unconnected port clk
WARNING: [Synth 8-3331] design bump_mem has unconnected port rst_n
WARNING: [Synth 8-3331] design flap_mem has unconnected port clk
WARNING: [Synth 8-3331] design flap_mem has unconnected port rst_n
WARNING: [Synth 8-3331] design angry_bird_mem has unconnected port clk
WARNING: [Synth 8-3331] design angry_bird_mem has unconnected port rst_n
WARNING: [Synth 8-3331] design fruit_pudding_mem has unconnected port rst_n
WARNING: [Synth 8-3331] design font_mem_addr_gen has unconnected port clk
WARNING: [Synth 8-3331] design font_mem_addr_gen has unconnected port rst
WARNING: [Synth 8-3331] design scence_ctrl has unconnected port is_game_over
WARNING: [Synth 8-3331] design ctrl has unconnected port push_debounced_u
WARNING: [Synth 8-3331] design ctrl has unconnected port bird_pos_h_cnt[9]
WARNING: [Synth 8-3331] design ctrl has unconnected port bird_pos_h_cnt[8]
WARNING: [Synth 8-3331] design ctrl has unconnected port bird_pos_h_cnt[7]
WARNING: [Synth 8-3331] design ctrl has unconnected port bird_pos_h_cnt[6]
WARNING: [Synth 8-3331] design ctrl has unconnected port bird_pos_h_cnt[5]
WARNING: [Synth 8-3331] design ctrl has unconnected port bird_pos_h_cnt[4]
WARNING: [Synth 8-3331] design ctrl has unconnected port bird_pos_h_cnt[3]
WARNING: [Synth 8-3331] design ctrl has unconnected port bird_pos_h_cnt[2]
WARNING: [Synth 8-3331] design ctrl has unconnected port bird_pos_h_cnt[1]
WARNING: [Synth 8-3331] design ctrl has unconnected port bird_pos_h_cnt[0]
WARNING: [Synth 8-3331] design ctrl has unconnected port bg_px_valid
WARNING: [Synth 8-3331] design bird_ctrl has unconnected port enable_move
WARNING: [Synth 8-3331] design top has unconnected port btn_u
WARNING: [Synth 8-3331] design top has unconnected port btn_m
WARNING: [Synth 8-3331] design top has unconnected port btn_d
WARNING: [Synth 8-3331] design top has unconnected port btn_r
WARNING: [Synth 8-3331] design top has unconnected port btn_l
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1023.988 ; gain = 298.168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1023.988 ; gain = 298.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1023.988 ; gain = 298.168
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1023.988 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font/blk_mem_gen_font_in_context.xdc] for cell 'UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst'
Finished Parsing XDC File [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font/blk_mem_gen_font_in_context.xdc] for cell 'UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst'
Parsing XDC File [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_pipe/blk_mem_gen_pipe/blk_mem_gen_pipe_in_context.xdc] for cell 'UGAME/UPIPE/blk_mem_gen_pipe_inst'
Finished Parsing XDC File [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_pipe/blk_mem_gen_pipe/blk_mem_gen_pipe_in_context.xdc] for cell 'UGAME/UPIPE/blk_mem_gen_pipe_inst'
Parsing XDC File [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_bird/blk_mem_gen_bird/blk_mem_gen_bird_in_context.xdc] for cell 'UGAME/UBIRD/blk_mem_gen_bird_inst'
Finished Parsing XDC File [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_bird/blk_mem_gen_bird/blk_mem_gen_bird_in_context.xdc] for cell 'UGAME/UBIRD/blk_mem_gen_bird_inst'
Parsing XDC File [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_bg_big/blk_mem_gen_bg_big/blk_mem_gen_bg_big_in_context.xdc] for cell 'UGAME/UBG/blk_mem_gen_bg_inst'
Finished Parsing XDC File [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_bg_big/blk_mem_gen_bg_big/blk_mem_gen_bg_big_in_context.xdc] for cell 'UGAME/UBG/blk_mem_gen_bg_inst'
Parsing XDC File [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc] for cell 'U0/inst'
Finished Parsing XDC File [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc] for cell 'U0/inst'
Parsing XDC File [D:/data/logic_design_lab/final_project/final/final.srcs/constrs_1/new/Basys3_Master.xdc]
Finished Parsing XDC File [D:/data/logic_design_lab/final_project/final/final.srcs/constrs_1/new/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/data/logic_design_lab/final_project/final/final.srcs/constrs_1/new/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/data/logic_design_lab/final_project/final/final.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/data/logic_design_lab/final_project/final/final.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1154.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1154.254 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'UGAME/UBG/blk_mem_gen_bg_inst' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'UGAME/UBIRD/blk_mem_gen_bird_inst' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'UGAME/UPIPE/blk_mem_gen_pipe_inst' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1162.938 ; gain = 437.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1162.938 ; gain = 437.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for PS2_CLK. (constraint file  d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PS2_CLK. (constraint file  d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for PS2_DATA. (constraint file  d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PS2_DATA. (constraint file  d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UGAME/UPIPE/blk_mem_gen_pipe_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UGAME/UBIRD/blk_mem_gen_bird_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UGAME/UBG/blk_mem_gen_bg_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1162.938 ; gain = 437.117
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'KeyboardDecoder'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/pipe_mem_addr_gen.v:203]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/pipe_mem_addr_gen.v:187]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/pipe_mem_addr_gen.v:171]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/pipe_mem_addr_gen.v:155]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/pipe_mem_addr_gen.v:135]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/pipe_mem_addr_gen.v:186]
INFO: [Synth 8-4471] merging register 'is_game_over_reg' into 'is_dead_reg' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/ctrl.v:71]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ctrl'
INFO: [Synth 8-5546] ROM "data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cnt_limit" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                               00 |                               00
         WAIT_FOR_SIGNAL |                               01 |                               01
         GET_SIGNAL_DOWN |                               10 |                               10
            WAIT_RELEASE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'KeyboardDecoder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                              000
                 iSTATE1 |                              010 |                              010
                  iSTATE |                              100 |                              001
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ctrl'
WARNING: [Synth 8-327] inferring latch for variable 'font_reg' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/dec2font.v:34]
WARNING: [Synth 8-327] inferring latch for variable 'pos_h_cnt_reg' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/scence_ctrl.v:74]
WARNING: [Synth 8-327] inferring latch for variable 'pos_v_cnt_reg' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/scence_ctrl.v:75]
WARNING: [Synth 8-327] inferring latch for variable 'alphabets_1d_reg' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/scence_ctrl.v:73]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1162.938 ; gain = 437.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 5     
	   2 Input     23 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 8     
	   4 Input     17 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     15 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 5     
	   3 Input     11 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 10    
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               22 Bit    Registers := 2     
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 24    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     88 Bit        Muxes := 3     
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   4 Input     21 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     17 Bit        Muxes := 17    
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 12    
	   3 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   4 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 23    
	   4 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module onepulse 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OnePulseKB 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module KeyboardDecoder 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 7     
Module bg_mem_addr_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module pipe_mem_addr_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 4     
	   4 Input     17 Bit       Adders := 5     
	   3 Input     15 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 6     
+---Registers : 
	               17 Bit    Registers := 2     
	               10 Bit    Registers := 13    
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 13    
	   2 Input     10 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 5     
Module bird_mem_addr_gen 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module bird_pos_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module dec2font 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      1 Bit        Muxes := 1     
Module score2font 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
Module font_mem_addr_gen 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
Module text_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
Module scence_ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     88 Bit        Muxes := 3     
	   3 Input     10 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fre_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module up_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module fruit_pudding_mem 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module angry_bird_mem 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module flap_mem 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module bump_mem 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   4 Input     21 Bit        Muxes := 1     
Module song_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---Muxes : 
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
Module note_gen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module speaker_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                9 Bit    Registers := 1     
Module vga_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module segment7_frequency_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module display_7seg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
Module dec_disp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP UBIRDCTRL/pos_v_cnt_next2, operation Mode is: A*B.
DSP Report: operator UBIRDCTRL/pos_v_cnt_next2 is absorbed into DSP UBIRDCTRL/pos_v_cnt_next2.
INFO: [Synth 8-4471] merging register 'UACTRL/U1/audio_left_reg[15:0]' into 'UACTRL/U1/audio_right_reg[15:0]' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/speaker_control.v:46]
WARNING: [Synth 8-3917] design top has port leds[14] driven by constant 0
WARNING: [Synth 8-3917] design top has port leds[13] driven by constant 0
WARNING: [Synth 8-3917] design top has port leds[12] driven by constant 0
WARNING: [Synth 8-3917] design top has port leds[11] driven by constant 0
WARNING: [Synth 8-3917] design top has port leds[10] driven by constant 0
WARNING: [Synth 8-3917] design top has port leds[9] driven by constant 0
WARNING: [Synth 8-3917] design top has port leds[8] driven by constant 0
WARNING: [Synth 8-3917] design top has port leds[7] driven by constant 0
WARNING: [Synth 8-3917] design top has port leds[6] driven by constant 0
WARNING: [Synth 8-3917] design top has port leds[5] driven by constant 0
WARNING: [Synth 8-3917] design top has port leds[4] driven by constant 0
WARNING: [Synth 8-3917] design top has port leds[3] driven by constant 0
WARNING: [Synth 8-3917] design top has port leds[2] driven by constant 0
WARNING: [Synth 8-3917] design top has port leds[1] driven by constant 0
WARNING: [Synth 8-3917] design top has port sck driven by constant 1
WARNING: [Synth 8-3331] design scence_ctrl has unconnected port rst
WARNING: [Synth 8-3331] design scence_ctrl has unconnected port is_game_over
WARNING: [Synth 8-3331] design scence_ctrl has unconnected port h_cnt[0]
WARNING: [Synth 8-3331] design scence_ctrl has unconnected port v_cnt[0]
WARNING: [Synth 8-3331] design ctrl has unconnected port push_debounced_u
WARNING: [Synth 8-3331] design ctrl has unconnected port bird_pos_h_cnt[9]
WARNING: [Synth 8-3331] design ctrl has unconnected port bird_pos_h_cnt[8]
WARNING: [Synth 8-3331] design ctrl has unconnected port bird_pos_h_cnt[7]
WARNING: [Synth 8-3331] design ctrl has unconnected port bird_pos_h_cnt[6]
WARNING: [Synth 8-3331] design ctrl has unconnected port bird_pos_h_cnt[5]
WARNING: [Synth 8-3331] design ctrl has unconnected port bird_pos_h_cnt[4]
WARNING: [Synth 8-3331] design ctrl has unconnected port bird_pos_h_cnt[3]
WARNING: [Synth 8-3331] design ctrl has unconnected port bird_pos_h_cnt[2]
WARNING: [Synth 8-3331] design ctrl has unconnected port bird_pos_h_cnt[1]
WARNING: [Synth 8-3331] design ctrl has unconnected port bird_pos_h_cnt[0]
WARNING: [Synth 8-3331] design ctrl has unconnected port bg_px_valid
WARNING: [Synth 8-3331] design bird_ctrl has unconnected port enable_move
WARNING: [Synth 8-3331] design bird_ctrl has unconnected port h_cnt[0]
WARNING: [Synth 8-3331] design bird_ctrl has unconnected port v_cnt[0]
WARNING: [Synth 8-3331] design pipe_mem_addr_gen has unconnected port h_cnt[0]
WARNING: [Synth 8-3331] design pipe_mem_addr_gen has unconnected port v_cnt[0]
WARNING: [Synth 8-3331] design bg_ctrl has unconnected port h_cnt[0]
WARNING: [Synth 8-3331] design bg_ctrl has unconnected port v_cnt[0]
WARNING: [Synth 8-3331] design top has unconnected port btn_u
WARNING: [Synth 8-3331] design top has unconnected port btn_m
WARNING: [Synth 8-3331] design top has unconnected port btn_d
WARNING: [Synth 8-3331] design top has unconnected port btn_r
WARNING: [Synth 8-3331] design top has unconnected port btn_l
INFO: [Synth 8-3886] merging instance 'UACTRL/SCTRL/cnt_limit_reg[0]' (FDR) to 'UACTRL/SCTRL/cnt_limit_reg[5]'
INFO: [Synth 8-3886] merging instance 'UACTRL/SCTRL/cnt_limit_reg[4]' (FDR) to 'UACTRL/SCTRL/cnt_limit_reg[6]'
INFO: [Synth 8-3886] merging instance 'UACTRL/SCTRL/cnt_limit_reg[5]' (FDR) to 'UACTRL/SCTRL/cnt_limit_reg[7]'
INFO: [Synth 8-3886] merging instance 'UACTRL/SCTRL/cnt_limit_reg[6]' (FDR) to 'UACTRL/SCTRL/cnt_limit_reg[8]'
INFO: [Synth 8-3886] merging instance 'UACTRL/SCTRL/cnt_limit_reg[7]' (FDR) to 'UACTRL/SCTRL/cnt_limit_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\UACTRL/SCTRL/cnt_limit_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\song_id_reg[3] )
INFO: [Synth 8-3886] merging instance 'dec2font:/font_reg[5]' (LD) to 'dec2font:/font_reg[7]'
INFO: [Synth 8-3886] merging instance 'dec2font:/font_reg[6]' (LD) to 'dec2font:/font_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dec2font:/\font_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\UACTRL/SCTRL/data_reg[21] )
INFO: [Synth 8-3886] merging instance 'UGAME/UBIRD/UMEMGEN/phase_reg[16]' (FDRE) to 'UGAME/UBIRD/UMEMGEN/phase_reg[0]'
INFO: [Synth 8-3886] merging instance 'UGAME/UBIRD/UMEMGEN/phase_reg[16]__0' (FDRE) to 'UGAME/UBIRD/UMEMGEN/phase_reg[0]'
INFO: [Synth 8-3886] merging instance 'UGAME/UBIRD/UMEMGEN/phase_reg[15]__0' (FDRE) to 'UGAME/UBIRD/UMEMGEN/phase_reg[0]'
INFO: [Synth 8-3886] merging instance 'UGAME/UBIRD/UMEMGEN/phase_reg[14]__0' (FDRE) to 'UGAME/UBIRD/UMEMGEN/phase_reg[0]'
INFO: [Synth 8-3886] merging instance 'UGAME/UBIRD/UMEMGEN/phase_reg[13]__0' (FDRE) to 'UGAME/UBIRD/UMEMGEN/phase_reg[0]'
INFO: [Synth 8-3886] merging instance 'UGAME/UBIRD/UMEMGEN/phase_reg[12]__0' (FDRE) to 'UGAME/UBIRD/UMEMGEN/phase_reg[0]'
INFO: [Synth 8-3886] merging instance 'UGAME/UBIRD/UMEMGEN/phase_reg[11]__0' (FDRE) to 'UGAME/UBIRD/UMEMGEN/phase_reg[0]'
INFO: [Synth 8-3886] merging instance 'UGAME/UBIRD/UMEMGEN/phase_reg[10]__0' (FDRE) to 'UGAME/UBIRD/UMEMGEN/phase_reg[0]'
INFO: [Synth 8-3886] merging instance 'UGAME/UBIRD/UMEMGEN/phase_reg[9]__0' (FDRE) to 'UGAME/UBIRD/UMEMGEN/phase_reg[0]'
INFO: [Synth 8-3886] merging instance 'UGAME/UBIRD/UMEMGEN/phase_reg[15]' (FDRE) to 'UGAME/UBIRD/UMEMGEN/phase_reg[0]'
INFO: [Synth 8-3886] merging instance 'UGAME/UBIRD/UMEMGEN/phase_reg[14]' (FDRE) to 'UGAME/UBIRD/UMEMGEN/phase_reg[0]'
INFO: [Synth 8-3886] merging instance 'UGAME/UBIRD/UMEMGEN/phase_reg[13]' (FDRE) to 'UGAME/UBIRD/UMEMGEN/phase_reg[0]'
INFO: [Synth 8-3886] merging instance 'UGAME/UBIRD/UMEMGEN/phase_reg[12]' (FDRE) to 'UGAME/UBIRD/UMEMGEN/phase_reg[0]'
INFO: [Synth 8-3886] merging instance 'UGAME/UBIRD/UMEMGEN/phase_reg[11]' (FDRE) to 'UGAME/UBIRD/UMEMGEN/phase_reg[0]'
INFO: [Synth 8-3886] merging instance 'UGAME/UBIRD/UMEMGEN/phase_reg[10]' (FDRE) to 'UGAME/UBIRD/UMEMGEN/phase_reg[0]'
INFO: [Synth 8-3886] merging instance 'UGAME/UBIRD/UMEMGEN/phase_reg[9]' (FDRE) to 'UGAME/UBIRD/UMEMGEN/phase_reg[0]'
INFO: [Synth 8-3886] merging instance 'UGAME/UBIRD/UMEMGEN/phase_reg[8]' (FDRE) to 'UGAME/UBIRD/UMEMGEN/phase_reg[0]'
INFO: [Synth 8-3886] merging instance 'UGAME/UBIRD/UMEMGEN/phase_reg[7]' (FDRE) to 'UGAME/UBIRD/UMEMGEN/phase_reg[0]'
INFO: [Synth 8-3886] merging instance 'UGAME/UBIRD/UMEMGEN/phase_reg[6]' (FDRE) to 'UGAME/UBIRD/UMEMGEN/phase_reg[0]'
INFO: [Synth 8-3886] merging instance 'UGAME/UBIRD/UMEMGEN/phase_reg[5]' (FDRE) to 'UGAME/UBIRD/UMEMGEN/phase_reg[0]'
INFO: [Synth 8-3886] merging instance 'UGAME/UBIRD/UMEMGEN/phase_reg[0]' (FDRE) to 'UGAME/UBIRD/UMEMGEN/phase_reg[8]__0'
INFO: [Synth 8-3886] merging instance 'UGAME/UBIRD/UMEMGEN/phase_reg[3]' (FDRE) to 'UGAME/UBIRD/UMEMGEN/phase_reg[1]'
INFO: [Synth 8-3886] merging instance 'UGAME/UBIRD/UMEMGEN/phase_reg[2]' (FDRE) to 'UGAME/UBIRD/UMEMGEN/phase_reg[4]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[32]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[87]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[40]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[82]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[48]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[57]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[56]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[33]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[64]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[83]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[72]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[80]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[80]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[41]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[33]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[34]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[41]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[66]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[49]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[87]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[57]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[65]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[65]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[73]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[73]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[50]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[81]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[83]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[34]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[42]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[42]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[58]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[50]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[52]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[58]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[35]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[66]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[75]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[74]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[67]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[82]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[84]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[35]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[60]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[43]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[87]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[51]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[44]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[59]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[83]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[67]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[68]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[75]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[76]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[36]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[87]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[44]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[61]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[52]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[85]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[60]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[37]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[68]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[53]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[76]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[69]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[84]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[45]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[53]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[77]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[38]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[87]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[46]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[87]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[54]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[87]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[62]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[87]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[70]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[87]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[78]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[87]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[86]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[87]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[39]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[87]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[47]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[87]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[55]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[87]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[63]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[87]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[71]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[87]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/alphabets_1d_reg[79]' (LD) to 'UGAME/USCENCE/alphabets_1d_reg[87]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UGAME/USCENCE/\alphabets_1d_reg[87] )
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/pos_h_cnt_reg[0]' (LDC) to 'UGAME/USCENCE/pos_h_cnt_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UGAME/UBG/\UMEMGEN/position_reg[9] )
INFO: [Synth 8-3886] merging instance 'UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[13]' (FDR) to 'UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[12]'
INFO: [Synth 8-3886] merging instance 'UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[14]' (FDR) to 'UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[12]'
INFO: [Synth 8-3886] merging instance 'UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[15]' (FDR) to 'UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[12]'
INFO: [Synth 8-3886] merging instance 'UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[16]' (FDR) to 'UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[12]'
INFO: [Synth 8-3886] merging instance 'UGAME/UBIRD/UMEMGEN/phase_reg[0]__0' (FDRE) to 'UGAME/UBIRD/UMEMGEN/phase_reg[8]__0'
INFO: [Synth 8-3886] merging instance 'UGAME/UBIRD/UMEMGEN/phase_reg[1]__0' (FDRE) to 'UGAME/UBIRD/UMEMGEN/phase_reg[3]__0'
INFO: [Synth 8-3886] merging instance 'UGAME/UBIRD/UMEMGEN/phase_reg[2]__0' (FDRE) to 'UGAME/UBIRD/UMEMGEN/phase_reg[4]__0'
INFO: [Synth 8-3886] merging instance 'UGAME/UBIRD/UMEMGEN/phase_reg[5]__0' (FDRE) to 'UGAME/UBIRD/UMEMGEN/phase_reg[8]__0'
INFO: [Synth 8-3886] merging instance 'UGAME/UBIRD/UMEMGEN/phase_reg[6]__0' (FDRE) to 'UGAME/UBIRD/UMEMGEN/phase_reg[8]__0'
INFO: [Synth 8-3886] merging instance 'UGAME/UBIRD/UMEMGEN/phase_reg[7]__0' (FDRE) to 'UGAME/UBIRD/UMEMGEN/phase_reg[8]__0'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UGAME/UBIRD/\UMEMGEN/phase_reg[8]__0 )
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/pos_v_cnt_reg[1]' (LDC) to 'UGAME/USCENCE/pos_v_cnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/pos_h_cnt_reg[1]' (LDC) to 'UGAME/USCENCE/pos_h_cnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/pos_h_cnt_reg[2]' (LDC) to 'UGAME/USCENCE/pos_h_cnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/pos_h_cnt_reg[4]' (LDP) to 'UGAME/USCENCE/pos_h_cnt_reg[6]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/pos_h_cnt_reg[5]' (LDP) to 'UGAME/USCENCE/pos_h_cnt_reg[6]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/pos_h_cnt_reg[7]' (LDC) to 'UGAME/USCENCE/pos_h_cnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/pos_h_cnt_reg[8]' (LDC) to 'UGAME/USCENCE/pos_h_cnt_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UGAME/USCENCE/\pos_h_cnt_reg[9] )
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/pos_v_cnt_reg[3]' (LDCP) to 'UGAME/USCENCE/pos_v_cnt_reg[4]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/pos_v_cnt_reg[5]' (LDCP) to 'UGAME/USCENCE/pos_v_cnt_reg[6]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/pos_v_cnt_reg[7]' (LDC) to 'UGAME/USCENCE/pos_v_cnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'UGAME/USCENCE/pos_v_cnt_reg[8]' (LDC) to 'UGAME/USCENCE/pos_v_cnt_reg[9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UGAME/USCENCE/\pos_v_cnt_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (UGAME/UBIRD/\UBIRDCTRL/pos_h_cnt_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UGAME/UBIRD/\UBIRDCTRL/pos_h_cnt_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UGAME/USCENCE/\alphabets_1d_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UGAME/USCENCE/\UTEXT/text_h_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UGAME/USCENCE/\UTEXT/alphabet_reg[7] )
WARNING: [Synth 8-3332] Sequential element (font_reg[7]) is unused and will be removed from module dec2font.
WARNING: [Synth 8-3332] Sequential element (pos_h_cnt_reg[9]) is unused and will be removed from module scence_ctrl.
WARNING: [Synth 8-3332] Sequential element (pos_v_cnt_reg[9]) is unused and will be removed from module scence_ctrl.
WARNING: [Synth 8-3332] Sequential element (alphabets_1d_reg[31]) is unused and will be removed from module scence_ctrl.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UGAME/USCENCE/\UTEXT/text_h_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UGAME/\UPIPE/UMEMGEN /i_2/\pos_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1162.938 ; gain = 437.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+------------------------+---------------+----------------+
|Module Name       | RTL Object             | Depth x Width | Implemented As | 
+------------------+------------------------+---------------+----------------+
|fruit_pudding_mem | data                   | 512x16        | LUT            | 
|angry_bird_mem    | data                   | 512x18        | LUT            | 
|top               | UACTRL/SCTRL/UABM/data | 512x18        | LUT            | 
|top               | UACTRL/SCTRL/UFPM/data | 512x16        | LUT            | 
+------------------+------------------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|bird_pos_ctrl | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/bird_pos_ctrl.v:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/bird_pos_ctrl.v:72]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 1180.355 ; gain = 454.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 1204.105 ; gain = 478.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/bird_pos_ctrl.v:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/bird_pos_ctrl.v:72]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 1254.062 ; gain = 528.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:11 ; elapsed = 00:01:13 . Memory (MB): peak = 1258.652 ; gain = 532.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:11 ; elapsed = 00:01:13 . Memory (MB): peak = 1258.652 ; gain = 532.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:11 ; elapsed = 00:01:13 . Memory (MB): peak = 1258.652 ; gain = 532.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:11 ; elapsed = 00:01:14 . Memory (MB): peak = 1258.652 ; gain = 532.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 1258.652 ; gain = 532.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 1258.652 ; gain = 532.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |KeyboardCtrl_0     |         1|
|2     |blk_mem_gen_bg_big |         1|
|3     |blk_mem_gen_bird   |         1|
|4     |blk_mem_gen_pipe   |         1|
|5     |blk_mem_gen_font   |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |KeyboardCtrl_0     |     1|
|2     |blk_mem_gen_bg_big |     1|
|3     |blk_mem_gen_bird   |     1|
|4     |blk_mem_gen_font   |     1|
|5     |blk_mem_gen_pipe   |     1|
|6     |BUFG               |     3|
|7     |CARRY4             |   497|
|8     |DSP48E1            |     1|
|9     |LUT1               |   141|
|10    |LUT2               |   690|
|11    |LUT3               |   564|
|12    |LUT4               |   705|
|13    |LUT5               |   393|
|14    |LUT6               |   664|
|15    |MUXF7              |    33|
|16    |MUXF8              |     1|
|17    |FDCE               |   222|
|18    |FDPE               |    50|
|19    |FDRE               |   144|
|20    |LD                 |    47|
|21    |LDCP               |     4|
|22    |LDP                |     1|
|23    |IBUF               |     2|
|24    |OBUF               |    46|
+------+-------------------+------+

Report Instance Areas: 
+------+------------------+---------------------------+------+
|      |Instance          |Module                     |Cells |
+------+------------------+---------------------------+------+
|1     |top               |                           |  4268|
|2     |  U0              |KeyboardDecoder            |    55|
|3     |    op            |OnePulseKB                 |     5|
|4     |  UACTRL          |audio_ctrl                 |   472|
|5     |    SCTRL         |song_ctrl                  |   354|
|6     |      UABM        |angry_bird_mem             |   111|
|7     |      UCNT        |up_counter                 |   102|
|8     |      UFPM        |fruit_pudding_mem          |   112|
|9     |    U0            |note_gen                   |    64|
|10    |    U1            |speaker_control            |    24|
|11    |    UFQ           |fre_div                    |    30|
|12    |  UDISP           |dec_disp                   |   213|
|13    |    UDisp         |display_7seg               |   199|
|14    |      U0          |segment7_frequency_divider |    44|
|15    |    USEG_A        |segment7                   |     7|
|16    |    USEG_B        |segment7_5                 |     7|
|17    |  UGAME           |game                       |  2200|
|18    |    UBG           |bg_ctrl                    |   125|
|19    |      UMEMGEN     |bg_mem_addr_gen            |   113|
|20    |    UBIRD         |bird_ctrl                  |   213|
|21    |      UBIRDCTRL   |bird_pos_ctrl              |   112|
|22    |      UMEMGEN     |bird_mem_addr_gen          |    87|
|23    |    UCTRL         |ctrl                       |   900|
|24    |    UPIPE         |pipe_ctrl                  |   417|
|25    |      UMEMGEN     |pipe_mem_addr_gen          |   402|
|26    |    USCENCE       |scence_ctrl                |   545|
|27    |      USCORE      |score2font                 |   406|
|28    |        U0        |dec2font                   |     5|
|29    |        U1        |dec2font_2                 |   112|
|30    |        U2        |dec2font_3                 |   284|
|31    |        U3        |dec2font_4                 |     5|
|32    |      UTEXT       |text_ctrl                  |   106|
|33    |        UTEXT     |font_ctrl                  |    47|
|34    |          UMEMGEN |font_mem_addr_gen          |    11|
|35    |  UOPD            |onepulse                   |    89|
|36    |    U0            |debounce_1                 |    47|
|37    |  UOPU            |onepulse_0                 |     6|
|38    |    U0            |debounce                   |     6|
|39    |  clk_wiz_0_inst  |clock_divisor              |    29|
|40    |  vga_inst        |vga_controller             |   565|
+------+------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 1258.652 ; gain = 532.832
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 51 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:02 ; elapsed = 00:01:10 . Memory (MB): peak = 1258.652 ; gain = 393.883
Synthesis Optimization Complete : Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 1258.652 ; gain = 532.832
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.124 . Memory (MB): peak = 1264.297 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 584 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 5 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1264.297 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 52 instances were transformed.
  LD => LDCE: 47 instances
  LDCP => LDCP (inverted pins: G) (GND, LDCE, LUT3(x2), VCC): 4 instances
  LDP => LDPE (inverted pins: G): 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
237 Infos, 131 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:22 . Memory (MB): peak = 1264.297 ; gain = 808.449
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1264.297 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/data/logic_design_lab/final_project/final/final.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun  9 14:22:53 2022...
