{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 27 16:56:39 2011 " "Info: Processing started: Sun Nov 27 16:56:39 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LCD1602 -c LCD1602 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LCD1602 -c LCD1602" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "LCD1602.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD1602.bdf" { { 88 16 184 104 "clk" "" } } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "24 " "Warning: Found 24 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "LCD_Driver:inst\|clkcnt\[15\] " "Info: Detected ripple clock \"LCD_Driver:inst\|clkcnt\[15\]\" as buffer" {  } { { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 94 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_Driver:inst\|clkcnt\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "LCD_Driver:inst\|clkcnt\[12\] " "Info: Detected ripple clock \"LCD_Driver:inst\|clkcnt\[12\]\" as buffer" {  } { { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 94 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_Driver:inst\|clkcnt\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "LCD_Driver:inst\|clkcnt\[14\] " "Info: Detected ripple clock \"LCD_Driver:inst\|clkcnt\[14\]\" as buffer" {  } { { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 94 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_Driver:inst\|clkcnt\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "LCD_Driver:inst\|clkcnt\[13\] " "Info: Detected ripple clock \"LCD_Driver:inst\|clkcnt\[13\]\" as buffer" {  } { { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 94 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_Driver:inst\|clkcnt\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "LCD_Driver:inst\|clkcnt\[11\] " "Info: Detected ripple clock \"LCD_Driver:inst\|clkcnt\[11\]\" as buffer" {  } { { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 94 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_Driver:inst\|clkcnt\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "LCD_Driver:inst\|clkcnt\[10\] " "Info: Detected ripple clock \"LCD_Driver:inst\|clkcnt\[10\]\" as buffer" {  } { { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 94 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_Driver:inst\|clkcnt\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "LCD_Driver:inst\|clkcnt\[9\] " "Info: Detected ripple clock \"LCD_Driver:inst\|clkcnt\[9\]\" as buffer" {  } { { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 94 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_Driver:inst\|clkcnt\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "LCD_Driver:inst\|clkcnt\[8\] " "Info: Detected ripple clock \"LCD_Driver:inst\|clkcnt\[8\]\" as buffer" {  } { { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 94 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_Driver:inst\|clkcnt\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "LCD_Driver:inst\|clkcnt\[6\] " "Info: Detected ripple clock \"LCD_Driver:inst\|clkcnt\[6\]\" as buffer" {  } { { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 94 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_Driver:inst\|clkcnt\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "LCD_Driver:inst\|clkcnt\[7\] " "Info: Detected ripple clock \"LCD_Driver:inst\|clkcnt\[7\]\" as buffer" {  } { { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 94 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_Driver:inst\|clkcnt\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "LCD_Driver:inst\|clkcnt\[4\] " "Info: Detected ripple clock \"LCD_Driver:inst\|clkcnt\[4\]\" as buffer" {  } { { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 94 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_Driver:inst\|clkcnt\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "LCD_Driver:inst\|clkcnt\[5\] " "Info: Detected ripple clock \"LCD_Driver:inst\|clkcnt\[5\]\" as buffer" {  } { { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 94 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_Driver:inst\|clkcnt\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "LCD_Driver:inst\|clkcnt\[2\] " "Info: Detected ripple clock \"LCD_Driver:inst\|clkcnt\[2\]\" as buffer" {  } { { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 94 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_Driver:inst\|clkcnt\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "LCD_Driver:inst\|clkcnt\[1\] " "Info: Detected ripple clock \"LCD_Driver:inst\|clkcnt\[1\]\" as buffer" {  } { { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 94 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_Driver:inst\|clkcnt\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "LCD_Driver:inst\|clkcnt\[0\] " "Info: Detected ripple clock \"LCD_Driver:inst\|clkcnt\[0\]\" as buffer" {  } { { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 94 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_Driver:inst\|clkcnt\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "autoreset:inst1\|clkout " "Info: Detected gated clock \"autoreset:inst1\|clkout\" as buffer" {  } { { "autoreset.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/autoreset.v" 26 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "autoreset:inst1\|clkout" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "LCD_Driver:inst\|clkcnt\[3\] " "Info: Detected ripple clock \"LCD_Driver:inst\|clkcnt\[3\]\" as buffer" {  } { { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 94 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_Driver:inst\|clkcnt\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "LCD_Driver:inst\|Equal0~157 " "Info: Detected gated clock \"LCD_Driver:inst\|Equal0~157\" as buffer" {  } { { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 106 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_Driver:inst\|Equal0~157" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "LCD_Driver:inst\|Equal0~155 " "Info: Detected gated clock \"LCD_Driver:inst\|Equal0~155\" as buffer" {  } { { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 106 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_Driver:inst\|Equal0~155" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "LCD_Driver:inst\|Equal0~156 " "Info: Detected gated clock \"LCD_Driver:inst\|Equal0~156\" as buffer" {  } { { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 106 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_Driver:inst\|Equal0~156" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "LCD_Driver:inst\|Equal0~154 " "Info: Detected gated clock \"LCD_Driver:inst\|Equal0~154\" as buffer" {  } { { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 106 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_Driver:inst\|Equal0~154" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "autoreset:inst1\|clk_div " "Info: Detected ripple clock \"autoreset:inst1\|clk_div\" as buffer" {  } { { "autoreset.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/autoreset.v" 32 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "autoreset:inst1\|clk_div" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "LCD_Driver:inst\|clkdiv " "Info: Detected ripple clock \"LCD_Driver:inst\|clkdiv\" as buffer" {  } { { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 109 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_Driver:inst\|clkdiv" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "autoreset:inst1\|rst_tmp " "Info: Detected ripple clock \"autoreset:inst1\|rst_tmp\" as buffer" {  } { { "autoreset.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/autoreset.v" 47 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "autoreset:inst1\|rst_tmp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register LCD_Driver:inst\|state.WAIT register LCD_Driver:inst\|data\[5\]~reg0 55.13 MHz 18.14 ns Internal " "Info: Clock \"clk\" has Internal fmax of 55.13 MHz between source register \"LCD_Driver:inst\|state.WAIT\" and destination register \"LCD_Driver:inst\|data\[5\]~reg0\" (period= 18.14 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.777 ns + Longest register register " "Info: + Longest register to register delay is 6.777 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_Driver:inst\|state.WAIT 1 REG LC_X4_Y2_N0 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y2_N0; Fanout = 3; REG Node = 'LCD_Driver:inst\|state.WAIT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Driver:inst|state.WAIT } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.929 ns) + CELL(0.740 ns) 2.669 ns LCD_Driver:inst\|Selector29~63 2 COMB LC_X4_Y3_N9 9 " "Info: 2: + IC(1.929 ns) + CELL(0.740 ns) = 2.669 ns; Loc. = LC_X4_Y3_N9; Fanout = 9; COMB Node = 'LCD_Driver:inst\|Selector29~63'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { LCD_Driver:inst|state.WAIT LCD_Driver:inst|Selector29~63 } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.865 ns) + CELL(1.243 ns) 6.777 ns LCD_Driver:inst\|data\[5\]~reg0 3 REG LC_X4_Y1_N7 1 " "Info: 3: + IC(2.865 ns) + CELL(1.243 ns) = 6.777 ns; Loc. = LC_X4_Y1_N7; Fanout = 1; REG Node = 'LCD_Driver:inst\|data\[5\]~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.108 ns" { LCD_Driver:inst|Selector29~63 LCD_Driver:inst|data[5]~reg0 } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 227 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.983 ns ( 29.26 % ) " "Info: Total cell delay = 1.983 ns ( 29.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.794 ns ( 70.74 % ) " "Info: Total interconnect delay = 4.794 ns ( 70.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.777 ns" { LCD_Driver:inst|state.WAIT LCD_Driver:inst|Selector29~63 LCD_Driver:inst|data[5]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.777 ns" { LCD_Driver:inst|state.WAIT {} LCD_Driver:inst|Selector29~63 {} LCD_Driver:inst|data[5]~reg0 {} } { 0.000ns 1.929ns 2.865ns } { 0.000ns 0.740ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-10.654 ns - Smallest " "Info: - Smallest clock skew is -10.654 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 18.412 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 18.412 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 27 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD1602.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD1602.bdf" { { 88 16 184 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.010 ns) + CELL(0.200 ns) 4.342 ns autoreset:inst1\|clkout 2 COMB LC_X2_Y3_N8 16 " "Info: 2: + IC(3.010 ns) + CELL(0.200 ns) = 4.342 ns; Loc. = LC_X2_Y3_N8; Fanout = 16; COMB Node = 'autoreset:inst1\|clkout'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.210 ns" { clk autoreset:inst1|clkout } "NODE_NAME" } } { "autoreset.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/autoreset.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.563 ns) + CELL(1.294 ns) 8.199 ns LCD_Driver:inst\|clkcnt\[6\] 3 REG LC_X5_Y1_N8 4 " "Info: 3: + IC(2.563 ns) + CELL(1.294 ns) = 8.199 ns; Loc. = LC_X5_Y1_N8; Fanout = 4; REG Node = 'LCD_Driver:inst\|clkcnt\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.857 ns" { autoreset:inst1|clkout LCD_Driver:inst|clkcnt[6] } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.939 ns) + CELL(0.200 ns) 9.338 ns LCD_Driver:inst\|Equal0~155 4 COMB LC_X5_Y1_N1 1 " "Info: 4: + IC(0.939 ns) + CELL(0.200 ns) = 9.338 ns; Loc. = LC_X5_Y1_N1; Fanout = 1; COMB Node = 'LCD_Driver:inst\|Equal0~155'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.139 ns" { LCD_Driver:inst|clkcnt[6] LCD_Driver:inst|Equal0~155 } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.166 ns) + CELL(0.511 ns) 11.015 ns LCD_Driver:inst\|Equal0 5 COMB LC_X6_Y1_N9 3 " "Info: 5: + IC(1.166 ns) + CELL(0.511 ns) = 11.015 ns; Loc. = LC_X6_Y1_N9; Fanout = 3; COMB Node = 'LCD_Driver:inst\|Equal0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.677 ns" { LCD_Driver:inst|Equal0~155 LCD_Driver:inst|Equal0 } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.439 ns) + CELL(1.294 ns) 14.748 ns LCD_Driver:inst\|clkdiv 6 REG LC_X2_Y3_N4 27 " "Info: 6: + IC(2.439 ns) + CELL(1.294 ns) = 14.748 ns; Loc. = LC_X2_Y3_N4; Fanout = 27; REG Node = 'LCD_Driver:inst\|clkdiv'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.733 ns" { LCD_Driver:inst|Equal0 LCD_Driver:inst|clkdiv } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.746 ns) + CELL(0.918 ns) 18.412 ns LCD_Driver:inst\|data\[5\]~reg0 7 REG LC_X4_Y1_N7 1 " "Info: 7: + IC(2.746 ns) + CELL(0.918 ns) = 18.412 ns; Loc. = LC_X4_Y1_N7; Fanout = 1; REG Node = 'LCD_Driver:inst\|data\[5\]~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.664 ns" { LCD_Driver:inst|clkdiv LCD_Driver:inst|data[5]~reg0 } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 227 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.549 ns ( 30.14 % ) " "Info: Total cell delay = 5.549 ns ( 30.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.863 ns ( 69.86 % ) " "Info: Total interconnect delay = 12.863 ns ( 69.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "18.412 ns" { clk autoreset:inst1|clkout LCD_Driver:inst|clkcnt[6] LCD_Driver:inst|Equal0~155 LCD_Driver:inst|Equal0 LCD_Driver:inst|clkdiv LCD_Driver:inst|data[5]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "18.412 ns" { clk {} clk~combout {} autoreset:inst1|clkout {} LCD_Driver:inst|clkcnt[6] {} LCD_Driver:inst|Equal0~155 {} LCD_Driver:inst|Equal0 {} LCD_Driver:inst|clkdiv {} LCD_Driver:inst|data[5]~reg0 {} } { 0.000ns 0.000ns 3.010ns 2.563ns 0.939ns 1.166ns 2.439ns 2.746ns } { 0.000ns 1.132ns 0.200ns 1.294ns 0.200ns 0.511ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 29.066 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 29.066 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 27 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD1602.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD1602.bdf" { { 88 16 184 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.438 ns) + CELL(1.294 ns) 6.864 ns autoreset:inst1\|clk_div 2 REG LC_X5_Y3_N9 10 " "Info: 2: + IC(4.438 ns) + CELL(1.294 ns) = 6.864 ns; Loc. = LC_X5_Y3_N9; Fanout = 10; REG Node = 'autoreset:inst1\|clk_div'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.732 ns" { clk autoreset:inst1|clk_div } "NODE_NAME" } } { "autoreset.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/autoreset.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.290 ns) + CELL(1.294 ns) 11.448 ns autoreset:inst1\|rst_tmp 3 REG LC_X2_Y3_N6 5 " "Info: 3: + IC(3.290 ns) + CELL(1.294 ns) = 11.448 ns; Loc. = LC_X2_Y3_N6; Fanout = 5; REG Node = 'autoreset:inst1\|rst_tmp'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.584 ns" { autoreset:inst1|clk_div autoreset:inst1|rst_tmp } "NODE_NAME" } } { "autoreset.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/autoreset.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.511 ns) 12.966 ns autoreset:inst1\|clkout 4 COMB LC_X2_Y3_N8 16 " "Info: 4: + IC(1.007 ns) + CELL(0.511 ns) = 12.966 ns; Loc. = LC_X2_Y3_N8; Fanout = 16; COMB Node = 'autoreset:inst1\|clkout'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.518 ns" { autoreset:inst1|rst_tmp autoreset:inst1|clkout } "NODE_NAME" } } { "autoreset.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/autoreset.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.563 ns) + CELL(1.294 ns) 16.823 ns LCD_Driver:inst\|clkcnt\[12\] 5 REG LC_X6_Y1_N4 3 " "Info: 5: + IC(2.563 ns) + CELL(1.294 ns) = 16.823 ns; Loc. = LC_X6_Y1_N4; Fanout = 3; REG Node = 'LCD_Driver:inst\|clkcnt\[12\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.857 ns" { autoreset:inst1|clkout LCD_Driver:inst|clkcnt[12] } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.470 ns) + CELL(0.511 ns) 19.804 ns LCD_Driver:inst\|Equal0~157 6 COMB LC_X6_Y2_N3 1 " "Info: 6: + IC(2.470 ns) + CELL(0.511 ns) = 19.804 ns; Loc. = LC_X6_Y2_N3; Fanout = 1; COMB Node = 'LCD_Driver:inst\|Equal0~157'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.981 ns" { LCD_Driver:inst|clkcnt[12] LCD_Driver:inst|Equal0~157 } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.665 ns) + CELL(0.200 ns) 21.669 ns LCD_Driver:inst\|Equal0 7 COMB LC_X6_Y1_N9 3 " "Info: 7: + IC(1.665 ns) + CELL(0.200 ns) = 21.669 ns; Loc. = LC_X6_Y1_N9; Fanout = 3; COMB Node = 'LCD_Driver:inst\|Equal0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.865 ns" { LCD_Driver:inst|Equal0~157 LCD_Driver:inst|Equal0 } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.439 ns) + CELL(1.294 ns) 25.402 ns LCD_Driver:inst\|clkdiv 8 REG LC_X2_Y3_N4 27 " "Info: 8: + IC(2.439 ns) + CELL(1.294 ns) = 25.402 ns; Loc. = LC_X2_Y3_N4; Fanout = 27; REG Node = 'LCD_Driver:inst\|clkdiv'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.733 ns" { LCD_Driver:inst|Equal0 LCD_Driver:inst|clkdiv } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.746 ns) + CELL(0.918 ns) 29.066 ns LCD_Driver:inst\|state.WAIT 9 REG LC_X4_Y2_N0 3 " "Info: 9: + IC(2.746 ns) + CELL(0.918 ns) = 29.066 ns; Loc. = LC_X4_Y2_N0; Fanout = 3; REG Node = 'LCD_Driver:inst\|state.WAIT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.664 ns" { LCD_Driver:inst|clkdiv LCD_Driver:inst|state.WAIT } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.448 ns ( 29.06 % ) " "Info: Total cell delay = 8.448 ns ( 29.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "20.618 ns ( 70.94 % ) " "Info: Total interconnect delay = 20.618 ns ( 70.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "29.066 ns" { clk autoreset:inst1|clk_div autoreset:inst1|rst_tmp autoreset:inst1|clkout LCD_Driver:inst|clkcnt[12] LCD_Driver:inst|Equal0~157 LCD_Driver:inst|Equal0 LCD_Driver:inst|clkdiv LCD_Driver:inst|state.WAIT } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "29.066 ns" { clk {} clk~combout {} autoreset:inst1|clk_div {} autoreset:inst1|rst_tmp {} autoreset:inst1|clkout {} LCD_Driver:inst|clkcnt[12] {} LCD_Driver:inst|Equal0~157 {} LCD_Driver:inst|Equal0 {} LCD_Driver:inst|clkdiv {} LCD_Driver:inst|state.WAIT {} } { 0.000ns 0.000ns 4.438ns 3.290ns 1.007ns 2.563ns 2.470ns 1.665ns 2.439ns 2.746ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.511ns 1.294ns 0.511ns 0.200ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "18.412 ns" { clk autoreset:inst1|clkout LCD_Driver:inst|clkcnt[6] LCD_Driver:inst|Equal0~155 LCD_Driver:inst|Equal0 LCD_Driver:inst|clkdiv LCD_Driver:inst|data[5]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "18.412 ns" { clk {} clk~combout {} autoreset:inst1|clkout {} LCD_Driver:inst|clkcnt[6] {} LCD_Driver:inst|Equal0~155 {} LCD_Driver:inst|Equal0 {} LCD_Driver:inst|clkdiv {} LCD_Driver:inst|data[5]~reg0 {} } { 0.000ns 0.000ns 3.010ns 2.563ns 0.939ns 1.166ns 2.439ns 2.746ns } { 0.000ns 1.132ns 0.200ns 1.294ns 0.200ns 0.511ns 1.294ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "29.066 ns" { clk autoreset:inst1|clk_div autoreset:inst1|rst_tmp autoreset:inst1|clkout LCD_Driver:inst|clkcnt[12] LCD_Driver:inst|Equal0~157 LCD_Driver:inst|Equal0 LCD_Driver:inst|clkdiv LCD_Driver:inst|state.WAIT } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "29.066 ns" { clk {} clk~combout {} autoreset:inst1|clk_div {} autoreset:inst1|rst_tmp {} autoreset:inst1|clkout {} LCD_Driver:inst|clkcnt[12] {} LCD_Driver:inst|Equal0~157 {} LCD_Driver:inst|Equal0 {} LCD_Driver:inst|clkdiv {} LCD_Driver:inst|state.WAIT {} } { 0.000ns 0.000ns 4.438ns 3.290ns 1.007ns 2.563ns 2.470ns 1.665ns 2.439ns 2.746ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.511ns 1.294ns 0.511ns 0.200ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 227 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.777 ns" { LCD_Driver:inst|state.WAIT LCD_Driver:inst|Selector29~63 LCD_Driver:inst|data[5]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.777 ns" { LCD_Driver:inst|state.WAIT {} LCD_Driver:inst|Selector29~63 {} LCD_Driver:inst|data[5]~reg0 {} } { 0.000ns 1.929ns 2.865ns } { 0.000ns 0.740ns 1.243ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "18.412 ns" { clk autoreset:inst1|clkout LCD_Driver:inst|clkcnt[6] LCD_Driver:inst|Equal0~155 LCD_Driver:inst|Equal0 LCD_Driver:inst|clkdiv LCD_Driver:inst|data[5]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "18.412 ns" { clk {} clk~combout {} autoreset:inst1|clkout {} LCD_Driver:inst|clkcnt[6] {} LCD_Driver:inst|Equal0~155 {} LCD_Driver:inst|Equal0 {} LCD_Driver:inst|clkdiv {} LCD_Driver:inst|data[5]~reg0 {} } { 0.000ns 0.000ns 3.010ns 2.563ns 0.939ns 1.166ns 2.439ns 2.746ns } { 0.000ns 1.132ns 0.200ns 1.294ns 0.200ns 0.511ns 1.294ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "29.066 ns" { clk autoreset:inst1|clk_div autoreset:inst1|rst_tmp autoreset:inst1|clkout LCD_Driver:inst|clkcnt[12] LCD_Driver:inst|Equal0~157 LCD_Driver:inst|Equal0 LCD_Driver:inst|clkdiv LCD_Driver:inst|state.WAIT } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "29.066 ns" { clk {} clk~combout {} autoreset:inst1|clk_div {} autoreset:inst1|rst_tmp {} autoreset:inst1|clkout {} LCD_Driver:inst|clkcnt[12] {} LCD_Driver:inst|Equal0~157 {} LCD_Driver:inst|Equal0 {} LCD_Driver:inst|clkdiv {} LCD_Driver:inst|state.WAIT {} } { 0.000ns 0.000ns 4.438ns 3.290ns 1.007ns 2.563ns 2.470ns 1.665ns 2.439ns 2.746ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.511ns 1.294ns 0.511ns 0.200ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "autoreset:inst1\|rst_tmp LCD_Driver:inst\|lcd_e clk 13.756 ns " "Info: Found hold time violation between source  pin or register \"autoreset:inst1\|rst_tmp\" and destination pin or register \"LCD_Driver:inst\|lcd_e\" for clock \"clk\" (Hold time is 13.756 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "16.982 ns + Largest " "Info: + Largest clock skew is 16.982 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 28.054 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 28.054 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 27 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD1602.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD1602.bdf" { { 88 16 184 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.438 ns) + CELL(1.294 ns) 6.864 ns autoreset:inst1\|clk_div 2 REG LC_X5_Y3_N9 10 " "Info: 2: + IC(4.438 ns) + CELL(1.294 ns) = 6.864 ns; Loc. = LC_X5_Y3_N9; Fanout = 10; REG Node = 'autoreset:inst1\|clk_div'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.732 ns" { clk autoreset:inst1|clk_div } "NODE_NAME" } } { "autoreset.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/autoreset.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.290 ns) + CELL(1.294 ns) 11.448 ns autoreset:inst1\|rst_tmp 3 REG LC_X2_Y3_N6 5 " "Info: 3: + IC(3.290 ns) + CELL(1.294 ns) = 11.448 ns; Loc. = LC_X2_Y3_N6; Fanout = 5; REG Node = 'autoreset:inst1\|rst_tmp'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.584 ns" { autoreset:inst1|clk_div autoreset:inst1|rst_tmp } "NODE_NAME" } } { "autoreset.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/autoreset.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.511 ns) 12.966 ns autoreset:inst1\|clkout 4 COMB LC_X2_Y3_N8 16 " "Info: 4: + IC(1.007 ns) + CELL(0.511 ns) = 12.966 ns; Loc. = LC_X2_Y3_N8; Fanout = 16; COMB Node = 'autoreset:inst1\|clkout'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.518 ns" { autoreset:inst1|rst_tmp autoreset:inst1|clkout } "NODE_NAME" } } { "autoreset.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/autoreset.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.563 ns) + CELL(1.294 ns) 16.823 ns LCD_Driver:inst\|clkcnt\[12\] 5 REG LC_X6_Y1_N4 3 " "Info: 5: + IC(2.563 ns) + CELL(1.294 ns) = 16.823 ns; Loc. = LC_X6_Y1_N4; Fanout = 3; REG Node = 'LCD_Driver:inst\|clkcnt\[12\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.857 ns" { autoreset:inst1|clkout LCD_Driver:inst|clkcnt[12] } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.470 ns) + CELL(0.511 ns) 19.804 ns LCD_Driver:inst\|Equal0~157 6 COMB LC_X6_Y2_N3 1 " "Info: 6: + IC(2.470 ns) + CELL(0.511 ns) = 19.804 ns; Loc. = LC_X6_Y2_N3; Fanout = 1; COMB Node = 'LCD_Driver:inst\|Equal0~157'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.981 ns" { LCD_Driver:inst|clkcnt[12] LCD_Driver:inst|Equal0~157 } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.665 ns) + CELL(0.200 ns) 21.669 ns LCD_Driver:inst\|Equal0 7 COMB LC_X6_Y1_N9 3 " "Info: 7: + IC(1.665 ns) + CELL(0.200 ns) = 21.669 ns; Loc. = LC_X6_Y1_N9; Fanout = 3; COMB Node = 'LCD_Driver:inst\|Equal0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.865 ns" { LCD_Driver:inst|Equal0~157 LCD_Driver:inst|Equal0 } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.467 ns) + CELL(0.918 ns) 28.054 ns LCD_Driver:inst\|lcd_e 8 REG LC_X2_Y1_N2 2 " "Info: 8: + IC(5.467 ns) + CELL(0.918 ns) = 28.054 ns; Loc. = LC_X2_Y1_N2; Fanout = 2; REG Node = 'LCD_Driver:inst\|lcd_e'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.385 ns" { LCD_Driver:inst|Equal0 LCD_Driver:inst|lcd_e } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.154 ns ( 25.50 % ) " "Info: Total cell delay = 7.154 ns ( 25.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "20.900 ns ( 74.50 % ) " "Info: Total interconnect delay = 20.900 ns ( 74.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "28.054 ns" { clk autoreset:inst1|clk_div autoreset:inst1|rst_tmp autoreset:inst1|clkout LCD_Driver:inst|clkcnt[12] LCD_Driver:inst|Equal0~157 LCD_Driver:inst|Equal0 LCD_Driver:inst|lcd_e } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "28.054 ns" { clk {} clk~combout {} autoreset:inst1|clk_div {} autoreset:inst1|rst_tmp {} autoreset:inst1|clkout {} LCD_Driver:inst|clkcnt[12] {} LCD_Driver:inst|Equal0~157 {} LCD_Driver:inst|Equal0 {} LCD_Driver:inst|lcd_e {} } { 0.000ns 0.000ns 4.438ns 3.290ns 1.007ns 2.563ns 2.470ns 1.665ns 5.467ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.511ns 1.294ns 0.511ns 0.200ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 11.072 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 11.072 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 27 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD1602.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD1602.bdf" { { 88 16 184 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.438 ns) + CELL(1.294 ns) 6.864 ns autoreset:inst1\|clk_div 2 REG LC_X5_Y3_N9 10 " "Info: 2: + IC(4.438 ns) + CELL(1.294 ns) = 6.864 ns; Loc. = LC_X5_Y3_N9; Fanout = 10; REG Node = 'autoreset:inst1\|clk_div'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.732 ns" { clk autoreset:inst1|clk_div } "NODE_NAME" } } { "autoreset.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/autoreset.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.290 ns) + CELL(0.918 ns) 11.072 ns autoreset:inst1\|rst_tmp 3 REG LC_X2_Y3_N6 5 " "Info: 3: + IC(3.290 ns) + CELL(0.918 ns) = 11.072 ns; Loc. = LC_X2_Y3_N6; Fanout = 5; REG Node = 'autoreset:inst1\|rst_tmp'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.208 ns" { autoreset:inst1|clk_div autoreset:inst1|rst_tmp } "NODE_NAME" } } { "autoreset.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/autoreset.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.344 ns ( 30.20 % ) " "Info: Total cell delay = 3.344 ns ( 30.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.728 ns ( 69.80 % ) " "Info: Total interconnect delay = 7.728 ns ( 69.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.072 ns" { clk autoreset:inst1|clk_div autoreset:inst1|rst_tmp } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.072 ns" { clk {} clk~combout {} autoreset:inst1|clk_div {} autoreset:inst1|rst_tmp {} } { 0.000ns 0.000ns 4.438ns 3.290ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "28.054 ns" { clk autoreset:inst1|clk_div autoreset:inst1|rst_tmp autoreset:inst1|clkout LCD_Driver:inst|clkcnt[12] LCD_Driver:inst|Equal0~157 LCD_Driver:inst|Equal0 LCD_Driver:inst|lcd_e } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "28.054 ns" { clk {} clk~combout {} autoreset:inst1|clk_div {} autoreset:inst1|rst_tmp {} autoreset:inst1|clkout {} LCD_Driver:inst|clkcnt[12] {} LCD_Driver:inst|Equal0~157 {} LCD_Driver:inst|Equal0 {} LCD_Driver:inst|lcd_e {} } { 0.000ns 0.000ns 4.438ns 3.290ns 1.007ns 2.563ns 2.470ns 1.665ns 5.467ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.511ns 1.294ns 0.511ns 0.200ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.072 ns" { clk autoreset:inst1|clk_div autoreset:inst1|rst_tmp } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.072 ns" { clk {} clk~combout {} autoreset:inst1|clk_div {} autoreset:inst1|rst_tmp {} } { 0.000ns 0.000ns 4.438ns 3.290ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "autoreset.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/autoreset.v" 47 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.071 ns - Shortest register register " "Info: - Shortest register to register delay is 3.071 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns autoreset:inst1\|rst_tmp 1 REG LC_X2_Y3_N6 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y3_N6; Fanout = 5; REG Node = 'autoreset:inst1\|rst_tmp'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { autoreset:inst1|rst_tmp } "NODE_NAME" } } { "autoreset.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/autoreset.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.010 ns) + CELL(1.061 ns) 3.071 ns LCD_Driver:inst\|lcd_e 2 REG LC_X2_Y1_N2 2 " "Info: 2: + IC(2.010 ns) + CELL(1.061 ns) = 3.071 ns; Loc. = LC_X2_Y1_N2; Fanout = 2; REG Node = 'LCD_Driver:inst\|lcd_e'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.071 ns" { autoreset:inst1|rst_tmp LCD_Driver:inst|lcd_e } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.061 ns ( 34.55 % ) " "Info: Total cell delay = 1.061 ns ( 34.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.010 ns ( 65.45 % ) " "Info: Total interconnect delay = 2.010 ns ( 65.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.071 ns" { autoreset:inst1|rst_tmp LCD_Driver:inst|lcd_e } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.071 ns" { autoreset:inst1|rst_tmp {} LCD_Driver:inst|lcd_e {} } { 0.000ns 2.010ns } { 0.000ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 25 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "autoreset.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/autoreset.v" 47 -1 0 } } { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 25 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "28.054 ns" { clk autoreset:inst1|clk_div autoreset:inst1|rst_tmp autoreset:inst1|clkout LCD_Driver:inst|clkcnt[12] LCD_Driver:inst|Equal0~157 LCD_Driver:inst|Equal0 LCD_Driver:inst|lcd_e } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "28.054 ns" { clk {} clk~combout {} autoreset:inst1|clk_div {} autoreset:inst1|rst_tmp {} autoreset:inst1|clkout {} LCD_Driver:inst|clkcnt[12] {} LCD_Driver:inst|Equal0~157 {} LCD_Driver:inst|Equal0 {} LCD_Driver:inst|lcd_e {} } { 0.000ns 0.000ns 4.438ns 3.290ns 1.007ns 2.563ns 2.470ns 1.665ns 5.467ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.511ns 1.294ns 0.511ns 0.200ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.072 ns" { clk autoreset:inst1|clk_div autoreset:inst1|rst_tmp } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.072 ns" { clk {} clk~combout {} autoreset:inst1|clk_div {} autoreset:inst1|rst_tmp {} } { 0.000ns 0.000ns 4.438ns 3.290ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.071 ns" { autoreset:inst1|rst_tmp LCD_Driver:inst|lcd_e } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.071 ns" { autoreset:inst1|rst_tmp {} LCD_Driver:inst|lcd_e {} } { 0.000ns 2.010ns } { 0.000ns 1.061ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "LCD_Driver:inst\|clkcnt\[3\] rst_n clk 1.319 ns register " "Info: tsu for register \"LCD_Driver:inst\|clkcnt\[3\]\" (data pin = \"rst_n\", clock pin = \"clk\") is 1.319 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.809 ns + Longest pin register " "Info: + Longest pin to register delay is 8.809 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns rst_n 1 PIN PIN_83 4 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_83; Fanout = 4; PIN Node = 'rst_n'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "LCD1602.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD1602.bdf" { { 104 16 184 120 "rst_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.335 ns) + CELL(0.511 ns) 5.978 ns LCD_Driver:inst\|clkcnt\[2\]~203 2 COMB LC_X6_Y1_N8 16 " "Info: 2: + IC(4.335 ns) + CELL(0.511 ns) = 5.978 ns; Loc. = LC_X6_Y1_N8; Fanout = 16; COMB Node = 'LCD_Driver:inst\|clkcnt\[2\]~203'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.846 ns" { rst_n LCD_Driver:inst|clkcnt[2]~203 } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.071 ns) + CELL(1.760 ns) 8.809 ns LCD_Driver:inst\|clkcnt\[3\] 3 REG LC_X5_Y1_N5 4 " "Info: 3: + IC(1.071 ns) + CELL(1.760 ns) = 8.809 ns; Loc. = LC_X5_Y1_N5; Fanout = 4; REG Node = 'LCD_Driver:inst\|clkcnt\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.831 ns" { LCD_Driver:inst|clkcnt[2]~203 LCD_Driver:inst|clkcnt[3] } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.403 ns ( 38.63 % ) " "Info: Total cell delay = 3.403 ns ( 38.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.406 ns ( 61.37 % ) " "Info: Total interconnect delay = 5.406 ns ( 61.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.809 ns" { rst_n LCD_Driver:inst|clkcnt[2]~203 LCD_Driver:inst|clkcnt[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.809 ns" { rst_n {} rst_n~combout {} LCD_Driver:inst|clkcnt[2]~203 {} LCD_Driver:inst|clkcnt[3] {} } { 0.000ns 0.000ns 4.335ns 1.071ns } { 0.000ns 1.132ns 0.511ns 1.760ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 94 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.823 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 7.823 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 27 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD1602.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD1602.bdf" { { 88 16 184 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.010 ns) + CELL(0.200 ns) 4.342 ns autoreset:inst1\|clkout 2 COMB LC_X2_Y3_N8 16 " "Info: 2: + IC(3.010 ns) + CELL(0.200 ns) = 4.342 ns; Loc. = LC_X2_Y3_N8; Fanout = 16; COMB Node = 'autoreset:inst1\|clkout'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.210 ns" { clk autoreset:inst1|clkout } "NODE_NAME" } } { "autoreset.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/autoreset.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.563 ns) + CELL(0.918 ns) 7.823 ns LCD_Driver:inst\|clkcnt\[3\] 3 REG LC_X5_Y1_N5 4 " "Info: 3: + IC(2.563 ns) + CELL(0.918 ns) = 7.823 ns; Loc. = LC_X5_Y1_N5; Fanout = 4; REG Node = 'LCD_Driver:inst\|clkcnt\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.481 ns" { autoreset:inst1|clkout LCD_Driver:inst|clkcnt[3] } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.250 ns ( 28.76 % ) " "Info: Total cell delay = 2.250 ns ( 28.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.573 ns ( 71.24 % ) " "Info: Total interconnect delay = 5.573 ns ( 71.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.823 ns" { clk autoreset:inst1|clkout LCD_Driver:inst|clkcnt[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.823 ns" { clk {} clk~combout {} autoreset:inst1|clkout {} LCD_Driver:inst|clkcnt[3] {} } { 0.000ns 0.000ns 3.010ns 2.563ns } { 0.000ns 1.132ns 0.200ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.809 ns" { rst_n LCD_Driver:inst|clkcnt[2]~203 LCD_Driver:inst|clkcnt[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.809 ns" { rst_n {} rst_n~combout {} LCD_Driver:inst|clkcnt[2]~203 {} LCD_Driver:inst|clkcnt[3] {} } { 0.000ns 0.000ns 4.335ns 1.071ns } { 0.000ns 1.132ns 0.511ns 1.760ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.823 ns" { clk autoreset:inst1|clkout LCD_Driver:inst|clkcnt[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.823 ns" { clk {} clk~combout {} autoreset:inst1|clkout {} LCD_Driver:inst|clkcnt[3] {} } { 0.000ns 0.000ns 3.010ns 2.563ns } { 0.000ns 1.132ns 0.200ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk lcd_data\[4\] LCD_Driver:inst\|data\[4\]~reg0 34.346 ns register " "Info: tco from clock \"clk\" to destination pin \"lcd_data\[4\]\" through register \"LCD_Driver:inst\|data\[4\]~reg0\" is 34.346 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 29.066 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 29.066 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 27 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD1602.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD1602.bdf" { { 88 16 184 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.438 ns) + CELL(1.294 ns) 6.864 ns autoreset:inst1\|clk_div 2 REG LC_X5_Y3_N9 10 " "Info: 2: + IC(4.438 ns) + CELL(1.294 ns) = 6.864 ns; Loc. = LC_X5_Y3_N9; Fanout = 10; REG Node = 'autoreset:inst1\|clk_div'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.732 ns" { clk autoreset:inst1|clk_div } "NODE_NAME" } } { "autoreset.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/autoreset.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.290 ns) + CELL(1.294 ns) 11.448 ns autoreset:inst1\|rst_tmp 3 REG LC_X2_Y3_N6 5 " "Info: 3: + IC(3.290 ns) + CELL(1.294 ns) = 11.448 ns; Loc. = LC_X2_Y3_N6; Fanout = 5; REG Node = 'autoreset:inst1\|rst_tmp'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.584 ns" { autoreset:inst1|clk_div autoreset:inst1|rst_tmp } "NODE_NAME" } } { "autoreset.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/autoreset.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.511 ns) 12.966 ns autoreset:inst1\|clkout 4 COMB LC_X2_Y3_N8 16 " "Info: 4: + IC(1.007 ns) + CELL(0.511 ns) = 12.966 ns; Loc. = LC_X2_Y3_N8; Fanout = 16; COMB Node = 'autoreset:inst1\|clkout'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.518 ns" { autoreset:inst1|rst_tmp autoreset:inst1|clkout } "NODE_NAME" } } { "autoreset.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/autoreset.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.563 ns) + CELL(1.294 ns) 16.823 ns LCD_Driver:inst\|clkcnt\[12\] 5 REG LC_X6_Y1_N4 3 " "Info: 5: + IC(2.563 ns) + CELL(1.294 ns) = 16.823 ns; Loc. = LC_X6_Y1_N4; Fanout = 3; REG Node = 'LCD_Driver:inst\|clkcnt\[12\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.857 ns" { autoreset:inst1|clkout LCD_Driver:inst|clkcnt[12] } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.470 ns) + CELL(0.511 ns) 19.804 ns LCD_Driver:inst\|Equal0~157 6 COMB LC_X6_Y2_N3 1 " "Info: 6: + IC(2.470 ns) + CELL(0.511 ns) = 19.804 ns; Loc. = LC_X6_Y2_N3; Fanout = 1; COMB Node = 'LCD_Driver:inst\|Equal0~157'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.981 ns" { LCD_Driver:inst|clkcnt[12] LCD_Driver:inst|Equal0~157 } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.665 ns) + CELL(0.200 ns) 21.669 ns LCD_Driver:inst\|Equal0 7 COMB LC_X6_Y1_N9 3 " "Info: 7: + IC(1.665 ns) + CELL(0.200 ns) = 21.669 ns; Loc. = LC_X6_Y1_N9; Fanout = 3; COMB Node = 'LCD_Driver:inst\|Equal0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.865 ns" { LCD_Driver:inst|Equal0~157 LCD_Driver:inst|Equal0 } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.439 ns) + CELL(1.294 ns) 25.402 ns LCD_Driver:inst\|clkdiv 8 REG LC_X2_Y3_N4 27 " "Info: 8: + IC(2.439 ns) + CELL(1.294 ns) = 25.402 ns; Loc. = LC_X2_Y3_N4; Fanout = 27; REG Node = 'LCD_Driver:inst\|clkdiv'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.733 ns" { LCD_Driver:inst|Equal0 LCD_Driver:inst|clkdiv } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.746 ns) + CELL(0.918 ns) 29.066 ns LCD_Driver:inst\|data\[4\]~reg0 9 REG LC_X3_Y2_N7 1 " "Info: 9: + IC(2.746 ns) + CELL(0.918 ns) = 29.066 ns; Loc. = LC_X3_Y2_N7; Fanout = 1; REG Node = 'LCD_Driver:inst\|data\[4\]~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.664 ns" { LCD_Driver:inst|clkdiv LCD_Driver:inst|data[4]~reg0 } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 227 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.448 ns ( 29.06 % ) " "Info: Total cell delay = 8.448 ns ( 29.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "20.618 ns ( 70.94 % ) " "Info: Total interconnect delay = 20.618 ns ( 70.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "29.066 ns" { clk autoreset:inst1|clk_div autoreset:inst1|rst_tmp autoreset:inst1|clkout LCD_Driver:inst|clkcnt[12] LCD_Driver:inst|Equal0~157 LCD_Driver:inst|Equal0 LCD_Driver:inst|clkdiv LCD_Driver:inst|data[4]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "29.066 ns" { clk {} clk~combout {} autoreset:inst1|clk_div {} autoreset:inst1|rst_tmp {} autoreset:inst1|clkout {} LCD_Driver:inst|clkcnt[12] {} LCD_Driver:inst|Equal0~157 {} LCD_Driver:inst|Equal0 {} LCD_Driver:inst|clkdiv {} LCD_Driver:inst|data[4]~reg0 {} } { 0.000ns 0.000ns 4.438ns 3.290ns 1.007ns 2.563ns 2.470ns 1.665ns 2.439ns 2.746ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.511ns 1.294ns 0.511ns 0.200ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 227 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.904 ns + Longest register pin " "Info: + Longest register to pin delay is 4.904 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_Driver:inst\|data\[4\]~reg0 1 REG LC_X3_Y2_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y2_N7; Fanout = 1; REG Node = 'LCD_Driver:inst\|data\[4\]~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Driver:inst|data[4]~reg0 } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 227 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.582 ns) + CELL(2.322 ns) 4.904 ns lcd_data\[4\] 2 PIN PIN_99 0 " "Info: 2: + IC(2.582 ns) + CELL(2.322 ns) = 4.904 ns; Loc. = PIN_99; Fanout = 0; PIN Node = 'lcd_data\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.904 ns" { LCD_Driver:inst|data[4]~reg0 lcd_data[4] } "NODE_NAME" } } { "LCD1602.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD1602.bdf" { { 136 456 632 152 "lcd_data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 47.35 % ) " "Info: Total cell delay = 2.322 ns ( 47.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.582 ns ( 52.65 % ) " "Info: Total interconnect delay = 2.582 ns ( 52.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.904 ns" { LCD_Driver:inst|data[4]~reg0 lcd_data[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.904 ns" { LCD_Driver:inst|data[4]~reg0 {} lcd_data[4] {} } { 0.000ns 2.582ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "29.066 ns" { clk autoreset:inst1|clk_div autoreset:inst1|rst_tmp autoreset:inst1|clkout LCD_Driver:inst|clkcnt[12] LCD_Driver:inst|Equal0~157 LCD_Driver:inst|Equal0 LCD_Driver:inst|clkdiv LCD_Driver:inst|data[4]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "29.066 ns" { clk {} clk~combout {} autoreset:inst1|clk_div {} autoreset:inst1|rst_tmp {} autoreset:inst1|clkout {} LCD_Driver:inst|clkcnt[12] {} LCD_Driver:inst|Equal0~157 {} LCD_Driver:inst|Equal0 {} LCD_Driver:inst|clkdiv {} LCD_Driver:inst|data[4]~reg0 {} } { 0.000ns 0.000ns 4.438ns 3.290ns 1.007ns 2.563ns 2.470ns 1.665ns 2.439ns 2.746ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.511ns 1.294ns 0.511ns 0.200ns 1.294ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.904 ns" { LCD_Driver:inst|data[4]~reg0 lcd_data[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.904 ns" { LCD_Driver:inst|data[4]~reg0 {} lcd_data[4] {} } { 0.000ns 2.582ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "LCD_Driver:inst\|lcd_e rst_n clk 21.355 ns register " "Info: th for register \"LCD_Driver:inst\|lcd_e\" (data pin = \"rst_n\", clock pin = \"clk\") is 21.355 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 28.054 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 28.054 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 27 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD1602.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD1602.bdf" { { 88 16 184 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.438 ns) + CELL(1.294 ns) 6.864 ns autoreset:inst1\|clk_div 2 REG LC_X5_Y3_N9 10 " "Info: 2: + IC(4.438 ns) + CELL(1.294 ns) = 6.864 ns; Loc. = LC_X5_Y3_N9; Fanout = 10; REG Node = 'autoreset:inst1\|clk_div'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.732 ns" { clk autoreset:inst1|clk_div } "NODE_NAME" } } { "autoreset.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/autoreset.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.290 ns) + CELL(1.294 ns) 11.448 ns autoreset:inst1\|rst_tmp 3 REG LC_X2_Y3_N6 5 " "Info: 3: + IC(3.290 ns) + CELL(1.294 ns) = 11.448 ns; Loc. = LC_X2_Y3_N6; Fanout = 5; REG Node = 'autoreset:inst1\|rst_tmp'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.584 ns" { autoreset:inst1|clk_div autoreset:inst1|rst_tmp } "NODE_NAME" } } { "autoreset.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/autoreset.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.511 ns) 12.966 ns autoreset:inst1\|clkout 4 COMB LC_X2_Y3_N8 16 " "Info: 4: + IC(1.007 ns) + CELL(0.511 ns) = 12.966 ns; Loc. = LC_X2_Y3_N8; Fanout = 16; COMB Node = 'autoreset:inst1\|clkout'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.518 ns" { autoreset:inst1|rst_tmp autoreset:inst1|clkout } "NODE_NAME" } } { "autoreset.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/autoreset.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.563 ns) + CELL(1.294 ns) 16.823 ns LCD_Driver:inst\|clkcnt\[12\] 5 REG LC_X6_Y1_N4 3 " "Info: 5: + IC(2.563 ns) + CELL(1.294 ns) = 16.823 ns; Loc. = LC_X6_Y1_N4; Fanout = 3; REG Node = 'LCD_Driver:inst\|clkcnt\[12\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.857 ns" { autoreset:inst1|clkout LCD_Driver:inst|clkcnt[12] } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.470 ns) + CELL(0.511 ns) 19.804 ns LCD_Driver:inst\|Equal0~157 6 COMB LC_X6_Y2_N3 1 " "Info: 6: + IC(2.470 ns) + CELL(0.511 ns) = 19.804 ns; Loc. = LC_X6_Y2_N3; Fanout = 1; COMB Node = 'LCD_Driver:inst\|Equal0~157'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.981 ns" { LCD_Driver:inst|clkcnt[12] LCD_Driver:inst|Equal0~157 } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.665 ns) + CELL(0.200 ns) 21.669 ns LCD_Driver:inst\|Equal0 7 COMB LC_X6_Y1_N9 3 " "Info: 7: + IC(1.665 ns) + CELL(0.200 ns) = 21.669 ns; Loc. = LC_X6_Y1_N9; Fanout = 3; COMB Node = 'LCD_Driver:inst\|Equal0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.865 ns" { LCD_Driver:inst|Equal0~157 LCD_Driver:inst|Equal0 } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.467 ns) + CELL(0.918 ns) 28.054 ns LCD_Driver:inst\|lcd_e 8 REG LC_X2_Y1_N2 2 " "Info: 8: + IC(5.467 ns) + CELL(0.918 ns) = 28.054 ns; Loc. = LC_X2_Y1_N2; Fanout = 2; REG Node = 'LCD_Driver:inst\|lcd_e'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.385 ns" { LCD_Driver:inst|Equal0 LCD_Driver:inst|lcd_e } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.154 ns ( 25.50 % ) " "Info: Total cell delay = 7.154 ns ( 25.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "20.900 ns ( 74.50 % ) " "Info: Total interconnect delay = 20.900 ns ( 74.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "28.054 ns" { clk autoreset:inst1|clk_div autoreset:inst1|rst_tmp autoreset:inst1|clkout LCD_Driver:inst|clkcnt[12] LCD_Driver:inst|Equal0~157 LCD_Driver:inst|Equal0 LCD_Driver:inst|lcd_e } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "28.054 ns" { clk {} clk~combout {} autoreset:inst1|clk_div {} autoreset:inst1|rst_tmp {} autoreset:inst1|clkout {} LCD_Driver:inst|clkcnt[12] {} LCD_Driver:inst|Equal0~157 {} LCD_Driver:inst|Equal0 {} LCD_Driver:inst|lcd_e {} } { 0.000ns 0.000ns 4.438ns 3.290ns 1.007ns 2.563ns 2.470ns 1.665ns 5.467ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.511ns 1.294ns 0.511ns 0.200ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 25 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.920 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.920 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns rst_n 1 PIN PIN_83 4 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_83; Fanout = 4; PIN Node = 'rst_n'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "LCD1602.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD1602.bdf" { { 104 16 184 120 "rst_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.984 ns) + CELL(0.804 ns) 6.920 ns LCD_Driver:inst\|lcd_e 2 REG LC_X2_Y1_N2 2 " "Info: 2: + IC(4.984 ns) + CELL(0.804 ns) = 6.920 ns; Loc. = LC_X2_Y1_N2; Fanout = 2; REG Node = 'LCD_Driver:inst\|lcd_e'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.788 ns" { rst_n LCD_Driver:inst|lcd_e } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_4/LCD_Driver.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns ( 27.98 % ) " "Info: Total cell delay = 1.936 ns ( 27.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.984 ns ( 72.02 % ) " "Info: Total interconnect delay = 4.984 ns ( 72.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.920 ns" { rst_n LCD_Driver:inst|lcd_e } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.920 ns" { rst_n {} rst_n~combout {} LCD_Driver:inst|lcd_e {} } { 0.000ns 0.000ns 4.984ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "28.054 ns" { clk autoreset:inst1|clk_div autoreset:inst1|rst_tmp autoreset:inst1|clkout LCD_Driver:inst|clkcnt[12] LCD_Driver:inst|Equal0~157 LCD_Driver:inst|Equal0 LCD_Driver:inst|lcd_e } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "28.054 ns" { clk {} clk~combout {} autoreset:inst1|clk_div {} autoreset:inst1|rst_tmp {} autoreset:inst1|clkout {} LCD_Driver:inst|clkcnt[12] {} LCD_Driver:inst|Equal0~157 {} LCD_Driver:inst|Equal0 {} LCD_Driver:inst|lcd_e {} } { 0.000ns 0.000ns 4.438ns 3.290ns 1.007ns 2.563ns 2.470ns 1.665ns 5.467ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.511ns 1.294ns 0.511ns 0.200ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.920 ns" { rst_n LCD_Driver:inst|lcd_e } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.920 ns" { rst_n {} rst_n~combout {} LCD_Driver:inst|lcd_e {} } { 0.000ns 0.000ns 4.984ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "111 " "Info: Allocated 111 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 27 16:56:41 2011 " "Info: Processing ended: Sun Nov 27 16:56:41 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
