<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="four_bit_counter.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="four_bit_counter.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="four_bit_counter.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="four_bit_counter.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="four_bit_counter.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="four_bit_counter.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="four_bit_counter.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="four_bit_counter.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="four_bit_counter.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="four_bit_counter.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="four_bit_counter.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="four_bit_counter.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="four_bit_counter.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="four_bit_counter.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="four_bit_counter.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="four_bit_counter.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="four_bit_counter.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="four_bit_counter.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="four_bit_counter.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="four_bit_counter.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="four_bit_counter.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="four_bit_counter.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="four_bit_counter.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="four_bit_counter.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="four_bit_counter_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="four_bit_counter_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="four_bit_counter_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="four_bit_counter_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="four_bit_counter_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="four_bit_counter_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="four_bit_counter_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="four_bit_counter_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="four_bit_counter_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="four_bit_counter_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="four_bit_counter_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="four_bit_counter_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="four_bit_counter_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="four_bit_counter_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="four_bit_counter_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="four_bit_counter_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="four_bit_counter_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="four_bit_counter_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1603481068" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1603481068">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603481679" xil_pn:in_ck="7586444620589812975" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1603481679">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="four_bit_counter.v"/>
      <outfile xil_pn:name="four_bit_counter_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1603481068" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1289222312333738661" xil_pn:start_ts="1603481068">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603481068" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7640591265379226531" xil_pn:start_ts="1603481068">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603481068" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7080021737762005380" xil_pn:start_ts="1603481068">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603481679" xil_pn:in_ck="7586444620589812975" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1603481679">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="four_bit_counter.v"/>
      <outfile xil_pn:name="four_bit_counter_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1603481681" xil_pn:in_ck="7586444620589812975" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="9176537111990871046" xil_pn:start_ts="1603481679">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="four_bit_counter_tb_beh.prj"/>
      <outfile xil_pn:name="four_bit_counter_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1603481682" xil_pn:in_ck="430930772366517341" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2866489885259826025" xil_pn:start_ts="1603481681">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="four_bit_counter_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1603480734" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1603480734">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603480734" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-663911534030352824" xil_pn:start_ts="1603480734">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603480734" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7080021737762005380" xil_pn:start_ts="1603480734">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603480734" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1603480734">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603480734" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2582248679400731536" xil_pn:start_ts="1603480734">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603480734" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1110319057739476154" xil_pn:start_ts="1603480734">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603480734" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4564581824873061902" xil_pn:start_ts="1603480734">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603773748" xil_pn:in_ck="2691732170957306205" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-3100004195445224380" xil_pn:start_ts="1603773737">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="four_bit_counter.lso"/>
      <outfile xil_pn:name="four_bit_counter.ngc"/>
      <outfile xil_pn:name="four_bit_counter.ngr"/>
      <outfile xil_pn:name="four_bit_counter.prj"/>
      <outfile xil_pn:name="four_bit_counter.stx"/>
      <outfile xil_pn:name="four_bit_counter.syr"/>
      <outfile xil_pn:name="four_bit_counter.xst"/>
      <outfile xil_pn:name="four_bit_counter_tb_beh.prj"/>
      <outfile xil_pn:name="four_bit_counter_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1603482427" xil_pn:in_ck="-1735973547312247419" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5847050469071725509" xil_pn:start_ts="1603482427">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603773890" xil_pn:in_ck="5369484874757350212" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-417084449676254" xil_pn:start_ts="1603773883">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="four_bit_counter.bld"/>
      <outfile xil_pn:name="four_bit_counter.ngd"/>
      <outfile xil_pn:name="four_bit_counter_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1603773894" xil_pn:in_ck="1246631642815765957" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="6068476255904139836" xil_pn:start_ts="1603773890">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="four_bit_counter.pcf"/>
      <outfile xil_pn:name="four_bit_counter_map.map"/>
      <outfile xil_pn:name="four_bit_counter_map.mrp"/>
      <outfile xil_pn:name="four_bit_counter_map.ncd"/>
      <outfile xil_pn:name="four_bit_counter_map.ngm"/>
      <outfile xil_pn:name="four_bit_counter_map.xrpt"/>
      <outfile xil_pn:name="four_bit_counter_summary.xml"/>
      <outfile xil_pn:name="four_bit_counter_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1603773907" xil_pn:in_ck="8336028760467966942" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3333849164707216606" xil_pn:start_ts="1603773894">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="four_bit_counter.ncd"/>
      <outfile xil_pn:name="four_bit_counter.pad"/>
      <outfile xil_pn:name="four_bit_counter.par"/>
      <outfile xil_pn:name="four_bit_counter.ptwx"/>
      <outfile xil_pn:name="four_bit_counter.unroutes"/>
      <outfile xil_pn:name="four_bit_counter.xpi"/>
      <outfile xil_pn:name="four_bit_counter_pad.csv"/>
      <outfile xil_pn:name="four_bit_counter_pad.txt"/>
      <outfile xil_pn:name="four_bit_counter_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1603773920" xil_pn:in_ck="-1735973547312255044" xil_pn:name="TRANEXT_bitFile_spartan3" xil_pn:prop_ck="-2672950586390118423" xil_pn:start_ts="1603773912">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="four_bit_counter.bgn"/>
      <outfile xil_pn:name="four_bit_counter.bit"/>
      <outfile xil_pn:name="four_bit_counter.drc"/>
      <outfile xil_pn:name="four_bit_counter.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1603773907" xil_pn:in_ck="-7939063952181660863" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1603773903">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="four_bit_counter.twr"/>
      <outfile xil_pn:name="four_bit_counter.twx"/>
    </transform>
  </transforms>

</generated_project>
