#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Sun Feb 08 22:14:14 2015
# Process ID: 9484
# Log file: E:/zyh/joystick_lz/vivado.log
# Journal file: E:/zyh/joystick_lz\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/zyh/joystick_lz/joystick_lz.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.4/data/ip'.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/zyh/joystick_lz/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/zyh/joystick_lz/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module joy_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/zyh/joystick_lz/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/zyh/joystick_lz/joystick_lz.srcs/sources_1/imports/new/joystick.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_clk
INFO: [VRFC 10-311] analyzing module joystick
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/zyh/joystick_lz/joystick_lz.srcs/sources_1/new/test_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_cnt
INFO: [VRFC 10-311] analyzing module test_wait_sig
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/zyh/joystick_lz/joystick_lz.srcs/sources_1/new/test_bentch_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/zyh/joystick_lz/joystick_lz.srcs/sources_1/new/joy_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shif_in_reg
INFO: [VRFC 10-311] analyzing module shif_out_reg
INFO: [VRFC 10-311] analyzing module joy_data
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/zyh/joystick_lz/joystick_lz.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/zyh/joystick_lz/joystick_lz.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto aada24dcd3844316af7ff887dc03342e --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bentch_control_behav xil_defaultlib.test_bentch_control xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.get_clk
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.joy_counter
Compiling module xil_defaultlib.shif_in_reg
Compiling module xil_defaultlib.shif_out_reg
Compiling module xil_defaultlib.joy_data
Compiling module xil_defaultlib.joystick
Compiling module xil_defaultlib.test_bentch_control
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bentch_control_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source E:/zyh/joystick_lz/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_control_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/zyh/joystick_lz/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_control_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Feb 08 22:15:06 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Feb 08 22:15:06 2015...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 772.766 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/zyh/joystick_lz/joystick_lz.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bentch_control_behav -key {Behavioral:sim_1:Functional:test_bentch_control} -tclbatch {test_bentch_control.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source test_bentch_control.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bentch_control_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 780.543 ; gain = 7.777
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Sun Feb 08 22:32:49 2015] Launched synth_1...
Run output will be captured here: E:/zyh/joystick_lz/joystick_lz.runs/synth_1/runme.log
[Sun Feb 08 22:32:49 2015] Launched impl_1...
Run output will be captured here: E:/zyh/joystick_lz/joystick_lz.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 829.047 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Sun Feb 08 22:37:52 2015] Launched synth_1...
Run output will be captured here: E:/zyh/joystick_lz/joystick_lz.runs/synth_1/runme.log
[Sun Feb 08 22:37:52 2015] Launched impl_1...
Run output will be captured here: E:/zyh/joystick_lz/joystick_lz.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 829.047 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Sun Feb 08 22:41:39 2015] Launched synth_1...
Run output will be captured here: E:/zyh/joystick_lz/joystick_lz.runs/synth_1/runme.log
[Sun Feb 08 22:41:39 2015] Launched impl_1...
Run output will be captured here: E:/zyh/joystick_lz/joystick_lz.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 829.047 ; gain = 0.000
open_run impl_1
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/zyh/joystick_lz/.Xil/Vivado-9484-PC201501051553/dcp/joystick.xdc]
Finished Parsing XDC File [E:/zyh/joystick_lz/.Xil/Vivado-9484-PC201501051553/dcp/joystick.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1058.129 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1058.129 ; gain = 0.000
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1149.328 ; gain = 320.281
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Sun Feb 08 22:45:51 2015] Launched impl_1...
Run output will be captured here: E:/zyh/joystick_lz/joystick_lz.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1505.895 ; gain = 0.000
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2014.4
  **** Build date : Nov 18 2014-18:09:44
    ** Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application


****** Xilinx hw_server v2014.4
  **** Build date : Nov 18 2014-18:09:44
    ** Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1505.895 ; gain = 0.000
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210274592702A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210274592702A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274592702A
set_property PROGRAM.FILE {E:/zyh/joystick_lz/joystick_lz.runs/impl_1/joystick.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {E:/zyh/joystick_lz/joystick_lz.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {E:/zyh/joystick_lz/joystick_lz.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/zyh/joystick_lz/joystick_lz.runs/impl_1/joystick.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-32] Done pin status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Sun Feb 08 22:52:14 2015] Launched synth_1...
Run output will be captured here: E:/zyh/joystick_lz/joystick_lz.runs/synth_1/runme.log
[Sun Feb 08 22:52:14 2015] Launched impl_1...
Run output will be captured here: E:/zyh/joystick_lz/joystick_lz.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1528.402 ; gain = 0.223
set_property PROBES.FILE {E:/zyh/joystick_lz/joystick_lz.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/zyh/joystick_lz/joystick_lz.runs/impl_1/joystick.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-32] Done pin status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1529.488 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/zyh/joystick_lz/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/zyh/joystick_lz/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module joy_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/zyh/joystick_lz/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/zyh/joystick_lz/joystick_lz.srcs/sources_1/imports/new/joystick.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_clk
INFO: [VRFC 10-311] analyzing module joystick
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/zyh/joystick_lz/joystick_lz.srcs/sources_1/new/test_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_cnt
INFO: [VRFC 10-311] analyzing module test_wait_sig
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/zyh/joystick_lz/joystick_lz.srcs/sources_1/new/test_bentch_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/zyh/joystick_lz/joystick_lz.srcs/sources_1/new/joy_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shif_in_reg
INFO: [VRFC 10-311] analyzing module shif_out_reg
INFO: [VRFC 10-311] analyzing module joy_data
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/zyh/joystick_lz/joystick_lz.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/zyh/joystick_lz/joystick_lz.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto aada24dcd3844316af7ff887dc03342e --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bentch_control_behav xil_defaultlib.test_bentch_control xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.get_clk
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.joy_counter
Compiling module xil_defaultlib.shif_in_reg
Compiling module xil_defaultlib.shif_out_reg
Compiling module xil_defaultlib.joy_data
Compiling module xil_defaultlib.joystick
Compiling module xil_defaultlib.test_bentch_control
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bentch_control_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source E:/zyh/joystick_lz/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_control_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/zyh/joystick_lz/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_control_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Feb 08 23:03:25 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Feb 08 23:03:25 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1529.488 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/zyh/joystick_lz/joystick_lz.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bentch_control_behav -key {Behavioral:sim_1:Functional:test_bentch_control} -tclbatch {test_bentch_control.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source test_bentch_control.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bentch_control_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 1529.488 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1576.590 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/zyh/joystick_lz/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/zyh/joystick_lz/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module joy_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/zyh/joystick_lz/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/zyh/joystick_lz/joystick_lz.srcs/sources_1/imports/new/joystick.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_clk
INFO: [VRFC 10-311] analyzing module joystick
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/zyh/joystick_lz/joystick_lz.srcs/sources_1/new/test_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_cnt
INFO: [VRFC 10-311] analyzing module test_wait_sig
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/zyh/joystick_lz/joystick_lz.srcs/sources_1/new/test_bentch_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/zyh/joystick_lz/joystick_lz.srcs/sources_1/new/joy_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shif_in_reg
INFO: [VRFC 10-311] analyzing module shif_out_reg
INFO: [VRFC 10-311] analyzing module joy_data
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/zyh/joystick_lz/joystick_lz.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/zyh/joystick_lz/joystick_lz.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto aada24dcd3844316af7ff887dc03342e --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bentch_control_behav xil_defaultlib.test_bentch_control xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
ERROR: [VRFC 10-29] joystick expects 7 arguments [E:/zyh/joystick_lz/joystick_lz.srcs/sources_1/new/test_bentch_control.sv:42]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/zyh/joystick_lz/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/zyh/joystick_lz/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module joy_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/zyh/joystick_lz/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/zyh/joystick_lz/joystick_lz.srcs/sources_1/imports/new/joystick.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_clk
INFO: [VRFC 10-311] analyzing module joystick
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/zyh/joystick_lz/joystick_lz.srcs/sources_1/new/test_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_cnt
INFO: [VRFC 10-311] analyzing module test_wait_sig
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/zyh/joystick_lz/joystick_lz.srcs/sources_1/new/test_bentch_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/zyh/joystick_lz/joystick_lz.srcs/sources_1/new/joy_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shif_in_reg
INFO: [VRFC 10-311] analyzing module shif_out_reg
INFO: [VRFC 10-311] analyzing module joy_data
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/zyh/joystick_lz/joystick_lz.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/zyh/joystick_lz/joystick_lz.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto aada24dcd3844316af7ff887dc03342e --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bentch_control_behav xil_defaultlib.test_bentch_control xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.get_clk
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.joy_counter
Compiling module xil_defaultlib.shif_in_reg
Compiling module xil_defaultlib.shif_out_reg
Compiling module xil_defaultlib.joy_data
Compiling module xil_defaultlib.joystick
Compiling module xil_defaultlib.test_bentch_control
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bentch_control_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source E:/zyh/joystick_lz/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_control_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3782319934 -regid "174679548_176449548_210592822_043" -xml E:/zyh/joystick_lz/joystick_lz.sim/sim_1/behav/xsim.dir/test_ben..."
    (file "E:/zyh/joystick_lz/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_control_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 09 00:21:45 2015...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1576.590 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/zyh/joystick_lz/joystick_lz.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bentch_control_behav -key {Behavioral:sim_1:Functional:test_bentch_control} -tclbatch {test_bentch_control.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source test_bentch_control.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bentch_control_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 1576.590 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1576.590 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/zyh/joystick_lz/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/zyh/joystick_lz/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module joy_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/zyh/joystick_lz/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/zyh/joystick_lz/joystick_lz.srcs/sources_1/imports/new/joystick.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_clk
INFO: [VRFC 10-311] analyzing module joystick
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/zyh/joystick_lz/joystick_lz.srcs/sources_1/new/test_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_cnt
INFO: [VRFC 10-311] analyzing module test_wait_sig
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/zyh/joystick_lz/joystick_lz.srcs/sources_1/new/test_bentch_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/zyh/joystick_lz/joystick_lz.srcs/sources_1/new/joy_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shif_in_reg
INFO: [VRFC 10-311] analyzing module shif_out_reg
INFO: [VRFC 10-311] analyzing module joy_data
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/zyh/joystick_lz/joystick_lz.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/zyh/joystick_lz/joystick_lz.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto aada24dcd3844316af7ff887dc03342e --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bentch_control_behav xil_defaultlib.test_bentch_control xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.get_clk
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.joy_counter
Compiling module xil_defaultlib.shif_in_reg
Compiling module xil_defaultlib.shif_out_reg
Compiling module xil_defaultlib.joy_data
Compiling module xil_defaultlib.joystick
Compiling module xil_defaultlib.test_bentch_control
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bentch_control_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source E:/zyh/joystick_lz/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_control_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/zyh/joystick_lz/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_control_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Feb 09 00:23:50 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 09 00:23:50 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1576.590 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/zyh/joystick_lz/joystick_lz.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bentch_control_behav -key {Behavioral:sim_1:Functional:test_bentch_control} -tclbatch {test_bentch_control.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source test_bentch_control.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1576.590 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bentch_control_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 1576.590 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Feb 09 00:26:43 2015] Launched synth_1...
Run output will be captured here: E:/zyh/joystick_lz/joystick_lz.runs/synth_1/runme.log
[Mon Feb 09 00:26:43 2015] Launched impl_1...
Run output will be captured here: E:/zyh/joystick_lz/joystick_lz.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1576.590 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 1576.590 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:E:/zyh/joystick_lz/joystick_lz.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/zyh/joystick_lz/joystick_lz.sim/sim_1/behav/test_bentch_control_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/zyh/joystick_lz/joystick_lz.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/zyh/joystick_lz/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/zyh/joystick_lz/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module joy_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/zyh/joystick_lz/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/zyh/joystick_lz/joystick_lz.srcs/sources_1/imports/new/joystick.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_clk
INFO: [VRFC 10-311] analyzing module joystick
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/zyh/joystick_lz/joystick_lz.srcs/sources_1/new/test_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_cnt
INFO: [VRFC 10-311] analyzing module test_wait_sig
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/zyh/joystick_lz/joystick_lz.srcs/sources_1/new/test_bentch_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/zyh/joystick_lz/joystick_lz.srcs/sources_1/new/joy_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shif_in_reg
INFO: [VRFC 10-311] analyzing module shif_out_reg
INFO: [VRFC 10-311] analyzing module joy_data
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/zyh/joystick_lz/joystick_lz.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/zyh/joystick_lz/joystick_lz.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto aada24dcd3844316af7ff887dc03342e --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bentch_control_behav xil_defaultlib.test_bentch_control xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.get_clk
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.joy_counter
Compiling module xil_defaultlib.shif_in_reg
Compiling module xil_defaultlib.shif_out_reg
Compiling module xil_defaultlib.joy_data
Compiling module xil_defaultlib.joystick
Compiling module xil_defaultlib.test_bentch_control
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bentch_control_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source E:/zyh/joystick_lz/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_control_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/zyh/joystick_lz/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_control_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Feb 09 00:27:36 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 09 00:27:36 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1576.590 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/zyh/joystick_lz/joystick_lz.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bentch_control_behav -key {Behavioral:sim_1:Functional:test_bentch_control} -tclbatch {test_bentch_control.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source test_bentch_control.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bentch_control_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 1576.590 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Feb 09 00:29:08 2015] Launched synth_1...
Run output will be captured here: E:/zyh/joystick_lz/joystick_lz.runs/synth_1/runme.log
[Mon Feb 09 00:29:08 2015] Launched impl_1...
Run output will be captured here: E:/zyh/joystick_lz/joystick_lz.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1585.199 ; gain = 0.000
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
[Mon Feb 09 00:32:53 2015] Launched impl_1...
Run output will be captured here: E:/zyh/joystick_lz/joystick_lz.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1585.199 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Feb 09 00:36:15 2015] Launched synth_1...
Run output will be captured here: E:/zyh/joystick_lz/joystick_lz.runs/synth_1/runme.log
[Mon Feb 09 00:36:15 2015] Launched impl_1...
Run output will be captured here: E:/zyh/joystick_lz/joystick_lz.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1585.199 ; gain = 0.000
set_property PROBES.FILE {E:/zyh/joystick_lz/joystick_lz.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/zyh/joystick_lz/joystick_lz.runs/impl_1/joystick.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-32] Done pin status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {E:/zyh/joystick_lz/joystick_lz.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/zyh/joystick_lz/joystick_lz.runs/impl_1/joystick.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-32] Done pin status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {E:/zyh/joystick_lz/joystick_lz.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/zyh/joystick_lz/joystick_lz.runs/impl_1/joystick.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-32] Done pin status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Feb 09 00:41:56 2015] Launched synth_1...
Run output will be captured here: E:/zyh/joystick_lz/joystick_lz.runs/synth_1/runme.log
[Mon Feb 09 00:41:56 2015] Launched impl_1...
Run output will be captured here: E:/zyh/joystick_lz/joystick_lz.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1585.199 ; gain = 0.000
set_property PROBES.FILE {E:/zyh/joystick_lz/joystick_lz.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/zyh/joystick_lz/joystick_lz.runs/impl_1/joystick.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-32] Done pin status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {E:/zyh/joystick_lz/joystick_lz.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/zyh/joystick_lz/joystick_lz.runs/impl_1/joystick.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-32] Done pin status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Feb 09 00:48:29 2015] Launched synth_1...
Run output will be captured here: E:/zyh/joystick_lz/joystick_lz.runs/synth_1/runme.log
[Mon Feb 09 00:48:29 2015] Launched impl_1...
Run output will be captured here: E:/zyh/joystick_lz/joystick_lz.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1585.199 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1585.199 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:E:/zyh/joystick_lz/joystick_lz.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/zyh/joystick_lz/joystick_lz.sim/sim_1/behav/test_bentch_control_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/zyh/joystick_lz/joystick_lz.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/zyh/joystick_lz/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/zyh/joystick_lz/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module joy_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/zyh/joystick_lz/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/zyh/joystick_lz/joystick_lz.srcs/sources_1/imports/new/joystick.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_clk
INFO: [VRFC 10-311] analyzing module joystick
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/zyh/joystick_lz/joystick_lz.srcs/sources_1/new/test_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_cnt
INFO: [VRFC 10-311] analyzing module test_wait_sig
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/zyh/joystick_lz/joystick_lz.srcs/sources_1/new/test_bentch_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/zyh/joystick_lz/joystick_lz.srcs/sources_1/new/joy_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shif_in_reg
INFO: [VRFC 10-311] analyzing module shif_out_reg
INFO: [VRFC 10-311] analyzing module joy_data
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/zyh/joystick_lz/joystick_lz.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/zyh/joystick_lz/joystick_lz.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto aada24dcd3844316af7ff887dc03342e --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bentch_control_behav xil_defaultlib.test_bentch_control xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.get_clk
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.joy_counter
Compiling module xil_defaultlib.shif_in_reg
Compiling module xil_defaultlib.shif_out_reg
Compiling module xil_defaultlib.joy_data
Compiling module xil_defaultlib.joystick
Compiling module xil_defaultlib.test_bentch_control
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bentch_control_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source E:/zyh/joystick_lz/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_control_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 102.863 ; gain = 0.016

    while executing
"webtalk_transmit -clientid 817148755 -regid "174679548_176449548_210592822_043" -xml E:/zyh/joystick_lz/joystick_lz.sim/sim_1/behav/xsim.dir/test_bent..."
    (file "E:/zyh/joystick_lz/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_control_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 09 00:50:24 2015...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1585.199 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/zyh/joystick_lz/joystick_lz.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bentch_control_behav -key {Behavioral:sim_1:Functional:test_bentch_control} -tclbatch {test_bentch_control.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source test_bentch_control.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bentch_control_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 1585.199 ; gain = 0.000
set_property PROBES.FILE {E:/zyh/joystick_lz/joystick_lz.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/zyh/joystick_lz/joystick_lz.runs/impl_1/joystick.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-32] Done pin status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {E:/zyh/joystick_lz/joystick_lz.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/zyh/joystick_lz/joystick_lz.runs/impl_1/joystick.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-32] Done pin status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1634.039 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb 09 00:54:21 2015...
