Time resolution is 1 ps
[IDLE] Resetting IO.
[START] Start button pressed.
[SEND] FPGA should be sending to CGRA now.
