# âš™ï¸ HSX Floating-Point Architecture

---

## ğŸ§­ Overview

The **HSX Virtual Machine (VM)** adopts a *hybrid floatingâ€‘point model* that prioritizes deterministic behavior and compact code for embedded targets (especially AVR microcontrollers).  
This document describes the rationale, architecture, and relationship between **f16 (binary16)** and **f32 (binary32)** usage within HSX.

---

## ğŸ“˜ Related Document
See also: [HSX_F16_GUIDE.md](HSX_F16_GUIDE.md)

---

## ğŸ§® Floatingâ€‘Point Layers

| Layer | Precision | Description |
|--------|-------------|-------------|
| **ISA / Register level** | f16 | Compact hardwareâ€‘neutral 16â€‘bit float |
| **C / Runtime compute layer** | f32 | Full 32â€‘bit precision for math libraries |
| **Storage / Communication** | f16 | Default format for HSX Value, FRAM, CAN |

---

## ğŸ”  ISA Design (VM-Level)

Current instruction set supports **only f16 natively**:

| Mnemonic | Description |
|-----------|--------------|
| `FADD Rd, Rs1, Rs2` | Add two f16 registers |
| `FSUB Rd, Rs1, Rs2` | Subtract two f16 registers |
| `FMUL Rd, Rs1, Rs2` | Multiply two f16 registers |
| `FDIV Rd, Rs1, Rs2` | Divide two f16 registers |
| `H2F Rd, Rs1` | Convert f16 â†’ f32 |
| `F2H Rd, Rs1` | Convert f32 â†’ f16 |

Each operation works on 16â€‘bit registers and assumes IEEEâ€‘754 binary16 semantics.

---

## ğŸ§© C Runtime Integration

When compiling from C/LLVM:

- All C `float` and `double` expressions are computed in **f32** precision.  
- HSX backend automatically inserts `H2F` and `F2H` conversions when moving between the VMâ€™s register file and runtime math functions.
- Functions such as `sin()`, `cos()`, `pow()`, etc., are resolved through a **softâ€‘float mathlib** or linked runtime (`libhsx_mathf32.a`).

Example:
```c
// C code
float y = sinf(x) + 0.5f;

// Lowered to pseudoâ€‘HSX
H2F R1, R2     ; promote f16 â†’ f32
CALL sinf
F2H R2, R1     ; demote result back to f16
```

---

## ğŸ§© Optional Future Extension: HSXâ€‘F32 Set

Planned as an optional architecture extension for STM32 / host VMs with native FPUs.

| Mnemonic | Description |
|-----------|--------------|
| `F32ADD`, `F32SUB`, `F32MUL`, `F32DIV` | Native 32â€‘bit ops |
| `FMAC32` | Fused multiplyâ€‘add |
| `F32CMP`, `F32ABS`, `F32NEG` | Comparison and unary ops |

ISA identification: `HSX-F32` extension bit in header.

---

## ğŸ§  Rationale Summary

| Factor | f16 (Current) | f32 (Extension) |
|---------|----------------|----------------|
| Memory footprint | âœ… half | âš™ï¸ 2Ã— |
| AVR compatibility | âœ… simple | âŒ heavy |
| Accuracy | âš ï¸ moderate (3â€“4 digits) | âœ… full (7 digits) |
| VM complexity | âœ… minimal | âš™ï¸ medium |
| LLVM backend effort | âœ… easy | âŒ higher |

---

## âœ… Decision Summary

| Decision | Status |
|-----------|---------|
| Keep f16-only ISA for core HSX | âœ… |
| Use f32 internally in mathlib | âœ… |
| Define F2H/H2F conversion ops | âœ… |
| Reserve future HSXâ€‘F32 extension | âš™ï¸ planned |

---

**Maintainer:** Hans Einar (HSX Project)  
**Updated:** 2025â€‘10â€‘04  
