Analysis & Synthesis report for cdma
Sat May 07 20:05:02 2016
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for oscilloscope:osc_ins|altsyncram:capturedVals_rtl_0|altsyncram_i0d1:auto_generated
 14. Parameter Settings for User Entity Instance: oscilloscope:osc_ins
 15. Parameter Settings for User Entity Instance: oscilloscope:osc_ins|VGA_Controller:VGA_ins
 16. Parameter Settings for Inferred Entity Instance: oscilloscope:osc_ins|altsyncram:capturedVals_rtl_0
 17. Parameter Settings for Inferred Entity Instance: Signal_generator:sig_ins|cdma:cdma_ins|lpm_add_sub:Add5
 18. Parameter Settings for Inferred Entity Instance: Signal_generator:sig_ins|cdma:cdma_ins|lpm_add_sub:Add7
 19. altsyncram Parameter Settings by Entity Instance
 20. Port Connectivity Checks: "oscilloscope:osc_ins|VGA_Controller:VGA_ins"
 21. Port Connectivity Checks: "Signal_generator:sig_ins|cdma:cdma_ins"
 22. Port Connectivity Checks: "Signal_generator:sig_ins"
 23. Post-Synthesis Netlist Statistics for Top Partition
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat May 07 20:05:02 2016      ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                      ; cdma                                       ;
; Top-level Entity Name              ; cdma_top                                   ;
; Family                             ; Cyclone IV GX                              ;
; Total logic elements               ; 476                                        ;
;     Total combinational functions  ; 449                                        ;
;     Dedicated logic registers      ; 265                                        ;
; Total registers                    ; 265                                        ;
; Total pins                         ; 35                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 64                                         ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total GXB Receiver Channel PCS     ; 0                                          ;
; Total GXB Receiver Channel PMA     ; 0                                          ;
; Total GXB Transmitter Channel PCS  ; 0                                          ;
; Total GXB Transmitter Channel PMA  ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CGX150DF31C7    ;                    ;
; Top-level entity name                                                      ; cdma_top           ; cdma               ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                               ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                           ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+---------+
; VGA_Controller.v                 ; yes             ; User Verilog HDL File        ; E:/mySpring16/DCSDI/UB LEARNS UPLOAD DOCS/CDMA/VGA_Controller.v        ;         ;
; Signal_generator.v               ; yes             ; User Verilog HDL File        ; E:/mySpring16/DCSDI/UB LEARNS UPLOAD DOCS/CDMA/Signal_generator.v      ;         ;
; oscilloscope.v                   ; yes             ; User Verilog HDL File        ; E:/mySpring16/DCSDI/UB LEARNS UPLOAD DOCS/CDMA/oscilloscope.v          ;         ;
; cdma_top.v                       ; yes             ; User Verilog HDL File        ; E:/mySpring16/DCSDI/UB LEARNS UPLOAD DOCS/CDMA/cdma_top.v              ;         ;
; cdma.v                           ; yes             ; User Verilog HDL File        ; E:/mySpring16/DCSDI/UB LEARNS UPLOAD DOCS/CDMA/cdma.v                  ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; aglobal150.inc                   ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_i0d1.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/mySpring16/DCSDI/UB LEARNS UPLOAD DOCS/CDMA/db/altsyncram_i0d1.tdf  ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/look_add.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altshift.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_02j.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/mySpring16/DCSDI/UB LEARNS UPLOAD DOCS/CDMA/db/add_sub_02j.tdf      ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 35               ;
; Total memory bits        ; 64               ;
;                          ;                  ;
; DSP block 9-bit elements ; 0                ;
;                          ;                  ;
; Maximum fan-out node     ; CLOCK_50~input   ;
; Maximum fan-out          ; 179              ;
; Total fan-out            ; 2087             ;
; Average fan-out          ; 2.66             ;
+--------------------------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                             ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                          ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------+--------------+
; |cdma_top                                 ; 449 (1)           ; 265 (0)      ; 64          ; 0            ; 0       ; 0         ; 0         ; 35   ; 0            ; |cdma_top                                                                                    ; work         ;
;    |Signal_generator:sig_ins|             ; 230 (0)           ; 171 (1)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cdma_top|Signal_generator:sig_ins                                                           ; work         ;
;       |cdma:cdma_ins|                     ; 230 (228)         ; 170 (170)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cdma_top|Signal_generator:sig_ins|cdma:cdma_ins                                             ; work         ;
;          |lpm_add_sub:Add5|               ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cdma_top|Signal_generator:sig_ins|cdma:cdma_ins|lpm_add_sub:Add5                            ; work         ;
;             |add_sub_02j:auto_generated|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cdma_top|Signal_generator:sig_ins|cdma:cdma_ins|lpm_add_sub:Add5|add_sub_02j:auto_generated ; work         ;
;          |lpm_add_sub:Add7|               ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cdma_top|Signal_generator:sig_ins|cdma:cdma_ins|lpm_add_sub:Add7                            ; work         ;
;             |add_sub_02j:auto_generated|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cdma_top|Signal_generator:sig_ins|cdma:cdma_ins|lpm_add_sub:Add7|add_sub_02j:auto_generated ; work         ;
;    |oscilloscope:osc_ins|                 ; 218 (142)         ; 94 (70)      ; 64          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cdma_top|oscilloscope:osc_ins                                                               ; work         ;
;       |VGA_Controller:VGA_ins|            ; 76 (76)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cdma_top|oscilloscope:osc_ins|VGA_Controller:VGA_ins                                        ; work         ;
;       |altsyncram:capturedVals_rtl_0|     ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cdma_top|oscilloscope:osc_ins|altsyncram:capturedVals_rtl_0                                 ; work         ;
;          |altsyncram_i0d1:auto_generated| ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cdma_top|oscilloscope:osc_ins|altsyncram:capturedVals_rtl_0|altsyncram_i0d1:auto_generated  ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; oscilloscope:osc_ins|altsyncram:capturedVals_rtl_0|altsyncram_i0d1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 1            ; 64           ; 1            ; 64   ; None ;
+----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+---------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                      ;
+------------------------------------------------------+--------------------------------------------------+
; Register name                                        ; Reason for Removal                               ;
+------------------------------------------------------+--------------------------------------------------+
; oscilloscope:osc_ins|ValforVGA[0,1]                  ; Stuck at VCC due to stuck port data_in           ;
; oscilloscope:osc_ins|ValforVGA[2]                    ; Stuck at GND due to stuck port data_in           ;
; Signal_generator:sig_ins|signal[1..15]               ; Stuck at GND due to stuck port data_in           ;
; Signal_generator:sig_ins|cdma:cdma_ins|out1[1]       ; Stuck at GND due to stuck port data_in           ;
; Signal_generator:sig_ins|cdma:cdma_ins|out[1]        ; Stuck at GND due to stuck port data_in           ;
; oscilloscope:osc_ins|oldValforVGA[2]                 ; Stuck at GND due to stuck port data_in           ;
; oscilloscope:osc_ins|oldValforVGA[0,1]               ; Stuck at VCC due to stuck port data_in           ;
; oscilloscope:osc_ins|ValforVGA[5]                    ; Stuck at VCC due to stuck port data_in           ;
; oscilloscope:osc_ins|ValforVGA[9]                    ; Stuck at GND due to stuck port data_in           ;
; oscilloscope:osc_ins|oldValforVGA[9]                 ; Stuck at GND due to stuck port data_in           ;
; oscilloscope:osc_ins|oldValforVGA[5]                 ; Stuck at VCC due to stuck port data_in           ;
; oscilloscope:osc_ins|ValforVGA[6]                    ; Stuck at GND due to stuck port data_in           ;
; oscilloscope:osc_ins|oldValforVGA[6]                 ; Stuck at GND due to stuck port data_in           ;
; oscilloscope:osc_ins|j[0]                            ; Merged with oscilloscope:osc_ins|j[1]            ;
; oscilloscope:osc_ins|ValforVGA[4,7,8]                ; Merged with oscilloscope:osc_ins|ValforVGA[3]    ;
; oscilloscope:osc_ins|oldValforVGA[3,4,7]             ; Merged with oscilloscope:osc_ins|oldValforVGA[8] ;
; oscilloscope:osc_ins|j[1]                            ; Stuck at GND due to stuck port data_in           ;
; Signal_generator:sig_ins|cdma:cdma_ins|despread1[0]  ; Stuck at GND due to stuck port data_in           ;
; Signal_generator:sig_ins|cdma:cdma_ins|despread[0]   ; Stuck at GND due to stuck port data_in           ;
; Signal_generator:sig_ins|cdma:cdma_ins|ndespread1[0] ; Stuck at GND due to stuck port data_in           ;
; Signal_generator:sig_ins|cdma:cdma_ins|ndespread[0]  ; Stuck at GND due to stuck port data_in           ;
; oscilloscope:osc_ins|i[6..31]                        ; Lost fanout                                      ;
; Total Number of Removed Registers = 67               ;                                                  ;
+------------------------------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                      ;
+------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; Register name                                  ; Reason for Removal        ; Registers Removed due to This Register                                              ;
+------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; oscilloscope:osc_ins|i[31]                     ; Lost Fanouts              ; oscilloscope:osc_ins|i[30], oscilloscope:osc_ins|i[29], oscilloscope:osc_ins|i[28], ;
;                                                ;                           ; oscilloscope:osc_ins|i[27], oscilloscope:osc_ins|i[26], oscilloscope:osc_ins|i[25], ;
;                                                ;                           ; oscilloscope:osc_ins|i[24], oscilloscope:osc_ins|i[23], oscilloscope:osc_ins|i[22], ;
;                                                ;                           ; oscilloscope:osc_ins|i[21], oscilloscope:osc_ins|i[20], oscilloscope:osc_ins|i[19], ;
;                                                ;                           ; oscilloscope:osc_ins|i[18], oscilloscope:osc_ins|i[17], oscilloscope:osc_ins|i[16], ;
;                                                ;                           ; oscilloscope:osc_ins|i[15], oscilloscope:osc_ins|i[14], oscilloscope:osc_ins|i[13], ;
;                                                ;                           ; oscilloscope:osc_ins|i[12], oscilloscope:osc_ins|i[11], oscilloscope:osc_ins|i[10], ;
;                                                ;                           ; oscilloscope:osc_ins|i[9], oscilloscope:osc_ins|i[8], oscilloscope:osc_ins|i[7],    ;
;                                                ;                           ; oscilloscope:osc_ins|i[6]                                                           ;
; Signal_generator:sig_ins|signal[1]             ; Stuck at GND              ; oscilloscope:osc_ins|ValforVGA[5], oscilloscope:osc_ins|ValforVGA[9],               ;
;                                                ; due to stuck port data_in ; oscilloscope:osc_ins|oldValforVGA[9], oscilloscope:osc_ins|oldValforVGA[5],         ;
;                                                ;                           ; oscilloscope:osc_ins|ValforVGA[6], oscilloscope:osc_ins|oldValforVGA[6]             ;
; Signal_generator:sig_ins|cdma:cdma_ins|out1[1] ; Stuck at GND              ; Signal_generator:sig_ins|cdma:cdma_ins|despread1[0],                                ;
;                                                ; due to stuck port data_in ; Signal_generator:sig_ins|cdma:cdma_ins|despread[0],                                 ;
;                                                ;                           ; Signal_generator:sig_ins|cdma:cdma_ins|ndespread1[0],                               ;
;                                                ;                           ; Signal_generator:sig_ins|cdma:cdma_ins|ndespread[0]                                 ;
; oscilloscope:osc_ins|ValforVGA[0]              ; Stuck at VCC              ; oscilloscope:osc_ins|oldValforVGA[0]                                                ;
;                                                ; due to stuck port data_in ;                                                                                     ;
; oscilloscope:osc_ins|ValforVGA[1]              ; Stuck at VCC              ; oscilloscope:osc_ins|oldValforVGA[1]                                                ;
;                                                ; due to stuck port data_in ;                                                                                     ;
; oscilloscope:osc_ins|ValforVGA[2]              ; Stuck at GND              ; oscilloscope:osc_ins|oldValforVGA[2]                                                ;
;                                                ; due to stuck port data_in ;                                                                                     ;
+------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 265   ;
; Number of registers using Synchronous Clear  ; 96    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 210   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |cdma_top|Signal_generator:sig_ins|cdma:cdma_ins|despread[2]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |cdma_top|Signal_generator:sig_ins|cdma:cdma_ins|despread1[2] ;
; 4:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |cdma_top|oscilloscope:osc_ins|j[6]                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |cdma_top|oscilloscope:osc_ins|j                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |cdma_top|oscilloscope:osc_ins|r_data                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for oscilloscope:osc_ins|altsyncram:capturedVals_rtl_0|altsyncram_i0d1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: oscilloscope:osc_ins ;
+----------------+--------------------+-----------------------------+
; Parameter Name ; Value              ; Type                        ;
+----------------+--------------------+-----------------------------+
; DivX           ; 10.0               ; Signed Float                ;
; Ttotal         ; 2.5E-05            ; Signed Float                ;
; pixelsH        ; 640.0              ; Signed Float                ;
; IncPixX        ; 0.05               ; Signed Float                ;
; DivY           ; 8.0                ; Signed Float                ;
; Atotal         ; 16.0               ; Signed Float                ;
; pixelsV        ; 480.0              ; Signed Float                ;
; IncPixY        ; 0.0334029227557411 ; Signed Float                ;
; Amp            ; 2.0                ; Signed Float                ;
; Apixels        ; 60                 ; Signed Integer              ;
; nc             ; 1                  ; Signed Integer              ;
; nf             ; 1                  ; Signed Integer              ;
+----------------+--------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: oscilloscope:osc_ins|VGA_Controller:VGA_ins ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; hori_line      ; 800   ; Signed Integer                                                  ;
; hori_back      ; 48    ; Signed Integer                                                  ;
; hori_front     ; 16    ; Signed Integer                                                  ;
; vert_line      ; 525   ; Signed Integer                                                  ;
; vert_back      ; 33    ; Signed Integer                                                  ;
; vert_front     ; 10    ; Signed Integer                                                  ;
; H_sync_cycle   ; 96    ; Signed Integer                                                  ;
; V_sync_cycle   ; 2     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: oscilloscope:osc_ins|altsyncram:capturedVals_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                 ;
; WIDTH_A                            ; 1                    ; Untyped                                 ;
; WIDTHAD_A                          ; 6                    ; Untyped                                 ;
; NUMWORDS_A                         ; 64                   ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                 ;
; WIDTHAD_B                          ; 6                    ; Untyped                                 ;
; NUMWORDS_B                         ; 64                   ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_i0d1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Signal_generator:sig_ins|cdma:cdma_ins|lpm_add_sub:Add5 ;
+------------------------+---------------+-----------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                            ;
+------------------------+---------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 2             ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED      ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT       ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                         ;
; LPM_PIPELINE           ; 0             ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5             ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0             ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5             ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1             ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                         ;
; USE_WYS                ; OFF           ; Untyped                                                         ;
; STYLE                  ; FAST          ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_02j   ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                  ;
+------------------------+---------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Signal_generator:sig_ins|cdma:cdma_ins|lpm_add_sub:Add7 ;
+------------------------+---------------+-----------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                            ;
+------------------------+---------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 2             ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED      ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT       ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                         ;
; LPM_PIPELINE           ; 0             ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5             ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0             ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5             ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1             ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                         ;
; USE_WYS                ; OFF           ; Untyped                                                         ;
; STYLE                  ; FAST          ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_02j   ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                  ;
+------------------------+---------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                               ;
+-------------------------------------------+----------------------------------------------------+
; Name                                      ; Value                                              ;
+-------------------------------------------+----------------------------------------------------+
; Number of entity instances                ; 1                                                  ;
; Entity Instance                           ; oscilloscope:osc_ins|altsyncram:capturedVals_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                          ;
;     -- WIDTH_A                            ; 1                                                  ;
;     -- NUMWORDS_A                         ; 64                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 64                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
+-------------------------------------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "oscilloscope:osc_ins|VGA_Controller:VGA_ins"                                                                                                                                         ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; vga_clk ; Input ; Warning  ; Input port expression (17 bits) is wider than the input port (1 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Signal_generator:sig_ins|cdma:cdma_ins"                                                                                                                                    ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                               ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_rec  ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (4 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND. ;
; data_rec1 ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (4 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND. ;
; signal_tx ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Signal_generator:sig_ins"                                                                                                         ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                      ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; data_rec  ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "data_rec[3..1]" have no fanouts  ;
; data_rec1 ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "data_rec1[3..1]" have no fanouts ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 35                          ;
; cycloneiii_ff         ; 265                         ;
;     ENA               ; 114                         ;
;     ENA SCLR          ; 96                          ;
;     plain             ; 55                          ;
; cycloneiii_lcell_comb ; 450                         ;
;     arith             ; 235                         ;
;         2 data inputs ; 233                         ;
;         3 data inputs ; 2                           ;
;     normal            ; 215                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 16                          ;
;         2 data inputs ; 30                          ;
;         3 data inputs ; 47                          ;
;         4 data inputs ; 121                         ;
; cycloneiii_ram_block  ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 3.89                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Sat May 07 20:04:34 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cdma -c cdma
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: VGA_Controller
Info (12021): Found 1 design units, including 1 entities, in source file signal_generator.v
    Info (12023): Found entity 1: Signal_generator
Info (12021): Found 1 design units, including 1 entities, in source file oscilloscope.v
    Info (12023): Found entity 1: oscilloscope
Info (12021): Found 1 design units, including 1 entities, in source file cdma_top.v
    Info (12023): Found entity 1: cdma_top
Info (12021): Found 1 design units, including 1 entities, in source file cdma.v
    Info (12023): Found entity 1: cdma
Info (12127): Elaborating entity "cdma_top" for the top level hierarchy
Info (12128): Elaborating entity "Signal_generator" for hierarchy "Signal_generator:sig_ins"
Info (12128): Elaborating entity "cdma" for hierarchy "Signal_generator:sig_ins|cdma:cdma_ins"
Info (12128): Elaborating entity "oscilloscope" for hierarchy "oscilloscope:osc_ins"
Warning (10230): Verilog HDL assignment warning at oscilloscope.v(51): truncated value with size 64 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at oscilloscope.v(75): truncated value with size 17 to match size of target (1)
Warning (10646): Verilog HDL Event Control warning at oscilloscope.v(109): posedge or negedge of vector "iVGA_CLK" depends solely on its least-significant bit
Warning (10230): Verilog HDL assignment warning at oscilloscope.v(114): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at oscilloscope.v(130): truncated value with size 32 to match size of target (7)
Warning (10646): Verilog HDL Event Control warning at oscilloscope.v(141): posedge or negedge of vector "iVGA_CLK" depends solely on its least-significant bit
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "oscilloscope:osc_ins|VGA_Controller:VGA_ins"
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(74): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(76): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(96): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(99): truncated value with size 32 to match size of target (11)
Warning (276027): Inferred dual-clock RAM node "oscilloscope:osc_ins|capturedVals_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "oscilloscope:osc_ins|capturedVals_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 2 megafunctions from design logic
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Signal_generator:sig_ins|cdma:cdma_ins|Add5"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Signal_generator:sig_ins|cdma:cdma_ins|Add7"
Info (12130): Elaborated megafunction instantiation "oscilloscope:osc_ins|altsyncram:capturedVals_rtl_0"
Info (12133): Instantiated megafunction "oscilloscope:osc_ins|altsyncram:capturedVals_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i0d1.tdf
    Info (12023): Found entity 1: altsyncram_i0d1
Info (12130): Elaborated megafunction instantiation "Signal_generator:sig_ins|cdma:cdma_ins|lpm_add_sub:Add5"
Info (12133): Instantiated megafunction "Signal_generator:sig_ins|cdma:cdma_ins|lpm_add_sub:Add5" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "2"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_02j.tdf
    Info (12023): Found entity 1: add_sub_02j
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 26 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 519 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 30 output pins
    Info (21061): Implemented 483 logic cells
    Info (21064): Implemented 1 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 753 megabytes
    Info: Processing ended: Sat May 07 20:05:02 2016
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:44


