*********************************************************************************
Commit: 098480e8b8ba505cf154c9bed8cb8004fe71bee6 
*********************************************************************************

[PlatformPkg]

  Revert "Optimize binary size in BaseCpuInfoFruLib & PeiVrFruLib"
  
  This reverts commit 34a6fb30621ea100fea468b7aae34f0d2cb9df36.
  
  Mon Mar 21 19:30:44 2022 +0800
  Original commit hash: 2a024bc259f272348c11f3a61ac78c710d9333a0
  
  AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
  ClientOneSiliconPkg/Fru/AdlCpu/Include/CpuGenInfo.h
  ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.inf
  ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: ce2d53eb160d9416b65e83a8ae8d29cdb64af319 
*********************************************************************************

[PlatformPkg]

  Revert "RPL: Update VR parameters as per VR Spec WW08'22"
  
  This reverts commit 4d742e6f2a69da5165ec7ba72fe9ee4329ea1571.
  
  Mon Mar 21 19:29:41 2022 +0800
  Original commit hash: fa7ca71691a7f25b5b4ae3fdda8cf303629589f2
  
  AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
  AlderLakePlatSamplePkg/Setup/CpuSetup.uni
  ClientOneSiliconPkg/Fru/AdlCpu/Include/Register/SaRegsHostBridge.h
  ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 8e850e0d2f818e6346dac76725766cbcc783cf94 
*********************************************************************************

[SiliconPkg]

  Revert "[RPLSBGA] Update the IsSbgaSkuSupported () for the RPLSBGA support"
  
  This reverts commit f2acd1f5bdb349d17a0fb68893f21df9919c06c1.
  
  Mon Mar 21 19:29:38 2022 +0800
  Original commit hash: 6e30b97d316b32bbf282f1b3ffd2154e00fef39b
  
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: a05e059cdb726849545fa9886b7e392269d3bcde 
*********************************************************************************

[SiliconPkg]

  Revert "[ise][15010845003][ADL-S ADL-P ADL-M | All] Save RxDFE per SAGV point in MRC save data"
  
  This reverts commit ed80eb2e88bc31ba01e6b6ca4eebe91b05e13048.
  
  Mon Mar 21 19:29:31 2022 +0800
  Original commit hash: 7130792ee7e71c07a942b207827a7caa54206d84
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: f3e69192cb8c2a69b86348c9d76e04145cb74f68 
*********************************************************************************

[SiliconPkg]

  Revert "[ise][15010868521][ADL-S ADL-P | DDR5] Disable the Tx period retraining for each SAGV point before training starts."
  
  This reverts commit 270fd0940af03fb9d86ca194cec5827e40be3c37.
  
  Mon Mar 21 19:29:26 2022 +0800
  Original commit hash: 7360c048930b4c43642af97565e5efb3ee589b0c
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 6c7944f2a0b89a38b5531204128714574cdea575 
*********************************************************************************

[PlatformPkg]

  Optimize binary size in BaseCpuInfoFruLib & PeiVrFruLib
  -- Isolate ADLS/ADLP/ADLN/ADLM/RPLP/RPLS relative code by checking Pcd.
  -- Correct Restricted tag for RPLP/RPLS
  
  Hsd-es-id: 15010739212
  Change-Id: I423458b9bba4b911d3c9f05e5ffd4f2ef0d04b30
  Original commit hash: 34a6fb30621ea100fea468b7aae34f0d2cb9df36
  
  AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
  ClientOneSiliconPkg/Fru/AdlCpu/Include/CpuGenInfo.h
  ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.inf
  ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: a3e10a6c1e0beeb87eec073f4bb9adfd4dc034e4 
*********************************************************************************

[CPU]

  RPL: Fix system reboot after every G3
  
  This patch is totally decoupling the FVM feature & IFWI Strap bit 19.
  For BIOS, don't rely on IFWI strap bit 19 for FVM feature control. BIOS
  can check the CPU type & IMVP version to decide whether should program
  the IccLimit (ignore IFWI strap bit19 value).
  
  With above change can avoid any reset caused by strap mismatch.
  
  Hsd-es-id: 1309629699
  Change-Id: I31adb3db80412e02ae5df83c82bbc36640065901
  Original commit hash: 581f1bc6f49596c74b5bcda410b4e3bfbd14c8ab
  
  ClientOneSiliconPkg/Cpu/IncludePrivate/Library/PeiCpuInitFruLib.h
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
  ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: strap

*********************************************************************************
Commit: 105ad322f6bd6a6c0f04061694088b5e9e47a45f 
*********************************************************************************

[PlatformPkg]

  Enable Storage D3 hot option for desktop sku
  
  previously D3 Hot option for storage device is only
  available for mobile sku, now expose this option also
  for desktop sku
  
  Hsd-es-id: 15010842379
  Change-Id: Icbb74d2e7ac108aeae970bb277adb502d8fd7a8c
  Original commit hash: 920e1b8eaa258c9beec443711728bcd224c2cb33
  
  AlderLakePlatSamplePkg/Setup/AcpiSetup.hfr
  AlderLakePlatSamplePkg/Setup/PlatformSetup.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: ab5c86190335def5b07d4f02d45a3dce2b96524e 
*********************************************************************************

[SiliconPkg]

  [ADL-S | OC | DDR5] Use large LoopCount at critical training steps for OverClock
  
  [Issues]
  At high-speed OverClock, some training steps are not stable.
  When prior training steps show good results, but it's not stable,
  such results might mislead later trainings. Evetuanlly,
  it's hard to find which step introduce the failure.
  
  LoopCount of some training steps are 10 or even smaller. It's
  too small when system is trained at OverClock.
  
  [Resolution]
  Change LoopCount to 17 or 19 at some critical training steps.
  The training might become slower than before, but training can get
  more stable results.
  
  Hsd-es-id: 15010748066
  Change-Id: I49a8eb37d67caa22638c8862e625ba88ef92ec8d
  Original commit hash: 6d5e16d7438d78d0bb6a8afd5ecc1024ab3845f6
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: c771d922c65f80cbbc6679592dbc4efa40f9baa5 
*********************************************************************************

[SiliconPkg]

  [ise][15010722692][ADL-M ADL-P | LP4 LP5] RDMPR 2D Boot time Optimization
  
  [Feature Description]
  Change the RDMPR step size to 2(previously 1) during vref 2D sweep.
  
  [Resolution]
  Change the RDMPR step size to 2(previously 1) during vref 2D sweep.
  Additional Change: Enable RDMPR per bit for LP4 4267MT
  
  [Impacted Area]
  RDMPR
  
  [Register Impacted]
  PHY
  
  Hsd-es-id: 15010722692
  Change-Id: Ic4f57499923103ec74446ed19a5e977afe1c8144
  Original commit hash: 51f8c143225e0611829993ab0f02df1546f265f0
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 9410c7c242bce95771abfb5990bd8e6305980495 
*********************************************************************************

[SiliconPkg]

  [RPL] Optimize SA PCIe Init to use Code-Execution delays in-place of polling for Hardware Events.
  
  Hsd-es-id: 16015347418
  Change-Id: Ib1c8ec517668b327030d209e8f2a712d690e9de4
  Original commit hash: d9bcf4034dce6784d12c706f336bc9c44c33084f
  
  AlderLakeFspPkg/AlderLakeFspPkg.dsc
  ClientOneSiliconPkg/Fru/AdlCpu/PeiLib.dsc
  ClientOneSiliconPkg/Include/CpuPcieHob.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieRpInitLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.inf
  ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c
  ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.inf
  ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitFsp.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: hardware

*********************************************************************************
Commit: ad8da27fe4604330c35a672c590bcc04de0ff8e0 
*********************************************************************************

[BoardPkg]

  Enlarge internal debug build FSPM size from 0x140000 to 0x00150000
  
  ADLP/RPLP FSPM Debug build FV is 99% full which is blocking several MRC patches to be submitted, need to enlarge FSPM size from 0x140000 to 0x00150000 for internal BIOS to reserve enough space for future extension, reduce FSPS from 0xB0000 to 0xA0000 to keep FSPT address under UINT32.
  Still keep FSPM debug build external as 0x140000 to prevent customer impact
  
  Hsd-es-id: 15010784602
  Change-Id: Id6de4693238978497f19810b27ccbafcc2c3a373
  Original commit hash: 3412c42b0a01c71da7466f457233308f10d41309
  
  AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
  AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
  AlderLakeFspPkg/AlderLakeFspPkg.fdf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal
  --Commit Message Contains Key Word: future

*********************************************************************************
Commit: b9558b589ac86dbcf780e1a8e2a484ef23c9fd88 
*********************************************************************************

[SiliconPkg]

  [ise][15010723385][ADL-P ADL-M | LP5] Optimize runtime for Command voltage centering training.
  
  [Issue]
  Command Voltage Centering training consuming more run time.
  
  [RootCause]
  The step size is set to 2 to sweep the range.
  We have big command voltage margin sweep range, with step size 2, time getting consumed is more.
  
  [Resolution]
  Increase step size to 8 to reduce runtime since command voltage margins are large for LP5.
  
  [Impacted Area]
  ADL-P ADL-M | LP5
  
  [Registers impacted]
  MC [ ] Phy [x] Both [ ]
  
  Hsd-es-id: 15010723385
  Change-Id: I8ee01122d1988bd554dc9bf08ea172f389cb0632
  Original commit hash: 3ca8bd97616f66ec8f5a5b53550be01b0881cba5
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: c1faf41fdaad918194d4300163e99834e6c01f04 
*********************************************************************************

[SiliconPkg]

  [ise][ADL-M ADL-P | LP5] Optimize RunTime of Early Write Timing Centering 2D Training
  
  [Issue]
  Early Write Timing Centering 2D taking more time during boot.
  
  [RootCause]
  -> EWTC-2D is using WrTLp5 parameter for 1D sweep for each Vref
  -> WrTLp5 uses full range 0-1023 to find the eye. It is very large range for 2D Training.
  This takes longer runtime during boot.
  [Resolution]
  -> Instead of WrTLp5, use WrT param for EWTC-2D.
  -> WrT uses -31 to +31 offset from initial center point
  
  [Other Change]
  -> Increase stepsize to 2 for WrTLp5 (Weak Write Timing Centering)
  
  [Impacted Area]
  ADL-P ADL-M | LP5
  
  [Registers impacted]
  MC [ ] Phy [x] Both [ ]
  
  Hsd-es-id: 15010718732
  Change-Id: Ib495d469e649d477edb09991b91a2f907da5b92e
  Original commit hash: c05f2fb8a953d0935616a3de454e279411b7142a
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: a290247e4414fc362fdb97631ea5b54c656774f1 
*********************************************************************************

[BoardPkg], [PlatformPkg], [CPU]

  Revert "[RPL] Integrate Bios Guard Module 0xB8 (2.0.184) for RPL"
  
  This reverts commit 93abe05d77ddb737f49565adb1e722122b46ae51.
  
  The original code will cause device hung at postcode 0036 if
  enable HSTI in IFWI.
  
  Hsd-es-id: 16015903978
  Change-Id: I2c569c187b908bc1bf35f8cf50fe3db47a61b7a7
  Original commit hash: ed73c7049ef84b51eca9fe65244ef61abf8ee0be
  
  AlderLakeBoardPkg/BoardPkg.fdf
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
  AlderLakePlatSamplePkg/PlatformPkg.dec
  ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 87a878a4d27d429a685d90bd3f86a99f324310a9 
*********************************************************************************

[BoardPkg], [ASL], [PlatformPkg]

  ClientOneSiliconPkg/Fru : BIOS ACPI code will suppress PCIe device 25-28,
  if they are not supported
  
  PCH PCIe device 25-28 are suppressed for ADL-P/M/N SKUs, as they are
  supported only for S SKUs
  
  Hsd-es-id: 16015799200
  Change-Id: I325dcdebbd6e30f350d0559c992a6089a9a3993c
  Original commit hash: f17e34d163723ff9a7691cf5735106991a60dd9e
  
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PchRpPxsxWrapper.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WwanFlash.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Vmd.asl
  AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
  ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/PcieAdl.asl
  ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/Vmd.asl
  ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: b292e05a886a847099deb9f2d019973b3ded913b 
*********************************************************************************

[BoardPkg], [ASL], [PlatformPkg]

  Revert "[ADL] The PCI DEVICE 26 configuration are different between ADL-S and "ADL-M/ADL-P/ADL-N""
  
  This reverts commit 9b06ac7255efa11b8895d2ec522b63d8302decc5.
  
  Reverting this commit as this change caused a regression "While waking from S3 cycle SUT is restarting"
  
  Hsd-es-id: 16015848312
  Change-Id: I17ae7f1f62080494a8dcc512bc14dd9caffd14d1
  Original commit hash: 0f18d28623b5d3c0380294ca1fc5e3d323fd0388
  
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PchRpPxsxWrapper.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WwanFlash.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Vmd.asl
  AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
  ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/PcieAdl.asl
  ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/Vmd.asl
  ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 1b2f6116a4d9f00546c9b4f311b172f9fe66885c 
*********************************************************************************

[SiliconPkg]

  [ise][ADL-M | LP4 LP5] MRC cke configuration change for parts less than 9W TDP
  
  [Feature Description]
  Update on top of Mrc 3.115
  Perf team requested to update max_pwdn_idle_counter  for 9W and less TDP parts
  9W or less TDP parts -> Program pm_adaptive_cke_0_0_0_mchbar.max_pdwn_idle_counter to 1280 for ADL-M
  
  [Resolution]
  Update the CSR value as the feature description
  
  [Other Change]
  Skip programming of SpidLowPowerCtl.Bits.powerdown_latency = 0 while disabling LpMode
  
  [Impacted Area]:
  ADL-M LP5 LP4
  
  [Registers impacted]
  MC [x] PHY [] Both []
  
  internal only:
  
  Hsd-es-id: 16015768473
  Change-Id: Ia80073a5a3d18f51501eb73c570ff6cac54f9ac4
  Original commit hash: 1a5127dd5bbb603297b2899048ab1e666f96ca8f
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 883cfadcd0de5411e8ecdd4d75a517ac99b21be1 
*********************************************************************************

[PlatformPkg]

  AlderLakePlatSamplePkg/WifiConnectionManager: Insert a check to bypass the NiC clean that assers when theres only 1 NiC in the list.
  
  This assert occurs in PBA OCR WLAN flows due to AMT only passing the one NiC.
  
  Hsd-es-id: 16015883075
  Change-Id: I7cdfb877f2d9419c98e19c290918a2a8dbe75d5c
  Original commit hash: 6f6626fa50e509fc1f5935e78cd30bad11870e12
  
  AlderLakePlatSamplePkg/Features/Amt/WifiProfileSync/WifiProfileSync.c
  AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrDriver.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: bypass

*********************************************************************************
Commit: 8b1c576cd3aafdd49cf315fbf66a50b19bb84c3a 
*********************************************************************************

[BoardPkg], [PlatformPkg], [CPU]

  Revert "Revert "[RPL] Integrate Bios Guard Module 0xB8 (2.0.184) for RPL""
  
  This reverts commit 81426f26db0521a68a983b82aa777a0bb53d6b38.
  
  Change-Id: Ie1f3c56288a2d3e248e50ff573801ea59de3bd30
  Original commit hash: 76af75dc9702999b68b0b30d1a28be0542bdbb55
  
  AlderLakeBoardPkg/BoardPkg.fdf
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
  AlderLakePlatSamplePkg/PlatformPkg.dec
  ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: e52b3280a9079db8006486b423746858be619ce0 
*********************************************************************************

[SiliconPkg]

  Revert "Fix inappropriate external tag"
  
  This reverts commit 8e33273bc3d853b9d02df916f790c884c64a9630.
  
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/HdaSocLib/HdaSocLib.c
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchSmbus.c

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert
################################################################################

Report Summary: Backstop found 21 suspect commits for review 

Warnings Found:
  Commit: 098480e    --Commit Message Contains Key Word: revert
  Commit: ce2d53e    --Commit Message Contains Key Word: revert
  Commit: 8e850e0    --Commit Message Contains Key Word: revert
  Commit: a05e059    --Commit Message Contains Key Word: revert
  Commit: f3e6919    --Commit Message Contains Key Word: revert
  Commit: 6c7944f    --Commit Message Contains Key Word: restricted
  Commit: a3e10a6    --Commit Message Contains Key Word: strap
  Commit: 105ad32    --Commit Message Contains Key Word: sku
  Commit: ab5c861    --Commit Message Contains Key Word: step
  Commit: c771d92    --Commit Message Contains Key Word: step
  Commit: 9410c7c    --Commit Message Contains Key Word: hardware
  Commit: ad8da27    --Commit Message Contains Key Word: internal
  Commit: ad8da27    --Commit Message Contains Key Word: future
  Commit: b9558b5    --Commit Message Contains Key Word: step
  Commit: c1faf41    --Commit Message Contains Key Word: step
  Commit: a290247    --Commit Message Contains Key Word: revert
  Commit: 87a878a    --Commit Message Contains Key Word: sku
  Commit: b292e05    --Commit Message Contains Key Word: revert
  Commit: 1b2f611    --Commit Message Contains Key Word: internal
  Commit: 883cfad    --Commit Message Contains Key Word: bypass
  Commit: 8b1c576    --Commit Message Contains Key Word: revert
  Commit: e52b328    --Commit Message Contains Key Word: revert
