strict digraph "" {
	node [label="\N"];
	"1679:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f44f6bbd990>",
		fillcolor=turquoise,
		label="1679:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1680:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6bbda10>",
		fillcolor=springgreen,
		label="1680:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1679:BL" -> "1680:IF"	 [cond="[]",
		lineno=None];
	"1681:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6bb5690>",
		fillcolor=firebrick,
		label="1681:NS
wr_info_pointer <= 6'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6bb5690>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_1678:AL"	 [def_var="['wr_info_pointer']",
		label="Leaf_1678:AL"];
	"1681:NS" -> "Leaf_1678:AL"	 [cond="[]",
		lineno=None];
	"1685:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6bbdfd0>",
		fillcolor=firebrick,
		label="1685:NS
wr_info_pointer <= #Tp rd_info_pointer;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6bbdfd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1685:NS" -> "Leaf_1678:AL"	 [cond="[]",
		lineno=None];
	"1683:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b75c90>",
		fillcolor=firebrick,
		label="1683:NS
wr_info_pointer <= #Tp wr_info_pointer + 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b75c90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1683:NS" -> "Leaf_1678:AL"	 [cond="[]",
		lineno=None];
	"1680:IF" -> "1681:NS"	 [cond="['rst']",
		label=rst,
		lineno=1680];
	"1682:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6bbda90>",
		fillcolor=springgreen,
		label="1682:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1680:IF" -> "1682:IF"	 [cond="['rst']",
		label="!(rst)",
		lineno=1680];
	"1678:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f44f6bb55d0>",
		clk_sens=True,
		fillcolor=gold,
		label="1678:AL",
		sens="['clk', 'rst']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rd_info_pointer', 'reset_mode', 'initialize_memories', 'wr_info_pointer', 'rst', 'info_full', 'write_length_info']"];
	"1678:AL" -> "1679:BL"	 [cond="[]",
		lineno=None];
	"1684:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6bbdf10>",
		fillcolor=springgreen,
		label="1684:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1684:IF" -> "1685:NS"	 [cond="['reset_mode']",
		label=reset_mode,
		lineno=1684];
	"1682:IF" -> "1683:NS"	 [cond="['write_length_info', 'info_full', 'initialize_memories']",
		label="(write_length_info & ~info_full | initialize_memories)",
		lineno=1682];
	"1682:IF" -> "1684:IF"	 [cond="['write_length_info', 'info_full', 'initialize_memories']",
		label="!((write_length_info & ~info_full | initialize_memories))",
		lineno=1682];
}
