{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1505317017010 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1505317017010 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 13 17:36:55 2017 " "Processing started: Wed Sep 13 17:36:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1505317017010 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1505317017010 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2_KB_TB -c Lab2_KB_TB " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2_KB_TB -c Lab2_KB_TB" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1505317017010 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1505317020100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_kb_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab2_kb_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab2_KB_TB-sim " "Found design unit 1: Lab2_KB_TB-sim" {  } { { "Lab2_KB_TB.vhd" "" { Text "H:/TSIU03/Lab2/Bueno/Lab2_KB_TB.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1505317021530 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab2_KB_TB " "Found entity 1: Lab2_KB_TB" {  } { { "Lab2_KB_TB.vhd" "" { Text "H:/TSIU03/Lab2/Bueno/Lab2_KB_TB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1505317021530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1505317021530 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab2_KB_TB " "Elaborating entity \"Lab2_KB_TB\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1505317021930 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LEDR Lab2_KB_TB.vhd(11) " "Verilog HDL or VHDL warning at Lab2_KB_TB.vhd(11): object \"LEDR\" assigned a value but never read" {  } { { "Lab2_KB_TB.vhd" "" { Text "H:/TSIU03/Lab2/Bueno/Lab2_KB_TB.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1505317021940 "|Lab2_KB_TB"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEX7 Lab2_KB_TB.vhd(12) " "Verilog HDL or VHDL warning at Lab2_KB_TB.vhd(12): object \"HEX7\" assigned a value but never read" {  } { { "Lab2_KB_TB.vhd" "" { Text "H:/TSIU03/Lab2/Bueno/Lab2_KB_TB.vhd" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1505317021940 "|Lab2_KB_TB"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEX6 Lab2_KB_TB.vhd(12) " "Verilog HDL or VHDL warning at Lab2_KB_TB.vhd(12): object \"HEX6\" assigned a value but never read" {  } { { "Lab2_KB_TB.vhd" "" { Text "H:/TSIU03/Lab2/Bueno/Lab2_KB_TB.vhd" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1505317021940 "|Lab2_KB_TB"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "Lab2_KB_TB.vhd(24) " "VHDL warning at Lab2_KB_TB.vhd(24): synthesis ignores all but the first waveform" {  } { { "Lab2_KB_TB.vhd" "" { Text "H:/TSIU03/Lab2/Bueno/Lab2_KB_TB.vhd" 24 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "" 0 -1 1505317021940 "|Lab2_KB_TB"}
{ "Error" "EVRFX_VHDL_WAIT_W_O_UNTIL" "Lab2_KB_TB.vhd(28) " "VHDL Wait Statement error at Lab2_KB_TB.vhd(28): Wait Statement must contain condition clause with UNTIL keyword" {  } { { "Lab2_KB_TB.vhd" "" { Text "H:/TSIU03/Lab2/Bueno/Lab2_KB_TB.vhd" 28 0 0 } }  } 0 10533 "VHDL Wait Statement error at %1!s!: Wait Statement must contain condition clause with UNTIL keyword" 0 0 "" 0 -1 1505317021950 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1 1505317021950 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "360 " "Peak virtual memory: 360 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1505317022920 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 13 17:37:02 2017 " "Processing ended: Wed Sep 13 17:37:02 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1505317022920 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1505317022920 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1505317022920 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1505317022920 ""}
