
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace

The system cannot find the file specified.

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/matia/lab_4/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/matia/Final_Project_Demo/Final_Project_Demo.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0.dcp' for cell 'design_1_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/matia/Final_Project_Demo/Final_Project_Demo.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_0/design_1_axi_bram_ctrl_0_bram_0.dcp' for cell 'design_1_i/axi_bram_ctrl_0_bram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/matia/Final_Project_Demo/Final_Project_Demo.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/matia/Final_Project_Demo/Final_Project_Demo.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.dcp' for cell 'design_1_i/buttons'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/matia/Final_Project_Demo/Final_Project_Demo.srcs/sources_1/bd/design_1/ip/design_1_led_ip_0_0/design_1_led_ip_0_0.dcp' for cell 'design_1_i/led_ip'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/matia/Final_Project_Demo/Final_Project_Demo.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/matia/Final_Project_Demo/Final_Project_Demo.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_processing_system7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/matia/Final_Project_Demo/Final_Project_Demo.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/switches'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/matia/Final_Project_Demo/Final_Project_Demo.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/processing_system7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/matia/Final_Project_Demo/Final_Project_Demo.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/matia/Final_Project_Demo/Final_Project_Demo.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/matia/Final_Project_Demo/Final_Project_Demo.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2.dcp' for cell 'design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/matia/Final_Project_Demo/Final_Project_Demo.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3.dcp' for cell 'design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/matia/Final_Project_Demo/Final_Project_Demo.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4.dcp' for cell 'design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 83 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/matia/Final_Project_Demo/Final_Project_Demo.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/matia/Final_Project_Demo/Final_Project_Demo.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/matia/Final_Project_Demo/Final_Project_Demo.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/switches/U0'
Finished Parsing XDC File [c:/Users/matia/Final_Project_Demo/Final_Project_Demo.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/switches/U0'
Parsing XDC File [c:/Users/matia/Final_Project_Demo/Final_Project_Demo.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/switches/U0'
Finished Parsing XDC File [c:/Users/matia/Final_Project_Demo/Final_Project_Demo.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/switches/U0'
Parsing XDC File [c:/Users/matia/Final_Project_Demo/Final_Project_Demo.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [c:/Users/matia/Final_Project_Demo/Final_Project_Demo.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [c:/Users/matia/Final_Project_Demo/Final_Project_Demo.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [c:/Users/matia/Final_Project_Demo/Final_Project_Demo.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [c:/Users/matia/Final_Project_Demo/Final_Project_Demo.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/buttons/U0'
Finished Parsing XDC File [c:/Users/matia/Final_Project_Demo/Final_Project_Demo.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/buttons/U0'
Parsing XDC File [c:/Users/matia/Final_Project_Demo/Final_Project_Demo.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/buttons/U0'
Finished Parsing XDC File [c:/Users/matia/Final_Project_Demo/Final_Project_Demo.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/buttons/U0'
Parsing XDC File [c:/Users/matia/Final_Project_Demo/Final_Project_Demo.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/matia/Final_Project_Demo/Final_Project_Demo.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/matia/Final_Project_Demo/Final_Project_Demo.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/matia/Final_Project_Demo/Final_Project_Demo.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [C:/Users/matia/Final_Project_Demo/Final_Project_Demo.srcs/constrs_1/new/design_1_wrapper.xdc]
Finished Parsing XDC File [C:/Users/matia/Final_Project_Demo/Final_Project_Demo.srcs/constrs_1/new/design_1_wrapper.xdc]
Parsing XDC File [C:/Users/matia/Final_Project_Demo/Final_Project_Demo.srcs/constrs_1/imports/Downloads/lab4_zybo.xdc]
Finished Parsing XDC File [C:/Users/matia/Final_Project_Demo/Final_Project_Demo.srcs/constrs_1/imports/Downloads/lab4_zybo.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 745.707 ; gain = 393.715
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.326 . Memory (MB): peak = 749.695 ; gain = 3.988
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b6f1a29c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.281 . Memory (MB): peak = 1311.434 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 27 cells and removed 60 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 20e63f8e5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.416 . Memory (MB): peak = 1311.434 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 91 cells and removed 335 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b5f3e43e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.990 . Memory (MB): peak = 1311.434 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 935 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1b5f3e43e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1311.434 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1b5f3e43e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1311.434 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1311.434 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1fdf8e0f1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1311.434 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.822 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 19e092c47

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1458.461 ; gain = 0.000
Ending Power Optimization Task | Checksum: 19e092c47

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1458.461 ; gain = 147.027
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1458.461 ; gain = 712.754
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1458.461 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/matia/Final_Project_Demo/Final_Project_Demo.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/matia/Final_Project_Demo/Final_Project_Demo.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1458.461 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f93e610d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1458.461 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1458.461 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e5f951b7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1458.461 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c28a8ff0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1458.461 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c28a8ff0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1458.461 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1c28a8ff0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1458.461 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1072821c4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1458.461 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1072821c4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1458.461 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 148592503

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1458.461 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 7ced31af

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1458.461 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 7ced31af

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1458.461 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 196f90bf3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1458.461 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 15c4e3381

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1458.461 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 15c4e3381

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1458.461 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 15c4e3381

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1458.461 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11b992919

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 11b992919

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1458.461 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.516. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 17ce9e311

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1458.461 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 17ce9e311

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1458.461 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17ce9e311

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1458.461 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 17ce9e311

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1458.461 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 2169d1bc8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1458.461 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2169d1bc8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1458.461 ; gain = 0.000
Ending Placer Task | Checksum: 1a02e2bec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1458.461 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1458.461 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.195 . Memory (MB): peak = 1458.461 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/matia/Final_Project_Demo/Final_Project_Demo.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1458.461 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1458.461 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1458.461 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: b15e7642 ConstDB: 0 ShapeSum: eecfb5aa RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: a956320f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1491.148 ; gain = 32.688
Post Restoration Checksum: NetGraph: 6e9bcb39 NumContArr: 3aba66d6 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: a956320f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1491.148 ; gain = 32.688

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: a956320f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1491.148 ; gain = 32.688

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: a956320f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1491.148 ; gain = 32.688
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1b230627c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1491.148 ; gain = 32.688
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.557  | TNS=0.000  | WHS=-0.225 | THS=-27.193|

Phase 2 Router Initialization | Checksum: 1d0c14bce

Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1491.148 ; gain = 32.688

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: ee3acadf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1491.148 ; gain = 32.688

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 323
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.258 | TNS=-0.258 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1cb0196cc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1491.148 ; gain = 32.688

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.236  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1633e86e8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1491.148 ; gain = 32.688
Phase 4 Rip-up And Reroute | Checksum: 1633e86e8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1491.148 ; gain = 32.688

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1633e86e8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1491.148 ; gain = 32.688

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1633e86e8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1491.148 ; gain = 32.688
Phase 5 Delay and Skew Optimization | Checksum: 1633e86e8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1491.148 ; gain = 32.688

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1fea1bc75

Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1491.148 ; gain = 32.688
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.236  | TNS=0.000  | WHS=-4.370 | THS=-815.080|


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 194f1d32c

Time (s): cpu = 00:00:27 ; elapsed = 00:03:08 . Memory (MB): peak = 2236.898 ; gain = 778.438
Phase 6.1 Hold Fix Iter | Checksum: 194f1d32c

Time (s): cpu = 00:00:27 ; elapsed = 00:03:08 . Memory (MB): peak = 2236.898 ; gain = 778.438

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.114 | TNS=-196.752| WHS=-3.885 | THS=-317.034|

Phase 6.2 Additional Hold Fix | Checksum: 1558b033a

Time (s): cpu = 00:00:59 ; elapsed = 00:04:54 . Memory (MB): peak = 2236.898 ; gain = 778.438
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
WARNING: [Route 35-468] The router encountered 135 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_bready[0]_INST_0/I4
	design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rready[0]_INST_0/I1
	design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_arvalid[0]_INST_0/I0
	design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_bready[0]_INST_0/I0
	design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/A[4]
	design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/A[4]
	design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_bready[0]_INST_0/I2
	design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_1/I2
	design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[2]_i_1__1/I0
	design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[3]_i_1__1/I0
	.. and 125 more pins.

Phase 6 Post Hold Fix | Checksum: 1f54ce5c0

Time (s): cpu = 00:00:59 ; elapsed = 00:04:55 . Memory (MB): peak = 2236.898 ; gain = 778.438

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.16548 %
  Global Horizontal Routing Utilization  = 4.16024 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 83.7838%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 97.2973%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X28Y93 -> INT_L_X28Y93
   INT_R_X23Y85 -> INT_R_X23Y85
   INT_L_X26Y85 -> INT_L_X26Y85
   INT_R_X27Y76 -> INT_R_X27Y76
East Dir 1x1 Area, Max Cong = 86.7647%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X28Y93 -> INT_L_X28Y93
   INT_L_X26Y81 -> INT_L_X26Y81
West Dir 1x1 Area, Max Cong = 91.1765%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X18Y149 -> INT_L_X18Y149
   INT_L_X18Y148 -> INT_L_X18Y148
   INT_L_X28Y93 -> INT_L_X28Y93
Phase 7 Route finalize | Checksum: 1849a6629

Time (s): cpu = 00:00:59 ; elapsed = 00:04:55 . Memory (MB): peak = 2236.898 ; gain = 778.438

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1849a6629

Time (s): cpu = 00:00:59 ; elapsed = 00:04:55 . Memory (MB): peak = 2236.898 ; gain = 778.438

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b8553664

Time (s): cpu = 00:00:59 ; elapsed = 00:04:55 . Memory (MB): peak = 2236.898 ; gain = 778.438

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1f8a9bd6c

Time (s): cpu = 00:00:59 ; elapsed = 00:04:55 . Memory (MB): peak = 2236.898 ; gain = 778.438
INFO: [Route 35-57] Estimated Timing Summary | WNS=-11.508| TNS=-852.813| WHS=0.050  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1f8a9bd6c

Time (s): cpu = 00:00:59 ; elapsed = 00:04:55 . Memory (MB): peak = 2236.898 ; gain = 778.438
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:59 ; elapsed = 00:04:55 . Memory (MB): peak = 2236.898 ; gain = 778.438

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:59 ; elapsed = 00:04:56 . Memory (MB): peak = 2236.898 ; gain = 778.438
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.270 . Memory (MB): peak = 2236.898 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/matia/Final_Project_Demo/Final_Project_Demo.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/matia/Final_Project_Demo/Final_Project_Demo.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/matia/Final_Project_Demo/Final_Project_Demo.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
96 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
113 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2236.898 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Nov 24 00:16:31 2023...
