// Seed: 2180524104
module module_0;
  assign id_1 = 1'b0;
  if (1) assign id_1 = id_1;
  else wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic [7:0][1][1] id_15 (
      1,
      id_12
  );
  reg id_16, id_17 = 1, id_18;
  assign id_13 = id_11;
  id_19 :
  assert property (@(negedge 1 or negedge id_17) id_8) id_7 <= id_8 & id_11;
  always
    if (1)
      @(posedge id_9)
        if (1)
          if (id_11) id_18 <= id_12;
          else begin
            id_16 <= 1'h0;
          end
  module_0();
endmodule
