//- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
// The confidential and proprietary information contained in this file may     
// only be used by a person authorised under and to the extent permitted       
// by a subsisting licensing agreement from ARM Limited.                       
//                                                                             
//            (C) COPYRIGHT 2005-2015 ARM Limited.
//                ALL RIGHTS RESERVED                                          
//                                                                             
// This entire notice must be reproduced on all copies of this file            
// and copies of this file may only be made by a person if such person is      
// permitted to do so under the terms of a subsisting license agreement        
// from ARM Limited.                                                           
//                                                                             
//- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
// Top-Level Verilog file is auto-generated by AMBA Designer ADr3p5-01eac0-build-0005

//                                                                             
// Stitcher: generic_stitcher_core v3.1, built on Dec  1 2015
//                                                                             
// Filename: nic400_wn7_hsp_r0p11.v
// Created : Mon Aug 27 13:12:16 2018                            
//                                                                             
//- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
// Generated with Validator version1.0


//-----------------------------------------------------------------------------
// Module Declaration nic400_wn7_hsp_r0p11
//-----------------------------------------------------------------------------

module nic400_wn7_hsp_r0p11 (
  
// Instance: u_cd_dma0_0, Port: dma0_0_s0

  awaddr_dma0_0_s0,
  awlen_dma0_0_s0,
  awsize_dma0_0_s0,
  awburst_dma0_0_s0,
  awlock_dma0_0_s0,
  awcache_dma0_0_s0,
  awprot_dma0_0_s0,
  awvalid_dma0_0_s0,
  awready_dma0_0_s0,
  wdata_dma0_0_s0,
  wstrb_dma0_0_s0,
  wlast_dma0_0_s0,
  wvalid_dma0_0_s0,
  wready_dma0_0_s0,
  bresp_dma0_0_s0,
  bvalid_dma0_0_s0,
  bready_dma0_0_s0,
  araddr_dma0_0_s0,
  arlen_dma0_0_s0,
  arsize_dma0_0_s0,
  arburst_dma0_0_s0,
  arlock_dma0_0_s0,
  arcache_dma0_0_s0,
  arprot_dma0_0_s0,
  arvalid_dma0_0_s0,
  arready_dma0_0_s0,
  rdata_dma0_0_s0,
  rresp_dma0_0_s0,
  rlast_dma0_0_s0,
  rvalid_dma0_0_s0,
  rready_dma0_0_s0,
  awuser_dma0_0_s0,
  aruser_dma0_0_s0,
  
// Instance: u_cd_dma0_1, Port: dma0_1_s1

  awaddr_dma0_1_s1,
  awlen_dma0_1_s1,
  awsize_dma0_1_s1,
  awburst_dma0_1_s1,
  awlock_dma0_1_s1,
  awcache_dma0_1_s1,
  awprot_dma0_1_s1,
  awvalid_dma0_1_s1,
  awready_dma0_1_s1,
  wdata_dma0_1_s1,
  wstrb_dma0_1_s1,
  wlast_dma0_1_s1,
  wvalid_dma0_1_s1,
  wready_dma0_1_s1,
  bresp_dma0_1_s1,
  bvalid_dma0_1_s1,
  bready_dma0_1_s1,
  araddr_dma0_1_s1,
  arlen_dma0_1_s1,
  arsize_dma0_1_s1,
  arburst_dma0_1_s1,
  arlock_dma0_1_s1,
  arcache_dma0_1_s1,
  arprot_dma0_1_s1,
  arvalid_dma0_1_s1,
  arready_dma0_1_s1,
  rdata_dma0_1_s1,
  rresp_dma0_1_s1,
  rlast_dma0_1_s1,
  rvalid_dma0_1_s1,
  rready_dma0_1_s1,
  awuser_dma0_1_s1,
  aruser_dma0_1_s1,
  
// Instance: u_cd_dma1_0, Port: dma1_0_s2

  awaddr_dma1_0_s2,
  awlen_dma1_0_s2,
  awsize_dma1_0_s2,
  awburst_dma1_0_s2,
  awlock_dma1_0_s2,
  awcache_dma1_0_s2,
  awprot_dma1_0_s2,
  awvalid_dma1_0_s2,
  awready_dma1_0_s2,
  wdata_dma1_0_s2,
  wstrb_dma1_0_s2,
  wlast_dma1_0_s2,
  wvalid_dma1_0_s2,
  wready_dma1_0_s2,
  bresp_dma1_0_s2,
  bvalid_dma1_0_s2,
  bready_dma1_0_s2,
  araddr_dma1_0_s2,
  arlen_dma1_0_s2,
  arsize_dma1_0_s2,
  arburst_dma1_0_s2,
  arlock_dma1_0_s2,
  arcache_dma1_0_s2,
  arprot_dma1_0_s2,
  arvalid_dma1_0_s2,
  arready_dma1_0_s2,
  rdata_dma1_0_s2,
  rresp_dma1_0_s2,
  rlast_dma1_0_s2,
  rvalid_dma1_0_s2,
  rready_dma1_0_s2,
  awuser_dma1_0_s2,
  aruser_dma1_0_s2,
  
// Instance: u_cd_dma1_1, Port: dma1_1_s3

  awaddr_dma1_1_s3,
  awlen_dma1_1_s3,
  awsize_dma1_1_s3,
  awburst_dma1_1_s3,
  awlock_dma1_1_s3,
  awcache_dma1_1_s3,
  awprot_dma1_1_s3,
  awvalid_dma1_1_s3,
  awready_dma1_1_s3,
  wdata_dma1_1_s3,
  wstrb_dma1_1_s3,
  wlast_dma1_1_s3,
  wvalid_dma1_1_s3,
  wready_dma1_1_s3,
  bresp_dma1_1_s3,
  bvalid_dma1_1_s3,
  bready_dma1_1_s3,
  araddr_dma1_1_s3,
  arlen_dma1_1_s3,
  arsize_dma1_1_s3,
  arburst_dma1_1_s3,
  arlock_dma1_1_s3,
  arcache_dma1_1_s3,
  arprot_dma1_1_s3,
  arvalid_dma1_1_s3,
  arready_dma1_1_s3,
  rdata_dma1_1_s3,
  rresp_dma1_1_s3,
  rlast_dma1_1_s3,
  rvalid_dma1_1_s3,
  rready_dma1_1_s3,
  awuser_dma1_1_s3,
  aruser_dma1_1_s3,
  
// Instance: u_cd_gmac, Port: gmac_s13

  awid_gmac_s13,
  awaddr_gmac_s13,
  awlen_gmac_s13,
  awsize_gmac_s13,
  awburst_gmac_s13,
  awlock_gmac_s13,
  awcache_gmac_s13,
  awprot_gmac_s13,
  awvalid_gmac_s13,
  awready_gmac_s13,
  wdata_gmac_s13,
  wstrb_gmac_s13,
  wlast_gmac_s13,
  wvalid_gmac_s13,
  wready_gmac_s13,
  bid_gmac_s13,
  bresp_gmac_s13,
  bvalid_gmac_s13,
  bready_gmac_s13,
  arid_gmac_s13,
  araddr_gmac_s13,
  arlen_gmac_s13,
  arsize_gmac_s13,
  arburst_gmac_s13,
  arlock_gmac_s13,
  arcache_gmac_s13,
  arprot_gmac_s13,
  arvalid_gmac_s13,
  arready_gmac_s13,
  rid_gmac_s13,
  rdata_gmac_s13,
  rresp_gmac_s13,
  rlast_gmac_s13,
  rvalid_gmac_s13,
  rready_gmac_s13,
  awuser_gmac_s13,
  aruser_gmac_s13,
  
// Instance: u_cd_gpu2d, Port: gpu2d_s8

  awid_gpu2d_s8,
  awaddr_gpu2d_s8,
  awlen_gpu2d_s8,
  awsize_gpu2d_s8,
  awburst_gpu2d_s8,
  awlock_gpu2d_s8,
  awcache_gpu2d_s8,
  awprot_gpu2d_s8,
  awvalid_gpu2d_s8,
  awready_gpu2d_s8,
  wid_gpu2d_s8,
  wdata_gpu2d_s8,
  wstrb_gpu2d_s8,
  wlast_gpu2d_s8,
  wvalid_gpu2d_s8,
  wready_gpu2d_s8,
  bid_gpu2d_s8,
  bresp_gpu2d_s8,
  bvalid_gpu2d_s8,
  bready_gpu2d_s8,
  arid_gpu2d_s8,
  araddr_gpu2d_s8,
  arlen_gpu2d_s8,
  arsize_gpu2d_s8,
  arburst_gpu2d_s8,
  arlock_gpu2d_s8,
  arcache_gpu2d_s8,
  arprot_gpu2d_s8,
  arvalid_gpu2d_s8,
  arready_gpu2d_s8,
  rid_gpu2d_s8,
  rdata_gpu2d_s8,
  rresp_gpu2d_s8,
  rlast_gpu2d_s8,
  rvalid_gpu2d_s8,
  rready_gpu2d_s8,
  awuser_gpu2d_s8,
  aruser_gpu2d_s8,
  
// Instance: u_cd_gpv, Port: gpv_s15

  haddr_gpv_s15,
  hburst_gpv_s15,
  hprot_gpv_s15,
  hsize_gpv_s15,
  htrans_gpv_s15,
  hwdata_gpv_s15,
  hwrite_gpv_s15,
  hrdata_gpv_s15,
  hresp_gpv_s15,
  hready_gpv_s15,
  
// Instance: u_cd_hsp2cpu, Port: hsp2cpu_m0

  awid_hsp2cpu_m0,
  awaddr_hsp2cpu_m0,
  awlen_hsp2cpu_m0,
  awsize_hsp2cpu_m0,
  awburst_hsp2cpu_m0,
  awlock_hsp2cpu_m0,
  awcache_hsp2cpu_m0,
  awprot_hsp2cpu_m0,
  awvalid_hsp2cpu_m0,
  awready_hsp2cpu_m0,
  wdata_hsp2cpu_m0,
  wstrb_hsp2cpu_m0,
  wlast_hsp2cpu_m0,
  wvalid_hsp2cpu_m0,
  wready_hsp2cpu_m0,
  bid_hsp2cpu_m0,
  bresp_hsp2cpu_m0,
  bvalid_hsp2cpu_m0,
  bready_hsp2cpu_m0,
  arid_hsp2cpu_m0,
  araddr_hsp2cpu_m0,
  arlen_hsp2cpu_m0,
  arsize_hsp2cpu_m0,
  arburst_hsp2cpu_m0,
  arlock_hsp2cpu_m0,
  arcache_hsp2cpu_m0,
  arprot_hsp2cpu_m0,
  arvalid_hsp2cpu_m0,
  arready_hsp2cpu_m0,
  rid_hsp2cpu_m0,
  rdata_hsp2cpu_m0,
  rresp_hsp2cpu_m0,
  rlast_hsp2cpu_m0,
  rvalid_hsp2cpu_m0,
  rready_hsp2cpu_m0,
  
// Instance: u_cd_hsp2main_0, Port: hsp2main_0_m1

  awid_hsp2main_0_m1,
  awaddr_hsp2main_0_m1,
  awlen_hsp2main_0_m1,
  awsize_hsp2main_0_m1,
  awburst_hsp2main_0_m1,
  awlock_hsp2main_0_m1,
  awcache_hsp2main_0_m1,
  awprot_hsp2main_0_m1,
  awvalid_hsp2main_0_m1,
  awready_hsp2main_0_m1,
  wdata_hsp2main_0_m1,
  wstrb_hsp2main_0_m1,
  wlast_hsp2main_0_m1,
  wvalid_hsp2main_0_m1,
  wready_hsp2main_0_m1,
  bid_hsp2main_0_m1,
  bresp_hsp2main_0_m1,
  bvalid_hsp2main_0_m1,
  bready_hsp2main_0_m1,
  arid_hsp2main_0_m1,
  araddr_hsp2main_0_m1,
  arlen_hsp2main_0_m1,
  arsize_hsp2main_0_m1,
  arburst_hsp2main_0_m1,
  arlock_hsp2main_0_m1,
  arcache_hsp2main_0_m1,
  arprot_hsp2main_0_m1,
  arvalid_hsp2main_0_m1,
  arready_hsp2main_0_m1,
  rid_hsp2main_0_m1,
  rdata_hsp2main_0_m1,
  rresp_hsp2main_0_m1,
  rlast_hsp2main_0_m1,
  rvalid_hsp2main_0_m1,
  rready_hsp2main_0_m1,
  awuser_hsp2main_0_m1,
  aruser_hsp2main_0_m1,
  
// Instance: u_cd_hsp2main_1, Port: hsp2main_1_m2

  awid_hsp2main_1_m2,
  awaddr_hsp2main_1_m2,
  awlen_hsp2main_1_m2,
  awsize_hsp2main_1_m2,
  awburst_hsp2main_1_m2,
  awlock_hsp2main_1_m2,
  awcache_hsp2main_1_m2,
  awprot_hsp2main_1_m2,
  awvalid_hsp2main_1_m2,
  awready_hsp2main_1_m2,
  wdata_hsp2main_1_m2,
  wstrb_hsp2main_1_m2,
  wlast_hsp2main_1_m2,
  wvalid_hsp2main_1_m2,
  wready_hsp2main_1_m2,
  bid_hsp2main_1_m2,
  bresp_hsp2main_1_m2,
  bvalid_hsp2main_1_m2,
  bready_hsp2main_1_m2,
  arid_hsp2main_1_m2,
  araddr_hsp2main_1_m2,
  arlen_hsp2main_1_m2,
  arsize_hsp2main_1_m2,
  arburst_hsp2main_1_m2,
  arlock_hsp2main_1_m2,
  arcache_hsp2main_1_m2,
  arprot_hsp2main_1_m2,
  arvalid_hsp2main_1_m2,
  arready_hsp2main_1_m2,
  rid_hsp2main_1_m2,
  rdata_hsp2main_1_m2,
  rresp_hsp2main_1_m2,
  rlast_hsp2main_1_m2,
  rvalid_hsp2main_1_m2,
  rready_hsp2main_1_m2,
  awuser_hsp2main_1_m2,
  aruser_hsp2main_1_m2,
  
// Instance: u_cd_sd0, Port: sd0_s12

  awaddr_sd0_s12,
  awlen_sd0_s12,
  awsize_sd0_s12,
  awburst_sd0_s12,
  awlock_sd0_s12,
  awcache_sd0_s12,
  awprot_sd0_s12,
  awvalid_sd0_s12,
  awready_sd0_s12,
  wdata_sd0_s12,
  wstrb_sd0_s12,
  wlast_sd0_s12,
  wvalid_sd0_s12,
  wready_sd0_s12,
  bresp_sd0_s12,
  bvalid_sd0_s12,
  bready_sd0_s12,
  araddr_sd0_s12,
  arlen_sd0_s12,
  arsize_sd0_s12,
  arburst_sd0_s12,
  arlock_sd0_s12,
  arcache_sd0_s12,
  arprot_sd0_s12,
  arvalid_sd0_s12,
  arready_sd0_s12,
  rdata_sd0_s12,
  rresp_sd0_s12,
  rlast_sd0_s12,
  rvalid_sd0_s12,
  rready_sd0_s12,
  awuser_sd0_s12,
  aruser_sd0_s12,
  
// Instance: u_cd_sd1, Port: sd1_s11

  awaddr_sd1_s11,
  awlen_sd1_s11,
  awsize_sd1_s11,
  awburst_sd1_s11,
  awlock_sd1_s11,
  awcache_sd1_s11,
  awprot_sd1_s11,
  awvalid_sd1_s11,
  awready_sd1_s11,
  wdata_sd1_s11,
  wstrb_sd1_s11,
  wlast_sd1_s11,
  wvalid_sd1_s11,
  wready_sd1_s11,
  bresp_sd1_s11,
  bvalid_sd1_s11,
  bready_sd1_s11,
  araddr_sd1_s11,
  arlen_sd1_s11,
  arsize_sd1_s11,
  arburst_sd1_s11,
  arlock_sd1_s11,
  arcache_sd1_s11,
  arprot_sd1_s11,
  arvalid_sd1_s11,
  arready_sd1_s11,
  rdata_sd1_s11,
  rresp_sd1_s11,
  rlast_sd1_s11,
  rvalid_sd1_s11,
  rready_sd1_s11,
  awuser_sd1_s11,
  aruser_sd1_s11,
  
// Instance: u_cd_usb2, Port: usb2_s10

  awaddr_usb2_s10,
  awlen_usb2_s10,
  awsize_usb2_s10,
  awburst_usb2_s10,
  awlock_usb2_s10,
  awcache_usb2_s10,
  awprot_usb2_s10,
  awvalid_usb2_s10,
  awready_usb2_s10,
  wdata_usb2_s10,
  wstrb_usb2_s10,
  wlast_usb2_s10,
  wvalid_usb2_s10,
  wready_usb2_s10,
  bresp_usb2_s10,
  bvalid_usb2_s10,
  bready_usb2_s10,
  araddr_usb2_s10,
  arlen_usb2_s10,
  arsize_usb2_s10,
  arburst_usb2_s10,
  arlock_usb2_s10,
  arcache_usb2_s10,
  arprot_usb2_s10,
  arvalid_usb2_s10,
  arready_usb2_s10,
  rdata_usb2_s10,
  rresp_usb2_s10,
  rlast_usb2_s10,
  rvalid_usb2_s10,
  rready_usb2_s10,
  awuser_usb2_s10,
  aruser_usb2_s10,
  
// Instance: u_cd_usb3, Port: usb3_s9

  awid_usb3_s9,
  awaddr_usb3_s9,
  awlen_usb3_s9,
  awsize_usb3_s9,
  awburst_usb3_s9,
  awlock_usb3_s9,
  awcache_usb3_s9,
  awprot_usb3_s9,
  awvalid_usb3_s9,
  awready_usb3_s9,
  wdata_usb3_s9,
  wstrb_usb3_s9,
  wlast_usb3_s9,
  wvalid_usb3_s9,
  wready_usb3_s9,
  bid_usb3_s9,
  bresp_usb3_s9,
  bvalid_usb3_s9,
  bready_usb3_s9,
  arid_usb3_s9,
  araddr_usb3_s9,
  arlen_usb3_s9,
  arsize_usb3_s9,
  arburst_usb3_s9,
  arlock_usb3_s9,
  arcache_usb3_s9,
  arprot_usb3_s9,
  arvalid_usb3_s9,
  arready_usb3_s9,
  rid_usb3_s9,
  rdata_usb3_s9,
  rresp_usb3_s9,
  rlast_usb3_s9,
  rvalid_usb3_s9,
  rready_usb3_s9,
  awuser_usb3_s9,
  aruser_usb3_s9,

//  Non-bus signals

  dma0_0clk,
  dma0_0resetn,
  dma0_1clk,
  dma0_1resetn,
  dma1_0clk,
  dma1_0resetn,
  dma1_1clk,
  dma1_1resetn,
  gmacclk,
  gmacresetn,
  gpu2dclk,
  gpu2dresetn,
  gpvclk,
  gpvresetn,
  hsp2cpuclk,
  hsp2cpuresetn,
  hsp2main_0clk,
  hsp2main_0resetn,
  hsp2main_1clk,
  hsp2main_1resetn,
  mainclk,
  mainclk_r,
  mainresetn,
  mainresetn_r,
  sd0clk,
  sd0resetn,
  sd1clk,
  sd1resetn,
  usb2clk,
  usb2resetn,
  usb3clk,
  usb3resetn

);



//-----------------------------------------------------------------------------
// Port Declarations
//-----------------------------------------------------------------------------


// Instance: u_cd_dma0_0, Port: dma0_0_s0

input  [33:0] awaddr_dma0_0_s0;
input  [7:0]  awlen_dma0_0_s0;
input  [2:0]  awsize_dma0_0_s0;
input  [1:0]  awburst_dma0_0_s0;
input         awlock_dma0_0_s0;
input  [3:0]  awcache_dma0_0_s0;
input  [2:0]  awprot_dma0_0_s0;
input         awvalid_dma0_0_s0;
output        awready_dma0_0_s0;
input  [31:0] wdata_dma0_0_s0;
input  [3:0]  wstrb_dma0_0_s0;
input         wlast_dma0_0_s0;
input         wvalid_dma0_0_s0;
output        wready_dma0_0_s0;
output [1:0]  bresp_dma0_0_s0;
output        bvalid_dma0_0_s0;
input         bready_dma0_0_s0;
input  [33:0] araddr_dma0_0_s0;
input  [7:0]  arlen_dma0_0_s0;
input  [2:0]  arsize_dma0_0_s0;
input  [1:0]  arburst_dma0_0_s0;
input         arlock_dma0_0_s0;
input  [3:0]  arcache_dma0_0_s0;
input  [2:0]  arprot_dma0_0_s0;
input         arvalid_dma0_0_s0;
output        arready_dma0_0_s0;
output [31:0] rdata_dma0_0_s0;
output [1:0]  rresp_dma0_0_s0;
output        rlast_dma0_0_s0;
output        rvalid_dma0_0_s0;
input         rready_dma0_0_s0;
input  [2:0]  awuser_dma0_0_s0;
input  [2:0]  aruser_dma0_0_s0;

// Instance: u_cd_dma0_1, Port: dma0_1_s1

input  [33:0] awaddr_dma0_1_s1;
input  [7:0]  awlen_dma0_1_s1;
input  [2:0]  awsize_dma0_1_s1;
input  [1:0]  awburst_dma0_1_s1;
input         awlock_dma0_1_s1;
input  [3:0]  awcache_dma0_1_s1;
input  [2:0]  awprot_dma0_1_s1;
input         awvalid_dma0_1_s1;
output        awready_dma0_1_s1;
input  [31:0] wdata_dma0_1_s1;
input  [3:0]  wstrb_dma0_1_s1;
input         wlast_dma0_1_s1;
input         wvalid_dma0_1_s1;
output        wready_dma0_1_s1;
output [1:0]  bresp_dma0_1_s1;
output        bvalid_dma0_1_s1;
input         bready_dma0_1_s1;
input  [33:0] araddr_dma0_1_s1;
input  [7:0]  arlen_dma0_1_s1;
input  [2:0]  arsize_dma0_1_s1;
input  [1:0]  arburst_dma0_1_s1;
input         arlock_dma0_1_s1;
input  [3:0]  arcache_dma0_1_s1;
input  [2:0]  arprot_dma0_1_s1;
input         arvalid_dma0_1_s1;
output        arready_dma0_1_s1;
output [31:0] rdata_dma0_1_s1;
output [1:0]  rresp_dma0_1_s1;
output        rlast_dma0_1_s1;
output        rvalid_dma0_1_s1;
input         rready_dma0_1_s1;
input  [2:0]  awuser_dma0_1_s1;
input  [2:0]  aruser_dma0_1_s1;

// Instance: u_cd_dma1_0, Port: dma1_0_s2

input  [33:0] awaddr_dma1_0_s2;
input  [7:0]  awlen_dma1_0_s2;
input  [2:0]  awsize_dma1_0_s2;
input  [1:0]  awburst_dma1_0_s2;
input         awlock_dma1_0_s2;
input  [3:0]  awcache_dma1_0_s2;
input  [2:0]  awprot_dma1_0_s2;
input         awvalid_dma1_0_s2;
output        awready_dma1_0_s2;
input  [31:0] wdata_dma1_0_s2;
input  [3:0]  wstrb_dma1_0_s2;
input         wlast_dma1_0_s2;
input         wvalid_dma1_0_s2;
output        wready_dma1_0_s2;
output [1:0]  bresp_dma1_0_s2;
output        bvalid_dma1_0_s2;
input         bready_dma1_0_s2;
input  [33:0] araddr_dma1_0_s2;
input  [7:0]  arlen_dma1_0_s2;
input  [2:0]  arsize_dma1_0_s2;
input  [1:0]  arburst_dma1_0_s2;
input         arlock_dma1_0_s2;
input  [3:0]  arcache_dma1_0_s2;
input  [2:0]  arprot_dma1_0_s2;
input         arvalid_dma1_0_s2;
output        arready_dma1_0_s2;
output [31:0] rdata_dma1_0_s2;
output [1:0]  rresp_dma1_0_s2;
output        rlast_dma1_0_s2;
output        rvalid_dma1_0_s2;
input         rready_dma1_0_s2;
input  [2:0]  awuser_dma1_0_s2;
input  [2:0]  aruser_dma1_0_s2;

// Instance: u_cd_dma1_1, Port: dma1_1_s3

input  [33:0] awaddr_dma1_1_s3;
input  [7:0]  awlen_dma1_1_s3;
input  [2:0]  awsize_dma1_1_s3;
input  [1:0]  awburst_dma1_1_s3;
input         awlock_dma1_1_s3;
input  [3:0]  awcache_dma1_1_s3;
input  [2:0]  awprot_dma1_1_s3;
input         awvalid_dma1_1_s3;
output        awready_dma1_1_s3;
input  [31:0] wdata_dma1_1_s3;
input  [3:0]  wstrb_dma1_1_s3;
input         wlast_dma1_1_s3;
input         wvalid_dma1_1_s3;
output        wready_dma1_1_s3;
output [1:0]  bresp_dma1_1_s3;
output        bvalid_dma1_1_s3;
input         bready_dma1_1_s3;
input  [33:0] araddr_dma1_1_s3;
input  [7:0]  arlen_dma1_1_s3;
input  [2:0]  arsize_dma1_1_s3;
input  [1:0]  arburst_dma1_1_s3;
input         arlock_dma1_1_s3;
input  [3:0]  arcache_dma1_1_s3;
input  [2:0]  arprot_dma1_1_s3;
input         arvalid_dma1_1_s3;
output        arready_dma1_1_s3;
output [31:0] rdata_dma1_1_s3;
output [1:0]  rresp_dma1_1_s3;
output        rlast_dma1_1_s3;
output        rvalid_dma1_1_s3;
input         rready_dma1_1_s3;
input  [2:0]  awuser_dma1_1_s3;
input  [2:0]  aruser_dma1_1_s3;

// Instance: u_cd_gmac, Port: gmac_s13

input  [2:0]  awid_gmac_s13;
input  [33:0] awaddr_gmac_s13;
input  [7:0]  awlen_gmac_s13;
input  [2:0]  awsize_gmac_s13;
input  [1:0]  awburst_gmac_s13;
input         awlock_gmac_s13;
input  [3:0]  awcache_gmac_s13;
input  [2:0]  awprot_gmac_s13;
input         awvalid_gmac_s13;
output        awready_gmac_s13;
input  [127:0] wdata_gmac_s13;
input  [15:0] wstrb_gmac_s13;
input         wlast_gmac_s13;
input         wvalid_gmac_s13;
output        wready_gmac_s13;
output [2:0]  bid_gmac_s13;
output [1:0]  bresp_gmac_s13;
output        bvalid_gmac_s13;
input         bready_gmac_s13;
input  [2:0]  arid_gmac_s13;
input  [33:0] araddr_gmac_s13;
input  [7:0]  arlen_gmac_s13;
input  [2:0]  arsize_gmac_s13;
input  [1:0]  arburst_gmac_s13;
input         arlock_gmac_s13;
input  [3:0]  arcache_gmac_s13;
input  [2:0]  arprot_gmac_s13;
input         arvalid_gmac_s13;
output        arready_gmac_s13;
output [2:0]  rid_gmac_s13;
output [127:0] rdata_gmac_s13;
output [1:0]  rresp_gmac_s13;
output        rlast_gmac_s13;
output        rvalid_gmac_s13;
input         rready_gmac_s13;
input  [2:0]  awuser_gmac_s13;
input  [2:0]  aruser_gmac_s13;

// Instance: u_cd_gpu2d, Port: gpu2d_s8

input  [3:0]  awid_gpu2d_s8;
input  [33:0] awaddr_gpu2d_s8;
input  [3:0]  awlen_gpu2d_s8;
input  [2:0]  awsize_gpu2d_s8;
input  [1:0]  awburst_gpu2d_s8;
input  [1:0]  awlock_gpu2d_s8;
input  [3:0]  awcache_gpu2d_s8;
input  [2:0]  awprot_gpu2d_s8;
input         awvalid_gpu2d_s8;
output        awready_gpu2d_s8;
input  [3:0]  wid_gpu2d_s8;
input  [63:0] wdata_gpu2d_s8;
input  [7:0]  wstrb_gpu2d_s8;
input         wlast_gpu2d_s8;
input         wvalid_gpu2d_s8;
output        wready_gpu2d_s8;
output [3:0]  bid_gpu2d_s8;
output [1:0]  bresp_gpu2d_s8;
output        bvalid_gpu2d_s8;
input         bready_gpu2d_s8;
input  [3:0]  arid_gpu2d_s8;
input  [33:0] araddr_gpu2d_s8;
input  [3:0]  arlen_gpu2d_s8;
input  [2:0]  arsize_gpu2d_s8;
input  [1:0]  arburst_gpu2d_s8;
input  [1:0]  arlock_gpu2d_s8;
input  [3:0]  arcache_gpu2d_s8;
input  [2:0]  arprot_gpu2d_s8;
input         arvalid_gpu2d_s8;
output        arready_gpu2d_s8;
output [3:0]  rid_gpu2d_s8;
output [63:0] rdata_gpu2d_s8;
output [1:0]  rresp_gpu2d_s8;
output        rlast_gpu2d_s8;
output        rvalid_gpu2d_s8;
input         rready_gpu2d_s8;
input  [2:0]  awuser_gpu2d_s8;
input  [2:0]  aruser_gpu2d_s8;

// Instance: u_cd_gpv, Port: gpv_s15

input  [31:0] haddr_gpv_s15;
input  [2:0]  hburst_gpv_s15;
input  [3:0]  hprot_gpv_s15;
input  [2:0]  hsize_gpv_s15;
input  [1:0]  htrans_gpv_s15;
input  [31:0] hwdata_gpv_s15;
input         hwrite_gpv_s15;
output [31:0] hrdata_gpv_s15;
output        hresp_gpv_s15;
output        hready_gpv_s15;

// Instance: u_cd_hsp2cpu, Port: hsp2cpu_m0

output [7:0]  awid_hsp2cpu_m0;
output [33:0] awaddr_hsp2cpu_m0;
output [7:0]  awlen_hsp2cpu_m0;
output [2:0]  awsize_hsp2cpu_m0;
output [1:0]  awburst_hsp2cpu_m0;
output        awlock_hsp2cpu_m0;
output [3:0]  awcache_hsp2cpu_m0;
output [2:0]  awprot_hsp2cpu_m0;
output        awvalid_hsp2cpu_m0;
input         awready_hsp2cpu_m0;
output [31:0] wdata_hsp2cpu_m0;
output [3:0]  wstrb_hsp2cpu_m0;
output        wlast_hsp2cpu_m0;
output        wvalid_hsp2cpu_m0;
input         wready_hsp2cpu_m0;
input  [7:0]  bid_hsp2cpu_m0;
input  [1:0]  bresp_hsp2cpu_m0;
input         bvalid_hsp2cpu_m0;
output        bready_hsp2cpu_m0;
output [7:0]  arid_hsp2cpu_m0;
output [33:0] araddr_hsp2cpu_m0;
output [7:0]  arlen_hsp2cpu_m0;
output [2:0]  arsize_hsp2cpu_m0;
output [1:0]  arburst_hsp2cpu_m0;
output        arlock_hsp2cpu_m0;
output [3:0]  arcache_hsp2cpu_m0;
output [2:0]  arprot_hsp2cpu_m0;
output        arvalid_hsp2cpu_m0;
input         arready_hsp2cpu_m0;
input  [7:0]  rid_hsp2cpu_m0;
input  [31:0] rdata_hsp2cpu_m0;
input  [1:0]  rresp_hsp2cpu_m0;
input         rlast_hsp2cpu_m0;
input         rvalid_hsp2cpu_m0;
output        rready_hsp2cpu_m0;

// Instance: u_cd_hsp2main_0, Port: hsp2main_0_m1

output [7:0]  awid_hsp2main_0_m1;
output [33:0] awaddr_hsp2main_0_m1;
output [7:0]  awlen_hsp2main_0_m1;
output [2:0]  awsize_hsp2main_0_m1;
output [1:0]  awburst_hsp2main_0_m1;
output        awlock_hsp2main_0_m1;
output [3:0]  awcache_hsp2main_0_m1;
output [2:0]  awprot_hsp2main_0_m1;
output        awvalid_hsp2main_0_m1;
input         awready_hsp2main_0_m1;
output [127:0] wdata_hsp2main_0_m1;
output [15:0] wstrb_hsp2main_0_m1;
output        wlast_hsp2main_0_m1;
output        wvalid_hsp2main_0_m1;
input         wready_hsp2main_0_m1;
input  [7:0]  bid_hsp2main_0_m1;
input  [1:0]  bresp_hsp2main_0_m1;
input         bvalid_hsp2main_0_m1;
output        bready_hsp2main_0_m1;
output [7:0]  arid_hsp2main_0_m1;
output [33:0] araddr_hsp2main_0_m1;
output [7:0]  arlen_hsp2main_0_m1;
output [2:0]  arsize_hsp2main_0_m1;
output [1:0]  arburst_hsp2main_0_m1;
output        arlock_hsp2main_0_m1;
output [3:0]  arcache_hsp2main_0_m1;
output [2:0]  arprot_hsp2main_0_m1;
output        arvalid_hsp2main_0_m1;
input         arready_hsp2main_0_m1;
input  [7:0]  rid_hsp2main_0_m1;
input  [127:0] rdata_hsp2main_0_m1;
input  [1:0]  rresp_hsp2main_0_m1;
input         rlast_hsp2main_0_m1;
input         rvalid_hsp2main_0_m1;
output        rready_hsp2main_0_m1;
output [2:0]  awuser_hsp2main_0_m1;
output [2:0]  aruser_hsp2main_0_m1;

// Instance: u_cd_hsp2main_1, Port: hsp2main_1_m2

output [7:0]  awid_hsp2main_1_m2;
output [33:0] awaddr_hsp2main_1_m2;
output [7:0]  awlen_hsp2main_1_m2;
output [2:0]  awsize_hsp2main_1_m2;
output [1:0]  awburst_hsp2main_1_m2;
output        awlock_hsp2main_1_m2;
output [3:0]  awcache_hsp2main_1_m2;
output [2:0]  awprot_hsp2main_1_m2;
output        awvalid_hsp2main_1_m2;
input         awready_hsp2main_1_m2;
output [127:0] wdata_hsp2main_1_m2;
output [15:0] wstrb_hsp2main_1_m2;
output        wlast_hsp2main_1_m2;
output        wvalid_hsp2main_1_m2;
input         wready_hsp2main_1_m2;
input  [7:0]  bid_hsp2main_1_m2;
input  [1:0]  bresp_hsp2main_1_m2;
input         bvalid_hsp2main_1_m2;
output        bready_hsp2main_1_m2;
output [7:0]  arid_hsp2main_1_m2;
output [33:0] araddr_hsp2main_1_m2;
output [7:0]  arlen_hsp2main_1_m2;
output [2:0]  arsize_hsp2main_1_m2;
output [1:0]  arburst_hsp2main_1_m2;
output        arlock_hsp2main_1_m2;
output [3:0]  arcache_hsp2main_1_m2;
output [2:0]  arprot_hsp2main_1_m2;
output        arvalid_hsp2main_1_m2;
input         arready_hsp2main_1_m2;
input  [7:0]  rid_hsp2main_1_m2;
input  [127:0] rdata_hsp2main_1_m2;
input  [1:0]  rresp_hsp2main_1_m2;
input         rlast_hsp2main_1_m2;
input         rvalid_hsp2main_1_m2;
output        rready_hsp2main_1_m2;
output [2:0]  awuser_hsp2main_1_m2;
output [2:0]  aruser_hsp2main_1_m2;

// Instance: u_cd_sd0, Port: sd0_s12

input  [33:0] awaddr_sd0_s12;
input  [7:0]  awlen_sd0_s12;
input  [2:0]  awsize_sd0_s12;
input  [1:0]  awburst_sd0_s12;
input         awlock_sd0_s12;
input  [3:0]  awcache_sd0_s12;
input  [2:0]  awprot_sd0_s12;
input         awvalid_sd0_s12;
output        awready_sd0_s12;
input  [31:0] wdata_sd0_s12;
input  [3:0]  wstrb_sd0_s12;
input         wlast_sd0_s12;
input         wvalid_sd0_s12;
output        wready_sd0_s12;
output [1:0]  bresp_sd0_s12;
output        bvalid_sd0_s12;
input         bready_sd0_s12;
input  [33:0] araddr_sd0_s12;
input  [7:0]  arlen_sd0_s12;
input  [2:0]  arsize_sd0_s12;
input  [1:0]  arburst_sd0_s12;
input         arlock_sd0_s12;
input  [3:0]  arcache_sd0_s12;
input  [2:0]  arprot_sd0_s12;
input         arvalid_sd0_s12;
output        arready_sd0_s12;
output [31:0] rdata_sd0_s12;
output [1:0]  rresp_sd0_s12;
output        rlast_sd0_s12;
output        rvalid_sd0_s12;
input         rready_sd0_s12;
input  [2:0]  awuser_sd0_s12;
input  [2:0]  aruser_sd0_s12;

// Instance: u_cd_sd1, Port: sd1_s11

input  [33:0] awaddr_sd1_s11;
input  [7:0]  awlen_sd1_s11;
input  [2:0]  awsize_sd1_s11;
input  [1:0]  awburst_sd1_s11;
input         awlock_sd1_s11;
input  [3:0]  awcache_sd1_s11;
input  [2:0]  awprot_sd1_s11;
input         awvalid_sd1_s11;
output        awready_sd1_s11;
input  [31:0] wdata_sd1_s11;
input  [3:0]  wstrb_sd1_s11;
input         wlast_sd1_s11;
input         wvalid_sd1_s11;
output        wready_sd1_s11;
output [1:0]  bresp_sd1_s11;
output        bvalid_sd1_s11;
input         bready_sd1_s11;
input  [33:0] araddr_sd1_s11;
input  [7:0]  arlen_sd1_s11;
input  [2:0]  arsize_sd1_s11;
input  [1:0]  arburst_sd1_s11;
input         arlock_sd1_s11;
input  [3:0]  arcache_sd1_s11;
input  [2:0]  arprot_sd1_s11;
input         arvalid_sd1_s11;
output        arready_sd1_s11;
output [31:0] rdata_sd1_s11;
output [1:0]  rresp_sd1_s11;
output        rlast_sd1_s11;
output        rvalid_sd1_s11;
input         rready_sd1_s11;
input  [2:0]  awuser_sd1_s11;
input  [2:0]  aruser_sd1_s11;

// Instance: u_cd_usb2, Port: usb2_s10

input  [33:0] awaddr_usb2_s10;
input  [7:0]  awlen_usb2_s10;
input  [2:0]  awsize_usb2_s10;
input  [1:0]  awburst_usb2_s10;
input         awlock_usb2_s10;
input  [3:0]  awcache_usb2_s10;
input  [2:0]  awprot_usb2_s10;
input         awvalid_usb2_s10;
output        awready_usb2_s10;
input  [31:0] wdata_usb2_s10;
input  [3:0]  wstrb_usb2_s10;
input         wlast_usb2_s10;
input         wvalid_usb2_s10;
output        wready_usb2_s10;
output [1:0]  bresp_usb2_s10;
output        bvalid_usb2_s10;
input         bready_usb2_s10;
input  [33:0] araddr_usb2_s10;
input  [7:0]  arlen_usb2_s10;
input  [2:0]  arsize_usb2_s10;
input  [1:0]  arburst_usb2_s10;
input         arlock_usb2_s10;
input  [3:0]  arcache_usb2_s10;
input  [2:0]  arprot_usb2_s10;
input         arvalid_usb2_s10;
output        arready_usb2_s10;
output [31:0] rdata_usb2_s10;
output [1:0]  rresp_usb2_s10;
output        rlast_usb2_s10;
output        rvalid_usb2_s10;
input         rready_usb2_s10;
input  [2:0]  awuser_usb2_s10;
input  [2:0]  aruser_usb2_s10;

// Instance: u_cd_usb3, Port: usb3_s9

input  [3:0]  awid_usb3_s9;
input  [33:0] awaddr_usb3_s9;
input  [7:0]  awlen_usb3_s9;
input  [2:0]  awsize_usb3_s9;
input  [1:0]  awburst_usb3_s9;
input         awlock_usb3_s9;
input  [3:0]  awcache_usb3_s9;
input  [2:0]  awprot_usb3_s9;
input         awvalid_usb3_s9;
output        awready_usb3_s9;
input  [127:0] wdata_usb3_s9;
input  [15:0] wstrb_usb3_s9;
input         wlast_usb3_s9;
input         wvalid_usb3_s9;
output        wready_usb3_s9;
output [3:0]  bid_usb3_s9;
output [1:0]  bresp_usb3_s9;
output        bvalid_usb3_s9;
input         bready_usb3_s9;
input  [3:0]  arid_usb3_s9;
input  [33:0] araddr_usb3_s9;
input  [7:0]  arlen_usb3_s9;
input  [2:0]  arsize_usb3_s9;
input  [1:0]  arburst_usb3_s9;
input         arlock_usb3_s9;
input  [3:0]  arcache_usb3_s9;
input  [2:0]  arprot_usb3_s9;
input         arvalid_usb3_s9;
output        arready_usb3_s9;
output [3:0]  rid_usb3_s9;
output [127:0] rdata_usb3_s9;
output [1:0]  rresp_usb3_s9;
output        rlast_usb3_s9;
output        rvalid_usb3_s9;
input         rready_usb3_s9;
input  [2:0]  awuser_usb3_s9;
input  [2:0]  aruser_usb3_s9;

//  Non-bus signals

input         dma0_0clk;
input         dma0_0resetn;
input         dma0_1clk;
input         dma0_1resetn;
input         dma1_0clk;
input         dma1_0resetn;
input         dma1_1clk;
input         dma1_1resetn;
input         gmacclk;
input         gmacresetn;
input         gpu2dclk;
input         gpu2dresetn;
input         gpvclk;
input         gpvresetn;
input         hsp2cpuclk;
input         hsp2cpuresetn;
input         hsp2main_0clk;
input         hsp2main_0resetn;
input         hsp2main_1clk;
input         hsp2main_1resetn;
input         mainclk;
input         mainclk_r;
input         mainresetn;
input         mainresetn_r;
input         sd0clk;
input         sd0resetn;
input         sd1clk;
input         sd1resetn;
input         usb2clk;
input         usb2resetn;
input         usb3clk;
input         usb3resetn;



//-----------------------------------------------------------------------------
// Internal Wire Declarations
//-----------------------------------------------------------------------------

wire   [33:0]  araddr_hsp2cpu_m0;
wire   [33:0]  araddr_hsp2main_0_m1;
wire   [33:0]  araddr_hsp2main_1_m2;
wire   [1:0]   arburst_hsp2cpu_m0;
wire   [1:0]   arburst_hsp2main_0_m1;
wire   [1:0]   arburst_hsp2main_1_m2;
wire   [3:0]   arcache_hsp2cpu_m0;
wire   [3:0]   arcache_hsp2main_0_m1;
wire   [3:0]   arcache_hsp2main_1_m2;
wire   [7:0]   arid_hsp2cpu_m0;
wire   [7:0]   arid_hsp2main_0_m1;
wire   [7:0]   arid_hsp2main_1_m2;
wire   [7:0]   arlen_hsp2cpu_m0;
wire   [7:0]   arlen_hsp2main_0_m1;
wire   [7:0]   arlen_hsp2main_1_m2;
wire           arlock_hsp2cpu_m0;
wire           arlock_hsp2main_0_m1;
wire           arlock_hsp2main_1_m2;
wire   [2:0]   arprot_hsp2cpu_m0;
wire   [2:0]   arprot_hsp2main_0_m1;
wire   [2:0]   arprot_hsp2main_1_m2;
wire           arready_dma0_0_s0;
wire           arready_dma0_1_s1;
wire           arready_dma1_0_s2;
wire           arready_dma1_1_s3;
wire           arready_gmac_s13;
wire           arready_gpu2d_s8;
wire           arready_sd0_s12;
wire           arready_sd1_s11;
wire           arready_usb2_s10;
wire           arready_usb3_s9;
wire   [2:0]   arsize_hsp2cpu_m0;
wire   [2:0]   arsize_hsp2main_0_m1;
wire   [2:0]   arsize_hsp2main_1_m2;
wire   [2:0]   aruser_hsp2main_0_m1;
wire   [2:0]   aruser_hsp2main_1_m2;
wire           arvalid_hsp2cpu_m0;
wire           arvalid_hsp2main_0_m1;
wire           arvalid_hsp2main_1_m2;
wire   [33:0]  awaddr_hsp2cpu_m0;
wire   [33:0]  awaddr_hsp2main_0_m1;
wire   [33:0]  awaddr_hsp2main_1_m2;
wire   [1:0]   awburst_hsp2cpu_m0;
wire   [1:0]   awburst_hsp2main_0_m1;
wire   [1:0]   awburst_hsp2main_1_m2;
wire   [3:0]   awcache_hsp2cpu_m0;
wire   [3:0]   awcache_hsp2main_0_m1;
wire   [3:0]   awcache_hsp2main_1_m2;
wire   [7:0]   awid_hsp2cpu_m0;
wire   [7:0]   awid_hsp2main_0_m1;
wire   [7:0]   awid_hsp2main_1_m2;
wire   [7:0]   awlen_hsp2cpu_m0;
wire   [7:0]   awlen_hsp2main_0_m1;
wire   [7:0]   awlen_hsp2main_1_m2;
wire           awlock_hsp2cpu_m0;
wire           awlock_hsp2main_0_m1;
wire           awlock_hsp2main_1_m2;
wire   [2:0]   awprot_hsp2cpu_m0;
wire   [2:0]   awprot_hsp2main_0_m1;
wire   [2:0]   awprot_hsp2main_1_m2;
wire           awready_dma0_0_s0;
wire           awready_dma0_1_s1;
wire           awready_dma1_0_s2;
wire           awready_dma1_1_s3;
wire           awready_gmac_s13;
wire           awready_gpu2d_s8;
wire           awready_sd0_s12;
wire           awready_sd1_s11;
wire           awready_usb2_s10;
wire           awready_usb3_s9;
wire   [2:0]   awsize_hsp2cpu_m0;
wire   [2:0]   awsize_hsp2main_0_m1;
wire   [2:0]   awsize_hsp2main_1_m2;
wire   [2:0]   awuser_hsp2main_0_m1;
wire   [2:0]   awuser_hsp2main_1_m2;
wire           awvalid_hsp2cpu_m0;
wire           awvalid_hsp2main_0_m1;
wire           awvalid_hsp2main_1_m2;
wire   [2:0]   bid_gmac_s13;
wire   [3:0]   bid_gpu2d_s8;
wire   [3:0]   bid_usb3_s9;
wire           bready_hsp2cpu_m0;
wire           bready_hsp2main_0_m1;
wire           bready_hsp2main_1_m2;
wire   [1:0]   bresp_dma0_0_s0;
wire   [1:0]   bresp_dma0_1_s1;
wire   [1:0]   bresp_dma1_0_s2;
wire   [1:0]   bresp_dma1_1_s3;
wire   [1:0]   bresp_gmac_s13;
wire   [1:0]   bresp_gpu2d_s8;
wire   [1:0]   bresp_sd0_s12;
wire   [1:0]   bresp_sd1_s11;
wire   [1:0]   bresp_usb2_s10;
wire   [1:0]   bresp_usb3_s9;
wire           bvalid_dma0_0_s0;
wire           bvalid_dma0_1_s1;
wire           bvalid_dma1_0_s2;
wire           bvalid_dma1_1_s3;
wire           bvalid_gmac_s13;
wire           bvalid_gpu2d_s8;
wire           bvalid_sd0_s12;
wire           bvalid_sd1_s11;
wire           bvalid_usb2_s10;
wire           bvalid_usb3_s9;
wire   [31:0]  hrdata_gpv_s15;
wire           hready_gpv_s15;
wire           hresp_gpv_s15;
wire   [31:0]  rdata_dma0_0_s0;
wire   [31:0]  rdata_dma0_1_s1;
wire   [31:0]  rdata_dma1_0_s2;
wire   [31:0]  rdata_dma1_1_s3;
wire   [127:0] rdata_gmac_s13;
wire   [63:0]  rdata_gpu2d_s8;
wire   [31:0]  rdata_sd0_s12;
wire   [31:0]  rdata_sd1_s11;
wire   [31:0]  rdata_usb2_s10;
wire   [127:0] rdata_usb3_s9;
wire   [2:0]   rid_gmac_s13;
wire   [3:0]   rid_gpu2d_s8;
wire   [3:0]   rid_usb3_s9;
wire           rlast_dma0_0_s0;
wire           rlast_dma0_1_s1;
wire           rlast_dma1_0_s2;
wire           rlast_dma1_1_s3;
wire           rlast_gmac_s13;
wire           rlast_gpu2d_s8;
wire           rlast_sd0_s12;
wire           rlast_sd1_s11;
wire           rlast_usb2_s10;
wire           rlast_usb3_s9;
wire           rready_hsp2cpu_m0;
wire           rready_hsp2main_0_m1;
wire           rready_hsp2main_1_m2;
wire   [1:0]   rresp_dma0_0_s0;
wire   [1:0]   rresp_dma0_1_s1;
wire   [1:0]   rresp_dma1_0_s2;
wire   [1:0]   rresp_dma1_1_s3;
wire   [1:0]   rresp_gmac_s13;
wire   [1:0]   rresp_gpu2d_s8;
wire   [1:0]   rresp_sd0_s12;
wire   [1:0]   rresp_sd1_s11;
wire   [1:0]   rresp_usb2_s10;
wire   [1:0]   rresp_usb3_s9;
wire           rvalid_dma0_0_s0;
wire           rvalid_dma0_1_s1;
wire           rvalid_dma1_0_s2;
wire           rvalid_dma1_1_s3;
wire           rvalid_gmac_s13;
wire           rvalid_gpu2d_s8;
wire           rvalid_sd0_s12;
wire           rvalid_sd1_s11;
wire           rvalid_usb2_s10;
wire           rvalid_usb3_s9;
wire   [31:0]  wdata_hsp2cpu_m0;
wire   [127:0] wdata_hsp2main_0_m1;
wire   [127:0] wdata_hsp2main_1_m2;
wire           wlast_hsp2cpu_m0;
wire           wlast_hsp2main_0_m1;
wire           wlast_hsp2main_1_m2;
wire           wready_dma0_0_s0;
wire           wready_dma0_1_s1;
wire           wready_dma1_0_s2;
wire           wready_dma1_1_s3;
wire           wready_gmac_s13;
wire           wready_gpu2d_s8;
wire           wready_sd0_s12;
wire           wready_sd1_s11;
wire           wready_usb2_s10;
wire           wready_usb3_s9;
wire   [3:0]   wstrb_hsp2cpu_m0;
wire   [15:0]  wstrb_hsp2main_0_m1;
wire   [15:0]  wstrb_hsp2main_1_m2;
wire           wvalid_hsp2cpu_m0;
wire           wvalid_hsp2main_0_m1;
wire           wvalid_hsp2main_1_m2;
wire   [60:0]  ar_data_dma0_0_s0_ib_int_async;    //dma0_0_s0_ib_int_async - u_cd_dma0_0
wire   [2:0]   ar_wpntr_gry_dma0_0_s0_ib_int_async;    //dma0_0_s0_ib_int_async - u_cd_dma0_0
wire   [60:0]  aw_data_dma0_0_s0_ib_int_async;    //dma0_0_s0_ib_int_async - u_cd_dma0_0
wire   [2:0]   aw_wpntr_gry_dma0_0_s0_ib_int_async;    //dma0_0_s0_ib_int_async - u_cd_dma0_0
wire   [1:0]   b_rpntr_bin_dma0_0_s0_ib_int_async;    //dma0_0_s0_ib_int_async - u_cd_dma0_0
wire   [2:0]   b_rpntr_gry_dma0_0_s0_ib_int_async;    //dma0_0_s0_ib_int_async - u_cd_dma0_0
wire           pack_dma0_0_s0_ib_apb_int_async;    //dma0_0_s0_ib_apb_int_async - u_cd_dma0_0
wire   [32:0]  prevpayld_dma0_0_s0_ib_apb_int_async;    //dma0_0_s0_ib_apb_int_async - u_cd_dma0_0
wire   [2:0]   r_rpntr_bin_dma0_0_s0_ib_int_async;    //dma0_0_s0_ib_int_async - u_cd_dma0_0
wire   [3:0]   r_rpntr_gry_dma0_0_s0_ib_int_async;    //dma0_0_s0_ib_int_async - u_cd_dma0_0
wire   [144:0] w_data_dma0_0_s0_ib_int_async;    //dma0_0_s0_ib_int_async - u_cd_dma0_0
wire   [3:0]   w_wpntr_gry_dma0_0_s0_ib_int_async;    //dma0_0_s0_ib_int_async - u_cd_dma0_0
wire   [60:0]  ar_data_dma0_1_s1_ib_int_async;    //dma0_1_s1_ib_int_async - u_cd_dma0_1
wire   [2:0]   ar_wpntr_gry_dma0_1_s1_ib_int_async;    //dma0_1_s1_ib_int_async - u_cd_dma0_1
wire   [60:0]  aw_data_dma0_1_s1_ib_int_async;    //dma0_1_s1_ib_int_async - u_cd_dma0_1
wire   [2:0]   aw_wpntr_gry_dma0_1_s1_ib_int_async;    //dma0_1_s1_ib_int_async - u_cd_dma0_1
wire   [1:0]   b_rpntr_bin_dma0_1_s1_ib_int_async;    //dma0_1_s1_ib_int_async - u_cd_dma0_1
wire   [2:0]   b_rpntr_gry_dma0_1_s1_ib_int_async;    //dma0_1_s1_ib_int_async - u_cd_dma0_1
wire           pack_dma0_1_s1_ib_apb_int_async;    //dma0_1_s1_ib_apb_int_async - u_cd_dma0_1
wire   [32:0]  prevpayld_dma0_1_s1_ib_apb_int_async;    //dma0_1_s1_ib_apb_int_async - u_cd_dma0_1
wire   [2:0]   r_rpntr_bin_dma0_1_s1_ib_int_async;    //dma0_1_s1_ib_int_async - u_cd_dma0_1
wire   [3:0]   r_rpntr_gry_dma0_1_s1_ib_int_async;    //dma0_1_s1_ib_int_async - u_cd_dma0_1
wire   [144:0] w_data_dma0_1_s1_ib_int_async;    //dma0_1_s1_ib_int_async - u_cd_dma0_1
wire   [3:0]   w_wpntr_gry_dma0_1_s1_ib_int_async;    //dma0_1_s1_ib_int_async - u_cd_dma0_1
wire   [60:0]  ar_data_dma1_0_s2_ib_int_async;    //dma1_0_s2_ib_int_async - u_cd_dma1_0
wire   [2:0]   ar_wpntr_gry_dma1_0_s2_ib_int_async;    //dma1_0_s2_ib_int_async - u_cd_dma1_0
wire   [60:0]  aw_data_dma1_0_s2_ib_int_async;    //dma1_0_s2_ib_int_async - u_cd_dma1_0
wire   [2:0]   aw_wpntr_gry_dma1_0_s2_ib_int_async;    //dma1_0_s2_ib_int_async - u_cd_dma1_0
wire   [1:0]   b_rpntr_bin_dma1_0_s2_ib_int_async;    //dma1_0_s2_ib_int_async - u_cd_dma1_0
wire   [2:0]   b_rpntr_gry_dma1_0_s2_ib_int_async;    //dma1_0_s2_ib_int_async - u_cd_dma1_0
wire           pack_dma1_0_s2_ib_apb_int_async;    //dma1_0_s2_ib_apb_int_async - u_cd_dma1_0
wire   [32:0]  prevpayld_dma1_0_s2_ib_apb_int_async;    //dma1_0_s2_ib_apb_int_async - u_cd_dma1_0
wire   [2:0]   r_rpntr_bin_dma1_0_s2_ib_int_async;    //dma1_0_s2_ib_int_async - u_cd_dma1_0
wire   [3:0]   r_rpntr_gry_dma1_0_s2_ib_int_async;    //dma1_0_s2_ib_int_async - u_cd_dma1_0
wire   [144:0] w_data_dma1_0_s2_ib_int_async;    //dma1_0_s2_ib_int_async - u_cd_dma1_0
wire   [3:0]   w_wpntr_gry_dma1_0_s2_ib_int_async;    //dma1_0_s2_ib_int_async - u_cd_dma1_0
wire   [60:0]  ar_data_dma1_1_s3_ib_int_async;    //dma1_1_s3_ib_int_async - u_cd_dma1_1
wire   [2:0]   ar_wpntr_gry_dma1_1_s3_ib_int_async;    //dma1_1_s3_ib_int_async - u_cd_dma1_1
wire   [60:0]  aw_data_dma1_1_s3_ib_int_async;    //dma1_1_s3_ib_int_async - u_cd_dma1_1
wire   [2:0]   aw_wpntr_gry_dma1_1_s3_ib_int_async;    //dma1_1_s3_ib_int_async - u_cd_dma1_1
wire   [1:0]   b_rpntr_bin_dma1_1_s3_ib_int_async;    //dma1_1_s3_ib_int_async - u_cd_dma1_1
wire   [2:0]   b_rpntr_gry_dma1_1_s3_ib_int_async;    //dma1_1_s3_ib_int_async - u_cd_dma1_1
wire           pack_dma1_1_s3_ib_apb_int_async;    //dma1_1_s3_ib_apb_int_async - u_cd_dma1_1
wire   [32:0]  prevpayld_dma1_1_s3_ib_apb_int_async;    //dma1_1_s3_ib_apb_int_async - u_cd_dma1_1
wire   [2:0]   r_rpntr_bin_dma1_1_s3_ib_int_async;    //dma1_1_s3_ib_int_async - u_cd_dma1_1
wire   [3:0]   r_rpntr_gry_dma1_1_s3_ib_int_async;    //dma1_1_s3_ib_int_async - u_cd_dma1_1
wire   [144:0] w_data_dma1_1_s3_ib_int_async;    //dma1_1_s3_ib_int_async - u_cd_dma1_1
wire   [3:0]   w_wpntr_gry_dma1_1_s3_ib_int_async;    //dma1_1_s3_ib_int_async - u_cd_dma1_1
wire   [63:0]  ar_data_gmac_s13_ib_int_async;    //gmac_s13_ib_int_async - u_cd_gmac
wire   [2:0]   ar_wpntr_gry_gmac_s13_ib_int_async;    //gmac_s13_ib_int_async - u_cd_gmac
wire   [63:0]  aw_data_gmac_s13_ib_int_async;    //gmac_s13_ib_int_async - u_cd_gmac
wire   [2:0]   aw_wpntr_gry_gmac_s13_ib_int_async;    //gmac_s13_ib_int_async - u_cd_gmac
wire   [1:0]   b_rpntr_bin_gmac_s13_ib_int_async;    //gmac_s13_ib_int_async - u_cd_gmac
wire   [2:0]   b_rpntr_gry_gmac_s13_ib_int_async;    //gmac_s13_ib_int_async - u_cd_gmac
wire           pack_gmac_s13_ib_apb_int_async;    //gmac_s13_ib_apb_int_async - u_cd_gmac
wire   [32:0]  prevpayld_gmac_s13_ib_apb_int_async;    //gmac_s13_ib_apb_int_async - u_cd_gmac
wire   [2:0]   r_rpntr_bin_gmac_s13_ib_int_async;    //gmac_s13_ib_int_async - u_cd_gmac
wire   [3:0]   r_rpntr_gry_gmac_s13_ib_int_async;    //gmac_s13_ib_int_async - u_cd_gmac
wire   [144:0] w_data_gmac_s13_ib_int_async;    //gmac_s13_ib_int_async - u_cd_gmac
wire   [3:0]   w_lpntr_gry_gmac_s13_ib_int_async;    //gmac_s13_ib_int_async - u_cd_gmac
wire   [3:0]   w_wpntr_gry_gmac_s13_ib_int_async;    //gmac_s13_ib_int_async - u_cd_gmac
wire   [64:0]  ar_data_gpu2d_s8_ib_int_async;    //gpu2d_s8_ib_int_async - u_cd_gpu2d
wire   [3:0]   ar_wpntr_gry_gpu2d_s8_ib_int_async;    //gpu2d_s8_ib_int_async - u_cd_gpu2d
wire   [64:0]  aw_data_gpu2d_s8_ib_int_async;    //gpu2d_s8_ib_int_async - u_cd_gpu2d
wire   [3:0]   aw_wpntr_gry_gpu2d_s8_ib_int_async;    //gpu2d_s8_ib_int_async - u_cd_gpu2d
wire   [2:0]   b_rpntr_bin_gpu2d_s8_ib_int_async;    //gpu2d_s8_ib_int_async - u_cd_gpu2d
wire   [3:0]   b_rpntr_gry_gpu2d_s8_ib_int_async;    //gpu2d_s8_ib_int_async - u_cd_gpu2d
wire           pack_gpu2d_s8_ib_apb_int_async;    //gpu2d_s8_ib_apb_int_async - u_cd_gpu2d
wire   [32:0]  prevpayld_gpu2d_s8_ib_apb_int_async;    //gpu2d_s8_ib_apb_int_async - u_cd_gpu2d
wire   [3:0]   r_rpntr_bin_gpu2d_s8_ib_int_async;    //gpu2d_s8_ib_int_async - u_cd_gpu2d
wire   [4:0]   r_rpntr_gry_gpu2d_s8_ib_int_async;    //gpu2d_s8_ib_int_async - u_cd_gpu2d
wire   [144:0] w_data_gpu2d_s8_ib_int_async;    //gpu2d_s8_ib_int_async - u_cd_gpu2d
wire   [4:0]   w_wpntr_gry_gpu2d_s8_ib_int_async;    //gpu2d_s8_ib_int_async - u_cd_gpu2d
wire   [55:0]  a_data_gpv_s15_ib_int_async;    //gpv_s15_ib_int_async - u_cd_gpv
wire   [2:0]   a_wpntr_gry_gpv_s15_ib_int_async;    //gpv_s15_ib_int_async - u_cd_gpv
wire   [1:0]   d_rpntr_bin_gpv_s15_ib_int_async;    //gpv_s15_ib_int_async - u_cd_gpv
wire   [2:0]   d_rpntr_gry_gpv_s15_ib_int_async;    //gpv_s15_ib_int_async - u_cd_gpv
wire           pack_gpv_s15_ib_apb_int_async;    //gpv_s15_ib_apb_int_async - u_cd_gpv
wire   [32:0]  prevpayld_gpv_s15_ib_apb_int_async;    //gpv_s15_ib_apb_int_async - u_cd_gpv
wire   [144:0] w_data_gpv_s15_ib_int_async;    //gpv_s15_ib_int_async - u_cd_gpv
wire   [2:0]   w_wpntr_gry_gpv_s15_ib_int_async;    //gpv_s15_ib_int_async - u_cd_gpv
wire           ar_rpntr_bin_hsp2cpu_m0_ib_int_async;    //hsp2cpu_m0_ib_int_async - u_cd_hsp2cpu
wire   [1:0]   ar_rpntr_gry_hsp2cpu_m0_ib_int_async;    //hsp2cpu_m0_ib_int_async - u_cd_hsp2cpu
wire           aw_rpntr_bin_hsp2cpu_m0_ib_int_async;    //hsp2cpu_m0_ib_int_async - u_cd_hsp2cpu
wire   [1:0]   aw_rpntr_gry_hsp2cpu_m0_ib_int_async;    //hsp2cpu_m0_ib_int_async - u_cd_hsp2cpu
wire   [9:0]   b_data_hsp2cpu_m0_ib_int_async;    //hsp2cpu_m0_ib_int_async - u_cd_hsp2cpu
wire   [1:0]   b_wpntr_gry_hsp2cpu_m0_ib_int_async;    //hsp2cpu_m0_ib_int_async - u_cd_hsp2cpu
wire           pack_hsp2cpu_m0_ib_apb_int_async;    //hsp2cpu_m0_ib_apb_int_async - u_cd_hsp2cpu
wire   [32:0]  prevpayld_hsp2cpu_m0_ib_apb_int_async;    //hsp2cpu_m0_ib_apb_int_async - u_cd_hsp2cpu
wire   [140:0] r_data_hsp2cpu_m0_ib_int_async;    //hsp2cpu_m0_ib_int_async - u_cd_hsp2cpu
wire   [1:0]   r_wpntr_gry_hsp2cpu_m0_ib_int_async;    //hsp2cpu_m0_ib_int_async - u_cd_hsp2cpu
wire           w_rpntr_bin_hsp2cpu_m0_ib_int_async;    //hsp2cpu_m0_ib_int_async - u_cd_hsp2cpu
wire   [1:0]   w_rpntr_gry_hsp2cpu_m0_ib_int_async;    //hsp2cpu_m0_ib_int_async - u_cd_hsp2cpu
wire   [3:0]   ar_rpntr_bin_hsp2main_0_m1_ib_int;    //hsp2main_0_m1_ib_int - u_cd_hsp2main_0
wire   [4:0]   ar_rpntr_gry_hsp2main_0_m1_ib_int;    //hsp2main_0_m1_ib_int - u_cd_hsp2main_0
wire   [3:0]   aw_rpntr_bin_hsp2main_0_m1_ib_int;    //hsp2main_0_m1_ib_int - u_cd_hsp2main_0
wire   [4:0]   aw_rpntr_gry_hsp2main_0_m1_ib_int;    //hsp2main_0_m1_ib_int - u_cd_hsp2main_0
wire   [9:0]   b_data_hsp2main_0_m1_ib_int;    //hsp2main_0_m1_ib_int - u_cd_hsp2main_0
wire   [4:0]   b_wpntr_gry_hsp2main_0_m1_ib_int;    //hsp2main_0_m1_ib_int - u_cd_hsp2main_0
wire           pack_hsp2main_0_m1_ib_apb_int;    //hsp2main_0_m1_ib_apb_int - u_cd_hsp2main_0
wire   [32:0]  prevpayld_hsp2main_0_m1_ib_apb_int;    //hsp2main_0_m1_ib_apb_int - u_cd_hsp2main_0
wire   [138:0] r_data_hsp2main_0_m1_ib_int;    //hsp2main_0_m1_ib_int - u_cd_hsp2main_0
wire   [5:0]   r_wpntr_gry_hsp2main_0_m1_ib_int;    //hsp2main_0_m1_ib_int - u_cd_hsp2main_0
wire   [4:0]   w_rpntr_bin_hsp2main_0_m1_ib_int;    //hsp2main_0_m1_ib_int - u_cd_hsp2main_0
wire   [5:0]   w_rpntr_gry_hsp2main_0_m1_ib_int;    //hsp2main_0_m1_ib_int - u_cd_hsp2main_0
wire   [3:0]   ar_rpntr_bin_hsp2main_1_m2_ib_int;    //hsp2main_1_m2_ib_int - u_cd_hsp2main_1
wire   [4:0]   ar_rpntr_gry_hsp2main_1_m2_ib_int;    //hsp2main_1_m2_ib_int - u_cd_hsp2main_1
wire   [3:0]   aw_rpntr_bin_hsp2main_1_m2_ib_int;    //hsp2main_1_m2_ib_int - u_cd_hsp2main_1
wire   [4:0]   aw_rpntr_gry_hsp2main_1_m2_ib_int;    //hsp2main_1_m2_ib_int - u_cd_hsp2main_1
wire   [9:0]   b_data_hsp2main_1_m2_ib_int;    //hsp2main_1_m2_ib_int - u_cd_hsp2main_1
wire   [4:0]   b_wpntr_gry_hsp2main_1_m2_ib_int;    //hsp2main_1_m2_ib_int - u_cd_hsp2main_1
wire           pack_hsp2main_1_m2_ib_apb_int;    //hsp2main_1_m2_ib_apb_int - u_cd_hsp2main_1
wire   [32:0]  prevpayld_hsp2main_1_m2_ib_apb_int;    //hsp2main_1_m2_ib_apb_int - u_cd_hsp2main_1
wire   [138:0] r_data_hsp2main_1_m2_ib_int;    //hsp2main_1_m2_ib_int - u_cd_hsp2main_1
wire   [5:0]   r_wpntr_gry_hsp2main_1_m2_ib_int;    //hsp2main_1_m2_ib_int - u_cd_hsp2main_1
wire   [4:0]   w_rpntr_bin_hsp2main_1_m2_ib_int;    //hsp2main_1_m2_ib_int - u_cd_hsp2main_1
wire   [5:0]   w_rpntr_gry_hsp2main_1_m2_ib_int;    //hsp2main_1_m2_ib_int - u_cd_hsp2main_1
wire   [78:0]  a_data_hsp_gpv_ib1_int;    //hsp_gpv_ib1_int - u_cd_main
wire   [1:0]   a_rpntr_bin_gpv_s15_ib_int_async;    //gpv_s15_ib_int_async - u_cd_main
wire   [2:0]   a_rpntr_gry_gpv_s15_ib_int_async;    //gpv_s15_ib_int_async - u_cd_main
wire           a_valid_hsp_gpv_ib1_int;    //hsp_gpv_ib1_int - u_cd_main
wire   [75:0]  ar_data_hsp2cpu_m0_ib_int_async;    //hsp2cpu_m0_ib_int_async - u_cd_main
wire   [65:0]  ar_data_hsp2main_0_m1_ib_int;    //hsp2main_0_m1_ib_int - u_cd_main
wire   [65:0]  ar_data_hsp2main_1_m2_ib_int;    //hsp2main_1_m2_ib_int - u_cd_main
wire   [1:0]   ar_rpntr_bin_dma0_0_s0_ib_int_async;    //dma0_0_s0_ib_int_async - u_cd_main
wire   [1:0]   ar_rpntr_bin_dma0_1_s1_ib_int_async;    //dma0_1_s1_ib_int_async - u_cd_main
wire   [1:0]   ar_rpntr_bin_dma1_0_s2_ib_int_async;    //dma1_0_s2_ib_int_async - u_cd_main
wire   [1:0]   ar_rpntr_bin_dma1_1_s3_ib_int_async;    //dma1_1_s3_ib_int_async - u_cd_main
wire   [1:0]   ar_rpntr_bin_gmac_s13_ib_int_async;    //gmac_s13_ib_int_async - u_cd_main
wire   [2:0]   ar_rpntr_bin_gpu2d_s8_ib_int_async;    //gpu2d_s8_ib_int_async - u_cd_main
wire   [1:0]   ar_rpntr_bin_sd0_s12_ib_int_async;    //sd0_s12_ib_int_async - u_cd_main
wire   [1:0]   ar_rpntr_bin_sd1_s11_ib_int_async;    //sd1_s11_ib_int_async - u_cd_main
wire   [1:0]   ar_rpntr_bin_usb2_s10_ib_int_async;    //usb2_s10_ib_int_async - u_cd_main
wire   [1:0]   ar_rpntr_bin_usb3_s9_ib_int_async;    //usb3_s9_ib_int_async - u_cd_main
wire   [2:0]   ar_rpntr_gry_dma0_0_s0_ib_int_async;    //dma0_0_s0_ib_int_async - u_cd_main
wire   [2:0]   ar_rpntr_gry_dma0_1_s1_ib_int_async;    //dma0_1_s1_ib_int_async - u_cd_main
wire   [2:0]   ar_rpntr_gry_dma1_0_s2_ib_int_async;    //dma1_0_s2_ib_int_async - u_cd_main
wire   [2:0]   ar_rpntr_gry_dma1_1_s3_ib_int_async;    //dma1_1_s3_ib_int_async - u_cd_main
wire   [2:0]   ar_rpntr_gry_gmac_s13_ib_int_async;    //gmac_s13_ib_int_async - u_cd_main
wire   [3:0]   ar_rpntr_gry_gpu2d_s8_ib_int_async;    //gpu2d_s8_ib_int_async - u_cd_main
wire   [2:0]   ar_rpntr_gry_sd0_s12_ib_int_async;    //sd0_s12_ib_int_async - u_cd_main
wire   [2:0]   ar_rpntr_gry_sd1_s11_ib_int_async;    //sd1_s11_ib_int_async - u_cd_main
wire   [2:0]   ar_rpntr_gry_usb2_s10_ib_int_async;    //usb2_s10_ib_int_async - u_cd_main
wire   [2:0]   ar_rpntr_gry_usb3_s9_ib_int_async;    //usb3_s9_ib_int_async - u_cd_main
wire   [1:0]   ar_wpntr_gry_hsp2cpu_m0_ib_int_async;    //hsp2cpu_m0_ib_int_async - u_cd_main
wire   [4:0]   ar_wpntr_gry_hsp2main_0_m1_ib_int;    //hsp2main_0_m1_ib_int - u_cd_main
wire   [4:0]   ar_wpntr_gry_hsp2main_1_m2_ib_int;    //hsp2main_1_m2_ib_int - u_cd_main
wire   [64:0]  aw_data_hsp2cpu_m0_ib_int_async;    //hsp2cpu_m0_ib_int_async - u_cd_main
wire   [65:0]  aw_data_hsp2main_0_m1_ib_int;    //hsp2main_0_m1_ib_int - u_cd_main
wire   [65:0]  aw_data_hsp2main_1_m2_ib_int;    //hsp2main_1_m2_ib_int - u_cd_main
wire   [1:0]   aw_rpntr_bin_dma0_0_s0_ib_int_async;    //dma0_0_s0_ib_int_async - u_cd_main
wire   [1:0]   aw_rpntr_bin_dma0_1_s1_ib_int_async;    //dma0_1_s1_ib_int_async - u_cd_main
wire   [1:0]   aw_rpntr_bin_dma1_0_s2_ib_int_async;    //dma1_0_s2_ib_int_async - u_cd_main
wire   [1:0]   aw_rpntr_bin_dma1_1_s3_ib_int_async;    //dma1_1_s3_ib_int_async - u_cd_main
wire   [1:0]   aw_rpntr_bin_gmac_s13_ib_int_async;    //gmac_s13_ib_int_async - u_cd_main
wire   [2:0]   aw_rpntr_bin_gpu2d_s8_ib_int_async;    //gpu2d_s8_ib_int_async - u_cd_main
wire   [1:0]   aw_rpntr_bin_sd0_s12_ib_int_async;    //sd0_s12_ib_int_async - u_cd_main
wire   [1:0]   aw_rpntr_bin_sd1_s11_ib_int_async;    //sd1_s11_ib_int_async - u_cd_main
wire   [1:0]   aw_rpntr_bin_usb2_s10_ib_int_async;    //usb2_s10_ib_int_async - u_cd_main
wire   [1:0]   aw_rpntr_bin_usb3_s9_ib_int_async;    //usb3_s9_ib_int_async - u_cd_main
wire   [2:0]   aw_rpntr_gry_dma0_0_s0_ib_int_async;    //dma0_0_s0_ib_int_async - u_cd_main
wire   [2:0]   aw_rpntr_gry_dma0_1_s1_ib_int_async;    //dma0_1_s1_ib_int_async - u_cd_main
wire   [2:0]   aw_rpntr_gry_dma1_0_s2_ib_int_async;    //dma1_0_s2_ib_int_async - u_cd_main
wire   [2:0]   aw_rpntr_gry_dma1_1_s3_ib_int_async;    //dma1_1_s3_ib_int_async - u_cd_main
wire   [2:0]   aw_rpntr_gry_gmac_s13_ib_int_async;    //gmac_s13_ib_int_async - u_cd_main
wire   [3:0]   aw_rpntr_gry_gpu2d_s8_ib_int_async;    //gpu2d_s8_ib_int_async - u_cd_main
wire   [2:0]   aw_rpntr_gry_sd0_s12_ib_int_async;    //sd0_s12_ib_int_async - u_cd_main
wire   [2:0]   aw_rpntr_gry_sd1_s11_ib_int_async;    //sd1_s11_ib_int_async - u_cd_main
wire   [2:0]   aw_rpntr_gry_usb2_s10_ib_int_async;    //usb2_s10_ib_int_async - u_cd_main
wire   [2:0]   aw_rpntr_gry_usb3_s9_ib_int_async;    //usb3_s9_ib_int_async - u_cd_main
wire   [1:0]   aw_wpntr_gry_hsp2cpu_m0_ib_int_async;    //hsp2cpu_m0_ib_int_async - u_cd_main
wire   [4:0]   aw_wpntr_gry_hsp2main_0_m1_ib_int;    //hsp2main_0_m1_ib_int - u_cd_main
wire   [4:0]   aw_wpntr_gry_hsp2main_1_m2_ib_int;    //hsp2main_1_m2_ib_int - u_cd_main
wire   [1:0]   b_data_dma0_0_s0_ib_int_async;    //dma0_0_s0_ib_int_async - u_cd_main
wire   [1:0]   b_data_dma0_1_s1_ib_int_async;    //dma0_1_s1_ib_int_async - u_cd_main
wire   [1:0]   b_data_dma1_0_s2_ib_int_async;    //dma1_0_s2_ib_int_async - u_cd_main
wire   [1:0]   b_data_dma1_1_s3_ib_int_async;    //dma1_1_s3_ib_int_async - u_cd_main
wire   [4:0]   b_data_gmac_s13_ib_int_async;    //gmac_s13_ib_int_async - u_cd_main
wire   [5:0]   b_data_gpu2d_s8_ib_int_async;    //gpu2d_s8_ib_int_async - u_cd_main
wire   [1:0]   b_data_sd0_s12_ib_int_async;    //sd0_s12_ib_int_async - u_cd_main
wire   [1:0]   b_data_sd1_s11_ib_int_async;    //sd1_s11_ib_int_async - u_cd_main
wire   [1:0]   b_data_usb2_s10_ib_int_async;    //usb2_s10_ib_int_async - u_cd_main
wire   [5:0]   b_data_usb3_s9_ib_int_async;    //usb3_s9_ib_int_async - u_cd_main
wire           b_rpntr_bin_hsp2cpu_m0_ib_int_async;    //hsp2cpu_m0_ib_int_async - u_cd_main
wire   [3:0]   b_rpntr_bin_hsp2main_0_m1_ib_int;    //hsp2main_0_m1_ib_int - u_cd_main
wire   [3:0]   b_rpntr_bin_hsp2main_1_m2_ib_int;    //hsp2main_1_m2_ib_int - u_cd_main
wire   [1:0]   b_rpntr_gry_hsp2cpu_m0_ib_int_async;    //hsp2cpu_m0_ib_int_async - u_cd_main
wire   [4:0]   b_rpntr_gry_hsp2main_0_m1_ib_int;    //hsp2main_0_m1_ib_int - u_cd_main
wire   [4:0]   b_rpntr_gry_hsp2main_1_m2_ib_int;    //hsp2main_1_m2_ib_int - u_cd_main
wire   [2:0]   b_wpntr_gry_dma0_0_s0_ib_int_async;    //dma0_0_s0_ib_int_async - u_cd_main
wire   [2:0]   b_wpntr_gry_dma0_1_s1_ib_int_async;    //dma0_1_s1_ib_int_async - u_cd_main
wire   [2:0]   b_wpntr_gry_dma1_0_s2_ib_int_async;    //dma1_0_s2_ib_int_async - u_cd_main
wire   [2:0]   b_wpntr_gry_dma1_1_s3_ib_int_async;    //dma1_1_s3_ib_int_async - u_cd_main
wire   [2:0]   b_wpntr_gry_gmac_s13_ib_int_async;    //gmac_s13_ib_int_async - u_cd_main
wire   [3:0]   b_wpntr_gry_gpu2d_s8_ib_int_async;    //gpu2d_s8_ib_int_async - u_cd_main
wire   [2:0]   b_wpntr_gry_sd0_s12_ib_int_async;    //sd0_s12_ib_int_async - u_cd_main
wire   [2:0]   b_wpntr_gry_sd1_s11_ib_int_async;    //sd1_s11_ib_int_async - u_cd_main
wire   [2:0]   b_wpntr_gry_usb2_s10_ib_int_async;    //usb2_s10_ib_int_async - u_cd_main
wire   [2:0]   b_wpntr_gry_usb3_s9_ib_int_async;    //usb3_s9_ib_int_async - u_cd_main
wire   [131:0] d_data_gpv_s15_ib_int_async;    //gpv_s15_ib_int_async - u_cd_main
wire           d_ready_hsp_gpv_ib1_int;    //hsp_gpv_ib1_int - u_cd_main
wire   [2:0]   d_wpntr_gry_gpv_s15_ib_int_async;    //gpv_s15_ib_int_async - u_cd_main
wire   [71:0]  pfwdpayld_dma0_0_s0_ib_apb_int_async;    //dma0_0_s0_ib_apb_int_async - u_cd_main
wire   [71:0]  pfwdpayld_dma0_1_s1_ib_apb_int_async;    //dma0_1_s1_ib_apb_int_async - u_cd_main
wire   [71:0]  pfwdpayld_dma1_0_s2_ib_apb_int_async;    //dma1_0_s2_ib_apb_int_async - u_cd_main
wire   [71:0]  pfwdpayld_dma1_1_s3_ib_apb_int_async;    //dma1_1_s3_ib_apb_int_async - u_cd_main
wire   [71:0]  pfwdpayld_gmac_s13_ib_apb_int_async;    //gmac_s13_ib_apb_int_async - u_cd_main
wire   [71:0]  pfwdpayld_gpu2d_s8_ib_apb_int_async;    //gpu2d_s8_ib_apb_int_async - u_cd_main
wire   [71:0]  pfwdpayld_gpv_s15_ib_apb_int_async;    //gpv_s15_ib_apb_int_async - u_cd_main
wire   [71:0]  pfwdpayld_hsp2cpu_m0_ib_apb_int_async;    //hsp2cpu_m0_ib_apb_int_async - u_cd_main
wire   [71:0]  pfwdpayld_hsp2main_0_m1_ib_apb_int;    //hsp2main_0_m1_ib_apb_int - u_cd_main
wire   [71:0]  pfwdpayld_hsp2main_1_m2_ib_apb_int;    //hsp2main_1_m2_ib_apb_int - u_cd_main
wire   [71:0]  pfwdpayld_sd0_s12_ib_apb_int_async;    //sd0_s12_ib_apb_int_async - u_cd_main
wire   [71:0]  pfwdpayld_sd1_s11_ib_apb_int_async;    //sd1_s11_ib_apb_int_async - u_cd_main
wire   [71:0]  pfwdpayld_usb2_s10_ib_apb_int_async;    //usb2_s10_ib_apb_int_async - u_cd_main
wire   [71:0]  pfwdpayld_usb3_s9_ib_apb_int_async;    //usb3_s9_ib_apb_int_async - u_cd_main
wire   [31:0]  prdata_dma0_0_s0_ib_apb;    //dma0_0_s0_ib_apb - u_cd_main
wire   [31:0]  prdata_dma0_1_s1_ib_apb;    //dma0_1_s1_ib_apb - u_cd_main
wire   [31:0]  prdata_dma1_0_s2_ib_apb;    //dma1_0_s2_ib_apb - u_cd_main
wire   [31:0]  prdata_dma1_1_s3_ib_apb;    //dma1_1_s3_ib_apb - u_cd_main
wire   [31:0]  prdata_gmac_s13_ib_apb;    //gmac_s13_ib_apb - u_cd_main
wire   [31:0]  prdata_gpu2d_s8_ib_apb;    //gpu2d_s8_ib_apb - u_cd_main
wire   [31:0]  prdata_gpv_s15_ib_apb;    //gpv_s15_ib_apb - u_cd_main
wire   [31:0]  prdata_hsp2cpu_m0_ib_apb;    //hsp2cpu_m0_ib_apb - u_cd_main
wire   [31:0]  prdata_hsp2main_0_m1_ib_apb;    //hsp2main_0_m1_ib_apb - u_cd_main
wire   [31:0]  prdata_hsp2main_1_m2_ib_apb;    //hsp2main_1_m2_ib_apb - u_cd_main
wire   [31:0]  prdata_sd0_s12_ib_apb;    //sd0_s12_ib_apb - u_cd_main
wire   [31:0]  prdata_sd1_s11_ib_apb;    //sd1_s11_ib_apb - u_cd_main
wire   [31:0]  prdata_usb2_s10_ib_apb;    //usb2_s10_ib_apb - u_cd_main
wire   [31:0]  prdata_usb3_s9_ib_apb;    //usb3_s9_ib_apb - u_cd_main
wire           pready_dma0_0_s0_ib_apb;    //dma0_0_s0_ib_apb - u_cd_main
wire           pready_dma0_1_s1_ib_apb;    //dma0_1_s1_ib_apb - u_cd_main
wire           pready_dma1_0_s2_ib_apb;    //dma1_0_s2_ib_apb - u_cd_main
wire           pready_dma1_1_s3_ib_apb;    //dma1_1_s3_ib_apb - u_cd_main
wire           pready_gmac_s13_ib_apb;    //gmac_s13_ib_apb - u_cd_main
wire           pready_gpu2d_s8_ib_apb;    //gpu2d_s8_ib_apb - u_cd_main
wire           pready_gpv_s15_ib_apb;    //gpv_s15_ib_apb - u_cd_main
wire           pready_hsp2cpu_m0_ib_apb;    //hsp2cpu_m0_ib_apb - u_cd_main
wire           pready_hsp2main_0_m1_ib_apb;    //hsp2main_0_m1_ib_apb - u_cd_main
wire           pready_hsp2main_1_m2_ib_apb;    //hsp2main_1_m2_ib_apb - u_cd_main
wire           pready_sd0_s12_ib_apb;    //sd0_s12_ib_apb - u_cd_main
wire           pready_sd1_s11_ib_apb;    //sd1_s11_ib_apb - u_cd_main
wire           pready_usb2_s10_ib_apb;    //usb2_s10_ib_apb - u_cd_main
wire           pready_usb3_s9_ib_apb;    //usb3_s9_ib_apb - u_cd_main
wire           preq_dma0_0_s0_ib_apb_int_async;    //dma0_0_s0_ib_apb_int_async - u_cd_main
wire           preq_dma0_1_s1_ib_apb_int_async;    //dma0_1_s1_ib_apb_int_async - u_cd_main
wire           preq_dma1_0_s2_ib_apb_int_async;    //dma1_0_s2_ib_apb_int_async - u_cd_main
wire           preq_dma1_1_s3_ib_apb_int_async;    //dma1_1_s3_ib_apb_int_async - u_cd_main
wire           preq_gmac_s13_ib_apb_int_async;    //gmac_s13_ib_apb_int_async - u_cd_main
wire           preq_gpu2d_s8_ib_apb_int_async;    //gpu2d_s8_ib_apb_int_async - u_cd_main
wire           preq_gpv_s15_ib_apb_int_async;    //gpv_s15_ib_apb_int_async - u_cd_main
wire           preq_hsp2cpu_m0_ib_apb_int_async;    //hsp2cpu_m0_ib_apb_int_async - u_cd_main
wire           preq_hsp2main_0_m1_ib_apb_int;    //hsp2main_0_m1_ib_apb_int - u_cd_main
wire           preq_hsp2main_1_m2_ib_apb_int;    //hsp2main_1_m2_ib_apb_int - u_cd_main
wire           preq_sd0_s12_ib_apb_int_async;    //sd0_s12_ib_apb_int_async - u_cd_main
wire           preq_sd1_s11_ib_apb_int_async;    //sd1_s11_ib_apb_int_async - u_cd_main
wire           preq_usb2_s10_ib_apb_int_async;    //usb2_s10_ib_apb_int_async - u_cd_main
wire           preq_usb3_s9_ib_apb_int_async;    //usb3_s9_ib_apb_int_async - u_cd_main
wire           pslverr_dma0_0_s0_ib_apb;    //dma0_0_s0_ib_apb - u_cd_main
wire           pslverr_dma0_1_s1_ib_apb;    //dma0_1_s1_ib_apb - u_cd_main
wire           pslverr_dma1_0_s2_ib_apb;    //dma1_0_s2_ib_apb - u_cd_main
wire           pslverr_dma1_1_s3_ib_apb;    //dma1_1_s3_ib_apb - u_cd_main
wire           pslverr_gmac_s13_ib_apb;    //gmac_s13_ib_apb - u_cd_main
wire           pslverr_gpu2d_s8_ib_apb;    //gpu2d_s8_ib_apb - u_cd_main
wire           pslverr_gpv_s15_ib_apb;    //gpv_s15_ib_apb - u_cd_main
wire           pslverr_hsp2cpu_m0_ib_apb;    //hsp2cpu_m0_ib_apb - u_cd_main
wire           pslverr_hsp2main_0_m1_ib_apb;    //hsp2main_0_m1_ib_apb - u_cd_main
wire           pslverr_hsp2main_1_m2_ib_apb;    //hsp2main_1_m2_ib_apb - u_cd_main
wire           pslverr_sd0_s12_ib_apb;    //sd0_s12_ib_apb - u_cd_main
wire           pslverr_sd1_s11_ib_apb;    //sd1_s11_ib_apb - u_cd_main
wire           pslverr_usb2_s10_ib_apb;    //usb2_s10_ib_apb - u_cd_main
wire           pslverr_usb3_s9_ib_apb;    //usb3_s9_ib_apb - u_cd_main
wire   [130:0] r_data_dma0_0_s0_ib_int_async;    //dma0_0_s0_ib_int_async - u_cd_main
wire   [130:0] r_data_dma0_1_s1_ib_int_async;    //dma0_1_s1_ib_int_async - u_cd_main
wire   [130:0] r_data_dma1_0_s2_ib_int_async;    //dma1_0_s2_ib_int_async - u_cd_main
wire   [130:0] r_data_dma1_1_s3_ib_int_async;    //dma1_1_s3_ib_int_async - u_cd_main
wire   [133:0] r_data_gmac_s13_ib_int_async;    //gmac_s13_ib_int_async - u_cd_main
wire   [134:0] r_data_gpu2d_s8_ib_int_async;    //gpu2d_s8_ib_int_async - u_cd_main
wire   [130:0] r_data_sd0_s12_ib_int_async;    //sd0_s12_ib_int_async - u_cd_main
wire   [130:0] r_data_sd1_s11_ib_int_async;    //sd1_s11_ib_int_async - u_cd_main
wire   [130:0] r_data_usb2_s10_ib_int_async;    //usb2_s10_ib_int_async - u_cd_main
wire   [134:0] r_data_usb3_s9_ib_int_async;    //usb3_s9_ib_int_async - u_cd_main
wire           r_rpntr_bin_hsp2cpu_m0_ib_int_async;    //hsp2cpu_m0_ib_int_async - u_cd_main
wire   [4:0]   r_rpntr_bin_hsp2main_0_m1_ib_int;    //hsp2main_0_m1_ib_int - u_cd_main
wire   [4:0]   r_rpntr_bin_hsp2main_1_m2_ib_int;    //hsp2main_1_m2_ib_int - u_cd_main
wire   [1:0]   r_rpntr_gry_hsp2cpu_m0_ib_int_async;    //hsp2cpu_m0_ib_int_async - u_cd_main
wire   [5:0]   r_rpntr_gry_hsp2main_0_m1_ib_int;    //hsp2main_0_m1_ib_int - u_cd_main
wire   [5:0]   r_rpntr_gry_hsp2main_1_m2_ib_int;    //hsp2main_1_m2_ib_int - u_cd_main
wire   [3:0]   r_wpntr_gry_dma0_0_s0_ib_int_async;    //dma0_0_s0_ib_int_async - u_cd_main
wire   [3:0]   r_wpntr_gry_dma0_1_s1_ib_int_async;    //dma0_1_s1_ib_int_async - u_cd_main
wire   [3:0]   r_wpntr_gry_dma1_0_s2_ib_int_async;    //dma1_0_s2_ib_int_async - u_cd_main
wire   [3:0]   r_wpntr_gry_dma1_1_s3_ib_int_async;    //dma1_1_s3_ib_int_async - u_cd_main
wire   [3:0]   r_wpntr_gry_gmac_s13_ib_int_async;    //gmac_s13_ib_int_async - u_cd_main
wire   [4:0]   r_wpntr_gry_gpu2d_s8_ib_int_async;    //gpu2d_s8_ib_int_async - u_cd_main
wire   [3:0]   r_wpntr_gry_sd0_s12_ib_int_async;    //sd0_s12_ib_int_async - u_cd_main
wire   [3:0]   r_wpntr_gry_sd1_s11_ib_int_async;    //sd1_s11_ib_int_async - u_cd_main
wire   [3:0]   r_wpntr_gry_usb2_s10_ib_int_async;    //usb2_s10_ib_int_async - u_cd_main
wire   [3:0]   r_wpntr_gry_usb3_s9_ib_int_async;    //usb3_s9_ib_int_async - u_cd_main
wire   [144:0] w_data_hsp2cpu_m0_ib_int_async;    //hsp2cpu_m0_ib_int_async - u_cd_main
wire   [144:0] w_data_hsp2main_0_m1_ib_int;    //hsp2main_0_m1_ib_int - u_cd_main
wire   [144:0] w_data_hsp2main_1_m2_ib_int;    //hsp2main_1_m2_ib_int - u_cd_main
wire   [144:0] w_data_hsp_gpv_ib1_int;    //hsp_gpv_ib1_int - u_cd_main
wire   [2:0]   w_rpntr_bin_dma0_0_s0_ib_int_async;    //dma0_0_s0_ib_int_async - u_cd_main
wire   [2:0]   w_rpntr_bin_dma0_1_s1_ib_int_async;    //dma0_1_s1_ib_int_async - u_cd_main
wire   [2:0]   w_rpntr_bin_dma1_0_s2_ib_int_async;    //dma1_0_s2_ib_int_async - u_cd_main
wire   [2:0]   w_rpntr_bin_dma1_1_s3_ib_int_async;    //dma1_1_s3_ib_int_async - u_cd_main
wire   [2:0]   w_rpntr_bin_gmac_s13_ib_int_async;    //gmac_s13_ib_int_async - u_cd_main
wire   [3:0]   w_rpntr_bin_gpu2d_s8_ib_int_async;    //gpu2d_s8_ib_int_async - u_cd_main
wire   [1:0]   w_rpntr_bin_gpv_s15_ib_int_async;    //gpv_s15_ib_int_async - u_cd_main
wire   [2:0]   w_rpntr_bin_sd0_s12_ib_int_async;    //sd0_s12_ib_int_async - u_cd_main
wire   [2:0]   w_rpntr_bin_sd1_s11_ib_int_async;    //sd1_s11_ib_int_async - u_cd_main
wire   [2:0]   w_rpntr_bin_usb2_s10_ib_int_async;    //usb2_s10_ib_int_async - u_cd_main
wire   [2:0]   w_rpntr_bin_usb3_s9_ib_int_async;    //usb3_s9_ib_int_async - u_cd_main
wire   [3:0]   w_rpntr_gry_dma0_0_s0_ib_int_async;    //dma0_0_s0_ib_int_async - u_cd_main
wire   [3:0]   w_rpntr_gry_dma0_1_s1_ib_int_async;    //dma0_1_s1_ib_int_async - u_cd_main
wire   [3:0]   w_rpntr_gry_dma1_0_s2_ib_int_async;    //dma1_0_s2_ib_int_async - u_cd_main
wire   [3:0]   w_rpntr_gry_dma1_1_s3_ib_int_async;    //dma1_1_s3_ib_int_async - u_cd_main
wire   [3:0]   w_rpntr_gry_gmac_s13_ib_int_async;    //gmac_s13_ib_int_async - u_cd_main
wire   [4:0]   w_rpntr_gry_gpu2d_s8_ib_int_async;    //gpu2d_s8_ib_int_async - u_cd_main
wire   [2:0]   w_rpntr_gry_gpv_s15_ib_int_async;    //gpv_s15_ib_int_async - u_cd_main
wire   [3:0]   w_rpntr_gry_sd0_s12_ib_int_async;    //sd0_s12_ib_int_async - u_cd_main
wire   [3:0]   w_rpntr_gry_sd1_s11_ib_int_async;    //sd1_s11_ib_int_async - u_cd_main
wire   [3:0]   w_rpntr_gry_usb2_s10_ib_int_async;    //usb2_s10_ib_int_async - u_cd_main
wire   [3:0]   w_rpntr_gry_usb3_s9_ib_int_async;    //usb3_s9_ib_int_async - u_cd_main
wire           w_valid_hsp_gpv_ib1_int;    //hsp_gpv_ib1_int - u_cd_main
wire   [1:0]   w_wpntr_gry_hsp2cpu_m0_ib_int_async;    //hsp2cpu_m0_ib_int_async - u_cd_main
wire   [5:0]   w_wpntr_gry_hsp2main_0_m1_ib_int;    //hsp2main_0_m1_ib_int - u_cd_main
wire   [5:0]   w_wpntr_gry_hsp2main_1_m2_ib_int;    //hsp2main_1_m2_ib_int - u_cd_main
wire   [60:0]  ar_data_sd0_s12_ib_int_async;    //sd0_s12_ib_int_async - u_cd_sd0
wire   [2:0]   ar_wpntr_gry_sd0_s12_ib_int_async;    //sd0_s12_ib_int_async - u_cd_sd0
wire   [60:0]  aw_data_sd0_s12_ib_int_async;    //sd0_s12_ib_int_async - u_cd_sd0
wire   [2:0]   aw_wpntr_gry_sd0_s12_ib_int_async;    //sd0_s12_ib_int_async - u_cd_sd0
wire   [1:0]   b_rpntr_bin_sd0_s12_ib_int_async;    //sd0_s12_ib_int_async - u_cd_sd0
wire   [2:0]   b_rpntr_gry_sd0_s12_ib_int_async;    //sd0_s12_ib_int_async - u_cd_sd0
wire           pack_sd0_s12_ib_apb_int_async;    //sd0_s12_ib_apb_int_async - u_cd_sd0
wire   [32:0]  prevpayld_sd0_s12_ib_apb_int_async;    //sd0_s12_ib_apb_int_async - u_cd_sd0
wire   [2:0]   r_rpntr_bin_sd0_s12_ib_int_async;    //sd0_s12_ib_int_async - u_cd_sd0
wire   [3:0]   r_rpntr_gry_sd0_s12_ib_int_async;    //sd0_s12_ib_int_async - u_cd_sd0
wire   [144:0] w_data_sd0_s12_ib_int_async;    //sd0_s12_ib_int_async - u_cd_sd0
wire   [3:0]   w_wpntr_gry_sd0_s12_ib_int_async;    //sd0_s12_ib_int_async - u_cd_sd0
wire   [60:0]  ar_data_sd1_s11_ib_int_async;    //sd1_s11_ib_int_async - u_cd_sd1
wire   [2:0]   ar_wpntr_gry_sd1_s11_ib_int_async;    //sd1_s11_ib_int_async - u_cd_sd1
wire   [60:0]  aw_data_sd1_s11_ib_int_async;    //sd1_s11_ib_int_async - u_cd_sd1
wire   [2:0]   aw_wpntr_gry_sd1_s11_ib_int_async;    //sd1_s11_ib_int_async - u_cd_sd1
wire   [1:0]   b_rpntr_bin_sd1_s11_ib_int_async;    //sd1_s11_ib_int_async - u_cd_sd1
wire   [2:0]   b_rpntr_gry_sd1_s11_ib_int_async;    //sd1_s11_ib_int_async - u_cd_sd1
wire           pack_sd1_s11_ib_apb_int_async;    //sd1_s11_ib_apb_int_async - u_cd_sd1
wire   [32:0]  prevpayld_sd1_s11_ib_apb_int_async;    //sd1_s11_ib_apb_int_async - u_cd_sd1
wire   [2:0]   r_rpntr_bin_sd1_s11_ib_int_async;    //sd1_s11_ib_int_async - u_cd_sd1
wire   [3:0]   r_rpntr_gry_sd1_s11_ib_int_async;    //sd1_s11_ib_int_async - u_cd_sd1
wire   [144:0] w_data_sd1_s11_ib_int_async;    //sd1_s11_ib_int_async - u_cd_sd1
wire   [3:0]   w_wpntr_gry_sd1_s11_ib_int_async;    //sd1_s11_ib_int_async - u_cd_sd1
wire   [60:0]  ar_data_usb2_s10_ib_int_async;    //usb2_s10_ib_int_async - u_cd_usb2
wire   [2:0]   ar_wpntr_gry_usb2_s10_ib_int_async;    //usb2_s10_ib_int_async - u_cd_usb2
wire   [60:0]  aw_data_usb2_s10_ib_int_async;    //usb2_s10_ib_int_async - u_cd_usb2
wire   [2:0]   aw_wpntr_gry_usb2_s10_ib_int_async;    //usb2_s10_ib_int_async - u_cd_usb2
wire   [1:0]   b_rpntr_bin_usb2_s10_ib_int_async;    //usb2_s10_ib_int_async - u_cd_usb2
wire   [2:0]   b_rpntr_gry_usb2_s10_ib_int_async;    //usb2_s10_ib_int_async - u_cd_usb2
wire           pack_usb2_s10_ib_apb_int_async;    //usb2_s10_ib_apb_int_async - u_cd_usb2
wire   [32:0]  prevpayld_usb2_s10_ib_apb_int_async;    //usb2_s10_ib_apb_int_async - u_cd_usb2
wire   [2:0]   r_rpntr_bin_usb2_s10_ib_int_async;    //usb2_s10_ib_int_async - u_cd_usb2
wire   [3:0]   r_rpntr_gry_usb2_s10_ib_int_async;    //usb2_s10_ib_int_async - u_cd_usb2
wire   [144:0] w_data_usb2_s10_ib_int_async;    //usb2_s10_ib_int_async - u_cd_usb2
wire   [3:0]   w_wpntr_gry_usb2_s10_ib_int_async;    //usb2_s10_ib_int_async - u_cd_usb2
wire   [64:0]  ar_data_usb3_s9_ib_int_async;    //usb3_s9_ib_int_async - u_cd_usb3
wire   [2:0]   ar_wpntr_gry_usb3_s9_ib_int_async;    //usb3_s9_ib_int_async - u_cd_usb3
wire   [64:0]  aw_data_usb3_s9_ib_int_async;    //usb3_s9_ib_int_async - u_cd_usb3
wire   [2:0]   aw_wpntr_gry_usb3_s9_ib_int_async;    //usb3_s9_ib_int_async - u_cd_usb3
wire   [1:0]   b_rpntr_bin_usb3_s9_ib_int_async;    //usb3_s9_ib_int_async - u_cd_usb3
wire   [2:0]   b_rpntr_gry_usb3_s9_ib_int_async;    //usb3_s9_ib_int_async - u_cd_usb3
wire           pack_usb3_s9_ib_apb_int_async;    //usb3_s9_ib_apb_int_async - u_cd_usb3
wire   [32:0]  prevpayld_usb3_s9_ib_apb_int_async;    //usb3_s9_ib_apb_int_async - u_cd_usb3
wire   [2:0]   r_rpntr_bin_usb3_s9_ib_int_async;    //usb3_s9_ib_int_async - u_cd_usb3
wire   [3:0]   r_rpntr_gry_usb3_s9_ib_int_async;    //usb3_s9_ib_int_async - u_cd_usb3
wire   [144:0] w_data_usb3_s9_ib_int_async;    //usb3_s9_ib_int_async - u_cd_usb3
wire   [3:0]   w_wpntr_gry_usb3_s9_ib_int_async;    //usb3_s9_ib_int_async - u_cd_usb3
wire           a_ready_hsp_gpv_ib1_int;    //hsp_gpv_ib1_int - u_r_cd_main
wire   [141:0] d_data_hsp_gpv_ib1_int;    //hsp_gpv_ib1_int - u_r_cd_main
wire           d_valid_hsp_gpv_ib1_int;    //hsp_gpv_ib1_int - u_r_cd_main
wire   [31:0]  paddr_dma0_0_s0_ib_apb;    //dma0_0_s0_ib_apb - u_r_cd_main
wire   [31:0]  paddr_dma0_1_s1_ib_apb;    //dma0_1_s1_ib_apb - u_r_cd_main
wire   [31:0]  paddr_dma1_0_s2_ib_apb;    //dma1_0_s2_ib_apb - u_r_cd_main
wire   [31:0]  paddr_dma1_1_s3_ib_apb;    //dma1_1_s3_ib_apb - u_r_cd_main
wire   [31:0]  paddr_gmac_s13_ib_apb;    //gmac_s13_ib_apb - u_r_cd_main
wire   [31:0]  paddr_gpu2d_s8_ib_apb;    //gpu2d_s8_ib_apb - u_r_cd_main
wire   [31:0]  paddr_gpv_s15_ib_apb;    //gpv_s15_ib_apb - u_r_cd_main
wire   [31:0]  paddr_hsp2cpu_m0_ib_apb;    //hsp2cpu_m0_ib_apb - u_r_cd_main
wire   [31:0]  paddr_hsp2main_0_m1_ib_apb;    //hsp2main_0_m1_ib_apb - u_r_cd_main
wire   [31:0]  paddr_hsp2main_1_m2_ib_apb;    //hsp2main_1_m2_ib_apb - u_r_cd_main
wire   [31:0]  paddr_sd0_s12_ib_apb;    //sd0_s12_ib_apb - u_r_cd_main
wire   [31:0]  paddr_sd1_s11_ib_apb;    //sd1_s11_ib_apb - u_r_cd_main
wire   [31:0]  paddr_usb2_s10_ib_apb;    //usb2_s10_ib_apb - u_r_cd_main
wire   [31:0]  paddr_usb3_s9_ib_apb;    //usb3_s9_ib_apb - u_r_cd_main
wire           penable_dma0_0_s0_ib_apb;    //dma0_0_s0_ib_apb - u_r_cd_main
wire           penable_dma0_1_s1_ib_apb;    //dma0_1_s1_ib_apb - u_r_cd_main
wire           penable_dma1_0_s2_ib_apb;    //dma1_0_s2_ib_apb - u_r_cd_main
wire           penable_dma1_1_s3_ib_apb;    //dma1_1_s3_ib_apb - u_r_cd_main
wire           penable_gmac_s13_ib_apb;    //gmac_s13_ib_apb - u_r_cd_main
wire           penable_gpu2d_s8_ib_apb;    //gpu2d_s8_ib_apb - u_r_cd_main
wire           penable_gpv_s15_ib_apb;    //gpv_s15_ib_apb - u_r_cd_main
wire           penable_hsp2cpu_m0_ib_apb;    //hsp2cpu_m0_ib_apb - u_r_cd_main
wire           penable_hsp2main_0_m1_ib_apb;    //hsp2main_0_m1_ib_apb - u_r_cd_main
wire           penable_hsp2main_1_m2_ib_apb;    //hsp2main_1_m2_ib_apb - u_r_cd_main
wire           penable_sd0_s12_ib_apb;    //sd0_s12_ib_apb - u_r_cd_main
wire           penable_sd1_s11_ib_apb;    //sd1_s11_ib_apb - u_r_cd_main
wire           penable_usb2_s10_ib_apb;    //usb2_s10_ib_apb - u_r_cd_main
wire           penable_usb3_s9_ib_apb;    //usb3_s9_ib_apb - u_r_cd_main
wire           pselx_dma0_0_s0_ib_apb;    //dma0_0_s0_ib_apb - u_r_cd_main
wire           pselx_dma0_1_s1_ib_apb;    //dma0_1_s1_ib_apb - u_r_cd_main
wire           pselx_dma1_0_s2_ib_apb;    //dma1_0_s2_ib_apb - u_r_cd_main
wire           pselx_dma1_1_s3_ib_apb;    //dma1_1_s3_ib_apb - u_r_cd_main
wire           pselx_gmac_s13_ib_apb;    //gmac_s13_ib_apb - u_r_cd_main
wire           pselx_gpu2d_s8_ib_apb;    //gpu2d_s8_ib_apb - u_r_cd_main
wire           pselx_gpv_s15_ib_apb;    //gpv_s15_ib_apb - u_r_cd_main
wire           pselx_hsp2cpu_m0_ib_apb;    //hsp2cpu_m0_ib_apb - u_r_cd_main
wire           pselx_hsp2main_0_m1_ib_apb;    //hsp2main_0_m1_ib_apb - u_r_cd_main
wire           pselx_hsp2main_1_m2_ib_apb;    //hsp2main_1_m2_ib_apb - u_r_cd_main
wire           pselx_sd0_s12_ib_apb;    //sd0_s12_ib_apb - u_r_cd_main
wire           pselx_sd1_s11_ib_apb;    //sd1_s11_ib_apb - u_r_cd_main
wire           pselx_usb2_s10_ib_apb;    //usb2_s10_ib_apb - u_r_cd_main
wire           pselx_usb3_s9_ib_apb;    //usb3_s9_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_dma0_0_s0_ib_apb;    //dma0_0_s0_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_dma0_1_s1_ib_apb;    //dma0_1_s1_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_dma1_0_s2_ib_apb;    //dma1_0_s2_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_dma1_1_s3_ib_apb;    //dma1_1_s3_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_gmac_s13_ib_apb;    //gmac_s13_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_gpu2d_s8_ib_apb;    //gpu2d_s8_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_gpv_s15_ib_apb;    //gpv_s15_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_hsp2cpu_m0_ib_apb;    //hsp2cpu_m0_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_hsp2main_0_m1_ib_apb;    //hsp2main_0_m1_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_hsp2main_1_m2_ib_apb;    //hsp2main_1_m2_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_sd0_s12_ib_apb;    //sd0_s12_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_sd1_s11_ib_apb;    //sd1_s11_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_usb2_s10_ib_apb;    //usb2_s10_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_usb3_s9_ib_apb;    //usb3_s9_ib_apb - u_r_cd_main
wire           pwrite_dma0_0_s0_ib_apb;    //dma0_0_s0_ib_apb - u_r_cd_main
wire           pwrite_dma0_1_s1_ib_apb;    //dma0_1_s1_ib_apb - u_r_cd_main
wire           pwrite_dma1_0_s2_ib_apb;    //dma1_0_s2_ib_apb - u_r_cd_main
wire           pwrite_dma1_1_s3_ib_apb;    //dma1_1_s3_ib_apb - u_r_cd_main
wire           pwrite_gmac_s13_ib_apb;    //gmac_s13_ib_apb - u_r_cd_main
wire           pwrite_gpu2d_s8_ib_apb;    //gpu2d_s8_ib_apb - u_r_cd_main
wire           pwrite_gpv_s15_ib_apb;    //gpv_s15_ib_apb - u_r_cd_main
wire           pwrite_hsp2cpu_m0_ib_apb;    //hsp2cpu_m0_ib_apb - u_r_cd_main
wire           pwrite_hsp2main_0_m1_ib_apb;    //hsp2main_0_m1_ib_apb - u_r_cd_main
wire           pwrite_hsp2main_1_m2_ib_apb;    //hsp2main_1_m2_ib_apb - u_r_cd_main
wire           pwrite_sd0_s12_ib_apb;    //sd0_s12_ib_apb - u_r_cd_main
wire           pwrite_sd1_s11_ib_apb;    //sd1_s11_ib_apb - u_r_cd_main
wire           pwrite_usb2_s10_ib_apb;    //usb2_s10_ib_apb - u_r_cd_main
wire           pwrite_usb3_s9_ib_apb;    //usb3_s9_ib_apb - u_r_cd_main
wire   [1:0]   rsb_bin_rptr_main_ml_s;    //main_ml_s - u_r_cd_main
wire   [1:0]   rsb_bin_rptr_main_sl_s;    //main_sl_s - u_r_cd_main
wire   [7:0]   rsb_data_main_ml_m;    //main_ml_m - u_r_cd_main
wire   [7:0]   rsb_data_main_sl_m;    //main_sl_m - u_r_cd_main
wire   [2:0]   rsb_rptr_main_ml_s;    //main_ml_s - u_r_cd_main
wire   [2:0]   rsb_rptr_main_sl_s;    //main_sl_s - u_r_cd_main
wire   [2:0]   rsb_wptr_main_ml_m;    //main_ml_m - u_r_cd_main
wire   [2:0]   rsb_wptr_main_sl_m;    //main_sl_m - u_r_cd_main
wire           w_ready_hsp_gpv_ib1_int;    //hsp_gpv_ib1_int - u_r_cd_main
wire   [1:0]   rsb_bin_rptr_main_ml_m;    //main_master_s - u_rsb_conns
wire   [1:0]   rsb_bin_rptr_main_sl_m;    //main_slave_s - u_rsb_conns
wire   [7:0]   rsb_data_main_ml_s;    //main_master_m - u_rsb_conns
wire   [7:0]   rsb_data_main_sl_s;    //main_slave_m - u_rsb_conns
wire   [2:0]   rsb_rptr_main_ml_m;    //main_master_s - u_rsb_conns
wire   [2:0]   rsb_rptr_main_sl_m;    //main_slave_s - u_rsb_conns
wire   [2:0]   rsb_wptr_main_ml_s;    //main_master_m - u_rsb_conns
wire   [2:0]   rsb_wptr_main_sl_s;    //main_slave_m - u_rsb_conns
wire   [33:0]  araddr_dma0_0_s0;
wire   [33:0]  araddr_dma0_1_s1;
wire   [33:0]  araddr_dma1_0_s2;
wire   [33:0]  araddr_dma1_1_s3;
wire   [33:0]  araddr_gmac_s13;
wire   [33:0]  araddr_gpu2d_s8;
wire   [33:0]  araddr_sd0_s12;
wire   [33:0]  araddr_sd1_s11;
wire   [33:0]  araddr_usb2_s10;
wire   [33:0]  araddr_usb3_s9;
wire   [1:0]   arburst_dma0_0_s0;
wire   [1:0]   arburst_dma0_1_s1;
wire   [1:0]   arburst_dma1_0_s2;
wire   [1:0]   arburst_dma1_1_s3;
wire   [1:0]   arburst_gmac_s13;
wire   [1:0]   arburst_gpu2d_s8;
wire   [1:0]   arburst_sd0_s12;
wire   [1:0]   arburst_sd1_s11;
wire   [1:0]   arburst_usb2_s10;
wire   [1:0]   arburst_usb3_s9;
wire   [3:0]   arcache_dma0_0_s0;
wire   [3:0]   arcache_dma0_1_s1;
wire   [3:0]   arcache_dma1_0_s2;
wire   [3:0]   arcache_dma1_1_s3;
wire   [3:0]   arcache_gmac_s13;
wire   [3:0]   arcache_gpu2d_s8;
wire   [3:0]   arcache_sd0_s12;
wire   [3:0]   arcache_sd1_s11;
wire   [3:0]   arcache_usb2_s10;
wire   [3:0]   arcache_usb3_s9;
wire   [2:0]   arid_gmac_s13;
wire   [3:0]   arid_gpu2d_s8;
wire   [3:0]   arid_usb3_s9;
wire   [7:0]   arlen_dma0_0_s0;
wire   [7:0]   arlen_dma0_1_s1;
wire   [7:0]   arlen_dma1_0_s2;
wire   [7:0]   arlen_dma1_1_s3;
wire   [7:0]   arlen_gmac_s13;
wire   [3:0]   arlen_gpu2d_s8;
wire   [7:0]   arlen_sd0_s12;
wire   [7:0]   arlen_sd1_s11;
wire   [7:0]   arlen_usb2_s10;
wire   [7:0]   arlen_usb3_s9;
wire           arlock_dma0_0_s0;
wire           arlock_dma0_1_s1;
wire           arlock_dma1_0_s2;
wire           arlock_dma1_1_s3;
wire           arlock_gmac_s13;
wire   [1:0]   arlock_gpu2d_s8;
wire           arlock_sd0_s12;
wire           arlock_sd1_s11;
wire           arlock_usb2_s10;
wire           arlock_usb3_s9;
wire   [2:0]   arprot_dma0_0_s0;
wire   [2:0]   arprot_dma0_1_s1;
wire   [2:0]   arprot_dma1_0_s2;
wire   [2:0]   arprot_dma1_1_s3;
wire   [2:0]   arprot_gmac_s13;
wire   [2:0]   arprot_gpu2d_s8;
wire   [2:0]   arprot_sd0_s12;
wire   [2:0]   arprot_sd1_s11;
wire   [2:0]   arprot_usb2_s10;
wire   [2:0]   arprot_usb3_s9;
wire           arready_hsp2cpu_m0;
wire           arready_hsp2main_0_m1;
wire           arready_hsp2main_1_m2;
wire   [2:0]   arsize_dma0_0_s0;
wire   [2:0]   arsize_dma0_1_s1;
wire   [2:0]   arsize_dma1_0_s2;
wire   [2:0]   arsize_dma1_1_s3;
wire   [2:0]   arsize_gmac_s13;
wire   [2:0]   arsize_gpu2d_s8;
wire   [2:0]   arsize_sd0_s12;
wire   [2:0]   arsize_sd1_s11;
wire   [2:0]   arsize_usb2_s10;
wire   [2:0]   arsize_usb3_s9;
wire   [2:0]   aruser_dma0_0_s0;
wire   [2:0]   aruser_dma0_1_s1;
wire   [2:0]   aruser_dma1_0_s2;
wire   [2:0]   aruser_dma1_1_s3;
wire   [2:0]   aruser_gmac_s13;
wire   [2:0]   aruser_gpu2d_s8;
wire   [2:0]   aruser_sd0_s12;
wire   [2:0]   aruser_sd1_s11;
wire   [2:0]   aruser_usb2_s10;
wire   [2:0]   aruser_usb3_s9;
wire           arvalid_dma0_0_s0;
wire           arvalid_dma0_1_s1;
wire           arvalid_dma1_0_s2;
wire           arvalid_dma1_1_s3;
wire           arvalid_gmac_s13;
wire           arvalid_gpu2d_s8;
wire           arvalid_sd0_s12;
wire           arvalid_sd1_s11;
wire           arvalid_usb2_s10;
wire           arvalid_usb3_s9;
wire   [33:0]  awaddr_dma0_0_s0;
wire   [33:0]  awaddr_dma0_1_s1;
wire   [33:0]  awaddr_dma1_0_s2;
wire   [33:0]  awaddr_dma1_1_s3;
wire   [33:0]  awaddr_gmac_s13;
wire   [33:0]  awaddr_gpu2d_s8;
wire   [33:0]  awaddr_sd0_s12;
wire   [33:0]  awaddr_sd1_s11;
wire   [33:0]  awaddr_usb2_s10;
wire   [33:0]  awaddr_usb3_s9;
wire   [1:0]   awburst_dma0_0_s0;
wire   [1:0]   awburst_dma0_1_s1;
wire   [1:0]   awburst_dma1_0_s2;
wire   [1:0]   awburst_dma1_1_s3;
wire   [1:0]   awburst_gmac_s13;
wire   [1:0]   awburst_gpu2d_s8;
wire   [1:0]   awburst_sd0_s12;
wire   [1:0]   awburst_sd1_s11;
wire   [1:0]   awburst_usb2_s10;
wire   [1:0]   awburst_usb3_s9;
wire   [3:0]   awcache_dma0_0_s0;
wire   [3:0]   awcache_dma0_1_s1;
wire   [3:0]   awcache_dma1_0_s2;
wire   [3:0]   awcache_dma1_1_s3;
wire   [3:0]   awcache_gmac_s13;
wire   [3:0]   awcache_gpu2d_s8;
wire   [3:0]   awcache_sd0_s12;
wire   [3:0]   awcache_sd1_s11;
wire   [3:0]   awcache_usb2_s10;
wire   [3:0]   awcache_usb3_s9;
wire   [2:0]   awid_gmac_s13;
wire   [3:0]   awid_gpu2d_s8;
wire   [3:0]   awid_usb3_s9;
wire   [7:0]   awlen_dma0_0_s0;
wire   [7:0]   awlen_dma0_1_s1;
wire   [7:0]   awlen_dma1_0_s2;
wire   [7:0]   awlen_dma1_1_s3;
wire   [7:0]   awlen_gmac_s13;
wire   [3:0]   awlen_gpu2d_s8;
wire   [7:0]   awlen_sd0_s12;
wire   [7:0]   awlen_sd1_s11;
wire   [7:0]   awlen_usb2_s10;
wire   [7:0]   awlen_usb3_s9;
wire           awlock_dma0_0_s0;
wire           awlock_dma0_1_s1;
wire           awlock_dma1_0_s2;
wire           awlock_dma1_1_s3;
wire           awlock_gmac_s13;
wire   [1:0]   awlock_gpu2d_s8;
wire           awlock_sd0_s12;
wire           awlock_sd1_s11;
wire           awlock_usb2_s10;
wire           awlock_usb3_s9;
wire   [2:0]   awprot_dma0_0_s0;
wire   [2:0]   awprot_dma0_1_s1;
wire   [2:0]   awprot_dma1_0_s2;
wire   [2:0]   awprot_dma1_1_s3;
wire   [2:0]   awprot_gmac_s13;
wire   [2:0]   awprot_gpu2d_s8;
wire   [2:0]   awprot_sd0_s12;
wire   [2:0]   awprot_sd1_s11;
wire   [2:0]   awprot_usb2_s10;
wire   [2:0]   awprot_usb3_s9;
wire           awready_hsp2cpu_m0;
wire           awready_hsp2main_0_m1;
wire           awready_hsp2main_1_m2;
wire   [2:0]   awsize_dma0_0_s0;
wire   [2:0]   awsize_dma0_1_s1;
wire   [2:0]   awsize_dma1_0_s2;
wire   [2:0]   awsize_dma1_1_s3;
wire   [2:0]   awsize_gmac_s13;
wire   [2:0]   awsize_gpu2d_s8;
wire   [2:0]   awsize_sd0_s12;
wire   [2:0]   awsize_sd1_s11;
wire   [2:0]   awsize_usb2_s10;
wire   [2:0]   awsize_usb3_s9;
wire   [2:0]   awuser_dma0_0_s0;
wire   [2:0]   awuser_dma0_1_s1;
wire   [2:0]   awuser_dma1_0_s2;
wire   [2:0]   awuser_dma1_1_s3;
wire   [2:0]   awuser_gmac_s13;
wire   [2:0]   awuser_gpu2d_s8;
wire   [2:0]   awuser_sd0_s12;
wire   [2:0]   awuser_sd1_s11;
wire   [2:0]   awuser_usb2_s10;
wire   [2:0]   awuser_usb3_s9;
wire           awvalid_dma0_0_s0;
wire           awvalid_dma0_1_s1;
wire           awvalid_dma1_0_s2;
wire           awvalid_dma1_1_s3;
wire           awvalid_gmac_s13;
wire           awvalid_gpu2d_s8;
wire           awvalid_sd0_s12;
wire           awvalid_sd1_s11;
wire           awvalid_usb2_s10;
wire           awvalid_usb3_s9;
wire   [7:0]   bid_hsp2cpu_m0;
wire   [7:0]   bid_hsp2main_0_m1;
wire   [7:0]   bid_hsp2main_1_m2;
wire           bready_dma0_0_s0;
wire           bready_dma0_1_s1;
wire           bready_dma1_0_s2;
wire           bready_dma1_1_s3;
wire           bready_gmac_s13;
wire           bready_gpu2d_s8;
wire           bready_sd0_s12;
wire           bready_sd1_s11;
wire           bready_usb2_s10;
wire           bready_usb3_s9;
wire   [1:0]   bresp_hsp2cpu_m0;
wire   [1:0]   bresp_hsp2main_0_m1;
wire   [1:0]   bresp_hsp2main_1_m2;
wire           bvalid_hsp2cpu_m0;
wire           bvalid_hsp2main_0_m1;
wire           bvalid_hsp2main_1_m2;
wire           dma0_0clk;
wire           dma0_0resetn;
wire           dma0_1clk;
wire           dma0_1resetn;
wire           dma1_0clk;
wire           dma1_0resetn;
wire           dma1_1clk;
wire           dma1_1resetn;
wire           gmacclk;
wire           gmacresetn;
wire           gpu2dclk;
wire           gpu2dresetn;
wire           gpvclk;
wire           gpvresetn;
wire   [31:0]  haddr_gpv_s15;
wire   [2:0]   hburst_gpv_s15;
wire   [3:0]   hprot_gpv_s15;
wire   [2:0]   hsize_gpv_s15;
wire           hsp2cpuclk;
wire           hsp2cpuresetn;
wire           hsp2main_0clk;
wire           hsp2main_0resetn;
wire           hsp2main_1clk;
wire           hsp2main_1resetn;
wire   [1:0]   htrans_gpv_s15;
wire   [31:0]  hwdata_gpv_s15;
wire           hwrite_gpv_s15;
wire           mainclk;
wire           mainclk_r;
wire           mainresetn;
wire           mainresetn_r;
wire   [31:0]  rdata_hsp2cpu_m0;
wire   [127:0] rdata_hsp2main_0_m1;
wire   [127:0] rdata_hsp2main_1_m2;
wire   [7:0]   rid_hsp2cpu_m0;
wire   [7:0]   rid_hsp2main_0_m1;
wire   [7:0]   rid_hsp2main_1_m2;
wire           rlast_hsp2cpu_m0;
wire           rlast_hsp2main_0_m1;
wire           rlast_hsp2main_1_m2;
wire           rready_dma0_0_s0;
wire           rready_dma0_1_s1;
wire           rready_dma1_0_s2;
wire           rready_dma1_1_s3;
wire           rready_gmac_s13;
wire           rready_gpu2d_s8;
wire           rready_sd0_s12;
wire           rready_sd1_s11;
wire           rready_usb2_s10;
wire           rready_usb3_s9;
wire   [1:0]   rresp_hsp2cpu_m0;
wire   [1:0]   rresp_hsp2main_0_m1;
wire   [1:0]   rresp_hsp2main_1_m2;
wire           rvalid_hsp2cpu_m0;
wire           rvalid_hsp2main_0_m1;
wire           rvalid_hsp2main_1_m2;
wire           sd0clk;
wire           sd0resetn;
wire           sd1clk;
wire           sd1resetn;
wire           usb2clk;
wire           usb2resetn;
wire           usb3clk;
wire           usb3resetn;
wire   [31:0]  wdata_dma0_0_s0;
wire   [31:0]  wdata_dma0_1_s1;
wire   [31:0]  wdata_dma1_0_s2;
wire   [31:0]  wdata_dma1_1_s3;
wire   [127:0] wdata_gmac_s13;
wire   [63:0]  wdata_gpu2d_s8;
wire   [31:0]  wdata_sd0_s12;
wire   [31:0]  wdata_sd1_s11;
wire   [31:0]  wdata_usb2_s10;
wire   [127:0] wdata_usb3_s9;
wire   [3:0]   wid_gpu2d_s8;
wire           wlast_dma0_0_s0;
wire           wlast_dma0_1_s1;
wire           wlast_dma1_0_s2;
wire           wlast_dma1_1_s3;
wire           wlast_gmac_s13;
wire           wlast_gpu2d_s8;
wire           wlast_sd0_s12;
wire           wlast_sd1_s11;
wire           wlast_usb2_s10;
wire           wlast_usb3_s9;
wire           wready_hsp2cpu_m0;
wire           wready_hsp2main_0_m1;
wire           wready_hsp2main_1_m2;
wire   [3:0]   wstrb_dma0_0_s0;
wire   [3:0]   wstrb_dma0_1_s1;
wire   [3:0]   wstrb_dma1_0_s2;
wire   [3:0]   wstrb_dma1_1_s3;
wire   [15:0]  wstrb_gmac_s13;
wire   [7:0]   wstrb_gpu2d_s8;
wire   [3:0]   wstrb_sd0_s12;
wire   [3:0]   wstrb_sd1_s11;
wire   [3:0]   wstrb_usb2_s10;
wire   [15:0]  wstrb_usb3_s9;
wire           wvalid_dma0_0_s0;
wire           wvalid_dma0_1_s1;
wire           wvalid_dma1_0_s2;
wire           wvalid_dma1_1_s3;
wire           wvalid_gmac_s13;
wire           wvalid_gpu2d_s8;
wire           wvalid_sd0_s12;
wire           wvalid_sd1_s11;
wire           wvalid_usb2_s10;
wire           wvalid_usb3_s9;



//-----------------------------------------------------------------------------
// Sub-Modules Instantiation
//-----------------------------------------------------------------------------

nic400_cd_dma0_0_wn7_hsp_r0p11     u_cd_dma0_0 (
  .dma0_0clk            (dma0_0clk),    // dma0_0_s0
  .dma0_0resetn         (dma0_0resetn),    // dma0_0_s0
  .awaddr_dma0_0_s0     (awaddr_dma0_0_s0),    // dma0_0_s0
  .awlen_dma0_0_s0      (awlen_dma0_0_s0),    // dma0_0_s0
  .awsize_dma0_0_s0     (awsize_dma0_0_s0),    // dma0_0_s0
  .awburst_dma0_0_s0    (awburst_dma0_0_s0),    // dma0_0_s0
  .awlock_dma0_0_s0     (awlock_dma0_0_s0),    // dma0_0_s0
  .awcache_dma0_0_s0    (awcache_dma0_0_s0),    // dma0_0_s0
  .awprot_dma0_0_s0     (awprot_dma0_0_s0),    // dma0_0_s0
  .awvalid_dma0_0_s0    (awvalid_dma0_0_s0),    // dma0_0_s0
  .awready_dma0_0_s0    (awready_dma0_0_s0),    // dma0_0_s0
  .wdata_dma0_0_s0      (wdata_dma0_0_s0),    // dma0_0_s0
  .wstrb_dma0_0_s0      (wstrb_dma0_0_s0),    // dma0_0_s0
  .wlast_dma0_0_s0      (wlast_dma0_0_s0),    // dma0_0_s0
  .wvalid_dma0_0_s0     (wvalid_dma0_0_s0),    // dma0_0_s0
  .wready_dma0_0_s0     (wready_dma0_0_s0),    // dma0_0_s0
  .bresp_dma0_0_s0      (bresp_dma0_0_s0),    // dma0_0_s0
  .bvalid_dma0_0_s0     (bvalid_dma0_0_s0),    // dma0_0_s0
  .bready_dma0_0_s0     (bready_dma0_0_s0),    // dma0_0_s0
  .araddr_dma0_0_s0     (araddr_dma0_0_s0),    // dma0_0_s0
  .arlen_dma0_0_s0      (arlen_dma0_0_s0),    // dma0_0_s0
  .arsize_dma0_0_s0     (arsize_dma0_0_s0),    // dma0_0_s0
  .arburst_dma0_0_s0    (arburst_dma0_0_s0),    // dma0_0_s0
  .arlock_dma0_0_s0     (arlock_dma0_0_s0),    // dma0_0_s0
  .arcache_dma0_0_s0    (arcache_dma0_0_s0),    // dma0_0_s0
  .arprot_dma0_0_s0     (arprot_dma0_0_s0),    // dma0_0_s0
  .arvalid_dma0_0_s0    (arvalid_dma0_0_s0),    // dma0_0_s0
  .arready_dma0_0_s0    (arready_dma0_0_s0),    // dma0_0_s0
  .rdata_dma0_0_s0      (rdata_dma0_0_s0),    // dma0_0_s0
  .rresp_dma0_0_s0      (rresp_dma0_0_s0),    // dma0_0_s0
  .rlast_dma0_0_s0      (rlast_dma0_0_s0),    // dma0_0_s0
  .rvalid_dma0_0_s0     (rvalid_dma0_0_s0),    // dma0_0_s0
  .rready_dma0_0_s0     (rready_dma0_0_s0),    // dma0_0_s0
  .awuser_dma0_0_s0     (awuser_dma0_0_s0),    // dma0_0_s0
  .aruser_dma0_0_s0     (aruser_dma0_0_s0),    // dma0_0_s0
  .pack_dma0_0_s0_ib_apb_int_async (pack_dma0_0_s0_ib_apb_int_async),    // dma0_0_s0_ib_apb_int_async
  .preq_dma0_0_s0_ib_apb_int_async (preq_dma0_0_s0_ib_apb_int_async),    // dma0_0_s0_ib_apb_int_async
  .pfwdpayld_dma0_0_s0_ib_apb_int_async (pfwdpayld_dma0_0_s0_ib_apb_int_async),    // dma0_0_s0_ib_apb_int_async
  .prevpayld_dma0_0_s0_ib_apb_int_async (prevpayld_dma0_0_s0_ib_apb_int_async),    // dma0_0_s0_ib_apb_int_async
  .aw_data_dma0_0_s0_ib_int_async (aw_data_dma0_0_s0_ib_int_async),    // dma0_0_s0_ib_int_async
  .aw_wpntr_gry_dma0_0_s0_ib_int_async (aw_wpntr_gry_dma0_0_s0_ib_int_async),    // dma0_0_s0_ib_int_async
  .aw_rpntr_bin_dma0_0_s0_ib_int_async (aw_rpntr_bin_dma0_0_s0_ib_int_async),    // dma0_0_s0_ib_int_async
  .aw_rpntr_gry_dma0_0_s0_ib_int_async (aw_rpntr_gry_dma0_0_s0_ib_int_async),    // dma0_0_s0_ib_int_async
  .ar_data_dma0_0_s0_ib_int_async (ar_data_dma0_0_s0_ib_int_async),    // dma0_0_s0_ib_int_async
  .ar_wpntr_gry_dma0_0_s0_ib_int_async (ar_wpntr_gry_dma0_0_s0_ib_int_async),    // dma0_0_s0_ib_int_async
  .ar_rpntr_bin_dma0_0_s0_ib_int_async (ar_rpntr_bin_dma0_0_s0_ib_int_async),    // dma0_0_s0_ib_int_async
  .ar_rpntr_gry_dma0_0_s0_ib_int_async (ar_rpntr_gry_dma0_0_s0_ib_int_async),    // dma0_0_s0_ib_int_async
  .w_data_dma0_0_s0_ib_int_async (w_data_dma0_0_s0_ib_int_async),    // dma0_0_s0_ib_int_async
  .w_wpntr_gry_dma0_0_s0_ib_int_async (w_wpntr_gry_dma0_0_s0_ib_int_async),    // dma0_0_s0_ib_int_async
  .w_rpntr_bin_dma0_0_s0_ib_int_async (w_rpntr_bin_dma0_0_s0_ib_int_async),    // dma0_0_s0_ib_int_async
  .w_rpntr_gry_dma0_0_s0_ib_int_async (w_rpntr_gry_dma0_0_s0_ib_int_async),    // dma0_0_s0_ib_int_async
  .r_data_dma0_0_s0_ib_int_async (r_data_dma0_0_s0_ib_int_async),    // dma0_0_s0_ib_int_async
  .r_wpntr_gry_dma0_0_s0_ib_int_async (r_wpntr_gry_dma0_0_s0_ib_int_async),    // dma0_0_s0_ib_int_async
  .r_rpntr_bin_dma0_0_s0_ib_int_async (r_rpntr_bin_dma0_0_s0_ib_int_async),    // dma0_0_s0_ib_int_async
  .r_rpntr_gry_dma0_0_s0_ib_int_async (r_rpntr_gry_dma0_0_s0_ib_int_async),    // dma0_0_s0_ib_int_async
  .b_data_dma0_0_s0_ib_int_async (b_data_dma0_0_s0_ib_int_async),    // dma0_0_s0_ib_int_async
  .b_wpntr_gry_dma0_0_s0_ib_int_async (b_wpntr_gry_dma0_0_s0_ib_int_async),    // dma0_0_s0_ib_int_async
  .b_rpntr_bin_dma0_0_s0_ib_int_async (b_rpntr_bin_dma0_0_s0_ib_int_async),    // dma0_0_s0_ib_int_async
  .b_rpntr_gry_dma0_0_s0_ib_int_async (b_rpntr_gry_dma0_0_s0_ib_int_async)    // dma0_0_s0_ib_int_async
);


nic400_cd_dma0_1_wn7_hsp_r0p11     u_cd_dma0_1 (
  .dma0_1clk            (dma0_1clk),    // dma0_1_s1
  .dma0_1resetn         (dma0_1resetn),    // dma0_1_s1
  .awaddr_dma0_1_s1     (awaddr_dma0_1_s1),    // dma0_1_s1
  .awlen_dma0_1_s1      (awlen_dma0_1_s1),    // dma0_1_s1
  .awsize_dma0_1_s1     (awsize_dma0_1_s1),    // dma0_1_s1
  .awburst_dma0_1_s1    (awburst_dma0_1_s1),    // dma0_1_s1
  .awlock_dma0_1_s1     (awlock_dma0_1_s1),    // dma0_1_s1
  .awcache_dma0_1_s1    (awcache_dma0_1_s1),    // dma0_1_s1
  .awprot_dma0_1_s1     (awprot_dma0_1_s1),    // dma0_1_s1
  .awvalid_dma0_1_s1    (awvalid_dma0_1_s1),    // dma0_1_s1
  .awready_dma0_1_s1    (awready_dma0_1_s1),    // dma0_1_s1
  .wdata_dma0_1_s1      (wdata_dma0_1_s1),    // dma0_1_s1
  .wstrb_dma0_1_s1      (wstrb_dma0_1_s1),    // dma0_1_s1
  .wlast_dma0_1_s1      (wlast_dma0_1_s1),    // dma0_1_s1
  .wvalid_dma0_1_s1     (wvalid_dma0_1_s1),    // dma0_1_s1
  .wready_dma0_1_s1     (wready_dma0_1_s1),    // dma0_1_s1
  .bresp_dma0_1_s1      (bresp_dma0_1_s1),    // dma0_1_s1
  .bvalid_dma0_1_s1     (bvalid_dma0_1_s1),    // dma0_1_s1
  .bready_dma0_1_s1     (bready_dma0_1_s1),    // dma0_1_s1
  .araddr_dma0_1_s1     (araddr_dma0_1_s1),    // dma0_1_s1
  .arlen_dma0_1_s1      (arlen_dma0_1_s1),    // dma0_1_s1
  .arsize_dma0_1_s1     (arsize_dma0_1_s1),    // dma0_1_s1
  .arburst_dma0_1_s1    (arburst_dma0_1_s1),    // dma0_1_s1
  .arlock_dma0_1_s1     (arlock_dma0_1_s1),    // dma0_1_s1
  .arcache_dma0_1_s1    (arcache_dma0_1_s1),    // dma0_1_s1
  .arprot_dma0_1_s1     (arprot_dma0_1_s1),    // dma0_1_s1
  .arvalid_dma0_1_s1    (arvalid_dma0_1_s1),    // dma0_1_s1
  .arready_dma0_1_s1    (arready_dma0_1_s1),    // dma0_1_s1
  .rdata_dma0_1_s1      (rdata_dma0_1_s1),    // dma0_1_s1
  .rresp_dma0_1_s1      (rresp_dma0_1_s1),    // dma0_1_s1
  .rlast_dma0_1_s1      (rlast_dma0_1_s1),    // dma0_1_s1
  .rvalid_dma0_1_s1     (rvalid_dma0_1_s1),    // dma0_1_s1
  .rready_dma0_1_s1     (rready_dma0_1_s1),    // dma0_1_s1
  .awuser_dma0_1_s1     (awuser_dma0_1_s1),    // dma0_1_s1
  .aruser_dma0_1_s1     (aruser_dma0_1_s1),    // dma0_1_s1
  .pack_dma0_1_s1_ib_apb_int_async (pack_dma0_1_s1_ib_apb_int_async),    // dma0_1_s1_ib_apb_int_async
  .preq_dma0_1_s1_ib_apb_int_async (preq_dma0_1_s1_ib_apb_int_async),    // dma0_1_s1_ib_apb_int_async
  .pfwdpayld_dma0_1_s1_ib_apb_int_async (pfwdpayld_dma0_1_s1_ib_apb_int_async),    // dma0_1_s1_ib_apb_int_async
  .prevpayld_dma0_1_s1_ib_apb_int_async (prevpayld_dma0_1_s1_ib_apb_int_async),    // dma0_1_s1_ib_apb_int_async
  .aw_data_dma0_1_s1_ib_int_async (aw_data_dma0_1_s1_ib_int_async),    // dma0_1_s1_ib_int_async
  .aw_wpntr_gry_dma0_1_s1_ib_int_async (aw_wpntr_gry_dma0_1_s1_ib_int_async),    // dma0_1_s1_ib_int_async
  .aw_rpntr_bin_dma0_1_s1_ib_int_async (aw_rpntr_bin_dma0_1_s1_ib_int_async),    // dma0_1_s1_ib_int_async
  .aw_rpntr_gry_dma0_1_s1_ib_int_async (aw_rpntr_gry_dma0_1_s1_ib_int_async),    // dma0_1_s1_ib_int_async
  .ar_data_dma0_1_s1_ib_int_async (ar_data_dma0_1_s1_ib_int_async),    // dma0_1_s1_ib_int_async
  .ar_wpntr_gry_dma0_1_s1_ib_int_async (ar_wpntr_gry_dma0_1_s1_ib_int_async),    // dma0_1_s1_ib_int_async
  .ar_rpntr_bin_dma0_1_s1_ib_int_async (ar_rpntr_bin_dma0_1_s1_ib_int_async),    // dma0_1_s1_ib_int_async
  .ar_rpntr_gry_dma0_1_s1_ib_int_async (ar_rpntr_gry_dma0_1_s1_ib_int_async),    // dma0_1_s1_ib_int_async
  .w_data_dma0_1_s1_ib_int_async (w_data_dma0_1_s1_ib_int_async),    // dma0_1_s1_ib_int_async
  .w_wpntr_gry_dma0_1_s1_ib_int_async (w_wpntr_gry_dma0_1_s1_ib_int_async),    // dma0_1_s1_ib_int_async
  .w_rpntr_bin_dma0_1_s1_ib_int_async (w_rpntr_bin_dma0_1_s1_ib_int_async),    // dma0_1_s1_ib_int_async
  .w_rpntr_gry_dma0_1_s1_ib_int_async (w_rpntr_gry_dma0_1_s1_ib_int_async),    // dma0_1_s1_ib_int_async
  .r_data_dma0_1_s1_ib_int_async (r_data_dma0_1_s1_ib_int_async),    // dma0_1_s1_ib_int_async
  .r_wpntr_gry_dma0_1_s1_ib_int_async (r_wpntr_gry_dma0_1_s1_ib_int_async),    // dma0_1_s1_ib_int_async
  .r_rpntr_bin_dma0_1_s1_ib_int_async (r_rpntr_bin_dma0_1_s1_ib_int_async),    // dma0_1_s1_ib_int_async
  .r_rpntr_gry_dma0_1_s1_ib_int_async (r_rpntr_gry_dma0_1_s1_ib_int_async),    // dma0_1_s1_ib_int_async
  .b_data_dma0_1_s1_ib_int_async (b_data_dma0_1_s1_ib_int_async),    // dma0_1_s1_ib_int_async
  .b_wpntr_gry_dma0_1_s1_ib_int_async (b_wpntr_gry_dma0_1_s1_ib_int_async),    // dma0_1_s1_ib_int_async
  .b_rpntr_bin_dma0_1_s1_ib_int_async (b_rpntr_bin_dma0_1_s1_ib_int_async),    // dma0_1_s1_ib_int_async
  .b_rpntr_gry_dma0_1_s1_ib_int_async (b_rpntr_gry_dma0_1_s1_ib_int_async)    // dma0_1_s1_ib_int_async
);


nic400_cd_dma1_0_wn7_hsp_r0p11     u_cd_dma1_0 (
  .dma1_0clk            (dma1_0clk),    // dma1_0_s2
  .dma1_0resetn         (dma1_0resetn),    // dma1_0_s2
  .awaddr_dma1_0_s2     (awaddr_dma1_0_s2),    // dma1_0_s2
  .awlen_dma1_0_s2      (awlen_dma1_0_s2),    // dma1_0_s2
  .awsize_dma1_0_s2     (awsize_dma1_0_s2),    // dma1_0_s2
  .awburst_dma1_0_s2    (awburst_dma1_0_s2),    // dma1_0_s2
  .awlock_dma1_0_s2     (awlock_dma1_0_s2),    // dma1_0_s2
  .awcache_dma1_0_s2    (awcache_dma1_0_s2),    // dma1_0_s2
  .awprot_dma1_0_s2     (awprot_dma1_0_s2),    // dma1_0_s2
  .awvalid_dma1_0_s2    (awvalid_dma1_0_s2),    // dma1_0_s2
  .awready_dma1_0_s2    (awready_dma1_0_s2),    // dma1_0_s2
  .wdata_dma1_0_s2      (wdata_dma1_0_s2),    // dma1_0_s2
  .wstrb_dma1_0_s2      (wstrb_dma1_0_s2),    // dma1_0_s2
  .wlast_dma1_0_s2      (wlast_dma1_0_s2),    // dma1_0_s2
  .wvalid_dma1_0_s2     (wvalid_dma1_0_s2),    // dma1_0_s2
  .wready_dma1_0_s2     (wready_dma1_0_s2),    // dma1_0_s2
  .bresp_dma1_0_s2      (bresp_dma1_0_s2),    // dma1_0_s2
  .bvalid_dma1_0_s2     (bvalid_dma1_0_s2),    // dma1_0_s2
  .bready_dma1_0_s2     (bready_dma1_0_s2),    // dma1_0_s2
  .araddr_dma1_0_s2     (araddr_dma1_0_s2),    // dma1_0_s2
  .arlen_dma1_0_s2      (arlen_dma1_0_s2),    // dma1_0_s2
  .arsize_dma1_0_s2     (arsize_dma1_0_s2),    // dma1_0_s2
  .arburst_dma1_0_s2    (arburst_dma1_0_s2),    // dma1_0_s2
  .arlock_dma1_0_s2     (arlock_dma1_0_s2),    // dma1_0_s2
  .arcache_dma1_0_s2    (arcache_dma1_0_s2),    // dma1_0_s2
  .arprot_dma1_0_s2     (arprot_dma1_0_s2),    // dma1_0_s2
  .arvalid_dma1_0_s2    (arvalid_dma1_0_s2),    // dma1_0_s2
  .arready_dma1_0_s2    (arready_dma1_0_s2),    // dma1_0_s2
  .rdata_dma1_0_s2      (rdata_dma1_0_s2),    // dma1_0_s2
  .rresp_dma1_0_s2      (rresp_dma1_0_s2),    // dma1_0_s2
  .rlast_dma1_0_s2      (rlast_dma1_0_s2),    // dma1_0_s2
  .rvalid_dma1_0_s2     (rvalid_dma1_0_s2),    // dma1_0_s2
  .rready_dma1_0_s2     (rready_dma1_0_s2),    // dma1_0_s2
  .awuser_dma1_0_s2     (awuser_dma1_0_s2),    // dma1_0_s2
  .aruser_dma1_0_s2     (aruser_dma1_0_s2),    // dma1_0_s2
  .pack_dma1_0_s2_ib_apb_int_async (pack_dma1_0_s2_ib_apb_int_async),    // dma1_0_s2_ib_apb_int_async
  .preq_dma1_0_s2_ib_apb_int_async (preq_dma1_0_s2_ib_apb_int_async),    // dma1_0_s2_ib_apb_int_async
  .pfwdpayld_dma1_0_s2_ib_apb_int_async (pfwdpayld_dma1_0_s2_ib_apb_int_async),    // dma1_0_s2_ib_apb_int_async
  .prevpayld_dma1_0_s2_ib_apb_int_async (prevpayld_dma1_0_s2_ib_apb_int_async),    // dma1_0_s2_ib_apb_int_async
  .aw_data_dma1_0_s2_ib_int_async (aw_data_dma1_0_s2_ib_int_async),    // dma1_0_s2_ib_int_async
  .aw_wpntr_gry_dma1_0_s2_ib_int_async (aw_wpntr_gry_dma1_0_s2_ib_int_async),    // dma1_0_s2_ib_int_async
  .aw_rpntr_bin_dma1_0_s2_ib_int_async (aw_rpntr_bin_dma1_0_s2_ib_int_async),    // dma1_0_s2_ib_int_async
  .aw_rpntr_gry_dma1_0_s2_ib_int_async (aw_rpntr_gry_dma1_0_s2_ib_int_async),    // dma1_0_s2_ib_int_async
  .ar_data_dma1_0_s2_ib_int_async (ar_data_dma1_0_s2_ib_int_async),    // dma1_0_s2_ib_int_async
  .ar_wpntr_gry_dma1_0_s2_ib_int_async (ar_wpntr_gry_dma1_0_s2_ib_int_async),    // dma1_0_s2_ib_int_async
  .ar_rpntr_bin_dma1_0_s2_ib_int_async (ar_rpntr_bin_dma1_0_s2_ib_int_async),    // dma1_0_s2_ib_int_async
  .ar_rpntr_gry_dma1_0_s2_ib_int_async (ar_rpntr_gry_dma1_0_s2_ib_int_async),    // dma1_0_s2_ib_int_async
  .w_data_dma1_0_s2_ib_int_async (w_data_dma1_0_s2_ib_int_async),    // dma1_0_s2_ib_int_async
  .w_wpntr_gry_dma1_0_s2_ib_int_async (w_wpntr_gry_dma1_0_s2_ib_int_async),    // dma1_0_s2_ib_int_async
  .w_rpntr_bin_dma1_0_s2_ib_int_async (w_rpntr_bin_dma1_0_s2_ib_int_async),    // dma1_0_s2_ib_int_async
  .w_rpntr_gry_dma1_0_s2_ib_int_async (w_rpntr_gry_dma1_0_s2_ib_int_async),    // dma1_0_s2_ib_int_async
  .r_data_dma1_0_s2_ib_int_async (r_data_dma1_0_s2_ib_int_async),    // dma1_0_s2_ib_int_async
  .r_wpntr_gry_dma1_0_s2_ib_int_async (r_wpntr_gry_dma1_0_s2_ib_int_async),    // dma1_0_s2_ib_int_async
  .r_rpntr_bin_dma1_0_s2_ib_int_async (r_rpntr_bin_dma1_0_s2_ib_int_async),    // dma1_0_s2_ib_int_async
  .r_rpntr_gry_dma1_0_s2_ib_int_async (r_rpntr_gry_dma1_0_s2_ib_int_async),    // dma1_0_s2_ib_int_async
  .b_data_dma1_0_s2_ib_int_async (b_data_dma1_0_s2_ib_int_async),    // dma1_0_s2_ib_int_async
  .b_wpntr_gry_dma1_0_s2_ib_int_async (b_wpntr_gry_dma1_0_s2_ib_int_async),    // dma1_0_s2_ib_int_async
  .b_rpntr_bin_dma1_0_s2_ib_int_async (b_rpntr_bin_dma1_0_s2_ib_int_async),    // dma1_0_s2_ib_int_async
  .b_rpntr_gry_dma1_0_s2_ib_int_async (b_rpntr_gry_dma1_0_s2_ib_int_async)    // dma1_0_s2_ib_int_async
);


nic400_cd_dma1_1_wn7_hsp_r0p11     u_cd_dma1_1 (
  .dma1_1clk            (dma1_1clk),    // dma1_1_s3
  .dma1_1resetn         (dma1_1resetn),    // dma1_1_s3
  .awaddr_dma1_1_s3     (awaddr_dma1_1_s3),    // dma1_1_s3
  .awlen_dma1_1_s3      (awlen_dma1_1_s3),    // dma1_1_s3
  .awsize_dma1_1_s3     (awsize_dma1_1_s3),    // dma1_1_s3
  .awburst_dma1_1_s3    (awburst_dma1_1_s3),    // dma1_1_s3
  .awlock_dma1_1_s3     (awlock_dma1_1_s3),    // dma1_1_s3
  .awcache_dma1_1_s3    (awcache_dma1_1_s3),    // dma1_1_s3
  .awprot_dma1_1_s3     (awprot_dma1_1_s3),    // dma1_1_s3
  .awvalid_dma1_1_s3    (awvalid_dma1_1_s3),    // dma1_1_s3
  .awready_dma1_1_s3    (awready_dma1_1_s3),    // dma1_1_s3
  .wdata_dma1_1_s3      (wdata_dma1_1_s3),    // dma1_1_s3
  .wstrb_dma1_1_s3      (wstrb_dma1_1_s3),    // dma1_1_s3
  .wlast_dma1_1_s3      (wlast_dma1_1_s3),    // dma1_1_s3
  .wvalid_dma1_1_s3     (wvalid_dma1_1_s3),    // dma1_1_s3
  .wready_dma1_1_s3     (wready_dma1_1_s3),    // dma1_1_s3
  .bresp_dma1_1_s3      (bresp_dma1_1_s3),    // dma1_1_s3
  .bvalid_dma1_1_s3     (bvalid_dma1_1_s3),    // dma1_1_s3
  .bready_dma1_1_s3     (bready_dma1_1_s3),    // dma1_1_s3
  .araddr_dma1_1_s3     (araddr_dma1_1_s3),    // dma1_1_s3
  .arlen_dma1_1_s3      (arlen_dma1_1_s3),    // dma1_1_s3
  .arsize_dma1_1_s3     (arsize_dma1_1_s3),    // dma1_1_s3
  .arburst_dma1_1_s3    (arburst_dma1_1_s3),    // dma1_1_s3
  .arlock_dma1_1_s3     (arlock_dma1_1_s3),    // dma1_1_s3
  .arcache_dma1_1_s3    (arcache_dma1_1_s3),    // dma1_1_s3
  .arprot_dma1_1_s3     (arprot_dma1_1_s3),    // dma1_1_s3
  .arvalid_dma1_1_s3    (arvalid_dma1_1_s3),    // dma1_1_s3
  .arready_dma1_1_s3    (arready_dma1_1_s3),    // dma1_1_s3
  .rdata_dma1_1_s3      (rdata_dma1_1_s3),    // dma1_1_s3
  .rresp_dma1_1_s3      (rresp_dma1_1_s3),    // dma1_1_s3
  .rlast_dma1_1_s3      (rlast_dma1_1_s3),    // dma1_1_s3
  .rvalid_dma1_1_s3     (rvalid_dma1_1_s3),    // dma1_1_s3
  .rready_dma1_1_s3     (rready_dma1_1_s3),    // dma1_1_s3
  .awuser_dma1_1_s3     (awuser_dma1_1_s3),    // dma1_1_s3
  .aruser_dma1_1_s3     (aruser_dma1_1_s3),    // dma1_1_s3
  .pack_dma1_1_s3_ib_apb_int_async (pack_dma1_1_s3_ib_apb_int_async),    // dma1_1_s3_ib_apb_int_async
  .preq_dma1_1_s3_ib_apb_int_async (preq_dma1_1_s3_ib_apb_int_async),    // dma1_1_s3_ib_apb_int_async
  .pfwdpayld_dma1_1_s3_ib_apb_int_async (pfwdpayld_dma1_1_s3_ib_apb_int_async),    // dma1_1_s3_ib_apb_int_async
  .prevpayld_dma1_1_s3_ib_apb_int_async (prevpayld_dma1_1_s3_ib_apb_int_async),    // dma1_1_s3_ib_apb_int_async
  .aw_data_dma1_1_s3_ib_int_async (aw_data_dma1_1_s3_ib_int_async),    // dma1_1_s3_ib_int_async
  .aw_wpntr_gry_dma1_1_s3_ib_int_async (aw_wpntr_gry_dma1_1_s3_ib_int_async),    // dma1_1_s3_ib_int_async
  .aw_rpntr_bin_dma1_1_s3_ib_int_async (aw_rpntr_bin_dma1_1_s3_ib_int_async),    // dma1_1_s3_ib_int_async
  .aw_rpntr_gry_dma1_1_s3_ib_int_async (aw_rpntr_gry_dma1_1_s3_ib_int_async),    // dma1_1_s3_ib_int_async
  .ar_data_dma1_1_s3_ib_int_async (ar_data_dma1_1_s3_ib_int_async),    // dma1_1_s3_ib_int_async
  .ar_wpntr_gry_dma1_1_s3_ib_int_async (ar_wpntr_gry_dma1_1_s3_ib_int_async),    // dma1_1_s3_ib_int_async
  .ar_rpntr_bin_dma1_1_s3_ib_int_async (ar_rpntr_bin_dma1_1_s3_ib_int_async),    // dma1_1_s3_ib_int_async
  .ar_rpntr_gry_dma1_1_s3_ib_int_async (ar_rpntr_gry_dma1_1_s3_ib_int_async),    // dma1_1_s3_ib_int_async
  .w_data_dma1_1_s3_ib_int_async (w_data_dma1_1_s3_ib_int_async),    // dma1_1_s3_ib_int_async
  .w_wpntr_gry_dma1_1_s3_ib_int_async (w_wpntr_gry_dma1_1_s3_ib_int_async),    // dma1_1_s3_ib_int_async
  .w_rpntr_bin_dma1_1_s3_ib_int_async (w_rpntr_bin_dma1_1_s3_ib_int_async),    // dma1_1_s3_ib_int_async
  .w_rpntr_gry_dma1_1_s3_ib_int_async (w_rpntr_gry_dma1_1_s3_ib_int_async),    // dma1_1_s3_ib_int_async
  .r_data_dma1_1_s3_ib_int_async (r_data_dma1_1_s3_ib_int_async),    // dma1_1_s3_ib_int_async
  .r_wpntr_gry_dma1_1_s3_ib_int_async (r_wpntr_gry_dma1_1_s3_ib_int_async),    // dma1_1_s3_ib_int_async
  .r_rpntr_bin_dma1_1_s3_ib_int_async (r_rpntr_bin_dma1_1_s3_ib_int_async),    // dma1_1_s3_ib_int_async
  .r_rpntr_gry_dma1_1_s3_ib_int_async (r_rpntr_gry_dma1_1_s3_ib_int_async),    // dma1_1_s3_ib_int_async
  .b_data_dma1_1_s3_ib_int_async (b_data_dma1_1_s3_ib_int_async),    // dma1_1_s3_ib_int_async
  .b_wpntr_gry_dma1_1_s3_ib_int_async (b_wpntr_gry_dma1_1_s3_ib_int_async),    // dma1_1_s3_ib_int_async
  .b_rpntr_bin_dma1_1_s3_ib_int_async (b_rpntr_bin_dma1_1_s3_ib_int_async),    // dma1_1_s3_ib_int_async
  .b_rpntr_gry_dma1_1_s3_ib_int_async (b_rpntr_gry_dma1_1_s3_ib_int_async)    // dma1_1_s3_ib_int_async
);


nic400_cd_gmac_wn7_hsp_r0p11     u_cd_gmac (
  .gmacclk              (gmacclk),    // gmac_s13
  .gmacresetn           (gmacresetn),    // gmac_s13
  .awid_gmac_s13        (awid_gmac_s13),    // gmac_s13
  .awaddr_gmac_s13      (awaddr_gmac_s13),    // gmac_s13
  .awlen_gmac_s13       (awlen_gmac_s13),    // gmac_s13
  .awsize_gmac_s13      (awsize_gmac_s13),    // gmac_s13
  .awburst_gmac_s13     (awburst_gmac_s13),    // gmac_s13
  .awlock_gmac_s13      (awlock_gmac_s13),    // gmac_s13
  .awcache_gmac_s13     (awcache_gmac_s13),    // gmac_s13
  .awprot_gmac_s13      (awprot_gmac_s13),    // gmac_s13
  .awvalid_gmac_s13     (awvalid_gmac_s13),    // gmac_s13
  .awready_gmac_s13     (awready_gmac_s13),    // gmac_s13
  .wdata_gmac_s13       (wdata_gmac_s13),    // gmac_s13
  .wstrb_gmac_s13       (wstrb_gmac_s13),    // gmac_s13
  .wlast_gmac_s13       (wlast_gmac_s13),    // gmac_s13
  .wvalid_gmac_s13      (wvalid_gmac_s13),    // gmac_s13
  .wready_gmac_s13      (wready_gmac_s13),    // gmac_s13
  .bid_gmac_s13         (bid_gmac_s13),    // gmac_s13
  .bresp_gmac_s13       (bresp_gmac_s13),    // gmac_s13
  .bvalid_gmac_s13      (bvalid_gmac_s13),    // gmac_s13
  .bready_gmac_s13      (bready_gmac_s13),    // gmac_s13
  .arid_gmac_s13        (arid_gmac_s13),    // gmac_s13
  .araddr_gmac_s13      (araddr_gmac_s13),    // gmac_s13
  .arlen_gmac_s13       (arlen_gmac_s13),    // gmac_s13
  .arsize_gmac_s13      (arsize_gmac_s13),    // gmac_s13
  .arburst_gmac_s13     (arburst_gmac_s13),    // gmac_s13
  .arlock_gmac_s13      (arlock_gmac_s13),    // gmac_s13
  .arcache_gmac_s13     (arcache_gmac_s13),    // gmac_s13
  .arprot_gmac_s13      (arprot_gmac_s13),    // gmac_s13
  .arvalid_gmac_s13     (arvalid_gmac_s13),    // gmac_s13
  .arready_gmac_s13     (arready_gmac_s13),    // gmac_s13
  .rid_gmac_s13         (rid_gmac_s13),    // gmac_s13
  .rdata_gmac_s13       (rdata_gmac_s13),    // gmac_s13
  .rresp_gmac_s13       (rresp_gmac_s13),    // gmac_s13
  .rlast_gmac_s13       (rlast_gmac_s13),    // gmac_s13
  .rvalid_gmac_s13      (rvalid_gmac_s13),    // gmac_s13
  .rready_gmac_s13      (rready_gmac_s13),    // gmac_s13
  .awuser_gmac_s13      (awuser_gmac_s13),    // gmac_s13
  .aruser_gmac_s13      (aruser_gmac_s13),    // gmac_s13
  .pack_gmac_s13_ib_apb_int_async (pack_gmac_s13_ib_apb_int_async),    // gmac_s13_ib_apb_int_async
  .preq_gmac_s13_ib_apb_int_async (preq_gmac_s13_ib_apb_int_async),    // gmac_s13_ib_apb_int_async
  .pfwdpayld_gmac_s13_ib_apb_int_async (pfwdpayld_gmac_s13_ib_apb_int_async),    // gmac_s13_ib_apb_int_async
  .prevpayld_gmac_s13_ib_apb_int_async (prevpayld_gmac_s13_ib_apb_int_async),    // gmac_s13_ib_apb_int_async
  .aw_data_gmac_s13_ib_int_async (aw_data_gmac_s13_ib_int_async),    // gmac_s13_ib_int_async
  .aw_wpntr_gry_gmac_s13_ib_int_async (aw_wpntr_gry_gmac_s13_ib_int_async),    // gmac_s13_ib_int_async
  .aw_rpntr_bin_gmac_s13_ib_int_async (aw_rpntr_bin_gmac_s13_ib_int_async),    // gmac_s13_ib_int_async
  .aw_rpntr_gry_gmac_s13_ib_int_async (aw_rpntr_gry_gmac_s13_ib_int_async),    // gmac_s13_ib_int_async
  .ar_data_gmac_s13_ib_int_async (ar_data_gmac_s13_ib_int_async),    // gmac_s13_ib_int_async
  .ar_wpntr_gry_gmac_s13_ib_int_async (ar_wpntr_gry_gmac_s13_ib_int_async),    // gmac_s13_ib_int_async
  .ar_rpntr_bin_gmac_s13_ib_int_async (ar_rpntr_bin_gmac_s13_ib_int_async),    // gmac_s13_ib_int_async
  .ar_rpntr_gry_gmac_s13_ib_int_async (ar_rpntr_gry_gmac_s13_ib_int_async),    // gmac_s13_ib_int_async
  .w_data_gmac_s13_ib_int_async (w_data_gmac_s13_ib_int_async),    // gmac_s13_ib_int_async
  .w_wpntr_gry_gmac_s13_ib_int_async (w_wpntr_gry_gmac_s13_ib_int_async),    // gmac_s13_ib_int_async
  .w_lpntr_gry_gmac_s13_ib_int_async (w_lpntr_gry_gmac_s13_ib_int_async),    // gmac_s13_ib_int_async
  .w_rpntr_bin_gmac_s13_ib_int_async (w_rpntr_bin_gmac_s13_ib_int_async),    // gmac_s13_ib_int_async
  .w_rpntr_gry_gmac_s13_ib_int_async (w_rpntr_gry_gmac_s13_ib_int_async),    // gmac_s13_ib_int_async
  .r_data_gmac_s13_ib_int_async (r_data_gmac_s13_ib_int_async),    // gmac_s13_ib_int_async
  .r_wpntr_gry_gmac_s13_ib_int_async (r_wpntr_gry_gmac_s13_ib_int_async),    // gmac_s13_ib_int_async
  .r_rpntr_bin_gmac_s13_ib_int_async (r_rpntr_bin_gmac_s13_ib_int_async),    // gmac_s13_ib_int_async
  .r_rpntr_gry_gmac_s13_ib_int_async (r_rpntr_gry_gmac_s13_ib_int_async),    // gmac_s13_ib_int_async
  .b_data_gmac_s13_ib_int_async (b_data_gmac_s13_ib_int_async),    // gmac_s13_ib_int_async
  .b_wpntr_gry_gmac_s13_ib_int_async (b_wpntr_gry_gmac_s13_ib_int_async),    // gmac_s13_ib_int_async
  .b_rpntr_bin_gmac_s13_ib_int_async (b_rpntr_bin_gmac_s13_ib_int_async),    // gmac_s13_ib_int_async
  .b_rpntr_gry_gmac_s13_ib_int_async (b_rpntr_gry_gmac_s13_ib_int_async)    // gmac_s13_ib_int_async
);


nic400_cd_gpu2d_wn7_hsp_r0p11     u_cd_gpu2d (
  .gpu2dclk             (gpu2dclk),    // gpu2d_s8
  .gpu2dresetn          (gpu2dresetn),    // gpu2d_s8
  .awid_gpu2d_s8        (awid_gpu2d_s8),    // gpu2d_s8
  .awaddr_gpu2d_s8      (awaddr_gpu2d_s8),    // gpu2d_s8
  .awlen_gpu2d_s8       (awlen_gpu2d_s8),    // gpu2d_s8
  .awsize_gpu2d_s8      (awsize_gpu2d_s8),    // gpu2d_s8
  .awburst_gpu2d_s8     (awburst_gpu2d_s8),    // gpu2d_s8
  .awlock_gpu2d_s8      (awlock_gpu2d_s8),    // gpu2d_s8
  .awcache_gpu2d_s8     (awcache_gpu2d_s8),    // gpu2d_s8
  .awprot_gpu2d_s8      (awprot_gpu2d_s8),    // gpu2d_s8
  .awvalid_gpu2d_s8     (awvalid_gpu2d_s8),    // gpu2d_s8
  .awready_gpu2d_s8     (awready_gpu2d_s8),    // gpu2d_s8
  .wid_gpu2d_s8         (wid_gpu2d_s8),    // gpu2d_s8
  .wdata_gpu2d_s8       (wdata_gpu2d_s8),    // gpu2d_s8
  .wstrb_gpu2d_s8       (wstrb_gpu2d_s8),    // gpu2d_s8
  .wlast_gpu2d_s8       (wlast_gpu2d_s8),    // gpu2d_s8
  .wvalid_gpu2d_s8      (wvalid_gpu2d_s8),    // gpu2d_s8
  .wready_gpu2d_s8      (wready_gpu2d_s8),    // gpu2d_s8
  .bid_gpu2d_s8         (bid_gpu2d_s8),    // gpu2d_s8
  .bresp_gpu2d_s8       (bresp_gpu2d_s8),    // gpu2d_s8
  .bvalid_gpu2d_s8      (bvalid_gpu2d_s8),    // gpu2d_s8
  .bready_gpu2d_s8      (bready_gpu2d_s8),    // gpu2d_s8
  .arid_gpu2d_s8        (arid_gpu2d_s8),    // gpu2d_s8
  .araddr_gpu2d_s8      (araddr_gpu2d_s8),    // gpu2d_s8
  .arlen_gpu2d_s8       (arlen_gpu2d_s8),    // gpu2d_s8
  .arsize_gpu2d_s8      (arsize_gpu2d_s8),    // gpu2d_s8
  .arburst_gpu2d_s8     (arburst_gpu2d_s8),    // gpu2d_s8
  .arlock_gpu2d_s8      (arlock_gpu2d_s8),    // gpu2d_s8
  .arcache_gpu2d_s8     (arcache_gpu2d_s8),    // gpu2d_s8
  .arprot_gpu2d_s8      (arprot_gpu2d_s8),    // gpu2d_s8
  .arvalid_gpu2d_s8     (arvalid_gpu2d_s8),    // gpu2d_s8
  .arready_gpu2d_s8     (arready_gpu2d_s8),    // gpu2d_s8
  .rid_gpu2d_s8         (rid_gpu2d_s8),    // gpu2d_s8
  .rdata_gpu2d_s8       (rdata_gpu2d_s8),    // gpu2d_s8
  .rresp_gpu2d_s8       (rresp_gpu2d_s8),    // gpu2d_s8
  .rlast_gpu2d_s8       (rlast_gpu2d_s8),    // gpu2d_s8
  .rvalid_gpu2d_s8      (rvalid_gpu2d_s8),    // gpu2d_s8
  .rready_gpu2d_s8      (rready_gpu2d_s8),    // gpu2d_s8
  .awuser_gpu2d_s8      (awuser_gpu2d_s8),    // gpu2d_s8
  .aruser_gpu2d_s8      (aruser_gpu2d_s8),    // gpu2d_s8
  .pack_gpu2d_s8_ib_apb_int_async (pack_gpu2d_s8_ib_apb_int_async),    // gpu2d_s8_ib_apb_int_async
  .preq_gpu2d_s8_ib_apb_int_async (preq_gpu2d_s8_ib_apb_int_async),    // gpu2d_s8_ib_apb_int_async
  .pfwdpayld_gpu2d_s8_ib_apb_int_async (pfwdpayld_gpu2d_s8_ib_apb_int_async),    // gpu2d_s8_ib_apb_int_async
  .prevpayld_gpu2d_s8_ib_apb_int_async (prevpayld_gpu2d_s8_ib_apb_int_async),    // gpu2d_s8_ib_apb_int_async
  .aw_data_gpu2d_s8_ib_int_async (aw_data_gpu2d_s8_ib_int_async),    // gpu2d_s8_ib_int_async
  .aw_wpntr_gry_gpu2d_s8_ib_int_async (aw_wpntr_gry_gpu2d_s8_ib_int_async),    // gpu2d_s8_ib_int_async
  .aw_rpntr_bin_gpu2d_s8_ib_int_async (aw_rpntr_bin_gpu2d_s8_ib_int_async),    // gpu2d_s8_ib_int_async
  .aw_rpntr_gry_gpu2d_s8_ib_int_async (aw_rpntr_gry_gpu2d_s8_ib_int_async),    // gpu2d_s8_ib_int_async
  .ar_data_gpu2d_s8_ib_int_async (ar_data_gpu2d_s8_ib_int_async),    // gpu2d_s8_ib_int_async
  .ar_wpntr_gry_gpu2d_s8_ib_int_async (ar_wpntr_gry_gpu2d_s8_ib_int_async),    // gpu2d_s8_ib_int_async
  .ar_rpntr_bin_gpu2d_s8_ib_int_async (ar_rpntr_bin_gpu2d_s8_ib_int_async),    // gpu2d_s8_ib_int_async
  .ar_rpntr_gry_gpu2d_s8_ib_int_async (ar_rpntr_gry_gpu2d_s8_ib_int_async),    // gpu2d_s8_ib_int_async
  .w_data_gpu2d_s8_ib_int_async (w_data_gpu2d_s8_ib_int_async),    // gpu2d_s8_ib_int_async
  .w_wpntr_gry_gpu2d_s8_ib_int_async (w_wpntr_gry_gpu2d_s8_ib_int_async),    // gpu2d_s8_ib_int_async
  .w_rpntr_bin_gpu2d_s8_ib_int_async (w_rpntr_bin_gpu2d_s8_ib_int_async),    // gpu2d_s8_ib_int_async
  .w_rpntr_gry_gpu2d_s8_ib_int_async (w_rpntr_gry_gpu2d_s8_ib_int_async),    // gpu2d_s8_ib_int_async
  .r_data_gpu2d_s8_ib_int_async (r_data_gpu2d_s8_ib_int_async),    // gpu2d_s8_ib_int_async
  .r_wpntr_gry_gpu2d_s8_ib_int_async (r_wpntr_gry_gpu2d_s8_ib_int_async),    // gpu2d_s8_ib_int_async
  .r_rpntr_bin_gpu2d_s8_ib_int_async (r_rpntr_bin_gpu2d_s8_ib_int_async),    // gpu2d_s8_ib_int_async
  .r_rpntr_gry_gpu2d_s8_ib_int_async (r_rpntr_gry_gpu2d_s8_ib_int_async),    // gpu2d_s8_ib_int_async
  .b_data_gpu2d_s8_ib_int_async (b_data_gpu2d_s8_ib_int_async),    // gpu2d_s8_ib_int_async
  .b_wpntr_gry_gpu2d_s8_ib_int_async (b_wpntr_gry_gpu2d_s8_ib_int_async),    // gpu2d_s8_ib_int_async
  .b_rpntr_bin_gpu2d_s8_ib_int_async (b_rpntr_bin_gpu2d_s8_ib_int_async),    // gpu2d_s8_ib_int_async
  .b_rpntr_gry_gpu2d_s8_ib_int_async (b_rpntr_gry_gpu2d_s8_ib_int_async)    // gpu2d_s8_ib_int_async
);


nic400_cd_gpv_wn7_hsp_r0p11     u_cd_gpv (
  .gpvclk               (gpvclk),    // gpv_s15
  .gpvresetn            (gpvresetn),    // gpv_s15
  .haddr_gpv_s15        (haddr_gpv_s15),    // gpv_s15
  .hburst_gpv_s15       (hburst_gpv_s15),    // gpv_s15
  .hprot_gpv_s15        (hprot_gpv_s15),    // gpv_s15
  .hsize_gpv_s15        (hsize_gpv_s15),    // gpv_s15
  .htrans_gpv_s15       (htrans_gpv_s15),    // gpv_s15
  .hwdata_gpv_s15       (hwdata_gpv_s15),    // gpv_s15
  .hwrite_gpv_s15       (hwrite_gpv_s15),    // gpv_s15
  .hrdata_gpv_s15       (hrdata_gpv_s15),    // gpv_s15
  .hresp_gpv_s15        (hresp_gpv_s15),    // gpv_s15
  .hready_gpv_s15       (hready_gpv_s15),    // gpv_s15
  .pack_gpv_s15_ib_apb_int_async (pack_gpv_s15_ib_apb_int_async),    // gpv_s15_ib_apb_int_async
  .preq_gpv_s15_ib_apb_int_async (preq_gpv_s15_ib_apb_int_async),    // gpv_s15_ib_apb_int_async
  .pfwdpayld_gpv_s15_ib_apb_int_async (pfwdpayld_gpv_s15_ib_apb_int_async),    // gpv_s15_ib_apb_int_async
  .prevpayld_gpv_s15_ib_apb_int_async (prevpayld_gpv_s15_ib_apb_int_async),    // gpv_s15_ib_apb_int_async
  .a_data_gpv_s15_ib_int_async (a_data_gpv_s15_ib_int_async),    // gpv_s15_ib_int_async
  .a_wpntr_gry_gpv_s15_ib_int_async (a_wpntr_gry_gpv_s15_ib_int_async),    // gpv_s15_ib_int_async
  .a_rpntr_bin_gpv_s15_ib_int_async (a_rpntr_bin_gpv_s15_ib_int_async),    // gpv_s15_ib_int_async
  .a_rpntr_gry_gpv_s15_ib_int_async (a_rpntr_gry_gpv_s15_ib_int_async),    // gpv_s15_ib_int_async
  .w_data_gpv_s15_ib_int_async (w_data_gpv_s15_ib_int_async),    // gpv_s15_ib_int_async
  .w_wpntr_gry_gpv_s15_ib_int_async (w_wpntr_gry_gpv_s15_ib_int_async),    // gpv_s15_ib_int_async
  .w_rpntr_bin_gpv_s15_ib_int_async (w_rpntr_bin_gpv_s15_ib_int_async),    // gpv_s15_ib_int_async
  .w_rpntr_gry_gpv_s15_ib_int_async (w_rpntr_gry_gpv_s15_ib_int_async),    // gpv_s15_ib_int_async
  .d_data_gpv_s15_ib_int_async (d_data_gpv_s15_ib_int_async),    // gpv_s15_ib_int_async
  .d_wpntr_gry_gpv_s15_ib_int_async (d_wpntr_gry_gpv_s15_ib_int_async),    // gpv_s15_ib_int_async
  .d_rpntr_bin_gpv_s15_ib_int_async (d_rpntr_bin_gpv_s15_ib_int_async),    // gpv_s15_ib_int_async
  .d_rpntr_gry_gpv_s15_ib_int_async (d_rpntr_gry_gpv_s15_ib_int_async)    // gpv_s15_ib_int_async
);


nic400_cd_hsp2cpu_wn7_hsp_r0p11     u_cd_hsp2cpu (
  .hsp2cpuclk           (hsp2cpuclk),    // hsp2cpu_m0
  .hsp2cpuresetn        (hsp2cpuresetn),    // hsp2cpu_m0
  .awid_hsp2cpu_m0      (awid_hsp2cpu_m0),    // hsp2cpu_m0
  .awaddr_hsp2cpu_m0    (awaddr_hsp2cpu_m0),    // hsp2cpu_m0
  .awlen_hsp2cpu_m0     (awlen_hsp2cpu_m0),    // hsp2cpu_m0
  .awsize_hsp2cpu_m0    (awsize_hsp2cpu_m0),    // hsp2cpu_m0
  .awburst_hsp2cpu_m0   (awburst_hsp2cpu_m0),    // hsp2cpu_m0
  .awlock_hsp2cpu_m0    (awlock_hsp2cpu_m0),    // hsp2cpu_m0
  .awcache_hsp2cpu_m0   (awcache_hsp2cpu_m0),    // hsp2cpu_m0
  .awprot_hsp2cpu_m0    (awprot_hsp2cpu_m0),    // hsp2cpu_m0
  .awvalid_hsp2cpu_m0   (awvalid_hsp2cpu_m0),    // hsp2cpu_m0
  .awready_hsp2cpu_m0   (awready_hsp2cpu_m0),    // hsp2cpu_m0
  .wdata_hsp2cpu_m0     (wdata_hsp2cpu_m0),    // hsp2cpu_m0
  .wstrb_hsp2cpu_m0     (wstrb_hsp2cpu_m0),    // hsp2cpu_m0
  .wlast_hsp2cpu_m0     (wlast_hsp2cpu_m0),    // hsp2cpu_m0
  .wvalid_hsp2cpu_m0    (wvalid_hsp2cpu_m0),    // hsp2cpu_m0
  .wready_hsp2cpu_m0    (wready_hsp2cpu_m0),    // hsp2cpu_m0
  .bid_hsp2cpu_m0       (bid_hsp2cpu_m0),    // hsp2cpu_m0
  .bresp_hsp2cpu_m0     (bresp_hsp2cpu_m0),    // hsp2cpu_m0
  .bvalid_hsp2cpu_m0    (bvalid_hsp2cpu_m0),    // hsp2cpu_m0
  .bready_hsp2cpu_m0    (bready_hsp2cpu_m0),    // hsp2cpu_m0
  .arid_hsp2cpu_m0      (arid_hsp2cpu_m0),    // hsp2cpu_m0
  .araddr_hsp2cpu_m0    (araddr_hsp2cpu_m0),    // hsp2cpu_m0
  .arlen_hsp2cpu_m0     (arlen_hsp2cpu_m0),    // hsp2cpu_m0
  .arsize_hsp2cpu_m0    (arsize_hsp2cpu_m0),    // hsp2cpu_m0
  .arburst_hsp2cpu_m0   (arburst_hsp2cpu_m0),    // hsp2cpu_m0
  .arlock_hsp2cpu_m0    (arlock_hsp2cpu_m0),    // hsp2cpu_m0
  .arcache_hsp2cpu_m0   (arcache_hsp2cpu_m0),    // hsp2cpu_m0
  .arprot_hsp2cpu_m0    (arprot_hsp2cpu_m0),    // hsp2cpu_m0
  .arvalid_hsp2cpu_m0   (arvalid_hsp2cpu_m0),    // hsp2cpu_m0
  .arready_hsp2cpu_m0   (arready_hsp2cpu_m0),    // hsp2cpu_m0
  .rid_hsp2cpu_m0       (rid_hsp2cpu_m0),    // hsp2cpu_m0
  .rdata_hsp2cpu_m0     (rdata_hsp2cpu_m0),    // hsp2cpu_m0
  .rresp_hsp2cpu_m0     (rresp_hsp2cpu_m0),    // hsp2cpu_m0
  .rlast_hsp2cpu_m0     (rlast_hsp2cpu_m0),    // hsp2cpu_m0
  .rvalid_hsp2cpu_m0    (rvalid_hsp2cpu_m0),    // hsp2cpu_m0
  .rready_hsp2cpu_m0    (rready_hsp2cpu_m0),    // hsp2cpu_m0
  .pack_hsp2cpu_m0_ib_apb_int_async (pack_hsp2cpu_m0_ib_apb_int_async),    // hsp2cpu_m0_ib_apb_int_async
  .preq_hsp2cpu_m0_ib_apb_int_async (preq_hsp2cpu_m0_ib_apb_int_async),    // hsp2cpu_m0_ib_apb_int_async
  .pfwdpayld_hsp2cpu_m0_ib_apb_int_async (pfwdpayld_hsp2cpu_m0_ib_apb_int_async),    // hsp2cpu_m0_ib_apb_int_async
  .prevpayld_hsp2cpu_m0_ib_apb_int_async (prevpayld_hsp2cpu_m0_ib_apb_int_async),    // hsp2cpu_m0_ib_apb_int_async
  .aw_data_hsp2cpu_m0_ib_int_async (aw_data_hsp2cpu_m0_ib_int_async),    // hsp2cpu_m0_ib_int_async
  .aw_wpntr_gry_hsp2cpu_m0_ib_int_async (aw_wpntr_gry_hsp2cpu_m0_ib_int_async),    // hsp2cpu_m0_ib_int_async
  .aw_rpntr_bin_hsp2cpu_m0_ib_int_async (aw_rpntr_bin_hsp2cpu_m0_ib_int_async),    // hsp2cpu_m0_ib_int_async
  .aw_rpntr_gry_hsp2cpu_m0_ib_int_async (aw_rpntr_gry_hsp2cpu_m0_ib_int_async),    // hsp2cpu_m0_ib_int_async
  .ar_data_hsp2cpu_m0_ib_int_async (ar_data_hsp2cpu_m0_ib_int_async),    // hsp2cpu_m0_ib_int_async
  .ar_wpntr_gry_hsp2cpu_m0_ib_int_async (ar_wpntr_gry_hsp2cpu_m0_ib_int_async),    // hsp2cpu_m0_ib_int_async
  .ar_rpntr_bin_hsp2cpu_m0_ib_int_async (ar_rpntr_bin_hsp2cpu_m0_ib_int_async),    // hsp2cpu_m0_ib_int_async
  .ar_rpntr_gry_hsp2cpu_m0_ib_int_async (ar_rpntr_gry_hsp2cpu_m0_ib_int_async),    // hsp2cpu_m0_ib_int_async
  .w_data_hsp2cpu_m0_ib_int_async (w_data_hsp2cpu_m0_ib_int_async),    // hsp2cpu_m0_ib_int_async
  .w_wpntr_gry_hsp2cpu_m0_ib_int_async (w_wpntr_gry_hsp2cpu_m0_ib_int_async),    // hsp2cpu_m0_ib_int_async
  .w_rpntr_bin_hsp2cpu_m0_ib_int_async (w_rpntr_bin_hsp2cpu_m0_ib_int_async),    // hsp2cpu_m0_ib_int_async
  .w_rpntr_gry_hsp2cpu_m0_ib_int_async (w_rpntr_gry_hsp2cpu_m0_ib_int_async),    // hsp2cpu_m0_ib_int_async
  .r_data_hsp2cpu_m0_ib_int_async (r_data_hsp2cpu_m0_ib_int_async),    // hsp2cpu_m0_ib_int_async
  .r_wpntr_gry_hsp2cpu_m0_ib_int_async (r_wpntr_gry_hsp2cpu_m0_ib_int_async),    // hsp2cpu_m0_ib_int_async
  .r_rpntr_bin_hsp2cpu_m0_ib_int_async (r_rpntr_bin_hsp2cpu_m0_ib_int_async),    // hsp2cpu_m0_ib_int_async
  .r_rpntr_gry_hsp2cpu_m0_ib_int_async (r_rpntr_gry_hsp2cpu_m0_ib_int_async),    // hsp2cpu_m0_ib_int_async
  .b_data_hsp2cpu_m0_ib_int_async (b_data_hsp2cpu_m0_ib_int_async),    // hsp2cpu_m0_ib_int_async
  .b_wpntr_gry_hsp2cpu_m0_ib_int_async (b_wpntr_gry_hsp2cpu_m0_ib_int_async),    // hsp2cpu_m0_ib_int_async
  .b_rpntr_bin_hsp2cpu_m0_ib_int_async (b_rpntr_bin_hsp2cpu_m0_ib_int_async),    // hsp2cpu_m0_ib_int_async
  .b_rpntr_gry_hsp2cpu_m0_ib_int_async (b_rpntr_gry_hsp2cpu_m0_ib_int_async)    // hsp2cpu_m0_ib_int_async
);


nic400_cd_hsp2main_0_wn7_hsp_r0p11     u_cd_hsp2main_0 (
  .hsp2main_0clk        (hsp2main_0clk),    // hsp2main_0_m1
  .hsp2main_0resetn     (hsp2main_0resetn),    // hsp2main_0_m1
  .awid_hsp2main_0_m1   (awid_hsp2main_0_m1),    // hsp2main_0_m1
  .awaddr_hsp2main_0_m1 (awaddr_hsp2main_0_m1),    // hsp2main_0_m1
  .awlen_hsp2main_0_m1  (awlen_hsp2main_0_m1),    // hsp2main_0_m1
  .awsize_hsp2main_0_m1 (awsize_hsp2main_0_m1),    // hsp2main_0_m1
  .awburst_hsp2main_0_m1 (awburst_hsp2main_0_m1),    // hsp2main_0_m1
  .awlock_hsp2main_0_m1 (awlock_hsp2main_0_m1),    // hsp2main_0_m1
  .awcache_hsp2main_0_m1 (awcache_hsp2main_0_m1),    // hsp2main_0_m1
  .awprot_hsp2main_0_m1 (awprot_hsp2main_0_m1),    // hsp2main_0_m1
  .awvalid_hsp2main_0_m1 (awvalid_hsp2main_0_m1),    // hsp2main_0_m1
  .awready_hsp2main_0_m1 (awready_hsp2main_0_m1),    // hsp2main_0_m1
  .wdata_hsp2main_0_m1  (wdata_hsp2main_0_m1),    // hsp2main_0_m1
  .wstrb_hsp2main_0_m1  (wstrb_hsp2main_0_m1),    // hsp2main_0_m1
  .wlast_hsp2main_0_m1  (wlast_hsp2main_0_m1),    // hsp2main_0_m1
  .wvalid_hsp2main_0_m1 (wvalid_hsp2main_0_m1),    // hsp2main_0_m1
  .wready_hsp2main_0_m1 (wready_hsp2main_0_m1),    // hsp2main_0_m1
  .bid_hsp2main_0_m1    (bid_hsp2main_0_m1),    // hsp2main_0_m1
  .bresp_hsp2main_0_m1  (bresp_hsp2main_0_m1),    // hsp2main_0_m1
  .bvalid_hsp2main_0_m1 (bvalid_hsp2main_0_m1),    // hsp2main_0_m1
  .bready_hsp2main_0_m1 (bready_hsp2main_0_m1),    // hsp2main_0_m1
  .arid_hsp2main_0_m1   (arid_hsp2main_0_m1),    // hsp2main_0_m1
  .araddr_hsp2main_0_m1 (araddr_hsp2main_0_m1),    // hsp2main_0_m1
  .arlen_hsp2main_0_m1  (arlen_hsp2main_0_m1),    // hsp2main_0_m1
  .arsize_hsp2main_0_m1 (arsize_hsp2main_0_m1),    // hsp2main_0_m1
  .arburst_hsp2main_0_m1 (arburst_hsp2main_0_m1),    // hsp2main_0_m1
  .arlock_hsp2main_0_m1 (arlock_hsp2main_0_m1),    // hsp2main_0_m1
  .arcache_hsp2main_0_m1 (arcache_hsp2main_0_m1),    // hsp2main_0_m1
  .arprot_hsp2main_0_m1 (arprot_hsp2main_0_m1),    // hsp2main_0_m1
  .arvalid_hsp2main_0_m1 (arvalid_hsp2main_0_m1),    // hsp2main_0_m1
  .arready_hsp2main_0_m1 (arready_hsp2main_0_m1),    // hsp2main_0_m1
  .rid_hsp2main_0_m1    (rid_hsp2main_0_m1),    // hsp2main_0_m1
  .rdata_hsp2main_0_m1  (rdata_hsp2main_0_m1),    // hsp2main_0_m1
  .rresp_hsp2main_0_m1  (rresp_hsp2main_0_m1),    // hsp2main_0_m1
  .rlast_hsp2main_0_m1  (rlast_hsp2main_0_m1),    // hsp2main_0_m1
  .rvalid_hsp2main_0_m1 (rvalid_hsp2main_0_m1),    // hsp2main_0_m1
  .rready_hsp2main_0_m1 (rready_hsp2main_0_m1),    // hsp2main_0_m1
  .awuser_hsp2main_0_m1 (awuser_hsp2main_0_m1),    // hsp2main_0_m1
  .aruser_hsp2main_0_m1 (aruser_hsp2main_0_m1),    // hsp2main_0_m1
  .pack_hsp2main_0_m1_ib_apb_int (pack_hsp2main_0_m1_ib_apb_int),    // hsp2main_0_m1_ib_apb_int
  .preq_hsp2main_0_m1_ib_apb_int (preq_hsp2main_0_m1_ib_apb_int),    // hsp2main_0_m1_ib_apb_int
  .pfwdpayld_hsp2main_0_m1_ib_apb_int (pfwdpayld_hsp2main_0_m1_ib_apb_int),    // hsp2main_0_m1_ib_apb_int
  .prevpayld_hsp2main_0_m1_ib_apb_int (prevpayld_hsp2main_0_m1_ib_apb_int),    // hsp2main_0_m1_ib_apb_int
  .aw_data_hsp2main_0_m1_ib_int (aw_data_hsp2main_0_m1_ib_int),    // hsp2main_0_m1_ib_int
  .aw_wpntr_gry_hsp2main_0_m1_ib_int (aw_wpntr_gry_hsp2main_0_m1_ib_int),    // hsp2main_0_m1_ib_int
  .aw_rpntr_bin_hsp2main_0_m1_ib_int (aw_rpntr_bin_hsp2main_0_m1_ib_int),    // hsp2main_0_m1_ib_int
  .aw_rpntr_gry_hsp2main_0_m1_ib_int (aw_rpntr_gry_hsp2main_0_m1_ib_int),    // hsp2main_0_m1_ib_int
  .ar_data_hsp2main_0_m1_ib_int (ar_data_hsp2main_0_m1_ib_int),    // hsp2main_0_m1_ib_int
  .ar_wpntr_gry_hsp2main_0_m1_ib_int (ar_wpntr_gry_hsp2main_0_m1_ib_int),    // hsp2main_0_m1_ib_int
  .ar_rpntr_bin_hsp2main_0_m1_ib_int (ar_rpntr_bin_hsp2main_0_m1_ib_int),    // hsp2main_0_m1_ib_int
  .ar_rpntr_gry_hsp2main_0_m1_ib_int (ar_rpntr_gry_hsp2main_0_m1_ib_int),    // hsp2main_0_m1_ib_int
  .w_data_hsp2main_0_m1_ib_int (w_data_hsp2main_0_m1_ib_int),    // hsp2main_0_m1_ib_int
  .w_wpntr_gry_hsp2main_0_m1_ib_int (w_wpntr_gry_hsp2main_0_m1_ib_int),    // hsp2main_0_m1_ib_int
  .w_rpntr_bin_hsp2main_0_m1_ib_int (w_rpntr_bin_hsp2main_0_m1_ib_int),    // hsp2main_0_m1_ib_int
  .w_rpntr_gry_hsp2main_0_m1_ib_int (w_rpntr_gry_hsp2main_0_m1_ib_int),    // hsp2main_0_m1_ib_int
  .r_data_hsp2main_0_m1_ib_int (r_data_hsp2main_0_m1_ib_int),    // hsp2main_0_m1_ib_int
  .r_wpntr_gry_hsp2main_0_m1_ib_int (r_wpntr_gry_hsp2main_0_m1_ib_int),    // hsp2main_0_m1_ib_int
  .r_rpntr_bin_hsp2main_0_m1_ib_int (r_rpntr_bin_hsp2main_0_m1_ib_int),    // hsp2main_0_m1_ib_int
  .r_rpntr_gry_hsp2main_0_m1_ib_int (r_rpntr_gry_hsp2main_0_m1_ib_int),    // hsp2main_0_m1_ib_int
  .b_data_hsp2main_0_m1_ib_int (b_data_hsp2main_0_m1_ib_int),    // hsp2main_0_m1_ib_int
  .b_wpntr_gry_hsp2main_0_m1_ib_int (b_wpntr_gry_hsp2main_0_m1_ib_int),    // hsp2main_0_m1_ib_int
  .b_rpntr_bin_hsp2main_0_m1_ib_int (b_rpntr_bin_hsp2main_0_m1_ib_int),    // hsp2main_0_m1_ib_int
  .b_rpntr_gry_hsp2main_0_m1_ib_int (b_rpntr_gry_hsp2main_0_m1_ib_int)    // hsp2main_0_m1_ib_int
);


nic400_cd_hsp2main_1_wn7_hsp_r0p11     u_cd_hsp2main_1 (
  .hsp2main_1clk        (hsp2main_1clk),    // hsp2main_1_m2
  .hsp2main_1resetn     (hsp2main_1resetn),    // hsp2main_1_m2
  .awid_hsp2main_1_m2   (awid_hsp2main_1_m2),    // hsp2main_1_m2
  .awaddr_hsp2main_1_m2 (awaddr_hsp2main_1_m2),    // hsp2main_1_m2
  .awlen_hsp2main_1_m2  (awlen_hsp2main_1_m2),    // hsp2main_1_m2
  .awsize_hsp2main_1_m2 (awsize_hsp2main_1_m2),    // hsp2main_1_m2
  .awburst_hsp2main_1_m2 (awburst_hsp2main_1_m2),    // hsp2main_1_m2
  .awlock_hsp2main_1_m2 (awlock_hsp2main_1_m2),    // hsp2main_1_m2
  .awcache_hsp2main_1_m2 (awcache_hsp2main_1_m2),    // hsp2main_1_m2
  .awprot_hsp2main_1_m2 (awprot_hsp2main_1_m2),    // hsp2main_1_m2
  .awvalid_hsp2main_1_m2 (awvalid_hsp2main_1_m2),    // hsp2main_1_m2
  .awready_hsp2main_1_m2 (awready_hsp2main_1_m2),    // hsp2main_1_m2
  .wdata_hsp2main_1_m2  (wdata_hsp2main_1_m2),    // hsp2main_1_m2
  .wstrb_hsp2main_1_m2  (wstrb_hsp2main_1_m2),    // hsp2main_1_m2
  .wlast_hsp2main_1_m2  (wlast_hsp2main_1_m2),    // hsp2main_1_m2
  .wvalid_hsp2main_1_m2 (wvalid_hsp2main_1_m2),    // hsp2main_1_m2
  .wready_hsp2main_1_m2 (wready_hsp2main_1_m2),    // hsp2main_1_m2
  .bid_hsp2main_1_m2    (bid_hsp2main_1_m2),    // hsp2main_1_m2
  .bresp_hsp2main_1_m2  (bresp_hsp2main_1_m2),    // hsp2main_1_m2
  .bvalid_hsp2main_1_m2 (bvalid_hsp2main_1_m2),    // hsp2main_1_m2
  .bready_hsp2main_1_m2 (bready_hsp2main_1_m2),    // hsp2main_1_m2
  .arid_hsp2main_1_m2   (arid_hsp2main_1_m2),    // hsp2main_1_m2
  .araddr_hsp2main_1_m2 (araddr_hsp2main_1_m2),    // hsp2main_1_m2
  .arlen_hsp2main_1_m2  (arlen_hsp2main_1_m2),    // hsp2main_1_m2
  .arsize_hsp2main_1_m2 (arsize_hsp2main_1_m2),    // hsp2main_1_m2
  .arburst_hsp2main_1_m2 (arburst_hsp2main_1_m2),    // hsp2main_1_m2
  .arlock_hsp2main_1_m2 (arlock_hsp2main_1_m2),    // hsp2main_1_m2
  .arcache_hsp2main_1_m2 (arcache_hsp2main_1_m2),    // hsp2main_1_m2
  .arprot_hsp2main_1_m2 (arprot_hsp2main_1_m2),    // hsp2main_1_m2
  .arvalid_hsp2main_1_m2 (arvalid_hsp2main_1_m2),    // hsp2main_1_m2
  .arready_hsp2main_1_m2 (arready_hsp2main_1_m2),    // hsp2main_1_m2
  .rid_hsp2main_1_m2    (rid_hsp2main_1_m2),    // hsp2main_1_m2
  .rdata_hsp2main_1_m2  (rdata_hsp2main_1_m2),    // hsp2main_1_m2
  .rresp_hsp2main_1_m2  (rresp_hsp2main_1_m2),    // hsp2main_1_m2
  .rlast_hsp2main_1_m2  (rlast_hsp2main_1_m2),    // hsp2main_1_m2
  .rvalid_hsp2main_1_m2 (rvalid_hsp2main_1_m2),    // hsp2main_1_m2
  .rready_hsp2main_1_m2 (rready_hsp2main_1_m2),    // hsp2main_1_m2
  .awuser_hsp2main_1_m2 (awuser_hsp2main_1_m2),    // hsp2main_1_m2
  .aruser_hsp2main_1_m2 (aruser_hsp2main_1_m2),    // hsp2main_1_m2
  .pack_hsp2main_1_m2_ib_apb_int (pack_hsp2main_1_m2_ib_apb_int),    // hsp2main_1_m2_ib_apb_int
  .preq_hsp2main_1_m2_ib_apb_int (preq_hsp2main_1_m2_ib_apb_int),    // hsp2main_1_m2_ib_apb_int
  .pfwdpayld_hsp2main_1_m2_ib_apb_int (pfwdpayld_hsp2main_1_m2_ib_apb_int),    // hsp2main_1_m2_ib_apb_int
  .prevpayld_hsp2main_1_m2_ib_apb_int (prevpayld_hsp2main_1_m2_ib_apb_int),    // hsp2main_1_m2_ib_apb_int
  .aw_data_hsp2main_1_m2_ib_int (aw_data_hsp2main_1_m2_ib_int),    // hsp2main_1_m2_ib_int
  .aw_wpntr_gry_hsp2main_1_m2_ib_int (aw_wpntr_gry_hsp2main_1_m2_ib_int),    // hsp2main_1_m2_ib_int
  .aw_rpntr_bin_hsp2main_1_m2_ib_int (aw_rpntr_bin_hsp2main_1_m2_ib_int),    // hsp2main_1_m2_ib_int
  .aw_rpntr_gry_hsp2main_1_m2_ib_int (aw_rpntr_gry_hsp2main_1_m2_ib_int),    // hsp2main_1_m2_ib_int
  .ar_data_hsp2main_1_m2_ib_int (ar_data_hsp2main_1_m2_ib_int),    // hsp2main_1_m2_ib_int
  .ar_wpntr_gry_hsp2main_1_m2_ib_int (ar_wpntr_gry_hsp2main_1_m2_ib_int),    // hsp2main_1_m2_ib_int
  .ar_rpntr_bin_hsp2main_1_m2_ib_int (ar_rpntr_bin_hsp2main_1_m2_ib_int),    // hsp2main_1_m2_ib_int
  .ar_rpntr_gry_hsp2main_1_m2_ib_int (ar_rpntr_gry_hsp2main_1_m2_ib_int),    // hsp2main_1_m2_ib_int
  .w_data_hsp2main_1_m2_ib_int (w_data_hsp2main_1_m2_ib_int),    // hsp2main_1_m2_ib_int
  .w_wpntr_gry_hsp2main_1_m2_ib_int (w_wpntr_gry_hsp2main_1_m2_ib_int),    // hsp2main_1_m2_ib_int
  .w_rpntr_bin_hsp2main_1_m2_ib_int (w_rpntr_bin_hsp2main_1_m2_ib_int),    // hsp2main_1_m2_ib_int
  .w_rpntr_gry_hsp2main_1_m2_ib_int (w_rpntr_gry_hsp2main_1_m2_ib_int),    // hsp2main_1_m2_ib_int
  .r_data_hsp2main_1_m2_ib_int (r_data_hsp2main_1_m2_ib_int),    // hsp2main_1_m2_ib_int
  .r_wpntr_gry_hsp2main_1_m2_ib_int (r_wpntr_gry_hsp2main_1_m2_ib_int),    // hsp2main_1_m2_ib_int
  .r_rpntr_bin_hsp2main_1_m2_ib_int (r_rpntr_bin_hsp2main_1_m2_ib_int),    // hsp2main_1_m2_ib_int
  .r_rpntr_gry_hsp2main_1_m2_ib_int (r_rpntr_gry_hsp2main_1_m2_ib_int),    // hsp2main_1_m2_ib_int
  .b_data_hsp2main_1_m2_ib_int (b_data_hsp2main_1_m2_ib_int),    // hsp2main_1_m2_ib_int
  .b_wpntr_gry_hsp2main_1_m2_ib_int (b_wpntr_gry_hsp2main_1_m2_ib_int),    // hsp2main_1_m2_ib_int
  .b_rpntr_bin_hsp2main_1_m2_ib_int (b_rpntr_bin_hsp2main_1_m2_ib_int),    // hsp2main_1_m2_ib_int
  .b_rpntr_gry_hsp2main_1_m2_ib_int (b_rpntr_gry_hsp2main_1_m2_ib_int)    // hsp2main_1_m2_ib_int
);


nic400_cd_main_wn7_hsp_r0p11     u_cd_main (
  .paddr_dma0_0_s0_ib_apb (paddr_dma0_0_s0_ib_apb),    // dma0_0_s0_ib_apb
  .pselx_dma0_0_s0_ib_apb (pselx_dma0_0_s0_ib_apb),    // dma0_0_s0_ib_apb
  .penable_dma0_0_s0_ib_apb (penable_dma0_0_s0_ib_apb),    // dma0_0_s0_ib_apb
  .pwrite_dma0_0_s0_ib_apb (pwrite_dma0_0_s0_ib_apb),    // dma0_0_s0_ib_apb
  .prdata_dma0_0_s0_ib_apb (prdata_dma0_0_s0_ib_apb),    // dma0_0_s0_ib_apb
  .pwdata_dma0_0_s0_ib_apb (pwdata_dma0_0_s0_ib_apb),    // dma0_0_s0_ib_apb
  .pready_dma0_0_s0_ib_apb (pready_dma0_0_s0_ib_apb),    // dma0_0_s0_ib_apb
  .pslverr_dma0_0_s0_ib_apb (pslverr_dma0_0_s0_ib_apb),    // dma0_0_s0_ib_apb
  .pack_dma0_0_s0_ib_apb_int_async (pack_dma0_0_s0_ib_apb_int_async),    // dma0_0_s0_ib_apb_int_async
  .preq_dma0_0_s0_ib_apb_int_async (preq_dma0_0_s0_ib_apb_int_async),    // dma0_0_s0_ib_apb_int_async
  .pfwdpayld_dma0_0_s0_ib_apb_int_async (pfwdpayld_dma0_0_s0_ib_apb_int_async),    // dma0_0_s0_ib_apb_int_async
  .prevpayld_dma0_0_s0_ib_apb_int_async (prevpayld_dma0_0_s0_ib_apb_int_async),    // dma0_0_s0_ib_apb_int_async
  .aw_data_dma0_0_s0_ib_int_async (aw_data_dma0_0_s0_ib_int_async),    // dma0_0_s0_ib_int_async
  .aw_wpntr_gry_dma0_0_s0_ib_int_async (aw_wpntr_gry_dma0_0_s0_ib_int_async),    // dma0_0_s0_ib_int_async
  .aw_rpntr_bin_dma0_0_s0_ib_int_async (aw_rpntr_bin_dma0_0_s0_ib_int_async),    // dma0_0_s0_ib_int_async
  .aw_rpntr_gry_dma0_0_s0_ib_int_async (aw_rpntr_gry_dma0_0_s0_ib_int_async),    // dma0_0_s0_ib_int_async
  .ar_data_dma0_0_s0_ib_int_async (ar_data_dma0_0_s0_ib_int_async),    // dma0_0_s0_ib_int_async
  .ar_wpntr_gry_dma0_0_s0_ib_int_async (ar_wpntr_gry_dma0_0_s0_ib_int_async),    // dma0_0_s0_ib_int_async
  .ar_rpntr_bin_dma0_0_s0_ib_int_async (ar_rpntr_bin_dma0_0_s0_ib_int_async),    // dma0_0_s0_ib_int_async
  .ar_rpntr_gry_dma0_0_s0_ib_int_async (ar_rpntr_gry_dma0_0_s0_ib_int_async),    // dma0_0_s0_ib_int_async
  .w_data_dma0_0_s0_ib_int_async (w_data_dma0_0_s0_ib_int_async),    // dma0_0_s0_ib_int_async
  .w_wpntr_gry_dma0_0_s0_ib_int_async (w_wpntr_gry_dma0_0_s0_ib_int_async),    // dma0_0_s0_ib_int_async
  .w_rpntr_bin_dma0_0_s0_ib_int_async (w_rpntr_bin_dma0_0_s0_ib_int_async),    // dma0_0_s0_ib_int_async
  .w_rpntr_gry_dma0_0_s0_ib_int_async (w_rpntr_gry_dma0_0_s0_ib_int_async),    // dma0_0_s0_ib_int_async
  .r_data_dma0_0_s0_ib_int_async (r_data_dma0_0_s0_ib_int_async),    // dma0_0_s0_ib_int_async
  .r_wpntr_gry_dma0_0_s0_ib_int_async (r_wpntr_gry_dma0_0_s0_ib_int_async),    // dma0_0_s0_ib_int_async
  .r_rpntr_bin_dma0_0_s0_ib_int_async (r_rpntr_bin_dma0_0_s0_ib_int_async),    // dma0_0_s0_ib_int_async
  .r_rpntr_gry_dma0_0_s0_ib_int_async (r_rpntr_gry_dma0_0_s0_ib_int_async),    // dma0_0_s0_ib_int_async
  .b_data_dma0_0_s0_ib_int_async (b_data_dma0_0_s0_ib_int_async),    // dma0_0_s0_ib_int_async
  .b_wpntr_gry_dma0_0_s0_ib_int_async (b_wpntr_gry_dma0_0_s0_ib_int_async),    // dma0_0_s0_ib_int_async
  .b_rpntr_bin_dma0_0_s0_ib_int_async (b_rpntr_bin_dma0_0_s0_ib_int_async),    // dma0_0_s0_ib_int_async
  .b_rpntr_gry_dma0_0_s0_ib_int_async (b_rpntr_gry_dma0_0_s0_ib_int_async),    // dma0_0_s0_ib_int_async
  .paddr_dma0_1_s1_ib_apb (paddr_dma0_1_s1_ib_apb),    // dma0_1_s1_ib_apb
  .pselx_dma0_1_s1_ib_apb (pselx_dma0_1_s1_ib_apb),    // dma0_1_s1_ib_apb
  .penable_dma0_1_s1_ib_apb (penable_dma0_1_s1_ib_apb),    // dma0_1_s1_ib_apb
  .pwrite_dma0_1_s1_ib_apb (pwrite_dma0_1_s1_ib_apb),    // dma0_1_s1_ib_apb
  .prdata_dma0_1_s1_ib_apb (prdata_dma0_1_s1_ib_apb),    // dma0_1_s1_ib_apb
  .pwdata_dma0_1_s1_ib_apb (pwdata_dma0_1_s1_ib_apb),    // dma0_1_s1_ib_apb
  .pready_dma0_1_s1_ib_apb (pready_dma0_1_s1_ib_apb),    // dma0_1_s1_ib_apb
  .pslverr_dma0_1_s1_ib_apb (pslverr_dma0_1_s1_ib_apb),    // dma0_1_s1_ib_apb
  .pack_dma0_1_s1_ib_apb_int_async (pack_dma0_1_s1_ib_apb_int_async),    // dma0_1_s1_ib_apb_int_async
  .preq_dma0_1_s1_ib_apb_int_async (preq_dma0_1_s1_ib_apb_int_async),    // dma0_1_s1_ib_apb_int_async
  .pfwdpayld_dma0_1_s1_ib_apb_int_async (pfwdpayld_dma0_1_s1_ib_apb_int_async),    // dma0_1_s1_ib_apb_int_async
  .prevpayld_dma0_1_s1_ib_apb_int_async (prevpayld_dma0_1_s1_ib_apb_int_async),    // dma0_1_s1_ib_apb_int_async
  .aw_data_dma0_1_s1_ib_int_async (aw_data_dma0_1_s1_ib_int_async),    // dma0_1_s1_ib_int_async
  .aw_wpntr_gry_dma0_1_s1_ib_int_async (aw_wpntr_gry_dma0_1_s1_ib_int_async),    // dma0_1_s1_ib_int_async
  .aw_rpntr_bin_dma0_1_s1_ib_int_async (aw_rpntr_bin_dma0_1_s1_ib_int_async),    // dma0_1_s1_ib_int_async
  .aw_rpntr_gry_dma0_1_s1_ib_int_async (aw_rpntr_gry_dma0_1_s1_ib_int_async),    // dma0_1_s1_ib_int_async
  .ar_data_dma0_1_s1_ib_int_async (ar_data_dma0_1_s1_ib_int_async),    // dma0_1_s1_ib_int_async
  .ar_wpntr_gry_dma0_1_s1_ib_int_async (ar_wpntr_gry_dma0_1_s1_ib_int_async),    // dma0_1_s1_ib_int_async
  .ar_rpntr_bin_dma0_1_s1_ib_int_async (ar_rpntr_bin_dma0_1_s1_ib_int_async),    // dma0_1_s1_ib_int_async
  .ar_rpntr_gry_dma0_1_s1_ib_int_async (ar_rpntr_gry_dma0_1_s1_ib_int_async),    // dma0_1_s1_ib_int_async
  .w_data_dma0_1_s1_ib_int_async (w_data_dma0_1_s1_ib_int_async),    // dma0_1_s1_ib_int_async
  .w_wpntr_gry_dma0_1_s1_ib_int_async (w_wpntr_gry_dma0_1_s1_ib_int_async),    // dma0_1_s1_ib_int_async
  .w_rpntr_bin_dma0_1_s1_ib_int_async (w_rpntr_bin_dma0_1_s1_ib_int_async),    // dma0_1_s1_ib_int_async
  .w_rpntr_gry_dma0_1_s1_ib_int_async (w_rpntr_gry_dma0_1_s1_ib_int_async),    // dma0_1_s1_ib_int_async
  .r_data_dma0_1_s1_ib_int_async (r_data_dma0_1_s1_ib_int_async),    // dma0_1_s1_ib_int_async
  .r_wpntr_gry_dma0_1_s1_ib_int_async (r_wpntr_gry_dma0_1_s1_ib_int_async),    // dma0_1_s1_ib_int_async
  .r_rpntr_bin_dma0_1_s1_ib_int_async (r_rpntr_bin_dma0_1_s1_ib_int_async),    // dma0_1_s1_ib_int_async
  .r_rpntr_gry_dma0_1_s1_ib_int_async (r_rpntr_gry_dma0_1_s1_ib_int_async),    // dma0_1_s1_ib_int_async
  .b_data_dma0_1_s1_ib_int_async (b_data_dma0_1_s1_ib_int_async),    // dma0_1_s1_ib_int_async
  .b_wpntr_gry_dma0_1_s1_ib_int_async (b_wpntr_gry_dma0_1_s1_ib_int_async),    // dma0_1_s1_ib_int_async
  .b_rpntr_bin_dma0_1_s1_ib_int_async (b_rpntr_bin_dma0_1_s1_ib_int_async),    // dma0_1_s1_ib_int_async
  .b_rpntr_gry_dma0_1_s1_ib_int_async (b_rpntr_gry_dma0_1_s1_ib_int_async),    // dma0_1_s1_ib_int_async
  .paddr_dma1_0_s2_ib_apb (paddr_dma1_0_s2_ib_apb),    // dma1_0_s2_ib_apb
  .pselx_dma1_0_s2_ib_apb (pselx_dma1_0_s2_ib_apb),    // dma1_0_s2_ib_apb
  .penable_dma1_0_s2_ib_apb (penable_dma1_0_s2_ib_apb),    // dma1_0_s2_ib_apb
  .pwrite_dma1_0_s2_ib_apb (pwrite_dma1_0_s2_ib_apb),    // dma1_0_s2_ib_apb
  .prdata_dma1_0_s2_ib_apb (prdata_dma1_0_s2_ib_apb),    // dma1_0_s2_ib_apb
  .pwdata_dma1_0_s2_ib_apb (pwdata_dma1_0_s2_ib_apb),    // dma1_0_s2_ib_apb
  .pready_dma1_0_s2_ib_apb (pready_dma1_0_s2_ib_apb),    // dma1_0_s2_ib_apb
  .pslverr_dma1_0_s2_ib_apb (pslverr_dma1_0_s2_ib_apb),    // dma1_0_s2_ib_apb
  .pack_dma1_0_s2_ib_apb_int_async (pack_dma1_0_s2_ib_apb_int_async),    // dma1_0_s2_ib_apb_int_async
  .preq_dma1_0_s2_ib_apb_int_async (preq_dma1_0_s2_ib_apb_int_async),    // dma1_0_s2_ib_apb_int_async
  .pfwdpayld_dma1_0_s2_ib_apb_int_async (pfwdpayld_dma1_0_s2_ib_apb_int_async),    // dma1_0_s2_ib_apb_int_async
  .prevpayld_dma1_0_s2_ib_apb_int_async (prevpayld_dma1_0_s2_ib_apb_int_async),    // dma1_0_s2_ib_apb_int_async
  .aw_data_dma1_0_s2_ib_int_async (aw_data_dma1_0_s2_ib_int_async),    // dma1_0_s2_ib_int_async
  .aw_wpntr_gry_dma1_0_s2_ib_int_async (aw_wpntr_gry_dma1_0_s2_ib_int_async),    // dma1_0_s2_ib_int_async
  .aw_rpntr_bin_dma1_0_s2_ib_int_async (aw_rpntr_bin_dma1_0_s2_ib_int_async),    // dma1_0_s2_ib_int_async
  .aw_rpntr_gry_dma1_0_s2_ib_int_async (aw_rpntr_gry_dma1_0_s2_ib_int_async),    // dma1_0_s2_ib_int_async
  .ar_data_dma1_0_s2_ib_int_async (ar_data_dma1_0_s2_ib_int_async),    // dma1_0_s2_ib_int_async
  .ar_wpntr_gry_dma1_0_s2_ib_int_async (ar_wpntr_gry_dma1_0_s2_ib_int_async),    // dma1_0_s2_ib_int_async
  .ar_rpntr_bin_dma1_0_s2_ib_int_async (ar_rpntr_bin_dma1_0_s2_ib_int_async),    // dma1_0_s2_ib_int_async
  .ar_rpntr_gry_dma1_0_s2_ib_int_async (ar_rpntr_gry_dma1_0_s2_ib_int_async),    // dma1_0_s2_ib_int_async
  .w_data_dma1_0_s2_ib_int_async (w_data_dma1_0_s2_ib_int_async),    // dma1_0_s2_ib_int_async
  .w_wpntr_gry_dma1_0_s2_ib_int_async (w_wpntr_gry_dma1_0_s2_ib_int_async),    // dma1_0_s2_ib_int_async
  .w_rpntr_bin_dma1_0_s2_ib_int_async (w_rpntr_bin_dma1_0_s2_ib_int_async),    // dma1_0_s2_ib_int_async
  .w_rpntr_gry_dma1_0_s2_ib_int_async (w_rpntr_gry_dma1_0_s2_ib_int_async),    // dma1_0_s2_ib_int_async
  .r_data_dma1_0_s2_ib_int_async (r_data_dma1_0_s2_ib_int_async),    // dma1_0_s2_ib_int_async
  .r_wpntr_gry_dma1_0_s2_ib_int_async (r_wpntr_gry_dma1_0_s2_ib_int_async),    // dma1_0_s2_ib_int_async
  .r_rpntr_bin_dma1_0_s2_ib_int_async (r_rpntr_bin_dma1_0_s2_ib_int_async),    // dma1_0_s2_ib_int_async
  .r_rpntr_gry_dma1_0_s2_ib_int_async (r_rpntr_gry_dma1_0_s2_ib_int_async),    // dma1_0_s2_ib_int_async
  .b_data_dma1_0_s2_ib_int_async (b_data_dma1_0_s2_ib_int_async),    // dma1_0_s2_ib_int_async
  .b_wpntr_gry_dma1_0_s2_ib_int_async (b_wpntr_gry_dma1_0_s2_ib_int_async),    // dma1_0_s2_ib_int_async
  .b_rpntr_bin_dma1_0_s2_ib_int_async (b_rpntr_bin_dma1_0_s2_ib_int_async),    // dma1_0_s2_ib_int_async
  .b_rpntr_gry_dma1_0_s2_ib_int_async (b_rpntr_gry_dma1_0_s2_ib_int_async),    // dma1_0_s2_ib_int_async
  .paddr_dma1_1_s3_ib_apb (paddr_dma1_1_s3_ib_apb),    // dma1_1_s3_ib_apb
  .pselx_dma1_1_s3_ib_apb (pselx_dma1_1_s3_ib_apb),    // dma1_1_s3_ib_apb
  .penable_dma1_1_s3_ib_apb (penable_dma1_1_s3_ib_apb),    // dma1_1_s3_ib_apb
  .pwrite_dma1_1_s3_ib_apb (pwrite_dma1_1_s3_ib_apb),    // dma1_1_s3_ib_apb
  .prdata_dma1_1_s3_ib_apb (prdata_dma1_1_s3_ib_apb),    // dma1_1_s3_ib_apb
  .pwdata_dma1_1_s3_ib_apb (pwdata_dma1_1_s3_ib_apb),    // dma1_1_s3_ib_apb
  .pready_dma1_1_s3_ib_apb (pready_dma1_1_s3_ib_apb),    // dma1_1_s3_ib_apb
  .pslverr_dma1_1_s3_ib_apb (pslverr_dma1_1_s3_ib_apb),    // dma1_1_s3_ib_apb
  .pack_dma1_1_s3_ib_apb_int_async (pack_dma1_1_s3_ib_apb_int_async),    // dma1_1_s3_ib_apb_int_async
  .preq_dma1_1_s3_ib_apb_int_async (preq_dma1_1_s3_ib_apb_int_async),    // dma1_1_s3_ib_apb_int_async
  .pfwdpayld_dma1_1_s3_ib_apb_int_async (pfwdpayld_dma1_1_s3_ib_apb_int_async),    // dma1_1_s3_ib_apb_int_async
  .prevpayld_dma1_1_s3_ib_apb_int_async (prevpayld_dma1_1_s3_ib_apb_int_async),    // dma1_1_s3_ib_apb_int_async
  .aw_data_dma1_1_s3_ib_int_async (aw_data_dma1_1_s3_ib_int_async),    // dma1_1_s3_ib_int_async
  .aw_wpntr_gry_dma1_1_s3_ib_int_async (aw_wpntr_gry_dma1_1_s3_ib_int_async),    // dma1_1_s3_ib_int_async
  .aw_rpntr_bin_dma1_1_s3_ib_int_async (aw_rpntr_bin_dma1_1_s3_ib_int_async),    // dma1_1_s3_ib_int_async
  .aw_rpntr_gry_dma1_1_s3_ib_int_async (aw_rpntr_gry_dma1_1_s3_ib_int_async),    // dma1_1_s3_ib_int_async
  .ar_data_dma1_1_s3_ib_int_async (ar_data_dma1_1_s3_ib_int_async),    // dma1_1_s3_ib_int_async
  .ar_wpntr_gry_dma1_1_s3_ib_int_async (ar_wpntr_gry_dma1_1_s3_ib_int_async),    // dma1_1_s3_ib_int_async
  .ar_rpntr_bin_dma1_1_s3_ib_int_async (ar_rpntr_bin_dma1_1_s3_ib_int_async),    // dma1_1_s3_ib_int_async
  .ar_rpntr_gry_dma1_1_s3_ib_int_async (ar_rpntr_gry_dma1_1_s3_ib_int_async),    // dma1_1_s3_ib_int_async
  .w_data_dma1_1_s3_ib_int_async (w_data_dma1_1_s3_ib_int_async),    // dma1_1_s3_ib_int_async
  .w_wpntr_gry_dma1_1_s3_ib_int_async (w_wpntr_gry_dma1_1_s3_ib_int_async),    // dma1_1_s3_ib_int_async
  .w_rpntr_bin_dma1_1_s3_ib_int_async (w_rpntr_bin_dma1_1_s3_ib_int_async),    // dma1_1_s3_ib_int_async
  .w_rpntr_gry_dma1_1_s3_ib_int_async (w_rpntr_gry_dma1_1_s3_ib_int_async),    // dma1_1_s3_ib_int_async
  .r_data_dma1_1_s3_ib_int_async (r_data_dma1_1_s3_ib_int_async),    // dma1_1_s3_ib_int_async
  .r_wpntr_gry_dma1_1_s3_ib_int_async (r_wpntr_gry_dma1_1_s3_ib_int_async),    // dma1_1_s3_ib_int_async
  .r_rpntr_bin_dma1_1_s3_ib_int_async (r_rpntr_bin_dma1_1_s3_ib_int_async),    // dma1_1_s3_ib_int_async
  .r_rpntr_gry_dma1_1_s3_ib_int_async (r_rpntr_gry_dma1_1_s3_ib_int_async),    // dma1_1_s3_ib_int_async
  .b_data_dma1_1_s3_ib_int_async (b_data_dma1_1_s3_ib_int_async),    // dma1_1_s3_ib_int_async
  .b_wpntr_gry_dma1_1_s3_ib_int_async (b_wpntr_gry_dma1_1_s3_ib_int_async),    // dma1_1_s3_ib_int_async
  .b_rpntr_bin_dma1_1_s3_ib_int_async (b_rpntr_bin_dma1_1_s3_ib_int_async),    // dma1_1_s3_ib_int_async
  .b_rpntr_gry_dma1_1_s3_ib_int_async (b_rpntr_gry_dma1_1_s3_ib_int_async),    // dma1_1_s3_ib_int_async
  .paddr_gmac_s13_ib_apb (paddr_gmac_s13_ib_apb),    // gmac_s13_ib_apb
  .pselx_gmac_s13_ib_apb (pselx_gmac_s13_ib_apb),    // gmac_s13_ib_apb
  .penable_gmac_s13_ib_apb (penable_gmac_s13_ib_apb),    // gmac_s13_ib_apb
  .pwrite_gmac_s13_ib_apb (pwrite_gmac_s13_ib_apb),    // gmac_s13_ib_apb
  .prdata_gmac_s13_ib_apb (prdata_gmac_s13_ib_apb),    // gmac_s13_ib_apb
  .pwdata_gmac_s13_ib_apb (pwdata_gmac_s13_ib_apb),    // gmac_s13_ib_apb
  .pready_gmac_s13_ib_apb (pready_gmac_s13_ib_apb),    // gmac_s13_ib_apb
  .pslverr_gmac_s13_ib_apb (pslverr_gmac_s13_ib_apb),    // gmac_s13_ib_apb
  .pack_gmac_s13_ib_apb_int_async (pack_gmac_s13_ib_apb_int_async),    // gmac_s13_ib_apb_int_async
  .preq_gmac_s13_ib_apb_int_async (preq_gmac_s13_ib_apb_int_async),    // gmac_s13_ib_apb_int_async
  .pfwdpayld_gmac_s13_ib_apb_int_async (pfwdpayld_gmac_s13_ib_apb_int_async),    // gmac_s13_ib_apb_int_async
  .prevpayld_gmac_s13_ib_apb_int_async (prevpayld_gmac_s13_ib_apb_int_async),    // gmac_s13_ib_apb_int_async
  .aw_data_gmac_s13_ib_int_async (aw_data_gmac_s13_ib_int_async),    // gmac_s13_ib_int_async
  .aw_wpntr_gry_gmac_s13_ib_int_async (aw_wpntr_gry_gmac_s13_ib_int_async),    // gmac_s13_ib_int_async
  .aw_rpntr_bin_gmac_s13_ib_int_async (aw_rpntr_bin_gmac_s13_ib_int_async),    // gmac_s13_ib_int_async
  .aw_rpntr_gry_gmac_s13_ib_int_async (aw_rpntr_gry_gmac_s13_ib_int_async),    // gmac_s13_ib_int_async
  .ar_data_gmac_s13_ib_int_async (ar_data_gmac_s13_ib_int_async),    // gmac_s13_ib_int_async
  .ar_wpntr_gry_gmac_s13_ib_int_async (ar_wpntr_gry_gmac_s13_ib_int_async),    // gmac_s13_ib_int_async
  .ar_rpntr_bin_gmac_s13_ib_int_async (ar_rpntr_bin_gmac_s13_ib_int_async),    // gmac_s13_ib_int_async
  .ar_rpntr_gry_gmac_s13_ib_int_async (ar_rpntr_gry_gmac_s13_ib_int_async),    // gmac_s13_ib_int_async
  .w_data_gmac_s13_ib_int_async (w_data_gmac_s13_ib_int_async),    // gmac_s13_ib_int_async
  .w_wpntr_gry_gmac_s13_ib_int_async (w_wpntr_gry_gmac_s13_ib_int_async),    // gmac_s13_ib_int_async
  .w_lpntr_gry_gmac_s13_ib_int_async (w_lpntr_gry_gmac_s13_ib_int_async),    // gmac_s13_ib_int_async
  .w_rpntr_bin_gmac_s13_ib_int_async (w_rpntr_bin_gmac_s13_ib_int_async),    // gmac_s13_ib_int_async
  .w_rpntr_gry_gmac_s13_ib_int_async (w_rpntr_gry_gmac_s13_ib_int_async),    // gmac_s13_ib_int_async
  .r_data_gmac_s13_ib_int_async (r_data_gmac_s13_ib_int_async),    // gmac_s13_ib_int_async
  .r_wpntr_gry_gmac_s13_ib_int_async (r_wpntr_gry_gmac_s13_ib_int_async),    // gmac_s13_ib_int_async
  .r_rpntr_bin_gmac_s13_ib_int_async (r_rpntr_bin_gmac_s13_ib_int_async),    // gmac_s13_ib_int_async
  .r_rpntr_gry_gmac_s13_ib_int_async (r_rpntr_gry_gmac_s13_ib_int_async),    // gmac_s13_ib_int_async
  .b_data_gmac_s13_ib_int_async (b_data_gmac_s13_ib_int_async),    // gmac_s13_ib_int_async
  .b_wpntr_gry_gmac_s13_ib_int_async (b_wpntr_gry_gmac_s13_ib_int_async),    // gmac_s13_ib_int_async
  .b_rpntr_bin_gmac_s13_ib_int_async (b_rpntr_bin_gmac_s13_ib_int_async),    // gmac_s13_ib_int_async
  .b_rpntr_gry_gmac_s13_ib_int_async (b_rpntr_gry_gmac_s13_ib_int_async),    // gmac_s13_ib_int_async
  .paddr_gpu2d_s8_ib_apb (paddr_gpu2d_s8_ib_apb),    // gpu2d_s8_ib_apb
  .pselx_gpu2d_s8_ib_apb (pselx_gpu2d_s8_ib_apb),    // gpu2d_s8_ib_apb
  .penable_gpu2d_s8_ib_apb (penable_gpu2d_s8_ib_apb),    // gpu2d_s8_ib_apb
  .pwrite_gpu2d_s8_ib_apb (pwrite_gpu2d_s8_ib_apb),    // gpu2d_s8_ib_apb
  .prdata_gpu2d_s8_ib_apb (prdata_gpu2d_s8_ib_apb),    // gpu2d_s8_ib_apb
  .pwdata_gpu2d_s8_ib_apb (pwdata_gpu2d_s8_ib_apb),    // gpu2d_s8_ib_apb
  .pready_gpu2d_s8_ib_apb (pready_gpu2d_s8_ib_apb),    // gpu2d_s8_ib_apb
  .pslverr_gpu2d_s8_ib_apb (pslverr_gpu2d_s8_ib_apb),    // gpu2d_s8_ib_apb
  .pack_gpu2d_s8_ib_apb_int_async (pack_gpu2d_s8_ib_apb_int_async),    // gpu2d_s8_ib_apb_int_async
  .preq_gpu2d_s8_ib_apb_int_async (preq_gpu2d_s8_ib_apb_int_async),    // gpu2d_s8_ib_apb_int_async
  .pfwdpayld_gpu2d_s8_ib_apb_int_async (pfwdpayld_gpu2d_s8_ib_apb_int_async),    // gpu2d_s8_ib_apb_int_async
  .prevpayld_gpu2d_s8_ib_apb_int_async (prevpayld_gpu2d_s8_ib_apb_int_async),    // gpu2d_s8_ib_apb_int_async
  .aw_data_gpu2d_s8_ib_int_async (aw_data_gpu2d_s8_ib_int_async),    // gpu2d_s8_ib_int_async
  .aw_wpntr_gry_gpu2d_s8_ib_int_async (aw_wpntr_gry_gpu2d_s8_ib_int_async),    // gpu2d_s8_ib_int_async
  .aw_rpntr_bin_gpu2d_s8_ib_int_async (aw_rpntr_bin_gpu2d_s8_ib_int_async),    // gpu2d_s8_ib_int_async
  .aw_rpntr_gry_gpu2d_s8_ib_int_async (aw_rpntr_gry_gpu2d_s8_ib_int_async),    // gpu2d_s8_ib_int_async
  .ar_data_gpu2d_s8_ib_int_async (ar_data_gpu2d_s8_ib_int_async),    // gpu2d_s8_ib_int_async
  .ar_wpntr_gry_gpu2d_s8_ib_int_async (ar_wpntr_gry_gpu2d_s8_ib_int_async),    // gpu2d_s8_ib_int_async
  .ar_rpntr_bin_gpu2d_s8_ib_int_async (ar_rpntr_bin_gpu2d_s8_ib_int_async),    // gpu2d_s8_ib_int_async
  .ar_rpntr_gry_gpu2d_s8_ib_int_async (ar_rpntr_gry_gpu2d_s8_ib_int_async),    // gpu2d_s8_ib_int_async
  .w_data_gpu2d_s8_ib_int_async (w_data_gpu2d_s8_ib_int_async),    // gpu2d_s8_ib_int_async
  .w_wpntr_gry_gpu2d_s8_ib_int_async (w_wpntr_gry_gpu2d_s8_ib_int_async),    // gpu2d_s8_ib_int_async
  .w_rpntr_bin_gpu2d_s8_ib_int_async (w_rpntr_bin_gpu2d_s8_ib_int_async),    // gpu2d_s8_ib_int_async
  .w_rpntr_gry_gpu2d_s8_ib_int_async (w_rpntr_gry_gpu2d_s8_ib_int_async),    // gpu2d_s8_ib_int_async
  .r_data_gpu2d_s8_ib_int_async (r_data_gpu2d_s8_ib_int_async),    // gpu2d_s8_ib_int_async
  .r_wpntr_gry_gpu2d_s8_ib_int_async (r_wpntr_gry_gpu2d_s8_ib_int_async),    // gpu2d_s8_ib_int_async
  .r_rpntr_bin_gpu2d_s8_ib_int_async (r_rpntr_bin_gpu2d_s8_ib_int_async),    // gpu2d_s8_ib_int_async
  .r_rpntr_gry_gpu2d_s8_ib_int_async (r_rpntr_gry_gpu2d_s8_ib_int_async),    // gpu2d_s8_ib_int_async
  .b_data_gpu2d_s8_ib_int_async (b_data_gpu2d_s8_ib_int_async),    // gpu2d_s8_ib_int_async
  .b_wpntr_gry_gpu2d_s8_ib_int_async (b_wpntr_gry_gpu2d_s8_ib_int_async),    // gpu2d_s8_ib_int_async
  .b_rpntr_bin_gpu2d_s8_ib_int_async (b_rpntr_bin_gpu2d_s8_ib_int_async),    // gpu2d_s8_ib_int_async
  .b_rpntr_gry_gpu2d_s8_ib_int_async (b_rpntr_gry_gpu2d_s8_ib_int_async),    // gpu2d_s8_ib_int_async
  .paddr_gpv_s15_ib_apb (paddr_gpv_s15_ib_apb),    // gpv_s15_ib_apb
  .pselx_gpv_s15_ib_apb (pselx_gpv_s15_ib_apb),    // gpv_s15_ib_apb
  .penable_gpv_s15_ib_apb (penable_gpv_s15_ib_apb),    // gpv_s15_ib_apb
  .pwrite_gpv_s15_ib_apb (pwrite_gpv_s15_ib_apb),    // gpv_s15_ib_apb
  .prdata_gpv_s15_ib_apb (prdata_gpv_s15_ib_apb),    // gpv_s15_ib_apb
  .pwdata_gpv_s15_ib_apb (pwdata_gpv_s15_ib_apb),    // gpv_s15_ib_apb
  .pready_gpv_s15_ib_apb (pready_gpv_s15_ib_apb),    // gpv_s15_ib_apb
  .pslverr_gpv_s15_ib_apb (pslverr_gpv_s15_ib_apb),    // gpv_s15_ib_apb
  .pack_gpv_s15_ib_apb_int_async (pack_gpv_s15_ib_apb_int_async),    // gpv_s15_ib_apb_int_async
  .preq_gpv_s15_ib_apb_int_async (preq_gpv_s15_ib_apb_int_async),    // gpv_s15_ib_apb_int_async
  .pfwdpayld_gpv_s15_ib_apb_int_async (pfwdpayld_gpv_s15_ib_apb_int_async),    // gpv_s15_ib_apb_int_async
  .prevpayld_gpv_s15_ib_apb_int_async (prevpayld_gpv_s15_ib_apb_int_async),    // gpv_s15_ib_apb_int_async
  .a_data_gpv_s15_ib_int_async (a_data_gpv_s15_ib_int_async),    // gpv_s15_ib_int_async
  .a_wpntr_gry_gpv_s15_ib_int_async (a_wpntr_gry_gpv_s15_ib_int_async),    // gpv_s15_ib_int_async
  .a_rpntr_bin_gpv_s15_ib_int_async (a_rpntr_bin_gpv_s15_ib_int_async),    // gpv_s15_ib_int_async
  .a_rpntr_gry_gpv_s15_ib_int_async (a_rpntr_gry_gpv_s15_ib_int_async),    // gpv_s15_ib_int_async
  .w_data_gpv_s15_ib_int_async (w_data_gpv_s15_ib_int_async),    // gpv_s15_ib_int_async
  .w_wpntr_gry_gpv_s15_ib_int_async (w_wpntr_gry_gpv_s15_ib_int_async),    // gpv_s15_ib_int_async
  .w_rpntr_bin_gpv_s15_ib_int_async (w_rpntr_bin_gpv_s15_ib_int_async),    // gpv_s15_ib_int_async
  .w_rpntr_gry_gpv_s15_ib_int_async (w_rpntr_gry_gpv_s15_ib_int_async),    // gpv_s15_ib_int_async
  .d_data_gpv_s15_ib_int_async (d_data_gpv_s15_ib_int_async),    // gpv_s15_ib_int_async
  .d_wpntr_gry_gpv_s15_ib_int_async (d_wpntr_gry_gpv_s15_ib_int_async),    // gpv_s15_ib_int_async
  .d_rpntr_bin_gpv_s15_ib_int_async (d_rpntr_bin_gpv_s15_ib_int_async),    // gpv_s15_ib_int_async
  .d_rpntr_gry_gpv_s15_ib_int_async (d_rpntr_gry_gpv_s15_ib_int_async),    // gpv_s15_ib_int_async
  .paddr_hsp2cpu_m0_ib_apb (paddr_hsp2cpu_m0_ib_apb),    // hsp2cpu_m0_ib_apb
  .pselx_hsp2cpu_m0_ib_apb (pselx_hsp2cpu_m0_ib_apb),    // hsp2cpu_m0_ib_apb
  .penable_hsp2cpu_m0_ib_apb (penable_hsp2cpu_m0_ib_apb),    // hsp2cpu_m0_ib_apb
  .pwrite_hsp2cpu_m0_ib_apb (pwrite_hsp2cpu_m0_ib_apb),    // hsp2cpu_m0_ib_apb
  .prdata_hsp2cpu_m0_ib_apb (prdata_hsp2cpu_m0_ib_apb),    // hsp2cpu_m0_ib_apb
  .pwdata_hsp2cpu_m0_ib_apb (pwdata_hsp2cpu_m0_ib_apb),    // hsp2cpu_m0_ib_apb
  .pready_hsp2cpu_m0_ib_apb (pready_hsp2cpu_m0_ib_apb),    // hsp2cpu_m0_ib_apb
  .pslverr_hsp2cpu_m0_ib_apb (pslverr_hsp2cpu_m0_ib_apb),    // hsp2cpu_m0_ib_apb
  .pack_hsp2cpu_m0_ib_apb_int_async (pack_hsp2cpu_m0_ib_apb_int_async),    // hsp2cpu_m0_ib_apb_int_async
  .preq_hsp2cpu_m0_ib_apb_int_async (preq_hsp2cpu_m0_ib_apb_int_async),    // hsp2cpu_m0_ib_apb_int_async
  .pfwdpayld_hsp2cpu_m0_ib_apb_int_async (pfwdpayld_hsp2cpu_m0_ib_apb_int_async),    // hsp2cpu_m0_ib_apb_int_async
  .prevpayld_hsp2cpu_m0_ib_apb_int_async (prevpayld_hsp2cpu_m0_ib_apb_int_async),    // hsp2cpu_m0_ib_apb_int_async
  .aw_data_hsp2cpu_m0_ib_int_async (aw_data_hsp2cpu_m0_ib_int_async),    // hsp2cpu_m0_ib_int_async
  .aw_wpntr_gry_hsp2cpu_m0_ib_int_async (aw_wpntr_gry_hsp2cpu_m0_ib_int_async),    // hsp2cpu_m0_ib_int_async
  .aw_rpntr_bin_hsp2cpu_m0_ib_int_async (aw_rpntr_bin_hsp2cpu_m0_ib_int_async),    // hsp2cpu_m0_ib_int_async
  .aw_rpntr_gry_hsp2cpu_m0_ib_int_async (aw_rpntr_gry_hsp2cpu_m0_ib_int_async),    // hsp2cpu_m0_ib_int_async
  .ar_data_hsp2cpu_m0_ib_int_async (ar_data_hsp2cpu_m0_ib_int_async),    // hsp2cpu_m0_ib_int_async
  .ar_wpntr_gry_hsp2cpu_m0_ib_int_async (ar_wpntr_gry_hsp2cpu_m0_ib_int_async),    // hsp2cpu_m0_ib_int_async
  .ar_rpntr_bin_hsp2cpu_m0_ib_int_async (ar_rpntr_bin_hsp2cpu_m0_ib_int_async),    // hsp2cpu_m0_ib_int_async
  .ar_rpntr_gry_hsp2cpu_m0_ib_int_async (ar_rpntr_gry_hsp2cpu_m0_ib_int_async),    // hsp2cpu_m0_ib_int_async
  .w_data_hsp2cpu_m0_ib_int_async (w_data_hsp2cpu_m0_ib_int_async),    // hsp2cpu_m0_ib_int_async
  .w_wpntr_gry_hsp2cpu_m0_ib_int_async (w_wpntr_gry_hsp2cpu_m0_ib_int_async),    // hsp2cpu_m0_ib_int_async
  .w_rpntr_bin_hsp2cpu_m0_ib_int_async (w_rpntr_bin_hsp2cpu_m0_ib_int_async),    // hsp2cpu_m0_ib_int_async
  .w_rpntr_gry_hsp2cpu_m0_ib_int_async (w_rpntr_gry_hsp2cpu_m0_ib_int_async),    // hsp2cpu_m0_ib_int_async
  .r_data_hsp2cpu_m0_ib_int_async (r_data_hsp2cpu_m0_ib_int_async),    // hsp2cpu_m0_ib_int_async
  .r_wpntr_gry_hsp2cpu_m0_ib_int_async (r_wpntr_gry_hsp2cpu_m0_ib_int_async),    // hsp2cpu_m0_ib_int_async
  .r_rpntr_bin_hsp2cpu_m0_ib_int_async (r_rpntr_bin_hsp2cpu_m0_ib_int_async),    // hsp2cpu_m0_ib_int_async
  .r_rpntr_gry_hsp2cpu_m0_ib_int_async (r_rpntr_gry_hsp2cpu_m0_ib_int_async),    // hsp2cpu_m0_ib_int_async
  .b_data_hsp2cpu_m0_ib_int_async (b_data_hsp2cpu_m0_ib_int_async),    // hsp2cpu_m0_ib_int_async
  .b_wpntr_gry_hsp2cpu_m0_ib_int_async (b_wpntr_gry_hsp2cpu_m0_ib_int_async),    // hsp2cpu_m0_ib_int_async
  .b_rpntr_bin_hsp2cpu_m0_ib_int_async (b_rpntr_bin_hsp2cpu_m0_ib_int_async),    // hsp2cpu_m0_ib_int_async
  .b_rpntr_gry_hsp2cpu_m0_ib_int_async (b_rpntr_gry_hsp2cpu_m0_ib_int_async),    // hsp2cpu_m0_ib_int_async
  .paddr_hsp2main_0_m1_ib_apb (paddr_hsp2main_0_m1_ib_apb),    // hsp2main_0_m1_ib_apb
  .pselx_hsp2main_0_m1_ib_apb (pselx_hsp2main_0_m1_ib_apb),    // hsp2main_0_m1_ib_apb
  .penable_hsp2main_0_m1_ib_apb (penable_hsp2main_0_m1_ib_apb),    // hsp2main_0_m1_ib_apb
  .pwrite_hsp2main_0_m1_ib_apb (pwrite_hsp2main_0_m1_ib_apb),    // hsp2main_0_m1_ib_apb
  .prdata_hsp2main_0_m1_ib_apb (prdata_hsp2main_0_m1_ib_apb),    // hsp2main_0_m1_ib_apb
  .pwdata_hsp2main_0_m1_ib_apb (pwdata_hsp2main_0_m1_ib_apb),    // hsp2main_0_m1_ib_apb
  .pready_hsp2main_0_m1_ib_apb (pready_hsp2main_0_m1_ib_apb),    // hsp2main_0_m1_ib_apb
  .pslverr_hsp2main_0_m1_ib_apb (pslverr_hsp2main_0_m1_ib_apb),    // hsp2main_0_m1_ib_apb
  .pack_hsp2main_0_m1_ib_apb_int (pack_hsp2main_0_m1_ib_apb_int),    // hsp2main_0_m1_ib_apb_int
  .preq_hsp2main_0_m1_ib_apb_int (preq_hsp2main_0_m1_ib_apb_int),    // hsp2main_0_m1_ib_apb_int
  .pfwdpayld_hsp2main_0_m1_ib_apb_int (pfwdpayld_hsp2main_0_m1_ib_apb_int),    // hsp2main_0_m1_ib_apb_int
  .prevpayld_hsp2main_0_m1_ib_apb_int (prevpayld_hsp2main_0_m1_ib_apb_int),    // hsp2main_0_m1_ib_apb_int
  .aw_data_hsp2main_0_m1_ib_int (aw_data_hsp2main_0_m1_ib_int),    // hsp2main_0_m1_ib_int
  .aw_wpntr_gry_hsp2main_0_m1_ib_int (aw_wpntr_gry_hsp2main_0_m1_ib_int),    // hsp2main_0_m1_ib_int
  .aw_rpntr_bin_hsp2main_0_m1_ib_int (aw_rpntr_bin_hsp2main_0_m1_ib_int),    // hsp2main_0_m1_ib_int
  .aw_rpntr_gry_hsp2main_0_m1_ib_int (aw_rpntr_gry_hsp2main_0_m1_ib_int),    // hsp2main_0_m1_ib_int
  .ar_data_hsp2main_0_m1_ib_int (ar_data_hsp2main_0_m1_ib_int),    // hsp2main_0_m1_ib_int
  .ar_wpntr_gry_hsp2main_0_m1_ib_int (ar_wpntr_gry_hsp2main_0_m1_ib_int),    // hsp2main_0_m1_ib_int
  .ar_rpntr_bin_hsp2main_0_m1_ib_int (ar_rpntr_bin_hsp2main_0_m1_ib_int),    // hsp2main_0_m1_ib_int
  .ar_rpntr_gry_hsp2main_0_m1_ib_int (ar_rpntr_gry_hsp2main_0_m1_ib_int),    // hsp2main_0_m1_ib_int
  .w_data_hsp2main_0_m1_ib_int (w_data_hsp2main_0_m1_ib_int),    // hsp2main_0_m1_ib_int
  .w_wpntr_gry_hsp2main_0_m1_ib_int (w_wpntr_gry_hsp2main_0_m1_ib_int),    // hsp2main_0_m1_ib_int
  .w_rpntr_bin_hsp2main_0_m1_ib_int (w_rpntr_bin_hsp2main_0_m1_ib_int),    // hsp2main_0_m1_ib_int
  .w_rpntr_gry_hsp2main_0_m1_ib_int (w_rpntr_gry_hsp2main_0_m1_ib_int),    // hsp2main_0_m1_ib_int
  .r_data_hsp2main_0_m1_ib_int (r_data_hsp2main_0_m1_ib_int),    // hsp2main_0_m1_ib_int
  .r_wpntr_gry_hsp2main_0_m1_ib_int (r_wpntr_gry_hsp2main_0_m1_ib_int),    // hsp2main_0_m1_ib_int
  .r_rpntr_bin_hsp2main_0_m1_ib_int (r_rpntr_bin_hsp2main_0_m1_ib_int),    // hsp2main_0_m1_ib_int
  .r_rpntr_gry_hsp2main_0_m1_ib_int (r_rpntr_gry_hsp2main_0_m1_ib_int),    // hsp2main_0_m1_ib_int
  .b_data_hsp2main_0_m1_ib_int (b_data_hsp2main_0_m1_ib_int),    // hsp2main_0_m1_ib_int
  .b_wpntr_gry_hsp2main_0_m1_ib_int (b_wpntr_gry_hsp2main_0_m1_ib_int),    // hsp2main_0_m1_ib_int
  .b_rpntr_bin_hsp2main_0_m1_ib_int (b_rpntr_bin_hsp2main_0_m1_ib_int),    // hsp2main_0_m1_ib_int
  .b_rpntr_gry_hsp2main_0_m1_ib_int (b_rpntr_gry_hsp2main_0_m1_ib_int),    // hsp2main_0_m1_ib_int
  .paddr_hsp2main_1_m2_ib_apb (paddr_hsp2main_1_m2_ib_apb),    // hsp2main_1_m2_ib_apb
  .pselx_hsp2main_1_m2_ib_apb (pselx_hsp2main_1_m2_ib_apb),    // hsp2main_1_m2_ib_apb
  .penable_hsp2main_1_m2_ib_apb (penable_hsp2main_1_m2_ib_apb),    // hsp2main_1_m2_ib_apb
  .pwrite_hsp2main_1_m2_ib_apb (pwrite_hsp2main_1_m2_ib_apb),    // hsp2main_1_m2_ib_apb
  .prdata_hsp2main_1_m2_ib_apb (prdata_hsp2main_1_m2_ib_apb),    // hsp2main_1_m2_ib_apb
  .pwdata_hsp2main_1_m2_ib_apb (pwdata_hsp2main_1_m2_ib_apb),    // hsp2main_1_m2_ib_apb
  .pready_hsp2main_1_m2_ib_apb (pready_hsp2main_1_m2_ib_apb),    // hsp2main_1_m2_ib_apb
  .pslverr_hsp2main_1_m2_ib_apb (pslverr_hsp2main_1_m2_ib_apb),    // hsp2main_1_m2_ib_apb
  .pack_hsp2main_1_m2_ib_apb_int (pack_hsp2main_1_m2_ib_apb_int),    // hsp2main_1_m2_ib_apb_int
  .preq_hsp2main_1_m2_ib_apb_int (preq_hsp2main_1_m2_ib_apb_int),    // hsp2main_1_m2_ib_apb_int
  .pfwdpayld_hsp2main_1_m2_ib_apb_int (pfwdpayld_hsp2main_1_m2_ib_apb_int),    // hsp2main_1_m2_ib_apb_int
  .prevpayld_hsp2main_1_m2_ib_apb_int (prevpayld_hsp2main_1_m2_ib_apb_int),    // hsp2main_1_m2_ib_apb_int
  .aw_data_hsp2main_1_m2_ib_int (aw_data_hsp2main_1_m2_ib_int),    // hsp2main_1_m2_ib_int
  .aw_wpntr_gry_hsp2main_1_m2_ib_int (aw_wpntr_gry_hsp2main_1_m2_ib_int),    // hsp2main_1_m2_ib_int
  .aw_rpntr_bin_hsp2main_1_m2_ib_int (aw_rpntr_bin_hsp2main_1_m2_ib_int),    // hsp2main_1_m2_ib_int
  .aw_rpntr_gry_hsp2main_1_m2_ib_int (aw_rpntr_gry_hsp2main_1_m2_ib_int),    // hsp2main_1_m2_ib_int
  .ar_data_hsp2main_1_m2_ib_int (ar_data_hsp2main_1_m2_ib_int),    // hsp2main_1_m2_ib_int
  .ar_wpntr_gry_hsp2main_1_m2_ib_int (ar_wpntr_gry_hsp2main_1_m2_ib_int),    // hsp2main_1_m2_ib_int
  .ar_rpntr_bin_hsp2main_1_m2_ib_int (ar_rpntr_bin_hsp2main_1_m2_ib_int),    // hsp2main_1_m2_ib_int
  .ar_rpntr_gry_hsp2main_1_m2_ib_int (ar_rpntr_gry_hsp2main_1_m2_ib_int),    // hsp2main_1_m2_ib_int
  .w_data_hsp2main_1_m2_ib_int (w_data_hsp2main_1_m2_ib_int),    // hsp2main_1_m2_ib_int
  .w_wpntr_gry_hsp2main_1_m2_ib_int (w_wpntr_gry_hsp2main_1_m2_ib_int),    // hsp2main_1_m2_ib_int
  .w_rpntr_bin_hsp2main_1_m2_ib_int (w_rpntr_bin_hsp2main_1_m2_ib_int),    // hsp2main_1_m2_ib_int
  .w_rpntr_gry_hsp2main_1_m2_ib_int (w_rpntr_gry_hsp2main_1_m2_ib_int),    // hsp2main_1_m2_ib_int
  .r_data_hsp2main_1_m2_ib_int (r_data_hsp2main_1_m2_ib_int),    // hsp2main_1_m2_ib_int
  .r_wpntr_gry_hsp2main_1_m2_ib_int (r_wpntr_gry_hsp2main_1_m2_ib_int),    // hsp2main_1_m2_ib_int
  .r_rpntr_bin_hsp2main_1_m2_ib_int (r_rpntr_bin_hsp2main_1_m2_ib_int),    // hsp2main_1_m2_ib_int
  .r_rpntr_gry_hsp2main_1_m2_ib_int (r_rpntr_gry_hsp2main_1_m2_ib_int),    // hsp2main_1_m2_ib_int
  .b_data_hsp2main_1_m2_ib_int (b_data_hsp2main_1_m2_ib_int),    // hsp2main_1_m2_ib_int
  .b_wpntr_gry_hsp2main_1_m2_ib_int (b_wpntr_gry_hsp2main_1_m2_ib_int),    // hsp2main_1_m2_ib_int
  .b_rpntr_bin_hsp2main_1_m2_ib_int (b_rpntr_bin_hsp2main_1_m2_ib_int),    // hsp2main_1_m2_ib_int
  .b_rpntr_gry_hsp2main_1_m2_ib_int (b_rpntr_gry_hsp2main_1_m2_ib_int),    // hsp2main_1_m2_ib_int
  .a_data_hsp_gpv_ib1_int (a_data_hsp_gpv_ib1_int),    // hsp_gpv_ib1_int
  .a_valid_hsp_gpv_ib1_int (a_valid_hsp_gpv_ib1_int),    // hsp_gpv_ib1_int
  .a_ready_hsp_gpv_ib1_int (a_ready_hsp_gpv_ib1_int),    // hsp_gpv_ib1_int
  .w_data_hsp_gpv_ib1_int (w_data_hsp_gpv_ib1_int),    // hsp_gpv_ib1_int
  .w_valid_hsp_gpv_ib1_int (w_valid_hsp_gpv_ib1_int),    // hsp_gpv_ib1_int
  .w_ready_hsp_gpv_ib1_int (w_ready_hsp_gpv_ib1_int),    // hsp_gpv_ib1_int
  .d_data_hsp_gpv_ib1_int (d_data_hsp_gpv_ib1_int),    // hsp_gpv_ib1_int
  .d_valid_hsp_gpv_ib1_int (d_valid_hsp_gpv_ib1_int),    // hsp_gpv_ib1_int
  .d_ready_hsp_gpv_ib1_int (d_ready_hsp_gpv_ib1_int),    // hsp_gpv_ib1_int
  .paddr_sd0_s12_ib_apb (paddr_sd0_s12_ib_apb),    // sd0_s12_ib_apb
  .pselx_sd0_s12_ib_apb (pselx_sd0_s12_ib_apb),    // sd0_s12_ib_apb
  .penable_sd0_s12_ib_apb (penable_sd0_s12_ib_apb),    // sd0_s12_ib_apb
  .pwrite_sd0_s12_ib_apb (pwrite_sd0_s12_ib_apb),    // sd0_s12_ib_apb
  .prdata_sd0_s12_ib_apb (prdata_sd0_s12_ib_apb),    // sd0_s12_ib_apb
  .pwdata_sd0_s12_ib_apb (pwdata_sd0_s12_ib_apb),    // sd0_s12_ib_apb
  .pready_sd0_s12_ib_apb (pready_sd0_s12_ib_apb),    // sd0_s12_ib_apb
  .pslverr_sd0_s12_ib_apb (pslverr_sd0_s12_ib_apb),    // sd0_s12_ib_apb
  .pack_sd0_s12_ib_apb_int_async (pack_sd0_s12_ib_apb_int_async),    // sd0_s12_ib_apb_int_async
  .preq_sd0_s12_ib_apb_int_async (preq_sd0_s12_ib_apb_int_async),    // sd0_s12_ib_apb_int_async
  .pfwdpayld_sd0_s12_ib_apb_int_async (pfwdpayld_sd0_s12_ib_apb_int_async),    // sd0_s12_ib_apb_int_async
  .prevpayld_sd0_s12_ib_apb_int_async (prevpayld_sd0_s12_ib_apb_int_async),    // sd0_s12_ib_apb_int_async
  .aw_data_sd0_s12_ib_int_async (aw_data_sd0_s12_ib_int_async),    // sd0_s12_ib_int_async
  .aw_wpntr_gry_sd0_s12_ib_int_async (aw_wpntr_gry_sd0_s12_ib_int_async),    // sd0_s12_ib_int_async
  .aw_rpntr_bin_sd0_s12_ib_int_async (aw_rpntr_bin_sd0_s12_ib_int_async),    // sd0_s12_ib_int_async
  .aw_rpntr_gry_sd0_s12_ib_int_async (aw_rpntr_gry_sd0_s12_ib_int_async),    // sd0_s12_ib_int_async
  .ar_data_sd0_s12_ib_int_async (ar_data_sd0_s12_ib_int_async),    // sd0_s12_ib_int_async
  .ar_wpntr_gry_sd0_s12_ib_int_async (ar_wpntr_gry_sd0_s12_ib_int_async),    // sd0_s12_ib_int_async
  .ar_rpntr_bin_sd0_s12_ib_int_async (ar_rpntr_bin_sd0_s12_ib_int_async),    // sd0_s12_ib_int_async
  .ar_rpntr_gry_sd0_s12_ib_int_async (ar_rpntr_gry_sd0_s12_ib_int_async),    // sd0_s12_ib_int_async
  .w_data_sd0_s12_ib_int_async (w_data_sd0_s12_ib_int_async),    // sd0_s12_ib_int_async
  .w_wpntr_gry_sd0_s12_ib_int_async (w_wpntr_gry_sd0_s12_ib_int_async),    // sd0_s12_ib_int_async
  .w_rpntr_bin_sd0_s12_ib_int_async (w_rpntr_bin_sd0_s12_ib_int_async),    // sd0_s12_ib_int_async
  .w_rpntr_gry_sd0_s12_ib_int_async (w_rpntr_gry_sd0_s12_ib_int_async),    // sd0_s12_ib_int_async
  .r_data_sd0_s12_ib_int_async (r_data_sd0_s12_ib_int_async),    // sd0_s12_ib_int_async
  .r_wpntr_gry_sd0_s12_ib_int_async (r_wpntr_gry_sd0_s12_ib_int_async),    // sd0_s12_ib_int_async
  .r_rpntr_bin_sd0_s12_ib_int_async (r_rpntr_bin_sd0_s12_ib_int_async),    // sd0_s12_ib_int_async
  .r_rpntr_gry_sd0_s12_ib_int_async (r_rpntr_gry_sd0_s12_ib_int_async),    // sd0_s12_ib_int_async
  .b_data_sd0_s12_ib_int_async (b_data_sd0_s12_ib_int_async),    // sd0_s12_ib_int_async
  .b_wpntr_gry_sd0_s12_ib_int_async (b_wpntr_gry_sd0_s12_ib_int_async),    // sd0_s12_ib_int_async
  .b_rpntr_bin_sd0_s12_ib_int_async (b_rpntr_bin_sd0_s12_ib_int_async),    // sd0_s12_ib_int_async
  .b_rpntr_gry_sd0_s12_ib_int_async (b_rpntr_gry_sd0_s12_ib_int_async),    // sd0_s12_ib_int_async
  .paddr_sd1_s11_ib_apb (paddr_sd1_s11_ib_apb),    // sd1_s11_ib_apb
  .pselx_sd1_s11_ib_apb (pselx_sd1_s11_ib_apb),    // sd1_s11_ib_apb
  .penable_sd1_s11_ib_apb (penable_sd1_s11_ib_apb),    // sd1_s11_ib_apb
  .pwrite_sd1_s11_ib_apb (pwrite_sd1_s11_ib_apb),    // sd1_s11_ib_apb
  .prdata_sd1_s11_ib_apb (prdata_sd1_s11_ib_apb),    // sd1_s11_ib_apb
  .pwdata_sd1_s11_ib_apb (pwdata_sd1_s11_ib_apb),    // sd1_s11_ib_apb
  .pready_sd1_s11_ib_apb (pready_sd1_s11_ib_apb),    // sd1_s11_ib_apb
  .pslverr_sd1_s11_ib_apb (pslverr_sd1_s11_ib_apb),    // sd1_s11_ib_apb
  .pack_sd1_s11_ib_apb_int_async (pack_sd1_s11_ib_apb_int_async),    // sd1_s11_ib_apb_int_async
  .preq_sd1_s11_ib_apb_int_async (preq_sd1_s11_ib_apb_int_async),    // sd1_s11_ib_apb_int_async
  .pfwdpayld_sd1_s11_ib_apb_int_async (pfwdpayld_sd1_s11_ib_apb_int_async),    // sd1_s11_ib_apb_int_async
  .prevpayld_sd1_s11_ib_apb_int_async (prevpayld_sd1_s11_ib_apb_int_async),    // sd1_s11_ib_apb_int_async
  .aw_data_sd1_s11_ib_int_async (aw_data_sd1_s11_ib_int_async),    // sd1_s11_ib_int_async
  .aw_wpntr_gry_sd1_s11_ib_int_async (aw_wpntr_gry_sd1_s11_ib_int_async),    // sd1_s11_ib_int_async
  .aw_rpntr_bin_sd1_s11_ib_int_async (aw_rpntr_bin_sd1_s11_ib_int_async),    // sd1_s11_ib_int_async
  .aw_rpntr_gry_sd1_s11_ib_int_async (aw_rpntr_gry_sd1_s11_ib_int_async),    // sd1_s11_ib_int_async
  .ar_data_sd1_s11_ib_int_async (ar_data_sd1_s11_ib_int_async),    // sd1_s11_ib_int_async
  .ar_wpntr_gry_sd1_s11_ib_int_async (ar_wpntr_gry_sd1_s11_ib_int_async),    // sd1_s11_ib_int_async
  .ar_rpntr_bin_sd1_s11_ib_int_async (ar_rpntr_bin_sd1_s11_ib_int_async),    // sd1_s11_ib_int_async
  .ar_rpntr_gry_sd1_s11_ib_int_async (ar_rpntr_gry_sd1_s11_ib_int_async),    // sd1_s11_ib_int_async
  .w_data_sd1_s11_ib_int_async (w_data_sd1_s11_ib_int_async),    // sd1_s11_ib_int_async
  .w_wpntr_gry_sd1_s11_ib_int_async (w_wpntr_gry_sd1_s11_ib_int_async),    // sd1_s11_ib_int_async
  .w_rpntr_bin_sd1_s11_ib_int_async (w_rpntr_bin_sd1_s11_ib_int_async),    // sd1_s11_ib_int_async
  .w_rpntr_gry_sd1_s11_ib_int_async (w_rpntr_gry_sd1_s11_ib_int_async),    // sd1_s11_ib_int_async
  .r_data_sd1_s11_ib_int_async (r_data_sd1_s11_ib_int_async),    // sd1_s11_ib_int_async
  .r_wpntr_gry_sd1_s11_ib_int_async (r_wpntr_gry_sd1_s11_ib_int_async),    // sd1_s11_ib_int_async
  .r_rpntr_bin_sd1_s11_ib_int_async (r_rpntr_bin_sd1_s11_ib_int_async),    // sd1_s11_ib_int_async
  .r_rpntr_gry_sd1_s11_ib_int_async (r_rpntr_gry_sd1_s11_ib_int_async),    // sd1_s11_ib_int_async
  .b_data_sd1_s11_ib_int_async (b_data_sd1_s11_ib_int_async),    // sd1_s11_ib_int_async
  .b_wpntr_gry_sd1_s11_ib_int_async (b_wpntr_gry_sd1_s11_ib_int_async),    // sd1_s11_ib_int_async
  .b_rpntr_bin_sd1_s11_ib_int_async (b_rpntr_bin_sd1_s11_ib_int_async),    // sd1_s11_ib_int_async
  .b_rpntr_gry_sd1_s11_ib_int_async (b_rpntr_gry_sd1_s11_ib_int_async),    // sd1_s11_ib_int_async
  .paddr_usb2_s10_ib_apb (paddr_usb2_s10_ib_apb),    // usb2_s10_ib_apb
  .pselx_usb2_s10_ib_apb (pselx_usb2_s10_ib_apb),    // usb2_s10_ib_apb
  .penable_usb2_s10_ib_apb (penable_usb2_s10_ib_apb),    // usb2_s10_ib_apb
  .pwrite_usb2_s10_ib_apb (pwrite_usb2_s10_ib_apb),    // usb2_s10_ib_apb
  .prdata_usb2_s10_ib_apb (prdata_usb2_s10_ib_apb),    // usb2_s10_ib_apb
  .pwdata_usb2_s10_ib_apb (pwdata_usb2_s10_ib_apb),    // usb2_s10_ib_apb
  .pready_usb2_s10_ib_apb (pready_usb2_s10_ib_apb),    // usb2_s10_ib_apb
  .pslverr_usb2_s10_ib_apb (pslverr_usb2_s10_ib_apb),    // usb2_s10_ib_apb
  .pack_usb2_s10_ib_apb_int_async (pack_usb2_s10_ib_apb_int_async),    // usb2_s10_ib_apb_int_async
  .preq_usb2_s10_ib_apb_int_async (preq_usb2_s10_ib_apb_int_async),    // usb2_s10_ib_apb_int_async
  .pfwdpayld_usb2_s10_ib_apb_int_async (pfwdpayld_usb2_s10_ib_apb_int_async),    // usb2_s10_ib_apb_int_async
  .prevpayld_usb2_s10_ib_apb_int_async (prevpayld_usb2_s10_ib_apb_int_async),    // usb2_s10_ib_apb_int_async
  .aw_data_usb2_s10_ib_int_async (aw_data_usb2_s10_ib_int_async),    // usb2_s10_ib_int_async
  .aw_wpntr_gry_usb2_s10_ib_int_async (aw_wpntr_gry_usb2_s10_ib_int_async),    // usb2_s10_ib_int_async
  .aw_rpntr_bin_usb2_s10_ib_int_async (aw_rpntr_bin_usb2_s10_ib_int_async),    // usb2_s10_ib_int_async
  .aw_rpntr_gry_usb2_s10_ib_int_async (aw_rpntr_gry_usb2_s10_ib_int_async),    // usb2_s10_ib_int_async
  .ar_data_usb2_s10_ib_int_async (ar_data_usb2_s10_ib_int_async),    // usb2_s10_ib_int_async
  .ar_wpntr_gry_usb2_s10_ib_int_async (ar_wpntr_gry_usb2_s10_ib_int_async),    // usb2_s10_ib_int_async
  .ar_rpntr_bin_usb2_s10_ib_int_async (ar_rpntr_bin_usb2_s10_ib_int_async),    // usb2_s10_ib_int_async
  .ar_rpntr_gry_usb2_s10_ib_int_async (ar_rpntr_gry_usb2_s10_ib_int_async),    // usb2_s10_ib_int_async
  .w_data_usb2_s10_ib_int_async (w_data_usb2_s10_ib_int_async),    // usb2_s10_ib_int_async
  .w_wpntr_gry_usb2_s10_ib_int_async (w_wpntr_gry_usb2_s10_ib_int_async),    // usb2_s10_ib_int_async
  .w_rpntr_bin_usb2_s10_ib_int_async (w_rpntr_bin_usb2_s10_ib_int_async),    // usb2_s10_ib_int_async
  .w_rpntr_gry_usb2_s10_ib_int_async (w_rpntr_gry_usb2_s10_ib_int_async),    // usb2_s10_ib_int_async
  .r_data_usb2_s10_ib_int_async (r_data_usb2_s10_ib_int_async),    // usb2_s10_ib_int_async
  .r_wpntr_gry_usb2_s10_ib_int_async (r_wpntr_gry_usb2_s10_ib_int_async),    // usb2_s10_ib_int_async
  .r_rpntr_bin_usb2_s10_ib_int_async (r_rpntr_bin_usb2_s10_ib_int_async),    // usb2_s10_ib_int_async
  .r_rpntr_gry_usb2_s10_ib_int_async (r_rpntr_gry_usb2_s10_ib_int_async),    // usb2_s10_ib_int_async
  .b_data_usb2_s10_ib_int_async (b_data_usb2_s10_ib_int_async),    // usb2_s10_ib_int_async
  .b_wpntr_gry_usb2_s10_ib_int_async (b_wpntr_gry_usb2_s10_ib_int_async),    // usb2_s10_ib_int_async
  .b_rpntr_bin_usb2_s10_ib_int_async (b_rpntr_bin_usb2_s10_ib_int_async),    // usb2_s10_ib_int_async
  .b_rpntr_gry_usb2_s10_ib_int_async (b_rpntr_gry_usb2_s10_ib_int_async),    // usb2_s10_ib_int_async
  .mainclk              (mainclk),    // usb3_s9_ib_apb
  .mainresetn           (mainresetn),    // usb3_s9_ib_apb
  .paddr_usb3_s9_ib_apb (paddr_usb3_s9_ib_apb),    // usb3_s9_ib_apb
  .pselx_usb3_s9_ib_apb (pselx_usb3_s9_ib_apb),    // usb3_s9_ib_apb
  .penable_usb3_s9_ib_apb (penable_usb3_s9_ib_apb),    // usb3_s9_ib_apb
  .pwrite_usb3_s9_ib_apb (pwrite_usb3_s9_ib_apb),    // usb3_s9_ib_apb
  .prdata_usb3_s9_ib_apb (prdata_usb3_s9_ib_apb),    // usb3_s9_ib_apb
  .pwdata_usb3_s9_ib_apb (pwdata_usb3_s9_ib_apb),    // usb3_s9_ib_apb
  .pready_usb3_s9_ib_apb (pready_usb3_s9_ib_apb),    // usb3_s9_ib_apb
  .pslverr_usb3_s9_ib_apb (pslverr_usb3_s9_ib_apb),    // usb3_s9_ib_apb
  .pack_usb3_s9_ib_apb_int_async (pack_usb3_s9_ib_apb_int_async),    // usb3_s9_ib_apb_int_async
  .preq_usb3_s9_ib_apb_int_async (preq_usb3_s9_ib_apb_int_async),    // usb3_s9_ib_apb_int_async
  .pfwdpayld_usb3_s9_ib_apb_int_async (pfwdpayld_usb3_s9_ib_apb_int_async),    // usb3_s9_ib_apb_int_async
  .prevpayld_usb3_s9_ib_apb_int_async (prevpayld_usb3_s9_ib_apb_int_async),    // usb3_s9_ib_apb_int_async
  .aw_data_usb3_s9_ib_int_async (aw_data_usb3_s9_ib_int_async),    // usb3_s9_ib_int_async
  .aw_wpntr_gry_usb3_s9_ib_int_async (aw_wpntr_gry_usb3_s9_ib_int_async),    // usb3_s9_ib_int_async
  .aw_rpntr_bin_usb3_s9_ib_int_async (aw_rpntr_bin_usb3_s9_ib_int_async),    // usb3_s9_ib_int_async
  .aw_rpntr_gry_usb3_s9_ib_int_async (aw_rpntr_gry_usb3_s9_ib_int_async),    // usb3_s9_ib_int_async
  .ar_data_usb3_s9_ib_int_async (ar_data_usb3_s9_ib_int_async),    // usb3_s9_ib_int_async
  .ar_wpntr_gry_usb3_s9_ib_int_async (ar_wpntr_gry_usb3_s9_ib_int_async),    // usb3_s9_ib_int_async
  .ar_rpntr_bin_usb3_s9_ib_int_async (ar_rpntr_bin_usb3_s9_ib_int_async),    // usb3_s9_ib_int_async
  .ar_rpntr_gry_usb3_s9_ib_int_async (ar_rpntr_gry_usb3_s9_ib_int_async),    // usb3_s9_ib_int_async
  .w_data_usb3_s9_ib_int_async (w_data_usb3_s9_ib_int_async),    // usb3_s9_ib_int_async
  .w_wpntr_gry_usb3_s9_ib_int_async (w_wpntr_gry_usb3_s9_ib_int_async),    // usb3_s9_ib_int_async
  .w_rpntr_bin_usb3_s9_ib_int_async (w_rpntr_bin_usb3_s9_ib_int_async),    // usb3_s9_ib_int_async
  .w_rpntr_gry_usb3_s9_ib_int_async (w_rpntr_gry_usb3_s9_ib_int_async),    // usb3_s9_ib_int_async
  .r_data_usb3_s9_ib_int_async (r_data_usb3_s9_ib_int_async),    // usb3_s9_ib_int_async
  .r_wpntr_gry_usb3_s9_ib_int_async (r_wpntr_gry_usb3_s9_ib_int_async),    // usb3_s9_ib_int_async
  .r_rpntr_bin_usb3_s9_ib_int_async (r_rpntr_bin_usb3_s9_ib_int_async),    // usb3_s9_ib_int_async
  .r_rpntr_gry_usb3_s9_ib_int_async (r_rpntr_gry_usb3_s9_ib_int_async),    // usb3_s9_ib_int_async
  .b_data_usb3_s9_ib_int_async (b_data_usb3_s9_ib_int_async),    // usb3_s9_ib_int_async
  .b_wpntr_gry_usb3_s9_ib_int_async (b_wpntr_gry_usb3_s9_ib_int_async),    // usb3_s9_ib_int_async
  .b_rpntr_bin_usb3_s9_ib_int_async (b_rpntr_bin_usb3_s9_ib_int_async),    // usb3_s9_ib_int_async
  .b_rpntr_gry_usb3_s9_ib_int_async (b_rpntr_gry_usb3_s9_ib_int_async)    // usb3_s9_ib_int_async
);


nic400_cd_sd0_wn7_hsp_r0p11     u_cd_sd0 (
  .sd0clk               (sd0clk),    // sd0_s12
  .sd0resetn            (sd0resetn),    // sd0_s12
  .awaddr_sd0_s12       (awaddr_sd0_s12),    // sd0_s12
  .awlen_sd0_s12        (awlen_sd0_s12),    // sd0_s12
  .awsize_sd0_s12       (awsize_sd0_s12),    // sd0_s12
  .awburst_sd0_s12      (awburst_sd0_s12),    // sd0_s12
  .awlock_sd0_s12       (awlock_sd0_s12),    // sd0_s12
  .awcache_sd0_s12      (awcache_sd0_s12),    // sd0_s12
  .awprot_sd0_s12       (awprot_sd0_s12),    // sd0_s12
  .awvalid_sd0_s12      (awvalid_sd0_s12),    // sd0_s12
  .awready_sd0_s12      (awready_sd0_s12),    // sd0_s12
  .wdata_sd0_s12        (wdata_sd0_s12),    // sd0_s12
  .wstrb_sd0_s12        (wstrb_sd0_s12),    // sd0_s12
  .wlast_sd0_s12        (wlast_sd0_s12),    // sd0_s12
  .wvalid_sd0_s12       (wvalid_sd0_s12),    // sd0_s12
  .wready_sd0_s12       (wready_sd0_s12),    // sd0_s12
  .bresp_sd0_s12        (bresp_sd0_s12),    // sd0_s12
  .bvalid_sd0_s12       (bvalid_sd0_s12),    // sd0_s12
  .bready_sd0_s12       (bready_sd0_s12),    // sd0_s12
  .araddr_sd0_s12       (araddr_sd0_s12),    // sd0_s12
  .arlen_sd0_s12        (arlen_sd0_s12),    // sd0_s12
  .arsize_sd0_s12       (arsize_sd0_s12),    // sd0_s12
  .arburst_sd0_s12      (arburst_sd0_s12),    // sd0_s12
  .arlock_sd0_s12       (arlock_sd0_s12),    // sd0_s12
  .arcache_sd0_s12      (arcache_sd0_s12),    // sd0_s12
  .arprot_sd0_s12       (arprot_sd0_s12),    // sd0_s12
  .arvalid_sd0_s12      (arvalid_sd0_s12),    // sd0_s12
  .arready_sd0_s12      (arready_sd0_s12),    // sd0_s12
  .rdata_sd0_s12        (rdata_sd0_s12),    // sd0_s12
  .rresp_sd0_s12        (rresp_sd0_s12),    // sd0_s12
  .rlast_sd0_s12        (rlast_sd0_s12),    // sd0_s12
  .rvalid_sd0_s12       (rvalid_sd0_s12),    // sd0_s12
  .rready_sd0_s12       (rready_sd0_s12),    // sd0_s12
  .awuser_sd0_s12       (awuser_sd0_s12),    // sd0_s12
  .aruser_sd0_s12       (aruser_sd0_s12),    // sd0_s12
  .pack_sd0_s12_ib_apb_int_async (pack_sd0_s12_ib_apb_int_async),    // sd0_s12_ib_apb_int_async
  .preq_sd0_s12_ib_apb_int_async (preq_sd0_s12_ib_apb_int_async),    // sd0_s12_ib_apb_int_async
  .pfwdpayld_sd0_s12_ib_apb_int_async (pfwdpayld_sd0_s12_ib_apb_int_async),    // sd0_s12_ib_apb_int_async
  .prevpayld_sd0_s12_ib_apb_int_async (prevpayld_sd0_s12_ib_apb_int_async),    // sd0_s12_ib_apb_int_async
  .aw_data_sd0_s12_ib_int_async (aw_data_sd0_s12_ib_int_async),    // sd0_s12_ib_int_async
  .aw_wpntr_gry_sd0_s12_ib_int_async (aw_wpntr_gry_sd0_s12_ib_int_async),    // sd0_s12_ib_int_async
  .aw_rpntr_bin_sd0_s12_ib_int_async (aw_rpntr_bin_sd0_s12_ib_int_async),    // sd0_s12_ib_int_async
  .aw_rpntr_gry_sd0_s12_ib_int_async (aw_rpntr_gry_sd0_s12_ib_int_async),    // sd0_s12_ib_int_async
  .ar_data_sd0_s12_ib_int_async (ar_data_sd0_s12_ib_int_async),    // sd0_s12_ib_int_async
  .ar_wpntr_gry_sd0_s12_ib_int_async (ar_wpntr_gry_sd0_s12_ib_int_async),    // sd0_s12_ib_int_async
  .ar_rpntr_bin_sd0_s12_ib_int_async (ar_rpntr_bin_sd0_s12_ib_int_async),    // sd0_s12_ib_int_async
  .ar_rpntr_gry_sd0_s12_ib_int_async (ar_rpntr_gry_sd0_s12_ib_int_async),    // sd0_s12_ib_int_async
  .w_data_sd0_s12_ib_int_async (w_data_sd0_s12_ib_int_async),    // sd0_s12_ib_int_async
  .w_wpntr_gry_sd0_s12_ib_int_async (w_wpntr_gry_sd0_s12_ib_int_async),    // sd0_s12_ib_int_async
  .w_rpntr_bin_sd0_s12_ib_int_async (w_rpntr_bin_sd0_s12_ib_int_async),    // sd0_s12_ib_int_async
  .w_rpntr_gry_sd0_s12_ib_int_async (w_rpntr_gry_sd0_s12_ib_int_async),    // sd0_s12_ib_int_async
  .r_data_sd0_s12_ib_int_async (r_data_sd0_s12_ib_int_async),    // sd0_s12_ib_int_async
  .r_wpntr_gry_sd0_s12_ib_int_async (r_wpntr_gry_sd0_s12_ib_int_async),    // sd0_s12_ib_int_async
  .r_rpntr_bin_sd0_s12_ib_int_async (r_rpntr_bin_sd0_s12_ib_int_async),    // sd0_s12_ib_int_async
  .r_rpntr_gry_sd0_s12_ib_int_async (r_rpntr_gry_sd0_s12_ib_int_async),    // sd0_s12_ib_int_async
  .b_data_sd0_s12_ib_int_async (b_data_sd0_s12_ib_int_async),    // sd0_s12_ib_int_async
  .b_wpntr_gry_sd0_s12_ib_int_async (b_wpntr_gry_sd0_s12_ib_int_async),    // sd0_s12_ib_int_async
  .b_rpntr_bin_sd0_s12_ib_int_async (b_rpntr_bin_sd0_s12_ib_int_async),    // sd0_s12_ib_int_async
  .b_rpntr_gry_sd0_s12_ib_int_async (b_rpntr_gry_sd0_s12_ib_int_async)    // sd0_s12_ib_int_async
);


nic400_cd_sd1_wn7_hsp_r0p11     u_cd_sd1 (
  .sd1clk               (sd1clk),    // sd1_s11
  .sd1resetn            (sd1resetn),    // sd1_s11
  .awaddr_sd1_s11       (awaddr_sd1_s11),    // sd1_s11
  .awlen_sd1_s11        (awlen_sd1_s11),    // sd1_s11
  .awsize_sd1_s11       (awsize_sd1_s11),    // sd1_s11
  .awburst_sd1_s11      (awburst_sd1_s11),    // sd1_s11
  .awlock_sd1_s11       (awlock_sd1_s11),    // sd1_s11
  .awcache_sd1_s11      (awcache_sd1_s11),    // sd1_s11
  .awprot_sd1_s11       (awprot_sd1_s11),    // sd1_s11
  .awvalid_sd1_s11      (awvalid_sd1_s11),    // sd1_s11
  .awready_sd1_s11      (awready_sd1_s11),    // sd1_s11
  .wdata_sd1_s11        (wdata_sd1_s11),    // sd1_s11
  .wstrb_sd1_s11        (wstrb_sd1_s11),    // sd1_s11
  .wlast_sd1_s11        (wlast_sd1_s11),    // sd1_s11
  .wvalid_sd1_s11       (wvalid_sd1_s11),    // sd1_s11
  .wready_sd1_s11       (wready_sd1_s11),    // sd1_s11
  .bresp_sd1_s11        (bresp_sd1_s11),    // sd1_s11
  .bvalid_sd1_s11       (bvalid_sd1_s11),    // sd1_s11
  .bready_sd1_s11       (bready_sd1_s11),    // sd1_s11
  .araddr_sd1_s11       (araddr_sd1_s11),    // sd1_s11
  .arlen_sd1_s11        (arlen_sd1_s11),    // sd1_s11
  .arsize_sd1_s11       (arsize_sd1_s11),    // sd1_s11
  .arburst_sd1_s11      (arburst_sd1_s11),    // sd1_s11
  .arlock_sd1_s11       (arlock_sd1_s11),    // sd1_s11
  .arcache_sd1_s11      (arcache_sd1_s11),    // sd1_s11
  .arprot_sd1_s11       (arprot_sd1_s11),    // sd1_s11
  .arvalid_sd1_s11      (arvalid_sd1_s11),    // sd1_s11
  .arready_sd1_s11      (arready_sd1_s11),    // sd1_s11
  .rdata_sd1_s11        (rdata_sd1_s11),    // sd1_s11
  .rresp_sd1_s11        (rresp_sd1_s11),    // sd1_s11
  .rlast_sd1_s11        (rlast_sd1_s11),    // sd1_s11
  .rvalid_sd1_s11       (rvalid_sd1_s11),    // sd1_s11
  .rready_sd1_s11       (rready_sd1_s11),    // sd1_s11
  .awuser_sd1_s11       (awuser_sd1_s11),    // sd1_s11
  .aruser_sd1_s11       (aruser_sd1_s11),    // sd1_s11
  .pack_sd1_s11_ib_apb_int_async (pack_sd1_s11_ib_apb_int_async),    // sd1_s11_ib_apb_int_async
  .preq_sd1_s11_ib_apb_int_async (preq_sd1_s11_ib_apb_int_async),    // sd1_s11_ib_apb_int_async
  .pfwdpayld_sd1_s11_ib_apb_int_async (pfwdpayld_sd1_s11_ib_apb_int_async),    // sd1_s11_ib_apb_int_async
  .prevpayld_sd1_s11_ib_apb_int_async (prevpayld_sd1_s11_ib_apb_int_async),    // sd1_s11_ib_apb_int_async
  .aw_data_sd1_s11_ib_int_async (aw_data_sd1_s11_ib_int_async),    // sd1_s11_ib_int_async
  .aw_wpntr_gry_sd1_s11_ib_int_async (aw_wpntr_gry_sd1_s11_ib_int_async),    // sd1_s11_ib_int_async
  .aw_rpntr_bin_sd1_s11_ib_int_async (aw_rpntr_bin_sd1_s11_ib_int_async),    // sd1_s11_ib_int_async
  .aw_rpntr_gry_sd1_s11_ib_int_async (aw_rpntr_gry_sd1_s11_ib_int_async),    // sd1_s11_ib_int_async
  .ar_data_sd1_s11_ib_int_async (ar_data_sd1_s11_ib_int_async),    // sd1_s11_ib_int_async
  .ar_wpntr_gry_sd1_s11_ib_int_async (ar_wpntr_gry_sd1_s11_ib_int_async),    // sd1_s11_ib_int_async
  .ar_rpntr_bin_sd1_s11_ib_int_async (ar_rpntr_bin_sd1_s11_ib_int_async),    // sd1_s11_ib_int_async
  .ar_rpntr_gry_sd1_s11_ib_int_async (ar_rpntr_gry_sd1_s11_ib_int_async),    // sd1_s11_ib_int_async
  .w_data_sd1_s11_ib_int_async (w_data_sd1_s11_ib_int_async),    // sd1_s11_ib_int_async
  .w_wpntr_gry_sd1_s11_ib_int_async (w_wpntr_gry_sd1_s11_ib_int_async),    // sd1_s11_ib_int_async
  .w_rpntr_bin_sd1_s11_ib_int_async (w_rpntr_bin_sd1_s11_ib_int_async),    // sd1_s11_ib_int_async
  .w_rpntr_gry_sd1_s11_ib_int_async (w_rpntr_gry_sd1_s11_ib_int_async),    // sd1_s11_ib_int_async
  .r_data_sd1_s11_ib_int_async (r_data_sd1_s11_ib_int_async),    // sd1_s11_ib_int_async
  .r_wpntr_gry_sd1_s11_ib_int_async (r_wpntr_gry_sd1_s11_ib_int_async),    // sd1_s11_ib_int_async
  .r_rpntr_bin_sd1_s11_ib_int_async (r_rpntr_bin_sd1_s11_ib_int_async),    // sd1_s11_ib_int_async
  .r_rpntr_gry_sd1_s11_ib_int_async (r_rpntr_gry_sd1_s11_ib_int_async),    // sd1_s11_ib_int_async
  .b_data_sd1_s11_ib_int_async (b_data_sd1_s11_ib_int_async),    // sd1_s11_ib_int_async
  .b_wpntr_gry_sd1_s11_ib_int_async (b_wpntr_gry_sd1_s11_ib_int_async),    // sd1_s11_ib_int_async
  .b_rpntr_bin_sd1_s11_ib_int_async (b_rpntr_bin_sd1_s11_ib_int_async),    // sd1_s11_ib_int_async
  .b_rpntr_gry_sd1_s11_ib_int_async (b_rpntr_gry_sd1_s11_ib_int_async)    // sd1_s11_ib_int_async
);


nic400_cd_usb2_wn7_hsp_r0p11     u_cd_usb2 (
  .usb2clk              (usb2clk),    // usb2_s10
  .usb2resetn           (usb2resetn),    // usb2_s10
  .awaddr_usb2_s10      (awaddr_usb2_s10),    // usb2_s10
  .awlen_usb2_s10       (awlen_usb2_s10),    // usb2_s10
  .awsize_usb2_s10      (awsize_usb2_s10),    // usb2_s10
  .awburst_usb2_s10     (awburst_usb2_s10),    // usb2_s10
  .awlock_usb2_s10      (awlock_usb2_s10),    // usb2_s10
  .awcache_usb2_s10     (awcache_usb2_s10),    // usb2_s10
  .awprot_usb2_s10      (awprot_usb2_s10),    // usb2_s10
  .awvalid_usb2_s10     (awvalid_usb2_s10),    // usb2_s10
  .awready_usb2_s10     (awready_usb2_s10),    // usb2_s10
  .wdata_usb2_s10       (wdata_usb2_s10),    // usb2_s10
  .wstrb_usb2_s10       (wstrb_usb2_s10),    // usb2_s10
  .wlast_usb2_s10       (wlast_usb2_s10),    // usb2_s10
  .wvalid_usb2_s10      (wvalid_usb2_s10),    // usb2_s10
  .wready_usb2_s10      (wready_usb2_s10),    // usb2_s10
  .bresp_usb2_s10       (bresp_usb2_s10),    // usb2_s10
  .bvalid_usb2_s10      (bvalid_usb2_s10),    // usb2_s10
  .bready_usb2_s10      (bready_usb2_s10),    // usb2_s10
  .araddr_usb2_s10      (araddr_usb2_s10),    // usb2_s10
  .arlen_usb2_s10       (arlen_usb2_s10),    // usb2_s10
  .arsize_usb2_s10      (arsize_usb2_s10),    // usb2_s10
  .arburst_usb2_s10     (arburst_usb2_s10),    // usb2_s10
  .arlock_usb2_s10      (arlock_usb2_s10),    // usb2_s10
  .arcache_usb2_s10     (arcache_usb2_s10),    // usb2_s10
  .arprot_usb2_s10      (arprot_usb2_s10),    // usb2_s10
  .arvalid_usb2_s10     (arvalid_usb2_s10),    // usb2_s10
  .arready_usb2_s10     (arready_usb2_s10),    // usb2_s10
  .rdata_usb2_s10       (rdata_usb2_s10),    // usb2_s10
  .rresp_usb2_s10       (rresp_usb2_s10),    // usb2_s10
  .rlast_usb2_s10       (rlast_usb2_s10),    // usb2_s10
  .rvalid_usb2_s10      (rvalid_usb2_s10),    // usb2_s10
  .rready_usb2_s10      (rready_usb2_s10),    // usb2_s10
  .awuser_usb2_s10      (awuser_usb2_s10),    // usb2_s10
  .aruser_usb2_s10      (aruser_usb2_s10),    // usb2_s10
  .pack_usb2_s10_ib_apb_int_async (pack_usb2_s10_ib_apb_int_async),    // usb2_s10_ib_apb_int_async
  .preq_usb2_s10_ib_apb_int_async (preq_usb2_s10_ib_apb_int_async),    // usb2_s10_ib_apb_int_async
  .pfwdpayld_usb2_s10_ib_apb_int_async (pfwdpayld_usb2_s10_ib_apb_int_async),    // usb2_s10_ib_apb_int_async
  .prevpayld_usb2_s10_ib_apb_int_async (prevpayld_usb2_s10_ib_apb_int_async),    // usb2_s10_ib_apb_int_async
  .aw_data_usb2_s10_ib_int_async (aw_data_usb2_s10_ib_int_async),    // usb2_s10_ib_int_async
  .aw_wpntr_gry_usb2_s10_ib_int_async (aw_wpntr_gry_usb2_s10_ib_int_async),    // usb2_s10_ib_int_async
  .aw_rpntr_bin_usb2_s10_ib_int_async (aw_rpntr_bin_usb2_s10_ib_int_async),    // usb2_s10_ib_int_async
  .aw_rpntr_gry_usb2_s10_ib_int_async (aw_rpntr_gry_usb2_s10_ib_int_async),    // usb2_s10_ib_int_async
  .ar_data_usb2_s10_ib_int_async (ar_data_usb2_s10_ib_int_async),    // usb2_s10_ib_int_async
  .ar_wpntr_gry_usb2_s10_ib_int_async (ar_wpntr_gry_usb2_s10_ib_int_async),    // usb2_s10_ib_int_async
  .ar_rpntr_bin_usb2_s10_ib_int_async (ar_rpntr_bin_usb2_s10_ib_int_async),    // usb2_s10_ib_int_async
  .ar_rpntr_gry_usb2_s10_ib_int_async (ar_rpntr_gry_usb2_s10_ib_int_async),    // usb2_s10_ib_int_async
  .w_data_usb2_s10_ib_int_async (w_data_usb2_s10_ib_int_async),    // usb2_s10_ib_int_async
  .w_wpntr_gry_usb2_s10_ib_int_async (w_wpntr_gry_usb2_s10_ib_int_async),    // usb2_s10_ib_int_async
  .w_rpntr_bin_usb2_s10_ib_int_async (w_rpntr_bin_usb2_s10_ib_int_async),    // usb2_s10_ib_int_async
  .w_rpntr_gry_usb2_s10_ib_int_async (w_rpntr_gry_usb2_s10_ib_int_async),    // usb2_s10_ib_int_async
  .r_data_usb2_s10_ib_int_async (r_data_usb2_s10_ib_int_async),    // usb2_s10_ib_int_async
  .r_wpntr_gry_usb2_s10_ib_int_async (r_wpntr_gry_usb2_s10_ib_int_async),    // usb2_s10_ib_int_async
  .r_rpntr_bin_usb2_s10_ib_int_async (r_rpntr_bin_usb2_s10_ib_int_async),    // usb2_s10_ib_int_async
  .r_rpntr_gry_usb2_s10_ib_int_async (r_rpntr_gry_usb2_s10_ib_int_async),    // usb2_s10_ib_int_async
  .b_data_usb2_s10_ib_int_async (b_data_usb2_s10_ib_int_async),    // usb2_s10_ib_int_async
  .b_wpntr_gry_usb2_s10_ib_int_async (b_wpntr_gry_usb2_s10_ib_int_async),    // usb2_s10_ib_int_async
  .b_rpntr_bin_usb2_s10_ib_int_async (b_rpntr_bin_usb2_s10_ib_int_async),    // usb2_s10_ib_int_async
  .b_rpntr_gry_usb2_s10_ib_int_async (b_rpntr_gry_usb2_s10_ib_int_async)    // usb2_s10_ib_int_async
);


nic400_cd_usb3_wn7_hsp_r0p11     u_cd_usb3 (
  .usb3clk              (usb3clk),    // usb3_s9
  .usb3resetn           (usb3resetn),    // usb3_s9
  .awid_usb3_s9         (awid_usb3_s9),    // usb3_s9
  .awaddr_usb3_s9       (awaddr_usb3_s9),    // usb3_s9
  .awlen_usb3_s9        (awlen_usb3_s9),    // usb3_s9
  .awsize_usb3_s9       (awsize_usb3_s9),    // usb3_s9
  .awburst_usb3_s9      (awburst_usb3_s9),    // usb3_s9
  .awlock_usb3_s9       (awlock_usb3_s9),    // usb3_s9
  .awcache_usb3_s9      (awcache_usb3_s9),    // usb3_s9
  .awprot_usb3_s9       (awprot_usb3_s9),    // usb3_s9
  .awvalid_usb3_s9      (awvalid_usb3_s9),    // usb3_s9
  .awready_usb3_s9      (awready_usb3_s9),    // usb3_s9
  .wdata_usb3_s9        (wdata_usb3_s9),    // usb3_s9
  .wstrb_usb3_s9        (wstrb_usb3_s9),    // usb3_s9
  .wlast_usb3_s9        (wlast_usb3_s9),    // usb3_s9
  .wvalid_usb3_s9       (wvalid_usb3_s9),    // usb3_s9
  .wready_usb3_s9       (wready_usb3_s9),    // usb3_s9
  .bid_usb3_s9          (bid_usb3_s9),    // usb3_s9
  .bresp_usb3_s9        (bresp_usb3_s9),    // usb3_s9
  .bvalid_usb3_s9       (bvalid_usb3_s9),    // usb3_s9
  .bready_usb3_s9       (bready_usb3_s9),    // usb3_s9
  .arid_usb3_s9         (arid_usb3_s9),    // usb3_s9
  .araddr_usb3_s9       (araddr_usb3_s9),    // usb3_s9
  .arlen_usb3_s9        (arlen_usb3_s9),    // usb3_s9
  .arsize_usb3_s9       (arsize_usb3_s9),    // usb3_s9
  .arburst_usb3_s9      (arburst_usb3_s9),    // usb3_s9
  .arlock_usb3_s9       (arlock_usb3_s9),    // usb3_s9
  .arcache_usb3_s9      (arcache_usb3_s9),    // usb3_s9
  .arprot_usb3_s9       (arprot_usb3_s9),    // usb3_s9
  .arvalid_usb3_s9      (arvalid_usb3_s9),    // usb3_s9
  .arready_usb3_s9      (arready_usb3_s9),    // usb3_s9
  .rid_usb3_s9          (rid_usb3_s9),    // usb3_s9
  .rdata_usb3_s9        (rdata_usb3_s9),    // usb3_s9
  .rresp_usb3_s9        (rresp_usb3_s9),    // usb3_s9
  .rlast_usb3_s9        (rlast_usb3_s9),    // usb3_s9
  .rvalid_usb3_s9       (rvalid_usb3_s9),    // usb3_s9
  .rready_usb3_s9       (rready_usb3_s9),    // usb3_s9
  .awuser_usb3_s9       (awuser_usb3_s9),    // usb3_s9
  .aruser_usb3_s9       (aruser_usb3_s9),    // usb3_s9
  .pack_usb3_s9_ib_apb_int_async (pack_usb3_s9_ib_apb_int_async),    // usb3_s9_ib_apb_int_async
  .preq_usb3_s9_ib_apb_int_async (preq_usb3_s9_ib_apb_int_async),    // usb3_s9_ib_apb_int_async
  .pfwdpayld_usb3_s9_ib_apb_int_async (pfwdpayld_usb3_s9_ib_apb_int_async),    // usb3_s9_ib_apb_int_async
  .prevpayld_usb3_s9_ib_apb_int_async (prevpayld_usb3_s9_ib_apb_int_async),    // usb3_s9_ib_apb_int_async
  .aw_data_usb3_s9_ib_int_async (aw_data_usb3_s9_ib_int_async),    // usb3_s9_ib_int_async
  .aw_wpntr_gry_usb3_s9_ib_int_async (aw_wpntr_gry_usb3_s9_ib_int_async),    // usb3_s9_ib_int_async
  .aw_rpntr_bin_usb3_s9_ib_int_async (aw_rpntr_bin_usb3_s9_ib_int_async),    // usb3_s9_ib_int_async
  .aw_rpntr_gry_usb3_s9_ib_int_async (aw_rpntr_gry_usb3_s9_ib_int_async),    // usb3_s9_ib_int_async
  .ar_data_usb3_s9_ib_int_async (ar_data_usb3_s9_ib_int_async),    // usb3_s9_ib_int_async
  .ar_wpntr_gry_usb3_s9_ib_int_async (ar_wpntr_gry_usb3_s9_ib_int_async),    // usb3_s9_ib_int_async
  .ar_rpntr_bin_usb3_s9_ib_int_async (ar_rpntr_bin_usb3_s9_ib_int_async),    // usb3_s9_ib_int_async
  .ar_rpntr_gry_usb3_s9_ib_int_async (ar_rpntr_gry_usb3_s9_ib_int_async),    // usb3_s9_ib_int_async
  .w_data_usb3_s9_ib_int_async (w_data_usb3_s9_ib_int_async),    // usb3_s9_ib_int_async
  .w_wpntr_gry_usb3_s9_ib_int_async (w_wpntr_gry_usb3_s9_ib_int_async),    // usb3_s9_ib_int_async
  .w_rpntr_bin_usb3_s9_ib_int_async (w_rpntr_bin_usb3_s9_ib_int_async),    // usb3_s9_ib_int_async
  .w_rpntr_gry_usb3_s9_ib_int_async (w_rpntr_gry_usb3_s9_ib_int_async),    // usb3_s9_ib_int_async
  .r_data_usb3_s9_ib_int_async (r_data_usb3_s9_ib_int_async),    // usb3_s9_ib_int_async
  .r_wpntr_gry_usb3_s9_ib_int_async (r_wpntr_gry_usb3_s9_ib_int_async),    // usb3_s9_ib_int_async
  .r_rpntr_bin_usb3_s9_ib_int_async (r_rpntr_bin_usb3_s9_ib_int_async),    // usb3_s9_ib_int_async
  .r_rpntr_gry_usb3_s9_ib_int_async (r_rpntr_gry_usb3_s9_ib_int_async),    // usb3_s9_ib_int_async
  .b_data_usb3_s9_ib_int_async (b_data_usb3_s9_ib_int_async),    // usb3_s9_ib_int_async
  .b_wpntr_gry_usb3_s9_ib_int_async (b_wpntr_gry_usb3_s9_ib_int_async),    // usb3_s9_ib_int_async
  .b_rpntr_bin_usb3_s9_ib_int_async (b_rpntr_bin_usb3_s9_ib_int_async),    // usb3_s9_ib_int_async
  .b_rpntr_gry_usb3_s9_ib_int_async (b_rpntr_gry_usb3_s9_ib_int_async)    // usb3_s9_ib_int_async
);


nic400_cd_main_r_wn7_hsp_r0p11     u_r_cd_main (
  .paddr_dma0_0_s0_ib_apb (paddr_dma0_0_s0_ib_apb),    // dma0_0_s0_ib_apb
  .pselx_dma0_0_s0_ib_apb (pselx_dma0_0_s0_ib_apb),    // dma0_0_s0_ib_apb
  .penable_dma0_0_s0_ib_apb (penable_dma0_0_s0_ib_apb),    // dma0_0_s0_ib_apb
  .pwrite_dma0_0_s0_ib_apb (pwrite_dma0_0_s0_ib_apb),    // dma0_0_s0_ib_apb
  .prdata_dma0_0_s0_ib_apb (prdata_dma0_0_s0_ib_apb),    // dma0_0_s0_ib_apb
  .pwdata_dma0_0_s0_ib_apb (pwdata_dma0_0_s0_ib_apb),    // dma0_0_s0_ib_apb
  .pready_dma0_0_s0_ib_apb (pready_dma0_0_s0_ib_apb),    // dma0_0_s0_ib_apb
  .pslverr_dma0_0_s0_ib_apb (pslverr_dma0_0_s0_ib_apb),    // dma0_0_s0_ib_apb
  .paddr_dma0_1_s1_ib_apb (paddr_dma0_1_s1_ib_apb),    // dma0_1_s1_ib_apb
  .pselx_dma0_1_s1_ib_apb (pselx_dma0_1_s1_ib_apb),    // dma0_1_s1_ib_apb
  .penable_dma0_1_s1_ib_apb (penable_dma0_1_s1_ib_apb),    // dma0_1_s1_ib_apb
  .pwrite_dma0_1_s1_ib_apb (pwrite_dma0_1_s1_ib_apb),    // dma0_1_s1_ib_apb
  .prdata_dma0_1_s1_ib_apb (prdata_dma0_1_s1_ib_apb),    // dma0_1_s1_ib_apb
  .pwdata_dma0_1_s1_ib_apb (pwdata_dma0_1_s1_ib_apb),    // dma0_1_s1_ib_apb
  .pready_dma0_1_s1_ib_apb (pready_dma0_1_s1_ib_apb),    // dma0_1_s1_ib_apb
  .pslverr_dma0_1_s1_ib_apb (pslverr_dma0_1_s1_ib_apb),    // dma0_1_s1_ib_apb
  .paddr_dma1_0_s2_ib_apb (paddr_dma1_0_s2_ib_apb),    // dma1_0_s2_ib_apb
  .pselx_dma1_0_s2_ib_apb (pselx_dma1_0_s2_ib_apb),    // dma1_0_s2_ib_apb
  .penable_dma1_0_s2_ib_apb (penable_dma1_0_s2_ib_apb),    // dma1_0_s2_ib_apb
  .pwrite_dma1_0_s2_ib_apb (pwrite_dma1_0_s2_ib_apb),    // dma1_0_s2_ib_apb
  .prdata_dma1_0_s2_ib_apb (prdata_dma1_0_s2_ib_apb),    // dma1_0_s2_ib_apb
  .pwdata_dma1_0_s2_ib_apb (pwdata_dma1_0_s2_ib_apb),    // dma1_0_s2_ib_apb
  .pready_dma1_0_s2_ib_apb (pready_dma1_0_s2_ib_apb),    // dma1_0_s2_ib_apb
  .pslverr_dma1_0_s2_ib_apb (pslverr_dma1_0_s2_ib_apb),    // dma1_0_s2_ib_apb
  .paddr_dma1_1_s3_ib_apb (paddr_dma1_1_s3_ib_apb),    // dma1_1_s3_ib_apb
  .pselx_dma1_1_s3_ib_apb (pselx_dma1_1_s3_ib_apb),    // dma1_1_s3_ib_apb
  .penable_dma1_1_s3_ib_apb (penable_dma1_1_s3_ib_apb),    // dma1_1_s3_ib_apb
  .pwrite_dma1_1_s3_ib_apb (pwrite_dma1_1_s3_ib_apb),    // dma1_1_s3_ib_apb
  .prdata_dma1_1_s3_ib_apb (prdata_dma1_1_s3_ib_apb),    // dma1_1_s3_ib_apb
  .pwdata_dma1_1_s3_ib_apb (pwdata_dma1_1_s3_ib_apb),    // dma1_1_s3_ib_apb
  .pready_dma1_1_s3_ib_apb (pready_dma1_1_s3_ib_apb),    // dma1_1_s3_ib_apb
  .pslverr_dma1_1_s3_ib_apb (pslverr_dma1_1_s3_ib_apb),    // dma1_1_s3_ib_apb
  .paddr_gmac_s13_ib_apb (paddr_gmac_s13_ib_apb),    // gmac_s13_ib_apb
  .pselx_gmac_s13_ib_apb (pselx_gmac_s13_ib_apb),    // gmac_s13_ib_apb
  .penable_gmac_s13_ib_apb (penable_gmac_s13_ib_apb),    // gmac_s13_ib_apb
  .pwrite_gmac_s13_ib_apb (pwrite_gmac_s13_ib_apb),    // gmac_s13_ib_apb
  .prdata_gmac_s13_ib_apb (prdata_gmac_s13_ib_apb),    // gmac_s13_ib_apb
  .pwdata_gmac_s13_ib_apb (pwdata_gmac_s13_ib_apb),    // gmac_s13_ib_apb
  .pready_gmac_s13_ib_apb (pready_gmac_s13_ib_apb),    // gmac_s13_ib_apb
  .pslverr_gmac_s13_ib_apb (pslverr_gmac_s13_ib_apb),    // gmac_s13_ib_apb
  .paddr_gpu2d_s8_ib_apb (paddr_gpu2d_s8_ib_apb),    // gpu2d_s8_ib_apb
  .pselx_gpu2d_s8_ib_apb (pselx_gpu2d_s8_ib_apb),    // gpu2d_s8_ib_apb
  .penable_gpu2d_s8_ib_apb (penable_gpu2d_s8_ib_apb),    // gpu2d_s8_ib_apb
  .pwrite_gpu2d_s8_ib_apb (pwrite_gpu2d_s8_ib_apb),    // gpu2d_s8_ib_apb
  .prdata_gpu2d_s8_ib_apb (prdata_gpu2d_s8_ib_apb),    // gpu2d_s8_ib_apb
  .pwdata_gpu2d_s8_ib_apb (pwdata_gpu2d_s8_ib_apb),    // gpu2d_s8_ib_apb
  .pready_gpu2d_s8_ib_apb (pready_gpu2d_s8_ib_apb),    // gpu2d_s8_ib_apb
  .pslverr_gpu2d_s8_ib_apb (pslverr_gpu2d_s8_ib_apb),    // gpu2d_s8_ib_apb
  .paddr_gpv_s15_ib_apb (paddr_gpv_s15_ib_apb),    // gpv_s15_ib_apb
  .pselx_gpv_s15_ib_apb (pselx_gpv_s15_ib_apb),    // gpv_s15_ib_apb
  .penable_gpv_s15_ib_apb (penable_gpv_s15_ib_apb),    // gpv_s15_ib_apb
  .pwrite_gpv_s15_ib_apb (pwrite_gpv_s15_ib_apb),    // gpv_s15_ib_apb
  .prdata_gpv_s15_ib_apb (prdata_gpv_s15_ib_apb),    // gpv_s15_ib_apb
  .pwdata_gpv_s15_ib_apb (pwdata_gpv_s15_ib_apb),    // gpv_s15_ib_apb
  .pready_gpv_s15_ib_apb (pready_gpv_s15_ib_apb),    // gpv_s15_ib_apb
  .pslverr_gpv_s15_ib_apb (pslverr_gpv_s15_ib_apb),    // gpv_s15_ib_apb
  .paddr_hsp2cpu_m0_ib_apb (paddr_hsp2cpu_m0_ib_apb),    // hsp2cpu_m0_ib_apb
  .pselx_hsp2cpu_m0_ib_apb (pselx_hsp2cpu_m0_ib_apb),    // hsp2cpu_m0_ib_apb
  .penable_hsp2cpu_m0_ib_apb (penable_hsp2cpu_m0_ib_apb),    // hsp2cpu_m0_ib_apb
  .pwrite_hsp2cpu_m0_ib_apb (pwrite_hsp2cpu_m0_ib_apb),    // hsp2cpu_m0_ib_apb
  .prdata_hsp2cpu_m0_ib_apb (prdata_hsp2cpu_m0_ib_apb),    // hsp2cpu_m0_ib_apb
  .pwdata_hsp2cpu_m0_ib_apb (pwdata_hsp2cpu_m0_ib_apb),    // hsp2cpu_m0_ib_apb
  .pready_hsp2cpu_m0_ib_apb (pready_hsp2cpu_m0_ib_apb),    // hsp2cpu_m0_ib_apb
  .pslverr_hsp2cpu_m0_ib_apb (pslverr_hsp2cpu_m0_ib_apb),    // hsp2cpu_m0_ib_apb
  .paddr_hsp2main_0_m1_ib_apb (paddr_hsp2main_0_m1_ib_apb),    // hsp2main_0_m1_ib_apb
  .pselx_hsp2main_0_m1_ib_apb (pselx_hsp2main_0_m1_ib_apb),    // hsp2main_0_m1_ib_apb
  .penable_hsp2main_0_m1_ib_apb (penable_hsp2main_0_m1_ib_apb),    // hsp2main_0_m1_ib_apb
  .pwrite_hsp2main_0_m1_ib_apb (pwrite_hsp2main_0_m1_ib_apb),    // hsp2main_0_m1_ib_apb
  .prdata_hsp2main_0_m1_ib_apb (prdata_hsp2main_0_m1_ib_apb),    // hsp2main_0_m1_ib_apb
  .pwdata_hsp2main_0_m1_ib_apb (pwdata_hsp2main_0_m1_ib_apb),    // hsp2main_0_m1_ib_apb
  .pready_hsp2main_0_m1_ib_apb (pready_hsp2main_0_m1_ib_apb),    // hsp2main_0_m1_ib_apb
  .pslverr_hsp2main_0_m1_ib_apb (pslverr_hsp2main_0_m1_ib_apb),    // hsp2main_0_m1_ib_apb
  .paddr_hsp2main_1_m2_ib_apb (paddr_hsp2main_1_m2_ib_apb),    // hsp2main_1_m2_ib_apb
  .pselx_hsp2main_1_m2_ib_apb (pselx_hsp2main_1_m2_ib_apb),    // hsp2main_1_m2_ib_apb
  .penable_hsp2main_1_m2_ib_apb (penable_hsp2main_1_m2_ib_apb),    // hsp2main_1_m2_ib_apb
  .pwrite_hsp2main_1_m2_ib_apb (pwrite_hsp2main_1_m2_ib_apb),    // hsp2main_1_m2_ib_apb
  .prdata_hsp2main_1_m2_ib_apb (prdata_hsp2main_1_m2_ib_apb),    // hsp2main_1_m2_ib_apb
  .pwdata_hsp2main_1_m2_ib_apb (pwdata_hsp2main_1_m2_ib_apb),    // hsp2main_1_m2_ib_apb
  .pready_hsp2main_1_m2_ib_apb (pready_hsp2main_1_m2_ib_apb),    // hsp2main_1_m2_ib_apb
  .pslverr_hsp2main_1_m2_ib_apb (pslverr_hsp2main_1_m2_ib_apb),    // hsp2main_1_m2_ib_apb
  .a_data_hsp_gpv_ib1_int (a_data_hsp_gpv_ib1_int),    // hsp_gpv_ib1_int
  .a_valid_hsp_gpv_ib1_int (a_valid_hsp_gpv_ib1_int),    // hsp_gpv_ib1_int
  .a_ready_hsp_gpv_ib1_int (a_ready_hsp_gpv_ib1_int),    // hsp_gpv_ib1_int
  .w_data_hsp_gpv_ib1_int (w_data_hsp_gpv_ib1_int),    // hsp_gpv_ib1_int
  .w_valid_hsp_gpv_ib1_int (w_valid_hsp_gpv_ib1_int),    // hsp_gpv_ib1_int
  .w_ready_hsp_gpv_ib1_int (w_ready_hsp_gpv_ib1_int),    // hsp_gpv_ib1_int
  .d_data_hsp_gpv_ib1_int (d_data_hsp_gpv_ib1_int),    // hsp_gpv_ib1_int
  .d_valid_hsp_gpv_ib1_int (d_valid_hsp_gpv_ib1_int),    // hsp_gpv_ib1_int
  .d_ready_hsp_gpv_ib1_int (d_ready_hsp_gpv_ib1_int),    // hsp_gpv_ib1_int
  .rsb_data_main_ml_m   (rsb_data_main_ml_m),    // main_ml_m
  .rsb_wptr_main_ml_m   (rsb_wptr_main_ml_m),    // main_ml_m
  .rsb_rptr_main_ml_m   (rsb_rptr_main_ml_m),    // main_ml_m
  .rsb_bin_rptr_main_ml_m (rsb_bin_rptr_main_ml_m),    // main_ml_m
  .rsb_data_main_ml_s   (rsb_data_main_ml_s),    // main_ml_s
  .rsb_wptr_main_ml_s   (rsb_wptr_main_ml_s),    // main_ml_s
  .rsb_rptr_main_ml_s   (rsb_rptr_main_ml_s),    // main_ml_s
  .rsb_bin_rptr_main_ml_s (rsb_bin_rptr_main_ml_s),    // main_ml_s
  .rsb_data_main_sl_m   (rsb_data_main_sl_m),    // main_sl_m
  .rsb_wptr_main_sl_m   (rsb_wptr_main_sl_m),    // main_sl_m
  .rsb_rptr_main_sl_m   (rsb_rptr_main_sl_m),    // main_sl_m
  .rsb_bin_rptr_main_sl_m (rsb_bin_rptr_main_sl_m),    // main_sl_m
  .rsb_data_main_sl_s   (rsb_data_main_sl_s),    // main_sl_s
  .rsb_wptr_main_sl_s   (rsb_wptr_main_sl_s),    // main_sl_s
  .rsb_rptr_main_sl_s   (rsb_rptr_main_sl_s),    // main_sl_s
  .rsb_bin_rptr_main_sl_s (rsb_bin_rptr_main_sl_s),    // main_sl_s
  .paddr_sd0_s12_ib_apb (paddr_sd0_s12_ib_apb),    // sd0_s12_ib_apb
  .pselx_sd0_s12_ib_apb (pselx_sd0_s12_ib_apb),    // sd0_s12_ib_apb
  .penable_sd0_s12_ib_apb (penable_sd0_s12_ib_apb),    // sd0_s12_ib_apb
  .pwrite_sd0_s12_ib_apb (pwrite_sd0_s12_ib_apb),    // sd0_s12_ib_apb
  .prdata_sd0_s12_ib_apb (prdata_sd0_s12_ib_apb),    // sd0_s12_ib_apb
  .pwdata_sd0_s12_ib_apb (pwdata_sd0_s12_ib_apb),    // sd0_s12_ib_apb
  .pready_sd0_s12_ib_apb (pready_sd0_s12_ib_apb),    // sd0_s12_ib_apb
  .pslverr_sd0_s12_ib_apb (pslverr_sd0_s12_ib_apb),    // sd0_s12_ib_apb
  .paddr_sd1_s11_ib_apb (paddr_sd1_s11_ib_apb),    // sd1_s11_ib_apb
  .pselx_sd1_s11_ib_apb (pselx_sd1_s11_ib_apb),    // sd1_s11_ib_apb
  .penable_sd1_s11_ib_apb (penable_sd1_s11_ib_apb),    // sd1_s11_ib_apb
  .pwrite_sd1_s11_ib_apb (pwrite_sd1_s11_ib_apb),    // sd1_s11_ib_apb
  .prdata_sd1_s11_ib_apb (prdata_sd1_s11_ib_apb),    // sd1_s11_ib_apb
  .pwdata_sd1_s11_ib_apb (pwdata_sd1_s11_ib_apb),    // sd1_s11_ib_apb
  .pready_sd1_s11_ib_apb (pready_sd1_s11_ib_apb),    // sd1_s11_ib_apb
  .pslverr_sd1_s11_ib_apb (pslverr_sd1_s11_ib_apb),    // sd1_s11_ib_apb
  .paddr_usb2_s10_ib_apb (paddr_usb2_s10_ib_apb),    // usb2_s10_ib_apb
  .pselx_usb2_s10_ib_apb (pselx_usb2_s10_ib_apb),    // usb2_s10_ib_apb
  .penable_usb2_s10_ib_apb (penable_usb2_s10_ib_apb),    // usb2_s10_ib_apb
  .pwrite_usb2_s10_ib_apb (pwrite_usb2_s10_ib_apb),    // usb2_s10_ib_apb
  .prdata_usb2_s10_ib_apb (prdata_usb2_s10_ib_apb),    // usb2_s10_ib_apb
  .pwdata_usb2_s10_ib_apb (pwdata_usb2_s10_ib_apb),    // usb2_s10_ib_apb
  .pready_usb2_s10_ib_apb (pready_usb2_s10_ib_apb),    // usb2_s10_ib_apb
  .pslverr_usb2_s10_ib_apb (pslverr_usb2_s10_ib_apb),    // usb2_s10_ib_apb
  .mainclk_r            (mainclk_r),    // usb3_s9_ib_apb
  .mainresetn_r         (mainresetn_r),    // usb3_s9_ib_apb
  .paddr_usb3_s9_ib_apb (paddr_usb3_s9_ib_apb),    // usb3_s9_ib_apb
  .pselx_usb3_s9_ib_apb (pselx_usb3_s9_ib_apb),    // usb3_s9_ib_apb
  .penable_usb3_s9_ib_apb (penable_usb3_s9_ib_apb),    // usb3_s9_ib_apb
  .pwrite_usb3_s9_ib_apb (pwrite_usb3_s9_ib_apb),    // usb3_s9_ib_apb
  .prdata_usb3_s9_ib_apb (prdata_usb3_s9_ib_apb),    // usb3_s9_ib_apb
  .pwdata_usb3_s9_ib_apb (pwdata_usb3_s9_ib_apb),    // usb3_s9_ib_apb
  .pready_usb3_s9_ib_apb (pready_usb3_s9_ib_apb),    // usb3_s9_ib_apb
  .pslverr_usb3_s9_ib_apb (pslverr_usb3_s9_ib_apb)    // usb3_s9_ib_apb
);


nic400_rsb_connections_wn7_hsp_r0p11     u_rsb_conns (
  .rsb_data_main_master_m (rsb_data_main_ml_s),    // main_master_m
  .rsb_wptr_main_master_m (rsb_wptr_main_ml_s),    // main_master_m
  .rsb_rptr_main_master_m (rsb_rptr_main_ml_s),    // main_master_m
  .rsb_b_rptr_main_master_m (rsb_bin_rptr_main_ml_s),    // main_master_m
  .rsb_data_main_master_s (rsb_data_main_ml_m),    // main_master_s
  .rsb_wptr_main_master_s (rsb_wptr_main_ml_m),    // main_master_s
  .rsb_rptr_main_master_s (rsb_rptr_main_ml_m),    // main_master_s
  .rsb_b_rptr_main_master_s (rsb_bin_rptr_main_ml_m),    // main_master_s
  .rsb_data_main_slave_m (rsb_data_main_sl_s),    // main_slave_m
  .rsb_wptr_main_slave_m (rsb_wptr_main_sl_s),    // main_slave_m
  .rsb_rptr_main_slave_m (rsb_rptr_main_sl_s),    // main_slave_m
  .rsb_b_rptr_main_slave_m (rsb_bin_rptr_main_sl_s),    // main_slave_m
  .rsb_data_main_slave_s (rsb_data_main_sl_m),    // main_slave_s
  .rsb_wptr_main_slave_s (rsb_wptr_main_sl_m),    // main_slave_s
  .rsb_rptr_main_slave_s (rsb_rptr_main_sl_m),    // main_slave_s
  .rsb_b_rptr_main_slave_s (rsb_bin_rptr_main_sl_m)    // main_slave_s
);



endmodule
