// ===- HIRLoopReversal.cpp - Implement HIR Loop Reversal Transformation -===//
//
// Copyright (C) 2015-2016 Intel Corporation. All rights reserved.
//
// The information and source code contained herein is the exclusive
// property of Intel Corporation and may not be disclosed, examined
// or reproduced in whole or in part without explicit written authorization
// from the company.
//
//===---------------------------------------------------------------------===//
// HIR Loop Reversal Example
//
// [ORIGINAL]                       [AFTER REVERSAL]
//
// for(i=0; i<=4; ++i){             for(i=0; i<=4; ++i){
//   A[100-i] = 0;                    A[96+i] = 0;
// }                                }
//
//===---------------------------------------------------------------------===//
//
// This file implements HIR Loop Reversal Transformation.
//
// Available options:
// -hir-loop-reversal:          Perform HIR Loop Reversal
// -disable-hir-loop-reversal:  Flag to Disable/Bypass HIR Loop Reversal
//
//
// [Analysis]
// Preliminary Checks on Loop:
// - no multiple exits;
// - loop is normalized;
// - no IV in loop's UpperBound;
// - Neither firstChild nor lastChild can be a nullptr;
// - List of Nonos (within the loop's body):
//     -no call,
//     -no goto,
//     -no jump,
//     -no label;
//
// 1.Collection:
//   Collect on the given loop and check if there is any suitable CE/DDRef
//   candidates to reverse.
//
// 2.Legality:
//   Check if the loop is legal after reversal.
//
// 3.Profitability:
//   Check if the loop is profitable for reversal.
//
// [Transformation]
// See the example given above.
//
// 4. Calling Utility API to reverse a loop from any transformation.
// [Code Sample]
//  bool LoopIsReversible = HIRLoopTransformUtils::isHIRLoopReverible(
//      Lp,   // INPUT + OUTPUT: a given loop
//      HDDA, // INPUT: HIR DDAnalysis
//      HSRA, // INPUT: HIRSafeReductionAnalysis
//      HLS,  // INPUT: Existing HIRLoopStatitics
//      true  // INPUT: Control Profit Tests using Reverser's profit model
//      );
//
// if (LoopIsReversible) {
//   DEBUG(dbgs() << "Loop is Reversible\n");
// } else {
//   DEBUG(dbgs() << "Loop is Not Reversible\n");
// }
//
// //Revere the loop if it is reversible
// if (LoopIsReversible) {
//   HIRLoopTransformUtils::doHIRLoopReversal(
//          Lp,   // INPUT + OUTPUT: a given loop
//          HDDA, // INPUT: HIR DDAnalysis
//          HSRA, // INPUT: HIRSafeReductionAnalysis
//          HLS   // INPUT: Existing HIRLoopStatitics
//          );
// }
//
//
// TODO
// 1. Support #pragma REVERSE_LOOP
// 2. Allow simple forward gotos in the same iteration
// 3.
//
#include "llvm/ADT/Statistic.h"
#include "llvm/IR/Function.h"
#include "llvm/IR/LLVMContext.h"
#include "llvm/Pass.h"
#include "llvm/Support/CommandLine.h"
#include "llvm/Support/Debug.h"
#include "llvm/Support/raw_ostream.h"

#include "llvm/Analysis/Intel_LoopAnalysis/HIRFramework.h"
#include "llvm/Analysis/Intel_LoopAnalysis/HIRSafeReductionAnalysis.h"
#include "llvm/Transforms/Intel_LoopTransforms/HIRLoopReversal.h"
#include "llvm/Transforms/Intel_LoopTransforms/HIRTransformPass.h"
#include "llvm/Transforms/Intel_LoopTransforms/Passes.h"
#include "llvm/Transforms/Intel_LoopTransforms/Utils/CanonExprUtils.h"
#include "llvm/Transforms/Intel_LoopTransforms/Utils/DDRefUtils.h"
#include "llvm/Transforms/Intel_LoopTransforms/Utils/HIRInvalidationUtils.h"
#include "llvm/Transforms/Intel_LoopTransforms/Utils/HIRLoopTransformUtils.h"
#include "llvm/Transforms/Intel_LoopTransforms/Utils/HLNodeUtils.h"

#define DEBUG_TYPE "hir-loop-reversal"

using namespace llvm;
using namespace llvm::loopopt;
using namespace llvm::loopopt::reversal;

// Command-line options

// Debug flag:  disable the HIR Loop Reversal: default is OFF
static cl::opt<bool> DisableHIRLoopReversal(
    "disable-hir-loop-reversal", cl::init(false), cl::Hidden,
    cl::desc("Disable HIR Loop Reversal Transformation"));

// Statistical Counter(s):
STATISTIC(HIRLoopReversalAnalyzed, "Number of HIR Loop Analyzed for Reversal");
STATISTIC(HIRLoopReversalTriggered, "Number of HIR Loop Reversal Triggered");

// Predefined Constants, use as default values
const unsigned DefaultReadWeight = 1;         // default Weight for a Read is 1
const unsigned DefaultWriteWeight = 2;        // default Weight for a Write is 2
const unsigned DefaultShortTripThreshold = 4; // default short trip threshold

///\brief Collect all suitable MarkedCanonExprs on MemRef type of DDRef
struct HIRLoopReversal::MarkedCECollector final : public HLNodeVisitorBase {
  SmallVectorImpl<MarkedCanonExpr> &CEVAP; // Vector of MarkedCE collected
  const HLLoop *Lp;                        // HLLoop*
  unsigned LoopLevel;                      // Current Loop Level
  HIRLoopReversal *HLR;                    // The HIRLoopReversal Pass*
  bool AbortCollector;                     // Flag to abort MCE Collection
  bool HasNegIVExpr;                       // any Negative IV Expression?

public:
  explicit MarkedCECollector(
      SmallVectorImpl<MarkedCanonExpr> &InitMCEV, // Vector of MCE
      HLLoop *InitLp, unsigned InitLevel, HIRLoopReversal *HLR)
      : CEVAP(InitMCEV), Lp(InitLp), LoopLevel(InitLevel), HLR(HLR),
        AbortCollector(false), HasNegIVExpr(false) {
    assert((LoopLevel <= MaxLoopNestLevel) && "LoopLevel is out of bound\n");
    assert(Lp && "Loop can't be a null ptr\n");
    assert(HLR && "HIRLoopReversal can't be a null ptr\n");
  }

  // Getter: any premature abort?
  bool getCollectionAborted(void) const { return AbortCollector; }

  void visit(HLDDNode *Node) {
    // MarkedCE collection stage
    for (auto I = Node->op_ddref_begin(), E = Node->op_ddref_end(); I != E;
         ++I) {
      checkAndCollectMCE(*I, Node);
    }
  }

  // No processing needed for Goto, Label and HLNode types;
  void visit(HLGoto *Goto){};
  void visit(HLLabel *Label){};
  void visit(HLNode *Node) {
    llvm_unreachable(
        "visit(HLNode *) - Node not supported for HIR Loop Reversal.\n");
  }
  void postVisit(HLNode *Node) {}

  // Early BailOut: once AbortCollector is true
  bool isDone() const override { return AbortCollector; }

  // has any negative IVExpr seen by the collector?
  bool hasNegIVExpr(void) const { return HasNegIVExpr; }

  // Since the BaseCE CAN'T have any IV (with matching loop level), we
  // don't bother to collect from the base.
  // We only collect the CE from the Subs section if it hasIV(LoopLevel).
  //
  void checkAndCollectMCE(RegDDRef *RegDD, HLDDNode *ImmedParent);
};

// Check each RegDDRef*. If suitable, collect it.
// During collection, we analyze the CE and
// - identify if it has a negative IV Expr
// - compute its CalculatedWeight
//     CE           CalculatedWeight
//     C * IV:      C
//     C * B * IV:  C * B (min or max value)
//
void HIRLoopReversal::MarkedCECollector::checkAndCollectMCE(
    RegDDRef *RegDD, HLDDNode *ImmedParent) {
  // 0.Setup
  assert(RegDD && "RegDDRef* can't be null\n");
  unsigned Dimension = 1; // Dimension begins from 1, in sync with iterator I

#ifndef NDEBUG
  // Debug Printer
  formatted_raw_ostream FOS(dbgs());
#endif

  // 1. Collect MCEs over the Subs part only
  for (auto I = RegDD->canon_begin(), E = RegDD->canon_end(); I != E;
       ++I, ++Dimension) {
    bool HasIV = false;
    CanonExpr *CE = (*I);
    assert(CE && "checkAndCollectMCE(.) -- CanonExpr* can't be null\n");

    // See the CE we are checking
    // DEBUG(FOS << "Checking: "; CE->print(FOS); FOS << "\n";);

    // 2. Check if the current CE has an IV on the matching loop level
    if (CE->hasIV(LoopLevel)) {
      HasIV = true;
    }

    // Skip the rest for the current iteration:
    // if a CE has no IV, it can't be collected!
    if (!HasIV) {
      continue;
    }

    // 3. Check if the current CE has a ValidBlobIndex
    // If so, check if we can get its CalculatedWeight.
    // E.g. C + IVConst * IVBlob * iv:
    // A CalculatedWeight = IVConst * IVBlobMinMaxVal
    //
    int64_t IVConstCoeff = 0, BlobVal = 1, CalculatedWeight = 0;
    unsigned IVIndex = 0;
    CE->getIVCoeff(LoopLevel, &IVIndex, &IVConstCoeff);

    // 3.1 IV has NO blob, CalculatedWeight = IVConst
    if (IVIndex == InvalidBlobIndex) {
      CalculatedWeight = IVConstCoeff;
    }
    // 3.2 IV with blob and
    // If IV has a valid blob, decide IV-Blob's sign
    else if (ImmedParent->getHLNodeUtils().isKnownPositiveOrNegative(
                 IVIndex, ImmedParent, BlobVal)) {
      CalculatedWeight = IVConstCoeff * BlobVal;
    }
    // 3.3 Error: IVExpr without known sign, abort collection!
    else {
      AbortCollector = true;
      return;
    }

    assert(CalculatedWeight && "CalculatedWeight can't be 0\n");

    // Decide HasNegIVExpr flag
    if (CalculatedWeight < 0) {
      HasNegIVExpr = true;
    }

    // 5. If control can reach here, it is good to collect.

    // Examine the CE we are collecting
    // DEBUG(FOS << "Collect: "; CE->print(FOS); FOS << "\n";);

    uint64_t Stride = 1;     // Stride defaults to 1
    if (RegDD->isMemRef()) { // Non-uniform Stride is only available on MemRef
                             // DDRef
      Stride = RegDD->getDimensionStride(Dimension);
    }

    // Collect the MCE
    CEVAP.push_back(MarkedCanonExpr(CE, Stride, RegDD, CalculatedWeight));
  }
  // end_for: I

  // Done collection
}

char HIRLoopReversal::ID = 0;

// HIRLoopReversal Pass Registration
INITIALIZE_PASS_BEGIN(HIRLoopReversal, "hir-loop-reversal", "HIR Loop Reversal",
                      false, false)
INITIALIZE_PASS_DEPENDENCY(HIRFramework)
INITIALIZE_PASS_DEPENDENCY(HIRDDAnalysis)
INITIALIZE_PASS_DEPENDENCY(HIRSafeReductionAnalysis)
INITIALIZE_PASS_DEPENDENCY(HIRLoopStatistics)
INITIALIZE_PASS_END(HIRLoopReversal, "hir-loop-reversal", "HIR Loop Reversal",
                    false, false)

// HIRLOOPReversal Pass's Global Creator
FunctionPass *llvm::createHIRLoopReversalPass() {
  return new HIRLoopReversal();
}

// Analyze Data-Dependence for the given Loop, for Reversal
struct HIRLoopReversal::AnalyzeDDInfo final : public HLNodeVisitorBase {
  DDGraph &DDG;         // DDGraph
  const HLLoop *Lp;           // The Loop
  HIRLoopReversal *HLR; // The HIRLoopReversal Pass*, will call its isLegal(.)
  bool AbortCollector;  // Flat to abort the current collection process
  unsigned LoopLevel;   // loop's level

  explicit AnalyzeDDInfo(DDGraph &DDGraphRef, const HLLoop *InitLoopPtr,
                         HIRLoopReversal *InitHLR, unsigned InitLoopLevel)
      : DDG(DDGraphRef), Lp(InitLoopPtr), HLR(InitHLR), AbortCollector(false),
        LoopLevel(InitLoopLevel) {
    assert(Lp && "AnalyzeDDInfo(.) -- Lp can't be null\n");
    assert(HLR && "AnalyzeDDInfo(.) -- HLR can't be null\n");
  }

  void visit(const HLNode *Node) {}

  bool isDone() const override { return AbortCollector; }

  // Any premature abort?
  bool getCollectionAborted(void) const { return AbortCollector; }

  void visit(const HLDDNode *DDNode);

  void postVisit(const HLNode *Node) {}
};

// Do Legal Test on
//
// 1. HLInst* for HIR LoopReversal and Do SafeReduction Test:
// if (Lval is TempLiveOut and !isSafeReduction) then
//   Abort Collection
//
// 2. Regular Reversal Legal Test
//
void HIRLoopReversal::AnalyzeDDInfo::visit(const HLDDNode *DDNode) {
  // 0.Sanity
  assert(DDNode && "DDNode can't be null\n");

  // Examine the current HLInst
  // DEBUG(DDNode->dump(););

  // 1. Support for HLInst*
  if (const HLInst *Inst = dyn_cast<HLInst>(DDNode)) {
    // Ignore SafeReduction!
    if (HLR->HSRA->isSafeReduction(Inst)) {
      return;
    }

    // Do LiveOut Temp test only if Lval exists
    // Note: a call may have a null Lval
    const RegDDRef *LRef = Inst->getLvalDDRef();
    if (LRef && Lp->isLiveOut(LRef->getSymbase())) {
      // Abort collection if IsLoopLiveOut && !SafeReduction hold
      AbortCollector = true;
      return;
    }
  }

  // 2. Iterate over each DDRef
  for (auto It = DDNode->op_ddref_begin(), ItE = DDNode->op_ddref_end();
       It != ItE; ++It) {
    // Iterate over each outgoing edge:
    for (auto II = DDG.outgoing_edges_begin(*It),
              EE = DDG.outgoing_edges_end(*It);
         II != EE; ++II) {

      // Examine the DDEdge:
      const DDEdge *Edge = (*II);
      // DEBUG(Edge->print(dbgs()););

      // 1.Ignore any edge if its sink is out of the current loop
      if (!(DDNode->getHLNodeUtils().contains(
              Lp, Edge->getSink()->getHLDDNode()))) {
        continue;
      }

      // 2. Check Current DV is legal to reverse
      const DirectionVector &DV = Edge->getDV();
      // DEBUG(DV.print(dbgs(), true));

      // Abort Collection if invalid!
      if (!HLR->isLegal(DV, LoopLevel)) {
        AbortCollector = true;
        return;
      }
    }
    // end loop: out-going edge
  }
}

// *** HIRLoopReversal Pass's Implementation ***

/// \brief Default constructor of HIRLoopReversal
HIRLoopReversal::HIRLoopReversal(void) : HIRTransformPass(ID) {
  initializeHIRLoopReversalPass(*PassRegistry::getPassRegistry());
}

/// \brief Add all needed analysis passes.
void HIRLoopReversal::getAnalysisUsage(AnalysisUsage &AU) const {
  AU.addRequiredTransitive<HIRFramework>();
  AU.addRequiredTransitive<HIRDDAnalysis>();
  AU.addRequiredTransitive<HIRSafeReductionAnalysis>();
  AU.addRequiredTransitive<HIRLoopStatistics>();
  AU.setPreservesAll();
}

///\brief A dedicated routine to handle all command-line arguments
bool HIRLoopReversal::handleCmdlineArgs(Function &F) {
  // 1. Skip the Pass if DisableHIRLoopReversal flag is enabled
  // or
  // support opt-bisect via skipFunction() call
  if (DisableHIRLoopReversal || skipFunction(F)) {
    DEBUG(dbgs() << "HIR Loop Reversal Transformation Disabled or Skipped\n");
    return false;
  }

  // 2. Done
  return true;
}

// main entry of the HIRLoopReversal FunctionPass
bool HIRLoopReversal::runOnFunction(Function &F) {
  // 0. Sanity+Setup

  // process Function-level cmdline argument(s)
  bool CmdLineOptions = handleCmdlineArgs(F);
  if (!CmdLineOptions) {
    return false;
  }

  DEBUG(dbgs() << "HIR LoopReversal on Function : " << F.getName() << "\n");

  // Obtain/Setup Analysis Result(s)
  auto HIRF = &getAnalysis<HIRFramework>();
  HDDA = &getAnalysis<HIRDDAnalysis>();
  HSRA = &getAnalysis<HIRSafeReductionAnalysis>();
  HLS = &getAnalysis<HIRLoopStatistics>();

  // Gather ALL Innermost Loops as Candidates, use 64 increment
  SmallVector<HLLoop *, 64> CandidateLoops;
  HIRF->getHLNodeUtils().gatherInnermostLoops(CandidateLoops);
  // DEBUG(dbgs() << " # Innermost Loops: " << CandidateLoops.size()
  // <<"\n");
  if (CandidateLoops.empty()) {
    return false;
  }

  // TODO:
  // Re-Build DDA on demand if needed

  // 1.Iterate Over Each Candidate Loop
  for (auto &Lp : CandidateLoops) {

    // 2. Check the loop's suitability for reversal
    bool SuitableLoop =
        isReversible(Lp, *HDDA, *HSRA, *HLS,
                     true, // always do profit test when running as a pass
                     true, // always do legal test when running as a pass
                     false // short-circuit off when running as a pass
                     );

    // Update HIRLoopReversalAnalyzed Statistical Counter
    HIRLoopReversalAnalyzed++;

    // 3. *** Do HIR Loop Reversal Transformation if suitable ***
    // 3.1 Skip the loop if it is not suitable
    if (!SuitableLoop) {
      continue;
    }

    // 3.2 Reverse the loop
    bool LoopIsReversed = doHIRReversalTransform(Lp);

    // 3.3 Update Loops-Reversal-Triggered Counter
    if (LoopIsReversed) {
      HIRLoopReversalTriggered++;
    }
  }
  // end: for loop on I

  // 4.Cleanup and Return
  CandidateLoops.clear();
  return false;
}

/// \brief Do Quick Preliminary Checks on the given loop and decide whether
/// there is a chance for successful reversal.
//
// The following preliminary conditions are currently checked:
// - Multiple exits;
// - Normalized Loop;
// - UBCE Related Checks:
//  . getDenominator is 1;
//  . can convert to StandaloneBlob;
//  . filter off any loop with very small trip count;
// - Neither firstChild nor lastChild can be null;
// - Run a statistics on Loop and check it contains no: goto/jmp/lablel;
// - Filter off any loop with very small trip count;
//
bool HIRLoopReversal::doLoopPreliminaryChecks(const HLLoop *Lp) {
  // 0.Sanity
  assert(Lp && "HIRLoopReversal::doLoopPreliminaryChecks(const HLLoop *) "
               "assert failed");

  // 1. No multiple-exit loop or unknown loops
  if (!Lp->isDo()) {
    return false;
  }

  // 2. No non-normalized loop
  // (Expect the reversal candidates to be a normalized loop)
  if (!Lp->isNormalized()) {
    return false;
  }

  // 3. Checks on UBCE and related
  const CanonExpr *UBCE = Lp->getUpperCanonExpr();

  // 3.1 UBCE's Denominator must be 1
  if (!(UBCE->getDenominator() == 1)) {
    return false;
  }

  // 3.2 UBCE can be converted to StandAloneBlob
  if (!UBCE->canConvertToStandAloneBlob()) {
    return false;
  }

  // 3.3 Filter off any loop with constant trip count below the given
  // threshold
  uint64_t TripCount = 0;
  if (Lp->isConstTripLoop(&TripCount)) {
    if (TripCount < DefaultShortTripThreshold) {
      return false;
    }
  }

  // 4. Loop has valid children
  if (!Lp->hasChildren()) {
    return false;
  }

  // 5. Do a LoopStatistics Collection and test for
  // - No function call
  // - No label
  // - No goto
  const LoopStatistics &LS = HLS->getSelfLoopStatistics(Lp);

  // DEBUG(LS.dump(););
  if (LS.hasCalls() || LS.hasGotos() || LS.hasLabels()) {
    return false;
  }

  // Done, return Good!
  return true;
}

// Do a loop Collection on MCEs and make sure the collection is not aborted.
bool HIRLoopReversal::doCollection(HLLoop *Lp) {
  // 0.Sanity
  assert(Lp && "HIRLoopReversal::doCollection(HLLoop *): Lp can't be null\n");

  // 1. Do a loop collection on MCEs
  MarkedCECollector MCEC(MCEAV, Lp, LoopLevel, this);
  Lp->getHLNodeUtils().visitRange(MCEC, Lp->getFirstChild(),
                                  Lp->getLastChild());

  // 2. Check if Collection aborts prematurely
  bool MCECollectionAbortion = MCEC.getCollectionAborted();
  if (MCECollectionAbortion) {
    DEBUG(dbgs() << "Reversal: Loop MCE collection failed\n";);
    return false;
  }

  // See all MCEs collected
  // DEBUG(::dump(MCEAV, StringRef("All Collected MCEs:")););

  // 3. Save a flag into HIRReversal pass if there is any NegIVExpr from
  // collection.
  // Essentially, it is part of the profit test model, because for the
  // loop
  // for (..) {
  //  ..
  //  A[i] = i;
  //  ..
  //}
  // It is legal to reverse, but may not be profitable afterward.
  // That decision should be from profit test.
  // Keep it as a quick bypass over the heavy-duty weight
  // accumulation work in profit analysis.
  HasNegIVExpr = MCEC.hasNegIVExpr();

  // 4. Done
  return true;
}

// Profitability Analysis for HIR Loop Reversal
//
// *** ALGORITHM SCRATCH ***
// For each collected MCE:
// 1. Accumulate Weights for PositiveIVs into PositiveWeight
// 2. Accumulate Weights for NegativeIVs into NegativeWeight
// 3. Decision: return (AccumulatedNegIVs > AccumulatedPosIVs)
//
bool HIRLoopReversal::isProfitable(const HLLoop *Lp) {
  // 0. Sanity
  assert(Lp && "HIRLoopReversal::isProfitable(.) assert: Loop can't be NULL\n");

  // 1. Quick Test on the IVConstCoeff:
  // Must have AT LEAST 1 Neg IVExpr among all MCEs collected
  if (!HasNegIVExpr) {
    return false;
  }

  // 2. Accumulate weights over each Neg-IV CEs and Pos-IV CE
  unsigned AccumuWeightNegIVs = 0, AccumuWeightPosIVs = 0, Weight = 0;
  for (auto &MCE : MCEAV) {
    // Skip non-MemRef MCEs in profit analysis
    if (!MCE.isMemRef()) {
      continue;
    }

    // DEBUG(MCE.dump());

    // 2.1 Get relevant info
    bool IsWrite = MCE.isWrite();
    uint64_t Stride = MCE.getStride();

    // 2.2 Use a different weight, differentiate between a Write and Read
    IsWrite ? (Weight = DefaultWriteWeight) : (Weight = DefaultReadWeight);

    // 2.2 Check Simulated Weight if IV-Expr's sign is known:
    int64_t CalculatedWeight = MCE.getCalculatedWeight();

    // 2.4 Accumulate Weight on Positive or Negative IVs
    // Use scaled integer math to replace expensive floating-point math
    if (CalculatedWeight > 0) {
      AccumuWeightPosIVs += (1000 / (CalculatedWeight * Stride)) * Weight;
    } else {
      AccumuWeightNegIVs += (1000 / ((-CalculatedWeight) * Stride)) * Weight;
    }
  }
  // end_for: MCE

  // Examine the values of AccumuWeightNegIVs and AccumuWeightPosIVs:
  DEBUG(dbgs() << "  AccumuWeightNegIVs :" << AccumuWeightNegIVs << "  "
               << "  AccumuWeightPosIVs :" << AccumuWeightPosIVs << "  "
               << "\n");

  // 3. Decision: true if negative IVs have higher weight
  return (AccumuWeightNegIVs > AccumuWeightPosIVs);
}

/* ------------------------------------------------------------------- */
// Legality Tests for HIR Loop Reversal: is it legal to do Loop Reversal?
// Launch legal test for each DV in the loop.
//
/* ------------------------------------------------------------------- */
bool HIRLoopReversal::isLegal(const HLLoop *Lp) {
  // 0. Sanity Check/Setup;
  assert(Lp &&
         "HIRLoopReversal::isLegal(.) assert fired: Loop can't be NULL\n");
  // DEBUG(dbgs() << "Current Loop: \n"; Lp->dump(););

  // Get DDGraph
  DDGraph DDG = HDDA->getGraph(Lp, false);
  // DEBUG(dbgs() << "Dump the Full DDGraph:\n"; DDG.dump(););

  // Force to have HIR SafeReductionAnalysis results ready
  //(need it in AnalyzeDDInfo)
  HSRA->computeSafeReductionChains(Lp);

  // 1. Analyze all DVs from the Loop
  // Note: legality test is inside AnalyzeDDInfo, no DV is ever saved!
  AnalyzeDDInfo ADDI(DDG, Lp, this, LoopLevel);
  Lp->getHLNodeUtils().visitRange(ADDI, Lp->child_begin(), Lp->child_end());

  // 2. Check DDInfoAnalysis's early abortion
  bool CollectionAborted = ADDI.getCollectionAborted();
  if (CollectionAborted) {
    // Legality Test fails if there is at least 1 invalid DV!
    return false;
  }

  // 3.Done, all good!
  return true;
}

/* ------------------------------------------------------------------- */
// Legality Tests for HIR Loop Reversal: is it legal to do Loop Reversal?
//
// For each DV in the Candidate Loop:
// (1) legal if the DV on last level is (=);
// Otherwise;
//
// (2) Scan each level: left -> right
// if DV on current level is (<) or (>), Return true;
// if DV on current level is (=), continue scan;
//
/* ------------------------------------------------------------------- */
bool HIRLoopReversal::isLegal(const DirectionVector &DV, unsigned Level) {
  // 0.Setup;
  // DEBUG(DV.print(dbgs(), true););

  // 1. Case1: true if the DV at the given level is DVKind::EQ
  if (DV[Level - 1] == DVKind::EQ) {
    return true;
  }

  // 2. Case2: true if the DV at any previous level is DVKind::LT or
  // DVKind::GT
  // DVKind::LT:  001
  // DVKind::GT : 100
  // LT | GT :    101 <=> Either LT or GT <=> DVKind::NE
  // DVKind::EQ : 010
  for (unsigned Lvl = 1; Lvl <= Level - 1; ++Lvl) {
    if ((DV[Lvl - 1] & DVKind::EQ) == DVKind::NONE) {
      return true;
    }
  }

  // 3.Default Case: fail-through as false
  return false;
}

/// \brief setup context
//
// Actions:
// 1. ClearWorkingSet memory
// 2. Setup LoopLevel
// 3. Setup existing analysis result
//
void HIRLoopReversal::setupBeforeTests(HLLoop *Lp, HIRDDAnalysis &DDA,
                                       HIRSafeReductionAnalysis &SRA,
                                       HIRLoopStatistics &LS) {
  // 0. Sanity Check/Setup;
  assert(Lp && "HIRLoopReversal::setupBeforeTests(.): Loop can't be null\n");

  // DEBUG(dbgs() << "Current Loop: \n"; Lp->dump(););
  clearWorkingSetMemory();

  // Show The Current Loop
  // DEBUG(Lp->dump(););
  LoopLevel = Lp->getNestingLevel();

  // Obtain/Setup Analysis Result(s)
  HDDA = &DDA;
  HSRA = &SRA;
  HLS = &LS;
}

/// \brief Conduct necessary HIR-Loop-Reversal Tests and decide whether the
/// given loop is suitable for reversal.
//
// Note:
// 1. Please do NOT change the order of the tests in isReversible().
//    The tests are arranged in the order of increasing expensiveness.
//
// 2. This function has been extended (with flags) to support both called by a
//    normal pass and called through utility APIs.
//
bool HIRLoopReversal::isReversible(HLLoop *Lp, HIRDDAnalysis &DDA,
                                   HIRSafeReductionAnalysis &SRA,
                                   HIRLoopStatistics &LS, bool DoProfitTest,
                                   bool DoLegalTest,
                                   bool DoShortCircuitUtilityAPI) {
  // 0. Sanity Check/Setup;
  assert(Lp && "HIRLoopReversal::isReversible(.) : Loop can't be a nullptr\n");

  setupBeforeTests(Lp, DDA, SRA, LS);

  // 1. Do Preliminary Check on a loop, aim for early/rapid bail out
  if (!DoShortCircuitUtilityAPI) {
    // normal path: normal call to doLoopPreliminaryChecks()
    if (!doLoopPreliminaryChecks(Lp)) {
      DEBUG(dbgs() << "Reversal: Loop Preliminary Checks failed\n";);
      return false;
    }
  } else {
    // Utility-API path: call doLoopPreliminaryChecks() under assert()
    assert(doLoopPreliminaryChecks(Lp) &&
           "Loop Reversal Preliminary Test failed\n");
  }

  // 2. Do collection and check result
  //(must do, can't control by a parameter)
  if (!doCollection(Lp)) {
    DEBUG(dbgs() << "Reversal: collection failed\n");
    return false;
  }

  // 3. Check Profitability
  //(can be controlled by DoProfitTest)
  if (DoProfitTest && !isProfitable(Lp)) {
    DEBUG(dbgs() << "Reversal: Loop Profitability Test failed\n");
    return false;
  }

  // 4. Check Legality
  //(can be controlled by DoLegalTest)
  if (!DoShortCircuitUtilityAPI) {
    // normal path: normal call to isLegal()
    if (DoLegalTest && !isLegal(Lp)) {
      DEBUG(dbgs() << "Reversal: Loop Legality Test failed\n");
      return false;
    }
  } else {
    // Utility-API path: call isLegal() under assert()
    assert(isLegal(Lp) && "Loop Reversal Legal Test failed\n");
  }

  // 5. If ALL tests pass, the loop is suitable to reverse.
  return true;
}

// HIR Loop Reversal Transformation
// === Update Each MarkedCanonExpr ===
//
// [FROM]
// IV in CE: Ci*Bi*IV + Blob + C0
// IV' = UB-IV  (LB = 0)
//
// [TO]
// IV' in CE: Ci*Bi*(IV') + Blob + C0
//
// E.g.
// CE: 100 + (-1)*iv;
// IV': 4-iv
// After: 100 + (-1) *(4-iv)
//    =  100 + (-4 + iv)
//    =   96 + iv
//
// ** Detailed Steps: For-each MCE in Collection ***
//
// 1. Create CE' = -IV;
// 2. Update CE' = UB - IV;
// 3. CanonExprUtil::replaceIVWithCE(CE');
// 4. Call to RegDD.makeConsistent();
// 5. Mark the loop has changed, request HIR CodeGen support
//
bool HIRLoopReversal::doHIRReversalTransform(HLLoop *Lp) {
  // Sanity Checks and Setup;
  assert(Lp && "HIRLoopReversal::doHIRReversalTransform(.) assert "
               "fired: Loop cannot be NULL\n");

  // 1.Setup
  // Note: Since the loop is normalized, LB is always 0. No need for LB.

  // 1.1 Get Loop's UpperBound (UB)
  CanonExpr *UBCE = Lp->getUpperCanonExpr();
  auto &CEU = UBCE->getCanonExprUtils();

  // DEBUG(::dump(UBCE, "Loop's UpperBound (UB) CE:"););
  // DEBUG(dbgs() << "UBCEDenom: " << UBCE->getDenominator() << "\n");

  //=== 2 Do Loop Reversal Transformation for each MarkedCE  ===
  // For-each MCE in Collection:
  //  1. Create CE' = -IV;
  //  2. Update CE' = UB - IV;
  //  3. CanonExprUtil::replaceIVWithCE(CE');
  //  4. Call to RegDD.makeConsistent();
  //=== ---------------------------------------------------- ===

  // For each MCE in the MCEAV collection
  for (auto &MCE : MCEAV) {
    // DEBUG(dbgs() << " MCE: "; MCE.dump());

    // 2.0 Setup
    CanonExpr *CE = MCE.getCE();

    // 2.1 Build CE' = -IV on the matching LoopLevel
    CanonExpr *CEPrime = CEU.createExtCanonExpr(
        CE->getSrcType(), CE->getDestType(), CE->isSExt());
    CEPrime->setIVCoeff(LoopLevel, InvalidBlobIndex, -1);

    // 2.2 Check if CE is merge-able with UBCE
    bool MergeableCase = CanonExprUtils::mergeable(CE, UBCE, true);

    // Handle merge-able case: Merge directly
    if (MergeableCase) {
      // 2.3 Update: CE' = UB - IV; (LB is always 0)
      CEPrime = CEU.add(CEPrime, UBCE, true);
      assert(CEPrime && "CanonExprUtils::add(.) failed on UBCE\n ");
      // DEBUG(::dump(CEPrime, "CEPrime, Expect: CE' = UB - IV"));

      // 2.4 Replace original IV with CE' = UB - IV;
      // DEBUG(::dump(CE, "CE [BEFORE replaceIVByCanonExpr(.)]\n"););
      bool ReplaceIVByCE =
          CEU.replaceIVByCanonExpr(CE, LoopLevel, CEPrime, true);
      (void)ReplaceIVByCE;
      assert(ReplaceIVByCE && "replaceIVByCanonExpr(.) failed\n");
      // DEBUG(::dump(CE, "CE [AFTER replaceIVByCanonExpr(.)]\n"););
    }
    // handle StandaloneBlob Case (not merge-able case)
    else {
      // 2.5 Cast UBCE for StandaloneBlog form;
      DEBUG(auto T0 = CEPrime->getSrcType(); auto T1 = UBCE->getSrcType();
            dbgs() << "CEPrime->getSrcType(): "; T0->print(dbgs());
            dbgs() << "  "
                   << "UBCE->getSrcType(): ";
            T1->print(dbgs()); dbgs() << "\n";);

      // Make a UBCE clone, work ONLY with the clone for the rest of
      // this
      // section!
      CanonExpr *UBCEClone = UBCE->clone();
      // DEBUG(::dump(UBCEClone, "UBCEClone [BEFORE]: "));

      bool CastToStandaloneBlob = false;
      if (CEPrime->getSrcType() != UBCE->getSrcType()) {
        CastToStandaloneBlob =
            UBCEClone->castStandAloneBlob(CE->getSrcType(), false);
      } else {
        // assert(0 && "Expect different Src Types\n");
        // Bring the next line back if the above assert fires!
        CastToStandaloneBlob = UBCEClone->convertToStandAloneBlob();
      }

      // DEBUG(::dump(UBCEClone, "UBCEClone [AFTER]: "));
      // Note: the CastToStandaloneBlob is may NOT necessarily return
      // true,
      // and
      // it is not an error if not!
      // assert(CastToStandaloneBlob &&
      //      "Expect castToStandAloneBlob() to be always succeed\n");
      (void)CastToStandaloneBlob;

      // 2.6 Build: CE' = UBCEClone - iv;
      CEPrime = CEU.add(CEPrime, UBCEClone, true);
      assert(CEPrime && "CanonExprUtils::add(.) failed on UBCE\n ");
      // DEBUG(::dump(CEPrime, "Expect: CE' = UB - iv"));

      // 2.7 Replace CE's original IV with the CE' = UB - IV;
      bool ReplaceIVByCE =
          CEU.replaceIVByCanonExpr(CE, LoopLevel, CEPrime, true);
      assert(ReplaceIVByCE && "replaceIVByCanonExpr(.) failed\n");
      (void)ReplaceIVByCE;
      // DEBUG(::dump(CE, "CE After replaceIVByCanonExpr(.)\n"););

      // 2.8 Cleanup: remove UBCEClone
      CEU.destroy(UBCEClone);
    }

    // 3. Make the corresponding RegDDRef consistent with the new CE
    const SmallVector<const RegDDRef *, 3> AuxRefs = {Lp->getUpperDDRef()};
    RegDDRef *MemRef = MCE.getDDRef();
    MemRef->makeConsistent(&AuxRefs, Lp->getNestingLevel() - 1);
  }
  // end_loop: MCE

  // 4. Mark the loop has been changed, request CodeGen support
  assert(Lp->getParentRegion() && " Loop does not have a parent region\n");
  Lp->getParentRegion()->setGenCode();
  // Invalidate the loop's body
  // (with HIRLoopStatistics and HIRSafeReduction analysis passes preserved)
  HIRInvalidationUtils::invalidateBody<HIRLoopStatistics,
                                       HIRSafeReductionAnalysis>(Lp);

  // 5.Return Loop Reversal Result
  //-true:  successfully reversed
  //-false: fail to reverse
  return true;
}

// \brief Clear per-iteration working-set memory
void HIRLoopReversal::clearWorkingSetMemory(void) {
  MCEAV.clear();
  HasNegIVExpr = false;
}

// Free any memory allocated while HIRLoopReversal is running
void HIRLoopReversal::releaseMemory(void) { clearWorkingSetMemory(); }
