{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1539130084194 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1539130084194 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 09 19:08:04 2018 " "Processing started: Tue Oct 09 19:08:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1539130084194 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539130084194 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539130084194 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1539130084852 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1539130084852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_bench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_bench " "Found entity 1: test_bench" {  } { { "test_bench.sv" "" { Text "E:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/test_bench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539130094135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539130094135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "E:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539130094167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539130094167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_adder.sv 4 4 " "Found 4 design units, including 4 entities, in source file ripple_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_1 " "Found entity 1: add_1" {  } { { "ripple_adder.sv" "" { Text "E:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/ripple_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539130094213 ""} { "Info" "ISGN_ENTITY_NAME" "2 ripple_adder " "Found entity 2: ripple_adder" {  } { { "ripple_adder.sv" "" { Text "E:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/ripple_adder.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539130094213 ""} { "Info" "ISGN_ENTITY_NAME" "3 four_bit_ra " "Found entity 3: four_bit_ra" {  } { { "ripple_adder.sv" "" { Text "E:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/ripple_adder.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539130094213 ""} { "Info" "ISGN_ENTITY_NAME" "4 full_adder " "Found entity 4: full_adder" {  } { { "ripple_adder.sv" "" { Text "E:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/ripple_adder.sv" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539130094213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539130094213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_16 " "Found entity 1: reg_16" {  } { { "reg.sv" "" { Text "E:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539130094245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539130094245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "E:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539130094276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539130094276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "test_memory.sv" "" { Text "E:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/test_memory.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539130094291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539130094291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_2.sv 1 0 " "Found 1 design units, including 0 entities, in source file slc3_2.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "SLC3_2.sv" "" { Text "E:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/SLC3_2.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539130094325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539130094325 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "slc3.sv(92) " "Verilog HDL Module Instantiation warning at slc3.sv(92): ignored dangling comma in List of Port Connections" {  } { { "slc3.sv" "" { Text "E:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 92 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1539130094356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "slc3.sv" "" { Text "E:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539130094371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539130094371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_contents.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_contents.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_parser " "Found entity 1: memory_parser" {  } { { "memory_contents.sv" "" { Text "E:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/memory_contents.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539130094403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539130094403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Mem2IO.sv" "" { Text "E:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/Mem2IO.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539130094434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539130094434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab6_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_toplevel " "Found entity 1: lab6_toplevel" {  } { { "lab6_toplevel.sv" "" { Text "E:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539130094465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539130094465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "ISDU.sv" "" { Text "E:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/ISDU.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539130094481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539130094481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 selector " "Found entity 1: selector" {  } { { "mux.sv" "" { Text "E:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539130094527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539130094527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwise_andder.sv 1 1 " "Found 1 design units, including 1 entities, in source file bitwise_andder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitwise_andder " "Found entity 1: bitwise_andder" {  } { { "bitwise_andder.sv" "" { Text "E:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/bitwise_andder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539130094590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539130094590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calc.sv 1 1 " "Found 1 design units, including 1 entities, in source file calc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 calc " "Found entity 1: calc" {  } { { "calc.sv" "" { Text "E:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/calc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539130094637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539130094637 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ST_Load_En slc3.sv(77) " "Verilog HDL Implicit Net warning at slc3.sv(77): created implicit net for \"ST_Load_En\"" {  } { { "slc3.sv" "" { Text "E:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539130094637 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "imm slc3.sv(97) " "Verilog HDL Implicit Net warning at slc3.sv(97): created implicit net for \"imm\"" {  } { { "slc3.sv" "" { Text "E:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539130094637 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab6_toplevel " "Elaborating entity \"lab6_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1539130094933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slc3 slc3:my_slc " "Elaborating entity \"slc3\" for hierarchy \"slc3:my_slc\"" {  } { { "lab6_toplevel.sv" "my_slc" { Text "E:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539130095261 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MIO_EN slc3.sv(45) " "Verilog HDL or VHDL warning at slc3.sv(45): object \"MIO_EN\" assigned a value but never read" {  } { { "slc3.sv" "" { Text "E:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1539130095261 "|lab6_toplevel|slc3:my_slc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Calc_Result slc3.sv(129) " "Verilog HDL or VHDL warning at slc3.sv(129): object \"Calc_Result\" assigned a value but never read" {  } { { "slc3.sv" "" { Text "E:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1539130095261 "|lab6_toplevel|slc3:my_slc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 slc3.sv(97) " "Verilog HDL assignment warning at slc3.sv(97): truncated value with size 16 to match size of target (1)" {  } { { "slc3.sv" "" { Text "E:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1539130095261 "|lab6_toplevel|slc3:my_slc"}
{ "Error" "EVRFX_SV_TYPES_CANT_BE_ASSIGNED" "packed array unpacked array types do not match slc3.sv(135) " "SystemVerilog error at slc3.sv(135): packed array type cannot be assigned to unpacked array type - types do not match" {  } { { "slc3.sv" "" { Text "E:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 135 0 0 } }  } 0 10928 "SystemVerilog error at %4!s!: %1!s! type cannot be assigned to %2!s! type - %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1539130095261 ""}
{ "Error" "EVRFX_SV_1071_UNCONVERTED" "Result slc3.sv(135) " "SystemVerilog error at slc3.sv(135): can't pass value from formal output Result to actual with incompatible type" {  } { { "slc3.sv" "" { Text "E:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 135 0 0 } }  } 0 10715 "SystemVerilog error at %2!s!: can't pass value from formal output %1!s! to actual with incompatible type" 0 0 "Analysis & Synthesis" 0 -1 1539130095261 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "slc3:my_slc " "Can't elaborate user hierarchy \"slc3:my_slc\"" {  } { { "lab6_toplevel.sv" "my_slc" { Text "E:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 20 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539130095261 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "575 " "Peak virtual memory: 575 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1539130097185 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 09 19:08:17 2018 " "Processing ended: Tue Oct 09 19:08:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1539130097185 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1539130097185 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1539130097185 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1539130097185 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1539130097920 ""}
