

================================================================
== Vitis HLS Report for 'attention'
================================================================
* Date:           Tue May 27 19:57:04 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls_test
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.929 ns|     0.40 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      110|      110|  0.367 us|  0.367 us|  111|  111|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%qk_scaled_exp_loc = alloca i64 1"   --->   Operation 11 'alloca' 'qk_scaled_exp_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%qk_scaled_exp_1_loc = alloca i64 1"   --->   Operation 12 'alloca' 'qk_scaled_exp_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%qk_scaled_exp_2_loc = alloca i64 1"   --->   Operation 13 'alloca' 'qk_scaled_exp_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%qk_scaled_exp_3_loc = alloca i64 1"   --->   Operation 14 'alloca' 'qk_scaled_exp_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%qk_scaled_loc = alloca i64 1"   --->   Operation 15 'alloca' 'qk_scaled_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%qk_scaled_1_loc = alloca i64 1"   --->   Operation 16 'alloca' 'qk_scaled_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%qk_scaled_2_loc = alloca i64 1"   --->   Operation 17 'alloca' 'qk_scaled_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%qk_scaled_3_loc = alloca i64 1"   --->   Operation 18 'alloca' 'qk_scaled_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%qk_91_loc = alloca i64 1"   --->   Operation 19 'alloca' 'qk_91_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%qk_102_loc = alloca i64 1"   --->   Operation 20 'alloca' 'qk_102_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%qk_113_loc = alloca i64 1"   --->   Operation 21 'alloca' 'qk_113_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%qk_124_loc = alloca i64 1"   --->   Operation 22 'alloca' 'qk_124_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%k_t = alloca i64 1" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:20]   --->   Operation 23 'alloca' 'k_t' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln0 = call void @attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2, i32 %k, i32 %k_t"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 1.34>
ST_2 : Operation 25 [1/2] (1.34ns)   --->   "%call_ln0 = call void @attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2, i32 %k, i32 %k_t"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 1.34> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln0 = call void @attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3, i32 %q, i32 %k_t, i32 %qk_124_loc, i32 %qk_113_loc, i32 %qk_102_loc, i32 %qk_91_loc"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln0 = call void @attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3, i32 %q, i32 %k_t, i32 %qk_124_loc, i32 %qk_113_loc, i32 %qk_102_loc, i32 %qk_91_loc"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 2.61>
ST_5 : Operation 28 [1/1] (1.00ns)   --->   "%d_k_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %d_k"   --->   Operation 28 'read' 'd_k_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%qk_124_loc_load = load i32 %qk_124_loc"   --->   Operation 29 'load' 'qk_124_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%qk_113_loc_load = load i32 %qk_113_loc"   --->   Operation 30 'load' 'qk_113_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%qk_102_loc_load = load i32 %qk_102_loc"   --->   Operation 31 'load' 'qk_102_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%qk_91_loc_load = load i32 %qk_91_loc"   --->   Operation 32 'load' 'qk_91_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [2/2] (1.61ns)   --->   "%call_ln0 = call void @attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2, i32 %qk_102_loc_load, i32 %qk_91_loc_load, i32 %qk_124_loc_load, i32 %qk_113_loc_load, i32 %d_k_read, i32 %qk_scaled_3_loc, i32 %qk_scaled_2_loc, i32 %qk_scaled_1_loc, i32 %qk_scaled_loc"   --->   Operation 33 'call' 'call_ln0' <Predicate = true> <Delay = 1.61> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.69>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%v_addr = getelementptr i32 %v, i64 0, i64 0"   --->   Operation 34 'getelementptr' 'v_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%v_addr_1 = getelementptr i32 %v, i64 0, i64 3"   --->   Operation 35 'getelementptr' 'v_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/2] (0.00ns)   --->   "%call_ln0 = call void @attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2, i32 %qk_102_loc_load, i32 %qk_91_loc_load, i32 %qk_124_loc_load, i32 %qk_113_loc_load, i32 %d_k_read, i32 %qk_scaled_3_loc, i32 %qk_scaled_2_loc, i32 %qk_scaled_1_loc, i32 %qk_scaled_loc"   --->   Operation 36 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 37 [2/2] (0.69ns)   --->   "%v_load = load i3 %v_addr"   --->   Operation 37 'load' 'v_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 38 [2/2] (0.69ns)   --->   "%v_load_1 = load i3 %v_addr_1"   --->   Operation 38 'load' 'v_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 7 <SV = 6> <Delay = 0.69>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%v_addr_2 = getelementptr i32 %v, i64 0, i64 1"   --->   Operation 39 'getelementptr' 'v_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%v_addr_3 = getelementptr i32 %v, i64 0, i64 4"   --->   Operation 40 'getelementptr' 'v_addr_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%qk_scaled_3_loc_load = load i32 %qk_scaled_3_loc"   --->   Operation 41 'load' 'qk_scaled_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%qk_scaled_2_loc_load = load i32 %qk_scaled_2_loc"   --->   Operation 42 'load' 'qk_scaled_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%qk_scaled_1_loc_load = load i32 %qk_scaled_1_loc"   --->   Operation 43 'load' 'qk_scaled_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%qk_scaled_loc_load = load i32 %qk_scaled_loc"   --->   Operation 44 'load' 'qk_scaled_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [2/2] (0.45ns)   --->   "%call_ln0 = call void @attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4, i32 %qk_scaled_1_loc_load, i32 %qk_scaled_loc_load, i32 %qk_scaled_3_loc_load, i32 %qk_scaled_2_loc_load, i32 %qk_scaled_exp_3_loc, i32 %qk_scaled_exp_2_loc, i32 %qk_scaled_exp_1_loc, i32 %qk_scaled_exp_loc"   --->   Operation 45 'call' 'call_ln0' <Predicate = true> <Delay = 0.45> <CoreType = "Generic">   --->   Generic Core
ST_7 : Operation 46 [1/2] ( I:0.69ns O:0.69ns )   --->   "%v_load = load i3 %v_addr"   --->   Operation 46 'load' 'v_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 47 [1/2] ( I:0.69ns O:0.69ns )   --->   "%v_load_1 = load i3 %v_addr_1"   --->   Operation 47 'load' 'v_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 48 [2/2] (0.69ns)   --->   "%v_load_2 = load i3 %v_addr_2"   --->   Operation 48 'load' 'v_load_2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 49 [2/2] (0.69ns)   --->   "%v_load_3 = load i3 %v_addr_3"   --->   Operation 49 'load' 'v_load_3' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 8 <SV = 7> <Delay = 0.69>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%v_addr_4 = getelementptr i32 %v, i64 0, i64 2"   --->   Operation 50 'getelementptr' 'v_addr_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%v_addr_5 = getelementptr i32 %v, i64 0, i64 5"   --->   Operation 51 'getelementptr' 'v_addr_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/2] (0.00ns)   --->   "%call_ln0 = call void @attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4, i32 %qk_scaled_1_loc_load, i32 %qk_scaled_loc_load, i32 %qk_scaled_3_loc_load, i32 %qk_scaled_2_loc_load, i32 %qk_scaled_exp_3_loc, i32 %qk_scaled_exp_2_loc, i32 %qk_scaled_exp_1_loc, i32 %qk_scaled_exp_loc"   --->   Operation 52 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_8 : Operation 53 [1/2] ( I:0.69ns O:0.69ns )   --->   "%v_load_2 = load i3 %v_addr_2"   --->   Operation 53 'load' 'v_load_2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_8 : Operation 54 [1/2] ( I:0.69ns O:0.69ns )   --->   "%v_load_3 = load i3 %v_addr_3"   --->   Operation 54 'load' 'v_load_3' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_8 : Operation 55 [2/2] (0.69ns)   --->   "%v_load_4 = load i3 %v_addr_4"   --->   Operation 55 'load' 'v_load_4' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_8 : Operation 56 [2/2] (0.69ns)   --->   "%v_load_5 = load i3 %v_addr_5"   --->   Operation 56 'load' 'v_load_5' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 9 <SV = 8> <Delay = 0.69>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%qk_scaled_exp_3_loc_load = load i32 %qk_scaled_exp_3_loc"   --->   Operation 57 'load' 'qk_scaled_exp_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%qk_scaled_exp_2_loc_load = load i32 %qk_scaled_exp_2_loc"   --->   Operation 58 'load' 'qk_scaled_exp_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%qk_scaled_exp_1_loc_load = load i32 %qk_scaled_exp_1_loc"   --->   Operation 59 'load' 'qk_scaled_exp_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%qk_scaled_exp_loc_load = load i32 %qk_scaled_exp_loc"   --->   Operation 60 'load' 'qk_scaled_exp_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [1/2] ( I:0.69ns O:0.69ns )   --->   "%v_load_4 = load i3 %v_addr_4"   --->   Operation 61 'load' 'v_load_4' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_9 : Operation 62 [1/2] ( I:0.69ns O:0.69ns )   --->   "%v_load_5 = load i3 %v_addr_5"   --->   Operation 62 'load' 'v_load_5' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_9 : Operation 63 [2/2] (0.00ns)   --->   "%call_ln0 = call void @attention_Pipeline_VITIS_LOOP_8_1, i32 %out_r, i32 %qk_scaled_exp_2_loc_load, i32 %qk_scaled_exp_loc_load, i32 %qk_scaled_exp_3_loc_load, i32 %qk_scaled_exp_1_loc_load, i32 %v_load, i32 %v_load_1, i32 %v_load_2, i32 %v_load_3, i32 %v_load_4, i32 %v_load_5"   --->   Operation 63 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:6]   --->   Operation 64 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln6 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:6]   --->   Operation 65 'specinterface' 'specinterface_ln6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_r"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %q, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %q"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %k, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %k"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %d_k"   --->   Operation 74 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %d_k, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %d_k, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/2] (0.00ns)   --->   "%call_ln0 = call void @attention_Pipeline_VITIS_LOOP_8_1, i32 %out_r, i32 %qk_scaled_exp_2_loc_load, i32 %qk_scaled_exp_loc_load, i32 %qk_scaled_exp_3_loc_load, i32 %qk_scaled_exp_1_loc_load, i32 %v_load, i32 %v_load_1, i32 %v_load_2, i32 %v_load_3, i32 %v_load_4, i32 %v_load_5"   --->   Operation 78 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%ret_ln37 = ret" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:37]   --->   Operation 79 'ret' 'ret_ln37' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.400ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 1.346ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2' [40]  (1.346 ns)

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 2.619ns
The critical path consists of the following:
	wire read operation ('d_k_read') on port 'd_k' [6]  (1.000 ns)
	'call' operation 0 bit ('call_ln0') to 'attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2' [46]  (1.619 ns)

 <State 6>: 0.699ns
The critical path consists of the following:
	'getelementptr' operation 3 bit ('v_addr') [19]  (0.000 ns)
	'load' operation 32 bit ('v_load') on array 'v' [56]  (0.699 ns)

 <State 7>: 0.699ns
The critical path consists of the following:
	'load' operation 32 bit ('v_load') on array 'v' [56]  (0.699 ns)

 <State 8>: 0.699ns
The critical path consists of the following:
	'load' operation 32 bit ('v_load_2') on array 'v' [58]  (0.699 ns)

 <State 9>: 0.699ns
The critical path consists of the following:
	'load' operation 32 bit ('v_load_4') on array 'v' [60]  (0.699 ns)

 <State 10>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
