** Name: SymmetricalOpAmp60

.MACRO SymmetricalOpAmp60 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias sourceNmos sourceNmos nmos4 L=4e-6 W=13e-6
mDiodeTransistorNmos2 inOutputStageBiasComplementarySecondStage inOutputStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=2e-6 W=15e-6
mDiodeTransistorPmos3 inTransconductanceComplementarySecondStage inTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=1e-6 W=213e-6
mDiodeTransistorPmos4 outFirstStage outFirstStage sourcePmos sourcePmos pmos4 L=1e-6 W=213e-6
mDiodeTransistorPmos5 outVoltageBiasXXpXX0 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=8e-6 W=9e-6
mNormalTransistorNmos6 inSourceStageBiasComplementarySecondStage inOutputStageBiasComplementarySecondStage StageBiasComplementarySecondStageYinner StageBiasComplementarySecondStageYinner nmos4 L=2e-6 W=96e-6
mNormalTransistorNmos7 inTransconductanceComplementarySecondStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=6e-6 W=491e-6
mNormalTransistorNmos8 out inOutputStageBiasComplementarySecondStage SecondStageYinnerStageBias SecondStageYinnerStageBias nmos4 L=2e-6 W=96e-6
mNormalTransistorNmos9 outFirstStage in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=6e-6 W=491e-6
mNormalTransistorNmos10 outVoltageBiasXXpXX0 ibias sourceNmos sourceNmos nmos4 L=4e-6 W=11e-6
mNormalTransistorNmos11 FirstStageYinnerStageBias ibias sourceNmos sourceNmos nmos4 L=4e-6 W=600e-6
mNormalTransistorNmos12 FirstStageYsourceTransconductance inOutputStageBiasComplementarySecondStage FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=2e-6 W=108e-6
mNormalTransistorNmos13 SecondStageYinnerStageBias inSourceStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=2e-6 W=63e-6
mNormalTransistorNmos14 StageBiasComplementarySecondStageYinner inSourceStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=2e-6 W=63e-6
mNormalTransistorPmos15 inOutputStageBiasComplementarySecondStage outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=8e-6 W=180e-6
mNormalTransistorPmos16 inSourceStageBiasComplementarySecondStage inTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=1e-6 W=200e-6
mNormalTransistorPmos17 out outFirstStage sourcePmos sourcePmos pmos4 L=1e-6 W=200e-6
Capacitor1 out sourceNmos 10e-12
.EOM SymmetricalOpAmp60

** Expected Performance Values: 
** Gain: 51 dB
** Power consumption: 5.45301 mW
** Area: 11608 (mu_m)^2
** Transit frequency: 37.6211 MHz
** Transit frequency with error factor: 37.6213 MHz
** Slew rate: 43.7839 V/mu_s
** Phase margin: 71.0468Â°
** CMRR: 102 dB
** negPSRR: 97 dB
** posPSRR: 51 dB
** VoutMax: 4.75 V
** VoutMin: 0.520001 V
** VcmMax: 4.59001 V
** VcmMin: 1.5 V


** Expected Currents: 
** NormalTransistorNmos: 8.48801 muA
** NormalTransistorPmos: -168.666 muA
** DiodeTransistorPmos: -231.505 muA
** DiodeTransistorPmos: -231.505 muA
** NormalTransistorNmos: 463.01 muA
** NormalTransistorNmos: 463.009 muA
** NormalTransistorNmos: 231.506 muA
** NormalTransistorNmos: 231.506 muA
** NormalTransistorNmos: 220.248 muA
** NormalTransistorNmos: 220.247 muA
** NormalTransistorPmos: -220.247 muA
** NormalTransistorNmos: 220.248 muA
** NormalTransistorNmos: 220.247 muA
** NormalTransistorPmos: -220.247 muA
** DiodeTransistorNmos: 168.667 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorPmos: -8.48899 muA


** Expected Voltages: 
** ibias: 0.595001  V
** in1: 2.5  V
** in2: 2.5  V
** inOutputStageBiasComplementarySecondStage: 0.923001  V
** inSourceStageBiasComplementarySecondStage: 0.691001  V
** inTransconductanceComplementarySecondStage: 4.18901  V
** out: 2.5  V
** outFirstStage: 4.18901  V
** outVoltageBiasXXpXX0: 3.78601  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerStageBias: 0.201001  V
** sourceTransconductance: 1.91201  V
** innerStageBias: 0.286001  V
** inner: 0.286001  V


.END