### User Profile

<!--
**luojw-dwr/luojw-dwr** is a ✨ _special_ ✨ repository because its `README.md` (this file) appears on your GitHub profile.
-->

<img align="right" src="https://github-readme-stats.vercel.app/api?username=luojw-dwr&show_icons=true&icon_color=0xffffff&bg_color=0xffffff&hide_title=true" />

This is Jianwen Luo from ShanghaiTech University.
- I'm currently working on both using and designing HLS (High-Level Synthesis).
- I used to design on FPGA in Verilog and Chisel3.
- I'm interested in fancy stuffs like mathematics ...
- and type systems and programming languages.
