

================================================================
== Vitis HLS Report for 'conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K'
================================================================
* Date:           Sat Mar 18 13:34:18 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.925 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1845|     1845|  18.450 us|  18.450 us|  1845|  1845|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- INIT_I_INIT_J_INIT_K  |     1843|     1843|         5|          1|          1|  1840|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.33>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 8 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten13"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %k"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i11 %indvar_flatten13" [conv_7x7.cpp:31]   --->   Operation 19 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.88ns)   --->   "%icmp_ln31 = icmp_eq  i11 %indvar_flatten13_load, i11 1840" [conv_7x7.cpp:31]   --->   Operation 21 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.63ns)   --->   "%add_ln31_1 = add i11 %indvar_flatten13_load, i11 1" [conv_7x7.cpp:31]   --->   Operation 22 'add' 'add_ln31_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %for.inc16, void %for.body39.preheader.exitStub" [conv_7x7.cpp:31]   --->   Operation 23 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [conv_7x7.cpp:33]   --->   Operation 24 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_load = load i3 %i" [conv_7x7.cpp:31]   --->   Operation 25 'load' 'i_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.65ns)   --->   "%add_ln31 = add i3 %i_load, i3 1" [conv_7x7.cpp:31]   --->   Operation 26 'add' 'add_ln31' <Predicate = (!icmp_ln31)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.77ns)   --->   "%icmp_ln33 = icmp_eq  i10 %indvar_flatten_load, i10 460" [conv_7x7.cpp:33]   --->   Operation 27 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln31)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.98ns)   --->   "%select_ln31_1 = select i1 %icmp_ln33, i3 %add_ln31, i3 %i_load" [conv_7x7.cpp:31]   --->   Operation 28 'select' 'select_ln31_1' <Predicate = (!icmp_ln31)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i3 %select_ln31_1" [conv_7x7.cpp:36]   --->   Operation 29 'zext' 'zext_ln36' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 30 [3/3] (1.05ns) (grouped into DSP with root node add_ln36)   --->   "%mul_ln36 = mul i8 %zext_ln36, i8 23" [conv_7x7.cpp:36]   --->   Operation 30 'mul' 'mul_ln36' <Predicate = (!icmp_ln31)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 31 [1/1] (1.73ns)   --->   "%add_ln33_1 = add i10 %indvar_flatten_load, i10 1" [conv_7x7.cpp:33]   --->   Operation 31 'add' 'add_ln33_1' <Predicate = (!icmp_ln31)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.68ns)   --->   "%select_ln33_2 = select i1 %icmp_ln33, i10 1, i10 %add_ln33_1" [conv_7x7.cpp:33]   --->   Operation 32 'select' 'select_ln33_2' <Predicate = (!icmp_ln31)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln35 = store i11 %add_ln31_1, i11 %indvar_flatten13" [conv_7x7.cpp:35]   --->   Operation 33 'store' 'store_ln35' <Predicate = (!icmp_ln31)> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln35 = store i3 %select_ln31_1, i3 %i" [conv_7x7.cpp:35]   --->   Operation 34 'store' 'store_ln35' <Predicate = (!icmp_ln31)> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln35 = store i10 %select_ln33_2, i10 %indvar_flatten" [conv_7x7.cpp:35]   --->   Operation 35 'store' 'store_ln35' <Predicate = (!icmp_ln31)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.92>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%k_load = load i5 %k" [conv_7x7.cpp:35]   --->   Operation 36 'load' 'k_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [conv_7x7.cpp:31]   --->   Operation 37 'load' 'j_load' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.21ns)   --->   "%select_ln31 = select i1 %icmp_ln33, i5 0, i5 %j_load" [conv_7x7.cpp:31]   --->   Operation 38 'select' 'select_ln31' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [2/3] (1.05ns) (grouped into DSP with root node add_ln36)   --->   "%mul_ln36 = mul i8 %zext_ln36, i8 23" [conv_7x7.cpp:36]   --->   Operation 39 'mul' 'mul_ln36' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node and_ln31)   --->   "%xor_ln31 = xor i1 %icmp_ln33, i1 1" [conv_7x7.cpp:31]   --->   Operation 40 'xor' 'xor_ln31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.36ns)   --->   "%icmp_ln35 = icmp_eq  i5 %k_load, i5 20" [conv_7x7.cpp:35]   --->   Operation 41 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln31 = and i1 %icmp_ln35, i1 %xor_ln31" [conv_7x7.cpp:31]   --->   Operation 42 'and' 'and_ln31' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.78ns)   --->   "%add_ln33 = add i5 %select_ln31, i5 1" [conv_7x7.cpp:33]   --->   Operation 43 'add' 'add_ln33' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln33)   --->   "%or_ln33 = or i1 %and_ln31, i1 %icmp_ln33" [conv_7x7.cpp:33]   --->   Operation 44 'or' 'or_ln33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln33 = select i1 %or_ln33, i5 0, i5 %k_load" [conv_7x7.cpp:33]   --->   Operation 45 'select' 'select_ln33' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.21ns)   --->   "%select_ln33_1 = select i1 %and_ln31, i5 %add_ln33, i5 %select_ln31" [conv_7x7.cpp:33]   --->   Operation 46 'select' 'select_ln33_1' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.78ns)   --->   "%add_ln35 = add i5 %select_ln33, i5 1" [conv_7x7.cpp:35]   --->   Operation 47 'add' 'add_ln35' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln35 = store i5 %select_ln33_1, i5 %j" [conv_7x7.cpp:35]   --->   Operation 48 'store' 'store_ln35' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln35 = store i5 %add_ln35, i5 %k" [conv_7x7.cpp:35]   --->   Operation 49 'store' 'store_ln35' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 2.10>
ST_3 : Operation 50 [1/3] (0.00ns) (grouped into DSP with root node add_ln36)   --->   "%mul_ln36 = mul i8 %zext_ln36, i8 23" [conv_7x7.cpp:36]   --->   Operation 50 'mul' 'mul_ln36' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i5 %select_ln33_1" [conv_7x7.cpp:36]   --->   Operation 51 'zext' 'zext_ln36_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln36 = add i8 %mul_ln36, i8 %zext_ln36_1" [conv_7x7.cpp:36]   --->   Operation 52 'add' 'add_ln36' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 5.85>
ST_4 : Operation 53 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln36 = add i8 %mul_ln36, i8 %zext_ln36_1" [conv_7x7.cpp:36]   --->   Operation 53 'add' 'add_ln36' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i8 %add_ln36" [conv_7x7.cpp:36]   --->   Operation 54 'trunc' 'trunc_ln36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %trunc_ln36, i4 0" [conv_7x7.cpp:36]   --->   Operation 55 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln36, i2 0" [conv_7x7.cpp:36]   --->   Operation 56 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i10 %tmp" [conv_7x7.cpp:36]   --->   Operation 57 'zext' 'zext_ln36_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_1 = add i11 %p_shl, i11 %zext_ln36_2" [conv_7x7.cpp:36]   --->   Operation 58 'add' 'add_ln36_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln36_3 = zext i5 %select_ln33" [conv_7x7.cpp:36]   --->   Operation 59 'zext' 'zext_ln36_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln36_2 = add i11 %add_ln36_1, i11 %zext_ln36_3" [conv_7x7.cpp:36]   --->   Operation 60 'add' 'add_ln36_2' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 71 'ret' 'ret_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @INIT_I_INIT_J_INIT_K_str"   --->   Operation 61 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1840, i64 1840, i64 1840"   --->   Operation 62 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 63 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @INIT_J_INIT_K_str"   --->   Operation 64 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 65 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln36_4 = zext i11 %add_ln36_2" [conv_7x7.cpp:36]   --->   Operation 66 'zext' 'zext_ln36_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%Y_buf_addr = getelementptr i15 %Y_buf, i64 0, i64 %zext_ln36_4" [conv_7x7.cpp:36]   --->   Operation 67 'getelementptr' 'Y_buf_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [conv_7x7.cpp:35]   --->   Operation 68 'specloopname' 'specloopname_ln35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (3.25ns)   --->   "%store_ln36 = store i15 0, i11 %Y_buf_addr" [conv_7x7.cpp:36]   --->   Operation 69 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 1840> <RAM>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln35 = br void %for.body8" [conv_7x7.cpp:35]   --->   Operation 70 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.34ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [4]  (0 ns)
	'load' operation ('indvar_flatten_load', conv_7x7.cpp:33) on local variable 'indvar_flatten' [22]  (0 ns)
	'icmp' operation ('icmp_ln33', conv_7x7.cpp:33) [27]  (1.77 ns)
	'select' operation ('select_ln31_1', conv_7x7.cpp:31) [29]  (0.98 ns)
	'store' operation ('store_ln35', conv_7x7.cpp:35) of variable 'select_ln31_1', conv_7x7.cpp:31 on local variable 'i' [59]  (1.59 ns)

 <State 2>: 6.93ns
The critical path consists of the following:
	'load' operation ('k_load', conv_7x7.cpp:35) on local variable 'k' [20]  (0 ns)
	'icmp' operation ('icmp_ln35', conv_7x7.cpp:35) [34]  (1.36 ns)
	'and' operation ('and_ln31', conv_7x7.cpp:31) [35]  (0.978 ns)
	'or' operation ('or_ln33', conv_7x7.cpp:33) [38]  (0 ns)
	'select' operation ('select_ln33', conv_7x7.cpp:33) [39]  (1.22 ns)
	'add' operation ('add_ln35', conv_7x7.cpp:35) [55]  (1.78 ns)
	'store' operation ('store_ln35', conv_7x7.cpp:35) of variable 'add_ln35', conv_7x7.cpp:35 on local variable 'k' [62]  (1.59 ns)

 <State 3>: 2.1ns
The critical path consists of the following:
	'mul' operation of DSP[42] ('mul_ln36', conv_7x7.cpp:36) [31]  (0 ns)
	'add' operation of DSP[42] ('add_ln36', conv_7x7.cpp:36) [42]  (2.1 ns)

 <State 4>: 5.86ns
The critical path consists of the following:
	'add' operation of DSP[42] ('add_ln36', conv_7x7.cpp:36) [42]  (2.1 ns)
	'add' operation ('add_ln36_1', conv_7x7.cpp:36) [47]  (0 ns)
	'add' operation ('add_ln36_2', conv_7x7.cpp:36) [50]  (3.76 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('Y_buf_addr', conv_7x7.cpp:36) [52]  (0 ns)
	'store' operation ('store_ln36', conv_7x7.cpp:36) of constant 0 on array 'Y_buf' [54]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
