INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/carlo/Desktop/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/split_real_number_bin.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'split_real_number_bin'
