<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Mon Dec 30 09:08:25 2019" VIVADOVERSION="2017.4">

  <SYSTEMINFO ARCH="artix7" DEVICE="7a35t" NAME="Project_design" PACKAGE="cpg236" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_clk_divider_0" PORT="clkin"/>
        <CONNECTION INSTANCE="seg7display_0" PORT="clk"/>
        <CONNECTION INSTANCE="Debouncer_0" PORT="FSLK"/>
        <CONNECTION INSTANCE="Debouncer_1" PORT="FSLK"/>
        <CONNECTION INSTANCE="Debouncer_2" PORT="FSLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="clockOutput" SIGIS="undef" SIGNAME="xup_clk_divider_0_clkout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_clk_divider_0" PORT="clkout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="NC" SIGIS="undef" SIGNAME="External_Ports_NC">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Debouncer_0" PORT="X"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="L1" SIGIS="undef" SIGNAME="External_Ports_L1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Debouncer_1" PORT="X"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="External_Ports_reset">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_dff_en_reset_0" PORT="reset"/>
        <CONNECTION INSTANCE="xup_dff_en_reset_1" PORT="reset"/>
        <CONNECTION INSTANCE="xup_dff_en_reset_2" PORT="reset"/>
        <CONNECTION INSTANCE="xup_dff_en_reset_3" PORT="reset"/>
        <CONNECTION INSTANCE="xup_dff_en_reset_4" PORT="reset"/>
        <CONNECTION INSTANCE="xup_dff_en_reset_5" PORT="reset"/>
        <CONNECTION INSTANCE="xup_dff_en_reset_6" PORT="reset"/>
        <CONNECTION INSTANCE="seg7display_0" PORT="reset"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ALed" SIGIS="undef" SIGNAME="xup_dff_en_reset_1_q">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_dff_en_reset_1" PORT="q"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="FLed" SIGIS="undef" SIGNAME="xup_dff_en_reset_6_q">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_dff_en_reset_6" PORT="q"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLed" SIGIS="undef" SIGNAME="xup_dff_en_reset_2_q">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_dff_en_reset_2" PORT="q"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ELed" SIGIS="undef" SIGNAME="xup_dff_en_reset_5_q">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_dff_en_reset_5" PORT="q"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="CLed" SIGIS="undef" SIGNAME="xup_dff_en_reset_3_q">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_dff_en_reset_3" PORT="q"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="NCLed" SIGIS="undef" SIGNAME="Debouncer_0_X0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Debouncer_0" PORT="X0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="L1Out" SIGIS="undef" SIGNAME="Debouncer_1_X0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Debouncer_1" PORT="X0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="L2Out" SIGIS="undef" SIGNAME="Debouncer_2_X0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Debouncer_2" PORT="X0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DLed" SIGIS="undef" SIGNAME="xup_dff_en_reset_4_q">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_dff_en_reset_4" PORT="q"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="CSR1" SIGIS="undef" SIGNAME="xup_or5_0_y">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_or5_0" PORT="y"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="CSR2" SIGIS="undef" SIGNAME="xup_or4_1_y">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_or4_1" PORT="y"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="L2" SIGIS="undef" SIGNAME="External_Ports_L2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Debouncer_2" PORT="X"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="6" NAME="seg" RIGHT="0" SIGIS="undef" SIGNAME="seg7display_0_a_to_g">
      <CONNECTIONS>
        <CONNECTION INSTANCE="seg7display_0" PORT="a_to_g"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="IdleLed" SIGIS="undef" SIGNAME="xup_dff_en_reset_0_q">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_dff_en_reset_0" PORT="q"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_dff_en_reset_0" PORT="en"/>
        <CONNECTION INSTANCE="xup_dff_en_reset_1" PORT="en"/>
        <CONNECTION INSTANCE="xup_dff_en_reset_2" PORT="en"/>
        <CONNECTION INSTANCE="xup_dff_en_reset_3" PORT="en"/>
        <CONNECTION INSTANCE="xup_dff_en_reset_4" PORT="en"/>
        <CONNECTION INSTANCE="xup_dff_en_reset_5" PORT="en"/>
        <CONNECTION INSTANCE="xup_dff_en_reset_6" PORT="en"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dp" SIGIS="undef" SIGNAME="seg7display_0_dp_l">
      <CONNECTIONS>
        <CONNECTION INSTANCE="seg7display_0" PORT="dp_l"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="an" RIGHT="0" SIGIS="undef" SIGNAME="seg7display_0_an_l">
      <CONNECTIONS>
        <CONNECTION INSTANCE="seg7display_0" PORT="an_l"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="resetC" SIGIS="rst" SIGNAME="External_Ports_resetC">
      <CONNECTIONS>
        <CONNECTION INSTANCE="c_counter_binary_0" PORT="SCLR"/>
        <CONNECTION INSTANCE="c_counter_binary_1" PORT="SCLR"/>
        <CONNECTION INSTANCE="Idle_input_0" PORT="Reset"/>
        <CONNECTION INSTANCE="B_input_0" PORT="Reset"/>
        <CONNECTION INSTANCE="C_input_0" PORT="Reset"/>
        <CONNECTION INSTANCE="E_input_0" PORT="Reset"/>
        <CONNECTION INSTANCE="F_input_0" PORT="Reset"/>
        <CONNECTION INSTANCE="D_input_0" PORT="Reset"/>
        <CONNECTION INSTANCE="c_counter_binary_2" PORT="SCLR"/>
        <CONNECTION INSTANCE="A_input_0" PORT="Reset"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="Mode" SIGIS="undef" SIGNAME="External_Ports_Mode">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_2_to_1_mux_vector_0" PORT="sel"/>
        <CONNECTION INSTANCE="xup_2_to_1_mux_vector_1" PORT="sel"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE FULLNAME="/A_input_0" HWVERSION="1.0" INSTANCE="A_input_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="A_input" VLNV="xilinx.com:user:A_input:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Project_design_A_input_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="A" SIGIS="undef" SIGNAME="xup_dff_en_reset_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="AOut" SIGIS="undef" SIGNAME="A_input_0_AOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_1" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="B" SIGIS="undef" SIGNAME="xup_dff_en_reset_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_2" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="E" SIGIS="undef" SIGNAME="xup_dff_en_reset_5_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_5" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="F" SIGIS="undef" SIGNAME="xup_dff_en_reset_6_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_6" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IDLE" SIGIS="undef" SIGNAME="xup_dff_en_reset_0_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_0" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="L1" SIGIS="undef" SIGNAME="Debouncer_1_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debouncer_1" PORT="X0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="L2" SIGIS="undef" SIGNAME="Debouncer_2_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debouncer_2" PORT="X0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="NC" SIGIS="undef" SIGNAME="Debouncer_0_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debouncer_0" PORT="X0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Reset" SIGIS="undef" SIGNAME="External_Ports_resetC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="resetC"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/B_input_0" HWVERSION="1.0" INSTANCE="B_input_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="B_input" VLNV="xilinx.com:user:B_input:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Project_design_B_input_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="A" SIGIS="undef" SIGNAME="xup_dff_en_reset_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="B" SIGIS="undef" SIGNAME="xup_dff_en_reset_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_2" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="B_out" SIGIS="undef" SIGNAME="B_input_0_B_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_2" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C" SIGIS="undef" SIGNAME="xup_dff_en_reset_3_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_3" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="E" SIGIS="undef" SIGNAME="xup_dff_en_reset_5_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_5" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="L1" SIGIS="undef" SIGNAME="Debouncer_1_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debouncer_1" PORT="X0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="L2" SIGIS="undef" SIGNAME="Debouncer_2_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debouncer_2" PORT="X0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="NC" SIGIS="undef" SIGNAME="Debouncer_0_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debouncer_0" PORT="X0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Reset" SIGIS="undef" SIGNAME="External_Ports_resetC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="resetC"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/C_input_0" HWVERSION="1.0" INSTANCE="C_input_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="C_input" VLNV="xilinx.com:user:C_input:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Project_design_C_input_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="B" SIGIS="undef" SIGNAME="xup_dff_en_reset_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_2" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C" SIGIS="undef" SIGNAME="xup_dff_en_reset_3_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_3" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_out" SIGIS="undef" SIGNAME="C_input_0_C_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_3" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D" SIGIS="undef" SIGNAME="xup_dff_en_reset_4_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_4" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="E" SIGIS="undef" SIGNAME="xup_dff_en_reset_5_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_5" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="L1" SIGIS="undef" SIGNAME="Debouncer_1_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debouncer_1" PORT="X0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="L2" SIGIS="undef" SIGNAME="Debouncer_2_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debouncer_2" PORT="X0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="NC" SIGIS="undef" SIGNAME="Debouncer_0_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debouncer_0" PORT="X0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Reset" SIGIS="undef" SIGNAME="External_Ports_resetC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="resetC"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/D_input_0" HWVERSION="1.0" INSTANCE="D_input_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="D_input" VLNV="xilinx.com:user:D_input:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Project_design_D_input_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="C" SIGIS="undef" SIGNAME="xup_dff_en_reset_3_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_3" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D" SIGIS="undef" SIGNAME="xup_dff_en_reset_4_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_4" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_out" SIGIS="undef" SIGNAME="D_input_0_D_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_4" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="L1" SIGIS="undef" SIGNAME="Debouncer_1_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debouncer_1" PORT="X0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="L2" SIGIS="undef" SIGNAME="Debouncer_2_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debouncer_2" PORT="X0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="NC" SIGIS="undef" SIGNAME="Debouncer_0_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debouncer_0" PORT="X0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Reset" SIGIS="undef" SIGNAME="External_Ports_resetC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="resetC"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Debouncer_0" HWVERSION="1.0" INSTANCE="Debouncer_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Debouncer" VLNV="xilinx.com:user:Debouncer:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Project_design_Debouncer_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="FSLK" SIGIS="undef" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SCLK" SIGIS="undef" SIGNAME="xup_clk_divider_0_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_clk_divider_0" PORT="clkout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="X" SIGIS="undef" SIGNAME="External_Ports_NC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="NC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="X0" SIGIS="undef" SIGNAME="Debouncer_0_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="NCLed"/>
            <CONNECTION INSTANCE="Idle_input_0" PORT="NC"/>
            <CONNECTION INSTANCE="B_input_0" PORT="NC"/>
            <CONNECTION INSTANCE="C_input_0" PORT="NC"/>
            <CONNECTION INSTANCE="E_input_0" PORT="NC"/>
            <CONNECTION INSTANCE="F_input_0" PORT="NC"/>
            <CONNECTION INSTANCE="D_input_0" PORT="NC"/>
            <CONNECTION INSTANCE="c_counter_binary_2" PORT="CLK"/>
            <CONNECTION INSTANCE="A_input_0" PORT="NC"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Debouncer_1" HWVERSION="1.0" INSTANCE="Debouncer_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Debouncer" VLNV="xilinx.com:user:Debouncer:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Project_design_Debouncer_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="FSLK" SIGIS="undef" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SCLK" SIGIS="undef" SIGNAME="xup_clk_divider_0_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_clk_divider_0" PORT="clkout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="X" SIGIS="undef" SIGNAME="External_Ports_L1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="L1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="X0" SIGIS="undef" SIGNAME="Debouncer_1_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="L1Out"/>
            <CONNECTION INSTANCE="Idle_input_0" PORT="L1"/>
            <CONNECTION INSTANCE="B_input_0" PORT="L1"/>
            <CONNECTION INSTANCE="C_input_0" PORT="L1"/>
            <CONNECTION INSTANCE="E_input_0" PORT="L1"/>
            <CONNECTION INSTANCE="F_input_0" PORT="L1"/>
            <CONNECTION INSTANCE="D_input_0" PORT="L1"/>
            <CONNECTION INSTANCE="A_input_0" PORT="L1"/>
            <CONNECTION INSTANCE="xup_and2_1" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Debouncer_2" HWVERSION="1.0" INSTANCE="Debouncer_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Debouncer" VLNV="xilinx.com:user:Debouncer:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Project_design_Debouncer_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="FSLK" SIGIS="undef" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SCLK" SIGIS="undef" SIGNAME="xup_clk_divider_0_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_clk_divider_0" PORT="clkout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="X" SIGIS="undef" SIGNAME="External_Ports_L2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="L2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="X0" SIGIS="undef" SIGNAME="Debouncer_2_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="L2Out"/>
            <CONNECTION INSTANCE="Idle_input_0" PORT="L2"/>
            <CONNECTION INSTANCE="B_input_0" PORT="L2"/>
            <CONNECTION INSTANCE="C_input_0" PORT="L2"/>
            <CONNECTION INSTANCE="E_input_0" PORT="L2"/>
            <CONNECTION INSTANCE="F_input_0" PORT="L2"/>
            <CONNECTION INSTANCE="D_input_0" PORT="L2"/>
            <CONNECTION INSTANCE="A_input_0" PORT="L2"/>
            <CONNECTION INSTANCE="xup_and2_0" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/E_input_0" HWVERSION="1.0" INSTANCE="E_input_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="E_input" VLNV="xilinx.com:user:E_input:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Project_design_E_input_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="C" SIGIS="undef" SIGNAME="xup_dff_en_reset_3_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_3" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="E" SIGIS="undef" SIGNAME="xup_dff_en_reset_5_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_5" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="E_out" SIGIS="undef" SIGNAME="E_input_0_E_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_5" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="F" SIGIS="undef" SIGNAME="xup_dff_en_reset_6_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_6" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="L1" SIGIS="undef" SIGNAME="Debouncer_1_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debouncer_1" PORT="X0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="L2" SIGIS="undef" SIGNAME="Debouncer_2_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debouncer_2" PORT="X0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="NC" SIGIS="undef" SIGNAME="Debouncer_0_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debouncer_0" PORT="X0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Reset" SIGIS="undef" SIGNAME="External_Ports_resetC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="resetC"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/F_input_0" HWVERSION="1.0" INSTANCE="F_input_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="F_input" VLNV="xilinx.com:user:F_input:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Project_design_F_input_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="E" SIGIS="undef" SIGNAME="xup_dff_en_reset_5_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_5" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="F" SIGIS="undef" SIGNAME="xup_dff_en_reset_6_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_6" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="F_out" SIGIS="undef" SIGNAME="F_input_0_F_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_6" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="L1" SIGIS="undef" SIGNAME="Debouncer_1_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debouncer_1" PORT="X0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="L2" SIGIS="undef" SIGNAME="Debouncer_2_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debouncer_2" PORT="X0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="NC" SIGIS="undef" SIGNAME="Debouncer_0_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debouncer_0" PORT="X0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Reset" SIGIS="undef" SIGNAME="External_Ports_resetC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="resetC"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Idle_input_0" HWVERSION="1.0" INSTANCE="Idle_input_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Idle_input" VLNV="xilinx.com:user:Idle_input:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Project_design_Idle_input_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="A" SIGIS="undef" SIGNAME="xup_dff_en_reset_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="F" SIGIS="undef" SIGNAME="xup_dff_en_reset_6_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_6" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IDLE" SIGIS="undef" SIGNAME="xup_dff_en_reset_0_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_0" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="IdleOut" SIGIS="undef" SIGNAME="Idle_input_0_IdleOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_0" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="L1" SIGIS="undef" SIGNAME="Debouncer_1_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debouncer_1" PORT="X0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="L2" SIGIS="undef" SIGNAME="Debouncer_2_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debouncer_2" PORT="X0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="NC" SIGIS="undef" SIGNAME="Debouncer_0_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debouncer_0" PORT="X0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Reset" SIGIS="undef" SIGNAME="External_Ports_resetC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="resetC"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/bin2bcd_0" HWVERSION="1.0" INSTANCE="bin2bcd_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bin2bcd" VLNV="xilinx.com:XUP:bin2bcd:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SIZE" VALUE="7"/>
        <PARAMETER NAME="Component_Name" VALUE="Project_design_bin2bcd_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="6" NAME="a_in" RIGHT="0" SIGIS="undef" SIGNAME="c_counter_binary_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_counter_binary_0" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ones" RIGHT="0" SIGIS="undef" SIGNAME="bin2bcd_0_ones">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_1" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="tens" RIGHT="0" SIGIS="undef" SIGNAME="bin2bcd_0_tens">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_1" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="hundreds" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/bin2bcd_1" HWVERSION="1.0" INSTANCE="bin2bcd_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bin2bcd" VLNV="xilinx.com:XUP:bin2bcd:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SIZE" VALUE="7"/>
        <PARAMETER NAME="Component_Name" VALUE="Project_design_bin2bcd_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="6" NAME="a_in" RIGHT="0" SIGIS="undef" SIGNAME="c_counter_binary_1_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_counter_binary_1" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ones" RIGHT="0" SIGIS="undef" SIGNAME="bin2bcd_1_ones">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_1" PORT="In2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="tens" RIGHT="0" SIGIS="undef" SIGNAME="bin2bcd_1_tens">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_1" PORT="In3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="hundreds" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/bin2bcd_2" HWVERSION="1.0" INSTANCE="bin2bcd_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bin2bcd" VLNV="xilinx.com:XUP:bin2bcd:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SIZE" VALUE="7"/>
        <PARAMETER NAME="Component_Name" VALUE="Project_design_bin2bcd_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="6" NAME="a_in" RIGHT="0" SIGIS="undef" SIGNAME="c_counter_binary_2_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_counter_binary_2" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ones" RIGHT="0" SIGIS="undef" SIGNAME="bin2bcd_2_ones">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_2" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="tens" RIGHT="0" SIGIS="undef" SIGNAME="bin2bcd_2_tens">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_2" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="hundreds" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/bin2bcd_3" HWVERSION="1.0" INSTANCE="bin2bcd_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bin2bcd" VLNV="xilinx.com:XUP:bin2bcd:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SIZE" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="Project_design_bin2bcd_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="2" NAME="a_in" RIGHT="0" SIGIS="undef" SIGNAME="xup_4_to_1_mux_vector_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_4_to_1_mux_vector_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ones" RIGHT="0" SIGIS="undef" SIGNAME="bin2bcd_3_ones">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_2" PORT="In3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/bin2bcd_4" HWVERSION="1.0" INSTANCE="bin2bcd_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bin2bcd" VLNV="xilinx.com:XUP:bin2bcd:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SIZE" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="Project_design_bin2bcd_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="2" NAME="a_in" RIGHT="0" SIGIS="undef" SIGNAME="xup_4_to_1_mux_vector_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_4_to_1_mux_vector_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ones" RIGHT="0" SIGIS="undef" SIGNAME="bin2bcd_4_ones">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_2" PORT="In2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/c_counter_binary_0" HWVERSION="12.0" INSTANCE="c_counter_binary_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="c_counter_binary" VLNV="xilinx.com:ip:c_counter_binary:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=c_counter_binary;v=v12_0;d=pg121-c-counter-binary.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_IMPLEMENTATION" VALUE="0"/>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_WIDTH" VALUE="7"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="1"/>
        <PARAMETER NAME="C_RESTRICT_COUNT" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_TO" VALUE="1100011"/>
        <PARAMETER NAME="C_COUNT_BY" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_MODE" VALUE="0"/>
        <PARAMETER NAME="C_THRESH0_VALUE" VALUE="1"/>
        <PARAMETER NAME="C_CE_OVERRIDES_SYNC" VALUE="0"/>
        <PARAMETER NAME="C_HAS_THRESH0" VALUE="0"/>
        <PARAMETER NAME="C_HAS_LOAD" VALUE="0"/>
        <PARAMETER NAME="C_LOAD_LOW" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_FB_LATENCY" VALUE="0"/>
        <PARAMETER NAME="C_AINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_SINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_SCLR_OVERRIDES_SSET" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SSET" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINIT" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Project_design_c_counter_binary_0_0"/>
        <PARAMETER NAME="Implementation" VALUE="Fabric"/>
        <PARAMETER NAME="Output_Width" VALUE="7"/>
        <PARAMETER NAME="Increment_Value" VALUE="1"/>
        <PARAMETER NAME="Restrict_Count" VALUE="true"/>
        <PARAMETER NAME="Final_Count_Value" VALUE="63"/>
        <PARAMETER NAME="Count_Mode" VALUE="UP"/>
        <PARAMETER NAME="Sync_Threshold_Output" VALUE="false"/>
        <PARAMETER NAME="Threshold_Value" VALUE="1"/>
        <PARAMETER NAME="CE" VALUE="false"/>
        <PARAMETER NAME="SCLR" VALUE="true"/>
        <PARAMETER NAME="SSET" VALUE="false"/>
        <PARAMETER NAME="SINIT" VALUE="false"/>
        <PARAMETER NAME="SINIT_Value" VALUE="0"/>
        <PARAMETER NAME="SyncCtrlPriority" VALUE="Reset_Overrides_Set"/>
        <PARAMETER NAME="Sync_CE_Priority" VALUE="Sync_Overrides_CE"/>
        <PARAMETER NAME="AINIT_Value" VALUE="0"/>
        <PARAMETER NAME="Load" VALUE="false"/>
        <PARAMETER NAME="Latency_Configuration" VALUE="Manual"/>
        <PARAMETER NAME="Latency" VALUE="1"/>
        <PARAMETER NAME="Fb_Latency_Configuration" VALUE="Manual"/>
        <PARAMETER NAME="Fb_Latency" VALUE="0"/>
        <PARAMETER NAME="Load_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="xup_and2_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and2_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SCLR" SIGIS="rst" SIGNAME="External_Ports_resetC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="resetC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="Q" RIGHT="0" SIGIS="data" SIGNAME="c_counter_binary_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bin2bcd_0" PORT="a_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/c_counter_binary_1" HWVERSION="12.0" INSTANCE="c_counter_binary_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="c_counter_binary" VLNV="xilinx.com:ip:c_counter_binary:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=c_counter_binary;v=v12_0;d=pg121-c-counter-binary.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_IMPLEMENTATION" VALUE="0"/>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_WIDTH" VALUE="7"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="1"/>
        <PARAMETER NAME="C_RESTRICT_COUNT" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_TO" VALUE="1100011"/>
        <PARAMETER NAME="C_COUNT_BY" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_MODE" VALUE="0"/>
        <PARAMETER NAME="C_THRESH0_VALUE" VALUE="1"/>
        <PARAMETER NAME="C_CE_OVERRIDES_SYNC" VALUE="0"/>
        <PARAMETER NAME="C_HAS_THRESH0" VALUE="0"/>
        <PARAMETER NAME="C_HAS_LOAD" VALUE="0"/>
        <PARAMETER NAME="C_LOAD_LOW" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_FB_LATENCY" VALUE="0"/>
        <PARAMETER NAME="C_AINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_SINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_SCLR_OVERRIDES_SSET" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SSET" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINIT" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Project_design_c_counter_binary_0_1"/>
        <PARAMETER NAME="Implementation" VALUE="Fabric"/>
        <PARAMETER NAME="Output_Width" VALUE="7"/>
        <PARAMETER NAME="Increment_Value" VALUE="1"/>
        <PARAMETER NAME="Restrict_Count" VALUE="true"/>
        <PARAMETER NAME="Final_Count_Value" VALUE="63"/>
        <PARAMETER NAME="Count_Mode" VALUE="UP"/>
        <PARAMETER NAME="Sync_Threshold_Output" VALUE="false"/>
        <PARAMETER NAME="Threshold_Value" VALUE="1"/>
        <PARAMETER NAME="CE" VALUE="false"/>
        <PARAMETER NAME="SCLR" VALUE="true"/>
        <PARAMETER NAME="SSET" VALUE="false"/>
        <PARAMETER NAME="SINIT" VALUE="false"/>
        <PARAMETER NAME="SINIT_Value" VALUE="0"/>
        <PARAMETER NAME="SyncCtrlPriority" VALUE="Reset_Overrides_Set"/>
        <PARAMETER NAME="Sync_CE_Priority" VALUE="Sync_Overrides_CE"/>
        <PARAMETER NAME="AINIT_Value" VALUE="0"/>
        <PARAMETER NAME="Load" VALUE="false"/>
        <PARAMETER NAME="Latency_Configuration" VALUE="Manual"/>
        <PARAMETER NAME="Latency" VALUE="1"/>
        <PARAMETER NAME="Fb_Latency_Configuration" VALUE="Manual"/>
        <PARAMETER NAME="Fb_Latency" VALUE="0"/>
        <PARAMETER NAME="Load_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="xup_and2_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and2_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SCLR" SIGIS="rst" SIGNAME="External_Ports_resetC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="resetC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="Q" RIGHT="0" SIGIS="data" SIGNAME="c_counter_binary_1_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bin2bcd_1" PORT="a_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/c_counter_binary_2" HWVERSION="12.0" INSTANCE="c_counter_binary_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="c_counter_binary" VLNV="xilinx.com:ip:c_counter_binary:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=c_counter_binary;v=v12_0;d=pg121-c-counter-binary.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_IMPLEMENTATION" VALUE="0"/>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_WIDTH" VALUE="7"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="1"/>
        <PARAMETER NAME="C_RESTRICT_COUNT" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_TO" VALUE="1100011"/>
        <PARAMETER NAME="C_COUNT_BY" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_MODE" VALUE="0"/>
        <PARAMETER NAME="C_THRESH0_VALUE" VALUE="1"/>
        <PARAMETER NAME="C_CE_OVERRIDES_SYNC" VALUE="0"/>
        <PARAMETER NAME="C_HAS_THRESH0" VALUE="0"/>
        <PARAMETER NAME="C_HAS_LOAD" VALUE="0"/>
        <PARAMETER NAME="C_LOAD_LOW" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_FB_LATENCY" VALUE="0"/>
        <PARAMETER NAME="C_AINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_SINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_SCLR_OVERRIDES_SSET" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SSET" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINIT" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Project_design_c_counter_binary_1_0"/>
        <PARAMETER NAME="Implementation" VALUE="Fabric"/>
        <PARAMETER NAME="Output_Width" VALUE="7"/>
        <PARAMETER NAME="Increment_Value" VALUE="1"/>
        <PARAMETER NAME="Restrict_Count" VALUE="true"/>
        <PARAMETER NAME="Final_Count_Value" VALUE="63"/>
        <PARAMETER NAME="Count_Mode" VALUE="UP"/>
        <PARAMETER NAME="Sync_Threshold_Output" VALUE="false"/>
        <PARAMETER NAME="Threshold_Value" VALUE="1"/>
        <PARAMETER NAME="CE" VALUE="false"/>
        <PARAMETER NAME="SCLR" VALUE="true"/>
        <PARAMETER NAME="SSET" VALUE="false"/>
        <PARAMETER NAME="SINIT" VALUE="false"/>
        <PARAMETER NAME="SINIT_Value" VALUE="0"/>
        <PARAMETER NAME="SyncCtrlPriority" VALUE="Reset_Overrides_Set"/>
        <PARAMETER NAME="Sync_CE_Priority" VALUE="Sync_Overrides_CE"/>
        <PARAMETER NAME="AINIT_Value" VALUE="0"/>
        <PARAMETER NAME="Load" VALUE="false"/>
        <PARAMETER NAME="Latency_Configuration" VALUE="Manual"/>
        <PARAMETER NAME="Latency" VALUE="1"/>
        <PARAMETER NAME="Fb_Latency_Configuration" VALUE="Manual"/>
        <PARAMETER NAME="Fb_Latency" VALUE="0"/>
        <PARAMETER NAME="Load_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="Debouncer_0_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debouncer_0" PORT="X0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SCLR" SIGIS="rst" SIGNAME="External_Ports_resetC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="resetC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="Q" RIGHT="0" SIGIS="data" SIGNAME="c_counter_binary_2_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bin2bcd_2" PORT="a_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/seg7display_0" HWVERSION="1.0" INSTANCE="seg7display_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="seg7display" VLNV="xilinx.com:XUP:seg7display:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="MODULES" VALUE="1"/>
        <PARAMETER NAME="DP_0" VALUE="1"/>
        <PARAMETER NAME="DP_1" VALUE="1"/>
        <PARAMETER NAME="DP_2" VALUE="1"/>
        <PARAMETER NAME="DP_3" VALUE="1"/>
        <PARAMETER NAME="DP_4" VALUE="1"/>
        <PARAMETER NAME="DP_5" VALUE="1"/>
        <PARAMETER NAME="DP_6" VALUE="1"/>
        <PARAMETER NAME="DP_7" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Project_design_seg7display_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="x_l" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_3_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_3" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="a_to_g" RIGHT="0" SIGIS="undef" SIGNAME="seg7display_0_a_to_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="seg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="an_l" RIGHT="0" SIGIS="undef" SIGNAME="seg7display_0_an_l">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="an"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dp_l" SIGIS="undef" SIGNAME="seg7display_0_dp_l">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dp"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xlconcat_1" HWVERSION="2.1" INSTANCE="xlconcat_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="4"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="4"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="4"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="4"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="16"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="Project_design_xlconcat_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="bin2bcd_0_ones">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bin2bcd_0" PORT="ones"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="bin2bcd_0_tens">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bin2bcd_0" PORT="tens"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="bin2bcd_1_ones">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bin2bcd_1" PORT="ones"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="bin2bcd_1_tens">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bin2bcd_1" PORT="tens"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_0" PORT="Din"/>
            <CONNECTION INSTANCE="xlslice_1" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xlconcat_2" HWVERSION="2.1" INSTANCE="xlconcat_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="4"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="4"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="4"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="4"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="16"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="Project_design_xlconcat_1_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="bin2bcd_2_ones">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bin2bcd_2" PORT="ones"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="bin2bcd_2_tens">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bin2bcd_2" PORT="tens"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="bin2bcd_4_ones">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bin2bcd_4" PORT="ones"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="bin2bcd_3_ones">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bin2bcd_3" PORT="ones"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_2" PORT="Din"/>
            <CONNECTION INSTANCE="xlslice_3" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xlconcat_3" HWVERSION="2.1" INSTANCE="xlconcat_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="8"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="8"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="4"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="4"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="16"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="Project_design_xlconcat_1_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="xup_2_to_1_mux_vector_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_2_to_1_mux_vector_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="xup_2_to_1_mux_vector_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_2_to_1_mux_vector_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_3_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="seg7display_0" PORT="x_l"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xlconcat_4" HWVERSION="2.1" INSTANCE="xlconcat_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="4"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="3"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="Project_design_xlconcat_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="xup_or2_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or2_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="xup_or3_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or3_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_4_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_4_to_1_mux_vector_0" PORT="sel"/>
            <CONNECTION INSTANCE="xup_4_to_1_mux_vector_0" PORT="b"/>
            <CONNECTION INSTANCE="xup_4_to_1_mux_vector_0" PORT="c"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xlconcat_6" HWVERSION="2.1" INSTANCE="xlconcat_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="4"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="3"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="Project_design_xlconcat_5_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="xup_or3_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or3_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="xup_dff_en_reset_4_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_4" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_6_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_4_to_1_mux_vector_1" PORT="sel"/>
            <CONNECTION INSTANCE="xup_4_to_1_mux_vector_1" PORT="b"/>
            <CONNECTION INSTANCE="xup_4_to_1_mux_vector_1" PORT="c"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xlconstant_0" HWVERSION="1.1" INSTANCE="xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="3"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="Component_Name" VALUE="Project_design_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="2" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_4_to_1_mux_vector_0" PORT="a"/>
            <CONNECTION INSTANCE="xup_4_to_1_mux_vector_0" PORT="d"/>
            <CONNECTION INSTANCE="xup_4_to_1_mux_vector_1" PORT="a"/>
            <CONNECTION INSTANCE="xup_4_to_1_mux_vector_1" PORT="d"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xlconstant_1" HWVERSION="1.1" INSTANCE="xlconstant_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="Component_Name" VALUE="Project_design_xlconstant_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_4" PORT="In2"/>
            <CONNECTION INSTANCE="xlconcat_6" PORT="In2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xlslice_0" HWVERSION="1.0" INSTANCE="xlslice_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="16"/>
        <PARAMETER NAME="DIN_FROM" VALUE="15"/>
        <PARAMETER NAME="DIN_TO" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="Project_design_xlslice_0_9"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_2_to_1_mux_vector_0" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xlslice_1" HWVERSION="1.0" INSTANCE="xlslice_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="16"/>
        <PARAMETER NAME="DIN_FROM" VALUE="7"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Project_design_xlslice_0_10"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_2_to_1_mux_vector_1" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xlslice_2" HWVERSION="1.0" INSTANCE="xlslice_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="16"/>
        <PARAMETER NAME="DIN_FROM" VALUE="15"/>
        <PARAMETER NAME="DIN_TO" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="Project_design_xlslice_0_11"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_2" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_2_to_1_mux_vector_0" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xlslice_3" HWVERSION="1.0" INSTANCE="xlslice_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="16"/>
        <PARAMETER NAME="DIN_FROM" VALUE="7"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Project_design_xlslice_1_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_2" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_2_to_1_mux_vector_1" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_2_to_1_mux_vector_0" HWVERSION="1.0" INSTANCE="xup_2_to_1_mux_vector_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_2_to_1_mux_vector" VLNV="xilinx.com:XUP:xup_2_to_1_mux_vector:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SIZE" VALUE="8"/>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="Project_design_xup_2_to_1_mux_vector_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="a" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="b" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_2" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sel" SIGIS="undef" SIGNAME="External_Ports_Mode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Mode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="y" RIGHT="0" SIGIS="undef" SIGNAME="xup_2_to_1_mux_vector_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_3" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_2_to_1_mux_vector_1" HWVERSION="1.0" INSTANCE="xup_2_to_1_mux_vector_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_2_to_1_mux_vector" VLNV="xilinx.com:XUP:xup_2_to_1_mux_vector:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SIZE" VALUE="8"/>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="Project_design_xup_2_to_1_mux_vector_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="a" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="b" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_3" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sel" SIGIS="undef" SIGNAME="External_Ports_Mode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Mode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="y" RIGHT="0" SIGIS="undef" SIGNAME="xup_2_to_1_mux_vector_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_3" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_4_to_1_mux_vector_0" HWVERSION="1.0" INSTANCE="xup_4_to_1_mux_vector_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_4_to_1_mux_vector" VLNV="xilinx.com:XUP:xup_4_to_1_mux_vector:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SIZE" VALUE="3"/>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="Project_design_xup_4_to_1_mux_vector_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="2" NAME="a" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="b" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_4_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_4" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_4_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_4" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="sel" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_4_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_4" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="y" RIGHT="0" SIGIS="undef" SIGNAME="xup_4_to_1_mux_vector_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bin2bcd_4" PORT="a_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_4_to_1_mux_vector_1" HWVERSION="1.0" INSTANCE="xup_4_to_1_mux_vector_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_4_to_1_mux_vector" VLNV="xilinx.com:XUP:xup_4_to_1_mux_vector:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SIZE" VALUE="3"/>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="Project_design_xup_4_to_1_mux_vector_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="2" NAME="a" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="b" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_6_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_6" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_6_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_6" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="sel" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_6_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_6" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="y" RIGHT="0" SIGIS="undef" SIGNAME="xup_4_to_1_mux_vector_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bin2bcd_3" PORT="a_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_and2_0" HWVERSION="1.0" INSTANCE="xup_and2_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and2" VLNV="xilinx.com:XUP:xup_and2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="Project_design_xup_and2_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="Debouncer_2_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debouncer_2" PORT="X0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_or4_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or4_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_and2_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_counter_binary_1" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_and2_1" HWVERSION="1.0" INSTANCE="xup_and2_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and2" VLNV="xilinx.com:XUP:xup_and2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="Project_design_xup_and2_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="Debouncer_1_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debouncer_1" PORT="X0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_or5_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or5_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_and2_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_counter_binary_0" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_clk_divider_0" HWVERSION="1.0" INSTANCE="xup_clk_divider_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_clk_divider" VLNV="xilinx.com:XUP:xup_clk_divider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SIZE" VALUE="200000000"/>
        <PARAMETER NAME="Component_Name" VALUE="Project_design_xup_clk_divider_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clkin" SIGIS="undef" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clkout" SIGIS="undef" SIGNAME="xup_clk_divider_0_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clockOutput"/>
            <CONNECTION INSTANCE="xup_dff_en_reset_0" PORT="clk"/>
            <CONNECTION INSTANCE="xup_dff_en_reset_1" PORT="clk"/>
            <CONNECTION INSTANCE="xup_dff_en_reset_2" PORT="clk"/>
            <CONNECTION INSTANCE="xup_dff_en_reset_3" PORT="clk"/>
            <CONNECTION INSTANCE="xup_dff_en_reset_4" PORT="clk"/>
            <CONNECTION INSTANCE="xup_dff_en_reset_5" PORT="clk"/>
            <CONNECTION INSTANCE="xup_dff_en_reset_6" PORT="clk"/>
            <CONNECTION INSTANCE="Debouncer_0" PORT="SCLK"/>
            <CONNECTION INSTANCE="Debouncer_1" PORT="SCLK"/>
            <CONNECTION INSTANCE="Debouncer_2" PORT="SCLK"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_dff_en_reset_0" HWVERSION="1.0" INSTANCE="xup_dff_en_reset_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_dff_en_reset" VLNV="xilinx.com:XUP:xup_dff_en_reset:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="Project_design_xup_dff_en_reset_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="Idle_input_0_IdleOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Idle_input_0" PORT="IdleOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="xup_clk_divider_0_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_clk_divider_0" PORT="clkout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q" SIGIS="undef" SIGNAME="xup_dff_en_reset_0_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="IdleLed"/>
            <CONNECTION INSTANCE="Idle_input_0" PORT="IDLE"/>
            <CONNECTION INSTANCE="A_input_0" PORT="IDLE"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_dff_en_reset_1" HWVERSION="1.0" INSTANCE="xup_dff_en_reset_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_dff_en_reset" VLNV="xilinx.com:XUP:xup_dff_en_reset:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="Project_design_xup_dff_en_reset_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="A_input_0_AOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="A_input_0" PORT="AOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="xup_clk_divider_0_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_clk_divider_0" PORT="clkout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q" SIGIS="undef" SIGNAME="xup_dff_en_reset_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ALed"/>
            <CONNECTION INSTANCE="xup_or5_0" PORT="a"/>
            <CONNECTION INSTANCE="Idle_input_0" PORT="A"/>
            <CONNECTION INSTANCE="B_input_0" PORT="A"/>
            <CONNECTION INSTANCE="xup_or2_1" PORT="a"/>
            <CONNECTION INSTANCE="A_input_0" PORT="A"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_dff_en_reset_2" HWVERSION="1.0" INSTANCE="xup_dff_en_reset_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_dff_en_reset" VLNV="xilinx.com:XUP:xup_dff_en_reset:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="Project_design_xup_dff_en_reset_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="B_input_0_B_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="B_input_0" PORT="B_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="xup_clk_divider_0_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_clk_divider_0" PORT="clkout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q" SIGIS="undef" SIGNAME="xup_dff_en_reset_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="BLed"/>
            <CONNECTION INSTANCE="xup_or5_0" PORT="b"/>
            <CONNECTION INSTANCE="B_input_0" PORT="B"/>
            <CONNECTION INSTANCE="C_input_0" PORT="B"/>
            <CONNECTION INSTANCE="xup_or3_0" PORT="a"/>
            <CONNECTION INSTANCE="A_input_0" PORT="B"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_dff_en_reset_3" HWVERSION="1.0" INSTANCE="xup_dff_en_reset_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_dff_en_reset" VLNV="xilinx.com:XUP:xup_dff_en_reset:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="Project_design_xup_dff_en_reset_0_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="C_input_0_C_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C_input_0" PORT="C_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="xup_clk_divider_0_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_clk_divider_0" PORT="clkout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q" SIGIS="undef" SIGNAME="xup_dff_en_reset_3_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLed"/>
            <CONNECTION INSTANCE="xup_or5_0" PORT="c"/>
            <CONNECTION INSTANCE="xup_or4_1" PORT="a"/>
            <CONNECTION INSTANCE="B_input_0" PORT="C"/>
            <CONNECTION INSTANCE="C_input_0" PORT="C"/>
            <CONNECTION INSTANCE="E_input_0" PORT="C"/>
            <CONNECTION INSTANCE="D_input_0" PORT="C"/>
            <CONNECTION INSTANCE="xup_or3_0" PORT="b"/>
            <CONNECTION INSTANCE="xup_or3_1" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_dff_en_reset_4" HWVERSION="1.0" INSTANCE="xup_dff_en_reset_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_dff_en_reset" VLNV="xilinx.com:XUP:xup_dff_en_reset:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="Project_design_xup_dff_en_reset_0_4"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="D_input_0_D_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="D_input_0" PORT="D_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="xup_clk_divider_0_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_clk_divider_0" PORT="clkout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q" SIGIS="undef" SIGNAME="xup_dff_en_reset_4_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DLed"/>
            <CONNECTION INSTANCE="xup_or5_0" PORT="d"/>
            <CONNECTION INSTANCE="xup_or4_1" PORT="b"/>
            <CONNECTION INSTANCE="C_input_0" PORT="D"/>
            <CONNECTION INSTANCE="D_input_0" PORT="D"/>
            <CONNECTION INSTANCE="xup_or3_0" PORT="c"/>
            <CONNECTION INSTANCE="xlconcat_6" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_dff_en_reset_5" HWVERSION="1.0" INSTANCE="xup_dff_en_reset_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_dff_en_reset" VLNV="xilinx.com:XUP:xup_dff_en_reset:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="Project_design_xup_dff_en_reset_0_5"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="E_input_0_E_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="E_input_0" PORT="E_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="xup_clk_divider_0_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_clk_divider_0" PORT="clkout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q" SIGIS="undef" SIGNAME="xup_dff_en_reset_5_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ELed"/>
            <CONNECTION INSTANCE="xup_or5_0" PORT="e"/>
            <CONNECTION INSTANCE="xup_or4_1" PORT="c"/>
            <CONNECTION INSTANCE="B_input_0" PORT="E"/>
            <CONNECTION INSTANCE="C_input_0" PORT="E"/>
            <CONNECTION INSTANCE="E_input_0" PORT="E"/>
            <CONNECTION INSTANCE="F_input_0" PORT="E"/>
            <CONNECTION INSTANCE="xup_or2_1" PORT="b"/>
            <CONNECTION INSTANCE="xup_or3_1" PORT="b"/>
            <CONNECTION INSTANCE="A_input_0" PORT="E"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_dff_en_reset_6" HWVERSION="1.0" INSTANCE="xup_dff_en_reset_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_dff_en_reset" VLNV="xilinx.com:XUP:xup_dff_en_reset:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="Project_design_xup_dff_en_reset_0_6"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="F_input_0_F_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="F_input_0" PORT="F_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="xup_clk_divider_0_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_clk_divider_0" PORT="clkout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q" SIGIS="undef" SIGNAME="xup_dff_en_reset_6_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="FLed"/>
            <CONNECTION INSTANCE="xup_or4_1" PORT="d"/>
            <CONNECTION INSTANCE="Idle_input_0" PORT="F"/>
            <CONNECTION INSTANCE="E_input_0" PORT="F"/>
            <CONNECTION INSTANCE="F_input_0" PORT="F"/>
            <CONNECTION INSTANCE="xup_or3_1" PORT="c"/>
            <CONNECTION INSTANCE="A_input_0" PORT="F"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_or2_1" HWVERSION="1.0" INSTANCE="xup_or2_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or2" VLNV="xilinx.com:XUP:xup_or2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="Project_design_xup_or2_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_dff_en_reset_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_dff_en_reset_5_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_5" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_or2_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_4" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_or3_0" HWVERSION="1.0" INSTANCE="xup_or3_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or3" VLNV="xilinx.com:XUP:xup_or3:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="Project_design_xup_or3_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_dff_en_reset_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_2" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_dff_en_reset_3_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_3" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="xup_dff_en_reset_4_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_4" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_or3_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_4" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_or3_1" HWVERSION="1.0" INSTANCE="xup_or3_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or3" VLNV="xilinx.com:XUP:xup_or3:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="Project_design_xup_or3_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_dff_en_reset_3_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_3" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_dff_en_reset_5_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_5" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="xup_dff_en_reset_6_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_6" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_or3_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_6" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_or4_1" HWVERSION="1.0" INSTANCE="xup_or4_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or4" VLNV="xilinx.com:XUP:xup_or4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="Project_design_xup_or4_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_dff_en_reset_3_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_3" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_dff_en_reset_4_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_4" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="xup_dff_en_reset_5_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_5" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="xup_dff_en_reset_6_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_6" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_or4_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CSR2"/>
            <CONNECTION INSTANCE="xup_and2_0" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_or5_0" HWVERSION="1.0" INSTANCE="xup_or5_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or5" VLNV="xilinx.com:XUP:xup_or5:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="Project_design_xup_or5_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_dff_en_reset_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_dff_en_reset_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_2" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="xup_dff_en_reset_3_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_3" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="xup_dff_en_reset_4_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_4" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="e" SIGIS="undef" SIGNAME="xup_dff_en_reset_5_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_5" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_or5_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CSR1"/>
            <CONNECTION INSTANCE="xup_and2_1" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
