--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml prac3_top.twx prac3_top.ncd -o prac3_top.twr prac3_top.pcf
-ucf prac3_top.ucf

Design file:              prac3_top.ncd
Physical constraint file: prac3_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_ck_100MHz_pad = PERIOD TIMEGRP "ck_100MHz_pad" 100 MHz 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ck_100MHz_pad = PERIOD TIMEGRP "ck_100MHz_pad" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (max period limit - period)
  Period: 200.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKFX)
  Physical resource: XLXI_306/dcm_sp_inst/CLKFX
  Logical resource: XLXI_306/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: XLXI_306/clkfx
--------------------------------------------------------------------------------
Slack: 7.330ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKIN)
  Physical resource: XLXI_306/dcm_sp_inst/CLKIN
  Logical resource: XLXI_306/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: XLXI_306/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 7.330ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: XLXI_306/dcm_sp_inst/CLK2X
  Logical resource: XLXI_306/dcm_sp_inst/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: XLXI_306/clk2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cuenta_dcm_7_ = PERIOD TIMEGRP "cuenta_dcm<7>" 0.02 MHz 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cuenta_dcm_7_ = PERIOD TIMEGRP "cuenta_dcm<7>" 0.02 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 49998.270ns (period - min period limit)
  Period: 50000.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: XLXI_14/I0
  Logical resource: XLXI_14/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: cuenta_dcm<7>
--------------------------------------------------------------------------------
Slack: 49998.361ns (period - min period limit)
  Period: 50000.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: ck_display_externo_pad_OBUF/CLK0
  Logical resource: XLXI_142/CK0
  Location pin: OLOGIC_X0Y24.CLK0
  Clock network: ck_20KHz
--------------------------------------------------------------------------------
Slack: 49998.597ns (period - min period limit)
  Period: 50000.000ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: ck_display_externo_pad_OBUF/CLK1
  Logical resource: XLXI_142/CK1
  Location pin: OLOGIC_X0Y24.CLK1
  Clock network: ck_20KHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cuenta_dcm_13_ = PERIOD TIMEGRP "cuenta_dcm<13>" 0.002 
MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 287 paths analyzed, 82 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.946ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_1/XLXI_39/XLXI_10/Q0 (SLICE_X24Y51.CE), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     499996.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_1/XLXI_12/Q1 (FF)
  Destination:          XLXI_1/XLXI_39/XLXI_10/Q0 (FF)
  Requirement:          500000.000ns
  Data Path Delay:      3.904ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.257 - 0.264)
  Source Clock:         ck_300Hz rising at 0.000ns
  Destination Clock:    ck_300Hz rising at 500000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/XLXI_1/XLXI_12/Q1 to XLXI_1/XLXI_39/XLXI_10/Q0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y52.BQ      Tcko                  0.447   XLXI_1/tecla_DUMMY<6>
                                                       XLXI_1/XLXI_1/XLXI_12/Q1
    SLICE_X25Y51.B2      net (fanout=3)        0.799   XLXI_1/tecla_DUMMY<5>
    SLICE_X25Y51.B       Tilo                  0.259   XLXI_1/tecla_DUMMY<15>
                                                       XLXI_1/XLXI_39/XLXI_13/O_SW0
    SLICE_X25Y51.A5      net (fanout=1)        0.187   XLXI_1/XLXI_39/XLXI_13/N01
    SLICE_X25Y51.A       Tilo                  0.259   XLXI_1/tecla_DUMMY<15>
                                                       XLXI_1/XLXI_39/XLXI_13/O
    SLICE_X22Y50.C3      net (fanout=1)        0.516   XLXI_1/XLXI_39/XLXN_209
    SLICE_X22Y50.C       Tilo                  0.204   tecla_pulsada_KHz
                                                       XLXI_1/XLXI_39/XLXI_15
    SLICE_X22Y50.D5      net (fanout=1)        0.195   XLXI_1/XLXI_39/tecla_pulsada_nivel
    SLICE_X22Y50.D       Tilo                  0.203   tecla_pulsada_KHz
                                                       XLXI_1/XLXI_39/XLXI_41/XLXI_2
    SLICE_X24Y51.CE      net (fanout=2)        0.500   XLXI_1/XLXI_39/ce_tecla_pulsada
    SLICE_X24Y51.CLK     Tceck                 0.335   codigo_tecla_KHz<1>
                                                       XLXI_1/XLXI_39/XLXI_10/Q0
    -------------------------------------------------  ---------------------------
    Total                                      3.904ns (1.707ns logic, 2.197ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     499996.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_1/XLXI_9/Q3 (FF)
  Destination:          XLXI_1/XLXI_39/XLXI_10/Q0 (FF)
  Requirement:          500000.000ns
  Data Path Delay:      3.744ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.152 - 0.159)
  Source Clock:         ck_300Hz rising at 0.000ns
  Destination Clock:    ck_300Hz rising at 500000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/XLXI_1/XLXI_9/Q3 to XLXI_1/XLXI_39/XLXI_10/Q0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y52.AMUX    Tshcko                0.455   XLXI_1/tecla_DUMMY<9>
                                                       XLXI_1/XLXI_1/XLXI_9/Q3
    SLICE_X23Y51.B4      net (fanout=4)        0.719   XLXI_1/tecla_DUMMY<13>
    SLICE_X23Y51.B       Tilo                  0.259   XLXI_1/tecla_DUMMY<14>
                                                       XLXI_1/XLXI_39/XLXI_14/O_SW0
    SLICE_X23Y51.A5      net (fanout=1)        0.187   XLXI_1/XLXI_39/XLXI_14/N01
    SLICE_X23Y51.A       Tilo                  0.259   XLXI_1/tecla_DUMMY<14>
                                                       XLXI_1/XLXI_39/XLXI_14/O
    SLICE_X22Y50.C4      net (fanout=1)        0.428   XLXI_1/XLXI_39/XLXN_210
    SLICE_X22Y50.C       Tilo                  0.204   tecla_pulsada_KHz
                                                       XLXI_1/XLXI_39/XLXI_15
    SLICE_X22Y50.D5      net (fanout=1)        0.195   XLXI_1/XLXI_39/tecla_pulsada_nivel
    SLICE_X22Y50.D       Tilo                  0.203   tecla_pulsada_KHz
                                                       XLXI_1/XLXI_39/XLXI_41/XLXI_2
    SLICE_X24Y51.CE      net (fanout=2)        0.500   XLXI_1/XLXI_39/ce_tecla_pulsada
    SLICE_X24Y51.CLK     Tceck                 0.335   codigo_tecla_KHz<1>
                                                       XLXI_1/XLXI_39/XLXI_10/Q0
    -------------------------------------------------  ---------------------------
    Total                                      3.744ns (1.715ns logic, 2.029ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     499996.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_1/XLXI_15/Q1 (FF)
  Destination:          XLXI_1/XLXI_39/XLXI_10/Q0 (FF)
  Requirement:          500000.000ns
  Data Path Delay:      3.724ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.257 - 0.264)
  Source Clock:         ck_300Hz rising at 0.000ns
  Destination Clock:    ck_300Hz rising at 500000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/XLXI_1/XLXI_15/Q1 to XLXI_1/XLXI_39/XLXI_10/Q0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y52.AMUX    Tshcko                0.461   XLXI_1/tecla_DUMMY<12>
                                                       XLXI_1/XLXI_1/XLXI_15/Q1
    SLICE_X25Y51.A1      net (fanout=1)        1.051   XLXI_1/tecla_DUMMY<0>
    SLICE_X25Y51.A       Tilo                  0.259   XLXI_1/tecla_DUMMY<15>
                                                       XLXI_1/XLXI_39/XLXI_13/O
    SLICE_X22Y50.C3      net (fanout=1)        0.516   XLXI_1/XLXI_39/XLXN_209
    SLICE_X22Y50.C       Tilo                  0.204   tecla_pulsada_KHz
                                                       XLXI_1/XLXI_39/XLXI_15
    SLICE_X22Y50.D5      net (fanout=1)        0.195   XLXI_1/XLXI_39/tecla_pulsada_nivel
    SLICE_X22Y50.D       Tilo                  0.203   tecla_pulsada_KHz
                                                       XLXI_1/XLXI_39/XLXI_41/XLXI_2
    SLICE_X24Y51.CE      net (fanout=2)        0.500   XLXI_1/XLXI_39/ce_tecla_pulsada
    SLICE_X24Y51.CLK     Tceck                 0.335   codigo_tecla_KHz<1>
                                                       XLXI_1/XLXI_39/XLXI_10/Q0
    -------------------------------------------------  ---------------------------
    Total                                      3.724ns (1.462ns logic, 2.262ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/XLXI_39/XLXI_10/Q1 (SLICE_X24Y51.CE), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     499996.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_1/XLXI_12/Q1 (FF)
  Destination:          XLXI_1/XLXI_39/XLXI_10/Q1 (FF)
  Requirement:          500000.000ns
  Data Path Delay:      3.883ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.257 - 0.264)
  Source Clock:         ck_300Hz rising at 0.000ns
  Destination Clock:    ck_300Hz rising at 500000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/XLXI_1/XLXI_12/Q1 to XLXI_1/XLXI_39/XLXI_10/Q1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y52.BQ      Tcko                  0.447   XLXI_1/tecla_DUMMY<6>
                                                       XLXI_1/XLXI_1/XLXI_12/Q1
    SLICE_X25Y51.B2      net (fanout=3)        0.799   XLXI_1/tecla_DUMMY<5>
    SLICE_X25Y51.B       Tilo                  0.259   XLXI_1/tecla_DUMMY<15>
                                                       XLXI_1/XLXI_39/XLXI_13/O_SW0
    SLICE_X25Y51.A5      net (fanout=1)        0.187   XLXI_1/XLXI_39/XLXI_13/N01
    SLICE_X25Y51.A       Tilo                  0.259   XLXI_1/tecla_DUMMY<15>
                                                       XLXI_1/XLXI_39/XLXI_13/O
    SLICE_X22Y50.C3      net (fanout=1)        0.516   XLXI_1/XLXI_39/XLXN_209
    SLICE_X22Y50.C       Tilo                  0.204   tecla_pulsada_KHz
                                                       XLXI_1/XLXI_39/XLXI_15
    SLICE_X22Y50.D5      net (fanout=1)        0.195   XLXI_1/XLXI_39/tecla_pulsada_nivel
    SLICE_X22Y50.D       Tilo                  0.203   tecla_pulsada_KHz
                                                       XLXI_1/XLXI_39/XLXI_41/XLXI_2
    SLICE_X24Y51.CE      net (fanout=2)        0.500   XLXI_1/XLXI_39/ce_tecla_pulsada
    SLICE_X24Y51.CLK     Tceck                 0.314   codigo_tecla_KHz<1>
                                                       XLXI_1/XLXI_39/XLXI_10/Q1
    -------------------------------------------------  ---------------------------
    Total                                      3.883ns (1.686ns logic, 2.197ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     499996.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_1/XLXI_9/Q3 (FF)
  Destination:          XLXI_1/XLXI_39/XLXI_10/Q1 (FF)
  Requirement:          500000.000ns
  Data Path Delay:      3.723ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.152 - 0.159)
  Source Clock:         ck_300Hz rising at 0.000ns
  Destination Clock:    ck_300Hz rising at 500000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/XLXI_1/XLXI_9/Q3 to XLXI_1/XLXI_39/XLXI_10/Q1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y52.AMUX    Tshcko                0.455   XLXI_1/tecla_DUMMY<9>
                                                       XLXI_1/XLXI_1/XLXI_9/Q3
    SLICE_X23Y51.B4      net (fanout=4)        0.719   XLXI_1/tecla_DUMMY<13>
    SLICE_X23Y51.B       Tilo                  0.259   XLXI_1/tecla_DUMMY<14>
                                                       XLXI_1/XLXI_39/XLXI_14/O_SW0
    SLICE_X23Y51.A5      net (fanout=1)        0.187   XLXI_1/XLXI_39/XLXI_14/N01
    SLICE_X23Y51.A       Tilo                  0.259   XLXI_1/tecla_DUMMY<14>
                                                       XLXI_1/XLXI_39/XLXI_14/O
    SLICE_X22Y50.C4      net (fanout=1)        0.428   XLXI_1/XLXI_39/XLXN_210
    SLICE_X22Y50.C       Tilo                  0.204   tecla_pulsada_KHz
                                                       XLXI_1/XLXI_39/XLXI_15
    SLICE_X22Y50.D5      net (fanout=1)        0.195   XLXI_1/XLXI_39/tecla_pulsada_nivel
    SLICE_X22Y50.D       Tilo                  0.203   tecla_pulsada_KHz
                                                       XLXI_1/XLXI_39/XLXI_41/XLXI_2
    SLICE_X24Y51.CE      net (fanout=2)        0.500   XLXI_1/XLXI_39/ce_tecla_pulsada
    SLICE_X24Y51.CLK     Tceck                 0.314   codigo_tecla_KHz<1>
                                                       XLXI_1/XLXI_39/XLXI_10/Q1
    -------------------------------------------------  ---------------------------
    Total                                      3.723ns (1.694ns logic, 2.029ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     499996.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_1/XLXI_15/Q1 (FF)
  Destination:          XLXI_1/XLXI_39/XLXI_10/Q1 (FF)
  Requirement:          500000.000ns
  Data Path Delay:      3.703ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.257 - 0.264)
  Source Clock:         ck_300Hz rising at 0.000ns
  Destination Clock:    ck_300Hz rising at 500000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/XLXI_1/XLXI_15/Q1 to XLXI_1/XLXI_39/XLXI_10/Q1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y52.AMUX    Tshcko                0.461   XLXI_1/tecla_DUMMY<12>
                                                       XLXI_1/XLXI_1/XLXI_15/Q1
    SLICE_X25Y51.A1      net (fanout=1)        1.051   XLXI_1/tecla_DUMMY<0>
    SLICE_X25Y51.A       Tilo                  0.259   XLXI_1/tecla_DUMMY<15>
                                                       XLXI_1/XLXI_39/XLXI_13/O
    SLICE_X22Y50.C3      net (fanout=1)        0.516   XLXI_1/XLXI_39/XLXN_209
    SLICE_X22Y50.C       Tilo                  0.204   tecla_pulsada_KHz
                                                       XLXI_1/XLXI_39/XLXI_15
    SLICE_X22Y50.D5      net (fanout=1)        0.195   XLXI_1/XLXI_39/tecla_pulsada_nivel
    SLICE_X22Y50.D       Tilo                  0.203   tecla_pulsada_KHz
                                                       XLXI_1/XLXI_39/XLXI_41/XLXI_2
    SLICE_X24Y51.CE      net (fanout=2)        0.500   XLXI_1/XLXI_39/ce_tecla_pulsada
    SLICE_X24Y51.CLK     Tceck                 0.314   codigo_tecla_KHz<1>
                                                       XLXI_1/XLXI_39/XLXI_10/Q1
    -------------------------------------------------  ---------------------------
    Total                                      3.703ns (1.441ns logic, 2.262ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/XLXI_39/XLXI_10/Q2 (SLICE_X22Y51.CE), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     499996.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_1/XLXI_12/Q1 (FF)
  Destination:          XLXI_1/XLXI_39/XLXI_10/Q2 (FF)
  Requirement:          500000.000ns
  Data Path Delay:      3.687ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.152 - 0.159)
  Source Clock:         ck_300Hz rising at 0.000ns
  Destination Clock:    ck_300Hz rising at 500000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/XLXI_1/XLXI_12/Q1 to XLXI_1/XLXI_39/XLXI_10/Q2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y52.BQ      Tcko                  0.447   XLXI_1/tecla_DUMMY<6>
                                                       XLXI_1/XLXI_1/XLXI_12/Q1
    SLICE_X25Y51.B2      net (fanout=3)        0.799   XLXI_1/tecla_DUMMY<5>
    SLICE_X25Y51.B       Tilo                  0.259   XLXI_1/tecla_DUMMY<15>
                                                       XLXI_1/XLXI_39/XLXI_13/O_SW0
    SLICE_X25Y51.A5      net (fanout=1)        0.187   XLXI_1/XLXI_39/XLXI_13/N01
    SLICE_X25Y51.A       Tilo                  0.259   XLXI_1/tecla_DUMMY<15>
                                                       XLXI_1/XLXI_39/XLXI_13/O
    SLICE_X22Y50.C3      net (fanout=1)        0.516   XLXI_1/XLXI_39/XLXN_209
    SLICE_X22Y50.C       Tilo                  0.204   tecla_pulsada_KHz
                                                       XLXI_1/XLXI_39/XLXI_15
    SLICE_X22Y50.D5      net (fanout=1)        0.195   XLXI_1/XLXI_39/tecla_pulsada_nivel
    SLICE_X22Y50.D       Tilo                  0.203   tecla_pulsada_KHz
                                                       XLXI_1/XLXI_39/XLXI_41/XLXI_2
    SLICE_X22Y51.CE      net (fanout=2)        0.287   XLXI_1/XLXI_39/ce_tecla_pulsada
    SLICE_X22Y51.CLK     Tceck                 0.331   codigo_tecla_KHz<3>
                                                       XLXI_1/XLXI_39/XLXI_10/Q2
    -------------------------------------------------  ---------------------------
    Total                                      3.687ns (1.703ns logic, 1.984ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     499996.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_1/XLXI_9/Q3 (FF)
  Destination:          XLXI_1/XLXI_39/XLXI_10/Q2 (FF)
  Requirement:          500000.000ns
  Data Path Delay:      3.527ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.252 - 0.269)
  Source Clock:         ck_300Hz rising at 0.000ns
  Destination Clock:    ck_300Hz rising at 500000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/XLXI_1/XLXI_9/Q3 to XLXI_1/XLXI_39/XLXI_10/Q2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y52.AMUX    Tshcko                0.455   XLXI_1/tecla_DUMMY<9>
                                                       XLXI_1/XLXI_1/XLXI_9/Q3
    SLICE_X23Y51.B4      net (fanout=4)        0.719   XLXI_1/tecla_DUMMY<13>
    SLICE_X23Y51.B       Tilo                  0.259   XLXI_1/tecla_DUMMY<14>
                                                       XLXI_1/XLXI_39/XLXI_14/O_SW0
    SLICE_X23Y51.A5      net (fanout=1)        0.187   XLXI_1/XLXI_39/XLXI_14/N01
    SLICE_X23Y51.A       Tilo                  0.259   XLXI_1/tecla_DUMMY<14>
                                                       XLXI_1/XLXI_39/XLXI_14/O
    SLICE_X22Y50.C4      net (fanout=1)        0.428   XLXI_1/XLXI_39/XLXN_210
    SLICE_X22Y50.C       Tilo                  0.204   tecla_pulsada_KHz
                                                       XLXI_1/XLXI_39/XLXI_15
    SLICE_X22Y50.D5      net (fanout=1)        0.195   XLXI_1/XLXI_39/tecla_pulsada_nivel
    SLICE_X22Y50.D       Tilo                  0.203   tecla_pulsada_KHz
                                                       XLXI_1/XLXI_39/XLXI_41/XLXI_2
    SLICE_X22Y51.CE      net (fanout=2)        0.287   XLXI_1/XLXI_39/ce_tecla_pulsada
    SLICE_X22Y51.CLK     Tceck                 0.331   codigo_tecla_KHz<3>
                                                       XLXI_1/XLXI_39/XLXI_10/Q2
    -------------------------------------------------  ---------------------------
    Total                                      3.527ns (1.711ns logic, 1.816ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     499996.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_1/XLXI_15/Q1 (FF)
  Destination:          XLXI_1/XLXI_39/XLXI_10/Q2 (FF)
  Requirement:          500000.000ns
  Data Path Delay:      3.507ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.152 - 0.159)
  Source Clock:         ck_300Hz rising at 0.000ns
  Destination Clock:    ck_300Hz rising at 500000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/XLXI_1/XLXI_15/Q1 to XLXI_1/XLXI_39/XLXI_10/Q2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y52.AMUX    Tshcko                0.461   XLXI_1/tecla_DUMMY<12>
                                                       XLXI_1/XLXI_1/XLXI_15/Q1
    SLICE_X25Y51.A1      net (fanout=1)        1.051   XLXI_1/tecla_DUMMY<0>
    SLICE_X25Y51.A       Tilo                  0.259   XLXI_1/tecla_DUMMY<15>
                                                       XLXI_1/XLXI_39/XLXI_13/O
    SLICE_X22Y50.C3      net (fanout=1)        0.516   XLXI_1/XLXI_39/XLXN_209
    SLICE_X22Y50.C       Tilo                  0.204   tecla_pulsada_KHz
                                                       XLXI_1/XLXI_39/XLXI_15
    SLICE_X22Y50.D5      net (fanout=1)        0.195   XLXI_1/XLXI_39/tecla_pulsada_nivel
    SLICE_X22Y50.D       Tilo                  0.203   tecla_pulsada_KHz
                                                       XLXI_1/XLXI_39/XLXI_41/XLXI_2
    SLICE_X22Y51.CE      net (fanout=2)        0.287   XLXI_1/XLXI_39/ce_tecla_pulsada
    SLICE_X22Y51.CLK     Tceck                 0.331   codigo_tecla_KHz<3>
                                                       XLXI_1/XLXI_39/XLXI_10/Q2
    -------------------------------------------------  ---------------------------
    Total                                      3.507ns (1.458ns logic, 2.049ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cuenta_dcm_13_ = PERIOD TIMEGRP "cuenta_dcm<13>" 0.002 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_1/XLXI_1/XLXI_2/XLXI_3 (SLICE_X24Y53.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.410ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/XLXI_1/XLXI_2/XLXI_2 (FF)
  Destination:          XLXI_1/XLXI_1/XLXI_2/XLXI_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.410ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ck_300Hz rising at 500000.000ns
  Destination Clock:    ck_300Hz rising at 500000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_1/XLXI_1/XLXI_2/XLXI_2 to XLXI_1/XLXI_1/XLXI_2/XLXI_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y53.CQ      Tcko                  0.200   fila<4>
                                                       XLXI_1/XLXI_1/XLXI_2/XLXI_2
    SLICE_X24Y53.DX      net (fanout=6)        0.162   fila<3>
    SLICE_X24Y53.CLK     Tckdi       (-Th)    -0.048   fila<4>
                                                       XLXI_1/XLXI_1/XLXI_2/XLXI_3
    -------------------------------------------------  ---------------------------
    Total                                      0.410ns (0.248ns logic, 0.162ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/XLXI_1/XLXI_9/Q2 (SLICE_X24Y52.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/XLXI_7/XLXI_1 (FF)
  Destination:          XLXI_1/XLXI_1/XLXI_9/Q2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.039 - 0.034)
  Source Clock:         ck_300Hz rising at 500000.000ns
  Destination Clock:    ck_300Hz rising at 500000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_1/XLXI_7/XLXI_1 to XLXI_1/XLXI_1/XLXI_9/Q2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y53.CQ      Tcko                  0.198   XLXI_1/col_ok4
                                                       XLXI_1/XLXI_7/XLXI_1
    SLICE_X24Y52.CX      net (fanout=4)        0.200   XLXI_1/col_ok3
    SLICE_X24Y52.CLK     Tckdi       (-Th)    -0.048   XLXI_1/tecla_DUMMY<9>
                                                       XLXI_1/XLXI_1/XLXI_9/Q2
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.246ns logic, 0.200ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/XLXI_1/XLXI_9/Q1 (SLICE_X24Y52.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.450ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/XLXI_6/XLXI_1 (FF)
  Destination:          XLXI_1/XLXI_1/XLXI_9/Q1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.455ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.039 - 0.034)
  Source Clock:         ck_300Hz rising at 500000.000ns
  Destination Clock:    ck_300Hz rising at 500000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_1/XLXI_6/XLXI_1 to XLXI_1/XLXI_1/XLXI_9/Q1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y53.BQ      Tcko                  0.198   XLXI_1/col_ok4
                                                       XLXI_1/XLXI_6/XLXI_1
    SLICE_X24Y52.BX      net (fanout=4)        0.209   XLXI_1/col_ok2
    SLICE_X24Y52.CLK     Tckdi       (-Th)    -0.048   XLXI_1/tecla_DUMMY<9>
                                                       XLXI_1/XLXI_1/XLXI_9/Q1
    -------------------------------------------------  ---------------------------
    Total                                      0.455ns (0.246ns logic, 0.209ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cuenta_dcm_13_ = PERIOD TIMEGRP "cuenta_dcm<13>" 0.002 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 499998.270ns (period - min period limit)
  Period: 500000.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: XLXI_314/I0
  Logical resource: XLXI_314/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: cuenta_dcm<13>
--------------------------------------------------------------------------------
Slack: 499998.941ns (period - min period limit)
  Period: 500000.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: col<1>/CLK0
  Logical resource: XLXI_279_1/q_tmp/CLK0
  Location pin: ILOGIC_X12Y60.CLK0
  Clock network: ck_300Hz
--------------------------------------------------------------------------------
Slack: 499998.941ns (period - min period limit)
  Period: 500000.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: col<2>/CLK0
  Logical resource: XLXI_279_2/q_tmp/CLK0
  Location pin: ILOGIC_X12Y61.CLK0
  Clock network: ck_300Hz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XLXI_306_clk2x = PERIOD TIMEGRP "XLXI_306_clk2x" 
TS_ck_100MHz_pad HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6062 paths analyzed, 1248 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.716ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_865/U1/tono_0 (SLICE_X15Y23.A5), 1202 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_865/U1/periodo_6 (FF)
  Destination:          XLXI_865/U1/tono_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.505ns (Levels of Logic = 8)
  Clock Path Skew:      -0.026ns (0.239 - 0.265)
  Source Clock:         ck_100MHz rising at 0.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_865/U1/periodo_6 to XLXI_865/U1/tono_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y20.CQ      Tcko                  0.391   XLXI_865/U1/periodo<7>
                                                       XLXI_865/U1/periodo_6
    SLICE_X10Y18.A4      net (fanout=12)       0.692   XLXI_865/U1/periodo<6>
    SLICE_X10Y18.A       Tilo                  0.203   N56
                                                       XLXI_865/U1/U1/Mmux_p1112_SW1
    SLICE_X11Y19.C2      net (fanout=1)        0.588   N56
    SLICE_X11Y19.C       Tilo                  0.259   XLXI_865/U1/periodo<3>
                                                       XLXI_865/U1/U1/Mmux_p1112
    SLICE_X10Y19.D2      net (fanout=1)        0.462   XLXI_865/U1/U1/Mmux_p1111
    SLICE_X10Y19.D       Tilo                  0.203   XLXI_865/U1/tiempo_on<3>
                                                       XLXI_865/U1/U1/Mmux_p1113_SW0
    SLICE_X10Y19.C6      net (fanout=1)        0.118   N63
    SLICE_X10Y19.C       Tilo                  0.204   XLXI_865/U1/tiempo_on<3>
                                                       XLXI_865/U1/U1/Mmux_p1113
    SLICE_X12Y20.B2      net (fanout=1)        0.766   XLXI_865/U1/U1/Mmux_p1112
    SLICE_X12Y20.B       Tilo                  0.205   N61
                                                       XLXI_865/U1/U1/Mmux_p1115_SW0
    SLICE_X12Y20.D1      net (fanout=2)        0.449   N61
    SLICE_X12Y20.CMUX    Topdc                 0.338   N61
                                                       XLXI_865/U1/U1/Mmux_p1115_F
                                                       XLXI_865/U1/U1/Mmux_p1115
    SLICE_X15Y23.B1      net (fanout=4)        0.859   XLXI_865/U1/U1/p<1>
    SLICE_X15Y23.B       Tilo                  0.259   XLXI_865/U1/tono<1>
                                                       XLXI_865/U1/U1/U1/Tono<0>
    SLICE_X15Y23.A5      net (fanout=1)        0.187   XLXI_865/U1/div<0>
    SLICE_X15Y23.CLK     Tas                   0.322   XLXI_865/U1/tono<1>
                                                       XLXI_865/U1/tono_0_glue_set
                                                       XLXI_865/U1/tono_0
    -------------------------------------------------  ---------------------------
    Total                                      6.505ns (2.384ns logic, 4.121ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_865/U1/periodo_4 (FF)
  Destination:          XLXI_865/U1/tono_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.446ns (Levels of Logic = 8)
  Clock Path Skew:      -0.026ns (0.239 - 0.265)
  Source Clock:         ck_100MHz rising at 0.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_865/U1/periodo_4 to XLXI_865/U1/tono_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y20.AQ      Tcko                  0.391   XLXI_865/U1/periodo<7>
                                                       XLXI_865/U1/periodo_4
    SLICE_X10Y18.A5      net (fanout=10)       0.633   XLXI_865/U1/periodo<4>
    SLICE_X10Y18.A       Tilo                  0.203   N56
                                                       XLXI_865/U1/U1/Mmux_p1112_SW1
    SLICE_X11Y19.C2      net (fanout=1)        0.588   N56
    SLICE_X11Y19.C       Tilo                  0.259   XLXI_865/U1/periodo<3>
                                                       XLXI_865/U1/U1/Mmux_p1112
    SLICE_X10Y19.D2      net (fanout=1)        0.462   XLXI_865/U1/U1/Mmux_p1111
    SLICE_X10Y19.D       Tilo                  0.203   XLXI_865/U1/tiempo_on<3>
                                                       XLXI_865/U1/U1/Mmux_p1113_SW0
    SLICE_X10Y19.C6      net (fanout=1)        0.118   N63
    SLICE_X10Y19.C       Tilo                  0.204   XLXI_865/U1/tiempo_on<3>
                                                       XLXI_865/U1/U1/Mmux_p1113
    SLICE_X12Y20.B2      net (fanout=1)        0.766   XLXI_865/U1/U1/Mmux_p1112
    SLICE_X12Y20.B       Tilo                  0.205   N61
                                                       XLXI_865/U1/U1/Mmux_p1115_SW0
    SLICE_X12Y20.D1      net (fanout=2)        0.449   N61
    SLICE_X12Y20.CMUX    Topdc                 0.338   N61
                                                       XLXI_865/U1/U1/Mmux_p1115_F
                                                       XLXI_865/U1/U1/Mmux_p1115
    SLICE_X15Y23.B1      net (fanout=4)        0.859   XLXI_865/U1/U1/p<1>
    SLICE_X15Y23.B       Tilo                  0.259   XLXI_865/U1/tono<1>
                                                       XLXI_865/U1/U1/U1/Tono<0>
    SLICE_X15Y23.A5      net (fanout=1)        0.187   XLXI_865/U1/div<0>
    SLICE_X15Y23.CLK     Tas                   0.322   XLXI_865/U1/tono<1>
                                                       XLXI_865/U1/tono_0_glue_set
                                                       XLXI_865/U1/tono_0
    -------------------------------------------------  ---------------------------
    Total                                      6.446ns (2.384ns logic, 4.062ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_865/U1/periodo_6 (FF)
  Destination:          XLXI_865/U1/tono_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.413ns (Levels of Logic = 8)
  Clock Path Skew:      -0.026ns (0.239 - 0.265)
  Source Clock:         ck_100MHz rising at 0.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_865/U1/periodo_6 to XLXI_865/U1/tono_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y20.CQ      Tcko                  0.391   XLXI_865/U1/periodo<7>
                                                       XLXI_865/U1/periodo_6
    SLICE_X10Y18.A4      net (fanout=12)       0.692   XLXI_865/U1/periodo<6>
    SLICE_X10Y18.A       Tilo                  0.203   N56
                                                       XLXI_865/U1/U1/Mmux_p1112_SW1
    SLICE_X11Y19.C2      net (fanout=1)        0.588   N56
    SLICE_X11Y19.C       Tilo                  0.259   XLXI_865/U1/periodo<3>
                                                       XLXI_865/U1/U1/Mmux_p1112
    SLICE_X10Y19.D2      net (fanout=1)        0.462   XLXI_865/U1/U1/Mmux_p1111
    SLICE_X10Y19.D       Tilo                  0.203   XLXI_865/U1/tiempo_on<3>
                                                       XLXI_865/U1/U1/Mmux_p1113_SW0
    SLICE_X10Y19.C6      net (fanout=1)        0.118   N63
    SLICE_X10Y19.C       Tilo                  0.204   XLXI_865/U1/tiempo_on<3>
                                                       XLXI_865/U1/U1/Mmux_p1113
    SLICE_X12Y20.B2      net (fanout=1)        0.766   XLXI_865/U1/U1/Mmux_p1112
    SLICE_X12Y20.B       Tilo                  0.205   N61
                                                       XLXI_865/U1/U1/Mmux_p1115_SW0
    SLICE_X12Y20.C4      net (fanout=2)        0.352   N61
    SLICE_X12Y20.CMUX    Tilo                  0.343   N61
                                                       XLXI_865/U1/U1/Mmux_p1115_G
                                                       XLXI_865/U1/U1/Mmux_p1115
    SLICE_X15Y23.B1      net (fanout=4)        0.859   XLXI_865/U1/U1/p<1>
    SLICE_X15Y23.B       Tilo                  0.259   XLXI_865/U1/tono<1>
                                                       XLXI_865/U1/U1/U1/Tono<0>
    SLICE_X15Y23.A5      net (fanout=1)        0.187   XLXI_865/U1/div<0>
    SLICE_X15Y23.CLK     Tas                   0.322   XLXI_865/U1/tono<1>
                                                       XLXI_865/U1/tono_0_glue_set
                                                       XLXI_865/U1/tono_0
    -------------------------------------------------  ---------------------------
    Total                                      6.413ns (2.389ns logic, 4.024ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_865/U1/tono_2 (SLICE_X12Y23.A5), 985 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_865/U1/tiempo_on_14 (FF)
  Destination:          XLXI_865/U1/tono_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.445ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.244 - 0.267)
  Source Clock:         ck_100MHz rising at 0.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_865/U1/tiempo_on_14 to XLXI_865/U1/tono_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y21.CQ      Tcko                  0.391   XLXI_865/U1/tiempo_on<15>
                                                       XLXI_865/U1/tiempo_on_14
    SLICE_X11Y21.B2      net (fanout=4)        0.707   XLXI_865/U1/tiempo_on<14>
    SLICE_X11Y21.B       Tilo                  0.259   XLXI_865/U1/tiempo_on<15>
                                                       XLXI_865/U1/U1/Mmux_t_o183
    SLICE_X14Y22.B1      net (fanout=1)        1.585   XLXI_865/U1/U1/Mmux_t_o182
    SLICE_X14Y22.B       Tilo                  0.203   N22
                                                       XLXI_865/U1/U1/Mmux_t_o188
    SLICE_X14Y22.A5      net (fanout=1)        0.222   XLXI_865/U1/U1/Mmux_t_o187
    SLICE_X14Y22.A       Tilo                  0.203   N22
                                                       XLXI_865/U1/U1/Mmux_t_o189
    SLICE_X14Y23.B2      net (fanout=12)       1.323   XLXI_865/U1/U1/t_o<2>
    SLICE_X14Y23.B       Tilo                  0.203   XLXI_865/U1/tiempo_on<21>
                                                       XLXI_865/U1/U1/U1/Tono<2>_SW1
    SLICE_X12Y23.B2      net (fanout=1)        0.634   N23
    SLICE_X12Y23.B       Tilo                  0.205   XLXI_865/U1/tono<3>
                                                       XLXI_865/U1/U1/U1/Tono<2>
    SLICE_X12Y23.A5      net (fanout=1)        0.169   XLXI_865/U1/div<2>
    SLICE_X12Y23.CLK     Tas                   0.341   XLXI_865/U1/tono<3>
                                                       XLXI_865/U1/tono_2_glue_set
                                                       XLXI_865/U1/tono_2
    -------------------------------------------------  ---------------------------
    Total                                      6.445ns (1.805ns logic, 4.640ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_865/U1/periodo_13 (FF)
  Destination:          XLXI_865/U1/tono_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.300ns (Levels of Logic = 6)
  Clock Path Skew:      -0.029ns (0.244 - 0.273)
  Source Clock:         ck_100MHz rising at 0.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_865/U1/periodo_13 to XLXI_865/U1/tono_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.BQ       Tcko                  0.408   XLXI_865/U1/periodo<15>
                                                       XLXI_865/U1/periodo_13
    SLICE_X11Y21.B4      net (fanout=10)       0.545   XLXI_865/U1/periodo<13>
    SLICE_X11Y21.B       Tilo                  0.259   XLXI_865/U1/tiempo_on<15>
                                                       XLXI_865/U1/U1/Mmux_t_o183
    SLICE_X14Y22.B1      net (fanout=1)        1.585   XLXI_865/U1/U1/Mmux_t_o182
    SLICE_X14Y22.B       Tilo                  0.203   N22
                                                       XLXI_865/U1/U1/Mmux_t_o188
    SLICE_X14Y22.A5      net (fanout=1)        0.222   XLXI_865/U1/U1/Mmux_t_o187
    SLICE_X14Y22.A       Tilo                  0.203   N22
                                                       XLXI_865/U1/U1/Mmux_t_o189
    SLICE_X14Y23.B2      net (fanout=12)       1.323   XLXI_865/U1/U1/t_o<2>
    SLICE_X14Y23.B       Tilo                  0.203   XLXI_865/U1/tiempo_on<21>
                                                       XLXI_865/U1/U1/U1/Tono<2>_SW1
    SLICE_X12Y23.B2      net (fanout=1)        0.634   N23
    SLICE_X12Y23.B       Tilo                  0.205   XLXI_865/U1/tono<3>
                                                       XLXI_865/U1/U1/U1/Tono<2>
    SLICE_X12Y23.A5      net (fanout=1)        0.169   XLXI_865/U1/div<2>
    SLICE_X12Y23.CLK     Tas                   0.341   XLXI_865/U1/tono<3>
                                                       XLXI_865/U1/tono_2_glue_set
                                                       XLXI_865/U1/tono_2
    -------------------------------------------------  ---------------------------
    Total                                      6.300ns (1.822ns logic, 4.478ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_865/U1/periodo_14 (FF)
  Destination:          XLXI_865/U1/tono_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.290ns (Levels of Logic = 6)
  Clock Path Skew:      -0.029ns (0.244 - 0.273)
  Source Clock:         ck_100MHz rising at 0.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_865/U1/periodo_14 to XLXI_865/U1/tono_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.CQ       Tcko                  0.408   XLXI_865/U1/periodo<15>
                                                       XLXI_865/U1/periodo_14
    SLICE_X11Y21.B3      net (fanout=11)       0.535   XLXI_865/U1/periodo<14>
    SLICE_X11Y21.B       Tilo                  0.259   XLXI_865/U1/tiempo_on<15>
                                                       XLXI_865/U1/U1/Mmux_t_o183
    SLICE_X14Y22.B1      net (fanout=1)        1.585   XLXI_865/U1/U1/Mmux_t_o182
    SLICE_X14Y22.B       Tilo                  0.203   N22
                                                       XLXI_865/U1/U1/Mmux_t_o188
    SLICE_X14Y22.A5      net (fanout=1)        0.222   XLXI_865/U1/U1/Mmux_t_o187
    SLICE_X14Y22.A       Tilo                  0.203   N22
                                                       XLXI_865/U1/U1/Mmux_t_o189
    SLICE_X14Y23.B2      net (fanout=12)       1.323   XLXI_865/U1/U1/t_o<2>
    SLICE_X14Y23.B       Tilo                  0.203   XLXI_865/U1/tiempo_on<21>
                                                       XLXI_865/U1/U1/U1/Tono<2>_SW1
    SLICE_X12Y23.B2      net (fanout=1)        0.634   N23
    SLICE_X12Y23.B       Tilo                  0.205   XLXI_865/U1/tono<3>
                                                       XLXI_865/U1/U1/U1/Tono<2>
    SLICE_X12Y23.A5      net (fanout=1)        0.169   XLXI_865/U1/div<2>
    SLICE_X12Y23.CLK     Tas                   0.341   XLXI_865/U1/tono<3>
                                                       XLXI_865/U1/tono_2_glue_set
                                                       XLXI_865/U1/tono_2
    -------------------------------------------------  ---------------------------
    Total                                      6.290ns (1.822ns logic, 4.468ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_865/U1/tono_1 (SLICE_X15Y23.C6), 985 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_865/U1/periodo_6 (FF)
  Destination:          XLXI_865/U1/tono_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.332ns (Levels of Logic = 8)
  Clock Path Skew:      -0.026ns (0.239 - 0.265)
  Source Clock:         ck_100MHz rising at 0.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_865/U1/periodo_6 to XLXI_865/U1/tono_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y20.CQ      Tcko                  0.391   XLXI_865/U1/periodo<7>
                                                       XLXI_865/U1/periodo_6
    SLICE_X10Y18.A4      net (fanout=12)       0.692   XLXI_865/U1/periodo<6>
    SLICE_X10Y18.A       Tilo                  0.203   N56
                                                       XLXI_865/U1/U1/Mmux_p1112_SW1
    SLICE_X11Y19.C2      net (fanout=1)        0.588   N56
    SLICE_X11Y19.C       Tilo                  0.259   XLXI_865/U1/periodo<3>
                                                       XLXI_865/U1/U1/Mmux_p1112
    SLICE_X10Y19.D2      net (fanout=1)        0.462   XLXI_865/U1/U1/Mmux_p1111
    SLICE_X10Y19.D       Tilo                  0.203   XLXI_865/U1/tiempo_on<3>
                                                       XLXI_865/U1/U1/Mmux_p1113_SW0
    SLICE_X10Y19.C6      net (fanout=1)        0.118   N63
    SLICE_X10Y19.C       Tilo                  0.204   XLXI_865/U1/tiempo_on<3>
                                                       XLXI_865/U1/U1/Mmux_p1113
    SLICE_X12Y20.B2      net (fanout=1)        0.766   XLXI_865/U1/U1/Mmux_p1112
    SLICE_X12Y20.B       Tilo                  0.205   N61
                                                       XLXI_865/U1/U1/Mmux_p1115_SW0
    SLICE_X12Y20.D1      net (fanout=2)        0.449   N61
    SLICE_X12Y20.CMUX    Topdc                 0.338   N61
                                                       XLXI_865/U1/U1/Mmux_p1115_F
                                                       XLXI_865/U1/U1/Mmux_p1115
    SLICE_X15Y23.D3      net (fanout=4)        0.755   XLXI_865/U1/U1/p<1>
    SLICE_X15Y23.D       Tilo                  0.259   XLXI_865/U1/tono<1>
                                                       XLXI_865/U1/U1/U1/Tono<1>
    SLICE_X15Y23.C6      net (fanout=1)        0.118   XLXI_865/U1/div<1>
    SLICE_X15Y23.CLK     Tas                   0.322   XLXI_865/U1/tono<1>
                                                       XLXI_865/U1/tono_1_glue_set
                                                       XLXI_865/U1/tono_1
    -------------------------------------------------  ---------------------------
    Total                                      6.332ns (2.384ns logic, 3.948ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_865/U1/tiempo_on_0 (FF)
  Destination:          XLXI_865/U1/tono_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.312ns (Levels of Logic = 7)
  Clock Path Skew:      -0.033ns (0.239 - 0.272)
  Source Clock:         ck_100MHz rising at 0.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_865/U1/tiempo_on_0 to XLXI_865/U1/tono_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y19.AQ      Tcko                  0.447   XLXI_865/U1/tiempo_on<3>
                                                       XLXI_865/U1/tiempo_on_0
    SLICE_X11Y19.B3      net (fanout=1)        0.924   XLXI_865/U1/tiempo_on<0>
    SLICE_X11Y19.B       Tilo                  0.259   XLXI_865/U1/periodo<3>
                                                       XLXI_865/U1/U1/Mmux_t_o66
    SLICE_X13Y19.A4      net (fanout=1)        0.459   XLXI_865/U1/U1/Mmux_t_o65
    SLICE_X13Y19.A       Tilo                  0.259   XLXI_865/U1/U1/Mmux_t_o246
                                                       XLXI_865/U1/U1/Mmux_t_o67
    SLICE_X15Y22.B1      net (fanout=1)        0.820   XLXI_865/U1/U1/Mmux_t_o66
    SLICE_X15Y22.B       Tilo                  0.259   N27
                                                       XLXI_865/U1/U1/Mmux_t_o68
    SLICE_X15Y22.A5      net (fanout=1)        0.187   XLXI_865/U1/U1/Mmux_t_o67
    SLICE_X15Y22.A       Tilo                  0.259   N27
                                                       XLXI_865/U1/U1/Mmux_t_o69
    SLICE_X13Y22.D4      net (fanout=11)       0.474   XLXI_865/U1/U1/t_o<0>
    SLICE_X13Y22.D       Tilo                  0.259   N32
                                                       XLXI_865/U1/U1/U1/Tono<1>_SW1
    SLICE_X15Y23.D2      net (fanout=1)        1.007   N32
    SLICE_X15Y23.D       Tilo                  0.259   XLXI_865/U1/tono<1>
                                                       XLXI_865/U1/U1/U1/Tono<1>
    SLICE_X15Y23.C6      net (fanout=1)        0.118   XLXI_865/U1/div<1>
    SLICE_X15Y23.CLK     Tas                   0.322   XLXI_865/U1/tono<1>
                                                       XLXI_865/U1/tono_1_glue_set
                                                       XLXI_865/U1/tono_1
    -------------------------------------------------  ---------------------------
    Total                                      6.312ns (2.323ns logic, 3.989ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_865/U1/periodo_4 (FF)
  Destination:          XLXI_865/U1/tono_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.273ns (Levels of Logic = 8)
  Clock Path Skew:      -0.026ns (0.239 - 0.265)
  Source Clock:         ck_100MHz rising at 0.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_865/U1/periodo_4 to XLXI_865/U1/tono_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y20.AQ      Tcko                  0.391   XLXI_865/U1/periodo<7>
                                                       XLXI_865/U1/periodo_4
    SLICE_X10Y18.A5      net (fanout=10)       0.633   XLXI_865/U1/periodo<4>
    SLICE_X10Y18.A       Tilo                  0.203   N56
                                                       XLXI_865/U1/U1/Mmux_p1112_SW1
    SLICE_X11Y19.C2      net (fanout=1)        0.588   N56
    SLICE_X11Y19.C       Tilo                  0.259   XLXI_865/U1/periodo<3>
                                                       XLXI_865/U1/U1/Mmux_p1112
    SLICE_X10Y19.D2      net (fanout=1)        0.462   XLXI_865/U1/U1/Mmux_p1111
    SLICE_X10Y19.D       Tilo                  0.203   XLXI_865/U1/tiempo_on<3>
                                                       XLXI_865/U1/U1/Mmux_p1113_SW0
    SLICE_X10Y19.C6      net (fanout=1)        0.118   N63
    SLICE_X10Y19.C       Tilo                  0.204   XLXI_865/U1/tiempo_on<3>
                                                       XLXI_865/U1/U1/Mmux_p1113
    SLICE_X12Y20.B2      net (fanout=1)        0.766   XLXI_865/U1/U1/Mmux_p1112
    SLICE_X12Y20.B       Tilo                  0.205   N61
                                                       XLXI_865/U1/U1/Mmux_p1115_SW0
    SLICE_X12Y20.D1      net (fanout=2)        0.449   N61
    SLICE_X12Y20.CMUX    Topdc                 0.338   N61
                                                       XLXI_865/U1/U1/Mmux_p1115_F
                                                       XLXI_865/U1/U1/Mmux_p1115
    SLICE_X15Y23.D3      net (fanout=4)        0.755   XLXI_865/U1/U1/p<1>
    SLICE_X15Y23.D       Tilo                  0.259   XLXI_865/U1/tono<1>
                                                       XLXI_865/U1/U1/U1/Tono<1>
    SLICE_X15Y23.C6      net (fanout=1)        0.118   XLXI_865/U1/div<1>
    SLICE_X15Y23.CLK     Tas                   0.322   XLXI_865/U1/tono<1>
                                                       XLXI_865/U1/tono_1_glue_set
                                                       XLXI_865/U1/tono_1
    -------------------------------------------------  ---------------------------
    Total                                      6.273ns (2.384ns logic, 3.889ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_XLXI_306_clk2x = PERIOD TIMEGRP "XLXI_306_clk2x" TS_ck_100MHz_pad HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_872/XLXI_42/XLXI_34/blk00000001/blk00000029 (SLICE_X30Y41.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.361ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_872/XLXI_42/XLXI_30/ce_sum_res (FF)
  Destination:          XLXI_872/XLXI_42/XLXI_34/blk00000001/blk00000029 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.378ns (Levels of Logic = 0)
  Clock Path Skew:      0.017ns (0.109 - 0.092)
  Source Clock:         ck_100MHz rising at 10.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_872/XLXI_42/XLXI_30/ce_sum_res to XLXI_872/XLXI_42/XLXI_34/blk00000001/blk00000029
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y41.AQ      Tcko                  0.198   XLXI_872/XLXI_42/XLXI_30/ce_sum_res
                                                       XLXI_872/XLXI_42/XLXI_30/ce_sum_res
    SLICE_X30Y41.CE      net (fanout=5)        0.288   XLXI_872/XLXI_42/XLXI_30/ce_sum_res
    SLICE_X30Y41.CLK     Tckce       (-Th)     0.108   XLXI_872/XLXI_42/dato_imag_DUMMY<7>
                                                       XLXI_872/XLXI_42/XLXI_34/blk00000001/blk00000029
    -------------------------------------------------  ---------------------------
    Total                                      0.378ns (0.090ns logic, 0.288ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_872/XLXI_42/XLXI_34/blk00000001/blk0000002a (SLICE_X30Y41.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.365ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_872/XLXI_42/XLXI_30/ce_sum_res (FF)
  Destination:          XLXI_872/XLXI_42/XLXI_34/blk00000001/blk0000002a (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 0)
  Clock Path Skew:      0.017ns (0.109 - 0.092)
  Source Clock:         ck_100MHz rising at 10.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_872/XLXI_42/XLXI_30/ce_sum_res to XLXI_872/XLXI_42/XLXI_34/blk00000001/blk0000002a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y41.AQ      Tcko                  0.198   XLXI_872/XLXI_42/XLXI_30/ce_sum_res
                                                       XLXI_872/XLXI_42/XLXI_30/ce_sum_res
    SLICE_X30Y41.CE      net (fanout=5)        0.288   XLXI_872/XLXI_42/XLXI_30/ce_sum_res
    SLICE_X30Y41.CLK     Tckce       (-Th)     0.104   XLXI_872/XLXI_42/dato_imag_DUMMY<7>
                                                       XLXI_872/XLXI_42/XLXI_34/blk00000001/blk0000002a
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.094ns logic, 0.288ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_872/XLXI_42/XLXI_34/blk00000001/blk0000002b (SLICE_X30Y41.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.367ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_872/XLXI_42/XLXI_30/ce_sum_res (FF)
  Destination:          XLXI_872/XLXI_42/XLXI_34/blk00000001/blk0000002b (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.384ns (Levels of Logic = 0)
  Clock Path Skew:      0.017ns (0.109 - 0.092)
  Source Clock:         ck_100MHz rising at 10.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_872/XLXI_42/XLXI_30/ce_sum_res to XLXI_872/XLXI_42/XLXI_34/blk00000001/blk0000002b
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y41.AQ      Tcko                  0.198   XLXI_872/XLXI_42/XLXI_30/ce_sum_res
                                                       XLXI_872/XLXI_42/XLXI_30/ce_sum_res
    SLICE_X30Y41.CE      net (fanout=5)        0.288   XLXI_872/XLXI_42/XLXI_30/ce_sum_res
    SLICE_X30Y41.CLK     Tckce       (-Th)     0.102   XLXI_872/XLXI_42/dato_imag_DUMMY<7>
                                                       XLXI_872/XLXI_42/XLXI_34/blk00000001/blk0000002b
    -------------------------------------------------  ---------------------------
    Total                                      0.384ns (0.096ns logic, 0.288ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XLXI_306_clk2x = PERIOD TIMEGRP "XLXI_306_clk2x" TS_ck_100MHz_pad HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: XLXI_306/clkf_buf/I0
  Logical resource: XLXI_306/clkf_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: XLXI_306/clk2x
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: XLXI_306/clkout1_buf/I0
  Logical resource: XLXI_306/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: XLXI_306/clk2x
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: XLXI_865/cnt<3>/CLK
  Logical resource: XLXI_865/cnt_0/CK
  Location pin: SLICE_X24Y22.CLK
  Clock network: ck_100MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XLXI_306_clkfx = PERIOD TIMEGRP "XLXI_306_clkfx" 
TS_ck_100MHz_pad * 0.05         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 105 paths analyzed, 43 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.873ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_309/blk00000001/blk00000025 (SLICE_X18Y30.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     197.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_309/blk00000001/blk00000032 (FF)
  Destination:          XLXI_309/blk00000001/blk00000025 (FF)
  Requirement:          200.000ns
  Data Path Delay:      1.734ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.154 - 0.158)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_309/blk00000001/blk00000032 to XLXI_309/blk00000001/blk00000025
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y27.AQ      Tcko                  0.447   XLXI_309/q<3>
                                                       XLXI_309/blk00000001/blk00000032
    SLICE_X18Y27.A4      net (fanout=1)        0.443   XLXI_309/q<0>
    SLICE_X18Y27.COUT    Topcya                0.379   XLXI_309/q<3>
                                                       XLXI_309/blk00000001/blk00000041
                                                       XLXI_309/blk00000001/blk0000001b
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   XLXI_309/blk00000001/sig00000030
    SLICE_X18Y28.COUT    Tbyp                  0.076   cuenta_dcm<7>
                                                       XLXI_309/blk00000001/blk00000013
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   XLXI_309/blk00000001/sig0000002c
    SLICE_X18Y29.COUT    Tbyp                  0.076   XLXI_309/q<11>
                                                       XLXI_309/blk00000001/blk0000000b
    SLICE_X18Y30.CIN     net (fanout=1)        0.003   XLXI_309/blk00000001/sig00000028
    SLICE_X18Y30.CLK     Tcinck                0.304   cuenta_dcm<13>
                                                       XLXI_309/blk00000001/blk00000006
                                                       XLXI_309/blk00000001/blk00000025
    -------------------------------------------------  ---------------------------
    Total                                      1.734ns (1.282ns logic, 0.452ns route)
                                                       (73.9% logic, 26.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     197.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_309/blk00000001/blk0000002e (FF)
  Destination:          XLXI_309/blk00000001/blk00000025 (FF)
  Requirement:          200.000ns
  Data Path Delay:      1.655ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.154 - 0.160)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_309/blk00000001/blk0000002e to XLXI_309/blk00000001/blk00000025
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y28.AQ      Tcko                  0.447   cuenta_dcm<7>
                                                       XLXI_309/blk00000001/blk0000002e
    SLICE_X18Y28.A4      net (fanout=1)        0.443   XLXI_309/q<4>
    SLICE_X18Y28.COUT    Topcya                0.379   cuenta_dcm<7>
                                                       XLXI_309/q<4>_rt
                                                       XLXI_309/blk00000001/blk00000013
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   XLXI_309/blk00000001/sig0000002c
    SLICE_X18Y29.COUT    Tbyp                  0.076   XLXI_309/q<11>
                                                       XLXI_309/blk00000001/blk0000000b
    SLICE_X18Y30.CIN     net (fanout=1)        0.003   XLXI_309/blk00000001/sig00000028
    SLICE_X18Y30.CLK     Tcinck                0.304   cuenta_dcm<13>
                                                       XLXI_309/blk00000001/blk00000006
                                                       XLXI_309/blk00000001/blk00000025
    -------------------------------------------------  ---------------------------
    Total                                      1.655ns (1.206ns logic, 0.449ns route)
                                                       (72.9% logic, 27.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     197.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_309/blk00000001/blk0000002a (FF)
  Destination:          XLXI_309/blk00000001/blk00000025 (FF)
  Requirement:          200.000ns
  Data Path Delay:      1.576ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_309/blk00000001/blk0000002a to XLXI_309/blk00000001/blk00000025
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y29.AQ      Tcko                  0.447   XLXI_309/q<11>
                                                       XLXI_309/blk00000001/blk0000002a
    SLICE_X18Y29.A4      net (fanout=1)        0.443   XLXI_309/q<8>
    SLICE_X18Y29.COUT    Topcya                0.379   XLXI_309/q<11>
                                                       XLXI_309/q<8>_rt
                                                       XLXI_309/blk00000001/blk0000000b
    SLICE_X18Y30.CIN     net (fanout=1)        0.003   XLXI_309/blk00000001/sig00000028
    SLICE_X18Y30.CLK     Tcinck                0.304   cuenta_dcm<13>
                                                       XLXI_309/blk00000001/blk00000006
                                                       XLXI_309/blk00000001/blk00000025
    -------------------------------------------------  ---------------------------
    Total                                      1.576ns (1.130ns logic, 0.446ns route)
                                                       (71.7% logic, 28.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_309/blk00000001/blk00000027 (SLICE_X18Y29.CIN), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     197.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_309/blk00000001/blk00000032 (FF)
  Destination:          XLXI_309/blk00000001/blk00000027 (FF)
  Requirement:          200.000ns
  Data Path Delay:      1.665ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.153 - 0.158)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_309/blk00000001/blk00000032 to XLXI_309/blk00000001/blk00000027
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y27.AQ      Tcko                  0.447   XLXI_309/q<3>
                                                       XLXI_309/blk00000001/blk00000032
    SLICE_X18Y27.A4      net (fanout=1)        0.443   XLXI_309/q<0>
    SLICE_X18Y27.COUT    Topcya                0.379   XLXI_309/q<3>
                                                       XLXI_309/blk00000001/blk00000041
                                                       XLXI_309/blk00000001/blk0000001b
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   XLXI_309/blk00000001/sig00000030
    SLICE_X18Y28.COUT    Tbyp                  0.076   cuenta_dcm<7>
                                                       XLXI_309/blk00000001/blk00000013
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   XLXI_309/blk00000001/sig0000002c
    SLICE_X18Y29.CLK     Tcinck                0.314   XLXI_309/q<11>
                                                       XLXI_309/blk00000001/blk0000000b
                                                       XLXI_309/blk00000001/blk00000027
    -------------------------------------------------  ---------------------------
    Total                                      1.665ns (1.216ns logic, 0.449ns route)
                                                       (73.0% logic, 27.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     197.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_309/blk00000001/blk0000002e (FF)
  Destination:          XLXI_309/blk00000001/blk00000027 (FF)
  Requirement:          200.000ns
  Data Path Delay:      1.586ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.153 - 0.160)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_309/blk00000001/blk0000002e to XLXI_309/blk00000001/blk00000027
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y28.AQ      Tcko                  0.447   cuenta_dcm<7>
                                                       XLXI_309/blk00000001/blk0000002e
    SLICE_X18Y28.A4      net (fanout=1)        0.443   XLXI_309/q<4>
    SLICE_X18Y28.COUT    Topcya                0.379   cuenta_dcm<7>
                                                       XLXI_309/q<4>_rt
                                                       XLXI_309/blk00000001/blk00000013
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   XLXI_309/blk00000001/sig0000002c
    SLICE_X18Y29.CLK     Tcinck                0.314   XLXI_309/q<11>
                                                       XLXI_309/blk00000001/blk0000000b
                                                       XLXI_309/blk00000001/blk00000027
    -------------------------------------------------  ---------------------------
    Total                                      1.586ns (1.140ns logic, 0.446ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     197.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_309/blk00000001/blk0000002f (FF)
  Destination:          XLXI_309/blk00000001/blk00000027 (FF)
  Requirement:          200.000ns
  Data Path Delay:      1.467ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.153 - 0.158)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_309/blk00000001/blk0000002f to XLXI_309/blk00000001/blk00000027
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y27.DQ      Tcko                  0.447   XLXI_309/q<3>
                                                       XLXI_309/blk00000001/blk0000002f
    SLICE_X18Y27.D5      net (fanout=1)        0.363   XLXI_309/q<3>
    SLICE_X18Y27.COUT    Topcyd                0.261   XLXI_309/q<3>
                                                       XLXI_309/q<3>_rt
                                                       XLXI_309/blk00000001/blk0000001b
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   XLXI_309/blk00000001/sig00000030
    SLICE_X18Y28.COUT    Tbyp                  0.076   cuenta_dcm<7>
                                                       XLXI_309/blk00000001/blk00000013
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   XLXI_309/blk00000001/sig0000002c
    SLICE_X18Y29.CLK     Tcinck                0.314   XLXI_309/q<11>
                                                       XLXI_309/blk00000001/blk0000000b
                                                       XLXI_309/blk00000001/blk00000027
    -------------------------------------------------  ---------------------------
    Total                                      1.467ns (1.098ns logic, 0.369ns route)
                                                       (74.8% logic, 25.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_309/blk00000001/blk00000029 (SLICE_X18Y29.CIN), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     197.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_309/blk00000001/blk00000032 (FF)
  Destination:          XLXI_309/blk00000001/blk00000029 (FF)
  Requirement:          200.000ns
  Data Path Delay:      1.655ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.153 - 0.158)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_309/blk00000001/blk00000032 to XLXI_309/blk00000001/blk00000029
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y27.AQ      Tcko                  0.447   XLXI_309/q<3>
                                                       XLXI_309/blk00000001/blk00000032
    SLICE_X18Y27.A4      net (fanout=1)        0.443   XLXI_309/q<0>
    SLICE_X18Y27.COUT    Topcya                0.379   XLXI_309/q<3>
                                                       XLXI_309/blk00000001/blk00000041
                                                       XLXI_309/blk00000001/blk0000001b
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   XLXI_309/blk00000001/sig00000030
    SLICE_X18Y28.COUT    Tbyp                  0.076   cuenta_dcm<7>
                                                       XLXI_309/blk00000001/blk00000013
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   XLXI_309/blk00000001/sig0000002c
    SLICE_X18Y29.CLK     Tcinck                0.304   XLXI_309/q<11>
                                                       XLXI_309/blk00000001/blk0000000b
                                                       XLXI_309/blk00000001/blk00000029
    -------------------------------------------------  ---------------------------
    Total                                      1.655ns (1.206ns logic, 0.449ns route)
                                                       (72.9% logic, 27.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     197.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_309/blk00000001/blk0000002e (FF)
  Destination:          XLXI_309/blk00000001/blk00000029 (FF)
  Requirement:          200.000ns
  Data Path Delay:      1.576ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.153 - 0.160)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_309/blk00000001/blk0000002e to XLXI_309/blk00000001/blk00000029
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y28.AQ      Tcko                  0.447   cuenta_dcm<7>
                                                       XLXI_309/blk00000001/blk0000002e
    SLICE_X18Y28.A4      net (fanout=1)        0.443   XLXI_309/q<4>
    SLICE_X18Y28.COUT    Topcya                0.379   cuenta_dcm<7>
                                                       XLXI_309/q<4>_rt
                                                       XLXI_309/blk00000001/blk00000013
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   XLXI_309/blk00000001/sig0000002c
    SLICE_X18Y29.CLK     Tcinck                0.304   XLXI_309/q<11>
                                                       XLXI_309/blk00000001/blk0000000b
                                                       XLXI_309/blk00000001/blk00000029
    -------------------------------------------------  ---------------------------
    Total                                      1.576ns (1.130ns logic, 0.446ns route)
                                                       (71.7% logic, 28.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     197.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_309/blk00000001/blk0000002f (FF)
  Destination:          XLXI_309/blk00000001/blk00000029 (FF)
  Requirement:          200.000ns
  Data Path Delay:      1.457ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.153 - 0.158)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_309/blk00000001/blk0000002f to XLXI_309/blk00000001/blk00000029
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y27.DQ      Tcko                  0.447   XLXI_309/q<3>
                                                       XLXI_309/blk00000001/blk0000002f
    SLICE_X18Y27.D5      net (fanout=1)        0.363   XLXI_309/q<3>
    SLICE_X18Y27.COUT    Topcyd                0.261   XLXI_309/q<3>
                                                       XLXI_309/q<3>_rt
                                                       XLXI_309/blk00000001/blk0000001b
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   XLXI_309/blk00000001/sig00000030
    SLICE_X18Y28.COUT    Tbyp                  0.076   cuenta_dcm<7>
                                                       XLXI_309/blk00000001/blk00000013
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   XLXI_309/blk00000001/sig0000002c
    SLICE_X18Y29.CLK     Tcinck                0.304   XLXI_309/q<11>
                                                       XLXI_309/blk00000001/blk0000000b
                                                       XLXI_309/blk00000001/blk00000029
    -------------------------------------------------  ---------------------------
    Total                                      1.457ns (1.088ns logic, 0.369ns route)
                                                       (74.7% logic, 25.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_XLXI_306_clkfx = PERIOD TIMEGRP "XLXI_306_clkfx" TS_ck_100MHz_pad * 0.05
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_309/blk00000001/blk00000031 (SLICE_X18Y27.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_309/blk00000001/blk00000031 (FF)
  Destination:          XLXI_309/blk00000001/blk00000031 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ck_5MHz rising at 200.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_309/blk00000001/blk00000031 to XLXI_309/blk00000001/blk00000031
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y27.BQ      Tcko                  0.234   XLXI_309/q<3>
                                                       XLXI_309/blk00000001/blk00000031
    SLICE_X18Y27.B5      net (fanout=1)        0.058   XLXI_309/q<1>
    SLICE_X18Y27.CLK     Tah         (-Th)    -0.237   XLXI_309/q<3>
                                                       XLXI_309/q<1>_rt
                                                       XLXI_309/blk00000001/blk0000001b
                                                       XLXI_309/blk00000001/blk00000031
    -------------------------------------------------  ---------------------------
    Total                                      0.529ns (0.471ns logic, 0.058ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_309/blk00000001/blk0000002d (SLICE_X18Y28.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_309/blk00000001/blk0000002d (FF)
  Destination:          XLXI_309/blk00000001/blk0000002d (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ck_5MHz rising at 200.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_309/blk00000001/blk0000002d to XLXI_309/blk00000001/blk0000002d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y28.BQ      Tcko                  0.234   cuenta_dcm<7>
                                                       XLXI_309/blk00000001/blk0000002d
    SLICE_X18Y28.B5      net (fanout=1)        0.058   XLXI_309/q<5>
    SLICE_X18Y28.CLK     Tah         (-Th)    -0.237   cuenta_dcm<7>
                                                       XLXI_309/q<5>_rt
                                                       XLXI_309/blk00000001/blk00000013
                                                       XLXI_309/blk00000001/blk0000002d
    -------------------------------------------------  ---------------------------
    Total                                      0.529ns (0.471ns logic, 0.058ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_309/blk00000001/blk00000029 (SLICE_X18Y29.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_309/blk00000001/blk00000029 (FF)
  Destination:          XLXI_309/blk00000001/blk00000029 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ck_5MHz rising at 200.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_309/blk00000001/blk00000029 to XLXI_309/blk00000001/blk00000029
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y29.BQ      Tcko                  0.234   XLXI_309/q<11>
                                                       XLXI_309/blk00000001/blk00000029
    SLICE_X18Y29.B5      net (fanout=1)        0.058   XLXI_309/q<9>
    SLICE_X18Y29.CLK     Tah         (-Th)    -0.237   XLXI_309/q<11>
                                                       XLXI_309/q<9>_rt
                                                       XLXI_309/blk00000001/blk0000000b
                                                       XLXI_309/blk00000001/blk00000029
    -------------------------------------------------  ---------------------------
    Total                                      0.529ns (0.471ns logic, 0.058ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XLXI_306_clkfx = PERIOD TIMEGRP "XLXI_306_clkfx" TS_ck_100MHz_pad * 0.05
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 198.270ns (period - min period limit)
  Period: 200.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: XLXI_306/clkout2_buf/I0
  Logical resource: XLXI_306/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: XLXI_306/clkfx
--------------------------------------------------------------------------------
Slack: 199.595ns (period - min period limit)
  Period: 200.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: XLXI_309/q<3>/CLK
  Logical resource: XLXI_309/blk00000001/blk00000032/CK
  Location pin: SLICE_X18Y27.CLK
  Clock network: ck_5MHz
--------------------------------------------------------------------------------
Slack: 199.595ns (period - min period limit)
  Period: 200.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: XLXI_309/q<3>/CLK
  Logical resource: XLXI_309/blk00000001/blk00000031/CK
  Location pin: SLICE_X18Y27.CLK
  Clock network: ck_5MHz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_ck_100MHz_pad
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ck_100MHz_pad               |     10.000ns|      5.340ns|      6.716ns|            0|            0|            0|         6167|
| TS_XLXI_306_clk2x             |     10.000ns|      6.716ns|          N/A|            0|            0|         6062|            0|
| TS_XLXI_306_clkfx             |    200.000ns|      2.873ns|          N/A|            0|            0|          105|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ck_100MHz_pad
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck_100MHz_pad  |    6.716|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6454 paths, 0 nets, and 1539 connections

Design statistics:
   Minimum period:   6.716ns{1}   (Maximum frequency: 148.898MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Dec 17 23:32:12 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4585 MB



