$date
	Tue Mar 29 21:06:46 2022
$end
$version
	Icarus Verilog
$end
$timescale
	100ms
$end
$scope module main $end
$var wire 1 ! q2bar $end
$var wire 1 " q2 $end
$var wire 1 # q1bar $end
$var wire 1 $ q1 $end
$var wire 1 % q0bar $end
$var wire 1 & q0 $end
$var wire 1 ' out $end
$var reg 1 ( clk $end
$var reg 1 ) in $end
$scope module func $end
$var wire 1 ( clock $end
$var wire 1 ) in $end
$var wire 1 ! q2bar $end
$var wire 1 " q2 $end
$var wire 1 # q1bar $end
$var wire 1 $ q1 $end
$var wire 1 % q0bar $end
$var wire 1 & q0 $end
$var reg 1 ' out $end
$scope module ff1 $end
$var wire 1 * D $end
$var wire 1 ( clock $end
$var wire 1 + preset $end
$var reg 1 & Q $end
$var reg 1 % Qbar $end
$upscope $end
$scope module ff2 $end
$var wire 1 , D $end
$var wire 1 ( clock $end
$var wire 1 - preset $end
$var reg 1 $ Q $end
$var reg 1 # Qbar $end
$upscope $end
$scope module ff3 $end
$var wire 1 . D $end
$var wire 1 ( clock $end
$var wire 1 / preset $end
$var reg 1 " Q $end
$var reg 1 ! Qbar $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1/
0.
1-
0,
1+
1*
1)
0(
0'
0&
1%
0$
1#
0"
1!
$end
#50
0*
1,
0%
1&
1'
1(
#100
0(
#150
1*
0#
1$
1%
0&
0'
1(
#200
0(
#250
0*
0,
1.
0%
1&
1'
1(
#300
0(
#350
1*
0!
1"
1#
0$
1%
0&
0'
1(
#400
0(
#450
0.
0*
0%
1&
1(
#500
0(
#550
1*
1!
0"
1%
0&
1(
#600
0*
0(
0)
#650
1(
#700
0(
#750
1(
#800
0(
#850
1(
#900
0(
#950
1(
#1000
0(
#1050
1(
#1100
0(
#1150
1(
#1200
1*
0(
1)
#1250
0*
1,
0%
1&
1'
1(
#1300
0(
0)
#1350
1*
0#
1$
1%
0&
0'
1(
#1400
0(
#1450
0*
0,
1.
0%
1&
1'
1(
#1500
0(
#1550
1*
0!
1"
1#
0$
1%
0&
0'
1(
#1600
0(
#1650
0.
0*
0%
1&
1(
#1700
0(
#1750
1!
0"
1%
0&
1(
#1800
0(
#1850
1(
#1900
0(
