<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>isareg.h source code [netbsd/sys/dev/isa/isareg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/isa/isareg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>isa</a>/<a href='isareg.h.html'>isareg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: isareg.h,v 1.10 2018/05/29 06:14:33 jdolecek Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*-</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 1990 The Regents of the University of California.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * This code is derived from software contributed to Berkeley by</i></td></tr>
<tr><th id="8">8</th><td><i> * William Jolitz.</i></td></tr>
<tr><th id="9">9</th><td><i> *</i></td></tr>
<tr><th id="10">10</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="11">11</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="12">12</th><td><i> * are met:</i></td></tr>
<tr><th id="13">13</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="14">14</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="15">15</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="16">16</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="17">17</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="18">18</th><td><i> * 3. Neither the name of the University nor the names of its contributors</i></td></tr>
<tr><th id="19">19</th><td><i> *    may be used to endorse or promote products derived from this software</i></td></tr>
<tr><th id="20">20</th><td><i> *    without specific prior written permission.</i></td></tr>
<tr><th id="21">21</th><td><i> *</i></td></tr>
<tr><th id="22">22</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND</i></td></tr>
<tr><th id="23">23</th><td><i> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</i></td></tr>
<tr><th id="24">24</th><td><i> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</i></td></tr>
<tr><th id="25">25</th><td><i> * ARE DISCLAIMED.  IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE</i></td></tr>
<tr><th id="26">26</th><td><i> * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL</i></td></tr>
<tr><th id="27">27</th><td><i> * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS</i></td></tr>
<tr><th id="28">28</th><td><i> * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</i></td></tr>
<tr><th id="29">29</th><td><i> * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</i></td></tr>
<tr><th id="30">30</th><td><i> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY</i></td></tr>
<tr><th id="31">31</th><td><i> * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</i></td></tr>
<tr><th id="32">32</th><td><i> * SUCH DAMAGE.</i></td></tr>
<tr><th id="33">33</th><td><i> *</i></td></tr>
<tr><th id="34">34</th><td><i> *	@(#)isa.h	5.7 (Berkeley) 5/9/91</i></td></tr>
<tr><th id="35">35</th><td><i> */</i></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><i>/*</i></td></tr>
<tr><th id="38">38</th><td><i> * ISA Bus conventions</i></td></tr>
<tr><th id="39">39</th><td><i> */</i></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><i>/*</i></td></tr>
<tr><th id="42">42</th><td><i> * Input / Output Port Assignments</i></td></tr>
<tr><th id="43">43</th><td><i> */</i></td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><u>#<span data-ppcond="45">ifndef</span> <span class="macro" data-ref="_M/IO_ISABEGIN">IO_ISABEGIN</span></u></td></tr>
<tr><th id="46">46</th><td><u>#define	<dfn class="macro" id="_M/IO_ISABEGIN" data-ref="_M/IO_ISABEGIN">IO_ISABEGIN</dfn>	0x000		/* 0x000 - Beginning of I/O Registers */</u></td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td>		<i>/* CPU Board */</i></td></tr>
<tr><th id="49">49</th><td><u>#define	<dfn class="macro" id="_M/IO_DMA1" data-ref="_M/IO_DMA1">IO_DMA1</dfn>		0x000		/* 8237A DMA Controller #1 */</u></td></tr>
<tr><th id="50">50</th><td><u>#define	<dfn class="macro" id="_M/IO_ICU1" data-ref="_M/IO_ICU1">IO_ICU1</dfn>		0x020		/* 8259A Interrupt Controller #1 */</u></td></tr>
<tr><th id="51">51</th><td><u>#define	<dfn class="macro" id="_M/IO_PMP1" data-ref="_M/IO_PMP1">IO_PMP1</dfn>		0x026		/* 82347 Power Management Peripheral */</u></td></tr>
<tr><th id="52">52</th><td><u>#define	<dfn class="macro" id="_M/IO_TIMER1" data-ref="_M/IO_TIMER1">IO_TIMER1</dfn>	0x040		/* 8253 Timer #1 */</u></td></tr>
<tr><th id="53">53</th><td><u>#define	<dfn class="macro" id="_M/IO_TIMER2" data-ref="_M/IO_TIMER2">IO_TIMER2</dfn>	0x048		/* 8253 Timer #2 (EISA only) */</u></td></tr>
<tr><th id="54">54</th><td><u>#define	<dfn class="macro" id="_M/IO_KBD" data-ref="_M/IO_KBD">IO_KBD</dfn>		0x060		/* 8042 Keyboard */</u></td></tr>
<tr><th id="55">55</th><td><u>#define	<dfn class="macro" id="_M/IO_PPI" data-ref="_M/IO_PPI">IO_PPI</dfn>		0x061		/* Programmable Peripheral Interface */</u></td></tr>
<tr><th id="56">56</th><td><u>#define	<dfn class="macro" id="_M/IO_RTC" data-ref="_M/IO_RTC">IO_RTC</dfn>		0x070		/* RTC */</u></td></tr>
<tr><th id="57">57</th><td><u>#define	<dfn class="macro" id="_M/IO_NMI" data-ref="_M/IO_NMI">IO_NMI</dfn>		IO_RTC		/* NMI Control */</u></td></tr>
<tr><th id="58">58</th><td><u>#define	<dfn class="macro" id="_M/IO_DMAPG" data-ref="_M/IO_DMAPG">IO_DMAPG</dfn>	0x081		/* DMA Page Registers */</u></td></tr>
<tr><th id="59">59</th><td><u>#define	<dfn class="macro" id="_M/IO_ICU2" data-ref="_M/IO_ICU2">IO_ICU2</dfn>		0x0A0		/* 8259A Interrupt Controller #2 */</u></td></tr>
<tr><th id="60">60</th><td><u>#define	<dfn class="macro" id="_M/IO_DMA2" data-ref="_M/IO_DMA2">IO_DMA2</dfn>		0x0C0		/* 8237A DMA Controller #2 */</u></td></tr>
<tr><th id="61">61</th><td><u>#define	<dfn class="macro" id="_M/IO_NPX" data-ref="_M/IO_NPX">IO_NPX</dfn>		0x0F0		/* Numeric Coprocessor */</u></td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td>		<i>/* Cards */</i></td></tr>
<tr><th id="64">64</th><td>					<i>/* 0x100 - 0x16F Open */</i></td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><u>#define	<dfn class="macro" id="_M/IO_WD2" data-ref="_M/IO_WD2">IO_WD2</dfn>		0x170		/* Secondary Fixed Disk Controller */</u></td></tr>
<tr><th id="67">67</th><td><u>#define	<dfn class="macro" id="_M/IO_PMP2" data-ref="_M/IO_PMP2">IO_PMP2</dfn>		0x178		/* 82347 Power Management Peripheral */</u></td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td>					<i>/* 0x17A - 0x1EF Open */</i></td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><u>#define	<dfn class="macro" id="_M/IO_WD1" data-ref="_M/IO_WD1">IO_WD1</dfn>		0x1f0		/* Primary Fixed Disk Controller */</u></td></tr>
<tr><th id="72">72</th><td><u>#define	<dfn class="macro" id="_M/IO_GAME" data-ref="_M/IO_GAME">IO_GAME</dfn>		0x200		/* Game Controller */</u></td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td>					<i>/* 0x208 - 0x237 Open */</i></td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><u>#define	<dfn class="macro" id="_M/IO_BMS2" data-ref="_M/IO_BMS2">IO_BMS2</dfn>		0x238		/* secondary InPort Bus Mouse */</u></td></tr>
<tr><th id="77">77</th><td><u>#define	<dfn class="macro" id="_M/IO_BMS1" data-ref="_M/IO_BMS1">IO_BMS1</dfn>		0x23c		/* primary InPort Bus Mouse */</u></td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td>					<i>/* 0x240 - 0x277 Open */</i></td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><u>#define	<dfn class="macro" id="_M/IO_LPT2" data-ref="_M/IO_LPT2">IO_LPT2</dfn>		0x278		/* Parallel Port #2 */</u></td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td>					<i>/* 0x280 - 0x2E7 Open */</i></td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><u>#define	<dfn class="macro" id="_M/IO_COM4" data-ref="_M/IO_COM4">IO_COM4</dfn>		0x2e8		/* COM4 i/o address */</u></td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td>					<i>/* 0x2F0 - 0x2F7 Open */</i></td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td><u>#define	<dfn class="macro" id="_M/IO_COM2" data-ref="_M/IO_COM2">IO_COM2</dfn>		0x2f8		/* COM2 i/o address */</u></td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td>					<i>/* 0x300 - 0x32F Open */</i></td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><u>#define	<dfn class="macro" id="_M/IO_BT0" data-ref="_M/IO_BT0">IO_BT0</dfn>		0x330		/* bustek 742a default addr. */</u></td></tr>
<tr><th id="94">94</th><td><u>#define	<dfn class="macro" id="_M/IO_AHA0" data-ref="_M/IO_AHA0">IO_AHA0</dfn>		0x330		/* adaptec 1542 default addr. */</u></td></tr>
<tr><th id="95">95</th><td><u>#define	<dfn class="macro" id="_M/IO_UHA0" data-ref="_M/IO_UHA0">IO_UHA0</dfn>		0x330		/* ultrastore 14f default addr. */</u></td></tr>
<tr><th id="96">96</th><td><u>#define	<dfn class="macro" id="_M/IO_BT1" data-ref="_M/IO_BT1">IO_BT1</dfn>          0x334		/* bustek 742a default addr. */</u></td></tr>
<tr><th id="97">97</th><td><u>#define	<dfn class="macro" id="_M/IO_AHA1" data-ref="_M/IO_AHA1">IO_AHA1</dfn>         0x334		/* adaptec 1542 default addr. */</u></td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td>					<i>/* 0x338 - 0x34F Open */</i></td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td><u>#define	<dfn class="macro" id="_M/IO_WDS" data-ref="_M/IO_WDS">IO_WDS</dfn>		0x350		/* WD7000 scsi */</u></td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td>					<i>/* 0x354 - 0x36F Open */</i></td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td><u>#define	<dfn class="macro" id="_M/IO_FD2" data-ref="_M/IO_FD2">IO_FD2</dfn>		0x370		/* secondary base i/o address */</u></td></tr>
<tr><th id="106">106</th><td><u>#define	<dfn class="macro" id="_M/IO_LPT1" data-ref="_M/IO_LPT1">IO_LPT1</dfn>		0x378		/* Parallel Port #1 */</u></td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td>					<i>/* 0x380 - 0x3AF Open */</i></td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td><u>#define	<dfn class="macro" id="_M/IO_MDA" data-ref="_M/IO_MDA">IO_MDA</dfn>		0x3B0		/* Monochome Adapter */</u></td></tr>
<tr><th id="111">111</th><td><u>#define	<dfn class="macro" id="_M/IO_LPT3" data-ref="_M/IO_LPT3">IO_LPT3</dfn>		0x3BC		/* Monochome Adapter Printer Port */</u></td></tr>
<tr><th id="112">112</th><td><u>#define	<dfn class="macro" id="_M/IO_VGA" data-ref="_M/IO_VGA">IO_VGA</dfn>		0x3C0		/* E/VGA Ports */</u></td></tr>
<tr><th id="113">113</th><td><u>#define	<dfn class="macro" id="_M/IO_CGA" data-ref="_M/IO_CGA">IO_CGA</dfn>		0x3D0		/* CGA Ports */</u></td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td>					<i>/* 0x3E0 - 0x3E7 Open */</i></td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td><u>#define	<dfn class="macro" id="_M/IO_COM3" data-ref="_M/IO_COM3">IO_COM3</dfn>		0x3e8		/* COM3 i/o address */</u></td></tr>
<tr><th id="118">118</th><td><u>#define	<dfn class="macro" id="_M/IO_FD1" data-ref="_M/IO_FD1">IO_FD1</dfn>		0x3f0		/* primary base i/o address */</u></td></tr>
<tr><th id="119">119</th><td><u>#define	<dfn class="macro" id="_M/IO_COM1" data-ref="_M/IO_COM1">IO_COM1</dfn>		0x3f8		/* COM1 i/o address */</u></td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><u>#define	<dfn class="macro" id="_M/IO_ISAEND" data-ref="_M/IO_ISAEND">IO_ISAEND</dfn>	0x3FF		/* - 0x3FF End of I/O Registers */</u></td></tr>
<tr><th id="122">122</th><td><u>#<span data-ppcond="45">endif</span> /* !IO_ISABEGIN */</u></td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td><i>/*</i></td></tr>
<tr><th id="125">125</th><td><i> * Input / Output Port Sizes - these are from several sources, and tend</i></td></tr>
<tr><th id="126">126</th><td><i> * to be the larger of what was found, ie COM ports can be 4, but some</i></td></tr>
<tr><th id="127">127</th><td><i> * boards do not fully decode the address, thus 8 ports are used.</i></td></tr>
<tr><th id="128">128</th><td><i> */</i></td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td><u>#<span data-ppcond="130">ifndef</span>	<span class="macro" data-ref="_M/IO_ISASIZES">IO_ISASIZES</span></u></td></tr>
<tr><th id="131">131</th><td><u>#define	<dfn class="macro" id="_M/IO_ISASIZES" data-ref="_M/IO_ISASIZES">IO_ISASIZES</dfn></u></td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td><u>#define	<dfn class="macro" id="_M/IO_COMSIZE" data-ref="_M/IO_COMSIZE">IO_COMSIZE</dfn>	8	/* 8250, 16X50 com controllers */</u></td></tr>
<tr><th id="134">134</th><td><u>#define	<dfn class="macro" id="_M/IO_CGASIZE" data-ref="_M/IO_CGASIZE">IO_CGASIZE</dfn>	16	/* CGA controllers */</u></td></tr>
<tr><th id="135">135</th><td><u>#define	<dfn class="macro" id="_M/IO_DMASIZE" data-ref="_M/IO_DMASIZE">IO_DMASIZE</dfn>	16	/* 8237 DMA controllers */</u></td></tr>
<tr><th id="136">136</th><td><u>#define	<dfn class="macro" id="_M/IO_DPGSIZE" data-ref="_M/IO_DPGSIZE">IO_DPGSIZE</dfn>	32	/* 74LS612 DMA page reisters */</u></td></tr>
<tr><th id="137">137</th><td><u>#define	<dfn class="macro" id="_M/IO_FDCSIZE" data-ref="_M/IO_FDCSIZE">IO_FDCSIZE</dfn>	8	/* Nec765 floppy controllers */</u></td></tr>
<tr><th id="138">138</th><td><u>#define	<dfn class="macro" id="_M/IO_WDCSIZE" data-ref="_M/IO_WDCSIZE">IO_WDCSIZE</dfn>	8	/* WD compatible disk controller */</u></td></tr>
<tr><th id="139">139</th><td><u>#define	<dfn class="macro" id="_M/IO_GAMSIZE" data-ref="_M/IO_GAMSIZE">IO_GAMSIZE</dfn>	16	/* AT compatible game controller */</u></td></tr>
<tr><th id="140">140</th><td><u>#define	<dfn class="macro" id="_M/IO_ICUSIZE" data-ref="_M/IO_ICUSIZE">IO_ICUSIZE</dfn>	16	/* 8259A interrupt controllers */</u></td></tr>
<tr><th id="141">141</th><td><u>#define	<dfn class="macro" id="_M/IO_KBDSIZE" data-ref="_M/IO_KBDSIZE">IO_KBDSIZE</dfn>	5	/* 8042 Keyboard controllers */</u></td></tr>
<tr><th id="142">142</th><td><u>#define	<dfn class="macro" id="_M/IO_LPTSIZE" data-ref="_M/IO_LPTSIZE">IO_LPTSIZE</dfn>	8	/* LPT controllers, some use onl */</u></td></tr>
<tr><th id="143">143</th><td><u>#define	<dfn class="macro" id="_M/IO_MDASIZE" data-ref="_M/IO_MDASIZE">IO_MDASIZE</dfn>	16	/* Monochrome display controller */</u></td></tr>
<tr><th id="144">144</th><td><u>#define	<dfn class="macro" id="_M/IO_RTCSIZE" data-ref="_M/IO_RTCSIZE">IO_RTCSIZE</dfn>	16	/* CMOS real time clock, NMI con */</u></td></tr>
<tr><th id="145">145</th><td><u>#define	<dfn class="macro" id="_M/IO_TMRSIZE" data-ref="_M/IO_TMRSIZE">IO_TMRSIZE</dfn>	16	/* 8253 programmable timers */</u></td></tr>
<tr><th id="146">146</th><td><u>#define	<dfn class="macro" id="_M/IO_NPXSIZE" data-ref="_M/IO_NPXSIZE">IO_NPXSIZE</dfn>	16	/* 80387/80487 NPX registers */</u></td></tr>
<tr><th id="147">147</th><td><u>#define	<dfn class="macro" id="_M/IO_VGASIZE" data-ref="_M/IO_VGASIZE">IO_VGASIZE</dfn>	16	/* VGA controllers */</u></td></tr>
<tr><th id="148">148</th><td><u>#define	<dfn class="macro" id="_M/IO_PMPSIZE" data-ref="_M/IO_PMPSIZE">IO_PMPSIZE</dfn>	2	/* 82347 Power Management Peripheral */</u></td></tr>
<tr><th id="149">149</th><td><u>#<span data-ppcond="130">endif</span> /* !IO_ISASIZES */</u></td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td><i>/*</i></td></tr>
<tr><th id="152">152</th><td><i> * Input / Output Memory Physical Addresses</i></td></tr>
<tr><th id="153">153</th><td><i> */</i></td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td><u>#<span data-ppcond="155">ifndef</span>	<span class="macro" data-ref="_M/IOM_BEGIN">IOM_BEGIN</span></u></td></tr>
<tr><th id="156">156</th><td><u>#define	<dfn class="macro" id="_M/IOM_BEGIN" data-ref="_M/IOM_BEGIN">IOM_BEGIN</dfn>	0x0a0000		/* Start of I/O Memory "hole" */</u></td></tr>
<tr><th id="157">157</th><td><u>#define	<dfn class="macro" id="_M/IOM_END" data-ref="_M/IOM_END">IOM_END</dfn>		0x100000		/* End of I/O Memory "hole" */</u></td></tr>
<tr><th id="158">158</th><td><u>#define	<dfn class="macro" id="_M/IOM_SIZE" data-ref="_M/IOM_SIZE">IOM_SIZE</dfn>	(IOM_END - IOM_BEGIN)</u></td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td><i>/*</i></td></tr>
<tr><th id="161">161</th><td><i> * ISA DMA works &lt; 16M (24 address lines).</i></td></tr>
<tr><th id="162">162</th><td><i> */</i></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/ISA_DMA_BOUNCE_THRESHOLD" data-ref="_M/ISA_DMA_BOUNCE_THRESHOLD">ISA_DMA_BOUNCE_THRESHOLD</dfn>	(16 * 1024 * 1024)</u></td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td><u>#<span data-ppcond="155">endif</span> /* !IOM_BEGIN */</u></td></tr>
<tr><th id="166">166</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../arch/amd64/amd64/amd64_mainbus.c.html'>netbsd/sys/arch/amd64/amd64/amd64_mainbus.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
