INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/truem/lab2/lab2.srcs/sources_1/new/addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/truem/lab2/lab2.srcs/sources_1/new/sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/truem/lab2/lab2.srcs/sim_3/new/sqrt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt_tb
