{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542945602999 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542945603009 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 22 22:00:02 2018 " "Processing started: Thu Nov 22 22:00:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542945603009 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542945603009 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TGC_Test -c TGC_Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off TGC_Test -c TGC_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542945603009 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542945604161 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542945604161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tgc_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tgc_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TGC_Test " "Found entity 1: TGC_Test" {  } { { "TGC_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/The_Grand_Control_Test/TGC_Test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542945612053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542945612053 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Mux_3to1.v " "Can't analyze file -- file Mux_3to1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1542945612053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3to1_tgc.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_3to1_tgc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_3to1_TGC " "Found entity 1: Mux_3to1_TGC" {  } { { "Mux_3to1_TGC.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/The_Grand_Control_Test/Mux_3to1_TGC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542945612164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542945612164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vcc_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file vcc_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Vcc_Generator " "Found entity 1: Vcc_Generator" {  } { { "Vcc_Generator.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/The_Grand_Control_Test/Vcc_Generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542945612273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542945612273 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TGC_Test " "Elaborating entity \"TGC_Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542945612602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_3to1_TGC Mux_3to1_TGC:inst1 " "Elaborating entity \"Mux_3to1_TGC\" for hierarchy \"Mux_3to1_TGC:inst1\"" {  } { { "TGC_Test.bdf" "inst1" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/The_Grand_Control_Test/TGC_Test.bdf" { { 288 816 984 400 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542945612849 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Out Mux_3to1_TGC.v(17) " "Verilog HDL Always Construct warning at Mux_3to1_TGC.v(17): variable \"Out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mux_3to1_TGC.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/The_Grand_Control_Test/Mux_3to1_TGC.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542945612880 "|TGC_Test|Mux_3to1_TGC:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Out Mux_3to1_TGC.v(10) " "Verilog HDL Always Construct warning at Mux_3to1_TGC.v(10): inferring latch(es) for variable \"Out\", which holds its previous value in one or more paths through the always construct" {  } { { "Mux_3to1_TGC.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/The_Grand_Control_Test/Mux_3to1_TGC.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542945612880 "|TGC_Test|Mux_3to1_TGC:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[0\] Mux_3to1_TGC.v(10) " "Inferred latch for \"Out\[0\]\" at Mux_3to1_TGC.v(10)" {  } { { "Mux_3to1_TGC.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/The_Grand_Control_Test/Mux_3to1_TGC.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542945612880 "|TGC_Test|Mux_3to1_TGC:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[1\] Mux_3to1_TGC.v(10) " "Inferred latch for \"Out\[1\]\" at Mux_3to1_TGC.v(10)" {  } { { "Mux_3to1_TGC.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/The_Grand_Control_Test/Mux_3to1_TGC.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542945612880 "|TGC_Test|Mux_3to1_TGC:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[2\] Mux_3to1_TGC.v(10) " "Inferred latch for \"Out\[2\]\" at Mux_3to1_TGC.v(10)" {  } { { "Mux_3to1_TGC.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/The_Grand_Control_Test/Mux_3to1_TGC.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542945612880 "|TGC_Test|Mux_3to1_TGC:inst1"}
{ "Warning" "WSGN_SEARCH_FILE" "tgc_machine.bdf 1 1 " "Using design file tgc_machine.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TGC_Machine " "Found entity 1: TGC_Machine" {  } { { "tgc_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/The_Grand_Control_Test/tgc_machine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542945613020 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1542945613020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TGC_Machine TGC_Machine:inst " "Elaborating entity \"TGC_Machine\" for hierarchy \"TGC_Machine:inst\"" {  } { { "TGC_Test.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/The_Grand_Control_Test/TGC_Test.bdf" { { 288 536 784 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542945613020 ""}
{ "Warning" "WSGN_SEARCH_FILE" "output_logic_tgc.v 1 1 " "Using design file output_logic_tgc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Output_Logic_TGC " "Found entity 1: Output_Logic_TGC" {  } { { "output_logic_tgc.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/The_Grand_Control_Test/output_logic_tgc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542945613208 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1542945613208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Logic_TGC TGC_Machine:inst\|Output_Logic_TGC:inst7 " "Elaborating entity \"Output_Logic_TGC\" for hierarchy \"TGC_Machine:inst\|Output_Logic_TGC:inst7\"" {  } { { "tgc_machine.bdf" "inst7" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/The_Grand_Control_Test/tgc_machine.bdf" { { 240 648 800 320 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542945613208 ""}
{ "Warning" "WSGN_SEARCH_FILE" "input_logic_tgc.v 1 1 " "Using design file input_logic_tgc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Input_Logic_TGC " "Found entity 1: Input_Logic_TGC" {  } { { "input_logic_tgc.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/The_Grand_Control_Test/input_logic_tgc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542945613350 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1542945613350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input_Logic_TGC TGC_Machine:inst\|Input_Logic_TGC:inst " "Elaborating entity \"Input_Logic_TGC\" for hierarchy \"TGC_Machine:inst\|Input_Logic_TGC:inst\"" {  } { { "tgc_machine.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/The_Grand_Control_Test/tgc_machine.bdf" { { 240 336 488 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542945613365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux_3to1_TGC:inst1\|Out\[0\] " "Latch Mux_3to1_TGC:inst1\|Out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TGC_Machine:inst\|inst3 " "Ports D and ENA on the latch are fed by the same signal TGC_Machine:inst\|inst3" {  } { { "tgc_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/The_Grand_Control_Test/tgc_machine.bdf" { { 120 536 600 200 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542945615054 ""}  } { { "Mux_3to1_TGC.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/The_Grand_Control_Test/Mux_3to1_TGC.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542945615054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux_3to1_TGC:inst1\|Out\[1\] " "Latch Mux_3to1_TGC:inst1\|Out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TGC_Machine:inst\|inst2 " "Ports D and ENA on the latch are fed by the same signal TGC_Machine:inst\|inst2" {  } { { "tgc_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/The_Grand_Control_Test/tgc_machine.bdf" { { 248 536 600 328 "inst2" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542945615054 ""}  } { { "Mux_3to1_TGC.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/The_Grand_Control_Test/Mux_3to1_TGC.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542945615054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mux_3to1_TGC:inst1\|Out\[2\] " "Latch Mux_3to1_TGC:inst1\|Out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TGC_Machine:inst\|inst3 " "Ports D and ENA on the latch are fed by the same signal TGC_Machine:inst\|inst3" {  } { { "tgc_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/The_Grand_Control_Test/tgc_machine.bdf" { { 120 536 600 200 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542945615070 ""}  } { { "Mux_3to1_TGC.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/The_Grand_Control_Test/Mux_3to1_TGC.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542945615070 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1542945615133 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1542945616761 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542945616761 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13 " "Implemented 13 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1542945617542 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1542945617542 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1542945617542 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1542945617542 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "676 " "Peak virtual memory: 676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542945617839 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 22 22:00:17 2018 " "Processing ended: Thu Nov 22 22:00:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542945617839 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542945617839 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542945617839 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542945617839 ""}
