# SystemVerilog-Tutorial
This a learning site for SystemVerilog. We would like to share our knowledge and experience using SystemVerilog. We hope that this site will be useful for you. 

We start with the basics of SystemVerilog and then move on to more advanced topics in the posts. You can find the posts and the source code here. The following is a list of the posts:

| Topic | Post | Description | Github |
| ----- | ---- | ----------- | ------ |
| Get Started | Post01 | [What is SystemVerilog](https://bitvector.dev/systemverilog-get-started-introduction/) |
|             | Post02 | [Prerequisites](https://bitvector.dev/systemverilog-get-started-prerequisite/) |

... more to come
