// Seed: 2574857337
module module_0 ();
  wire id_1, id_2;
  wire id_3;
  assign module_1.type_4 = 0;
  assign #1 id_2 = id_3;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    input supply0 id_2,
    input tri1 id_3,
    output wand id_4,
    input uwire id_5,
    output tri0 id_6,
    input wire id_7,
    input wire id_8,
    id_23,
    id_24,
    input tri0 id_9,
    input wor id_10,
    output tri0 id_11,
    output supply1 id_12,
    input wor id_13,
    input wire id_14,
    input supply1 id_15,
    output wor id_16,
    output supply1 id_17,
    input wire id_18,
    input wor id_19,
    input supply0 id_20,
    input supply0 id_21
);
  id_25(
      1'b0 ==? -1
  );
  module_0 modCall_1 ();
  wire id_26;
  wire id_27;
  assign id_24 = -1;
  or primCall (
      id_11,
      id_13,
      id_14,
      id_15,
      id_18,
      id_19,
      id_2,
      id_20,
      id_21,
      id_23,
      id_24,
      id_25,
      id_3,
      id_5,
      id_7,
      id_8,
      id_9
  );
endmodule
