Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : gcd
Version: O-2018.06-SP5-1
Date   : Wed Feb 24 19:08:14 2021
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              33.00
  Critical Path Length:          1.46
  Critical Path Slack:           0.00
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.20
  Total Hold Violation:         -4.88
  No. of Hold Violations:       34.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                499
  Buf/Inv Cell Count:             248
  Buf Cell Count:                  59
  Inv Cell Count:                 189
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       465
  Sequential Cell Count:           34
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      402.192000
  Noncombinational Area:   153.747994
  Buf/Inv Area:            147.630000
  Total Buffer Area:            47.08
  Total Inverter Area:         100.55
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               555.939995
  Design Area:             555.939995


  Design Rules
  -----------------------------------
  Total Number of Nets:           570
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: hansolo.poly.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.00
  -----------------------------------------
  Overall Compile Time:                4.30
  Overall Compile Wall Clock Time:     2.99

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.20  TNS: 4.88  Number of Violating Paths: 34

  --------------------------------------------------------------------


1
