// Seed: 312914853
module module_0;
  supply1 id_1;
  tri id_2;
  assign id_1 = 1'b0;
  reg   id_3;
  wire  id_4;
  wire  id_5;
  logic id_6 = id_5;
  assign id_6 = (-1) == id_3;
  assign id_2 = -1;
  logic [7:0][-1 'b0 : -1] id_7;
  assign id_1 = -1;
  always @(*) begin : LABEL_0
    id_3 = id_7[-1];
  end
endmodule
module module_1 #(
    parameter id_12 = 32'd67,
    parameter id_17 = 32'd77,
    parameter id_18 = 32'd34,
    parameter id_3  = 32'd90,
    parameter id_8  = 32'd26
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  module_0 modCall_1 ();
  inout wire _id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire _id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout tri id_4;
  input wire _id_3;
  input wire id_2;
  inout wire id_1;
  wire [1 'd0 : id_12] _id_17;
  parameter id_18 = 1'h0;
  assign id_4 = 1 < 1;
  logic [7:0][id_18 : id_17  #  (  .  id_8  (  ( "" )  )  )] id_19;
  assign id_19[id_3] = -1'h0;
endmodule
