`timescale 1ns / 1ps
/*
Copyright
All right reserved.
Module Name: rom_syn
Author  : Zichuan Liu, Yixing Li and Wenye Liu.
Description:
A synthesized ROM: ROM_DEP x ROM_WID
*/
module AD_W_ROM_26(
// inputs
clk,
en,
addr,
// outputs
dout
);
localparam ROM_WID = 153;
localparam ROM_DEP = 4;
localparam ROM_ADDR = 2;
// input definition
input clk;
input en;
input [ROM_ADDR-1:0] addr;
// output definition
output [ROM_WID-1:0] dout;
reg [ROM_WID-1:0] data;
always @(posedge clk)
begin
if (en) begin
case(addr)
		2'd0: data <= 153'b000000000010010010000000011011000011111101000001001000000001101001100000000110101100111111101011100001000000010010001000000001000010010111111110110110101;
		2'd1: data <= 153'b000000000001111000000000011111111000000001011000000111111010111001111111101111011110100000000111110101000000110001111110000000011000101011111111010100100;
		2'd2: data <= 153'b000000010111101010000001001110001111111111111101010000000001010101111111101011011000100000000001101111000000000011000101111111101010001100000000111011101;
		2'd3: data <= 153'b111111111101111011111111111000001111111111111010000111111111101000001111111110101011011111111111000100111111111110101111111111111011001000000000000011011;
		endcase
		end
	end
	assign dout = data;
endmodule
