0.6
2018.2
Jun 14 2018
20:41:02
D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/sim_1/new/MIPS_tb.v,1559224802,verilog,,,,MIPS_tb,,,,,,,,
D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/sources_1/ip/dist_mem_gen_0_1/sim/dist_mem_gen_0.v,1559226136,verilog,,D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/sources_1/new/ALU.v,,dist_mem_gen_0,,,,,,,,
D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/sources_1/new/ALU.v,1559226789,verilog,,D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/sources_1/new/ALUContorl.v,,ALU,,,,,,,,
D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/sources_1/new/ALUContorl.v,1558099699,verilog,,D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/sources_1/new/CPU.v,,ALUControl,,,,,,,,
D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/sources_1/new/CPU.v,1558099724,verilog,,D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/sources_1/new/ControlUnit.v,,CPU,,,,,,,,
D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/sources_1/new/ControlUnit.v,1558099233,verilog,,D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/sources_1/new/DDU.v,,ControlUnit,,,,,,,,
D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/sources_1/new/DDU.v,1559225758,verilog,,D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/sources_1/new/MIPS.v,,DDU,,,,,,,,
D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/sources_1/new/MIPS.v,1559226227,verilog,,D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/sources_1/new/Registers.v,,MIPS,,,,,,,,
D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/sources_1/new/Memory.v,1557933763,verilog,,D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/sources_1/new/Registers.v,,Memory,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/sources_1/new/Registers.v,1558089695,verilog,,D:/Course/COD/Lab/Lab5_CPU/MIPS/project_1.srcs/sim_1/new/MIPS_tb.v,,Registers,,,,,,,,
