{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1477942283327 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_Media_Computer EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"DE2_Media_Computer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1477942283428 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1477942283486 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1477942283486 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "nios_system:NiosII\|nios_system_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_System\|pll Cyclone II PLL " "Implemented PLL \"nios_system:NiosII\|nios_system_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_System\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nios_system:NiosII\|nios_system_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_System\|_clk0 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for nios_system:NiosII\|nios_system_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_System\|_clk0 port" {  } { { "altpll.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 1819 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1477942283825 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nios_system:NiosII\|nios_system_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_System\|_clk1 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for nios_system:NiosII\|nios_system_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_System\|_clk1 port" {  } { { "altpll.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 1820 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1477942283825 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nios_system:NiosII\|nios_system_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_System\|_clk2 1 2 180 20000 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 180 degrees (20000 ps) for nios_system:NiosII\|nios_system_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_System\|_clk2 port" {  } { { "altpll.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } } { "" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 1821 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1477942283825 ""}  } { { "altpll.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 1819 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1477942283825 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1477942284548 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1477942284572 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1477942286093 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1477942286093 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1477942286093 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 22287 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1477942286134 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 22288 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1477942286134 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1477942286134 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1477942286280 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical AMGP4450_0\] " "set_disable_timing \[get_cells -hierarchical AMGP4450_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477942288845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_0\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477942288845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_1\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477942288845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_2\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477942288845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_3\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477942288845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_4\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477942288845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_5\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477942288845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_6\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477942288845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_7\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477942288845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\] " "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477942288845 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1477942288845 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477942288845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477942288845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477942288845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477942288845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477942288845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477942288845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477942288845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477942288845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477942288845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477942288845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477942288845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477942288845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477942288845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477942288845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477942288845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477942288845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477942288845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477942288845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477942288845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477942288845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477942288845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477942288845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477942288845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477942288845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477942288845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477942288845 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1477942288845 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477942288845 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1477942288845 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_5oj1 " "Entity dcfifo_5oj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe20\|dffe21a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe20\|dffe21a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477942288845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe16\|dffe17a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477942288845 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1477942288845 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477942288845 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1477942288845 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477942288845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477942288845 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1477942288845 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1477942288845 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_Media_Computer.sdc " "Reading SDC File: 'DE2_Media_Computer.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1477942289348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_Media_Computer.sdc 42 CLOCK_27 port " "Ignored filter at DE2_Media_Computer.sdc(42): CLOCK_27 could not be matched with a port" {  } { { "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.sdc" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1477942289349 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE2_Media_Computer.sdc 42 Argument <targets> is an empty collection " "Ignored create_clock at DE2_Media_Computer.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{CLOCK_27\} -period 37.037 -waveform \{ 0.000 18.518 \} \[get_ports \{CLOCK_27\}\] " "create_clock -name \{CLOCK_27\} -period 37.037 -waveform \{ 0.000 18.518 \} \[get_ports \{CLOCK_27\}\]" {  } { { "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.sdc" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1477942289349 ""}  } { { "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.sdc" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1477942289349 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_Media_Computer.sdc 52 NiosII\|external_clocks\|DE_Clock_Generator_Audio\|pll\|inclk\[0\] pin " "Ignored filter at DE2_Media_Computer.sdc(52): NiosII\|external_clocks\|DE_Clock_Generator_Audio\|pll\|inclk\[0\] could not be matched with a pin" {  } { { "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.sdc" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1477942289352 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_Media_Computer.sdc 52 NiosII\|external_clocks\|DE_Clock_Generator_Audio\|pll\|clk\[1\] pin " "Ignored filter at DE2_Media_Computer.sdc(52): NiosII\|external_clocks\|DE_Clock_Generator_Audio\|pll\|clk\[1\] could not be matched with a pin" {  } { { "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.sdc" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1477942289353 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE2_Media_Computer.sdc 52 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE2_Media_Computer.sdc(52): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{NiosII\|external_clocks\|DE_Clock_Generator_Audio\|pll\|clk\[1\]\} -source \[get_pins \{NiosII\|external_clocks\|DE_Clock_Generator_Audio\|pll\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 14 -divide_by 31 -master_clock \{CLOCK_27\} \[get_pins \{NiosII\|external_clocks\|DE_Clock_Generator_Audio\|pll\|clk\[1\]\}\]  " "create_generated_clock -name \{NiosII\|external_clocks\|DE_Clock_Generator_Audio\|pll\|clk\[1\]\} -source \[get_pins \{NiosII\|external_clocks\|DE_Clock_Generator_Audio\|pll\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 14 -divide_by 31 -master_clock \{CLOCK_27\} \[get_pins \{NiosII\|external_clocks\|DE_Clock_Generator_Audio\|pll\|clk\[1\]\}\] " {  } { { "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.sdc" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1477942289353 ""}  } { { "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.sdc" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1477942289353 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE2_Media_Computer.sdc 52 Argument -source is an empty collection " "Ignored create_generated_clock at DE2_Media_Computer.sdc(52): Argument -source is an empty collection" {  } { { "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.sdc" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1477942289353 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1477942289355 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system/synthesis/submodules/nios_system_CPU.sdc " "Reading SDC File: 'nios_system/synthesis/submodules/nios_system_CPU.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1477942289406 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1477942290014 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1477942290015 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1477942290015 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1477942290015 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1477942290015 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 NiosII\|external_clocks\|DE_Clock_Generator_System\|pll\|clk\[0\] " "  20.000 NiosII\|external_clocks\|DE_Clock_Generator_System\|pll\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1477942290015 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 NiosII\|external_clocks\|DE_Clock_Generator_System\|pll\|clk\[1\] " "  20.000 NiosII\|external_clocks\|DE_Clock_Generator_System\|pll\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1477942290015 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 NiosII\|external_clocks\|DE_Clock_Generator_System\|pll\|clk\[2\] " "  40.000 NiosII\|external_clocks\|DE_Clock_Generator_System\|pll\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1477942290015 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1477942290015 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:NiosII\|nios_system_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_System\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node nios_system:NiosII\|nios_system_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_System\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1477942291224 ""}  } { { "altpll.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_External_Clocks:external_clocks|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 1819 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477942291224 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:NiosII\|nios_system_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_System\|_clk1 (placed in counter C2 of PLL_1) " "Automatically promoted node nios_system:NiosII\|nios_system_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_System\|_clk1 (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X0_Y1_N1 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X0_Y1_N1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1477942291224 ""}  } { { "altpll.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_External_Clocks:external_clocks|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 1819 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477942291224 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:NiosII\|nios_system_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_System\|_clk2 (placed in counter C1 of PLL_1) " "Automatically promoted node nios_system:NiosII\|nios_system_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_System\|_clk2 (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1477942291225 ""}  } { { "altpll.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_External_Clocks:external_clocks|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 1819 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477942291225 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1477942291225 ""}  } { { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 9345 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477942291225 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1\|TPOO7242_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1\|TPOO7242_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1477942291225 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1\|TPOO7242_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1\|TPOO7242_7~0" {  } { { "pzdyqx.vhd" "" { Text "/opt/altera/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|TPOO7242_7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 21831 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1477942291225 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1477942291225 ""}  } { { "pzdyqx.vhd" "" { Text "/opt/altera/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1\|TPOO7242_7" } } } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|TPOO7242_7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 21668 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477942291225 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1\|ZNXJ5711_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1\|ZNXJ5711_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1477942291225 ""}  } { { "pzdyqx.vhd" "" { Text "/opt/altera/quartus/libraries/megafunctions/pzdyqx.vhd" 828 0 0 } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1\|ZNXJ5711_0" } } } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|ZNXJ5711_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 21689 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477942291225 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:NiosII\|nios_system_CPU:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node nios_system:NiosII\|nios_system_CPU:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1477942291226 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "/opt/altera/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 3335 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1477942291226 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1477942291226 ""}  } { { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_CPU:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 9337 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477942291226 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:NiosII\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node nios_system:NiosII\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1477942291226 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\|counter_reg_bit4a\[8\] " "Destination node nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\|counter_reg_bit4a\[8\]" {  } { { "db/cntr_g5b.tdf" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/db/cntr_g5b.tdf" 81 19 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_g5b:wr_ptr|safe_q[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 6327 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1477942291226 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\|counter_reg_bit4a\[7\] " "Destination node nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\|counter_reg_bit4a\[7\]" {  } { { "db/cntr_g5b.tdf" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/db/cntr_g5b.tdf" 81 19 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_g5b:wr_ptr|safe_q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 6329 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1477942291226 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\|counter_reg_bit4a\[6\] " "Destination node nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\|counter_reg_bit4a\[6\]" {  } { { "db/cntr_g5b.tdf" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/db/cntr_g5b.tdf" 81 19 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_g5b:wr_ptr|safe_q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 6331 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1477942291226 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\|counter_reg_bit4a\[5\] " "Destination node nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\|counter_reg_bit4a\[5\]" {  } { { "db/cntr_g5b.tdf" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/db/cntr_g5b.tdf" 81 19 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_g5b:wr_ptr|safe_q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 6333 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1477942291226 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\|counter_reg_bit4a\[4\] " "Destination node nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\|counter_reg_bit4a\[4\]" {  } { { "db/cntr_g5b.tdf" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/db/cntr_g5b.tdf" 81 19 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_g5b:wr_ptr|safe_q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 6335 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1477942291226 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\|counter_reg_bit4a\[3\] " "Destination node nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\|counter_reg_bit4a\[3\]" {  } { { "db/cntr_g5b.tdf" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/db/cntr_g5b.tdf" 81 19 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_g5b:wr_ptr|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 6337 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1477942291226 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\|counter_reg_bit4a\[2\] " "Destination node nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\|counter_reg_bit4a\[2\]" {  } { { "db/cntr_g5b.tdf" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/db/cntr_g5b.tdf" 81 19 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_g5b:wr_ptr|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 6339 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1477942291226 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\|counter_reg_bit4a\[1\] " "Destination node nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\|counter_reg_bit4a\[1\]" {  } { { "db/cntr_g5b.tdf" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/db/cntr_g5b.tdf" 81 19 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_g5b:wr_ptr|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 6341 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1477942291226 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\|counter_reg_bit4a\[0\] " "Destination node nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\|counter_reg_bit4a\[0\]" {  } { { "db/cntr_g5b.tdf" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/db/cntr_g5b.tdf" 81 19 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_g5b:wr_ptr|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 6343 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1477942291226 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_s57:usedw_counter\|counter_reg_bit3a\[8\] " "Destination node nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_s57:usedw_counter\|counter_reg_bit3a\[8\]" {  } { { "db/cntr_s57.tdf" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/db/cntr_s57.tdf" 82 19 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_s57:usedw_counter|safe_q[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 6366 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1477942291226 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1477942291226 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1477942291226 ""}  } { { "nios_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 8990 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477942291226 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1477942291228 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 22273 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1477942291228 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1477942291228 ""}  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 21975 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477942291228 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1477942291228 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 22129 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1477942291228 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 22130 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1477942291228 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 22274 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1477942291228 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1477942291228 ""}  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 21854 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477942291228 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:VWQM3427\|HENC6638~0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:VWQM3427\|HENC6638~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1477942291229 ""}  } { { "pzdyqx.vhd" "" { Text "/opt/altera/quartus/libraries/megafunctions/pzdyqx.vhd" 1009 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|HENC6638~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 21739 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477942291229 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:NiosII\|altera_reset_controller:rst_controller_001\|merged_reset~0  " "Automatically promoted node nios_system:NiosII\|altera_reset_controller:rst_controller_001\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1477942291229 ""}  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/submodules/altera_reset_controller.v" 68 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|altera_reset_controller:rst_controller_001|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 10626 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477942291229 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|process_0~0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1477942291229 ""}  } { { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 21732 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477942291229 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:NiosII\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node nios_system:NiosII\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1477942291229 ""}  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/submodules/altera_reset_controller.v" 68 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|altera_reset_controller:rst_controller|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 10742 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477942291229 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1477942294088 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1477942294125 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1477942294128 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1477942294176 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[0\] " "Can't pack node nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[0\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NOT_A_REGULAR_IO_INFO" "nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[0\] SW\[0\] " "Can't pack node nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[0\] and I/O node SW\[0\] -- I/O node is a dedicated I/O pin" {  } { { "nios_system/synthesis/submodules/nios_system_Slider_Switches.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Slider_Switches.v" 131 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Slider_Switches:slider_switches|data_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 7546 9224 9983 0} { 0 { 0 ""} 0 616 9224 9983 0}  }  } } { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { SW[0] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 183 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } }  } 0 176228 "Can't pack node %1!s! and I/O node %2!s! -- I/O node is a dedicated I/O pin" 0 0 "Quartus II" 0 -1 1477942294260 ""}  } { { "nios_system/synthesis/submodules/nios_system_Slider_Switches.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Slider_Switches.v" 131 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Slider_Switches:slider_switches|data_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 7546 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1477942294260 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[1\] " "Can't pack node nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[1\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NOT_A_REGULAR_IO_INFO" "nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[1\] SW\[1\] " "Can't pack node nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[1\] and I/O node SW\[1\] -- I/O node is a dedicated I/O pin" {  } { { "nios_system/synthesis/submodules/nios_system_Slider_Switches.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Slider_Switches.v" 131 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Slider_Switches:slider_switches|data_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 7565 9224 9983 0} { 0 { 0 ""} 0 617 9224 9983 0}  }  } } { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { SW[1] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 183 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } }  } 0 176228 "Can't pack node %1!s! and I/O node %2!s! -- I/O node is a dedicated I/O pin" 0 0 "Quartus II" 0 -1 1477942296361 ""}  } { { "nios_system/synthesis/submodules/nios_system_Slider_Switches.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Slider_Switches.v" 131 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Slider_Switches:slider_switches|data_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 7565 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1477942296361 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[2\] " "Can't pack node nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[2\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NOT_A_REGULAR_IO_INFO" "nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[2\] SW\[2\] " "Can't pack node nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[2\] and I/O node SW\[2\] -- I/O node is a dedicated I/O pin" {  } { { "nios_system/synthesis/submodules/nios_system_Slider_Switches.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Slider_Switches.v" 131 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Slider_Switches:slider_switches|data_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 7566 9224 9983 0} { 0 { 0 ""} 0 618 9224 9983 0}  }  } } { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 183 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } }  } 0 176228 "Can't pack node %1!s! and I/O node %2!s! -- I/O node is a dedicated I/O pin" 0 0 "Quartus II" 0 -1 1477942296361 ""}  } { { "nios_system/synthesis/submodules/nios_system_Slider_Switches.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Slider_Switches.v" 131 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Slider_Switches:slider_switches|data_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 7566 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1477942296361 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[3\] " "Can't pack node nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[3\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NOT_A_REGULAR_IO_INFO" "nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[3\] SW\[3\] " "Can't pack node nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[3\] and I/O node SW\[3\] -- I/O node is a dedicated I/O pin" {  } { { "nios_system/synthesis/submodules/nios_system_Slider_Switches.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Slider_Switches.v" 131 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Slider_Switches:slider_switches|data_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 7567 9224 9983 0} { 0 { 0 ""} 0 619 9224 9983 0}  }  } } { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 183 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } }  } 0 176228 "Can't pack node %1!s! and I/O node %2!s! -- I/O node is a dedicated I/O pin" 0 0 "Quartus II" 0 -1 1477942296363 ""}  } { { "nios_system/synthesis/submodules/nios_system_Slider_Switches.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Slider_Switches.v" 131 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Slider_Switches:slider_switches|data_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 7567 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1477942296363 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[4\] " "Can't pack node nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[4\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NOT_A_REGULAR_IO_INFO" "nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[4\] SW\[4\] " "Can't pack node nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[4\] and I/O node SW\[4\] -- I/O node is a dedicated I/O pin" {  } { { "nios_system/synthesis/submodules/nios_system_Slider_Switches.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Slider_Switches.v" 131 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Slider_Switches:slider_switches|data_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 7568 9224 9983 0} { 0 { 0 ""} 0 620 9224 9983 0}  }  } } { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { SW[4] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 183 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } }  } 0 176228 "Can't pack node %1!s! and I/O node %2!s! -- I/O node is a dedicated I/O pin" 0 0 "Quartus II" 0 -1 1477942296364 ""}  } { { "nios_system/synthesis/submodules/nios_system_Slider_Switches.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Slider_Switches.v" 131 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Slider_Switches:slider_switches|data_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 7568 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1477942296364 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[5\] " "Can't pack node nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[5\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NOT_A_REGULAR_IO_INFO" "nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[5\] SW\[5\] " "Can't pack node nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[5\] and I/O node SW\[5\] -- I/O node is a dedicated I/O pin" {  } { { "nios_system/synthesis/submodules/nios_system_Slider_Switches.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Slider_Switches.v" 131 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Slider_Switches:slider_switches|data_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 7569 9224 9983 0} { 0 { 0 ""} 0 621 9224 9983 0}  }  } } { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { SW[5] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 183 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } }  } 0 176228 "Can't pack node %1!s! and I/O node %2!s! -- I/O node is a dedicated I/O pin" 0 0 "Quartus II" 0 -1 1477942296364 ""}  } { { "nios_system/synthesis/submodules/nios_system_Slider_Switches.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Slider_Switches.v" 131 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Slider_Switches:slider_switches|data_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 7569 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1477942296364 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[6\] " "Can't pack node nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[6\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NOT_A_REGULAR_IO_INFO" "nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[6\] SW\[6\] " "Can't pack node nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[6\] and I/O node SW\[6\] -- I/O node is a dedicated I/O pin" {  } { { "nios_system/synthesis/submodules/nios_system_Slider_Switches.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Slider_Switches.v" 131 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Slider_Switches:slider_switches|data_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 7570 9224 9983 0} { 0 { 0 ""} 0 622 9224 9983 0}  }  } } { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { SW[6] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 183 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } }  } 0 176228 "Can't pack node %1!s! and I/O node %2!s! -- I/O node is a dedicated I/O pin" 0 0 "Quartus II" 0 -1 1477942296365 ""}  } { { "nios_system/synthesis/submodules/nios_system_Slider_Switches.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Slider_Switches.v" 131 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Slider_Switches:slider_switches|data_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 7570 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1477942296365 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[7\] " "Can't pack node nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[7\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NOT_A_REGULAR_IO_INFO" "nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[7\] SW\[7\] " "Can't pack node nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[7\] and I/O node SW\[7\] -- I/O node is a dedicated I/O pin" {  } { { "nios_system/synthesis/submodules/nios_system_Slider_Switches.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Slider_Switches.v" 131 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Slider_Switches:slider_switches|data_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 7571 9224 9983 0} { 0 { 0 ""} 0 623 9224 9983 0}  }  } } { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { SW[7] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 183 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } }  } 0 176228 "Can't pack node %1!s! and I/O node %2!s! -- I/O node is a dedicated I/O pin" 0 0 "Quartus II" 0 -1 1477942296365 ""}  } { { "nios_system/synthesis/submodules/nios_system_Slider_Switches.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Slider_Switches.v" 131 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Slider_Switches:slider_switches|data_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 7571 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1477942296365 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[8\] " "Can't pack node nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[8\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NOT_A_REGULAR_IO_INFO" "nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[8\] SW\[8\] " "Can't pack node nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[8\] and I/O node SW\[8\] -- I/O node is a dedicated I/O pin" {  } { { "nios_system/synthesis/submodules/nios_system_Slider_Switches.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Slider_Switches.v" 131 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Slider_Switches:slider_switches|data_in[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 7572 9224 9983 0} { 0 { 0 ""} 0 624 9224 9983 0}  }  } } { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { SW[8] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 183 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } }  } 0 176228 "Can't pack node %1!s! and I/O node %2!s! -- I/O node is a dedicated I/O pin" 0 0 "Quartus II" 0 -1 1477942296366 ""}  } { { "nios_system/synthesis/submodules/nios_system_Slider_Switches.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Slider_Switches.v" 131 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Slider_Switches:slider_switches|data_in[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 7572 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1477942296366 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[9\] " "Can't pack node nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[9\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NOT_A_REGULAR_IO_INFO" "nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[9\] SW\[9\] " "Can't pack node nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[9\] and I/O node SW\[9\] -- I/O node is a dedicated I/O pin" {  } { { "nios_system/synthesis/submodules/nios_system_Slider_Switches.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Slider_Switches.v" 131 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Slider_Switches:slider_switches|data_in[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 7573 9224 9983 0} { 0 { 0 ""} 0 625 9224 9983 0}  }  } } { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { SW[9] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 183 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } }  } 0 176228 "Can't pack node %1!s! and I/O node %2!s! -- I/O node is a dedicated I/O pin" 0 0 "Quartus II" 0 -1 1477942296366 ""}  } { { "nios_system/synthesis/submodules/nios_system_Slider_Switches.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Slider_Switches.v" 131 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Slider_Switches:slider_switches|data_in[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 7573 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1477942296366 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[10\] " "Can't pack node nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[10\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NOT_A_REGULAR_IO_INFO" "nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[10\] SW\[10\] " "Can't pack node nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[10\] and I/O node SW\[10\] -- I/O node is a dedicated I/O pin" {  } { { "nios_system/synthesis/submodules/nios_system_Slider_Switches.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Slider_Switches.v" 131 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Slider_Switches:slider_switches|data_in[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 7574 9224 9983 0} { 0 { 0 ""} 0 626 9224 9983 0}  }  } } { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { SW[10] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 183 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[10] } "NODE_NAME" } }  } 0 176228 "Can't pack node %1!s! and I/O node %2!s! -- I/O node is a dedicated I/O pin" 0 0 "Quartus II" 0 -1 1477942296367 ""}  } { { "nios_system/synthesis/submodules/nios_system_Slider_Switches.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Slider_Switches.v" 131 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Slider_Switches:slider_switches|data_in[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 7574 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1477942296367 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[11\] " "Can't pack node nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[11\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NOT_A_REGULAR_IO_INFO" "nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[11\] SW\[11\] " "Can't pack node nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[11\] and I/O node SW\[11\] -- I/O node is a dedicated I/O pin" {  } { { "nios_system/synthesis/submodules/nios_system_Slider_Switches.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Slider_Switches.v" 131 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Slider_Switches:slider_switches|data_in[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 7575 9224 9983 0} { 0 { 0 ""} 0 627 9224 9983 0}  }  } } { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { SW[11] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 183 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[11] } "NODE_NAME" } }  } 0 176228 "Can't pack node %1!s! and I/O node %2!s! -- I/O node is a dedicated I/O pin" 0 0 "Quartus II" 0 -1 1477942296367 ""}  } { { "nios_system/synthesis/submodules/nios_system_Slider_Switches.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Slider_Switches.v" 131 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Slider_Switches:slider_switches|data_in[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 7575 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1477942296367 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[12\] " "Can't pack node nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[12\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NOT_A_REGULAR_IO_INFO" "nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[12\] SW\[12\] " "Can't pack node nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[12\] and I/O node SW\[12\] -- I/O node is a dedicated I/O pin" {  } { { "nios_system/synthesis/submodules/nios_system_Slider_Switches.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Slider_Switches.v" 131 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Slider_Switches:slider_switches|data_in[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 7576 9224 9983 0} { 0 { 0 ""} 0 628 9224 9983 0}  }  } } { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { SW[12] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 183 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[12] } "NODE_NAME" } }  } 0 176228 "Can't pack node %1!s! and I/O node %2!s! -- I/O node is a dedicated I/O pin" 0 0 "Quartus II" 0 -1 1477942296368 ""}  } { { "nios_system/synthesis/submodules/nios_system_Slider_Switches.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Slider_Switches.v" 131 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Slider_Switches:slider_switches|data_in[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 7576 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1477942296368 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[0\] " "Can't pack node nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[0\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NOT_A_REGULAR_IO_INFO" "nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[0\] SW\[0\] " "Can't pack node nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[0\] and I/O node SW\[0\] -- I/O node is a dedicated I/O pin" {  } { { "nios_system/synthesis/submodules/nios_system_Slider_Switches.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Slider_Switches.v" 131 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Slider_Switches:slider_switches|data_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 7546 9224 9983 0} { 0 { 0 ""} 0 616 9224 9983 0}  }  } } { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { SW[0] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 183 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } }  } 0 176228 "Can't pack node %1!s! and I/O node %2!s! -- I/O node is a dedicated I/O pin" 0 0 "Quartus II" 0 -1 1477942296373 ""}  } { { "nios_system/synthesis/submodules/nios_system_Slider_Switches.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Slider_Switches.v" 131 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Slider_Switches:slider_switches|data_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 7546 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1477942296373 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[1\] " "Can't pack node nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[1\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NOT_A_REGULAR_IO_INFO" "nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[1\] SW\[1\] " "Can't pack node nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[1\] and I/O node SW\[1\] -- I/O node is a dedicated I/O pin" {  } { { "nios_system/synthesis/submodules/nios_system_Slider_Switches.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Slider_Switches.v" 131 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Slider_Switches:slider_switches|data_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 7565 9224 9983 0} { 0 { 0 ""} 0 617 9224 9983 0}  }  } } { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { SW[1] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 183 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } }  } 0 176228 "Can't pack node %1!s! and I/O node %2!s! -- I/O node is a dedicated I/O pin" 0 0 "Quartus II" 0 -1 1477942296373 ""}  } { { "nios_system/synthesis/submodules/nios_system_Slider_Switches.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Slider_Switches.v" 131 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Slider_Switches:slider_switches|data_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 7565 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1477942296373 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[2\] " "Can't pack node nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[2\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NOT_A_REGULAR_IO_INFO" "nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[2\] SW\[2\] " "Can't pack node nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[2\] and I/O node SW\[2\] -- I/O node is a dedicated I/O pin" {  } { { "nios_system/synthesis/submodules/nios_system_Slider_Switches.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Slider_Switches.v" 131 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Slider_Switches:slider_switches|data_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 7566 9224 9983 0} { 0 { 0 ""} 0 618 9224 9983 0}  }  } } { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 183 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } }  } 0 176228 "Can't pack node %1!s! and I/O node %2!s! -- I/O node is a dedicated I/O pin" 0 0 "Quartus II" 0 -1 1477942296374 ""}  } { { "nios_system/synthesis/submodules/nios_system_Slider_Switches.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Slider_Switches.v" 131 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Slider_Switches:slider_switches|data_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 7566 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1477942296374 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[3\] " "Can't pack node nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[3\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NOT_A_REGULAR_IO_INFO" "nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[3\] SW\[3\] " "Can't pack node nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[3\] and I/O node SW\[3\] -- I/O node is a dedicated I/O pin" {  } { { "nios_system/synthesis/submodules/nios_system_Slider_Switches.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Slider_Switches.v" 131 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Slider_Switches:slider_switches|data_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 7567 9224 9983 0} { 0 { 0 ""} 0 619 9224 9983 0}  }  } } { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 183 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } }  } 0 176228 "Can't pack node %1!s! and I/O node %2!s! -- I/O node is a dedicated I/O pin" 0 0 "Quartus II" 0 -1 1477942296375 ""}  } { { "nios_system/synthesis/submodules/nios_system_Slider_Switches.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Slider_Switches.v" 131 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Slider_Switches:slider_switches|data_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 7567 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1477942296375 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[4\] " "Can't pack node nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[4\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NOT_A_REGULAR_IO_INFO" "nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[4\] SW\[4\] " "Can't pack node nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[4\] and I/O node SW\[4\] -- I/O node is a dedicated I/O pin" {  } { { "nios_system/synthesis/submodules/nios_system_Slider_Switches.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Slider_Switches.v" 131 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Slider_Switches:slider_switches|data_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 7568 9224 9983 0} { 0 { 0 ""} 0 620 9224 9983 0}  }  } } { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { SW[4] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 183 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } }  } 0 176228 "Can't pack node %1!s! and I/O node %2!s! -- I/O node is a dedicated I/O pin" 0 0 "Quartus II" 0 -1 1477942296375 ""}  } { { "nios_system/synthesis/submodules/nios_system_Slider_Switches.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Slider_Switches.v" 131 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Slider_Switches:slider_switches|data_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 7568 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1477942296375 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[5\] " "Can't pack node nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[5\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NOT_A_REGULAR_IO_INFO" "nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[5\] SW\[5\] " "Can't pack node nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[5\] and I/O node SW\[5\] -- I/O node is a dedicated I/O pin" {  } { { "nios_system/synthesis/submodules/nios_system_Slider_Switches.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Slider_Switches.v" 131 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Slider_Switches:slider_switches|data_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 7569 9224 9983 0} { 0 { 0 ""} 0 621 9224 9983 0}  }  } } { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { SW[5] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 183 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } }  } 0 176228 "Can't pack node %1!s! and I/O node %2!s! -- I/O node is a dedicated I/O pin" 0 0 "Quartus II" 0 -1 1477942296376 ""}  } { { "nios_system/synthesis/submodules/nios_system_Slider_Switches.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Slider_Switches.v" 131 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Slider_Switches:slider_switches|data_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 7569 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1477942296376 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[6\] " "Can't pack node nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[6\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NOT_A_REGULAR_IO_INFO" "nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[6\] SW\[6\] " "Can't pack node nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[6\] and I/O node SW\[6\] -- I/O node is a dedicated I/O pin" {  } { { "nios_system/synthesis/submodules/nios_system_Slider_Switches.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Slider_Switches.v" 131 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Slider_Switches:slider_switches|data_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 7570 9224 9983 0} { 0 { 0 ""} 0 622 9224 9983 0}  }  } } { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { SW[6] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 183 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } }  } 0 176228 "Can't pack node %1!s! and I/O node %2!s! -- I/O node is a dedicated I/O pin" 0 0 "Quartus II" 0 -1 1477942296376 ""}  } { { "nios_system/synthesis/submodules/nios_system_Slider_Switches.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Slider_Switches.v" 131 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Slider_Switches:slider_switches|data_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 7570 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1477942296376 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[7\] " "Can't pack node nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[7\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NOT_A_REGULAR_IO_INFO" "nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[7\] SW\[7\] " "Can't pack node nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[7\] and I/O node SW\[7\] -- I/O node is a dedicated I/O pin" {  } { { "nios_system/synthesis/submodules/nios_system_Slider_Switches.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Slider_Switches.v" 131 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Slider_Switches:slider_switches|data_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 7571 9224 9983 0} { 0 { 0 ""} 0 623 9224 9983 0}  }  } } { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { SW[7] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 183 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } }  } 0 176228 "Can't pack node %1!s! and I/O node %2!s! -- I/O node is a dedicated I/O pin" 0 0 "Quartus II" 0 -1 1477942296377 ""}  } { { "nios_system/synthesis/submodules/nios_system_Slider_Switches.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Slider_Switches.v" 131 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Slider_Switches:slider_switches|data_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 7571 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1477942296377 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[8\] " "Can't pack node nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[8\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NOT_A_REGULAR_IO_INFO" "nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[8\] SW\[8\] " "Can't pack node nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[8\] and I/O node SW\[8\] -- I/O node is a dedicated I/O pin" {  } { { "nios_system/synthesis/submodules/nios_system_Slider_Switches.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Slider_Switches.v" 131 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Slider_Switches:slider_switches|data_in[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 7572 9224 9983 0} { 0 { 0 ""} 0 624 9224 9983 0}  }  } } { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { SW[8] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 183 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } }  } 0 176228 "Can't pack node %1!s! and I/O node %2!s! -- I/O node is a dedicated I/O pin" 0 0 "Quartus II" 0 -1 1477942296377 ""}  } { { "nios_system/synthesis/submodules/nios_system_Slider_Switches.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Slider_Switches.v" 131 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Slider_Switches:slider_switches|data_in[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 7572 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1477942296377 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[9\] " "Can't pack node nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[9\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NOT_A_REGULAR_IO_INFO" "nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[9\] SW\[9\] " "Can't pack node nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[9\] and I/O node SW\[9\] -- I/O node is a dedicated I/O pin" {  } { { "nios_system/synthesis/submodules/nios_system_Slider_Switches.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Slider_Switches.v" 131 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Slider_Switches:slider_switches|data_in[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 7573 9224 9983 0} { 0 { 0 ""} 0 625 9224 9983 0}  }  } } { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { SW[9] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 183 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } }  } 0 176228 "Can't pack node %1!s! and I/O node %2!s! -- I/O node is a dedicated I/O pin" 0 0 "Quartus II" 0 -1 1477942296378 ""}  } { { "nios_system/synthesis/submodules/nios_system_Slider_Switches.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Slider_Switches.v" 131 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Slider_Switches:slider_switches|data_in[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 7573 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1477942296378 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[10\] " "Can't pack node nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[10\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NOT_A_REGULAR_IO_INFO" "nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[10\] SW\[10\] " "Can't pack node nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[10\] and I/O node SW\[10\] -- I/O node is a dedicated I/O pin" {  } { { "nios_system/synthesis/submodules/nios_system_Slider_Switches.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Slider_Switches.v" 131 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Slider_Switches:slider_switches|data_in[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 7574 9224 9983 0} { 0 { 0 ""} 0 626 9224 9983 0}  }  } } { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { SW[10] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 183 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[10] } "NODE_NAME" } }  } 0 176228 "Can't pack node %1!s! and I/O node %2!s! -- I/O node is a dedicated I/O pin" 0 0 "Quartus II" 0 -1 1477942296378 ""}  } { { "nios_system/synthesis/submodules/nios_system_Slider_Switches.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Slider_Switches.v" 131 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Slider_Switches:slider_switches|data_in[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 7574 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1477942296378 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[11\] " "Can't pack node nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[11\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NOT_A_REGULAR_IO_INFO" "nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[11\] SW\[11\] " "Can't pack node nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[11\] and I/O node SW\[11\] -- I/O node is a dedicated I/O pin" {  } { { "nios_system/synthesis/submodules/nios_system_Slider_Switches.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Slider_Switches.v" 131 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Slider_Switches:slider_switches|data_in[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 7575 9224 9983 0} { 0 { 0 ""} 0 627 9224 9983 0}  }  } } { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { SW[11] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 183 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[11] } "NODE_NAME" } }  } 0 176228 "Can't pack node %1!s! and I/O node %2!s! -- I/O node is a dedicated I/O pin" 0 0 "Quartus II" 0 -1 1477942296379 ""}  } { { "nios_system/synthesis/submodules/nios_system_Slider_Switches.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Slider_Switches.v" 131 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Slider_Switches:slider_switches|data_in[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 7575 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1477942296379 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[12\] " "Can't pack node nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[12\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NOT_A_REGULAR_IO_INFO" "nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[12\] SW\[12\] " "Can't pack node nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\|data_in\[12\] and I/O node SW\[12\] -- I/O node is a dedicated I/O pin" {  } { { "nios_system/synthesis/submodules/nios_system_Slider_Switches.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Slider_Switches.v" 131 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Slider_Switches:slider_switches|data_in[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 7576 9224 9983 0} { 0 { 0 ""} 0 628 9224 9983 0}  }  } } { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { SW[12] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 183 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[12] } "NODE_NAME" } }  } 0 176228 "Can't pack node %1!s! and I/O node %2!s! -- I/O node is a dedicated I/O pin" 0 0 "Quartus II" 0 -1 1477942296379 ""}  } { { "nios_system/synthesis/submodules/nios_system_Slider_Switches.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_Slider_Switches.v" 131 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Slider_Switches:slider_switches|data_in[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 7576 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1477942296379 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1477942296436 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON * " "Wildcard assignment \"Fast Output Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1477942296436 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Input Register ON * " "Wildcard assignment \"Fast Input Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1477942296436 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1477942296436 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1477942296436 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1477942296473 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1477942299569 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "260 I/O " "Packed 260 registers into blocks of type I/O" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1477942299605 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier block " "Packed 64 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1477942299605 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier output " "Packed 48 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1477942299605 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "67 " "Created 67 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1477942299605 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1477942299605 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "nios_system:NiosII\|nios_system_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_System\|pll clk\[2\] VGA_CLK " "PLL \"nios_system:NiosII\|nios_system_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_System\|pll\" output port clk\[2\] feeds output pin \"VGA_CLK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "nios_system/synthesis/submodules/nios_system_External_Clocks.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_External_Clocks.v" 173 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/nios_system.v" 1558 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 455 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 293 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1477942300078 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "nios_system:NiosII\|nios_system_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_System\|pll clk\[2\] ENET_CLK " "PLL \"nios_system:NiosII\|nios_system_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_System\|pll\" output port clk\[2\] feeds output pin \"ENET_CLK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "nios_system/synthesis/submodules/nios_system_External_Clocks.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/submodules/nios_system_External_Clocks.v" 173 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/nios_system/synthesis/nios_system.v" 1558 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 455 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 334 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1477942300079 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK0_N " "Node \"OTG_DACK0_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DACK0_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477942300333 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK1_N " "Node \"OTG_DACK1_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DACK1_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477942300333 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ0 " "Node \"OTG_DREQ0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477942300333 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ1 " "Node \"OTG_DREQ1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477942300333 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477942300333 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477942300333 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477942300333 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477942300333 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477942300333 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477942300333 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1477942300333 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1477942300335 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1477942305488 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:09 " "Fitter placement preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1477942314733 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1477942314877 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1477942322847 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1477942322848 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1477942326219 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "47 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 47% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 1 { 0 "Router estimated peak interconnect usage is 47% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 47% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1477942336546 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1477942336546 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:11 " "Fitter routing operations ending: elapsed time is 00:00:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1477942338539 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1477942338548 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1477942338548 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1477942338548 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "9.23 " "Total time spent on timing analysis during the Fitter is 9.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1477942339143 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1477942339181 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "374 " "Found 374 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[1\] 0 " "Pin \"GPIO_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[3\] 0 " "Pin \"GPIO_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[4\] 0 " "Pin \"GPIO_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[5\] 0 " "Pin \"GPIO_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[6\] 0 " "Pin \"GPIO_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[7\] 0 " "Pin \"GPIO_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[8\] 0 " "Pin \"GPIO_0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[9\] 0 " "Pin \"GPIO_0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[10\] 0 " "Pin \"GPIO_0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[11\] 0 " "Pin \"GPIO_0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[12\] 0 " "Pin \"GPIO_0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[13\] 0 " "Pin \"GPIO_0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[14\] 0 " "Pin \"GPIO_0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[15\] 0 " "Pin \"GPIO_0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[17\] 0 " "Pin \"GPIO_0\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[19\] 0 " "Pin \"GPIO_0\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[20\] 0 " "Pin \"GPIO_0\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[21\] 0 " "Pin \"GPIO_0\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[22\] 0 " "Pin \"GPIO_0\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[23\] 0 " "Pin \"GPIO_0\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[24\] 0 " "Pin \"GPIO_0\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[25\] 0 " "Pin \"GPIO_0\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[26\] 0 " "Pin \"GPIO_0\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[27\] 0 " "Pin \"GPIO_0\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[28\] 0 " "Pin \"GPIO_0\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[29\] 0 " "Pin \"GPIO_0\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[30\] 0 " "Pin \"GPIO_0\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[31\] 0 " "Pin \"GPIO_0\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[32\] 0 " "Pin \"GPIO_0\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[33\] 0 " "Pin \"GPIO_0\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[34\] 0 " "Pin \"GPIO_0\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[35\] 0 " "Pin \"GPIO_0\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[1\] 0 " "Pin \"GPIO_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[3\] 0 " "Pin \"GPIO_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[4\] 0 " "Pin \"GPIO_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[5\] 0 " "Pin \"GPIO_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[6\] 0 " "Pin \"GPIO_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[7\] 0 " "Pin \"GPIO_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[8\] 0 " "Pin \"GPIO_1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[9\] 0 " "Pin \"GPIO_1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[10\] 0 " "Pin \"GPIO_1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[11\] 0 " "Pin \"GPIO_1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[12\] 0 " "Pin \"GPIO_1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[13\] 0 " "Pin \"GPIO_1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[14\] 0 " "Pin \"GPIO_1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[15\] 0 " "Pin \"GPIO_1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[17\] 0 " "Pin \"GPIO_1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[19\] 0 " "Pin \"GPIO_1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[20\] 0 " "Pin \"GPIO_1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[21\] 0 " "Pin \"GPIO_1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[22\] 0 " "Pin \"GPIO_1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[23\] 0 " "Pin \"GPIO_1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[24\] 0 " "Pin \"GPIO_1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[25\] 0 " "Pin \"GPIO_1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[26\] 0 " "Pin \"GPIO_1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[27\] 0 " "Pin \"GPIO_1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[28\] 0 " "Pin \"GPIO_1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[29\] 0 " "Pin \"GPIO_1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[30\] 0 " "Pin \"GPIO_1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[31\] 0 " "Pin \"GPIO_1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[32\] 0 " "Pin \"GPIO_1\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[33\] 0 " "Pin \"GPIO_1\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[34\] 0 " "Pin \"GPIO_1\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[35\] 0 " "Pin \"GPIO_1\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PS2_CLK 0 " "Pin \"PS2_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PS2_DAT 0 " "Pin \"PS2_DAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_BCLK 0 " "Pin \"AUD_BCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_ADCLRCK 0 " "Pin \"AUD_ADCLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACLRCK 0 " "Pin \"AUD_DACLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CMD 0 " "Pin \"SD_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT 0 " "Pin \"SD_DAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT3 0 " "Pin \"SD_DAT3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[0\] 0 " "Pin \"FL_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[1\] 0 " "Pin \"FL_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[2\] 0 " "Pin \"FL_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[3\] 0 " "Pin \"FL_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[4\] 0 " "Pin \"FL_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[5\] 0 " "Pin \"FL_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[6\] 0 " "Pin \"FL_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[7\] 0 " "Pin \"FL_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[0\] 0 " "Pin \"ENET_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[1\] 0 " "Pin \"ENET_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[2\] 0 " "Pin \"ENET_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[3\] 0 " "Pin \"ENET_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[4\] 0 " "Pin \"ENET_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[5\] 0 " "Pin \"ENET_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[6\] 0 " "Pin \"ENET_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[7\] 0 " "Pin \"ENET_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[8\] 0 " "Pin \"ENET_DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[9\] 0 " "Pin \"ENET_DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[10\] 0 " "Pin \"ENET_DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[11\] 0 " "Pin \"ENET_DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[12\] 0 " "Pin \"ENET_DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[13\] 0 " "Pin \"ENET_DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[14\] 0 " "Pin \"ENET_DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[15\] 0 " "Pin \"ENET_DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[0\] 0 " "Pin \"OTG_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[1\] 0 " "Pin \"OTG_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[2\] 0 " "Pin \"OTG_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[3\] 0 " "Pin \"OTG_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[4\] 0 " "Pin \"OTG_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[5\] 0 " "Pin \"OTG_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[6\] 0 " "Pin \"OTG_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[7\] 0 " "Pin \"OTG_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[8\] 0 " "Pin \"OTG_DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[9\] 0 " "Pin \"OTG_DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[10\] 0 " "Pin \"OTG_DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[11\] 0 " "Pin \"OTG_DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[12\] 0 " "Pin \"OTG_DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[13\] 0 " "Pin \"OTG_DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[14\] 0 " "Pin \"OTG_DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[15\] 0 " "Pin \"OTG_DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[0\] 0 " "Pin \"GPIO_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[2\] 0 " "Pin \"GPIO_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[16\] 0 " "Pin \"GPIO_0\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[18\] 0 " "Pin \"GPIO_0\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[0\] 0 " "Pin \"GPIO_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[2\] 0 " "Pin \"GPIO_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[16\] 0 " "Pin \"GPIO_1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[18\] 0 " "Pin \"GPIO_1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[0\] 0 " "Pin \"DRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[1\] 0 " "Pin \"DRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[2\] 0 " "Pin \"DRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[3\] 0 " "Pin \"DRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[4\] 0 " "Pin \"DRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[5\] 0 " "Pin \"DRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[6\] 0 " "Pin \"DRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[7\] 0 " "Pin \"DRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[8\] 0 " "Pin \"DRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[9\] 0 " "Pin \"DRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[10\] 0 " "Pin \"DRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[11\] 0 " "Pin \"DRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[12\] 0 " "Pin \"DRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[13\] 0 " "Pin \"DRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[14\] 0 " "Pin \"DRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[15\] 0 " "Pin \"DRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[0\] 0 " "Pin \"LCD_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[1\] 0 " "Pin \"LCD_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[2\] 0 " "Pin \"LCD_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[3\] 0 " "Pin \"LCD_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[4\] 0 " "Pin \"LCD_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[5\] 0 " "Pin \"LCD_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[6\] 0 " "Pin \"LCD_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[7\] 0 " "Pin \"LCD_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[8\] 0 " "Pin \"LEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[17\] 0 " "Pin \"LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[0\] 0 " "Pin \"HEX4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[1\] 0 " "Pin \"HEX4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[2\] 0 " "Pin \"HEX4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[3\] 0 " "Pin \"HEX4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[4\] 0 " "Pin \"HEX4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[5\] 0 " "Pin \"HEX4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[6\] 0 " "Pin \"HEX4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[0\] 0 " "Pin \"HEX5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[1\] 0 " "Pin \"HEX5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[2\] 0 " "Pin \"HEX5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[3\] 0 " "Pin \"HEX5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[4\] 0 " "Pin \"HEX5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[5\] 0 " "Pin \"HEX5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[6\] 0 " "Pin \"HEX5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[0\] 0 " "Pin \"HEX6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[1\] 0 " "Pin \"HEX6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[2\] 0 " "Pin \"HEX6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[3\] 0 " "Pin \"HEX6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[4\] 0 " "Pin \"HEX6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[5\] 0 " "Pin \"HEX6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[6\] 0 " "Pin \"HEX6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[0\] 0 " "Pin \"HEX7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[1\] 0 " "Pin \"HEX7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[2\] 0 " "Pin \"HEX7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[3\] 0 " "Pin \"HEX7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[4\] 0 " "Pin \"HEX7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[5\] 0 " "Pin \"HEX7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[6\] 0 " "Pin \"HEX7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_CE_N 0 " "Pin \"SRAM_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE_N 0 " "Pin \"SRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE_N 0 " "Pin \"SRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB_N 0 " "Pin \"SRAM_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB_N 0 " "Pin \"SRAM_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UART_TXD 0 " "Pin \"UART_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[0\] 0 " "Pin \"DRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[1\] 0 " "Pin \"DRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[2\] 0 " "Pin \"DRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[3\] 0 " "Pin \"DRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[4\] 0 " "Pin \"DRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[5\] 0 " "Pin \"DRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[6\] 0 " "Pin \"DRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[7\] 0 " "Pin \"DRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[8\] 0 " "Pin \"DRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[9\] 0 " "Pin \"DRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[10\] 0 " "Pin \"DRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[11\] 0 " "Pin \"DRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_1 0 " "Pin \"DRAM_BA_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_0 0 " "Pin \"DRAM_BA_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CAS_N 0 " "Pin \"DRAM_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_RAS_N 0 " "Pin \"DRAM_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CLK 0 " "Pin \"DRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CKE 0 " "Pin \"DRAM_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CS_N 0 " "Pin \"DRAM_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_WE_N 0 " "Pin \"DRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_UDQM 0 " "Pin \"DRAM_UDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_LDQM 0 " "Pin \"DRAM_LDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_XCK 0 " "Pin \"AUD_XCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACDAT 0 " "Pin \"AUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_CLK 0 " "Pin \"VGA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLANK 0 " "Pin \"VGA_BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_SYNC 0 " "Pin \"VGA_SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[4\] 0 " "Pin \"VGA_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[5\] 0 " "Pin \"VGA_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[6\] 0 " "Pin \"VGA_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[7\] 0 " "Pin \"VGA_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[8\] 0 " "Pin \"VGA_R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[9\] 0 " "Pin \"VGA_R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[4\] 0 " "Pin \"VGA_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[5\] 0 " "Pin \"VGA_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[6\] 0 " "Pin \"VGA_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[7\] 0 " "Pin \"VGA_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[8\] 0 " "Pin \"VGA_G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[9\] 0 " "Pin \"VGA_G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[4\] 0 " "Pin \"VGA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[5\] 0 " "Pin \"VGA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[6\] 0 " "Pin \"VGA_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[7\] 0 " "Pin \"VGA_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[8\] 0 " "Pin \"VGA_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[9\] 0 " "Pin \"VGA_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_BLON 0 " "Pin \"LCD_BLON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_EN 0 " "Pin \"LCD_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SCLK 0 " "Pin \"I2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CLK 0 " "Pin \"SD_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[0\] 0 " "Pin \"FL_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[1\] 0 " "Pin \"FL_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[2\] 0 " "Pin \"FL_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[3\] 0 " "Pin \"FL_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[4\] 0 " "Pin \"FL_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[5\] 0 " "Pin \"FL_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[6\] 0 " "Pin \"FL_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[7\] 0 " "Pin \"FL_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[8\] 0 " "Pin \"FL_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[9\] 0 " "Pin \"FL_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[10\] 0 " "Pin \"FL_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[11\] 0 " "Pin \"FL_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[12\] 0 " "Pin \"FL_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[13\] 0 " "Pin \"FL_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[14\] 0 " "Pin \"FL_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[15\] 0 " "Pin \"FL_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[16\] 0 " "Pin \"FL_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[17\] 0 " "Pin \"FL_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[18\] 0 " "Pin \"FL_ADDR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[19\] 0 " "Pin \"FL_ADDR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[20\] 0 " "Pin \"FL_ADDR\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[21\] 0 " "Pin \"FL_ADDR\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_CE_N 0 " "Pin \"FL_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_OE_N 0 " "Pin \"FL_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_RST_N 0 " "Pin \"FL_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_WE_N 0 " "Pin \"FL_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRDA_TXD 0 " "Pin \"IRDA_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TD_RESET 0 " "Pin \"TD_RESET\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CMD 0 " "Pin \"ENET_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CS_N 0 " "Pin \"ENET_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_RD_N 0 " "Pin \"ENET_RD_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_RST_N 0 " "Pin \"ENET_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_WR_N 0 " "Pin \"ENET_WR_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CLK 0 " "Pin \"ENET_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_ADDR\[0\] 0 " "Pin \"OTG_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_ADDR\[1\] 0 " "Pin \"OTG_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_CS_N 0 " "Pin \"OTG_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_RD_N 0 " "Pin \"OTG_RD_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_RST_N 0 " "Pin \"OTG_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_WR_N 0 " "Pin \"OTG_WR_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1477942339554 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1477942339554 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1477942344873 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1477942346451 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1477942352238 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:14 " "Fitter post-fit operations ending: elapsed time is 00:00:14" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1477942353721 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1477942354016 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1477942354408 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "121 " "Following 121 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[1] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 209 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 642 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[3] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 209 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 643 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[4] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 209 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 644 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[5] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 209 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 645 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[6] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 209 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 646 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[7] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 209 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 647 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[8] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 209 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 648 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[9] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 209 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 649 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[10] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 209 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 650 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[11] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 209 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 651 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[12] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 209 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 652 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[13] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 209 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 653 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[14] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 209 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 654 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[15] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 209 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 655 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[17] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 209 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 656 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[19] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 209 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 657 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[20] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 209 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 658 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[21] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 209 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 659 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[22] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 209 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 660 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[23] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 209 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 661 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[24] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 209 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 662 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[25] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 209 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 663 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[26] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 209 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 664 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[27] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 209 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 665 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[28] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 209 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 666 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[29] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 209 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 667 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[30] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 209 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 668 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[31] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 209 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 669 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[32] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 209 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 670 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[33] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 209 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 671 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[34] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 209 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 672 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[35] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 209 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 673 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[1] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 210 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 674 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[3] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 210 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 675 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[4] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 210 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 676 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[5] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 210 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 677 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[6] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 210 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 678 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[7] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 210 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 679 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[8] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 210 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 680 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[9] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 210 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 681 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[10] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 210 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 682 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[11] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 210 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 683 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[12] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 210 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 684 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[13] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 210 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 685 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[14] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 210 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 686 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[15] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 210 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 687 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[17] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 210 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 688 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[19] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 210 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 689 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[20] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 210 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 690 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[21] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 210 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 691 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[22] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 210 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 692 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[23] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 210 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 693 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[24] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 210 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 694 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[25] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 210 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 695 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[26] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 210 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 696 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[27] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 210 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 697 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[28] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 210 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 698 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[29] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 210 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 699 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[30] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 210 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 700 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[31] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 210 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 701 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[32] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 210 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 702 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[33] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 210 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 703 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[34] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 210 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 704 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[35] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 210 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 705 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { PS2_CLK } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 219 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 965 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { PS2_DAT } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 220 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PS2_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 966 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { AUD_BCLK } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 223 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 967 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { AUD_ADCLRCK } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 224 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 968 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { AUD_DACLRCK } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 225 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 969 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { I2C_SDAT } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 228 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 970 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { SD_CMD } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 234 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 971 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT a permanently disabled " "Pin SD_DAT has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { SD_DAT } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 235 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 972 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT3 a permanently disabled " "Pin SD_DAT3 has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { SD_DAT3 } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 236 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 973 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { FL_DQ[0] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 239 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 746 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { FL_DQ[1] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 239 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 747 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { FL_DQ[2] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 239 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 748 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { FL_DQ[3] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 239 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 749 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { FL_DQ[4] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 239 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 750 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { FL_DQ[5] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 239 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 751 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { FL_DQ[6] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 239 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 752 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { FL_DQ[7] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 239 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 753 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[0\] a permanently disabled " "Pin ENET_DATA\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { ENET_DATA[0] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 242 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 754 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[1\] a permanently disabled " "Pin ENET_DATA\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { ENET_DATA[1] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 242 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 755 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[2\] a permanently disabled " "Pin ENET_DATA\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { ENET_DATA[2] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 242 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 756 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[3\] a permanently disabled " "Pin ENET_DATA\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { ENET_DATA[3] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 242 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 757 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[4\] a permanently disabled " "Pin ENET_DATA\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { ENET_DATA[4] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 242 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 758 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[5\] a permanently disabled " "Pin ENET_DATA\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { ENET_DATA[5] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 242 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 759 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[6\] a permanently disabled " "Pin ENET_DATA\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { ENET_DATA[6] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 242 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 760 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[7\] a permanently disabled " "Pin ENET_DATA\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { ENET_DATA[7] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 242 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 761 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[8\] a permanently disabled " "Pin ENET_DATA\[8\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { ENET_DATA[8] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 242 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 762 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[9\] a permanently disabled " "Pin ENET_DATA\[9\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { ENET_DATA[9] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 242 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 763 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[10\] a permanently disabled " "Pin ENET_DATA\[10\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { ENET_DATA[10] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 242 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 764 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[11\] a permanently disabled " "Pin ENET_DATA\[11\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { ENET_DATA[11] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 242 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 765 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[12\] a permanently disabled " "Pin ENET_DATA\[12\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { ENET_DATA[12] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 242 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 766 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[13\] a permanently disabled " "Pin ENET_DATA\[13\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { ENET_DATA[13] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 242 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 767 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[14\] a permanently disabled " "Pin ENET_DATA\[14\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { ENET_DATA[14] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 242 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 768 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[15\] a permanently disabled " "Pin ENET_DATA\[15\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { ENET_DATA[15] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 242 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 769 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[0\] a permanently disabled " "Pin OTG_DATA\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { OTG_DATA[0] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 245 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 770 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[1\] a permanently disabled " "Pin OTG_DATA\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { OTG_DATA[1] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 245 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 771 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[2\] a permanently disabled " "Pin OTG_DATA\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { OTG_DATA[2] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 245 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 772 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[3\] a permanently disabled " "Pin OTG_DATA\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { OTG_DATA[3] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 245 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 773 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[4\] a permanently disabled " "Pin OTG_DATA\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { OTG_DATA[4] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 245 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 774 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[5\] a permanently disabled " "Pin OTG_DATA\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { OTG_DATA[5] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 245 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 775 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[6\] a permanently disabled " "Pin OTG_DATA\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { OTG_DATA[6] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 245 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 776 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[7\] a permanently disabled " "Pin OTG_DATA\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { OTG_DATA[7] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 245 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 777 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[8\] a permanently disabled " "Pin OTG_DATA\[8\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { OTG_DATA[8] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 245 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 778 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[9\] a permanently disabled " "Pin OTG_DATA\[9\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { OTG_DATA[9] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 245 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 779 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[10\] a permanently disabled " "Pin OTG_DATA\[10\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { OTG_DATA[10] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 245 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 780 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[11\] a permanently disabled " "Pin OTG_DATA\[11\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { OTG_DATA[11] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 245 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 781 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[12\] a permanently disabled " "Pin OTG_DATA\[12\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { OTG_DATA[12] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 245 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 782 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[13\] a permanently disabled " "Pin OTG_DATA\[13\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { OTG_DATA[13] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 245 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 783 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[14\] a permanently disabled " "Pin OTG_DATA\[14\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { OTG_DATA[14] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 245 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 784 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[15\] a permanently disabled " "Pin OTG_DATA\[15\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { OTG_DATA[15] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 245 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 785 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[0] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 209 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 611 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[2] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 209 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 610 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[16] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 209 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 609 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[18] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 209 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 608 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[0] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 210 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 607 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[2] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 210 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 606 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[16] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 210 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 605 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[18] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.v" 210 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/" { { 0 { 0 ""} 0 604 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1477942354421 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1477942354421 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.fit.smsg " "Generated suppressed messages file /home_hdd/thiagobbt/SOII/DE2_Media_Computer/verilog/DE2_Media_Computer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1477942355934 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 78 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "831 " "Peak virtual memory: 831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1477942359304 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 31 17:32:39 2016 " "Processing ended: Mon Oct 31 17:32:39 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1477942359304 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:17 " "Elapsed time: 00:01:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1477942359304 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:16 " "Total CPU time (on all processors): 00:01:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1477942359304 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1477942359304 ""}
