
nemo2.space_tracker_p_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012c44  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000020b4  08012d00  08012d00  00022d00  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08014db4  08014db4  000306d8  2**0
                  CONTENTS
  4 .ARM          00000008  08014db4  08014db4  00024db4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08014dbc  08014dbc  000306d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08014dbc  08014dbc  00024dbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08014dc4  08014dc4  00024dc4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000006d8  20000000  08014dc8  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000086c  200006d8  080154a0  000306d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000f44  080154a0  00030f44  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000306d8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00030700  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a0f7  00000000  00000000  00030743  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003ad9  00000000  00000000  0004a83a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000018b0  00000000  00000000  0004e318  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000134e  00000000  00000000  0004fbc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021d50  00000000  00000000  00050f16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001f491  00000000  00000000  00072c66  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cb086  00000000  00000000  000920f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000074a4  00000000  00000000  0015d180  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  00164624  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	200006d8 	.word	0x200006d8
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08012ce8 	.word	0x08012ce8

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	200006dc 	.word	0x200006dc
 8000100:	08012ce8 	.word	0x08012ce8

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_uqi>:
 8000114:	b402      	push	{r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0049      	lsls	r1, r1, #1
 800011c:	5c09      	ldrb	r1, [r1, r0]
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	448e      	add	lr, r1
 8000122:	bc02      	pop	{r1}
 8000124:	4770      	bx	lr
 8000126:	46c0      	nop			; (mov r8, r8)

08000128 <__gnu_thumb1_case_uhi>:
 8000128:	b403      	push	{r0, r1}
 800012a:	4671      	mov	r1, lr
 800012c:	0849      	lsrs	r1, r1, #1
 800012e:	0040      	lsls	r0, r0, #1
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	5a09      	ldrh	r1, [r1, r0]
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	448e      	add	lr, r1
 8000138:	bc03      	pop	{r0, r1}
 800013a:	4770      	bx	lr

0800013c <__udivsi3>:
 800013c:	2200      	movs	r2, #0
 800013e:	0843      	lsrs	r3, r0, #1
 8000140:	428b      	cmp	r3, r1
 8000142:	d374      	bcc.n	800022e <__udivsi3+0xf2>
 8000144:	0903      	lsrs	r3, r0, #4
 8000146:	428b      	cmp	r3, r1
 8000148:	d35f      	bcc.n	800020a <__udivsi3+0xce>
 800014a:	0a03      	lsrs	r3, r0, #8
 800014c:	428b      	cmp	r3, r1
 800014e:	d344      	bcc.n	80001da <__udivsi3+0x9e>
 8000150:	0b03      	lsrs	r3, r0, #12
 8000152:	428b      	cmp	r3, r1
 8000154:	d328      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d30d      	bcc.n	8000178 <__udivsi3+0x3c>
 800015c:	22ff      	movs	r2, #255	; 0xff
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	ba12      	rev	r2, r2
 8000162:	0c03      	lsrs	r3, r0, #16
 8000164:	428b      	cmp	r3, r1
 8000166:	d302      	bcc.n	800016e <__udivsi3+0x32>
 8000168:	1212      	asrs	r2, r2, #8
 800016a:	0209      	lsls	r1, r1, #8
 800016c:	d065      	beq.n	800023a <__udivsi3+0xfe>
 800016e:	0b03      	lsrs	r3, r0, #12
 8000170:	428b      	cmp	r3, r1
 8000172:	d319      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000174:	e000      	b.n	8000178 <__udivsi3+0x3c>
 8000176:	0a09      	lsrs	r1, r1, #8
 8000178:	0bc3      	lsrs	r3, r0, #15
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x46>
 800017e:	03cb      	lsls	r3, r1, #15
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b83      	lsrs	r3, r0, #14
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x52>
 800018a:	038b      	lsls	r3, r1, #14
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b43      	lsrs	r3, r0, #13
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x5e>
 8000196:	034b      	lsls	r3, r1, #13
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b03      	lsrs	r3, r0, #12
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x6a>
 80001a2:	030b      	lsls	r3, r1, #12
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0ac3      	lsrs	r3, r0, #11
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x76>
 80001ae:	02cb      	lsls	r3, r1, #11
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a83      	lsrs	r3, r0, #10
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x82>
 80001ba:	028b      	lsls	r3, r1, #10
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a43      	lsrs	r3, r0, #9
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x8e>
 80001c6:	024b      	lsls	r3, r1, #9
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a03      	lsrs	r3, r0, #8
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x9a>
 80001d2:	020b      	lsls	r3, r1, #8
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	d2cd      	bcs.n	8000176 <__udivsi3+0x3a>
 80001da:	09c3      	lsrs	r3, r0, #7
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xa8>
 80001e0:	01cb      	lsls	r3, r1, #7
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0983      	lsrs	r3, r0, #6
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xb4>
 80001ec:	018b      	lsls	r3, r1, #6
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0943      	lsrs	r3, r0, #5
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xc0>
 80001f8:	014b      	lsls	r3, r1, #5
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0903      	lsrs	r3, r0, #4
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xcc>
 8000204:	010b      	lsls	r3, r1, #4
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	08c3      	lsrs	r3, r0, #3
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xd8>
 8000210:	00cb      	lsls	r3, r1, #3
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0883      	lsrs	r3, r0, #2
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xe4>
 800021c:	008b      	lsls	r3, r1, #2
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	0843      	lsrs	r3, r0, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xf0>
 8000228:	004b      	lsls	r3, r1, #1
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	1a41      	subs	r1, r0, r1
 8000230:	d200      	bcs.n	8000234 <__udivsi3+0xf8>
 8000232:	4601      	mov	r1, r0
 8000234:	4152      	adcs	r2, r2
 8000236:	4610      	mov	r0, r2
 8000238:	4770      	bx	lr
 800023a:	e7ff      	b.n	800023c <__udivsi3+0x100>
 800023c:	b501      	push	{r0, lr}
 800023e:	2000      	movs	r0, #0
 8000240:	f000 f8f0 	bl	8000424 <__aeabi_idiv0>
 8000244:	bd02      	pop	{r1, pc}
 8000246:	46c0      	nop			; (mov r8, r8)

08000248 <__aeabi_uidivmod>:
 8000248:	2900      	cmp	r1, #0
 800024a:	d0f7      	beq.n	800023c <__udivsi3+0x100>
 800024c:	e776      	b.n	800013c <__udivsi3>
 800024e:	4770      	bx	lr

08000250 <__divsi3>:
 8000250:	4603      	mov	r3, r0
 8000252:	430b      	orrs	r3, r1
 8000254:	d47f      	bmi.n	8000356 <__divsi3+0x106>
 8000256:	2200      	movs	r2, #0
 8000258:	0843      	lsrs	r3, r0, #1
 800025a:	428b      	cmp	r3, r1
 800025c:	d374      	bcc.n	8000348 <__divsi3+0xf8>
 800025e:	0903      	lsrs	r3, r0, #4
 8000260:	428b      	cmp	r3, r1
 8000262:	d35f      	bcc.n	8000324 <__divsi3+0xd4>
 8000264:	0a03      	lsrs	r3, r0, #8
 8000266:	428b      	cmp	r3, r1
 8000268:	d344      	bcc.n	80002f4 <__divsi3+0xa4>
 800026a:	0b03      	lsrs	r3, r0, #12
 800026c:	428b      	cmp	r3, r1
 800026e:	d328      	bcc.n	80002c2 <__divsi3+0x72>
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d30d      	bcc.n	8000292 <__divsi3+0x42>
 8000276:	22ff      	movs	r2, #255	; 0xff
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	ba12      	rev	r2, r2
 800027c:	0c03      	lsrs	r3, r0, #16
 800027e:	428b      	cmp	r3, r1
 8000280:	d302      	bcc.n	8000288 <__divsi3+0x38>
 8000282:	1212      	asrs	r2, r2, #8
 8000284:	0209      	lsls	r1, r1, #8
 8000286:	d065      	beq.n	8000354 <__divsi3+0x104>
 8000288:	0b03      	lsrs	r3, r0, #12
 800028a:	428b      	cmp	r3, r1
 800028c:	d319      	bcc.n	80002c2 <__divsi3+0x72>
 800028e:	e000      	b.n	8000292 <__divsi3+0x42>
 8000290:	0a09      	lsrs	r1, r1, #8
 8000292:	0bc3      	lsrs	r3, r0, #15
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x4c>
 8000298:	03cb      	lsls	r3, r1, #15
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b83      	lsrs	r3, r0, #14
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x58>
 80002a4:	038b      	lsls	r3, r1, #14
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b43      	lsrs	r3, r0, #13
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x64>
 80002b0:	034b      	lsls	r3, r1, #13
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b03      	lsrs	r3, r0, #12
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x70>
 80002bc:	030b      	lsls	r3, r1, #12
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0ac3      	lsrs	r3, r0, #11
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x7c>
 80002c8:	02cb      	lsls	r3, r1, #11
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a83      	lsrs	r3, r0, #10
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x88>
 80002d4:	028b      	lsls	r3, r1, #10
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a43      	lsrs	r3, r0, #9
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x94>
 80002e0:	024b      	lsls	r3, r1, #9
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a03      	lsrs	r3, r0, #8
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0xa0>
 80002ec:	020b      	lsls	r3, r1, #8
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	d2cd      	bcs.n	8000290 <__divsi3+0x40>
 80002f4:	09c3      	lsrs	r3, r0, #7
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xae>
 80002fa:	01cb      	lsls	r3, r1, #7
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0983      	lsrs	r3, r0, #6
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xba>
 8000306:	018b      	lsls	r3, r1, #6
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0943      	lsrs	r3, r0, #5
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xc6>
 8000312:	014b      	lsls	r3, r1, #5
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0903      	lsrs	r3, r0, #4
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xd2>
 800031e:	010b      	lsls	r3, r1, #4
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	08c3      	lsrs	r3, r0, #3
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xde>
 800032a:	00cb      	lsls	r3, r1, #3
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0883      	lsrs	r3, r0, #2
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xea>
 8000336:	008b      	lsls	r3, r1, #2
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	0843      	lsrs	r3, r0, #1
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xf6>
 8000342:	004b      	lsls	r3, r1, #1
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	1a41      	subs	r1, r0, r1
 800034a:	d200      	bcs.n	800034e <__divsi3+0xfe>
 800034c:	4601      	mov	r1, r0
 800034e:	4152      	adcs	r2, r2
 8000350:	4610      	mov	r0, r2
 8000352:	4770      	bx	lr
 8000354:	e05d      	b.n	8000412 <__divsi3+0x1c2>
 8000356:	0fca      	lsrs	r2, r1, #31
 8000358:	d000      	beq.n	800035c <__divsi3+0x10c>
 800035a:	4249      	negs	r1, r1
 800035c:	1003      	asrs	r3, r0, #32
 800035e:	d300      	bcc.n	8000362 <__divsi3+0x112>
 8000360:	4240      	negs	r0, r0
 8000362:	4053      	eors	r3, r2
 8000364:	2200      	movs	r2, #0
 8000366:	469c      	mov	ip, r3
 8000368:	0903      	lsrs	r3, r0, #4
 800036a:	428b      	cmp	r3, r1
 800036c:	d32d      	bcc.n	80003ca <__divsi3+0x17a>
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d312      	bcc.n	800039a <__divsi3+0x14a>
 8000374:	22fc      	movs	r2, #252	; 0xfc
 8000376:	0189      	lsls	r1, r1, #6
 8000378:	ba12      	rev	r2, r2
 800037a:	0a03      	lsrs	r3, r0, #8
 800037c:	428b      	cmp	r3, r1
 800037e:	d30c      	bcc.n	800039a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	1192      	asrs	r2, r2, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d308      	bcc.n	800039a <__divsi3+0x14a>
 8000388:	0189      	lsls	r1, r1, #6
 800038a:	1192      	asrs	r2, r2, #6
 800038c:	428b      	cmp	r3, r1
 800038e:	d304      	bcc.n	800039a <__divsi3+0x14a>
 8000390:	0189      	lsls	r1, r1, #6
 8000392:	d03a      	beq.n	800040a <__divsi3+0x1ba>
 8000394:	1192      	asrs	r2, r2, #6
 8000396:	e000      	b.n	800039a <__divsi3+0x14a>
 8000398:	0989      	lsrs	r1, r1, #6
 800039a:	09c3      	lsrs	r3, r0, #7
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x154>
 80003a0:	01cb      	lsls	r3, r1, #7
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0983      	lsrs	r3, r0, #6
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x160>
 80003ac:	018b      	lsls	r3, r1, #6
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0943      	lsrs	r3, r0, #5
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x16c>
 80003b8:	014b      	lsls	r3, r1, #5
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0903      	lsrs	r3, r0, #4
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x178>
 80003c4:	010b      	lsls	r3, r1, #4
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	08c3      	lsrs	r3, r0, #3
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x184>
 80003d0:	00cb      	lsls	r3, r1, #3
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0883      	lsrs	r3, r0, #2
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x190>
 80003dc:	008b      	lsls	r3, r1, #2
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	d2d9      	bcs.n	8000398 <__divsi3+0x148>
 80003e4:	0843      	lsrs	r3, r0, #1
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d301      	bcc.n	80003ee <__divsi3+0x19e>
 80003ea:	004b      	lsls	r3, r1, #1
 80003ec:	1ac0      	subs	r0, r0, r3
 80003ee:	4152      	adcs	r2, r2
 80003f0:	1a41      	subs	r1, r0, r1
 80003f2:	d200      	bcs.n	80003f6 <__divsi3+0x1a6>
 80003f4:	4601      	mov	r1, r0
 80003f6:	4663      	mov	r3, ip
 80003f8:	4152      	adcs	r2, r2
 80003fa:	105b      	asrs	r3, r3, #1
 80003fc:	4610      	mov	r0, r2
 80003fe:	d301      	bcc.n	8000404 <__divsi3+0x1b4>
 8000400:	4240      	negs	r0, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d500      	bpl.n	8000408 <__divsi3+0x1b8>
 8000406:	4249      	negs	r1, r1
 8000408:	4770      	bx	lr
 800040a:	4663      	mov	r3, ip
 800040c:	105b      	asrs	r3, r3, #1
 800040e:	d300      	bcc.n	8000412 <__divsi3+0x1c2>
 8000410:	4240      	negs	r0, r0
 8000412:	b501      	push	{r0, lr}
 8000414:	2000      	movs	r0, #0
 8000416:	f000 f805 	bl	8000424 <__aeabi_idiv0>
 800041a:	bd02      	pop	{r1, pc}

0800041c <__aeabi_idivmod>:
 800041c:	2900      	cmp	r1, #0
 800041e:	d0f8      	beq.n	8000412 <__divsi3+0x1c2>
 8000420:	e716      	b.n	8000250 <__divsi3>
 8000422:	4770      	bx	lr

08000424 <__aeabi_idiv0>:
 8000424:	4770      	bx	lr
 8000426:	46c0      	nop			; (mov r8, r8)

08000428 <__aeabi_cdrcmple>:
 8000428:	4684      	mov	ip, r0
 800042a:	0010      	movs	r0, r2
 800042c:	4662      	mov	r2, ip
 800042e:	468c      	mov	ip, r1
 8000430:	0019      	movs	r1, r3
 8000432:	4663      	mov	r3, ip
 8000434:	e000      	b.n	8000438 <__aeabi_cdcmpeq>
 8000436:	46c0      	nop			; (mov r8, r8)

08000438 <__aeabi_cdcmpeq>:
 8000438:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043a:	f001 f8b3 	bl	80015a4 <__ledf2>
 800043e:	2800      	cmp	r0, #0
 8000440:	d401      	bmi.n	8000446 <__aeabi_cdcmpeq+0xe>
 8000442:	2100      	movs	r1, #0
 8000444:	42c8      	cmn	r0, r1
 8000446:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000448 <__aeabi_dcmpeq>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f001 f803 	bl	8001454 <__eqdf2>
 800044e:	4240      	negs	r0, r0
 8000450:	3001      	adds	r0, #1
 8000452:	bd10      	pop	{r4, pc}

08000454 <__aeabi_dcmplt>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f001 f8a5 	bl	80015a4 <__ledf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	db01      	blt.n	8000462 <__aeabi_dcmplt+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			; (mov r8, r8)

08000468 <__aeabi_dcmple>:
 8000468:	b510      	push	{r4, lr}
 800046a:	f001 f89b 	bl	80015a4 <__ledf2>
 800046e:	2800      	cmp	r0, #0
 8000470:	dd01      	ble.n	8000476 <__aeabi_dcmple+0xe>
 8000472:	2000      	movs	r0, #0
 8000474:	bd10      	pop	{r4, pc}
 8000476:	2001      	movs	r0, #1
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			; (mov r8, r8)

0800047c <__aeabi_dcmpgt>:
 800047c:	b510      	push	{r4, lr}
 800047e:	f001 f82b 	bl	80014d8 <__gedf2>
 8000482:	2800      	cmp	r0, #0
 8000484:	dc01      	bgt.n	800048a <__aeabi_dcmpgt+0xe>
 8000486:	2000      	movs	r0, #0
 8000488:	bd10      	pop	{r4, pc}
 800048a:	2001      	movs	r0, #1
 800048c:	bd10      	pop	{r4, pc}
 800048e:	46c0      	nop			; (mov r8, r8)

08000490 <__aeabi_dcmpge>:
 8000490:	b510      	push	{r4, lr}
 8000492:	f001 f821 	bl	80014d8 <__gedf2>
 8000496:	2800      	cmp	r0, #0
 8000498:	da01      	bge.n	800049e <__aeabi_dcmpge+0xe>
 800049a:	2000      	movs	r0, #0
 800049c:	bd10      	pop	{r4, pc}
 800049e:	2001      	movs	r0, #1
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	46c0      	nop			; (mov r8, r8)

080004a4 <__aeabi_uldivmod>:
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d111      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004a8:	2a00      	cmp	r2, #0
 80004aa:	d10f      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004ac:	2900      	cmp	r1, #0
 80004ae:	d100      	bne.n	80004b2 <__aeabi_uldivmod+0xe>
 80004b0:	2800      	cmp	r0, #0
 80004b2:	d002      	beq.n	80004ba <__aeabi_uldivmod+0x16>
 80004b4:	2100      	movs	r1, #0
 80004b6:	43c9      	mvns	r1, r1
 80004b8:	0008      	movs	r0, r1
 80004ba:	b407      	push	{r0, r1, r2}
 80004bc:	4802      	ldr	r0, [pc, #8]	; (80004c8 <__aeabi_uldivmod+0x24>)
 80004be:	a102      	add	r1, pc, #8	; (adr r1, 80004c8 <__aeabi_uldivmod+0x24>)
 80004c0:	1840      	adds	r0, r0, r1
 80004c2:	9002      	str	r0, [sp, #8]
 80004c4:	bd03      	pop	{r0, r1, pc}
 80004c6:	46c0      	nop			; (mov r8, r8)
 80004c8:	ffffff5d 	.word	0xffffff5d
 80004cc:	b403      	push	{r0, r1}
 80004ce:	4668      	mov	r0, sp
 80004d0:	b501      	push	{r0, lr}
 80004d2:	9802      	ldr	r0, [sp, #8]
 80004d4:	f000 f8a4 	bl	8000620 <__udivmoddi4>
 80004d8:	9b01      	ldr	r3, [sp, #4]
 80004da:	469e      	mov	lr, r3
 80004dc:	b002      	add	sp, #8
 80004de:	bc0c      	pop	{r2, r3}
 80004e0:	4770      	bx	lr
 80004e2:	46c0      	nop			; (mov r8, r8)

080004e4 <__aeabi_lmul>:
 80004e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004e6:	46ce      	mov	lr, r9
 80004e8:	4699      	mov	r9, r3
 80004ea:	0c03      	lsrs	r3, r0, #16
 80004ec:	469c      	mov	ip, r3
 80004ee:	0413      	lsls	r3, r2, #16
 80004f0:	4647      	mov	r7, r8
 80004f2:	0c1b      	lsrs	r3, r3, #16
 80004f4:	001d      	movs	r5, r3
 80004f6:	000e      	movs	r6, r1
 80004f8:	4661      	mov	r1, ip
 80004fa:	0404      	lsls	r4, r0, #16
 80004fc:	0c24      	lsrs	r4, r4, #16
 80004fe:	b580      	push	{r7, lr}
 8000500:	0007      	movs	r7, r0
 8000502:	0c10      	lsrs	r0, r2, #16
 8000504:	434b      	muls	r3, r1
 8000506:	4365      	muls	r5, r4
 8000508:	4341      	muls	r1, r0
 800050a:	4360      	muls	r0, r4
 800050c:	0c2c      	lsrs	r4, r5, #16
 800050e:	18c0      	adds	r0, r0, r3
 8000510:	1820      	adds	r0, r4, r0
 8000512:	468c      	mov	ip, r1
 8000514:	4283      	cmp	r3, r0
 8000516:	d903      	bls.n	8000520 <__aeabi_lmul+0x3c>
 8000518:	2380      	movs	r3, #128	; 0x80
 800051a:	025b      	lsls	r3, r3, #9
 800051c:	4698      	mov	r8, r3
 800051e:	44c4      	add	ip, r8
 8000520:	4649      	mov	r1, r9
 8000522:	4379      	muls	r1, r7
 8000524:	4356      	muls	r6, r2
 8000526:	0c03      	lsrs	r3, r0, #16
 8000528:	042d      	lsls	r5, r5, #16
 800052a:	0c2d      	lsrs	r5, r5, #16
 800052c:	1989      	adds	r1, r1, r6
 800052e:	4463      	add	r3, ip
 8000530:	0400      	lsls	r0, r0, #16
 8000532:	1940      	adds	r0, r0, r5
 8000534:	18c9      	adds	r1, r1, r3
 8000536:	bcc0      	pop	{r6, r7}
 8000538:	46b9      	mov	r9, r7
 800053a:	46b0      	mov	r8, r6
 800053c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800053e:	46c0      	nop			; (mov r8, r8)

08000540 <__aeabi_d2uiz>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	2200      	movs	r2, #0
 8000544:	4b0c      	ldr	r3, [pc, #48]	; (8000578 <__aeabi_d2uiz+0x38>)
 8000546:	0004      	movs	r4, r0
 8000548:	000d      	movs	r5, r1
 800054a:	f7ff ffa1 	bl	8000490 <__aeabi_dcmpge>
 800054e:	2800      	cmp	r0, #0
 8000550:	d104      	bne.n	800055c <__aeabi_d2uiz+0x1c>
 8000552:	0020      	movs	r0, r4
 8000554:	0029      	movs	r1, r5
 8000556:	f001 feeb 	bl	8002330 <__aeabi_d2iz>
 800055a:	bd70      	pop	{r4, r5, r6, pc}
 800055c:	4b06      	ldr	r3, [pc, #24]	; (8000578 <__aeabi_d2uiz+0x38>)
 800055e:	2200      	movs	r2, #0
 8000560:	0020      	movs	r0, r4
 8000562:	0029      	movs	r1, r5
 8000564:	f001 fb44 	bl	8001bf0 <__aeabi_dsub>
 8000568:	f001 fee2 	bl	8002330 <__aeabi_d2iz>
 800056c:	2380      	movs	r3, #128	; 0x80
 800056e:	061b      	lsls	r3, r3, #24
 8000570:	469c      	mov	ip, r3
 8000572:	4460      	add	r0, ip
 8000574:	e7f1      	b.n	800055a <__aeabi_d2uiz+0x1a>
 8000576:	46c0      	nop			; (mov r8, r8)
 8000578:	41e00000 	.word	0x41e00000

0800057c <__aeabi_d2lz>:
 800057c:	b570      	push	{r4, r5, r6, lr}
 800057e:	0005      	movs	r5, r0
 8000580:	000c      	movs	r4, r1
 8000582:	2200      	movs	r2, #0
 8000584:	2300      	movs	r3, #0
 8000586:	0028      	movs	r0, r5
 8000588:	0021      	movs	r1, r4
 800058a:	f7ff ff63 	bl	8000454 <__aeabi_dcmplt>
 800058e:	2800      	cmp	r0, #0
 8000590:	d108      	bne.n	80005a4 <__aeabi_d2lz+0x28>
 8000592:	0028      	movs	r0, r5
 8000594:	0021      	movs	r1, r4
 8000596:	f000 f80f 	bl	80005b8 <__aeabi_d2ulz>
 800059a:	0002      	movs	r2, r0
 800059c:	000b      	movs	r3, r1
 800059e:	0010      	movs	r0, r2
 80005a0:	0019      	movs	r1, r3
 80005a2:	bd70      	pop	{r4, r5, r6, pc}
 80005a4:	2380      	movs	r3, #128	; 0x80
 80005a6:	061b      	lsls	r3, r3, #24
 80005a8:	18e1      	adds	r1, r4, r3
 80005aa:	0028      	movs	r0, r5
 80005ac:	f000 f804 	bl	80005b8 <__aeabi_d2ulz>
 80005b0:	2300      	movs	r3, #0
 80005b2:	4242      	negs	r2, r0
 80005b4:	418b      	sbcs	r3, r1
 80005b6:	e7f2      	b.n	800059e <__aeabi_d2lz+0x22>

080005b8 <__aeabi_d2ulz>:
 80005b8:	b570      	push	{r4, r5, r6, lr}
 80005ba:	2200      	movs	r2, #0
 80005bc:	4b0b      	ldr	r3, [pc, #44]	; (80005ec <__aeabi_d2ulz+0x34>)
 80005be:	000d      	movs	r5, r1
 80005c0:	0004      	movs	r4, r0
 80005c2:	f001 f853 	bl	800166c <__aeabi_dmul>
 80005c6:	f7ff ffbb 	bl	8000540 <__aeabi_d2uiz>
 80005ca:	0006      	movs	r6, r0
 80005cc:	f001 ff16 	bl	80023fc <__aeabi_ui2d>
 80005d0:	2200      	movs	r2, #0
 80005d2:	4b07      	ldr	r3, [pc, #28]	; (80005f0 <__aeabi_d2ulz+0x38>)
 80005d4:	f001 f84a 	bl	800166c <__aeabi_dmul>
 80005d8:	0002      	movs	r2, r0
 80005da:	000b      	movs	r3, r1
 80005dc:	0020      	movs	r0, r4
 80005de:	0029      	movs	r1, r5
 80005e0:	f001 fb06 	bl	8001bf0 <__aeabi_dsub>
 80005e4:	f7ff ffac 	bl	8000540 <__aeabi_d2uiz>
 80005e8:	0031      	movs	r1, r6
 80005ea:	bd70      	pop	{r4, r5, r6, pc}
 80005ec:	3df00000 	.word	0x3df00000
 80005f0:	41f00000 	.word	0x41f00000

080005f4 <__aeabi_l2d>:
 80005f4:	b570      	push	{r4, r5, r6, lr}
 80005f6:	0006      	movs	r6, r0
 80005f8:	0008      	movs	r0, r1
 80005fa:	f001 fecf 	bl	800239c <__aeabi_i2d>
 80005fe:	2200      	movs	r2, #0
 8000600:	4b06      	ldr	r3, [pc, #24]	; (800061c <__aeabi_l2d+0x28>)
 8000602:	f001 f833 	bl	800166c <__aeabi_dmul>
 8000606:	000d      	movs	r5, r1
 8000608:	0004      	movs	r4, r0
 800060a:	0030      	movs	r0, r6
 800060c:	f001 fef6 	bl	80023fc <__aeabi_ui2d>
 8000610:	002b      	movs	r3, r5
 8000612:	0022      	movs	r2, r4
 8000614:	f000 f8d0 	bl	80007b8 <__aeabi_dadd>
 8000618:	bd70      	pop	{r4, r5, r6, pc}
 800061a:	46c0      	nop			; (mov r8, r8)
 800061c:	41f00000 	.word	0x41f00000

08000620 <__udivmoddi4>:
 8000620:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000622:	4657      	mov	r7, sl
 8000624:	464e      	mov	r6, r9
 8000626:	4645      	mov	r5, r8
 8000628:	46de      	mov	lr, fp
 800062a:	b5e0      	push	{r5, r6, r7, lr}
 800062c:	0004      	movs	r4, r0
 800062e:	000d      	movs	r5, r1
 8000630:	4692      	mov	sl, r2
 8000632:	4699      	mov	r9, r3
 8000634:	b083      	sub	sp, #12
 8000636:	428b      	cmp	r3, r1
 8000638:	d830      	bhi.n	800069c <__udivmoddi4+0x7c>
 800063a:	d02d      	beq.n	8000698 <__udivmoddi4+0x78>
 800063c:	4649      	mov	r1, r9
 800063e:	4650      	mov	r0, sl
 8000640:	f001 ffa6 	bl	8002590 <__clzdi2>
 8000644:	0029      	movs	r1, r5
 8000646:	0006      	movs	r6, r0
 8000648:	0020      	movs	r0, r4
 800064a:	f001 ffa1 	bl	8002590 <__clzdi2>
 800064e:	1a33      	subs	r3, r6, r0
 8000650:	4698      	mov	r8, r3
 8000652:	3b20      	subs	r3, #32
 8000654:	d434      	bmi.n	80006c0 <__udivmoddi4+0xa0>
 8000656:	469b      	mov	fp, r3
 8000658:	4653      	mov	r3, sl
 800065a:	465a      	mov	r2, fp
 800065c:	4093      	lsls	r3, r2
 800065e:	4642      	mov	r2, r8
 8000660:	001f      	movs	r7, r3
 8000662:	4653      	mov	r3, sl
 8000664:	4093      	lsls	r3, r2
 8000666:	001e      	movs	r6, r3
 8000668:	42af      	cmp	r7, r5
 800066a:	d83b      	bhi.n	80006e4 <__udivmoddi4+0xc4>
 800066c:	42af      	cmp	r7, r5
 800066e:	d100      	bne.n	8000672 <__udivmoddi4+0x52>
 8000670:	e079      	b.n	8000766 <__udivmoddi4+0x146>
 8000672:	465b      	mov	r3, fp
 8000674:	1ba4      	subs	r4, r4, r6
 8000676:	41bd      	sbcs	r5, r7
 8000678:	2b00      	cmp	r3, #0
 800067a:	da00      	bge.n	800067e <__udivmoddi4+0x5e>
 800067c:	e076      	b.n	800076c <__udivmoddi4+0x14c>
 800067e:	2200      	movs	r2, #0
 8000680:	2300      	movs	r3, #0
 8000682:	9200      	str	r2, [sp, #0]
 8000684:	9301      	str	r3, [sp, #4]
 8000686:	2301      	movs	r3, #1
 8000688:	465a      	mov	r2, fp
 800068a:	4093      	lsls	r3, r2
 800068c:	9301      	str	r3, [sp, #4]
 800068e:	2301      	movs	r3, #1
 8000690:	4642      	mov	r2, r8
 8000692:	4093      	lsls	r3, r2
 8000694:	9300      	str	r3, [sp, #0]
 8000696:	e029      	b.n	80006ec <__udivmoddi4+0xcc>
 8000698:	4282      	cmp	r2, r0
 800069a:	d9cf      	bls.n	800063c <__udivmoddi4+0x1c>
 800069c:	2200      	movs	r2, #0
 800069e:	2300      	movs	r3, #0
 80006a0:	9200      	str	r2, [sp, #0]
 80006a2:	9301      	str	r3, [sp, #4]
 80006a4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d001      	beq.n	80006ae <__udivmoddi4+0x8e>
 80006aa:	601c      	str	r4, [r3, #0]
 80006ac:	605d      	str	r5, [r3, #4]
 80006ae:	9800      	ldr	r0, [sp, #0]
 80006b0:	9901      	ldr	r1, [sp, #4]
 80006b2:	b003      	add	sp, #12
 80006b4:	bcf0      	pop	{r4, r5, r6, r7}
 80006b6:	46bb      	mov	fp, r7
 80006b8:	46b2      	mov	sl, r6
 80006ba:	46a9      	mov	r9, r5
 80006bc:	46a0      	mov	r8, r4
 80006be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006c0:	4642      	mov	r2, r8
 80006c2:	469b      	mov	fp, r3
 80006c4:	2320      	movs	r3, #32
 80006c6:	1a9b      	subs	r3, r3, r2
 80006c8:	4652      	mov	r2, sl
 80006ca:	40da      	lsrs	r2, r3
 80006cc:	4641      	mov	r1, r8
 80006ce:	0013      	movs	r3, r2
 80006d0:	464a      	mov	r2, r9
 80006d2:	408a      	lsls	r2, r1
 80006d4:	0017      	movs	r7, r2
 80006d6:	4642      	mov	r2, r8
 80006d8:	431f      	orrs	r7, r3
 80006da:	4653      	mov	r3, sl
 80006dc:	4093      	lsls	r3, r2
 80006de:	001e      	movs	r6, r3
 80006e0:	42af      	cmp	r7, r5
 80006e2:	d9c3      	bls.n	800066c <__udivmoddi4+0x4c>
 80006e4:	2200      	movs	r2, #0
 80006e6:	2300      	movs	r3, #0
 80006e8:	9200      	str	r2, [sp, #0]
 80006ea:	9301      	str	r3, [sp, #4]
 80006ec:	4643      	mov	r3, r8
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d0d8      	beq.n	80006a4 <__udivmoddi4+0x84>
 80006f2:	07fb      	lsls	r3, r7, #31
 80006f4:	0872      	lsrs	r2, r6, #1
 80006f6:	431a      	orrs	r2, r3
 80006f8:	4646      	mov	r6, r8
 80006fa:	087b      	lsrs	r3, r7, #1
 80006fc:	e00e      	b.n	800071c <__udivmoddi4+0xfc>
 80006fe:	42ab      	cmp	r3, r5
 8000700:	d101      	bne.n	8000706 <__udivmoddi4+0xe6>
 8000702:	42a2      	cmp	r2, r4
 8000704:	d80c      	bhi.n	8000720 <__udivmoddi4+0x100>
 8000706:	1aa4      	subs	r4, r4, r2
 8000708:	419d      	sbcs	r5, r3
 800070a:	2001      	movs	r0, #1
 800070c:	1924      	adds	r4, r4, r4
 800070e:	416d      	adcs	r5, r5
 8000710:	2100      	movs	r1, #0
 8000712:	3e01      	subs	r6, #1
 8000714:	1824      	adds	r4, r4, r0
 8000716:	414d      	adcs	r5, r1
 8000718:	2e00      	cmp	r6, #0
 800071a:	d006      	beq.n	800072a <__udivmoddi4+0x10a>
 800071c:	42ab      	cmp	r3, r5
 800071e:	d9ee      	bls.n	80006fe <__udivmoddi4+0xde>
 8000720:	3e01      	subs	r6, #1
 8000722:	1924      	adds	r4, r4, r4
 8000724:	416d      	adcs	r5, r5
 8000726:	2e00      	cmp	r6, #0
 8000728:	d1f8      	bne.n	800071c <__udivmoddi4+0xfc>
 800072a:	9800      	ldr	r0, [sp, #0]
 800072c:	9901      	ldr	r1, [sp, #4]
 800072e:	465b      	mov	r3, fp
 8000730:	1900      	adds	r0, r0, r4
 8000732:	4169      	adcs	r1, r5
 8000734:	2b00      	cmp	r3, #0
 8000736:	db24      	blt.n	8000782 <__udivmoddi4+0x162>
 8000738:	002b      	movs	r3, r5
 800073a:	465a      	mov	r2, fp
 800073c:	4644      	mov	r4, r8
 800073e:	40d3      	lsrs	r3, r2
 8000740:	002a      	movs	r2, r5
 8000742:	40e2      	lsrs	r2, r4
 8000744:	001c      	movs	r4, r3
 8000746:	465b      	mov	r3, fp
 8000748:	0015      	movs	r5, r2
 800074a:	2b00      	cmp	r3, #0
 800074c:	db2a      	blt.n	80007a4 <__udivmoddi4+0x184>
 800074e:	0026      	movs	r6, r4
 8000750:	409e      	lsls	r6, r3
 8000752:	0033      	movs	r3, r6
 8000754:	0026      	movs	r6, r4
 8000756:	4647      	mov	r7, r8
 8000758:	40be      	lsls	r6, r7
 800075a:	0032      	movs	r2, r6
 800075c:	1a80      	subs	r0, r0, r2
 800075e:	4199      	sbcs	r1, r3
 8000760:	9000      	str	r0, [sp, #0]
 8000762:	9101      	str	r1, [sp, #4]
 8000764:	e79e      	b.n	80006a4 <__udivmoddi4+0x84>
 8000766:	42a3      	cmp	r3, r4
 8000768:	d8bc      	bhi.n	80006e4 <__udivmoddi4+0xc4>
 800076a:	e782      	b.n	8000672 <__udivmoddi4+0x52>
 800076c:	4642      	mov	r2, r8
 800076e:	2320      	movs	r3, #32
 8000770:	2100      	movs	r1, #0
 8000772:	1a9b      	subs	r3, r3, r2
 8000774:	2200      	movs	r2, #0
 8000776:	9100      	str	r1, [sp, #0]
 8000778:	9201      	str	r2, [sp, #4]
 800077a:	2201      	movs	r2, #1
 800077c:	40da      	lsrs	r2, r3
 800077e:	9201      	str	r2, [sp, #4]
 8000780:	e785      	b.n	800068e <__udivmoddi4+0x6e>
 8000782:	4642      	mov	r2, r8
 8000784:	2320      	movs	r3, #32
 8000786:	1a9b      	subs	r3, r3, r2
 8000788:	002a      	movs	r2, r5
 800078a:	4646      	mov	r6, r8
 800078c:	409a      	lsls	r2, r3
 800078e:	0023      	movs	r3, r4
 8000790:	40f3      	lsrs	r3, r6
 8000792:	4644      	mov	r4, r8
 8000794:	4313      	orrs	r3, r2
 8000796:	002a      	movs	r2, r5
 8000798:	40e2      	lsrs	r2, r4
 800079a:	001c      	movs	r4, r3
 800079c:	465b      	mov	r3, fp
 800079e:	0015      	movs	r5, r2
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	dad4      	bge.n	800074e <__udivmoddi4+0x12e>
 80007a4:	4642      	mov	r2, r8
 80007a6:	002f      	movs	r7, r5
 80007a8:	2320      	movs	r3, #32
 80007aa:	0026      	movs	r6, r4
 80007ac:	4097      	lsls	r7, r2
 80007ae:	1a9b      	subs	r3, r3, r2
 80007b0:	40de      	lsrs	r6, r3
 80007b2:	003b      	movs	r3, r7
 80007b4:	4333      	orrs	r3, r6
 80007b6:	e7cd      	b.n	8000754 <__udivmoddi4+0x134>

080007b8 <__aeabi_dadd>:
 80007b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007ba:	464f      	mov	r7, r9
 80007bc:	4646      	mov	r6, r8
 80007be:	46d6      	mov	lr, sl
 80007c0:	0004      	movs	r4, r0
 80007c2:	b5c0      	push	{r6, r7, lr}
 80007c4:	001f      	movs	r7, r3
 80007c6:	030b      	lsls	r3, r1, #12
 80007c8:	0010      	movs	r0, r2
 80007ca:	004e      	lsls	r6, r1, #1
 80007cc:	0a5b      	lsrs	r3, r3, #9
 80007ce:	0fcd      	lsrs	r5, r1, #31
 80007d0:	0f61      	lsrs	r1, r4, #29
 80007d2:	007a      	lsls	r2, r7, #1
 80007d4:	4319      	orrs	r1, r3
 80007d6:	00e3      	lsls	r3, r4, #3
 80007d8:	033c      	lsls	r4, r7, #12
 80007da:	0fff      	lsrs	r7, r7, #31
 80007dc:	46bc      	mov	ip, r7
 80007de:	0a64      	lsrs	r4, r4, #9
 80007e0:	0f47      	lsrs	r7, r0, #29
 80007e2:	4327      	orrs	r7, r4
 80007e4:	0d76      	lsrs	r6, r6, #21
 80007e6:	0d52      	lsrs	r2, r2, #21
 80007e8:	00c0      	lsls	r0, r0, #3
 80007ea:	46b9      	mov	r9, r7
 80007ec:	4680      	mov	r8, r0
 80007ee:	1ab7      	subs	r7, r6, r2
 80007f0:	4565      	cmp	r5, ip
 80007f2:	d100      	bne.n	80007f6 <__aeabi_dadd+0x3e>
 80007f4:	e09b      	b.n	800092e <__aeabi_dadd+0x176>
 80007f6:	2f00      	cmp	r7, #0
 80007f8:	dc00      	bgt.n	80007fc <__aeabi_dadd+0x44>
 80007fa:	e084      	b.n	8000906 <__aeabi_dadd+0x14e>
 80007fc:	2a00      	cmp	r2, #0
 80007fe:	d100      	bne.n	8000802 <__aeabi_dadd+0x4a>
 8000800:	e0be      	b.n	8000980 <__aeabi_dadd+0x1c8>
 8000802:	4ac8      	ldr	r2, [pc, #800]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000804:	4296      	cmp	r6, r2
 8000806:	d100      	bne.n	800080a <__aeabi_dadd+0x52>
 8000808:	e124      	b.n	8000a54 <__aeabi_dadd+0x29c>
 800080a:	2280      	movs	r2, #128	; 0x80
 800080c:	464c      	mov	r4, r9
 800080e:	0412      	lsls	r2, r2, #16
 8000810:	4314      	orrs	r4, r2
 8000812:	46a1      	mov	r9, r4
 8000814:	2f38      	cmp	r7, #56	; 0x38
 8000816:	dd00      	ble.n	800081a <__aeabi_dadd+0x62>
 8000818:	e167      	b.n	8000aea <__aeabi_dadd+0x332>
 800081a:	2f1f      	cmp	r7, #31
 800081c:	dd00      	ble.n	8000820 <__aeabi_dadd+0x68>
 800081e:	e1d6      	b.n	8000bce <__aeabi_dadd+0x416>
 8000820:	2220      	movs	r2, #32
 8000822:	464c      	mov	r4, r9
 8000824:	1bd2      	subs	r2, r2, r7
 8000826:	4094      	lsls	r4, r2
 8000828:	46a2      	mov	sl, r4
 800082a:	4644      	mov	r4, r8
 800082c:	40fc      	lsrs	r4, r7
 800082e:	0020      	movs	r0, r4
 8000830:	4654      	mov	r4, sl
 8000832:	4304      	orrs	r4, r0
 8000834:	4640      	mov	r0, r8
 8000836:	4090      	lsls	r0, r2
 8000838:	1e42      	subs	r2, r0, #1
 800083a:	4190      	sbcs	r0, r2
 800083c:	464a      	mov	r2, r9
 800083e:	40fa      	lsrs	r2, r7
 8000840:	4304      	orrs	r4, r0
 8000842:	1a89      	subs	r1, r1, r2
 8000844:	1b1c      	subs	r4, r3, r4
 8000846:	42a3      	cmp	r3, r4
 8000848:	4192      	sbcs	r2, r2
 800084a:	4252      	negs	r2, r2
 800084c:	1a8b      	subs	r3, r1, r2
 800084e:	469a      	mov	sl, r3
 8000850:	4653      	mov	r3, sl
 8000852:	021b      	lsls	r3, r3, #8
 8000854:	d400      	bmi.n	8000858 <__aeabi_dadd+0xa0>
 8000856:	e0d4      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000858:	4653      	mov	r3, sl
 800085a:	025a      	lsls	r2, r3, #9
 800085c:	0a53      	lsrs	r3, r2, #9
 800085e:	469a      	mov	sl, r3
 8000860:	4653      	mov	r3, sl
 8000862:	2b00      	cmp	r3, #0
 8000864:	d100      	bne.n	8000868 <__aeabi_dadd+0xb0>
 8000866:	e104      	b.n	8000a72 <__aeabi_dadd+0x2ba>
 8000868:	4650      	mov	r0, sl
 800086a:	f001 fe73 	bl	8002554 <__clzsi2>
 800086e:	0003      	movs	r3, r0
 8000870:	3b08      	subs	r3, #8
 8000872:	2220      	movs	r2, #32
 8000874:	0020      	movs	r0, r4
 8000876:	1ad2      	subs	r2, r2, r3
 8000878:	4651      	mov	r1, sl
 800087a:	40d0      	lsrs	r0, r2
 800087c:	4099      	lsls	r1, r3
 800087e:	0002      	movs	r2, r0
 8000880:	409c      	lsls	r4, r3
 8000882:	430a      	orrs	r2, r1
 8000884:	42b3      	cmp	r3, r6
 8000886:	da00      	bge.n	800088a <__aeabi_dadd+0xd2>
 8000888:	e102      	b.n	8000a90 <__aeabi_dadd+0x2d8>
 800088a:	1b9b      	subs	r3, r3, r6
 800088c:	1c59      	adds	r1, r3, #1
 800088e:	291f      	cmp	r1, #31
 8000890:	dd00      	ble.n	8000894 <__aeabi_dadd+0xdc>
 8000892:	e0a7      	b.n	80009e4 <__aeabi_dadd+0x22c>
 8000894:	2320      	movs	r3, #32
 8000896:	0010      	movs	r0, r2
 8000898:	0026      	movs	r6, r4
 800089a:	1a5b      	subs	r3, r3, r1
 800089c:	409c      	lsls	r4, r3
 800089e:	4098      	lsls	r0, r3
 80008a0:	40ce      	lsrs	r6, r1
 80008a2:	40ca      	lsrs	r2, r1
 80008a4:	1e63      	subs	r3, r4, #1
 80008a6:	419c      	sbcs	r4, r3
 80008a8:	4330      	orrs	r0, r6
 80008aa:	4692      	mov	sl, r2
 80008ac:	2600      	movs	r6, #0
 80008ae:	4304      	orrs	r4, r0
 80008b0:	0763      	lsls	r3, r4, #29
 80008b2:	d009      	beq.n	80008c8 <__aeabi_dadd+0x110>
 80008b4:	230f      	movs	r3, #15
 80008b6:	4023      	ands	r3, r4
 80008b8:	2b04      	cmp	r3, #4
 80008ba:	d005      	beq.n	80008c8 <__aeabi_dadd+0x110>
 80008bc:	1d23      	adds	r3, r4, #4
 80008be:	42a3      	cmp	r3, r4
 80008c0:	41a4      	sbcs	r4, r4
 80008c2:	4264      	negs	r4, r4
 80008c4:	44a2      	add	sl, r4
 80008c6:	001c      	movs	r4, r3
 80008c8:	4653      	mov	r3, sl
 80008ca:	021b      	lsls	r3, r3, #8
 80008cc:	d400      	bmi.n	80008d0 <__aeabi_dadd+0x118>
 80008ce:	e09b      	b.n	8000a08 <__aeabi_dadd+0x250>
 80008d0:	4b94      	ldr	r3, [pc, #592]	; (8000b24 <__aeabi_dadd+0x36c>)
 80008d2:	3601      	adds	r6, #1
 80008d4:	429e      	cmp	r6, r3
 80008d6:	d100      	bne.n	80008da <__aeabi_dadd+0x122>
 80008d8:	e0b8      	b.n	8000a4c <__aeabi_dadd+0x294>
 80008da:	4653      	mov	r3, sl
 80008dc:	4992      	ldr	r1, [pc, #584]	; (8000b28 <__aeabi_dadd+0x370>)
 80008de:	08e4      	lsrs	r4, r4, #3
 80008e0:	400b      	ands	r3, r1
 80008e2:	0019      	movs	r1, r3
 80008e4:	075b      	lsls	r3, r3, #29
 80008e6:	4323      	orrs	r3, r4
 80008e8:	0572      	lsls	r2, r6, #21
 80008ea:	024c      	lsls	r4, r1, #9
 80008ec:	0b24      	lsrs	r4, r4, #12
 80008ee:	0d52      	lsrs	r2, r2, #21
 80008f0:	0512      	lsls	r2, r2, #20
 80008f2:	07ed      	lsls	r5, r5, #31
 80008f4:	4322      	orrs	r2, r4
 80008f6:	432a      	orrs	r2, r5
 80008f8:	0018      	movs	r0, r3
 80008fa:	0011      	movs	r1, r2
 80008fc:	bce0      	pop	{r5, r6, r7}
 80008fe:	46ba      	mov	sl, r7
 8000900:	46b1      	mov	r9, r6
 8000902:	46a8      	mov	r8, r5
 8000904:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000906:	2f00      	cmp	r7, #0
 8000908:	d048      	beq.n	800099c <__aeabi_dadd+0x1e4>
 800090a:	1b97      	subs	r7, r2, r6
 800090c:	2e00      	cmp	r6, #0
 800090e:	d000      	beq.n	8000912 <__aeabi_dadd+0x15a>
 8000910:	e10e      	b.n	8000b30 <__aeabi_dadd+0x378>
 8000912:	000c      	movs	r4, r1
 8000914:	431c      	orrs	r4, r3
 8000916:	d100      	bne.n	800091a <__aeabi_dadd+0x162>
 8000918:	e1b7      	b.n	8000c8a <__aeabi_dadd+0x4d2>
 800091a:	1e7c      	subs	r4, r7, #1
 800091c:	2f01      	cmp	r7, #1
 800091e:	d100      	bne.n	8000922 <__aeabi_dadd+0x16a>
 8000920:	e226      	b.n	8000d70 <__aeabi_dadd+0x5b8>
 8000922:	4d80      	ldr	r5, [pc, #512]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000924:	42af      	cmp	r7, r5
 8000926:	d100      	bne.n	800092a <__aeabi_dadd+0x172>
 8000928:	e1d5      	b.n	8000cd6 <__aeabi_dadd+0x51e>
 800092a:	0027      	movs	r7, r4
 800092c:	e107      	b.n	8000b3e <__aeabi_dadd+0x386>
 800092e:	2f00      	cmp	r7, #0
 8000930:	dc00      	bgt.n	8000934 <__aeabi_dadd+0x17c>
 8000932:	e0b2      	b.n	8000a9a <__aeabi_dadd+0x2e2>
 8000934:	2a00      	cmp	r2, #0
 8000936:	d047      	beq.n	80009c8 <__aeabi_dadd+0x210>
 8000938:	4a7a      	ldr	r2, [pc, #488]	; (8000b24 <__aeabi_dadd+0x36c>)
 800093a:	4296      	cmp	r6, r2
 800093c:	d100      	bne.n	8000940 <__aeabi_dadd+0x188>
 800093e:	e089      	b.n	8000a54 <__aeabi_dadd+0x29c>
 8000940:	2280      	movs	r2, #128	; 0x80
 8000942:	464c      	mov	r4, r9
 8000944:	0412      	lsls	r2, r2, #16
 8000946:	4314      	orrs	r4, r2
 8000948:	46a1      	mov	r9, r4
 800094a:	2f38      	cmp	r7, #56	; 0x38
 800094c:	dc6b      	bgt.n	8000a26 <__aeabi_dadd+0x26e>
 800094e:	2f1f      	cmp	r7, #31
 8000950:	dc00      	bgt.n	8000954 <__aeabi_dadd+0x19c>
 8000952:	e16e      	b.n	8000c32 <__aeabi_dadd+0x47a>
 8000954:	003a      	movs	r2, r7
 8000956:	4648      	mov	r0, r9
 8000958:	3a20      	subs	r2, #32
 800095a:	40d0      	lsrs	r0, r2
 800095c:	4684      	mov	ip, r0
 800095e:	2f20      	cmp	r7, #32
 8000960:	d007      	beq.n	8000972 <__aeabi_dadd+0x1ba>
 8000962:	2240      	movs	r2, #64	; 0x40
 8000964:	4648      	mov	r0, r9
 8000966:	1bd2      	subs	r2, r2, r7
 8000968:	4090      	lsls	r0, r2
 800096a:	0002      	movs	r2, r0
 800096c:	4640      	mov	r0, r8
 800096e:	4310      	orrs	r0, r2
 8000970:	4680      	mov	r8, r0
 8000972:	4640      	mov	r0, r8
 8000974:	1e42      	subs	r2, r0, #1
 8000976:	4190      	sbcs	r0, r2
 8000978:	4662      	mov	r2, ip
 800097a:	0004      	movs	r4, r0
 800097c:	4314      	orrs	r4, r2
 800097e:	e057      	b.n	8000a30 <__aeabi_dadd+0x278>
 8000980:	464a      	mov	r2, r9
 8000982:	4302      	orrs	r2, r0
 8000984:	d100      	bne.n	8000988 <__aeabi_dadd+0x1d0>
 8000986:	e103      	b.n	8000b90 <__aeabi_dadd+0x3d8>
 8000988:	1e7a      	subs	r2, r7, #1
 800098a:	2f01      	cmp	r7, #1
 800098c:	d100      	bne.n	8000990 <__aeabi_dadd+0x1d8>
 800098e:	e193      	b.n	8000cb8 <__aeabi_dadd+0x500>
 8000990:	4c64      	ldr	r4, [pc, #400]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000992:	42a7      	cmp	r7, r4
 8000994:	d100      	bne.n	8000998 <__aeabi_dadd+0x1e0>
 8000996:	e18a      	b.n	8000cae <__aeabi_dadd+0x4f6>
 8000998:	0017      	movs	r7, r2
 800099a:	e73b      	b.n	8000814 <__aeabi_dadd+0x5c>
 800099c:	4c63      	ldr	r4, [pc, #396]	; (8000b2c <__aeabi_dadd+0x374>)
 800099e:	1c72      	adds	r2, r6, #1
 80009a0:	4222      	tst	r2, r4
 80009a2:	d000      	beq.n	80009a6 <__aeabi_dadd+0x1ee>
 80009a4:	e0e0      	b.n	8000b68 <__aeabi_dadd+0x3b0>
 80009a6:	000a      	movs	r2, r1
 80009a8:	431a      	orrs	r2, r3
 80009aa:	2e00      	cmp	r6, #0
 80009ac:	d000      	beq.n	80009b0 <__aeabi_dadd+0x1f8>
 80009ae:	e174      	b.n	8000c9a <__aeabi_dadd+0x4e2>
 80009b0:	2a00      	cmp	r2, #0
 80009b2:	d100      	bne.n	80009b6 <__aeabi_dadd+0x1fe>
 80009b4:	e1d0      	b.n	8000d58 <__aeabi_dadd+0x5a0>
 80009b6:	464a      	mov	r2, r9
 80009b8:	4302      	orrs	r2, r0
 80009ba:	d000      	beq.n	80009be <__aeabi_dadd+0x206>
 80009bc:	e1e3      	b.n	8000d86 <__aeabi_dadd+0x5ce>
 80009be:	074a      	lsls	r2, r1, #29
 80009c0:	08db      	lsrs	r3, r3, #3
 80009c2:	4313      	orrs	r3, r2
 80009c4:	08c9      	lsrs	r1, r1, #3
 80009c6:	e029      	b.n	8000a1c <__aeabi_dadd+0x264>
 80009c8:	464a      	mov	r2, r9
 80009ca:	4302      	orrs	r2, r0
 80009cc:	d100      	bne.n	80009d0 <__aeabi_dadd+0x218>
 80009ce:	e17d      	b.n	8000ccc <__aeabi_dadd+0x514>
 80009d0:	1e7a      	subs	r2, r7, #1
 80009d2:	2f01      	cmp	r7, #1
 80009d4:	d100      	bne.n	80009d8 <__aeabi_dadd+0x220>
 80009d6:	e0e0      	b.n	8000b9a <__aeabi_dadd+0x3e2>
 80009d8:	4c52      	ldr	r4, [pc, #328]	; (8000b24 <__aeabi_dadd+0x36c>)
 80009da:	42a7      	cmp	r7, r4
 80009dc:	d100      	bne.n	80009e0 <__aeabi_dadd+0x228>
 80009de:	e166      	b.n	8000cae <__aeabi_dadd+0x4f6>
 80009e0:	0017      	movs	r7, r2
 80009e2:	e7b2      	b.n	800094a <__aeabi_dadd+0x192>
 80009e4:	0010      	movs	r0, r2
 80009e6:	3b1f      	subs	r3, #31
 80009e8:	40d8      	lsrs	r0, r3
 80009ea:	2920      	cmp	r1, #32
 80009ec:	d003      	beq.n	80009f6 <__aeabi_dadd+0x23e>
 80009ee:	2340      	movs	r3, #64	; 0x40
 80009f0:	1a5b      	subs	r3, r3, r1
 80009f2:	409a      	lsls	r2, r3
 80009f4:	4314      	orrs	r4, r2
 80009f6:	1e63      	subs	r3, r4, #1
 80009f8:	419c      	sbcs	r4, r3
 80009fa:	2300      	movs	r3, #0
 80009fc:	2600      	movs	r6, #0
 80009fe:	469a      	mov	sl, r3
 8000a00:	4304      	orrs	r4, r0
 8000a02:	0763      	lsls	r3, r4, #29
 8000a04:	d000      	beq.n	8000a08 <__aeabi_dadd+0x250>
 8000a06:	e755      	b.n	80008b4 <__aeabi_dadd+0xfc>
 8000a08:	4652      	mov	r2, sl
 8000a0a:	08e3      	lsrs	r3, r4, #3
 8000a0c:	0752      	lsls	r2, r2, #29
 8000a0e:	4313      	orrs	r3, r2
 8000a10:	4652      	mov	r2, sl
 8000a12:	0037      	movs	r7, r6
 8000a14:	08d1      	lsrs	r1, r2, #3
 8000a16:	4a43      	ldr	r2, [pc, #268]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000a18:	4297      	cmp	r7, r2
 8000a1a:	d01f      	beq.n	8000a5c <__aeabi_dadd+0x2a4>
 8000a1c:	0309      	lsls	r1, r1, #12
 8000a1e:	057a      	lsls	r2, r7, #21
 8000a20:	0b0c      	lsrs	r4, r1, #12
 8000a22:	0d52      	lsrs	r2, r2, #21
 8000a24:	e764      	b.n	80008f0 <__aeabi_dadd+0x138>
 8000a26:	4642      	mov	r2, r8
 8000a28:	464c      	mov	r4, r9
 8000a2a:	4314      	orrs	r4, r2
 8000a2c:	1e62      	subs	r2, r4, #1
 8000a2e:	4194      	sbcs	r4, r2
 8000a30:	18e4      	adds	r4, r4, r3
 8000a32:	429c      	cmp	r4, r3
 8000a34:	4192      	sbcs	r2, r2
 8000a36:	4252      	negs	r2, r2
 8000a38:	4692      	mov	sl, r2
 8000a3a:	448a      	add	sl, r1
 8000a3c:	4653      	mov	r3, sl
 8000a3e:	021b      	lsls	r3, r3, #8
 8000a40:	d5df      	bpl.n	8000a02 <__aeabi_dadd+0x24a>
 8000a42:	4b38      	ldr	r3, [pc, #224]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000a44:	3601      	adds	r6, #1
 8000a46:	429e      	cmp	r6, r3
 8000a48:	d000      	beq.n	8000a4c <__aeabi_dadd+0x294>
 8000a4a:	e0b3      	b.n	8000bb4 <__aeabi_dadd+0x3fc>
 8000a4c:	0032      	movs	r2, r6
 8000a4e:	2400      	movs	r4, #0
 8000a50:	2300      	movs	r3, #0
 8000a52:	e74d      	b.n	80008f0 <__aeabi_dadd+0x138>
 8000a54:	074a      	lsls	r2, r1, #29
 8000a56:	08db      	lsrs	r3, r3, #3
 8000a58:	4313      	orrs	r3, r2
 8000a5a:	08c9      	lsrs	r1, r1, #3
 8000a5c:	001a      	movs	r2, r3
 8000a5e:	430a      	orrs	r2, r1
 8000a60:	d100      	bne.n	8000a64 <__aeabi_dadd+0x2ac>
 8000a62:	e200      	b.n	8000e66 <__aeabi_dadd+0x6ae>
 8000a64:	2480      	movs	r4, #128	; 0x80
 8000a66:	0324      	lsls	r4, r4, #12
 8000a68:	430c      	orrs	r4, r1
 8000a6a:	0324      	lsls	r4, r4, #12
 8000a6c:	4a2d      	ldr	r2, [pc, #180]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000a6e:	0b24      	lsrs	r4, r4, #12
 8000a70:	e73e      	b.n	80008f0 <__aeabi_dadd+0x138>
 8000a72:	0020      	movs	r0, r4
 8000a74:	f001 fd6e 	bl	8002554 <__clzsi2>
 8000a78:	0003      	movs	r3, r0
 8000a7a:	3318      	adds	r3, #24
 8000a7c:	2b1f      	cmp	r3, #31
 8000a7e:	dc00      	bgt.n	8000a82 <__aeabi_dadd+0x2ca>
 8000a80:	e6f7      	b.n	8000872 <__aeabi_dadd+0xba>
 8000a82:	0022      	movs	r2, r4
 8000a84:	3808      	subs	r0, #8
 8000a86:	4082      	lsls	r2, r0
 8000a88:	2400      	movs	r4, #0
 8000a8a:	42b3      	cmp	r3, r6
 8000a8c:	db00      	blt.n	8000a90 <__aeabi_dadd+0x2d8>
 8000a8e:	e6fc      	b.n	800088a <__aeabi_dadd+0xd2>
 8000a90:	1af6      	subs	r6, r6, r3
 8000a92:	4b25      	ldr	r3, [pc, #148]	; (8000b28 <__aeabi_dadd+0x370>)
 8000a94:	401a      	ands	r2, r3
 8000a96:	4692      	mov	sl, r2
 8000a98:	e70a      	b.n	80008b0 <__aeabi_dadd+0xf8>
 8000a9a:	2f00      	cmp	r7, #0
 8000a9c:	d02b      	beq.n	8000af6 <__aeabi_dadd+0x33e>
 8000a9e:	1b97      	subs	r7, r2, r6
 8000aa0:	2e00      	cmp	r6, #0
 8000aa2:	d100      	bne.n	8000aa6 <__aeabi_dadd+0x2ee>
 8000aa4:	e0b8      	b.n	8000c18 <__aeabi_dadd+0x460>
 8000aa6:	4c1f      	ldr	r4, [pc, #124]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000aa8:	42a2      	cmp	r2, r4
 8000aaa:	d100      	bne.n	8000aae <__aeabi_dadd+0x2f6>
 8000aac:	e11c      	b.n	8000ce8 <__aeabi_dadd+0x530>
 8000aae:	2480      	movs	r4, #128	; 0x80
 8000ab0:	0424      	lsls	r4, r4, #16
 8000ab2:	4321      	orrs	r1, r4
 8000ab4:	2f38      	cmp	r7, #56	; 0x38
 8000ab6:	dd00      	ble.n	8000aba <__aeabi_dadd+0x302>
 8000ab8:	e11e      	b.n	8000cf8 <__aeabi_dadd+0x540>
 8000aba:	2f1f      	cmp	r7, #31
 8000abc:	dd00      	ble.n	8000ac0 <__aeabi_dadd+0x308>
 8000abe:	e19e      	b.n	8000dfe <__aeabi_dadd+0x646>
 8000ac0:	2620      	movs	r6, #32
 8000ac2:	000c      	movs	r4, r1
 8000ac4:	1bf6      	subs	r6, r6, r7
 8000ac6:	0018      	movs	r0, r3
 8000ac8:	40b3      	lsls	r3, r6
 8000aca:	40b4      	lsls	r4, r6
 8000acc:	40f8      	lsrs	r0, r7
 8000ace:	1e5e      	subs	r6, r3, #1
 8000ad0:	41b3      	sbcs	r3, r6
 8000ad2:	40f9      	lsrs	r1, r7
 8000ad4:	4304      	orrs	r4, r0
 8000ad6:	431c      	orrs	r4, r3
 8000ad8:	4489      	add	r9, r1
 8000ada:	4444      	add	r4, r8
 8000adc:	4544      	cmp	r4, r8
 8000ade:	419b      	sbcs	r3, r3
 8000ae0:	425b      	negs	r3, r3
 8000ae2:	444b      	add	r3, r9
 8000ae4:	469a      	mov	sl, r3
 8000ae6:	0016      	movs	r6, r2
 8000ae8:	e7a8      	b.n	8000a3c <__aeabi_dadd+0x284>
 8000aea:	4642      	mov	r2, r8
 8000aec:	464c      	mov	r4, r9
 8000aee:	4314      	orrs	r4, r2
 8000af0:	1e62      	subs	r2, r4, #1
 8000af2:	4194      	sbcs	r4, r2
 8000af4:	e6a6      	b.n	8000844 <__aeabi_dadd+0x8c>
 8000af6:	4c0d      	ldr	r4, [pc, #52]	; (8000b2c <__aeabi_dadd+0x374>)
 8000af8:	1c72      	adds	r2, r6, #1
 8000afa:	4222      	tst	r2, r4
 8000afc:	d000      	beq.n	8000b00 <__aeabi_dadd+0x348>
 8000afe:	e0a8      	b.n	8000c52 <__aeabi_dadd+0x49a>
 8000b00:	000a      	movs	r2, r1
 8000b02:	431a      	orrs	r2, r3
 8000b04:	2e00      	cmp	r6, #0
 8000b06:	d000      	beq.n	8000b0a <__aeabi_dadd+0x352>
 8000b08:	e10a      	b.n	8000d20 <__aeabi_dadd+0x568>
 8000b0a:	2a00      	cmp	r2, #0
 8000b0c:	d100      	bne.n	8000b10 <__aeabi_dadd+0x358>
 8000b0e:	e15e      	b.n	8000dce <__aeabi_dadd+0x616>
 8000b10:	464a      	mov	r2, r9
 8000b12:	4302      	orrs	r2, r0
 8000b14:	d000      	beq.n	8000b18 <__aeabi_dadd+0x360>
 8000b16:	e161      	b.n	8000ddc <__aeabi_dadd+0x624>
 8000b18:	074a      	lsls	r2, r1, #29
 8000b1a:	08db      	lsrs	r3, r3, #3
 8000b1c:	4313      	orrs	r3, r2
 8000b1e:	08c9      	lsrs	r1, r1, #3
 8000b20:	e77c      	b.n	8000a1c <__aeabi_dadd+0x264>
 8000b22:	46c0      	nop			; (mov r8, r8)
 8000b24:	000007ff 	.word	0x000007ff
 8000b28:	ff7fffff 	.word	0xff7fffff
 8000b2c:	000007fe 	.word	0x000007fe
 8000b30:	4ccf      	ldr	r4, [pc, #828]	; (8000e70 <__aeabi_dadd+0x6b8>)
 8000b32:	42a2      	cmp	r2, r4
 8000b34:	d100      	bne.n	8000b38 <__aeabi_dadd+0x380>
 8000b36:	e0ce      	b.n	8000cd6 <__aeabi_dadd+0x51e>
 8000b38:	2480      	movs	r4, #128	; 0x80
 8000b3a:	0424      	lsls	r4, r4, #16
 8000b3c:	4321      	orrs	r1, r4
 8000b3e:	2f38      	cmp	r7, #56	; 0x38
 8000b40:	dc5b      	bgt.n	8000bfa <__aeabi_dadd+0x442>
 8000b42:	2f1f      	cmp	r7, #31
 8000b44:	dd00      	ble.n	8000b48 <__aeabi_dadd+0x390>
 8000b46:	e0dc      	b.n	8000d02 <__aeabi_dadd+0x54a>
 8000b48:	2520      	movs	r5, #32
 8000b4a:	000c      	movs	r4, r1
 8000b4c:	1bed      	subs	r5, r5, r7
 8000b4e:	001e      	movs	r6, r3
 8000b50:	40ab      	lsls	r3, r5
 8000b52:	40ac      	lsls	r4, r5
 8000b54:	40fe      	lsrs	r6, r7
 8000b56:	1e5d      	subs	r5, r3, #1
 8000b58:	41ab      	sbcs	r3, r5
 8000b5a:	4334      	orrs	r4, r6
 8000b5c:	40f9      	lsrs	r1, r7
 8000b5e:	431c      	orrs	r4, r3
 8000b60:	464b      	mov	r3, r9
 8000b62:	1a5b      	subs	r3, r3, r1
 8000b64:	4699      	mov	r9, r3
 8000b66:	e04c      	b.n	8000c02 <__aeabi_dadd+0x44a>
 8000b68:	464a      	mov	r2, r9
 8000b6a:	1a1c      	subs	r4, r3, r0
 8000b6c:	1a88      	subs	r0, r1, r2
 8000b6e:	42a3      	cmp	r3, r4
 8000b70:	4192      	sbcs	r2, r2
 8000b72:	4252      	negs	r2, r2
 8000b74:	4692      	mov	sl, r2
 8000b76:	0002      	movs	r2, r0
 8000b78:	4650      	mov	r0, sl
 8000b7a:	1a12      	subs	r2, r2, r0
 8000b7c:	4692      	mov	sl, r2
 8000b7e:	0212      	lsls	r2, r2, #8
 8000b80:	d478      	bmi.n	8000c74 <__aeabi_dadd+0x4bc>
 8000b82:	4653      	mov	r3, sl
 8000b84:	4323      	orrs	r3, r4
 8000b86:	d000      	beq.n	8000b8a <__aeabi_dadd+0x3d2>
 8000b88:	e66a      	b.n	8000860 <__aeabi_dadd+0xa8>
 8000b8a:	2100      	movs	r1, #0
 8000b8c:	2500      	movs	r5, #0
 8000b8e:	e745      	b.n	8000a1c <__aeabi_dadd+0x264>
 8000b90:	074a      	lsls	r2, r1, #29
 8000b92:	08db      	lsrs	r3, r3, #3
 8000b94:	4313      	orrs	r3, r2
 8000b96:	08c9      	lsrs	r1, r1, #3
 8000b98:	e73d      	b.n	8000a16 <__aeabi_dadd+0x25e>
 8000b9a:	181c      	adds	r4, r3, r0
 8000b9c:	429c      	cmp	r4, r3
 8000b9e:	419b      	sbcs	r3, r3
 8000ba0:	4449      	add	r1, r9
 8000ba2:	468a      	mov	sl, r1
 8000ba4:	425b      	negs	r3, r3
 8000ba6:	449a      	add	sl, r3
 8000ba8:	4653      	mov	r3, sl
 8000baa:	2601      	movs	r6, #1
 8000bac:	021b      	lsls	r3, r3, #8
 8000bae:	d400      	bmi.n	8000bb2 <__aeabi_dadd+0x3fa>
 8000bb0:	e727      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000bb2:	2602      	movs	r6, #2
 8000bb4:	4652      	mov	r2, sl
 8000bb6:	4baf      	ldr	r3, [pc, #700]	; (8000e74 <__aeabi_dadd+0x6bc>)
 8000bb8:	2101      	movs	r1, #1
 8000bba:	401a      	ands	r2, r3
 8000bbc:	0013      	movs	r3, r2
 8000bbe:	4021      	ands	r1, r4
 8000bc0:	0862      	lsrs	r2, r4, #1
 8000bc2:	430a      	orrs	r2, r1
 8000bc4:	07dc      	lsls	r4, r3, #31
 8000bc6:	085b      	lsrs	r3, r3, #1
 8000bc8:	469a      	mov	sl, r3
 8000bca:	4314      	orrs	r4, r2
 8000bcc:	e670      	b.n	80008b0 <__aeabi_dadd+0xf8>
 8000bce:	003a      	movs	r2, r7
 8000bd0:	464c      	mov	r4, r9
 8000bd2:	3a20      	subs	r2, #32
 8000bd4:	40d4      	lsrs	r4, r2
 8000bd6:	46a4      	mov	ip, r4
 8000bd8:	2f20      	cmp	r7, #32
 8000bda:	d007      	beq.n	8000bec <__aeabi_dadd+0x434>
 8000bdc:	2240      	movs	r2, #64	; 0x40
 8000bde:	4648      	mov	r0, r9
 8000be0:	1bd2      	subs	r2, r2, r7
 8000be2:	4090      	lsls	r0, r2
 8000be4:	0002      	movs	r2, r0
 8000be6:	4640      	mov	r0, r8
 8000be8:	4310      	orrs	r0, r2
 8000bea:	4680      	mov	r8, r0
 8000bec:	4640      	mov	r0, r8
 8000bee:	1e42      	subs	r2, r0, #1
 8000bf0:	4190      	sbcs	r0, r2
 8000bf2:	4662      	mov	r2, ip
 8000bf4:	0004      	movs	r4, r0
 8000bf6:	4314      	orrs	r4, r2
 8000bf8:	e624      	b.n	8000844 <__aeabi_dadd+0x8c>
 8000bfa:	4319      	orrs	r1, r3
 8000bfc:	000c      	movs	r4, r1
 8000bfe:	1e63      	subs	r3, r4, #1
 8000c00:	419c      	sbcs	r4, r3
 8000c02:	4643      	mov	r3, r8
 8000c04:	1b1c      	subs	r4, r3, r4
 8000c06:	45a0      	cmp	r8, r4
 8000c08:	419b      	sbcs	r3, r3
 8000c0a:	4649      	mov	r1, r9
 8000c0c:	425b      	negs	r3, r3
 8000c0e:	1acb      	subs	r3, r1, r3
 8000c10:	469a      	mov	sl, r3
 8000c12:	4665      	mov	r5, ip
 8000c14:	0016      	movs	r6, r2
 8000c16:	e61b      	b.n	8000850 <__aeabi_dadd+0x98>
 8000c18:	000c      	movs	r4, r1
 8000c1a:	431c      	orrs	r4, r3
 8000c1c:	d100      	bne.n	8000c20 <__aeabi_dadd+0x468>
 8000c1e:	e0c7      	b.n	8000db0 <__aeabi_dadd+0x5f8>
 8000c20:	1e7c      	subs	r4, r7, #1
 8000c22:	2f01      	cmp	r7, #1
 8000c24:	d100      	bne.n	8000c28 <__aeabi_dadd+0x470>
 8000c26:	e0f9      	b.n	8000e1c <__aeabi_dadd+0x664>
 8000c28:	4e91      	ldr	r6, [pc, #580]	; (8000e70 <__aeabi_dadd+0x6b8>)
 8000c2a:	42b7      	cmp	r7, r6
 8000c2c:	d05c      	beq.n	8000ce8 <__aeabi_dadd+0x530>
 8000c2e:	0027      	movs	r7, r4
 8000c30:	e740      	b.n	8000ab4 <__aeabi_dadd+0x2fc>
 8000c32:	2220      	movs	r2, #32
 8000c34:	464c      	mov	r4, r9
 8000c36:	4640      	mov	r0, r8
 8000c38:	1bd2      	subs	r2, r2, r7
 8000c3a:	4094      	lsls	r4, r2
 8000c3c:	40f8      	lsrs	r0, r7
 8000c3e:	4304      	orrs	r4, r0
 8000c40:	4640      	mov	r0, r8
 8000c42:	4090      	lsls	r0, r2
 8000c44:	1e42      	subs	r2, r0, #1
 8000c46:	4190      	sbcs	r0, r2
 8000c48:	464a      	mov	r2, r9
 8000c4a:	40fa      	lsrs	r2, r7
 8000c4c:	4304      	orrs	r4, r0
 8000c4e:	1889      	adds	r1, r1, r2
 8000c50:	e6ee      	b.n	8000a30 <__aeabi_dadd+0x278>
 8000c52:	4c87      	ldr	r4, [pc, #540]	; (8000e70 <__aeabi_dadd+0x6b8>)
 8000c54:	42a2      	cmp	r2, r4
 8000c56:	d100      	bne.n	8000c5a <__aeabi_dadd+0x4a2>
 8000c58:	e6f9      	b.n	8000a4e <__aeabi_dadd+0x296>
 8000c5a:	1818      	adds	r0, r3, r0
 8000c5c:	4298      	cmp	r0, r3
 8000c5e:	419b      	sbcs	r3, r3
 8000c60:	4449      	add	r1, r9
 8000c62:	425b      	negs	r3, r3
 8000c64:	18cb      	adds	r3, r1, r3
 8000c66:	07dc      	lsls	r4, r3, #31
 8000c68:	0840      	lsrs	r0, r0, #1
 8000c6a:	085b      	lsrs	r3, r3, #1
 8000c6c:	469a      	mov	sl, r3
 8000c6e:	0016      	movs	r6, r2
 8000c70:	4304      	orrs	r4, r0
 8000c72:	e6c6      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000c74:	4642      	mov	r2, r8
 8000c76:	1ad4      	subs	r4, r2, r3
 8000c78:	45a0      	cmp	r8, r4
 8000c7a:	4180      	sbcs	r0, r0
 8000c7c:	464b      	mov	r3, r9
 8000c7e:	4240      	negs	r0, r0
 8000c80:	1a59      	subs	r1, r3, r1
 8000c82:	1a0b      	subs	r3, r1, r0
 8000c84:	469a      	mov	sl, r3
 8000c86:	4665      	mov	r5, ip
 8000c88:	e5ea      	b.n	8000860 <__aeabi_dadd+0xa8>
 8000c8a:	464b      	mov	r3, r9
 8000c8c:	464a      	mov	r2, r9
 8000c8e:	08c0      	lsrs	r0, r0, #3
 8000c90:	075b      	lsls	r3, r3, #29
 8000c92:	4665      	mov	r5, ip
 8000c94:	4303      	orrs	r3, r0
 8000c96:	08d1      	lsrs	r1, r2, #3
 8000c98:	e6bd      	b.n	8000a16 <__aeabi_dadd+0x25e>
 8000c9a:	2a00      	cmp	r2, #0
 8000c9c:	d000      	beq.n	8000ca0 <__aeabi_dadd+0x4e8>
 8000c9e:	e08e      	b.n	8000dbe <__aeabi_dadd+0x606>
 8000ca0:	464b      	mov	r3, r9
 8000ca2:	4303      	orrs	r3, r0
 8000ca4:	d117      	bne.n	8000cd6 <__aeabi_dadd+0x51e>
 8000ca6:	2180      	movs	r1, #128	; 0x80
 8000ca8:	2500      	movs	r5, #0
 8000caa:	0309      	lsls	r1, r1, #12
 8000cac:	e6da      	b.n	8000a64 <__aeabi_dadd+0x2ac>
 8000cae:	074a      	lsls	r2, r1, #29
 8000cb0:	08db      	lsrs	r3, r3, #3
 8000cb2:	4313      	orrs	r3, r2
 8000cb4:	08c9      	lsrs	r1, r1, #3
 8000cb6:	e6d1      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000cb8:	1a1c      	subs	r4, r3, r0
 8000cba:	464a      	mov	r2, r9
 8000cbc:	42a3      	cmp	r3, r4
 8000cbe:	419b      	sbcs	r3, r3
 8000cc0:	1a89      	subs	r1, r1, r2
 8000cc2:	425b      	negs	r3, r3
 8000cc4:	1acb      	subs	r3, r1, r3
 8000cc6:	469a      	mov	sl, r3
 8000cc8:	2601      	movs	r6, #1
 8000cca:	e5c1      	b.n	8000850 <__aeabi_dadd+0x98>
 8000ccc:	074a      	lsls	r2, r1, #29
 8000cce:	08db      	lsrs	r3, r3, #3
 8000cd0:	4313      	orrs	r3, r2
 8000cd2:	08c9      	lsrs	r1, r1, #3
 8000cd4:	e69f      	b.n	8000a16 <__aeabi_dadd+0x25e>
 8000cd6:	4643      	mov	r3, r8
 8000cd8:	08d8      	lsrs	r0, r3, #3
 8000cda:	464b      	mov	r3, r9
 8000cdc:	464a      	mov	r2, r9
 8000cde:	075b      	lsls	r3, r3, #29
 8000ce0:	4665      	mov	r5, ip
 8000ce2:	4303      	orrs	r3, r0
 8000ce4:	08d1      	lsrs	r1, r2, #3
 8000ce6:	e6b9      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000ce8:	4643      	mov	r3, r8
 8000cea:	08d8      	lsrs	r0, r3, #3
 8000cec:	464b      	mov	r3, r9
 8000cee:	464a      	mov	r2, r9
 8000cf0:	075b      	lsls	r3, r3, #29
 8000cf2:	4303      	orrs	r3, r0
 8000cf4:	08d1      	lsrs	r1, r2, #3
 8000cf6:	e6b1      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000cf8:	4319      	orrs	r1, r3
 8000cfa:	000c      	movs	r4, r1
 8000cfc:	1e63      	subs	r3, r4, #1
 8000cfe:	419c      	sbcs	r4, r3
 8000d00:	e6eb      	b.n	8000ada <__aeabi_dadd+0x322>
 8000d02:	003c      	movs	r4, r7
 8000d04:	000d      	movs	r5, r1
 8000d06:	3c20      	subs	r4, #32
 8000d08:	40e5      	lsrs	r5, r4
 8000d0a:	2f20      	cmp	r7, #32
 8000d0c:	d003      	beq.n	8000d16 <__aeabi_dadd+0x55e>
 8000d0e:	2440      	movs	r4, #64	; 0x40
 8000d10:	1be4      	subs	r4, r4, r7
 8000d12:	40a1      	lsls	r1, r4
 8000d14:	430b      	orrs	r3, r1
 8000d16:	001c      	movs	r4, r3
 8000d18:	1e63      	subs	r3, r4, #1
 8000d1a:	419c      	sbcs	r4, r3
 8000d1c:	432c      	orrs	r4, r5
 8000d1e:	e770      	b.n	8000c02 <__aeabi_dadd+0x44a>
 8000d20:	2a00      	cmp	r2, #0
 8000d22:	d0e1      	beq.n	8000ce8 <__aeabi_dadd+0x530>
 8000d24:	464a      	mov	r2, r9
 8000d26:	4302      	orrs	r2, r0
 8000d28:	d0c1      	beq.n	8000cae <__aeabi_dadd+0x4f6>
 8000d2a:	074a      	lsls	r2, r1, #29
 8000d2c:	08db      	lsrs	r3, r3, #3
 8000d2e:	4313      	orrs	r3, r2
 8000d30:	2280      	movs	r2, #128	; 0x80
 8000d32:	08c9      	lsrs	r1, r1, #3
 8000d34:	0312      	lsls	r2, r2, #12
 8000d36:	4211      	tst	r1, r2
 8000d38:	d008      	beq.n	8000d4c <__aeabi_dadd+0x594>
 8000d3a:	4648      	mov	r0, r9
 8000d3c:	08c4      	lsrs	r4, r0, #3
 8000d3e:	4214      	tst	r4, r2
 8000d40:	d104      	bne.n	8000d4c <__aeabi_dadd+0x594>
 8000d42:	4643      	mov	r3, r8
 8000d44:	0021      	movs	r1, r4
 8000d46:	08db      	lsrs	r3, r3, #3
 8000d48:	0742      	lsls	r2, r0, #29
 8000d4a:	4313      	orrs	r3, r2
 8000d4c:	0f5a      	lsrs	r2, r3, #29
 8000d4e:	00db      	lsls	r3, r3, #3
 8000d50:	0752      	lsls	r2, r2, #29
 8000d52:	08db      	lsrs	r3, r3, #3
 8000d54:	4313      	orrs	r3, r2
 8000d56:	e681      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000d58:	464b      	mov	r3, r9
 8000d5a:	4303      	orrs	r3, r0
 8000d5c:	d100      	bne.n	8000d60 <__aeabi_dadd+0x5a8>
 8000d5e:	e714      	b.n	8000b8a <__aeabi_dadd+0x3d2>
 8000d60:	464b      	mov	r3, r9
 8000d62:	464a      	mov	r2, r9
 8000d64:	08c0      	lsrs	r0, r0, #3
 8000d66:	075b      	lsls	r3, r3, #29
 8000d68:	4665      	mov	r5, ip
 8000d6a:	4303      	orrs	r3, r0
 8000d6c:	08d1      	lsrs	r1, r2, #3
 8000d6e:	e655      	b.n	8000a1c <__aeabi_dadd+0x264>
 8000d70:	1ac4      	subs	r4, r0, r3
 8000d72:	45a0      	cmp	r8, r4
 8000d74:	4180      	sbcs	r0, r0
 8000d76:	464b      	mov	r3, r9
 8000d78:	4240      	negs	r0, r0
 8000d7a:	1a59      	subs	r1, r3, r1
 8000d7c:	1a0b      	subs	r3, r1, r0
 8000d7e:	469a      	mov	sl, r3
 8000d80:	4665      	mov	r5, ip
 8000d82:	2601      	movs	r6, #1
 8000d84:	e564      	b.n	8000850 <__aeabi_dadd+0x98>
 8000d86:	1a1c      	subs	r4, r3, r0
 8000d88:	464a      	mov	r2, r9
 8000d8a:	42a3      	cmp	r3, r4
 8000d8c:	4180      	sbcs	r0, r0
 8000d8e:	1a8a      	subs	r2, r1, r2
 8000d90:	4240      	negs	r0, r0
 8000d92:	1a12      	subs	r2, r2, r0
 8000d94:	4692      	mov	sl, r2
 8000d96:	0212      	lsls	r2, r2, #8
 8000d98:	d549      	bpl.n	8000e2e <__aeabi_dadd+0x676>
 8000d9a:	4642      	mov	r2, r8
 8000d9c:	1ad4      	subs	r4, r2, r3
 8000d9e:	45a0      	cmp	r8, r4
 8000da0:	4180      	sbcs	r0, r0
 8000da2:	464b      	mov	r3, r9
 8000da4:	4240      	negs	r0, r0
 8000da6:	1a59      	subs	r1, r3, r1
 8000da8:	1a0b      	subs	r3, r1, r0
 8000daa:	469a      	mov	sl, r3
 8000dac:	4665      	mov	r5, ip
 8000dae:	e57f      	b.n	80008b0 <__aeabi_dadd+0xf8>
 8000db0:	464b      	mov	r3, r9
 8000db2:	464a      	mov	r2, r9
 8000db4:	08c0      	lsrs	r0, r0, #3
 8000db6:	075b      	lsls	r3, r3, #29
 8000db8:	4303      	orrs	r3, r0
 8000dba:	08d1      	lsrs	r1, r2, #3
 8000dbc:	e62b      	b.n	8000a16 <__aeabi_dadd+0x25e>
 8000dbe:	464a      	mov	r2, r9
 8000dc0:	08db      	lsrs	r3, r3, #3
 8000dc2:	4302      	orrs	r2, r0
 8000dc4:	d138      	bne.n	8000e38 <__aeabi_dadd+0x680>
 8000dc6:	074a      	lsls	r2, r1, #29
 8000dc8:	4313      	orrs	r3, r2
 8000dca:	08c9      	lsrs	r1, r1, #3
 8000dcc:	e646      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000dce:	464b      	mov	r3, r9
 8000dd0:	464a      	mov	r2, r9
 8000dd2:	08c0      	lsrs	r0, r0, #3
 8000dd4:	075b      	lsls	r3, r3, #29
 8000dd6:	4303      	orrs	r3, r0
 8000dd8:	08d1      	lsrs	r1, r2, #3
 8000dda:	e61f      	b.n	8000a1c <__aeabi_dadd+0x264>
 8000ddc:	181c      	adds	r4, r3, r0
 8000dde:	429c      	cmp	r4, r3
 8000de0:	419b      	sbcs	r3, r3
 8000de2:	4449      	add	r1, r9
 8000de4:	468a      	mov	sl, r1
 8000de6:	425b      	negs	r3, r3
 8000de8:	449a      	add	sl, r3
 8000dea:	4653      	mov	r3, sl
 8000dec:	021b      	lsls	r3, r3, #8
 8000dee:	d400      	bmi.n	8000df2 <__aeabi_dadd+0x63a>
 8000df0:	e607      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000df2:	4652      	mov	r2, sl
 8000df4:	4b1f      	ldr	r3, [pc, #124]	; (8000e74 <__aeabi_dadd+0x6bc>)
 8000df6:	2601      	movs	r6, #1
 8000df8:	401a      	ands	r2, r3
 8000dfa:	4692      	mov	sl, r2
 8000dfc:	e601      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000dfe:	003c      	movs	r4, r7
 8000e00:	000e      	movs	r6, r1
 8000e02:	3c20      	subs	r4, #32
 8000e04:	40e6      	lsrs	r6, r4
 8000e06:	2f20      	cmp	r7, #32
 8000e08:	d003      	beq.n	8000e12 <__aeabi_dadd+0x65a>
 8000e0a:	2440      	movs	r4, #64	; 0x40
 8000e0c:	1be4      	subs	r4, r4, r7
 8000e0e:	40a1      	lsls	r1, r4
 8000e10:	430b      	orrs	r3, r1
 8000e12:	001c      	movs	r4, r3
 8000e14:	1e63      	subs	r3, r4, #1
 8000e16:	419c      	sbcs	r4, r3
 8000e18:	4334      	orrs	r4, r6
 8000e1a:	e65e      	b.n	8000ada <__aeabi_dadd+0x322>
 8000e1c:	4443      	add	r3, r8
 8000e1e:	4283      	cmp	r3, r0
 8000e20:	4180      	sbcs	r0, r0
 8000e22:	4449      	add	r1, r9
 8000e24:	468a      	mov	sl, r1
 8000e26:	4240      	negs	r0, r0
 8000e28:	001c      	movs	r4, r3
 8000e2a:	4482      	add	sl, r0
 8000e2c:	e6bc      	b.n	8000ba8 <__aeabi_dadd+0x3f0>
 8000e2e:	4653      	mov	r3, sl
 8000e30:	4323      	orrs	r3, r4
 8000e32:	d100      	bne.n	8000e36 <__aeabi_dadd+0x67e>
 8000e34:	e6a9      	b.n	8000b8a <__aeabi_dadd+0x3d2>
 8000e36:	e5e4      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000e38:	074a      	lsls	r2, r1, #29
 8000e3a:	4313      	orrs	r3, r2
 8000e3c:	2280      	movs	r2, #128	; 0x80
 8000e3e:	08c9      	lsrs	r1, r1, #3
 8000e40:	0312      	lsls	r2, r2, #12
 8000e42:	4211      	tst	r1, r2
 8000e44:	d009      	beq.n	8000e5a <__aeabi_dadd+0x6a2>
 8000e46:	4648      	mov	r0, r9
 8000e48:	08c4      	lsrs	r4, r0, #3
 8000e4a:	4214      	tst	r4, r2
 8000e4c:	d105      	bne.n	8000e5a <__aeabi_dadd+0x6a2>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	4665      	mov	r5, ip
 8000e52:	0021      	movs	r1, r4
 8000e54:	08db      	lsrs	r3, r3, #3
 8000e56:	0742      	lsls	r2, r0, #29
 8000e58:	4313      	orrs	r3, r2
 8000e5a:	0f5a      	lsrs	r2, r3, #29
 8000e5c:	00db      	lsls	r3, r3, #3
 8000e5e:	08db      	lsrs	r3, r3, #3
 8000e60:	0752      	lsls	r2, r2, #29
 8000e62:	4313      	orrs	r3, r2
 8000e64:	e5fa      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000e66:	2300      	movs	r3, #0
 8000e68:	4a01      	ldr	r2, [pc, #4]	; (8000e70 <__aeabi_dadd+0x6b8>)
 8000e6a:	001c      	movs	r4, r3
 8000e6c:	e540      	b.n	80008f0 <__aeabi_dadd+0x138>
 8000e6e:	46c0      	nop			; (mov r8, r8)
 8000e70:	000007ff 	.word	0x000007ff
 8000e74:	ff7fffff 	.word	0xff7fffff

08000e78 <__aeabi_ddiv>:
 8000e78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e7a:	4657      	mov	r7, sl
 8000e7c:	464e      	mov	r6, r9
 8000e7e:	4645      	mov	r5, r8
 8000e80:	46de      	mov	lr, fp
 8000e82:	b5e0      	push	{r5, r6, r7, lr}
 8000e84:	030c      	lsls	r4, r1, #12
 8000e86:	001f      	movs	r7, r3
 8000e88:	004b      	lsls	r3, r1, #1
 8000e8a:	4681      	mov	r9, r0
 8000e8c:	4692      	mov	sl, r2
 8000e8e:	0005      	movs	r5, r0
 8000e90:	b085      	sub	sp, #20
 8000e92:	0b24      	lsrs	r4, r4, #12
 8000e94:	0d5b      	lsrs	r3, r3, #21
 8000e96:	0fce      	lsrs	r6, r1, #31
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d100      	bne.n	8000e9e <__aeabi_ddiv+0x26>
 8000e9c:	e152      	b.n	8001144 <__aeabi_ddiv+0x2cc>
 8000e9e:	4ad2      	ldr	r2, [pc, #840]	; (80011e8 <__aeabi_ddiv+0x370>)
 8000ea0:	4293      	cmp	r3, r2
 8000ea2:	d100      	bne.n	8000ea6 <__aeabi_ddiv+0x2e>
 8000ea4:	e16e      	b.n	8001184 <__aeabi_ddiv+0x30c>
 8000ea6:	0f42      	lsrs	r2, r0, #29
 8000ea8:	00e4      	lsls	r4, r4, #3
 8000eaa:	4314      	orrs	r4, r2
 8000eac:	2280      	movs	r2, #128	; 0x80
 8000eae:	0412      	lsls	r2, r2, #16
 8000eb0:	4322      	orrs	r2, r4
 8000eb2:	4690      	mov	r8, r2
 8000eb4:	4acd      	ldr	r2, [pc, #820]	; (80011ec <__aeabi_ddiv+0x374>)
 8000eb6:	00c5      	lsls	r5, r0, #3
 8000eb8:	4693      	mov	fp, r2
 8000eba:	449b      	add	fp, r3
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	4699      	mov	r9, r3
 8000ec0:	9300      	str	r3, [sp, #0]
 8000ec2:	033c      	lsls	r4, r7, #12
 8000ec4:	007b      	lsls	r3, r7, #1
 8000ec6:	4650      	mov	r0, sl
 8000ec8:	0b24      	lsrs	r4, r4, #12
 8000eca:	0d5b      	lsrs	r3, r3, #21
 8000ecc:	0fff      	lsrs	r7, r7, #31
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d100      	bne.n	8000ed4 <__aeabi_ddiv+0x5c>
 8000ed2:	e11a      	b.n	800110a <__aeabi_ddiv+0x292>
 8000ed4:	4ac4      	ldr	r2, [pc, #784]	; (80011e8 <__aeabi_ddiv+0x370>)
 8000ed6:	4293      	cmp	r3, r2
 8000ed8:	d100      	bne.n	8000edc <__aeabi_ddiv+0x64>
 8000eda:	e15e      	b.n	800119a <__aeabi_ddiv+0x322>
 8000edc:	0f42      	lsrs	r2, r0, #29
 8000ede:	00e4      	lsls	r4, r4, #3
 8000ee0:	4322      	orrs	r2, r4
 8000ee2:	2480      	movs	r4, #128	; 0x80
 8000ee4:	0424      	lsls	r4, r4, #16
 8000ee6:	4314      	orrs	r4, r2
 8000ee8:	4ac0      	ldr	r2, [pc, #768]	; (80011ec <__aeabi_ddiv+0x374>)
 8000eea:	00c1      	lsls	r1, r0, #3
 8000eec:	4694      	mov	ip, r2
 8000eee:	465a      	mov	r2, fp
 8000ef0:	4463      	add	r3, ip
 8000ef2:	1ad3      	subs	r3, r2, r3
 8000ef4:	469b      	mov	fp, r3
 8000ef6:	2000      	movs	r0, #0
 8000ef8:	0033      	movs	r3, r6
 8000efa:	407b      	eors	r3, r7
 8000efc:	469a      	mov	sl, r3
 8000efe:	464b      	mov	r3, r9
 8000f00:	2b0f      	cmp	r3, #15
 8000f02:	d827      	bhi.n	8000f54 <__aeabi_ddiv+0xdc>
 8000f04:	4aba      	ldr	r2, [pc, #744]	; (80011f0 <__aeabi_ddiv+0x378>)
 8000f06:	009b      	lsls	r3, r3, #2
 8000f08:	58d3      	ldr	r3, [r2, r3]
 8000f0a:	469f      	mov	pc, r3
 8000f0c:	46b2      	mov	sl, r6
 8000f0e:	9b00      	ldr	r3, [sp, #0]
 8000f10:	2b02      	cmp	r3, #2
 8000f12:	d016      	beq.n	8000f42 <__aeabi_ddiv+0xca>
 8000f14:	2b03      	cmp	r3, #3
 8000f16:	d100      	bne.n	8000f1a <__aeabi_ddiv+0xa2>
 8000f18:	e287      	b.n	800142a <__aeabi_ddiv+0x5b2>
 8000f1a:	2b01      	cmp	r3, #1
 8000f1c:	d000      	beq.n	8000f20 <__aeabi_ddiv+0xa8>
 8000f1e:	e0d5      	b.n	80010cc <__aeabi_ddiv+0x254>
 8000f20:	2300      	movs	r3, #0
 8000f22:	2200      	movs	r2, #0
 8000f24:	2500      	movs	r5, #0
 8000f26:	051b      	lsls	r3, r3, #20
 8000f28:	4313      	orrs	r3, r2
 8000f2a:	4652      	mov	r2, sl
 8000f2c:	07d2      	lsls	r2, r2, #31
 8000f2e:	4313      	orrs	r3, r2
 8000f30:	0028      	movs	r0, r5
 8000f32:	0019      	movs	r1, r3
 8000f34:	b005      	add	sp, #20
 8000f36:	bcf0      	pop	{r4, r5, r6, r7}
 8000f38:	46bb      	mov	fp, r7
 8000f3a:	46b2      	mov	sl, r6
 8000f3c:	46a9      	mov	r9, r5
 8000f3e:	46a0      	mov	r8, r4
 8000f40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f42:	2200      	movs	r2, #0
 8000f44:	2500      	movs	r5, #0
 8000f46:	4ba8      	ldr	r3, [pc, #672]	; (80011e8 <__aeabi_ddiv+0x370>)
 8000f48:	e7ed      	b.n	8000f26 <__aeabi_ddiv+0xae>
 8000f4a:	46ba      	mov	sl, r7
 8000f4c:	46a0      	mov	r8, r4
 8000f4e:	000d      	movs	r5, r1
 8000f50:	9000      	str	r0, [sp, #0]
 8000f52:	e7dc      	b.n	8000f0e <__aeabi_ddiv+0x96>
 8000f54:	4544      	cmp	r4, r8
 8000f56:	d200      	bcs.n	8000f5a <__aeabi_ddiv+0xe2>
 8000f58:	e1c4      	b.n	80012e4 <__aeabi_ddiv+0x46c>
 8000f5a:	d100      	bne.n	8000f5e <__aeabi_ddiv+0xe6>
 8000f5c:	e1bf      	b.n	80012de <__aeabi_ddiv+0x466>
 8000f5e:	2301      	movs	r3, #1
 8000f60:	425b      	negs	r3, r3
 8000f62:	469c      	mov	ip, r3
 8000f64:	002e      	movs	r6, r5
 8000f66:	4640      	mov	r0, r8
 8000f68:	2500      	movs	r5, #0
 8000f6a:	44e3      	add	fp, ip
 8000f6c:	0223      	lsls	r3, r4, #8
 8000f6e:	0e0c      	lsrs	r4, r1, #24
 8000f70:	431c      	orrs	r4, r3
 8000f72:	0c1b      	lsrs	r3, r3, #16
 8000f74:	4699      	mov	r9, r3
 8000f76:	0423      	lsls	r3, r4, #16
 8000f78:	020a      	lsls	r2, r1, #8
 8000f7a:	0c1f      	lsrs	r7, r3, #16
 8000f7c:	4649      	mov	r1, r9
 8000f7e:	9200      	str	r2, [sp, #0]
 8000f80:	9701      	str	r7, [sp, #4]
 8000f82:	f7ff f961 	bl	8000248 <__aeabi_uidivmod>
 8000f86:	0002      	movs	r2, r0
 8000f88:	437a      	muls	r2, r7
 8000f8a:	040b      	lsls	r3, r1, #16
 8000f8c:	0c31      	lsrs	r1, r6, #16
 8000f8e:	4680      	mov	r8, r0
 8000f90:	4319      	orrs	r1, r3
 8000f92:	428a      	cmp	r2, r1
 8000f94:	d907      	bls.n	8000fa6 <__aeabi_ddiv+0x12e>
 8000f96:	2301      	movs	r3, #1
 8000f98:	425b      	negs	r3, r3
 8000f9a:	469c      	mov	ip, r3
 8000f9c:	1909      	adds	r1, r1, r4
 8000f9e:	44e0      	add	r8, ip
 8000fa0:	428c      	cmp	r4, r1
 8000fa2:	d800      	bhi.n	8000fa6 <__aeabi_ddiv+0x12e>
 8000fa4:	e201      	b.n	80013aa <__aeabi_ddiv+0x532>
 8000fa6:	1a88      	subs	r0, r1, r2
 8000fa8:	4649      	mov	r1, r9
 8000faa:	f7ff f94d 	bl	8000248 <__aeabi_uidivmod>
 8000fae:	9a01      	ldr	r2, [sp, #4]
 8000fb0:	0436      	lsls	r6, r6, #16
 8000fb2:	4342      	muls	r2, r0
 8000fb4:	0409      	lsls	r1, r1, #16
 8000fb6:	0c36      	lsrs	r6, r6, #16
 8000fb8:	0003      	movs	r3, r0
 8000fba:	430e      	orrs	r6, r1
 8000fbc:	42b2      	cmp	r2, r6
 8000fbe:	d904      	bls.n	8000fca <__aeabi_ddiv+0x152>
 8000fc0:	1936      	adds	r6, r6, r4
 8000fc2:	3b01      	subs	r3, #1
 8000fc4:	42b4      	cmp	r4, r6
 8000fc6:	d800      	bhi.n	8000fca <__aeabi_ddiv+0x152>
 8000fc8:	e1e9      	b.n	800139e <__aeabi_ddiv+0x526>
 8000fca:	1ab0      	subs	r0, r6, r2
 8000fcc:	4642      	mov	r2, r8
 8000fce:	9e00      	ldr	r6, [sp, #0]
 8000fd0:	0412      	lsls	r2, r2, #16
 8000fd2:	431a      	orrs	r2, r3
 8000fd4:	0c33      	lsrs	r3, r6, #16
 8000fd6:	001f      	movs	r7, r3
 8000fd8:	0c11      	lsrs	r1, r2, #16
 8000fda:	4690      	mov	r8, r2
 8000fdc:	9302      	str	r3, [sp, #8]
 8000fde:	0413      	lsls	r3, r2, #16
 8000fe0:	0432      	lsls	r2, r6, #16
 8000fe2:	0c16      	lsrs	r6, r2, #16
 8000fe4:	0032      	movs	r2, r6
 8000fe6:	0c1b      	lsrs	r3, r3, #16
 8000fe8:	435a      	muls	r2, r3
 8000fea:	9603      	str	r6, [sp, #12]
 8000fec:	437b      	muls	r3, r7
 8000fee:	434e      	muls	r6, r1
 8000ff0:	4379      	muls	r1, r7
 8000ff2:	0c17      	lsrs	r7, r2, #16
 8000ff4:	46bc      	mov	ip, r7
 8000ff6:	199b      	adds	r3, r3, r6
 8000ff8:	4463      	add	r3, ip
 8000ffa:	429e      	cmp	r6, r3
 8000ffc:	d903      	bls.n	8001006 <__aeabi_ddiv+0x18e>
 8000ffe:	2680      	movs	r6, #128	; 0x80
 8001000:	0276      	lsls	r6, r6, #9
 8001002:	46b4      	mov	ip, r6
 8001004:	4461      	add	r1, ip
 8001006:	0c1e      	lsrs	r6, r3, #16
 8001008:	1871      	adds	r1, r6, r1
 800100a:	0416      	lsls	r6, r2, #16
 800100c:	041b      	lsls	r3, r3, #16
 800100e:	0c36      	lsrs	r6, r6, #16
 8001010:	199e      	adds	r6, r3, r6
 8001012:	4288      	cmp	r0, r1
 8001014:	d302      	bcc.n	800101c <__aeabi_ddiv+0x1a4>
 8001016:	d112      	bne.n	800103e <__aeabi_ddiv+0x1c6>
 8001018:	42b5      	cmp	r5, r6
 800101a:	d210      	bcs.n	800103e <__aeabi_ddiv+0x1c6>
 800101c:	4643      	mov	r3, r8
 800101e:	1e5a      	subs	r2, r3, #1
 8001020:	9b00      	ldr	r3, [sp, #0]
 8001022:	469c      	mov	ip, r3
 8001024:	4465      	add	r5, ip
 8001026:	001f      	movs	r7, r3
 8001028:	429d      	cmp	r5, r3
 800102a:	419b      	sbcs	r3, r3
 800102c:	425b      	negs	r3, r3
 800102e:	191b      	adds	r3, r3, r4
 8001030:	18c0      	adds	r0, r0, r3
 8001032:	4284      	cmp	r4, r0
 8001034:	d200      	bcs.n	8001038 <__aeabi_ddiv+0x1c0>
 8001036:	e19e      	b.n	8001376 <__aeabi_ddiv+0x4fe>
 8001038:	d100      	bne.n	800103c <__aeabi_ddiv+0x1c4>
 800103a:	e199      	b.n	8001370 <__aeabi_ddiv+0x4f8>
 800103c:	4690      	mov	r8, r2
 800103e:	1bae      	subs	r6, r5, r6
 8001040:	42b5      	cmp	r5, r6
 8001042:	41ad      	sbcs	r5, r5
 8001044:	1a40      	subs	r0, r0, r1
 8001046:	426d      	negs	r5, r5
 8001048:	1b40      	subs	r0, r0, r5
 800104a:	4284      	cmp	r4, r0
 800104c:	d100      	bne.n	8001050 <__aeabi_ddiv+0x1d8>
 800104e:	e1d2      	b.n	80013f6 <__aeabi_ddiv+0x57e>
 8001050:	4649      	mov	r1, r9
 8001052:	f7ff f8f9 	bl	8000248 <__aeabi_uidivmod>
 8001056:	9a01      	ldr	r2, [sp, #4]
 8001058:	040b      	lsls	r3, r1, #16
 800105a:	4342      	muls	r2, r0
 800105c:	0c31      	lsrs	r1, r6, #16
 800105e:	0005      	movs	r5, r0
 8001060:	4319      	orrs	r1, r3
 8001062:	428a      	cmp	r2, r1
 8001064:	d900      	bls.n	8001068 <__aeabi_ddiv+0x1f0>
 8001066:	e16c      	b.n	8001342 <__aeabi_ddiv+0x4ca>
 8001068:	1a88      	subs	r0, r1, r2
 800106a:	4649      	mov	r1, r9
 800106c:	f7ff f8ec 	bl	8000248 <__aeabi_uidivmod>
 8001070:	9a01      	ldr	r2, [sp, #4]
 8001072:	0436      	lsls	r6, r6, #16
 8001074:	4342      	muls	r2, r0
 8001076:	0409      	lsls	r1, r1, #16
 8001078:	0c36      	lsrs	r6, r6, #16
 800107a:	0003      	movs	r3, r0
 800107c:	430e      	orrs	r6, r1
 800107e:	42b2      	cmp	r2, r6
 8001080:	d900      	bls.n	8001084 <__aeabi_ddiv+0x20c>
 8001082:	e153      	b.n	800132c <__aeabi_ddiv+0x4b4>
 8001084:	9803      	ldr	r0, [sp, #12]
 8001086:	1ab6      	subs	r6, r6, r2
 8001088:	0002      	movs	r2, r0
 800108a:	042d      	lsls	r5, r5, #16
 800108c:	431d      	orrs	r5, r3
 800108e:	9f02      	ldr	r7, [sp, #8]
 8001090:	042b      	lsls	r3, r5, #16
 8001092:	0c1b      	lsrs	r3, r3, #16
 8001094:	435a      	muls	r2, r3
 8001096:	437b      	muls	r3, r7
 8001098:	469c      	mov	ip, r3
 800109a:	0c29      	lsrs	r1, r5, #16
 800109c:	4348      	muls	r0, r1
 800109e:	0c13      	lsrs	r3, r2, #16
 80010a0:	4484      	add	ip, r0
 80010a2:	4463      	add	r3, ip
 80010a4:	4379      	muls	r1, r7
 80010a6:	4298      	cmp	r0, r3
 80010a8:	d903      	bls.n	80010b2 <__aeabi_ddiv+0x23a>
 80010aa:	2080      	movs	r0, #128	; 0x80
 80010ac:	0240      	lsls	r0, r0, #9
 80010ae:	4684      	mov	ip, r0
 80010b0:	4461      	add	r1, ip
 80010b2:	0c18      	lsrs	r0, r3, #16
 80010b4:	0412      	lsls	r2, r2, #16
 80010b6:	041b      	lsls	r3, r3, #16
 80010b8:	0c12      	lsrs	r2, r2, #16
 80010ba:	1840      	adds	r0, r0, r1
 80010bc:	189b      	adds	r3, r3, r2
 80010be:	4286      	cmp	r6, r0
 80010c0:	d200      	bcs.n	80010c4 <__aeabi_ddiv+0x24c>
 80010c2:	e100      	b.n	80012c6 <__aeabi_ddiv+0x44e>
 80010c4:	d100      	bne.n	80010c8 <__aeabi_ddiv+0x250>
 80010c6:	e0fb      	b.n	80012c0 <__aeabi_ddiv+0x448>
 80010c8:	2301      	movs	r3, #1
 80010ca:	431d      	orrs	r5, r3
 80010cc:	4b49      	ldr	r3, [pc, #292]	; (80011f4 <__aeabi_ddiv+0x37c>)
 80010ce:	445b      	add	r3, fp
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	dc00      	bgt.n	80010d6 <__aeabi_ddiv+0x25e>
 80010d4:	e0aa      	b.n	800122c <__aeabi_ddiv+0x3b4>
 80010d6:	076a      	lsls	r2, r5, #29
 80010d8:	d000      	beq.n	80010dc <__aeabi_ddiv+0x264>
 80010da:	e13d      	b.n	8001358 <__aeabi_ddiv+0x4e0>
 80010dc:	08e9      	lsrs	r1, r5, #3
 80010de:	4642      	mov	r2, r8
 80010e0:	01d2      	lsls	r2, r2, #7
 80010e2:	d506      	bpl.n	80010f2 <__aeabi_ddiv+0x27a>
 80010e4:	4642      	mov	r2, r8
 80010e6:	4b44      	ldr	r3, [pc, #272]	; (80011f8 <__aeabi_ddiv+0x380>)
 80010e8:	401a      	ands	r2, r3
 80010ea:	2380      	movs	r3, #128	; 0x80
 80010ec:	4690      	mov	r8, r2
 80010ee:	00db      	lsls	r3, r3, #3
 80010f0:	445b      	add	r3, fp
 80010f2:	4a42      	ldr	r2, [pc, #264]	; (80011fc <__aeabi_ddiv+0x384>)
 80010f4:	4293      	cmp	r3, r2
 80010f6:	dd00      	ble.n	80010fa <__aeabi_ddiv+0x282>
 80010f8:	e723      	b.n	8000f42 <__aeabi_ddiv+0xca>
 80010fa:	4642      	mov	r2, r8
 80010fc:	055b      	lsls	r3, r3, #21
 80010fe:	0755      	lsls	r5, r2, #29
 8001100:	0252      	lsls	r2, r2, #9
 8001102:	430d      	orrs	r5, r1
 8001104:	0b12      	lsrs	r2, r2, #12
 8001106:	0d5b      	lsrs	r3, r3, #21
 8001108:	e70d      	b.n	8000f26 <__aeabi_ddiv+0xae>
 800110a:	4651      	mov	r1, sl
 800110c:	4321      	orrs	r1, r4
 800110e:	d100      	bne.n	8001112 <__aeabi_ddiv+0x29a>
 8001110:	e07c      	b.n	800120c <__aeabi_ddiv+0x394>
 8001112:	2c00      	cmp	r4, #0
 8001114:	d100      	bne.n	8001118 <__aeabi_ddiv+0x2a0>
 8001116:	e0fb      	b.n	8001310 <__aeabi_ddiv+0x498>
 8001118:	0020      	movs	r0, r4
 800111a:	f001 fa1b 	bl	8002554 <__clzsi2>
 800111e:	0002      	movs	r2, r0
 8001120:	3a0b      	subs	r2, #11
 8001122:	231d      	movs	r3, #29
 8001124:	1a9b      	subs	r3, r3, r2
 8001126:	4652      	mov	r2, sl
 8001128:	0001      	movs	r1, r0
 800112a:	40da      	lsrs	r2, r3
 800112c:	4653      	mov	r3, sl
 800112e:	3908      	subs	r1, #8
 8001130:	408b      	lsls	r3, r1
 8001132:	408c      	lsls	r4, r1
 8001134:	0019      	movs	r1, r3
 8001136:	4314      	orrs	r4, r2
 8001138:	4b31      	ldr	r3, [pc, #196]	; (8001200 <__aeabi_ddiv+0x388>)
 800113a:	4458      	add	r0, fp
 800113c:	469b      	mov	fp, r3
 800113e:	4483      	add	fp, r0
 8001140:	2000      	movs	r0, #0
 8001142:	e6d9      	b.n	8000ef8 <__aeabi_ddiv+0x80>
 8001144:	0003      	movs	r3, r0
 8001146:	4323      	orrs	r3, r4
 8001148:	4698      	mov	r8, r3
 800114a:	d044      	beq.n	80011d6 <__aeabi_ddiv+0x35e>
 800114c:	2c00      	cmp	r4, #0
 800114e:	d100      	bne.n	8001152 <__aeabi_ddiv+0x2da>
 8001150:	e0cf      	b.n	80012f2 <__aeabi_ddiv+0x47a>
 8001152:	0020      	movs	r0, r4
 8001154:	f001 f9fe 	bl	8002554 <__clzsi2>
 8001158:	0001      	movs	r1, r0
 800115a:	0002      	movs	r2, r0
 800115c:	390b      	subs	r1, #11
 800115e:	231d      	movs	r3, #29
 8001160:	1a5b      	subs	r3, r3, r1
 8001162:	4649      	mov	r1, r9
 8001164:	0010      	movs	r0, r2
 8001166:	40d9      	lsrs	r1, r3
 8001168:	3808      	subs	r0, #8
 800116a:	4084      	lsls	r4, r0
 800116c:	000b      	movs	r3, r1
 800116e:	464d      	mov	r5, r9
 8001170:	4323      	orrs	r3, r4
 8001172:	4698      	mov	r8, r3
 8001174:	4085      	lsls	r5, r0
 8001176:	4b23      	ldr	r3, [pc, #140]	; (8001204 <__aeabi_ddiv+0x38c>)
 8001178:	1a9b      	subs	r3, r3, r2
 800117a:	469b      	mov	fp, r3
 800117c:	2300      	movs	r3, #0
 800117e:	4699      	mov	r9, r3
 8001180:	9300      	str	r3, [sp, #0]
 8001182:	e69e      	b.n	8000ec2 <__aeabi_ddiv+0x4a>
 8001184:	0002      	movs	r2, r0
 8001186:	4322      	orrs	r2, r4
 8001188:	4690      	mov	r8, r2
 800118a:	d11d      	bne.n	80011c8 <__aeabi_ddiv+0x350>
 800118c:	2208      	movs	r2, #8
 800118e:	469b      	mov	fp, r3
 8001190:	2302      	movs	r3, #2
 8001192:	2500      	movs	r5, #0
 8001194:	4691      	mov	r9, r2
 8001196:	9300      	str	r3, [sp, #0]
 8001198:	e693      	b.n	8000ec2 <__aeabi_ddiv+0x4a>
 800119a:	4651      	mov	r1, sl
 800119c:	4321      	orrs	r1, r4
 800119e:	d109      	bne.n	80011b4 <__aeabi_ddiv+0x33c>
 80011a0:	2302      	movs	r3, #2
 80011a2:	464a      	mov	r2, r9
 80011a4:	431a      	orrs	r2, r3
 80011a6:	4b18      	ldr	r3, [pc, #96]	; (8001208 <__aeabi_ddiv+0x390>)
 80011a8:	4691      	mov	r9, r2
 80011aa:	469c      	mov	ip, r3
 80011ac:	2400      	movs	r4, #0
 80011ae:	2002      	movs	r0, #2
 80011b0:	44e3      	add	fp, ip
 80011b2:	e6a1      	b.n	8000ef8 <__aeabi_ddiv+0x80>
 80011b4:	2303      	movs	r3, #3
 80011b6:	464a      	mov	r2, r9
 80011b8:	431a      	orrs	r2, r3
 80011ba:	4b13      	ldr	r3, [pc, #76]	; (8001208 <__aeabi_ddiv+0x390>)
 80011bc:	4691      	mov	r9, r2
 80011be:	469c      	mov	ip, r3
 80011c0:	4651      	mov	r1, sl
 80011c2:	2003      	movs	r0, #3
 80011c4:	44e3      	add	fp, ip
 80011c6:	e697      	b.n	8000ef8 <__aeabi_ddiv+0x80>
 80011c8:	220c      	movs	r2, #12
 80011ca:	469b      	mov	fp, r3
 80011cc:	2303      	movs	r3, #3
 80011ce:	46a0      	mov	r8, r4
 80011d0:	4691      	mov	r9, r2
 80011d2:	9300      	str	r3, [sp, #0]
 80011d4:	e675      	b.n	8000ec2 <__aeabi_ddiv+0x4a>
 80011d6:	2304      	movs	r3, #4
 80011d8:	4699      	mov	r9, r3
 80011da:	2300      	movs	r3, #0
 80011dc:	469b      	mov	fp, r3
 80011de:	3301      	adds	r3, #1
 80011e0:	2500      	movs	r5, #0
 80011e2:	9300      	str	r3, [sp, #0]
 80011e4:	e66d      	b.n	8000ec2 <__aeabi_ddiv+0x4a>
 80011e6:	46c0      	nop			; (mov r8, r8)
 80011e8:	000007ff 	.word	0x000007ff
 80011ec:	fffffc01 	.word	0xfffffc01
 80011f0:	08014824 	.word	0x08014824
 80011f4:	000003ff 	.word	0x000003ff
 80011f8:	feffffff 	.word	0xfeffffff
 80011fc:	000007fe 	.word	0x000007fe
 8001200:	000003f3 	.word	0x000003f3
 8001204:	fffffc0d 	.word	0xfffffc0d
 8001208:	fffff801 	.word	0xfffff801
 800120c:	464a      	mov	r2, r9
 800120e:	2301      	movs	r3, #1
 8001210:	431a      	orrs	r2, r3
 8001212:	4691      	mov	r9, r2
 8001214:	2400      	movs	r4, #0
 8001216:	2001      	movs	r0, #1
 8001218:	e66e      	b.n	8000ef8 <__aeabi_ddiv+0x80>
 800121a:	2300      	movs	r3, #0
 800121c:	2280      	movs	r2, #128	; 0x80
 800121e:	469a      	mov	sl, r3
 8001220:	2500      	movs	r5, #0
 8001222:	4b88      	ldr	r3, [pc, #544]	; (8001444 <__aeabi_ddiv+0x5cc>)
 8001224:	0312      	lsls	r2, r2, #12
 8001226:	e67e      	b.n	8000f26 <__aeabi_ddiv+0xae>
 8001228:	2501      	movs	r5, #1
 800122a:	426d      	negs	r5, r5
 800122c:	2201      	movs	r2, #1
 800122e:	1ad2      	subs	r2, r2, r3
 8001230:	2a38      	cmp	r2, #56	; 0x38
 8001232:	dd00      	ble.n	8001236 <__aeabi_ddiv+0x3be>
 8001234:	e674      	b.n	8000f20 <__aeabi_ddiv+0xa8>
 8001236:	2a1f      	cmp	r2, #31
 8001238:	dc00      	bgt.n	800123c <__aeabi_ddiv+0x3c4>
 800123a:	e0bd      	b.n	80013b8 <__aeabi_ddiv+0x540>
 800123c:	211f      	movs	r1, #31
 800123e:	4249      	negs	r1, r1
 8001240:	1acb      	subs	r3, r1, r3
 8001242:	4641      	mov	r1, r8
 8001244:	40d9      	lsrs	r1, r3
 8001246:	000b      	movs	r3, r1
 8001248:	2a20      	cmp	r2, #32
 800124a:	d004      	beq.n	8001256 <__aeabi_ddiv+0x3de>
 800124c:	4641      	mov	r1, r8
 800124e:	4a7e      	ldr	r2, [pc, #504]	; (8001448 <__aeabi_ddiv+0x5d0>)
 8001250:	445a      	add	r2, fp
 8001252:	4091      	lsls	r1, r2
 8001254:	430d      	orrs	r5, r1
 8001256:	0029      	movs	r1, r5
 8001258:	1e4a      	subs	r2, r1, #1
 800125a:	4191      	sbcs	r1, r2
 800125c:	4319      	orrs	r1, r3
 800125e:	2307      	movs	r3, #7
 8001260:	001d      	movs	r5, r3
 8001262:	2200      	movs	r2, #0
 8001264:	400d      	ands	r5, r1
 8001266:	420b      	tst	r3, r1
 8001268:	d100      	bne.n	800126c <__aeabi_ddiv+0x3f4>
 800126a:	e0d0      	b.n	800140e <__aeabi_ddiv+0x596>
 800126c:	220f      	movs	r2, #15
 800126e:	2300      	movs	r3, #0
 8001270:	400a      	ands	r2, r1
 8001272:	2a04      	cmp	r2, #4
 8001274:	d100      	bne.n	8001278 <__aeabi_ddiv+0x400>
 8001276:	e0c7      	b.n	8001408 <__aeabi_ddiv+0x590>
 8001278:	1d0a      	adds	r2, r1, #4
 800127a:	428a      	cmp	r2, r1
 800127c:	4189      	sbcs	r1, r1
 800127e:	4249      	negs	r1, r1
 8001280:	185b      	adds	r3, r3, r1
 8001282:	0011      	movs	r1, r2
 8001284:	021a      	lsls	r2, r3, #8
 8001286:	d400      	bmi.n	800128a <__aeabi_ddiv+0x412>
 8001288:	e0be      	b.n	8001408 <__aeabi_ddiv+0x590>
 800128a:	2301      	movs	r3, #1
 800128c:	2200      	movs	r2, #0
 800128e:	2500      	movs	r5, #0
 8001290:	e649      	b.n	8000f26 <__aeabi_ddiv+0xae>
 8001292:	2280      	movs	r2, #128	; 0x80
 8001294:	4643      	mov	r3, r8
 8001296:	0312      	lsls	r2, r2, #12
 8001298:	4213      	tst	r3, r2
 800129a:	d008      	beq.n	80012ae <__aeabi_ddiv+0x436>
 800129c:	4214      	tst	r4, r2
 800129e:	d106      	bne.n	80012ae <__aeabi_ddiv+0x436>
 80012a0:	4322      	orrs	r2, r4
 80012a2:	0312      	lsls	r2, r2, #12
 80012a4:	46ba      	mov	sl, r7
 80012a6:	000d      	movs	r5, r1
 80012a8:	4b66      	ldr	r3, [pc, #408]	; (8001444 <__aeabi_ddiv+0x5cc>)
 80012aa:	0b12      	lsrs	r2, r2, #12
 80012ac:	e63b      	b.n	8000f26 <__aeabi_ddiv+0xae>
 80012ae:	2280      	movs	r2, #128	; 0x80
 80012b0:	4643      	mov	r3, r8
 80012b2:	0312      	lsls	r2, r2, #12
 80012b4:	431a      	orrs	r2, r3
 80012b6:	0312      	lsls	r2, r2, #12
 80012b8:	46b2      	mov	sl, r6
 80012ba:	4b62      	ldr	r3, [pc, #392]	; (8001444 <__aeabi_ddiv+0x5cc>)
 80012bc:	0b12      	lsrs	r2, r2, #12
 80012be:	e632      	b.n	8000f26 <__aeabi_ddiv+0xae>
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d100      	bne.n	80012c6 <__aeabi_ddiv+0x44e>
 80012c4:	e702      	b.n	80010cc <__aeabi_ddiv+0x254>
 80012c6:	19a6      	adds	r6, r4, r6
 80012c8:	1e6a      	subs	r2, r5, #1
 80012ca:	42a6      	cmp	r6, r4
 80012cc:	d200      	bcs.n	80012d0 <__aeabi_ddiv+0x458>
 80012ce:	e089      	b.n	80013e4 <__aeabi_ddiv+0x56c>
 80012d0:	4286      	cmp	r6, r0
 80012d2:	d200      	bcs.n	80012d6 <__aeabi_ddiv+0x45e>
 80012d4:	e09f      	b.n	8001416 <__aeabi_ddiv+0x59e>
 80012d6:	d100      	bne.n	80012da <__aeabi_ddiv+0x462>
 80012d8:	e0af      	b.n	800143a <__aeabi_ddiv+0x5c2>
 80012da:	0015      	movs	r5, r2
 80012dc:	e6f4      	b.n	80010c8 <__aeabi_ddiv+0x250>
 80012de:	42a9      	cmp	r1, r5
 80012e0:	d900      	bls.n	80012e4 <__aeabi_ddiv+0x46c>
 80012e2:	e63c      	b.n	8000f5e <__aeabi_ddiv+0xe6>
 80012e4:	4643      	mov	r3, r8
 80012e6:	07de      	lsls	r6, r3, #31
 80012e8:	0858      	lsrs	r0, r3, #1
 80012ea:	086b      	lsrs	r3, r5, #1
 80012ec:	431e      	orrs	r6, r3
 80012ee:	07ed      	lsls	r5, r5, #31
 80012f0:	e63c      	b.n	8000f6c <__aeabi_ddiv+0xf4>
 80012f2:	f001 f92f 	bl	8002554 <__clzsi2>
 80012f6:	0001      	movs	r1, r0
 80012f8:	0002      	movs	r2, r0
 80012fa:	3115      	adds	r1, #21
 80012fc:	3220      	adds	r2, #32
 80012fe:	291c      	cmp	r1, #28
 8001300:	dc00      	bgt.n	8001304 <__aeabi_ddiv+0x48c>
 8001302:	e72c      	b.n	800115e <__aeabi_ddiv+0x2e6>
 8001304:	464b      	mov	r3, r9
 8001306:	3808      	subs	r0, #8
 8001308:	4083      	lsls	r3, r0
 800130a:	2500      	movs	r5, #0
 800130c:	4698      	mov	r8, r3
 800130e:	e732      	b.n	8001176 <__aeabi_ddiv+0x2fe>
 8001310:	f001 f920 	bl	8002554 <__clzsi2>
 8001314:	0003      	movs	r3, r0
 8001316:	001a      	movs	r2, r3
 8001318:	3215      	adds	r2, #21
 800131a:	3020      	adds	r0, #32
 800131c:	2a1c      	cmp	r2, #28
 800131e:	dc00      	bgt.n	8001322 <__aeabi_ddiv+0x4aa>
 8001320:	e6ff      	b.n	8001122 <__aeabi_ddiv+0x2aa>
 8001322:	4654      	mov	r4, sl
 8001324:	3b08      	subs	r3, #8
 8001326:	2100      	movs	r1, #0
 8001328:	409c      	lsls	r4, r3
 800132a:	e705      	b.n	8001138 <__aeabi_ddiv+0x2c0>
 800132c:	1936      	adds	r6, r6, r4
 800132e:	3b01      	subs	r3, #1
 8001330:	42b4      	cmp	r4, r6
 8001332:	d900      	bls.n	8001336 <__aeabi_ddiv+0x4be>
 8001334:	e6a6      	b.n	8001084 <__aeabi_ddiv+0x20c>
 8001336:	42b2      	cmp	r2, r6
 8001338:	d800      	bhi.n	800133c <__aeabi_ddiv+0x4c4>
 800133a:	e6a3      	b.n	8001084 <__aeabi_ddiv+0x20c>
 800133c:	1e83      	subs	r3, r0, #2
 800133e:	1936      	adds	r6, r6, r4
 8001340:	e6a0      	b.n	8001084 <__aeabi_ddiv+0x20c>
 8001342:	1909      	adds	r1, r1, r4
 8001344:	3d01      	subs	r5, #1
 8001346:	428c      	cmp	r4, r1
 8001348:	d900      	bls.n	800134c <__aeabi_ddiv+0x4d4>
 800134a:	e68d      	b.n	8001068 <__aeabi_ddiv+0x1f0>
 800134c:	428a      	cmp	r2, r1
 800134e:	d800      	bhi.n	8001352 <__aeabi_ddiv+0x4da>
 8001350:	e68a      	b.n	8001068 <__aeabi_ddiv+0x1f0>
 8001352:	1e85      	subs	r5, r0, #2
 8001354:	1909      	adds	r1, r1, r4
 8001356:	e687      	b.n	8001068 <__aeabi_ddiv+0x1f0>
 8001358:	220f      	movs	r2, #15
 800135a:	402a      	ands	r2, r5
 800135c:	2a04      	cmp	r2, #4
 800135e:	d100      	bne.n	8001362 <__aeabi_ddiv+0x4ea>
 8001360:	e6bc      	b.n	80010dc <__aeabi_ddiv+0x264>
 8001362:	1d29      	adds	r1, r5, #4
 8001364:	42a9      	cmp	r1, r5
 8001366:	41ad      	sbcs	r5, r5
 8001368:	426d      	negs	r5, r5
 800136a:	08c9      	lsrs	r1, r1, #3
 800136c:	44a8      	add	r8, r5
 800136e:	e6b6      	b.n	80010de <__aeabi_ddiv+0x266>
 8001370:	42af      	cmp	r7, r5
 8001372:	d900      	bls.n	8001376 <__aeabi_ddiv+0x4fe>
 8001374:	e662      	b.n	800103c <__aeabi_ddiv+0x1c4>
 8001376:	4281      	cmp	r1, r0
 8001378:	d804      	bhi.n	8001384 <__aeabi_ddiv+0x50c>
 800137a:	d000      	beq.n	800137e <__aeabi_ddiv+0x506>
 800137c:	e65e      	b.n	800103c <__aeabi_ddiv+0x1c4>
 800137e:	42ae      	cmp	r6, r5
 8001380:	d800      	bhi.n	8001384 <__aeabi_ddiv+0x50c>
 8001382:	e65b      	b.n	800103c <__aeabi_ddiv+0x1c4>
 8001384:	2302      	movs	r3, #2
 8001386:	425b      	negs	r3, r3
 8001388:	469c      	mov	ip, r3
 800138a:	9b00      	ldr	r3, [sp, #0]
 800138c:	44e0      	add	r8, ip
 800138e:	469c      	mov	ip, r3
 8001390:	4465      	add	r5, ip
 8001392:	429d      	cmp	r5, r3
 8001394:	419b      	sbcs	r3, r3
 8001396:	425b      	negs	r3, r3
 8001398:	191b      	adds	r3, r3, r4
 800139a:	18c0      	adds	r0, r0, r3
 800139c:	e64f      	b.n	800103e <__aeabi_ddiv+0x1c6>
 800139e:	42b2      	cmp	r2, r6
 80013a0:	d800      	bhi.n	80013a4 <__aeabi_ddiv+0x52c>
 80013a2:	e612      	b.n	8000fca <__aeabi_ddiv+0x152>
 80013a4:	1e83      	subs	r3, r0, #2
 80013a6:	1936      	adds	r6, r6, r4
 80013a8:	e60f      	b.n	8000fca <__aeabi_ddiv+0x152>
 80013aa:	428a      	cmp	r2, r1
 80013ac:	d800      	bhi.n	80013b0 <__aeabi_ddiv+0x538>
 80013ae:	e5fa      	b.n	8000fa6 <__aeabi_ddiv+0x12e>
 80013b0:	1e83      	subs	r3, r0, #2
 80013b2:	4698      	mov	r8, r3
 80013b4:	1909      	adds	r1, r1, r4
 80013b6:	e5f6      	b.n	8000fa6 <__aeabi_ddiv+0x12e>
 80013b8:	4b24      	ldr	r3, [pc, #144]	; (800144c <__aeabi_ddiv+0x5d4>)
 80013ba:	0028      	movs	r0, r5
 80013bc:	445b      	add	r3, fp
 80013be:	4641      	mov	r1, r8
 80013c0:	409d      	lsls	r5, r3
 80013c2:	4099      	lsls	r1, r3
 80013c4:	40d0      	lsrs	r0, r2
 80013c6:	1e6b      	subs	r3, r5, #1
 80013c8:	419d      	sbcs	r5, r3
 80013ca:	4643      	mov	r3, r8
 80013cc:	4301      	orrs	r1, r0
 80013ce:	4329      	orrs	r1, r5
 80013d0:	40d3      	lsrs	r3, r2
 80013d2:	074a      	lsls	r2, r1, #29
 80013d4:	d100      	bne.n	80013d8 <__aeabi_ddiv+0x560>
 80013d6:	e755      	b.n	8001284 <__aeabi_ddiv+0x40c>
 80013d8:	220f      	movs	r2, #15
 80013da:	400a      	ands	r2, r1
 80013dc:	2a04      	cmp	r2, #4
 80013de:	d000      	beq.n	80013e2 <__aeabi_ddiv+0x56a>
 80013e0:	e74a      	b.n	8001278 <__aeabi_ddiv+0x400>
 80013e2:	e74f      	b.n	8001284 <__aeabi_ddiv+0x40c>
 80013e4:	0015      	movs	r5, r2
 80013e6:	4286      	cmp	r6, r0
 80013e8:	d000      	beq.n	80013ec <__aeabi_ddiv+0x574>
 80013ea:	e66d      	b.n	80010c8 <__aeabi_ddiv+0x250>
 80013ec:	9a00      	ldr	r2, [sp, #0]
 80013ee:	429a      	cmp	r2, r3
 80013f0:	d000      	beq.n	80013f4 <__aeabi_ddiv+0x57c>
 80013f2:	e669      	b.n	80010c8 <__aeabi_ddiv+0x250>
 80013f4:	e66a      	b.n	80010cc <__aeabi_ddiv+0x254>
 80013f6:	4b16      	ldr	r3, [pc, #88]	; (8001450 <__aeabi_ddiv+0x5d8>)
 80013f8:	445b      	add	r3, fp
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	dc00      	bgt.n	8001400 <__aeabi_ddiv+0x588>
 80013fe:	e713      	b.n	8001228 <__aeabi_ddiv+0x3b0>
 8001400:	2501      	movs	r5, #1
 8001402:	2100      	movs	r1, #0
 8001404:	44a8      	add	r8, r5
 8001406:	e66a      	b.n	80010de <__aeabi_ddiv+0x266>
 8001408:	075d      	lsls	r5, r3, #29
 800140a:	025b      	lsls	r3, r3, #9
 800140c:	0b1a      	lsrs	r2, r3, #12
 800140e:	08c9      	lsrs	r1, r1, #3
 8001410:	2300      	movs	r3, #0
 8001412:	430d      	orrs	r5, r1
 8001414:	e587      	b.n	8000f26 <__aeabi_ddiv+0xae>
 8001416:	9900      	ldr	r1, [sp, #0]
 8001418:	3d02      	subs	r5, #2
 800141a:	004a      	lsls	r2, r1, #1
 800141c:	428a      	cmp	r2, r1
 800141e:	41bf      	sbcs	r7, r7
 8001420:	427f      	negs	r7, r7
 8001422:	193f      	adds	r7, r7, r4
 8001424:	19f6      	adds	r6, r6, r7
 8001426:	9200      	str	r2, [sp, #0]
 8001428:	e7dd      	b.n	80013e6 <__aeabi_ddiv+0x56e>
 800142a:	2280      	movs	r2, #128	; 0x80
 800142c:	4643      	mov	r3, r8
 800142e:	0312      	lsls	r2, r2, #12
 8001430:	431a      	orrs	r2, r3
 8001432:	0312      	lsls	r2, r2, #12
 8001434:	4b03      	ldr	r3, [pc, #12]	; (8001444 <__aeabi_ddiv+0x5cc>)
 8001436:	0b12      	lsrs	r2, r2, #12
 8001438:	e575      	b.n	8000f26 <__aeabi_ddiv+0xae>
 800143a:	9900      	ldr	r1, [sp, #0]
 800143c:	4299      	cmp	r1, r3
 800143e:	d3ea      	bcc.n	8001416 <__aeabi_ddiv+0x59e>
 8001440:	0015      	movs	r5, r2
 8001442:	e7d3      	b.n	80013ec <__aeabi_ddiv+0x574>
 8001444:	000007ff 	.word	0x000007ff
 8001448:	0000043e 	.word	0x0000043e
 800144c:	0000041e 	.word	0x0000041e
 8001450:	000003ff 	.word	0x000003ff

08001454 <__eqdf2>:
 8001454:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001456:	464e      	mov	r6, r9
 8001458:	4645      	mov	r5, r8
 800145a:	46de      	mov	lr, fp
 800145c:	4657      	mov	r7, sl
 800145e:	4690      	mov	r8, r2
 8001460:	b5e0      	push	{r5, r6, r7, lr}
 8001462:	0017      	movs	r7, r2
 8001464:	031a      	lsls	r2, r3, #12
 8001466:	0b12      	lsrs	r2, r2, #12
 8001468:	0005      	movs	r5, r0
 800146a:	4684      	mov	ip, r0
 800146c:	4819      	ldr	r0, [pc, #100]	; (80014d4 <__eqdf2+0x80>)
 800146e:	030e      	lsls	r6, r1, #12
 8001470:	004c      	lsls	r4, r1, #1
 8001472:	4691      	mov	r9, r2
 8001474:	005a      	lsls	r2, r3, #1
 8001476:	0fdb      	lsrs	r3, r3, #31
 8001478:	469b      	mov	fp, r3
 800147a:	0b36      	lsrs	r6, r6, #12
 800147c:	0d64      	lsrs	r4, r4, #21
 800147e:	0fc9      	lsrs	r1, r1, #31
 8001480:	0d52      	lsrs	r2, r2, #21
 8001482:	4284      	cmp	r4, r0
 8001484:	d019      	beq.n	80014ba <__eqdf2+0x66>
 8001486:	4282      	cmp	r2, r0
 8001488:	d010      	beq.n	80014ac <__eqdf2+0x58>
 800148a:	2001      	movs	r0, #1
 800148c:	4294      	cmp	r4, r2
 800148e:	d10e      	bne.n	80014ae <__eqdf2+0x5a>
 8001490:	454e      	cmp	r6, r9
 8001492:	d10c      	bne.n	80014ae <__eqdf2+0x5a>
 8001494:	2001      	movs	r0, #1
 8001496:	45c4      	cmp	ip, r8
 8001498:	d109      	bne.n	80014ae <__eqdf2+0x5a>
 800149a:	4559      	cmp	r1, fp
 800149c:	d017      	beq.n	80014ce <__eqdf2+0x7a>
 800149e:	2c00      	cmp	r4, #0
 80014a0:	d105      	bne.n	80014ae <__eqdf2+0x5a>
 80014a2:	0030      	movs	r0, r6
 80014a4:	4328      	orrs	r0, r5
 80014a6:	1e43      	subs	r3, r0, #1
 80014a8:	4198      	sbcs	r0, r3
 80014aa:	e000      	b.n	80014ae <__eqdf2+0x5a>
 80014ac:	2001      	movs	r0, #1
 80014ae:	bcf0      	pop	{r4, r5, r6, r7}
 80014b0:	46bb      	mov	fp, r7
 80014b2:	46b2      	mov	sl, r6
 80014b4:	46a9      	mov	r9, r5
 80014b6:	46a0      	mov	r8, r4
 80014b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014ba:	0033      	movs	r3, r6
 80014bc:	2001      	movs	r0, #1
 80014be:	432b      	orrs	r3, r5
 80014c0:	d1f5      	bne.n	80014ae <__eqdf2+0x5a>
 80014c2:	42a2      	cmp	r2, r4
 80014c4:	d1f3      	bne.n	80014ae <__eqdf2+0x5a>
 80014c6:	464b      	mov	r3, r9
 80014c8:	433b      	orrs	r3, r7
 80014ca:	d1f0      	bne.n	80014ae <__eqdf2+0x5a>
 80014cc:	e7e2      	b.n	8001494 <__eqdf2+0x40>
 80014ce:	2000      	movs	r0, #0
 80014d0:	e7ed      	b.n	80014ae <__eqdf2+0x5a>
 80014d2:	46c0      	nop			; (mov r8, r8)
 80014d4:	000007ff 	.word	0x000007ff

080014d8 <__gedf2>:
 80014d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014da:	4647      	mov	r7, r8
 80014dc:	46ce      	mov	lr, r9
 80014de:	0004      	movs	r4, r0
 80014e0:	0018      	movs	r0, r3
 80014e2:	0016      	movs	r6, r2
 80014e4:	031b      	lsls	r3, r3, #12
 80014e6:	0b1b      	lsrs	r3, r3, #12
 80014e8:	4d2d      	ldr	r5, [pc, #180]	; (80015a0 <__gedf2+0xc8>)
 80014ea:	004a      	lsls	r2, r1, #1
 80014ec:	4699      	mov	r9, r3
 80014ee:	b580      	push	{r7, lr}
 80014f0:	0043      	lsls	r3, r0, #1
 80014f2:	030f      	lsls	r7, r1, #12
 80014f4:	46a4      	mov	ip, r4
 80014f6:	46b0      	mov	r8, r6
 80014f8:	0b3f      	lsrs	r7, r7, #12
 80014fa:	0d52      	lsrs	r2, r2, #21
 80014fc:	0fc9      	lsrs	r1, r1, #31
 80014fe:	0d5b      	lsrs	r3, r3, #21
 8001500:	0fc0      	lsrs	r0, r0, #31
 8001502:	42aa      	cmp	r2, r5
 8001504:	d021      	beq.n	800154a <__gedf2+0x72>
 8001506:	42ab      	cmp	r3, r5
 8001508:	d013      	beq.n	8001532 <__gedf2+0x5a>
 800150a:	2a00      	cmp	r2, #0
 800150c:	d122      	bne.n	8001554 <__gedf2+0x7c>
 800150e:	433c      	orrs	r4, r7
 8001510:	2b00      	cmp	r3, #0
 8001512:	d102      	bne.n	800151a <__gedf2+0x42>
 8001514:	464d      	mov	r5, r9
 8001516:	432e      	orrs	r6, r5
 8001518:	d022      	beq.n	8001560 <__gedf2+0x88>
 800151a:	2c00      	cmp	r4, #0
 800151c:	d010      	beq.n	8001540 <__gedf2+0x68>
 800151e:	4281      	cmp	r1, r0
 8001520:	d022      	beq.n	8001568 <__gedf2+0x90>
 8001522:	2002      	movs	r0, #2
 8001524:	3901      	subs	r1, #1
 8001526:	4008      	ands	r0, r1
 8001528:	3801      	subs	r0, #1
 800152a:	bcc0      	pop	{r6, r7}
 800152c:	46b9      	mov	r9, r7
 800152e:	46b0      	mov	r8, r6
 8001530:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001532:	464d      	mov	r5, r9
 8001534:	432e      	orrs	r6, r5
 8001536:	d129      	bne.n	800158c <__gedf2+0xb4>
 8001538:	2a00      	cmp	r2, #0
 800153a:	d1f0      	bne.n	800151e <__gedf2+0x46>
 800153c:	433c      	orrs	r4, r7
 800153e:	d1ee      	bne.n	800151e <__gedf2+0x46>
 8001540:	2800      	cmp	r0, #0
 8001542:	d1f2      	bne.n	800152a <__gedf2+0x52>
 8001544:	2001      	movs	r0, #1
 8001546:	4240      	negs	r0, r0
 8001548:	e7ef      	b.n	800152a <__gedf2+0x52>
 800154a:	003d      	movs	r5, r7
 800154c:	4325      	orrs	r5, r4
 800154e:	d11d      	bne.n	800158c <__gedf2+0xb4>
 8001550:	4293      	cmp	r3, r2
 8001552:	d0ee      	beq.n	8001532 <__gedf2+0x5a>
 8001554:	2b00      	cmp	r3, #0
 8001556:	d1e2      	bne.n	800151e <__gedf2+0x46>
 8001558:	464c      	mov	r4, r9
 800155a:	4326      	orrs	r6, r4
 800155c:	d1df      	bne.n	800151e <__gedf2+0x46>
 800155e:	e7e0      	b.n	8001522 <__gedf2+0x4a>
 8001560:	2000      	movs	r0, #0
 8001562:	2c00      	cmp	r4, #0
 8001564:	d0e1      	beq.n	800152a <__gedf2+0x52>
 8001566:	e7dc      	b.n	8001522 <__gedf2+0x4a>
 8001568:	429a      	cmp	r2, r3
 800156a:	dc0a      	bgt.n	8001582 <__gedf2+0xaa>
 800156c:	dbe8      	blt.n	8001540 <__gedf2+0x68>
 800156e:	454f      	cmp	r7, r9
 8001570:	d8d7      	bhi.n	8001522 <__gedf2+0x4a>
 8001572:	d00e      	beq.n	8001592 <__gedf2+0xba>
 8001574:	2000      	movs	r0, #0
 8001576:	454f      	cmp	r7, r9
 8001578:	d2d7      	bcs.n	800152a <__gedf2+0x52>
 800157a:	2900      	cmp	r1, #0
 800157c:	d0e2      	beq.n	8001544 <__gedf2+0x6c>
 800157e:	0008      	movs	r0, r1
 8001580:	e7d3      	b.n	800152a <__gedf2+0x52>
 8001582:	4243      	negs	r3, r0
 8001584:	4158      	adcs	r0, r3
 8001586:	0040      	lsls	r0, r0, #1
 8001588:	3801      	subs	r0, #1
 800158a:	e7ce      	b.n	800152a <__gedf2+0x52>
 800158c:	2002      	movs	r0, #2
 800158e:	4240      	negs	r0, r0
 8001590:	e7cb      	b.n	800152a <__gedf2+0x52>
 8001592:	45c4      	cmp	ip, r8
 8001594:	d8c5      	bhi.n	8001522 <__gedf2+0x4a>
 8001596:	2000      	movs	r0, #0
 8001598:	45c4      	cmp	ip, r8
 800159a:	d2c6      	bcs.n	800152a <__gedf2+0x52>
 800159c:	e7ed      	b.n	800157a <__gedf2+0xa2>
 800159e:	46c0      	nop			; (mov r8, r8)
 80015a0:	000007ff 	.word	0x000007ff

080015a4 <__ledf2>:
 80015a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015a6:	4647      	mov	r7, r8
 80015a8:	46ce      	mov	lr, r9
 80015aa:	0004      	movs	r4, r0
 80015ac:	0018      	movs	r0, r3
 80015ae:	0016      	movs	r6, r2
 80015b0:	031b      	lsls	r3, r3, #12
 80015b2:	0b1b      	lsrs	r3, r3, #12
 80015b4:	4d2c      	ldr	r5, [pc, #176]	; (8001668 <__ledf2+0xc4>)
 80015b6:	004a      	lsls	r2, r1, #1
 80015b8:	4699      	mov	r9, r3
 80015ba:	b580      	push	{r7, lr}
 80015bc:	0043      	lsls	r3, r0, #1
 80015be:	030f      	lsls	r7, r1, #12
 80015c0:	46a4      	mov	ip, r4
 80015c2:	46b0      	mov	r8, r6
 80015c4:	0b3f      	lsrs	r7, r7, #12
 80015c6:	0d52      	lsrs	r2, r2, #21
 80015c8:	0fc9      	lsrs	r1, r1, #31
 80015ca:	0d5b      	lsrs	r3, r3, #21
 80015cc:	0fc0      	lsrs	r0, r0, #31
 80015ce:	42aa      	cmp	r2, r5
 80015d0:	d00d      	beq.n	80015ee <__ledf2+0x4a>
 80015d2:	42ab      	cmp	r3, r5
 80015d4:	d010      	beq.n	80015f8 <__ledf2+0x54>
 80015d6:	2a00      	cmp	r2, #0
 80015d8:	d127      	bne.n	800162a <__ledf2+0x86>
 80015da:	433c      	orrs	r4, r7
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d111      	bne.n	8001604 <__ledf2+0x60>
 80015e0:	464d      	mov	r5, r9
 80015e2:	432e      	orrs	r6, r5
 80015e4:	d10e      	bne.n	8001604 <__ledf2+0x60>
 80015e6:	2000      	movs	r0, #0
 80015e8:	2c00      	cmp	r4, #0
 80015ea:	d015      	beq.n	8001618 <__ledf2+0x74>
 80015ec:	e00e      	b.n	800160c <__ledf2+0x68>
 80015ee:	003d      	movs	r5, r7
 80015f0:	4325      	orrs	r5, r4
 80015f2:	d110      	bne.n	8001616 <__ledf2+0x72>
 80015f4:	4293      	cmp	r3, r2
 80015f6:	d118      	bne.n	800162a <__ledf2+0x86>
 80015f8:	464d      	mov	r5, r9
 80015fa:	432e      	orrs	r6, r5
 80015fc:	d10b      	bne.n	8001616 <__ledf2+0x72>
 80015fe:	2a00      	cmp	r2, #0
 8001600:	d102      	bne.n	8001608 <__ledf2+0x64>
 8001602:	433c      	orrs	r4, r7
 8001604:	2c00      	cmp	r4, #0
 8001606:	d00b      	beq.n	8001620 <__ledf2+0x7c>
 8001608:	4281      	cmp	r1, r0
 800160a:	d014      	beq.n	8001636 <__ledf2+0x92>
 800160c:	2002      	movs	r0, #2
 800160e:	3901      	subs	r1, #1
 8001610:	4008      	ands	r0, r1
 8001612:	3801      	subs	r0, #1
 8001614:	e000      	b.n	8001618 <__ledf2+0x74>
 8001616:	2002      	movs	r0, #2
 8001618:	bcc0      	pop	{r6, r7}
 800161a:	46b9      	mov	r9, r7
 800161c:	46b0      	mov	r8, r6
 800161e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001620:	2800      	cmp	r0, #0
 8001622:	d1f9      	bne.n	8001618 <__ledf2+0x74>
 8001624:	2001      	movs	r0, #1
 8001626:	4240      	negs	r0, r0
 8001628:	e7f6      	b.n	8001618 <__ledf2+0x74>
 800162a:	2b00      	cmp	r3, #0
 800162c:	d1ec      	bne.n	8001608 <__ledf2+0x64>
 800162e:	464c      	mov	r4, r9
 8001630:	4326      	orrs	r6, r4
 8001632:	d1e9      	bne.n	8001608 <__ledf2+0x64>
 8001634:	e7ea      	b.n	800160c <__ledf2+0x68>
 8001636:	429a      	cmp	r2, r3
 8001638:	dd04      	ble.n	8001644 <__ledf2+0xa0>
 800163a:	4243      	negs	r3, r0
 800163c:	4158      	adcs	r0, r3
 800163e:	0040      	lsls	r0, r0, #1
 8001640:	3801      	subs	r0, #1
 8001642:	e7e9      	b.n	8001618 <__ledf2+0x74>
 8001644:	429a      	cmp	r2, r3
 8001646:	dbeb      	blt.n	8001620 <__ledf2+0x7c>
 8001648:	454f      	cmp	r7, r9
 800164a:	d8df      	bhi.n	800160c <__ledf2+0x68>
 800164c:	d006      	beq.n	800165c <__ledf2+0xb8>
 800164e:	2000      	movs	r0, #0
 8001650:	454f      	cmp	r7, r9
 8001652:	d2e1      	bcs.n	8001618 <__ledf2+0x74>
 8001654:	2900      	cmp	r1, #0
 8001656:	d0e5      	beq.n	8001624 <__ledf2+0x80>
 8001658:	0008      	movs	r0, r1
 800165a:	e7dd      	b.n	8001618 <__ledf2+0x74>
 800165c:	45c4      	cmp	ip, r8
 800165e:	d8d5      	bhi.n	800160c <__ledf2+0x68>
 8001660:	2000      	movs	r0, #0
 8001662:	45c4      	cmp	ip, r8
 8001664:	d2d8      	bcs.n	8001618 <__ledf2+0x74>
 8001666:	e7f5      	b.n	8001654 <__ledf2+0xb0>
 8001668:	000007ff 	.word	0x000007ff

0800166c <__aeabi_dmul>:
 800166c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800166e:	4645      	mov	r5, r8
 8001670:	46de      	mov	lr, fp
 8001672:	4657      	mov	r7, sl
 8001674:	464e      	mov	r6, r9
 8001676:	b5e0      	push	{r5, r6, r7, lr}
 8001678:	001f      	movs	r7, r3
 800167a:	030b      	lsls	r3, r1, #12
 800167c:	0b1b      	lsrs	r3, r3, #12
 800167e:	469b      	mov	fp, r3
 8001680:	004d      	lsls	r5, r1, #1
 8001682:	0fcb      	lsrs	r3, r1, #31
 8001684:	0004      	movs	r4, r0
 8001686:	4691      	mov	r9, r2
 8001688:	4698      	mov	r8, r3
 800168a:	b087      	sub	sp, #28
 800168c:	0d6d      	lsrs	r5, r5, #21
 800168e:	d100      	bne.n	8001692 <__aeabi_dmul+0x26>
 8001690:	e1cd      	b.n	8001a2e <__aeabi_dmul+0x3c2>
 8001692:	4bce      	ldr	r3, [pc, #824]	; (80019cc <__aeabi_dmul+0x360>)
 8001694:	429d      	cmp	r5, r3
 8001696:	d100      	bne.n	800169a <__aeabi_dmul+0x2e>
 8001698:	e1e9      	b.n	8001a6e <__aeabi_dmul+0x402>
 800169a:	465a      	mov	r2, fp
 800169c:	0f43      	lsrs	r3, r0, #29
 800169e:	00d2      	lsls	r2, r2, #3
 80016a0:	4313      	orrs	r3, r2
 80016a2:	2280      	movs	r2, #128	; 0x80
 80016a4:	0412      	lsls	r2, r2, #16
 80016a6:	431a      	orrs	r2, r3
 80016a8:	00c3      	lsls	r3, r0, #3
 80016aa:	469a      	mov	sl, r3
 80016ac:	4bc8      	ldr	r3, [pc, #800]	; (80019d0 <__aeabi_dmul+0x364>)
 80016ae:	4693      	mov	fp, r2
 80016b0:	469c      	mov	ip, r3
 80016b2:	2300      	movs	r3, #0
 80016b4:	2600      	movs	r6, #0
 80016b6:	4465      	add	r5, ip
 80016b8:	9300      	str	r3, [sp, #0]
 80016ba:	033c      	lsls	r4, r7, #12
 80016bc:	007b      	lsls	r3, r7, #1
 80016be:	4648      	mov	r0, r9
 80016c0:	0b24      	lsrs	r4, r4, #12
 80016c2:	0d5b      	lsrs	r3, r3, #21
 80016c4:	0fff      	lsrs	r7, r7, #31
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d100      	bne.n	80016cc <__aeabi_dmul+0x60>
 80016ca:	e189      	b.n	80019e0 <__aeabi_dmul+0x374>
 80016cc:	4abf      	ldr	r2, [pc, #764]	; (80019cc <__aeabi_dmul+0x360>)
 80016ce:	4293      	cmp	r3, r2
 80016d0:	d019      	beq.n	8001706 <__aeabi_dmul+0x9a>
 80016d2:	0f42      	lsrs	r2, r0, #29
 80016d4:	00e4      	lsls	r4, r4, #3
 80016d6:	4322      	orrs	r2, r4
 80016d8:	2480      	movs	r4, #128	; 0x80
 80016da:	0424      	lsls	r4, r4, #16
 80016dc:	4314      	orrs	r4, r2
 80016de:	4abc      	ldr	r2, [pc, #752]	; (80019d0 <__aeabi_dmul+0x364>)
 80016e0:	2100      	movs	r1, #0
 80016e2:	4694      	mov	ip, r2
 80016e4:	4642      	mov	r2, r8
 80016e6:	4463      	add	r3, ip
 80016e8:	195b      	adds	r3, r3, r5
 80016ea:	9301      	str	r3, [sp, #4]
 80016ec:	9b01      	ldr	r3, [sp, #4]
 80016ee:	407a      	eors	r2, r7
 80016f0:	3301      	adds	r3, #1
 80016f2:	00c0      	lsls	r0, r0, #3
 80016f4:	b2d2      	uxtb	r2, r2
 80016f6:	9302      	str	r3, [sp, #8]
 80016f8:	2e0a      	cmp	r6, #10
 80016fa:	dd1c      	ble.n	8001736 <__aeabi_dmul+0xca>
 80016fc:	003a      	movs	r2, r7
 80016fe:	2e0b      	cmp	r6, #11
 8001700:	d05e      	beq.n	80017c0 <__aeabi_dmul+0x154>
 8001702:	4647      	mov	r7, r8
 8001704:	e056      	b.n	80017b4 <__aeabi_dmul+0x148>
 8001706:	4649      	mov	r1, r9
 8001708:	4bb0      	ldr	r3, [pc, #704]	; (80019cc <__aeabi_dmul+0x360>)
 800170a:	4321      	orrs	r1, r4
 800170c:	18eb      	adds	r3, r5, r3
 800170e:	9301      	str	r3, [sp, #4]
 8001710:	2900      	cmp	r1, #0
 8001712:	d12a      	bne.n	800176a <__aeabi_dmul+0xfe>
 8001714:	2080      	movs	r0, #128	; 0x80
 8001716:	2202      	movs	r2, #2
 8001718:	0100      	lsls	r0, r0, #4
 800171a:	002b      	movs	r3, r5
 800171c:	4684      	mov	ip, r0
 800171e:	4316      	orrs	r6, r2
 8001720:	4642      	mov	r2, r8
 8001722:	4463      	add	r3, ip
 8001724:	407a      	eors	r2, r7
 8001726:	b2d2      	uxtb	r2, r2
 8001728:	9302      	str	r3, [sp, #8]
 800172a:	2e0a      	cmp	r6, #10
 800172c:	dd00      	ble.n	8001730 <__aeabi_dmul+0xc4>
 800172e:	e231      	b.n	8001b94 <__aeabi_dmul+0x528>
 8001730:	2000      	movs	r0, #0
 8001732:	2400      	movs	r4, #0
 8001734:	2102      	movs	r1, #2
 8001736:	2e02      	cmp	r6, #2
 8001738:	dc26      	bgt.n	8001788 <__aeabi_dmul+0x11c>
 800173a:	3e01      	subs	r6, #1
 800173c:	2e01      	cmp	r6, #1
 800173e:	d852      	bhi.n	80017e6 <__aeabi_dmul+0x17a>
 8001740:	2902      	cmp	r1, #2
 8001742:	d04c      	beq.n	80017de <__aeabi_dmul+0x172>
 8001744:	2901      	cmp	r1, #1
 8001746:	d000      	beq.n	800174a <__aeabi_dmul+0xde>
 8001748:	e118      	b.n	800197c <__aeabi_dmul+0x310>
 800174a:	2300      	movs	r3, #0
 800174c:	2400      	movs	r4, #0
 800174e:	2500      	movs	r5, #0
 8001750:	051b      	lsls	r3, r3, #20
 8001752:	4323      	orrs	r3, r4
 8001754:	07d2      	lsls	r2, r2, #31
 8001756:	4313      	orrs	r3, r2
 8001758:	0028      	movs	r0, r5
 800175a:	0019      	movs	r1, r3
 800175c:	b007      	add	sp, #28
 800175e:	bcf0      	pop	{r4, r5, r6, r7}
 8001760:	46bb      	mov	fp, r7
 8001762:	46b2      	mov	sl, r6
 8001764:	46a9      	mov	r9, r5
 8001766:	46a0      	mov	r8, r4
 8001768:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800176a:	2180      	movs	r1, #128	; 0x80
 800176c:	2203      	movs	r2, #3
 800176e:	0109      	lsls	r1, r1, #4
 8001770:	002b      	movs	r3, r5
 8001772:	468c      	mov	ip, r1
 8001774:	4316      	orrs	r6, r2
 8001776:	4642      	mov	r2, r8
 8001778:	4463      	add	r3, ip
 800177a:	407a      	eors	r2, r7
 800177c:	b2d2      	uxtb	r2, r2
 800177e:	9302      	str	r3, [sp, #8]
 8001780:	2e0a      	cmp	r6, #10
 8001782:	dd00      	ble.n	8001786 <__aeabi_dmul+0x11a>
 8001784:	e228      	b.n	8001bd8 <__aeabi_dmul+0x56c>
 8001786:	2103      	movs	r1, #3
 8001788:	2501      	movs	r5, #1
 800178a:	40b5      	lsls	r5, r6
 800178c:	46ac      	mov	ip, r5
 800178e:	26a6      	movs	r6, #166	; 0xa6
 8001790:	4663      	mov	r3, ip
 8001792:	00f6      	lsls	r6, r6, #3
 8001794:	4035      	ands	r5, r6
 8001796:	4233      	tst	r3, r6
 8001798:	d10b      	bne.n	80017b2 <__aeabi_dmul+0x146>
 800179a:	2690      	movs	r6, #144	; 0x90
 800179c:	00b6      	lsls	r6, r6, #2
 800179e:	4233      	tst	r3, r6
 80017a0:	d118      	bne.n	80017d4 <__aeabi_dmul+0x168>
 80017a2:	3eb9      	subs	r6, #185	; 0xb9
 80017a4:	3eff      	subs	r6, #255	; 0xff
 80017a6:	421e      	tst	r6, r3
 80017a8:	d01d      	beq.n	80017e6 <__aeabi_dmul+0x17a>
 80017aa:	46a3      	mov	fp, r4
 80017ac:	4682      	mov	sl, r0
 80017ae:	9100      	str	r1, [sp, #0]
 80017b0:	e000      	b.n	80017b4 <__aeabi_dmul+0x148>
 80017b2:	0017      	movs	r7, r2
 80017b4:	9900      	ldr	r1, [sp, #0]
 80017b6:	003a      	movs	r2, r7
 80017b8:	2902      	cmp	r1, #2
 80017ba:	d010      	beq.n	80017de <__aeabi_dmul+0x172>
 80017bc:	465c      	mov	r4, fp
 80017be:	4650      	mov	r0, sl
 80017c0:	2903      	cmp	r1, #3
 80017c2:	d1bf      	bne.n	8001744 <__aeabi_dmul+0xd8>
 80017c4:	2380      	movs	r3, #128	; 0x80
 80017c6:	031b      	lsls	r3, r3, #12
 80017c8:	431c      	orrs	r4, r3
 80017ca:	0324      	lsls	r4, r4, #12
 80017cc:	0005      	movs	r5, r0
 80017ce:	4b7f      	ldr	r3, [pc, #508]	; (80019cc <__aeabi_dmul+0x360>)
 80017d0:	0b24      	lsrs	r4, r4, #12
 80017d2:	e7bd      	b.n	8001750 <__aeabi_dmul+0xe4>
 80017d4:	2480      	movs	r4, #128	; 0x80
 80017d6:	2200      	movs	r2, #0
 80017d8:	4b7c      	ldr	r3, [pc, #496]	; (80019cc <__aeabi_dmul+0x360>)
 80017da:	0324      	lsls	r4, r4, #12
 80017dc:	e7b8      	b.n	8001750 <__aeabi_dmul+0xe4>
 80017de:	2400      	movs	r4, #0
 80017e0:	2500      	movs	r5, #0
 80017e2:	4b7a      	ldr	r3, [pc, #488]	; (80019cc <__aeabi_dmul+0x360>)
 80017e4:	e7b4      	b.n	8001750 <__aeabi_dmul+0xe4>
 80017e6:	4653      	mov	r3, sl
 80017e8:	041e      	lsls	r6, r3, #16
 80017ea:	0c36      	lsrs	r6, r6, #16
 80017ec:	0c1f      	lsrs	r7, r3, #16
 80017ee:	0033      	movs	r3, r6
 80017f0:	0c01      	lsrs	r1, r0, #16
 80017f2:	0400      	lsls	r0, r0, #16
 80017f4:	0c00      	lsrs	r0, r0, #16
 80017f6:	4343      	muls	r3, r0
 80017f8:	4698      	mov	r8, r3
 80017fa:	0003      	movs	r3, r0
 80017fc:	437b      	muls	r3, r7
 80017fe:	4699      	mov	r9, r3
 8001800:	0033      	movs	r3, r6
 8001802:	434b      	muls	r3, r1
 8001804:	469c      	mov	ip, r3
 8001806:	4643      	mov	r3, r8
 8001808:	000d      	movs	r5, r1
 800180a:	0c1b      	lsrs	r3, r3, #16
 800180c:	469a      	mov	sl, r3
 800180e:	437d      	muls	r5, r7
 8001810:	44cc      	add	ip, r9
 8001812:	44d4      	add	ip, sl
 8001814:	9500      	str	r5, [sp, #0]
 8001816:	45e1      	cmp	r9, ip
 8001818:	d904      	bls.n	8001824 <__aeabi_dmul+0x1b8>
 800181a:	2380      	movs	r3, #128	; 0x80
 800181c:	025b      	lsls	r3, r3, #9
 800181e:	4699      	mov	r9, r3
 8001820:	444d      	add	r5, r9
 8001822:	9500      	str	r5, [sp, #0]
 8001824:	4663      	mov	r3, ip
 8001826:	0c1b      	lsrs	r3, r3, #16
 8001828:	001d      	movs	r5, r3
 800182a:	4663      	mov	r3, ip
 800182c:	041b      	lsls	r3, r3, #16
 800182e:	469c      	mov	ip, r3
 8001830:	4643      	mov	r3, r8
 8001832:	041b      	lsls	r3, r3, #16
 8001834:	0c1b      	lsrs	r3, r3, #16
 8001836:	4698      	mov	r8, r3
 8001838:	4663      	mov	r3, ip
 800183a:	4443      	add	r3, r8
 800183c:	9303      	str	r3, [sp, #12]
 800183e:	0c23      	lsrs	r3, r4, #16
 8001840:	4698      	mov	r8, r3
 8001842:	0033      	movs	r3, r6
 8001844:	0424      	lsls	r4, r4, #16
 8001846:	0c24      	lsrs	r4, r4, #16
 8001848:	4363      	muls	r3, r4
 800184a:	469c      	mov	ip, r3
 800184c:	0023      	movs	r3, r4
 800184e:	437b      	muls	r3, r7
 8001850:	4699      	mov	r9, r3
 8001852:	4643      	mov	r3, r8
 8001854:	435e      	muls	r6, r3
 8001856:	435f      	muls	r7, r3
 8001858:	444e      	add	r6, r9
 800185a:	4663      	mov	r3, ip
 800185c:	46b2      	mov	sl, r6
 800185e:	0c1e      	lsrs	r6, r3, #16
 8001860:	4456      	add	r6, sl
 8001862:	45b1      	cmp	r9, r6
 8001864:	d903      	bls.n	800186e <__aeabi_dmul+0x202>
 8001866:	2380      	movs	r3, #128	; 0x80
 8001868:	025b      	lsls	r3, r3, #9
 800186a:	4699      	mov	r9, r3
 800186c:	444f      	add	r7, r9
 800186e:	0c33      	lsrs	r3, r6, #16
 8001870:	4699      	mov	r9, r3
 8001872:	003b      	movs	r3, r7
 8001874:	444b      	add	r3, r9
 8001876:	9305      	str	r3, [sp, #20]
 8001878:	4663      	mov	r3, ip
 800187a:	46ac      	mov	ip, r5
 800187c:	041f      	lsls	r7, r3, #16
 800187e:	0c3f      	lsrs	r7, r7, #16
 8001880:	0436      	lsls	r6, r6, #16
 8001882:	19f6      	adds	r6, r6, r7
 8001884:	44b4      	add	ip, r6
 8001886:	4663      	mov	r3, ip
 8001888:	9304      	str	r3, [sp, #16]
 800188a:	465b      	mov	r3, fp
 800188c:	0c1b      	lsrs	r3, r3, #16
 800188e:	469c      	mov	ip, r3
 8001890:	465b      	mov	r3, fp
 8001892:	041f      	lsls	r7, r3, #16
 8001894:	0c3f      	lsrs	r7, r7, #16
 8001896:	003b      	movs	r3, r7
 8001898:	4343      	muls	r3, r0
 800189a:	4699      	mov	r9, r3
 800189c:	4663      	mov	r3, ip
 800189e:	4343      	muls	r3, r0
 80018a0:	469a      	mov	sl, r3
 80018a2:	464b      	mov	r3, r9
 80018a4:	4660      	mov	r0, ip
 80018a6:	0c1b      	lsrs	r3, r3, #16
 80018a8:	469b      	mov	fp, r3
 80018aa:	4348      	muls	r0, r1
 80018ac:	4379      	muls	r1, r7
 80018ae:	4451      	add	r1, sl
 80018b0:	4459      	add	r1, fp
 80018b2:	458a      	cmp	sl, r1
 80018b4:	d903      	bls.n	80018be <__aeabi_dmul+0x252>
 80018b6:	2380      	movs	r3, #128	; 0x80
 80018b8:	025b      	lsls	r3, r3, #9
 80018ba:	469a      	mov	sl, r3
 80018bc:	4450      	add	r0, sl
 80018be:	0c0b      	lsrs	r3, r1, #16
 80018c0:	469a      	mov	sl, r3
 80018c2:	464b      	mov	r3, r9
 80018c4:	041b      	lsls	r3, r3, #16
 80018c6:	0c1b      	lsrs	r3, r3, #16
 80018c8:	4699      	mov	r9, r3
 80018ca:	003b      	movs	r3, r7
 80018cc:	4363      	muls	r3, r4
 80018ce:	0409      	lsls	r1, r1, #16
 80018d0:	4645      	mov	r5, r8
 80018d2:	4449      	add	r1, r9
 80018d4:	4699      	mov	r9, r3
 80018d6:	4663      	mov	r3, ip
 80018d8:	435c      	muls	r4, r3
 80018da:	436b      	muls	r3, r5
 80018dc:	469c      	mov	ip, r3
 80018de:	464b      	mov	r3, r9
 80018e0:	0c1b      	lsrs	r3, r3, #16
 80018e2:	4698      	mov	r8, r3
 80018e4:	436f      	muls	r7, r5
 80018e6:	193f      	adds	r7, r7, r4
 80018e8:	4447      	add	r7, r8
 80018ea:	4450      	add	r0, sl
 80018ec:	42bc      	cmp	r4, r7
 80018ee:	d903      	bls.n	80018f8 <__aeabi_dmul+0x28c>
 80018f0:	2380      	movs	r3, #128	; 0x80
 80018f2:	025b      	lsls	r3, r3, #9
 80018f4:	4698      	mov	r8, r3
 80018f6:	44c4      	add	ip, r8
 80018f8:	9b04      	ldr	r3, [sp, #16]
 80018fa:	9d00      	ldr	r5, [sp, #0]
 80018fc:	4698      	mov	r8, r3
 80018fe:	4445      	add	r5, r8
 8001900:	42b5      	cmp	r5, r6
 8001902:	41b6      	sbcs	r6, r6
 8001904:	4273      	negs	r3, r6
 8001906:	4698      	mov	r8, r3
 8001908:	464b      	mov	r3, r9
 800190a:	041e      	lsls	r6, r3, #16
 800190c:	9b05      	ldr	r3, [sp, #20]
 800190e:	043c      	lsls	r4, r7, #16
 8001910:	4699      	mov	r9, r3
 8001912:	0c36      	lsrs	r6, r6, #16
 8001914:	19a4      	adds	r4, r4, r6
 8001916:	444c      	add	r4, r9
 8001918:	46a1      	mov	r9, r4
 800191a:	4683      	mov	fp, r0
 800191c:	186e      	adds	r6, r5, r1
 800191e:	44c1      	add	r9, r8
 8001920:	428e      	cmp	r6, r1
 8001922:	4189      	sbcs	r1, r1
 8001924:	44cb      	add	fp, r9
 8001926:	465d      	mov	r5, fp
 8001928:	4249      	negs	r1, r1
 800192a:	186d      	adds	r5, r5, r1
 800192c:	429c      	cmp	r4, r3
 800192e:	41a4      	sbcs	r4, r4
 8001930:	45c1      	cmp	r9, r8
 8001932:	419b      	sbcs	r3, r3
 8001934:	4583      	cmp	fp, r0
 8001936:	4180      	sbcs	r0, r0
 8001938:	428d      	cmp	r5, r1
 800193a:	4189      	sbcs	r1, r1
 800193c:	425b      	negs	r3, r3
 800193e:	4264      	negs	r4, r4
 8001940:	431c      	orrs	r4, r3
 8001942:	4240      	negs	r0, r0
 8001944:	9b03      	ldr	r3, [sp, #12]
 8001946:	4249      	negs	r1, r1
 8001948:	4301      	orrs	r1, r0
 800194a:	0270      	lsls	r0, r6, #9
 800194c:	0c3f      	lsrs	r7, r7, #16
 800194e:	4318      	orrs	r0, r3
 8001950:	19e4      	adds	r4, r4, r7
 8001952:	1e47      	subs	r7, r0, #1
 8001954:	41b8      	sbcs	r0, r7
 8001956:	1864      	adds	r4, r4, r1
 8001958:	4464      	add	r4, ip
 800195a:	0df6      	lsrs	r6, r6, #23
 800195c:	0261      	lsls	r1, r4, #9
 800195e:	4330      	orrs	r0, r6
 8001960:	0dec      	lsrs	r4, r5, #23
 8001962:	026e      	lsls	r6, r5, #9
 8001964:	430c      	orrs	r4, r1
 8001966:	4330      	orrs	r0, r6
 8001968:	01c9      	lsls	r1, r1, #7
 800196a:	d400      	bmi.n	800196e <__aeabi_dmul+0x302>
 800196c:	e0f1      	b.n	8001b52 <__aeabi_dmul+0x4e6>
 800196e:	2101      	movs	r1, #1
 8001970:	0843      	lsrs	r3, r0, #1
 8001972:	4001      	ands	r1, r0
 8001974:	430b      	orrs	r3, r1
 8001976:	07e0      	lsls	r0, r4, #31
 8001978:	4318      	orrs	r0, r3
 800197a:	0864      	lsrs	r4, r4, #1
 800197c:	4915      	ldr	r1, [pc, #84]	; (80019d4 <__aeabi_dmul+0x368>)
 800197e:	9b02      	ldr	r3, [sp, #8]
 8001980:	468c      	mov	ip, r1
 8001982:	4463      	add	r3, ip
 8001984:	2b00      	cmp	r3, #0
 8001986:	dc00      	bgt.n	800198a <__aeabi_dmul+0x31e>
 8001988:	e097      	b.n	8001aba <__aeabi_dmul+0x44e>
 800198a:	0741      	lsls	r1, r0, #29
 800198c:	d009      	beq.n	80019a2 <__aeabi_dmul+0x336>
 800198e:	210f      	movs	r1, #15
 8001990:	4001      	ands	r1, r0
 8001992:	2904      	cmp	r1, #4
 8001994:	d005      	beq.n	80019a2 <__aeabi_dmul+0x336>
 8001996:	1d01      	adds	r1, r0, #4
 8001998:	4281      	cmp	r1, r0
 800199a:	4180      	sbcs	r0, r0
 800199c:	4240      	negs	r0, r0
 800199e:	1824      	adds	r4, r4, r0
 80019a0:	0008      	movs	r0, r1
 80019a2:	01e1      	lsls	r1, r4, #7
 80019a4:	d506      	bpl.n	80019b4 <__aeabi_dmul+0x348>
 80019a6:	2180      	movs	r1, #128	; 0x80
 80019a8:	00c9      	lsls	r1, r1, #3
 80019aa:	468c      	mov	ip, r1
 80019ac:	4b0a      	ldr	r3, [pc, #40]	; (80019d8 <__aeabi_dmul+0x36c>)
 80019ae:	401c      	ands	r4, r3
 80019b0:	9b02      	ldr	r3, [sp, #8]
 80019b2:	4463      	add	r3, ip
 80019b4:	4909      	ldr	r1, [pc, #36]	; (80019dc <__aeabi_dmul+0x370>)
 80019b6:	428b      	cmp	r3, r1
 80019b8:	dd00      	ble.n	80019bc <__aeabi_dmul+0x350>
 80019ba:	e710      	b.n	80017de <__aeabi_dmul+0x172>
 80019bc:	0761      	lsls	r1, r4, #29
 80019be:	08c5      	lsrs	r5, r0, #3
 80019c0:	0264      	lsls	r4, r4, #9
 80019c2:	055b      	lsls	r3, r3, #21
 80019c4:	430d      	orrs	r5, r1
 80019c6:	0b24      	lsrs	r4, r4, #12
 80019c8:	0d5b      	lsrs	r3, r3, #21
 80019ca:	e6c1      	b.n	8001750 <__aeabi_dmul+0xe4>
 80019cc:	000007ff 	.word	0x000007ff
 80019d0:	fffffc01 	.word	0xfffffc01
 80019d4:	000003ff 	.word	0x000003ff
 80019d8:	feffffff 	.word	0xfeffffff
 80019dc:	000007fe 	.word	0x000007fe
 80019e0:	464b      	mov	r3, r9
 80019e2:	4323      	orrs	r3, r4
 80019e4:	d059      	beq.n	8001a9a <__aeabi_dmul+0x42e>
 80019e6:	2c00      	cmp	r4, #0
 80019e8:	d100      	bne.n	80019ec <__aeabi_dmul+0x380>
 80019ea:	e0a3      	b.n	8001b34 <__aeabi_dmul+0x4c8>
 80019ec:	0020      	movs	r0, r4
 80019ee:	f000 fdb1 	bl	8002554 <__clzsi2>
 80019f2:	0001      	movs	r1, r0
 80019f4:	0003      	movs	r3, r0
 80019f6:	390b      	subs	r1, #11
 80019f8:	221d      	movs	r2, #29
 80019fa:	1a52      	subs	r2, r2, r1
 80019fc:	4649      	mov	r1, r9
 80019fe:	0018      	movs	r0, r3
 8001a00:	40d1      	lsrs	r1, r2
 8001a02:	464a      	mov	r2, r9
 8001a04:	3808      	subs	r0, #8
 8001a06:	4082      	lsls	r2, r0
 8001a08:	4084      	lsls	r4, r0
 8001a0a:	0010      	movs	r0, r2
 8001a0c:	430c      	orrs	r4, r1
 8001a0e:	4a74      	ldr	r2, [pc, #464]	; (8001be0 <__aeabi_dmul+0x574>)
 8001a10:	1aeb      	subs	r3, r5, r3
 8001a12:	4694      	mov	ip, r2
 8001a14:	4642      	mov	r2, r8
 8001a16:	4463      	add	r3, ip
 8001a18:	9301      	str	r3, [sp, #4]
 8001a1a:	9b01      	ldr	r3, [sp, #4]
 8001a1c:	407a      	eors	r2, r7
 8001a1e:	3301      	adds	r3, #1
 8001a20:	2100      	movs	r1, #0
 8001a22:	b2d2      	uxtb	r2, r2
 8001a24:	9302      	str	r3, [sp, #8]
 8001a26:	2e0a      	cmp	r6, #10
 8001a28:	dd00      	ble.n	8001a2c <__aeabi_dmul+0x3c0>
 8001a2a:	e667      	b.n	80016fc <__aeabi_dmul+0x90>
 8001a2c:	e683      	b.n	8001736 <__aeabi_dmul+0xca>
 8001a2e:	465b      	mov	r3, fp
 8001a30:	4303      	orrs	r3, r0
 8001a32:	469a      	mov	sl, r3
 8001a34:	d02a      	beq.n	8001a8c <__aeabi_dmul+0x420>
 8001a36:	465b      	mov	r3, fp
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d06d      	beq.n	8001b18 <__aeabi_dmul+0x4ac>
 8001a3c:	4658      	mov	r0, fp
 8001a3e:	f000 fd89 	bl	8002554 <__clzsi2>
 8001a42:	0001      	movs	r1, r0
 8001a44:	0003      	movs	r3, r0
 8001a46:	390b      	subs	r1, #11
 8001a48:	221d      	movs	r2, #29
 8001a4a:	1a52      	subs	r2, r2, r1
 8001a4c:	0021      	movs	r1, r4
 8001a4e:	0018      	movs	r0, r3
 8001a50:	465d      	mov	r5, fp
 8001a52:	40d1      	lsrs	r1, r2
 8001a54:	3808      	subs	r0, #8
 8001a56:	4085      	lsls	r5, r0
 8001a58:	000a      	movs	r2, r1
 8001a5a:	4084      	lsls	r4, r0
 8001a5c:	432a      	orrs	r2, r5
 8001a5e:	4693      	mov	fp, r2
 8001a60:	46a2      	mov	sl, r4
 8001a62:	4d5f      	ldr	r5, [pc, #380]	; (8001be0 <__aeabi_dmul+0x574>)
 8001a64:	2600      	movs	r6, #0
 8001a66:	1aed      	subs	r5, r5, r3
 8001a68:	2300      	movs	r3, #0
 8001a6a:	9300      	str	r3, [sp, #0]
 8001a6c:	e625      	b.n	80016ba <__aeabi_dmul+0x4e>
 8001a6e:	465b      	mov	r3, fp
 8001a70:	4303      	orrs	r3, r0
 8001a72:	469a      	mov	sl, r3
 8001a74:	d105      	bne.n	8001a82 <__aeabi_dmul+0x416>
 8001a76:	2300      	movs	r3, #0
 8001a78:	469b      	mov	fp, r3
 8001a7a:	3302      	adds	r3, #2
 8001a7c:	2608      	movs	r6, #8
 8001a7e:	9300      	str	r3, [sp, #0]
 8001a80:	e61b      	b.n	80016ba <__aeabi_dmul+0x4e>
 8001a82:	2303      	movs	r3, #3
 8001a84:	4682      	mov	sl, r0
 8001a86:	260c      	movs	r6, #12
 8001a88:	9300      	str	r3, [sp, #0]
 8001a8a:	e616      	b.n	80016ba <__aeabi_dmul+0x4e>
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	469b      	mov	fp, r3
 8001a90:	3301      	adds	r3, #1
 8001a92:	2604      	movs	r6, #4
 8001a94:	2500      	movs	r5, #0
 8001a96:	9300      	str	r3, [sp, #0]
 8001a98:	e60f      	b.n	80016ba <__aeabi_dmul+0x4e>
 8001a9a:	4642      	mov	r2, r8
 8001a9c:	3301      	adds	r3, #1
 8001a9e:	9501      	str	r5, [sp, #4]
 8001aa0:	431e      	orrs	r6, r3
 8001aa2:	9b01      	ldr	r3, [sp, #4]
 8001aa4:	407a      	eors	r2, r7
 8001aa6:	3301      	adds	r3, #1
 8001aa8:	2400      	movs	r4, #0
 8001aaa:	2000      	movs	r0, #0
 8001aac:	2101      	movs	r1, #1
 8001aae:	b2d2      	uxtb	r2, r2
 8001ab0:	9302      	str	r3, [sp, #8]
 8001ab2:	2e0a      	cmp	r6, #10
 8001ab4:	dd00      	ble.n	8001ab8 <__aeabi_dmul+0x44c>
 8001ab6:	e621      	b.n	80016fc <__aeabi_dmul+0x90>
 8001ab8:	e63d      	b.n	8001736 <__aeabi_dmul+0xca>
 8001aba:	2101      	movs	r1, #1
 8001abc:	1ac9      	subs	r1, r1, r3
 8001abe:	2938      	cmp	r1, #56	; 0x38
 8001ac0:	dd00      	ble.n	8001ac4 <__aeabi_dmul+0x458>
 8001ac2:	e642      	b.n	800174a <__aeabi_dmul+0xde>
 8001ac4:	291f      	cmp	r1, #31
 8001ac6:	dd47      	ble.n	8001b58 <__aeabi_dmul+0x4ec>
 8001ac8:	261f      	movs	r6, #31
 8001aca:	0025      	movs	r5, r4
 8001acc:	4276      	negs	r6, r6
 8001ace:	1af3      	subs	r3, r6, r3
 8001ad0:	40dd      	lsrs	r5, r3
 8001ad2:	002b      	movs	r3, r5
 8001ad4:	2920      	cmp	r1, #32
 8001ad6:	d005      	beq.n	8001ae4 <__aeabi_dmul+0x478>
 8001ad8:	4942      	ldr	r1, [pc, #264]	; (8001be4 <__aeabi_dmul+0x578>)
 8001ada:	9d02      	ldr	r5, [sp, #8]
 8001adc:	468c      	mov	ip, r1
 8001ade:	4465      	add	r5, ip
 8001ae0:	40ac      	lsls	r4, r5
 8001ae2:	4320      	orrs	r0, r4
 8001ae4:	1e41      	subs	r1, r0, #1
 8001ae6:	4188      	sbcs	r0, r1
 8001ae8:	4318      	orrs	r0, r3
 8001aea:	2307      	movs	r3, #7
 8001aec:	001d      	movs	r5, r3
 8001aee:	2400      	movs	r4, #0
 8001af0:	4005      	ands	r5, r0
 8001af2:	4203      	tst	r3, r0
 8001af4:	d04a      	beq.n	8001b8c <__aeabi_dmul+0x520>
 8001af6:	230f      	movs	r3, #15
 8001af8:	2400      	movs	r4, #0
 8001afa:	4003      	ands	r3, r0
 8001afc:	2b04      	cmp	r3, #4
 8001afe:	d042      	beq.n	8001b86 <__aeabi_dmul+0x51a>
 8001b00:	1d03      	adds	r3, r0, #4
 8001b02:	4283      	cmp	r3, r0
 8001b04:	4180      	sbcs	r0, r0
 8001b06:	4240      	negs	r0, r0
 8001b08:	1824      	adds	r4, r4, r0
 8001b0a:	0018      	movs	r0, r3
 8001b0c:	0223      	lsls	r3, r4, #8
 8001b0e:	d53a      	bpl.n	8001b86 <__aeabi_dmul+0x51a>
 8001b10:	2301      	movs	r3, #1
 8001b12:	2400      	movs	r4, #0
 8001b14:	2500      	movs	r5, #0
 8001b16:	e61b      	b.n	8001750 <__aeabi_dmul+0xe4>
 8001b18:	f000 fd1c 	bl	8002554 <__clzsi2>
 8001b1c:	0001      	movs	r1, r0
 8001b1e:	0003      	movs	r3, r0
 8001b20:	3115      	adds	r1, #21
 8001b22:	3320      	adds	r3, #32
 8001b24:	291c      	cmp	r1, #28
 8001b26:	dd8f      	ble.n	8001a48 <__aeabi_dmul+0x3dc>
 8001b28:	3808      	subs	r0, #8
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	4084      	lsls	r4, r0
 8001b2e:	4692      	mov	sl, r2
 8001b30:	46a3      	mov	fp, r4
 8001b32:	e796      	b.n	8001a62 <__aeabi_dmul+0x3f6>
 8001b34:	f000 fd0e 	bl	8002554 <__clzsi2>
 8001b38:	0001      	movs	r1, r0
 8001b3a:	0003      	movs	r3, r0
 8001b3c:	3115      	adds	r1, #21
 8001b3e:	3320      	adds	r3, #32
 8001b40:	291c      	cmp	r1, #28
 8001b42:	dc00      	bgt.n	8001b46 <__aeabi_dmul+0x4da>
 8001b44:	e758      	b.n	80019f8 <__aeabi_dmul+0x38c>
 8001b46:	0002      	movs	r2, r0
 8001b48:	464c      	mov	r4, r9
 8001b4a:	3a08      	subs	r2, #8
 8001b4c:	2000      	movs	r0, #0
 8001b4e:	4094      	lsls	r4, r2
 8001b50:	e75d      	b.n	8001a0e <__aeabi_dmul+0x3a2>
 8001b52:	9b01      	ldr	r3, [sp, #4]
 8001b54:	9302      	str	r3, [sp, #8]
 8001b56:	e711      	b.n	800197c <__aeabi_dmul+0x310>
 8001b58:	4b23      	ldr	r3, [pc, #140]	; (8001be8 <__aeabi_dmul+0x57c>)
 8001b5a:	0026      	movs	r6, r4
 8001b5c:	469c      	mov	ip, r3
 8001b5e:	0003      	movs	r3, r0
 8001b60:	9d02      	ldr	r5, [sp, #8]
 8001b62:	40cb      	lsrs	r3, r1
 8001b64:	4465      	add	r5, ip
 8001b66:	40ae      	lsls	r6, r5
 8001b68:	431e      	orrs	r6, r3
 8001b6a:	0003      	movs	r3, r0
 8001b6c:	40ab      	lsls	r3, r5
 8001b6e:	1e58      	subs	r0, r3, #1
 8001b70:	4183      	sbcs	r3, r0
 8001b72:	0030      	movs	r0, r6
 8001b74:	4318      	orrs	r0, r3
 8001b76:	40cc      	lsrs	r4, r1
 8001b78:	0743      	lsls	r3, r0, #29
 8001b7a:	d0c7      	beq.n	8001b0c <__aeabi_dmul+0x4a0>
 8001b7c:	230f      	movs	r3, #15
 8001b7e:	4003      	ands	r3, r0
 8001b80:	2b04      	cmp	r3, #4
 8001b82:	d1bd      	bne.n	8001b00 <__aeabi_dmul+0x494>
 8001b84:	e7c2      	b.n	8001b0c <__aeabi_dmul+0x4a0>
 8001b86:	0765      	lsls	r5, r4, #29
 8001b88:	0264      	lsls	r4, r4, #9
 8001b8a:	0b24      	lsrs	r4, r4, #12
 8001b8c:	08c0      	lsrs	r0, r0, #3
 8001b8e:	2300      	movs	r3, #0
 8001b90:	4305      	orrs	r5, r0
 8001b92:	e5dd      	b.n	8001750 <__aeabi_dmul+0xe4>
 8001b94:	2500      	movs	r5, #0
 8001b96:	2302      	movs	r3, #2
 8001b98:	2e0f      	cmp	r6, #15
 8001b9a:	d10c      	bne.n	8001bb6 <__aeabi_dmul+0x54a>
 8001b9c:	2480      	movs	r4, #128	; 0x80
 8001b9e:	465b      	mov	r3, fp
 8001ba0:	0324      	lsls	r4, r4, #12
 8001ba2:	4223      	tst	r3, r4
 8001ba4:	d00e      	beq.n	8001bc4 <__aeabi_dmul+0x558>
 8001ba6:	4221      	tst	r1, r4
 8001ba8:	d10c      	bne.n	8001bc4 <__aeabi_dmul+0x558>
 8001baa:	430c      	orrs	r4, r1
 8001bac:	0324      	lsls	r4, r4, #12
 8001bae:	003a      	movs	r2, r7
 8001bb0:	4b0e      	ldr	r3, [pc, #56]	; (8001bec <__aeabi_dmul+0x580>)
 8001bb2:	0b24      	lsrs	r4, r4, #12
 8001bb4:	e5cc      	b.n	8001750 <__aeabi_dmul+0xe4>
 8001bb6:	2e0b      	cmp	r6, #11
 8001bb8:	d000      	beq.n	8001bbc <__aeabi_dmul+0x550>
 8001bba:	e5a2      	b.n	8001702 <__aeabi_dmul+0x96>
 8001bbc:	468b      	mov	fp, r1
 8001bbe:	46aa      	mov	sl, r5
 8001bc0:	9300      	str	r3, [sp, #0]
 8001bc2:	e5f7      	b.n	80017b4 <__aeabi_dmul+0x148>
 8001bc4:	2480      	movs	r4, #128	; 0x80
 8001bc6:	465b      	mov	r3, fp
 8001bc8:	0324      	lsls	r4, r4, #12
 8001bca:	431c      	orrs	r4, r3
 8001bcc:	0324      	lsls	r4, r4, #12
 8001bce:	4642      	mov	r2, r8
 8001bd0:	4655      	mov	r5, sl
 8001bd2:	4b06      	ldr	r3, [pc, #24]	; (8001bec <__aeabi_dmul+0x580>)
 8001bd4:	0b24      	lsrs	r4, r4, #12
 8001bd6:	e5bb      	b.n	8001750 <__aeabi_dmul+0xe4>
 8001bd8:	464d      	mov	r5, r9
 8001bda:	0021      	movs	r1, r4
 8001bdc:	2303      	movs	r3, #3
 8001bde:	e7db      	b.n	8001b98 <__aeabi_dmul+0x52c>
 8001be0:	fffffc0d 	.word	0xfffffc0d
 8001be4:	0000043e 	.word	0x0000043e
 8001be8:	0000041e 	.word	0x0000041e
 8001bec:	000007ff 	.word	0x000007ff

08001bf0 <__aeabi_dsub>:
 8001bf0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bf2:	4657      	mov	r7, sl
 8001bf4:	464e      	mov	r6, r9
 8001bf6:	4645      	mov	r5, r8
 8001bf8:	46de      	mov	lr, fp
 8001bfa:	b5e0      	push	{r5, r6, r7, lr}
 8001bfc:	000d      	movs	r5, r1
 8001bfe:	0004      	movs	r4, r0
 8001c00:	0019      	movs	r1, r3
 8001c02:	0010      	movs	r0, r2
 8001c04:	032b      	lsls	r3, r5, #12
 8001c06:	0a5b      	lsrs	r3, r3, #9
 8001c08:	0f62      	lsrs	r2, r4, #29
 8001c0a:	431a      	orrs	r2, r3
 8001c0c:	00e3      	lsls	r3, r4, #3
 8001c0e:	030c      	lsls	r4, r1, #12
 8001c10:	0a64      	lsrs	r4, r4, #9
 8001c12:	0f47      	lsrs	r7, r0, #29
 8001c14:	4327      	orrs	r7, r4
 8001c16:	4cd0      	ldr	r4, [pc, #832]	; (8001f58 <__aeabi_dsub+0x368>)
 8001c18:	006e      	lsls	r6, r5, #1
 8001c1a:	4691      	mov	r9, r2
 8001c1c:	b083      	sub	sp, #12
 8001c1e:	004a      	lsls	r2, r1, #1
 8001c20:	00c0      	lsls	r0, r0, #3
 8001c22:	4698      	mov	r8, r3
 8001c24:	46a2      	mov	sl, r4
 8001c26:	0d76      	lsrs	r6, r6, #21
 8001c28:	0fed      	lsrs	r5, r5, #31
 8001c2a:	0d52      	lsrs	r2, r2, #21
 8001c2c:	0fc9      	lsrs	r1, r1, #31
 8001c2e:	9001      	str	r0, [sp, #4]
 8001c30:	42a2      	cmp	r2, r4
 8001c32:	d100      	bne.n	8001c36 <__aeabi_dsub+0x46>
 8001c34:	e0b9      	b.n	8001daa <__aeabi_dsub+0x1ba>
 8001c36:	2401      	movs	r4, #1
 8001c38:	4061      	eors	r1, r4
 8001c3a:	468b      	mov	fp, r1
 8001c3c:	428d      	cmp	r5, r1
 8001c3e:	d100      	bne.n	8001c42 <__aeabi_dsub+0x52>
 8001c40:	e08d      	b.n	8001d5e <__aeabi_dsub+0x16e>
 8001c42:	1ab4      	subs	r4, r6, r2
 8001c44:	46a4      	mov	ip, r4
 8001c46:	2c00      	cmp	r4, #0
 8001c48:	dc00      	bgt.n	8001c4c <__aeabi_dsub+0x5c>
 8001c4a:	e0b7      	b.n	8001dbc <__aeabi_dsub+0x1cc>
 8001c4c:	2a00      	cmp	r2, #0
 8001c4e:	d100      	bne.n	8001c52 <__aeabi_dsub+0x62>
 8001c50:	e0cb      	b.n	8001dea <__aeabi_dsub+0x1fa>
 8001c52:	4ac1      	ldr	r2, [pc, #772]	; (8001f58 <__aeabi_dsub+0x368>)
 8001c54:	4296      	cmp	r6, r2
 8001c56:	d100      	bne.n	8001c5a <__aeabi_dsub+0x6a>
 8001c58:	e186      	b.n	8001f68 <__aeabi_dsub+0x378>
 8001c5a:	2280      	movs	r2, #128	; 0x80
 8001c5c:	0412      	lsls	r2, r2, #16
 8001c5e:	4317      	orrs	r7, r2
 8001c60:	4662      	mov	r2, ip
 8001c62:	2a38      	cmp	r2, #56	; 0x38
 8001c64:	dd00      	ble.n	8001c68 <__aeabi_dsub+0x78>
 8001c66:	e1a4      	b.n	8001fb2 <__aeabi_dsub+0x3c2>
 8001c68:	2a1f      	cmp	r2, #31
 8001c6a:	dd00      	ble.n	8001c6e <__aeabi_dsub+0x7e>
 8001c6c:	e21d      	b.n	80020aa <__aeabi_dsub+0x4ba>
 8001c6e:	4661      	mov	r1, ip
 8001c70:	2220      	movs	r2, #32
 8001c72:	003c      	movs	r4, r7
 8001c74:	1a52      	subs	r2, r2, r1
 8001c76:	0001      	movs	r1, r0
 8001c78:	4090      	lsls	r0, r2
 8001c7a:	4094      	lsls	r4, r2
 8001c7c:	1e42      	subs	r2, r0, #1
 8001c7e:	4190      	sbcs	r0, r2
 8001c80:	4662      	mov	r2, ip
 8001c82:	46a0      	mov	r8, r4
 8001c84:	4664      	mov	r4, ip
 8001c86:	40d7      	lsrs	r7, r2
 8001c88:	464a      	mov	r2, r9
 8001c8a:	40e1      	lsrs	r1, r4
 8001c8c:	4644      	mov	r4, r8
 8001c8e:	1bd2      	subs	r2, r2, r7
 8001c90:	4691      	mov	r9, r2
 8001c92:	430c      	orrs	r4, r1
 8001c94:	4304      	orrs	r4, r0
 8001c96:	1b1c      	subs	r4, r3, r4
 8001c98:	42a3      	cmp	r3, r4
 8001c9a:	4192      	sbcs	r2, r2
 8001c9c:	464b      	mov	r3, r9
 8001c9e:	4252      	negs	r2, r2
 8001ca0:	1a9b      	subs	r3, r3, r2
 8001ca2:	469a      	mov	sl, r3
 8001ca4:	4653      	mov	r3, sl
 8001ca6:	021b      	lsls	r3, r3, #8
 8001ca8:	d400      	bmi.n	8001cac <__aeabi_dsub+0xbc>
 8001caa:	e12b      	b.n	8001f04 <__aeabi_dsub+0x314>
 8001cac:	4653      	mov	r3, sl
 8001cae:	025a      	lsls	r2, r3, #9
 8001cb0:	0a53      	lsrs	r3, r2, #9
 8001cb2:	469a      	mov	sl, r3
 8001cb4:	4653      	mov	r3, sl
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d100      	bne.n	8001cbc <__aeabi_dsub+0xcc>
 8001cba:	e166      	b.n	8001f8a <__aeabi_dsub+0x39a>
 8001cbc:	4650      	mov	r0, sl
 8001cbe:	f000 fc49 	bl	8002554 <__clzsi2>
 8001cc2:	0003      	movs	r3, r0
 8001cc4:	3b08      	subs	r3, #8
 8001cc6:	2220      	movs	r2, #32
 8001cc8:	0020      	movs	r0, r4
 8001cca:	1ad2      	subs	r2, r2, r3
 8001ccc:	4651      	mov	r1, sl
 8001cce:	40d0      	lsrs	r0, r2
 8001cd0:	4099      	lsls	r1, r3
 8001cd2:	0002      	movs	r2, r0
 8001cd4:	409c      	lsls	r4, r3
 8001cd6:	430a      	orrs	r2, r1
 8001cd8:	429e      	cmp	r6, r3
 8001cda:	dd00      	ble.n	8001cde <__aeabi_dsub+0xee>
 8001cdc:	e164      	b.n	8001fa8 <__aeabi_dsub+0x3b8>
 8001cde:	1b9b      	subs	r3, r3, r6
 8001ce0:	1c59      	adds	r1, r3, #1
 8001ce2:	291f      	cmp	r1, #31
 8001ce4:	dd00      	ble.n	8001ce8 <__aeabi_dsub+0xf8>
 8001ce6:	e0fe      	b.n	8001ee6 <__aeabi_dsub+0x2f6>
 8001ce8:	2320      	movs	r3, #32
 8001cea:	0010      	movs	r0, r2
 8001cec:	0026      	movs	r6, r4
 8001cee:	1a5b      	subs	r3, r3, r1
 8001cf0:	409c      	lsls	r4, r3
 8001cf2:	4098      	lsls	r0, r3
 8001cf4:	40ce      	lsrs	r6, r1
 8001cf6:	40ca      	lsrs	r2, r1
 8001cf8:	1e63      	subs	r3, r4, #1
 8001cfa:	419c      	sbcs	r4, r3
 8001cfc:	4330      	orrs	r0, r6
 8001cfe:	4692      	mov	sl, r2
 8001d00:	2600      	movs	r6, #0
 8001d02:	4304      	orrs	r4, r0
 8001d04:	0763      	lsls	r3, r4, #29
 8001d06:	d009      	beq.n	8001d1c <__aeabi_dsub+0x12c>
 8001d08:	230f      	movs	r3, #15
 8001d0a:	4023      	ands	r3, r4
 8001d0c:	2b04      	cmp	r3, #4
 8001d0e:	d005      	beq.n	8001d1c <__aeabi_dsub+0x12c>
 8001d10:	1d23      	adds	r3, r4, #4
 8001d12:	42a3      	cmp	r3, r4
 8001d14:	41a4      	sbcs	r4, r4
 8001d16:	4264      	negs	r4, r4
 8001d18:	44a2      	add	sl, r4
 8001d1a:	001c      	movs	r4, r3
 8001d1c:	4653      	mov	r3, sl
 8001d1e:	021b      	lsls	r3, r3, #8
 8001d20:	d400      	bmi.n	8001d24 <__aeabi_dsub+0x134>
 8001d22:	e0f2      	b.n	8001f0a <__aeabi_dsub+0x31a>
 8001d24:	4b8c      	ldr	r3, [pc, #560]	; (8001f58 <__aeabi_dsub+0x368>)
 8001d26:	3601      	adds	r6, #1
 8001d28:	429e      	cmp	r6, r3
 8001d2a:	d100      	bne.n	8001d2e <__aeabi_dsub+0x13e>
 8001d2c:	e10f      	b.n	8001f4e <__aeabi_dsub+0x35e>
 8001d2e:	4653      	mov	r3, sl
 8001d30:	498a      	ldr	r1, [pc, #552]	; (8001f5c <__aeabi_dsub+0x36c>)
 8001d32:	08e4      	lsrs	r4, r4, #3
 8001d34:	400b      	ands	r3, r1
 8001d36:	0019      	movs	r1, r3
 8001d38:	075b      	lsls	r3, r3, #29
 8001d3a:	4323      	orrs	r3, r4
 8001d3c:	0572      	lsls	r2, r6, #21
 8001d3e:	024c      	lsls	r4, r1, #9
 8001d40:	0b24      	lsrs	r4, r4, #12
 8001d42:	0d52      	lsrs	r2, r2, #21
 8001d44:	0512      	lsls	r2, r2, #20
 8001d46:	4322      	orrs	r2, r4
 8001d48:	07ed      	lsls	r5, r5, #31
 8001d4a:	432a      	orrs	r2, r5
 8001d4c:	0018      	movs	r0, r3
 8001d4e:	0011      	movs	r1, r2
 8001d50:	b003      	add	sp, #12
 8001d52:	bcf0      	pop	{r4, r5, r6, r7}
 8001d54:	46bb      	mov	fp, r7
 8001d56:	46b2      	mov	sl, r6
 8001d58:	46a9      	mov	r9, r5
 8001d5a:	46a0      	mov	r8, r4
 8001d5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d5e:	1ab4      	subs	r4, r6, r2
 8001d60:	46a4      	mov	ip, r4
 8001d62:	2c00      	cmp	r4, #0
 8001d64:	dd59      	ble.n	8001e1a <__aeabi_dsub+0x22a>
 8001d66:	2a00      	cmp	r2, #0
 8001d68:	d100      	bne.n	8001d6c <__aeabi_dsub+0x17c>
 8001d6a:	e0b0      	b.n	8001ece <__aeabi_dsub+0x2de>
 8001d6c:	4556      	cmp	r6, sl
 8001d6e:	d100      	bne.n	8001d72 <__aeabi_dsub+0x182>
 8001d70:	e0fa      	b.n	8001f68 <__aeabi_dsub+0x378>
 8001d72:	2280      	movs	r2, #128	; 0x80
 8001d74:	0412      	lsls	r2, r2, #16
 8001d76:	4317      	orrs	r7, r2
 8001d78:	4662      	mov	r2, ip
 8001d7a:	2a38      	cmp	r2, #56	; 0x38
 8001d7c:	dd00      	ble.n	8001d80 <__aeabi_dsub+0x190>
 8001d7e:	e0d4      	b.n	8001f2a <__aeabi_dsub+0x33a>
 8001d80:	2a1f      	cmp	r2, #31
 8001d82:	dc00      	bgt.n	8001d86 <__aeabi_dsub+0x196>
 8001d84:	e1c0      	b.n	8002108 <__aeabi_dsub+0x518>
 8001d86:	0039      	movs	r1, r7
 8001d88:	3a20      	subs	r2, #32
 8001d8a:	40d1      	lsrs	r1, r2
 8001d8c:	4662      	mov	r2, ip
 8001d8e:	2a20      	cmp	r2, #32
 8001d90:	d006      	beq.n	8001da0 <__aeabi_dsub+0x1b0>
 8001d92:	4664      	mov	r4, ip
 8001d94:	2240      	movs	r2, #64	; 0x40
 8001d96:	1b12      	subs	r2, r2, r4
 8001d98:	003c      	movs	r4, r7
 8001d9a:	4094      	lsls	r4, r2
 8001d9c:	4304      	orrs	r4, r0
 8001d9e:	9401      	str	r4, [sp, #4]
 8001da0:	9c01      	ldr	r4, [sp, #4]
 8001da2:	1e62      	subs	r2, r4, #1
 8001da4:	4194      	sbcs	r4, r2
 8001da6:	430c      	orrs	r4, r1
 8001da8:	e0c3      	b.n	8001f32 <__aeabi_dsub+0x342>
 8001daa:	003c      	movs	r4, r7
 8001dac:	4304      	orrs	r4, r0
 8001dae:	d02b      	beq.n	8001e08 <__aeabi_dsub+0x218>
 8001db0:	468b      	mov	fp, r1
 8001db2:	428d      	cmp	r5, r1
 8001db4:	d02e      	beq.n	8001e14 <__aeabi_dsub+0x224>
 8001db6:	4c6a      	ldr	r4, [pc, #424]	; (8001f60 <__aeabi_dsub+0x370>)
 8001db8:	46a4      	mov	ip, r4
 8001dba:	44b4      	add	ip, r6
 8001dbc:	4664      	mov	r4, ip
 8001dbe:	2c00      	cmp	r4, #0
 8001dc0:	d05f      	beq.n	8001e82 <__aeabi_dsub+0x292>
 8001dc2:	1b94      	subs	r4, r2, r6
 8001dc4:	46a4      	mov	ip, r4
 8001dc6:	2e00      	cmp	r6, #0
 8001dc8:	d000      	beq.n	8001dcc <__aeabi_dsub+0x1dc>
 8001dca:	e120      	b.n	800200e <__aeabi_dsub+0x41e>
 8001dcc:	464c      	mov	r4, r9
 8001dce:	431c      	orrs	r4, r3
 8001dd0:	d100      	bne.n	8001dd4 <__aeabi_dsub+0x1e4>
 8001dd2:	e1c7      	b.n	8002164 <__aeabi_dsub+0x574>
 8001dd4:	4661      	mov	r1, ip
 8001dd6:	1e4c      	subs	r4, r1, #1
 8001dd8:	2901      	cmp	r1, #1
 8001dda:	d100      	bne.n	8001dde <__aeabi_dsub+0x1ee>
 8001ddc:	e223      	b.n	8002226 <__aeabi_dsub+0x636>
 8001dde:	4d5e      	ldr	r5, [pc, #376]	; (8001f58 <__aeabi_dsub+0x368>)
 8001de0:	45ac      	cmp	ip, r5
 8001de2:	d100      	bne.n	8001de6 <__aeabi_dsub+0x1f6>
 8001de4:	e1d8      	b.n	8002198 <__aeabi_dsub+0x5a8>
 8001de6:	46a4      	mov	ip, r4
 8001de8:	e11a      	b.n	8002020 <__aeabi_dsub+0x430>
 8001dea:	003a      	movs	r2, r7
 8001dec:	4302      	orrs	r2, r0
 8001dee:	d100      	bne.n	8001df2 <__aeabi_dsub+0x202>
 8001df0:	e0e4      	b.n	8001fbc <__aeabi_dsub+0x3cc>
 8001df2:	0022      	movs	r2, r4
 8001df4:	3a01      	subs	r2, #1
 8001df6:	2c01      	cmp	r4, #1
 8001df8:	d100      	bne.n	8001dfc <__aeabi_dsub+0x20c>
 8001dfa:	e1c3      	b.n	8002184 <__aeabi_dsub+0x594>
 8001dfc:	4956      	ldr	r1, [pc, #344]	; (8001f58 <__aeabi_dsub+0x368>)
 8001dfe:	428c      	cmp	r4, r1
 8001e00:	d100      	bne.n	8001e04 <__aeabi_dsub+0x214>
 8001e02:	e0b1      	b.n	8001f68 <__aeabi_dsub+0x378>
 8001e04:	4694      	mov	ip, r2
 8001e06:	e72b      	b.n	8001c60 <__aeabi_dsub+0x70>
 8001e08:	2401      	movs	r4, #1
 8001e0a:	4061      	eors	r1, r4
 8001e0c:	468b      	mov	fp, r1
 8001e0e:	428d      	cmp	r5, r1
 8001e10:	d000      	beq.n	8001e14 <__aeabi_dsub+0x224>
 8001e12:	e716      	b.n	8001c42 <__aeabi_dsub+0x52>
 8001e14:	4952      	ldr	r1, [pc, #328]	; (8001f60 <__aeabi_dsub+0x370>)
 8001e16:	468c      	mov	ip, r1
 8001e18:	44b4      	add	ip, r6
 8001e1a:	4664      	mov	r4, ip
 8001e1c:	2c00      	cmp	r4, #0
 8001e1e:	d100      	bne.n	8001e22 <__aeabi_dsub+0x232>
 8001e20:	e0d3      	b.n	8001fca <__aeabi_dsub+0x3da>
 8001e22:	1b91      	subs	r1, r2, r6
 8001e24:	468c      	mov	ip, r1
 8001e26:	2e00      	cmp	r6, #0
 8001e28:	d100      	bne.n	8001e2c <__aeabi_dsub+0x23c>
 8001e2a:	e15e      	b.n	80020ea <__aeabi_dsub+0x4fa>
 8001e2c:	494a      	ldr	r1, [pc, #296]	; (8001f58 <__aeabi_dsub+0x368>)
 8001e2e:	428a      	cmp	r2, r1
 8001e30:	d100      	bne.n	8001e34 <__aeabi_dsub+0x244>
 8001e32:	e1be      	b.n	80021b2 <__aeabi_dsub+0x5c2>
 8001e34:	2180      	movs	r1, #128	; 0x80
 8001e36:	464c      	mov	r4, r9
 8001e38:	0409      	lsls	r1, r1, #16
 8001e3a:	430c      	orrs	r4, r1
 8001e3c:	46a1      	mov	r9, r4
 8001e3e:	4661      	mov	r1, ip
 8001e40:	2938      	cmp	r1, #56	; 0x38
 8001e42:	dd00      	ble.n	8001e46 <__aeabi_dsub+0x256>
 8001e44:	e1ba      	b.n	80021bc <__aeabi_dsub+0x5cc>
 8001e46:	291f      	cmp	r1, #31
 8001e48:	dd00      	ble.n	8001e4c <__aeabi_dsub+0x25c>
 8001e4a:	e227      	b.n	800229c <__aeabi_dsub+0x6ac>
 8001e4c:	2420      	movs	r4, #32
 8001e4e:	1a64      	subs	r4, r4, r1
 8001e50:	4649      	mov	r1, r9
 8001e52:	40a1      	lsls	r1, r4
 8001e54:	001e      	movs	r6, r3
 8001e56:	4688      	mov	r8, r1
 8001e58:	4661      	mov	r1, ip
 8001e5a:	40a3      	lsls	r3, r4
 8001e5c:	40ce      	lsrs	r6, r1
 8001e5e:	4641      	mov	r1, r8
 8001e60:	1e5c      	subs	r4, r3, #1
 8001e62:	41a3      	sbcs	r3, r4
 8001e64:	4331      	orrs	r1, r6
 8001e66:	4319      	orrs	r1, r3
 8001e68:	000c      	movs	r4, r1
 8001e6a:	4663      	mov	r3, ip
 8001e6c:	4649      	mov	r1, r9
 8001e6e:	40d9      	lsrs	r1, r3
 8001e70:	187f      	adds	r7, r7, r1
 8001e72:	1824      	adds	r4, r4, r0
 8001e74:	4284      	cmp	r4, r0
 8001e76:	419b      	sbcs	r3, r3
 8001e78:	425b      	negs	r3, r3
 8001e7a:	469a      	mov	sl, r3
 8001e7c:	0016      	movs	r6, r2
 8001e7e:	44ba      	add	sl, r7
 8001e80:	e05d      	b.n	8001f3e <__aeabi_dsub+0x34e>
 8001e82:	4c38      	ldr	r4, [pc, #224]	; (8001f64 <__aeabi_dsub+0x374>)
 8001e84:	1c72      	adds	r2, r6, #1
 8001e86:	4222      	tst	r2, r4
 8001e88:	d000      	beq.n	8001e8c <__aeabi_dsub+0x29c>
 8001e8a:	e0df      	b.n	800204c <__aeabi_dsub+0x45c>
 8001e8c:	464a      	mov	r2, r9
 8001e8e:	431a      	orrs	r2, r3
 8001e90:	2e00      	cmp	r6, #0
 8001e92:	d000      	beq.n	8001e96 <__aeabi_dsub+0x2a6>
 8001e94:	e15c      	b.n	8002150 <__aeabi_dsub+0x560>
 8001e96:	2a00      	cmp	r2, #0
 8001e98:	d100      	bne.n	8001e9c <__aeabi_dsub+0x2ac>
 8001e9a:	e1cf      	b.n	800223c <__aeabi_dsub+0x64c>
 8001e9c:	003a      	movs	r2, r7
 8001e9e:	4302      	orrs	r2, r0
 8001ea0:	d100      	bne.n	8001ea4 <__aeabi_dsub+0x2b4>
 8001ea2:	e17f      	b.n	80021a4 <__aeabi_dsub+0x5b4>
 8001ea4:	1a1c      	subs	r4, r3, r0
 8001ea6:	464a      	mov	r2, r9
 8001ea8:	42a3      	cmp	r3, r4
 8001eaa:	4189      	sbcs	r1, r1
 8001eac:	1bd2      	subs	r2, r2, r7
 8001eae:	4249      	negs	r1, r1
 8001eb0:	1a52      	subs	r2, r2, r1
 8001eb2:	4692      	mov	sl, r2
 8001eb4:	0212      	lsls	r2, r2, #8
 8001eb6:	d400      	bmi.n	8001eba <__aeabi_dsub+0x2ca>
 8001eb8:	e20a      	b.n	80022d0 <__aeabi_dsub+0x6e0>
 8001eba:	1ac4      	subs	r4, r0, r3
 8001ebc:	42a0      	cmp	r0, r4
 8001ebe:	4180      	sbcs	r0, r0
 8001ec0:	464b      	mov	r3, r9
 8001ec2:	4240      	negs	r0, r0
 8001ec4:	1aff      	subs	r7, r7, r3
 8001ec6:	1a3b      	subs	r3, r7, r0
 8001ec8:	469a      	mov	sl, r3
 8001eca:	465d      	mov	r5, fp
 8001ecc:	e71a      	b.n	8001d04 <__aeabi_dsub+0x114>
 8001ece:	003a      	movs	r2, r7
 8001ed0:	4302      	orrs	r2, r0
 8001ed2:	d073      	beq.n	8001fbc <__aeabi_dsub+0x3cc>
 8001ed4:	0022      	movs	r2, r4
 8001ed6:	3a01      	subs	r2, #1
 8001ed8:	2c01      	cmp	r4, #1
 8001eda:	d100      	bne.n	8001ede <__aeabi_dsub+0x2ee>
 8001edc:	e0cb      	b.n	8002076 <__aeabi_dsub+0x486>
 8001ede:	4554      	cmp	r4, sl
 8001ee0:	d042      	beq.n	8001f68 <__aeabi_dsub+0x378>
 8001ee2:	4694      	mov	ip, r2
 8001ee4:	e748      	b.n	8001d78 <__aeabi_dsub+0x188>
 8001ee6:	0010      	movs	r0, r2
 8001ee8:	3b1f      	subs	r3, #31
 8001eea:	40d8      	lsrs	r0, r3
 8001eec:	2920      	cmp	r1, #32
 8001eee:	d003      	beq.n	8001ef8 <__aeabi_dsub+0x308>
 8001ef0:	2340      	movs	r3, #64	; 0x40
 8001ef2:	1a5b      	subs	r3, r3, r1
 8001ef4:	409a      	lsls	r2, r3
 8001ef6:	4314      	orrs	r4, r2
 8001ef8:	1e63      	subs	r3, r4, #1
 8001efa:	419c      	sbcs	r4, r3
 8001efc:	2300      	movs	r3, #0
 8001efe:	2600      	movs	r6, #0
 8001f00:	469a      	mov	sl, r3
 8001f02:	4304      	orrs	r4, r0
 8001f04:	0763      	lsls	r3, r4, #29
 8001f06:	d000      	beq.n	8001f0a <__aeabi_dsub+0x31a>
 8001f08:	e6fe      	b.n	8001d08 <__aeabi_dsub+0x118>
 8001f0a:	4652      	mov	r2, sl
 8001f0c:	08e3      	lsrs	r3, r4, #3
 8001f0e:	0752      	lsls	r2, r2, #29
 8001f10:	4313      	orrs	r3, r2
 8001f12:	4652      	mov	r2, sl
 8001f14:	46b4      	mov	ip, r6
 8001f16:	08d2      	lsrs	r2, r2, #3
 8001f18:	490f      	ldr	r1, [pc, #60]	; (8001f58 <__aeabi_dsub+0x368>)
 8001f1a:	458c      	cmp	ip, r1
 8001f1c:	d02a      	beq.n	8001f74 <__aeabi_dsub+0x384>
 8001f1e:	0312      	lsls	r2, r2, #12
 8001f20:	0b14      	lsrs	r4, r2, #12
 8001f22:	4662      	mov	r2, ip
 8001f24:	0552      	lsls	r2, r2, #21
 8001f26:	0d52      	lsrs	r2, r2, #21
 8001f28:	e70c      	b.n	8001d44 <__aeabi_dsub+0x154>
 8001f2a:	003c      	movs	r4, r7
 8001f2c:	4304      	orrs	r4, r0
 8001f2e:	1e62      	subs	r2, r4, #1
 8001f30:	4194      	sbcs	r4, r2
 8001f32:	18e4      	adds	r4, r4, r3
 8001f34:	429c      	cmp	r4, r3
 8001f36:	4192      	sbcs	r2, r2
 8001f38:	4252      	negs	r2, r2
 8001f3a:	444a      	add	r2, r9
 8001f3c:	4692      	mov	sl, r2
 8001f3e:	4653      	mov	r3, sl
 8001f40:	021b      	lsls	r3, r3, #8
 8001f42:	d5df      	bpl.n	8001f04 <__aeabi_dsub+0x314>
 8001f44:	4b04      	ldr	r3, [pc, #16]	; (8001f58 <__aeabi_dsub+0x368>)
 8001f46:	3601      	adds	r6, #1
 8001f48:	429e      	cmp	r6, r3
 8001f4a:	d000      	beq.n	8001f4e <__aeabi_dsub+0x35e>
 8001f4c:	e0a0      	b.n	8002090 <__aeabi_dsub+0x4a0>
 8001f4e:	0032      	movs	r2, r6
 8001f50:	2400      	movs	r4, #0
 8001f52:	2300      	movs	r3, #0
 8001f54:	e6f6      	b.n	8001d44 <__aeabi_dsub+0x154>
 8001f56:	46c0      	nop			; (mov r8, r8)
 8001f58:	000007ff 	.word	0x000007ff
 8001f5c:	ff7fffff 	.word	0xff7fffff
 8001f60:	fffff801 	.word	0xfffff801
 8001f64:	000007fe 	.word	0x000007fe
 8001f68:	08db      	lsrs	r3, r3, #3
 8001f6a:	464a      	mov	r2, r9
 8001f6c:	0752      	lsls	r2, r2, #29
 8001f6e:	4313      	orrs	r3, r2
 8001f70:	464a      	mov	r2, r9
 8001f72:	08d2      	lsrs	r2, r2, #3
 8001f74:	0019      	movs	r1, r3
 8001f76:	4311      	orrs	r1, r2
 8001f78:	d100      	bne.n	8001f7c <__aeabi_dsub+0x38c>
 8001f7a:	e1b5      	b.n	80022e8 <__aeabi_dsub+0x6f8>
 8001f7c:	2480      	movs	r4, #128	; 0x80
 8001f7e:	0324      	lsls	r4, r4, #12
 8001f80:	4314      	orrs	r4, r2
 8001f82:	0324      	lsls	r4, r4, #12
 8001f84:	4ad5      	ldr	r2, [pc, #852]	; (80022dc <__aeabi_dsub+0x6ec>)
 8001f86:	0b24      	lsrs	r4, r4, #12
 8001f88:	e6dc      	b.n	8001d44 <__aeabi_dsub+0x154>
 8001f8a:	0020      	movs	r0, r4
 8001f8c:	f000 fae2 	bl	8002554 <__clzsi2>
 8001f90:	0003      	movs	r3, r0
 8001f92:	3318      	adds	r3, #24
 8001f94:	2b1f      	cmp	r3, #31
 8001f96:	dc00      	bgt.n	8001f9a <__aeabi_dsub+0x3aa>
 8001f98:	e695      	b.n	8001cc6 <__aeabi_dsub+0xd6>
 8001f9a:	0022      	movs	r2, r4
 8001f9c:	3808      	subs	r0, #8
 8001f9e:	4082      	lsls	r2, r0
 8001fa0:	2400      	movs	r4, #0
 8001fa2:	429e      	cmp	r6, r3
 8001fa4:	dc00      	bgt.n	8001fa8 <__aeabi_dsub+0x3b8>
 8001fa6:	e69a      	b.n	8001cde <__aeabi_dsub+0xee>
 8001fa8:	1af6      	subs	r6, r6, r3
 8001faa:	4bcd      	ldr	r3, [pc, #820]	; (80022e0 <__aeabi_dsub+0x6f0>)
 8001fac:	401a      	ands	r2, r3
 8001fae:	4692      	mov	sl, r2
 8001fb0:	e6a8      	b.n	8001d04 <__aeabi_dsub+0x114>
 8001fb2:	003c      	movs	r4, r7
 8001fb4:	4304      	orrs	r4, r0
 8001fb6:	1e62      	subs	r2, r4, #1
 8001fb8:	4194      	sbcs	r4, r2
 8001fba:	e66c      	b.n	8001c96 <__aeabi_dsub+0xa6>
 8001fbc:	464a      	mov	r2, r9
 8001fbe:	08db      	lsrs	r3, r3, #3
 8001fc0:	0752      	lsls	r2, r2, #29
 8001fc2:	4313      	orrs	r3, r2
 8001fc4:	464a      	mov	r2, r9
 8001fc6:	08d2      	lsrs	r2, r2, #3
 8001fc8:	e7a6      	b.n	8001f18 <__aeabi_dsub+0x328>
 8001fca:	4cc6      	ldr	r4, [pc, #792]	; (80022e4 <__aeabi_dsub+0x6f4>)
 8001fcc:	1c72      	adds	r2, r6, #1
 8001fce:	4222      	tst	r2, r4
 8001fd0:	d000      	beq.n	8001fd4 <__aeabi_dsub+0x3e4>
 8001fd2:	e0ac      	b.n	800212e <__aeabi_dsub+0x53e>
 8001fd4:	464a      	mov	r2, r9
 8001fd6:	431a      	orrs	r2, r3
 8001fd8:	2e00      	cmp	r6, #0
 8001fda:	d000      	beq.n	8001fde <__aeabi_dsub+0x3ee>
 8001fdc:	e105      	b.n	80021ea <__aeabi_dsub+0x5fa>
 8001fde:	2a00      	cmp	r2, #0
 8001fe0:	d100      	bne.n	8001fe4 <__aeabi_dsub+0x3f4>
 8001fe2:	e156      	b.n	8002292 <__aeabi_dsub+0x6a2>
 8001fe4:	003a      	movs	r2, r7
 8001fe6:	4302      	orrs	r2, r0
 8001fe8:	d100      	bne.n	8001fec <__aeabi_dsub+0x3fc>
 8001fea:	e0db      	b.n	80021a4 <__aeabi_dsub+0x5b4>
 8001fec:	181c      	adds	r4, r3, r0
 8001fee:	429c      	cmp	r4, r3
 8001ff0:	419b      	sbcs	r3, r3
 8001ff2:	444f      	add	r7, r9
 8001ff4:	46ba      	mov	sl, r7
 8001ff6:	425b      	negs	r3, r3
 8001ff8:	449a      	add	sl, r3
 8001ffa:	4653      	mov	r3, sl
 8001ffc:	021b      	lsls	r3, r3, #8
 8001ffe:	d400      	bmi.n	8002002 <__aeabi_dsub+0x412>
 8002000:	e780      	b.n	8001f04 <__aeabi_dsub+0x314>
 8002002:	4652      	mov	r2, sl
 8002004:	4bb6      	ldr	r3, [pc, #728]	; (80022e0 <__aeabi_dsub+0x6f0>)
 8002006:	2601      	movs	r6, #1
 8002008:	401a      	ands	r2, r3
 800200a:	4692      	mov	sl, r2
 800200c:	e77a      	b.n	8001f04 <__aeabi_dsub+0x314>
 800200e:	4cb3      	ldr	r4, [pc, #716]	; (80022dc <__aeabi_dsub+0x6ec>)
 8002010:	42a2      	cmp	r2, r4
 8002012:	d100      	bne.n	8002016 <__aeabi_dsub+0x426>
 8002014:	e0c0      	b.n	8002198 <__aeabi_dsub+0x5a8>
 8002016:	2480      	movs	r4, #128	; 0x80
 8002018:	464d      	mov	r5, r9
 800201a:	0424      	lsls	r4, r4, #16
 800201c:	4325      	orrs	r5, r4
 800201e:	46a9      	mov	r9, r5
 8002020:	4664      	mov	r4, ip
 8002022:	2c38      	cmp	r4, #56	; 0x38
 8002024:	dc53      	bgt.n	80020ce <__aeabi_dsub+0x4de>
 8002026:	4661      	mov	r1, ip
 8002028:	2c1f      	cmp	r4, #31
 800202a:	dd00      	ble.n	800202e <__aeabi_dsub+0x43e>
 800202c:	e0cd      	b.n	80021ca <__aeabi_dsub+0x5da>
 800202e:	2520      	movs	r5, #32
 8002030:	001e      	movs	r6, r3
 8002032:	1b2d      	subs	r5, r5, r4
 8002034:	464c      	mov	r4, r9
 8002036:	40ab      	lsls	r3, r5
 8002038:	40ac      	lsls	r4, r5
 800203a:	40ce      	lsrs	r6, r1
 800203c:	1e5d      	subs	r5, r3, #1
 800203e:	41ab      	sbcs	r3, r5
 8002040:	4334      	orrs	r4, r6
 8002042:	4323      	orrs	r3, r4
 8002044:	464c      	mov	r4, r9
 8002046:	40cc      	lsrs	r4, r1
 8002048:	1b3f      	subs	r7, r7, r4
 800204a:	e045      	b.n	80020d8 <__aeabi_dsub+0x4e8>
 800204c:	464a      	mov	r2, r9
 800204e:	1a1c      	subs	r4, r3, r0
 8002050:	1bd1      	subs	r1, r2, r7
 8002052:	42a3      	cmp	r3, r4
 8002054:	4192      	sbcs	r2, r2
 8002056:	4252      	negs	r2, r2
 8002058:	4692      	mov	sl, r2
 800205a:	000a      	movs	r2, r1
 800205c:	4651      	mov	r1, sl
 800205e:	1a52      	subs	r2, r2, r1
 8002060:	4692      	mov	sl, r2
 8002062:	0212      	lsls	r2, r2, #8
 8002064:	d500      	bpl.n	8002068 <__aeabi_dsub+0x478>
 8002066:	e083      	b.n	8002170 <__aeabi_dsub+0x580>
 8002068:	4653      	mov	r3, sl
 800206a:	4323      	orrs	r3, r4
 800206c:	d000      	beq.n	8002070 <__aeabi_dsub+0x480>
 800206e:	e621      	b.n	8001cb4 <__aeabi_dsub+0xc4>
 8002070:	2200      	movs	r2, #0
 8002072:	2500      	movs	r5, #0
 8002074:	e753      	b.n	8001f1e <__aeabi_dsub+0x32e>
 8002076:	181c      	adds	r4, r3, r0
 8002078:	429c      	cmp	r4, r3
 800207a:	419b      	sbcs	r3, r3
 800207c:	444f      	add	r7, r9
 800207e:	46ba      	mov	sl, r7
 8002080:	425b      	negs	r3, r3
 8002082:	449a      	add	sl, r3
 8002084:	4653      	mov	r3, sl
 8002086:	2601      	movs	r6, #1
 8002088:	021b      	lsls	r3, r3, #8
 800208a:	d400      	bmi.n	800208e <__aeabi_dsub+0x49e>
 800208c:	e73a      	b.n	8001f04 <__aeabi_dsub+0x314>
 800208e:	2602      	movs	r6, #2
 8002090:	4652      	mov	r2, sl
 8002092:	4b93      	ldr	r3, [pc, #588]	; (80022e0 <__aeabi_dsub+0x6f0>)
 8002094:	2101      	movs	r1, #1
 8002096:	401a      	ands	r2, r3
 8002098:	0013      	movs	r3, r2
 800209a:	4021      	ands	r1, r4
 800209c:	0862      	lsrs	r2, r4, #1
 800209e:	430a      	orrs	r2, r1
 80020a0:	07dc      	lsls	r4, r3, #31
 80020a2:	085b      	lsrs	r3, r3, #1
 80020a4:	469a      	mov	sl, r3
 80020a6:	4314      	orrs	r4, r2
 80020a8:	e62c      	b.n	8001d04 <__aeabi_dsub+0x114>
 80020aa:	0039      	movs	r1, r7
 80020ac:	3a20      	subs	r2, #32
 80020ae:	40d1      	lsrs	r1, r2
 80020b0:	4662      	mov	r2, ip
 80020b2:	2a20      	cmp	r2, #32
 80020b4:	d006      	beq.n	80020c4 <__aeabi_dsub+0x4d4>
 80020b6:	4664      	mov	r4, ip
 80020b8:	2240      	movs	r2, #64	; 0x40
 80020ba:	1b12      	subs	r2, r2, r4
 80020bc:	003c      	movs	r4, r7
 80020be:	4094      	lsls	r4, r2
 80020c0:	4304      	orrs	r4, r0
 80020c2:	9401      	str	r4, [sp, #4]
 80020c4:	9c01      	ldr	r4, [sp, #4]
 80020c6:	1e62      	subs	r2, r4, #1
 80020c8:	4194      	sbcs	r4, r2
 80020ca:	430c      	orrs	r4, r1
 80020cc:	e5e3      	b.n	8001c96 <__aeabi_dsub+0xa6>
 80020ce:	4649      	mov	r1, r9
 80020d0:	4319      	orrs	r1, r3
 80020d2:	000b      	movs	r3, r1
 80020d4:	1e5c      	subs	r4, r3, #1
 80020d6:	41a3      	sbcs	r3, r4
 80020d8:	1ac4      	subs	r4, r0, r3
 80020da:	42a0      	cmp	r0, r4
 80020dc:	419b      	sbcs	r3, r3
 80020de:	425b      	negs	r3, r3
 80020e0:	1afb      	subs	r3, r7, r3
 80020e2:	469a      	mov	sl, r3
 80020e4:	465d      	mov	r5, fp
 80020e6:	0016      	movs	r6, r2
 80020e8:	e5dc      	b.n	8001ca4 <__aeabi_dsub+0xb4>
 80020ea:	4649      	mov	r1, r9
 80020ec:	4319      	orrs	r1, r3
 80020ee:	d100      	bne.n	80020f2 <__aeabi_dsub+0x502>
 80020f0:	e0ae      	b.n	8002250 <__aeabi_dsub+0x660>
 80020f2:	4661      	mov	r1, ip
 80020f4:	4664      	mov	r4, ip
 80020f6:	3901      	subs	r1, #1
 80020f8:	2c01      	cmp	r4, #1
 80020fa:	d100      	bne.n	80020fe <__aeabi_dsub+0x50e>
 80020fc:	e0e0      	b.n	80022c0 <__aeabi_dsub+0x6d0>
 80020fe:	4c77      	ldr	r4, [pc, #476]	; (80022dc <__aeabi_dsub+0x6ec>)
 8002100:	45a4      	cmp	ip, r4
 8002102:	d056      	beq.n	80021b2 <__aeabi_dsub+0x5c2>
 8002104:	468c      	mov	ip, r1
 8002106:	e69a      	b.n	8001e3e <__aeabi_dsub+0x24e>
 8002108:	4661      	mov	r1, ip
 800210a:	2220      	movs	r2, #32
 800210c:	003c      	movs	r4, r7
 800210e:	1a52      	subs	r2, r2, r1
 8002110:	4094      	lsls	r4, r2
 8002112:	0001      	movs	r1, r0
 8002114:	4090      	lsls	r0, r2
 8002116:	46a0      	mov	r8, r4
 8002118:	4664      	mov	r4, ip
 800211a:	1e42      	subs	r2, r0, #1
 800211c:	4190      	sbcs	r0, r2
 800211e:	4662      	mov	r2, ip
 8002120:	40e1      	lsrs	r1, r4
 8002122:	4644      	mov	r4, r8
 8002124:	40d7      	lsrs	r7, r2
 8002126:	430c      	orrs	r4, r1
 8002128:	4304      	orrs	r4, r0
 800212a:	44b9      	add	r9, r7
 800212c:	e701      	b.n	8001f32 <__aeabi_dsub+0x342>
 800212e:	496b      	ldr	r1, [pc, #428]	; (80022dc <__aeabi_dsub+0x6ec>)
 8002130:	428a      	cmp	r2, r1
 8002132:	d100      	bne.n	8002136 <__aeabi_dsub+0x546>
 8002134:	e70c      	b.n	8001f50 <__aeabi_dsub+0x360>
 8002136:	1818      	adds	r0, r3, r0
 8002138:	4298      	cmp	r0, r3
 800213a:	419b      	sbcs	r3, r3
 800213c:	444f      	add	r7, r9
 800213e:	425b      	negs	r3, r3
 8002140:	18fb      	adds	r3, r7, r3
 8002142:	07dc      	lsls	r4, r3, #31
 8002144:	0840      	lsrs	r0, r0, #1
 8002146:	085b      	lsrs	r3, r3, #1
 8002148:	469a      	mov	sl, r3
 800214a:	0016      	movs	r6, r2
 800214c:	4304      	orrs	r4, r0
 800214e:	e6d9      	b.n	8001f04 <__aeabi_dsub+0x314>
 8002150:	2a00      	cmp	r2, #0
 8002152:	d000      	beq.n	8002156 <__aeabi_dsub+0x566>
 8002154:	e081      	b.n	800225a <__aeabi_dsub+0x66a>
 8002156:	003b      	movs	r3, r7
 8002158:	4303      	orrs	r3, r0
 800215a:	d11d      	bne.n	8002198 <__aeabi_dsub+0x5a8>
 800215c:	2280      	movs	r2, #128	; 0x80
 800215e:	2500      	movs	r5, #0
 8002160:	0312      	lsls	r2, r2, #12
 8002162:	e70b      	b.n	8001f7c <__aeabi_dsub+0x38c>
 8002164:	08c0      	lsrs	r0, r0, #3
 8002166:	077b      	lsls	r3, r7, #29
 8002168:	465d      	mov	r5, fp
 800216a:	4303      	orrs	r3, r0
 800216c:	08fa      	lsrs	r2, r7, #3
 800216e:	e6d3      	b.n	8001f18 <__aeabi_dsub+0x328>
 8002170:	1ac4      	subs	r4, r0, r3
 8002172:	42a0      	cmp	r0, r4
 8002174:	4180      	sbcs	r0, r0
 8002176:	464b      	mov	r3, r9
 8002178:	4240      	negs	r0, r0
 800217a:	1aff      	subs	r7, r7, r3
 800217c:	1a3b      	subs	r3, r7, r0
 800217e:	469a      	mov	sl, r3
 8002180:	465d      	mov	r5, fp
 8002182:	e597      	b.n	8001cb4 <__aeabi_dsub+0xc4>
 8002184:	1a1c      	subs	r4, r3, r0
 8002186:	464a      	mov	r2, r9
 8002188:	42a3      	cmp	r3, r4
 800218a:	419b      	sbcs	r3, r3
 800218c:	1bd7      	subs	r7, r2, r7
 800218e:	425b      	negs	r3, r3
 8002190:	1afb      	subs	r3, r7, r3
 8002192:	469a      	mov	sl, r3
 8002194:	2601      	movs	r6, #1
 8002196:	e585      	b.n	8001ca4 <__aeabi_dsub+0xb4>
 8002198:	08c0      	lsrs	r0, r0, #3
 800219a:	077b      	lsls	r3, r7, #29
 800219c:	465d      	mov	r5, fp
 800219e:	4303      	orrs	r3, r0
 80021a0:	08fa      	lsrs	r2, r7, #3
 80021a2:	e6e7      	b.n	8001f74 <__aeabi_dsub+0x384>
 80021a4:	464a      	mov	r2, r9
 80021a6:	08db      	lsrs	r3, r3, #3
 80021a8:	0752      	lsls	r2, r2, #29
 80021aa:	4313      	orrs	r3, r2
 80021ac:	464a      	mov	r2, r9
 80021ae:	08d2      	lsrs	r2, r2, #3
 80021b0:	e6b5      	b.n	8001f1e <__aeabi_dsub+0x32e>
 80021b2:	08c0      	lsrs	r0, r0, #3
 80021b4:	077b      	lsls	r3, r7, #29
 80021b6:	4303      	orrs	r3, r0
 80021b8:	08fa      	lsrs	r2, r7, #3
 80021ba:	e6db      	b.n	8001f74 <__aeabi_dsub+0x384>
 80021bc:	4649      	mov	r1, r9
 80021be:	4319      	orrs	r1, r3
 80021c0:	000b      	movs	r3, r1
 80021c2:	1e59      	subs	r1, r3, #1
 80021c4:	418b      	sbcs	r3, r1
 80021c6:	001c      	movs	r4, r3
 80021c8:	e653      	b.n	8001e72 <__aeabi_dsub+0x282>
 80021ca:	464d      	mov	r5, r9
 80021cc:	3c20      	subs	r4, #32
 80021ce:	40e5      	lsrs	r5, r4
 80021d0:	2920      	cmp	r1, #32
 80021d2:	d005      	beq.n	80021e0 <__aeabi_dsub+0x5f0>
 80021d4:	2440      	movs	r4, #64	; 0x40
 80021d6:	1a64      	subs	r4, r4, r1
 80021d8:	4649      	mov	r1, r9
 80021da:	40a1      	lsls	r1, r4
 80021dc:	430b      	orrs	r3, r1
 80021de:	4698      	mov	r8, r3
 80021e0:	4643      	mov	r3, r8
 80021e2:	1e5c      	subs	r4, r3, #1
 80021e4:	41a3      	sbcs	r3, r4
 80021e6:	432b      	orrs	r3, r5
 80021e8:	e776      	b.n	80020d8 <__aeabi_dsub+0x4e8>
 80021ea:	2a00      	cmp	r2, #0
 80021ec:	d0e1      	beq.n	80021b2 <__aeabi_dsub+0x5c2>
 80021ee:	003a      	movs	r2, r7
 80021f0:	08db      	lsrs	r3, r3, #3
 80021f2:	4302      	orrs	r2, r0
 80021f4:	d100      	bne.n	80021f8 <__aeabi_dsub+0x608>
 80021f6:	e6b8      	b.n	8001f6a <__aeabi_dsub+0x37a>
 80021f8:	464a      	mov	r2, r9
 80021fa:	0752      	lsls	r2, r2, #29
 80021fc:	2480      	movs	r4, #128	; 0x80
 80021fe:	4313      	orrs	r3, r2
 8002200:	464a      	mov	r2, r9
 8002202:	0324      	lsls	r4, r4, #12
 8002204:	08d2      	lsrs	r2, r2, #3
 8002206:	4222      	tst	r2, r4
 8002208:	d007      	beq.n	800221a <__aeabi_dsub+0x62a>
 800220a:	08fe      	lsrs	r6, r7, #3
 800220c:	4226      	tst	r6, r4
 800220e:	d104      	bne.n	800221a <__aeabi_dsub+0x62a>
 8002210:	465d      	mov	r5, fp
 8002212:	0032      	movs	r2, r6
 8002214:	08c3      	lsrs	r3, r0, #3
 8002216:	077f      	lsls	r7, r7, #29
 8002218:	433b      	orrs	r3, r7
 800221a:	0f59      	lsrs	r1, r3, #29
 800221c:	00db      	lsls	r3, r3, #3
 800221e:	0749      	lsls	r1, r1, #29
 8002220:	08db      	lsrs	r3, r3, #3
 8002222:	430b      	orrs	r3, r1
 8002224:	e6a6      	b.n	8001f74 <__aeabi_dsub+0x384>
 8002226:	1ac4      	subs	r4, r0, r3
 8002228:	42a0      	cmp	r0, r4
 800222a:	4180      	sbcs	r0, r0
 800222c:	464b      	mov	r3, r9
 800222e:	4240      	negs	r0, r0
 8002230:	1aff      	subs	r7, r7, r3
 8002232:	1a3b      	subs	r3, r7, r0
 8002234:	469a      	mov	sl, r3
 8002236:	465d      	mov	r5, fp
 8002238:	2601      	movs	r6, #1
 800223a:	e533      	b.n	8001ca4 <__aeabi_dsub+0xb4>
 800223c:	003b      	movs	r3, r7
 800223e:	4303      	orrs	r3, r0
 8002240:	d100      	bne.n	8002244 <__aeabi_dsub+0x654>
 8002242:	e715      	b.n	8002070 <__aeabi_dsub+0x480>
 8002244:	08c0      	lsrs	r0, r0, #3
 8002246:	077b      	lsls	r3, r7, #29
 8002248:	465d      	mov	r5, fp
 800224a:	4303      	orrs	r3, r0
 800224c:	08fa      	lsrs	r2, r7, #3
 800224e:	e666      	b.n	8001f1e <__aeabi_dsub+0x32e>
 8002250:	08c0      	lsrs	r0, r0, #3
 8002252:	077b      	lsls	r3, r7, #29
 8002254:	4303      	orrs	r3, r0
 8002256:	08fa      	lsrs	r2, r7, #3
 8002258:	e65e      	b.n	8001f18 <__aeabi_dsub+0x328>
 800225a:	003a      	movs	r2, r7
 800225c:	08db      	lsrs	r3, r3, #3
 800225e:	4302      	orrs	r2, r0
 8002260:	d100      	bne.n	8002264 <__aeabi_dsub+0x674>
 8002262:	e682      	b.n	8001f6a <__aeabi_dsub+0x37a>
 8002264:	464a      	mov	r2, r9
 8002266:	0752      	lsls	r2, r2, #29
 8002268:	2480      	movs	r4, #128	; 0x80
 800226a:	4313      	orrs	r3, r2
 800226c:	464a      	mov	r2, r9
 800226e:	0324      	lsls	r4, r4, #12
 8002270:	08d2      	lsrs	r2, r2, #3
 8002272:	4222      	tst	r2, r4
 8002274:	d007      	beq.n	8002286 <__aeabi_dsub+0x696>
 8002276:	08fe      	lsrs	r6, r7, #3
 8002278:	4226      	tst	r6, r4
 800227a:	d104      	bne.n	8002286 <__aeabi_dsub+0x696>
 800227c:	465d      	mov	r5, fp
 800227e:	0032      	movs	r2, r6
 8002280:	08c3      	lsrs	r3, r0, #3
 8002282:	077f      	lsls	r7, r7, #29
 8002284:	433b      	orrs	r3, r7
 8002286:	0f59      	lsrs	r1, r3, #29
 8002288:	00db      	lsls	r3, r3, #3
 800228a:	08db      	lsrs	r3, r3, #3
 800228c:	0749      	lsls	r1, r1, #29
 800228e:	430b      	orrs	r3, r1
 8002290:	e670      	b.n	8001f74 <__aeabi_dsub+0x384>
 8002292:	08c0      	lsrs	r0, r0, #3
 8002294:	077b      	lsls	r3, r7, #29
 8002296:	4303      	orrs	r3, r0
 8002298:	08fa      	lsrs	r2, r7, #3
 800229a:	e640      	b.n	8001f1e <__aeabi_dsub+0x32e>
 800229c:	464c      	mov	r4, r9
 800229e:	3920      	subs	r1, #32
 80022a0:	40cc      	lsrs	r4, r1
 80022a2:	4661      	mov	r1, ip
 80022a4:	2920      	cmp	r1, #32
 80022a6:	d006      	beq.n	80022b6 <__aeabi_dsub+0x6c6>
 80022a8:	4666      	mov	r6, ip
 80022aa:	2140      	movs	r1, #64	; 0x40
 80022ac:	1b89      	subs	r1, r1, r6
 80022ae:	464e      	mov	r6, r9
 80022b0:	408e      	lsls	r6, r1
 80022b2:	4333      	orrs	r3, r6
 80022b4:	4698      	mov	r8, r3
 80022b6:	4643      	mov	r3, r8
 80022b8:	1e59      	subs	r1, r3, #1
 80022ba:	418b      	sbcs	r3, r1
 80022bc:	431c      	orrs	r4, r3
 80022be:	e5d8      	b.n	8001e72 <__aeabi_dsub+0x282>
 80022c0:	181c      	adds	r4, r3, r0
 80022c2:	4284      	cmp	r4, r0
 80022c4:	4180      	sbcs	r0, r0
 80022c6:	444f      	add	r7, r9
 80022c8:	46ba      	mov	sl, r7
 80022ca:	4240      	negs	r0, r0
 80022cc:	4482      	add	sl, r0
 80022ce:	e6d9      	b.n	8002084 <__aeabi_dsub+0x494>
 80022d0:	4653      	mov	r3, sl
 80022d2:	4323      	orrs	r3, r4
 80022d4:	d100      	bne.n	80022d8 <__aeabi_dsub+0x6e8>
 80022d6:	e6cb      	b.n	8002070 <__aeabi_dsub+0x480>
 80022d8:	e614      	b.n	8001f04 <__aeabi_dsub+0x314>
 80022da:	46c0      	nop			; (mov r8, r8)
 80022dc:	000007ff 	.word	0x000007ff
 80022e0:	ff7fffff 	.word	0xff7fffff
 80022e4:	000007fe 	.word	0x000007fe
 80022e8:	2300      	movs	r3, #0
 80022ea:	4a01      	ldr	r2, [pc, #4]	; (80022f0 <__aeabi_dsub+0x700>)
 80022ec:	001c      	movs	r4, r3
 80022ee:	e529      	b.n	8001d44 <__aeabi_dsub+0x154>
 80022f0:	000007ff 	.word	0x000007ff

080022f4 <__aeabi_dcmpun>:
 80022f4:	b570      	push	{r4, r5, r6, lr}
 80022f6:	0005      	movs	r5, r0
 80022f8:	480c      	ldr	r0, [pc, #48]	; (800232c <__aeabi_dcmpun+0x38>)
 80022fa:	031c      	lsls	r4, r3, #12
 80022fc:	0016      	movs	r6, r2
 80022fe:	005b      	lsls	r3, r3, #1
 8002300:	030a      	lsls	r2, r1, #12
 8002302:	0049      	lsls	r1, r1, #1
 8002304:	0b12      	lsrs	r2, r2, #12
 8002306:	0d49      	lsrs	r1, r1, #21
 8002308:	0b24      	lsrs	r4, r4, #12
 800230a:	0d5b      	lsrs	r3, r3, #21
 800230c:	4281      	cmp	r1, r0
 800230e:	d008      	beq.n	8002322 <__aeabi_dcmpun+0x2e>
 8002310:	4a06      	ldr	r2, [pc, #24]	; (800232c <__aeabi_dcmpun+0x38>)
 8002312:	2000      	movs	r0, #0
 8002314:	4293      	cmp	r3, r2
 8002316:	d103      	bne.n	8002320 <__aeabi_dcmpun+0x2c>
 8002318:	0020      	movs	r0, r4
 800231a:	4330      	orrs	r0, r6
 800231c:	1e43      	subs	r3, r0, #1
 800231e:	4198      	sbcs	r0, r3
 8002320:	bd70      	pop	{r4, r5, r6, pc}
 8002322:	2001      	movs	r0, #1
 8002324:	432a      	orrs	r2, r5
 8002326:	d1fb      	bne.n	8002320 <__aeabi_dcmpun+0x2c>
 8002328:	e7f2      	b.n	8002310 <__aeabi_dcmpun+0x1c>
 800232a:	46c0      	nop			; (mov r8, r8)
 800232c:	000007ff 	.word	0x000007ff

08002330 <__aeabi_d2iz>:
 8002330:	000a      	movs	r2, r1
 8002332:	b530      	push	{r4, r5, lr}
 8002334:	4c13      	ldr	r4, [pc, #76]	; (8002384 <__aeabi_d2iz+0x54>)
 8002336:	0053      	lsls	r3, r2, #1
 8002338:	0309      	lsls	r1, r1, #12
 800233a:	0005      	movs	r5, r0
 800233c:	0b09      	lsrs	r1, r1, #12
 800233e:	2000      	movs	r0, #0
 8002340:	0d5b      	lsrs	r3, r3, #21
 8002342:	0fd2      	lsrs	r2, r2, #31
 8002344:	42a3      	cmp	r3, r4
 8002346:	dd04      	ble.n	8002352 <__aeabi_d2iz+0x22>
 8002348:	480f      	ldr	r0, [pc, #60]	; (8002388 <__aeabi_d2iz+0x58>)
 800234a:	4283      	cmp	r3, r0
 800234c:	dd02      	ble.n	8002354 <__aeabi_d2iz+0x24>
 800234e:	4b0f      	ldr	r3, [pc, #60]	; (800238c <__aeabi_d2iz+0x5c>)
 8002350:	18d0      	adds	r0, r2, r3
 8002352:	bd30      	pop	{r4, r5, pc}
 8002354:	2080      	movs	r0, #128	; 0x80
 8002356:	0340      	lsls	r0, r0, #13
 8002358:	4301      	orrs	r1, r0
 800235a:	480d      	ldr	r0, [pc, #52]	; (8002390 <__aeabi_d2iz+0x60>)
 800235c:	1ac0      	subs	r0, r0, r3
 800235e:	281f      	cmp	r0, #31
 8002360:	dd08      	ble.n	8002374 <__aeabi_d2iz+0x44>
 8002362:	480c      	ldr	r0, [pc, #48]	; (8002394 <__aeabi_d2iz+0x64>)
 8002364:	1ac3      	subs	r3, r0, r3
 8002366:	40d9      	lsrs	r1, r3
 8002368:	000b      	movs	r3, r1
 800236a:	4258      	negs	r0, r3
 800236c:	2a00      	cmp	r2, #0
 800236e:	d1f0      	bne.n	8002352 <__aeabi_d2iz+0x22>
 8002370:	0018      	movs	r0, r3
 8002372:	e7ee      	b.n	8002352 <__aeabi_d2iz+0x22>
 8002374:	4c08      	ldr	r4, [pc, #32]	; (8002398 <__aeabi_d2iz+0x68>)
 8002376:	40c5      	lsrs	r5, r0
 8002378:	46a4      	mov	ip, r4
 800237a:	4463      	add	r3, ip
 800237c:	4099      	lsls	r1, r3
 800237e:	000b      	movs	r3, r1
 8002380:	432b      	orrs	r3, r5
 8002382:	e7f2      	b.n	800236a <__aeabi_d2iz+0x3a>
 8002384:	000003fe 	.word	0x000003fe
 8002388:	0000041d 	.word	0x0000041d
 800238c:	7fffffff 	.word	0x7fffffff
 8002390:	00000433 	.word	0x00000433
 8002394:	00000413 	.word	0x00000413
 8002398:	fffffbed 	.word	0xfffffbed

0800239c <__aeabi_i2d>:
 800239c:	b570      	push	{r4, r5, r6, lr}
 800239e:	2800      	cmp	r0, #0
 80023a0:	d016      	beq.n	80023d0 <__aeabi_i2d+0x34>
 80023a2:	17c3      	asrs	r3, r0, #31
 80023a4:	18c5      	adds	r5, r0, r3
 80023a6:	405d      	eors	r5, r3
 80023a8:	0fc4      	lsrs	r4, r0, #31
 80023aa:	0028      	movs	r0, r5
 80023ac:	f000 f8d2 	bl	8002554 <__clzsi2>
 80023b0:	4b11      	ldr	r3, [pc, #68]	; (80023f8 <__aeabi_i2d+0x5c>)
 80023b2:	1a1b      	subs	r3, r3, r0
 80023b4:	280a      	cmp	r0, #10
 80023b6:	dc16      	bgt.n	80023e6 <__aeabi_i2d+0x4a>
 80023b8:	0002      	movs	r2, r0
 80023ba:	002e      	movs	r6, r5
 80023bc:	3215      	adds	r2, #21
 80023be:	4096      	lsls	r6, r2
 80023c0:	220b      	movs	r2, #11
 80023c2:	1a12      	subs	r2, r2, r0
 80023c4:	40d5      	lsrs	r5, r2
 80023c6:	055b      	lsls	r3, r3, #21
 80023c8:	032d      	lsls	r5, r5, #12
 80023ca:	0b2d      	lsrs	r5, r5, #12
 80023cc:	0d5b      	lsrs	r3, r3, #21
 80023ce:	e003      	b.n	80023d8 <__aeabi_i2d+0x3c>
 80023d0:	2400      	movs	r4, #0
 80023d2:	2300      	movs	r3, #0
 80023d4:	2500      	movs	r5, #0
 80023d6:	2600      	movs	r6, #0
 80023d8:	051b      	lsls	r3, r3, #20
 80023da:	432b      	orrs	r3, r5
 80023dc:	07e4      	lsls	r4, r4, #31
 80023de:	4323      	orrs	r3, r4
 80023e0:	0030      	movs	r0, r6
 80023e2:	0019      	movs	r1, r3
 80023e4:	bd70      	pop	{r4, r5, r6, pc}
 80023e6:	380b      	subs	r0, #11
 80023e8:	4085      	lsls	r5, r0
 80023ea:	055b      	lsls	r3, r3, #21
 80023ec:	032d      	lsls	r5, r5, #12
 80023ee:	2600      	movs	r6, #0
 80023f0:	0b2d      	lsrs	r5, r5, #12
 80023f2:	0d5b      	lsrs	r3, r3, #21
 80023f4:	e7f0      	b.n	80023d8 <__aeabi_i2d+0x3c>
 80023f6:	46c0      	nop			; (mov r8, r8)
 80023f8:	0000041e 	.word	0x0000041e

080023fc <__aeabi_ui2d>:
 80023fc:	b510      	push	{r4, lr}
 80023fe:	1e04      	subs	r4, r0, #0
 8002400:	d010      	beq.n	8002424 <__aeabi_ui2d+0x28>
 8002402:	f000 f8a7 	bl	8002554 <__clzsi2>
 8002406:	4b0f      	ldr	r3, [pc, #60]	; (8002444 <__aeabi_ui2d+0x48>)
 8002408:	1a1b      	subs	r3, r3, r0
 800240a:	280a      	cmp	r0, #10
 800240c:	dc11      	bgt.n	8002432 <__aeabi_ui2d+0x36>
 800240e:	220b      	movs	r2, #11
 8002410:	0021      	movs	r1, r4
 8002412:	1a12      	subs	r2, r2, r0
 8002414:	40d1      	lsrs	r1, r2
 8002416:	3015      	adds	r0, #21
 8002418:	030a      	lsls	r2, r1, #12
 800241a:	055b      	lsls	r3, r3, #21
 800241c:	4084      	lsls	r4, r0
 800241e:	0b12      	lsrs	r2, r2, #12
 8002420:	0d5b      	lsrs	r3, r3, #21
 8002422:	e001      	b.n	8002428 <__aeabi_ui2d+0x2c>
 8002424:	2300      	movs	r3, #0
 8002426:	2200      	movs	r2, #0
 8002428:	051b      	lsls	r3, r3, #20
 800242a:	4313      	orrs	r3, r2
 800242c:	0020      	movs	r0, r4
 800242e:	0019      	movs	r1, r3
 8002430:	bd10      	pop	{r4, pc}
 8002432:	0022      	movs	r2, r4
 8002434:	380b      	subs	r0, #11
 8002436:	4082      	lsls	r2, r0
 8002438:	055b      	lsls	r3, r3, #21
 800243a:	0312      	lsls	r2, r2, #12
 800243c:	2400      	movs	r4, #0
 800243e:	0b12      	lsrs	r2, r2, #12
 8002440:	0d5b      	lsrs	r3, r3, #21
 8002442:	e7f1      	b.n	8002428 <__aeabi_ui2d+0x2c>
 8002444:	0000041e 	.word	0x0000041e

08002448 <__aeabi_d2f>:
 8002448:	0002      	movs	r2, r0
 800244a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800244c:	004b      	lsls	r3, r1, #1
 800244e:	030d      	lsls	r5, r1, #12
 8002450:	0f40      	lsrs	r0, r0, #29
 8002452:	0d5b      	lsrs	r3, r3, #21
 8002454:	0fcc      	lsrs	r4, r1, #31
 8002456:	0a6d      	lsrs	r5, r5, #9
 8002458:	493a      	ldr	r1, [pc, #232]	; (8002544 <__aeabi_d2f+0xfc>)
 800245a:	4305      	orrs	r5, r0
 800245c:	1c58      	adds	r0, r3, #1
 800245e:	00d7      	lsls	r7, r2, #3
 8002460:	4208      	tst	r0, r1
 8002462:	d00a      	beq.n	800247a <__aeabi_d2f+0x32>
 8002464:	4938      	ldr	r1, [pc, #224]	; (8002548 <__aeabi_d2f+0x100>)
 8002466:	1859      	adds	r1, r3, r1
 8002468:	29fe      	cmp	r1, #254	; 0xfe
 800246a:	dd16      	ble.n	800249a <__aeabi_d2f+0x52>
 800246c:	20ff      	movs	r0, #255	; 0xff
 800246e:	2200      	movs	r2, #0
 8002470:	05c0      	lsls	r0, r0, #23
 8002472:	4310      	orrs	r0, r2
 8002474:	07e4      	lsls	r4, r4, #31
 8002476:	4320      	orrs	r0, r4
 8002478:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800247a:	2b00      	cmp	r3, #0
 800247c:	d106      	bne.n	800248c <__aeabi_d2f+0x44>
 800247e:	433d      	orrs	r5, r7
 8002480:	d026      	beq.n	80024d0 <__aeabi_d2f+0x88>
 8002482:	2205      	movs	r2, #5
 8002484:	0192      	lsls	r2, r2, #6
 8002486:	0a52      	lsrs	r2, r2, #9
 8002488:	b2d8      	uxtb	r0, r3
 800248a:	e7f1      	b.n	8002470 <__aeabi_d2f+0x28>
 800248c:	432f      	orrs	r7, r5
 800248e:	d0ed      	beq.n	800246c <__aeabi_d2f+0x24>
 8002490:	2280      	movs	r2, #128	; 0x80
 8002492:	03d2      	lsls	r2, r2, #15
 8002494:	20ff      	movs	r0, #255	; 0xff
 8002496:	432a      	orrs	r2, r5
 8002498:	e7ea      	b.n	8002470 <__aeabi_d2f+0x28>
 800249a:	2900      	cmp	r1, #0
 800249c:	dd1b      	ble.n	80024d6 <__aeabi_d2f+0x8e>
 800249e:	0192      	lsls	r2, r2, #6
 80024a0:	1e50      	subs	r0, r2, #1
 80024a2:	4182      	sbcs	r2, r0
 80024a4:	00ed      	lsls	r5, r5, #3
 80024a6:	0f7f      	lsrs	r7, r7, #29
 80024a8:	432a      	orrs	r2, r5
 80024aa:	433a      	orrs	r2, r7
 80024ac:	0753      	lsls	r3, r2, #29
 80024ae:	d047      	beq.n	8002540 <__aeabi_d2f+0xf8>
 80024b0:	230f      	movs	r3, #15
 80024b2:	4013      	ands	r3, r2
 80024b4:	2b04      	cmp	r3, #4
 80024b6:	d000      	beq.n	80024ba <__aeabi_d2f+0x72>
 80024b8:	3204      	adds	r2, #4
 80024ba:	2380      	movs	r3, #128	; 0x80
 80024bc:	04db      	lsls	r3, r3, #19
 80024be:	4013      	ands	r3, r2
 80024c0:	d03e      	beq.n	8002540 <__aeabi_d2f+0xf8>
 80024c2:	1c48      	adds	r0, r1, #1
 80024c4:	29fe      	cmp	r1, #254	; 0xfe
 80024c6:	d0d1      	beq.n	800246c <__aeabi_d2f+0x24>
 80024c8:	0192      	lsls	r2, r2, #6
 80024ca:	0a52      	lsrs	r2, r2, #9
 80024cc:	b2c0      	uxtb	r0, r0
 80024ce:	e7cf      	b.n	8002470 <__aeabi_d2f+0x28>
 80024d0:	2000      	movs	r0, #0
 80024d2:	2200      	movs	r2, #0
 80024d4:	e7cc      	b.n	8002470 <__aeabi_d2f+0x28>
 80024d6:	000a      	movs	r2, r1
 80024d8:	3217      	adds	r2, #23
 80024da:	db2f      	blt.n	800253c <__aeabi_d2f+0xf4>
 80024dc:	2680      	movs	r6, #128	; 0x80
 80024de:	0436      	lsls	r6, r6, #16
 80024e0:	432e      	orrs	r6, r5
 80024e2:	251e      	movs	r5, #30
 80024e4:	1a6d      	subs	r5, r5, r1
 80024e6:	2d1f      	cmp	r5, #31
 80024e8:	dd11      	ble.n	800250e <__aeabi_d2f+0xc6>
 80024ea:	2202      	movs	r2, #2
 80024ec:	4252      	negs	r2, r2
 80024ee:	1a52      	subs	r2, r2, r1
 80024f0:	0031      	movs	r1, r6
 80024f2:	40d1      	lsrs	r1, r2
 80024f4:	2d20      	cmp	r5, #32
 80024f6:	d004      	beq.n	8002502 <__aeabi_d2f+0xba>
 80024f8:	4a14      	ldr	r2, [pc, #80]	; (800254c <__aeabi_d2f+0x104>)
 80024fa:	4694      	mov	ip, r2
 80024fc:	4463      	add	r3, ip
 80024fe:	409e      	lsls	r6, r3
 8002500:	4337      	orrs	r7, r6
 8002502:	003a      	movs	r2, r7
 8002504:	1e53      	subs	r3, r2, #1
 8002506:	419a      	sbcs	r2, r3
 8002508:	430a      	orrs	r2, r1
 800250a:	2100      	movs	r1, #0
 800250c:	e7ce      	b.n	80024ac <__aeabi_d2f+0x64>
 800250e:	4a10      	ldr	r2, [pc, #64]	; (8002550 <__aeabi_d2f+0x108>)
 8002510:	0038      	movs	r0, r7
 8002512:	4694      	mov	ip, r2
 8002514:	4463      	add	r3, ip
 8002516:	4098      	lsls	r0, r3
 8002518:	003a      	movs	r2, r7
 800251a:	1e41      	subs	r1, r0, #1
 800251c:	4188      	sbcs	r0, r1
 800251e:	409e      	lsls	r6, r3
 8002520:	40ea      	lsrs	r2, r5
 8002522:	4330      	orrs	r0, r6
 8002524:	4302      	orrs	r2, r0
 8002526:	2100      	movs	r1, #0
 8002528:	0753      	lsls	r3, r2, #29
 800252a:	d1c1      	bne.n	80024b0 <__aeabi_d2f+0x68>
 800252c:	2180      	movs	r1, #128	; 0x80
 800252e:	0013      	movs	r3, r2
 8002530:	04c9      	lsls	r1, r1, #19
 8002532:	2001      	movs	r0, #1
 8002534:	400b      	ands	r3, r1
 8002536:	420a      	tst	r2, r1
 8002538:	d1c6      	bne.n	80024c8 <__aeabi_d2f+0x80>
 800253a:	e7a3      	b.n	8002484 <__aeabi_d2f+0x3c>
 800253c:	2300      	movs	r3, #0
 800253e:	e7a0      	b.n	8002482 <__aeabi_d2f+0x3a>
 8002540:	000b      	movs	r3, r1
 8002542:	e79f      	b.n	8002484 <__aeabi_d2f+0x3c>
 8002544:	000007fe 	.word	0x000007fe
 8002548:	fffffc80 	.word	0xfffffc80
 800254c:	fffffca2 	.word	0xfffffca2
 8002550:	fffffc82 	.word	0xfffffc82

08002554 <__clzsi2>:
 8002554:	211c      	movs	r1, #28
 8002556:	2301      	movs	r3, #1
 8002558:	041b      	lsls	r3, r3, #16
 800255a:	4298      	cmp	r0, r3
 800255c:	d301      	bcc.n	8002562 <__clzsi2+0xe>
 800255e:	0c00      	lsrs	r0, r0, #16
 8002560:	3910      	subs	r1, #16
 8002562:	0a1b      	lsrs	r3, r3, #8
 8002564:	4298      	cmp	r0, r3
 8002566:	d301      	bcc.n	800256c <__clzsi2+0x18>
 8002568:	0a00      	lsrs	r0, r0, #8
 800256a:	3908      	subs	r1, #8
 800256c:	091b      	lsrs	r3, r3, #4
 800256e:	4298      	cmp	r0, r3
 8002570:	d301      	bcc.n	8002576 <__clzsi2+0x22>
 8002572:	0900      	lsrs	r0, r0, #4
 8002574:	3904      	subs	r1, #4
 8002576:	a202      	add	r2, pc, #8	; (adr r2, 8002580 <__clzsi2+0x2c>)
 8002578:	5c10      	ldrb	r0, [r2, r0]
 800257a:	1840      	adds	r0, r0, r1
 800257c:	4770      	bx	lr
 800257e:	46c0      	nop			; (mov r8, r8)
 8002580:	02020304 	.word	0x02020304
 8002584:	01010101 	.word	0x01010101
	...

08002590 <__clzdi2>:
 8002590:	b510      	push	{r4, lr}
 8002592:	2900      	cmp	r1, #0
 8002594:	d103      	bne.n	800259e <__clzdi2+0xe>
 8002596:	f7ff ffdd 	bl	8002554 <__clzsi2>
 800259a:	3020      	adds	r0, #32
 800259c:	e002      	b.n	80025a4 <__clzdi2+0x14>
 800259e:	0008      	movs	r0, r1
 80025a0:	f7ff ffd8 	bl	8002554 <__clzsi2>
 80025a4:	bd10      	pop	{r4, pc}
 80025a6:	46c0      	nop			; (mov r8, r8)

080025a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80025a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80025aa:	46c6      	mov	lr, r8
 80025ac:	b500      	push	{lr}
 80025ae:	b086      	sub	sp, #24
 80025b0:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80025b2:	f001 fdf1 	bl	8004198 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80025b6:	f000 f9c9 	bl	800294c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80025ba:	f000 fc5b 	bl	8002e74 <MX_GPIO_Init>
  MX_RTC_Init();
 80025be:	f000 fa1b 	bl	80029f8 <MX_RTC_Init>
  MX_TIM6_Init();
 80025c2:	f000 fafb 	bl	8002bbc <MX_TIM6_Init>
  MX_SPI1_Init();
 80025c6:	f000 fabb 	bl	8002b40 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 80025ca:	f000 fb35 	bl	8002c38 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80025ce:	f000 fb81 	bl	8002cd4 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80025d2:	f000 fbcd 	bl	8002d70 <MX_USART3_UART_Init>
  MX_USART5_UART_Init();
 80025d6:	f000 fc19 	bl	8002e0c <MX_USART5_UART_Init>
  /* USER CODE BEGIN 2 */

  send_debug_logs ( hello ) ;
 80025da:	4bc6      	ldr	r3, [pc, #792]	; (80028f4 <main+0x34c>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	0018      	movs	r0, r3
 80025e0:	f000 fd54 	bl	800308c <send_debug_logs>

  my_sys_init () ;
 80025e4:	f000 fd82 	bl	80030ec <my_sys_init>
  sprintf ( dbg_payload , "System mode: %u" , sys_mode ) ;
 80025e8:	4bc3      	ldr	r3, [pc, #780]	; (80028f8 <main+0x350>)
 80025ea:	781b      	ldrb	r3, [r3, #0]
 80025ec:	001a      	movs	r2, r3
 80025ee:	49c3      	ldr	r1, [pc, #780]	; (80028fc <main+0x354>)
 80025f0:	4bc3      	ldr	r3, [pc, #780]	; (8002900 <main+0x358>)
 80025f2:	0018      	movs	r0, r3
 80025f4:	f009 fd9e 	bl	800c134 <sprintf>
  send_debug_logs ( dbg_payload ) ;
 80025f8:	4bc1      	ldr	r3, [pc, #772]	; (8002900 <main+0x358>)
 80025fa:	0018      	movs	r0, r3
 80025fc:	f000 fd46 	bl	800308c <send_debug_logs>

  my_tim_init () ;
 8002600:	f001 f9cc 	bl	800399c <my_tim_init>
  my_ant_sw_pos ( 2 ) ;
 8002604:	2002      	movs	r0, #2
 8002606:	f001 f8b9 	bl	800377c <my_ant_sw_pos>

  // my_gnss_verbose ( 15 ) ;

  my_gnss_sw_on () ;
 800260a:	f001 f8e9 	bl	80037e0 <my_gnss_sw_on>
  my_gnss_3dfix_flag = my_gnss_acq_coordinates ( &fix3d ) ;
 800260e:	4bbd      	ldr	r3, [pc, #756]	; (8002904 <main+0x35c>)
 8002610:	0018      	movs	r0, r3
 8002612:	f007 f9bb 	bl	800998c <my_gnss_acq_coordinates>
 8002616:	0003      	movs	r3, r0
 8002618:	001a      	movs	r2, r3
 800261a:	4bbb      	ldr	r3, [pc, #748]	; (8002908 <main+0x360>)
 800261c:	701a      	strb	r2, [r3, #0]
  my_gnss_sw_off () ;
 800261e:	f001 f8f9 	bl	8003814 <my_gnss_sw_off>
  my_rtc_get_dt_s ( rtc_dt_s ) ;
 8002622:	4bba      	ldr	r3, [pc, #744]	; (800290c <main+0x364>)
 8002624:	0018      	movs	r0, r3
 8002626:	f007 fb37 	bl	8009c98 <my_rtc_get_dt_s>
  sprintf ( dbg_payload , "%s,%d,%s,fix_mode=%c,pdop=%.1f,acq_time=%u,acq_total_time=%lu" , __FILE__ , __LINE__ , rtc_dt_s , fix3d.fix_mode , fix3d.pdop , fix3d.acq_time , (uint32_t) ( fix3d.acq_total_time / 60 ) ) ;
 800262a:	4bb6      	ldr	r3, [pc, #728]	; (8002904 <main+0x35c>)
 800262c:	7c1b      	ldrb	r3, [r3, #16]
 800262e:	001e      	movs	r6, r3
 8002630:	4bb4      	ldr	r3, [pc, #720]	; (8002904 <main+0x35c>)
 8002632:	689c      	ldr	r4, [r3, #8]
 8002634:	68dd      	ldr	r5, [r3, #12]
 8002636:	4bb3      	ldr	r3, [pc, #716]	; (8002904 <main+0x35c>)
 8002638:	8a5b      	ldrh	r3, [r3, #18]
 800263a:	4698      	mov	r8, r3
 800263c:	4bb1      	ldr	r3, [pc, #708]	; (8002904 <main+0x35c>)
 800263e:	695b      	ldr	r3, [r3, #20]
 8002640:	213c      	movs	r1, #60	; 0x3c
 8002642:	0018      	movs	r0, r3
 8002644:	f7fd fd7a 	bl	800013c <__udivsi3>
 8002648:	0003      	movs	r3, r0
 800264a:	4ab1      	ldr	r2, [pc, #708]	; (8002910 <main+0x368>)
 800264c:	49b1      	ldr	r1, [pc, #708]	; (8002914 <main+0x36c>)
 800264e:	48ac      	ldr	r0, [pc, #688]	; (8002900 <main+0x358>)
 8002650:	9305      	str	r3, [sp, #20]
 8002652:	4643      	mov	r3, r8
 8002654:	9304      	str	r3, [sp, #16]
 8002656:	9402      	str	r4, [sp, #8]
 8002658:	9503      	str	r5, [sp, #12]
 800265a:	9601      	str	r6, [sp, #4]
 800265c:	4bab      	ldr	r3, [pc, #684]	; (800290c <main+0x364>)
 800265e:	9300      	str	r3, [sp, #0]
 8002660:	23ba      	movs	r3, #186	; 0xba
 8002662:	f009 fd67 	bl	800c134 <sprintf>
  send_debug_logs ( dbg_payload ) ;
 8002666:	4ba6      	ldr	r3, [pc, #664]	; (8002900 <main+0x358>)
 8002668:	0018      	movs	r0, r3
 800266a:	f000 fd0f 	bl	800308c <send_debug_logs>
  if ( !my_gnss_3dfix_flag )
 800266e:	4ba6      	ldr	r3, [pc, #664]	; (8002908 <main+0x360>)
 8002670:	781b      	ldrb	r3, [r3, #0]
 8002672:	2201      	movs	r2, #1
 8002674:	4053      	eors	r3, r2
 8002676:	b2db      	uxtb	r3, r3
 8002678:	2b00      	cmp	r3, #0
 800267a:	d027      	beq.n	80026cc <main+0x124>
  {
	  if ( my_rtc_set_alarm ( my_rtc_alarmA_time ) )
 800267c:	4ba6      	ldr	r3, [pc, #664]	; (8002918 <main+0x370>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	0018      	movs	r0, r3
 8002682:	f007 fb4b 	bl	8009d1c <my_rtc_set_alarm>
 8002686:	1e03      	subs	r3, r0, #0
 8002688:	d020      	beq.n	80026cc <main+0x124>
	  {
		  sprintf ( dbg_payload , "%s,%d,HAL_PWR_EnterSTANDBYMode" , __FILE__ , __LINE__ ) ;
 800268a:	4aa1      	ldr	r2, [pc, #644]	; (8002910 <main+0x368>)
 800268c:	49a3      	ldr	r1, [pc, #652]	; (800291c <main+0x374>)
 800268e:	489c      	ldr	r0, [pc, #624]	; (8002900 <main+0x358>)
 8002690:	23c0      	movs	r3, #192	; 0xc0
 8002692:	f009 fd4f 	bl	800c134 <sprintf>
		  send_debug_logs ( dbg_payload ) ;
 8002696:	4b9a      	ldr	r3, [pc, #616]	; (8002900 <main+0x358>)
 8002698:	0018      	movs	r0, r3
 800269a:	f000 fcf7 	bl	800308c <send_debug_logs>
		  my_tim_stop () ;
 800269e:	f001 f999 	bl	80039d4 <my_tim_stop>
		  my_rtc_alarm_flag = false ;
 80026a2:	4b9f      	ldr	r3, [pc, #636]	; (8002920 <main+0x378>)
 80026a4:	2200      	movs	r2, #0
 80026a6:	701a      	strb	r2, [r3, #0]
		  HAL_PWR_EnterSTANDBYMode () ;
 80026a8:	f002 fa3e 	bl	8004b28 <HAL_PWR_EnterSTANDBYMode>
		  my_rtc_get_dt_s ( rtc_dt_s ) ;
 80026ac:	4b97      	ldr	r3, [pc, #604]	; (800290c <main+0x364>)
 80026ae:	0018      	movs	r0, r3
 80026b0:	f007 faf2 	bl	8009c98 <my_rtc_get_dt_s>
		  sprintf ( dbg_payload , "%s,%d,%s" , __FILE__ , __LINE__ , rtc_dt_s ) ;
 80026b4:	4a96      	ldr	r2, [pc, #600]	; (8002910 <main+0x368>)
 80026b6:	499b      	ldr	r1, [pc, #620]	; (8002924 <main+0x37c>)
 80026b8:	4891      	ldr	r0, [pc, #580]	; (8002900 <main+0x358>)
 80026ba:	4b94      	ldr	r3, [pc, #592]	; (800290c <main+0x364>)
 80026bc:	9300      	str	r3, [sp, #0]
 80026be:	23c6      	movs	r3, #198	; 0xc6
 80026c0:	f009 fd38 	bl	800c134 <sprintf>
		  send_debug_logs ( dbg_payload ) ;
 80026c4:	4b8e      	ldr	r3, [pc, #568]	; (8002900 <main+0x358>)
 80026c6:	0018      	movs	r0, r3
 80026c8:	f000 fce0 	bl	800308c <send_debug_logs>
	  }
  }

  if ( !my_astro_init () )
 80026cc:	f007 f8ac 	bl	8009828 <my_astro_init>
 80026d0:	0003      	movs	r3, r0
 80026d2:	001a      	movs	r2, r3
 80026d4:	2301      	movs	r3, #1
 80026d6:	4053      	eors	r3, r2
 80026d8:	b2db      	uxtb	r3, r3
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d00e      	beq.n	80026fc <main+0x154>
	  my_sys_restart () ;
 80026de:	f000 fda3 	bl	8003228 <my_sys_restart>
 80026e2:	e061      	b.n	80027a8 <main+0x200>
  else
  {
	  while ( my_astro_evt_pin () )
	  {
		  sprintf ( dbg_payload , "%s,%d,my_astro_evt_pin" , __FILE__ , __LINE__ ) ;
 80026e4:	4a8a      	ldr	r2, [pc, #552]	; (8002910 <main+0x368>)
 80026e6:	4990      	ldr	r1, [pc, #576]	; (8002928 <main+0x380>)
 80026e8:	4885      	ldr	r0, [pc, #532]	; (8002900 <main+0x358>)
 80026ea:	23d1      	movs	r3, #209	; 0xd1
 80026ec:	f009 fd22 	bl	800c134 <sprintf>
		  send_debug_logs ( dbg_payload ) ;
 80026f0:	4b83      	ldr	r3, [pc, #524]	; (8002900 <main+0x358>)
 80026f2:	0018      	movs	r0, r3
 80026f4:	f000 fcca 	bl	800308c <send_debug_logs>
		  my_astro_handle_evt () ;
 80026f8:	f007 f8f6 	bl	80098e8 <my_astro_handle_evt>
	  while ( my_astro_evt_pin () )
 80026fc:	f001 f93c 	bl	8003978 <my_astro_evt_pin>
 8002700:	1e03      	subs	r3, r0, #0
 8002702:	d1ef      	bne.n	80026e4 <main+0x13c>
	  }
	  sprintf ( my_astro_payload , "%u,%.1f,%u,%lu,%s" , my_astro_payload_id , fix3d.pdop , fix3d.acq_time , (uint32_t) ( fix3d.acq_total_time / 60 ) , fv ) ;
 8002704:	4b89      	ldr	r3, [pc, #548]	; (800292c <main+0x384>)
 8002706:	881b      	ldrh	r3, [r3, #0]
 8002708:	4698      	mov	r8, r3
 800270a:	4b7e      	ldr	r3, [pc, #504]	; (8002904 <main+0x35c>)
 800270c:	689c      	ldr	r4, [r3, #8]
 800270e:	68dd      	ldr	r5, [r3, #12]
 8002710:	4b7c      	ldr	r3, [pc, #496]	; (8002904 <main+0x35c>)
 8002712:	8a5b      	ldrh	r3, [r3, #18]
 8002714:	001e      	movs	r6, r3
 8002716:	4b7b      	ldr	r3, [pc, #492]	; (8002904 <main+0x35c>)
 8002718:	695b      	ldr	r3, [r3, #20]
 800271a:	213c      	movs	r1, #60	; 0x3c
 800271c:	0018      	movs	r0, r3
 800271e:	f7fd fd0d 	bl	800013c <__udivsi3>
 8002722:	0003      	movs	r3, r0
 8002724:	001a      	movs	r2, r3
 8002726:	4b82      	ldr	r3, [pc, #520]	; (8002930 <main+0x388>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4982      	ldr	r1, [pc, #520]	; (8002934 <main+0x38c>)
 800272c:	4882      	ldr	r0, [pc, #520]	; (8002938 <main+0x390>)
 800272e:	9304      	str	r3, [sp, #16]
 8002730:	9203      	str	r2, [sp, #12]
 8002732:	9602      	str	r6, [sp, #8]
 8002734:	9400      	str	r4, [sp, #0]
 8002736:	9501      	str	r5, [sp, #4]
 8002738:	4642      	mov	r2, r8
 800273a:	f009 fcfb 	bl	800c134 <sprintf>
	  sprintf ( dbg_payload , "%s,%d,payload: %s" , __FILE__ , __LINE__ , my_astro_payload ) ; // Żeby astro_payload_id był taki jak wysłany, bo po wysłaniu będzie zwiększony
 800273e:	4a74      	ldr	r2, [pc, #464]	; (8002910 <main+0x368>)
 8002740:	497e      	ldr	r1, [pc, #504]	; (800293c <main+0x394>)
 8002742:	486f      	ldr	r0, [pc, #444]	; (8002900 <main+0x358>)
 8002744:	4b7c      	ldr	r3, [pc, #496]	; (8002938 <main+0x390>)
 8002746:	9300      	str	r3, [sp, #0]
 8002748:	23d6      	movs	r3, #214	; 0xd6
 800274a:	f009 fcf3 	bl	800c134 <sprintf>
	  send_debug_logs ( dbg_payload ) ;
 800274e:	4b6c      	ldr	r3, [pc, #432]	; (8002900 <main+0x358>)
 8002750:	0018      	movs	r0, r3
 8002752:	f000 fc9b 	bl	800308c <send_debug_logs>
	  my_astro_write_coordinates ( fix3d.latitude_astro_geo_wr , fix3d.longitude_astro_geo_wr ) ;
 8002756:	4b6b      	ldr	r3, [pc, #428]	; (8002904 <main+0x35c>)
 8002758:	681a      	ldr	r2, [r3, #0]
 800275a:	4b6a      	ldr	r3, [pc, #424]	; (8002904 <main+0x35c>)
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	0019      	movs	r1, r3
 8002760:	0010      	movs	r0, r2
 8002762:	f007 f903 	bl	800996c <my_astro_write_coordinates>
	  my_astro_add_payload_2_queue ( my_astro_payload_id++ , my_astro_payload ) ;
 8002766:	4b71      	ldr	r3, [pc, #452]	; (800292c <main+0x384>)
 8002768:	881b      	ldrh	r3, [r3, #0]
 800276a:	1c5a      	adds	r2, r3, #1
 800276c:	b291      	uxth	r1, r2
 800276e:	4a6f      	ldr	r2, [pc, #444]	; (800292c <main+0x384>)
 8002770:	8011      	strh	r1, [r2, #0]
 8002772:	4a71      	ldr	r2, [pc, #452]	; (8002938 <main+0x390>)
 8002774:	0011      	movs	r1, r2
 8002776:	0018      	movs	r0, r3
 8002778:	f007 f88e 	bl	8009898 <my_astro_add_payload_2_queue>
	  if ( my_rtc_set_alarm ( my_rtc_alarmA_time ) )
 800277c:	4b66      	ldr	r3, [pc, #408]	; (8002918 <main+0x370>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	0018      	movs	r0, r3
 8002782:	f007 facb 	bl	8009d1c <my_rtc_set_alarm>
 8002786:	1e03      	subs	r3, r0, #0
 8002788:	d00e      	beq.n	80027a8 <main+0x200>
	  {
		  my_sys_deepsleep () ;
 800278a:	f000 fd71 	bl	8003270 <my_sys_deepsleep>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  while ( my_astro_evt_pin () )
 800278e:	e00b      	b.n	80027a8 <main+0x200>
	  {
		  sprintf ( dbg_payload , "%s,%d,my_astro_evt_pin" , __FILE__ , __LINE__ ) ;
 8002790:	4a5f      	ldr	r2, [pc, #380]	; (8002910 <main+0x368>)
 8002792:	4965      	ldr	r1, [pc, #404]	; (8002928 <main+0x380>)
 8002794:	485a      	ldr	r0, [pc, #360]	; (8002900 <main+0x358>)
 8002796:	23e8      	movs	r3, #232	; 0xe8
 8002798:	f009 fccc 	bl	800c134 <sprintf>
		  send_debug_logs ( dbg_payload ) ;
 800279c:	4b58      	ldr	r3, [pc, #352]	; (8002900 <main+0x358>)
 800279e:	0018      	movs	r0, r3
 80027a0:	f000 fc74 	bl	800308c <send_debug_logs>
		  my_astro_handle_evt () ;
 80027a4:	f007 f8a0 	bl	80098e8 <my_astro_handle_evt>
	  while ( my_astro_evt_pin () )
 80027a8:	f001 f8e6 	bl	8003978 <my_astro_evt_pin>
 80027ac:	1e03      	subs	r3, r0, #0
 80027ae:	d1ef      	bne.n	8002790 <main+0x1e8>
	  }
	  if ( astro_rcv_cmd_flag )
 80027b0:	4b63      	ldr	r3, [pc, #396]	; (8002940 <main+0x398>)
 80027b2:	781b      	ldrb	r3, [r3, #0]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d007      	beq.n	80027c8 <main+0x220>
	  {
		  astro_rcv_cmd_flag = false ;
 80027b8:	4b61      	ldr	r3, [pc, #388]	; (8002940 <main+0x398>)
 80027ba:	2200      	movs	r2, #0
 80027bc:	701a      	strb	r2, [r3, #0]
		  my_tracker_handle_cmd () ;
 80027be:	f000 fe2b 	bl	8003418 <my_tracker_handle_cmd>
		  my_astro_rcv_cmd[0] = 0 ;
 80027c2:	4b60      	ldr	r3, [pc, #384]	; (8002944 <main+0x39c>)
 80027c4:	2200      	movs	r2, #0
 80027c6:	701a      	strb	r2, [r3, #0]
	  }
	  if ( my_rtc_alarm_flag )
 80027c8:	4b55      	ldr	r3, [pc, #340]	; (8002920 <main+0x378>)
 80027ca:	781b      	ldrb	r3, [r3, #0]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d100      	bne.n	80027d2 <main+0x22a>
 80027d0:	e084      	b.n	80028dc <main+0x334>
	  {
		  my_rtc_alarm_flag = false ;
 80027d2:	4b53      	ldr	r3, [pc, #332]	; (8002920 <main+0x378>)
 80027d4:	2200      	movs	r2, #0
 80027d6:	701a      	strb	r2, [r3, #0]
		  my_gnss_sw_on () ;
 80027d8:	f001 f802 	bl	80037e0 <my_gnss_sw_on>
		  my_gnss_3dfix_flag = my_gnss_acq_coordinates ( &fix3d ) ;
 80027dc:	4b49      	ldr	r3, [pc, #292]	; (8002904 <main+0x35c>)
 80027de:	0018      	movs	r0, r3
 80027e0:	f007 f8d4 	bl	800998c <my_gnss_acq_coordinates>
 80027e4:	0003      	movs	r3, r0
 80027e6:	001a      	movs	r2, r3
 80027e8:	4b47      	ldr	r3, [pc, #284]	; (8002908 <main+0x360>)
 80027ea:	701a      	strb	r2, [r3, #0]
		  my_gnss_sw_off () ;
 80027ec:	f001 f812 	bl	8003814 <my_gnss_sw_off>
		  my_rtc_get_dt_s ( rtc_dt_s ) ;
 80027f0:	4b46      	ldr	r3, [pc, #280]	; (800290c <main+0x364>)
 80027f2:	0018      	movs	r0, r3
 80027f4:	f007 fa50 	bl	8009c98 <my_rtc_get_dt_s>
		  sprintf ( dbg_payload , "%s,%d,%s,fix_mode=%c,pdop=%.1f,acq_time=%u,acq_total_time=%lu" , __FILE__ , __LINE__ , rtc_dt_s , fix3d.fix_mode , fix3d.pdop , fix3d.acq_time , (uint32_t) ( fix3d.acq_total_time / 60 ) ) ;
 80027f8:	4b42      	ldr	r3, [pc, #264]	; (8002904 <main+0x35c>)
 80027fa:	7c1b      	ldrb	r3, [r3, #16]
 80027fc:	001e      	movs	r6, r3
 80027fe:	4b41      	ldr	r3, [pc, #260]	; (8002904 <main+0x35c>)
 8002800:	689c      	ldr	r4, [r3, #8]
 8002802:	68dd      	ldr	r5, [r3, #12]
 8002804:	4b3f      	ldr	r3, [pc, #252]	; (8002904 <main+0x35c>)
 8002806:	8a5b      	ldrh	r3, [r3, #18]
 8002808:	4698      	mov	r8, r3
 800280a:	4b3e      	ldr	r3, [pc, #248]	; (8002904 <main+0x35c>)
 800280c:	695b      	ldr	r3, [r3, #20]
 800280e:	213c      	movs	r1, #60	; 0x3c
 8002810:	0018      	movs	r0, r3
 8002812:	f7fd fc93 	bl	800013c <__udivsi3>
 8002816:	0003      	movs	r3, r0
 8002818:	4a3d      	ldr	r2, [pc, #244]	; (8002910 <main+0x368>)
 800281a:	493e      	ldr	r1, [pc, #248]	; (8002914 <main+0x36c>)
 800281c:	4838      	ldr	r0, [pc, #224]	; (8002900 <main+0x358>)
 800281e:	9305      	str	r3, [sp, #20]
 8002820:	4643      	mov	r3, r8
 8002822:	9304      	str	r3, [sp, #16]
 8002824:	9402      	str	r4, [sp, #8]
 8002826:	9503      	str	r5, [sp, #12]
 8002828:	9601      	str	r6, [sp, #4]
 800282a:	4b38      	ldr	r3, [pc, #224]	; (800290c <main+0x364>)
 800282c:	9300      	str	r3, [sp, #0]
 800282e:	23f9      	movs	r3, #249	; 0xf9
 8002830:	f009 fc80 	bl	800c134 <sprintf>
		  send_debug_logs ( dbg_payload ) ;
 8002834:	4b32      	ldr	r3, [pc, #200]	; (8002900 <main+0x358>)
 8002836:	0018      	movs	r0, r3
 8002838:	f000 fc28 	bl	800308c <send_debug_logs>
		  if ( my_gnss_3dfix_flag )
 800283c:	4b32      	ldr	r3, [pc, #200]	; (8002908 <main+0x360>)
 800283e:	781b      	ldrb	r3, [r3, #0]
 8002840:	2b00      	cmp	r3, #0
 8002842:	d04b      	beq.n	80028dc <main+0x334>
		  {
			  my_astro_write_coordinates ( fix3d.latitude_astro_geo_wr , fix3d.longitude_astro_geo_wr ) ;
 8002844:	4b2f      	ldr	r3, [pc, #188]	; (8002904 <main+0x35c>)
 8002846:	681a      	ldr	r2, [r3, #0]
 8002848:	4b2e      	ldr	r3, [pc, #184]	; (8002904 <main+0x35c>)
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	0019      	movs	r1, r3
 800284e:	0010      	movs	r0, r2
 8002850:	f007 f88c 	bl	800996c <my_astro_write_coordinates>
			  sprintf ( my_astro_payload , "%u,%.1f,%u,%lu,%ld,%ld" , my_astro_payload_id , fix3d.pdop , fix3d.acq_time , (uint32_t) ( fix3d.acq_total_time / 60 ) , fix3d.latitude_astro_geo_wr , fix3d.longitude_astro_geo_wr ) ;
 8002854:	4b35      	ldr	r3, [pc, #212]	; (800292c <main+0x384>)
 8002856:	881b      	ldrh	r3, [r3, #0]
 8002858:	4698      	mov	r8, r3
 800285a:	4b2a      	ldr	r3, [pc, #168]	; (8002904 <main+0x35c>)
 800285c:	689c      	ldr	r4, [r3, #8]
 800285e:	68dd      	ldr	r5, [r3, #12]
 8002860:	4b28      	ldr	r3, [pc, #160]	; (8002904 <main+0x35c>)
 8002862:	8a5b      	ldrh	r3, [r3, #18]
 8002864:	001e      	movs	r6, r3
 8002866:	4b27      	ldr	r3, [pc, #156]	; (8002904 <main+0x35c>)
 8002868:	695b      	ldr	r3, [r3, #20]
 800286a:	213c      	movs	r1, #60	; 0x3c
 800286c:	0018      	movs	r0, r3
 800286e:	f7fd fc65 	bl	800013c <__udivsi3>
 8002872:	0003      	movs	r3, r0
 8002874:	469c      	mov	ip, r3
 8002876:	4b23      	ldr	r3, [pc, #140]	; (8002904 <main+0x35c>)
 8002878:	681a      	ldr	r2, [r3, #0]
 800287a:	4b22      	ldr	r3, [pc, #136]	; (8002904 <main+0x35c>)
 800287c:	685b      	ldr	r3, [r3, #4]
 800287e:	4932      	ldr	r1, [pc, #200]	; (8002948 <main+0x3a0>)
 8002880:	482d      	ldr	r0, [pc, #180]	; (8002938 <main+0x390>)
 8002882:	9305      	str	r3, [sp, #20]
 8002884:	9204      	str	r2, [sp, #16]
 8002886:	4663      	mov	r3, ip
 8002888:	9303      	str	r3, [sp, #12]
 800288a:	9602      	str	r6, [sp, #8]
 800288c:	9400      	str	r4, [sp, #0]
 800288e:	9501      	str	r5, [sp, #4]
 8002890:	4642      	mov	r2, r8
 8002892:	f009 fc4f 	bl	800c134 <sprintf>
			  my_astro_add_payload_2_queue ( my_astro_payload_id++ , my_astro_payload ) ;
 8002896:	4b25      	ldr	r3, [pc, #148]	; (800292c <main+0x384>)
 8002898:	881b      	ldrh	r3, [r3, #0]
 800289a:	1c5a      	adds	r2, r3, #1
 800289c:	b291      	uxth	r1, r2
 800289e:	4a23      	ldr	r2, [pc, #140]	; (800292c <main+0x384>)
 80028a0:	8011      	strh	r1, [r2, #0]
 80028a2:	4a25      	ldr	r2, [pc, #148]	; (8002938 <main+0x390>)
 80028a4:	0011      	movs	r1, r2
 80028a6:	0018      	movs	r0, r3
 80028a8:	f006 fff6 	bl	8009898 <my_astro_add_payload_2_queue>
			  if ( my_astro_payload_id == 0 )
 80028ac:	4b1f      	ldr	r3, [pc, #124]	; (800292c <main+0x384>)
 80028ae:	881b      	ldrh	r3, [r3, #0]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d105      	bne.n	80028c0 <main+0x318>
				  my_astro_payload_id++ ;
 80028b4:	4b1d      	ldr	r3, [pc, #116]	; (800292c <main+0x384>)
 80028b6:	881b      	ldrh	r3, [r3, #0]
 80028b8:	3301      	adds	r3, #1
 80028ba:	b29a      	uxth	r2, r3
 80028bc:	4b1b      	ldr	r3, [pc, #108]	; (800292c <main+0x384>)
 80028be:	801a      	strh	r2, [r3, #0]
			  sprintf ( dbg_payload , "%s,%d,payload: %s" , __FILE__ , __LINE__ , my_astro_payload ) ;
 80028c0:	2381      	movs	r3, #129	; 0x81
 80028c2:	005c      	lsls	r4, r3, #1
 80028c4:	4a12      	ldr	r2, [pc, #72]	; (8002910 <main+0x368>)
 80028c6:	491d      	ldr	r1, [pc, #116]	; (800293c <main+0x394>)
 80028c8:	480d      	ldr	r0, [pc, #52]	; (8002900 <main+0x358>)
 80028ca:	4b1b      	ldr	r3, [pc, #108]	; (8002938 <main+0x390>)
 80028cc:	9300      	str	r3, [sp, #0]
 80028ce:	0023      	movs	r3, r4
 80028d0:	f009 fc30 	bl	800c134 <sprintf>
			  send_debug_logs ( dbg_payload ) ;
 80028d4:	4b0a      	ldr	r3, [pc, #40]	; (8002900 <main+0x358>)
 80028d6:	0018      	movs	r0, r3
 80028d8:	f000 fbd8 	bl	800308c <send_debug_logs>
		  }
	  }
	  if ( my_rtc_set_alarm ( my_rtc_alarmA_time ) )
 80028dc:	4b0e      	ldr	r3, [pc, #56]	; (8002918 <main+0x370>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	0018      	movs	r0, r3
 80028e2:	f007 fa1b 	bl	8009d1c <my_rtc_set_alarm>
 80028e6:	1e03      	subs	r3, r0, #0
 80028e8:	d100      	bne.n	80028ec <main+0x344>
 80028ea:	e75d      	b.n	80027a8 <main+0x200>
	  {
		  my_sys_deepsleep () ;
 80028ec:	f000 fcc0 	bl	8003270 <my_sys_deepsleep>
	  while ( my_astro_evt_pin () )
 80028f0:	e75a      	b.n	80027a8 <main+0x200>
 80028f2:	46c0      	nop			; (mov r8, r8)
 80028f4:	20000000 	.word	0x20000000
 80028f8:	20000a22 	.word	0x20000a22
 80028fc:	08012d2c 	.word	0x08012d2c
 8002900:	20000b10 	.word	0x20000b10
 8002904:	20000ae8 	.word	0x20000ae8
 8002908:	20000b01 	.word	0x20000b01
 800290c:	20000a24 	.word	0x20000a24
 8002910:	08012d3c 	.word	0x08012d3c
 8002914:	08012d50 	.word	0x08012d50
 8002918:	2000000c 	.word	0x2000000c
 800291c:	08012d90 	.word	0x08012d90
 8002920:	20000b00 	.word	0x20000b00
 8002924:	08012db0 	.word	0x08012db0
 8002928:	08012dbc 	.word	0x08012dbc
 800292c:	20000a38 	.word	0x20000a38
 8002930:	20000004 	.word	0x20000004
 8002934:	08012dd4 	.word	0x08012dd4
 8002938:	20000a3c 	.word	0x20000a3c
 800293c:	08012de8 	.word	0x08012de8
 8002940:	20000c0a 	.word	0x20000c0a
 8002944:	20000c0c 	.word	0x20000c0c
 8002948:	08012dfc 	.word	0x08012dfc

0800294c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800294c:	b590      	push	{r4, r7, lr}
 800294e:	b095      	sub	sp, #84	; 0x54
 8002950:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002952:	2414      	movs	r4, #20
 8002954:	193b      	adds	r3, r7, r4
 8002956:	0018      	movs	r0, r3
 8002958:	233c      	movs	r3, #60	; 0x3c
 800295a:	001a      	movs	r2, r3
 800295c:	2100      	movs	r1, #0
 800295e:	f009 fc7f 	bl	800c260 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002962:	1d3b      	adds	r3, r7, #4
 8002964:	0018      	movs	r0, r3
 8002966:	2310      	movs	r3, #16
 8002968:	001a      	movs	r2, r3
 800296a:	2100      	movs	r1, #0
 800296c:	f009 fc78 	bl	800c260 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002970:	2380      	movs	r3, #128	; 0x80
 8002972:	009b      	lsls	r3, r3, #2
 8002974:	0018      	movs	r0, r3
 8002976:	f002 f8f1 	bl	8004b5c <HAL_PWREx_ControlVoltageScaling>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800297a:	f002 f88f 	bl	8004a9c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800297e:	4b1d      	ldr	r3, [pc, #116]	; (80029f4 <SystemClock_Config+0xa8>)
 8002980:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002982:	4b1c      	ldr	r3, [pc, #112]	; (80029f4 <SystemClock_Config+0xa8>)
 8002984:	2118      	movs	r1, #24
 8002986:	438a      	bics	r2, r1
 8002988:	65da      	str	r2, [r3, #92]	; 0x5c

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 800298a:	193b      	adds	r3, r7, r4
 800298c:	2206      	movs	r2, #6
 800298e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002990:	193b      	adds	r3, r7, r4
 8002992:	2201      	movs	r2, #1
 8002994:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002996:	193b      	adds	r3, r7, r4
 8002998:	2280      	movs	r2, #128	; 0x80
 800299a:	0052      	lsls	r2, r2, #1
 800299c:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 800299e:	193b      	adds	r3, r7, r4
 80029a0:	2200      	movs	r2, #0
 80029a2:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80029a4:	193b      	adds	r3, r7, r4
 80029a6:	2240      	movs	r2, #64	; 0x40
 80029a8:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80029aa:	193b      	adds	r3, r7, r4
 80029ac:	2200      	movs	r2, #0
 80029ae:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80029b0:	193b      	adds	r3, r7, r4
 80029b2:	0018      	movs	r0, r3
 80029b4:	f002 f91e 	bl	8004bf4 <HAL_RCC_OscConfig>
 80029b8:	1e03      	subs	r3, r0, #0
 80029ba:	d001      	beq.n	80029c0 <SystemClock_Config+0x74>
  {
    Error_Handler();
 80029bc:	f001 f850 	bl	8003a60 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80029c0:	1d3b      	adds	r3, r7, #4
 80029c2:	2207      	movs	r2, #7
 80029c4:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80029c6:	1d3b      	adds	r3, r7, #4
 80029c8:	2200      	movs	r2, #0
 80029ca:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80029cc:	1d3b      	adds	r3, r7, #4
 80029ce:	2200      	movs	r2, #0
 80029d0:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80029d2:	1d3b      	adds	r3, r7, #4
 80029d4:	2200      	movs	r2, #0
 80029d6:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80029d8:	1d3b      	adds	r3, r7, #4
 80029da:	2100      	movs	r1, #0
 80029dc:	0018      	movs	r0, r3
 80029de:	f002 fc69 	bl	80052b4 <HAL_RCC_ClockConfig>
 80029e2:	1e03      	subs	r3, r0, #0
 80029e4:	d001      	beq.n	80029ea <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80029e6:	f001 f83b 	bl	8003a60 <Error_Handler>
  }
}
 80029ea:	46c0      	nop			; (mov r8, r8)
 80029ec:	46bd      	mov	sp, r7
 80029ee:	b015      	add	sp, #84	; 0x54
 80029f0:	bd90      	pop	{r4, r7, pc}
 80029f2:	46c0      	nop			; (mov r8, r8)
 80029f4:	40021000 	.word	0x40021000

080029f8 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b090      	sub	sp, #64	; 0x40
 80029fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80029fe:	232c      	movs	r3, #44	; 0x2c
 8002a00:	18fb      	adds	r3, r7, r3
 8002a02:	0018      	movs	r0, r3
 8002a04:	2314      	movs	r3, #20
 8002a06:	001a      	movs	r2, r3
 8002a08:	2100      	movs	r1, #0
 8002a0a:	f009 fc29 	bl	800c260 <memset>
  RTC_DateTypeDef sDate = {0};
 8002a0e:	2328      	movs	r3, #40	; 0x28
 8002a10:	18fb      	adds	r3, r7, r3
 8002a12:	2200      	movs	r2, #0
 8002a14:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 8002a16:	003b      	movs	r3, r7
 8002a18:	0018      	movs	r0, r3
 8002a1a:	2328      	movs	r3, #40	; 0x28
 8002a1c:	001a      	movs	r2, r3
 8002a1e:	2100      	movs	r1, #0
 8002a20:	f009 fc1e 	bl	800c260 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002a24:	4b44      	ldr	r3, [pc, #272]	; (8002b38 <MX_RTC_Init+0x140>)
 8002a26:	4a45      	ldr	r2, [pc, #276]	; (8002b3c <MX_RTC_Init+0x144>)
 8002a28:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002a2a:	4b43      	ldr	r3, [pc, #268]	; (8002b38 <MX_RTC_Init+0x140>)
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 8002a30:	4b41      	ldr	r3, [pc, #260]	; (8002b38 <MX_RTC_Init+0x140>)
 8002a32:	227f      	movs	r2, #127	; 0x7f
 8002a34:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 8002a36:	4b40      	ldr	r3, [pc, #256]	; (8002b38 <MX_RTC_Init+0x140>)
 8002a38:	22ff      	movs	r2, #255	; 0xff
 8002a3a:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002a3c:	4b3e      	ldr	r3, [pc, #248]	; (8002b38 <MX_RTC_Init+0x140>)
 8002a3e:	2200      	movs	r2, #0
 8002a40:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8002a42:	4b3d      	ldr	r3, [pc, #244]	; (8002b38 <MX_RTC_Init+0x140>)
 8002a44:	2200      	movs	r2, #0
 8002a46:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002a48:	4b3b      	ldr	r3, [pc, #236]	; (8002b38 <MX_RTC_Init+0x140>)
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002a4e:	4b3a      	ldr	r3, [pc, #232]	; (8002b38 <MX_RTC_Init+0x140>)
 8002a50:	2280      	movs	r2, #128	; 0x80
 8002a52:	05d2      	lsls	r2, r2, #23
 8002a54:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8002a56:	4b38      	ldr	r3, [pc, #224]	; (8002b38 <MX_RTC_Init+0x140>)
 8002a58:	2200      	movs	r2, #0
 8002a5a:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002a5c:	4b36      	ldr	r3, [pc, #216]	; (8002b38 <MX_RTC_Init+0x140>)
 8002a5e:	0018      	movs	r0, r3
 8002a60:	f003 f80e 	bl	8005a80 <HAL_RTC_Init>
 8002a64:	1e03      	subs	r3, r0, #0
 8002a66:	d001      	beq.n	8002a6c <MX_RTC_Init+0x74>
  {
    Error_Handler();
 8002a68:	f000 fffa 	bl	8003a60 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8002a6c:	212c      	movs	r1, #44	; 0x2c
 8002a6e:	187b      	adds	r3, r7, r1
 8002a70:	2200      	movs	r2, #0
 8002a72:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 8002a74:	187b      	adds	r3, r7, r1
 8002a76:	2200      	movs	r2, #0
 8002a78:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 8002a7a:	187b      	adds	r3, r7, r1
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	709a      	strb	r2, [r3, #2]
  sTime.SubSeconds = 0x0;
 8002a80:	187b      	adds	r3, r7, r1
 8002a82:	2200      	movs	r2, #0
 8002a84:	605a      	str	r2, [r3, #4]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002a86:	187b      	adds	r3, r7, r1
 8002a88:	2200      	movs	r2, #0
 8002a8a:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002a8c:	187b      	adds	r3, r7, r1
 8002a8e:	2200      	movs	r2, #0
 8002a90:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8002a92:	1879      	adds	r1, r7, r1
 8002a94:	4b28      	ldr	r3, [pc, #160]	; (8002b38 <MX_RTC_Init+0x140>)
 8002a96:	2201      	movs	r2, #1
 8002a98:	0018      	movs	r0, r3
 8002a9a:	f003 f893 	bl	8005bc4 <HAL_RTC_SetTime>
 8002a9e:	1e03      	subs	r3, r0, #0
 8002aa0:	d001      	beq.n	8002aa6 <MX_RTC_Init+0xae>
  {
    Error_Handler();
 8002aa2:	f000 ffdd 	bl	8003a60 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_SATURDAY;
 8002aa6:	2128      	movs	r1, #40	; 0x28
 8002aa8:	187b      	adds	r3, r7, r1
 8002aaa:	2206      	movs	r2, #6
 8002aac:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8002aae:	187b      	adds	r3, r7, r1
 8002ab0:	2201      	movs	r2, #1
 8002ab2:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 8002ab4:	187b      	adds	r3, r7, r1
 8002ab6:	2201      	movs	r2, #1
 8002ab8:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 8002aba:	187b      	adds	r3, r7, r1
 8002abc:	2200      	movs	r2, #0
 8002abe:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8002ac0:	1879      	adds	r1, r7, r1
 8002ac2:	4b1d      	ldr	r3, [pc, #116]	; (8002b38 <MX_RTC_Init+0x140>)
 8002ac4:	2201      	movs	r2, #1
 8002ac6:	0018      	movs	r0, r3
 8002ac8:	f003 f980 	bl	8005dcc <HAL_RTC_SetDate>
 8002acc:	1e03      	subs	r3, r0, #0
 8002ace:	d001      	beq.n	8002ad4 <MX_RTC_Init+0xdc>
  {
    Error_Handler();
 8002ad0:	f000 ffc6 	bl	8003a60 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8002ad4:	003b      	movs	r3, r7
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8002ada:	003b      	movs	r3, r7
 8002adc:	2200      	movs	r2, #0
 8002ade:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8002ae0:	003b      	movs	r3, r7
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8002ae6:	003b      	movs	r3, r7
 8002ae8:	2200      	movs	r2, #0
 8002aea:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002aec:	003b      	movs	r3, r7
 8002aee:	2200      	movs	r2, #0
 8002af0:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002af2:	003b      	movs	r3, r7
 8002af4:	2200      	movs	r2, #0
 8002af6:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8002af8:	003b      	movs	r3, r7
 8002afa:	2200      	movs	r2, #0
 8002afc:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8002afe:	003b      	movs	r3, r7
 8002b00:	2200      	movs	r2, #0
 8002b02:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8002b04:	003b      	movs	r3, r7
 8002b06:	2200      	movs	r2, #0
 8002b08:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8002b0a:	003b      	movs	r3, r7
 8002b0c:	2220      	movs	r2, #32
 8002b0e:	2101      	movs	r1, #1
 8002b10:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 8002b12:	003b      	movs	r3, r7
 8002b14:	2280      	movs	r2, #128	; 0x80
 8002b16:	0052      	lsls	r2, r2, #1
 8002b18:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8002b1a:	0039      	movs	r1, r7
 8002b1c:	4b06      	ldr	r3, [pc, #24]	; (8002b38 <MX_RTC_Init+0x140>)
 8002b1e:	2201      	movs	r2, #1
 8002b20:	0018      	movs	r0, r3
 8002b22:	f003 fa33 	bl	8005f8c <HAL_RTC_SetAlarm_IT>
 8002b26:	1e03      	subs	r3, r0, #0
 8002b28:	d001      	beq.n	8002b2e <MX_RTC_Init+0x136>
  {
    Error_Handler();
 8002b2a:	f000 ff99 	bl	8003a60 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002b2e:	46c0      	nop			; (mov r8, r8)
 8002b30:	46bd      	mov	sp, r7
 8002b32:	b010      	add	sp, #64	; 0x40
 8002b34:	bd80      	pop	{r7, pc}
 8002b36:	46c0      	nop			; (mov r8, r8)
 8002b38:	200006f4 	.word	0x200006f4
 8002b3c:	40002800 	.word	0x40002800

08002b40 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002b44:	4b1b      	ldr	r3, [pc, #108]	; (8002bb4 <MX_SPI1_Init+0x74>)
 8002b46:	4a1c      	ldr	r2, [pc, #112]	; (8002bb8 <MX_SPI1_Init+0x78>)
 8002b48:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002b4a:	4b1a      	ldr	r3, [pc, #104]	; (8002bb4 <MX_SPI1_Init+0x74>)
 8002b4c:	2282      	movs	r2, #130	; 0x82
 8002b4e:	0052      	lsls	r2, r2, #1
 8002b50:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002b52:	4b18      	ldr	r3, [pc, #96]	; (8002bb4 <MX_SPI1_Init+0x74>)
 8002b54:	2200      	movs	r2, #0
 8002b56:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002b58:	4b16      	ldr	r3, [pc, #88]	; (8002bb4 <MX_SPI1_Init+0x74>)
 8002b5a:	22e0      	movs	r2, #224	; 0xe0
 8002b5c:	00d2      	lsls	r2, r2, #3
 8002b5e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002b60:	4b14      	ldr	r3, [pc, #80]	; (8002bb4 <MX_SPI1_Init+0x74>)
 8002b62:	2200      	movs	r2, #0
 8002b64:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002b66:	4b13      	ldr	r3, [pc, #76]	; (8002bb4 <MX_SPI1_Init+0x74>)
 8002b68:	2200      	movs	r2, #0
 8002b6a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002b6c:	4b11      	ldr	r3, [pc, #68]	; (8002bb4 <MX_SPI1_Init+0x74>)
 8002b6e:	2280      	movs	r2, #128	; 0x80
 8002b70:	0092      	lsls	r2, r2, #2
 8002b72:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002b74:	4b0f      	ldr	r3, [pc, #60]	; (8002bb4 <MX_SPI1_Init+0x74>)
 8002b76:	2200      	movs	r2, #0
 8002b78:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002b7a:	4b0e      	ldr	r3, [pc, #56]	; (8002bb4 <MX_SPI1_Init+0x74>)
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002b80:	4b0c      	ldr	r3, [pc, #48]	; (8002bb4 <MX_SPI1_Init+0x74>)
 8002b82:	2200      	movs	r2, #0
 8002b84:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002b86:	4b0b      	ldr	r3, [pc, #44]	; (8002bb4 <MX_SPI1_Init+0x74>)
 8002b88:	2200      	movs	r2, #0
 8002b8a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002b8c:	4b09      	ldr	r3, [pc, #36]	; (8002bb4 <MX_SPI1_Init+0x74>)
 8002b8e:	2207      	movs	r2, #7
 8002b90:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002b92:	4b08      	ldr	r3, [pc, #32]	; (8002bb4 <MX_SPI1_Init+0x74>)
 8002b94:	2200      	movs	r2, #0
 8002b96:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002b98:	4b06      	ldr	r3, [pc, #24]	; (8002bb4 <MX_SPI1_Init+0x74>)
 8002b9a:	2208      	movs	r2, #8
 8002b9c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002b9e:	4b05      	ldr	r3, [pc, #20]	; (8002bb4 <MX_SPI1_Init+0x74>)
 8002ba0:	0018      	movs	r0, r3
 8002ba2:	f003 fcd3 	bl	800654c <HAL_SPI_Init>
 8002ba6:	1e03      	subs	r3, r0, #0
 8002ba8:	d001      	beq.n	8002bae <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002baa:	f000 ff59 	bl	8003a60 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002bae:	46c0      	nop			; (mov r8, r8)
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	bd80      	pop	{r7, pc}
 8002bb4:	20000720 	.word	0x20000720
 8002bb8:	40013000 	.word	0x40013000

08002bbc <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b084      	sub	sp, #16
 8002bc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002bc2:	1d3b      	adds	r3, r7, #4
 8002bc4:	0018      	movs	r0, r3
 8002bc6:	230c      	movs	r3, #12
 8002bc8:	001a      	movs	r2, r3
 8002bca:	2100      	movs	r1, #0
 8002bcc:	f009 fb48 	bl	800c260 <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002bd0:	4b15      	ldr	r3, [pc, #84]	; (8002c28 <MX_TIM6_Init+0x6c>)
 8002bd2:	4a16      	ldr	r2, [pc, #88]	; (8002c2c <MX_TIM6_Init+0x70>)
 8002bd4:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 16000-1;
 8002bd6:	4b14      	ldr	r3, [pc, #80]	; (8002c28 <MX_TIM6_Init+0x6c>)
 8002bd8:	4a15      	ldr	r2, [pc, #84]	; (8002c30 <MX_TIM6_Init+0x74>)
 8002bda:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002bdc:	4b12      	ldr	r3, [pc, #72]	; (8002c28 <MX_TIM6_Init+0x6c>)
 8002bde:	2200      	movs	r2, #0
 8002be0:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 8002be2:	4b11      	ldr	r3, [pc, #68]	; (8002c28 <MX_TIM6_Init+0x6c>)
 8002be4:	4a13      	ldr	r2, [pc, #76]	; (8002c34 <MX_TIM6_Init+0x78>)
 8002be6:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002be8:	4b0f      	ldr	r3, [pc, #60]	; (8002c28 <MX_TIM6_Init+0x6c>)
 8002bea:	2200      	movs	r2, #0
 8002bec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002bee:	4b0e      	ldr	r3, [pc, #56]	; (8002c28 <MX_TIM6_Init+0x6c>)
 8002bf0:	0018      	movs	r0, r3
 8002bf2:	f003 fd63 	bl	80066bc <HAL_TIM_Base_Init>
 8002bf6:	1e03      	subs	r3, r0, #0
 8002bf8:	d001      	beq.n	8002bfe <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8002bfa:	f000 ff31 	bl	8003a60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002bfe:	1d3b      	adds	r3, r7, #4
 8002c00:	2200      	movs	r2, #0
 8002c02:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c04:	1d3b      	adds	r3, r7, #4
 8002c06:	2200      	movs	r2, #0
 8002c08:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002c0a:	1d3a      	adds	r2, r7, #4
 8002c0c:	4b06      	ldr	r3, [pc, #24]	; (8002c28 <MX_TIM6_Init+0x6c>)
 8002c0e:	0011      	movs	r1, r2
 8002c10:	0018      	movs	r0, r3
 8002c12:	f003 fffb 	bl	8006c0c <HAL_TIMEx_MasterConfigSynchronization>
 8002c16:	1e03      	subs	r3, r0, #0
 8002c18:	d001      	beq.n	8002c1e <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 8002c1a:	f000 ff21 	bl	8003a60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002c1e:	46c0      	nop			; (mov r8, r8)
 8002c20:	46bd      	mov	sp, r7
 8002c22:	b004      	add	sp, #16
 8002c24:	bd80      	pop	{r7, pc}
 8002c26:	46c0      	nop			; (mov r8, r8)
 8002c28:	20000784 	.word	0x20000784
 8002c2c:	40001000 	.word	0x40001000
 8002c30:	00003e7f 	.word	0x00003e7f
 8002c34:	000003e7 	.word	0x000003e7

08002c38 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002c3c:	4b23      	ldr	r3, [pc, #140]	; (8002ccc <MX_USART1_UART_Init+0x94>)
 8002c3e:	4a24      	ldr	r2, [pc, #144]	; (8002cd0 <MX_USART1_UART_Init+0x98>)
 8002c40:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002c42:	4b22      	ldr	r3, [pc, #136]	; (8002ccc <MX_USART1_UART_Init+0x94>)
 8002c44:	22e1      	movs	r2, #225	; 0xe1
 8002c46:	0252      	lsls	r2, r2, #9
 8002c48:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002c4a:	4b20      	ldr	r3, [pc, #128]	; (8002ccc <MX_USART1_UART_Init+0x94>)
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002c50:	4b1e      	ldr	r3, [pc, #120]	; (8002ccc <MX_USART1_UART_Init+0x94>)
 8002c52:	2200      	movs	r2, #0
 8002c54:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002c56:	4b1d      	ldr	r3, [pc, #116]	; (8002ccc <MX_USART1_UART_Init+0x94>)
 8002c58:	2200      	movs	r2, #0
 8002c5a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002c5c:	4b1b      	ldr	r3, [pc, #108]	; (8002ccc <MX_USART1_UART_Init+0x94>)
 8002c5e:	220c      	movs	r2, #12
 8002c60:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c62:	4b1a      	ldr	r3, [pc, #104]	; (8002ccc <MX_USART1_UART_Init+0x94>)
 8002c64:	2200      	movs	r2, #0
 8002c66:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c68:	4b18      	ldr	r3, [pc, #96]	; (8002ccc <MX_USART1_UART_Init+0x94>)
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002c6e:	4b17      	ldr	r3, [pc, #92]	; (8002ccc <MX_USART1_UART_Init+0x94>)
 8002c70:	2200      	movs	r2, #0
 8002c72:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002c74:	4b15      	ldr	r3, [pc, #84]	; (8002ccc <MX_USART1_UART_Init+0x94>)
 8002c76:	2200      	movs	r2, #0
 8002c78:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002c7a:	4b14      	ldr	r3, [pc, #80]	; (8002ccc <MX_USART1_UART_Init+0x94>)
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002c80:	4b12      	ldr	r3, [pc, #72]	; (8002ccc <MX_USART1_UART_Init+0x94>)
 8002c82:	0018      	movs	r0, r3
 8002c84:	f004 f850 	bl	8006d28 <HAL_UART_Init>
 8002c88:	1e03      	subs	r3, r0, #0
 8002c8a:	d001      	beq.n	8002c90 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8002c8c:	f000 fee8 	bl	8003a60 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002c90:	4b0e      	ldr	r3, [pc, #56]	; (8002ccc <MX_USART1_UART_Init+0x94>)
 8002c92:	2100      	movs	r1, #0
 8002c94:	0018      	movs	r0, r3
 8002c96:	f005 f82b 	bl	8007cf0 <HAL_UARTEx_SetTxFifoThreshold>
 8002c9a:	1e03      	subs	r3, r0, #0
 8002c9c:	d001      	beq.n	8002ca2 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002c9e:	f000 fedf 	bl	8003a60 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002ca2:	4b0a      	ldr	r3, [pc, #40]	; (8002ccc <MX_USART1_UART_Init+0x94>)
 8002ca4:	2100      	movs	r1, #0
 8002ca6:	0018      	movs	r0, r3
 8002ca8:	f005 f862 	bl	8007d70 <HAL_UARTEx_SetRxFifoThreshold>
 8002cac:	1e03      	subs	r3, r0, #0
 8002cae:	d001      	beq.n	8002cb4 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002cb0:	f000 fed6 	bl	8003a60 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002cb4:	4b05      	ldr	r3, [pc, #20]	; (8002ccc <MX_USART1_UART_Init+0x94>)
 8002cb6:	0018      	movs	r0, r3
 8002cb8:	f004 ffe0 	bl	8007c7c <HAL_UARTEx_DisableFifoMode>
 8002cbc:	1e03      	subs	r3, r0, #0
 8002cbe:	d001      	beq.n	8002cc4 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002cc0:	f000 fece 	bl	8003a60 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002cc4:	46c0      	nop			; (mov r8, r8)
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bd80      	pop	{r7, pc}
 8002cca:	46c0      	nop			; (mov r8, r8)
 8002ccc:	200007d0 	.word	0x200007d0
 8002cd0:	40013800 	.word	0x40013800

08002cd4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002cd8:	4b23      	ldr	r3, [pc, #140]	; (8002d68 <MX_USART2_UART_Init+0x94>)
 8002cda:	4a24      	ldr	r2, [pc, #144]	; (8002d6c <MX_USART2_UART_Init+0x98>)
 8002cdc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002cde:	4b22      	ldr	r3, [pc, #136]	; (8002d68 <MX_USART2_UART_Init+0x94>)
 8002ce0:	22e1      	movs	r2, #225	; 0xe1
 8002ce2:	0252      	lsls	r2, r2, #9
 8002ce4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002ce6:	4b20      	ldr	r3, [pc, #128]	; (8002d68 <MX_USART2_UART_Init+0x94>)
 8002ce8:	2200      	movs	r2, #0
 8002cea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002cec:	4b1e      	ldr	r3, [pc, #120]	; (8002d68 <MX_USART2_UART_Init+0x94>)
 8002cee:	2200      	movs	r2, #0
 8002cf0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002cf2:	4b1d      	ldr	r3, [pc, #116]	; (8002d68 <MX_USART2_UART_Init+0x94>)
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002cf8:	4b1b      	ldr	r3, [pc, #108]	; (8002d68 <MX_USART2_UART_Init+0x94>)
 8002cfa:	220c      	movs	r2, #12
 8002cfc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002cfe:	4b1a      	ldr	r3, [pc, #104]	; (8002d68 <MX_USART2_UART_Init+0x94>)
 8002d00:	2200      	movs	r2, #0
 8002d02:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d04:	4b18      	ldr	r3, [pc, #96]	; (8002d68 <MX_USART2_UART_Init+0x94>)
 8002d06:	2200      	movs	r2, #0
 8002d08:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002d0a:	4b17      	ldr	r3, [pc, #92]	; (8002d68 <MX_USART2_UART_Init+0x94>)
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002d10:	4b15      	ldr	r3, [pc, #84]	; (8002d68 <MX_USART2_UART_Init+0x94>)
 8002d12:	2200      	movs	r2, #0
 8002d14:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002d16:	4b14      	ldr	r3, [pc, #80]	; (8002d68 <MX_USART2_UART_Init+0x94>)
 8002d18:	2200      	movs	r2, #0
 8002d1a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002d1c:	4b12      	ldr	r3, [pc, #72]	; (8002d68 <MX_USART2_UART_Init+0x94>)
 8002d1e:	0018      	movs	r0, r3
 8002d20:	f004 f802 	bl	8006d28 <HAL_UART_Init>
 8002d24:	1e03      	subs	r3, r0, #0
 8002d26:	d001      	beq.n	8002d2c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002d28:	f000 fe9a 	bl	8003a60 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002d2c:	4b0e      	ldr	r3, [pc, #56]	; (8002d68 <MX_USART2_UART_Init+0x94>)
 8002d2e:	2100      	movs	r1, #0
 8002d30:	0018      	movs	r0, r3
 8002d32:	f004 ffdd 	bl	8007cf0 <HAL_UARTEx_SetTxFifoThreshold>
 8002d36:	1e03      	subs	r3, r0, #0
 8002d38:	d001      	beq.n	8002d3e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8002d3a:	f000 fe91 	bl	8003a60 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002d3e:	4b0a      	ldr	r3, [pc, #40]	; (8002d68 <MX_USART2_UART_Init+0x94>)
 8002d40:	2100      	movs	r1, #0
 8002d42:	0018      	movs	r0, r3
 8002d44:	f005 f814 	bl	8007d70 <HAL_UARTEx_SetRxFifoThreshold>
 8002d48:	1e03      	subs	r3, r0, #0
 8002d4a:	d001      	beq.n	8002d50 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8002d4c:	f000 fe88 	bl	8003a60 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002d50:	4b05      	ldr	r3, [pc, #20]	; (8002d68 <MX_USART2_UART_Init+0x94>)
 8002d52:	0018      	movs	r0, r3
 8002d54:	f004 ff92 	bl	8007c7c <HAL_UARTEx_DisableFifoMode>
 8002d58:	1e03      	subs	r3, r0, #0
 8002d5a:	d001      	beq.n	8002d60 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8002d5c:	f000 fe80 	bl	8003a60 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002d60:	46c0      	nop			; (mov r8, r8)
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bd80      	pop	{r7, pc}
 8002d66:	46c0      	nop			; (mov r8, r8)
 8002d68:	20000864 	.word	0x20000864
 8002d6c:	40004400 	.word	0x40004400

08002d70 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002d74:	4b23      	ldr	r3, [pc, #140]	; (8002e04 <MX_USART3_UART_Init+0x94>)
 8002d76:	4a24      	ldr	r2, [pc, #144]	; (8002e08 <MX_USART3_UART_Init+0x98>)
 8002d78:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8002d7a:	4b22      	ldr	r3, [pc, #136]	; (8002e04 <MX_USART3_UART_Init+0x94>)
 8002d7c:	2296      	movs	r2, #150	; 0x96
 8002d7e:	0192      	lsls	r2, r2, #6
 8002d80:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002d82:	4b20      	ldr	r3, [pc, #128]	; (8002e04 <MX_USART3_UART_Init+0x94>)
 8002d84:	2200      	movs	r2, #0
 8002d86:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002d88:	4b1e      	ldr	r3, [pc, #120]	; (8002e04 <MX_USART3_UART_Init+0x94>)
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002d8e:	4b1d      	ldr	r3, [pc, #116]	; (8002e04 <MX_USART3_UART_Init+0x94>)
 8002d90:	2200      	movs	r2, #0
 8002d92:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002d94:	4b1b      	ldr	r3, [pc, #108]	; (8002e04 <MX_USART3_UART_Init+0x94>)
 8002d96:	220c      	movs	r2, #12
 8002d98:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d9a:	4b1a      	ldr	r3, [pc, #104]	; (8002e04 <MX_USART3_UART_Init+0x94>)
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002da0:	4b18      	ldr	r3, [pc, #96]	; (8002e04 <MX_USART3_UART_Init+0x94>)
 8002da2:	2200      	movs	r2, #0
 8002da4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002da6:	4b17      	ldr	r3, [pc, #92]	; (8002e04 <MX_USART3_UART_Init+0x94>)
 8002da8:	2200      	movs	r2, #0
 8002daa:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002dac:	4b15      	ldr	r3, [pc, #84]	; (8002e04 <MX_USART3_UART_Init+0x94>)
 8002dae:	2200      	movs	r2, #0
 8002db0:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002db2:	4b14      	ldr	r3, [pc, #80]	; (8002e04 <MX_USART3_UART_Init+0x94>)
 8002db4:	2200      	movs	r2, #0
 8002db6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002db8:	4b12      	ldr	r3, [pc, #72]	; (8002e04 <MX_USART3_UART_Init+0x94>)
 8002dba:	0018      	movs	r0, r3
 8002dbc:	f003 ffb4 	bl	8006d28 <HAL_UART_Init>
 8002dc0:	1e03      	subs	r3, r0, #0
 8002dc2:	d001      	beq.n	8002dc8 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8002dc4:	f000 fe4c 	bl	8003a60 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002dc8:	4b0e      	ldr	r3, [pc, #56]	; (8002e04 <MX_USART3_UART_Init+0x94>)
 8002dca:	2100      	movs	r1, #0
 8002dcc:	0018      	movs	r0, r3
 8002dce:	f004 ff8f 	bl	8007cf0 <HAL_UARTEx_SetTxFifoThreshold>
 8002dd2:	1e03      	subs	r3, r0, #0
 8002dd4:	d001      	beq.n	8002dda <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8002dd6:	f000 fe43 	bl	8003a60 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002dda:	4b0a      	ldr	r3, [pc, #40]	; (8002e04 <MX_USART3_UART_Init+0x94>)
 8002ddc:	2100      	movs	r1, #0
 8002dde:	0018      	movs	r0, r3
 8002de0:	f004 ffc6 	bl	8007d70 <HAL_UARTEx_SetRxFifoThreshold>
 8002de4:	1e03      	subs	r3, r0, #0
 8002de6:	d001      	beq.n	8002dec <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8002de8:	f000 fe3a 	bl	8003a60 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8002dec:	4b05      	ldr	r3, [pc, #20]	; (8002e04 <MX_USART3_UART_Init+0x94>)
 8002dee:	0018      	movs	r0, r3
 8002df0:	f004 ff44 	bl	8007c7c <HAL_UARTEx_DisableFifoMode>
 8002df4:	1e03      	subs	r3, r0, #0
 8002df6:	d001      	beq.n	8002dfc <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8002df8:	f000 fe32 	bl	8003a60 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002dfc:	46c0      	nop			; (mov r8, r8)
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bd80      	pop	{r7, pc}
 8002e02:	46c0      	nop			; (mov r8, r8)
 8002e04:	200008f8 	.word	0x200008f8
 8002e08:	40004800 	.word	0x40004800

08002e0c <MX_USART5_UART_Init>:
  * @brief USART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART5_UART_Init(void)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	af00      	add	r7, sp, #0
  /* USER CODE END USART5_Init 0 */

  /* USER CODE BEGIN USART5_Init 1 */

  /* USER CODE END USART5_Init 1 */
  huart5.Instance = USART5;
 8002e10:	4b16      	ldr	r3, [pc, #88]	; (8002e6c <MX_USART5_UART_Init+0x60>)
 8002e12:	4a17      	ldr	r2, [pc, #92]	; (8002e70 <MX_USART5_UART_Init+0x64>)
 8002e14:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 9600;
 8002e16:	4b15      	ldr	r3, [pc, #84]	; (8002e6c <MX_USART5_UART_Init+0x60>)
 8002e18:	2296      	movs	r2, #150	; 0x96
 8002e1a:	0192      	lsls	r2, r2, #6
 8002e1c:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8002e1e:	4b13      	ldr	r3, [pc, #76]	; (8002e6c <MX_USART5_UART_Init+0x60>)
 8002e20:	2200      	movs	r2, #0
 8002e22:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8002e24:	4b11      	ldr	r3, [pc, #68]	; (8002e6c <MX_USART5_UART_Init+0x60>)
 8002e26:	2200      	movs	r2, #0
 8002e28:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8002e2a:	4b10      	ldr	r3, [pc, #64]	; (8002e6c <MX_USART5_UART_Init+0x60>)
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8002e30:	4b0e      	ldr	r3, [pc, #56]	; (8002e6c <MX_USART5_UART_Init+0x60>)
 8002e32:	220c      	movs	r2, #12
 8002e34:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e36:	4b0d      	ldr	r3, [pc, #52]	; (8002e6c <MX_USART5_UART_Init+0x60>)
 8002e38:	2200      	movs	r2, #0
 8002e3a:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e3c:	4b0b      	ldr	r3, [pc, #44]	; (8002e6c <MX_USART5_UART_Init+0x60>)
 8002e3e:	2200      	movs	r2, #0
 8002e40:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002e42:	4b0a      	ldr	r3, [pc, #40]	; (8002e6c <MX_USART5_UART_Init+0x60>)
 8002e44:	2200      	movs	r2, #0
 8002e46:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002e48:	4b08      	ldr	r3, [pc, #32]	; (8002e6c <MX_USART5_UART_Init+0x60>)
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	625a      	str	r2, [r3, #36]	; 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002e4e:	4b07      	ldr	r3, [pc, #28]	; (8002e6c <MX_USART5_UART_Init+0x60>)
 8002e50:	2200      	movs	r2, #0
 8002e52:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8002e54:	4b05      	ldr	r3, [pc, #20]	; (8002e6c <MX_USART5_UART_Init+0x60>)
 8002e56:	0018      	movs	r0, r3
 8002e58:	f003 ff66 	bl	8006d28 <HAL_UART_Init>
 8002e5c:	1e03      	subs	r3, r0, #0
 8002e5e:	d001      	beq.n	8002e64 <MX_USART5_UART_Init+0x58>
  {
    Error_Handler();
 8002e60:	f000 fdfe 	bl	8003a60 <Error_Handler>
  }
  /* USER CODE BEGIN USART5_Init 2 */

  /* USER CODE END USART5_Init 2 */

}
 8002e64:	46c0      	nop			; (mov r8, r8)
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bd80      	pop	{r7, pc}
 8002e6a:	46c0      	nop			; (mov r8, r8)
 8002e6c:	2000098c 	.word	0x2000098c
 8002e70:	40005000 	.word	0x40005000

08002e74 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002e74:	b590      	push	{r4, r7, lr}
 8002e76:	b08b      	sub	sp, #44	; 0x2c
 8002e78:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e7a:	2414      	movs	r4, #20
 8002e7c:	193b      	adds	r3, r7, r4
 8002e7e:	0018      	movs	r0, r3
 8002e80:	2314      	movs	r3, #20
 8002e82:	001a      	movs	r2, r3
 8002e84:	2100      	movs	r1, #0
 8002e86:	f009 f9eb 	bl	800c260 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e8a:	4b7a      	ldr	r3, [pc, #488]	; (8003074 <MX_GPIO_Init+0x200>)
 8002e8c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002e8e:	4b79      	ldr	r3, [pc, #484]	; (8003074 <MX_GPIO_Init+0x200>)
 8002e90:	2104      	movs	r1, #4
 8002e92:	430a      	orrs	r2, r1
 8002e94:	635a      	str	r2, [r3, #52]	; 0x34
 8002e96:	4b77      	ldr	r3, [pc, #476]	; (8003074 <MX_GPIO_Init+0x200>)
 8002e98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e9a:	2204      	movs	r2, #4
 8002e9c:	4013      	ands	r3, r2
 8002e9e:	613b      	str	r3, [r7, #16]
 8002ea0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ea2:	4b74      	ldr	r3, [pc, #464]	; (8003074 <MX_GPIO_Init+0x200>)
 8002ea4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002ea6:	4b73      	ldr	r3, [pc, #460]	; (8003074 <MX_GPIO_Init+0x200>)
 8002ea8:	2101      	movs	r1, #1
 8002eaa:	430a      	orrs	r2, r1
 8002eac:	635a      	str	r2, [r3, #52]	; 0x34
 8002eae:	4b71      	ldr	r3, [pc, #452]	; (8003074 <MX_GPIO_Init+0x200>)
 8002eb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002eb2:	2201      	movs	r2, #1
 8002eb4:	4013      	ands	r3, r2
 8002eb6:	60fb      	str	r3, [r7, #12]
 8002eb8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002eba:	4b6e      	ldr	r3, [pc, #440]	; (8003074 <MX_GPIO_Init+0x200>)
 8002ebc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002ebe:	4b6d      	ldr	r3, [pc, #436]	; (8003074 <MX_GPIO_Init+0x200>)
 8002ec0:	2102      	movs	r1, #2
 8002ec2:	430a      	orrs	r2, r1
 8002ec4:	635a      	str	r2, [r3, #52]	; 0x34
 8002ec6:	4b6b      	ldr	r3, [pc, #428]	; (8003074 <MX_GPIO_Init+0x200>)
 8002ec8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002eca:	2202      	movs	r2, #2
 8002ecc:	4013      	ands	r3, r2
 8002ece:	60bb      	str	r3, [r7, #8]
 8002ed0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002ed2:	4b68      	ldr	r3, [pc, #416]	; (8003074 <MX_GPIO_Init+0x200>)
 8002ed4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002ed6:	4b67      	ldr	r3, [pc, #412]	; (8003074 <MX_GPIO_Init+0x200>)
 8002ed8:	2108      	movs	r1, #8
 8002eda:	430a      	orrs	r2, r1
 8002edc:	635a      	str	r2, [r3, #52]	; 0x34
 8002ede:	4b65      	ldr	r3, [pc, #404]	; (8003074 <MX_GPIO_Init+0x200>)
 8002ee0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ee2:	2208      	movs	r2, #8
 8002ee4:	4013      	ands	r3, r2
 8002ee6:	607b      	str	r3, [r7, #4]
 8002ee8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACC_SPI1_CS_GPIO_Port, ACC_SPI1_CS_Pin, GPIO_PIN_RESET);
 8002eea:	23a0      	movs	r3, #160	; 0xa0
 8002eec:	05db      	lsls	r3, r3, #23
 8002eee:	2200      	movs	r2, #0
 8002ef0:	2110      	movs	r1, #16
 8002ef2:	0018      	movs	r0, r3
 8002ef4:	f001 fd81 	bl	80049fa <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ASTRO_WKUP_Pin|ASTRO_RST_Pin|RF_SW_CTL2_Pin|GNSS_RST_Pin
 8002ef8:	495f      	ldr	r1, [pc, #380]	; (8003078 <MX_GPIO_Init+0x204>)
 8002efa:	4b60      	ldr	r3, [pc, #384]	; (800307c <MX_GPIO_Init+0x208>)
 8002efc:	2200      	movs	r2, #0
 8002efe:	0018      	movs	r0, r3
 8002f00:	f001 fd7b 	bl	80049fa <HAL_GPIO_WritePin>
                          |GNSS_PWR_SW_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RF_SW_CTL1_GPIO_Port, RF_SW_CTL1_Pin, GPIO_PIN_SET);
 8002f04:	2380      	movs	r3, #128	; 0x80
 8002f06:	011b      	lsls	r3, r3, #4
 8002f08:	485c      	ldr	r0, [pc, #368]	; (800307c <MX_GPIO_Init+0x208>)
 8002f0a:	2201      	movs	r2, #1
 8002f0c:	0019      	movs	r1, r3
 8002f0e:	f001 fd74 	bl	80049fa <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LDG_Pin|LDB_Pin, GPIO_PIN_RESET);
 8002f12:	4b5b      	ldr	r3, [pc, #364]	; (8003080 <MX_GPIO_Init+0x20c>)
 8002f14:	2200      	movs	r2, #0
 8002f16:	2103      	movs	r1, #3
 8002f18:	0018      	movs	r0, r3
 8002f1a:	f001 fd6e 	bl	80049fa <HAL_GPIO_WritePin>

  /*Configure GPIO pin : ACC_INT1_IT0_Pin */
  GPIO_InitStruct.Pin = ACC_INT1_IT0_Pin;
 8002f1e:	193b      	adds	r3, r7, r4
 8002f20:	2201      	movs	r2, #1
 8002f22:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002f24:	193b      	adds	r3, r7, r4
 8002f26:	2288      	movs	r2, #136	; 0x88
 8002f28:	0352      	lsls	r2, r2, #13
 8002f2a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f2c:	193b      	adds	r3, r7, r4
 8002f2e:	2200      	movs	r2, #0
 8002f30:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ACC_INT1_IT0_GPIO_Port, &GPIO_InitStruct);
 8002f32:	193a      	adds	r2, r7, r4
 8002f34:	23a0      	movs	r3, #160	; 0xa0
 8002f36:	05db      	lsls	r3, r3, #23
 8002f38:	0011      	movs	r1, r2
 8002f3a:	0018      	movs	r0, r3
 8002f3c:	f001 fafc 	bl	8004538 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACC_INT2_Pin */
  GPIO_InitStruct.Pin = ACC_INT2_Pin;
 8002f40:	193b      	adds	r3, r7, r4
 8002f42:	2202      	movs	r2, #2
 8002f44:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f46:	193b      	adds	r3, r7, r4
 8002f48:	2200      	movs	r2, #0
 8002f4a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f4c:	193b      	adds	r3, r7, r4
 8002f4e:	2200      	movs	r2, #0
 8002f50:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ACC_INT2_GPIO_Port, &GPIO_InitStruct);
 8002f52:	193a      	adds	r2, r7, r4
 8002f54:	23a0      	movs	r3, #160	; 0xa0
 8002f56:	05db      	lsls	r3, r3, #23
 8002f58:	0011      	movs	r1, r2
 8002f5a:	0018      	movs	r0, r3
 8002f5c:	f001 faec 	bl	8004538 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACC_SPI1_CS_Pin */
  GPIO_InitStruct.Pin = ACC_SPI1_CS_Pin;
 8002f60:	193b      	adds	r3, r7, r4
 8002f62:	2210      	movs	r2, #16
 8002f64:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f66:	193b      	adds	r3, r7, r4
 8002f68:	2201      	movs	r2, #1
 8002f6a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f6c:	193b      	adds	r3, r7, r4
 8002f6e:	2200      	movs	r2, #0
 8002f70:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f72:	193b      	adds	r3, r7, r4
 8002f74:	2200      	movs	r2, #0
 8002f76:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(ACC_SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8002f78:	193a      	adds	r2, r7, r4
 8002f7a:	23a0      	movs	r3, #160	; 0xa0
 8002f7c:	05db      	lsls	r3, r3, #23
 8002f7e:	0011      	movs	r1, r2
 8002f80:	0018      	movs	r0, r3
 8002f82:	f001 fad9 	bl	8004538 <HAL_GPIO_Init>

  /*Configure GPIO pins : ASTRO_WKUP_Pin ASTRO_RST_Pin RF_SW_CTL2_Pin RF_SW_CTL1_Pin
                           GNSS_PWR_SW_Pin */
  GPIO_InitStruct.Pin = ASTRO_WKUP_Pin|ASTRO_RST_Pin|RF_SW_CTL2_Pin|RF_SW_CTL1_Pin
 8002f86:	193b      	adds	r3, r7, r4
 8002f88:	4a3e      	ldr	r2, [pc, #248]	; (8003084 <MX_GPIO_Init+0x210>)
 8002f8a:	601a      	str	r2, [r3, #0]
                          |GNSS_PWR_SW_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f8c:	193b      	adds	r3, r7, r4
 8002f8e:	2201      	movs	r2, #1
 8002f90:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f92:	193b      	adds	r3, r7, r4
 8002f94:	2200      	movs	r2, #0
 8002f96:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f98:	193b      	adds	r3, r7, r4
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f9e:	193b      	adds	r3, r7, r4
 8002fa0:	4a36      	ldr	r2, [pc, #216]	; (800307c <MX_GPIO_Init+0x208>)
 8002fa2:	0019      	movs	r1, r3
 8002fa4:	0010      	movs	r0, r2
 8002fa6:	f001 fac7 	bl	8004538 <HAL_GPIO_Init>

  /*Configure GPIO pins : ASTRO_EVT_Pin GNSS_3DFIX_IT5_Pin */
  GPIO_InitStruct.Pin = ASTRO_EVT_Pin|GNSS_3DFIX_IT5_Pin;
 8002faa:	0021      	movs	r1, r4
 8002fac:	187b      	adds	r3, r7, r1
 8002fae:	2224      	movs	r2, #36	; 0x24
 8002fb0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002fb2:	187b      	adds	r3, r7, r1
 8002fb4:	2288      	movs	r2, #136	; 0x88
 8002fb6:	0352      	lsls	r2, r2, #13
 8002fb8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fba:	187b      	adds	r3, r7, r1
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fc0:	000c      	movs	r4, r1
 8002fc2:	187b      	adds	r3, r7, r1
 8002fc4:	4a2d      	ldr	r2, [pc, #180]	; (800307c <MX_GPIO_Init+0x208>)
 8002fc6:	0019      	movs	r1, r3
 8002fc8:	0010      	movs	r0, r2
 8002fca:	f001 fab5 	bl	8004538 <HAL_GPIO_Init>

  /*Configure GPIO pin : GNSS_RST_Pin */
  GPIO_InitStruct.Pin = GNSS_RST_Pin;
 8002fce:	0021      	movs	r1, r4
 8002fd0:	187b      	adds	r3, r7, r1
 8002fd2:	2280      	movs	r2, #128	; 0x80
 8002fd4:	0192      	lsls	r2, r2, #6
 8002fd6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002fd8:	000c      	movs	r4, r1
 8002fda:	193b      	adds	r3, r7, r4
 8002fdc:	2211      	movs	r2, #17
 8002fde:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fe0:	193b      	adds	r3, r7, r4
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fe6:	193b      	adds	r3, r7, r4
 8002fe8:	2200      	movs	r2, #0
 8002fea:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GNSS_RST_GPIO_Port, &GPIO_InitStruct);
 8002fec:	193b      	adds	r3, r7, r4
 8002fee:	4a23      	ldr	r2, [pc, #140]	; (800307c <MX_GPIO_Init+0x208>)
 8002ff0:	0019      	movs	r1, r3
 8002ff2:	0010      	movs	r0, r2
 8002ff4:	f001 faa0 	bl	8004538 <HAL_GPIO_Init>

  /*Configure GPIO pins : ASTRO_ANT_USE_Pin GNSS_JAM_Pin */
  GPIO_InitStruct.Pin = ASTRO_ANT_USE_Pin|GNSS_JAM_Pin;
 8002ff8:	193b      	adds	r3, r7, r4
 8002ffa:	4a23      	ldr	r2, [pc, #140]	; (8003088 <MX_GPIO_Init+0x214>)
 8002ffc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ffe:	193b      	adds	r3, r7, r4
 8003000:	2200      	movs	r2, #0
 8003002:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003004:	193b      	adds	r3, r7, r4
 8003006:	2200      	movs	r2, #0
 8003008:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800300a:	193b      	adds	r3, r7, r4
 800300c:	4a1b      	ldr	r2, [pc, #108]	; (800307c <MX_GPIO_Init+0x208>)
 800300e:	0019      	movs	r1, r3
 8003010:	0010      	movs	r0, r2
 8003012:	f001 fa91 	bl	8004538 <HAL_GPIO_Init>

  /*Configure GPIO pins : LDG_Pin LDB_Pin */
  GPIO_InitStruct.Pin = LDG_Pin|LDB_Pin;
 8003016:	193b      	adds	r3, r7, r4
 8003018:	2203      	movs	r2, #3
 800301a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800301c:	193b      	adds	r3, r7, r4
 800301e:	2201      	movs	r2, #1
 8003020:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003022:	193b      	adds	r3, r7, r4
 8003024:	2200      	movs	r2, #0
 8003026:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003028:	193b      	adds	r3, r7, r4
 800302a:	2200      	movs	r2, #0
 800302c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800302e:	193b      	adds	r3, r7, r4
 8003030:	4a13      	ldr	r2, [pc, #76]	; (8003080 <MX_GPIO_Init+0x20c>)
 8003032:	0019      	movs	r1, r3
 8003034:	0010      	movs	r0, r2
 8003036:	f001 fa7f 	bl	8004538 <HAL_GPIO_Init>

  /*Configure GPIO pins : SW1_Pin SW2_Pin */
  GPIO_InitStruct.Pin = SW1_Pin|SW2_Pin;
 800303a:	0021      	movs	r1, r4
 800303c:	187b      	adds	r3, r7, r1
 800303e:	220c      	movs	r2, #12
 8003040:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003042:	187b      	adds	r3, r7, r1
 8003044:	2200      	movs	r2, #0
 8003046:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003048:	187b      	adds	r3, r7, r1
 800304a:	2201      	movs	r2, #1
 800304c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800304e:	187b      	adds	r3, r7, r1
 8003050:	4a0b      	ldr	r2, [pc, #44]	; (8003080 <MX_GPIO_Init+0x20c>)
 8003052:	0019      	movs	r1, r3
 8003054:	0010      	movs	r0, r2
 8003056:	f001 fa6f 	bl	8004538 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 800305a:	2200      	movs	r2, #0
 800305c:	2100      	movs	r1, #0
 800305e:	2006      	movs	r0, #6
 8003060:	f001 fa34 	bl	80044cc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8003064:	2006      	movs	r0, #6
 8003066:	f001 fa46 	bl	80044f6 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800306a:	46c0      	nop			; (mov r8, r8)
 800306c:	46bd      	mov	sp, r7
 800306e:	b00b      	add	sp, #44	; 0x2c
 8003070:	bd90      	pop	{r4, r7, pc}
 8003072:	46c0      	nop			; (mov r8, r8)
 8003074:	40021000 	.word	0x40021000
 8003078:	0000a403 	.word	0x0000a403
 800307c:	50000400 	.word	0x50000400
 8003080:	50000c00 	.word	0x50000c00
 8003084:	00008c03 	.word	0x00008c03
 8003088:	00004040 	.word	0x00004040

0800308c <send_debug_logs>:

// *** HARDWARE OPERATIONS

// ** SYSTEM OPERATION
void send_debug_logs ( char* p_tx_buffer )
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b084      	sub	sp, #16
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
    uint32_t length = strlen ( p_tx_buffer ) ;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	0018      	movs	r0, r3
 8003098:	f7fd f834 	bl	8000104 <strlen>
 800309c:	0003      	movs	r3, r0
 800309e:	60fb      	str	r3, [r7, #12]

    if ( length > UART_TX_MAX_BUFF_SIZE )
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	2bfa      	cmp	r3, #250	; 0xfa
 80030a4:	d908      	bls.n	80030b8 <send_debug_logs+0x2c>
    {
        HAL_UART_Transmit ( &HUART_DBG , ( uint8_t* ) "[ERROR] UART buffer reached max length.\n" , 42 , 1000 ) ;
 80030a6:	23fa      	movs	r3, #250	; 0xfa
 80030a8:	009b      	lsls	r3, r3, #2
 80030aa:	490d      	ldr	r1, [pc, #52]	; (80030e0 <send_debug_logs+0x54>)
 80030ac:	480d      	ldr	r0, [pc, #52]	; (80030e4 <send_debug_logs+0x58>)
 80030ae:	222a      	movs	r2, #42	; 0x2a
 80030b0:	f003 fed0 	bl	8006e54 <HAL_UART_Transmit>
        length = UART_TX_MAX_BUFF_SIZE;
 80030b4:	23fa      	movs	r3, #250	; 0xfa
 80030b6:	60fb      	str	r3, [r7, #12]
    }

    HAL_UART_Transmit ( &HUART_DBG , ( uint8_t* ) p_tx_buffer , length , 1000 ) ;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	b29a      	uxth	r2, r3
 80030bc:	23fa      	movs	r3, #250	; 0xfa
 80030be:	009b      	lsls	r3, r3, #2
 80030c0:	6879      	ldr	r1, [r7, #4]
 80030c2:	4808      	ldr	r0, [pc, #32]	; (80030e4 <send_debug_logs+0x58>)
 80030c4:	f003 fec6 	bl	8006e54 <HAL_UART_Transmit>
    HAL_UART_Transmit ( &HUART_DBG , ( uint8_t* ) "\n" , 1 , 1000 ) ;
 80030c8:	23fa      	movs	r3, #250	; 0xfa
 80030ca:	009b      	lsls	r3, r3, #2
 80030cc:	4906      	ldr	r1, [pc, #24]	; (80030e8 <send_debug_logs+0x5c>)
 80030ce:	4805      	ldr	r0, [pc, #20]	; (80030e4 <send_debug_logs+0x58>)
 80030d0:	2201      	movs	r2, #1
 80030d2:	f003 febf 	bl	8006e54 <HAL_UART_Transmit>
}
 80030d6:	46c0      	nop			; (mov r8, r8)
 80030d8:	46bd      	mov	sp, r7
 80030da:	b004      	add	sp, #16
 80030dc:	bd80      	pop	{r7, pc}
 80030de:	46c0      	nop			; (mov r8, r8)
 80030e0:	08012e14 	.word	0x08012e14
 80030e4:	20000864 	.word	0x20000864
 80030e8:	08012e40 	.word	0x08012e40

080030ec <my_sys_init>:
// SYS functions
void my_sys_init ( void )
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	af00      	add	r7, sp, #0
	fix3d.acq_time = 0 ;
 80030f0:	4b43      	ldr	r3, [pc, #268]	; (8003200 <my_sys_init+0x114>)
 80030f2:	2200      	movs	r2, #0
 80030f4:	825a      	strh	r2, [r3, #18]
	fix3d.acq_total_time = 0 ;
 80030f6:	4b42      	ldr	r3, [pc, #264]	; (8003200 <my_sys_init+0x114>)
 80030f8:	2200      	movs	r2, #0
 80030fa:	615a      	str	r2, [r3, #20]
	sw1 = HAL_GPIO_ReadPin ( SW1_GPIO_Port , SW1_Pin ) ;
 80030fc:	4b41      	ldr	r3, [pc, #260]	; (8003204 <my_sys_init+0x118>)
 80030fe:	2104      	movs	r1, #4
 8003100:	0018      	movs	r0, r3
 8003102:	f001 fc5d 	bl	80049c0 <HAL_GPIO_ReadPin>
 8003106:	0003      	movs	r3, r0
 8003108:	1e5a      	subs	r2, r3, #1
 800310a:	4193      	sbcs	r3, r2
 800310c:	b2da      	uxtb	r2, r3
 800310e:	4b3e      	ldr	r3, [pc, #248]	; (8003208 <my_sys_init+0x11c>)
 8003110:	701a      	strb	r2, [r3, #0]
	sw2 = HAL_GPIO_ReadPin ( SW2_GPIO_Port , SW2_Pin ) ;
 8003112:	4b3c      	ldr	r3, [pc, #240]	; (8003204 <my_sys_init+0x118>)
 8003114:	2108      	movs	r1, #8
 8003116:	0018      	movs	r0, r3
 8003118:	f001 fc52 	bl	80049c0 <HAL_GPIO_ReadPin>
 800311c:	0003      	movs	r3, r0
 800311e:	1e5a      	subs	r2, r3, #1
 8003120:	4193      	sbcs	r3, r2
 8003122:	b2da      	uxtb	r2, r3
 8003124:	4b39      	ldr	r3, [pc, #228]	; (800320c <my_sys_init+0x120>)
 8003126:	701a      	strb	r2, [r3, #0]
	if ( !sw1 && !sw2 )
 8003128:	4b37      	ldr	r3, [pc, #220]	; (8003208 <my_sys_init+0x11c>)
 800312a:	781b      	ldrb	r3, [r3, #0]
 800312c:	2201      	movs	r2, #1
 800312e:	4053      	eors	r3, r2
 8003130:	b2db      	uxtb	r3, r3
 8003132:	2b00      	cmp	r3, #0
 8003134:	d019      	beq.n	800316a <my_sys_init+0x7e>
 8003136:	4b35      	ldr	r3, [pc, #212]	; (800320c <my_sys_init+0x120>)
 8003138:	781b      	ldrb	r3, [r3, #0]
 800313a:	2201      	movs	r2, #1
 800313c:	4053      	eors	r3, r2
 800313e:	b2db      	uxtb	r3, r3
 8003140:	2b00      	cmp	r3, #0
 8003142:	d012      	beq.n	800316a <my_sys_init+0x7e>
	{
		sys_mode = 0 ;
 8003144:	4b32      	ldr	r3, [pc, #200]	; (8003210 <my_sys_init+0x124>)
 8003146:	2200      	movs	r2, #0
 8003148:	701a      	strb	r2, [r3, #0]
		my_rtc_alarmA_time = TIME_THS_1_H ;
 800314a:	4b32      	ldr	r3, [pc, #200]	; (8003214 <my_sys_init+0x128>)
 800314c:	22e1      	movs	r2, #225	; 0xe1
 800314e:	0112      	lsls	r2, r2, #4
 8003150:	601a      	str	r2, [r3, #0]
		fix_acq_ths = TIME_THS_2_MIN ;
 8003152:	4b31      	ldr	r3, [pc, #196]	; (8003218 <my_sys_init+0x12c>)
 8003154:	2278      	movs	r2, #120	; 0x78
 8003156:	801a      	strh	r2, [r3, #0]
		min_tns_time_ths = TIME_THS_30_SEC ;
 8003158:	4b30      	ldr	r3, [pc, #192]	; (800321c <my_sys_init+0x130>)
 800315a:	221e      	movs	r2, #30
 800315c:	801a      	strh	r2, [r3, #0]
		pdop_ths = PDOP_THS ;
 800315e:	4930      	ldr	r1, [pc, #192]	; (8003220 <my_sys_init+0x134>)
 8003160:	2200      	movs	r2, #0
 8003162:	2380      	movs	r3, #128	; 0x80
 8003164:	05db      	lsls	r3, r3, #23
 8003166:	600a      	str	r2, [r1, #0]
 8003168:	604b      	str	r3, [r1, #4]
	}
	if ( sw1 && !sw2 )
 800316a:	4b27      	ldr	r3, [pc, #156]	; (8003208 <my_sys_init+0x11c>)
 800316c:	781b      	ldrb	r3, [r3, #0]
 800316e:	2b00      	cmp	r3, #0
 8003170:	d019      	beq.n	80031a6 <my_sys_init+0xba>
 8003172:	4b26      	ldr	r3, [pc, #152]	; (800320c <my_sys_init+0x120>)
 8003174:	781b      	ldrb	r3, [r3, #0]
 8003176:	2201      	movs	r2, #1
 8003178:	4053      	eors	r3, r2
 800317a:	b2db      	uxtb	r3, r3
 800317c:	2b00      	cmp	r3, #0
 800317e:	d012      	beq.n	80031a6 <my_sys_init+0xba>
	{
		sys_mode = 1 ;
 8003180:	4b23      	ldr	r3, [pc, #140]	; (8003210 <my_sys_init+0x124>)
 8003182:	2201      	movs	r2, #1
 8003184:	701a      	strb	r2, [r3, #0]
		my_rtc_alarmA_time = TIME_THS_1_H ;
 8003186:	4b23      	ldr	r3, [pc, #140]	; (8003214 <my_sys_init+0x128>)
 8003188:	22e1      	movs	r2, #225	; 0xe1
 800318a:	0112      	lsls	r2, r2, #4
 800318c:	601a      	str	r2, [r3, #0]
		fix_acq_ths = TIME_THS_2_MIN ;
 800318e:	4b22      	ldr	r3, [pc, #136]	; (8003218 <my_sys_init+0x12c>)
 8003190:	2278      	movs	r2, #120	; 0x78
 8003192:	801a      	strh	r2, [r3, #0]
		min_tns_time_ths = TIME_THS_30_SEC ;
 8003194:	4b21      	ldr	r3, [pc, #132]	; (800321c <my_sys_init+0x130>)
 8003196:	221e      	movs	r2, #30
 8003198:	801a      	strh	r2, [r3, #0]
		pdop_ths = PDOP_THS ;
 800319a:	4921      	ldr	r1, [pc, #132]	; (8003220 <my_sys_init+0x134>)
 800319c:	2200      	movs	r2, #0
 800319e:	2380      	movs	r3, #128	; 0x80
 80031a0:	05db      	lsls	r3, r3, #23
 80031a2:	600a      	str	r2, [r1, #0]
 80031a4:	604b      	str	r3, [r1, #4]
	}
	if ( !sw1 && sw2 )
 80031a6:	4b18      	ldr	r3, [pc, #96]	; (8003208 <my_sys_init+0x11c>)
 80031a8:	781b      	ldrb	r3, [r3, #0]
 80031aa:	2201      	movs	r2, #1
 80031ac:	4053      	eors	r3, r2
 80031ae:	b2db      	uxtb	r3, r3
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d016      	beq.n	80031e2 <my_sys_init+0xf6>
 80031b4:	4b15      	ldr	r3, [pc, #84]	; (800320c <my_sys_init+0x120>)
 80031b6:	781b      	ldrb	r3, [r3, #0]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d012      	beq.n	80031e2 <my_sys_init+0xf6>
	{
		sys_mode = 2 ;
 80031bc:	4b14      	ldr	r3, [pc, #80]	; (8003210 <my_sys_init+0x124>)
 80031be:	2202      	movs	r2, #2
 80031c0:	701a      	strb	r2, [r3, #0]
		my_rtc_alarmA_time = TIME_THS_5_MIN ;
 80031c2:	4b14      	ldr	r3, [pc, #80]	; (8003214 <my_sys_init+0x128>)
 80031c4:	2296      	movs	r2, #150	; 0x96
 80031c6:	0052      	lsls	r2, r2, #1
 80031c8:	601a      	str	r2, [r3, #0]
		fix_acq_ths = TIME_THS_10_MIN ;
 80031ca:	4b13      	ldr	r3, [pc, #76]	; (8003218 <my_sys_init+0x12c>)
 80031cc:	2296      	movs	r2, #150	; 0x96
 80031ce:	0092      	lsls	r2, r2, #2
 80031d0:	801a      	strh	r2, [r3, #0]
		min_tns_time_ths = TIME_THS_1_MIN ;
 80031d2:	4b12      	ldr	r3, [pc, #72]	; (800321c <my_sys_init+0x130>)
 80031d4:	223c      	movs	r2, #60	; 0x3c
 80031d6:	801a      	strh	r2, [r3, #0]
		pdop_ths = 10 ;
 80031d8:	4911      	ldr	r1, [pc, #68]	; (8003220 <my_sys_init+0x134>)
 80031da:	2200      	movs	r2, #0
 80031dc:	4b11      	ldr	r3, [pc, #68]	; (8003224 <my_sys_init+0x138>)
 80031de:	600a      	str	r2, [r1, #0]
 80031e0:	604b      	str	r3, [r1, #4]
	}
	if ( sw1 && sw2 )
 80031e2:	4b09      	ldr	r3, [pc, #36]	; (8003208 <my_sys_init+0x11c>)
 80031e4:	781b      	ldrb	r3, [r3, #0]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d006      	beq.n	80031f8 <my_sys_init+0x10c>
 80031ea:	4b08      	ldr	r3, [pc, #32]	; (800320c <my_sys_init+0x120>)
 80031ec:	781b      	ldrb	r3, [r3, #0]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d002      	beq.n	80031f8 <my_sys_init+0x10c>
	{
		sys_mode = 3 ;
 80031f2:	4b07      	ldr	r3, [pc, #28]	; (8003210 <my_sys_init+0x124>)
 80031f4:	2203      	movs	r2, #3
 80031f6:	701a      	strb	r2, [r3, #0]
	}
}
 80031f8:	46c0      	nop			; (mov r8, r8)
 80031fa:	46bd      	mov	sp, r7
 80031fc:	bd80      	pop	{r7, pc}
 80031fe:	46c0      	nop			; (mov r8, r8)
 8003200:	20000ae8 	.word	0x20000ae8
 8003204:	50000c00 	.word	0x50000c00
 8003208:	20000a20 	.word	0x20000a20
 800320c:	20000a21 	.word	0x20000a21
 8003210:	20000a22 	.word	0x20000a22
 8003214:	2000000c 	.word	0x2000000c
 8003218:	2000001a 	.word	0x2000001a
 800321c:	2000001c 	.word	0x2000001c
 8003220:	20000020 	.word	0x20000020
 8003224:	40240000 	.word	0x40240000

08003228 <my_sys_restart>:
	send_debug_logs ( rtc_dt_s ) ;
	return ( yyyy >= FIRMWARE_RELEASE_YEAR ) ? true : false ;
}

void my_sys_restart ( void )
{
 8003228:	b590      	push	{r4, r7, lr}
 800322a:	b083      	sub	sp, #12
 800322c:	af02      	add	r7, sp, #8
	my_rtc_get_dt_s ( rtc_dt_s ) ;
 800322e:	4b0b      	ldr	r3, [pc, #44]	; (800325c <my_sys_restart+0x34>)
 8003230:	0018      	movs	r0, r3
 8003232:	f006 fd31 	bl	8009c98 <my_rtc_get_dt_s>
	sprintf ( dbg_payload , "%s,%d,%s,HAL_NVIC_SystemReset" , __FILE__ , __LINE__ , rtc_dt_s ) ;
 8003236:	4c0a      	ldr	r4, [pc, #40]	; (8003260 <my_sys_restart+0x38>)
 8003238:	4a0a      	ldr	r2, [pc, #40]	; (8003264 <my_sys_restart+0x3c>)
 800323a:	490b      	ldr	r1, [pc, #44]	; (8003268 <my_sys_restart+0x40>)
 800323c:	480b      	ldr	r0, [pc, #44]	; (800326c <my_sys_restart+0x44>)
 800323e:	4b07      	ldr	r3, [pc, #28]	; (800325c <my_sys_restart+0x34>)
 8003240:	9300      	str	r3, [sp, #0]
 8003242:	0023      	movs	r3, r4
 8003244:	f008 ff76 	bl	800c134 <sprintf>
	send_debug_logs ( dbg_payload ) ;
 8003248:	4b08      	ldr	r3, [pc, #32]	; (800326c <my_sys_restart+0x44>)
 800324a:	0018      	movs	r0, r3
 800324c:	f7ff ff1e 	bl	800308c <send_debug_logs>
	HAL_NVIC_SystemReset () ;
 8003250:	f001 f961 	bl	8004516 <HAL_NVIC_SystemReset>
}
 8003254:	46c0      	nop			; (mov r8, r8)
 8003256:	46bd      	mov	sp, r7
 8003258:	b001      	add	sp, #4
 800325a:	bd90      	pop	{r4, r7, pc}
 800325c:	20000a24 	.word	0x20000a24
 8003260:	0000033a 	.word	0x0000033a
 8003264:	08012d3c 	.word	0x08012d3c
 8003268:	08012e44 	.word	0x08012e44
 800326c:	20000b10 	.word	0x20000b10

08003270 <my_sys_deepsleep>:
	sprintf ( dbg_payload , "%s,%d,%s, Wake-up after Standby" , __FILE__ , __LINE__ , rtc_dt_s ) ;
	send_debug_logs ( dbg_payload ) ;
}

void my_sys_deepsleep ( void )
{
 8003270:	b590      	push	{r4, r7, lr}
 8003272:	b083      	sub	sp, #12
 8003274:	af02      	add	r7, sp, #8
	sprintf ( dbg_payload , "%s,%d,PWR_LOWPOWERREGULATOR_ON,PWR_STOPENTRY_WFE" , __FILE__ , __LINE__ ) ;
 8003276:	4b17      	ldr	r3, [pc, #92]	; (80032d4 <my_sys_deepsleep+0x64>)
 8003278:	4a17      	ldr	r2, [pc, #92]	; (80032d8 <my_sys_deepsleep+0x68>)
 800327a:	4918      	ldr	r1, [pc, #96]	; (80032dc <my_sys_deepsleep+0x6c>)
 800327c:	4818      	ldr	r0, [pc, #96]	; (80032e0 <my_sys_deepsleep+0x70>)
 800327e:	f008 ff59 	bl	800c134 <sprintf>
	send_debug_logs ( dbg_payload ) ;
 8003282:	4b17      	ldr	r3, [pc, #92]	; (80032e0 <my_sys_deepsleep+0x70>)
 8003284:	0018      	movs	r0, r3
 8003286:	f7ff ff01 	bl	800308c <send_debug_logs>
	my_tim_stop () ;
 800328a:	f000 fba3 	bl	80039d4 <my_tim_stop>
	HAL_SuspendTick () ;
 800328e:	f001 f82d 	bl	80042ec <HAL_SuspendTick>
	my_rtc_alarm_flag = false ;
 8003292:	4b14      	ldr	r3, [pc, #80]	; (80032e4 <my_sys_deepsleep+0x74>)
 8003294:	2200      	movs	r2, #0
 8003296:	701a      	strb	r2, [r3, #0]
	HAL_PWR_EnterSTOPMode ( PWR_LOWPOWERREGULATOR_ON , PWR_STOPENTRY_WFE ) ;
 8003298:	2380      	movs	r3, #128	; 0x80
 800329a:	01db      	lsls	r3, r3, #7
 800329c:	2102      	movs	r1, #2
 800329e:	0018      	movs	r0, r3
 80032a0:	f001 fc0a 	bl	8004ab8 <HAL_PWR_EnterSTOPMode>
	HAL_ResumeTick () ;
 80032a4:	f001 f830 	bl	8004308 <HAL_ResumeTick>
	my_rtc_get_dt_s ( rtc_dt_s ) ;
 80032a8:	4b0f      	ldr	r3, [pc, #60]	; (80032e8 <my_sys_deepsleep+0x78>)
 80032aa:	0018      	movs	r0, r3
 80032ac:	f006 fcf4 	bl	8009c98 <my_rtc_get_dt_s>
	sprintf ( dbg_payload , "%s,%d,%s,Wake-up after deepsleep" , __FILE__ , __LINE__ , rtc_dt_s ) ;
 80032b0:	4c0e      	ldr	r4, [pc, #56]	; (80032ec <my_sys_deepsleep+0x7c>)
 80032b2:	4a09      	ldr	r2, [pc, #36]	; (80032d8 <my_sys_deepsleep+0x68>)
 80032b4:	490e      	ldr	r1, [pc, #56]	; (80032f0 <my_sys_deepsleep+0x80>)
 80032b6:	480a      	ldr	r0, [pc, #40]	; (80032e0 <my_sys_deepsleep+0x70>)
 80032b8:	4b0b      	ldr	r3, [pc, #44]	; (80032e8 <my_sys_deepsleep+0x78>)
 80032ba:	9300      	str	r3, [sp, #0]
 80032bc:	0023      	movs	r3, r4
 80032be:	f008 ff39 	bl	800c134 <sprintf>
	send_debug_logs ( dbg_payload ) ;
 80032c2:	4b07      	ldr	r3, [pc, #28]	; (80032e0 <my_sys_deepsleep+0x70>)
 80032c4:	0018      	movs	r0, r3
 80032c6:	f7ff fee1 	bl	800308c <send_debug_logs>
}
 80032ca:	46c0      	nop			; (mov r8, r8)
 80032cc:	46bd      	mov	sp, r7
 80032ce:	b001      	add	sp, #4
 80032d0:	bd90      	pop	{r4, r7, pc}
 80032d2:	46c0      	nop			; (mov r8, r8)
 80032d4:	0000034d 	.word	0x0000034d
 80032d8:	08012d3c 	.word	0x08012d3c
 80032dc:	08012e84 	.word	0x08012e84
 80032e0:	20000b10 	.word	0x20000b10
 80032e4:	20000b00 	.word	0x20000b00
 80032e8:	20000a24 	.word	0x20000a24
 80032ec:	00000355 	.word	0x00000355
 80032f0:	08012eb8 	.word	0x08012eb8

080032f4 <my_sys_change_watchdog_time_ths>:

void my_sys_change_watchdog_time_ths ( uint32_t t )
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b082      	sub	sp, #8
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
	if ( t >= TIME_THS_5_MIN && t <= TIME_THS_1_H )
 80032fc:	687a      	ldr	r2, [r7, #4]
 80032fe:	2396      	movs	r3, #150	; 0x96
 8003300:	005b      	lsls	r3, r3, #1
 8003302:	429a      	cmp	r2, r3
 8003304:	d30b      	bcc.n	800331e <my_sys_change_watchdog_time_ths+0x2a>
 8003306:	687a      	ldr	r2, [r7, #4]
 8003308:	23e1      	movs	r3, #225	; 0xe1
 800330a:	011b      	lsls	r3, r3, #4
 800330c:	429a      	cmp	r2, r3
 800330e:	d806      	bhi.n	800331e <my_sys_change_watchdog_time_ths+0x2a>
	{
		sys_watchdog_time_ths = t ;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	b29a      	uxth	r2, r3
 8003314:	4b04      	ldr	r3, [pc, #16]	; (8003328 <my_sys_change_watchdog_time_ths+0x34>)
 8003316:	801a      	strh	r2, [r3, #0]
		my_astro_cmd.is_executed = true ;
 8003318:	4b04      	ldr	r3, [pc, #16]	; (800332c <my_sys_change_watchdog_time_ths+0x38>)
 800331a:	2201      	movs	r2, #1
 800331c:	721a      	strb	r2, [r3, #8]
	}
}
 800331e:	46c0      	nop			; (mov r8, r8)
 8003320:	46bd      	mov	sp, r7
 8003322:	b002      	add	sp, #8
 8003324:	bd80      	pop	{r7, pc}
 8003326:	46c0      	nop			; (mov r8, r8)
 8003328:	20000008 	.word	0x20000008
 800332c:	20000adc 	.word	0x20000adc

08003330 <my_sys_change_AlarmA_time>:
void my_sys_change_AlarmA_time ( uint32_t t )
{
 8003330:	b580      	push	{r7, lr}
 8003332:	b082      	sub	sp, #8
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
	if ( t >= TIME_THS_5_MIN && t <= TIME_THS_100_D )
 8003338:	687a      	ldr	r2, [r7, #4]
 800333a:	2396      	movs	r3, #150	; 0x96
 800333c:	005b      	lsls	r3, r3, #1
 800333e:	429a      	cmp	r2, r3
 8003340:	d309      	bcc.n	8003356 <my_sys_change_AlarmA_time+0x26>
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	4a06      	ldr	r2, [pc, #24]	; (8003360 <my_sys_change_AlarmA_time+0x30>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d805      	bhi.n	8003356 <my_sys_change_AlarmA_time+0x26>
	{
		my_rtc_alarmA_time = t ;
 800334a:	4b06      	ldr	r3, [pc, #24]	; (8003364 <my_sys_change_AlarmA_time+0x34>)
 800334c:	687a      	ldr	r2, [r7, #4]
 800334e:	601a      	str	r2, [r3, #0]
		my_astro_cmd.is_executed = true ;
 8003350:	4b05      	ldr	r3, [pc, #20]	; (8003368 <my_sys_change_AlarmA_time+0x38>)
 8003352:	2201      	movs	r2, #1
 8003354:	721a      	strb	r2, [r3, #8]
	}
}
 8003356:	46c0      	nop			; (mov r8, r8)
 8003358:	46bd      	mov	sp, r7
 800335a:	b002      	add	sp, #8
 800335c:	bd80      	pop	{r7, pc}
 800335e:	46c0      	nop			; (mov r8, r8)
 8003360:	0083d600 	.word	0x0083d600
 8003364:	2000000c 	.word	0x2000000c
 8003368:	20000adc 	.word	0x20000adc

0800336c <my_sys_change_fix_acq_ths>:
void my_sys_change_fix_acq_ths ( uint32_t t )
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b082      	sub	sp, #8
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
	if ( t >= TIME_THS_45_SEC && t <= TIME_THS_10_MIN )
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2b2c      	cmp	r3, #44	; 0x2c
 8003378:	d90b      	bls.n	8003392 <my_sys_change_fix_acq_ths+0x26>
 800337a:	687a      	ldr	r2, [r7, #4]
 800337c:	2396      	movs	r3, #150	; 0x96
 800337e:	009b      	lsls	r3, r3, #2
 8003380:	429a      	cmp	r2, r3
 8003382:	d806      	bhi.n	8003392 <my_sys_change_fix_acq_ths+0x26>
	{
		fix_acq_ths = t ;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	b29a      	uxth	r2, r3
 8003388:	4b04      	ldr	r3, [pc, #16]	; (800339c <my_sys_change_fix_acq_ths+0x30>)
 800338a:	801a      	strh	r2, [r3, #0]
		my_astro_cmd.is_executed = true ;
 800338c:	4b04      	ldr	r3, [pc, #16]	; (80033a0 <my_sys_change_fix_acq_ths+0x34>)
 800338e:	2201      	movs	r2, #1
 8003390:	721a      	strb	r2, [r3, #8]
	}
}
 8003392:	46c0      	nop			; (mov r8, r8)
 8003394:	46bd      	mov	sp, r7
 8003396:	b002      	add	sp, #8
 8003398:	bd80      	pop	{r7, pc}
 800339a:	46c0      	nop			; (mov r8, r8)
 800339c:	2000001a 	.word	0x2000001a
 80033a0:	20000adc 	.word	0x20000adc

080033a4 <my_sys_change_min_tns_time_ths>:
void my_sys_change_min_tns_time_ths ( uint32_t t )
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b082      	sub	sp, #8
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
	if ( t >= TIME_THS_15_SEC && t <= TIME_THS_10_MIN )
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2b0e      	cmp	r3, #14
 80033b0:	d90b      	bls.n	80033ca <my_sys_change_min_tns_time_ths+0x26>
 80033b2:	687a      	ldr	r2, [r7, #4]
 80033b4:	2396      	movs	r3, #150	; 0x96
 80033b6:	009b      	lsls	r3, r3, #2
 80033b8:	429a      	cmp	r2, r3
 80033ba:	d806      	bhi.n	80033ca <my_sys_change_min_tns_time_ths+0x26>
	{
		min_tns_time_ths = t ;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	b29a      	uxth	r2, r3
 80033c0:	4b04      	ldr	r3, [pc, #16]	; (80033d4 <my_sys_change_min_tns_time_ths+0x30>)
 80033c2:	801a      	strh	r2, [r3, #0]
		my_astro_cmd.is_executed = true ;
 80033c4:	4b04      	ldr	r3, [pc, #16]	; (80033d8 <my_sys_change_min_tns_time_ths+0x34>)
 80033c6:	2201      	movs	r2, #1
 80033c8:	721a      	strb	r2, [r3, #8]
	}
}
 80033ca:	46c0      	nop			; (mov r8, r8)
 80033cc:	46bd      	mov	sp, r7
 80033ce:	b002      	add	sp, #8
 80033d0:	bd80      	pop	{r7, pc}
 80033d2:	46c0      	nop			; (mov r8, r8)
 80033d4:	2000001c 	.word	0x2000001c
 80033d8:	20000adc 	.word	0x20000adc

080033dc <my_sys_change_pdop_ths>:
void my_sys_change_pdop_ths ( uint32_t p )
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b082      	sub	sp, #8
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
	if ( p >= 0.01 && p <= 100 )
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d00d      	beq.n	8003406 <my_sys_change_pdop_ths+0x2a>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2b64      	cmp	r3, #100	; 0x64
 80033ee:	d80a      	bhi.n	8003406 <my_sys_change_pdop_ths+0x2a>
	{
		pdop_ths = p ;
 80033f0:	6878      	ldr	r0, [r7, #4]
 80033f2:	f7ff f803 	bl	80023fc <__aeabi_ui2d>
 80033f6:	0002      	movs	r2, r0
 80033f8:	000b      	movs	r3, r1
 80033fa:	4905      	ldr	r1, [pc, #20]	; (8003410 <my_sys_change_pdop_ths+0x34>)
 80033fc:	600a      	str	r2, [r1, #0]
 80033fe:	604b      	str	r3, [r1, #4]
		my_astro_cmd.is_executed = true ;
 8003400:	4b04      	ldr	r3, [pc, #16]	; (8003414 <my_sys_change_pdop_ths+0x38>)
 8003402:	2201      	movs	r2, #1
 8003404:	721a      	strb	r2, [r3, #8]
	}
}
 8003406:	46c0      	nop			; (mov r8, r8)
 8003408:	46bd      	mov	sp, r7
 800340a:	b002      	add	sp, #8
 800340c:	bd80      	pop	{r7, pc}
 800340e:	46c0      	nop			; (mov r8, r8)
 8003410:	20000020 	.word	0x20000020
 8003414:	20000adc 	.word	0x20000adc

08003418 <my_tracker_handle_cmd>:
bool my_tracker_handle_cmd ( void )
{
 8003418:	b5b0      	push	{r4, r5, r7, lr}
 800341a:	b082      	sub	sp, #8
 800341c:	af02      	add	r7, sp, #8
	if ( my_tracker_api_is_cmd ( my_astro_rcv_cmd ) )
 800341e:	4bca      	ldr	r3, [pc, #808]	; (8003748 <my_tracker_handle_cmd+0x330>)
 8003420:	0018      	movs	r0, r3
 8003422:	f007 fb49 	bl	800aab8 <my_tracker_api_is_cmd>
 8003426:	1e03      	subs	r3, r0, #0
 8003428:	d100      	bne.n	800342c <my_tracker_handle_cmd+0x14>
 800342a:	e188      	b.n	800373e <my_tracker_handle_cmd+0x326>
	{
		if ( my_tracker_api_parse_cmd ( &my_astro_cmd , my_astro_rcv_cmd ) )
 800342c:	4ac6      	ldr	r2, [pc, #792]	; (8003748 <my_tracker_handle_cmd+0x330>)
 800342e:	4bc7      	ldr	r3, [pc, #796]	; (800374c <my_tracker_handle_cmd+0x334>)
 8003430:	0011      	movs	r1, r2
 8003432:	0018      	movs	r0, r3
 8003434:	f007 fbaa 	bl	800ab8c <my_tracker_api_parse_cmd>
 8003438:	1e03      	subs	r3, r0, #0
 800343a:	d100      	bne.n	800343e <my_tracker_handle_cmd+0x26>
 800343c:	e17f      	b.n	800373e <my_tracker_handle_cmd+0x326>
		{
			switch ( my_astro_cmd.code )
 800343e:	4bc3      	ldr	r3, [pc, #780]	; (800374c <my_tracker_handle_cmd+0x334>)
 8003440:	781b      	ldrb	r3, [r3, #0]
 8003442:	2b09      	cmp	r3, #9
 8003444:	d900      	bls.n	8003448 <my_tracker_handle_cmd+0x30>
 8003446:	e138      	b.n	80036ba <my_tracker_handle_cmd+0x2a2>
 8003448:	009a      	lsls	r2, r3, #2
 800344a:	4bc1      	ldr	r3, [pc, #772]	; (8003750 <my_tracker_handle_cmd+0x338>)
 800344c:	18d3      	adds	r3, r2, r3
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	469f      	mov	pc, r3
			{
			  case 1:
				  my_sys_change_watchdog_time_ths ( my_astro_cmd.value ) ;
 8003452:	4bbe      	ldr	r3, [pc, #760]	; (800374c <my_tracker_handle_cmd+0x334>)
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	0018      	movs	r0, r3
 8003458:	f7ff ff4c 	bl	80032f4 <my_sys_change_watchdog_time_ths>
				  sprintf ( my_astro_payload , "%u,%u,%u,%lu" , my_astro_payload_id , (uint16_t) my_astro_cmd.is_executed , my_astro_cmd.code , my_astro_cmd.value ) ;
 800345c:	4bbd      	ldr	r3, [pc, #756]	; (8003754 <my_tracker_handle_cmd+0x33c>)
 800345e:	881b      	ldrh	r3, [r3, #0]
 8003460:	001c      	movs	r4, r3
 8003462:	4bba      	ldr	r3, [pc, #744]	; (800374c <my_tracker_handle_cmd+0x334>)
 8003464:	7a1b      	ldrb	r3, [r3, #8]
 8003466:	001d      	movs	r5, r3
 8003468:	4bb8      	ldr	r3, [pc, #736]	; (800374c <my_tracker_handle_cmd+0x334>)
 800346a:	781b      	ldrb	r3, [r3, #0]
 800346c:	001a      	movs	r2, r3
 800346e:	4bb7      	ldr	r3, [pc, #732]	; (800374c <my_tracker_handle_cmd+0x334>)
 8003470:	685b      	ldr	r3, [r3, #4]
 8003472:	49b9      	ldr	r1, [pc, #740]	; (8003758 <my_tracker_handle_cmd+0x340>)
 8003474:	48b9      	ldr	r0, [pc, #740]	; (800375c <my_tracker_handle_cmd+0x344>)
 8003476:	9301      	str	r3, [sp, #4]
 8003478:	9200      	str	r2, [sp, #0]
 800347a:	002b      	movs	r3, r5
 800347c:	0022      	movs	r2, r4
 800347e:	f008 fe59 	bl	800c134 <sprintf>
				  sprintf ( dbg_payload , "%s,%d,payload: %s" , __FILE__ , __LINE__ , my_astro_payload ) ; // Żeby astro_payload_id był taki jak wysłany, bo po wysłaniu będzie zwiększony
 8003482:	23e3      	movs	r3, #227	; 0xe3
 8003484:	009c      	lsls	r4, r3, #2
 8003486:	4ab6      	ldr	r2, [pc, #728]	; (8003760 <my_tracker_handle_cmd+0x348>)
 8003488:	49b6      	ldr	r1, [pc, #728]	; (8003764 <my_tracker_handle_cmd+0x34c>)
 800348a:	48b7      	ldr	r0, [pc, #732]	; (8003768 <my_tracker_handle_cmd+0x350>)
 800348c:	4bb3      	ldr	r3, [pc, #716]	; (800375c <my_tracker_handle_cmd+0x344>)
 800348e:	9300      	str	r3, [sp, #0]
 8003490:	0023      	movs	r3, r4
 8003492:	f008 fe4f 	bl	800c134 <sprintf>
				  send_debug_logs ( dbg_payload ) ;
 8003496:	4bb4      	ldr	r3, [pc, #720]	; (8003768 <my_tracker_handle_cmd+0x350>)
 8003498:	0018      	movs	r0, r3
 800349a:	f7ff fdf7 	bl	800308c <send_debug_logs>
				  my_astro_add_payload_2_queue ( my_astro_payload_id++ , my_astro_payload ) ;
 800349e:	4bad      	ldr	r3, [pc, #692]	; (8003754 <my_tracker_handle_cmd+0x33c>)
 80034a0:	881b      	ldrh	r3, [r3, #0]
 80034a2:	1c5a      	adds	r2, r3, #1
 80034a4:	b291      	uxth	r1, r2
 80034a6:	4aab      	ldr	r2, [pc, #684]	; (8003754 <my_tracker_handle_cmd+0x33c>)
 80034a8:	8011      	strh	r1, [r2, #0]
 80034aa:	4aac      	ldr	r2, [pc, #688]	; (800375c <my_tracker_handle_cmd+0x344>)
 80034ac:	0011      	movs	r1, r2
 80034ae:	0018      	movs	r0, r3
 80034b0:	f006 f9f2 	bl	8009898 <my_astro_add_payload_2_queue>
				  if ( my_astro_payload_id == 0 )
 80034b4:	4ba7      	ldr	r3, [pc, #668]	; (8003754 <my_tracker_handle_cmd+0x33c>)
 80034b6:	881b      	ldrh	r3, [r3, #0]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d000      	beq.n	80034be <my_tracker_handle_cmd+0xa6>
 80034bc:	e134      	b.n	8003728 <my_tracker_handle_cmd+0x310>
					  my_astro_payload_id++ ;
 80034be:	4ba5      	ldr	r3, [pc, #660]	; (8003754 <my_tracker_handle_cmd+0x33c>)
 80034c0:	881b      	ldrh	r3, [r3, #0]
 80034c2:	3301      	adds	r3, #1
 80034c4:	b29a      	uxth	r2, r3
 80034c6:	4ba3      	ldr	r3, [pc, #652]	; (8003754 <my_tracker_handle_cmd+0x33c>)
 80034c8:	801a      	strh	r2, [r3, #0]
				  break ;
 80034ca:	e12d      	b.n	8003728 <my_tracker_handle_cmd+0x310>
			  case 2:
				  my_sys_change_AlarmA_time ( my_astro_cmd.value ) ;
 80034cc:	4b9f      	ldr	r3, [pc, #636]	; (800374c <my_tracker_handle_cmd+0x334>)
 80034ce:	685b      	ldr	r3, [r3, #4]
 80034d0:	0018      	movs	r0, r3
 80034d2:	f7ff ff2d 	bl	8003330 <my_sys_change_AlarmA_time>
				  sprintf ( my_astro_payload , "%u,%u,%u,%lu" , my_astro_payload_id , (uint16_t) my_astro_cmd.is_executed , my_astro_cmd.code , my_astro_cmd.value ) ;
 80034d6:	4b9f      	ldr	r3, [pc, #636]	; (8003754 <my_tracker_handle_cmd+0x33c>)
 80034d8:	881b      	ldrh	r3, [r3, #0]
 80034da:	001c      	movs	r4, r3
 80034dc:	4b9b      	ldr	r3, [pc, #620]	; (800374c <my_tracker_handle_cmd+0x334>)
 80034de:	7a1b      	ldrb	r3, [r3, #8]
 80034e0:	001d      	movs	r5, r3
 80034e2:	4b9a      	ldr	r3, [pc, #616]	; (800374c <my_tracker_handle_cmd+0x334>)
 80034e4:	781b      	ldrb	r3, [r3, #0]
 80034e6:	001a      	movs	r2, r3
 80034e8:	4b98      	ldr	r3, [pc, #608]	; (800374c <my_tracker_handle_cmd+0x334>)
 80034ea:	685b      	ldr	r3, [r3, #4]
 80034ec:	499a      	ldr	r1, [pc, #616]	; (8003758 <my_tracker_handle_cmd+0x340>)
 80034ee:	489b      	ldr	r0, [pc, #620]	; (800375c <my_tracker_handle_cmd+0x344>)
 80034f0:	9301      	str	r3, [sp, #4]
 80034f2:	9200      	str	r2, [sp, #0]
 80034f4:	002b      	movs	r3, r5
 80034f6:	0022      	movs	r2, r4
 80034f8:	f008 fe1c 	bl	800c134 <sprintf>
				  sprintf ( dbg_payload , "%s,%d,payload: %s" , __FILE__ , __LINE__ , my_astro_payload ) ; // Żeby astro_payload_id był taki jak wysłany, bo po wysłaniu będzie zwiększony
 80034fc:	4c9b      	ldr	r4, [pc, #620]	; (800376c <my_tracker_handle_cmd+0x354>)
 80034fe:	4a98      	ldr	r2, [pc, #608]	; (8003760 <my_tracker_handle_cmd+0x348>)
 8003500:	4998      	ldr	r1, [pc, #608]	; (8003764 <my_tracker_handle_cmd+0x34c>)
 8003502:	4899      	ldr	r0, [pc, #612]	; (8003768 <my_tracker_handle_cmd+0x350>)
 8003504:	4b95      	ldr	r3, [pc, #596]	; (800375c <my_tracker_handle_cmd+0x344>)
 8003506:	9300      	str	r3, [sp, #0]
 8003508:	0023      	movs	r3, r4
 800350a:	f008 fe13 	bl	800c134 <sprintf>
				  send_debug_logs ( dbg_payload ) ;
 800350e:	4b96      	ldr	r3, [pc, #600]	; (8003768 <my_tracker_handle_cmd+0x350>)
 8003510:	0018      	movs	r0, r3
 8003512:	f7ff fdbb 	bl	800308c <send_debug_logs>
				  my_astro_add_payload_2_queue ( my_astro_payload_id++ , my_astro_payload ) ;
 8003516:	4b8f      	ldr	r3, [pc, #572]	; (8003754 <my_tracker_handle_cmd+0x33c>)
 8003518:	881b      	ldrh	r3, [r3, #0]
 800351a:	1c5a      	adds	r2, r3, #1
 800351c:	b291      	uxth	r1, r2
 800351e:	4a8d      	ldr	r2, [pc, #564]	; (8003754 <my_tracker_handle_cmd+0x33c>)
 8003520:	8011      	strh	r1, [r2, #0]
 8003522:	4a8e      	ldr	r2, [pc, #568]	; (800375c <my_tracker_handle_cmd+0x344>)
 8003524:	0011      	movs	r1, r2
 8003526:	0018      	movs	r0, r3
 8003528:	f006 f9b6 	bl	8009898 <my_astro_add_payload_2_queue>
				  if ( my_astro_payload_id == 0 )
 800352c:	4b89      	ldr	r3, [pc, #548]	; (8003754 <my_tracker_handle_cmd+0x33c>)
 800352e:	881b      	ldrh	r3, [r3, #0]
 8003530:	2b00      	cmp	r3, #0
 8003532:	d000      	beq.n	8003536 <my_tracker_handle_cmd+0x11e>
 8003534:	e0fa      	b.n	800372c <my_tracker_handle_cmd+0x314>
					  my_astro_payload_id++ ;
 8003536:	4b87      	ldr	r3, [pc, #540]	; (8003754 <my_tracker_handle_cmd+0x33c>)
 8003538:	881b      	ldrh	r3, [r3, #0]
 800353a:	3301      	adds	r3, #1
 800353c:	b29a      	uxth	r2, r3
 800353e:	4b85      	ldr	r3, [pc, #532]	; (8003754 <my_tracker_handle_cmd+0x33c>)
 8003540:	801a      	strh	r2, [r3, #0]
				  break ;
 8003542:	e0f3      	b.n	800372c <my_tracker_handle_cmd+0x314>
			  case 3:
				  my_sys_change_fix_acq_ths ( my_astro_cmd.value ) ;
 8003544:	4b81      	ldr	r3, [pc, #516]	; (800374c <my_tracker_handle_cmd+0x334>)
 8003546:	685b      	ldr	r3, [r3, #4]
 8003548:	0018      	movs	r0, r3
 800354a:	f7ff ff0f 	bl	800336c <my_sys_change_fix_acq_ths>
				  sprintf ( my_astro_payload , "%u,%u,%u,%lu" , my_astro_payload_id , (uint16_t) my_astro_cmd.is_executed , my_astro_cmd.code , my_astro_cmd.value ) ;
 800354e:	4b81      	ldr	r3, [pc, #516]	; (8003754 <my_tracker_handle_cmd+0x33c>)
 8003550:	881b      	ldrh	r3, [r3, #0]
 8003552:	001c      	movs	r4, r3
 8003554:	4b7d      	ldr	r3, [pc, #500]	; (800374c <my_tracker_handle_cmd+0x334>)
 8003556:	7a1b      	ldrb	r3, [r3, #8]
 8003558:	001d      	movs	r5, r3
 800355a:	4b7c      	ldr	r3, [pc, #496]	; (800374c <my_tracker_handle_cmd+0x334>)
 800355c:	781b      	ldrb	r3, [r3, #0]
 800355e:	001a      	movs	r2, r3
 8003560:	4b7a      	ldr	r3, [pc, #488]	; (800374c <my_tracker_handle_cmd+0x334>)
 8003562:	685b      	ldr	r3, [r3, #4]
 8003564:	497c      	ldr	r1, [pc, #496]	; (8003758 <my_tracker_handle_cmd+0x340>)
 8003566:	487d      	ldr	r0, [pc, #500]	; (800375c <my_tracker_handle_cmd+0x344>)
 8003568:	9301      	str	r3, [sp, #4]
 800356a:	9200      	str	r2, [sp, #0]
 800356c:	002b      	movs	r3, r5
 800356e:	0022      	movs	r2, r4
 8003570:	f008 fde0 	bl	800c134 <sprintf>
				  sprintf ( dbg_payload , "%s,%d,payload: %s" , __FILE__ , __LINE__ , my_astro_payload ) ; // Żeby astro_payload_id był taki jak wysłany, bo po wysłaniu będzie zwiększony
 8003574:	4c7e      	ldr	r4, [pc, #504]	; (8003770 <my_tracker_handle_cmd+0x358>)
 8003576:	4a7a      	ldr	r2, [pc, #488]	; (8003760 <my_tracker_handle_cmd+0x348>)
 8003578:	497a      	ldr	r1, [pc, #488]	; (8003764 <my_tracker_handle_cmd+0x34c>)
 800357a:	487b      	ldr	r0, [pc, #492]	; (8003768 <my_tracker_handle_cmd+0x350>)
 800357c:	4b77      	ldr	r3, [pc, #476]	; (800375c <my_tracker_handle_cmd+0x344>)
 800357e:	9300      	str	r3, [sp, #0]
 8003580:	0023      	movs	r3, r4
 8003582:	f008 fdd7 	bl	800c134 <sprintf>
				  send_debug_logs ( dbg_payload ) ;
 8003586:	4b78      	ldr	r3, [pc, #480]	; (8003768 <my_tracker_handle_cmd+0x350>)
 8003588:	0018      	movs	r0, r3
 800358a:	f7ff fd7f 	bl	800308c <send_debug_logs>
				  my_astro_add_payload_2_queue ( my_astro_payload_id++ , my_astro_payload ) ;
 800358e:	4b71      	ldr	r3, [pc, #452]	; (8003754 <my_tracker_handle_cmd+0x33c>)
 8003590:	881b      	ldrh	r3, [r3, #0]
 8003592:	1c5a      	adds	r2, r3, #1
 8003594:	b291      	uxth	r1, r2
 8003596:	4a6f      	ldr	r2, [pc, #444]	; (8003754 <my_tracker_handle_cmd+0x33c>)
 8003598:	8011      	strh	r1, [r2, #0]
 800359a:	4a70      	ldr	r2, [pc, #448]	; (800375c <my_tracker_handle_cmd+0x344>)
 800359c:	0011      	movs	r1, r2
 800359e:	0018      	movs	r0, r3
 80035a0:	f006 f97a 	bl	8009898 <my_astro_add_payload_2_queue>
				  if ( my_astro_payload_id == 0 )
 80035a4:	4b6b      	ldr	r3, [pc, #428]	; (8003754 <my_tracker_handle_cmd+0x33c>)
 80035a6:	881b      	ldrh	r3, [r3, #0]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d000      	beq.n	80035ae <my_tracker_handle_cmd+0x196>
 80035ac:	e0c0      	b.n	8003730 <my_tracker_handle_cmd+0x318>
					  my_astro_payload_id++ ;
 80035ae:	4b69      	ldr	r3, [pc, #420]	; (8003754 <my_tracker_handle_cmd+0x33c>)
 80035b0:	881b      	ldrh	r3, [r3, #0]
 80035b2:	3301      	adds	r3, #1
 80035b4:	b29a      	uxth	r2, r3
 80035b6:	4b67      	ldr	r3, [pc, #412]	; (8003754 <my_tracker_handle_cmd+0x33c>)
 80035b8:	801a      	strh	r2, [r3, #0]
				  break ;
 80035ba:	e0b9      	b.n	8003730 <my_tracker_handle_cmd+0x318>
			  case 4:
				  my_sys_change_min_tns_time_ths ( my_astro_cmd.value ) ;
 80035bc:	4b63      	ldr	r3, [pc, #396]	; (800374c <my_tracker_handle_cmd+0x334>)
 80035be:	685b      	ldr	r3, [r3, #4]
 80035c0:	0018      	movs	r0, r3
 80035c2:	f7ff feef 	bl	80033a4 <my_sys_change_min_tns_time_ths>
				  sprintf ( my_astro_payload , "%u,%u,%u,%lu" , my_astro_payload_id , (uint16_t) my_astro_cmd.is_executed , my_astro_cmd.code , my_astro_cmd.value ) ;
 80035c6:	4b63      	ldr	r3, [pc, #396]	; (8003754 <my_tracker_handle_cmd+0x33c>)
 80035c8:	881b      	ldrh	r3, [r3, #0]
 80035ca:	001c      	movs	r4, r3
 80035cc:	4b5f      	ldr	r3, [pc, #380]	; (800374c <my_tracker_handle_cmd+0x334>)
 80035ce:	7a1b      	ldrb	r3, [r3, #8]
 80035d0:	001d      	movs	r5, r3
 80035d2:	4b5e      	ldr	r3, [pc, #376]	; (800374c <my_tracker_handle_cmd+0x334>)
 80035d4:	781b      	ldrb	r3, [r3, #0]
 80035d6:	001a      	movs	r2, r3
 80035d8:	4b5c      	ldr	r3, [pc, #368]	; (800374c <my_tracker_handle_cmd+0x334>)
 80035da:	685b      	ldr	r3, [r3, #4]
 80035dc:	495e      	ldr	r1, [pc, #376]	; (8003758 <my_tracker_handle_cmd+0x340>)
 80035de:	485f      	ldr	r0, [pc, #380]	; (800375c <my_tracker_handle_cmd+0x344>)
 80035e0:	9301      	str	r3, [sp, #4]
 80035e2:	9200      	str	r2, [sp, #0]
 80035e4:	002b      	movs	r3, r5
 80035e6:	0022      	movs	r2, r4
 80035e8:	f008 fda4 	bl	800c134 <sprintf>
				  sprintf ( dbg_payload , "%s,%d,payload: %s" , __FILE__ , __LINE__ , my_astro_payload ) ; // Żeby astro_payload_id był taki jak wysłany, bo po wysłaniu będzie zwiększony
 80035ec:	4c61      	ldr	r4, [pc, #388]	; (8003774 <my_tracker_handle_cmd+0x35c>)
 80035ee:	4a5c      	ldr	r2, [pc, #368]	; (8003760 <my_tracker_handle_cmd+0x348>)
 80035f0:	495c      	ldr	r1, [pc, #368]	; (8003764 <my_tracker_handle_cmd+0x34c>)
 80035f2:	485d      	ldr	r0, [pc, #372]	; (8003768 <my_tracker_handle_cmd+0x350>)
 80035f4:	4b59      	ldr	r3, [pc, #356]	; (800375c <my_tracker_handle_cmd+0x344>)
 80035f6:	9300      	str	r3, [sp, #0]
 80035f8:	0023      	movs	r3, r4
 80035fa:	f008 fd9b 	bl	800c134 <sprintf>
				  send_debug_logs ( dbg_payload ) ;
 80035fe:	4b5a      	ldr	r3, [pc, #360]	; (8003768 <my_tracker_handle_cmd+0x350>)
 8003600:	0018      	movs	r0, r3
 8003602:	f7ff fd43 	bl	800308c <send_debug_logs>
				  my_astro_add_payload_2_queue ( my_astro_payload_id++ , my_astro_payload ) ;
 8003606:	4b53      	ldr	r3, [pc, #332]	; (8003754 <my_tracker_handle_cmd+0x33c>)
 8003608:	881b      	ldrh	r3, [r3, #0]
 800360a:	1c5a      	adds	r2, r3, #1
 800360c:	b291      	uxth	r1, r2
 800360e:	4a51      	ldr	r2, [pc, #324]	; (8003754 <my_tracker_handle_cmd+0x33c>)
 8003610:	8011      	strh	r1, [r2, #0]
 8003612:	4a52      	ldr	r2, [pc, #328]	; (800375c <my_tracker_handle_cmd+0x344>)
 8003614:	0011      	movs	r1, r2
 8003616:	0018      	movs	r0, r3
 8003618:	f006 f93e 	bl	8009898 <my_astro_add_payload_2_queue>
				  if ( my_astro_payload_id == 0 )
 800361c:	4b4d      	ldr	r3, [pc, #308]	; (8003754 <my_tracker_handle_cmd+0x33c>)
 800361e:	881b      	ldrh	r3, [r3, #0]
 8003620:	2b00      	cmp	r3, #0
 8003622:	d000      	beq.n	8003626 <my_tracker_handle_cmd+0x20e>
 8003624:	e086      	b.n	8003734 <my_tracker_handle_cmd+0x31c>
					  my_astro_payload_id++ ;
 8003626:	4b4b      	ldr	r3, [pc, #300]	; (8003754 <my_tracker_handle_cmd+0x33c>)
 8003628:	881b      	ldrh	r3, [r3, #0]
 800362a:	3301      	adds	r3, #1
 800362c:	b29a      	uxth	r2, r3
 800362e:	4b49      	ldr	r3, [pc, #292]	; (8003754 <my_tracker_handle_cmd+0x33c>)
 8003630:	801a      	strh	r2, [r3, #0]
				  break ;
 8003632:	e07f      	b.n	8003734 <my_tracker_handle_cmd+0x31c>
			  case 5:
				  my_sys_change_pdop_ths ( my_astro_cmd.value ) ;
 8003634:	4b45      	ldr	r3, [pc, #276]	; (800374c <my_tracker_handle_cmd+0x334>)
 8003636:	685b      	ldr	r3, [r3, #4]
 8003638:	0018      	movs	r0, r3
 800363a:	f7ff fecf 	bl	80033dc <my_sys_change_pdop_ths>
				  sprintf ( my_astro_payload , "%u,%u,%u,%lu" , my_astro_payload_id , (uint16_t) my_astro_cmd.is_executed , my_astro_cmd.code , my_astro_cmd.value ) ;
 800363e:	4b45      	ldr	r3, [pc, #276]	; (8003754 <my_tracker_handle_cmd+0x33c>)
 8003640:	881b      	ldrh	r3, [r3, #0]
 8003642:	001c      	movs	r4, r3
 8003644:	4b41      	ldr	r3, [pc, #260]	; (800374c <my_tracker_handle_cmd+0x334>)
 8003646:	7a1b      	ldrb	r3, [r3, #8]
 8003648:	001d      	movs	r5, r3
 800364a:	4b40      	ldr	r3, [pc, #256]	; (800374c <my_tracker_handle_cmd+0x334>)
 800364c:	781b      	ldrb	r3, [r3, #0]
 800364e:	001a      	movs	r2, r3
 8003650:	4b3e      	ldr	r3, [pc, #248]	; (800374c <my_tracker_handle_cmd+0x334>)
 8003652:	685b      	ldr	r3, [r3, #4]
 8003654:	4940      	ldr	r1, [pc, #256]	; (8003758 <my_tracker_handle_cmd+0x340>)
 8003656:	4841      	ldr	r0, [pc, #260]	; (800375c <my_tracker_handle_cmd+0x344>)
 8003658:	9301      	str	r3, [sp, #4]
 800365a:	9200      	str	r2, [sp, #0]
 800365c:	002b      	movs	r3, r5
 800365e:	0022      	movs	r2, r4
 8003660:	f008 fd68 	bl	800c134 <sprintf>
				  sprintf ( dbg_payload , "%s,%d,payload: %s" , __FILE__ , __LINE__ , my_astro_payload ) ; // Żeby astro_payload_id był taki jak wysłany, bo po wysłaniu będzie zwiększony
 8003664:	23ec      	movs	r3, #236	; 0xec
 8003666:	009c      	lsls	r4, r3, #2
 8003668:	4a3d      	ldr	r2, [pc, #244]	; (8003760 <my_tracker_handle_cmd+0x348>)
 800366a:	493e      	ldr	r1, [pc, #248]	; (8003764 <my_tracker_handle_cmd+0x34c>)
 800366c:	483e      	ldr	r0, [pc, #248]	; (8003768 <my_tracker_handle_cmd+0x350>)
 800366e:	4b3b      	ldr	r3, [pc, #236]	; (800375c <my_tracker_handle_cmd+0x344>)
 8003670:	9300      	str	r3, [sp, #0]
 8003672:	0023      	movs	r3, r4
 8003674:	f008 fd5e 	bl	800c134 <sprintf>
				  send_debug_logs ( dbg_payload ) ;
 8003678:	4b3b      	ldr	r3, [pc, #236]	; (8003768 <my_tracker_handle_cmd+0x350>)
 800367a:	0018      	movs	r0, r3
 800367c:	f7ff fd06 	bl	800308c <send_debug_logs>
				  my_astro_add_payload_2_queue ( my_astro_payload_id++ , my_astro_payload ) ;
 8003680:	4b34      	ldr	r3, [pc, #208]	; (8003754 <my_tracker_handle_cmd+0x33c>)
 8003682:	881b      	ldrh	r3, [r3, #0]
 8003684:	1c5a      	adds	r2, r3, #1
 8003686:	b291      	uxth	r1, r2
 8003688:	4a32      	ldr	r2, [pc, #200]	; (8003754 <my_tracker_handle_cmd+0x33c>)
 800368a:	8011      	strh	r1, [r2, #0]
 800368c:	4a33      	ldr	r2, [pc, #204]	; (800375c <my_tracker_handle_cmd+0x344>)
 800368e:	0011      	movs	r1, r2
 8003690:	0018      	movs	r0, r3
 8003692:	f006 f901 	bl	8009898 <my_astro_add_payload_2_queue>
				  if ( my_astro_payload_id == 0 )
 8003696:	4b2f      	ldr	r3, [pc, #188]	; (8003754 <my_tracker_handle_cmd+0x33c>)
 8003698:	881b      	ldrh	r3, [r3, #0]
 800369a:	2b00      	cmp	r3, #0
 800369c:	d14c      	bne.n	8003738 <my_tracker_handle_cmd+0x320>
					  my_astro_payload_id++ ;
 800369e:	4b2d      	ldr	r3, [pc, #180]	; (8003754 <my_tracker_handle_cmd+0x33c>)
 80036a0:	881b      	ldrh	r3, [r3, #0]
 80036a2:	3301      	adds	r3, #1
 80036a4:	b29a      	uxth	r2, r3
 80036a6:	4b2b      	ldr	r3, [pc, #172]	; (8003754 <my_tracker_handle_cmd+0x33c>)
 80036a8:	801a      	strh	r2, [r3, #0]
				  break ;
 80036aa:	e045      	b.n	8003738 <my_tracker_handle_cmd+0x320>
			  case 9:
				  // Tutaj wyjątkowo nie musi być uplink confimration, bo kolejny pakiet będzie miał id = 0, a logi będą wysłane w funkcji
				  if ( my_astro_cmd.value == (uint32_t) SYS_RESET_CMD_VALUE )
 80036ac:	4b27      	ldr	r3, [pc, #156]	; (800374c <my_tracker_handle_cmd+0x334>)
 80036ae:	685b      	ldr	r3, [r3, #4]
 80036b0:	2b09      	cmp	r3, #9
 80036b2:	d143      	bne.n	800373c <my_tracker_handle_cmd+0x324>
					  my_sys_restart () ;
 80036b4:	f7ff fdb8 	bl	8003228 <my_sys_restart>
				  break ;
 80036b8:	e040      	b.n	800373c <my_tracker_handle_cmd+0x324>
			  default:
				  sprintf ( my_astro_payload , "%u,%u,%u,%lu" , my_astro_payload_id , (uint16_t) my_astro_cmd.is_executed , my_astro_cmd.code , my_astro_cmd.value ) ;
 80036ba:	4b26      	ldr	r3, [pc, #152]	; (8003754 <my_tracker_handle_cmd+0x33c>)
 80036bc:	881b      	ldrh	r3, [r3, #0]
 80036be:	001c      	movs	r4, r3
 80036c0:	4b22      	ldr	r3, [pc, #136]	; (800374c <my_tracker_handle_cmd+0x334>)
 80036c2:	7a1b      	ldrb	r3, [r3, #8]
 80036c4:	001d      	movs	r5, r3
 80036c6:	4b21      	ldr	r3, [pc, #132]	; (800374c <my_tracker_handle_cmd+0x334>)
 80036c8:	781b      	ldrb	r3, [r3, #0]
 80036ca:	001a      	movs	r2, r3
 80036cc:	4b1f      	ldr	r3, [pc, #124]	; (800374c <my_tracker_handle_cmd+0x334>)
 80036ce:	685b      	ldr	r3, [r3, #4]
 80036d0:	4921      	ldr	r1, [pc, #132]	; (8003758 <my_tracker_handle_cmd+0x340>)
 80036d2:	4822      	ldr	r0, [pc, #136]	; (800375c <my_tracker_handle_cmd+0x344>)
 80036d4:	9301      	str	r3, [sp, #4]
 80036d6:	9200      	str	r2, [sp, #0]
 80036d8:	002b      	movs	r3, r5
 80036da:	0022      	movs	r2, r4
 80036dc:	f008 fd2a 	bl	800c134 <sprintf>
				  sprintf ( dbg_payload , "%s,%d,payload: %s" , __FILE__ , __LINE__ , my_astro_payload ) ; // Żeby astro_payload_id był taki jak wysłany, bo po wysłaniu będzie zwiększony
 80036e0:	4c25      	ldr	r4, [pc, #148]	; (8003778 <my_tracker_handle_cmd+0x360>)
 80036e2:	4a1f      	ldr	r2, [pc, #124]	; (8003760 <my_tracker_handle_cmd+0x348>)
 80036e4:	491f      	ldr	r1, [pc, #124]	; (8003764 <my_tracker_handle_cmd+0x34c>)
 80036e6:	4820      	ldr	r0, [pc, #128]	; (8003768 <my_tracker_handle_cmd+0x350>)
 80036e8:	4b1c      	ldr	r3, [pc, #112]	; (800375c <my_tracker_handle_cmd+0x344>)
 80036ea:	9300      	str	r3, [sp, #0]
 80036ec:	0023      	movs	r3, r4
 80036ee:	f008 fd21 	bl	800c134 <sprintf>
				  send_debug_logs ( dbg_payload ) ;
 80036f2:	4b1d      	ldr	r3, [pc, #116]	; (8003768 <my_tracker_handle_cmd+0x350>)
 80036f4:	0018      	movs	r0, r3
 80036f6:	f7ff fcc9 	bl	800308c <send_debug_logs>
				  my_astro_add_payload_2_queue ( my_astro_payload_id++ , my_astro_payload ) ;
 80036fa:	4b16      	ldr	r3, [pc, #88]	; (8003754 <my_tracker_handle_cmd+0x33c>)
 80036fc:	881b      	ldrh	r3, [r3, #0]
 80036fe:	1c5a      	adds	r2, r3, #1
 8003700:	b291      	uxth	r1, r2
 8003702:	4a14      	ldr	r2, [pc, #80]	; (8003754 <my_tracker_handle_cmd+0x33c>)
 8003704:	8011      	strh	r1, [r2, #0]
 8003706:	4a15      	ldr	r2, [pc, #84]	; (800375c <my_tracker_handle_cmd+0x344>)
 8003708:	0011      	movs	r1, r2
 800370a:	0018      	movs	r0, r3
 800370c:	f006 f8c4 	bl	8009898 <my_astro_add_payload_2_queue>
				  if ( my_astro_payload_id == 0 )
 8003710:	4b10      	ldr	r3, [pc, #64]	; (8003754 <my_tracker_handle_cmd+0x33c>)
 8003712:	881b      	ldrh	r3, [r3, #0]
 8003714:	2b00      	cmp	r3, #0
 8003716:	d105      	bne.n	8003724 <my_tracker_handle_cmd+0x30c>
					  my_astro_payload_id++ ;
 8003718:	4b0e      	ldr	r3, [pc, #56]	; (8003754 <my_tracker_handle_cmd+0x33c>)
 800371a:	881b      	ldrh	r3, [r3, #0]
 800371c:	3301      	adds	r3, #1
 800371e:	b29a      	uxth	r2, r3
 8003720:	4b0c      	ldr	r3, [pc, #48]	; (8003754 <my_tracker_handle_cmd+0x33c>)
 8003722:	801a      	strh	r2, [r3, #0]
				  return false ;
 8003724:	2300      	movs	r3, #0
 8003726:	e00b      	b.n	8003740 <my_tracker_handle_cmd+0x328>
				  break ;
 8003728:	46c0      	nop			; (mov r8, r8)
 800372a:	e008      	b.n	800373e <my_tracker_handle_cmd+0x326>
				  break ;
 800372c:	46c0      	nop			; (mov r8, r8)
 800372e:	e006      	b.n	800373e <my_tracker_handle_cmd+0x326>
				  break ;
 8003730:	46c0      	nop			; (mov r8, r8)
 8003732:	e004      	b.n	800373e <my_tracker_handle_cmd+0x326>
				  break ;
 8003734:	46c0      	nop			; (mov r8, r8)
 8003736:	e002      	b.n	800373e <my_tracker_handle_cmd+0x326>
				  break ;
 8003738:	46c0      	nop			; (mov r8, r8)
 800373a:	e000      	b.n	800373e <my_tracker_handle_cmd+0x326>
				  break ;
 800373c:	46c0      	nop			; (mov r8, r8)
			}
		}
	}
	return true ;
 800373e:	2301      	movs	r3, #1
}
 8003740:	0018      	movs	r0, r3
 8003742:	46bd      	mov	sp, r7
 8003744:	bdb0      	pop	{r4, r5, r7, pc}
 8003746:	46c0      	nop			; (mov r8, r8)
 8003748:	20000c0c 	.word	0x20000c0c
 800374c:	20000adc 	.word	0x20000adc
 8003750:	08014864 	.word	0x08014864
 8003754:	20000a38 	.word	0x20000a38
 8003758:	08012edc 	.word	0x08012edc
 800375c:	20000a3c 	.word	0x20000a3c
 8003760:	08012d3c 	.word	0x08012d3c
 8003764:	08012de8 	.word	0x08012de8
 8003768:	20000b10 	.word	0x20000b10
 800376c:	00000395 	.word	0x00000395
 8003770:	0000039e 	.word	0x0000039e
 8003774:	000003a7 	.word	0x000003a7
 8003778:	000003bd 	.word	0x000003bd

0800377c <my_ant_sw_pos>:
	}
}

// ** ANT SW Operations
void my_ant_sw_pos ( uint8_t pos )
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b082      	sub	sp, #8
 8003780:	af00      	add	r7, sp, #0
 8003782:	0002      	movs	r2, r0
 8003784:	1dfb      	adds	r3, r7, #7
 8003786:	701a      	strb	r2, [r3, #0]
	if ( pos == 1 ) // Włączenie GNSS czyli ustawienie RF_SW_CTL1 = LOW i RF_SW_CTL2 = HIGH
 8003788:	1dfb      	adds	r3, r7, #7
 800378a:	781b      	ldrb	r3, [r3, #0]
 800378c:	2b01      	cmp	r3, #1
 800378e:	d10e      	bne.n	80037ae <my_ant_sw_pos+0x32>
	{
		HAL_GPIO_WritePin ( RF_SW_CTL1_GPIO_Port , RF_SW_CTL1_Pin , GPIO_PIN_RESET ) ;
 8003790:	2380      	movs	r3, #128	; 0x80
 8003792:	011b      	lsls	r3, r3, #4
 8003794:	4811      	ldr	r0, [pc, #68]	; (80037dc <my_ant_sw_pos+0x60>)
 8003796:	2200      	movs	r2, #0
 8003798:	0019      	movs	r1, r3
 800379a:	f001 f92e 	bl	80049fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( RF_SW_CTL2_GPIO_Port , RF_SW_CTL2_Pin , GPIO_PIN_SET ) ;
 800379e:	2380      	movs	r3, #128	; 0x80
 80037a0:	00db      	lsls	r3, r3, #3
 80037a2:	480e      	ldr	r0, [pc, #56]	; (80037dc <my_ant_sw_pos+0x60>)
 80037a4:	2201      	movs	r2, #1
 80037a6:	0019      	movs	r1, r3
 80037a8:	f001 f927 	bl	80049fa <HAL_GPIO_WritePin>
	else if ( pos == 2 )
	{
		HAL_GPIO_WritePin ( RF_SW_CTL1_GPIO_Port , RF_SW_CTL1_Pin , GPIO_PIN_SET ) ;
		HAL_GPIO_WritePin ( RF_SW_CTL2_GPIO_Port , RF_SW_CTL2_Pin , GPIO_PIN_RESET ) ;
	}
}
 80037ac:	e011      	b.n	80037d2 <my_ant_sw_pos+0x56>
	else if ( pos == 2 )
 80037ae:	1dfb      	adds	r3, r7, #7
 80037b0:	781b      	ldrb	r3, [r3, #0]
 80037b2:	2b02      	cmp	r3, #2
 80037b4:	d10d      	bne.n	80037d2 <my_ant_sw_pos+0x56>
		HAL_GPIO_WritePin ( RF_SW_CTL1_GPIO_Port , RF_SW_CTL1_Pin , GPIO_PIN_SET ) ;
 80037b6:	2380      	movs	r3, #128	; 0x80
 80037b8:	011b      	lsls	r3, r3, #4
 80037ba:	4808      	ldr	r0, [pc, #32]	; (80037dc <my_ant_sw_pos+0x60>)
 80037bc:	2201      	movs	r2, #1
 80037be:	0019      	movs	r1, r3
 80037c0:	f001 f91b 	bl	80049fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( RF_SW_CTL2_GPIO_Port , RF_SW_CTL2_Pin , GPIO_PIN_RESET ) ;
 80037c4:	2380      	movs	r3, #128	; 0x80
 80037c6:	00db      	lsls	r3, r3, #3
 80037c8:	4804      	ldr	r0, [pc, #16]	; (80037dc <my_ant_sw_pos+0x60>)
 80037ca:	2200      	movs	r2, #0
 80037cc:	0019      	movs	r1, r3
 80037ce:	f001 f914 	bl	80049fa <HAL_GPIO_WritePin>
}
 80037d2:	46c0      	nop			; (mov r8, r8)
 80037d4:	46bd      	mov	sp, r7
 80037d6:	b002      	add	sp, #8
 80037d8:	bd80      	pop	{r7, pc}
 80037da:	46c0      	nop			; (mov r8, r8)
 80037dc:	50000400 	.word	0x50000400

080037e0 <my_gnss_sw_on>:


// ** GNSS Operations
void my_gnss_sw_on ( void )
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	af00      	add	r7, sp, #0
	my_ant_sw_pos ( 1 ) ;
 80037e4:	2001      	movs	r0, #1
 80037e6:	f7ff ffc9 	bl	800377c <my_ant_sw_pos>
	HAL_GPIO_WritePin ( GNSS_PWR_SW_GPIO_Port , GNSS_PWR_SW_Pin , GPIO_PIN_SET ) ;
 80037ea:	2380      	movs	r3, #128	; 0x80
 80037ec:	021b      	lsls	r3, r3, #8
 80037ee:	4808      	ldr	r0, [pc, #32]	; (8003810 <my_gnss_sw_on+0x30>)
 80037f0:	2201      	movs	r2, #1
 80037f2:	0019      	movs	r1, r3
 80037f4:	f001 f901 	bl	80049fa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( GNSS_PWR_SW_GPIO_Port , GNSS_RST_Pin , GPIO_PIN_SET ) ;
 80037f8:	2380      	movs	r3, #128	; 0x80
 80037fa:	019b      	lsls	r3, r3, #6
 80037fc:	4804      	ldr	r0, [pc, #16]	; (8003810 <my_gnss_sw_on+0x30>)
 80037fe:	2201      	movs	r2, #1
 8003800:	0019      	movs	r1, r3
 8003802:	f001 f8fa 	bl	80049fa <HAL_GPIO_WritePin>
	MX_USART5_UART_Init () ;
 8003806:	f7ff fb01 	bl	8002e0c <MX_USART5_UART_Init>
}
 800380a:	46c0      	nop			; (mov r8, r8)
 800380c:	46bd      	mov	sp, r7
 800380e:	bd80      	pop	{r7, pc}
 8003810:	50000400 	.word	0x50000400

08003814 <my_gnss_sw_off>:
void my_gnss_sw_off ( void )
{
 8003814:	b580      	push	{r7, lr}
 8003816:	af00      	add	r7, sp, #0
	my_ant_sw_pos ( 2 ) ;
 8003818:	2002      	movs	r0, #2
 800381a:	f7ff ffaf 	bl	800377c <my_ant_sw_pos>
	if ( sys_mode < 2 )
 800381e:	4b0c      	ldr	r3, [pc, #48]	; (8003850 <my_gnss_sw_off+0x3c>)
 8003820:	781b      	ldrb	r3, [r3, #0]
 8003822:	2b01      	cmp	r3, #1
 8003824:	d811      	bhi.n	800384a <my_gnss_sw_off+0x36>
	{
		HAL_GPIO_WritePin ( GNSS_PWR_SW_GPIO_Port , GNSS_PWR_SW_Pin , GPIO_PIN_RESET ) ;
 8003826:	2380      	movs	r3, #128	; 0x80
 8003828:	021b      	lsls	r3, r3, #8
 800382a:	480a      	ldr	r0, [pc, #40]	; (8003854 <my_gnss_sw_off+0x40>)
 800382c:	2200      	movs	r2, #0
 800382e:	0019      	movs	r1, r3
 8003830:	f001 f8e3 	bl	80049fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( GNSS_PWR_SW_GPIO_Port , GNSS_RST_Pin , GPIO_PIN_RESET ) ;
 8003834:	2380      	movs	r3, #128	; 0x80
 8003836:	019b      	lsls	r3, r3, #6
 8003838:	4806      	ldr	r0, [pc, #24]	; (8003854 <my_gnss_sw_off+0x40>)
 800383a:	2200      	movs	r2, #0
 800383c:	0019      	movs	r1, r3
 800383e:	f001 f8dc 	bl	80049fa <HAL_GPIO_WritePin>
		HAL_UART_DeInit ( &HUART_GNSS ) ;
 8003842:	4b05      	ldr	r3, [pc, #20]	; (8003858 <my_gnss_sw_off+0x44>)
 8003844:	0018      	movs	r0, r3
 8003846:	f003 fac5 	bl	8006dd4 <HAL_UART_DeInit>
	}
}
 800384a:	46c0      	nop			; (mov r8, r8)
 800384c:	46bd      	mov	sp, r7
 800384e:	bd80      	pop	{r7, pc}
 8003850:	20000a22 	.word	0x20000a22
 8003854:	50000400 	.word	0x50000400
 8003858:	2000098c 	.word	0x2000098c

0800385c <my_gnss_receive_byte>:
void my_gnss_receive_byte ( uint8_t* rx_byte , bool verbose )
{
 800385c:	b580      	push	{r7, lr}
 800385e:	b082      	sub	sp, #8
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
 8003864:	000a      	movs	r2, r1
 8003866:	1cfb      	adds	r3, r7, #3
 8003868:	701a      	strb	r2, [r3, #0]
	HAL_UART_Receive ( &HUART_GNSS , rx_byte , 1 , UART_TIMEOUT ) ;
 800386a:	23fa      	movs	r3, #250	; 0xfa
 800386c:	009b      	lsls	r3, r3, #2
 800386e:	6879      	ldr	r1, [r7, #4]
 8003870:	4809      	ldr	r0, [pc, #36]	; (8003898 <my_gnss_receive_byte+0x3c>)
 8003872:	2201      	movs	r2, #1
 8003874:	f003 fb92 	bl	8006f9c <HAL_UART_Receive>
	if ( sys_mode > 0 )
 8003878:	4b08      	ldr	r3, [pc, #32]	; (800389c <my_gnss_receive_byte+0x40>)
 800387a:	781b      	ldrb	r3, [r3, #0]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d006      	beq.n	800388e <my_gnss_receive_byte+0x32>
		HAL_UART_Transmit ( &HUART_DBG , rx_byte , 1 , UART_TIMEOUT ) ;
 8003880:	23fa      	movs	r3, #250	; 0xfa
 8003882:	009b      	lsls	r3, r3, #2
 8003884:	6879      	ldr	r1, [r7, #4]
 8003886:	4806      	ldr	r0, [pc, #24]	; (80038a0 <my_gnss_receive_byte+0x44>)
 8003888:	2201      	movs	r2, #1
 800388a:	f003 fae3 	bl	8006e54 <HAL_UART_Transmit>
}
 800388e:	46c0      	nop			; (mov r8, r8)
 8003890:	46bd      	mov	sp, r7
 8003892:	b002      	add	sp, #8
 8003894:	bd80      	pop	{r7, pc}
 8003896:	46c0      	nop			; (mov r8, r8)
 8003898:	2000098c 	.word	0x2000098c
 800389c:	20000a22 	.word	0x20000a22
 80038a0:	20000864 	.word	0x20000864

080038a4 <my_astronode_reset>:
}


// ** ASTRO Operations
void my_astronode_reset ( void )
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin ( ASTRO_RST_GPIO_Port , ASTRO_RST_Pin , GPIO_PIN_SET ) ;
 80038a8:	4b0a      	ldr	r3, [pc, #40]	; (80038d4 <my_astronode_reset+0x30>)
 80038aa:	2201      	movs	r2, #1
 80038ac:	2102      	movs	r1, #2
 80038ae:	0018      	movs	r0, r3
 80038b0:	f001 f8a3 	bl	80049fa <HAL_GPIO_WritePin>
    HAL_Delay ( 1 ) ;
 80038b4:	2001      	movs	r0, #1
 80038b6:	f000 fcf5 	bl	80042a4 <HAL_Delay>
    HAL_GPIO_WritePin ( ASTRO_RST_GPIO_Port , ASTRO_RST_Pin , GPIO_PIN_RESET ) ;
 80038ba:	4b06      	ldr	r3, [pc, #24]	; (80038d4 <my_astronode_reset+0x30>)
 80038bc:	2200      	movs	r2, #0
 80038be:	2102      	movs	r1, #2
 80038c0:	0018      	movs	r0, r3
 80038c2:	f001 f89a 	bl	80049fa <HAL_GPIO_WritePin>
    HAL_Delay ( 250 ) ;
 80038c6:	20fa      	movs	r0, #250	; 0xfa
 80038c8:	f000 fcec 	bl	80042a4 <HAL_Delay>
}
 80038cc:	46c0      	nop			; (mov r8, r8)
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bd80      	pop	{r7, pc}
 80038d2:	46c0      	nop			; (mov r8, r8)
 80038d4:	50000400 	.word	0x50000400

080038d8 <send_astronode_request>:
void send_astronode_request ( uint8_t* p_tx_buffer , uint32_t length )
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b082      	sub	sp, #8
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
 80038e0:	6039      	str	r1, [r7, #0]
    send_debug_logs ( "Message sent to the Astronode --> " ) ;
 80038e2:	4b0a      	ldr	r3, [pc, #40]	; (800390c <send_astronode_request+0x34>)
 80038e4:	0018      	movs	r0, r3
 80038e6:	f7ff fbd1 	bl	800308c <send_debug_logs>
    send_debug_logs ( ( char* ) p_tx_buffer ) ;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	0018      	movs	r0, r3
 80038ee:	f7ff fbcd 	bl	800308c <send_debug_logs>
    HAL_UART_Transmit ( &HUART_ASTRO , p_tx_buffer , length , 1000 ) ;
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	b29a      	uxth	r2, r3
 80038f6:	23fa      	movs	r3, #250	; 0xfa
 80038f8:	009b      	lsls	r3, r3, #2
 80038fa:	6879      	ldr	r1, [r7, #4]
 80038fc:	4804      	ldr	r0, [pc, #16]	; (8003910 <send_astronode_request+0x38>)
 80038fe:	f003 faa9 	bl	8006e54 <HAL_UART_Transmit>
}
 8003902:	46c0      	nop			; (mov r8, r8)
 8003904:	46bd      	mov	sp, r7
 8003906:	b002      	add	sp, #8
 8003908:	bd80      	pop	{r7, pc}
 800390a:	46c0      	nop			; (mov r8, r8)
 800390c:	08012ef4 	.word	0x08012ef4
 8003910:	200008f8 	.word	0x200008f8

08003914 <get_systick>:
uint32_t get_systick ( void )
{
 8003914:	b580      	push	{r7, lr}
 8003916:	af00      	add	r7, sp, #0
    return HAL_GetTick() ;
 8003918:	f000 fcba 	bl	8004290 <HAL_GetTick>
 800391c:	0003      	movs	r3, r0
}
 800391e:	0018      	movs	r0, r3
 8003920:	46bd      	mov	sp, r7
 8003922:	bd80      	pop	{r7, pc}

08003924 <is_systick_timeout_over>:
bool is_systick_timeout_over ( uint32_t starting_value , uint16_t duration )
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b082      	sub	sp, #8
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
 800392c:	000a      	movs	r2, r1
 800392e:	1cbb      	adds	r3, r7, #2
 8003930:	801a      	strh	r2, [r3, #0]
    return ( get_systick () - starting_value > duration ) ? true : false ;
 8003932:	f7ff ffef 	bl	8003914 <get_systick>
 8003936:	0002      	movs	r2, r0
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	1ad3      	subs	r3, r2, r3
 800393c:	1cba      	adds	r2, r7, #2
 800393e:	8812      	ldrh	r2, [r2, #0]
 8003940:	429a      	cmp	r2, r3
 8003942:	419b      	sbcs	r3, r3
 8003944:	425b      	negs	r3, r3
 8003946:	b2db      	uxtb	r3, r3
}
 8003948:	0018      	movs	r0, r3
 800394a:	46bd      	mov	sp, r7
 800394c:	b002      	add	sp, #8
 800394e:	bd80      	pop	{r7, pc}

08003950 <is_astronode_character_received>:
bool is_astronode_character_received ( uint8_t* p_rx_char )
{
 8003950:	b580      	push	{r7, lr}
 8003952:	b082      	sub	sp, #8
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
    return ( HAL_UART_Receive ( &HUART_ASTRO , p_rx_char , 1 , 100 ) == HAL_OK ? true : false ) ;
 8003958:	6879      	ldr	r1, [r7, #4]
 800395a:	4806      	ldr	r0, [pc, #24]	; (8003974 <is_astronode_character_received+0x24>)
 800395c:	2364      	movs	r3, #100	; 0x64
 800395e:	2201      	movs	r2, #1
 8003960:	f003 fb1c 	bl	8006f9c <HAL_UART_Receive>
 8003964:	0003      	movs	r3, r0
 8003966:	425a      	negs	r2, r3
 8003968:	4153      	adcs	r3, r2
 800396a:	b2db      	uxtb	r3, r3
}
 800396c:	0018      	movs	r0, r3
 800396e:	46bd      	mov	sp, r7
 8003970:	b002      	add	sp, #8
 8003972:	bd80      	pop	{r7, pc}
 8003974:	200008f8 	.word	0x200008f8

08003978 <my_astro_evt_pin>:
bool my_astro_evt_pin ()
{
 8003978:	b580      	push	{r7, lr}
 800397a:	af00      	add	r7, sp, #0
	return ( HAL_GPIO_ReadPin ( ASTRO_EVT_GPIO_Port , ASTRO_EVT_Pin ) == GPIO_PIN_SET ? true : false);
 800397c:	4b06      	ldr	r3, [pc, #24]	; (8003998 <my_astro_evt_pin+0x20>)
 800397e:	2104      	movs	r1, #4
 8003980:	0018      	movs	r0, r3
 8003982:	f001 f81d 	bl	80049c0 <HAL_GPIO_ReadPin>
 8003986:	0003      	movs	r3, r0
 8003988:	3b01      	subs	r3, #1
 800398a:	425a      	negs	r2, r3
 800398c:	4153      	adcs	r3, r2
 800398e:	b2db      	uxtb	r3, r3
}
 8003990:	0018      	movs	r0, r3
 8003992:	46bd      	mov	sp, r7
 8003994:	bd80      	pop	{r7, pc}
 8003996:	46c0      	nop			; (mov r8, r8)
 8003998:	50000400 	.word	0x50000400

0800399c <my_tim_init>:

// TIM operations
void my_tim_init ()
{
 800399c:	b580      	push	{r7, lr}
 800399e:	af00      	add	r7, sp, #0
	__HAL_TIM_CLEAR_IT ( &TIM , TIM_IT_UPDATE ) ;
 80039a0:	4b03      	ldr	r3, [pc, #12]	; (80039b0 <my_tim_init+0x14>)
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	2202      	movs	r2, #2
 80039a6:	4252      	negs	r2, r2
 80039a8:	611a      	str	r2, [r3, #16]
}
 80039aa:	46c0      	nop			; (mov r8, r8)
 80039ac:	46bd      	mov	sp, r7
 80039ae:	bd80      	pop	{r7, pc}
 80039b0:	20000784 	.word	0x20000784

080039b4 <my_tim_start>:

void my_tim_start ()
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	af00      	add	r7, sp, #0
	tim_seconds = 0 ;
 80039b8:	4b04      	ldr	r3, [pc, #16]	; (80039cc <my_tim_start+0x18>)
 80039ba:	2200      	movs	r2, #0
 80039bc:	801a      	strh	r2, [r3, #0]
	HAL_TIM_Base_Start_IT ( &TIM ) ;
 80039be:	4b04      	ldr	r3, [pc, #16]	; (80039d0 <my_tim_start+0x1c>)
 80039c0:	0018      	movs	r0, r3
 80039c2:	f002 fed3 	bl	800676c <HAL_TIM_Base_Start_IT>
}
 80039c6:	46c0      	nop			; (mov r8, r8)
 80039c8:	46bd      	mov	sp, r7
 80039ca:	bd80      	pop	{r7, pc}
 80039cc:	20000c34 	.word	0x20000c34
 80039d0:	20000784 	.word	0x20000784

080039d4 <my_tim_stop>:

void my_tim_stop ()
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT ( &TIM ) ;
 80039d8:	4b03      	ldr	r3, [pc, #12]	; (80039e8 <my_tim_stop+0x14>)
 80039da:	0018      	movs	r0, r3
 80039dc:	f002 ff28 	bl	8006830 <HAL_TIM_Base_Stop_IT>
}
 80039e0:	46c0      	nop			; (mov r8, r8)
 80039e2:	46bd      	mov	sp, r7
 80039e4:	bd80      	pop	{r7, pc}
 80039e6:	46c0      	nop			; (mov r8, r8)
 80039e8:	20000784 	.word	0x20000784

080039ec <HAL_TIM_PeriodElapsedCallback>:

// *** CALBACKS

// TIM Callback
void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef *htim )
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b082      	sub	sp, #8
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
	if ( htim->Instance == TIM6 )
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	4a0a      	ldr	r2, [pc, #40]	; (8003a24 <HAL_TIM_PeriodElapsedCallback+0x38>)
 80039fa:	4293      	cmp	r3, r2
 80039fc:	d10d      	bne.n	8003a1a <HAL_TIM_PeriodElapsedCallback+0x2e>
	{
		tim_seconds++ ;
 80039fe:	4b0a      	ldr	r3, [pc, #40]	; (8003a28 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8003a00:	881b      	ldrh	r3, [r3, #0]
 8003a02:	3301      	adds	r3, #1
 8003a04:	b29a      	uxth	r2, r3
 8003a06:	4b08      	ldr	r3, [pc, #32]	; (8003a28 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8003a08:	801a      	strh	r2, [r3, #0]
		if ( tim_seconds > sys_watchdog_time_ths )
 8003a0a:	4b07      	ldr	r3, [pc, #28]	; (8003a28 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8003a0c:	881a      	ldrh	r2, [r3, #0]
 8003a0e:	4b07      	ldr	r3, [pc, #28]	; (8003a2c <HAL_TIM_PeriodElapsedCallback+0x40>)
 8003a10:	881b      	ldrh	r3, [r3, #0]
 8003a12:	429a      	cmp	r2, r3
 8003a14:	d901      	bls.n	8003a1a <HAL_TIM_PeriodElapsedCallback+0x2e>
			my_sys_restart () ;
 8003a16:	f7ff fc07 	bl	8003228 <my_sys_restart>
	}
}
 8003a1a:	46c0      	nop			; (mov r8, r8)
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	b002      	add	sp, #8
 8003a20:	bd80      	pop	{r7, pc}
 8003a22:	46c0      	nop			; (mov r8, r8)
 8003a24:	40001000 	.word	0x40001000
 8003a28:	20000c34 	.word	0x20000c34
 8003a2c:	20000008 	.word	0x20000008

08003a30 <HAL_RTC_AlarmAEventCallback>:

// RTC Callbacks
void HAL_RTC_AlarmAEventCallback ( RTC_HandleTypeDef* hrtc )
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b082      	sub	sp, #8
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
	// is_rtc_alarm_a_flag = true ;
	//__HAL_RTC_ALARM_CLEAR_FLAG ( hrtc , RTC_FLAG_ALRAF ) ;  // Wyczyść flagę alarmu
	my_rtc_alarm_flag = true ;
 8003a38:	4b03      	ldr	r3, [pc, #12]	; (8003a48 <HAL_RTC_AlarmAEventCallback+0x18>)
 8003a3a:	2201      	movs	r2, #1
 8003a3c:	701a      	strb	r2, [r3, #0]
}
 8003a3e:	46c0      	nop			; (mov r8, r8)
 8003a40:	46bd      	mov	sp, r7
 8003a42:	b002      	add	sp, #8
 8003a44:	bd80      	pop	{r7, pc}
 8003a46:	46c0      	nop			; (mov r8, r8)
 8003a48:	20000b00 	.word	0x20000b00

08003a4c <HAL_GPIO_EXTI_Rising_Callback>:

// ASTRO EVT Callbacks
void HAL_GPIO_EXTI_Rising_Callback ( uint16_t GPIO_Pin )
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b082      	sub	sp, #8
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	0002      	movs	r2, r0
 8003a54:	1dbb      	adds	r3, r7, #6
 8003a56:	801a      	strh	r2, [r3, #0]

}
 8003a58:	46c0      	nop			; (mov r8, r8)
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	b002      	add	sp, #8
 8003a5e:	bd80      	pop	{r7, pc}

08003a60 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003a64:	b672      	cpsid	i
}
 8003a66:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003a68:	e7fe      	b.n	8003a68 <Error_Handler+0x8>
	...

08003a6c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b082      	sub	sp, #8
 8003a70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a72:	4b11      	ldr	r3, [pc, #68]	; (8003ab8 <HAL_MspInit+0x4c>)
 8003a74:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003a76:	4b10      	ldr	r3, [pc, #64]	; (8003ab8 <HAL_MspInit+0x4c>)
 8003a78:	2101      	movs	r1, #1
 8003a7a:	430a      	orrs	r2, r1
 8003a7c:	641a      	str	r2, [r3, #64]	; 0x40
 8003a7e:	4b0e      	ldr	r3, [pc, #56]	; (8003ab8 <HAL_MspInit+0x4c>)
 8003a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a82:	2201      	movs	r2, #1
 8003a84:	4013      	ands	r3, r2
 8003a86:	607b      	str	r3, [r7, #4]
 8003a88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003a8a:	4b0b      	ldr	r3, [pc, #44]	; (8003ab8 <HAL_MspInit+0x4c>)
 8003a8c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003a8e:	4b0a      	ldr	r3, [pc, #40]	; (8003ab8 <HAL_MspInit+0x4c>)
 8003a90:	2180      	movs	r1, #128	; 0x80
 8003a92:	0549      	lsls	r1, r1, #21
 8003a94:	430a      	orrs	r2, r1
 8003a96:	63da      	str	r2, [r3, #60]	; 0x3c
 8003a98:	4b07      	ldr	r3, [pc, #28]	; (8003ab8 <HAL_MspInit+0x4c>)
 8003a9a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003a9c:	2380      	movs	r3, #128	; 0x80
 8003a9e:	055b      	lsls	r3, r3, #21
 8003aa0:	4013      	ands	r3, r2
 8003aa2:	603b      	str	r3, [r7, #0]
 8003aa4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 8003aa6:	23c0      	movs	r3, #192	; 0xc0
 8003aa8:	00db      	lsls	r3, r3, #3
 8003aaa:	0018      	movs	r0, r3
 8003aac:	f000 fc3a 	bl	8004324 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003ab0:	46c0      	nop			; (mov r8, r8)
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	b002      	add	sp, #8
 8003ab6:	bd80      	pop	{r7, pc}
 8003ab8:	40021000 	.word	0x40021000

08003abc <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003abc:	b590      	push	{r4, r7, lr}
 8003abe:	b097      	sub	sp, #92	; 0x5c
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003ac4:	240c      	movs	r4, #12
 8003ac6:	193b      	adds	r3, r7, r4
 8003ac8:	0018      	movs	r0, r3
 8003aca:	234c      	movs	r3, #76	; 0x4c
 8003acc:	001a      	movs	r2, r3
 8003ace:	2100      	movs	r1, #0
 8003ad0:	f008 fbc6 	bl	800c260 <memset>
  if(hrtc->Instance==RTC)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	4a19      	ldr	r2, [pc, #100]	; (8003b40 <HAL_RTC_MspInit+0x84>)
 8003ada:	4293      	cmp	r3, r2
 8003adc:	d12c      	bne.n	8003b38 <HAL_RTC_MspInit+0x7c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003ade:	193b      	adds	r3, r7, r4
 8003ae0:	2280      	movs	r2, #128	; 0x80
 8003ae2:	0292      	lsls	r2, r2, #10
 8003ae4:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8003ae6:	193b      	adds	r3, r7, r4
 8003ae8:	2280      	movs	r2, #128	; 0x80
 8003aea:	0052      	lsls	r2, r2, #1
 8003aec:	641a      	str	r2, [r3, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003aee:	193b      	adds	r3, r7, r4
 8003af0:	0018      	movs	r0, r3
 8003af2:	f001 fd89 	bl	8005608 <HAL_RCCEx_PeriphCLKConfig>
 8003af6:	1e03      	subs	r3, r0, #0
 8003af8:	d001      	beq.n	8003afe <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8003afa:	f7ff ffb1 	bl	8003a60 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003afe:	4b11      	ldr	r3, [pc, #68]	; (8003b44 <HAL_RTC_MspInit+0x88>)
 8003b00:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003b02:	4b10      	ldr	r3, [pc, #64]	; (8003b44 <HAL_RTC_MspInit+0x88>)
 8003b04:	2180      	movs	r1, #128	; 0x80
 8003b06:	0209      	lsls	r1, r1, #8
 8003b08:	430a      	orrs	r2, r1
 8003b0a:	65da      	str	r2, [r3, #92]	; 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8003b0c:	4b0d      	ldr	r3, [pc, #52]	; (8003b44 <HAL_RTC_MspInit+0x88>)
 8003b0e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003b10:	4b0c      	ldr	r3, [pc, #48]	; (8003b44 <HAL_RTC_MspInit+0x88>)
 8003b12:	2180      	movs	r1, #128	; 0x80
 8003b14:	00c9      	lsls	r1, r1, #3
 8003b16:	430a      	orrs	r2, r1
 8003b18:	63da      	str	r2, [r3, #60]	; 0x3c
 8003b1a:	4b0a      	ldr	r3, [pc, #40]	; (8003b44 <HAL_RTC_MspInit+0x88>)
 8003b1c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003b1e:	2380      	movs	r3, #128	; 0x80
 8003b20:	00db      	lsls	r3, r3, #3
 8003b22:	4013      	ands	r3, r2
 8003b24:	60bb      	str	r3, [r7, #8]
 8003b26:	68bb      	ldr	r3, [r7, #8]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 3, 0);
 8003b28:	2200      	movs	r2, #0
 8003b2a:	2103      	movs	r1, #3
 8003b2c:	2002      	movs	r0, #2
 8003b2e:	f000 fccd 	bl	80044cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 8003b32:	2002      	movs	r0, #2
 8003b34:	f000 fcdf 	bl	80044f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8003b38:	46c0      	nop			; (mov r8, r8)
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	b017      	add	sp, #92	; 0x5c
 8003b3e:	bd90      	pop	{r4, r7, pc}
 8003b40:	40002800 	.word	0x40002800
 8003b44:	40021000 	.word	0x40021000

08003b48 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003b48:	b590      	push	{r4, r7, lr}
 8003b4a:	b08b      	sub	sp, #44	; 0x2c
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b50:	2414      	movs	r4, #20
 8003b52:	193b      	adds	r3, r7, r4
 8003b54:	0018      	movs	r0, r3
 8003b56:	2314      	movs	r3, #20
 8003b58:	001a      	movs	r2, r3
 8003b5a:	2100      	movs	r1, #0
 8003b5c:	f008 fb80 	bl	800c260 <memset>
  if(hspi->Instance==SPI1)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	4a1b      	ldr	r2, [pc, #108]	; (8003bd4 <HAL_SPI_MspInit+0x8c>)
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d130      	bne.n	8003bcc <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003b6a:	4b1b      	ldr	r3, [pc, #108]	; (8003bd8 <HAL_SPI_MspInit+0x90>)
 8003b6c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b6e:	4b1a      	ldr	r3, [pc, #104]	; (8003bd8 <HAL_SPI_MspInit+0x90>)
 8003b70:	2180      	movs	r1, #128	; 0x80
 8003b72:	0149      	lsls	r1, r1, #5
 8003b74:	430a      	orrs	r2, r1
 8003b76:	641a      	str	r2, [r3, #64]	; 0x40
 8003b78:	4b17      	ldr	r3, [pc, #92]	; (8003bd8 <HAL_SPI_MspInit+0x90>)
 8003b7a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b7c:	2380      	movs	r3, #128	; 0x80
 8003b7e:	015b      	lsls	r3, r3, #5
 8003b80:	4013      	ands	r3, r2
 8003b82:	613b      	str	r3, [r7, #16]
 8003b84:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b86:	4b14      	ldr	r3, [pc, #80]	; (8003bd8 <HAL_SPI_MspInit+0x90>)
 8003b88:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b8a:	4b13      	ldr	r3, [pc, #76]	; (8003bd8 <HAL_SPI_MspInit+0x90>)
 8003b8c:	2101      	movs	r1, #1
 8003b8e:	430a      	orrs	r2, r1
 8003b90:	635a      	str	r2, [r3, #52]	; 0x34
 8003b92:	4b11      	ldr	r3, [pc, #68]	; (8003bd8 <HAL_SPI_MspInit+0x90>)
 8003b94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b96:	2201      	movs	r2, #1
 8003b98:	4013      	ands	r3, r2
 8003b9a:	60fb      	str	r3, [r7, #12]
 8003b9c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = ACC_SPI1_SCK_Pin|ACC_SPI1_MISO_Pin|ACC_SPI1_MOSI_Pin;
 8003b9e:	0021      	movs	r1, r4
 8003ba0:	187b      	adds	r3, r7, r1
 8003ba2:	22e0      	movs	r2, #224	; 0xe0
 8003ba4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ba6:	187b      	adds	r3, r7, r1
 8003ba8:	2202      	movs	r2, #2
 8003baa:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bac:	187b      	adds	r3, r7, r1
 8003bae:	2200      	movs	r2, #0
 8003bb0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bb2:	187b      	adds	r3, r7, r1
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8003bb8:	187b      	adds	r3, r7, r1
 8003bba:	2200      	movs	r2, #0
 8003bbc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bbe:	187a      	adds	r2, r7, r1
 8003bc0:	23a0      	movs	r3, #160	; 0xa0
 8003bc2:	05db      	lsls	r3, r3, #23
 8003bc4:	0011      	movs	r1, r2
 8003bc6:	0018      	movs	r0, r3
 8003bc8:	f000 fcb6 	bl	8004538 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8003bcc:	46c0      	nop			; (mov r8, r8)
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	b00b      	add	sp, #44	; 0x2c
 8003bd2:	bd90      	pop	{r4, r7, pc}
 8003bd4:	40013000 	.word	0x40013000
 8003bd8:	40021000 	.word	0x40021000

08003bdc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b084      	sub	sp, #16
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	4a0d      	ldr	r2, [pc, #52]	; (8003c20 <HAL_TIM_Base_MspInit+0x44>)
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d113      	bne.n	8003c16 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003bee:	4b0d      	ldr	r3, [pc, #52]	; (8003c24 <HAL_TIM_Base_MspInit+0x48>)
 8003bf0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003bf2:	4b0c      	ldr	r3, [pc, #48]	; (8003c24 <HAL_TIM_Base_MspInit+0x48>)
 8003bf4:	2110      	movs	r1, #16
 8003bf6:	430a      	orrs	r2, r1
 8003bf8:	63da      	str	r2, [r3, #60]	; 0x3c
 8003bfa:	4b0a      	ldr	r3, [pc, #40]	; (8003c24 <HAL_TIM_Base_MspInit+0x48>)
 8003bfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bfe:	2210      	movs	r2, #16
 8003c00:	4013      	ands	r3, r2
 8003c02:	60fb      	str	r3, [r7, #12]
 8003c04:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_LPTIM1_IRQn, 2, 0);
 8003c06:	2200      	movs	r2, #0
 8003c08:	2102      	movs	r1, #2
 8003c0a:	2011      	movs	r0, #17
 8003c0c:	f000 fc5e 	bl	80044cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_LPTIM1_IRQn);
 8003c10:	2011      	movs	r0, #17
 8003c12:	f000 fc70 	bl	80044f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8003c16:	46c0      	nop			; (mov r8, r8)
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	b004      	add	sp, #16
 8003c1c:	bd80      	pop	{r7, pc}
 8003c1e:	46c0      	nop			; (mov r8, r8)
 8003c20:	40001000 	.word	0x40001000
 8003c24:	40021000 	.word	0x40021000

08003c28 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003c28:	b590      	push	{r4, r7, lr}
 8003c2a:	b0a3      	sub	sp, #140	; 0x8c
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c30:	2374      	movs	r3, #116	; 0x74
 8003c32:	18fb      	adds	r3, r7, r3
 8003c34:	0018      	movs	r0, r3
 8003c36:	2314      	movs	r3, #20
 8003c38:	001a      	movs	r2, r3
 8003c3a:	2100      	movs	r1, #0
 8003c3c:	f008 fb10 	bl	800c260 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003c40:	2428      	movs	r4, #40	; 0x28
 8003c42:	193b      	adds	r3, r7, r4
 8003c44:	0018      	movs	r0, r3
 8003c46:	234c      	movs	r3, #76	; 0x4c
 8003c48:	001a      	movs	r2, r3
 8003c4a:	2100      	movs	r1, #0
 8003c4c:	f008 fb08 	bl	800c260 <memset>
  if(huart->Instance==USART1)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	4a84      	ldr	r2, [pc, #528]	; (8003e68 <HAL_UART_MspInit+0x240>)
 8003c56:	4293      	cmp	r3, r2
 8003c58:	d140      	bne.n	8003cdc <HAL_UART_MspInit+0xb4>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003c5a:	193b      	adds	r3, r7, r4
 8003c5c:	2201      	movs	r2, #1
 8003c5e:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8003c60:	193b      	adds	r3, r7, r4
 8003c62:	2200      	movs	r2, #0
 8003c64:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003c66:	193b      	adds	r3, r7, r4
 8003c68:	0018      	movs	r0, r3
 8003c6a:	f001 fccd 	bl	8005608 <HAL_RCCEx_PeriphCLKConfig>
 8003c6e:	1e03      	subs	r3, r0, #0
 8003c70:	d001      	beq.n	8003c76 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8003c72:	f7ff fef5 	bl	8003a60 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003c76:	4b7d      	ldr	r3, [pc, #500]	; (8003e6c <HAL_UART_MspInit+0x244>)
 8003c78:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c7a:	4b7c      	ldr	r3, [pc, #496]	; (8003e6c <HAL_UART_MspInit+0x244>)
 8003c7c:	2180      	movs	r1, #128	; 0x80
 8003c7e:	01c9      	lsls	r1, r1, #7
 8003c80:	430a      	orrs	r2, r1
 8003c82:	641a      	str	r2, [r3, #64]	; 0x40
 8003c84:	4b79      	ldr	r3, [pc, #484]	; (8003e6c <HAL_UART_MspInit+0x244>)
 8003c86:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c88:	2380      	movs	r3, #128	; 0x80
 8003c8a:	01db      	lsls	r3, r3, #7
 8003c8c:	4013      	ands	r3, r2
 8003c8e:	627b      	str	r3, [r7, #36]	; 0x24
 8003c90:	6a7b      	ldr	r3, [r7, #36]	; 0x24

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c92:	4b76      	ldr	r3, [pc, #472]	; (8003e6c <HAL_UART_MspInit+0x244>)
 8003c94:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003c96:	4b75      	ldr	r3, [pc, #468]	; (8003e6c <HAL_UART_MspInit+0x244>)
 8003c98:	2101      	movs	r1, #1
 8003c9a:	430a      	orrs	r2, r1
 8003c9c:	635a      	str	r2, [r3, #52]	; 0x34
 8003c9e:	4b73      	ldr	r3, [pc, #460]	; (8003e6c <HAL_UART_MspInit+0x244>)
 8003ca0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ca2:	2201      	movs	r2, #1
 8003ca4:	4013      	ands	r3, r2
 8003ca6:	623b      	str	r3, [r7, #32]
 8003ca8:	6a3b      	ldr	r3, [r7, #32]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = DBG2_TX_Pin|DBG2_RX_Pin;
 8003caa:	2174      	movs	r1, #116	; 0x74
 8003cac:	187b      	adds	r3, r7, r1
 8003cae:	22c0      	movs	r2, #192	; 0xc0
 8003cb0:	00d2      	lsls	r2, r2, #3
 8003cb2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cb4:	187b      	adds	r3, r7, r1
 8003cb6:	2202      	movs	r2, #2
 8003cb8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cba:	187b      	adds	r3, r7, r1
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003cc0:	187b      	adds	r3, r7, r1
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8003cc6:	187b      	adds	r3, r7, r1
 8003cc8:	2201      	movs	r2, #1
 8003cca:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ccc:	187a      	adds	r2, r7, r1
 8003cce:	23a0      	movs	r3, #160	; 0xa0
 8003cd0:	05db      	lsls	r3, r3, #23
 8003cd2:	0011      	movs	r1, r2
 8003cd4:	0018      	movs	r0, r3
 8003cd6:	f000 fc2f 	bl	8004538 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART5_MspInit 1 */

  /* USER CODE END USART5_MspInit 1 */
  }

}
 8003cda:	e0c0      	b.n	8003e5e <HAL_UART_MspInit+0x236>
  else if(huart->Instance==USART2)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	4a63      	ldr	r2, [pc, #396]	; (8003e70 <HAL_UART_MspInit+0x248>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d140      	bne.n	8003d68 <HAL_UART_MspInit+0x140>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003ce6:	2128      	movs	r1, #40	; 0x28
 8003ce8:	187b      	adds	r3, r7, r1
 8003cea:	2202      	movs	r2, #2
 8003cec:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003cee:	187b      	adds	r3, r7, r1
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003cf4:	187b      	adds	r3, r7, r1
 8003cf6:	0018      	movs	r0, r3
 8003cf8:	f001 fc86 	bl	8005608 <HAL_RCCEx_PeriphCLKConfig>
 8003cfc:	1e03      	subs	r3, r0, #0
 8003cfe:	d001      	beq.n	8003d04 <HAL_UART_MspInit+0xdc>
      Error_Handler();
 8003d00:	f7ff feae 	bl	8003a60 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003d04:	4b59      	ldr	r3, [pc, #356]	; (8003e6c <HAL_UART_MspInit+0x244>)
 8003d06:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003d08:	4b58      	ldr	r3, [pc, #352]	; (8003e6c <HAL_UART_MspInit+0x244>)
 8003d0a:	2180      	movs	r1, #128	; 0x80
 8003d0c:	0289      	lsls	r1, r1, #10
 8003d0e:	430a      	orrs	r2, r1
 8003d10:	63da      	str	r2, [r3, #60]	; 0x3c
 8003d12:	4b56      	ldr	r3, [pc, #344]	; (8003e6c <HAL_UART_MspInit+0x244>)
 8003d14:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003d16:	2380      	movs	r3, #128	; 0x80
 8003d18:	029b      	lsls	r3, r3, #10
 8003d1a:	4013      	ands	r3, r2
 8003d1c:	61fb      	str	r3, [r7, #28]
 8003d1e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d20:	4b52      	ldr	r3, [pc, #328]	; (8003e6c <HAL_UART_MspInit+0x244>)
 8003d22:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d24:	4b51      	ldr	r3, [pc, #324]	; (8003e6c <HAL_UART_MspInit+0x244>)
 8003d26:	2101      	movs	r1, #1
 8003d28:	430a      	orrs	r2, r1
 8003d2a:	635a      	str	r2, [r3, #52]	; 0x34
 8003d2c:	4b4f      	ldr	r3, [pc, #316]	; (8003e6c <HAL_UART_MspInit+0x244>)
 8003d2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d30:	2201      	movs	r2, #1
 8003d32:	4013      	ands	r3, r2
 8003d34:	61bb      	str	r3, [r7, #24]
 8003d36:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = DBG_TX_Pin|DBG_RX_Pin;
 8003d38:	2174      	movs	r1, #116	; 0x74
 8003d3a:	187b      	adds	r3, r7, r1
 8003d3c:	220c      	movs	r2, #12
 8003d3e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d40:	187b      	adds	r3, r7, r1
 8003d42:	2202      	movs	r2, #2
 8003d44:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d46:	187b      	adds	r3, r7, r1
 8003d48:	2200      	movs	r2, #0
 8003d4a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d4c:	187b      	adds	r3, r7, r1
 8003d4e:	2200      	movs	r2, #0
 8003d50:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8003d52:	187b      	adds	r3, r7, r1
 8003d54:	2201      	movs	r2, #1
 8003d56:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d58:	187a      	adds	r2, r7, r1
 8003d5a:	23a0      	movs	r3, #160	; 0xa0
 8003d5c:	05db      	lsls	r3, r3, #23
 8003d5e:	0011      	movs	r1, r2
 8003d60:	0018      	movs	r0, r3
 8003d62:	f000 fbe9 	bl	8004538 <HAL_GPIO_Init>
}
 8003d66:	e07a      	b.n	8003e5e <HAL_UART_MspInit+0x236>
  else if(huart->Instance==USART3)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	4a41      	ldr	r2, [pc, #260]	; (8003e74 <HAL_UART_MspInit+0x24c>)
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d140      	bne.n	8003df4 <HAL_UART_MspInit+0x1cc>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8003d72:	2128      	movs	r1, #40	; 0x28
 8003d74:	187b      	adds	r3, r7, r1
 8003d76:	2204      	movs	r2, #4
 8003d78:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8003d7a:	187b      	adds	r3, r7, r1
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003d80:	187b      	adds	r3, r7, r1
 8003d82:	0018      	movs	r0, r3
 8003d84:	f001 fc40 	bl	8005608 <HAL_RCCEx_PeriphCLKConfig>
 8003d88:	1e03      	subs	r3, r0, #0
 8003d8a:	d001      	beq.n	8003d90 <HAL_UART_MspInit+0x168>
      Error_Handler();
 8003d8c:	f7ff fe68 	bl	8003a60 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003d90:	4b36      	ldr	r3, [pc, #216]	; (8003e6c <HAL_UART_MspInit+0x244>)
 8003d92:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003d94:	4b35      	ldr	r3, [pc, #212]	; (8003e6c <HAL_UART_MspInit+0x244>)
 8003d96:	2180      	movs	r1, #128	; 0x80
 8003d98:	02c9      	lsls	r1, r1, #11
 8003d9a:	430a      	orrs	r2, r1
 8003d9c:	63da      	str	r2, [r3, #60]	; 0x3c
 8003d9e:	4b33      	ldr	r3, [pc, #204]	; (8003e6c <HAL_UART_MspInit+0x244>)
 8003da0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003da2:	2380      	movs	r3, #128	; 0x80
 8003da4:	02db      	lsls	r3, r3, #11
 8003da6:	4013      	ands	r3, r2
 8003da8:	617b      	str	r3, [r7, #20]
 8003daa:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003dac:	4b2f      	ldr	r3, [pc, #188]	; (8003e6c <HAL_UART_MspInit+0x244>)
 8003dae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003db0:	4b2e      	ldr	r3, [pc, #184]	; (8003e6c <HAL_UART_MspInit+0x244>)
 8003db2:	2102      	movs	r1, #2
 8003db4:	430a      	orrs	r2, r1
 8003db6:	635a      	str	r2, [r3, #52]	; 0x34
 8003db8:	4b2c      	ldr	r3, [pc, #176]	; (8003e6c <HAL_UART_MspInit+0x244>)
 8003dba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003dbc:	2202      	movs	r2, #2
 8003dbe:	4013      	ands	r3, r2
 8003dc0:	613b      	str	r3, [r7, #16]
 8003dc2:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ASTRO_TX_Pin|ASTRO_RX_Pin;
 8003dc4:	2174      	movs	r1, #116	; 0x74
 8003dc6:	187b      	adds	r3, r7, r1
 8003dc8:	22c0      	movs	r2, #192	; 0xc0
 8003dca:	0092      	lsls	r2, r2, #2
 8003dcc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003dce:	187b      	adds	r3, r7, r1
 8003dd0:	2202      	movs	r2, #2
 8003dd2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dd4:	187b      	adds	r3, r7, r1
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003dda:	187b      	adds	r3, r7, r1
 8003ddc:	2200      	movs	r2, #0
 8003dde:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 8003de0:	187b      	adds	r3, r7, r1
 8003de2:	2204      	movs	r2, #4
 8003de4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003de6:	187b      	adds	r3, r7, r1
 8003de8:	4a23      	ldr	r2, [pc, #140]	; (8003e78 <HAL_UART_MspInit+0x250>)
 8003dea:	0019      	movs	r1, r3
 8003dec:	0010      	movs	r0, r2
 8003dee:	f000 fba3 	bl	8004538 <HAL_GPIO_Init>
}
 8003df2:	e034      	b.n	8003e5e <HAL_UART_MspInit+0x236>
  else if(huart->Instance==USART5)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	4a20      	ldr	r2, [pc, #128]	; (8003e7c <HAL_UART_MspInit+0x254>)
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d12f      	bne.n	8003e5e <HAL_UART_MspInit+0x236>
    __HAL_RCC_USART5_CLK_ENABLE();
 8003dfe:	4b1b      	ldr	r3, [pc, #108]	; (8003e6c <HAL_UART_MspInit+0x244>)
 8003e00:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003e02:	4b1a      	ldr	r3, [pc, #104]	; (8003e6c <HAL_UART_MspInit+0x244>)
 8003e04:	2180      	movs	r1, #128	; 0x80
 8003e06:	0049      	lsls	r1, r1, #1
 8003e08:	430a      	orrs	r2, r1
 8003e0a:	63da      	str	r2, [r3, #60]	; 0x3c
 8003e0c:	4b17      	ldr	r3, [pc, #92]	; (8003e6c <HAL_UART_MspInit+0x244>)
 8003e0e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003e10:	2380      	movs	r3, #128	; 0x80
 8003e12:	005b      	lsls	r3, r3, #1
 8003e14:	4013      	ands	r3, r2
 8003e16:	60fb      	str	r3, [r7, #12]
 8003e18:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e1a:	4b14      	ldr	r3, [pc, #80]	; (8003e6c <HAL_UART_MspInit+0x244>)
 8003e1c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003e1e:	4b13      	ldr	r3, [pc, #76]	; (8003e6c <HAL_UART_MspInit+0x244>)
 8003e20:	2102      	movs	r1, #2
 8003e22:	430a      	orrs	r2, r1
 8003e24:	635a      	str	r2, [r3, #52]	; 0x34
 8003e26:	4b11      	ldr	r3, [pc, #68]	; (8003e6c <HAL_UART_MspInit+0x244>)
 8003e28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e2a:	2202      	movs	r2, #2
 8003e2c:	4013      	ands	r3, r2
 8003e2e:	60bb      	str	r3, [r7, #8]
 8003e30:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GNSS_TX_Pin|GNSS_RX_Pin;
 8003e32:	2174      	movs	r1, #116	; 0x74
 8003e34:	187b      	adds	r3, r7, r1
 8003e36:	2218      	movs	r2, #24
 8003e38:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e3a:	187b      	adds	r3, r7, r1
 8003e3c:	2202      	movs	r2, #2
 8003e3e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e40:	187b      	adds	r3, r7, r1
 8003e42:	2200      	movs	r2, #0
 8003e44:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e46:	187b      	adds	r3, r7, r1
 8003e48:	2200      	movs	r2, #0
 8003e4a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_USART5;
 8003e4c:	187b      	adds	r3, r7, r1
 8003e4e:	2203      	movs	r2, #3
 8003e50:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e52:	187b      	adds	r3, r7, r1
 8003e54:	4a08      	ldr	r2, [pc, #32]	; (8003e78 <HAL_UART_MspInit+0x250>)
 8003e56:	0019      	movs	r1, r3
 8003e58:	0010      	movs	r0, r2
 8003e5a:	f000 fb6d 	bl	8004538 <HAL_GPIO_Init>
}
 8003e5e:	46c0      	nop			; (mov r8, r8)
 8003e60:	46bd      	mov	sp, r7
 8003e62:	b023      	add	sp, #140	; 0x8c
 8003e64:	bd90      	pop	{r4, r7, pc}
 8003e66:	46c0      	nop			; (mov r8, r8)
 8003e68:	40013800 	.word	0x40013800
 8003e6c:	40021000 	.word	0x40021000
 8003e70:	40004400 	.word	0x40004400
 8003e74:	40004800 	.word	0x40004800
 8003e78:	50000400 	.word	0x50000400
 8003e7c:	40005000 	.word	0x40005000

08003e80 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b082      	sub	sp, #8
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART1)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	4a25      	ldr	r2, [pc, #148]	; (8003f24 <HAL_UART_MspDeInit+0xa4>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d10e      	bne.n	8003eb0 <HAL_UART_MspDeInit+0x30>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8003e92:	4b25      	ldr	r3, [pc, #148]	; (8003f28 <HAL_UART_MspDeInit+0xa8>)
 8003e94:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003e96:	4b24      	ldr	r3, [pc, #144]	; (8003f28 <HAL_UART_MspDeInit+0xa8>)
 8003e98:	4924      	ldr	r1, [pc, #144]	; (8003f2c <HAL_UART_MspDeInit+0xac>)
 8003e9a:	400a      	ands	r2, r1
 8003e9c:	641a      	str	r2, [r3, #64]	; 0x40

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, DBG2_TX_Pin|DBG2_RX_Pin);
 8003e9e:	23c0      	movs	r3, #192	; 0xc0
 8003ea0:	00da      	lsls	r2, r3, #3
 8003ea2:	23a0      	movs	r3, #160	; 0xa0
 8003ea4:	05db      	lsls	r3, r3, #23
 8003ea6:	0011      	movs	r1, r2
 8003ea8:	0018      	movs	r0, r3
 8003eaa:	f000 fcb1 	bl	8004810 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN USART5_MspDeInit 1 */

  /* USER CODE END USART5_MspDeInit 1 */
  }

}
 8003eae:	e034      	b.n	8003f1a <HAL_UART_MspDeInit+0x9a>
  else if(huart->Instance==USART2)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	4a1e      	ldr	r2, [pc, #120]	; (8003f30 <HAL_UART_MspDeInit+0xb0>)
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d10c      	bne.n	8003ed4 <HAL_UART_MspDeInit+0x54>
    __HAL_RCC_USART2_CLK_DISABLE();
 8003eba:	4b1b      	ldr	r3, [pc, #108]	; (8003f28 <HAL_UART_MspDeInit+0xa8>)
 8003ebc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003ebe:	4b1a      	ldr	r3, [pc, #104]	; (8003f28 <HAL_UART_MspDeInit+0xa8>)
 8003ec0:	491c      	ldr	r1, [pc, #112]	; (8003f34 <HAL_UART_MspDeInit+0xb4>)
 8003ec2:	400a      	ands	r2, r1
 8003ec4:	63da      	str	r2, [r3, #60]	; 0x3c
    HAL_GPIO_DeInit(GPIOA, DBG_TX_Pin|DBG_RX_Pin);
 8003ec6:	23a0      	movs	r3, #160	; 0xa0
 8003ec8:	05db      	lsls	r3, r3, #23
 8003eca:	210c      	movs	r1, #12
 8003ecc:	0018      	movs	r0, r3
 8003ece:	f000 fc9f 	bl	8004810 <HAL_GPIO_DeInit>
}
 8003ed2:	e022      	b.n	8003f1a <HAL_UART_MspDeInit+0x9a>
  else if(huart->Instance==USART3)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4a17      	ldr	r2, [pc, #92]	; (8003f38 <HAL_UART_MspDeInit+0xb8>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d10d      	bne.n	8003efa <HAL_UART_MspDeInit+0x7a>
    __HAL_RCC_USART3_CLK_DISABLE();
 8003ede:	4b12      	ldr	r3, [pc, #72]	; (8003f28 <HAL_UART_MspDeInit+0xa8>)
 8003ee0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003ee2:	4b11      	ldr	r3, [pc, #68]	; (8003f28 <HAL_UART_MspDeInit+0xa8>)
 8003ee4:	4915      	ldr	r1, [pc, #84]	; (8003f3c <HAL_UART_MspDeInit+0xbc>)
 8003ee6:	400a      	ands	r2, r1
 8003ee8:	63da      	str	r2, [r3, #60]	; 0x3c
    HAL_GPIO_DeInit(GPIOB, ASTRO_TX_Pin|ASTRO_RX_Pin);
 8003eea:	23c0      	movs	r3, #192	; 0xc0
 8003eec:	009b      	lsls	r3, r3, #2
 8003eee:	4a14      	ldr	r2, [pc, #80]	; (8003f40 <HAL_UART_MspDeInit+0xc0>)
 8003ef0:	0019      	movs	r1, r3
 8003ef2:	0010      	movs	r0, r2
 8003ef4:	f000 fc8c 	bl	8004810 <HAL_GPIO_DeInit>
}
 8003ef8:	e00f      	b.n	8003f1a <HAL_UART_MspDeInit+0x9a>
  else if(huart->Instance==USART5)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	4a11      	ldr	r2, [pc, #68]	; (8003f44 <HAL_UART_MspDeInit+0xc4>)
 8003f00:	4293      	cmp	r3, r2
 8003f02:	d10a      	bne.n	8003f1a <HAL_UART_MspDeInit+0x9a>
    __HAL_RCC_USART5_CLK_DISABLE();
 8003f04:	4b08      	ldr	r3, [pc, #32]	; (8003f28 <HAL_UART_MspDeInit+0xa8>)
 8003f06:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003f08:	4b07      	ldr	r3, [pc, #28]	; (8003f28 <HAL_UART_MspDeInit+0xa8>)
 8003f0a:	490f      	ldr	r1, [pc, #60]	; (8003f48 <HAL_UART_MspDeInit+0xc8>)
 8003f0c:	400a      	ands	r2, r1
 8003f0e:	63da      	str	r2, [r3, #60]	; 0x3c
    HAL_GPIO_DeInit(GPIOB, GNSS_TX_Pin|GNSS_RX_Pin);
 8003f10:	4b0b      	ldr	r3, [pc, #44]	; (8003f40 <HAL_UART_MspDeInit+0xc0>)
 8003f12:	2118      	movs	r1, #24
 8003f14:	0018      	movs	r0, r3
 8003f16:	f000 fc7b 	bl	8004810 <HAL_GPIO_DeInit>
}
 8003f1a:	46c0      	nop			; (mov r8, r8)
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	b002      	add	sp, #8
 8003f20:	bd80      	pop	{r7, pc}
 8003f22:	46c0      	nop			; (mov r8, r8)
 8003f24:	40013800 	.word	0x40013800
 8003f28:	40021000 	.word	0x40021000
 8003f2c:	ffffbfff 	.word	0xffffbfff
 8003f30:	40004400 	.word	0x40004400
 8003f34:	fffdffff 	.word	0xfffdffff
 8003f38:	40004800 	.word	0x40004800
 8003f3c:	fffbffff 	.word	0xfffbffff
 8003f40:	50000400 	.word	0x50000400
 8003f44:	40005000 	.word	0x40005000
 8003f48:	fffffeff 	.word	0xfffffeff

08003f4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003f50:	e7fe      	b.n	8003f50 <NMI_Handler+0x4>

08003f52 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003f52:	b580      	push	{r7, lr}
 8003f54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003f56:	e7fe      	b.n	8003f56 <HardFault_Handler+0x4>

08003f58 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003f5c:	46c0      	nop			; (mov r8, r8)
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	bd80      	pop	{r7, pc}

08003f62 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003f62:	b580      	push	{r7, lr}
 8003f64:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003f66:	46c0      	nop			; (mov r8, r8)
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	bd80      	pop	{r7, pc}

08003f6c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003f70:	f000 f97c 	bl	800426c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003f74:	46c0      	nop			; (mov r8, r8)
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bd80      	pop	{r7, pc}
	...

08003f7c <RTC_TAMP_IRQHandler>:

/**
  * @brief This function handles RTC and TAMP interrupts through EXTI lines 19 and 21.
  */
void RTC_TAMP_IRQHandler(void)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_TAMP_IRQn 0 */

  /* USER CODE END RTC_TAMP_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8003f80:	4b03      	ldr	r3, [pc, #12]	; (8003f90 <RTC_TAMP_IRQHandler+0x14>)
 8003f82:	0018      	movs	r0, r3
 8003f84:	f002 f942 	bl	800620c <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_TAMP_IRQn 1 */

  /* USER CODE END RTC_TAMP_IRQn 1 */
}
 8003f88:	46c0      	nop			; (mov r8, r8)
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bd80      	pop	{r7, pc}
 8003f8e:	46c0      	nop			; (mov r8, r8)
 8003f90:	200006f4 	.word	0x200006f4

08003f94 <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ASTRO_EVT_Pin);
 8003f98:	2004      	movs	r0, #4
 8003f9a:	f000 fd4b 	bl	8004a34 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8003f9e:	46c0      	nop			; (mov r8, r8)
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	bd80      	pop	{r7, pc}

08003fa4 <TIM6_DAC_LPTIM1_IRQHandler>:

/**
  * @brief This function handles TIM6, DAC and LPTIM1 global Interrupts.
  */
void TIM6_DAC_LPTIM1_IRQHandler(void)
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 0 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003fa8:	4b03      	ldr	r3, [pc, #12]	; (8003fb8 <TIM6_DAC_LPTIM1_IRQHandler+0x14>)
 8003faa:	0018      	movs	r0, r3
 8003fac:	f002 fc6e 	bl	800688c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 1 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 1 */
}
 8003fb0:	46c0      	nop			; (mov r8, r8)
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	bd80      	pop	{r7, pc}
 8003fb6:	46c0      	nop			; (mov r8, r8)
 8003fb8:	20000784 	.word	0x20000784

08003fbc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	af00      	add	r7, sp, #0
  return 1;
 8003fc0:	2301      	movs	r3, #1
}
 8003fc2:	0018      	movs	r0, r3
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	bd80      	pop	{r7, pc}

08003fc8 <_kill>:

int _kill(int pid, int sig)
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b082      	sub	sp, #8
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
 8003fd0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003fd2:	f008 fa39 	bl	800c448 <__errno>
 8003fd6:	0003      	movs	r3, r0
 8003fd8:	2216      	movs	r2, #22
 8003fda:	601a      	str	r2, [r3, #0]
  return -1;
 8003fdc:	2301      	movs	r3, #1
 8003fde:	425b      	negs	r3, r3
}
 8003fe0:	0018      	movs	r0, r3
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	b002      	add	sp, #8
 8003fe6:	bd80      	pop	{r7, pc}

08003fe8 <_exit>:

void _exit (int status)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b082      	sub	sp, #8
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	425a      	negs	r2, r3
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	0011      	movs	r1, r2
 8003ff8:	0018      	movs	r0, r3
 8003ffa:	f7ff ffe5 	bl	8003fc8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003ffe:	e7fe      	b.n	8003ffe <_exit+0x16>

08004000 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b086      	sub	sp, #24
 8004004:	af00      	add	r7, sp, #0
 8004006:	60f8      	str	r0, [r7, #12]
 8004008:	60b9      	str	r1, [r7, #8]
 800400a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800400c:	2300      	movs	r3, #0
 800400e:	617b      	str	r3, [r7, #20]
 8004010:	e00a      	b.n	8004028 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004012:	e000      	b.n	8004016 <_read+0x16>
 8004014:	bf00      	nop
 8004016:	0001      	movs	r1, r0
 8004018:	68bb      	ldr	r3, [r7, #8]
 800401a:	1c5a      	adds	r2, r3, #1
 800401c:	60ba      	str	r2, [r7, #8]
 800401e:	b2ca      	uxtb	r2, r1
 8004020:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004022:	697b      	ldr	r3, [r7, #20]
 8004024:	3301      	adds	r3, #1
 8004026:	617b      	str	r3, [r7, #20]
 8004028:	697a      	ldr	r2, [r7, #20]
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	429a      	cmp	r2, r3
 800402e:	dbf0      	blt.n	8004012 <_read+0x12>
  }

  return len;
 8004030:	687b      	ldr	r3, [r7, #4]
}
 8004032:	0018      	movs	r0, r3
 8004034:	46bd      	mov	sp, r7
 8004036:	b006      	add	sp, #24
 8004038:	bd80      	pop	{r7, pc}

0800403a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800403a:	b580      	push	{r7, lr}
 800403c:	b086      	sub	sp, #24
 800403e:	af00      	add	r7, sp, #0
 8004040:	60f8      	str	r0, [r7, #12]
 8004042:	60b9      	str	r1, [r7, #8]
 8004044:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004046:	2300      	movs	r3, #0
 8004048:	617b      	str	r3, [r7, #20]
 800404a:	e009      	b.n	8004060 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800404c:	68bb      	ldr	r3, [r7, #8]
 800404e:	1c5a      	adds	r2, r3, #1
 8004050:	60ba      	str	r2, [r7, #8]
 8004052:	781b      	ldrb	r3, [r3, #0]
 8004054:	0018      	movs	r0, r3
 8004056:	e000      	b.n	800405a <_write+0x20>
 8004058:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800405a:	697b      	ldr	r3, [r7, #20]
 800405c:	3301      	adds	r3, #1
 800405e:	617b      	str	r3, [r7, #20]
 8004060:	697a      	ldr	r2, [r7, #20]
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	429a      	cmp	r2, r3
 8004066:	dbf1      	blt.n	800404c <_write+0x12>
  }
  return len;
 8004068:	687b      	ldr	r3, [r7, #4]
}
 800406a:	0018      	movs	r0, r3
 800406c:	46bd      	mov	sp, r7
 800406e:	b006      	add	sp, #24
 8004070:	bd80      	pop	{r7, pc}

08004072 <_close>:

int _close(int file)
{
 8004072:	b580      	push	{r7, lr}
 8004074:	b082      	sub	sp, #8
 8004076:	af00      	add	r7, sp, #0
 8004078:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800407a:	2301      	movs	r3, #1
 800407c:	425b      	negs	r3, r3
}
 800407e:	0018      	movs	r0, r3
 8004080:	46bd      	mov	sp, r7
 8004082:	b002      	add	sp, #8
 8004084:	bd80      	pop	{r7, pc}

08004086 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004086:	b580      	push	{r7, lr}
 8004088:	b082      	sub	sp, #8
 800408a:	af00      	add	r7, sp, #0
 800408c:	6078      	str	r0, [r7, #4]
 800408e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	2280      	movs	r2, #128	; 0x80
 8004094:	0192      	lsls	r2, r2, #6
 8004096:	605a      	str	r2, [r3, #4]
  return 0;
 8004098:	2300      	movs	r3, #0
}
 800409a:	0018      	movs	r0, r3
 800409c:	46bd      	mov	sp, r7
 800409e:	b002      	add	sp, #8
 80040a0:	bd80      	pop	{r7, pc}

080040a2 <_isatty>:

int _isatty(int file)
{
 80040a2:	b580      	push	{r7, lr}
 80040a4:	b082      	sub	sp, #8
 80040a6:	af00      	add	r7, sp, #0
 80040a8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80040aa:	2301      	movs	r3, #1
}
 80040ac:	0018      	movs	r0, r3
 80040ae:	46bd      	mov	sp, r7
 80040b0:	b002      	add	sp, #8
 80040b2:	bd80      	pop	{r7, pc}

080040b4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b084      	sub	sp, #16
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	60f8      	str	r0, [r7, #12]
 80040bc:	60b9      	str	r1, [r7, #8]
 80040be:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80040c0:	2300      	movs	r3, #0
}
 80040c2:	0018      	movs	r0, r3
 80040c4:	46bd      	mov	sp, r7
 80040c6:	b004      	add	sp, #16
 80040c8:	bd80      	pop	{r7, pc}
	...

080040cc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b086      	sub	sp, #24
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80040d4:	4a14      	ldr	r2, [pc, #80]	; (8004128 <_sbrk+0x5c>)
 80040d6:	4b15      	ldr	r3, [pc, #84]	; (800412c <_sbrk+0x60>)
 80040d8:	1ad3      	subs	r3, r2, r3
 80040da:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80040dc:	697b      	ldr	r3, [r7, #20]
 80040de:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80040e0:	4b13      	ldr	r3, [pc, #76]	; (8004130 <_sbrk+0x64>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d102      	bne.n	80040ee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80040e8:	4b11      	ldr	r3, [pc, #68]	; (8004130 <_sbrk+0x64>)
 80040ea:	4a12      	ldr	r2, [pc, #72]	; (8004134 <_sbrk+0x68>)
 80040ec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80040ee:	4b10      	ldr	r3, [pc, #64]	; (8004130 <_sbrk+0x64>)
 80040f0:	681a      	ldr	r2, [r3, #0]
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	18d3      	adds	r3, r2, r3
 80040f6:	693a      	ldr	r2, [r7, #16]
 80040f8:	429a      	cmp	r2, r3
 80040fa:	d207      	bcs.n	800410c <_sbrk+0x40>
  {
    errno = ENOMEM;
 80040fc:	f008 f9a4 	bl	800c448 <__errno>
 8004100:	0003      	movs	r3, r0
 8004102:	220c      	movs	r2, #12
 8004104:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004106:	2301      	movs	r3, #1
 8004108:	425b      	negs	r3, r3
 800410a:	e009      	b.n	8004120 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800410c:	4b08      	ldr	r3, [pc, #32]	; (8004130 <_sbrk+0x64>)
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004112:	4b07      	ldr	r3, [pc, #28]	; (8004130 <_sbrk+0x64>)
 8004114:	681a      	ldr	r2, [r3, #0]
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	18d2      	adds	r2, r2, r3
 800411a:	4b05      	ldr	r3, [pc, #20]	; (8004130 <_sbrk+0x64>)
 800411c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800411e:	68fb      	ldr	r3, [r7, #12]
}
 8004120:	0018      	movs	r0, r3
 8004122:	46bd      	mov	sp, r7
 8004124:	b006      	add	sp, #24
 8004126:	bd80      	pop	{r7, pc}
 8004128:	20024000 	.word	0x20024000
 800412c:	00000400 	.word	0x00000400
 8004130:	20000b04 	.word	0x20000b04
 8004134:	20000f48 	.word	0x20000f48

08004138 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800413c:	46c0      	nop			; (mov r8, r8)
 800413e:	46bd      	mov	sp, r7
 8004140:	bd80      	pop	{r7, pc}
	...

08004144 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004144:	480d      	ldr	r0, [pc, #52]	; (800417c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8004146:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8004148:	f7ff fff6 	bl	8004138 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800414c:	480c      	ldr	r0, [pc, #48]	; (8004180 <LoopForever+0x6>)
  ldr r1, =_edata
 800414e:	490d      	ldr	r1, [pc, #52]	; (8004184 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004150:	4a0d      	ldr	r2, [pc, #52]	; (8004188 <LoopForever+0xe>)
  movs r3, #0
 8004152:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004154:	e002      	b.n	800415c <LoopCopyDataInit>

08004156 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004156:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004158:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800415a:	3304      	adds	r3, #4

0800415c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800415c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800415e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004160:	d3f9      	bcc.n	8004156 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004162:	4a0a      	ldr	r2, [pc, #40]	; (800418c <LoopForever+0x12>)
  ldr r4, =_ebss
 8004164:	4c0a      	ldr	r4, [pc, #40]	; (8004190 <LoopForever+0x16>)
  movs r3, #0
 8004166:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004168:	e001      	b.n	800416e <LoopFillZerobss>

0800416a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800416a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800416c:	3204      	adds	r2, #4

0800416e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800416e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004170:	d3fb      	bcc.n	800416a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8004172:	f008 f96f 	bl	800c454 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8004176:	f7fe fa17 	bl	80025a8 <main>

0800417a <LoopForever>:

LoopForever:
  b LoopForever
 800417a:	e7fe      	b.n	800417a <LoopForever>
  ldr   r0, =_estack
 800417c:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 8004180:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004184:	200006d8 	.word	0x200006d8
  ldr r2, =_sidata
 8004188:	08014dc8 	.word	0x08014dc8
  ldr r2, =_sbss
 800418c:	200006d8 	.word	0x200006d8
  ldr r4, =_ebss
 8004190:	20000f44 	.word	0x20000f44

08004194 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004194:	e7fe      	b.n	8004194 <ADC1_COMP_IRQHandler>
	...

08004198 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b082      	sub	sp, #8
 800419c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800419e:	1dfb      	adds	r3, r7, #7
 80041a0:	2200      	movs	r2, #0
 80041a2:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80041a4:	4b0b      	ldr	r3, [pc, #44]	; (80041d4 <HAL_Init+0x3c>)
 80041a6:	681a      	ldr	r2, [r3, #0]
 80041a8:	4b0a      	ldr	r3, [pc, #40]	; (80041d4 <HAL_Init+0x3c>)
 80041aa:	2180      	movs	r1, #128	; 0x80
 80041ac:	0049      	lsls	r1, r1, #1
 80041ae:	430a      	orrs	r2, r1
 80041b0:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80041b2:	2003      	movs	r0, #3
 80041b4:	f000 f810 	bl	80041d8 <HAL_InitTick>
 80041b8:	1e03      	subs	r3, r0, #0
 80041ba:	d003      	beq.n	80041c4 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80041bc:	1dfb      	adds	r3, r7, #7
 80041be:	2201      	movs	r2, #1
 80041c0:	701a      	strb	r2, [r3, #0]
 80041c2:	e001      	b.n	80041c8 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80041c4:	f7ff fc52 	bl	8003a6c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80041c8:	1dfb      	adds	r3, r7, #7
 80041ca:	781b      	ldrb	r3, [r3, #0]
}
 80041cc:	0018      	movs	r0, r3
 80041ce:	46bd      	mov	sp, r7
 80041d0:	b002      	add	sp, #8
 80041d2:	bd80      	pop	{r7, pc}
 80041d4:	40022000 	.word	0x40022000

080041d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80041d8:	b590      	push	{r4, r7, lr}
 80041da:	b085      	sub	sp, #20
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80041e0:	230f      	movs	r3, #15
 80041e2:	18fb      	adds	r3, r7, r3
 80041e4:	2200      	movs	r2, #0
 80041e6:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80041e8:	4b1d      	ldr	r3, [pc, #116]	; (8004260 <HAL_InitTick+0x88>)
 80041ea:	781b      	ldrb	r3, [r3, #0]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d02b      	beq.n	8004248 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80041f0:	4b1c      	ldr	r3, [pc, #112]	; (8004264 <HAL_InitTick+0x8c>)
 80041f2:	681c      	ldr	r4, [r3, #0]
 80041f4:	4b1a      	ldr	r3, [pc, #104]	; (8004260 <HAL_InitTick+0x88>)
 80041f6:	781b      	ldrb	r3, [r3, #0]
 80041f8:	0019      	movs	r1, r3
 80041fa:	23fa      	movs	r3, #250	; 0xfa
 80041fc:	0098      	lsls	r0, r3, #2
 80041fe:	f7fb ff9d 	bl	800013c <__udivsi3>
 8004202:	0003      	movs	r3, r0
 8004204:	0019      	movs	r1, r3
 8004206:	0020      	movs	r0, r4
 8004208:	f7fb ff98 	bl	800013c <__udivsi3>
 800420c:	0003      	movs	r3, r0
 800420e:	0018      	movs	r0, r3
 8004210:	f000 f985 	bl	800451e <HAL_SYSTICK_Config>
 8004214:	1e03      	subs	r3, r0, #0
 8004216:	d112      	bne.n	800423e <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2b03      	cmp	r3, #3
 800421c:	d80a      	bhi.n	8004234 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800421e:	6879      	ldr	r1, [r7, #4]
 8004220:	2301      	movs	r3, #1
 8004222:	425b      	negs	r3, r3
 8004224:	2200      	movs	r2, #0
 8004226:	0018      	movs	r0, r3
 8004228:	f000 f950 	bl	80044cc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800422c:	4b0e      	ldr	r3, [pc, #56]	; (8004268 <HAL_InitTick+0x90>)
 800422e:	687a      	ldr	r2, [r7, #4]
 8004230:	601a      	str	r2, [r3, #0]
 8004232:	e00d      	b.n	8004250 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8004234:	230f      	movs	r3, #15
 8004236:	18fb      	adds	r3, r7, r3
 8004238:	2201      	movs	r2, #1
 800423a:	701a      	strb	r2, [r3, #0]
 800423c:	e008      	b.n	8004250 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800423e:	230f      	movs	r3, #15
 8004240:	18fb      	adds	r3, r7, r3
 8004242:	2201      	movs	r2, #1
 8004244:	701a      	strb	r2, [r3, #0]
 8004246:	e003      	b.n	8004250 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004248:	230f      	movs	r3, #15
 800424a:	18fb      	adds	r3, r7, r3
 800424c:	2201      	movs	r2, #1
 800424e:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8004250:	230f      	movs	r3, #15
 8004252:	18fb      	adds	r3, r7, r3
 8004254:	781b      	ldrb	r3, [r3, #0]
}
 8004256:	0018      	movs	r0, r3
 8004258:	46bd      	mov	sp, r7
 800425a:	b005      	add	sp, #20
 800425c:	bd90      	pop	{r4, r7, pc}
 800425e:	46c0      	nop			; (mov r8, r8)
 8004260:	20000018 	.word	0x20000018
 8004264:	20000010 	.word	0x20000010
 8004268:	20000014 	.word	0x20000014

0800426c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004270:	4b05      	ldr	r3, [pc, #20]	; (8004288 <HAL_IncTick+0x1c>)
 8004272:	781b      	ldrb	r3, [r3, #0]
 8004274:	001a      	movs	r2, r3
 8004276:	4b05      	ldr	r3, [pc, #20]	; (800428c <HAL_IncTick+0x20>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	18d2      	adds	r2, r2, r3
 800427c:	4b03      	ldr	r3, [pc, #12]	; (800428c <HAL_IncTick+0x20>)
 800427e:	601a      	str	r2, [r3, #0]
}
 8004280:	46c0      	nop			; (mov r8, r8)
 8004282:	46bd      	mov	sp, r7
 8004284:	bd80      	pop	{r7, pc}
 8004286:	46c0      	nop			; (mov r8, r8)
 8004288:	20000018 	.word	0x20000018
 800428c:	20000b08 	.word	0x20000b08

08004290 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004290:	b580      	push	{r7, lr}
 8004292:	af00      	add	r7, sp, #0
  return uwTick;
 8004294:	4b02      	ldr	r3, [pc, #8]	; (80042a0 <HAL_GetTick+0x10>)
 8004296:	681b      	ldr	r3, [r3, #0]
}
 8004298:	0018      	movs	r0, r3
 800429a:	46bd      	mov	sp, r7
 800429c:	bd80      	pop	{r7, pc}
 800429e:	46c0      	nop			; (mov r8, r8)
 80042a0:	20000b08 	.word	0x20000b08

080042a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	b084      	sub	sp, #16
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80042ac:	f7ff fff0 	bl	8004290 <HAL_GetTick>
 80042b0:	0003      	movs	r3, r0
 80042b2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	3301      	adds	r3, #1
 80042bc:	d005      	beq.n	80042ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80042be:	4b0a      	ldr	r3, [pc, #40]	; (80042e8 <HAL_Delay+0x44>)
 80042c0:	781b      	ldrb	r3, [r3, #0]
 80042c2:	001a      	movs	r2, r3
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	189b      	adds	r3, r3, r2
 80042c8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80042ca:	46c0      	nop			; (mov r8, r8)
 80042cc:	f7ff ffe0 	bl	8004290 <HAL_GetTick>
 80042d0:	0002      	movs	r2, r0
 80042d2:	68bb      	ldr	r3, [r7, #8]
 80042d4:	1ad3      	subs	r3, r2, r3
 80042d6:	68fa      	ldr	r2, [r7, #12]
 80042d8:	429a      	cmp	r2, r3
 80042da:	d8f7      	bhi.n	80042cc <HAL_Delay+0x28>
  {
  }
}
 80042dc:	46c0      	nop			; (mov r8, r8)
 80042de:	46c0      	nop			; (mov r8, r8)
 80042e0:	46bd      	mov	sp, r7
 80042e2:	b004      	add	sp, #16
 80042e4:	bd80      	pop	{r7, pc}
 80042e6:	46c0      	nop			; (mov r8, r8)
 80042e8:	20000018 	.word	0x20000018

080042ec <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL,SysTick_CTRL_TICKINT_Msk);
 80042f0:	4b04      	ldr	r3, [pc, #16]	; (8004304 <HAL_SuspendTick+0x18>)
 80042f2:	681a      	ldr	r2, [r3, #0]
 80042f4:	4b03      	ldr	r3, [pc, #12]	; (8004304 <HAL_SuspendTick+0x18>)
 80042f6:	2102      	movs	r1, #2
 80042f8:	438a      	bics	r2, r1
 80042fa:	601a      	str	r2, [r3, #0]
}
 80042fc:	46c0      	nop			; (mov r8, r8)
 80042fe:	46bd      	mov	sp, r7
 8004300:	bd80      	pop	{r7, pc}
 8004302:	46c0      	nop			; (mov r8, r8)
 8004304:	e000e010 	.word	0xe000e010

08004308 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 800430c:	4b04      	ldr	r3, [pc, #16]	; (8004320 <HAL_ResumeTick+0x18>)
 800430e:	681a      	ldr	r2, [r3, #0]
 8004310:	4b03      	ldr	r3, [pc, #12]	; (8004320 <HAL_ResumeTick+0x18>)
 8004312:	2102      	movs	r1, #2
 8004314:	430a      	orrs	r2, r1
 8004316:	601a      	str	r2, [r3, #0]
}
 8004318:	46c0      	nop			; (mov r8, r8)
 800431a:	46bd      	mov	sp, r7
 800431c:	bd80      	pop	{r7, pc}
 800431e:	46c0      	nop			; (mov r8, r8)
 8004320:	e000e010 	.word	0xe000e010

08004324 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8004324:	b580      	push	{r7, lr}
 8004326:	b082      	sub	sp, #8
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 800432c:	4b06      	ldr	r3, [pc, #24]	; (8004348 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	4a06      	ldr	r2, [pc, #24]	; (800434c <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8004332:	4013      	ands	r3, r2
 8004334:	0019      	movs	r1, r3
 8004336:	4b04      	ldr	r3, [pc, #16]	; (8004348 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8004338:	687a      	ldr	r2, [r7, #4]
 800433a:	430a      	orrs	r2, r1
 800433c:	601a      	str	r2, [r3, #0]
}
 800433e:	46c0      	nop			; (mov r8, r8)
 8004340:	46bd      	mov	sp, r7
 8004342:	b002      	add	sp, #8
 8004344:	bd80      	pop	{r7, pc}
 8004346:	46c0      	nop			; (mov r8, r8)
 8004348:	40010000 	.word	0x40010000
 800434c:	fffff9ff 	.word	0xfffff9ff

08004350 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004350:	b580      	push	{r7, lr}
 8004352:	b082      	sub	sp, #8
 8004354:	af00      	add	r7, sp, #0
 8004356:	0002      	movs	r2, r0
 8004358:	1dfb      	adds	r3, r7, #7
 800435a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800435c:	1dfb      	adds	r3, r7, #7
 800435e:	781b      	ldrb	r3, [r3, #0]
 8004360:	2b7f      	cmp	r3, #127	; 0x7f
 8004362:	d809      	bhi.n	8004378 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004364:	1dfb      	adds	r3, r7, #7
 8004366:	781b      	ldrb	r3, [r3, #0]
 8004368:	001a      	movs	r2, r3
 800436a:	231f      	movs	r3, #31
 800436c:	401a      	ands	r2, r3
 800436e:	4b04      	ldr	r3, [pc, #16]	; (8004380 <__NVIC_EnableIRQ+0x30>)
 8004370:	2101      	movs	r1, #1
 8004372:	4091      	lsls	r1, r2
 8004374:	000a      	movs	r2, r1
 8004376:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8004378:	46c0      	nop			; (mov r8, r8)
 800437a:	46bd      	mov	sp, r7
 800437c:	b002      	add	sp, #8
 800437e:	bd80      	pop	{r7, pc}
 8004380:	e000e100 	.word	0xe000e100

08004384 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004384:	b590      	push	{r4, r7, lr}
 8004386:	b083      	sub	sp, #12
 8004388:	af00      	add	r7, sp, #0
 800438a:	0002      	movs	r2, r0
 800438c:	6039      	str	r1, [r7, #0]
 800438e:	1dfb      	adds	r3, r7, #7
 8004390:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004392:	1dfb      	adds	r3, r7, #7
 8004394:	781b      	ldrb	r3, [r3, #0]
 8004396:	2b7f      	cmp	r3, #127	; 0x7f
 8004398:	d828      	bhi.n	80043ec <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800439a:	4a2f      	ldr	r2, [pc, #188]	; (8004458 <__NVIC_SetPriority+0xd4>)
 800439c:	1dfb      	adds	r3, r7, #7
 800439e:	781b      	ldrb	r3, [r3, #0]
 80043a0:	b25b      	sxtb	r3, r3
 80043a2:	089b      	lsrs	r3, r3, #2
 80043a4:	33c0      	adds	r3, #192	; 0xc0
 80043a6:	009b      	lsls	r3, r3, #2
 80043a8:	589b      	ldr	r3, [r3, r2]
 80043aa:	1dfa      	adds	r2, r7, #7
 80043ac:	7812      	ldrb	r2, [r2, #0]
 80043ae:	0011      	movs	r1, r2
 80043b0:	2203      	movs	r2, #3
 80043b2:	400a      	ands	r2, r1
 80043b4:	00d2      	lsls	r2, r2, #3
 80043b6:	21ff      	movs	r1, #255	; 0xff
 80043b8:	4091      	lsls	r1, r2
 80043ba:	000a      	movs	r2, r1
 80043bc:	43d2      	mvns	r2, r2
 80043be:	401a      	ands	r2, r3
 80043c0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80043c2:	683b      	ldr	r3, [r7, #0]
 80043c4:	019b      	lsls	r3, r3, #6
 80043c6:	22ff      	movs	r2, #255	; 0xff
 80043c8:	401a      	ands	r2, r3
 80043ca:	1dfb      	adds	r3, r7, #7
 80043cc:	781b      	ldrb	r3, [r3, #0]
 80043ce:	0018      	movs	r0, r3
 80043d0:	2303      	movs	r3, #3
 80043d2:	4003      	ands	r3, r0
 80043d4:	00db      	lsls	r3, r3, #3
 80043d6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80043d8:	481f      	ldr	r0, [pc, #124]	; (8004458 <__NVIC_SetPriority+0xd4>)
 80043da:	1dfb      	adds	r3, r7, #7
 80043dc:	781b      	ldrb	r3, [r3, #0]
 80043de:	b25b      	sxtb	r3, r3
 80043e0:	089b      	lsrs	r3, r3, #2
 80043e2:	430a      	orrs	r2, r1
 80043e4:	33c0      	adds	r3, #192	; 0xc0
 80043e6:	009b      	lsls	r3, r3, #2
 80043e8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80043ea:	e031      	b.n	8004450 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80043ec:	4a1b      	ldr	r2, [pc, #108]	; (800445c <__NVIC_SetPriority+0xd8>)
 80043ee:	1dfb      	adds	r3, r7, #7
 80043f0:	781b      	ldrb	r3, [r3, #0]
 80043f2:	0019      	movs	r1, r3
 80043f4:	230f      	movs	r3, #15
 80043f6:	400b      	ands	r3, r1
 80043f8:	3b08      	subs	r3, #8
 80043fa:	089b      	lsrs	r3, r3, #2
 80043fc:	3306      	adds	r3, #6
 80043fe:	009b      	lsls	r3, r3, #2
 8004400:	18d3      	adds	r3, r2, r3
 8004402:	3304      	adds	r3, #4
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	1dfa      	adds	r2, r7, #7
 8004408:	7812      	ldrb	r2, [r2, #0]
 800440a:	0011      	movs	r1, r2
 800440c:	2203      	movs	r2, #3
 800440e:	400a      	ands	r2, r1
 8004410:	00d2      	lsls	r2, r2, #3
 8004412:	21ff      	movs	r1, #255	; 0xff
 8004414:	4091      	lsls	r1, r2
 8004416:	000a      	movs	r2, r1
 8004418:	43d2      	mvns	r2, r2
 800441a:	401a      	ands	r2, r3
 800441c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	019b      	lsls	r3, r3, #6
 8004422:	22ff      	movs	r2, #255	; 0xff
 8004424:	401a      	ands	r2, r3
 8004426:	1dfb      	adds	r3, r7, #7
 8004428:	781b      	ldrb	r3, [r3, #0]
 800442a:	0018      	movs	r0, r3
 800442c:	2303      	movs	r3, #3
 800442e:	4003      	ands	r3, r0
 8004430:	00db      	lsls	r3, r3, #3
 8004432:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004434:	4809      	ldr	r0, [pc, #36]	; (800445c <__NVIC_SetPriority+0xd8>)
 8004436:	1dfb      	adds	r3, r7, #7
 8004438:	781b      	ldrb	r3, [r3, #0]
 800443a:	001c      	movs	r4, r3
 800443c:	230f      	movs	r3, #15
 800443e:	4023      	ands	r3, r4
 8004440:	3b08      	subs	r3, #8
 8004442:	089b      	lsrs	r3, r3, #2
 8004444:	430a      	orrs	r2, r1
 8004446:	3306      	adds	r3, #6
 8004448:	009b      	lsls	r3, r3, #2
 800444a:	18c3      	adds	r3, r0, r3
 800444c:	3304      	adds	r3, #4
 800444e:	601a      	str	r2, [r3, #0]
}
 8004450:	46c0      	nop			; (mov r8, r8)
 8004452:	46bd      	mov	sp, r7
 8004454:	b003      	add	sp, #12
 8004456:	bd90      	pop	{r4, r7, pc}
 8004458:	e000e100 	.word	0xe000e100
 800445c:	e000ed00 	.word	0xe000ed00

08004460 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8004460:	b580      	push	{r7, lr}
 8004462:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8004464:	f3bf 8f4f 	dsb	sy
}
 8004468:	46c0      	nop			; (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800446a:	4b04      	ldr	r3, [pc, #16]	; (800447c <__NVIC_SystemReset+0x1c>)
 800446c:	4a04      	ldr	r2, [pc, #16]	; (8004480 <__NVIC_SystemReset+0x20>)
 800446e:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8004470:	f3bf 8f4f 	dsb	sy
}
 8004474:	46c0      	nop			; (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8004476:	46c0      	nop			; (mov r8, r8)
 8004478:	e7fd      	b.n	8004476 <__NVIC_SystemReset+0x16>
 800447a:	46c0      	nop			; (mov r8, r8)
 800447c:	e000ed00 	.word	0xe000ed00
 8004480:	05fa0004 	.word	0x05fa0004

08004484 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004484:	b580      	push	{r7, lr}
 8004486:	b082      	sub	sp, #8
 8004488:	af00      	add	r7, sp, #0
 800448a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	1e5a      	subs	r2, r3, #1
 8004490:	2380      	movs	r3, #128	; 0x80
 8004492:	045b      	lsls	r3, r3, #17
 8004494:	429a      	cmp	r2, r3
 8004496:	d301      	bcc.n	800449c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004498:	2301      	movs	r3, #1
 800449a:	e010      	b.n	80044be <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800449c:	4b0a      	ldr	r3, [pc, #40]	; (80044c8 <SysTick_Config+0x44>)
 800449e:	687a      	ldr	r2, [r7, #4]
 80044a0:	3a01      	subs	r2, #1
 80044a2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80044a4:	2301      	movs	r3, #1
 80044a6:	425b      	negs	r3, r3
 80044a8:	2103      	movs	r1, #3
 80044aa:	0018      	movs	r0, r3
 80044ac:	f7ff ff6a 	bl	8004384 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80044b0:	4b05      	ldr	r3, [pc, #20]	; (80044c8 <SysTick_Config+0x44>)
 80044b2:	2200      	movs	r2, #0
 80044b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80044b6:	4b04      	ldr	r3, [pc, #16]	; (80044c8 <SysTick_Config+0x44>)
 80044b8:	2207      	movs	r2, #7
 80044ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80044bc:	2300      	movs	r3, #0
}
 80044be:	0018      	movs	r0, r3
 80044c0:	46bd      	mov	sp, r7
 80044c2:	b002      	add	sp, #8
 80044c4:	bd80      	pop	{r7, pc}
 80044c6:	46c0      	nop			; (mov r8, r8)
 80044c8:	e000e010 	.word	0xe000e010

080044cc <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	b084      	sub	sp, #16
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	60b9      	str	r1, [r7, #8]
 80044d4:	607a      	str	r2, [r7, #4]
 80044d6:	210f      	movs	r1, #15
 80044d8:	187b      	adds	r3, r7, r1
 80044da:	1c02      	adds	r2, r0, #0
 80044dc:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80044de:	68ba      	ldr	r2, [r7, #8]
 80044e0:	187b      	adds	r3, r7, r1
 80044e2:	781b      	ldrb	r3, [r3, #0]
 80044e4:	b25b      	sxtb	r3, r3
 80044e6:	0011      	movs	r1, r2
 80044e8:	0018      	movs	r0, r3
 80044ea:	f7ff ff4b 	bl	8004384 <__NVIC_SetPriority>
}
 80044ee:	46c0      	nop			; (mov r8, r8)
 80044f0:	46bd      	mov	sp, r7
 80044f2:	b004      	add	sp, #16
 80044f4:	bd80      	pop	{r7, pc}

080044f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80044f6:	b580      	push	{r7, lr}
 80044f8:	b082      	sub	sp, #8
 80044fa:	af00      	add	r7, sp, #0
 80044fc:	0002      	movs	r2, r0
 80044fe:	1dfb      	adds	r3, r7, #7
 8004500:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004502:	1dfb      	adds	r3, r7, #7
 8004504:	781b      	ldrb	r3, [r3, #0]
 8004506:	b25b      	sxtb	r3, r3
 8004508:	0018      	movs	r0, r3
 800450a:	f7ff ff21 	bl	8004350 <__NVIC_EnableIRQ>
}
 800450e:	46c0      	nop			; (mov r8, r8)
 8004510:	46bd      	mov	sp, r7
 8004512:	b002      	add	sp, #8
 8004514:	bd80      	pop	{r7, pc}

08004516 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8004516:	b580      	push	{r7, lr}
 8004518:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 800451a:	f7ff ffa1 	bl	8004460 <__NVIC_SystemReset>

0800451e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800451e:	b580      	push	{r7, lr}
 8004520:	b082      	sub	sp, #8
 8004522:	af00      	add	r7, sp, #0
 8004524:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	0018      	movs	r0, r3
 800452a:	f7ff ffab 	bl	8004484 <SysTick_Config>
 800452e:	0003      	movs	r3, r0
}
 8004530:	0018      	movs	r0, r3
 8004532:	46bd      	mov	sp, r7
 8004534:	b002      	add	sp, #8
 8004536:	bd80      	pop	{r7, pc}

08004538 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004538:	b580      	push	{r7, lr}
 800453a:	b086      	sub	sp, #24
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
 8004540:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004542:	2300      	movs	r3, #0
 8004544:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004546:	e14d      	b.n	80047e4 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	2101      	movs	r1, #1
 800454e:	697a      	ldr	r2, [r7, #20]
 8004550:	4091      	lsls	r1, r2
 8004552:	000a      	movs	r2, r1
 8004554:	4013      	ands	r3, r2
 8004556:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	2b00      	cmp	r3, #0
 800455c:	d100      	bne.n	8004560 <HAL_GPIO_Init+0x28>
 800455e:	e13e      	b.n	80047de <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	685b      	ldr	r3, [r3, #4]
 8004564:	2203      	movs	r2, #3
 8004566:	4013      	ands	r3, r2
 8004568:	2b01      	cmp	r3, #1
 800456a:	d005      	beq.n	8004578 <HAL_GPIO_Init+0x40>
 800456c:	683b      	ldr	r3, [r7, #0]
 800456e:	685b      	ldr	r3, [r3, #4]
 8004570:	2203      	movs	r2, #3
 8004572:	4013      	ands	r3, r2
 8004574:	2b02      	cmp	r3, #2
 8004576:	d130      	bne.n	80045da <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	689b      	ldr	r3, [r3, #8]
 800457c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800457e:	697b      	ldr	r3, [r7, #20]
 8004580:	005b      	lsls	r3, r3, #1
 8004582:	2203      	movs	r2, #3
 8004584:	409a      	lsls	r2, r3
 8004586:	0013      	movs	r3, r2
 8004588:	43da      	mvns	r2, r3
 800458a:	693b      	ldr	r3, [r7, #16]
 800458c:	4013      	ands	r3, r2
 800458e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	68da      	ldr	r2, [r3, #12]
 8004594:	697b      	ldr	r3, [r7, #20]
 8004596:	005b      	lsls	r3, r3, #1
 8004598:	409a      	lsls	r2, r3
 800459a:	0013      	movs	r3, r2
 800459c:	693a      	ldr	r2, [r7, #16]
 800459e:	4313      	orrs	r3, r2
 80045a0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	693a      	ldr	r2, [r7, #16]
 80045a6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	685b      	ldr	r3, [r3, #4]
 80045ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80045ae:	2201      	movs	r2, #1
 80045b0:	697b      	ldr	r3, [r7, #20]
 80045b2:	409a      	lsls	r2, r3
 80045b4:	0013      	movs	r3, r2
 80045b6:	43da      	mvns	r2, r3
 80045b8:	693b      	ldr	r3, [r7, #16]
 80045ba:	4013      	ands	r3, r2
 80045bc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	685b      	ldr	r3, [r3, #4]
 80045c2:	091b      	lsrs	r3, r3, #4
 80045c4:	2201      	movs	r2, #1
 80045c6:	401a      	ands	r2, r3
 80045c8:	697b      	ldr	r3, [r7, #20]
 80045ca:	409a      	lsls	r2, r3
 80045cc:	0013      	movs	r3, r2
 80045ce:	693a      	ldr	r2, [r7, #16]
 80045d0:	4313      	orrs	r3, r2
 80045d2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	693a      	ldr	r2, [r7, #16]
 80045d8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	685b      	ldr	r3, [r3, #4]
 80045de:	2203      	movs	r2, #3
 80045e0:	4013      	ands	r3, r2
 80045e2:	2b03      	cmp	r3, #3
 80045e4:	d017      	beq.n	8004616 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	68db      	ldr	r3, [r3, #12]
 80045ea:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80045ec:	697b      	ldr	r3, [r7, #20]
 80045ee:	005b      	lsls	r3, r3, #1
 80045f0:	2203      	movs	r2, #3
 80045f2:	409a      	lsls	r2, r3
 80045f4:	0013      	movs	r3, r2
 80045f6:	43da      	mvns	r2, r3
 80045f8:	693b      	ldr	r3, [r7, #16]
 80045fa:	4013      	ands	r3, r2
 80045fc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	689a      	ldr	r2, [r3, #8]
 8004602:	697b      	ldr	r3, [r7, #20]
 8004604:	005b      	lsls	r3, r3, #1
 8004606:	409a      	lsls	r2, r3
 8004608:	0013      	movs	r3, r2
 800460a:	693a      	ldr	r2, [r7, #16]
 800460c:	4313      	orrs	r3, r2
 800460e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	693a      	ldr	r2, [r7, #16]
 8004614:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004616:	683b      	ldr	r3, [r7, #0]
 8004618:	685b      	ldr	r3, [r3, #4]
 800461a:	2203      	movs	r2, #3
 800461c:	4013      	ands	r3, r2
 800461e:	2b02      	cmp	r3, #2
 8004620:	d123      	bne.n	800466a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004622:	697b      	ldr	r3, [r7, #20]
 8004624:	08da      	lsrs	r2, r3, #3
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	3208      	adds	r2, #8
 800462a:	0092      	lsls	r2, r2, #2
 800462c:	58d3      	ldr	r3, [r2, r3]
 800462e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004630:	697b      	ldr	r3, [r7, #20]
 8004632:	2207      	movs	r2, #7
 8004634:	4013      	ands	r3, r2
 8004636:	009b      	lsls	r3, r3, #2
 8004638:	220f      	movs	r2, #15
 800463a:	409a      	lsls	r2, r3
 800463c:	0013      	movs	r3, r2
 800463e:	43da      	mvns	r2, r3
 8004640:	693b      	ldr	r3, [r7, #16]
 8004642:	4013      	ands	r3, r2
 8004644:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	691a      	ldr	r2, [r3, #16]
 800464a:	697b      	ldr	r3, [r7, #20]
 800464c:	2107      	movs	r1, #7
 800464e:	400b      	ands	r3, r1
 8004650:	009b      	lsls	r3, r3, #2
 8004652:	409a      	lsls	r2, r3
 8004654:	0013      	movs	r3, r2
 8004656:	693a      	ldr	r2, [r7, #16]
 8004658:	4313      	orrs	r3, r2
 800465a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800465c:	697b      	ldr	r3, [r7, #20]
 800465e:	08da      	lsrs	r2, r3, #3
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	3208      	adds	r2, #8
 8004664:	0092      	lsls	r2, r2, #2
 8004666:	6939      	ldr	r1, [r7, #16]
 8004668:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004670:	697b      	ldr	r3, [r7, #20]
 8004672:	005b      	lsls	r3, r3, #1
 8004674:	2203      	movs	r2, #3
 8004676:	409a      	lsls	r2, r3
 8004678:	0013      	movs	r3, r2
 800467a:	43da      	mvns	r2, r3
 800467c:	693b      	ldr	r3, [r7, #16]
 800467e:	4013      	ands	r3, r2
 8004680:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004682:	683b      	ldr	r3, [r7, #0]
 8004684:	685b      	ldr	r3, [r3, #4]
 8004686:	2203      	movs	r2, #3
 8004688:	401a      	ands	r2, r3
 800468a:	697b      	ldr	r3, [r7, #20]
 800468c:	005b      	lsls	r3, r3, #1
 800468e:	409a      	lsls	r2, r3
 8004690:	0013      	movs	r3, r2
 8004692:	693a      	ldr	r2, [r7, #16]
 8004694:	4313      	orrs	r3, r2
 8004696:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	693a      	ldr	r2, [r7, #16]
 800469c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800469e:	683b      	ldr	r3, [r7, #0]
 80046a0:	685a      	ldr	r2, [r3, #4]
 80046a2:	23c0      	movs	r3, #192	; 0xc0
 80046a4:	029b      	lsls	r3, r3, #10
 80046a6:	4013      	ands	r3, r2
 80046a8:	d100      	bne.n	80046ac <HAL_GPIO_Init+0x174>
 80046aa:	e098      	b.n	80047de <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80046ac:	4a53      	ldr	r2, [pc, #332]	; (80047fc <HAL_GPIO_Init+0x2c4>)
 80046ae:	697b      	ldr	r3, [r7, #20]
 80046b0:	089b      	lsrs	r3, r3, #2
 80046b2:	3318      	adds	r3, #24
 80046b4:	009b      	lsls	r3, r3, #2
 80046b6:	589b      	ldr	r3, [r3, r2]
 80046b8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80046ba:	697b      	ldr	r3, [r7, #20]
 80046bc:	2203      	movs	r2, #3
 80046be:	4013      	ands	r3, r2
 80046c0:	00db      	lsls	r3, r3, #3
 80046c2:	220f      	movs	r2, #15
 80046c4:	409a      	lsls	r2, r3
 80046c6:	0013      	movs	r3, r2
 80046c8:	43da      	mvns	r2, r3
 80046ca:	693b      	ldr	r3, [r7, #16]
 80046cc:	4013      	ands	r3, r2
 80046ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80046d0:	687a      	ldr	r2, [r7, #4]
 80046d2:	23a0      	movs	r3, #160	; 0xa0
 80046d4:	05db      	lsls	r3, r3, #23
 80046d6:	429a      	cmp	r2, r3
 80046d8:	d019      	beq.n	800470e <HAL_GPIO_Init+0x1d6>
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	4a48      	ldr	r2, [pc, #288]	; (8004800 <HAL_GPIO_Init+0x2c8>)
 80046de:	4293      	cmp	r3, r2
 80046e0:	d013      	beq.n	800470a <HAL_GPIO_Init+0x1d2>
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	4a47      	ldr	r2, [pc, #284]	; (8004804 <HAL_GPIO_Init+0x2cc>)
 80046e6:	4293      	cmp	r3, r2
 80046e8:	d00d      	beq.n	8004706 <HAL_GPIO_Init+0x1ce>
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	4a46      	ldr	r2, [pc, #280]	; (8004808 <HAL_GPIO_Init+0x2d0>)
 80046ee:	4293      	cmp	r3, r2
 80046f0:	d007      	beq.n	8004702 <HAL_GPIO_Init+0x1ca>
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	4a45      	ldr	r2, [pc, #276]	; (800480c <HAL_GPIO_Init+0x2d4>)
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d101      	bne.n	80046fe <HAL_GPIO_Init+0x1c6>
 80046fa:	2304      	movs	r3, #4
 80046fc:	e008      	b.n	8004710 <HAL_GPIO_Init+0x1d8>
 80046fe:	2305      	movs	r3, #5
 8004700:	e006      	b.n	8004710 <HAL_GPIO_Init+0x1d8>
 8004702:	2303      	movs	r3, #3
 8004704:	e004      	b.n	8004710 <HAL_GPIO_Init+0x1d8>
 8004706:	2302      	movs	r3, #2
 8004708:	e002      	b.n	8004710 <HAL_GPIO_Init+0x1d8>
 800470a:	2301      	movs	r3, #1
 800470c:	e000      	b.n	8004710 <HAL_GPIO_Init+0x1d8>
 800470e:	2300      	movs	r3, #0
 8004710:	697a      	ldr	r2, [r7, #20]
 8004712:	2103      	movs	r1, #3
 8004714:	400a      	ands	r2, r1
 8004716:	00d2      	lsls	r2, r2, #3
 8004718:	4093      	lsls	r3, r2
 800471a:	693a      	ldr	r2, [r7, #16]
 800471c:	4313      	orrs	r3, r2
 800471e:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8004720:	4936      	ldr	r1, [pc, #216]	; (80047fc <HAL_GPIO_Init+0x2c4>)
 8004722:	697b      	ldr	r3, [r7, #20]
 8004724:	089b      	lsrs	r3, r3, #2
 8004726:	3318      	adds	r3, #24
 8004728:	009b      	lsls	r3, r3, #2
 800472a:	693a      	ldr	r2, [r7, #16]
 800472c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800472e:	4b33      	ldr	r3, [pc, #204]	; (80047fc <HAL_GPIO_Init+0x2c4>)
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	43da      	mvns	r2, r3
 8004738:	693b      	ldr	r3, [r7, #16]
 800473a:	4013      	ands	r3, r2
 800473c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	685a      	ldr	r2, [r3, #4]
 8004742:	2380      	movs	r3, #128	; 0x80
 8004744:	035b      	lsls	r3, r3, #13
 8004746:	4013      	ands	r3, r2
 8004748:	d003      	beq.n	8004752 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 800474a:	693a      	ldr	r2, [r7, #16]
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	4313      	orrs	r3, r2
 8004750:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004752:	4b2a      	ldr	r3, [pc, #168]	; (80047fc <HAL_GPIO_Init+0x2c4>)
 8004754:	693a      	ldr	r2, [r7, #16]
 8004756:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8004758:	4b28      	ldr	r3, [pc, #160]	; (80047fc <HAL_GPIO_Init+0x2c4>)
 800475a:	685b      	ldr	r3, [r3, #4]
 800475c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	43da      	mvns	r2, r3
 8004762:	693b      	ldr	r3, [r7, #16]
 8004764:	4013      	ands	r3, r2
 8004766:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	685a      	ldr	r2, [r3, #4]
 800476c:	2380      	movs	r3, #128	; 0x80
 800476e:	039b      	lsls	r3, r3, #14
 8004770:	4013      	ands	r3, r2
 8004772:	d003      	beq.n	800477c <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8004774:	693a      	ldr	r2, [r7, #16]
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	4313      	orrs	r3, r2
 800477a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800477c:	4b1f      	ldr	r3, [pc, #124]	; (80047fc <HAL_GPIO_Init+0x2c4>)
 800477e:	693a      	ldr	r2, [r7, #16]
 8004780:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004782:	4a1e      	ldr	r2, [pc, #120]	; (80047fc <HAL_GPIO_Init+0x2c4>)
 8004784:	2384      	movs	r3, #132	; 0x84
 8004786:	58d3      	ldr	r3, [r2, r3]
 8004788:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	43da      	mvns	r2, r3
 800478e:	693b      	ldr	r3, [r7, #16]
 8004790:	4013      	ands	r3, r2
 8004792:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	685a      	ldr	r2, [r3, #4]
 8004798:	2380      	movs	r3, #128	; 0x80
 800479a:	029b      	lsls	r3, r3, #10
 800479c:	4013      	ands	r3, r2
 800479e:	d003      	beq.n	80047a8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80047a0:	693a      	ldr	r2, [r7, #16]
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	4313      	orrs	r3, r2
 80047a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80047a8:	4914      	ldr	r1, [pc, #80]	; (80047fc <HAL_GPIO_Init+0x2c4>)
 80047aa:	2284      	movs	r2, #132	; 0x84
 80047ac:	693b      	ldr	r3, [r7, #16]
 80047ae:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80047b0:	4a12      	ldr	r2, [pc, #72]	; (80047fc <HAL_GPIO_Init+0x2c4>)
 80047b2:	2380      	movs	r3, #128	; 0x80
 80047b4:	58d3      	ldr	r3, [r2, r3]
 80047b6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	43da      	mvns	r2, r3
 80047bc:	693b      	ldr	r3, [r7, #16]
 80047be:	4013      	ands	r3, r2
 80047c0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80047c2:	683b      	ldr	r3, [r7, #0]
 80047c4:	685a      	ldr	r2, [r3, #4]
 80047c6:	2380      	movs	r3, #128	; 0x80
 80047c8:	025b      	lsls	r3, r3, #9
 80047ca:	4013      	ands	r3, r2
 80047cc:	d003      	beq.n	80047d6 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 80047ce:	693a      	ldr	r2, [r7, #16]
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	4313      	orrs	r3, r2
 80047d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80047d6:	4909      	ldr	r1, [pc, #36]	; (80047fc <HAL_GPIO_Init+0x2c4>)
 80047d8:	2280      	movs	r2, #128	; 0x80
 80047da:	693b      	ldr	r3, [r7, #16]
 80047dc:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80047de:	697b      	ldr	r3, [r7, #20]
 80047e0:	3301      	adds	r3, #1
 80047e2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	681a      	ldr	r2, [r3, #0]
 80047e8:	697b      	ldr	r3, [r7, #20]
 80047ea:	40da      	lsrs	r2, r3
 80047ec:	1e13      	subs	r3, r2, #0
 80047ee:	d000      	beq.n	80047f2 <HAL_GPIO_Init+0x2ba>
 80047f0:	e6aa      	b.n	8004548 <HAL_GPIO_Init+0x10>
  }
}
 80047f2:	46c0      	nop			; (mov r8, r8)
 80047f4:	46c0      	nop			; (mov r8, r8)
 80047f6:	46bd      	mov	sp, r7
 80047f8:	b006      	add	sp, #24
 80047fa:	bd80      	pop	{r7, pc}
 80047fc:	40021800 	.word	0x40021800
 8004800:	50000400 	.word	0x50000400
 8004804:	50000800 	.word	0x50000800
 8004808:	50000c00 	.word	0x50000c00
 800480c:	50001000 	.word	0x50001000

08004810 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004810:	b580      	push	{r7, lr}
 8004812:	b086      	sub	sp, #24
 8004814:	af00      	add	r7, sp, #0
 8004816:	6078      	str	r0, [r7, #4]
 8004818:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800481a:	2300      	movs	r3, #0
 800481c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800481e:	e0ba      	b.n	8004996 <HAL_GPIO_DeInit+0x186>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8004820:	2201      	movs	r2, #1
 8004822:	697b      	ldr	r3, [r7, #20]
 8004824:	409a      	lsls	r2, r3
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	4013      	ands	r3, r2
 800482a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800482c:	693b      	ldr	r3, [r7, #16]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d100      	bne.n	8004834 <HAL_GPIO_DeInit+0x24>
 8004832:	e0ad      	b.n	8004990 <HAL_GPIO_DeInit+0x180>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = EXTI->EXTICR[position >> 2u];
 8004834:	4a5d      	ldr	r2, [pc, #372]	; (80049ac <HAL_GPIO_DeInit+0x19c>)
 8004836:	697b      	ldr	r3, [r7, #20]
 8004838:	089b      	lsrs	r3, r3, #2
 800483a:	3318      	adds	r3, #24
 800483c:	009b      	lsls	r3, r3, #2
 800483e:	589b      	ldr	r3, [r3, r2]
 8004840:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (8u * (position & 0x03u)));
 8004842:	697b      	ldr	r3, [r7, #20]
 8004844:	2203      	movs	r2, #3
 8004846:	4013      	ands	r3, r2
 8004848:	00db      	lsls	r3, r3, #3
 800484a:	220f      	movs	r2, #15
 800484c:	409a      	lsls	r2, r3
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	4013      	ands	r3, r2
 8004852:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u))))
 8004854:	687a      	ldr	r2, [r7, #4]
 8004856:	23a0      	movs	r3, #160	; 0xa0
 8004858:	05db      	lsls	r3, r3, #23
 800485a:	429a      	cmp	r2, r3
 800485c:	d019      	beq.n	8004892 <HAL_GPIO_DeInit+0x82>
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	4a53      	ldr	r2, [pc, #332]	; (80049b0 <HAL_GPIO_DeInit+0x1a0>)
 8004862:	4293      	cmp	r3, r2
 8004864:	d013      	beq.n	800488e <HAL_GPIO_DeInit+0x7e>
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	4a52      	ldr	r2, [pc, #328]	; (80049b4 <HAL_GPIO_DeInit+0x1a4>)
 800486a:	4293      	cmp	r3, r2
 800486c:	d00d      	beq.n	800488a <HAL_GPIO_DeInit+0x7a>
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	4a51      	ldr	r2, [pc, #324]	; (80049b8 <HAL_GPIO_DeInit+0x1a8>)
 8004872:	4293      	cmp	r3, r2
 8004874:	d007      	beq.n	8004886 <HAL_GPIO_DeInit+0x76>
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	4a50      	ldr	r2, [pc, #320]	; (80049bc <HAL_GPIO_DeInit+0x1ac>)
 800487a:	4293      	cmp	r3, r2
 800487c:	d101      	bne.n	8004882 <HAL_GPIO_DeInit+0x72>
 800487e:	2304      	movs	r3, #4
 8004880:	e008      	b.n	8004894 <HAL_GPIO_DeInit+0x84>
 8004882:	2305      	movs	r3, #5
 8004884:	e006      	b.n	8004894 <HAL_GPIO_DeInit+0x84>
 8004886:	2303      	movs	r3, #3
 8004888:	e004      	b.n	8004894 <HAL_GPIO_DeInit+0x84>
 800488a:	2302      	movs	r3, #2
 800488c:	e002      	b.n	8004894 <HAL_GPIO_DeInit+0x84>
 800488e:	2301      	movs	r3, #1
 8004890:	e000      	b.n	8004894 <HAL_GPIO_DeInit+0x84>
 8004892:	2300      	movs	r3, #0
 8004894:	697a      	ldr	r2, [r7, #20]
 8004896:	2103      	movs	r1, #3
 8004898:	400a      	ands	r2, r1
 800489a:	00d2      	lsls	r2, r2, #3
 800489c:	4093      	lsls	r3, r2
 800489e:	68fa      	ldr	r2, [r7, #12]
 80048a0:	429a      	cmp	r2, r3
 80048a2:	d136      	bne.n	8004912 <HAL_GPIO_DeInit+0x102>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 80048a4:	4a41      	ldr	r2, [pc, #260]	; (80049ac <HAL_GPIO_DeInit+0x19c>)
 80048a6:	2380      	movs	r3, #128	; 0x80
 80048a8:	58d3      	ldr	r3, [r2, r3]
 80048aa:	693a      	ldr	r2, [r7, #16]
 80048ac:	43d2      	mvns	r2, r2
 80048ae:	493f      	ldr	r1, [pc, #252]	; (80049ac <HAL_GPIO_DeInit+0x19c>)
 80048b0:	4013      	ands	r3, r2
 80048b2:	2280      	movs	r2, #128	; 0x80
 80048b4:	508b      	str	r3, [r1, r2]
        EXTI->EMR1 &= ~(iocurrent);
 80048b6:	4a3d      	ldr	r2, [pc, #244]	; (80049ac <HAL_GPIO_DeInit+0x19c>)
 80048b8:	2384      	movs	r3, #132	; 0x84
 80048ba:	58d3      	ldr	r3, [r2, r3]
 80048bc:	693a      	ldr	r2, [r7, #16]
 80048be:	43d2      	mvns	r2, r2
 80048c0:	493a      	ldr	r1, [pc, #232]	; (80049ac <HAL_GPIO_DeInit+0x19c>)
 80048c2:	4013      	ands	r3, r2
 80048c4:	2284      	movs	r2, #132	; 0x84
 80048c6:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 80048c8:	4b38      	ldr	r3, [pc, #224]	; (80049ac <HAL_GPIO_DeInit+0x19c>)
 80048ca:	685a      	ldr	r2, [r3, #4]
 80048cc:	693b      	ldr	r3, [r7, #16]
 80048ce:	43d9      	mvns	r1, r3
 80048d0:	4b36      	ldr	r3, [pc, #216]	; (80049ac <HAL_GPIO_DeInit+0x19c>)
 80048d2:	400a      	ands	r2, r1
 80048d4:	605a      	str	r2, [r3, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 80048d6:	4b35      	ldr	r3, [pc, #212]	; (80049ac <HAL_GPIO_DeInit+0x19c>)
 80048d8:	681a      	ldr	r2, [r3, #0]
 80048da:	693b      	ldr	r3, [r7, #16]
 80048dc:	43d9      	mvns	r1, r3
 80048de:	4b33      	ldr	r3, [pc, #204]	; (80049ac <HAL_GPIO_DeInit+0x19c>)
 80048e0:	400a      	ands	r2, r1
 80048e2:	601a      	str	r2, [r3, #0]

        tmp = 0x0FuL << (8u * (position & 0x03u));
 80048e4:	697b      	ldr	r3, [r7, #20]
 80048e6:	2203      	movs	r2, #3
 80048e8:	4013      	ands	r3, r2
 80048ea:	00db      	lsls	r3, r3, #3
 80048ec:	220f      	movs	r2, #15
 80048ee:	409a      	lsls	r2, r3
 80048f0:	0013      	movs	r3, r2
 80048f2:	60fb      	str	r3, [r7, #12]
        EXTI->EXTICR[position >> 2u] &= ~tmp;
 80048f4:	4a2d      	ldr	r2, [pc, #180]	; (80049ac <HAL_GPIO_DeInit+0x19c>)
 80048f6:	697b      	ldr	r3, [r7, #20]
 80048f8:	089b      	lsrs	r3, r3, #2
 80048fa:	3318      	adds	r3, #24
 80048fc:	009b      	lsls	r3, r3, #2
 80048fe:	589a      	ldr	r2, [r3, r2]
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	43d9      	mvns	r1, r3
 8004904:	4829      	ldr	r0, [pc, #164]	; (80049ac <HAL_GPIO_DeInit+0x19c>)
 8004906:	697b      	ldr	r3, [r7, #20]
 8004908:	089b      	lsrs	r3, r3, #2
 800490a:	400a      	ands	r2, r1
 800490c:	3318      	adds	r3, #24
 800490e:	009b      	lsls	r3, r3, #2
 8004910:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681a      	ldr	r2, [r3, #0]
 8004916:	697b      	ldr	r3, [r7, #20]
 8004918:	005b      	lsls	r3, r3, #1
 800491a:	2103      	movs	r1, #3
 800491c:	4099      	lsls	r1, r3
 800491e:	000b      	movs	r3, r1
 8004920:	431a      	orrs	r2, r3
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8004926:	697b      	ldr	r3, [r7, #20]
 8004928:	08da      	lsrs	r2, r3, #3
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	3208      	adds	r2, #8
 800492e:	0092      	lsls	r2, r2, #2
 8004930:	58d3      	ldr	r3, [r2, r3]
 8004932:	697a      	ldr	r2, [r7, #20]
 8004934:	2107      	movs	r1, #7
 8004936:	400a      	ands	r2, r1
 8004938:	0092      	lsls	r2, r2, #2
 800493a:	210f      	movs	r1, #15
 800493c:	4091      	lsls	r1, r2
 800493e:	000a      	movs	r2, r1
 8004940:	43d1      	mvns	r1, r2
 8004942:	697a      	ldr	r2, [r7, #20]
 8004944:	08d2      	lsrs	r2, r2, #3
 8004946:	4019      	ands	r1, r3
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	3208      	adds	r2, #8
 800494c:	0092      	lsls	r2, r2, #2
 800494e:	50d1      	str	r1, [r2, r3]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	689b      	ldr	r3, [r3, #8]
 8004954:	697a      	ldr	r2, [r7, #20]
 8004956:	0052      	lsls	r2, r2, #1
 8004958:	2103      	movs	r1, #3
 800495a:	4091      	lsls	r1, r2
 800495c:	000a      	movs	r2, r1
 800495e:	43d2      	mvns	r2, r2
 8004960:	401a      	ands	r2, r3
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	685b      	ldr	r3, [r3, #4]
 800496a:	2101      	movs	r1, #1
 800496c:	697a      	ldr	r2, [r7, #20]
 800496e:	4091      	lsls	r1, r2
 8004970:	000a      	movs	r2, r1
 8004972:	43d2      	mvns	r2, r2
 8004974:	401a      	ands	r2, r3
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	68db      	ldr	r3, [r3, #12]
 800497e:	697a      	ldr	r2, [r7, #20]
 8004980:	0052      	lsls	r2, r2, #1
 8004982:	2103      	movs	r1, #3
 8004984:	4091      	lsls	r1, r2
 8004986:	000a      	movs	r2, r1
 8004988:	43d2      	mvns	r2, r2
 800498a:	401a      	ands	r2, r3
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	60da      	str	r2, [r3, #12]
    }

    position++;
 8004990:	697b      	ldr	r3, [r7, #20]
 8004992:	3301      	adds	r3, #1
 8004994:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8004996:	683a      	ldr	r2, [r7, #0]
 8004998:	697b      	ldr	r3, [r7, #20]
 800499a:	40da      	lsrs	r2, r3
 800499c:	1e13      	subs	r3, r2, #0
 800499e:	d000      	beq.n	80049a2 <HAL_GPIO_DeInit+0x192>
 80049a0:	e73e      	b.n	8004820 <HAL_GPIO_DeInit+0x10>
  }
}
 80049a2:	46c0      	nop			; (mov r8, r8)
 80049a4:	46c0      	nop			; (mov r8, r8)
 80049a6:	46bd      	mov	sp, r7
 80049a8:	b006      	add	sp, #24
 80049aa:	bd80      	pop	{r7, pc}
 80049ac:	40021800 	.word	0x40021800
 80049b0:	50000400 	.word	0x50000400
 80049b4:	50000800 	.word	0x50000800
 80049b8:	50000c00 	.word	0x50000c00
 80049bc:	50001000 	.word	0x50001000

080049c0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b084      	sub	sp, #16
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
 80049c8:	000a      	movs	r2, r1
 80049ca:	1cbb      	adds	r3, r7, #2
 80049cc:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	691b      	ldr	r3, [r3, #16]
 80049d2:	1cba      	adds	r2, r7, #2
 80049d4:	8812      	ldrh	r2, [r2, #0]
 80049d6:	4013      	ands	r3, r2
 80049d8:	d004      	beq.n	80049e4 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80049da:	230f      	movs	r3, #15
 80049dc:	18fb      	adds	r3, r7, r3
 80049de:	2201      	movs	r2, #1
 80049e0:	701a      	strb	r2, [r3, #0]
 80049e2:	e003      	b.n	80049ec <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80049e4:	230f      	movs	r3, #15
 80049e6:	18fb      	adds	r3, r7, r3
 80049e8:	2200      	movs	r2, #0
 80049ea:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80049ec:	230f      	movs	r3, #15
 80049ee:	18fb      	adds	r3, r7, r3
 80049f0:	781b      	ldrb	r3, [r3, #0]
}
 80049f2:	0018      	movs	r0, r3
 80049f4:	46bd      	mov	sp, r7
 80049f6:	b004      	add	sp, #16
 80049f8:	bd80      	pop	{r7, pc}

080049fa <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80049fa:	b580      	push	{r7, lr}
 80049fc:	b082      	sub	sp, #8
 80049fe:	af00      	add	r7, sp, #0
 8004a00:	6078      	str	r0, [r7, #4]
 8004a02:	0008      	movs	r0, r1
 8004a04:	0011      	movs	r1, r2
 8004a06:	1cbb      	adds	r3, r7, #2
 8004a08:	1c02      	adds	r2, r0, #0
 8004a0a:	801a      	strh	r2, [r3, #0]
 8004a0c:	1c7b      	adds	r3, r7, #1
 8004a0e:	1c0a      	adds	r2, r1, #0
 8004a10:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004a12:	1c7b      	adds	r3, r7, #1
 8004a14:	781b      	ldrb	r3, [r3, #0]
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d004      	beq.n	8004a24 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004a1a:	1cbb      	adds	r3, r7, #2
 8004a1c:	881a      	ldrh	r2, [r3, #0]
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004a22:	e003      	b.n	8004a2c <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004a24:	1cbb      	adds	r3, r7, #2
 8004a26:	881a      	ldrh	r2, [r3, #0]
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004a2c:	46c0      	nop			; (mov r8, r8)
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	b002      	add	sp, #8
 8004a32:	bd80      	pop	{r7, pc}

08004a34 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b082      	sub	sp, #8
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	0002      	movs	r2, r0
 8004a3c:	1dbb      	adds	r3, r7, #6
 8004a3e:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8004a40:	4b10      	ldr	r3, [pc, #64]	; (8004a84 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8004a42:	68db      	ldr	r3, [r3, #12]
 8004a44:	1dba      	adds	r2, r7, #6
 8004a46:	8812      	ldrh	r2, [r2, #0]
 8004a48:	4013      	ands	r3, r2
 8004a4a:	d008      	beq.n	8004a5e <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8004a4c:	4b0d      	ldr	r3, [pc, #52]	; (8004a84 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8004a4e:	1dba      	adds	r2, r7, #6
 8004a50:	8812      	ldrh	r2, [r2, #0]
 8004a52:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8004a54:	1dbb      	adds	r3, r7, #6
 8004a56:	881b      	ldrh	r3, [r3, #0]
 8004a58:	0018      	movs	r0, r3
 8004a5a:	f7fe fff7 	bl	8003a4c <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 8004a5e:	4b09      	ldr	r3, [pc, #36]	; (8004a84 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8004a60:	691b      	ldr	r3, [r3, #16]
 8004a62:	1dba      	adds	r2, r7, #6
 8004a64:	8812      	ldrh	r2, [r2, #0]
 8004a66:	4013      	ands	r3, r2
 8004a68:	d008      	beq.n	8004a7c <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8004a6a:	4b06      	ldr	r3, [pc, #24]	; (8004a84 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8004a6c:	1dba      	adds	r2, r7, #6
 8004a6e:	8812      	ldrh	r2, [r2, #0]
 8004a70:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8004a72:	1dbb      	adds	r3, r7, #6
 8004a74:	881b      	ldrh	r3, [r3, #0]
 8004a76:	0018      	movs	r0, r3
 8004a78:	f000 f806 	bl	8004a88 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8004a7c:	46c0      	nop			; (mov r8, r8)
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	b002      	add	sp, #8
 8004a82:	bd80      	pop	{r7, pc}
 8004a84:	40021800 	.word	0x40021800

08004a88 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b082      	sub	sp, #8
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	0002      	movs	r2, r0
 8004a90:	1dbb      	adds	r3, r7, #6
 8004a92:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 8004a94:	46c0      	nop			; (mov r8, r8)
 8004a96:	46bd      	mov	sp, r7
 8004a98:	b002      	add	sp, #8
 8004a9a:	bd80      	pop	{r7, pc}

08004a9c <HAL_PWR_EnableBkUpAccess>:
  *         possible unwanted write accesses. All RTC & TAMP registers (backup
  *         registers included) and RCC BDCR register are concerned.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004aa0:	4b04      	ldr	r3, [pc, #16]	; (8004ab4 <HAL_PWR_EnableBkUpAccess+0x18>)
 8004aa2:	681a      	ldr	r2, [r3, #0]
 8004aa4:	4b03      	ldr	r3, [pc, #12]	; (8004ab4 <HAL_PWR_EnableBkUpAccess+0x18>)
 8004aa6:	2180      	movs	r1, #128	; 0x80
 8004aa8:	0049      	lsls	r1, r1, #1
 8004aaa:	430a      	orrs	r2, r1
 8004aac:	601a      	str	r2, [r3, #0]
}
 8004aae:	46c0      	nop			; (mov r8, r8)
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	bd80      	pop	{r7, pc}
 8004ab4:	40007000 	.word	0x40007000

08004ab8 <HAL_PWR_EnterSTOPMode>:
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop 0 or Stop 1 mode with WFE
  *                                         instruction.
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	b082      	sub	sp, #8
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
 8004ac0:	000a      	movs	r2, r1
 8004ac2:	1cfb      	adds	r3, r7, #3
 8004ac4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  if (Regulator != PWR_MAINREGULATOR_ON)
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d009      	beq.n	8004ae0 <HAL_PWR_EnterSTOPMode+0x28>
  {
    /* Stop mode with Low-Power Regulator */
    MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP1);
 8004acc:	4b14      	ldr	r3, [pc, #80]	; (8004b20 <HAL_PWR_EnterSTOPMode+0x68>)
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	2207      	movs	r2, #7
 8004ad2:	4393      	bics	r3, r2
 8004ad4:	001a      	movs	r2, r3
 8004ad6:	4b12      	ldr	r3, [pc, #72]	; (8004b20 <HAL_PWR_EnterSTOPMode+0x68>)
 8004ad8:	2101      	movs	r1, #1
 8004ada:	430a      	orrs	r2, r1
 8004adc:	601a      	str	r2, [r3, #0]
 8004ade:	e005      	b.n	8004aec <HAL_PWR_EnterSTOPMode+0x34>
  }
  else
  {
    /* Stop mode with Main Regulator */
    MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP0);
 8004ae0:	4b0f      	ldr	r3, [pc, #60]	; (8004b20 <HAL_PWR_EnterSTOPMode+0x68>)
 8004ae2:	681a      	ldr	r2, [r3, #0]
 8004ae4:	4b0e      	ldr	r3, [pc, #56]	; (8004b20 <HAL_PWR_EnterSTOPMode+0x68>)
 8004ae6:	2107      	movs	r1, #7
 8004ae8:	438a      	bics	r2, r1
 8004aea:	601a      	str	r2, [r3, #0]
  }

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8004aec:	4b0d      	ldr	r3, [pc, #52]	; (8004b24 <HAL_PWR_EnterSTOPMode+0x6c>)
 8004aee:	691a      	ldr	r2, [r3, #16]
 8004af0:	4b0c      	ldr	r3, [pc, #48]	; (8004b24 <HAL_PWR_EnterSTOPMode+0x6c>)
 8004af2:	2104      	movs	r1, #4
 8004af4:	430a      	orrs	r2, r1
 8004af6:	611a      	str	r2, [r3, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 8004af8:	1cfb      	adds	r3, r7, #3
 8004afa:	781b      	ldrb	r3, [r3, #0]
 8004afc:	2b01      	cmp	r3, #1
 8004afe:	d101      	bne.n	8004b04 <HAL_PWR_EnterSTOPMode+0x4c>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8004b00:	bf30      	wfi
 8004b02:	e002      	b.n	8004b0a <HAL_PWR_EnterSTOPMode+0x52>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8004b04:	bf40      	sev
    __WFE();
 8004b06:	bf20      	wfe
    __WFE();
 8004b08:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8004b0a:	4b06      	ldr	r3, [pc, #24]	; (8004b24 <HAL_PWR_EnterSTOPMode+0x6c>)
 8004b0c:	691a      	ldr	r2, [r3, #16]
 8004b0e:	4b05      	ldr	r3, [pc, #20]	; (8004b24 <HAL_PWR_EnterSTOPMode+0x6c>)
 8004b10:	2104      	movs	r1, #4
 8004b12:	438a      	bics	r2, r1
 8004b14:	611a      	str	r2, [r3, #16]
}
 8004b16:	46c0      	nop			; (mov r8, r8)
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	b002      	add	sp, #8
 8004b1c:	bd80      	pop	{r7, pc}
 8004b1e:	46c0      	nop			; (mov r8, r8)
 8004b20:	40007000 	.word	0x40007000
 8004b24:	e000ed00 	.word	0xe000ed00

08004b28 <HAL_PWR_EnterSTANDBYMode>:
  *         APC bit is set through HAL_PWREx_EnablePullUpPullDownConfig() API.
  * @note   Sram content can be kept setting RRS through HAL_PWREx_EnableSRAMRetention()
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	af00      	add	r7, sp, #0
  /* Set Stand-by mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STANDBY);
 8004b2c:	4b09      	ldr	r3, [pc, #36]	; (8004b54 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	2207      	movs	r2, #7
 8004b32:	4393      	bics	r3, r2
 8004b34:	001a      	movs	r2, r3
 8004b36:	4b07      	ldr	r3, [pc, #28]	; (8004b54 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8004b38:	2103      	movs	r1, #3
 8004b3a:	430a      	orrs	r2, r1
 8004b3c:	601a      	str	r2, [r3, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8004b3e:	4b06      	ldr	r3, [pc, #24]	; (8004b58 <HAL_PWR_EnterSTANDBYMode+0x30>)
 8004b40:	691a      	ldr	r2, [r3, #16]
 8004b42:	4b05      	ldr	r3, [pc, #20]	; (8004b58 <HAL_PWR_EnterSTANDBYMode+0x30>)
 8004b44:	2104      	movs	r1, #4
 8004b46:	430a      	orrs	r2, r1
 8004b48:	611a      	str	r2, [r3, #16]
#if defined ( __CC_ARM)
  __force_stores();
#endif /* __CC_ARM */

  /* Request Wait For Interrupt */
  __WFI();
 8004b4a:	bf30      	wfi
}
 8004b4c:	46c0      	nop			; (mov r8, r8)
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	bd80      	pop	{r7, pc}
 8004b52:	46c0      	nop			; (mov r8, r8)
 8004b54:	40007000 	.word	0x40007000
 8004b58:	e000ed00 	.word	0xe000ed00

08004b5c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b084      	sub	sp, #16
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8004b64:	4b19      	ldr	r3, [pc, #100]	; (8004bcc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	4a19      	ldr	r2, [pc, #100]	; (8004bd0 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8004b6a:	4013      	ands	r3, r2
 8004b6c:	0019      	movs	r1, r3
 8004b6e:	4b17      	ldr	r3, [pc, #92]	; (8004bcc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004b70:	687a      	ldr	r2, [r7, #4]
 8004b72:	430a      	orrs	r2, r1
 8004b74:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004b76:	687a      	ldr	r2, [r7, #4]
 8004b78:	2380      	movs	r3, #128	; 0x80
 8004b7a:	009b      	lsls	r3, r3, #2
 8004b7c:	429a      	cmp	r2, r3
 8004b7e:	d11f      	bne.n	8004bc0 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8004b80:	4b14      	ldr	r3, [pc, #80]	; (8004bd4 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8004b82:	681a      	ldr	r2, [r3, #0]
 8004b84:	0013      	movs	r3, r2
 8004b86:	005b      	lsls	r3, r3, #1
 8004b88:	189b      	adds	r3, r3, r2
 8004b8a:	005b      	lsls	r3, r3, #1
 8004b8c:	4912      	ldr	r1, [pc, #72]	; (8004bd8 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8004b8e:	0018      	movs	r0, r3
 8004b90:	f7fb fad4 	bl	800013c <__udivsi3>
 8004b94:	0003      	movs	r3, r0
 8004b96:	3301      	adds	r3, #1
 8004b98:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004b9a:	e008      	b.n	8004bae <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d003      	beq.n	8004baa <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	3b01      	subs	r3, #1
 8004ba6:	60fb      	str	r3, [r7, #12]
 8004ba8:	e001      	b.n	8004bae <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8004baa:	2303      	movs	r3, #3
 8004bac:	e009      	b.n	8004bc2 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004bae:	4b07      	ldr	r3, [pc, #28]	; (8004bcc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004bb0:	695a      	ldr	r2, [r3, #20]
 8004bb2:	2380      	movs	r3, #128	; 0x80
 8004bb4:	00db      	lsls	r3, r3, #3
 8004bb6:	401a      	ands	r2, r3
 8004bb8:	2380      	movs	r3, #128	; 0x80
 8004bba:	00db      	lsls	r3, r3, #3
 8004bbc:	429a      	cmp	r2, r3
 8004bbe:	d0ed      	beq.n	8004b9c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8004bc0:	2300      	movs	r3, #0
}
 8004bc2:	0018      	movs	r0, r3
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	b004      	add	sp, #16
 8004bc8:	bd80      	pop	{r7, pc}
 8004bca:	46c0      	nop			; (mov r8, r8)
 8004bcc:	40007000 	.word	0x40007000
 8004bd0:	fffff9ff 	.word	0xfffff9ff
 8004bd4:	20000010 	.word	0x20000010
 8004bd8:	000f4240 	.word	0x000f4240

08004bdc <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8004be0:	4b03      	ldr	r3, [pc, #12]	; (8004bf0 <LL_RCC_GetAPB1Prescaler+0x14>)
 8004be2:	689a      	ldr	r2, [r3, #8]
 8004be4:	23e0      	movs	r3, #224	; 0xe0
 8004be6:	01db      	lsls	r3, r3, #7
 8004be8:	4013      	ands	r3, r2
}
 8004bea:	0018      	movs	r0, r3
 8004bec:	46bd      	mov	sp, r7
 8004bee:	bd80      	pop	{r7, pc}
 8004bf0:	40021000 	.word	0x40021000

08004bf4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	b088      	sub	sp, #32
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d102      	bne.n	8004c08 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004c02:	2301      	movs	r3, #1
 8004c04:	f000 fb50 	bl	80052a8 <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	2201      	movs	r2, #1
 8004c0e:	4013      	ands	r3, r2
 8004c10:	d100      	bne.n	8004c14 <HAL_RCC_OscConfig+0x20>
 8004c12:	e07c      	b.n	8004d0e <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004c14:	4bc3      	ldr	r3, [pc, #780]	; (8004f24 <HAL_RCC_OscConfig+0x330>)
 8004c16:	689b      	ldr	r3, [r3, #8]
 8004c18:	2238      	movs	r2, #56	; 0x38
 8004c1a:	4013      	ands	r3, r2
 8004c1c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004c1e:	4bc1      	ldr	r3, [pc, #772]	; (8004f24 <HAL_RCC_OscConfig+0x330>)
 8004c20:	68db      	ldr	r3, [r3, #12]
 8004c22:	2203      	movs	r2, #3
 8004c24:	4013      	ands	r3, r2
 8004c26:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8004c28:	69bb      	ldr	r3, [r7, #24]
 8004c2a:	2b10      	cmp	r3, #16
 8004c2c:	d102      	bne.n	8004c34 <HAL_RCC_OscConfig+0x40>
 8004c2e:	697b      	ldr	r3, [r7, #20]
 8004c30:	2b03      	cmp	r3, #3
 8004c32:	d002      	beq.n	8004c3a <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8004c34:	69bb      	ldr	r3, [r7, #24]
 8004c36:	2b08      	cmp	r3, #8
 8004c38:	d10b      	bne.n	8004c52 <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c3a:	4bba      	ldr	r3, [pc, #744]	; (8004f24 <HAL_RCC_OscConfig+0x330>)
 8004c3c:	681a      	ldr	r2, [r3, #0]
 8004c3e:	2380      	movs	r3, #128	; 0x80
 8004c40:	029b      	lsls	r3, r3, #10
 8004c42:	4013      	ands	r3, r2
 8004c44:	d062      	beq.n	8004d0c <HAL_RCC_OscConfig+0x118>
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	685b      	ldr	r3, [r3, #4]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d15e      	bne.n	8004d0c <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 8004c4e:	2301      	movs	r3, #1
 8004c50:	e32a      	b.n	80052a8 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	685a      	ldr	r2, [r3, #4]
 8004c56:	2380      	movs	r3, #128	; 0x80
 8004c58:	025b      	lsls	r3, r3, #9
 8004c5a:	429a      	cmp	r2, r3
 8004c5c:	d107      	bne.n	8004c6e <HAL_RCC_OscConfig+0x7a>
 8004c5e:	4bb1      	ldr	r3, [pc, #708]	; (8004f24 <HAL_RCC_OscConfig+0x330>)
 8004c60:	681a      	ldr	r2, [r3, #0]
 8004c62:	4bb0      	ldr	r3, [pc, #704]	; (8004f24 <HAL_RCC_OscConfig+0x330>)
 8004c64:	2180      	movs	r1, #128	; 0x80
 8004c66:	0249      	lsls	r1, r1, #9
 8004c68:	430a      	orrs	r2, r1
 8004c6a:	601a      	str	r2, [r3, #0]
 8004c6c:	e020      	b.n	8004cb0 <HAL_RCC_OscConfig+0xbc>
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	685a      	ldr	r2, [r3, #4]
 8004c72:	23a0      	movs	r3, #160	; 0xa0
 8004c74:	02db      	lsls	r3, r3, #11
 8004c76:	429a      	cmp	r2, r3
 8004c78:	d10e      	bne.n	8004c98 <HAL_RCC_OscConfig+0xa4>
 8004c7a:	4baa      	ldr	r3, [pc, #680]	; (8004f24 <HAL_RCC_OscConfig+0x330>)
 8004c7c:	681a      	ldr	r2, [r3, #0]
 8004c7e:	4ba9      	ldr	r3, [pc, #676]	; (8004f24 <HAL_RCC_OscConfig+0x330>)
 8004c80:	2180      	movs	r1, #128	; 0x80
 8004c82:	02c9      	lsls	r1, r1, #11
 8004c84:	430a      	orrs	r2, r1
 8004c86:	601a      	str	r2, [r3, #0]
 8004c88:	4ba6      	ldr	r3, [pc, #664]	; (8004f24 <HAL_RCC_OscConfig+0x330>)
 8004c8a:	681a      	ldr	r2, [r3, #0]
 8004c8c:	4ba5      	ldr	r3, [pc, #660]	; (8004f24 <HAL_RCC_OscConfig+0x330>)
 8004c8e:	2180      	movs	r1, #128	; 0x80
 8004c90:	0249      	lsls	r1, r1, #9
 8004c92:	430a      	orrs	r2, r1
 8004c94:	601a      	str	r2, [r3, #0]
 8004c96:	e00b      	b.n	8004cb0 <HAL_RCC_OscConfig+0xbc>
 8004c98:	4ba2      	ldr	r3, [pc, #648]	; (8004f24 <HAL_RCC_OscConfig+0x330>)
 8004c9a:	681a      	ldr	r2, [r3, #0]
 8004c9c:	4ba1      	ldr	r3, [pc, #644]	; (8004f24 <HAL_RCC_OscConfig+0x330>)
 8004c9e:	49a2      	ldr	r1, [pc, #648]	; (8004f28 <HAL_RCC_OscConfig+0x334>)
 8004ca0:	400a      	ands	r2, r1
 8004ca2:	601a      	str	r2, [r3, #0]
 8004ca4:	4b9f      	ldr	r3, [pc, #636]	; (8004f24 <HAL_RCC_OscConfig+0x330>)
 8004ca6:	681a      	ldr	r2, [r3, #0]
 8004ca8:	4b9e      	ldr	r3, [pc, #632]	; (8004f24 <HAL_RCC_OscConfig+0x330>)
 8004caa:	49a0      	ldr	r1, [pc, #640]	; (8004f2c <HAL_RCC_OscConfig+0x338>)
 8004cac:	400a      	ands	r2, r1
 8004cae:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	685b      	ldr	r3, [r3, #4]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d014      	beq.n	8004ce2 <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cb8:	f7ff faea 	bl	8004290 <HAL_GetTick>
 8004cbc:	0003      	movs	r3, r0
 8004cbe:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004cc0:	e008      	b.n	8004cd4 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004cc2:	f7ff fae5 	bl	8004290 <HAL_GetTick>
 8004cc6:	0002      	movs	r2, r0
 8004cc8:	693b      	ldr	r3, [r7, #16]
 8004cca:	1ad3      	subs	r3, r2, r3
 8004ccc:	2b64      	cmp	r3, #100	; 0x64
 8004cce:	d901      	bls.n	8004cd4 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8004cd0:	2303      	movs	r3, #3
 8004cd2:	e2e9      	b.n	80052a8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004cd4:	4b93      	ldr	r3, [pc, #588]	; (8004f24 <HAL_RCC_OscConfig+0x330>)
 8004cd6:	681a      	ldr	r2, [r3, #0]
 8004cd8:	2380      	movs	r3, #128	; 0x80
 8004cda:	029b      	lsls	r3, r3, #10
 8004cdc:	4013      	ands	r3, r2
 8004cde:	d0f0      	beq.n	8004cc2 <HAL_RCC_OscConfig+0xce>
 8004ce0:	e015      	b.n	8004d0e <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ce2:	f7ff fad5 	bl	8004290 <HAL_GetTick>
 8004ce6:	0003      	movs	r3, r0
 8004ce8:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004cea:	e008      	b.n	8004cfe <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004cec:	f7ff fad0 	bl	8004290 <HAL_GetTick>
 8004cf0:	0002      	movs	r2, r0
 8004cf2:	693b      	ldr	r3, [r7, #16]
 8004cf4:	1ad3      	subs	r3, r2, r3
 8004cf6:	2b64      	cmp	r3, #100	; 0x64
 8004cf8:	d901      	bls.n	8004cfe <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8004cfa:	2303      	movs	r3, #3
 8004cfc:	e2d4      	b.n	80052a8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004cfe:	4b89      	ldr	r3, [pc, #548]	; (8004f24 <HAL_RCC_OscConfig+0x330>)
 8004d00:	681a      	ldr	r2, [r3, #0]
 8004d02:	2380      	movs	r3, #128	; 0x80
 8004d04:	029b      	lsls	r3, r3, #10
 8004d06:	4013      	ands	r3, r2
 8004d08:	d1f0      	bne.n	8004cec <HAL_RCC_OscConfig+0xf8>
 8004d0a:	e000      	b.n	8004d0e <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d0c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	2202      	movs	r2, #2
 8004d14:	4013      	ands	r3, r2
 8004d16:	d100      	bne.n	8004d1a <HAL_RCC_OscConfig+0x126>
 8004d18:	e099      	b.n	8004e4e <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004d1a:	4b82      	ldr	r3, [pc, #520]	; (8004f24 <HAL_RCC_OscConfig+0x330>)
 8004d1c:	689b      	ldr	r3, [r3, #8]
 8004d1e:	2238      	movs	r2, #56	; 0x38
 8004d20:	4013      	ands	r3, r2
 8004d22:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004d24:	4b7f      	ldr	r3, [pc, #508]	; (8004f24 <HAL_RCC_OscConfig+0x330>)
 8004d26:	68db      	ldr	r3, [r3, #12]
 8004d28:	2203      	movs	r2, #3
 8004d2a:	4013      	ands	r3, r2
 8004d2c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8004d2e:	69bb      	ldr	r3, [r7, #24]
 8004d30:	2b10      	cmp	r3, #16
 8004d32:	d102      	bne.n	8004d3a <HAL_RCC_OscConfig+0x146>
 8004d34:	697b      	ldr	r3, [r7, #20]
 8004d36:	2b02      	cmp	r3, #2
 8004d38:	d002      	beq.n	8004d40 <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8004d3a:	69bb      	ldr	r3, [r7, #24]
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d135      	bne.n	8004dac <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004d40:	4b78      	ldr	r3, [pc, #480]	; (8004f24 <HAL_RCC_OscConfig+0x330>)
 8004d42:	681a      	ldr	r2, [r3, #0]
 8004d44:	2380      	movs	r3, #128	; 0x80
 8004d46:	00db      	lsls	r3, r3, #3
 8004d48:	4013      	ands	r3, r2
 8004d4a:	d005      	beq.n	8004d58 <HAL_RCC_OscConfig+0x164>
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	68db      	ldr	r3, [r3, #12]
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d101      	bne.n	8004d58 <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 8004d54:	2301      	movs	r3, #1
 8004d56:	e2a7      	b.n	80052a8 <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d58:	4b72      	ldr	r3, [pc, #456]	; (8004f24 <HAL_RCC_OscConfig+0x330>)
 8004d5a:	685b      	ldr	r3, [r3, #4]
 8004d5c:	4a74      	ldr	r2, [pc, #464]	; (8004f30 <HAL_RCC_OscConfig+0x33c>)
 8004d5e:	4013      	ands	r3, r2
 8004d60:	0019      	movs	r1, r3
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	695b      	ldr	r3, [r3, #20]
 8004d66:	021a      	lsls	r2, r3, #8
 8004d68:	4b6e      	ldr	r3, [pc, #440]	; (8004f24 <HAL_RCC_OscConfig+0x330>)
 8004d6a:	430a      	orrs	r2, r1
 8004d6c:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004d6e:	69bb      	ldr	r3, [r7, #24]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d112      	bne.n	8004d9a <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8004d74:	4b6b      	ldr	r3, [pc, #428]	; (8004f24 <HAL_RCC_OscConfig+0x330>)
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	4a6e      	ldr	r2, [pc, #440]	; (8004f34 <HAL_RCC_OscConfig+0x340>)
 8004d7a:	4013      	ands	r3, r2
 8004d7c:	0019      	movs	r1, r3
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	691a      	ldr	r2, [r3, #16]
 8004d82:	4b68      	ldr	r3, [pc, #416]	; (8004f24 <HAL_RCC_OscConfig+0x330>)
 8004d84:	430a      	orrs	r2, r1
 8004d86:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8004d88:	4b66      	ldr	r3, [pc, #408]	; (8004f24 <HAL_RCC_OscConfig+0x330>)
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	0adb      	lsrs	r3, r3, #11
 8004d8e:	2207      	movs	r2, #7
 8004d90:	4013      	ands	r3, r2
 8004d92:	4a69      	ldr	r2, [pc, #420]	; (8004f38 <HAL_RCC_OscConfig+0x344>)
 8004d94:	40da      	lsrs	r2, r3
 8004d96:	4b69      	ldr	r3, [pc, #420]	; (8004f3c <HAL_RCC_OscConfig+0x348>)
 8004d98:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004d9a:	4b69      	ldr	r3, [pc, #420]	; (8004f40 <HAL_RCC_OscConfig+0x34c>)
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	0018      	movs	r0, r3
 8004da0:	f7ff fa1a 	bl	80041d8 <HAL_InitTick>
 8004da4:	1e03      	subs	r3, r0, #0
 8004da6:	d051      	beq.n	8004e4c <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 8004da8:	2301      	movs	r3, #1
 8004daa:	e27d      	b.n	80052a8 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	68db      	ldr	r3, [r3, #12]
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d030      	beq.n	8004e16 <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8004db4:	4b5b      	ldr	r3, [pc, #364]	; (8004f24 <HAL_RCC_OscConfig+0x330>)
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	4a5e      	ldr	r2, [pc, #376]	; (8004f34 <HAL_RCC_OscConfig+0x340>)
 8004dba:	4013      	ands	r3, r2
 8004dbc:	0019      	movs	r1, r3
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	691a      	ldr	r2, [r3, #16]
 8004dc2:	4b58      	ldr	r3, [pc, #352]	; (8004f24 <HAL_RCC_OscConfig+0x330>)
 8004dc4:	430a      	orrs	r2, r1
 8004dc6:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8004dc8:	4b56      	ldr	r3, [pc, #344]	; (8004f24 <HAL_RCC_OscConfig+0x330>)
 8004dca:	681a      	ldr	r2, [r3, #0]
 8004dcc:	4b55      	ldr	r3, [pc, #340]	; (8004f24 <HAL_RCC_OscConfig+0x330>)
 8004dce:	2180      	movs	r1, #128	; 0x80
 8004dd0:	0049      	lsls	r1, r1, #1
 8004dd2:	430a      	orrs	r2, r1
 8004dd4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dd6:	f7ff fa5b 	bl	8004290 <HAL_GetTick>
 8004dda:	0003      	movs	r3, r0
 8004ddc:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004dde:	e008      	b.n	8004df2 <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004de0:	f7ff fa56 	bl	8004290 <HAL_GetTick>
 8004de4:	0002      	movs	r2, r0
 8004de6:	693b      	ldr	r3, [r7, #16]
 8004de8:	1ad3      	subs	r3, r2, r3
 8004dea:	2b02      	cmp	r3, #2
 8004dec:	d901      	bls.n	8004df2 <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8004dee:	2303      	movs	r3, #3
 8004df0:	e25a      	b.n	80052a8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004df2:	4b4c      	ldr	r3, [pc, #304]	; (8004f24 <HAL_RCC_OscConfig+0x330>)
 8004df4:	681a      	ldr	r2, [r3, #0]
 8004df6:	2380      	movs	r3, #128	; 0x80
 8004df8:	00db      	lsls	r3, r3, #3
 8004dfa:	4013      	ands	r3, r2
 8004dfc:	d0f0      	beq.n	8004de0 <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004dfe:	4b49      	ldr	r3, [pc, #292]	; (8004f24 <HAL_RCC_OscConfig+0x330>)
 8004e00:	685b      	ldr	r3, [r3, #4]
 8004e02:	4a4b      	ldr	r2, [pc, #300]	; (8004f30 <HAL_RCC_OscConfig+0x33c>)
 8004e04:	4013      	ands	r3, r2
 8004e06:	0019      	movs	r1, r3
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	695b      	ldr	r3, [r3, #20]
 8004e0c:	021a      	lsls	r2, r3, #8
 8004e0e:	4b45      	ldr	r3, [pc, #276]	; (8004f24 <HAL_RCC_OscConfig+0x330>)
 8004e10:	430a      	orrs	r2, r1
 8004e12:	605a      	str	r2, [r3, #4]
 8004e14:	e01b      	b.n	8004e4e <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8004e16:	4b43      	ldr	r3, [pc, #268]	; (8004f24 <HAL_RCC_OscConfig+0x330>)
 8004e18:	681a      	ldr	r2, [r3, #0]
 8004e1a:	4b42      	ldr	r3, [pc, #264]	; (8004f24 <HAL_RCC_OscConfig+0x330>)
 8004e1c:	4949      	ldr	r1, [pc, #292]	; (8004f44 <HAL_RCC_OscConfig+0x350>)
 8004e1e:	400a      	ands	r2, r1
 8004e20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e22:	f7ff fa35 	bl	8004290 <HAL_GetTick>
 8004e26:	0003      	movs	r3, r0
 8004e28:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004e2a:	e008      	b.n	8004e3e <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e2c:	f7ff fa30 	bl	8004290 <HAL_GetTick>
 8004e30:	0002      	movs	r2, r0
 8004e32:	693b      	ldr	r3, [r7, #16]
 8004e34:	1ad3      	subs	r3, r2, r3
 8004e36:	2b02      	cmp	r3, #2
 8004e38:	d901      	bls.n	8004e3e <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 8004e3a:	2303      	movs	r3, #3
 8004e3c:	e234      	b.n	80052a8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004e3e:	4b39      	ldr	r3, [pc, #228]	; (8004f24 <HAL_RCC_OscConfig+0x330>)
 8004e40:	681a      	ldr	r2, [r3, #0]
 8004e42:	2380      	movs	r3, #128	; 0x80
 8004e44:	00db      	lsls	r3, r3, #3
 8004e46:	4013      	ands	r3, r2
 8004e48:	d1f0      	bne.n	8004e2c <HAL_RCC_OscConfig+0x238>
 8004e4a:	e000      	b.n	8004e4e <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004e4c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	2208      	movs	r2, #8
 8004e54:	4013      	ands	r3, r2
 8004e56:	d047      	beq.n	8004ee8 <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8004e58:	4b32      	ldr	r3, [pc, #200]	; (8004f24 <HAL_RCC_OscConfig+0x330>)
 8004e5a:	689b      	ldr	r3, [r3, #8]
 8004e5c:	2238      	movs	r2, #56	; 0x38
 8004e5e:	4013      	ands	r3, r2
 8004e60:	2b18      	cmp	r3, #24
 8004e62:	d10a      	bne.n	8004e7a <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8004e64:	4b2f      	ldr	r3, [pc, #188]	; (8004f24 <HAL_RCC_OscConfig+0x330>)
 8004e66:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e68:	2202      	movs	r2, #2
 8004e6a:	4013      	ands	r3, r2
 8004e6c:	d03c      	beq.n	8004ee8 <HAL_RCC_OscConfig+0x2f4>
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	699b      	ldr	r3, [r3, #24]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d138      	bne.n	8004ee8 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8004e76:	2301      	movs	r3, #1
 8004e78:	e216      	b.n	80052a8 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	699b      	ldr	r3, [r3, #24]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d019      	beq.n	8004eb6 <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8004e82:	4b28      	ldr	r3, [pc, #160]	; (8004f24 <HAL_RCC_OscConfig+0x330>)
 8004e84:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004e86:	4b27      	ldr	r3, [pc, #156]	; (8004f24 <HAL_RCC_OscConfig+0x330>)
 8004e88:	2101      	movs	r1, #1
 8004e8a:	430a      	orrs	r2, r1
 8004e8c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e8e:	f7ff f9ff 	bl	8004290 <HAL_GetTick>
 8004e92:	0003      	movs	r3, r0
 8004e94:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004e96:	e008      	b.n	8004eaa <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e98:	f7ff f9fa 	bl	8004290 <HAL_GetTick>
 8004e9c:	0002      	movs	r2, r0
 8004e9e:	693b      	ldr	r3, [r7, #16]
 8004ea0:	1ad3      	subs	r3, r2, r3
 8004ea2:	2b02      	cmp	r3, #2
 8004ea4:	d901      	bls.n	8004eaa <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 8004ea6:	2303      	movs	r3, #3
 8004ea8:	e1fe      	b.n	80052a8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004eaa:	4b1e      	ldr	r3, [pc, #120]	; (8004f24 <HAL_RCC_OscConfig+0x330>)
 8004eac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004eae:	2202      	movs	r2, #2
 8004eb0:	4013      	ands	r3, r2
 8004eb2:	d0f1      	beq.n	8004e98 <HAL_RCC_OscConfig+0x2a4>
 8004eb4:	e018      	b.n	8004ee8 <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8004eb6:	4b1b      	ldr	r3, [pc, #108]	; (8004f24 <HAL_RCC_OscConfig+0x330>)
 8004eb8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004eba:	4b1a      	ldr	r3, [pc, #104]	; (8004f24 <HAL_RCC_OscConfig+0x330>)
 8004ebc:	2101      	movs	r1, #1
 8004ebe:	438a      	bics	r2, r1
 8004ec0:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ec2:	f7ff f9e5 	bl	8004290 <HAL_GetTick>
 8004ec6:	0003      	movs	r3, r0
 8004ec8:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004eca:	e008      	b.n	8004ede <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ecc:	f7ff f9e0 	bl	8004290 <HAL_GetTick>
 8004ed0:	0002      	movs	r2, r0
 8004ed2:	693b      	ldr	r3, [r7, #16]
 8004ed4:	1ad3      	subs	r3, r2, r3
 8004ed6:	2b02      	cmp	r3, #2
 8004ed8:	d901      	bls.n	8004ede <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 8004eda:	2303      	movs	r3, #3
 8004edc:	e1e4      	b.n	80052a8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004ede:	4b11      	ldr	r3, [pc, #68]	; (8004f24 <HAL_RCC_OscConfig+0x330>)
 8004ee0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ee2:	2202      	movs	r2, #2
 8004ee4:	4013      	ands	r3, r2
 8004ee6:	d1f1      	bne.n	8004ecc <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	2204      	movs	r2, #4
 8004eee:	4013      	ands	r3, r2
 8004ef0:	d100      	bne.n	8004ef4 <HAL_RCC_OscConfig+0x300>
 8004ef2:	e0c7      	b.n	8005084 <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004ef4:	231f      	movs	r3, #31
 8004ef6:	18fb      	adds	r3, r7, r3
 8004ef8:	2200      	movs	r2, #0
 8004efa:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004efc:	4b09      	ldr	r3, [pc, #36]	; (8004f24 <HAL_RCC_OscConfig+0x330>)
 8004efe:	689b      	ldr	r3, [r3, #8]
 8004f00:	2238      	movs	r2, #56	; 0x38
 8004f02:	4013      	ands	r3, r2
 8004f04:	2b20      	cmp	r3, #32
 8004f06:	d11f      	bne.n	8004f48 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8004f08:	4b06      	ldr	r3, [pc, #24]	; (8004f24 <HAL_RCC_OscConfig+0x330>)
 8004f0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f0c:	2202      	movs	r2, #2
 8004f0e:	4013      	ands	r3, r2
 8004f10:	d100      	bne.n	8004f14 <HAL_RCC_OscConfig+0x320>
 8004f12:	e0b7      	b.n	8005084 <HAL_RCC_OscConfig+0x490>
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	689b      	ldr	r3, [r3, #8]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d000      	beq.n	8004f1e <HAL_RCC_OscConfig+0x32a>
 8004f1c:	e0b2      	b.n	8005084 <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 8004f1e:	2301      	movs	r3, #1
 8004f20:	e1c2      	b.n	80052a8 <HAL_RCC_OscConfig+0x6b4>
 8004f22:	46c0      	nop			; (mov r8, r8)
 8004f24:	40021000 	.word	0x40021000
 8004f28:	fffeffff 	.word	0xfffeffff
 8004f2c:	fffbffff 	.word	0xfffbffff
 8004f30:	ffff80ff 	.word	0xffff80ff
 8004f34:	ffffc7ff 	.word	0xffffc7ff
 8004f38:	00f42400 	.word	0x00f42400
 8004f3c:	20000010 	.word	0x20000010
 8004f40:	20000014 	.word	0x20000014
 8004f44:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004f48:	4bb5      	ldr	r3, [pc, #724]	; (8005220 <HAL_RCC_OscConfig+0x62c>)
 8004f4a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004f4c:	2380      	movs	r3, #128	; 0x80
 8004f4e:	055b      	lsls	r3, r3, #21
 8004f50:	4013      	ands	r3, r2
 8004f52:	d101      	bne.n	8004f58 <HAL_RCC_OscConfig+0x364>
 8004f54:	2301      	movs	r3, #1
 8004f56:	e000      	b.n	8004f5a <HAL_RCC_OscConfig+0x366>
 8004f58:	2300      	movs	r3, #0
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d011      	beq.n	8004f82 <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8004f5e:	4bb0      	ldr	r3, [pc, #704]	; (8005220 <HAL_RCC_OscConfig+0x62c>)
 8004f60:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004f62:	4baf      	ldr	r3, [pc, #700]	; (8005220 <HAL_RCC_OscConfig+0x62c>)
 8004f64:	2180      	movs	r1, #128	; 0x80
 8004f66:	0549      	lsls	r1, r1, #21
 8004f68:	430a      	orrs	r2, r1
 8004f6a:	63da      	str	r2, [r3, #60]	; 0x3c
 8004f6c:	4bac      	ldr	r3, [pc, #688]	; (8005220 <HAL_RCC_OscConfig+0x62c>)
 8004f6e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004f70:	2380      	movs	r3, #128	; 0x80
 8004f72:	055b      	lsls	r3, r3, #21
 8004f74:	4013      	ands	r3, r2
 8004f76:	60fb      	str	r3, [r7, #12]
 8004f78:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8004f7a:	231f      	movs	r3, #31
 8004f7c:	18fb      	adds	r3, r7, r3
 8004f7e:	2201      	movs	r2, #1
 8004f80:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004f82:	4ba8      	ldr	r3, [pc, #672]	; (8005224 <HAL_RCC_OscConfig+0x630>)
 8004f84:	681a      	ldr	r2, [r3, #0]
 8004f86:	2380      	movs	r3, #128	; 0x80
 8004f88:	005b      	lsls	r3, r3, #1
 8004f8a:	4013      	ands	r3, r2
 8004f8c:	d11a      	bne.n	8004fc4 <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004f8e:	4ba5      	ldr	r3, [pc, #660]	; (8005224 <HAL_RCC_OscConfig+0x630>)
 8004f90:	681a      	ldr	r2, [r3, #0]
 8004f92:	4ba4      	ldr	r3, [pc, #656]	; (8005224 <HAL_RCC_OscConfig+0x630>)
 8004f94:	2180      	movs	r1, #128	; 0x80
 8004f96:	0049      	lsls	r1, r1, #1
 8004f98:	430a      	orrs	r2, r1
 8004f9a:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8004f9c:	f7ff f978 	bl	8004290 <HAL_GetTick>
 8004fa0:	0003      	movs	r3, r0
 8004fa2:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004fa4:	e008      	b.n	8004fb8 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004fa6:	f7ff f973 	bl	8004290 <HAL_GetTick>
 8004faa:	0002      	movs	r2, r0
 8004fac:	693b      	ldr	r3, [r7, #16]
 8004fae:	1ad3      	subs	r3, r2, r3
 8004fb0:	2b02      	cmp	r3, #2
 8004fb2:	d901      	bls.n	8004fb8 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8004fb4:	2303      	movs	r3, #3
 8004fb6:	e177      	b.n	80052a8 <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004fb8:	4b9a      	ldr	r3, [pc, #616]	; (8005224 <HAL_RCC_OscConfig+0x630>)
 8004fba:	681a      	ldr	r2, [r3, #0]
 8004fbc:	2380      	movs	r3, #128	; 0x80
 8004fbe:	005b      	lsls	r3, r3, #1
 8004fc0:	4013      	ands	r3, r2
 8004fc2:	d0f0      	beq.n	8004fa6 <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	689b      	ldr	r3, [r3, #8]
 8004fc8:	2b01      	cmp	r3, #1
 8004fca:	d106      	bne.n	8004fda <HAL_RCC_OscConfig+0x3e6>
 8004fcc:	4b94      	ldr	r3, [pc, #592]	; (8005220 <HAL_RCC_OscConfig+0x62c>)
 8004fce:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004fd0:	4b93      	ldr	r3, [pc, #588]	; (8005220 <HAL_RCC_OscConfig+0x62c>)
 8004fd2:	2101      	movs	r1, #1
 8004fd4:	430a      	orrs	r2, r1
 8004fd6:	65da      	str	r2, [r3, #92]	; 0x5c
 8004fd8:	e01c      	b.n	8005014 <HAL_RCC_OscConfig+0x420>
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	689b      	ldr	r3, [r3, #8]
 8004fde:	2b05      	cmp	r3, #5
 8004fe0:	d10c      	bne.n	8004ffc <HAL_RCC_OscConfig+0x408>
 8004fe2:	4b8f      	ldr	r3, [pc, #572]	; (8005220 <HAL_RCC_OscConfig+0x62c>)
 8004fe4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004fe6:	4b8e      	ldr	r3, [pc, #568]	; (8005220 <HAL_RCC_OscConfig+0x62c>)
 8004fe8:	2104      	movs	r1, #4
 8004fea:	430a      	orrs	r2, r1
 8004fec:	65da      	str	r2, [r3, #92]	; 0x5c
 8004fee:	4b8c      	ldr	r3, [pc, #560]	; (8005220 <HAL_RCC_OscConfig+0x62c>)
 8004ff0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004ff2:	4b8b      	ldr	r3, [pc, #556]	; (8005220 <HAL_RCC_OscConfig+0x62c>)
 8004ff4:	2101      	movs	r1, #1
 8004ff6:	430a      	orrs	r2, r1
 8004ff8:	65da      	str	r2, [r3, #92]	; 0x5c
 8004ffa:	e00b      	b.n	8005014 <HAL_RCC_OscConfig+0x420>
 8004ffc:	4b88      	ldr	r3, [pc, #544]	; (8005220 <HAL_RCC_OscConfig+0x62c>)
 8004ffe:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005000:	4b87      	ldr	r3, [pc, #540]	; (8005220 <HAL_RCC_OscConfig+0x62c>)
 8005002:	2101      	movs	r1, #1
 8005004:	438a      	bics	r2, r1
 8005006:	65da      	str	r2, [r3, #92]	; 0x5c
 8005008:	4b85      	ldr	r3, [pc, #532]	; (8005220 <HAL_RCC_OscConfig+0x62c>)
 800500a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800500c:	4b84      	ldr	r3, [pc, #528]	; (8005220 <HAL_RCC_OscConfig+0x62c>)
 800500e:	2104      	movs	r1, #4
 8005010:	438a      	bics	r2, r1
 8005012:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	689b      	ldr	r3, [r3, #8]
 8005018:	2b00      	cmp	r3, #0
 800501a:	d014      	beq.n	8005046 <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800501c:	f7ff f938 	bl	8004290 <HAL_GetTick>
 8005020:	0003      	movs	r3, r0
 8005022:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005024:	e009      	b.n	800503a <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005026:	f7ff f933 	bl	8004290 <HAL_GetTick>
 800502a:	0002      	movs	r2, r0
 800502c:	693b      	ldr	r3, [r7, #16]
 800502e:	1ad3      	subs	r3, r2, r3
 8005030:	4a7d      	ldr	r2, [pc, #500]	; (8005228 <HAL_RCC_OscConfig+0x634>)
 8005032:	4293      	cmp	r3, r2
 8005034:	d901      	bls.n	800503a <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8005036:	2303      	movs	r3, #3
 8005038:	e136      	b.n	80052a8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800503a:	4b79      	ldr	r3, [pc, #484]	; (8005220 <HAL_RCC_OscConfig+0x62c>)
 800503c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800503e:	2202      	movs	r2, #2
 8005040:	4013      	ands	r3, r2
 8005042:	d0f0      	beq.n	8005026 <HAL_RCC_OscConfig+0x432>
 8005044:	e013      	b.n	800506e <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005046:	f7ff f923 	bl	8004290 <HAL_GetTick>
 800504a:	0003      	movs	r3, r0
 800504c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800504e:	e009      	b.n	8005064 <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005050:	f7ff f91e 	bl	8004290 <HAL_GetTick>
 8005054:	0002      	movs	r2, r0
 8005056:	693b      	ldr	r3, [r7, #16]
 8005058:	1ad3      	subs	r3, r2, r3
 800505a:	4a73      	ldr	r2, [pc, #460]	; (8005228 <HAL_RCC_OscConfig+0x634>)
 800505c:	4293      	cmp	r3, r2
 800505e:	d901      	bls.n	8005064 <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 8005060:	2303      	movs	r3, #3
 8005062:	e121      	b.n	80052a8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005064:	4b6e      	ldr	r3, [pc, #440]	; (8005220 <HAL_RCC_OscConfig+0x62c>)
 8005066:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005068:	2202      	movs	r2, #2
 800506a:	4013      	ands	r3, r2
 800506c:	d1f0      	bne.n	8005050 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800506e:	231f      	movs	r3, #31
 8005070:	18fb      	adds	r3, r7, r3
 8005072:	781b      	ldrb	r3, [r3, #0]
 8005074:	2b01      	cmp	r3, #1
 8005076:	d105      	bne.n	8005084 <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8005078:	4b69      	ldr	r3, [pc, #420]	; (8005220 <HAL_RCC_OscConfig+0x62c>)
 800507a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800507c:	4b68      	ldr	r3, [pc, #416]	; (8005220 <HAL_RCC_OscConfig+0x62c>)
 800507e:	496b      	ldr	r1, [pc, #428]	; (800522c <HAL_RCC_OscConfig+0x638>)
 8005080:	400a      	ands	r2, r1
 8005082:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	2220      	movs	r2, #32
 800508a:	4013      	ands	r3, r2
 800508c:	d039      	beq.n	8005102 <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	69db      	ldr	r3, [r3, #28]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d01b      	beq.n	80050ce <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005096:	4b62      	ldr	r3, [pc, #392]	; (8005220 <HAL_RCC_OscConfig+0x62c>)
 8005098:	681a      	ldr	r2, [r3, #0]
 800509a:	4b61      	ldr	r3, [pc, #388]	; (8005220 <HAL_RCC_OscConfig+0x62c>)
 800509c:	2180      	movs	r1, #128	; 0x80
 800509e:	03c9      	lsls	r1, r1, #15
 80050a0:	430a      	orrs	r2, r1
 80050a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050a4:	f7ff f8f4 	bl	8004290 <HAL_GetTick>
 80050a8:	0003      	movs	r3, r0
 80050aa:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80050ac:	e008      	b.n	80050c0 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80050ae:	f7ff f8ef 	bl	8004290 <HAL_GetTick>
 80050b2:	0002      	movs	r2, r0
 80050b4:	693b      	ldr	r3, [r7, #16]
 80050b6:	1ad3      	subs	r3, r2, r3
 80050b8:	2b02      	cmp	r3, #2
 80050ba:	d901      	bls.n	80050c0 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 80050bc:	2303      	movs	r3, #3
 80050be:	e0f3      	b.n	80052a8 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80050c0:	4b57      	ldr	r3, [pc, #348]	; (8005220 <HAL_RCC_OscConfig+0x62c>)
 80050c2:	681a      	ldr	r2, [r3, #0]
 80050c4:	2380      	movs	r3, #128	; 0x80
 80050c6:	041b      	lsls	r3, r3, #16
 80050c8:	4013      	ands	r3, r2
 80050ca:	d0f0      	beq.n	80050ae <HAL_RCC_OscConfig+0x4ba>
 80050cc:	e019      	b.n	8005102 <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80050ce:	4b54      	ldr	r3, [pc, #336]	; (8005220 <HAL_RCC_OscConfig+0x62c>)
 80050d0:	681a      	ldr	r2, [r3, #0]
 80050d2:	4b53      	ldr	r3, [pc, #332]	; (8005220 <HAL_RCC_OscConfig+0x62c>)
 80050d4:	4956      	ldr	r1, [pc, #344]	; (8005230 <HAL_RCC_OscConfig+0x63c>)
 80050d6:	400a      	ands	r2, r1
 80050d8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050da:	f7ff f8d9 	bl	8004290 <HAL_GetTick>
 80050de:	0003      	movs	r3, r0
 80050e0:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80050e2:	e008      	b.n	80050f6 <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80050e4:	f7ff f8d4 	bl	8004290 <HAL_GetTick>
 80050e8:	0002      	movs	r2, r0
 80050ea:	693b      	ldr	r3, [r7, #16]
 80050ec:	1ad3      	subs	r3, r2, r3
 80050ee:	2b02      	cmp	r3, #2
 80050f0:	d901      	bls.n	80050f6 <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 80050f2:	2303      	movs	r3, #3
 80050f4:	e0d8      	b.n	80052a8 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80050f6:	4b4a      	ldr	r3, [pc, #296]	; (8005220 <HAL_RCC_OscConfig+0x62c>)
 80050f8:	681a      	ldr	r2, [r3, #0]
 80050fa:	2380      	movs	r3, #128	; 0x80
 80050fc:	041b      	lsls	r3, r3, #16
 80050fe:	4013      	ands	r3, r2
 8005100:	d1f0      	bne.n	80050e4 <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6a1b      	ldr	r3, [r3, #32]
 8005106:	2b00      	cmp	r3, #0
 8005108:	d100      	bne.n	800510c <HAL_RCC_OscConfig+0x518>
 800510a:	e0cc      	b.n	80052a6 <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800510c:	4b44      	ldr	r3, [pc, #272]	; (8005220 <HAL_RCC_OscConfig+0x62c>)
 800510e:	689b      	ldr	r3, [r3, #8]
 8005110:	2238      	movs	r2, #56	; 0x38
 8005112:	4013      	ands	r3, r2
 8005114:	2b10      	cmp	r3, #16
 8005116:	d100      	bne.n	800511a <HAL_RCC_OscConfig+0x526>
 8005118:	e07b      	b.n	8005212 <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	6a1b      	ldr	r3, [r3, #32]
 800511e:	2b02      	cmp	r3, #2
 8005120:	d156      	bne.n	80051d0 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005122:	4b3f      	ldr	r3, [pc, #252]	; (8005220 <HAL_RCC_OscConfig+0x62c>)
 8005124:	681a      	ldr	r2, [r3, #0]
 8005126:	4b3e      	ldr	r3, [pc, #248]	; (8005220 <HAL_RCC_OscConfig+0x62c>)
 8005128:	4942      	ldr	r1, [pc, #264]	; (8005234 <HAL_RCC_OscConfig+0x640>)
 800512a:	400a      	ands	r2, r1
 800512c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800512e:	f7ff f8af 	bl	8004290 <HAL_GetTick>
 8005132:	0003      	movs	r3, r0
 8005134:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005136:	e008      	b.n	800514a <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005138:	f7ff f8aa 	bl	8004290 <HAL_GetTick>
 800513c:	0002      	movs	r2, r0
 800513e:	693b      	ldr	r3, [r7, #16]
 8005140:	1ad3      	subs	r3, r2, r3
 8005142:	2b02      	cmp	r3, #2
 8005144:	d901      	bls.n	800514a <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 8005146:	2303      	movs	r3, #3
 8005148:	e0ae      	b.n	80052a8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800514a:	4b35      	ldr	r3, [pc, #212]	; (8005220 <HAL_RCC_OscConfig+0x62c>)
 800514c:	681a      	ldr	r2, [r3, #0]
 800514e:	2380      	movs	r3, #128	; 0x80
 8005150:	049b      	lsls	r3, r3, #18
 8005152:	4013      	ands	r3, r2
 8005154:	d1f0      	bne.n	8005138 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005156:	4b32      	ldr	r3, [pc, #200]	; (8005220 <HAL_RCC_OscConfig+0x62c>)
 8005158:	68db      	ldr	r3, [r3, #12]
 800515a:	4a37      	ldr	r2, [pc, #220]	; (8005238 <HAL_RCC_OscConfig+0x644>)
 800515c:	4013      	ands	r3, r2
 800515e:	0019      	movs	r1, r3
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005168:	431a      	orrs	r2, r3
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800516e:	021b      	lsls	r3, r3, #8
 8005170:	431a      	orrs	r2, r3
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005176:	431a      	orrs	r2, r3
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800517c:	431a      	orrs	r2, r3
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005182:	431a      	orrs	r2, r3
 8005184:	4b26      	ldr	r3, [pc, #152]	; (8005220 <HAL_RCC_OscConfig+0x62c>)
 8005186:	430a      	orrs	r2, r1
 8005188:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800518a:	4b25      	ldr	r3, [pc, #148]	; (8005220 <HAL_RCC_OscConfig+0x62c>)
 800518c:	681a      	ldr	r2, [r3, #0]
 800518e:	4b24      	ldr	r3, [pc, #144]	; (8005220 <HAL_RCC_OscConfig+0x62c>)
 8005190:	2180      	movs	r1, #128	; 0x80
 8005192:	0449      	lsls	r1, r1, #17
 8005194:	430a      	orrs	r2, r1
 8005196:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8005198:	4b21      	ldr	r3, [pc, #132]	; (8005220 <HAL_RCC_OscConfig+0x62c>)
 800519a:	68da      	ldr	r2, [r3, #12]
 800519c:	4b20      	ldr	r3, [pc, #128]	; (8005220 <HAL_RCC_OscConfig+0x62c>)
 800519e:	2180      	movs	r1, #128	; 0x80
 80051a0:	0549      	lsls	r1, r1, #21
 80051a2:	430a      	orrs	r2, r1
 80051a4:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051a6:	f7ff f873 	bl	8004290 <HAL_GetTick>
 80051aa:	0003      	movs	r3, r0
 80051ac:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80051ae:	e008      	b.n	80051c2 <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051b0:	f7ff f86e 	bl	8004290 <HAL_GetTick>
 80051b4:	0002      	movs	r2, r0
 80051b6:	693b      	ldr	r3, [r7, #16]
 80051b8:	1ad3      	subs	r3, r2, r3
 80051ba:	2b02      	cmp	r3, #2
 80051bc:	d901      	bls.n	80051c2 <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 80051be:	2303      	movs	r3, #3
 80051c0:	e072      	b.n	80052a8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80051c2:	4b17      	ldr	r3, [pc, #92]	; (8005220 <HAL_RCC_OscConfig+0x62c>)
 80051c4:	681a      	ldr	r2, [r3, #0]
 80051c6:	2380      	movs	r3, #128	; 0x80
 80051c8:	049b      	lsls	r3, r3, #18
 80051ca:	4013      	ands	r3, r2
 80051cc:	d0f0      	beq.n	80051b0 <HAL_RCC_OscConfig+0x5bc>
 80051ce:	e06a      	b.n	80052a6 <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80051d0:	4b13      	ldr	r3, [pc, #76]	; (8005220 <HAL_RCC_OscConfig+0x62c>)
 80051d2:	681a      	ldr	r2, [r3, #0]
 80051d4:	4b12      	ldr	r3, [pc, #72]	; (8005220 <HAL_RCC_OscConfig+0x62c>)
 80051d6:	4917      	ldr	r1, [pc, #92]	; (8005234 <HAL_RCC_OscConfig+0x640>)
 80051d8:	400a      	ands	r2, r1
 80051da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051dc:	f7ff f858 	bl	8004290 <HAL_GetTick>
 80051e0:	0003      	movs	r3, r0
 80051e2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80051e4:	e008      	b.n	80051f8 <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051e6:	f7ff f853 	bl	8004290 <HAL_GetTick>
 80051ea:	0002      	movs	r2, r0
 80051ec:	693b      	ldr	r3, [r7, #16]
 80051ee:	1ad3      	subs	r3, r2, r3
 80051f0:	2b02      	cmp	r3, #2
 80051f2:	d901      	bls.n	80051f8 <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 80051f4:	2303      	movs	r3, #3
 80051f6:	e057      	b.n	80052a8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80051f8:	4b09      	ldr	r3, [pc, #36]	; (8005220 <HAL_RCC_OscConfig+0x62c>)
 80051fa:	681a      	ldr	r2, [r3, #0]
 80051fc:	2380      	movs	r3, #128	; 0x80
 80051fe:	049b      	lsls	r3, r3, #18
 8005200:	4013      	ands	r3, r2
 8005202:	d1f0      	bne.n	80051e6 <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8005204:	4b06      	ldr	r3, [pc, #24]	; (8005220 <HAL_RCC_OscConfig+0x62c>)
 8005206:	68da      	ldr	r2, [r3, #12]
 8005208:	4b05      	ldr	r3, [pc, #20]	; (8005220 <HAL_RCC_OscConfig+0x62c>)
 800520a:	490c      	ldr	r1, [pc, #48]	; (800523c <HAL_RCC_OscConfig+0x648>)
 800520c:	400a      	ands	r2, r1
 800520e:	60da      	str	r2, [r3, #12]
 8005210:	e049      	b.n	80052a6 <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	6a1b      	ldr	r3, [r3, #32]
 8005216:	2b01      	cmp	r3, #1
 8005218:	d112      	bne.n	8005240 <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 800521a:	2301      	movs	r3, #1
 800521c:	e044      	b.n	80052a8 <HAL_RCC_OscConfig+0x6b4>
 800521e:	46c0      	nop			; (mov r8, r8)
 8005220:	40021000 	.word	0x40021000
 8005224:	40007000 	.word	0x40007000
 8005228:	00001388 	.word	0x00001388
 800522c:	efffffff 	.word	0xefffffff
 8005230:	ffbfffff 	.word	0xffbfffff
 8005234:	feffffff 	.word	0xfeffffff
 8005238:	11c1808c 	.word	0x11c1808c
 800523c:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8005240:	4b1b      	ldr	r3, [pc, #108]	; (80052b0 <HAL_RCC_OscConfig+0x6bc>)
 8005242:	68db      	ldr	r3, [r3, #12]
 8005244:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005246:	697b      	ldr	r3, [r7, #20]
 8005248:	2203      	movs	r2, #3
 800524a:	401a      	ands	r2, r3
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005250:	429a      	cmp	r2, r3
 8005252:	d126      	bne.n	80052a2 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005254:	697b      	ldr	r3, [r7, #20]
 8005256:	2270      	movs	r2, #112	; 0x70
 8005258:	401a      	ands	r2, r3
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800525e:	429a      	cmp	r2, r3
 8005260:	d11f      	bne.n	80052a2 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005262:	697a      	ldr	r2, [r7, #20]
 8005264:	23fe      	movs	r3, #254	; 0xfe
 8005266:	01db      	lsls	r3, r3, #7
 8005268:	401a      	ands	r2, r3
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800526e:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005270:	429a      	cmp	r2, r3
 8005272:	d116      	bne.n	80052a2 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005274:	697a      	ldr	r2, [r7, #20]
 8005276:	23f8      	movs	r3, #248	; 0xf8
 8005278:	039b      	lsls	r3, r3, #14
 800527a:	401a      	ands	r2, r3
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005280:	429a      	cmp	r2, r3
 8005282:	d10e      	bne.n	80052a2 <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8005284:	697a      	ldr	r2, [r7, #20]
 8005286:	23e0      	movs	r3, #224	; 0xe0
 8005288:	051b      	lsls	r3, r3, #20
 800528a:	401a      	ands	r2, r3
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005290:	429a      	cmp	r2, r3
 8005292:	d106      	bne.n	80052a2 <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8005294:	697b      	ldr	r3, [r7, #20]
 8005296:	0f5b      	lsrs	r3, r3, #29
 8005298:	075a      	lsls	r2, r3, #29
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800529e:	429a      	cmp	r2, r3
 80052a0:	d001      	beq.n	80052a6 <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 80052a2:	2301      	movs	r3, #1
 80052a4:	e000      	b.n	80052a8 <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 80052a6:	2300      	movs	r3, #0
}
 80052a8:	0018      	movs	r0, r3
 80052aa:	46bd      	mov	sp, r7
 80052ac:	b008      	add	sp, #32
 80052ae:	bd80      	pop	{r7, pc}
 80052b0:	40021000 	.word	0x40021000

080052b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	b084      	sub	sp, #16
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
 80052bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d101      	bne.n	80052c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80052c4:	2301      	movs	r3, #1
 80052c6:	e0e9      	b.n	800549c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80052c8:	4b76      	ldr	r3, [pc, #472]	; (80054a4 <HAL_RCC_ClockConfig+0x1f0>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	2207      	movs	r2, #7
 80052ce:	4013      	ands	r3, r2
 80052d0:	683a      	ldr	r2, [r7, #0]
 80052d2:	429a      	cmp	r2, r3
 80052d4:	d91e      	bls.n	8005314 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052d6:	4b73      	ldr	r3, [pc, #460]	; (80054a4 <HAL_RCC_ClockConfig+0x1f0>)
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	2207      	movs	r2, #7
 80052dc:	4393      	bics	r3, r2
 80052de:	0019      	movs	r1, r3
 80052e0:	4b70      	ldr	r3, [pc, #448]	; (80054a4 <HAL_RCC_ClockConfig+0x1f0>)
 80052e2:	683a      	ldr	r2, [r7, #0]
 80052e4:	430a      	orrs	r2, r1
 80052e6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80052e8:	f7fe ffd2 	bl	8004290 <HAL_GetTick>
 80052ec:	0003      	movs	r3, r0
 80052ee:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80052f0:	e009      	b.n	8005306 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80052f2:	f7fe ffcd 	bl	8004290 <HAL_GetTick>
 80052f6:	0002      	movs	r2, r0
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	1ad3      	subs	r3, r2, r3
 80052fc:	4a6a      	ldr	r2, [pc, #424]	; (80054a8 <HAL_RCC_ClockConfig+0x1f4>)
 80052fe:	4293      	cmp	r3, r2
 8005300:	d901      	bls.n	8005306 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8005302:	2303      	movs	r3, #3
 8005304:	e0ca      	b.n	800549c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005306:	4b67      	ldr	r3, [pc, #412]	; (80054a4 <HAL_RCC_ClockConfig+0x1f0>)
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	2207      	movs	r2, #7
 800530c:	4013      	ands	r3, r2
 800530e:	683a      	ldr	r2, [r7, #0]
 8005310:	429a      	cmp	r2, r3
 8005312:	d1ee      	bne.n	80052f2 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	2202      	movs	r2, #2
 800531a:	4013      	ands	r3, r2
 800531c:	d015      	beq.n	800534a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	2204      	movs	r2, #4
 8005324:	4013      	ands	r3, r2
 8005326:	d006      	beq.n	8005336 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8005328:	4b60      	ldr	r3, [pc, #384]	; (80054ac <HAL_RCC_ClockConfig+0x1f8>)
 800532a:	689a      	ldr	r2, [r3, #8]
 800532c:	4b5f      	ldr	r3, [pc, #380]	; (80054ac <HAL_RCC_ClockConfig+0x1f8>)
 800532e:	21e0      	movs	r1, #224	; 0xe0
 8005330:	01c9      	lsls	r1, r1, #7
 8005332:	430a      	orrs	r2, r1
 8005334:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005336:	4b5d      	ldr	r3, [pc, #372]	; (80054ac <HAL_RCC_ClockConfig+0x1f8>)
 8005338:	689b      	ldr	r3, [r3, #8]
 800533a:	4a5d      	ldr	r2, [pc, #372]	; (80054b0 <HAL_RCC_ClockConfig+0x1fc>)
 800533c:	4013      	ands	r3, r2
 800533e:	0019      	movs	r1, r3
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	689a      	ldr	r2, [r3, #8]
 8005344:	4b59      	ldr	r3, [pc, #356]	; (80054ac <HAL_RCC_ClockConfig+0x1f8>)
 8005346:	430a      	orrs	r2, r1
 8005348:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	2201      	movs	r2, #1
 8005350:	4013      	ands	r3, r2
 8005352:	d057      	beq.n	8005404 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	685b      	ldr	r3, [r3, #4]
 8005358:	2b01      	cmp	r3, #1
 800535a:	d107      	bne.n	800536c <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800535c:	4b53      	ldr	r3, [pc, #332]	; (80054ac <HAL_RCC_ClockConfig+0x1f8>)
 800535e:	681a      	ldr	r2, [r3, #0]
 8005360:	2380      	movs	r3, #128	; 0x80
 8005362:	029b      	lsls	r3, r3, #10
 8005364:	4013      	ands	r3, r2
 8005366:	d12b      	bne.n	80053c0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005368:	2301      	movs	r3, #1
 800536a:	e097      	b.n	800549c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	685b      	ldr	r3, [r3, #4]
 8005370:	2b02      	cmp	r3, #2
 8005372:	d107      	bne.n	8005384 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005374:	4b4d      	ldr	r3, [pc, #308]	; (80054ac <HAL_RCC_ClockConfig+0x1f8>)
 8005376:	681a      	ldr	r2, [r3, #0]
 8005378:	2380      	movs	r3, #128	; 0x80
 800537a:	049b      	lsls	r3, r3, #18
 800537c:	4013      	ands	r3, r2
 800537e:	d11f      	bne.n	80053c0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005380:	2301      	movs	r3, #1
 8005382:	e08b      	b.n	800549c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	685b      	ldr	r3, [r3, #4]
 8005388:	2b00      	cmp	r3, #0
 800538a:	d107      	bne.n	800539c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800538c:	4b47      	ldr	r3, [pc, #284]	; (80054ac <HAL_RCC_ClockConfig+0x1f8>)
 800538e:	681a      	ldr	r2, [r3, #0]
 8005390:	2380      	movs	r3, #128	; 0x80
 8005392:	00db      	lsls	r3, r3, #3
 8005394:	4013      	ands	r3, r2
 8005396:	d113      	bne.n	80053c0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005398:	2301      	movs	r3, #1
 800539a:	e07f      	b.n	800549c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	685b      	ldr	r3, [r3, #4]
 80053a0:	2b03      	cmp	r3, #3
 80053a2:	d106      	bne.n	80053b2 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80053a4:	4b41      	ldr	r3, [pc, #260]	; (80054ac <HAL_RCC_ClockConfig+0x1f8>)
 80053a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80053a8:	2202      	movs	r2, #2
 80053aa:	4013      	ands	r3, r2
 80053ac:	d108      	bne.n	80053c0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80053ae:	2301      	movs	r3, #1
 80053b0:	e074      	b.n	800549c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80053b2:	4b3e      	ldr	r3, [pc, #248]	; (80054ac <HAL_RCC_ClockConfig+0x1f8>)
 80053b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053b6:	2202      	movs	r2, #2
 80053b8:	4013      	ands	r3, r2
 80053ba:	d101      	bne.n	80053c0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80053bc:	2301      	movs	r3, #1
 80053be:	e06d      	b.n	800549c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80053c0:	4b3a      	ldr	r3, [pc, #232]	; (80054ac <HAL_RCC_ClockConfig+0x1f8>)
 80053c2:	689b      	ldr	r3, [r3, #8]
 80053c4:	2207      	movs	r2, #7
 80053c6:	4393      	bics	r3, r2
 80053c8:	0019      	movs	r1, r3
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	685a      	ldr	r2, [r3, #4]
 80053ce:	4b37      	ldr	r3, [pc, #220]	; (80054ac <HAL_RCC_ClockConfig+0x1f8>)
 80053d0:	430a      	orrs	r2, r1
 80053d2:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80053d4:	f7fe ff5c 	bl	8004290 <HAL_GetTick>
 80053d8:	0003      	movs	r3, r0
 80053da:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80053dc:	e009      	b.n	80053f2 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80053de:	f7fe ff57 	bl	8004290 <HAL_GetTick>
 80053e2:	0002      	movs	r2, r0
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	1ad3      	subs	r3, r2, r3
 80053e8:	4a2f      	ldr	r2, [pc, #188]	; (80054a8 <HAL_RCC_ClockConfig+0x1f4>)
 80053ea:	4293      	cmp	r3, r2
 80053ec:	d901      	bls.n	80053f2 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80053ee:	2303      	movs	r3, #3
 80053f0:	e054      	b.n	800549c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80053f2:	4b2e      	ldr	r3, [pc, #184]	; (80054ac <HAL_RCC_ClockConfig+0x1f8>)
 80053f4:	689b      	ldr	r3, [r3, #8]
 80053f6:	2238      	movs	r2, #56	; 0x38
 80053f8:	401a      	ands	r2, r3
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	685b      	ldr	r3, [r3, #4]
 80053fe:	00db      	lsls	r3, r3, #3
 8005400:	429a      	cmp	r2, r3
 8005402:	d1ec      	bne.n	80053de <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005404:	4b27      	ldr	r3, [pc, #156]	; (80054a4 <HAL_RCC_ClockConfig+0x1f0>)
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	2207      	movs	r2, #7
 800540a:	4013      	ands	r3, r2
 800540c:	683a      	ldr	r2, [r7, #0]
 800540e:	429a      	cmp	r2, r3
 8005410:	d21e      	bcs.n	8005450 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005412:	4b24      	ldr	r3, [pc, #144]	; (80054a4 <HAL_RCC_ClockConfig+0x1f0>)
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	2207      	movs	r2, #7
 8005418:	4393      	bics	r3, r2
 800541a:	0019      	movs	r1, r3
 800541c:	4b21      	ldr	r3, [pc, #132]	; (80054a4 <HAL_RCC_ClockConfig+0x1f0>)
 800541e:	683a      	ldr	r2, [r7, #0]
 8005420:	430a      	orrs	r2, r1
 8005422:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005424:	f7fe ff34 	bl	8004290 <HAL_GetTick>
 8005428:	0003      	movs	r3, r0
 800542a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800542c:	e009      	b.n	8005442 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800542e:	f7fe ff2f 	bl	8004290 <HAL_GetTick>
 8005432:	0002      	movs	r2, r0
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	1ad3      	subs	r3, r2, r3
 8005438:	4a1b      	ldr	r2, [pc, #108]	; (80054a8 <HAL_RCC_ClockConfig+0x1f4>)
 800543a:	4293      	cmp	r3, r2
 800543c:	d901      	bls.n	8005442 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800543e:	2303      	movs	r3, #3
 8005440:	e02c      	b.n	800549c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005442:	4b18      	ldr	r3, [pc, #96]	; (80054a4 <HAL_RCC_ClockConfig+0x1f0>)
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	2207      	movs	r2, #7
 8005448:	4013      	ands	r3, r2
 800544a:	683a      	ldr	r2, [r7, #0]
 800544c:	429a      	cmp	r2, r3
 800544e:	d1ee      	bne.n	800542e <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	2204      	movs	r2, #4
 8005456:	4013      	ands	r3, r2
 8005458:	d009      	beq.n	800546e <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800545a:	4b14      	ldr	r3, [pc, #80]	; (80054ac <HAL_RCC_ClockConfig+0x1f8>)
 800545c:	689b      	ldr	r3, [r3, #8]
 800545e:	4a15      	ldr	r2, [pc, #84]	; (80054b4 <HAL_RCC_ClockConfig+0x200>)
 8005460:	4013      	ands	r3, r2
 8005462:	0019      	movs	r1, r3
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	68da      	ldr	r2, [r3, #12]
 8005468:	4b10      	ldr	r3, [pc, #64]	; (80054ac <HAL_RCC_ClockConfig+0x1f8>)
 800546a:	430a      	orrs	r2, r1
 800546c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800546e:	f000 f829 	bl	80054c4 <HAL_RCC_GetSysClockFreq>
 8005472:	0001      	movs	r1, r0
 8005474:	4b0d      	ldr	r3, [pc, #52]	; (80054ac <HAL_RCC_ClockConfig+0x1f8>)
 8005476:	689b      	ldr	r3, [r3, #8]
 8005478:	0a1b      	lsrs	r3, r3, #8
 800547a:	220f      	movs	r2, #15
 800547c:	401a      	ands	r2, r3
 800547e:	4b0e      	ldr	r3, [pc, #56]	; (80054b8 <HAL_RCC_ClockConfig+0x204>)
 8005480:	0092      	lsls	r2, r2, #2
 8005482:	58d3      	ldr	r3, [r2, r3]
 8005484:	221f      	movs	r2, #31
 8005486:	4013      	ands	r3, r2
 8005488:	000a      	movs	r2, r1
 800548a:	40da      	lsrs	r2, r3
 800548c:	4b0b      	ldr	r3, [pc, #44]	; (80054bc <HAL_RCC_ClockConfig+0x208>)
 800548e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005490:	4b0b      	ldr	r3, [pc, #44]	; (80054c0 <HAL_RCC_ClockConfig+0x20c>)
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	0018      	movs	r0, r3
 8005496:	f7fe fe9f 	bl	80041d8 <HAL_InitTick>
 800549a:	0003      	movs	r3, r0
}
 800549c:	0018      	movs	r0, r3
 800549e:	46bd      	mov	sp, r7
 80054a0:	b004      	add	sp, #16
 80054a2:	bd80      	pop	{r7, pc}
 80054a4:	40022000 	.word	0x40022000
 80054a8:	00001388 	.word	0x00001388
 80054ac:	40021000 	.word	0x40021000
 80054b0:	fffff0ff 	.word	0xfffff0ff
 80054b4:	ffff8fff 	.word	0xffff8fff
 80054b8:	0801488c 	.word	0x0801488c
 80054bc:	20000010 	.word	0x20000010
 80054c0:	20000014 	.word	0x20000014

080054c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80054c4:	b580      	push	{r7, lr}
 80054c6:	b086      	sub	sp, #24
 80054c8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80054ca:	4b3c      	ldr	r3, [pc, #240]	; (80055bc <HAL_RCC_GetSysClockFreq+0xf8>)
 80054cc:	689b      	ldr	r3, [r3, #8]
 80054ce:	2238      	movs	r2, #56	; 0x38
 80054d0:	4013      	ands	r3, r2
 80054d2:	d10f      	bne.n	80054f4 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80054d4:	4b39      	ldr	r3, [pc, #228]	; (80055bc <HAL_RCC_GetSysClockFreq+0xf8>)
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	0adb      	lsrs	r3, r3, #11
 80054da:	2207      	movs	r2, #7
 80054dc:	4013      	ands	r3, r2
 80054de:	2201      	movs	r2, #1
 80054e0:	409a      	lsls	r2, r3
 80054e2:	0013      	movs	r3, r2
 80054e4:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80054e6:	6839      	ldr	r1, [r7, #0]
 80054e8:	4835      	ldr	r0, [pc, #212]	; (80055c0 <HAL_RCC_GetSysClockFreq+0xfc>)
 80054ea:	f7fa fe27 	bl	800013c <__udivsi3>
 80054ee:	0003      	movs	r3, r0
 80054f0:	613b      	str	r3, [r7, #16]
 80054f2:	e05d      	b.n	80055b0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80054f4:	4b31      	ldr	r3, [pc, #196]	; (80055bc <HAL_RCC_GetSysClockFreq+0xf8>)
 80054f6:	689b      	ldr	r3, [r3, #8]
 80054f8:	2238      	movs	r2, #56	; 0x38
 80054fa:	4013      	ands	r3, r2
 80054fc:	2b08      	cmp	r3, #8
 80054fe:	d102      	bne.n	8005506 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005500:	4b30      	ldr	r3, [pc, #192]	; (80055c4 <HAL_RCC_GetSysClockFreq+0x100>)
 8005502:	613b      	str	r3, [r7, #16]
 8005504:	e054      	b.n	80055b0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005506:	4b2d      	ldr	r3, [pc, #180]	; (80055bc <HAL_RCC_GetSysClockFreq+0xf8>)
 8005508:	689b      	ldr	r3, [r3, #8]
 800550a:	2238      	movs	r2, #56	; 0x38
 800550c:	4013      	ands	r3, r2
 800550e:	2b10      	cmp	r3, #16
 8005510:	d138      	bne.n	8005584 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8005512:	4b2a      	ldr	r3, [pc, #168]	; (80055bc <HAL_RCC_GetSysClockFreq+0xf8>)
 8005514:	68db      	ldr	r3, [r3, #12]
 8005516:	2203      	movs	r2, #3
 8005518:	4013      	ands	r3, r2
 800551a:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800551c:	4b27      	ldr	r3, [pc, #156]	; (80055bc <HAL_RCC_GetSysClockFreq+0xf8>)
 800551e:	68db      	ldr	r3, [r3, #12]
 8005520:	091b      	lsrs	r3, r3, #4
 8005522:	2207      	movs	r2, #7
 8005524:	4013      	ands	r3, r2
 8005526:	3301      	adds	r3, #1
 8005528:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	2b03      	cmp	r3, #3
 800552e:	d10d      	bne.n	800554c <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005530:	68b9      	ldr	r1, [r7, #8]
 8005532:	4824      	ldr	r0, [pc, #144]	; (80055c4 <HAL_RCC_GetSysClockFreq+0x100>)
 8005534:	f7fa fe02 	bl	800013c <__udivsi3>
 8005538:	0003      	movs	r3, r0
 800553a:	0019      	movs	r1, r3
 800553c:	4b1f      	ldr	r3, [pc, #124]	; (80055bc <HAL_RCC_GetSysClockFreq+0xf8>)
 800553e:	68db      	ldr	r3, [r3, #12]
 8005540:	0a1b      	lsrs	r3, r3, #8
 8005542:	227f      	movs	r2, #127	; 0x7f
 8005544:	4013      	ands	r3, r2
 8005546:	434b      	muls	r3, r1
 8005548:	617b      	str	r3, [r7, #20]
        break;
 800554a:	e00d      	b.n	8005568 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800554c:	68b9      	ldr	r1, [r7, #8]
 800554e:	481c      	ldr	r0, [pc, #112]	; (80055c0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8005550:	f7fa fdf4 	bl	800013c <__udivsi3>
 8005554:	0003      	movs	r3, r0
 8005556:	0019      	movs	r1, r3
 8005558:	4b18      	ldr	r3, [pc, #96]	; (80055bc <HAL_RCC_GetSysClockFreq+0xf8>)
 800555a:	68db      	ldr	r3, [r3, #12]
 800555c:	0a1b      	lsrs	r3, r3, #8
 800555e:	227f      	movs	r2, #127	; 0x7f
 8005560:	4013      	ands	r3, r2
 8005562:	434b      	muls	r3, r1
 8005564:	617b      	str	r3, [r7, #20]
        break;
 8005566:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8005568:	4b14      	ldr	r3, [pc, #80]	; (80055bc <HAL_RCC_GetSysClockFreq+0xf8>)
 800556a:	68db      	ldr	r3, [r3, #12]
 800556c:	0f5b      	lsrs	r3, r3, #29
 800556e:	2207      	movs	r2, #7
 8005570:	4013      	ands	r3, r2
 8005572:	3301      	adds	r3, #1
 8005574:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8005576:	6879      	ldr	r1, [r7, #4]
 8005578:	6978      	ldr	r0, [r7, #20]
 800557a:	f7fa fddf 	bl	800013c <__udivsi3>
 800557e:	0003      	movs	r3, r0
 8005580:	613b      	str	r3, [r7, #16]
 8005582:	e015      	b.n	80055b0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8005584:	4b0d      	ldr	r3, [pc, #52]	; (80055bc <HAL_RCC_GetSysClockFreq+0xf8>)
 8005586:	689b      	ldr	r3, [r3, #8]
 8005588:	2238      	movs	r2, #56	; 0x38
 800558a:	4013      	ands	r3, r2
 800558c:	2b20      	cmp	r3, #32
 800558e:	d103      	bne.n	8005598 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8005590:	2380      	movs	r3, #128	; 0x80
 8005592:	021b      	lsls	r3, r3, #8
 8005594:	613b      	str	r3, [r7, #16]
 8005596:	e00b      	b.n	80055b0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8005598:	4b08      	ldr	r3, [pc, #32]	; (80055bc <HAL_RCC_GetSysClockFreq+0xf8>)
 800559a:	689b      	ldr	r3, [r3, #8]
 800559c:	2238      	movs	r2, #56	; 0x38
 800559e:	4013      	ands	r3, r2
 80055a0:	2b18      	cmp	r3, #24
 80055a2:	d103      	bne.n	80055ac <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80055a4:	23fa      	movs	r3, #250	; 0xfa
 80055a6:	01db      	lsls	r3, r3, #7
 80055a8:	613b      	str	r3, [r7, #16]
 80055aa:	e001      	b.n	80055b0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80055ac:	2300      	movs	r3, #0
 80055ae:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80055b0:	693b      	ldr	r3, [r7, #16]
}
 80055b2:	0018      	movs	r0, r3
 80055b4:	46bd      	mov	sp, r7
 80055b6:	b006      	add	sp, #24
 80055b8:	bd80      	pop	{r7, pc}
 80055ba:	46c0      	nop			; (mov r8, r8)
 80055bc:	40021000 	.word	0x40021000
 80055c0:	00f42400 	.word	0x00f42400
 80055c4:	007a1200 	.word	0x007a1200

080055c8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80055c8:	b580      	push	{r7, lr}
 80055ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80055cc:	4b02      	ldr	r3, [pc, #8]	; (80055d8 <HAL_RCC_GetHCLKFreq+0x10>)
 80055ce:	681b      	ldr	r3, [r3, #0]
}
 80055d0:	0018      	movs	r0, r3
 80055d2:	46bd      	mov	sp, r7
 80055d4:	bd80      	pop	{r7, pc}
 80055d6:	46c0      	nop			; (mov r8, r8)
 80055d8:	20000010 	.word	0x20000010

080055dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80055dc:	b5b0      	push	{r4, r5, r7, lr}
 80055de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80055e0:	f7ff fff2 	bl	80055c8 <HAL_RCC_GetHCLKFreq>
 80055e4:	0004      	movs	r4, r0
 80055e6:	f7ff faf9 	bl	8004bdc <LL_RCC_GetAPB1Prescaler>
 80055ea:	0003      	movs	r3, r0
 80055ec:	0b1a      	lsrs	r2, r3, #12
 80055ee:	4b05      	ldr	r3, [pc, #20]	; (8005604 <HAL_RCC_GetPCLK1Freq+0x28>)
 80055f0:	0092      	lsls	r2, r2, #2
 80055f2:	58d3      	ldr	r3, [r2, r3]
 80055f4:	221f      	movs	r2, #31
 80055f6:	4013      	ands	r3, r2
 80055f8:	40dc      	lsrs	r4, r3
 80055fa:	0023      	movs	r3, r4
}
 80055fc:	0018      	movs	r0, r3
 80055fe:	46bd      	mov	sp, r7
 8005600:	bdb0      	pop	{r4, r5, r7, pc}
 8005602:	46c0      	nop			; (mov r8, r8)
 8005604:	080148cc 	.word	0x080148cc

08005608 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005608:	b580      	push	{r7, lr}
 800560a:	b086      	sub	sp, #24
 800560c:	af00      	add	r7, sp, #0
 800560e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8005610:	2313      	movs	r3, #19
 8005612:	18fb      	adds	r3, r7, r3
 8005614:	2200      	movs	r2, #0
 8005616:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005618:	2312      	movs	r3, #18
 800561a:	18fb      	adds	r3, r7, r3
 800561c:	2200      	movs	r2, #0
 800561e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681a      	ldr	r2, [r3, #0]
 8005624:	2380      	movs	r3, #128	; 0x80
 8005626:	029b      	lsls	r3, r3, #10
 8005628:	4013      	ands	r3, r2
 800562a:	d100      	bne.n	800562e <HAL_RCCEx_PeriphCLKConfig+0x26>
 800562c:	e0ad      	b.n	800578a <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 800562e:	2011      	movs	r0, #17
 8005630:	183b      	adds	r3, r7, r0
 8005632:	2200      	movs	r2, #0
 8005634:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005636:	4b47      	ldr	r3, [pc, #284]	; (8005754 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005638:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800563a:	2380      	movs	r3, #128	; 0x80
 800563c:	055b      	lsls	r3, r3, #21
 800563e:	4013      	ands	r3, r2
 8005640:	d110      	bne.n	8005664 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005642:	4b44      	ldr	r3, [pc, #272]	; (8005754 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005644:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005646:	4b43      	ldr	r3, [pc, #268]	; (8005754 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005648:	2180      	movs	r1, #128	; 0x80
 800564a:	0549      	lsls	r1, r1, #21
 800564c:	430a      	orrs	r2, r1
 800564e:	63da      	str	r2, [r3, #60]	; 0x3c
 8005650:	4b40      	ldr	r3, [pc, #256]	; (8005754 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005652:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005654:	2380      	movs	r3, #128	; 0x80
 8005656:	055b      	lsls	r3, r3, #21
 8005658:	4013      	ands	r3, r2
 800565a:	60bb      	str	r3, [r7, #8]
 800565c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800565e:	183b      	adds	r3, r7, r0
 8005660:	2201      	movs	r2, #1
 8005662:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005664:	4b3c      	ldr	r3, [pc, #240]	; (8005758 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8005666:	681a      	ldr	r2, [r3, #0]
 8005668:	4b3b      	ldr	r3, [pc, #236]	; (8005758 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800566a:	2180      	movs	r1, #128	; 0x80
 800566c:	0049      	lsls	r1, r1, #1
 800566e:	430a      	orrs	r2, r1
 8005670:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005672:	f7fe fe0d 	bl	8004290 <HAL_GetTick>
 8005676:	0003      	movs	r3, r0
 8005678:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800567a:	e00b      	b.n	8005694 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800567c:	f7fe fe08 	bl	8004290 <HAL_GetTick>
 8005680:	0002      	movs	r2, r0
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	1ad3      	subs	r3, r2, r3
 8005686:	2b02      	cmp	r3, #2
 8005688:	d904      	bls.n	8005694 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800568a:	2313      	movs	r3, #19
 800568c:	18fb      	adds	r3, r7, r3
 800568e:	2203      	movs	r2, #3
 8005690:	701a      	strb	r2, [r3, #0]
        break;
 8005692:	e005      	b.n	80056a0 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005694:	4b30      	ldr	r3, [pc, #192]	; (8005758 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8005696:	681a      	ldr	r2, [r3, #0]
 8005698:	2380      	movs	r3, #128	; 0x80
 800569a:	005b      	lsls	r3, r3, #1
 800569c:	4013      	ands	r3, r2
 800569e:	d0ed      	beq.n	800567c <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80056a0:	2313      	movs	r3, #19
 80056a2:	18fb      	adds	r3, r7, r3
 80056a4:	781b      	ldrb	r3, [r3, #0]
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d15e      	bne.n	8005768 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80056aa:	4b2a      	ldr	r3, [pc, #168]	; (8005754 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80056ac:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80056ae:	23c0      	movs	r3, #192	; 0xc0
 80056b0:	009b      	lsls	r3, r3, #2
 80056b2:	4013      	ands	r3, r2
 80056b4:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80056b6:	697b      	ldr	r3, [r7, #20]
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d019      	beq.n	80056f0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056c0:	697a      	ldr	r2, [r7, #20]
 80056c2:	429a      	cmp	r2, r3
 80056c4:	d014      	beq.n	80056f0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80056c6:	4b23      	ldr	r3, [pc, #140]	; (8005754 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80056c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056ca:	4a24      	ldr	r2, [pc, #144]	; (800575c <HAL_RCCEx_PeriphCLKConfig+0x154>)
 80056cc:	4013      	ands	r3, r2
 80056ce:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80056d0:	4b20      	ldr	r3, [pc, #128]	; (8005754 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80056d2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80056d4:	4b1f      	ldr	r3, [pc, #124]	; (8005754 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80056d6:	2180      	movs	r1, #128	; 0x80
 80056d8:	0249      	lsls	r1, r1, #9
 80056da:	430a      	orrs	r2, r1
 80056dc:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80056de:	4b1d      	ldr	r3, [pc, #116]	; (8005754 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80056e0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80056e2:	4b1c      	ldr	r3, [pc, #112]	; (8005754 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80056e4:	491e      	ldr	r1, [pc, #120]	; (8005760 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 80056e6:	400a      	ands	r2, r1
 80056e8:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80056ea:	4b1a      	ldr	r3, [pc, #104]	; (8005754 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80056ec:	697a      	ldr	r2, [r7, #20]
 80056ee:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80056f0:	697b      	ldr	r3, [r7, #20]
 80056f2:	2201      	movs	r2, #1
 80056f4:	4013      	ands	r3, r2
 80056f6:	d016      	beq.n	8005726 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056f8:	f7fe fdca 	bl	8004290 <HAL_GetTick>
 80056fc:	0003      	movs	r3, r0
 80056fe:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005700:	e00c      	b.n	800571c <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005702:	f7fe fdc5 	bl	8004290 <HAL_GetTick>
 8005706:	0002      	movs	r2, r0
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	1ad3      	subs	r3, r2, r3
 800570c:	4a15      	ldr	r2, [pc, #84]	; (8005764 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800570e:	4293      	cmp	r3, r2
 8005710:	d904      	bls.n	800571c <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8005712:	2313      	movs	r3, #19
 8005714:	18fb      	adds	r3, r7, r3
 8005716:	2203      	movs	r2, #3
 8005718:	701a      	strb	r2, [r3, #0]
            break;
 800571a:	e004      	b.n	8005726 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800571c:	4b0d      	ldr	r3, [pc, #52]	; (8005754 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800571e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005720:	2202      	movs	r2, #2
 8005722:	4013      	ands	r3, r2
 8005724:	d0ed      	beq.n	8005702 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8005726:	2313      	movs	r3, #19
 8005728:	18fb      	adds	r3, r7, r3
 800572a:	781b      	ldrb	r3, [r3, #0]
 800572c:	2b00      	cmp	r3, #0
 800572e:	d10a      	bne.n	8005746 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005730:	4b08      	ldr	r3, [pc, #32]	; (8005754 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005732:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005734:	4a09      	ldr	r2, [pc, #36]	; (800575c <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8005736:	4013      	ands	r3, r2
 8005738:	0019      	movs	r1, r3
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800573e:	4b05      	ldr	r3, [pc, #20]	; (8005754 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005740:	430a      	orrs	r2, r1
 8005742:	65da      	str	r2, [r3, #92]	; 0x5c
 8005744:	e016      	b.n	8005774 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005746:	2312      	movs	r3, #18
 8005748:	18fb      	adds	r3, r7, r3
 800574a:	2213      	movs	r2, #19
 800574c:	18ba      	adds	r2, r7, r2
 800574e:	7812      	ldrb	r2, [r2, #0]
 8005750:	701a      	strb	r2, [r3, #0]
 8005752:	e00f      	b.n	8005774 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8005754:	40021000 	.word	0x40021000
 8005758:	40007000 	.word	0x40007000
 800575c:	fffffcff 	.word	0xfffffcff
 8005760:	fffeffff 	.word	0xfffeffff
 8005764:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005768:	2312      	movs	r3, #18
 800576a:	18fb      	adds	r3, r7, r3
 800576c:	2213      	movs	r2, #19
 800576e:	18ba      	adds	r2, r7, r2
 8005770:	7812      	ldrb	r2, [r2, #0]
 8005772:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005774:	2311      	movs	r3, #17
 8005776:	18fb      	adds	r3, r7, r3
 8005778:	781b      	ldrb	r3, [r3, #0]
 800577a:	2b01      	cmp	r3, #1
 800577c:	d105      	bne.n	800578a <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800577e:	4bb6      	ldr	r3, [pc, #728]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005780:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005782:	4bb5      	ldr	r3, [pc, #724]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005784:	49b5      	ldr	r1, [pc, #724]	; (8005a5c <HAL_RCCEx_PeriphCLKConfig+0x454>)
 8005786:	400a      	ands	r2, r1
 8005788:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	2201      	movs	r2, #1
 8005790:	4013      	ands	r3, r2
 8005792:	d009      	beq.n	80057a8 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005794:	4bb0      	ldr	r3, [pc, #704]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005796:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005798:	2203      	movs	r2, #3
 800579a:	4393      	bics	r3, r2
 800579c:	0019      	movs	r1, r3
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	685a      	ldr	r2, [r3, #4]
 80057a2:	4bad      	ldr	r3, [pc, #692]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80057a4:	430a      	orrs	r2, r1
 80057a6:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	2202      	movs	r2, #2
 80057ae:	4013      	ands	r3, r2
 80057b0:	d009      	beq.n	80057c6 <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80057b2:	4ba9      	ldr	r3, [pc, #676]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80057b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057b6:	220c      	movs	r2, #12
 80057b8:	4393      	bics	r3, r2
 80057ba:	0019      	movs	r1, r3
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	689a      	ldr	r2, [r3, #8]
 80057c0:	4ba5      	ldr	r3, [pc, #660]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80057c2:	430a      	orrs	r2, r1
 80057c4:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	2204      	movs	r2, #4
 80057cc:	4013      	ands	r3, r2
 80057ce:	d009      	beq.n	80057e4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80057d0:	4ba1      	ldr	r3, [pc, #644]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80057d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057d4:	2230      	movs	r2, #48	; 0x30
 80057d6:	4393      	bics	r3, r2
 80057d8:	0019      	movs	r1, r3
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	68da      	ldr	r2, [r3, #12]
 80057de:	4b9e      	ldr	r3, [pc, #632]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80057e0:	430a      	orrs	r2, r1
 80057e2:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	2210      	movs	r2, #16
 80057ea:	4013      	ands	r3, r2
 80057ec:	d009      	beq.n	8005802 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80057ee:	4b9a      	ldr	r3, [pc, #616]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80057f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057f2:	4a9b      	ldr	r2, [pc, #620]	; (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 80057f4:	4013      	ands	r3, r2
 80057f6:	0019      	movs	r1, r3
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	691a      	ldr	r2, [r3, #16]
 80057fc:	4b96      	ldr	r3, [pc, #600]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80057fe:	430a      	orrs	r2, r1
 8005800:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681a      	ldr	r2, [r3, #0]
 8005806:	2380      	movs	r3, #128	; 0x80
 8005808:	015b      	lsls	r3, r3, #5
 800580a:	4013      	ands	r3, r2
 800580c:	d009      	beq.n	8005822 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 800580e:	4b92      	ldr	r3, [pc, #584]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005810:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005812:	4a94      	ldr	r2, [pc, #592]	; (8005a64 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005814:	4013      	ands	r3, r2
 8005816:	0019      	movs	r1, r3
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	695a      	ldr	r2, [r3, #20]
 800581c:	4b8e      	ldr	r3, [pc, #568]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800581e:	430a      	orrs	r2, r1
 8005820:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681a      	ldr	r2, [r3, #0]
 8005826:	2380      	movs	r3, #128	; 0x80
 8005828:	009b      	lsls	r3, r3, #2
 800582a:	4013      	ands	r3, r2
 800582c:	d009      	beq.n	8005842 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800582e:	4b8a      	ldr	r3, [pc, #552]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005830:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005832:	4a8d      	ldr	r2, [pc, #564]	; (8005a68 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 8005834:	4013      	ands	r3, r2
 8005836:	0019      	movs	r1, r3
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800583c:	4b86      	ldr	r3, [pc, #536]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800583e:	430a      	orrs	r2, r1
 8005840:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681a      	ldr	r2, [r3, #0]
 8005846:	2380      	movs	r3, #128	; 0x80
 8005848:	00db      	lsls	r3, r3, #3
 800584a:	4013      	ands	r3, r2
 800584c:	d009      	beq.n	8005862 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800584e:	4b82      	ldr	r3, [pc, #520]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005850:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005852:	4a86      	ldr	r2, [pc, #536]	; (8005a6c <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8005854:	4013      	ands	r3, r2
 8005856:	0019      	movs	r1, r3
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800585c:	4b7e      	ldr	r3, [pc, #504]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800585e:	430a      	orrs	r2, r1
 8005860:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	2220      	movs	r2, #32
 8005868:	4013      	ands	r3, r2
 800586a:	d009      	beq.n	8005880 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800586c:	4b7a      	ldr	r3, [pc, #488]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800586e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005870:	4a7f      	ldr	r2, [pc, #508]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8005872:	4013      	ands	r3, r2
 8005874:	0019      	movs	r1, r3
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	699a      	ldr	r2, [r3, #24]
 800587a:	4b77      	ldr	r3, [pc, #476]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800587c:	430a      	orrs	r2, r1
 800587e:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	2240      	movs	r2, #64	; 0x40
 8005886:	4013      	ands	r3, r2
 8005888:	d009      	beq.n	800589e <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800588a:	4b73      	ldr	r3, [pc, #460]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800588c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800588e:	4a79      	ldr	r2, [pc, #484]	; (8005a74 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8005890:	4013      	ands	r3, r2
 8005892:	0019      	movs	r1, r3
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	69da      	ldr	r2, [r3, #28]
 8005898:	4b6f      	ldr	r3, [pc, #444]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800589a:	430a      	orrs	r2, r1
 800589c:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681a      	ldr	r2, [r3, #0]
 80058a2:	2380      	movs	r3, #128	; 0x80
 80058a4:	01db      	lsls	r3, r3, #7
 80058a6:	4013      	ands	r3, r2
 80058a8:	d015      	beq.n	80058d6 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80058aa:	4b6b      	ldr	r3, [pc, #428]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80058ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058ae:	009b      	lsls	r3, r3, #2
 80058b0:	0899      	lsrs	r1, r3, #2
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80058b6:	4b68      	ldr	r3, [pc, #416]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80058b8:	430a      	orrs	r2, r1
 80058ba:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80058c0:	2380      	movs	r3, #128	; 0x80
 80058c2:	05db      	lsls	r3, r3, #23
 80058c4:	429a      	cmp	r2, r3
 80058c6:	d106      	bne.n	80058d6 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80058c8:	4b63      	ldr	r3, [pc, #396]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80058ca:	68da      	ldr	r2, [r3, #12]
 80058cc:	4b62      	ldr	r3, [pc, #392]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80058ce:	2180      	movs	r1, #128	; 0x80
 80058d0:	0249      	lsls	r1, r1, #9
 80058d2:	430a      	orrs	r2, r1
 80058d4:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681a      	ldr	r2, [r3, #0]
 80058da:	2380      	movs	r3, #128	; 0x80
 80058dc:	031b      	lsls	r3, r3, #12
 80058de:	4013      	ands	r3, r2
 80058e0:	d009      	beq.n	80058f6 <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80058e2:	4b5d      	ldr	r3, [pc, #372]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80058e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058e6:	2240      	movs	r2, #64	; 0x40
 80058e8:	4393      	bics	r3, r2
 80058ea:	0019      	movs	r1, r3
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80058f0:	4b59      	ldr	r3, [pc, #356]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80058f2:	430a      	orrs	r2, r1
 80058f4:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681a      	ldr	r2, [r3, #0]
 80058fa:	2380      	movs	r3, #128	; 0x80
 80058fc:	039b      	lsls	r3, r3, #14
 80058fe:	4013      	ands	r3, r2
 8005900:	d016      	beq.n	8005930 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005902:	4b55      	ldr	r3, [pc, #340]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005904:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005906:	4a5c      	ldr	r2, [pc, #368]	; (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8005908:	4013      	ands	r3, r2
 800590a:	0019      	movs	r1, r3
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005910:	4b51      	ldr	r3, [pc, #324]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005912:	430a      	orrs	r2, r1
 8005914:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800591a:	2380      	movs	r3, #128	; 0x80
 800591c:	03db      	lsls	r3, r3, #15
 800591e:	429a      	cmp	r2, r3
 8005920:	d106      	bne.n	8005930 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005922:	4b4d      	ldr	r3, [pc, #308]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005924:	68da      	ldr	r2, [r3, #12]
 8005926:	4b4c      	ldr	r3, [pc, #304]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005928:	2180      	movs	r1, #128	; 0x80
 800592a:	0449      	lsls	r1, r1, #17
 800592c:	430a      	orrs	r2, r1
 800592e:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681a      	ldr	r2, [r3, #0]
 8005934:	2380      	movs	r3, #128	; 0x80
 8005936:	03db      	lsls	r3, r3, #15
 8005938:	4013      	ands	r3, r2
 800593a:	d016      	beq.n	800596a <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 800593c:	4b46      	ldr	r3, [pc, #280]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800593e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005940:	4a4e      	ldr	r2, [pc, #312]	; (8005a7c <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8005942:	4013      	ands	r3, r2
 8005944:	0019      	movs	r1, r3
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800594a:	4b43      	ldr	r3, [pc, #268]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800594c:	430a      	orrs	r2, r1
 800594e:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005954:	2380      	movs	r3, #128	; 0x80
 8005956:	045b      	lsls	r3, r3, #17
 8005958:	429a      	cmp	r2, r3
 800595a:	d106      	bne.n	800596a <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800595c:	4b3e      	ldr	r3, [pc, #248]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800595e:	68da      	ldr	r2, [r3, #12]
 8005960:	4b3d      	ldr	r3, [pc, #244]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005962:	2180      	movs	r1, #128	; 0x80
 8005964:	0449      	lsls	r1, r1, #17
 8005966:	430a      	orrs	r2, r1
 8005968:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681a      	ldr	r2, [r3, #0]
 800596e:	2380      	movs	r3, #128	; 0x80
 8005970:	011b      	lsls	r3, r3, #4
 8005972:	4013      	ands	r3, r2
 8005974:	d014      	beq.n	80059a0 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8005976:	4b38      	ldr	r3, [pc, #224]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005978:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800597a:	2203      	movs	r2, #3
 800597c:	4393      	bics	r3, r2
 800597e:	0019      	movs	r1, r3
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	6a1a      	ldr	r2, [r3, #32]
 8005984:	4b34      	ldr	r3, [pc, #208]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005986:	430a      	orrs	r2, r1
 8005988:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	6a1b      	ldr	r3, [r3, #32]
 800598e:	2b01      	cmp	r3, #1
 8005990:	d106      	bne.n	80059a0 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005992:	4b31      	ldr	r3, [pc, #196]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005994:	68da      	ldr	r2, [r3, #12]
 8005996:	4b30      	ldr	r3, [pc, #192]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005998:	2180      	movs	r1, #128	; 0x80
 800599a:	0249      	lsls	r1, r1, #9
 800599c:	430a      	orrs	r2, r1
 800599e:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681a      	ldr	r2, [r3, #0]
 80059a4:	2380      	movs	r3, #128	; 0x80
 80059a6:	019b      	lsls	r3, r3, #6
 80059a8:	4013      	ands	r3, r2
 80059aa:	d014      	beq.n	80059d6 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 80059ac:	4b2a      	ldr	r3, [pc, #168]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80059ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059b0:	220c      	movs	r2, #12
 80059b2:	4393      	bics	r3, r2
 80059b4:	0019      	movs	r1, r3
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80059ba:	4b27      	ldr	r3, [pc, #156]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80059bc:	430a      	orrs	r2, r1
 80059be:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059c4:	2b04      	cmp	r3, #4
 80059c6:	d106      	bne.n	80059d6 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80059c8:	4b23      	ldr	r3, [pc, #140]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80059ca:	68da      	ldr	r2, [r3, #12]
 80059cc:	4b22      	ldr	r3, [pc, #136]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80059ce:	2180      	movs	r1, #128	; 0x80
 80059d0:	0249      	lsls	r1, r1, #9
 80059d2:	430a      	orrs	r2, r1
 80059d4:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681a      	ldr	r2, [r3, #0]
 80059da:	2380      	movs	r3, #128	; 0x80
 80059dc:	045b      	lsls	r3, r3, #17
 80059de:	4013      	ands	r3, r2
 80059e0:	d016      	beq.n	8005a10 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80059e2:	4b1d      	ldr	r3, [pc, #116]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80059e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059e6:	4a22      	ldr	r2, [pc, #136]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80059e8:	4013      	ands	r3, r2
 80059ea:	0019      	movs	r1, r3
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80059f0:	4b19      	ldr	r3, [pc, #100]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80059f2:	430a      	orrs	r2, r1
 80059f4:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80059fa:	2380      	movs	r3, #128	; 0x80
 80059fc:	019b      	lsls	r3, r3, #6
 80059fe:	429a      	cmp	r2, r3
 8005a00:	d106      	bne.n	8005a10 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005a02:	4b15      	ldr	r3, [pc, #84]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005a04:	68da      	ldr	r2, [r3, #12]
 8005a06:	4b14      	ldr	r3, [pc, #80]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005a08:	2180      	movs	r1, #128	; 0x80
 8005a0a:	0449      	lsls	r1, r1, #17
 8005a0c:	430a      	orrs	r2, r1
 8005a0e:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681a      	ldr	r2, [r3, #0]
 8005a14:	2380      	movs	r3, #128	; 0x80
 8005a16:	049b      	lsls	r3, r3, #18
 8005a18:	4013      	ands	r3, r2
 8005a1a:	d016      	beq.n	8005a4a <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005a1c:	4b0e      	ldr	r3, [pc, #56]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005a1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a20:	4a10      	ldr	r2, [pc, #64]	; (8005a64 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005a22:	4013      	ands	r3, r2
 8005a24:	0019      	movs	r1, r3
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005a2a:	4b0b      	ldr	r3, [pc, #44]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005a2c:	430a      	orrs	r2, r1
 8005a2e:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005a34:	2380      	movs	r3, #128	; 0x80
 8005a36:	005b      	lsls	r3, r3, #1
 8005a38:	429a      	cmp	r2, r3
 8005a3a:	d106      	bne.n	8005a4a <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005a3c:	4b06      	ldr	r3, [pc, #24]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005a3e:	68da      	ldr	r2, [r3, #12]
 8005a40:	4b05      	ldr	r3, [pc, #20]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005a42:	2180      	movs	r1, #128	; 0x80
 8005a44:	0449      	lsls	r1, r1, #17
 8005a46:	430a      	orrs	r2, r1
 8005a48:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8005a4a:	2312      	movs	r3, #18
 8005a4c:	18fb      	adds	r3, r7, r3
 8005a4e:	781b      	ldrb	r3, [r3, #0]
}
 8005a50:	0018      	movs	r0, r3
 8005a52:	46bd      	mov	sp, r7
 8005a54:	b006      	add	sp, #24
 8005a56:	bd80      	pop	{r7, pc}
 8005a58:	40021000 	.word	0x40021000
 8005a5c:	efffffff 	.word	0xefffffff
 8005a60:	fffff3ff 	.word	0xfffff3ff
 8005a64:	fffffcff 	.word	0xfffffcff
 8005a68:	fff3ffff 	.word	0xfff3ffff
 8005a6c:	ffcfffff 	.word	0xffcfffff
 8005a70:	ffffcfff 	.word	0xffffcfff
 8005a74:	ffff3fff 	.word	0xffff3fff
 8005a78:	ffbfffff 	.word	0xffbfffff
 8005a7c:	feffffff 	.word	0xfeffffff

08005a80 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005a80:	b5b0      	push	{r4, r5, r7, lr}
 8005a82:	b084      	sub	sp, #16
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005a88:	230f      	movs	r3, #15
 8005a8a:	18fb      	adds	r3, r7, r3
 8005a8c:	2201      	movs	r2, #1
 8005a8e:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d100      	bne.n	8005a98 <HAL_RTC_Init+0x18>
 8005a96:	e08c      	b.n	8005bb2 <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	2229      	movs	r2, #41	; 0x29
 8005a9c:	5c9b      	ldrb	r3, [r3, r2]
 8005a9e:	b2db      	uxtb	r3, r3
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d10b      	bne.n	8005abc <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2228      	movs	r2, #40	; 0x28
 8005aa8:	2100      	movs	r1, #0
 8005aaa:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	2288      	movs	r2, #136	; 0x88
 8005ab0:	0212      	lsls	r2, r2, #8
 8005ab2:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	0018      	movs	r0, r3
 8005ab8:	f7fe f800 	bl	8003abc <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2229      	movs	r2, #41	; 0x29
 8005ac0:	2102      	movs	r1, #2
 8005ac2:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	68db      	ldr	r3, [r3, #12]
 8005aca:	2210      	movs	r2, #16
 8005acc:	4013      	ands	r3, r2
 8005ace:	2b10      	cmp	r3, #16
 8005ad0:	d062      	beq.n	8005b98 <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	22ca      	movs	r2, #202	; 0xca
 8005ad8:	625a      	str	r2, [r3, #36]	; 0x24
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	2253      	movs	r2, #83	; 0x53
 8005ae0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8005ae2:	250f      	movs	r5, #15
 8005ae4:	197c      	adds	r4, r7, r5
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	0018      	movs	r0, r3
 8005aea:	f000 fbf3 	bl	80062d4 <RTC_EnterInitMode>
 8005aee:	0003      	movs	r3, r0
 8005af0:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 8005af2:	0028      	movs	r0, r5
 8005af4:	183b      	adds	r3, r7, r0
 8005af6:	781b      	ldrb	r3, [r3, #0]
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d12c      	bne.n	8005b56 <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	699a      	ldr	r2, [r3, #24]
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	492e      	ldr	r1, [pc, #184]	; (8005bc0 <HAL_RTC_Init+0x140>)
 8005b08:	400a      	ands	r2, r1
 8005b0a:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	6999      	ldr	r1, [r3, #24]
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	689a      	ldr	r2, [r3, #8]
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	695b      	ldr	r3, [r3, #20]
 8005b1a:	431a      	orrs	r2, r3
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	69db      	ldr	r3, [r3, #28]
 8005b20:	431a      	orrs	r2, r3
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	430a      	orrs	r2, r1
 8005b28:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	687a      	ldr	r2, [r7, #4]
 8005b30:	6912      	ldr	r2, [r2, #16]
 8005b32:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	6919      	ldr	r1, [r3, #16]
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	68db      	ldr	r3, [r3, #12]
 8005b3e:	041a      	lsls	r2, r3, #16
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	430a      	orrs	r2, r1
 8005b46:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8005b48:	183c      	adds	r4, r7, r0
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	0018      	movs	r0, r3
 8005b4e:	f000 fc03 	bl	8006358 <RTC_ExitInitMode>
 8005b52:	0003      	movs	r3, r0
 8005b54:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 8005b56:	230f      	movs	r3, #15
 8005b58:	18fb      	adds	r3, r7, r3
 8005b5a:	781b      	ldrb	r3, [r3, #0]
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d116      	bne.n	8005b8e <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	699a      	ldr	r2, [r3, #24]
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	00d2      	lsls	r2, r2, #3
 8005b6c:	08d2      	lsrs	r2, r2, #3
 8005b6e:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	6999      	ldr	r1, [r3, #24]
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	6a1b      	ldr	r3, [r3, #32]
 8005b7e:	431a      	orrs	r2, r3
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	699b      	ldr	r3, [r3, #24]
 8005b84:	431a      	orrs	r2, r3
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	430a      	orrs	r2, r1
 8005b8c:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	22ff      	movs	r2, #255	; 0xff
 8005b94:	625a      	str	r2, [r3, #36]	; 0x24
 8005b96:	e003      	b.n	8005ba0 <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8005b98:	230f      	movs	r3, #15
 8005b9a:	18fb      	adds	r3, r7, r3
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 8005ba0:	230f      	movs	r3, #15
 8005ba2:	18fb      	adds	r3, r7, r3
 8005ba4:	781b      	ldrb	r3, [r3, #0]
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d103      	bne.n	8005bb2 <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	2229      	movs	r2, #41	; 0x29
 8005bae:	2101      	movs	r1, #1
 8005bb0:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 8005bb2:	230f      	movs	r3, #15
 8005bb4:	18fb      	adds	r3, r7, r3
 8005bb6:	781b      	ldrb	r3, [r3, #0]
}
 8005bb8:	0018      	movs	r0, r3
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	b004      	add	sp, #16
 8005bbe:	bdb0      	pop	{r4, r5, r7, pc}
 8005bc0:	fb8fffbf 	.word	0xfb8fffbf

08005bc4 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005bc4:	b5b0      	push	{r4, r5, r7, lr}
 8005bc6:	b086      	sub	sp, #24
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	60f8      	str	r0, [r7, #12]
 8005bcc:	60b9      	str	r1, [r7, #8]
 8005bce:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	2228      	movs	r2, #40	; 0x28
 8005bd4:	5c9b      	ldrb	r3, [r3, r2]
 8005bd6:	2b01      	cmp	r3, #1
 8005bd8:	d101      	bne.n	8005bde <HAL_RTC_SetTime+0x1a>
 8005bda:	2302      	movs	r3, #2
 8005bdc:	e092      	b.n	8005d04 <HAL_RTC_SetTime+0x140>
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	2228      	movs	r2, #40	; 0x28
 8005be2:	2101      	movs	r1, #1
 8005be4:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	2229      	movs	r2, #41	; 0x29
 8005bea:	2102      	movs	r1, #2
 8005bec:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	22ca      	movs	r2, #202	; 0xca
 8005bf4:	625a      	str	r2, [r3, #36]	; 0x24
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	2253      	movs	r2, #83	; 0x53
 8005bfc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005bfe:	2513      	movs	r5, #19
 8005c00:	197c      	adds	r4, r7, r5
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	0018      	movs	r0, r3
 8005c06:	f000 fb65 	bl	80062d4 <RTC_EnterInitMode>
 8005c0a:	0003      	movs	r3, r0
 8005c0c:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8005c0e:	197b      	adds	r3, r7, r5
 8005c10:	781b      	ldrb	r3, [r3, #0]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d162      	bne.n	8005cdc <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d125      	bne.n	8005c68 <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	699b      	ldr	r3, [r3, #24]
 8005c22:	2240      	movs	r2, #64	; 0x40
 8005c24:	4013      	ands	r3, r2
 8005c26:	d102      	bne.n	8005c2e <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8005c28:	68bb      	ldr	r3, [r7, #8]
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005c2e:	68bb      	ldr	r3, [r7, #8]
 8005c30:	781b      	ldrb	r3, [r3, #0]
 8005c32:	0018      	movs	r0, r3
 8005c34:	f000 fbd4 	bl	80063e0 <RTC_ByteToBcd2>
 8005c38:	0003      	movs	r3, r0
 8005c3a:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005c3c:	68bb      	ldr	r3, [r7, #8]
 8005c3e:	785b      	ldrb	r3, [r3, #1]
 8005c40:	0018      	movs	r0, r3
 8005c42:	f000 fbcd 	bl	80063e0 <RTC_ByteToBcd2>
 8005c46:	0003      	movs	r3, r0
 8005c48:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005c4a:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8005c4c:	68bb      	ldr	r3, [r7, #8]
 8005c4e:	789b      	ldrb	r3, [r3, #2]
 8005c50:	0018      	movs	r0, r3
 8005c52:	f000 fbc5 	bl	80063e0 <RTC_ByteToBcd2>
 8005c56:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005c58:	0022      	movs	r2, r4
 8005c5a:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005c5c:	68bb      	ldr	r3, [r7, #8]
 8005c5e:	78db      	ldrb	r3, [r3, #3]
 8005c60:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005c62:	4313      	orrs	r3, r2
 8005c64:	617b      	str	r3, [r7, #20]
 8005c66:	e017      	b.n	8005c98 <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	699b      	ldr	r3, [r3, #24]
 8005c6e:	2240      	movs	r2, #64	; 0x40
 8005c70:	4013      	ands	r3, r2
 8005c72:	d102      	bne.n	8005c7a <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8005c74:	68bb      	ldr	r3, [r7, #8]
 8005c76:	2200      	movs	r2, #0
 8005c78:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005c7a:	68bb      	ldr	r3, [r7, #8]
 8005c7c:	781b      	ldrb	r3, [r3, #0]
 8005c7e:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005c80:	68bb      	ldr	r3, [r7, #8]
 8005c82:	785b      	ldrb	r3, [r3, #1]
 8005c84:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005c86:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8005c88:	68ba      	ldr	r2, [r7, #8]
 8005c8a:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005c8c:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005c8e:	68bb      	ldr	r3, [r7, #8]
 8005c90:	78db      	ldrb	r3, [r3, #3]
 8005c92:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005c94:	4313      	orrs	r3, r2
 8005c96:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	697a      	ldr	r2, [r7, #20]
 8005c9e:	491b      	ldr	r1, [pc, #108]	; (8005d0c <HAL_RTC_SetTime+0x148>)
 8005ca0:	400a      	ands	r2, r1
 8005ca2:	601a      	str	r2, [r3, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	699a      	ldr	r2, [r3, #24]
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	4918      	ldr	r1, [pc, #96]	; (8005d10 <HAL_RTC_SetTime+0x14c>)
 8005cb0:	400a      	ands	r2, r1
 8005cb2:	619a      	str	r2, [r3, #24]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	6999      	ldr	r1, [r3, #24]
 8005cba:	68bb      	ldr	r3, [r7, #8]
 8005cbc:	68da      	ldr	r2, [r3, #12]
 8005cbe:	68bb      	ldr	r3, [r7, #8]
 8005cc0:	691b      	ldr	r3, [r3, #16]
 8005cc2:	431a      	orrs	r2, r3
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	430a      	orrs	r2, r1
 8005cca:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005ccc:	2313      	movs	r3, #19
 8005cce:	18fc      	adds	r4, r7, r3
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	0018      	movs	r0, r3
 8005cd4:	f000 fb40 	bl	8006358 <RTC_ExitInitMode>
 8005cd8:	0003      	movs	r3, r0
 8005cda:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	22ff      	movs	r2, #255	; 0xff
 8005ce2:	625a      	str	r2, [r3, #36]	; 0x24
  
  if (status == HAL_OK)
 8005ce4:	2313      	movs	r3, #19
 8005ce6:	18fb      	adds	r3, r7, r3
 8005ce8:	781b      	ldrb	r3, [r3, #0]
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d103      	bne.n	8005cf6 <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	2229      	movs	r2, #41	; 0x29
 8005cf2:	2101      	movs	r1, #1
 8005cf4:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	2228      	movs	r2, #40	; 0x28
 8005cfa:	2100      	movs	r1, #0
 8005cfc:	5499      	strb	r1, [r3, r2]

  return status;
 8005cfe:	2313      	movs	r3, #19
 8005d00:	18fb      	adds	r3, r7, r3
 8005d02:	781b      	ldrb	r3, [r3, #0]
}
 8005d04:	0018      	movs	r0, r3
 8005d06:	46bd      	mov	sp, r7
 8005d08:	b006      	add	sp, #24
 8005d0a:	bdb0      	pop	{r4, r5, r7, pc}
 8005d0c:	007f7f7f 	.word	0x007f7f7f
 8005d10:	fffbffff 	.word	0xfffbffff

08005d14 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005d14:	b580      	push	{r7, lr}
 8005d16:	b086      	sub	sp, #24
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	60f8      	str	r0, [r7, #12]
 8005d1c:	60b9      	str	r1, [r7, #8]
 8005d1e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	689a      	ldr	r2, [r3, #8]
 8005d26:	68bb      	ldr	r3, [r7, #8]
 8005d28:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	691b      	ldr	r3, [r3, #16]
 8005d30:	045b      	lsls	r3, r3, #17
 8005d32:	0c5a      	lsrs	r2, r3, #17
 8005d34:	68bb      	ldr	r3, [r7, #8]
 8005d36:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	4a22      	ldr	r2, [pc, #136]	; (8005dc8 <HAL_RTC_GetTime+0xb4>)
 8005d40:	4013      	ands	r3, r2
 8005d42:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8005d44:	697b      	ldr	r3, [r7, #20]
 8005d46:	0c1b      	lsrs	r3, r3, #16
 8005d48:	b2db      	uxtb	r3, r3
 8005d4a:	223f      	movs	r2, #63	; 0x3f
 8005d4c:	4013      	ands	r3, r2
 8005d4e:	b2da      	uxtb	r2, r3
 8005d50:	68bb      	ldr	r3, [r7, #8]
 8005d52:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8005d54:	697b      	ldr	r3, [r7, #20]
 8005d56:	0a1b      	lsrs	r3, r3, #8
 8005d58:	b2db      	uxtb	r3, r3
 8005d5a:	227f      	movs	r2, #127	; 0x7f
 8005d5c:	4013      	ands	r3, r2
 8005d5e:	b2da      	uxtb	r2, r3
 8005d60:	68bb      	ldr	r3, [r7, #8]
 8005d62:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8005d64:	697b      	ldr	r3, [r7, #20]
 8005d66:	b2db      	uxtb	r3, r3
 8005d68:	227f      	movs	r2, #127	; 0x7f
 8005d6a:	4013      	ands	r3, r2
 8005d6c:	b2da      	uxtb	r2, r3
 8005d6e:	68bb      	ldr	r3, [r7, #8]
 8005d70:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8005d72:	697b      	ldr	r3, [r7, #20]
 8005d74:	0d9b      	lsrs	r3, r3, #22
 8005d76:	b2db      	uxtb	r3, r3
 8005d78:	2201      	movs	r2, #1
 8005d7a:	4013      	ands	r3, r2
 8005d7c:	b2da      	uxtb	r2, r3
 8005d7e:	68bb      	ldr	r3, [r7, #8]
 8005d80:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d11a      	bne.n	8005dbe <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8005d88:	68bb      	ldr	r3, [r7, #8]
 8005d8a:	781b      	ldrb	r3, [r3, #0]
 8005d8c:	0018      	movs	r0, r3
 8005d8e:	f000 fb4f 	bl	8006430 <RTC_Bcd2ToByte>
 8005d92:	0003      	movs	r3, r0
 8005d94:	001a      	movs	r2, r3
 8005d96:	68bb      	ldr	r3, [r7, #8]
 8005d98:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8005d9a:	68bb      	ldr	r3, [r7, #8]
 8005d9c:	785b      	ldrb	r3, [r3, #1]
 8005d9e:	0018      	movs	r0, r3
 8005da0:	f000 fb46 	bl	8006430 <RTC_Bcd2ToByte>
 8005da4:	0003      	movs	r3, r0
 8005da6:	001a      	movs	r2, r3
 8005da8:	68bb      	ldr	r3, [r7, #8]
 8005daa:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8005dac:	68bb      	ldr	r3, [r7, #8]
 8005dae:	789b      	ldrb	r3, [r3, #2]
 8005db0:	0018      	movs	r0, r3
 8005db2:	f000 fb3d 	bl	8006430 <RTC_Bcd2ToByte>
 8005db6:	0003      	movs	r3, r0
 8005db8:	001a      	movs	r2, r3
 8005dba:	68bb      	ldr	r3, [r7, #8]
 8005dbc:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8005dbe:	2300      	movs	r3, #0
}
 8005dc0:	0018      	movs	r0, r3
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	b006      	add	sp, #24
 8005dc6:	bd80      	pop	{r7, pc}
 8005dc8:	007f7f7f 	.word	0x007f7f7f

08005dcc <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005dcc:	b5b0      	push	{r4, r5, r7, lr}
 8005dce:	b086      	sub	sp, #24
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	60f8      	str	r0, [r7, #12]
 8005dd4:	60b9      	str	r1, [r7, #8]
 8005dd6:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	2228      	movs	r2, #40	; 0x28
 8005ddc:	5c9b      	ldrb	r3, [r3, r2]
 8005dde:	2b01      	cmp	r3, #1
 8005de0:	d101      	bne.n	8005de6 <HAL_RTC_SetDate+0x1a>
 8005de2:	2302      	movs	r3, #2
 8005de4:	e07e      	b.n	8005ee4 <HAL_RTC_SetDate+0x118>
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	2228      	movs	r2, #40	; 0x28
 8005dea:	2101      	movs	r1, #1
 8005dec:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	2229      	movs	r2, #41	; 0x29
 8005df2:	2102      	movs	r1, #2
 8005df4:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d10e      	bne.n	8005e1a <HAL_RTC_SetDate+0x4e>
 8005dfc:	68bb      	ldr	r3, [r7, #8]
 8005dfe:	785b      	ldrb	r3, [r3, #1]
 8005e00:	001a      	movs	r2, r3
 8005e02:	2310      	movs	r3, #16
 8005e04:	4013      	ands	r3, r2
 8005e06:	d008      	beq.n	8005e1a <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005e08:	68bb      	ldr	r3, [r7, #8]
 8005e0a:	785b      	ldrb	r3, [r3, #1]
 8005e0c:	2210      	movs	r2, #16
 8005e0e:	4393      	bics	r3, r2
 8005e10:	b2db      	uxtb	r3, r3
 8005e12:	330a      	adds	r3, #10
 8005e14:	b2da      	uxtb	r2, r3
 8005e16:	68bb      	ldr	r3, [r7, #8]
 8005e18:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d11c      	bne.n	8005e5a <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005e20:	68bb      	ldr	r3, [r7, #8]
 8005e22:	78db      	ldrb	r3, [r3, #3]
 8005e24:	0018      	movs	r0, r3
 8005e26:	f000 fadb 	bl	80063e0 <RTC_ByteToBcd2>
 8005e2a:	0003      	movs	r3, r0
 8005e2c:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005e2e:	68bb      	ldr	r3, [r7, #8]
 8005e30:	785b      	ldrb	r3, [r3, #1]
 8005e32:	0018      	movs	r0, r3
 8005e34:	f000 fad4 	bl	80063e0 <RTC_ByteToBcd2>
 8005e38:	0003      	movs	r3, r0
 8005e3a:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005e3c:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 8005e3e:	68bb      	ldr	r3, [r7, #8]
 8005e40:	789b      	ldrb	r3, [r3, #2]
 8005e42:	0018      	movs	r0, r3
 8005e44:	f000 facc 	bl	80063e0 <RTC_ByteToBcd2>
 8005e48:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005e4a:	0022      	movs	r2, r4
 8005e4c:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8005e4e:	68bb      	ldr	r3, [r7, #8]
 8005e50:	781b      	ldrb	r3, [r3, #0]
 8005e52:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005e54:	4313      	orrs	r3, r2
 8005e56:	617b      	str	r3, [r7, #20]
 8005e58:	e00e      	b.n	8005e78 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005e5a:	68bb      	ldr	r3, [r7, #8]
 8005e5c:	78db      	ldrb	r3, [r3, #3]
 8005e5e:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8005e60:	68bb      	ldr	r3, [r7, #8]
 8005e62:	785b      	ldrb	r3, [r3, #1]
 8005e64:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005e66:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos)| \
 8005e68:	68ba      	ldr	r2, [r7, #8]
 8005e6a:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8005e6c:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8005e6e:	68bb      	ldr	r3, [r7, #8]
 8005e70:	781b      	ldrb	r3, [r3, #0]
 8005e72:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005e74:	4313      	orrs	r3, r2
 8005e76:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	22ca      	movs	r2, #202	; 0xca
 8005e7e:	625a      	str	r2, [r3, #36]	; 0x24
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	2253      	movs	r2, #83	; 0x53
 8005e86:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005e88:	2513      	movs	r5, #19
 8005e8a:	197c      	adds	r4, r7, r5
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	0018      	movs	r0, r3
 8005e90:	f000 fa20 	bl	80062d4 <RTC_EnterInitMode>
 8005e94:	0003      	movs	r3, r0
 8005e96:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8005e98:	0028      	movs	r0, r5
 8005e9a:	183b      	adds	r3, r7, r0
 8005e9c:	781b      	ldrb	r3, [r3, #0]
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d10c      	bne.n	8005ebc <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	697a      	ldr	r2, [r7, #20]
 8005ea8:	4910      	ldr	r1, [pc, #64]	; (8005eec <HAL_RTC_SetDate+0x120>)
 8005eaa:	400a      	ands	r2, r1
 8005eac:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005eae:	183c      	adds	r4, r7, r0
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	0018      	movs	r0, r3
 8005eb4:	f000 fa50 	bl	8006358 <RTC_ExitInitMode>
 8005eb8:	0003      	movs	r3, r0
 8005eba:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	22ff      	movs	r2, #255	; 0xff
 8005ec2:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8005ec4:	2313      	movs	r3, #19
 8005ec6:	18fb      	adds	r3, r7, r3
 8005ec8:	781b      	ldrb	r3, [r3, #0]
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d103      	bne.n	8005ed6 <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	2229      	movs	r2, #41	; 0x29
 8005ed2:	2101      	movs	r1, #1
 8005ed4:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	2228      	movs	r2, #40	; 0x28
 8005eda:	2100      	movs	r1, #0
 8005edc:	5499      	strb	r1, [r3, r2]

  return status;
 8005ede:	2313      	movs	r3, #19
 8005ee0:	18fb      	adds	r3, r7, r3
 8005ee2:	781b      	ldrb	r3, [r3, #0]
}
 8005ee4:	0018      	movs	r0, r3
 8005ee6:	46bd      	mov	sp, r7
 8005ee8:	b006      	add	sp, #24
 8005eea:	bdb0      	pop	{r4, r5, r7, pc}
 8005eec:	00ffff3f 	.word	0x00ffff3f

08005ef0 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005ef0:	b580      	push	{r7, lr}
 8005ef2:	b086      	sub	sp, #24
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	60f8      	str	r0, [r7, #12]
 8005ef8:	60b9      	str	r1, [r7, #8]
 8005efa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	685b      	ldr	r3, [r3, #4]
 8005f02:	4a21      	ldr	r2, [pc, #132]	; (8005f88 <HAL_RTC_GetDate+0x98>)
 8005f04:	4013      	ands	r3, r2
 8005f06:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8005f08:	697b      	ldr	r3, [r7, #20]
 8005f0a:	0c1b      	lsrs	r3, r3, #16
 8005f0c:	b2da      	uxtb	r2, r3
 8005f0e:	68bb      	ldr	r3, [r7, #8]
 8005f10:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8005f12:	697b      	ldr	r3, [r7, #20]
 8005f14:	0a1b      	lsrs	r3, r3, #8
 8005f16:	b2db      	uxtb	r3, r3
 8005f18:	221f      	movs	r2, #31
 8005f1a:	4013      	ands	r3, r2
 8005f1c:	b2da      	uxtb	r2, r3
 8005f1e:	68bb      	ldr	r3, [r7, #8]
 8005f20:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8005f22:	697b      	ldr	r3, [r7, #20]
 8005f24:	b2db      	uxtb	r3, r3
 8005f26:	223f      	movs	r2, #63	; 0x3f
 8005f28:	4013      	ands	r3, r2
 8005f2a:	b2da      	uxtb	r2, r3
 8005f2c:	68bb      	ldr	r3, [r7, #8]
 8005f2e:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8005f30:	697b      	ldr	r3, [r7, #20]
 8005f32:	0b5b      	lsrs	r3, r3, #13
 8005f34:	b2db      	uxtb	r3, r3
 8005f36:	2207      	movs	r2, #7
 8005f38:	4013      	ands	r3, r2
 8005f3a:	b2da      	uxtb	r2, r3
 8005f3c:	68bb      	ldr	r3, [r7, #8]
 8005f3e:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d11a      	bne.n	8005f7c <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8005f46:	68bb      	ldr	r3, [r7, #8]
 8005f48:	78db      	ldrb	r3, [r3, #3]
 8005f4a:	0018      	movs	r0, r3
 8005f4c:	f000 fa70 	bl	8006430 <RTC_Bcd2ToByte>
 8005f50:	0003      	movs	r3, r0
 8005f52:	001a      	movs	r2, r3
 8005f54:	68bb      	ldr	r3, [r7, #8]
 8005f56:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8005f58:	68bb      	ldr	r3, [r7, #8]
 8005f5a:	785b      	ldrb	r3, [r3, #1]
 8005f5c:	0018      	movs	r0, r3
 8005f5e:	f000 fa67 	bl	8006430 <RTC_Bcd2ToByte>
 8005f62:	0003      	movs	r3, r0
 8005f64:	001a      	movs	r2, r3
 8005f66:	68bb      	ldr	r3, [r7, #8]
 8005f68:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8005f6a:	68bb      	ldr	r3, [r7, #8]
 8005f6c:	789b      	ldrb	r3, [r3, #2]
 8005f6e:	0018      	movs	r0, r3
 8005f70:	f000 fa5e 	bl	8006430 <RTC_Bcd2ToByte>
 8005f74:	0003      	movs	r3, r0
 8005f76:	001a      	movs	r2, r3
 8005f78:	68bb      	ldr	r3, [r7, #8]
 8005f7a:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8005f7c:	2300      	movs	r3, #0
}
 8005f7e:	0018      	movs	r0, r3
 8005f80:	46bd      	mov	sp, r7
 8005f82:	b006      	add	sp, #24
 8005f84:	bd80      	pop	{r7, pc}
 8005f86:	46c0      	nop			; (mov r8, r8)
 8005f88:	00ffff3f 	.word	0x00ffff3f

08005f8c <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8005f8c:	b590      	push	{r4, r7, lr}
 8005f8e:	b089      	sub	sp, #36	; 0x24
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	60f8      	str	r0, [r7, #12]
 8005f94:	60b9      	str	r1, [r7, #8]
 8005f96:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	2228      	movs	r2, #40	; 0x28
 8005f9c:	5c9b      	ldrb	r3, [r3, r2]
 8005f9e:	2b01      	cmp	r3, #1
 8005fa0:	d101      	bne.n	8005fa6 <HAL_RTC_SetAlarm_IT+0x1a>
 8005fa2:	2302      	movs	r3, #2
 8005fa4:	e127      	b.n	80061f6 <HAL_RTC_SetAlarm_IT+0x26a>
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	2228      	movs	r2, #40	; 0x28
 8005faa:	2101      	movs	r1, #1
 8005fac:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	2229      	movs	r2, #41	; 0x29
 8005fb2:	2102      	movs	r1, #2
 8005fb4:	5499      	strb	r1, [r3, r2]

  if(Format == RTC_FORMAT_BIN)
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d136      	bne.n	800602a <HAL_RTC_SetAlarm_IT+0x9e>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	699b      	ldr	r3, [r3, #24]
 8005fc2:	2240      	movs	r2, #64	; 0x40
 8005fc4:	4013      	ands	r3, r2
 8005fc6:	d102      	bne.n	8005fce <HAL_RTC_SetAlarm_IT+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8005fc8:	68bb      	ldr	r3, [r7, #8]
 8005fca:	2200      	movs	r2, #0
 8005fcc:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005fce:	68bb      	ldr	r3, [r7, #8]
 8005fd0:	781b      	ldrb	r3, [r3, #0]
 8005fd2:	0018      	movs	r0, r3
 8005fd4:	f000 fa04 	bl	80063e0 <RTC_ByteToBcd2>
 8005fd8:	0003      	movs	r3, r0
 8005fda:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005fdc:	68bb      	ldr	r3, [r7, #8]
 8005fde:	785b      	ldrb	r3, [r3, #1]
 8005fe0:	0018      	movs	r0, r3
 8005fe2:	f000 f9fd 	bl	80063e0 <RTC_ByteToBcd2>
 8005fe6:	0003      	movs	r3, r0
 8005fe8:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005fea:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8005fec:	68bb      	ldr	r3, [r7, #8]
 8005fee:	789b      	ldrb	r3, [r3, #2]
 8005ff0:	0018      	movs	r0, r3
 8005ff2:	f000 f9f5 	bl	80063e0 <RTC_ByteToBcd2>
 8005ff6:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005ff8:	0022      	movs	r2, r4
 8005ffa:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8005ffc:	68bb      	ldr	r3, [r7, #8]
 8005ffe:	78db      	ldrb	r3, [r3, #3]
 8006000:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8006002:	431a      	orrs	r2, r3
 8006004:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8006006:	68bb      	ldr	r3, [r7, #8]
 8006008:	2220      	movs	r2, #32
 800600a:	5c9b      	ldrb	r3, [r3, r2]
 800600c:	0018      	movs	r0, r3
 800600e:	f000 f9e7 	bl	80063e0 <RTC_ByteToBcd2>
 8006012:	0003      	movs	r3, r0
 8006014:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8006016:	0022      	movs	r2, r4
 8006018:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800601a:	68bb      	ldr	r3, [r7, #8]
 800601c:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800601e:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8006020:	68bb      	ldr	r3, [r7, #8]
 8006022:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006024:	4313      	orrs	r3, r2
 8006026:	61fb      	str	r3, [r7, #28]
 8006028:	e022      	b.n	8006070 <HAL_RTC_SetAlarm_IT+0xe4>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	699b      	ldr	r3, [r3, #24]
 8006030:	2240      	movs	r2, #64	; 0x40
 8006032:	4013      	ands	r3, r2
 8006034:	d102      	bne.n	800603c <HAL_RTC_SetAlarm_IT+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8006036:	68bb      	ldr	r3, [r7, #8]
 8006038:	2200      	movs	r2, #0
 800603a:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800603c:	68bb      	ldr	r3, [r7, #8]
 800603e:	781b      	ldrb	r3, [r3, #0]
 8006040:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006042:	68bb      	ldr	r3, [r7, #8]
 8006044:	785b      	ldrb	r3, [r3, #1]
 8006046:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006048:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800604a:	68ba      	ldr	r2, [r7, #8]
 800604c:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800604e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8006050:	68bb      	ldr	r3, [r7, #8]
 8006052:	78db      	ldrb	r3, [r3, #3]
 8006054:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8006056:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8006058:	68bb      	ldr	r3, [r7, #8]
 800605a:	2120      	movs	r1, #32
 800605c:	5c5b      	ldrb	r3, [r3, r1]
 800605e:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8006060:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8006062:	68bb      	ldr	r3, [r7, #8]
 8006064:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8006066:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8006068:	68bb      	ldr	r3, [r7, #8]
 800606a:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800606c:	4313      	orrs	r3, r2
 800606e:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8006070:	68bb      	ldr	r3, [r7, #8]
 8006072:	685a      	ldr	r2, [r3, #4]
 8006074:	68bb      	ldr	r3, [r7, #8]
 8006076:	699b      	ldr	r3, [r3, #24]
 8006078:	4313      	orrs	r3, r2
 800607a:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	22ca      	movs	r2, #202	; 0xca
 8006082:	625a      	str	r2, [r3, #36]	; 0x24
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	2253      	movs	r2, #83	; 0x53
 800608a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 800608c:	68bb      	ldr	r3, [r7, #8]
 800608e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006090:	2380      	movs	r3, #128	; 0x80
 8006092:	005b      	lsls	r3, r3, #1
 8006094:	429a      	cmp	r2, r3
 8006096:	d14c      	bne.n	8006132 <HAL_RTC_SetAlarm_IT+0x1a6>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	699a      	ldr	r2, [r3, #24]
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	4957      	ldr	r1, [pc, #348]	; (8006200 <HAL_RTC_SetAlarm_IT+0x274>)
 80060a4:	400a      	ands	r2, r1
 80060a6:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	2101      	movs	r1, #1
 80060b4:	430a      	orrs	r2, r1
 80060b6:	65da      	str	r2, [r3, #92]	; 0x5c

    tickstart = HAL_GetTick();
 80060b8:	f7fe f8ea 	bl	8004290 <HAL_GetTick>
 80060bc:	0003      	movs	r3, r0
 80060be:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80060c0:	e016      	b.n	80060f0 <HAL_RTC_SetAlarm_IT+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80060c2:	f7fe f8e5 	bl	8004290 <HAL_GetTick>
 80060c6:	0002      	movs	r2, r0
 80060c8:	697b      	ldr	r3, [r7, #20]
 80060ca:	1ad2      	subs	r2, r2, r3
 80060cc:	23fa      	movs	r3, #250	; 0xfa
 80060ce:	009b      	lsls	r3, r3, #2
 80060d0:	429a      	cmp	r2, r3
 80060d2:	d90d      	bls.n	80060f0 <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	22ff      	movs	r2, #255	; 0xff
 80060da:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	2229      	movs	r2, #41	; 0x29
 80060e0:	2103      	movs	r1, #3
 80060e2:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	2228      	movs	r2, #40	; 0x28
 80060e8:	2100      	movs	r1, #0
 80060ea:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80060ec:	2303      	movs	r3, #3
 80060ee:	e082      	b.n	80061f6 <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	68db      	ldr	r3, [r3, #12]
 80060f6:	2201      	movs	r2, #1
 80060f8:	4013      	ands	r3, r2
 80060fa:	d0e2      	beq.n	80060c2 <HAL_RTC_SetAlarm_IT+0x136>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	69fa      	ldr	r2, [r7, #28]
 8006102:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	69ba      	ldr	r2, [r7, #24]
 800610a:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	699a      	ldr	r2, [r3, #24]
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	2180      	movs	r1, #128	; 0x80
 8006118:	0049      	lsls	r1, r1, #1
 800611a:	430a      	orrs	r2, r1
 800611c:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	699a      	ldr	r2, [r3, #24]
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	2180      	movs	r1, #128	; 0x80
 800612a:	0149      	lsls	r1, r1, #5
 800612c:	430a      	orrs	r2, r1
 800612e:	619a      	str	r2, [r3, #24]
 8006130:	e04b      	b.n	80061ca <HAL_RTC_SetAlarm_IT+0x23e>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	699a      	ldr	r2, [r3, #24]
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	4931      	ldr	r1, [pc, #196]	; (8006204 <HAL_RTC_SetAlarm_IT+0x278>)
 800613e:	400a      	ands	r2, r1
 8006140:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	2102      	movs	r1, #2
 800614e:	430a      	orrs	r2, r1
 8006150:	65da      	str	r2, [r3, #92]	; 0x5c

    tickstart = HAL_GetTick();
 8006152:	f7fe f89d 	bl	8004290 <HAL_GetTick>
 8006156:	0003      	movs	r3, r0
 8006158:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800615a:	e016      	b.n	800618a <HAL_RTC_SetAlarm_IT+0x1fe>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800615c:	f7fe f898 	bl	8004290 <HAL_GetTick>
 8006160:	0002      	movs	r2, r0
 8006162:	697b      	ldr	r3, [r7, #20]
 8006164:	1ad2      	subs	r2, r2, r3
 8006166:	23fa      	movs	r3, #250	; 0xfa
 8006168:	009b      	lsls	r3, r3, #2
 800616a:	429a      	cmp	r2, r3
 800616c:	d90d      	bls.n	800618a <HAL_RTC_SetAlarm_IT+0x1fe>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	22ff      	movs	r2, #255	; 0xff
 8006174:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	2229      	movs	r2, #41	; 0x29
 800617a:	2103      	movs	r1, #3
 800617c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	2228      	movs	r2, #40	; 0x28
 8006182:	2100      	movs	r1, #0
 8006184:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006186:	2303      	movs	r3, #3
 8006188:	e035      	b.n	80061f6 <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	68db      	ldr	r3, [r3, #12]
 8006190:	2202      	movs	r2, #2
 8006192:	4013      	ands	r3, r2
 8006194:	d0e2      	beq.n	800615c <HAL_RTC_SetAlarm_IT+0x1d0>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	69fa      	ldr	r2, [r7, #28]
 800619c:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	69ba      	ldr	r2, [r7, #24]
 80061a4:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	699a      	ldr	r2, [r3, #24]
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	2180      	movs	r1, #128	; 0x80
 80061b2:	0089      	lsls	r1, r1, #2
 80061b4:	430a      	orrs	r2, r1
 80061b6:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	699a      	ldr	r2, [r3, #24]
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	2180      	movs	r1, #128	; 0x80
 80061c4:	0189      	lsls	r1, r1, #6
 80061c6:	430a      	orrs	r2, r1
 80061c8:	619a      	str	r2, [r3, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80061ca:	4a0f      	ldr	r2, [pc, #60]	; (8006208 <HAL_RTC_SetAlarm_IT+0x27c>)
 80061cc:	2380      	movs	r3, #128	; 0x80
 80061ce:	58d3      	ldr	r3, [r2, r3]
 80061d0:	490d      	ldr	r1, [pc, #52]	; (8006208 <HAL_RTC_SetAlarm_IT+0x27c>)
 80061d2:	2280      	movs	r2, #128	; 0x80
 80061d4:	0312      	lsls	r2, r2, #12
 80061d6:	4313      	orrs	r3, r2
 80061d8:	2280      	movs	r2, #128	; 0x80
 80061da:	508b      	str	r3, [r1, r2]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	22ff      	movs	r2, #255	; 0xff
 80061e2:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	2229      	movs	r2, #41	; 0x29
 80061e8:	2101      	movs	r1, #1
 80061ea:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	2228      	movs	r2, #40	; 0x28
 80061f0:	2100      	movs	r1, #0
 80061f2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80061f4:	2300      	movs	r3, #0
}
 80061f6:	0018      	movs	r0, r3
 80061f8:	46bd      	mov	sp, r7
 80061fa:	b009      	add	sp, #36	; 0x24
 80061fc:	bd90      	pop	{r4, r7, pc}
 80061fe:	46c0      	nop			; (mov r8, r8)
 8006200:	fffffeff 	.word	0xfffffeff
 8006204:	fffffdff 	.word	0xfffffdff
 8006208:	40021800 	.word	0x40021800

0800620c <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 800620c:	b580      	push	{r7, lr}
 800620e:	b082      	sub	sp, #8
 8006210:	af00      	add	r7, sp, #0
 8006212:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	699a      	ldr	r2, [r3, #24]
 800621a:	2380      	movs	r3, #128	; 0x80
 800621c:	015b      	lsls	r3, r3, #5
 800621e:	4013      	ands	r3, r2
 8006220:	d011      	beq.n	8006246 <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006228:	2201      	movs	r2, #1
 800622a:	4013      	ands	r3, r2
 800622c:	d00b      	beq.n	8006246 <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	2101      	movs	r1, #1
 800623a:	430a      	orrs	r2, r1
 800623c:	65da      	str	r2, [r3, #92]	; 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmAEventCallback(hrtc);
#else
      /* AlarmA callback */
      HAL_RTC_AlarmAEventCallback(hrtc);
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	0018      	movs	r0, r3
 8006242:	f7fd fbf5 	bl	8003a30 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	699a      	ldr	r2, [r3, #24]
 800624c:	2380      	movs	r3, #128	; 0x80
 800624e:	019b      	lsls	r3, r3, #6
 8006250:	4013      	ands	r3, r2
 8006252:	d011      	beq.n	8006278 <HAL_RTC_AlarmIRQHandler+0x6c>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800625a:	2202      	movs	r2, #2
 800625c:	4013      	ands	r3, r2
 800625e:	d00b      	beq.n	8006278 <HAL_RTC_AlarmIRQHandler+0x6c>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	2102      	movs	r1, #2
 800626c:	430a      	orrs	r2, r1
 800626e:	65da      	str	r2, [r3, #92]	; 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmBEventCallback(hrtc);
#else
      /* AlarmB callback */
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	0018      	movs	r0, r3
 8006274:	f000 f961 	bl	800653a <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2229      	movs	r2, #41	; 0x29
 800627c:	2101      	movs	r1, #1
 800627e:	5499      	strb	r1, [r3, r2]
}
 8006280:	46c0      	nop			; (mov r8, r8)
 8006282:	46bd      	mov	sp, r7
 8006284:	b002      	add	sp, #8
 8006286:	bd80      	pop	{r7, pc}

08006288 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8006288:	b580      	push	{r7, lr}
 800628a:	b084      	sub	sp, #16
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	4a0e      	ldr	r2, [pc, #56]	; (80062d0 <HAL_RTC_WaitForSynchro+0x48>)
 8006296:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8006298:	f7fd fffa 	bl	8004290 <HAL_GetTick>
 800629c:	0003      	movs	r3, r0
 800629e:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 80062a0:	e00a      	b.n	80062b8 <HAL_RTC_WaitForSynchro+0x30>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80062a2:	f7fd fff5 	bl	8004290 <HAL_GetTick>
 80062a6:	0002      	movs	r2, r0
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	1ad2      	subs	r2, r2, r3
 80062ac:	23fa      	movs	r3, #250	; 0xfa
 80062ae:	009b      	lsls	r3, r3, #2
 80062b0:	429a      	cmp	r2, r3
 80062b2:	d901      	bls.n	80062b8 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 80062b4:	2303      	movs	r3, #3
 80062b6:	e006      	b.n	80062c6 <HAL_RTC_WaitForSynchro+0x3e>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	68db      	ldr	r3, [r3, #12]
 80062be:	2220      	movs	r2, #32
 80062c0:	4013      	ands	r3, r2
 80062c2:	d0ee      	beq.n	80062a2 <HAL_RTC_WaitForSynchro+0x1a>
    }
  }

  return HAL_OK;
 80062c4:	2300      	movs	r3, #0
}
 80062c6:	0018      	movs	r0, r3
 80062c8:	46bd      	mov	sp, r7
 80062ca:	b004      	add	sp, #16
 80062cc:	bd80      	pop	{r7, pc}
 80062ce:	46c0      	nop			; (mov r8, r8)
 80062d0:	0001005f 	.word	0x0001005f

080062d4 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 80062d4:	b580      	push	{r7, lr}
 80062d6:	b084      	sub	sp, #16
 80062d8:	af00      	add	r7, sp, #0
 80062da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 80062dc:	230f      	movs	r3, #15
 80062de:	18fb      	adds	r3, r7, r3
 80062e0:	2200      	movs	r2, #0
 80062e2:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	68db      	ldr	r3, [r3, #12]
 80062ea:	2240      	movs	r2, #64	; 0x40
 80062ec:	4013      	ands	r3, r2
 80062ee:	d12c      	bne.n	800634a <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	68da      	ldr	r2, [r3, #12]
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	2180      	movs	r1, #128	; 0x80
 80062fc:	430a      	orrs	r2, r1
 80062fe:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8006300:	f7fd ffc6 	bl	8004290 <HAL_GetTick>
 8006304:	0003      	movs	r3, r0
 8006306:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8006308:	e014      	b.n	8006334 <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 800630a:	f7fd ffc1 	bl	8004290 <HAL_GetTick>
 800630e:	0002      	movs	r2, r0
 8006310:	68bb      	ldr	r3, [r7, #8]
 8006312:	1ad2      	subs	r2, r2, r3
 8006314:	200f      	movs	r0, #15
 8006316:	183b      	adds	r3, r7, r0
 8006318:	1839      	adds	r1, r7, r0
 800631a:	7809      	ldrb	r1, [r1, #0]
 800631c:	7019      	strb	r1, [r3, #0]
 800631e:	23fa      	movs	r3, #250	; 0xfa
 8006320:	009b      	lsls	r3, r3, #2
 8006322:	429a      	cmp	r2, r3
 8006324:	d906      	bls.n	8006334 <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 8006326:	183b      	adds	r3, r7, r0
 8006328:	2203      	movs	r2, #3
 800632a:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	2229      	movs	r2, #41	; 0x29
 8006330:	2103      	movs	r1, #3
 8006332:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	68db      	ldr	r3, [r3, #12]
 800633a:	2240      	movs	r2, #64	; 0x40
 800633c:	4013      	ands	r3, r2
 800633e:	d104      	bne.n	800634a <RTC_EnterInitMode+0x76>
 8006340:	230f      	movs	r3, #15
 8006342:	18fb      	adds	r3, r7, r3
 8006344:	781b      	ldrb	r3, [r3, #0]
 8006346:	2b03      	cmp	r3, #3
 8006348:	d1df      	bne.n	800630a <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800634a:	230f      	movs	r3, #15
 800634c:	18fb      	adds	r3, r7, r3
 800634e:	781b      	ldrb	r3, [r3, #0]
}
 8006350:	0018      	movs	r0, r3
 8006352:	46bd      	mov	sp, r7
 8006354:	b004      	add	sp, #16
 8006356:	bd80      	pop	{r7, pc}

08006358 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8006358:	b590      	push	{r4, r7, lr}
 800635a:	b085      	sub	sp, #20
 800635c:	af00      	add	r7, sp, #0
 800635e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006360:	240f      	movs	r4, #15
 8006362:	193b      	adds	r3, r7, r4
 8006364:	2200      	movs	r2, #0
 8006366:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8006368:	4b1c      	ldr	r3, [pc, #112]	; (80063dc <RTC_ExitInitMode+0x84>)
 800636a:	68da      	ldr	r2, [r3, #12]
 800636c:	4b1b      	ldr	r3, [pc, #108]	; (80063dc <RTC_ExitInitMode+0x84>)
 800636e:	2180      	movs	r1, #128	; 0x80
 8006370:	438a      	bics	r2, r1
 8006372:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8006374:	4b19      	ldr	r3, [pc, #100]	; (80063dc <RTC_ExitInitMode+0x84>)
 8006376:	699b      	ldr	r3, [r3, #24]
 8006378:	2220      	movs	r2, #32
 800637a:	4013      	ands	r3, r2
 800637c:	d10d      	bne.n	800639a <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	0018      	movs	r0, r3
 8006382:	f7ff ff81 	bl	8006288 <HAL_RTC_WaitForSynchro>
 8006386:	1e03      	subs	r3, r0, #0
 8006388:	d021      	beq.n	80063ce <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	2229      	movs	r2, #41	; 0x29
 800638e:	2103      	movs	r1, #3
 8006390:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8006392:	193b      	adds	r3, r7, r4
 8006394:	2203      	movs	r2, #3
 8006396:	701a      	strb	r2, [r3, #0]
 8006398:	e019      	b.n	80063ce <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800639a:	4b10      	ldr	r3, [pc, #64]	; (80063dc <RTC_ExitInitMode+0x84>)
 800639c:	699a      	ldr	r2, [r3, #24]
 800639e:	4b0f      	ldr	r3, [pc, #60]	; (80063dc <RTC_ExitInitMode+0x84>)
 80063a0:	2120      	movs	r1, #32
 80063a2:	438a      	bics	r2, r1
 80063a4:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	0018      	movs	r0, r3
 80063aa:	f7ff ff6d 	bl	8006288 <HAL_RTC_WaitForSynchro>
 80063ae:	1e03      	subs	r3, r0, #0
 80063b0:	d007      	beq.n	80063c2 <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	2229      	movs	r2, #41	; 0x29
 80063b6:	2103      	movs	r1, #3
 80063b8:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 80063ba:	230f      	movs	r3, #15
 80063bc:	18fb      	adds	r3, r7, r3
 80063be:	2203      	movs	r2, #3
 80063c0:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80063c2:	4b06      	ldr	r3, [pc, #24]	; (80063dc <RTC_ExitInitMode+0x84>)
 80063c4:	699a      	ldr	r2, [r3, #24]
 80063c6:	4b05      	ldr	r3, [pc, #20]	; (80063dc <RTC_ExitInitMode+0x84>)
 80063c8:	2120      	movs	r1, #32
 80063ca:	430a      	orrs	r2, r1
 80063cc:	619a      	str	r2, [r3, #24]
  }

  return status;
 80063ce:	230f      	movs	r3, #15
 80063d0:	18fb      	adds	r3, r7, r3
 80063d2:	781b      	ldrb	r3, [r3, #0]
}
 80063d4:	0018      	movs	r0, r3
 80063d6:	46bd      	mov	sp, r7
 80063d8:	b005      	add	sp, #20
 80063da:	bd90      	pop	{r4, r7, pc}
 80063dc:	40002800 	.word	0x40002800

080063e0 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80063e0:	b580      	push	{r7, lr}
 80063e2:	b084      	sub	sp, #16
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	0002      	movs	r2, r0
 80063e8:	1dfb      	adds	r3, r7, #7
 80063ea:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 80063ec:	2300      	movs	r3, #0
 80063ee:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 80063f0:	230b      	movs	r3, #11
 80063f2:	18fb      	adds	r3, r7, r3
 80063f4:	1dfa      	adds	r2, r7, #7
 80063f6:	7812      	ldrb	r2, [r2, #0]
 80063f8:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 80063fa:	e008      	b.n	800640e <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	3301      	adds	r3, #1
 8006400:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 8006402:	220b      	movs	r2, #11
 8006404:	18bb      	adds	r3, r7, r2
 8006406:	18ba      	adds	r2, r7, r2
 8006408:	7812      	ldrb	r2, [r2, #0]
 800640a:	3a0a      	subs	r2, #10
 800640c:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 800640e:	210b      	movs	r1, #11
 8006410:	187b      	adds	r3, r7, r1
 8006412:	781b      	ldrb	r3, [r3, #0]
 8006414:	2b09      	cmp	r3, #9
 8006416:	d8f1      	bhi.n	80063fc <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	b2db      	uxtb	r3, r3
 800641c:	011b      	lsls	r3, r3, #4
 800641e:	b2da      	uxtb	r2, r3
 8006420:	187b      	adds	r3, r7, r1
 8006422:	781b      	ldrb	r3, [r3, #0]
 8006424:	4313      	orrs	r3, r2
 8006426:	b2db      	uxtb	r3, r3
}
 8006428:	0018      	movs	r0, r3
 800642a:	46bd      	mov	sp, r7
 800642c:	b004      	add	sp, #16
 800642e:	bd80      	pop	{r7, pc}

08006430 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8006430:	b580      	push	{r7, lr}
 8006432:	b084      	sub	sp, #16
 8006434:	af00      	add	r7, sp, #0
 8006436:	0002      	movs	r2, r0
 8006438:	1dfb      	adds	r3, r7, #7
 800643a:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 800643c:	1dfb      	adds	r3, r7, #7
 800643e:	781b      	ldrb	r3, [r3, #0]
 8006440:	091b      	lsrs	r3, r3, #4
 8006442:	b2db      	uxtb	r3, r3
 8006444:	001a      	movs	r2, r3
 8006446:	0013      	movs	r3, r2
 8006448:	009b      	lsls	r3, r3, #2
 800644a:	189b      	adds	r3, r3, r2
 800644c:	005b      	lsls	r3, r3, #1
 800644e:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	b2da      	uxtb	r2, r3
 8006454:	1dfb      	adds	r3, r7, #7
 8006456:	781b      	ldrb	r3, [r3, #0]
 8006458:	210f      	movs	r1, #15
 800645a:	400b      	ands	r3, r1
 800645c:	b2db      	uxtb	r3, r3
 800645e:	18d3      	adds	r3, r2, r3
 8006460:	b2db      	uxtb	r3, r3
}
 8006462:	0018      	movs	r0, r3
 8006464:	46bd      	mov	sp, r7
 8006466:	b004      	add	sp, #16
 8006468:	bd80      	pop	{r7, pc}

0800646a <HAL_RTCEx_EnableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef* hrtc)
{
 800646a:	b580      	push	{r7, lr}
 800646c:	b082      	sub	sp, #8
 800646e:	af00      	add	r7, sp, #0
 8006470:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	2228      	movs	r2, #40	; 0x28
 8006476:	5c9b      	ldrb	r3, [r3, r2]
 8006478:	2b01      	cmp	r3, #1
 800647a:	d101      	bne.n	8006480 <HAL_RTCEx_EnableBypassShadow+0x16>
 800647c:	2302      	movs	r3, #2
 800647e:	e024      	b.n	80064ca <HAL_RTCEx_EnableBypassShadow+0x60>
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	2228      	movs	r2, #40	; 0x28
 8006484:	2101      	movs	r1, #1
 8006486:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2229      	movs	r2, #41	; 0x29
 800648c:	2102      	movs	r1, #2
 800648e:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	22ca      	movs	r2, #202	; 0xca
 8006496:	625a      	str	r2, [r3, #36]	; 0x24
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	2253      	movs	r2, #83	; 0x53
 800649e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  hrtc->Instance->CR |= (uint8_t)RTC_CR_BYPSHAD;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	699a      	ldr	r2, [r3, #24]
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	2120      	movs	r1, #32
 80064ac:	430a      	orrs	r2, r1
 80064ae:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	22ff      	movs	r2, #255	; 0xff
 80064b6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2229      	movs	r2, #41	; 0x29
 80064bc:	2101      	movs	r1, #1
 80064be:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2228      	movs	r2, #40	; 0x28
 80064c4:	2100      	movs	r1, #0
 80064c6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80064c8:	2300      	movs	r3, #0
}
 80064ca:	0018      	movs	r0, r3
 80064cc:	46bd      	mov	sp, r7
 80064ce:	b002      	add	sp, #8
 80064d0:	bd80      	pop	{r7, pc}

080064d2 <HAL_RTCEx_DisableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_DisableBypassShadow(RTC_HandleTypeDef* hrtc)
{
 80064d2:	b580      	push	{r7, lr}
 80064d4:	b082      	sub	sp, #8
 80064d6:	af00      	add	r7, sp, #0
 80064d8:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	2228      	movs	r2, #40	; 0x28
 80064de:	5c9b      	ldrb	r3, [r3, r2]
 80064e0:	2b01      	cmp	r3, #1
 80064e2:	d101      	bne.n	80064e8 <HAL_RTCEx_DisableBypassShadow+0x16>
 80064e4:	2302      	movs	r3, #2
 80064e6:	e024      	b.n	8006532 <HAL_RTCEx_DisableBypassShadow+0x60>
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2228      	movs	r2, #40	; 0x28
 80064ec:	2101      	movs	r1, #1
 80064ee:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2229      	movs	r2, #41	; 0x29
 80064f4:	2102      	movs	r1, #2
 80064f6:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	22ca      	movs	r2, #202	; 0xca
 80064fe:	625a      	str	r2, [r3, #36]	; 0x24
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	2253      	movs	r2, #83	; 0x53
 8006506:	625a      	str	r2, [r3, #36]	; 0x24

  /* Reset the BYPSHAD bit */
  hrtc->Instance->CR &= ((uint8_t)~RTC_CR_BYPSHAD);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	699a      	ldr	r2, [r3, #24]
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	21df      	movs	r1, #223	; 0xdf
 8006514:	400a      	ands	r2, r1
 8006516:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	22ff      	movs	r2, #255	; 0xff
 800651e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2229      	movs	r2, #41	; 0x29
 8006524:	2101      	movs	r1, #1
 8006526:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2228      	movs	r2, #40	; 0x28
 800652c:	2100      	movs	r1, #0
 800652e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006530:	2300      	movs	r3, #0
}
 8006532:	0018      	movs	r0, r3
 8006534:	46bd      	mov	sp, r7
 8006536:	b002      	add	sp, #8
 8006538:	bd80      	pop	{r7, pc}

0800653a <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 800653a:	b580      	push	{r7, lr}
 800653c:	b082      	sub	sp, #8
 800653e:	af00      	add	r7, sp, #0
 8006540:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8006542:	46c0      	nop			; (mov r8, r8)
 8006544:	46bd      	mov	sp, r7
 8006546:	b002      	add	sp, #8
 8006548:	bd80      	pop	{r7, pc}
	...

0800654c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800654c:	b580      	push	{r7, lr}
 800654e:	b084      	sub	sp, #16
 8006550:	af00      	add	r7, sp, #0
 8006552:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	2b00      	cmp	r3, #0
 8006558:	d101      	bne.n	800655e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800655a:	2301      	movs	r3, #1
 800655c:	e0a8      	b.n	80066b0 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006562:	2b00      	cmp	r3, #0
 8006564:	d109      	bne.n	800657a <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	685a      	ldr	r2, [r3, #4]
 800656a:	2382      	movs	r3, #130	; 0x82
 800656c:	005b      	lsls	r3, r3, #1
 800656e:	429a      	cmp	r2, r3
 8006570:	d009      	beq.n	8006586 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	2200      	movs	r2, #0
 8006576:	61da      	str	r2, [r3, #28]
 8006578:	e005      	b.n	8006586 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	2200      	movs	r2, #0
 800657e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2200      	movs	r2, #0
 8006584:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	2200      	movs	r2, #0
 800658a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	225d      	movs	r2, #93	; 0x5d
 8006590:	5c9b      	ldrb	r3, [r3, r2]
 8006592:	b2db      	uxtb	r3, r3
 8006594:	2b00      	cmp	r3, #0
 8006596:	d107      	bne.n	80065a8 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	225c      	movs	r2, #92	; 0x5c
 800659c:	2100      	movs	r1, #0
 800659e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	0018      	movs	r0, r3
 80065a4:	f7fd fad0 	bl	8003b48 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	225d      	movs	r2, #93	; 0x5d
 80065ac:	2102      	movs	r1, #2
 80065ae:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	681a      	ldr	r2, [r3, #0]
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	2140      	movs	r1, #64	; 0x40
 80065bc:	438a      	bics	r2, r1
 80065be:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	68da      	ldr	r2, [r3, #12]
 80065c4:	23e0      	movs	r3, #224	; 0xe0
 80065c6:	00db      	lsls	r3, r3, #3
 80065c8:	429a      	cmp	r2, r3
 80065ca:	d902      	bls.n	80065d2 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80065cc:	2300      	movs	r3, #0
 80065ce:	60fb      	str	r3, [r7, #12]
 80065d0:	e002      	b.n	80065d8 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80065d2:	2380      	movs	r3, #128	; 0x80
 80065d4:	015b      	lsls	r3, r3, #5
 80065d6:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	68da      	ldr	r2, [r3, #12]
 80065dc:	23f0      	movs	r3, #240	; 0xf0
 80065de:	011b      	lsls	r3, r3, #4
 80065e0:	429a      	cmp	r2, r3
 80065e2:	d008      	beq.n	80065f6 <HAL_SPI_Init+0xaa>
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	68da      	ldr	r2, [r3, #12]
 80065e8:	23e0      	movs	r3, #224	; 0xe0
 80065ea:	00db      	lsls	r3, r3, #3
 80065ec:	429a      	cmp	r2, r3
 80065ee:	d002      	beq.n	80065f6 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	2200      	movs	r2, #0
 80065f4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	685a      	ldr	r2, [r3, #4]
 80065fa:	2382      	movs	r3, #130	; 0x82
 80065fc:	005b      	lsls	r3, r3, #1
 80065fe:	401a      	ands	r2, r3
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	6899      	ldr	r1, [r3, #8]
 8006604:	2384      	movs	r3, #132	; 0x84
 8006606:	021b      	lsls	r3, r3, #8
 8006608:	400b      	ands	r3, r1
 800660a:	431a      	orrs	r2, r3
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	691b      	ldr	r3, [r3, #16]
 8006610:	2102      	movs	r1, #2
 8006612:	400b      	ands	r3, r1
 8006614:	431a      	orrs	r2, r3
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	695b      	ldr	r3, [r3, #20]
 800661a:	2101      	movs	r1, #1
 800661c:	400b      	ands	r3, r1
 800661e:	431a      	orrs	r2, r3
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	6999      	ldr	r1, [r3, #24]
 8006624:	2380      	movs	r3, #128	; 0x80
 8006626:	009b      	lsls	r3, r3, #2
 8006628:	400b      	ands	r3, r1
 800662a:	431a      	orrs	r2, r3
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	69db      	ldr	r3, [r3, #28]
 8006630:	2138      	movs	r1, #56	; 0x38
 8006632:	400b      	ands	r3, r1
 8006634:	431a      	orrs	r2, r3
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	6a1b      	ldr	r3, [r3, #32]
 800663a:	2180      	movs	r1, #128	; 0x80
 800663c:	400b      	ands	r3, r1
 800663e:	431a      	orrs	r2, r3
 8006640:	0011      	movs	r1, r2
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006646:	2380      	movs	r3, #128	; 0x80
 8006648:	019b      	lsls	r3, r3, #6
 800664a:	401a      	ands	r2, r3
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	430a      	orrs	r2, r1
 8006652:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	699b      	ldr	r3, [r3, #24]
 8006658:	0c1b      	lsrs	r3, r3, #16
 800665a:	2204      	movs	r2, #4
 800665c:	401a      	ands	r2, r3
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006662:	2110      	movs	r1, #16
 8006664:	400b      	ands	r3, r1
 8006666:	431a      	orrs	r2, r3
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800666c:	2108      	movs	r1, #8
 800666e:	400b      	ands	r3, r1
 8006670:	431a      	orrs	r2, r3
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	68d9      	ldr	r1, [r3, #12]
 8006676:	23f0      	movs	r3, #240	; 0xf0
 8006678:	011b      	lsls	r3, r3, #4
 800667a:	400b      	ands	r3, r1
 800667c:	431a      	orrs	r2, r3
 800667e:	0011      	movs	r1, r2
 8006680:	68fa      	ldr	r2, [r7, #12]
 8006682:	2380      	movs	r3, #128	; 0x80
 8006684:	015b      	lsls	r3, r3, #5
 8006686:	401a      	ands	r2, r3
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	430a      	orrs	r2, r1
 800668e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	69da      	ldr	r2, [r3, #28]
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	4907      	ldr	r1, [pc, #28]	; (80066b8 <HAL_SPI_Init+0x16c>)
 800669c:	400a      	ands	r2, r1
 800669e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	2200      	movs	r2, #0
 80066a4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	225d      	movs	r2, #93	; 0x5d
 80066aa:	2101      	movs	r1, #1
 80066ac:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80066ae:	2300      	movs	r3, #0
}
 80066b0:	0018      	movs	r0, r3
 80066b2:	46bd      	mov	sp, r7
 80066b4:	b004      	add	sp, #16
 80066b6:	bd80      	pop	{r7, pc}
 80066b8:	fffff7ff 	.word	0xfffff7ff

080066bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80066bc:	b580      	push	{r7, lr}
 80066be:	b082      	sub	sp, #8
 80066c0:	af00      	add	r7, sp, #0
 80066c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d101      	bne.n	80066ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80066ca:	2301      	movs	r3, #1
 80066cc:	e04a      	b.n	8006764 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	223d      	movs	r2, #61	; 0x3d
 80066d2:	5c9b      	ldrb	r3, [r3, r2]
 80066d4:	b2db      	uxtb	r3, r3
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d107      	bne.n	80066ea <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	223c      	movs	r2, #60	; 0x3c
 80066de:	2100      	movs	r1, #0
 80066e0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	0018      	movs	r0, r3
 80066e6:	f7fd fa79 	bl	8003bdc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	223d      	movs	r2, #61	; 0x3d
 80066ee:	2102      	movs	r1, #2
 80066f0:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681a      	ldr	r2, [r3, #0]
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	3304      	adds	r3, #4
 80066fa:	0019      	movs	r1, r3
 80066fc:	0010      	movs	r0, r2
 80066fe:	f000 f9ed 	bl	8006adc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	2248      	movs	r2, #72	; 0x48
 8006706:	2101      	movs	r1, #1
 8006708:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	223e      	movs	r2, #62	; 0x3e
 800670e:	2101      	movs	r1, #1
 8006710:	5499      	strb	r1, [r3, r2]
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	223f      	movs	r2, #63	; 0x3f
 8006716:	2101      	movs	r1, #1
 8006718:	5499      	strb	r1, [r3, r2]
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	2240      	movs	r2, #64	; 0x40
 800671e:	2101      	movs	r1, #1
 8006720:	5499      	strb	r1, [r3, r2]
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	2241      	movs	r2, #65	; 0x41
 8006726:	2101      	movs	r1, #1
 8006728:	5499      	strb	r1, [r3, r2]
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	2242      	movs	r2, #66	; 0x42
 800672e:	2101      	movs	r1, #1
 8006730:	5499      	strb	r1, [r3, r2]
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	2243      	movs	r2, #67	; 0x43
 8006736:	2101      	movs	r1, #1
 8006738:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	2244      	movs	r2, #68	; 0x44
 800673e:	2101      	movs	r1, #1
 8006740:	5499      	strb	r1, [r3, r2]
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	2245      	movs	r2, #69	; 0x45
 8006746:	2101      	movs	r1, #1
 8006748:	5499      	strb	r1, [r3, r2]
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	2246      	movs	r2, #70	; 0x46
 800674e:	2101      	movs	r1, #1
 8006750:	5499      	strb	r1, [r3, r2]
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	2247      	movs	r2, #71	; 0x47
 8006756:	2101      	movs	r1, #1
 8006758:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	223d      	movs	r2, #61	; 0x3d
 800675e:	2101      	movs	r1, #1
 8006760:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006762:	2300      	movs	r3, #0
}
 8006764:	0018      	movs	r0, r3
 8006766:	46bd      	mov	sp, r7
 8006768:	b002      	add	sp, #8
 800676a:	bd80      	pop	{r7, pc}

0800676c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800676c:	b580      	push	{r7, lr}
 800676e:	b084      	sub	sp, #16
 8006770:	af00      	add	r7, sp, #0
 8006772:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	223d      	movs	r2, #61	; 0x3d
 8006778:	5c9b      	ldrb	r3, [r3, r2]
 800677a:	b2db      	uxtb	r3, r3
 800677c:	2b01      	cmp	r3, #1
 800677e:	d001      	beq.n	8006784 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006780:	2301      	movs	r3, #1
 8006782:	e047      	b.n	8006814 <HAL_TIM_Base_Start_IT+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	223d      	movs	r2, #61	; 0x3d
 8006788:	2102      	movs	r1, #2
 800678a:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	68da      	ldr	r2, [r3, #12]
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	2101      	movs	r1, #1
 8006798:	430a      	orrs	r2, r1
 800679a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	4a1e      	ldr	r2, [pc, #120]	; (800681c <HAL_TIM_Base_Start_IT+0xb0>)
 80067a2:	4293      	cmp	r3, r2
 80067a4:	d014      	beq.n	80067d0 <HAL_TIM_Base_Start_IT+0x64>
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681a      	ldr	r2, [r3, #0]
 80067aa:	2380      	movs	r3, #128	; 0x80
 80067ac:	05db      	lsls	r3, r3, #23
 80067ae:	429a      	cmp	r2, r3
 80067b0:	d00e      	beq.n	80067d0 <HAL_TIM_Base_Start_IT+0x64>
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	4a1a      	ldr	r2, [pc, #104]	; (8006820 <HAL_TIM_Base_Start_IT+0xb4>)
 80067b8:	4293      	cmp	r3, r2
 80067ba:	d009      	beq.n	80067d0 <HAL_TIM_Base_Start_IT+0x64>
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	4a18      	ldr	r2, [pc, #96]	; (8006824 <HAL_TIM_Base_Start_IT+0xb8>)
 80067c2:	4293      	cmp	r3, r2
 80067c4:	d004      	beq.n	80067d0 <HAL_TIM_Base_Start_IT+0x64>
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	4a17      	ldr	r2, [pc, #92]	; (8006828 <HAL_TIM_Base_Start_IT+0xbc>)
 80067cc:	4293      	cmp	r3, r2
 80067ce:	d116      	bne.n	80067fe <HAL_TIM_Base_Start_IT+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	689b      	ldr	r3, [r3, #8]
 80067d6:	4a15      	ldr	r2, [pc, #84]	; (800682c <HAL_TIM_Base_Start_IT+0xc0>)
 80067d8:	4013      	ands	r3, r2
 80067da:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	2b06      	cmp	r3, #6
 80067e0:	d016      	beq.n	8006810 <HAL_TIM_Base_Start_IT+0xa4>
 80067e2:	68fa      	ldr	r2, [r7, #12]
 80067e4:	2380      	movs	r3, #128	; 0x80
 80067e6:	025b      	lsls	r3, r3, #9
 80067e8:	429a      	cmp	r2, r3
 80067ea:	d011      	beq.n	8006810 <HAL_TIM_Base_Start_IT+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	681a      	ldr	r2, [r3, #0]
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	2101      	movs	r1, #1
 80067f8:	430a      	orrs	r2, r1
 80067fa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80067fc:	e008      	b.n	8006810 <HAL_TIM_Base_Start_IT+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	681a      	ldr	r2, [r3, #0]
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	2101      	movs	r1, #1
 800680a:	430a      	orrs	r2, r1
 800680c:	601a      	str	r2, [r3, #0]
 800680e:	e000      	b.n	8006812 <HAL_TIM_Base_Start_IT+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006810:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8006812:	2300      	movs	r3, #0
}
 8006814:	0018      	movs	r0, r3
 8006816:	46bd      	mov	sp, r7
 8006818:	b004      	add	sp, #16
 800681a:	bd80      	pop	{r7, pc}
 800681c:	40012c00 	.word	0x40012c00
 8006820:	40000400 	.word	0x40000400
 8006824:	40000800 	.word	0x40000800
 8006828:	40014000 	.word	0x40014000
 800682c:	00010007 	.word	0x00010007

08006830 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8006830:	b580      	push	{r7, lr}
 8006832:	b082      	sub	sp, #8
 8006834:	af00      	add	r7, sp, #0
 8006836:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	68da      	ldr	r2, [r3, #12]
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	2101      	movs	r1, #1
 8006844:	438a      	bics	r2, r1
 8006846:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	6a1b      	ldr	r3, [r3, #32]
 800684e:	4a0d      	ldr	r2, [pc, #52]	; (8006884 <HAL_TIM_Base_Stop_IT+0x54>)
 8006850:	4013      	ands	r3, r2
 8006852:	d10d      	bne.n	8006870 <HAL_TIM_Base_Stop_IT+0x40>
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	6a1b      	ldr	r3, [r3, #32]
 800685a:	4a0b      	ldr	r2, [pc, #44]	; (8006888 <HAL_TIM_Base_Stop_IT+0x58>)
 800685c:	4013      	ands	r3, r2
 800685e:	d107      	bne.n	8006870 <HAL_TIM_Base_Stop_IT+0x40>
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	681a      	ldr	r2, [r3, #0]
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	2101      	movs	r1, #1
 800686c:	438a      	bics	r2, r1
 800686e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	223d      	movs	r2, #61	; 0x3d
 8006874:	2101      	movs	r1, #1
 8006876:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8006878:	2300      	movs	r3, #0
}
 800687a:	0018      	movs	r0, r3
 800687c:	46bd      	mov	sp, r7
 800687e:	b002      	add	sp, #8
 8006880:	bd80      	pop	{r7, pc}
 8006882:	46c0      	nop			; (mov r8, r8)
 8006884:	00001111 	.word	0x00001111
 8006888:	00000444 	.word	0x00000444

0800688c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800688c:	b580      	push	{r7, lr}
 800688e:	b084      	sub	sp, #16
 8006890:	af00      	add	r7, sp, #0
 8006892:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	68db      	ldr	r3, [r3, #12]
 800689a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	691b      	ldr	r3, [r3, #16]
 80068a2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80068a4:	68bb      	ldr	r3, [r7, #8]
 80068a6:	2202      	movs	r2, #2
 80068a8:	4013      	ands	r3, r2
 80068aa:	d021      	beq.n	80068f0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	2202      	movs	r2, #2
 80068b0:	4013      	ands	r3, r2
 80068b2:	d01d      	beq.n	80068f0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	2203      	movs	r2, #3
 80068ba:	4252      	negs	r2, r2
 80068bc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	2201      	movs	r2, #1
 80068c2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	699b      	ldr	r3, [r3, #24]
 80068ca:	2203      	movs	r2, #3
 80068cc:	4013      	ands	r3, r2
 80068ce:	d004      	beq.n	80068da <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	0018      	movs	r0, r3
 80068d4:	f000 f8ea 	bl	8006aac <HAL_TIM_IC_CaptureCallback>
 80068d8:	e007      	b.n	80068ea <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	0018      	movs	r0, r3
 80068de:	f000 f8dd 	bl	8006a9c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	0018      	movs	r0, r3
 80068e6:	f000 f8e9 	bl	8006abc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	2200      	movs	r2, #0
 80068ee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80068f0:	68bb      	ldr	r3, [r7, #8]
 80068f2:	2204      	movs	r2, #4
 80068f4:	4013      	ands	r3, r2
 80068f6:	d022      	beq.n	800693e <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	2204      	movs	r2, #4
 80068fc:	4013      	ands	r3, r2
 80068fe:	d01e      	beq.n	800693e <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	2205      	movs	r2, #5
 8006906:	4252      	negs	r2, r2
 8006908:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	2202      	movs	r2, #2
 800690e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	699a      	ldr	r2, [r3, #24]
 8006916:	23c0      	movs	r3, #192	; 0xc0
 8006918:	009b      	lsls	r3, r3, #2
 800691a:	4013      	ands	r3, r2
 800691c:	d004      	beq.n	8006928 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	0018      	movs	r0, r3
 8006922:	f000 f8c3 	bl	8006aac <HAL_TIM_IC_CaptureCallback>
 8006926:	e007      	b.n	8006938 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	0018      	movs	r0, r3
 800692c:	f000 f8b6 	bl	8006a9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	0018      	movs	r0, r3
 8006934:	f000 f8c2 	bl	8006abc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	2200      	movs	r2, #0
 800693c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800693e:	68bb      	ldr	r3, [r7, #8]
 8006940:	2208      	movs	r2, #8
 8006942:	4013      	ands	r3, r2
 8006944:	d021      	beq.n	800698a <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	2208      	movs	r2, #8
 800694a:	4013      	ands	r3, r2
 800694c:	d01d      	beq.n	800698a <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	2209      	movs	r2, #9
 8006954:	4252      	negs	r2, r2
 8006956:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	2204      	movs	r2, #4
 800695c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	69db      	ldr	r3, [r3, #28]
 8006964:	2203      	movs	r2, #3
 8006966:	4013      	ands	r3, r2
 8006968:	d004      	beq.n	8006974 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	0018      	movs	r0, r3
 800696e:	f000 f89d 	bl	8006aac <HAL_TIM_IC_CaptureCallback>
 8006972:	e007      	b.n	8006984 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	0018      	movs	r0, r3
 8006978:	f000 f890 	bl	8006a9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	0018      	movs	r0, r3
 8006980:	f000 f89c 	bl	8006abc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	2200      	movs	r2, #0
 8006988:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800698a:	68bb      	ldr	r3, [r7, #8]
 800698c:	2210      	movs	r2, #16
 800698e:	4013      	ands	r3, r2
 8006990:	d022      	beq.n	80069d8 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	2210      	movs	r2, #16
 8006996:	4013      	ands	r3, r2
 8006998:	d01e      	beq.n	80069d8 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	2211      	movs	r2, #17
 80069a0:	4252      	negs	r2, r2
 80069a2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	2208      	movs	r2, #8
 80069a8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	69da      	ldr	r2, [r3, #28]
 80069b0:	23c0      	movs	r3, #192	; 0xc0
 80069b2:	009b      	lsls	r3, r3, #2
 80069b4:	4013      	ands	r3, r2
 80069b6:	d004      	beq.n	80069c2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	0018      	movs	r0, r3
 80069bc:	f000 f876 	bl	8006aac <HAL_TIM_IC_CaptureCallback>
 80069c0:	e007      	b.n	80069d2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	0018      	movs	r0, r3
 80069c6:	f000 f869 	bl	8006a9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	0018      	movs	r0, r3
 80069ce:	f000 f875 	bl	8006abc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	2200      	movs	r2, #0
 80069d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80069d8:	68bb      	ldr	r3, [r7, #8]
 80069da:	2201      	movs	r2, #1
 80069dc:	4013      	ands	r3, r2
 80069de:	d00c      	beq.n	80069fa <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	2201      	movs	r2, #1
 80069e4:	4013      	ands	r3, r2
 80069e6:	d008      	beq.n	80069fa <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	2202      	movs	r2, #2
 80069ee:	4252      	negs	r2, r2
 80069f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	0018      	movs	r0, r3
 80069f6:	f7fc fff9 	bl	80039ec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80069fa:	68bb      	ldr	r3, [r7, #8]
 80069fc:	2280      	movs	r2, #128	; 0x80
 80069fe:	4013      	ands	r3, r2
 8006a00:	d104      	bne.n	8006a0c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006a02:	68ba      	ldr	r2, [r7, #8]
 8006a04:	2380      	movs	r3, #128	; 0x80
 8006a06:	019b      	lsls	r3, r3, #6
 8006a08:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006a0a:	d00b      	beq.n	8006a24 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	2280      	movs	r2, #128	; 0x80
 8006a10:	4013      	ands	r3, r2
 8006a12:	d007      	beq.n	8006a24 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	4a1e      	ldr	r2, [pc, #120]	; (8006a94 <HAL_TIM_IRQHandler+0x208>)
 8006a1a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	0018      	movs	r0, r3
 8006a20:	f000 f972 	bl	8006d08 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006a24:	68ba      	ldr	r2, [r7, #8]
 8006a26:	2380      	movs	r3, #128	; 0x80
 8006a28:	005b      	lsls	r3, r3, #1
 8006a2a:	4013      	ands	r3, r2
 8006a2c:	d00b      	beq.n	8006a46 <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	2280      	movs	r2, #128	; 0x80
 8006a32:	4013      	ands	r3, r2
 8006a34:	d007      	beq.n	8006a46 <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	4a17      	ldr	r2, [pc, #92]	; (8006a98 <HAL_TIM_IRQHandler+0x20c>)
 8006a3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	0018      	movs	r0, r3
 8006a42:	f000 f969 	bl	8006d18 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006a46:	68bb      	ldr	r3, [r7, #8]
 8006a48:	2240      	movs	r2, #64	; 0x40
 8006a4a:	4013      	ands	r3, r2
 8006a4c:	d00c      	beq.n	8006a68 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	2240      	movs	r2, #64	; 0x40
 8006a52:	4013      	ands	r3, r2
 8006a54:	d008      	beq.n	8006a68 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	2241      	movs	r2, #65	; 0x41
 8006a5c:	4252      	negs	r2, r2
 8006a5e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	0018      	movs	r0, r3
 8006a64:	f000 f832 	bl	8006acc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006a68:	68bb      	ldr	r3, [r7, #8]
 8006a6a:	2220      	movs	r2, #32
 8006a6c:	4013      	ands	r3, r2
 8006a6e:	d00c      	beq.n	8006a8a <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	2220      	movs	r2, #32
 8006a74:	4013      	ands	r3, r2
 8006a76:	d008      	beq.n	8006a8a <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	2221      	movs	r2, #33	; 0x21
 8006a7e:	4252      	negs	r2, r2
 8006a80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	0018      	movs	r0, r3
 8006a86:	f000 f937 	bl	8006cf8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006a8a:	46c0      	nop			; (mov r8, r8)
 8006a8c:	46bd      	mov	sp, r7
 8006a8e:	b004      	add	sp, #16
 8006a90:	bd80      	pop	{r7, pc}
 8006a92:	46c0      	nop			; (mov r8, r8)
 8006a94:	ffffdf7f 	.word	0xffffdf7f
 8006a98:	fffffeff 	.word	0xfffffeff

08006a9c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006a9c:	b580      	push	{r7, lr}
 8006a9e:	b082      	sub	sp, #8
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006aa4:	46c0      	nop			; (mov r8, r8)
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	b002      	add	sp, #8
 8006aaa:	bd80      	pop	{r7, pc}

08006aac <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006aac:	b580      	push	{r7, lr}
 8006aae:	b082      	sub	sp, #8
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006ab4:	46c0      	nop			; (mov r8, r8)
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	b002      	add	sp, #8
 8006aba:	bd80      	pop	{r7, pc}

08006abc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006abc:	b580      	push	{r7, lr}
 8006abe:	b082      	sub	sp, #8
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006ac4:	46c0      	nop			; (mov r8, r8)
 8006ac6:	46bd      	mov	sp, r7
 8006ac8:	b002      	add	sp, #8
 8006aca:	bd80      	pop	{r7, pc}

08006acc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006acc:	b580      	push	{r7, lr}
 8006ace:	b082      	sub	sp, #8
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006ad4:	46c0      	nop			; (mov r8, r8)
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	b002      	add	sp, #8
 8006ada:	bd80      	pop	{r7, pc}

08006adc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006adc:	b580      	push	{r7, lr}
 8006ade:	b084      	sub	sp, #16
 8006ae0:	af00      	add	r7, sp, #0
 8006ae2:	6078      	str	r0, [r7, #4]
 8006ae4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	4a3f      	ldr	r2, [pc, #252]	; (8006bec <TIM_Base_SetConfig+0x110>)
 8006af0:	4293      	cmp	r3, r2
 8006af2:	d00c      	beq.n	8006b0e <TIM_Base_SetConfig+0x32>
 8006af4:	687a      	ldr	r2, [r7, #4]
 8006af6:	2380      	movs	r3, #128	; 0x80
 8006af8:	05db      	lsls	r3, r3, #23
 8006afa:	429a      	cmp	r2, r3
 8006afc:	d007      	beq.n	8006b0e <TIM_Base_SetConfig+0x32>
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	4a3b      	ldr	r2, [pc, #236]	; (8006bf0 <TIM_Base_SetConfig+0x114>)
 8006b02:	4293      	cmp	r3, r2
 8006b04:	d003      	beq.n	8006b0e <TIM_Base_SetConfig+0x32>
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	4a3a      	ldr	r2, [pc, #232]	; (8006bf4 <TIM_Base_SetConfig+0x118>)
 8006b0a:	4293      	cmp	r3, r2
 8006b0c:	d108      	bne.n	8006b20 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	2270      	movs	r2, #112	; 0x70
 8006b12:	4393      	bics	r3, r2
 8006b14:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006b16:	683b      	ldr	r3, [r7, #0]
 8006b18:	685b      	ldr	r3, [r3, #4]
 8006b1a:	68fa      	ldr	r2, [r7, #12]
 8006b1c:	4313      	orrs	r3, r2
 8006b1e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	4a32      	ldr	r2, [pc, #200]	; (8006bec <TIM_Base_SetConfig+0x110>)
 8006b24:	4293      	cmp	r3, r2
 8006b26:	d01c      	beq.n	8006b62 <TIM_Base_SetConfig+0x86>
 8006b28:	687a      	ldr	r2, [r7, #4]
 8006b2a:	2380      	movs	r3, #128	; 0x80
 8006b2c:	05db      	lsls	r3, r3, #23
 8006b2e:	429a      	cmp	r2, r3
 8006b30:	d017      	beq.n	8006b62 <TIM_Base_SetConfig+0x86>
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	4a2e      	ldr	r2, [pc, #184]	; (8006bf0 <TIM_Base_SetConfig+0x114>)
 8006b36:	4293      	cmp	r3, r2
 8006b38:	d013      	beq.n	8006b62 <TIM_Base_SetConfig+0x86>
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	4a2d      	ldr	r2, [pc, #180]	; (8006bf4 <TIM_Base_SetConfig+0x118>)
 8006b3e:	4293      	cmp	r3, r2
 8006b40:	d00f      	beq.n	8006b62 <TIM_Base_SetConfig+0x86>
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	4a2c      	ldr	r2, [pc, #176]	; (8006bf8 <TIM_Base_SetConfig+0x11c>)
 8006b46:	4293      	cmp	r3, r2
 8006b48:	d00b      	beq.n	8006b62 <TIM_Base_SetConfig+0x86>
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	4a2b      	ldr	r2, [pc, #172]	; (8006bfc <TIM_Base_SetConfig+0x120>)
 8006b4e:	4293      	cmp	r3, r2
 8006b50:	d007      	beq.n	8006b62 <TIM_Base_SetConfig+0x86>
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	4a2a      	ldr	r2, [pc, #168]	; (8006c00 <TIM_Base_SetConfig+0x124>)
 8006b56:	4293      	cmp	r3, r2
 8006b58:	d003      	beq.n	8006b62 <TIM_Base_SetConfig+0x86>
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	4a29      	ldr	r2, [pc, #164]	; (8006c04 <TIM_Base_SetConfig+0x128>)
 8006b5e:	4293      	cmp	r3, r2
 8006b60:	d108      	bne.n	8006b74 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	4a28      	ldr	r2, [pc, #160]	; (8006c08 <TIM_Base_SetConfig+0x12c>)
 8006b66:	4013      	ands	r3, r2
 8006b68:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006b6a:	683b      	ldr	r3, [r7, #0]
 8006b6c:	68db      	ldr	r3, [r3, #12]
 8006b6e:	68fa      	ldr	r2, [r7, #12]
 8006b70:	4313      	orrs	r3, r2
 8006b72:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	2280      	movs	r2, #128	; 0x80
 8006b78:	4393      	bics	r3, r2
 8006b7a:	001a      	movs	r2, r3
 8006b7c:	683b      	ldr	r3, [r7, #0]
 8006b7e:	695b      	ldr	r3, [r3, #20]
 8006b80:	4313      	orrs	r3, r2
 8006b82:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	68fa      	ldr	r2, [r7, #12]
 8006b88:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006b8a:	683b      	ldr	r3, [r7, #0]
 8006b8c:	689a      	ldr	r2, [r3, #8]
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006b92:	683b      	ldr	r3, [r7, #0]
 8006b94:	681a      	ldr	r2, [r3, #0]
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	4a13      	ldr	r2, [pc, #76]	; (8006bec <TIM_Base_SetConfig+0x110>)
 8006b9e:	4293      	cmp	r3, r2
 8006ba0:	d00b      	beq.n	8006bba <TIM_Base_SetConfig+0xde>
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	4a15      	ldr	r2, [pc, #84]	; (8006bfc <TIM_Base_SetConfig+0x120>)
 8006ba6:	4293      	cmp	r3, r2
 8006ba8:	d007      	beq.n	8006bba <TIM_Base_SetConfig+0xde>
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	4a14      	ldr	r2, [pc, #80]	; (8006c00 <TIM_Base_SetConfig+0x124>)
 8006bae:	4293      	cmp	r3, r2
 8006bb0:	d003      	beq.n	8006bba <TIM_Base_SetConfig+0xde>
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	4a13      	ldr	r2, [pc, #76]	; (8006c04 <TIM_Base_SetConfig+0x128>)
 8006bb6:	4293      	cmp	r3, r2
 8006bb8:	d103      	bne.n	8006bc2 <TIM_Base_SetConfig+0xe6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006bba:	683b      	ldr	r3, [r7, #0]
 8006bbc:	691a      	ldr	r2, [r3, #16]
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	2201      	movs	r2, #1
 8006bc6:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	691b      	ldr	r3, [r3, #16]
 8006bcc:	2201      	movs	r2, #1
 8006bce:	4013      	ands	r3, r2
 8006bd0:	2b01      	cmp	r3, #1
 8006bd2:	d106      	bne.n	8006be2 <TIM_Base_SetConfig+0x106>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	691b      	ldr	r3, [r3, #16]
 8006bd8:	2201      	movs	r2, #1
 8006bda:	4393      	bics	r3, r2
 8006bdc:	001a      	movs	r2, r3
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	611a      	str	r2, [r3, #16]
  }
}
 8006be2:	46c0      	nop			; (mov r8, r8)
 8006be4:	46bd      	mov	sp, r7
 8006be6:	b004      	add	sp, #16
 8006be8:	bd80      	pop	{r7, pc}
 8006bea:	46c0      	nop			; (mov r8, r8)
 8006bec:	40012c00 	.word	0x40012c00
 8006bf0:	40000400 	.word	0x40000400
 8006bf4:	40000800 	.word	0x40000800
 8006bf8:	40002000 	.word	0x40002000
 8006bfc:	40014000 	.word	0x40014000
 8006c00:	40014400 	.word	0x40014400
 8006c04:	40014800 	.word	0x40014800
 8006c08:	fffffcff 	.word	0xfffffcff

08006c0c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006c0c:	b580      	push	{r7, lr}
 8006c0e:	b084      	sub	sp, #16
 8006c10:	af00      	add	r7, sp, #0
 8006c12:	6078      	str	r0, [r7, #4]
 8006c14:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	223c      	movs	r2, #60	; 0x3c
 8006c1a:	5c9b      	ldrb	r3, [r3, r2]
 8006c1c:	2b01      	cmp	r3, #1
 8006c1e:	d101      	bne.n	8006c24 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006c20:	2302      	movs	r3, #2
 8006c22:	e05a      	b.n	8006cda <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	223c      	movs	r2, #60	; 0x3c
 8006c28:	2101      	movs	r1, #1
 8006c2a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	223d      	movs	r2, #61	; 0x3d
 8006c30:	2102      	movs	r1, #2
 8006c32:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	685b      	ldr	r3, [r3, #4]
 8006c3a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	689b      	ldr	r3, [r3, #8]
 8006c42:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	4a26      	ldr	r2, [pc, #152]	; (8006ce4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006c4a:	4293      	cmp	r3, r2
 8006c4c:	d108      	bne.n	8006c60 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	4a25      	ldr	r2, [pc, #148]	; (8006ce8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006c52:	4013      	ands	r3, r2
 8006c54:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006c56:	683b      	ldr	r3, [r7, #0]
 8006c58:	685b      	ldr	r3, [r3, #4]
 8006c5a:	68fa      	ldr	r2, [r7, #12]
 8006c5c:	4313      	orrs	r3, r2
 8006c5e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	2270      	movs	r2, #112	; 0x70
 8006c64:	4393      	bics	r3, r2
 8006c66:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006c68:	683b      	ldr	r3, [r7, #0]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	68fa      	ldr	r2, [r7, #12]
 8006c6e:	4313      	orrs	r3, r2
 8006c70:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	68fa      	ldr	r2, [r7, #12]
 8006c78:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	4a19      	ldr	r2, [pc, #100]	; (8006ce4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006c80:	4293      	cmp	r3, r2
 8006c82:	d014      	beq.n	8006cae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681a      	ldr	r2, [r3, #0]
 8006c88:	2380      	movs	r3, #128	; 0x80
 8006c8a:	05db      	lsls	r3, r3, #23
 8006c8c:	429a      	cmp	r2, r3
 8006c8e:	d00e      	beq.n	8006cae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	4a15      	ldr	r2, [pc, #84]	; (8006cec <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006c96:	4293      	cmp	r3, r2
 8006c98:	d009      	beq.n	8006cae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	4a14      	ldr	r2, [pc, #80]	; (8006cf0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006ca0:	4293      	cmp	r3, r2
 8006ca2:	d004      	beq.n	8006cae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	4a12      	ldr	r2, [pc, #72]	; (8006cf4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006caa:	4293      	cmp	r3, r2
 8006cac:	d10c      	bne.n	8006cc8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006cae:	68bb      	ldr	r3, [r7, #8]
 8006cb0:	2280      	movs	r2, #128	; 0x80
 8006cb2:	4393      	bics	r3, r2
 8006cb4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006cb6:	683b      	ldr	r3, [r7, #0]
 8006cb8:	689b      	ldr	r3, [r3, #8]
 8006cba:	68ba      	ldr	r2, [r7, #8]
 8006cbc:	4313      	orrs	r3, r2
 8006cbe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	68ba      	ldr	r2, [r7, #8]
 8006cc6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	223d      	movs	r2, #61	; 0x3d
 8006ccc:	2101      	movs	r1, #1
 8006cce:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	223c      	movs	r2, #60	; 0x3c
 8006cd4:	2100      	movs	r1, #0
 8006cd6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006cd8:	2300      	movs	r3, #0
}
 8006cda:	0018      	movs	r0, r3
 8006cdc:	46bd      	mov	sp, r7
 8006cde:	b004      	add	sp, #16
 8006ce0:	bd80      	pop	{r7, pc}
 8006ce2:	46c0      	nop			; (mov r8, r8)
 8006ce4:	40012c00 	.word	0x40012c00
 8006ce8:	ff0fffff 	.word	0xff0fffff
 8006cec:	40000400 	.word	0x40000400
 8006cf0:	40000800 	.word	0x40000800
 8006cf4:	40014000 	.word	0x40014000

08006cf8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006cf8:	b580      	push	{r7, lr}
 8006cfa:	b082      	sub	sp, #8
 8006cfc:	af00      	add	r7, sp, #0
 8006cfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006d00:	46c0      	nop			; (mov r8, r8)
 8006d02:	46bd      	mov	sp, r7
 8006d04:	b002      	add	sp, #8
 8006d06:	bd80      	pop	{r7, pc}

08006d08 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006d08:	b580      	push	{r7, lr}
 8006d0a:	b082      	sub	sp, #8
 8006d0c:	af00      	add	r7, sp, #0
 8006d0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006d10:	46c0      	nop			; (mov r8, r8)
 8006d12:	46bd      	mov	sp, r7
 8006d14:	b002      	add	sp, #8
 8006d16:	bd80      	pop	{r7, pc}

08006d18 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006d18:	b580      	push	{r7, lr}
 8006d1a:	b082      	sub	sp, #8
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006d20:	46c0      	nop			; (mov r8, r8)
 8006d22:	46bd      	mov	sp, r7
 8006d24:	b002      	add	sp, #8
 8006d26:	bd80      	pop	{r7, pc}

08006d28 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006d28:	b580      	push	{r7, lr}
 8006d2a:	b082      	sub	sp, #8
 8006d2c:	af00      	add	r7, sp, #0
 8006d2e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d101      	bne.n	8006d3a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006d36:	2301      	movs	r3, #1
 8006d38:	e046      	b.n	8006dc8 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	2288      	movs	r2, #136	; 0x88
 8006d3e:	589b      	ldr	r3, [r3, r2]
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d107      	bne.n	8006d54 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2284      	movs	r2, #132	; 0x84
 8006d48:	2100      	movs	r1, #0
 8006d4a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	0018      	movs	r0, r3
 8006d50:	f7fc ff6a 	bl	8003c28 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	2288      	movs	r2, #136	; 0x88
 8006d58:	2124      	movs	r1, #36	; 0x24
 8006d5a:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	681a      	ldr	r2, [r3, #0]
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	2101      	movs	r1, #1
 8006d68:	438a      	bics	r2, r1
 8006d6a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d003      	beq.n	8006d7c <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	0018      	movs	r0, r3
 8006d78:	f000 fd4c 	bl	8007814 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	0018      	movs	r0, r3
 8006d80:	f000 f9f2 	bl	8007168 <UART_SetConfig>
 8006d84:	0003      	movs	r3, r0
 8006d86:	2b01      	cmp	r3, #1
 8006d88:	d101      	bne.n	8006d8e <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8006d8a:	2301      	movs	r3, #1
 8006d8c:	e01c      	b.n	8006dc8 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	685a      	ldr	r2, [r3, #4]
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	490d      	ldr	r1, [pc, #52]	; (8006dd0 <HAL_UART_Init+0xa8>)
 8006d9a:	400a      	ands	r2, r1
 8006d9c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	689a      	ldr	r2, [r3, #8]
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	212a      	movs	r1, #42	; 0x2a
 8006daa:	438a      	bics	r2, r1
 8006dac:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	681a      	ldr	r2, [r3, #0]
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	2101      	movs	r1, #1
 8006dba:	430a      	orrs	r2, r1
 8006dbc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	0018      	movs	r0, r3
 8006dc2:	f000 fddb 	bl	800797c <UART_CheckIdleState>
 8006dc6:	0003      	movs	r3, r0
}
 8006dc8:	0018      	movs	r0, r3
 8006dca:	46bd      	mov	sp, r7
 8006dcc:	b002      	add	sp, #8
 8006dce:	bd80      	pop	{r7, pc}
 8006dd0:	ffffb7ff 	.word	0xffffb7ff

08006dd4 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8006dd4:	b580      	push	{r7, lr}
 8006dd6:	b082      	sub	sp, #8
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d101      	bne.n	8006de6 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8006de2:	2301      	movs	r3, #1
 8006de4:	e032      	b.n	8006e4c <HAL_UART_DeInit+0x78>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	2288      	movs	r2, #136	; 0x88
 8006dea:	2124      	movs	r1, #36	; 0x24
 8006dec:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	681a      	ldr	r2, [r3, #0]
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	2101      	movs	r1, #1
 8006dfa:	438a      	bics	r2, r1
 8006dfc:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	2200      	movs	r2, #0
 8006e04:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	2200      	movs	r2, #0
 8006e0c:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	2200      	movs	r2, #0
 8006e14:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	0018      	movs	r0, r3
 8006e1a:	f7fd f831 	bl	8003e80 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	2290      	movs	r2, #144	; 0x90
 8006e22:	2100      	movs	r1, #0
 8006e24:	5099      	str	r1, [r3, r2]
  huart->gState = HAL_UART_STATE_RESET;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	2288      	movs	r2, #136	; 0x88
 8006e2a:	2100      	movs	r1, #0
 8006e2c:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_RESET;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	228c      	movs	r2, #140	; 0x8c
 8006e32:	2100      	movs	r1, #0
 8006e34:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	2200      	movs	r2, #0
 8006e3a:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	2200      	movs	r2, #0
 8006e40:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	2284      	movs	r2, #132	; 0x84
 8006e46:	2100      	movs	r1, #0
 8006e48:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006e4a:	2300      	movs	r3, #0
}
 8006e4c:	0018      	movs	r0, r3
 8006e4e:	46bd      	mov	sp, r7
 8006e50:	b002      	add	sp, #8
 8006e52:	bd80      	pop	{r7, pc}

08006e54 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006e54:	b580      	push	{r7, lr}
 8006e56:	b08a      	sub	sp, #40	; 0x28
 8006e58:	af02      	add	r7, sp, #8
 8006e5a:	60f8      	str	r0, [r7, #12]
 8006e5c:	60b9      	str	r1, [r7, #8]
 8006e5e:	603b      	str	r3, [r7, #0]
 8006e60:	1dbb      	adds	r3, r7, #6
 8006e62:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	2288      	movs	r2, #136	; 0x88
 8006e68:	589b      	ldr	r3, [r3, r2]
 8006e6a:	2b20      	cmp	r3, #32
 8006e6c:	d000      	beq.n	8006e70 <HAL_UART_Transmit+0x1c>
 8006e6e:	e090      	b.n	8006f92 <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006e70:	68bb      	ldr	r3, [r7, #8]
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d003      	beq.n	8006e7e <HAL_UART_Transmit+0x2a>
 8006e76:	1dbb      	adds	r3, r7, #6
 8006e78:	881b      	ldrh	r3, [r3, #0]
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d101      	bne.n	8006e82 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8006e7e:	2301      	movs	r3, #1
 8006e80:	e088      	b.n	8006f94 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	689a      	ldr	r2, [r3, #8]
 8006e86:	2380      	movs	r3, #128	; 0x80
 8006e88:	015b      	lsls	r3, r3, #5
 8006e8a:	429a      	cmp	r2, r3
 8006e8c:	d109      	bne.n	8006ea2 <HAL_UART_Transmit+0x4e>
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	691b      	ldr	r3, [r3, #16]
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d105      	bne.n	8006ea2 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8006e96:	68bb      	ldr	r3, [r7, #8]
 8006e98:	2201      	movs	r2, #1
 8006e9a:	4013      	ands	r3, r2
 8006e9c:	d001      	beq.n	8006ea2 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8006e9e:	2301      	movs	r3, #1
 8006ea0:	e078      	b.n	8006f94 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	2290      	movs	r2, #144	; 0x90
 8006ea6:	2100      	movs	r1, #0
 8006ea8:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	2288      	movs	r2, #136	; 0x88
 8006eae:	2121      	movs	r1, #33	; 0x21
 8006eb0:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006eb2:	f7fd f9ed 	bl	8004290 <HAL_GetTick>
 8006eb6:	0003      	movs	r3, r0
 8006eb8:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	1dba      	adds	r2, r7, #6
 8006ebe:	2154      	movs	r1, #84	; 0x54
 8006ec0:	8812      	ldrh	r2, [r2, #0]
 8006ec2:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	1dba      	adds	r2, r7, #6
 8006ec8:	2156      	movs	r1, #86	; 0x56
 8006eca:	8812      	ldrh	r2, [r2, #0]
 8006ecc:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	689a      	ldr	r2, [r3, #8]
 8006ed2:	2380      	movs	r3, #128	; 0x80
 8006ed4:	015b      	lsls	r3, r3, #5
 8006ed6:	429a      	cmp	r2, r3
 8006ed8:	d108      	bne.n	8006eec <HAL_UART_Transmit+0x98>
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	691b      	ldr	r3, [r3, #16]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d104      	bne.n	8006eec <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8006ee2:	2300      	movs	r3, #0
 8006ee4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006ee6:	68bb      	ldr	r3, [r7, #8]
 8006ee8:	61bb      	str	r3, [r7, #24]
 8006eea:	e003      	b.n	8006ef4 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8006eec:	68bb      	ldr	r3, [r7, #8]
 8006eee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006ef0:	2300      	movs	r3, #0
 8006ef2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006ef4:	e030      	b.n	8006f58 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006ef6:	697a      	ldr	r2, [r7, #20]
 8006ef8:	68f8      	ldr	r0, [r7, #12]
 8006efa:	683b      	ldr	r3, [r7, #0]
 8006efc:	9300      	str	r3, [sp, #0]
 8006efe:	0013      	movs	r3, r2
 8006f00:	2200      	movs	r2, #0
 8006f02:	2180      	movs	r1, #128	; 0x80
 8006f04:	f000 fde4 	bl	8007ad0 <UART_WaitOnFlagUntilTimeout>
 8006f08:	1e03      	subs	r3, r0, #0
 8006f0a:	d005      	beq.n	8006f18 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	2288      	movs	r2, #136	; 0x88
 8006f10:	2120      	movs	r1, #32
 8006f12:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006f14:	2303      	movs	r3, #3
 8006f16:	e03d      	b.n	8006f94 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8006f18:	69fb      	ldr	r3, [r7, #28]
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d10b      	bne.n	8006f36 <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006f1e:	69bb      	ldr	r3, [r7, #24]
 8006f20:	881b      	ldrh	r3, [r3, #0]
 8006f22:	001a      	movs	r2, r3
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	05d2      	lsls	r2, r2, #23
 8006f2a:	0dd2      	lsrs	r2, r2, #23
 8006f2c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006f2e:	69bb      	ldr	r3, [r7, #24]
 8006f30:	3302      	adds	r3, #2
 8006f32:	61bb      	str	r3, [r7, #24]
 8006f34:	e007      	b.n	8006f46 <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006f36:	69fb      	ldr	r3, [r7, #28]
 8006f38:	781a      	ldrb	r2, [r3, #0]
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006f40:	69fb      	ldr	r3, [r7, #28]
 8006f42:	3301      	adds	r3, #1
 8006f44:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	2256      	movs	r2, #86	; 0x56
 8006f4a:	5a9b      	ldrh	r3, [r3, r2]
 8006f4c:	b29b      	uxth	r3, r3
 8006f4e:	3b01      	subs	r3, #1
 8006f50:	b299      	uxth	r1, r3
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	2256      	movs	r2, #86	; 0x56
 8006f56:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	2256      	movs	r2, #86	; 0x56
 8006f5c:	5a9b      	ldrh	r3, [r3, r2]
 8006f5e:	b29b      	uxth	r3, r3
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d1c8      	bne.n	8006ef6 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006f64:	697a      	ldr	r2, [r7, #20]
 8006f66:	68f8      	ldr	r0, [r7, #12]
 8006f68:	683b      	ldr	r3, [r7, #0]
 8006f6a:	9300      	str	r3, [sp, #0]
 8006f6c:	0013      	movs	r3, r2
 8006f6e:	2200      	movs	r2, #0
 8006f70:	2140      	movs	r1, #64	; 0x40
 8006f72:	f000 fdad 	bl	8007ad0 <UART_WaitOnFlagUntilTimeout>
 8006f76:	1e03      	subs	r3, r0, #0
 8006f78:	d005      	beq.n	8006f86 <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	2288      	movs	r2, #136	; 0x88
 8006f7e:	2120      	movs	r1, #32
 8006f80:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8006f82:	2303      	movs	r3, #3
 8006f84:	e006      	b.n	8006f94 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	2288      	movs	r2, #136	; 0x88
 8006f8a:	2120      	movs	r1, #32
 8006f8c:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8006f8e:	2300      	movs	r3, #0
 8006f90:	e000      	b.n	8006f94 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8006f92:	2302      	movs	r3, #2
  }
}
 8006f94:	0018      	movs	r0, r3
 8006f96:	46bd      	mov	sp, r7
 8006f98:	b008      	add	sp, #32
 8006f9a:	bd80      	pop	{r7, pc}

08006f9c <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006f9c:	b580      	push	{r7, lr}
 8006f9e:	b08a      	sub	sp, #40	; 0x28
 8006fa0:	af02      	add	r7, sp, #8
 8006fa2:	60f8      	str	r0, [r7, #12]
 8006fa4:	60b9      	str	r1, [r7, #8]
 8006fa6:	603b      	str	r3, [r7, #0]
 8006fa8:	1dbb      	adds	r3, r7, #6
 8006faa:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	228c      	movs	r2, #140	; 0x8c
 8006fb0:	589b      	ldr	r3, [r3, r2]
 8006fb2:	2b20      	cmp	r3, #32
 8006fb4:	d000      	beq.n	8006fb8 <HAL_UART_Receive+0x1c>
 8006fb6:	e0d0      	b.n	800715a <HAL_UART_Receive+0x1be>
  {
    if ((pData == NULL) || (Size == 0U))
 8006fb8:	68bb      	ldr	r3, [r7, #8]
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d003      	beq.n	8006fc6 <HAL_UART_Receive+0x2a>
 8006fbe:	1dbb      	adds	r3, r7, #6
 8006fc0:	881b      	ldrh	r3, [r3, #0]
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d101      	bne.n	8006fca <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 8006fc6:	2301      	movs	r3, #1
 8006fc8:	e0c8      	b.n	800715c <HAL_UART_Receive+0x1c0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	689a      	ldr	r2, [r3, #8]
 8006fce:	2380      	movs	r3, #128	; 0x80
 8006fd0:	015b      	lsls	r3, r3, #5
 8006fd2:	429a      	cmp	r2, r3
 8006fd4:	d109      	bne.n	8006fea <HAL_UART_Receive+0x4e>
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	691b      	ldr	r3, [r3, #16]
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d105      	bne.n	8006fea <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8006fde:	68bb      	ldr	r3, [r7, #8]
 8006fe0:	2201      	movs	r2, #1
 8006fe2:	4013      	ands	r3, r2
 8006fe4:	d001      	beq.n	8006fea <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 8006fe6:	2301      	movs	r3, #1
 8006fe8:	e0b8      	b.n	800715c <HAL_UART_Receive+0x1c0>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	2290      	movs	r2, #144	; 0x90
 8006fee:	2100      	movs	r1, #0
 8006ff0:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	228c      	movs	r2, #140	; 0x8c
 8006ff6:	2122      	movs	r1, #34	; 0x22
 8006ff8:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	2200      	movs	r2, #0
 8006ffe:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007000:	f7fd f946 	bl	8004290 <HAL_GetTick>
 8007004:	0003      	movs	r3, r0
 8007006:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	1dba      	adds	r2, r7, #6
 800700c:	215c      	movs	r1, #92	; 0x5c
 800700e:	8812      	ldrh	r2, [r2, #0]
 8007010:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	1dba      	adds	r2, r7, #6
 8007016:	215e      	movs	r1, #94	; 0x5e
 8007018:	8812      	ldrh	r2, [r2, #0]
 800701a:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	689a      	ldr	r2, [r3, #8]
 8007020:	2380      	movs	r3, #128	; 0x80
 8007022:	015b      	lsls	r3, r3, #5
 8007024:	429a      	cmp	r2, r3
 8007026:	d10d      	bne.n	8007044 <HAL_UART_Receive+0xa8>
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	691b      	ldr	r3, [r3, #16]
 800702c:	2b00      	cmp	r3, #0
 800702e:	d104      	bne.n	800703a <HAL_UART_Receive+0x9e>
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	2260      	movs	r2, #96	; 0x60
 8007034:	494b      	ldr	r1, [pc, #300]	; (8007164 <HAL_UART_Receive+0x1c8>)
 8007036:	5299      	strh	r1, [r3, r2]
 8007038:	e02e      	b.n	8007098 <HAL_UART_Receive+0xfc>
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	2260      	movs	r2, #96	; 0x60
 800703e:	21ff      	movs	r1, #255	; 0xff
 8007040:	5299      	strh	r1, [r3, r2]
 8007042:	e029      	b.n	8007098 <HAL_UART_Receive+0xfc>
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	689b      	ldr	r3, [r3, #8]
 8007048:	2b00      	cmp	r3, #0
 800704a:	d10d      	bne.n	8007068 <HAL_UART_Receive+0xcc>
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	691b      	ldr	r3, [r3, #16]
 8007050:	2b00      	cmp	r3, #0
 8007052:	d104      	bne.n	800705e <HAL_UART_Receive+0xc2>
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	2260      	movs	r2, #96	; 0x60
 8007058:	21ff      	movs	r1, #255	; 0xff
 800705a:	5299      	strh	r1, [r3, r2]
 800705c:	e01c      	b.n	8007098 <HAL_UART_Receive+0xfc>
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	2260      	movs	r2, #96	; 0x60
 8007062:	217f      	movs	r1, #127	; 0x7f
 8007064:	5299      	strh	r1, [r3, r2]
 8007066:	e017      	b.n	8007098 <HAL_UART_Receive+0xfc>
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	689a      	ldr	r2, [r3, #8]
 800706c:	2380      	movs	r3, #128	; 0x80
 800706e:	055b      	lsls	r3, r3, #21
 8007070:	429a      	cmp	r2, r3
 8007072:	d10d      	bne.n	8007090 <HAL_UART_Receive+0xf4>
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	691b      	ldr	r3, [r3, #16]
 8007078:	2b00      	cmp	r3, #0
 800707a:	d104      	bne.n	8007086 <HAL_UART_Receive+0xea>
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	2260      	movs	r2, #96	; 0x60
 8007080:	217f      	movs	r1, #127	; 0x7f
 8007082:	5299      	strh	r1, [r3, r2]
 8007084:	e008      	b.n	8007098 <HAL_UART_Receive+0xfc>
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	2260      	movs	r2, #96	; 0x60
 800708a:	213f      	movs	r1, #63	; 0x3f
 800708c:	5299      	strh	r1, [r3, r2]
 800708e:	e003      	b.n	8007098 <HAL_UART_Receive+0xfc>
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	2260      	movs	r2, #96	; 0x60
 8007094:	2100      	movs	r1, #0
 8007096:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8007098:	2312      	movs	r3, #18
 800709a:	18fb      	adds	r3, r7, r3
 800709c:	68fa      	ldr	r2, [r7, #12]
 800709e:	2160      	movs	r1, #96	; 0x60
 80070a0:	5a52      	ldrh	r2, [r2, r1]
 80070a2:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	689a      	ldr	r2, [r3, #8]
 80070a8:	2380      	movs	r3, #128	; 0x80
 80070aa:	015b      	lsls	r3, r3, #5
 80070ac:	429a      	cmp	r2, r3
 80070ae:	d108      	bne.n	80070c2 <HAL_UART_Receive+0x126>
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	691b      	ldr	r3, [r3, #16]
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d104      	bne.n	80070c2 <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 80070b8:	2300      	movs	r3, #0
 80070ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80070bc:	68bb      	ldr	r3, [r7, #8]
 80070be:	61bb      	str	r3, [r7, #24]
 80070c0:	e003      	b.n	80070ca <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 80070c2:	68bb      	ldr	r3, [r7, #8]
 80070c4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80070c6:	2300      	movs	r3, #0
 80070c8:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80070ca:	e03a      	b.n	8007142 <HAL_UART_Receive+0x1a6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80070cc:	697a      	ldr	r2, [r7, #20]
 80070ce:	68f8      	ldr	r0, [r7, #12]
 80070d0:	683b      	ldr	r3, [r7, #0]
 80070d2:	9300      	str	r3, [sp, #0]
 80070d4:	0013      	movs	r3, r2
 80070d6:	2200      	movs	r2, #0
 80070d8:	2120      	movs	r1, #32
 80070da:	f000 fcf9 	bl	8007ad0 <UART_WaitOnFlagUntilTimeout>
 80070de:	1e03      	subs	r3, r0, #0
 80070e0:	d005      	beq.n	80070ee <HAL_UART_Receive+0x152>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	228c      	movs	r2, #140	; 0x8c
 80070e6:	2120      	movs	r1, #32
 80070e8:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 80070ea:	2303      	movs	r3, #3
 80070ec:	e036      	b.n	800715c <HAL_UART_Receive+0x1c0>
      }
      if (pdata8bits == NULL)
 80070ee:	69fb      	ldr	r3, [r7, #28]
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d10e      	bne.n	8007112 <HAL_UART_Receive+0x176>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070fa:	b29b      	uxth	r3, r3
 80070fc:	2212      	movs	r2, #18
 80070fe:	18ba      	adds	r2, r7, r2
 8007100:	8812      	ldrh	r2, [r2, #0]
 8007102:	4013      	ands	r3, r2
 8007104:	b29a      	uxth	r2, r3
 8007106:	69bb      	ldr	r3, [r7, #24]
 8007108:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800710a:	69bb      	ldr	r3, [r7, #24]
 800710c:	3302      	adds	r3, #2
 800710e:	61bb      	str	r3, [r7, #24]
 8007110:	e00e      	b.n	8007130 <HAL_UART_Receive+0x194>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007118:	b2db      	uxtb	r3, r3
 800711a:	2212      	movs	r2, #18
 800711c:	18ba      	adds	r2, r7, r2
 800711e:	8812      	ldrh	r2, [r2, #0]
 8007120:	b2d2      	uxtb	r2, r2
 8007122:	4013      	ands	r3, r2
 8007124:	b2da      	uxtb	r2, r3
 8007126:	69fb      	ldr	r3, [r7, #28]
 8007128:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800712a:	69fb      	ldr	r3, [r7, #28]
 800712c:	3301      	adds	r3, #1
 800712e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	225e      	movs	r2, #94	; 0x5e
 8007134:	5a9b      	ldrh	r3, [r3, r2]
 8007136:	b29b      	uxth	r3, r3
 8007138:	3b01      	subs	r3, #1
 800713a:	b299      	uxth	r1, r3
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	225e      	movs	r2, #94	; 0x5e
 8007140:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	225e      	movs	r2, #94	; 0x5e
 8007146:	5a9b      	ldrh	r3, [r3, r2]
 8007148:	b29b      	uxth	r3, r3
 800714a:	2b00      	cmp	r3, #0
 800714c:	d1be      	bne.n	80070cc <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	228c      	movs	r2, #140	; 0x8c
 8007152:	2120      	movs	r1, #32
 8007154:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8007156:	2300      	movs	r3, #0
 8007158:	e000      	b.n	800715c <HAL_UART_Receive+0x1c0>
  }
  else
  {
    return HAL_BUSY;
 800715a:	2302      	movs	r3, #2
  }
}
 800715c:	0018      	movs	r0, r3
 800715e:	46bd      	mov	sp, r7
 8007160:	b008      	add	sp, #32
 8007162:	bd80      	pop	{r7, pc}
 8007164:	000001ff 	.word	0x000001ff

08007168 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007168:	b5b0      	push	{r4, r5, r7, lr}
 800716a:	b090      	sub	sp, #64	; 0x40
 800716c:	af00      	add	r7, sp, #0
 800716e:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007170:	231a      	movs	r3, #26
 8007172:	2220      	movs	r2, #32
 8007174:	189b      	adds	r3, r3, r2
 8007176:	19db      	adds	r3, r3, r7
 8007178:	2200      	movs	r2, #0
 800717a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800717c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800717e:	689a      	ldr	r2, [r3, #8]
 8007180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007182:	691b      	ldr	r3, [r3, #16]
 8007184:	431a      	orrs	r2, r3
 8007186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007188:	695b      	ldr	r3, [r3, #20]
 800718a:	431a      	orrs	r2, r3
 800718c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800718e:	69db      	ldr	r3, [r3, #28]
 8007190:	4313      	orrs	r3, r2
 8007192:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	4ac1      	ldr	r2, [pc, #772]	; (80074a0 <UART_SetConfig+0x338>)
 800719c:	4013      	ands	r3, r2
 800719e:	0019      	movs	r1, r3
 80071a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071a2:	681a      	ldr	r2, [r3, #0]
 80071a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80071a6:	430b      	orrs	r3, r1
 80071a8:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80071aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	685b      	ldr	r3, [r3, #4]
 80071b0:	4abc      	ldr	r2, [pc, #752]	; (80074a4 <UART_SetConfig+0x33c>)
 80071b2:	4013      	ands	r3, r2
 80071b4:	0018      	movs	r0, r3
 80071b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071b8:	68d9      	ldr	r1, [r3, #12]
 80071ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071bc:	681a      	ldr	r2, [r3, #0]
 80071be:	0003      	movs	r3, r0
 80071c0:	430b      	orrs	r3, r1
 80071c2:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80071c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071c6:	699b      	ldr	r3, [r3, #24]
 80071c8:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80071ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	4ab6      	ldr	r2, [pc, #728]	; (80074a8 <UART_SetConfig+0x340>)
 80071d0:	4293      	cmp	r3, r2
 80071d2:	d009      	beq.n	80071e8 <UART_SetConfig+0x80>
 80071d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	4ab4      	ldr	r2, [pc, #720]	; (80074ac <UART_SetConfig+0x344>)
 80071da:	4293      	cmp	r3, r2
 80071dc:	d004      	beq.n	80071e8 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80071de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071e0:	6a1b      	ldr	r3, [r3, #32]
 80071e2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80071e4:	4313      	orrs	r3, r2
 80071e6:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80071e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	689b      	ldr	r3, [r3, #8]
 80071ee:	4ab0      	ldr	r2, [pc, #704]	; (80074b0 <UART_SetConfig+0x348>)
 80071f0:	4013      	ands	r3, r2
 80071f2:	0019      	movs	r1, r3
 80071f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071f6:	681a      	ldr	r2, [r3, #0]
 80071f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80071fa:	430b      	orrs	r3, r1
 80071fc:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80071fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007204:	220f      	movs	r2, #15
 8007206:	4393      	bics	r3, r2
 8007208:	0018      	movs	r0, r3
 800720a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800720c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800720e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007210:	681a      	ldr	r2, [r3, #0]
 8007212:	0003      	movs	r3, r0
 8007214:	430b      	orrs	r3, r1
 8007216:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007218:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	4aa5      	ldr	r2, [pc, #660]	; (80074b4 <UART_SetConfig+0x34c>)
 800721e:	4293      	cmp	r3, r2
 8007220:	d131      	bne.n	8007286 <UART_SetConfig+0x11e>
 8007222:	4ba5      	ldr	r3, [pc, #660]	; (80074b8 <UART_SetConfig+0x350>)
 8007224:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007226:	2203      	movs	r2, #3
 8007228:	4013      	ands	r3, r2
 800722a:	2b03      	cmp	r3, #3
 800722c:	d01d      	beq.n	800726a <UART_SetConfig+0x102>
 800722e:	d823      	bhi.n	8007278 <UART_SetConfig+0x110>
 8007230:	2b02      	cmp	r3, #2
 8007232:	d00c      	beq.n	800724e <UART_SetConfig+0xe6>
 8007234:	d820      	bhi.n	8007278 <UART_SetConfig+0x110>
 8007236:	2b00      	cmp	r3, #0
 8007238:	d002      	beq.n	8007240 <UART_SetConfig+0xd8>
 800723a:	2b01      	cmp	r3, #1
 800723c:	d00e      	beq.n	800725c <UART_SetConfig+0xf4>
 800723e:	e01b      	b.n	8007278 <UART_SetConfig+0x110>
 8007240:	231b      	movs	r3, #27
 8007242:	2220      	movs	r2, #32
 8007244:	189b      	adds	r3, r3, r2
 8007246:	19db      	adds	r3, r3, r7
 8007248:	2200      	movs	r2, #0
 800724a:	701a      	strb	r2, [r3, #0]
 800724c:	e154      	b.n	80074f8 <UART_SetConfig+0x390>
 800724e:	231b      	movs	r3, #27
 8007250:	2220      	movs	r2, #32
 8007252:	189b      	adds	r3, r3, r2
 8007254:	19db      	adds	r3, r3, r7
 8007256:	2202      	movs	r2, #2
 8007258:	701a      	strb	r2, [r3, #0]
 800725a:	e14d      	b.n	80074f8 <UART_SetConfig+0x390>
 800725c:	231b      	movs	r3, #27
 800725e:	2220      	movs	r2, #32
 8007260:	189b      	adds	r3, r3, r2
 8007262:	19db      	adds	r3, r3, r7
 8007264:	2204      	movs	r2, #4
 8007266:	701a      	strb	r2, [r3, #0]
 8007268:	e146      	b.n	80074f8 <UART_SetConfig+0x390>
 800726a:	231b      	movs	r3, #27
 800726c:	2220      	movs	r2, #32
 800726e:	189b      	adds	r3, r3, r2
 8007270:	19db      	adds	r3, r3, r7
 8007272:	2208      	movs	r2, #8
 8007274:	701a      	strb	r2, [r3, #0]
 8007276:	e13f      	b.n	80074f8 <UART_SetConfig+0x390>
 8007278:	231b      	movs	r3, #27
 800727a:	2220      	movs	r2, #32
 800727c:	189b      	adds	r3, r3, r2
 800727e:	19db      	adds	r3, r3, r7
 8007280:	2210      	movs	r2, #16
 8007282:	701a      	strb	r2, [r3, #0]
 8007284:	e138      	b.n	80074f8 <UART_SetConfig+0x390>
 8007286:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	4a8c      	ldr	r2, [pc, #560]	; (80074bc <UART_SetConfig+0x354>)
 800728c:	4293      	cmp	r3, r2
 800728e:	d131      	bne.n	80072f4 <UART_SetConfig+0x18c>
 8007290:	4b89      	ldr	r3, [pc, #548]	; (80074b8 <UART_SetConfig+0x350>)
 8007292:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007294:	220c      	movs	r2, #12
 8007296:	4013      	ands	r3, r2
 8007298:	2b0c      	cmp	r3, #12
 800729a:	d01d      	beq.n	80072d8 <UART_SetConfig+0x170>
 800729c:	d823      	bhi.n	80072e6 <UART_SetConfig+0x17e>
 800729e:	2b08      	cmp	r3, #8
 80072a0:	d00c      	beq.n	80072bc <UART_SetConfig+0x154>
 80072a2:	d820      	bhi.n	80072e6 <UART_SetConfig+0x17e>
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d002      	beq.n	80072ae <UART_SetConfig+0x146>
 80072a8:	2b04      	cmp	r3, #4
 80072aa:	d00e      	beq.n	80072ca <UART_SetConfig+0x162>
 80072ac:	e01b      	b.n	80072e6 <UART_SetConfig+0x17e>
 80072ae:	231b      	movs	r3, #27
 80072b0:	2220      	movs	r2, #32
 80072b2:	189b      	adds	r3, r3, r2
 80072b4:	19db      	adds	r3, r3, r7
 80072b6:	2200      	movs	r2, #0
 80072b8:	701a      	strb	r2, [r3, #0]
 80072ba:	e11d      	b.n	80074f8 <UART_SetConfig+0x390>
 80072bc:	231b      	movs	r3, #27
 80072be:	2220      	movs	r2, #32
 80072c0:	189b      	adds	r3, r3, r2
 80072c2:	19db      	adds	r3, r3, r7
 80072c4:	2202      	movs	r2, #2
 80072c6:	701a      	strb	r2, [r3, #0]
 80072c8:	e116      	b.n	80074f8 <UART_SetConfig+0x390>
 80072ca:	231b      	movs	r3, #27
 80072cc:	2220      	movs	r2, #32
 80072ce:	189b      	adds	r3, r3, r2
 80072d0:	19db      	adds	r3, r3, r7
 80072d2:	2204      	movs	r2, #4
 80072d4:	701a      	strb	r2, [r3, #0]
 80072d6:	e10f      	b.n	80074f8 <UART_SetConfig+0x390>
 80072d8:	231b      	movs	r3, #27
 80072da:	2220      	movs	r2, #32
 80072dc:	189b      	adds	r3, r3, r2
 80072de:	19db      	adds	r3, r3, r7
 80072e0:	2208      	movs	r2, #8
 80072e2:	701a      	strb	r2, [r3, #0]
 80072e4:	e108      	b.n	80074f8 <UART_SetConfig+0x390>
 80072e6:	231b      	movs	r3, #27
 80072e8:	2220      	movs	r2, #32
 80072ea:	189b      	adds	r3, r3, r2
 80072ec:	19db      	adds	r3, r3, r7
 80072ee:	2210      	movs	r2, #16
 80072f0:	701a      	strb	r2, [r3, #0]
 80072f2:	e101      	b.n	80074f8 <UART_SetConfig+0x390>
 80072f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	4a71      	ldr	r2, [pc, #452]	; (80074c0 <UART_SetConfig+0x358>)
 80072fa:	4293      	cmp	r3, r2
 80072fc:	d131      	bne.n	8007362 <UART_SetConfig+0x1fa>
 80072fe:	4b6e      	ldr	r3, [pc, #440]	; (80074b8 <UART_SetConfig+0x350>)
 8007300:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007302:	2230      	movs	r2, #48	; 0x30
 8007304:	4013      	ands	r3, r2
 8007306:	2b30      	cmp	r3, #48	; 0x30
 8007308:	d01d      	beq.n	8007346 <UART_SetConfig+0x1de>
 800730a:	d823      	bhi.n	8007354 <UART_SetConfig+0x1ec>
 800730c:	2b20      	cmp	r3, #32
 800730e:	d00c      	beq.n	800732a <UART_SetConfig+0x1c2>
 8007310:	d820      	bhi.n	8007354 <UART_SetConfig+0x1ec>
 8007312:	2b00      	cmp	r3, #0
 8007314:	d002      	beq.n	800731c <UART_SetConfig+0x1b4>
 8007316:	2b10      	cmp	r3, #16
 8007318:	d00e      	beq.n	8007338 <UART_SetConfig+0x1d0>
 800731a:	e01b      	b.n	8007354 <UART_SetConfig+0x1ec>
 800731c:	231b      	movs	r3, #27
 800731e:	2220      	movs	r2, #32
 8007320:	189b      	adds	r3, r3, r2
 8007322:	19db      	adds	r3, r3, r7
 8007324:	2200      	movs	r2, #0
 8007326:	701a      	strb	r2, [r3, #0]
 8007328:	e0e6      	b.n	80074f8 <UART_SetConfig+0x390>
 800732a:	231b      	movs	r3, #27
 800732c:	2220      	movs	r2, #32
 800732e:	189b      	adds	r3, r3, r2
 8007330:	19db      	adds	r3, r3, r7
 8007332:	2202      	movs	r2, #2
 8007334:	701a      	strb	r2, [r3, #0]
 8007336:	e0df      	b.n	80074f8 <UART_SetConfig+0x390>
 8007338:	231b      	movs	r3, #27
 800733a:	2220      	movs	r2, #32
 800733c:	189b      	adds	r3, r3, r2
 800733e:	19db      	adds	r3, r3, r7
 8007340:	2204      	movs	r2, #4
 8007342:	701a      	strb	r2, [r3, #0]
 8007344:	e0d8      	b.n	80074f8 <UART_SetConfig+0x390>
 8007346:	231b      	movs	r3, #27
 8007348:	2220      	movs	r2, #32
 800734a:	189b      	adds	r3, r3, r2
 800734c:	19db      	adds	r3, r3, r7
 800734e:	2208      	movs	r2, #8
 8007350:	701a      	strb	r2, [r3, #0]
 8007352:	e0d1      	b.n	80074f8 <UART_SetConfig+0x390>
 8007354:	231b      	movs	r3, #27
 8007356:	2220      	movs	r2, #32
 8007358:	189b      	adds	r3, r3, r2
 800735a:	19db      	adds	r3, r3, r7
 800735c:	2210      	movs	r2, #16
 800735e:	701a      	strb	r2, [r3, #0]
 8007360:	e0ca      	b.n	80074f8 <UART_SetConfig+0x390>
 8007362:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	4a57      	ldr	r2, [pc, #348]	; (80074c4 <UART_SetConfig+0x35c>)
 8007368:	4293      	cmp	r3, r2
 800736a:	d106      	bne.n	800737a <UART_SetConfig+0x212>
 800736c:	231b      	movs	r3, #27
 800736e:	2220      	movs	r2, #32
 8007370:	189b      	adds	r3, r3, r2
 8007372:	19db      	adds	r3, r3, r7
 8007374:	2200      	movs	r2, #0
 8007376:	701a      	strb	r2, [r3, #0]
 8007378:	e0be      	b.n	80074f8 <UART_SetConfig+0x390>
 800737a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	4a52      	ldr	r2, [pc, #328]	; (80074c8 <UART_SetConfig+0x360>)
 8007380:	4293      	cmp	r3, r2
 8007382:	d106      	bne.n	8007392 <UART_SetConfig+0x22a>
 8007384:	231b      	movs	r3, #27
 8007386:	2220      	movs	r2, #32
 8007388:	189b      	adds	r3, r3, r2
 800738a:	19db      	adds	r3, r3, r7
 800738c:	2200      	movs	r2, #0
 800738e:	701a      	strb	r2, [r3, #0]
 8007390:	e0b2      	b.n	80074f8 <UART_SetConfig+0x390>
 8007392:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	4a4d      	ldr	r2, [pc, #308]	; (80074cc <UART_SetConfig+0x364>)
 8007398:	4293      	cmp	r3, r2
 800739a:	d106      	bne.n	80073aa <UART_SetConfig+0x242>
 800739c:	231b      	movs	r3, #27
 800739e:	2220      	movs	r2, #32
 80073a0:	189b      	adds	r3, r3, r2
 80073a2:	19db      	adds	r3, r3, r7
 80073a4:	2200      	movs	r2, #0
 80073a6:	701a      	strb	r2, [r3, #0]
 80073a8:	e0a6      	b.n	80074f8 <UART_SetConfig+0x390>
 80073aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	4a3e      	ldr	r2, [pc, #248]	; (80074a8 <UART_SetConfig+0x340>)
 80073b0:	4293      	cmp	r3, r2
 80073b2:	d13e      	bne.n	8007432 <UART_SetConfig+0x2ca>
 80073b4:	4b40      	ldr	r3, [pc, #256]	; (80074b8 <UART_SetConfig+0x350>)
 80073b6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80073b8:	23c0      	movs	r3, #192	; 0xc0
 80073ba:	011b      	lsls	r3, r3, #4
 80073bc:	4013      	ands	r3, r2
 80073be:	22c0      	movs	r2, #192	; 0xc0
 80073c0:	0112      	lsls	r2, r2, #4
 80073c2:	4293      	cmp	r3, r2
 80073c4:	d027      	beq.n	8007416 <UART_SetConfig+0x2ae>
 80073c6:	22c0      	movs	r2, #192	; 0xc0
 80073c8:	0112      	lsls	r2, r2, #4
 80073ca:	4293      	cmp	r3, r2
 80073cc:	d82a      	bhi.n	8007424 <UART_SetConfig+0x2bc>
 80073ce:	2280      	movs	r2, #128	; 0x80
 80073d0:	0112      	lsls	r2, r2, #4
 80073d2:	4293      	cmp	r3, r2
 80073d4:	d011      	beq.n	80073fa <UART_SetConfig+0x292>
 80073d6:	2280      	movs	r2, #128	; 0x80
 80073d8:	0112      	lsls	r2, r2, #4
 80073da:	4293      	cmp	r3, r2
 80073dc:	d822      	bhi.n	8007424 <UART_SetConfig+0x2bc>
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d004      	beq.n	80073ec <UART_SetConfig+0x284>
 80073e2:	2280      	movs	r2, #128	; 0x80
 80073e4:	00d2      	lsls	r2, r2, #3
 80073e6:	4293      	cmp	r3, r2
 80073e8:	d00e      	beq.n	8007408 <UART_SetConfig+0x2a0>
 80073ea:	e01b      	b.n	8007424 <UART_SetConfig+0x2bc>
 80073ec:	231b      	movs	r3, #27
 80073ee:	2220      	movs	r2, #32
 80073f0:	189b      	adds	r3, r3, r2
 80073f2:	19db      	adds	r3, r3, r7
 80073f4:	2200      	movs	r2, #0
 80073f6:	701a      	strb	r2, [r3, #0]
 80073f8:	e07e      	b.n	80074f8 <UART_SetConfig+0x390>
 80073fa:	231b      	movs	r3, #27
 80073fc:	2220      	movs	r2, #32
 80073fe:	189b      	adds	r3, r3, r2
 8007400:	19db      	adds	r3, r3, r7
 8007402:	2202      	movs	r2, #2
 8007404:	701a      	strb	r2, [r3, #0]
 8007406:	e077      	b.n	80074f8 <UART_SetConfig+0x390>
 8007408:	231b      	movs	r3, #27
 800740a:	2220      	movs	r2, #32
 800740c:	189b      	adds	r3, r3, r2
 800740e:	19db      	adds	r3, r3, r7
 8007410:	2204      	movs	r2, #4
 8007412:	701a      	strb	r2, [r3, #0]
 8007414:	e070      	b.n	80074f8 <UART_SetConfig+0x390>
 8007416:	231b      	movs	r3, #27
 8007418:	2220      	movs	r2, #32
 800741a:	189b      	adds	r3, r3, r2
 800741c:	19db      	adds	r3, r3, r7
 800741e:	2208      	movs	r2, #8
 8007420:	701a      	strb	r2, [r3, #0]
 8007422:	e069      	b.n	80074f8 <UART_SetConfig+0x390>
 8007424:	231b      	movs	r3, #27
 8007426:	2220      	movs	r2, #32
 8007428:	189b      	adds	r3, r3, r2
 800742a:	19db      	adds	r3, r3, r7
 800742c:	2210      	movs	r2, #16
 800742e:	701a      	strb	r2, [r3, #0]
 8007430:	e062      	b.n	80074f8 <UART_SetConfig+0x390>
 8007432:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	4a1d      	ldr	r2, [pc, #116]	; (80074ac <UART_SetConfig+0x344>)
 8007438:	4293      	cmp	r3, r2
 800743a:	d157      	bne.n	80074ec <UART_SetConfig+0x384>
 800743c:	4b1e      	ldr	r3, [pc, #120]	; (80074b8 <UART_SetConfig+0x350>)
 800743e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007440:	23c0      	movs	r3, #192	; 0xc0
 8007442:	009b      	lsls	r3, r3, #2
 8007444:	4013      	ands	r3, r2
 8007446:	22c0      	movs	r2, #192	; 0xc0
 8007448:	0092      	lsls	r2, r2, #2
 800744a:	4293      	cmp	r3, r2
 800744c:	d040      	beq.n	80074d0 <UART_SetConfig+0x368>
 800744e:	22c0      	movs	r2, #192	; 0xc0
 8007450:	0092      	lsls	r2, r2, #2
 8007452:	4293      	cmp	r3, r2
 8007454:	d843      	bhi.n	80074de <UART_SetConfig+0x376>
 8007456:	2280      	movs	r2, #128	; 0x80
 8007458:	0092      	lsls	r2, r2, #2
 800745a:	4293      	cmp	r3, r2
 800745c:	d011      	beq.n	8007482 <UART_SetConfig+0x31a>
 800745e:	2280      	movs	r2, #128	; 0x80
 8007460:	0092      	lsls	r2, r2, #2
 8007462:	4293      	cmp	r3, r2
 8007464:	d83b      	bhi.n	80074de <UART_SetConfig+0x376>
 8007466:	2b00      	cmp	r3, #0
 8007468:	d004      	beq.n	8007474 <UART_SetConfig+0x30c>
 800746a:	2280      	movs	r2, #128	; 0x80
 800746c:	0052      	lsls	r2, r2, #1
 800746e:	4293      	cmp	r3, r2
 8007470:	d00e      	beq.n	8007490 <UART_SetConfig+0x328>
 8007472:	e034      	b.n	80074de <UART_SetConfig+0x376>
 8007474:	231b      	movs	r3, #27
 8007476:	2220      	movs	r2, #32
 8007478:	189b      	adds	r3, r3, r2
 800747a:	19db      	adds	r3, r3, r7
 800747c:	2200      	movs	r2, #0
 800747e:	701a      	strb	r2, [r3, #0]
 8007480:	e03a      	b.n	80074f8 <UART_SetConfig+0x390>
 8007482:	231b      	movs	r3, #27
 8007484:	2220      	movs	r2, #32
 8007486:	189b      	adds	r3, r3, r2
 8007488:	19db      	adds	r3, r3, r7
 800748a:	2202      	movs	r2, #2
 800748c:	701a      	strb	r2, [r3, #0]
 800748e:	e033      	b.n	80074f8 <UART_SetConfig+0x390>
 8007490:	231b      	movs	r3, #27
 8007492:	2220      	movs	r2, #32
 8007494:	189b      	adds	r3, r3, r2
 8007496:	19db      	adds	r3, r3, r7
 8007498:	2204      	movs	r2, #4
 800749a:	701a      	strb	r2, [r3, #0]
 800749c:	e02c      	b.n	80074f8 <UART_SetConfig+0x390>
 800749e:	46c0      	nop			; (mov r8, r8)
 80074a0:	cfff69f3 	.word	0xcfff69f3
 80074a4:	ffffcfff 	.word	0xffffcfff
 80074a8:	40008000 	.word	0x40008000
 80074ac:	40008400 	.word	0x40008400
 80074b0:	11fff4ff 	.word	0x11fff4ff
 80074b4:	40013800 	.word	0x40013800
 80074b8:	40021000 	.word	0x40021000
 80074bc:	40004400 	.word	0x40004400
 80074c0:	40004800 	.word	0x40004800
 80074c4:	40004c00 	.word	0x40004c00
 80074c8:	40005000 	.word	0x40005000
 80074cc:	40013c00 	.word	0x40013c00
 80074d0:	231b      	movs	r3, #27
 80074d2:	2220      	movs	r2, #32
 80074d4:	189b      	adds	r3, r3, r2
 80074d6:	19db      	adds	r3, r3, r7
 80074d8:	2208      	movs	r2, #8
 80074da:	701a      	strb	r2, [r3, #0]
 80074dc:	e00c      	b.n	80074f8 <UART_SetConfig+0x390>
 80074de:	231b      	movs	r3, #27
 80074e0:	2220      	movs	r2, #32
 80074e2:	189b      	adds	r3, r3, r2
 80074e4:	19db      	adds	r3, r3, r7
 80074e6:	2210      	movs	r2, #16
 80074e8:	701a      	strb	r2, [r3, #0]
 80074ea:	e005      	b.n	80074f8 <UART_SetConfig+0x390>
 80074ec:	231b      	movs	r3, #27
 80074ee:	2220      	movs	r2, #32
 80074f0:	189b      	adds	r3, r3, r2
 80074f2:	19db      	adds	r3, r3, r7
 80074f4:	2210      	movs	r2, #16
 80074f6:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80074f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	4ac1      	ldr	r2, [pc, #772]	; (8007804 <UART_SetConfig+0x69c>)
 80074fe:	4293      	cmp	r3, r2
 8007500:	d005      	beq.n	800750e <UART_SetConfig+0x3a6>
 8007502:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	4ac0      	ldr	r2, [pc, #768]	; (8007808 <UART_SetConfig+0x6a0>)
 8007508:	4293      	cmp	r3, r2
 800750a:	d000      	beq.n	800750e <UART_SetConfig+0x3a6>
 800750c:	e093      	b.n	8007636 <UART_SetConfig+0x4ce>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800750e:	231b      	movs	r3, #27
 8007510:	2220      	movs	r2, #32
 8007512:	189b      	adds	r3, r3, r2
 8007514:	19db      	adds	r3, r3, r7
 8007516:	781b      	ldrb	r3, [r3, #0]
 8007518:	2b08      	cmp	r3, #8
 800751a:	d015      	beq.n	8007548 <UART_SetConfig+0x3e0>
 800751c:	dc18      	bgt.n	8007550 <UART_SetConfig+0x3e8>
 800751e:	2b04      	cmp	r3, #4
 8007520:	d00d      	beq.n	800753e <UART_SetConfig+0x3d6>
 8007522:	dc15      	bgt.n	8007550 <UART_SetConfig+0x3e8>
 8007524:	2b00      	cmp	r3, #0
 8007526:	d002      	beq.n	800752e <UART_SetConfig+0x3c6>
 8007528:	2b02      	cmp	r3, #2
 800752a:	d005      	beq.n	8007538 <UART_SetConfig+0x3d0>
 800752c:	e010      	b.n	8007550 <UART_SetConfig+0x3e8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800752e:	f7fe f855 	bl	80055dc <HAL_RCC_GetPCLK1Freq>
 8007532:	0003      	movs	r3, r0
 8007534:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007536:	e014      	b.n	8007562 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007538:	4bb4      	ldr	r3, [pc, #720]	; (800780c <UART_SetConfig+0x6a4>)
 800753a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800753c:	e011      	b.n	8007562 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800753e:	f7fd ffc1 	bl	80054c4 <HAL_RCC_GetSysClockFreq>
 8007542:	0003      	movs	r3, r0
 8007544:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007546:	e00c      	b.n	8007562 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007548:	2380      	movs	r3, #128	; 0x80
 800754a:	021b      	lsls	r3, r3, #8
 800754c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800754e:	e008      	b.n	8007562 <UART_SetConfig+0x3fa>
      default:
        pclk = 0U;
 8007550:	2300      	movs	r3, #0
 8007552:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8007554:	231a      	movs	r3, #26
 8007556:	2220      	movs	r2, #32
 8007558:	189b      	adds	r3, r3, r2
 800755a:	19db      	adds	r3, r3, r7
 800755c:	2201      	movs	r2, #1
 800755e:	701a      	strb	r2, [r3, #0]
        break;
 8007560:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007562:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007564:	2b00      	cmp	r3, #0
 8007566:	d100      	bne.n	800756a <UART_SetConfig+0x402>
 8007568:	e135      	b.n	80077d6 <UART_SetConfig+0x66e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800756a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800756c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800756e:	4ba8      	ldr	r3, [pc, #672]	; (8007810 <UART_SetConfig+0x6a8>)
 8007570:	0052      	lsls	r2, r2, #1
 8007572:	5ad3      	ldrh	r3, [r2, r3]
 8007574:	0019      	movs	r1, r3
 8007576:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8007578:	f7f8 fde0 	bl	800013c <__udivsi3>
 800757c:	0003      	movs	r3, r0
 800757e:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007580:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007582:	685a      	ldr	r2, [r3, #4]
 8007584:	0013      	movs	r3, r2
 8007586:	005b      	lsls	r3, r3, #1
 8007588:	189b      	adds	r3, r3, r2
 800758a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800758c:	429a      	cmp	r2, r3
 800758e:	d305      	bcc.n	800759c <UART_SetConfig+0x434>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007592:	685b      	ldr	r3, [r3, #4]
 8007594:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007596:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007598:	429a      	cmp	r2, r3
 800759a:	d906      	bls.n	80075aa <UART_SetConfig+0x442>
      {
        ret = HAL_ERROR;
 800759c:	231a      	movs	r3, #26
 800759e:	2220      	movs	r2, #32
 80075a0:	189b      	adds	r3, r3, r2
 80075a2:	19db      	adds	r3, r3, r7
 80075a4:	2201      	movs	r2, #1
 80075a6:	701a      	strb	r2, [r3, #0]
 80075a8:	e044      	b.n	8007634 <UART_SetConfig+0x4cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80075aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80075ac:	61bb      	str	r3, [r7, #24]
 80075ae:	2300      	movs	r3, #0
 80075b0:	61fb      	str	r3, [r7, #28]
 80075b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075b4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80075b6:	4b96      	ldr	r3, [pc, #600]	; (8007810 <UART_SetConfig+0x6a8>)
 80075b8:	0052      	lsls	r2, r2, #1
 80075ba:	5ad3      	ldrh	r3, [r2, r3]
 80075bc:	613b      	str	r3, [r7, #16]
 80075be:	2300      	movs	r3, #0
 80075c0:	617b      	str	r3, [r7, #20]
 80075c2:	693a      	ldr	r2, [r7, #16]
 80075c4:	697b      	ldr	r3, [r7, #20]
 80075c6:	69b8      	ldr	r0, [r7, #24]
 80075c8:	69f9      	ldr	r1, [r7, #28]
 80075ca:	f7f8 ff6b 	bl	80004a4 <__aeabi_uldivmod>
 80075ce:	0002      	movs	r2, r0
 80075d0:	000b      	movs	r3, r1
 80075d2:	0e11      	lsrs	r1, r2, #24
 80075d4:	021d      	lsls	r5, r3, #8
 80075d6:	430d      	orrs	r5, r1
 80075d8:	0214      	lsls	r4, r2, #8
 80075da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075dc:	685b      	ldr	r3, [r3, #4]
 80075de:	085b      	lsrs	r3, r3, #1
 80075e0:	60bb      	str	r3, [r7, #8]
 80075e2:	2300      	movs	r3, #0
 80075e4:	60fb      	str	r3, [r7, #12]
 80075e6:	68b8      	ldr	r0, [r7, #8]
 80075e8:	68f9      	ldr	r1, [r7, #12]
 80075ea:	1900      	adds	r0, r0, r4
 80075ec:	4169      	adcs	r1, r5
 80075ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075f0:	685b      	ldr	r3, [r3, #4]
 80075f2:	603b      	str	r3, [r7, #0]
 80075f4:	2300      	movs	r3, #0
 80075f6:	607b      	str	r3, [r7, #4]
 80075f8:	683a      	ldr	r2, [r7, #0]
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	f7f8 ff52 	bl	80004a4 <__aeabi_uldivmod>
 8007600:	0002      	movs	r2, r0
 8007602:	000b      	movs	r3, r1
 8007604:	0013      	movs	r3, r2
 8007606:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007608:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800760a:	23c0      	movs	r3, #192	; 0xc0
 800760c:	009b      	lsls	r3, r3, #2
 800760e:	429a      	cmp	r2, r3
 8007610:	d309      	bcc.n	8007626 <UART_SetConfig+0x4be>
 8007612:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007614:	2380      	movs	r3, #128	; 0x80
 8007616:	035b      	lsls	r3, r3, #13
 8007618:	429a      	cmp	r2, r3
 800761a:	d204      	bcs.n	8007626 <UART_SetConfig+0x4be>
        {
          huart->Instance->BRR = usartdiv;
 800761c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007622:	60da      	str	r2, [r3, #12]
 8007624:	e006      	b.n	8007634 <UART_SetConfig+0x4cc>
        }
        else
        {
          ret = HAL_ERROR;
 8007626:	231a      	movs	r3, #26
 8007628:	2220      	movs	r2, #32
 800762a:	189b      	adds	r3, r3, r2
 800762c:	19db      	adds	r3, r3, r7
 800762e:	2201      	movs	r2, #1
 8007630:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 8007632:	e0d0      	b.n	80077d6 <UART_SetConfig+0x66e>
 8007634:	e0cf      	b.n	80077d6 <UART_SetConfig+0x66e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007638:	69da      	ldr	r2, [r3, #28]
 800763a:	2380      	movs	r3, #128	; 0x80
 800763c:	021b      	lsls	r3, r3, #8
 800763e:	429a      	cmp	r2, r3
 8007640:	d000      	beq.n	8007644 <UART_SetConfig+0x4dc>
 8007642:	e070      	b.n	8007726 <UART_SetConfig+0x5be>
  {
    switch (clocksource)
 8007644:	231b      	movs	r3, #27
 8007646:	2220      	movs	r2, #32
 8007648:	189b      	adds	r3, r3, r2
 800764a:	19db      	adds	r3, r3, r7
 800764c:	781b      	ldrb	r3, [r3, #0]
 800764e:	2b08      	cmp	r3, #8
 8007650:	d015      	beq.n	800767e <UART_SetConfig+0x516>
 8007652:	dc18      	bgt.n	8007686 <UART_SetConfig+0x51e>
 8007654:	2b04      	cmp	r3, #4
 8007656:	d00d      	beq.n	8007674 <UART_SetConfig+0x50c>
 8007658:	dc15      	bgt.n	8007686 <UART_SetConfig+0x51e>
 800765a:	2b00      	cmp	r3, #0
 800765c:	d002      	beq.n	8007664 <UART_SetConfig+0x4fc>
 800765e:	2b02      	cmp	r3, #2
 8007660:	d005      	beq.n	800766e <UART_SetConfig+0x506>
 8007662:	e010      	b.n	8007686 <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007664:	f7fd ffba 	bl	80055dc <HAL_RCC_GetPCLK1Freq>
 8007668:	0003      	movs	r3, r0
 800766a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800766c:	e014      	b.n	8007698 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800766e:	4b67      	ldr	r3, [pc, #412]	; (800780c <UART_SetConfig+0x6a4>)
 8007670:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007672:	e011      	b.n	8007698 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007674:	f7fd ff26 	bl	80054c4 <HAL_RCC_GetSysClockFreq>
 8007678:	0003      	movs	r3, r0
 800767a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800767c:	e00c      	b.n	8007698 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800767e:	2380      	movs	r3, #128	; 0x80
 8007680:	021b      	lsls	r3, r3, #8
 8007682:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007684:	e008      	b.n	8007698 <UART_SetConfig+0x530>
      default:
        pclk = 0U;
 8007686:	2300      	movs	r3, #0
 8007688:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 800768a:	231a      	movs	r3, #26
 800768c:	2220      	movs	r2, #32
 800768e:	189b      	adds	r3, r3, r2
 8007690:	19db      	adds	r3, r3, r7
 8007692:	2201      	movs	r2, #1
 8007694:	701a      	strb	r2, [r3, #0]
        break;
 8007696:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007698:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800769a:	2b00      	cmp	r3, #0
 800769c:	d100      	bne.n	80076a0 <UART_SetConfig+0x538>
 800769e:	e09a      	b.n	80077d6 <UART_SetConfig+0x66e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80076a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076a2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80076a4:	4b5a      	ldr	r3, [pc, #360]	; (8007810 <UART_SetConfig+0x6a8>)
 80076a6:	0052      	lsls	r2, r2, #1
 80076a8:	5ad3      	ldrh	r3, [r2, r3]
 80076aa:	0019      	movs	r1, r3
 80076ac:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80076ae:	f7f8 fd45 	bl	800013c <__udivsi3>
 80076b2:	0003      	movs	r3, r0
 80076b4:	005a      	lsls	r2, r3, #1
 80076b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076b8:	685b      	ldr	r3, [r3, #4]
 80076ba:	085b      	lsrs	r3, r3, #1
 80076bc:	18d2      	adds	r2, r2, r3
 80076be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076c0:	685b      	ldr	r3, [r3, #4]
 80076c2:	0019      	movs	r1, r3
 80076c4:	0010      	movs	r0, r2
 80076c6:	f7f8 fd39 	bl	800013c <__udivsi3>
 80076ca:	0003      	movs	r3, r0
 80076cc:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80076ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076d0:	2b0f      	cmp	r3, #15
 80076d2:	d921      	bls.n	8007718 <UART_SetConfig+0x5b0>
 80076d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80076d6:	2380      	movs	r3, #128	; 0x80
 80076d8:	025b      	lsls	r3, r3, #9
 80076da:	429a      	cmp	r2, r3
 80076dc:	d21c      	bcs.n	8007718 <UART_SetConfig+0x5b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80076de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076e0:	b29a      	uxth	r2, r3
 80076e2:	200e      	movs	r0, #14
 80076e4:	2420      	movs	r4, #32
 80076e6:	1903      	adds	r3, r0, r4
 80076e8:	19db      	adds	r3, r3, r7
 80076ea:	210f      	movs	r1, #15
 80076ec:	438a      	bics	r2, r1
 80076ee:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80076f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076f2:	085b      	lsrs	r3, r3, #1
 80076f4:	b29b      	uxth	r3, r3
 80076f6:	2207      	movs	r2, #7
 80076f8:	4013      	ands	r3, r2
 80076fa:	b299      	uxth	r1, r3
 80076fc:	1903      	adds	r3, r0, r4
 80076fe:	19db      	adds	r3, r3, r7
 8007700:	1902      	adds	r2, r0, r4
 8007702:	19d2      	adds	r2, r2, r7
 8007704:	8812      	ldrh	r2, [r2, #0]
 8007706:	430a      	orrs	r2, r1
 8007708:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800770a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	1902      	adds	r2, r0, r4
 8007710:	19d2      	adds	r2, r2, r7
 8007712:	8812      	ldrh	r2, [r2, #0]
 8007714:	60da      	str	r2, [r3, #12]
 8007716:	e05e      	b.n	80077d6 <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 8007718:	231a      	movs	r3, #26
 800771a:	2220      	movs	r2, #32
 800771c:	189b      	adds	r3, r3, r2
 800771e:	19db      	adds	r3, r3, r7
 8007720:	2201      	movs	r2, #1
 8007722:	701a      	strb	r2, [r3, #0]
 8007724:	e057      	b.n	80077d6 <UART_SetConfig+0x66e>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007726:	231b      	movs	r3, #27
 8007728:	2220      	movs	r2, #32
 800772a:	189b      	adds	r3, r3, r2
 800772c:	19db      	adds	r3, r3, r7
 800772e:	781b      	ldrb	r3, [r3, #0]
 8007730:	2b08      	cmp	r3, #8
 8007732:	d015      	beq.n	8007760 <UART_SetConfig+0x5f8>
 8007734:	dc18      	bgt.n	8007768 <UART_SetConfig+0x600>
 8007736:	2b04      	cmp	r3, #4
 8007738:	d00d      	beq.n	8007756 <UART_SetConfig+0x5ee>
 800773a:	dc15      	bgt.n	8007768 <UART_SetConfig+0x600>
 800773c:	2b00      	cmp	r3, #0
 800773e:	d002      	beq.n	8007746 <UART_SetConfig+0x5de>
 8007740:	2b02      	cmp	r3, #2
 8007742:	d005      	beq.n	8007750 <UART_SetConfig+0x5e8>
 8007744:	e010      	b.n	8007768 <UART_SetConfig+0x600>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007746:	f7fd ff49 	bl	80055dc <HAL_RCC_GetPCLK1Freq>
 800774a:	0003      	movs	r3, r0
 800774c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800774e:	e014      	b.n	800777a <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007750:	4b2e      	ldr	r3, [pc, #184]	; (800780c <UART_SetConfig+0x6a4>)
 8007752:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007754:	e011      	b.n	800777a <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007756:	f7fd feb5 	bl	80054c4 <HAL_RCC_GetSysClockFreq>
 800775a:	0003      	movs	r3, r0
 800775c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800775e:	e00c      	b.n	800777a <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007760:	2380      	movs	r3, #128	; 0x80
 8007762:	021b      	lsls	r3, r3, #8
 8007764:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007766:	e008      	b.n	800777a <UART_SetConfig+0x612>
      default:
        pclk = 0U;
 8007768:	2300      	movs	r3, #0
 800776a:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 800776c:	231a      	movs	r3, #26
 800776e:	2220      	movs	r2, #32
 8007770:	189b      	adds	r3, r3, r2
 8007772:	19db      	adds	r3, r3, r7
 8007774:	2201      	movs	r2, #1
 8007776:	701a      	strb	r2, [r3, #0]
        break;
 8007778:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800777a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800777c:	2b00      	cmp	r3, #0
 800777e:	d02a      	beq.n	80077d6 <UART_SetConfig+0x66e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007780:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007782:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007784:	4b22      	ldr	r3, [pc, #136]	; (8007810 <UART_SetConfig+0x6a8>)
 8007786:	0052      	lsls	r2, r2, #1
 8007788:	5ad3      	ldrh	r3, [r2, r3]
 800778a:	0019      	movs	r1, r3
 800778c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800778e:	f7f8 fcd5 	bl	800013c <__udivsi3>
 8007792:	0003      	movs	r3, r0
 8007794:	001a      	movs	r2, r3
 8007796:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007798:	685b      	ldr	r3, [r3, #4]
 800779a:	085b      	lsrs	r3, r3, #1
 800779c:	18d2      	adds	r2, r2, r3
 800779e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077a0:	685b      	ldr	r3, [r3, #4]
 80077a2:	0019      	movs	r1, r3
 80077a4:	0010      	movs	r0, r2
 80077a6:	f7f8 fcc9 	bl	800013c <__udivsi3>
 80077aa:	0003      	movs	r3, r0
 80077ac:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80077ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077b0:	2b0f      	cmp	r3, #15
 80077b2:	d90a      	bls.n	80077ca <UART_SetConfig+0x662>
 80077b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80077b6:	2380      	movs	r3, #128	; 0x80
 80077b8:	025b      	lsls	r3, r3, #9
 80077ba:	429a      	cmp	r2, r3
 80077bc:	d205      	bcs.n	80077ca <UART_SetConfig+0x662>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80077be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077c0:	b29a      	uxth	r2, r3
 80077c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	60da      	str	r2, [r3, #12]
 80077c8:	e005      	b.n	80077d6 <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 80077ca:	231a      	movs	r3, #26
 80077cc:	2220      	movs	r2, #32
 80077ce:	189b      	adds	r3, r3, r2
 80077d0:	19db      	adds	r3, r3, r7
 80077d2:	2201      	movs	r2, #1
 80077d4:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80077d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077d8:	226a      	movs	r2, #106	; 0x6a
 80077da:	2101      	movs	r1, #1
 80077dc:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 80077de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077e0:	2268      	movs	r2, #104	; 0x68
 80077e2:	2101      	movs	r1, #1
 80077e4:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80077e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077e8:	2200      	movs	r2, #0
 80077ea:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 80077ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077ee:	2200      	movs	r2, #0
 80077f0:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 80077f2:	231a      	movs	r3, #26
 80077f4:	2220      	movs	r2, #32
 80077f6:	189b      	adds	r3, r3, r2
 80077f8:	19db      	adds	r3, r3, r7
 80077fa:	781b      	ldrb	r3, [r3, #0]
}
 80077fc:	0018      	movs	r0, r3
 80077fe:	46bd      	mov	sp, r7
 8007800:	b010      	add	sp, #64	; 0x40
 8007802:	bdb0      	pop	{r4, r5, r7, pc}
 8007804:	40008000 	.word	0x40008000
 8007808:	40008400 	.word	0x40008400
 800780c:	00f42400 	.word	0x00f42400
 8007810:	080148ec 	.word	0x080148ec

08007814 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007814:	b580      	push	{r7, lr}
 8007816:	b082      	sub	sp, #8
 8007818:	af00      	add	r7, sp, #0
 800781a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007820:	2208      	movs	r2, #8
 8007822:	4013      	ands	r3, r2
 8007824:	d00b      	beq.n	800783e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	685b      	ldr	r3, [r3, #4]
 800782c:	4a4a      	ldr	r2, [pc, #296]	; (8007958 <UART_AdvFeatureConfig+0x144>)
 800782e:	4013      	ands	r3, r2
 8007830:	0019      	movs	r1, r3
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	430a      	orrs	r2, r1
 800783c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007842:	2201      	movs	r2, #1
 8007844:	4013      	ands	r3, r2
 8007846:	d00b      	beq.n	8007860 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	685b      	ldr	r3, [r3, #4]
 800784e:	4a43      	ldr	r2, [pc, #268]	; (800795c <UART_AdvFeatureConfig+0x148>)
 8007850:	4013      	ands	r3, r2
 8007852:	0019      	movs	r1, r3
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	430a      	orrs	r2, r1
 800785e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007864:	2202      	movs	r2, #2
 8007866:	4013      	ands	r3, r2
 8007868:	d00b      	beq.n	8007882 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	685b      	ldr	r3, [r3, #4]
 8007870:	4a3b      	ldr	r2, [pc, #236]	; (8007960 <UART_AdvFeatureConfig+0x14c>)
 8007872:	4013      	ands	r3, r2
 8007874:	0019      	movs	r1, r3
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	430a      	orrs	r2, r1
 8007880:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007886:	2204      	movs	r2, #4
 8007888:	4013      	ands	r3, r2
 800788a:	d00b      	beq.n	80078a4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	685b      	ldr	r3, [r3, #4]
 8007892:	4a34      	ldr	r2, [pc, #208]	; (8007964 <UART_AdvFeatureConfig+0x150>)
 8007894:	4013      	ands	r3, r2
 8007896:	0019      	movs	r1, r3
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	430a      	orrs	r2, r1
 80078a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078a8:	2210      	movs	r2, #16
 80078aa:	4013      	ands	r3, r2
 80078ac:	d00b      	beq.n	80078c6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	689b      	ldr	r3, [r3, #8]
 80078b4:	4a2c      	ldr	r2, [pc, #176]	; (8007968 <UART_AdvFeatureConfig+0x154>)
 80078b6:	4013      	ands	r3, r2
 80078b8:	0019      	movs	r1, r3
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	430a      	orrs	r2, r1
 80078c4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078ca:	2220      	movs	r2, #32
 80078cc:	4013      	ands	r3, r2
 80078ce:	d00b      	beq.n	80078e8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	689b      	ldr	r3, [r3, #8]
 80078d6:	4a25      	ldr	r2, [pc, #148]	; (800796c <UART_AdvFeatureConfig+0x158>)
 80078d8:	4013      	ands	r3, r2
 80078da:	0019      	movs	r1, r3
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	430a      	orrs	r2, r1
 80078e6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078ec:	2240      	movs	r2, #64	; 0x40
 80078ee:	4013      	ands	r3, r2
 80078f0:	d01d      	beq.n	800792e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	685b      	ldr	r3, [r3, #4]
 80078f8:	4a1d      	ldr	r2, [pc, #116]	; (8007970 <UART_AdvFeatureConfig+0x15c>)
 80078fa:	4013      	ands	r3, r2
 80078fc:	0019      	movs	r1, r3
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	430a      	orrs	r2, r1
 8007908:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800790e:	2380      	movs	r3, #128	; 0x80
 8007910:	035b      	lsls	r3, r3, #13
 8007912:	429a      	cmp	r2, r3
 8007914:	d10b      	bne.n	800792e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	685b      	ldr	r3, [r3, #4]
 800791c:	4a15      	ldr	r2, [pc, #84]	; (8007974 <UART_AdvFeatureConfig+0x160>)
 800791e:	4013      	ands	r3, r2
 8007920:	0019      	movs	r1, r3
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	430a      	orrs	r2, r1
 800792c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007932:	2280      	movs	r2, #128	; 0x80
 8007934:	4013      	ands	r3, r2
 8007936:	d00b      	beq.n	8007950 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	685b      	ldr	r3, [r3, #4]
 800793e:	4a0e      	ldr	r2, [pc, #56]	; (8007978 <UART_AdvFeatureConfig+0x164>)
 8007940:	4013      	ands	r3, r2
 8007942:	0019      	movs	r1, r3
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	430a      	orrs	r2, r1
 800794e:	605a      	str	r2, [r3, #4]
  }
}
 8007950:	46c0      	nop			; (mov r8, r8)
 8007952:	46bd      	mov	sp, r7
 8007954:	b002      	add	sp, #8
 8007956:	bd80      	pop	{r7, pc}
 8007958:	ffff7fff 	.word	0xffff7fff
 800795c:	fffdffff 	.word	0xfffdffff
 8007960:	fffeffff 	.word	0xfffeffff
 8007964:	fffbffff 	.word	0xfffbffff
 8007968:	ffffefff 	.word	0xffffefff
 800796c:	ffffdfff 	.word	0xffffdfff
 8007970:	ffefffff 	.word	0xffefffff
 8007974:	ff9fffff 	.word	0xff9fffff
 8007978:	fff7ffff 	.word	0xfff7ffff

0800797c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800797c:	b580      	push	{r7, lr}
 800797e:	b092      	sub	sp, #72	; 0x48
 8007980:	af02      	add	r7, sp, #8
 8007982:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	2290      	movs	r2, #144	; 0x90
 8007988:	2100      	movs	r1, #0
 800798a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800798c:	f7fc fc80 	bl	8004290 <HAL_GetTick>
 8007990:	0003      	movs	r3, r0
 8007992:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	2208      	movs	r2, #8
 800799c:	4013      	ands	r3, r2
 800799e:	2b08      	cmp	r3, #8
 80079a0:	d12d      	bne.n	80079fe <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80079a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80079a4:	2280      	movs	r2, #128	; 0x80
 80079a6:	0391      	lsls	r1, r2, #14
 80079a8:	6878      	ldr	r0, [r7, #4]
 80079aa:	4a47      	ldr	r2, [pc, #284]	; (8007ac8 <UART_CheckIdleState+0x14c>)
 80079ac:	9200      	str	r2, [sp, #0]
 80079ae:	2200      	movs	r2, #0
 80079b0:	f000 f88e 	bl	8007ad0 <UART_WaitOnFlagUntilTimeout>
 80079b4:	1e03      	subs	r3, r0, #0
 80079b6:	d022      	beq.n	80079fe <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80079b8:	f3ef 8310 	mrs	r3, PRIMASK
 80079bc:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80079be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80079c0:	63bb      	str	r3, [r7, #56]	; 0x38
 80079c2:	2301      	movs	r3, #1
 80079c4:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80079c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079c8:	f383 8810 	msr	PRIMASK, r3
}
 80079cc:	46c0      	nop			; (mov r8, r8)
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	681a      	ldr	r2, [r3, #0]
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	2180      	movs	r1, #128	; 0x80
 80079da:	438a      	bics	r2, r1
 80079dc:	601a      	str	r2, [r3, #0]
 80079de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079e0:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80079e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079e4:	f383 8810 	msr	PRIMASK, r3
}
 80079e8:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	2288      	movs	r2, #136	; 0x88
 80079ee:	2120      	movs	r1, #32
 80079f0:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	2284      	movs	r2, #132	; 0x84
 80079f6:	2100      	movs	r1, #0
 80079f8:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80079fa:	2303      	movs	r3, #3
 80079fc:	e060      	b.n	8007ac0 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	2204      	movs	r2, #4
 8007a06:	4013      	ands	r3, r2
 8007a08:	2b04      	cmp	r3, #4
 8007a0a:	d146      	bne.n	8007a9a <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007a0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007a0e:	2280      	movs	r2, #128	; 0x80
 8007a10:	03d1      	lsls	r1, r2, #15
 8007a12:	6878      	ldr	r0, [r7, #4]
 8007a14:	4a2c      	ldr	r2, [pc, #176]	; (8007ac8 <UART_CheckIdleState+0x14c>)
 8007a16:	9200      	str	r2, [sp, #0]
 8007a18:	2200      	movs	r2, #0
 8007a1a:	f000 f859 	bl	8007ad0 <UART_WaitOnFlagUntilTimeout>
 8007a1e:	1e03      	subs	r3, r0, #0
 8007a20:	d03b      	beq.n	8007a9a <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007a22:	f3ef 8310 	mrs	r3, PRIMASK
 8007a26:	60fb      	str	r3, [r7, #12]
  return(result);
 8007a28:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007a2a:	637b      	str	r3, [r7, #52]	; 0x34
 8007a2c:	2301      	movs	r3, #1
 8007a2e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007a30:	693b      	ldr	r3, [r7, #16]
 8007a32:	f383 8810 	msr	PRIMASK, r3
}
 8007a36:	46c0      	nop			; (mov r8, r8)
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	681a      	ldr	r2, [r3, #0]
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	4922      	ldr	r1, [pc, #136]	; (8007acc <UART_CheckIdleState+0x150>)
 8007a44:	400a      	ands	r2, r1
 8007a46:	601a      	str	r2, [r3, #0]
 8007a48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a4a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007a4c:	697b      	ldr	r3, [r7, #20]
 8007a4e:	f383 8810 	msr	PRIMASK, r3
}
 8007a52:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007a54:	f3ef 8310 	mrs	r3, PRIMASK
 8007a58:	61bb      	str	r3, [r7, #24]
  return(result);
 8007a5a:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a5c:	633b      	str	r3, [r7, #48]	; 0x30
 8007a5e:	2301      	movs	r3, #1
 8007a60:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007a62:	69fb      	ldr	r3, [r7, #28]
 8007a64:	f383 8810 	msr	PRIMASK, r3
}
 8007a68:	46c0      	nop			; (mov r8, r8)
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	689a      	ldr	r2, [r3, #8]
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	2101      	movs	r1, #1
 8007a76:	438a      	bics	r2, r1
 8007a78:	609a      	str	r2, [r3, #8]
 8007a7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a7c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007a7e:	6a3b      	ldr	r3, [r7, #32]
 8007a80:	f383 8810 	msr	PRIMASK, r3
}
 8007a84:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	228c      	movs	r2, #140	; 0x8c
 8007a8a:	2120      	movs	r1, #32
 8007a8c:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	2284      	movs	r2, #132	; 0x84
 8007a92:	2100      	movs	r1, #0
 8007a94:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007a96:	2303      	movs	r3, #3
 8007a98:	e012      	b.n	8007ac0 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	2288      	movs	r2, #136	; 0x88
 8007a9e:	2120      	movs	r1, #32
 8007aa0:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	228c      	movs	r2, #140	; 0x8c
 8007aa6:	2120      	movs	r1, #32
 8007aa8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	2200      	movs	r2, #0
 8007aae:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	2200      	movs	r2, #0
 8007ab4:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	2284      	movs	r2, #132	; 0x84
 8007aba:	2100      	movs	r1, #0
 8007abc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007abe:	2300      	movs	r3, #0
}
 8007ac0:	0018      	movs	r0, r3
 8007ac2:	46bd      	mov	sp, r7
 8007ac4:	b010      	add	sp, #64	; 0x40
 8007ac6:	bd80      	pop	{r7, pc}
 8007ac8:	01ffffff 	.word	0x01ffffff
 8007acc:	fffffedf 	.word	0xfffffedf

08007ad0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007ad0:	b580      	push	{r7, lr}
 8007ad2:	b084      	sub	sp, #16
 8007ad4:	af00      	add	r7, sp, #0
 8007ad6:	60f8      	str	r0, [r7, #12]
 8007ad8:	60b9      	str	r1, [r7, #8]
 8007ada:	603b      	str	r3, [r7, #0]
 8007adc:	1dfb      	adds	r3, r7, #7
 8007ade:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007ae0:	e051      	b.n	8007b86 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007ae2:	69bb      	ldr	r3, [r7, #24]
 8007ae4:	3301      	adds	r3, #1
 8007ae6:	d04e      	beq.n	8007b86 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007ae8:	f7fc fbd2 	bl	8004290 <HAL_GetTick>
 8007aec:	0002      	movs	r2, r0
 8007aee:	683b      	ldr	r3, [r7, #0]
 8007af0:	1ad3      	subs	r3, r2, r3
 8007af2:	69ba      	ldr	r2, [r7, #24]
 8007af4:	429a      	cmp	r2, r3
 8007af6:	d302      	bcc.n	8007afe <UART_WaitOnFlagUntilTimeout+0x2e>
 8007af8:	69bb      	ldr	r3, [r7, #24]
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d101      	bne.n	8007b02 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8007afe:	2303      	movs	r3, #3
 8007b00:	e051      	b.n	8007ba6 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	2204      	movs	r2, #4
 8007b0a:	4013      	ands	r3, r2
 8007b0c:	d03b      	beq.n	8007b86 <UART_WaitOnFlagUntilTimeout+0xb6>
 8007b0e:	68bb      	ldr	r3, [r7, #8]
 8007b10:	2b80      	cmp	r3, #128	; 0x80
 8007b12:	d038      	beq.n	8007b86 <UART_WaitOnFlagUntilTimeout+0xb6>
 8007b14:	68bb      	ldr	r3, [r7, #8]
 8007b16:	2b40      	cmp	r3, #64	; 0x40
 8007b18:	d035      	beq.n	8007b86 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	69db      	ldr	r3, [r3, #28]
 8007b20:	2208      	movs	r2, #8
 8007b22:	4013      	ands	r3, r2
 8007b24:	2b08      	cmp	r3, #8
 8007b26:	d111      	bne.n	8007b4c <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	2208      	movs	r2, #8
 8007b2e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	0018      	movs	r0, r3
 8007b34:	f000 f83c 	bl	8007bb0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	2290      	movs	r2, #144	; 0x90
 8007b3c:	2108      	movs	r1, #8
 8007b3e:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	2284      	movs	r2, #132	; 0x84
 8007b44:	2100      	movs	r1, #0
 8007b46:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8007b48:	2301      	movs	r3, #1
 8007b4a:	e02c      	b.n	8007ba6 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	69da      	ldr	r2, [r3, #28]
 8007b52:	2380      	movs	r3, #128	; 0x80
 8007b54:	011b      	lsls	r3, r3, #4
 8007b56:	401a      	ands	r2, r3
 8007b58:	2380      	movs	r3, #128	; 0x80
 8007b5a:	011b      	lsls	r3, r3, #4
 8007b5c:	429a      	cmp	r2, r3
 8007b5e:	d112      	bne.n	8007b86 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	2280      	movs	r2, #128	; 0x80
 8007b66:	0112      	lsls	r2, r2, #4
 8007b68:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	0018      	movs	r0, r3
 8007b6e:	f000 f81f 	bl	8007bb0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	2290      	movs	r2, #144	; 0x90
 8007b76:	2120      	movs	r1, #32
 8007b78:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	2284      	movs	r2, #132	; 0x84
 8007b7e:	2100      	movs	r1, #0
 8007b80:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8007b82:	2303      	movs	r3, #3
 8007b84:	e00f      	b.n	8007ba6 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	69db      	ldr	r3, [r3, #28]
 8007b8c:	68ba      	ldr	r2, [r7, #8]
 8007b8e:	4013      	ands	r3, r2
 8007b90:	68ba      	ldr	r2, [r7, #8]
 8007b92:	1ad3      	subs	r3, r2, r3
 8007b94:	425a      	negs	r2, r3
 8007b96:	4153      	adcs	r3, r2
 8007b98:	b2db      	uxtb	r3, r3
 8007b9a:	001a      	movs	r2, r3
 8007b9c:	1dfb      	adds	r3, r7, #7
 8007b9e:	781b      	ldrb	r3, [r3, #0]
 8007ba0:	429a      	cmp	r2, r3
 8007ba2:	d09e      	beq.n	8007ae2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007ba4:	2300      	movs	r3, #0
}
 8007ba6:	0018      	movs	r0, r3
 8007ba8:	46bd      	mov	sp, r7
 8007baa:	b004      	add	sp, #16
 8007bac:	bd80      	pop	{r7, pc}
	...

08007bb0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007bb0:	b580      	push	{r7, lr}
 8007bb2:	b08e      	sub	sp, #56	; 0x38
 8007bb4:	af00      	add	r7, sp, #0
 8007bb6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007bb8:	f3ef 8310 	mrs	r3, PRIMASK
 8007bbc:	617b      	str	r3, [r7, #20]
  return(result);
 8007bbe:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007bc0:	637b      	str	r3, [r7, #52]	; 0x34
 8007bc2:	2301      	movs	r3, #1
 8007bc4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007bc6:	69bb      	ldr	r3, [r7, #24]
 8007bc8:	f383 8810 	msr	PRIMASK, r3
}
 8007bcc:	46c0      	nop			; (mov r8, r8)
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	681a      	ldr	r2, [r3, #0]
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	4926      	ldr	r1, [pc, #152]	; (8007c74 <UART_EndRxTransfer+0xc4>)
 8007bda:	400a      	ands	r2, r1
 8007bdc:	601a      	str	r2, [r3, #0]
 8007bde:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007be0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007be2:	69fb      	ldr	r3, [r7, #28]
 8007be4:	f383 8810 	msr	PRIMASK, r3
}
 8007be8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007bea:	f3ef 8310 	mrs	r3, PRIMASK
 8007bee:	623b      	str	r3, [r7, #32]
  return(result);
 8007bf0:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007bf2:	633b      	str	r3, [r7, #48]	; 0x30
 8007bf4:	2301      	movs	r3, #1
 8007bf6:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bfa:	f383 8810 	msr	PRIMASK, r3
}
 8007bfe:	46c0      	nop			; (mov r8, r8)
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	689a      	ldr	r2, [r3, #8]
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	491b      	ldr	r1, [pc, #108]	; (8007c78 <UART_EndRxTransfer+0xc8>)
 8007c0c:	400a      	ands	r2, r1
 8007c0e:	609a      	str	r2, [r3, #8]
 8007c10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c12:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007c14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c16:	f383 8810 	msr	PRIMASK, r3
}
 8007c1a:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007c20:	2b01      	cmp	r3, #1
 8007c22:	d118      	bne.n	8007c56 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007c24:	f3ef 8310 	mrs	r3, PRIMASK
 8007c28:	60bb      	str	r3, [r7, #8]
  return(result);
 8007c2a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c2c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007c2e:	2301      	movs	r3, #1
 8007c30:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	f383 8810 	msr	PRIMASK, r3
}
 8007c38:	46c0      	nop			; (mov r8, r8)
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	681a      	ldr	r2, [r3, #0]
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	2110      	movs	r1, #16
 8007c46:	438a      	bics	r2, r1
 8007c48:	601a      	str	r2, [r3, #0]
 8007c4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c4c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007c4e:	693b      	ldr	r3, [r7, #16]
 8007c50:	f383 8810 	msr	PRIMASK, r3
}
 8007c54:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	228c      	movs	r2, #140	; 0x8c
 8007c5a:	2120      	movs	r1, #32
 8007c5c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	2200      	movs	r2, #0
 8007c62:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	2200      	movs	r2, #0
 8007c68:	675a      	str	r2, [r3, #116]	; 0x74
}
 8007c6a:	46c0      	nop			; (mov r8, r8)
 8007c6c:	46bd      	mov	sp, r7
 8007c6e:	b00e      	add	sp, #56	; 0x38
 8007c70:	bd80      	pop	{r7, pc}
 8007c72:	46c0      	nop			; (mov r8, r8)
 8007c74:	fffffedf 	.word	0xfffffedf
 8007c78:	effffffe 	.word	0xeffffffe

08007c7c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007c7c:	b580      	push	{r7, lr}
 8007c7e:	b084      	sub	sp, #16
 8007c80:	af00      	add	r7, sp, #0
 8007c82:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	2284      	movs	r2, #132	; 0x84
 8007c88:	5c9b      	ldrb	r3, [r3, r2]
 8007c8a:	2b01      	cmp	r3, #1
 8007c8c:	d101      	bne.n	8007c92 <HAL_UARTEx_DisableFifoMode+0x16>
 8007c8e:	2302      	movs	r3, #2
 8007c90:	e027      	b.n	8007ce2 <HAL_UARTEx_DisableFifoMode+0x66>
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	2284      	movs	r2, #132	; 0x84
 8007c96:	2101      	movs	r1, #1
 8007c98:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	2288      	movs	r2, #136	; 0x88
 8007c9e:	2124      	movs	r1, #36	; 0x24
 8007ca0:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	681a      	ldr	r2, [r3, #0]
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	2101      	movs	r1, #1
 8007cb6:	438a      	bics	r2, r1
 8007cb8:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	4a0b      	ldr	r2, [pc, #44]	; (8007cec <HAL_UARTEx_DisableFifoMode+0x70>)
 8007cbe:	4013      	ands	r3, r2
 8007cc0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	2200      	movs	r2, #0
 8007cc6:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	68fa      	ldr	r2, [r7, #12]
 8007cce:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	2288      	movs	r2, #136	; 0x88
 8007cd4:	2120      	movs	r1, #32
 8007cd6:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	2284      	movs	r2, #132	; 0x84
 8007cdc:	2100      	movs	r1, #0
 8007cde:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007ce0:	2300      	movs	r3, #0
}
 8007ce2:	0018      	movs	r0, r3
 8007ce4:	46bd      	mov	sp, r7
 8007ce6:	b004      	add	sp, #16
 8007ce8:	bd80      	pop	{r7, pc}
 8007cea:	46c0      	nop			; (mov r8, r8)
 8007cec:	dfffffff 	.word	0xdfffffff

08007cf0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007cf0:	b580      	push	{r7, lr}
 8007cf2:	b084      	sub	sp, #16
 8007cf4:	af00      	add	r7, sp, #0
 8007cf6:	6078      	str	r0, [r7, #4]
 8007cf8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	2284      	movs	r2, #132	; 0x84
 8007cfe:	5c9b      	ldrb	r3, [r3, r2]
 8007d00:	2b01      	cmp	r3, #1
 8007d02:	d101      	bne.n	8007d08 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007d04:	2302      	movs	r3, #2
 8007d06:	e02e      	b.n	8007d66 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	2284      	movs	r2, #132	; 0x84
 8007d0c:	2101      	movs	r1, #1
 8007d0e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	2288      	movs	r2, #136	; 0x88
 8007d14:	2124      	movs	r1, #36	; 0x24
 8007d16:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	681a      	ldr	r2, [r3, #0]
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	2101      	movs	r1, #1
 8007d2c:	438a      	bics	r2, r1
 8007d2e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	689b      	ldr	r3, [r3, #8]
 8007d36:	00db      	lsls	r3, r3, #3
 8007d38:	08d9      	lsrs	r1, r3, #3
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	683a      	ldr	r2, [r7, #0]
 8007d40:	430a      	orrs	r2, r1
 8007d42:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	0018      	movs	r0, r3
 8007d48:	f000 f854 	bl	8007df4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	68fa      	ldr	r2, [r7, #12]
 8007d52:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	2288      	movs	r2, #136	; 0x88
 8007d58:	2120      	movs	r1, #32
 8007d5a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	2284      	movs	r2, #132	; 0x84
 8007d60:	2100      	movs	r1, #0
 8007d62:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007d64:	2300      	movs	r3, #0
}
 8007d66:	0018      	movs	r0, r3
 8007d68:	46bd      	mov	sp, r7
 8007d6a:	b004      	add	sp, #16
 8007d6c:	bd80      	pop	{r7, pc}
	...

08007d70 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007d70:	b580      	push	{r7, lr}
 8007d72:	b084      	sub	sp, #16
 8007d74:	af00      	add	r7, sp, #0
 8007d76:	6078      	str	r0, [r7, #4]
 8007d78:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	2284      	movs	r2, #132	; 0x84
 8007d7e:	5c9b      	ldrb	r3, [r3, r2]
 8007d80:	2b01      	cmp	r3, #1
 8007d82:	d101      	bne.n	8007d88 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007d84:	2302      	movs	r3, #2
 8007d86:	e02f      	b.n	8007de8 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	2284      	movs	r2, #132	; 0x84
 8007d8c:	2101      	movs	r1, #1
 8007d8e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	2288      	movs	r2, #136	; 0x88
 8007d94:	2124      	movs	r1, #36	; 0x24
 8007d96:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	681a      	ldr	r2, [r3, #0]
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	2101      	movs	r1, #1
 8007dac:	438a      	bics	r2, r1
 8007dae:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	689b      	ldr	r3, [r3, #8]
 8007db6:	4a0e      	ldr	r2, [pc, #56]	; (8007df0 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8007db8:	4013      	ands	r3, r2
 8007dba:	0019      	movs	r1, r3
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	683a      	ldr	r2, [r7, #0]
 8007dc2:	430a      	orrs	r2, r1
 8007dc4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	0018      	movs	r0, r3
 8007dca:	f000 f813 	bl	8007df4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	68fa      	ldr	r2, [r7, #12]
 8007dd4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	2288      	movs	r2, #136	; 0x88
 8007dda:	2120      	movs	r1, #32
 8007ddc:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	2284      	movs	r2, #132	; 0x84
 8007de2:	2100      	movs	r1, #0
 8007de4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007de6:	2300      	movs	r3, #0
}
 8007de8:	0018      	movs	r0, r3
 8007dea:	46bd      	mov	sp, r7
 8007dec:	b004      	add	sp, #16
 8007dee:	bd80      	pop	{r7, pc}
 8007df0:	f1ffffff 	.word	0xf1ffffff

08007df4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007df4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007df6:	b085      	sub	sp, #20
 8007df8:	af00      	add	r7, sp, #0
 8007dfa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d108      	bne.n	8007e16 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	226a      	movs	r2, #106	; 0x6a
 8007e08:	2101      	movs	r1, #1
 8007e0a:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	2268      	movs	r2, #104	; 0x68
 8007e10:	2101      	movs	r1, #1
 8007e12:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007e14:	e043      	b.n	8007e9e <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007e16:	260f      	movs	r6, #15
 8007e18:	19bb      	adds	r3, r7, r6
 8007e1a:	2208      	movs	r2, #8
 8007e1c:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007e1e:	200e      	movs	r0, #14
 8007e20:	183b      	adds	r3, r7, r0
 8007e22:	2208      	movs	r2, #8
 8007e24:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	689b      	ldr	r3, [r3, #8]
 8007e2c:	0e5b      	lsrs	r3, r3, #25
 8007e2e:	b2da      	uxtb	r2, r3
 8007e30:	240d      	movs	r4, #13
 8007e32:	193b      	adds	r3, r7, r4
 8007e34:	2107      	movs	r1, #7
 8007e36:	400a      	ands	r2, r1
 8007e38:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	689b      	ldr	r3, [r3, #8]
 8007e40:	0f5b      	lsrs	r3, r3, #29
 8007e42:	b2da      	uxtb	r2, r3
 8007e44:	250c      	movs	r5, #12
 8007e46:	197b      	adds	r3, r7, r5
 8007e48:	2107      	movs	r1, #7
 8007e4a:	400a      	ands	r2, r1
 8007e4c:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007e4e:	183b      	adds	r3, r7, r0
 8007e50:	781b      	ldrb	r3, [r3, #0]
 8007e52:	197a      	adds	r2, r7, r5
 8007e54:	7812      	ldrb	r2, [r2, #0]
 8007e56:	4914      	ldr	r1, [pc, #80]	; (8007ea8 <UARTEx_SetNbDataToProcess+0xb4>)
 8007e58:	5c8a      	ldrb	r2, [r1, r2]
 8007e5a:	435a      	muls	r2, r3
 8007e5c:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8007e5e:	197b      	adds	r3, r7, r5
 8007e60:	781b      	ldrb	r3, [r3, #0]
 8007e62:	4a12      	ldr	r2, [pc, #72]	; (8007eac <UARTEx_SetNbDataToProcess+0xb8>)
 8007e64:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007e66:	0019      	movs	r1, r3
 8007e68:	f7f8 f9f2 	bl	8000250 <__divsi3>
 8007e6c:	0003      	movs	r3, r0
 8007e6e:	b299      	uxth	r1, r3
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	226a      	movs	r2, #106	; 0x6a
 8007e74:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007e76:	19bb      	adds	r3, r7, r6
 8007e78:	781b      	ldrb	r3, [r3, #0]
 8007e7a:	193a      	adds	r2, r7, r4
 8007e7c:	7812      	ldrb	r2, [r2, #0]
 8007e7e:	490a      	ldr	r1, [pc, #40]	; (8007ea8 <UARTEx_SetNbDataToProcess+0xb4>)
 8007e80:	5c8a      	ldrb	r2, [r1, r2]
 8007e82:	435a      	muls	r2, r3
 8007e84:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8007e86:	193b      	adds	r3, r7, r4
 8007e88:	781b      	ldrb	r3, [r3, #0]
 8007e8a:	4a08      	ldr	r2, [pc, #32]	; (8007eac <UARTEx_SetNbDataToProcess+0xb8>)
 8007e8c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007e8e:	0019      	movs	r1, r3
 8007e90:	f7f8 f9de 	bl	8000250 <__divsi3>
 8007e94:	0003      	movs	r3, r0
 8007e96:	b299      	uxth	r1, r3
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	2268      	movs	r2, #104	; 0x68
 8007e9c:	5299      	strh	r1, [r3, r2]
}
 8007e9e:	46c0      	nop			; (mov r8, r8)
 8007ea0:	46bd      	mov	sp, r7
 8007ea2:	b005      	add	sp, #20
 8007ea4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007ea6:	46c0      	nop			; (mov r8, r8)
 8007ea8:	08014904 	.word	0x08014904
 8007eac:	0801490c 	.word	0x0801490c

08007eb0 <astronode_send_cfg_sr>:
        }
    }
}

void astronode_send_cfg_sr(void)
{
 8007eb0:	b5b0      	push	{r4, r5, r7, lr}
 8007eb2:	b0e4      	sub	sp, #400	; 0x190
 8007eb4:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8007eb6:	24c8      	movs	r4, #200	; 0xc8
 8007eb8:	193b      	adds	r3, r7, r4
 8007eba:	0018      	movs	r0, r3
 8007ebc:	23c6      	movs	r3, #198	; 0xc6
 8007ebe:	001a      	movs	r2, r3
 8007ec0:	2100      	movs	r1, #0
 8007ec2:	f004 f9cd 	bl	800c260 <memset>
    astronode_app_msg_t answer = {0};
 8007ec6:	4b13      	ldr	r3, [pc, #76]	; (8007f14 <astronode_send_cfg_sr+0x64>)
 8007ec8:	25c8      	movs	r5, #200	; 0xc8
 8007eca:	006d      	lsls	r5, r5, #1
 8007ecc:	195b      	adds	r3, r3, r5
 8007ece:	19db      	adds	r3, r3, r7
 8007ed0:	0018      	movs	r0, r3
 8007ed2:	23c6      	movs	r3, #198	; 0xc6
 8007ed4:	001a      	movs	r2, r3
 8007ed6:	2100      	movs	r1, #0
 8007ed8:	f004 f9c2 	bl	800c260 <memset>

    request.op_code = ASTRONODE_OP_CODE_CFG_SR;
 8007edc:	193b      	adds	r3, r7, r4
 8007ede:	2210      	movs	r2, #16
 8007ee0:	701a      	strb	r2, [r3, #0]

    astronode_transport_send_receive(&request, &answer);
 8007ee2:	003a      	movs	r2, r7
 8007ee4:	193b      	adds	r3, r7, r4
 8007ee6:	0011      	movs	r1, r2
 8007ee8:	0018      	movs	r0, r3
 8007eea:	f001 fa87 	bl	80093fc <astronode_transport_send_receive>

    if (answer.op_code == ASTRONODE_OP_CODE_CFG_SA)
 8007eee:	4b09      	ldr	r3, [pc, #36]	; (8007f14 <astronode_send_cfg_sr+0x64>)
 8007ef0:	195b      	adds	r3, r3, r5
 8007ef2:	19db      	adds	r3, r3, r7
 8007ef4:	781b      	ldrb	r3, [r3, #0]
 8007ef6:	2b90      	cmp	r3, #144	; 0x90
 8007ef8:	d104      	bne.n	8007f04 <astronode_send_cfg_sr+0x54>
    {
        send_debug_logs("Astronode configuration successfully saved in NVM.");
 8007efa:	4b07      	ldr	r3, [pc, #28]	; (8007f18 <astronode_send_cfg_sr+0x68>)
 8007efc:	0018      	movs	r0, r3
 8007efe:	f7fb f8c5 	bl	800308c <send_debug_logs>
    }
    else
    {
        send_debug_logs("Failed to save the Astronode configuration in NVM.");
    }
}
 8007f02:	e003      	b.n	8007f0c <astronode_send_cfg_sr+0x5c>
        send_debug_logs("Failed to save the Astronode configuration in NVM.");
 8007f04:	4b05      	ldr	r3, [pc, #20]	; (8007f1c <astronode_send_cfg_sr+0x6c>)
 8007f06:	0018      	movs	r0, r3
 8007f08:	f7fb f8c0 	bl	800308c <send_debug_logs>
}
 8007f0c:	46c0      	nop			; (mov r8, r8)
 8007f0e:	46bd      	mov	sp, r7
 8007f10:	b064      	add	sp, #400	; 0x190
 8007f12:	bdb0      	pop	{r4, r5, r7, pc}
 8007f14:	fffffe70 	.word	0xfffffe70
 8007f18:	08013328 	.word	0x08013328
 8007f1c:	0801335c 	.word	0x0801335c

08007f20 <astronode_send_cfg_wr>:
                            bool deep_sleep_mode,
                            bool message_ack_event_pin_mask,
                            bool reset_notification_event_pin_mask,
							bool command_available_event_pin_mask,
							bool message_tx_event_pin_mask)
{
 8007f20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007f22:	b0e7      	sub	sp, #412	; 0x19c
 8007f24:	af00      	add	r7, sp, #0
 8007f26:	0005      	movs	r5, r0
 8007f28:	000c      	movs	r4, r1
 8007f2a:	0010      	movs	r0, r2
 8007f2c:	0019      	movs	r1, r3
 8007f2e:	4b4b      	ldr	r3, [pc, #300]	; (800805c <astronode_send_cfg_wr+0x13c>)
 8007f30:	26cc      	movs	r6, #204	; 0xcc
 8007f32:	0076      	lsls	r6, r6, #1
 8007f34:	199b      	adds	r3, r3, r6
 8007f36:	19db      	adds	r3, r3, r7
 8007f38:	1c2a      	adds	r2, r5, #0
 8007f3a:	701a      	strb	r2, [r3, #0]
 8007f3c:	4b48      	ldr	r3, [pc, #288]	; (8008060 <astronode_send_cfg_wr+0x140>)
 8007f3e:	0035      	movs	r5, r6
 8007f40:	195b      	adds	r3, r3, r5
 8007f42:	19db      	adds	r3, r3, r7
 8007f44:	1c22      	adds	r2, r4, #0
 8007f46:	701a      	strb	r2, [r3, #0]
 8007f48:	4b46      	ldr	r3, [pc, #280]	; (8008064 <astronode_send_cfg_wr+0x144>)
 8007f4a:	002c      	movs	r4, r5
 8007f4c:	191b      	adds	r3, r3, r4
 8007f4e:	19db      	adds	r3, r3, r7
 8007f50:	1c02      	adds	r2, r0, #0
 8007f52:	701a      	strb	r2, [r3, #0]
 8007f54:	4b44      	ldr	r3, [pc, #272]	; (8008068 <astronode_send_cfg_wr+0x148>)
 8007f56:	191b      	adds	r3, r3, r4
 8007f58:	19db      	adds	r3, r3, r7
 8007f5a:	1c0a      	adds	r2, r1, #0
 8007f5c:	701a      	strb	r2, [r3, #0]
    astronode_app_msg_t request = {0};
 8007f5e:	25d0      	movs	r5, #208	; 0xd0
 8007f60:	197b      	adds	r3, r7, r5
 8007f62:	0018      	movs	r0, r3
 8007f64:	23c6      	movs	r3, #198	; 0xc6
 8007f66:	001a      	movs	r2, r3
 8007f68:	2100      	movs	r1, #0
 8007f6a:	f004 f979 	bl	800c260 <memset>
    astronode_app_msg_t answer = {0};
 8007f6e:	4b3f      	ldr	r3, [pc, #252]	; (800806c <astronode_send_cfg_wr+0x14c>)
 8007f70:	191b      	adds	r3, r3, r4
 8007f72:	19db      	adds	r3, r3, r7
 8007f74:	0018      	movs	r0, r3
 8007f76:	23c6      	movs	r3, #198	; 0xc6
 8007f78:	001a      	movs	r2, r3
 8007f7a:	2100      	movs	r1, #0
 8007f7c:	f004 f970 	bl	800c260 <memset>

    request.op_code = ASTRONODE_OP_CODE_CFG_WR;
 8007f80:	0029      	movs	r1, r5
 8007f82:	187b      	adds	r3, r7, r1
 8007f84:	2205      	movs	r2, #5
 8007f86:	701a      	strb	r2, [r3, #0]

    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_CONFIG] = payload_acknowledgment << ASTRONODE_BIT_OFFSET_PAYLOAD_ACK
        | add_geolocation << ASTRONODE_BIT_OFFSET_ADD_GEO
 8007f88:	4b34      	ldr	r3, [pc, #208]	; (800805c <astronode_send_cfg_wr+0x13c>)
 8007f8a:	191b      	adds	r3, r3, r4
 8007f8c:	19db      	adds	r3, r3, r7
 8007f8e:	2200      	movs	r2, #0
 8007f90:	569a      	ldrsb	r2, [r3, r2]
 8007f92:	4b33      	ldr	r3, [pc, #204]	; (8008060 <astronode_send_cfg_wr+0x140>)
 8007f94:	191b      	adds	r3, r3, r4
 8007f96:	19db      	adds	r3, r3, r7
 8007f98:	781b      	ldrb	r3, [r3, #0]
 8007f9a:	005b      	lsls	r3, r3, #1
 8007f9c:	b25b      	sxtb	r3, r3
 8007f9e:	4313      	orrs	r3, r2
 8007fa0:	b25a      	sxtb	r2, r3
        | enable_ephemeris << ASTRONODE_BIT_OFFSET_ENABLE_EPH
 8007fa2:	4b30      	ldr	r3, [pc, #192]	; (8008064 <astronode_send_cfg_wr+0x144>)
 8007fa4:	191b      	adds	r3, r3, r4
 8007fa6:	19db      	adds	r3, r3, r7
 8007fa8:	781b      	ldrb	r3, [r3, #0]
 8007faa:	009b      	lsls	r3, r3, #2
 8007fac:	b25b      	sxtb	r3, r3
 8007fae:	4313      	orrs	r3, r2
 8007fb0:	b25a      	sxtb	r2, r3
        | deep_sleep_mode << ASTRONODE_BIT_OFFSET_DEEP_SLEEP_MODE;
 8007fb2:	4b2d      	ldr	r3, [pc, #180]	; (8008068 <astronode_send_cfg_wr+0x148>)
 8007fb4:	191b      	adds	r3, r3, r4
 8007fb6:	19db      	adds	r3, r3, r7
 8007fb8:	781b      	ldrb	r3, [r3, #0]
 8007fba:	00db      	lsls	r3, r3, #3
 8007fbc:	b25b      	sxtb	r3, r3
 8007fbe:	4313      	orrs	r3, r2
 8007fc0:	b25b      	sxtb	r3, r3
 8007fc2:	b2da      	uxtb	r2, r3
    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_CONFIG] = payload_acknowledgment << ASTRONODE_BIT_OFFSET_PAYLOAD_ACK
 8007fc4:	187b      	adds	r3, r7, r1
 8007fc6:	705a      	strb	r2, [r3, #1]

    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_EVT_PIN_MASK] = message_ack_event_pin_mask << ASTRONODE_BIT_OFFSET_MSG_ACK_EVT_PIN_MASK
        | reset_notification_event_pin_mask << ASTRONODE_BIT_OFFSET_RST_NTF_EVT_PIN_MASK
 8007fc8:	23d4      	movs	r3, #212	; 0xd4
 8007fca:	005b      	lsls	r3, r3, #1
 8007fcc:	2508      	movs	r5, #8
 8007fce:	195b      	adds	r3, r3, r5
 8007fd0:	19db      	adds	r3, r3, r7
 8007fd2:	2200      	movs	r2, #0
 8007fd4:	569a      	ldrsb	r2, [r3, r2]
 8007fd6:	23d6      	movs	r3, #214	; 0xd6
 8007fd8:	005b      	lsls	r3, r3, #1
 8007fda:	195b      	adds	r3, r3, r5
 8007fdc:	19db      	adds	r3, r3, r7
 8007fde:	781b      	ldrb	r3, [r3, #0]
 8007fe0:	005b      	lsls	r3, r3, #1
 8007fe2:	b25b      	sxtb	r3, r3
 8007fe4:	4313      	orrs	r3, r2
 8007fe6:	b25a      	sxtb	r2, r3
        | command_available_event_pin_mask << ASTRONODE_BIT_OFFSET_CMD_AVA_EVT_PIN_MASK
 8007fe8:	23d8      	movs	r3, #216	; 0xd8
 8007fea:	005b      	lsls	r3, r3, #1
 8007fec:	195b      	adds	r3, r3, r5
 8007fee:	19db      	adds	r3, r3, r7
 8007ff0:	781b      	ldrb	r3, [r3, #0]
 8007ff2:	009b      	lsls	r3, r3, #2
 8007ff4:	b25b      	sxtb	r3, r3
 8007ff6:	4313      	orrs	r3, r2
 8007ff8:	b25a      	sxtb	r2, r3
        | message_tx_event_pin_mask << ASTRONODE_BIT_OFFSET_MSG_TXP_EVT_PIN_MASK;
 8007ffa:	23da      	movs	r3, #218	; 0xda
 8007ffc:	005b      	lsls	r3, r3, #1
 8007ffe:	195b      	adds	r3, r3, r5
 8008000:	19db      	adds	r3, r3, r7
 8008002:	781b      	ldrb	r3, [r3, #0]
 8008004:	00db      	lsls	r3, r3, #3
 8008006:	b25b      	sxtb	r3, r3
 8008008:	4313      	orrs	r3, r2
 800800a:	b25b      	sxtb	r3, r3
 800800c:	b2da      	uxtb	r2, r3
    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_EVT_PIN_MASK] = message_ack_event_pin_mask << ASTRONODE_BIT_OFFSET_MSG_ACK_EVT_PIN_MASK
 800800e:	187b      	adds	r3, r7, r1
 8008010:	70da      	strb	r2, [r3, #3]

    request.payload_len = 3;
 8008012:	0008      	movs	r0, r1
 8008014:	187b      	adds	r3, r7, r1
 8008016:	22c4      	movs	r2, #196	; 0xc4
 8008018:	2103      	movs	r1, #3
 800801a:	5299      	strh	r1, [r3, r2]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 800801c:	002b      	movs	r3, r5
 800801e:	18fa      	adds	r2, r7, r3
 8008020:	183b      	adds	r3, r7, r0
 8008022:	0011      	movs	r1, r2
 8008024:	0018      	movs	r0, r3
 8008026:	f001 f9e9 	bl	80093fc <astronode_transport_send_receive>
 800802a:	0003      	movs	r3, r0
 800802c:	2b01      	cmp	r3, #1
 800802e:	d10f      	bne.n	8008050 <astronode_send_cfg_wr+0x130>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_CFG_WA)
 8008030:	4b0e      	ldr	r3, [pc, #56]	; (800806c <astronode_send_cfg_wr+0x14c>)
 8008032:	191b      	adds	r3, r3, r4
 8008034:	19db      	adds	r3, r3, r7
 8008036:	781b      	ldrb	r3, [r3, #0]
 8008038:	2b85      	cmp	r3, #133	; 0x85
 800803a:	d105      	bne.n	8008048 <astronode_send_cfg_wr+0x128>
        {
            send_debug_logs("Astronode configuration successfully set.");
 800803c:	4b0c      	ldr	r3, [pc, #48]	; (8008070 <astronode_send_cfg_wr+0x150>)
 800803e:	0018      	movs	r0, r3
 8008040:	f7fb f824 	bl	800308c <send_debug_logs>
            return true ;
 8008044:	2301      	movs	r3, #1
 8008046:	e004      	b.n	8008052 <astronode_send_cfg_wr+0x132>
        }
        else
        {
            send_debug_logs("Failed to set the Astronode configuration.");
 8008048:	4b0a      	ldr	r3, [pc, #40]	; (8008074 <astronode_send_cfg_wr+0x154>)
 800804a:	0018      	movs	r0, r3
 800804c:	f7fb f81e 	bl	800308c <send_debug_logs>
        }
    }
    return false ;
 8008050:	2300      	movs	r3, #0
}
 8008052:	0018      	movs	r0, r3
 8008054:	46bd      	mov	sp, r7
 8008056:	b067      	add	sp, #412	; 0x19c
 8008058:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800805a:	46c0      	nop			; (mov r8, r8)
 800805c:	fffffe6f 	.word	0xfffffe6f
 8008060:	fffffe6e 	.word	0xfffffe6e
 8008064:	fffffe6d 	.word	0xfffffe6d
 8008068:	fffffe6c 	.word	0xfffffe6c
 800806c:	fffffe70 	.word	0xfffffe70
 8008070:	08013390 	.word	0x08013390
 8008074:	080133bc 	.word	0x080133bc

08008078 <astronode_send_mgi_rr>:
        send_debug_logs("Failed to save the Astronode context in NVM.");
    }
}

void astronode_send_mgi_rr(void)
{
 8008078:	b5f0      	push	{r4, r5, r6, r7, lr}
 800807a:	b0ed      	sub	sp, #436	; 0x1b4
 800807c:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 800807e:	21c8      	movs	r1, #200	; 0xc8
 8008080:	2318      	movs	r3, #24
 8008082:	18cb      	adds	r3, r1, r3
 8008084:	19db      	adds	r3, r3, r7
 8008086:	0018      	movs	r0, r3
 8008088:	23c6      	movs	r3, #198	; 0xc6
 800808a:	001a      	movs	r2, r3
 800808c:	2100      	movs	r1, #0
 800808e:	f004 f8e7 	bl	800c260 <memset>
    astronode_app_msg_t answer = {0};
 8008092:	4b4a      	ldr	r3, [pc, #296]	; (80081bc <astronode_send_mgi_rr+0x144>)
 8008094:	26cc      	movs	r6, #204	; 0xcc
 8008096:	0076      	lsls	r6, r6, #1
 8008098:	199b      	adds	r3, r3, r6
 800809a:	2218      	movs	r2, #24
 800809c:	4694      	mov	ip, r2
 800809e:	44bc      	add	ip, r7
 80080a0:	4463      	add	r3, ip
 80080a2:	0018      	movs	r0, r3
 80080a4:	23c6      	movs	r3, #198	; 0xc6
 80080a6:	001a      	movs	r2, r3
 80080a8:	2100      	movs	r1, #0
 80080aa:	f004 f8d9 	bl	800c260 <memset>

    request.op_code = ASTRONODE_OP_CODE_MGI_RR;
 80080ae:	21c8      	movs	r1, #200	; 0xc8
 80080b0:	2318      	movs	r3, #24
 80080b2:	18cb      	adds	r3, r1, r3
 80080b4:	19db      	adds	r3, r3, r7
 80080b6:	2219      	movs	r2, #25
 80080b8:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 80080ba:	2318      	movs	r3, #24
 80080bc:	18fa      	adds	r2, r7, r3
 80080be:	2318      	movs	r3, #24
 80080c0:	18cb      	adds	r3, r1, r3
 80080c2:	19db      	adds	r3, r3, r7
 80080c4:	0011      	movs	r1, r2
 80080c6:	0018      	movs	r0, r3
 80080c8:	f001 f998 	bl	80093fc <astronode_transport_send_receive>
 80080cc:	0003      	movs	r3, r0
 80080ce:	2b01      	cmp	r3, #1
 80080d0:	d16f      	bne.n	80081b2 <astronode_send_mgi_rr+0x13a>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_MGI_RA)
 80080d2:	4b3a      	ldr	r3, [pc, #232]	; (80081bc <astronode_send_mgi_rr+0x144>)
 80080d4:	0032      	movs	r2, r6
 80080d6:	189b      	adds	r3, r3, r2
 80080d8:	2118      	movs	r1, #24
 80080da:	468c      	mov	ip, r1
 80080dc:	44bc      	add	ip, r7
 80080de:	4463      	add	r3, ip
 80080e0:	781b      	ldrb	r3, [r3, #0]
 80080e2:	2b99      	cmp	r3, #153	; 0x99
 80080e4:	d161      	bne.n	80081aa <astronode_send_mgi_rr+0x132>
        {
 80080e6:	466b      	mov	r3, sp
 80080e8:	001e      	movs	r6, r3
            char guid[answer.payload_len];
 80080ea:	4b34      	ldr	r3, [pc, #208]	; (80081bc <astronode_send_mgi_rr+0x144>)
 80080ec:	189b      	adds	r3, r3, r2
 80080ee:	2218      	movs	r2, #24
 80080f0:	4694      	mov	ip, r2
 80080f2:	44bc      	add	ip, r7
 80080f4:	4463      	add	r3, ip
 80080f6:	22c4      	movs	r2, #196	; 0xc4
 80080f8:	5a9b      	ldrh	r3, [r3, r2]
 80080fa:	001a      	movs	r2, r3
 80080fc:	3a01      	subs	r2, #1
 80080fe:	21ca      	movs	r1, #202	; 0xca
 8008100:	0049      	lsls	r1, r1, #1
 8008102:	2018      	movs	r0, #24
 8008104:	1809      	adds	r1, r1, r0
 8008106:	19c9      	adds	r1, r1, r7
 8008108:	600a      	str	r2, [r1, #0]
 800810a:	001c      	movs	r4, r3
 800810c:	2200      	movs	r2, #0
 800810e:	0015      	movs	r5, r2
 8008110:	0020      	movs	r0, r4
 8008112:	0029      	movs	r1, r5
 8008114:	0004      	movs	r4, r0
 8008116:	0f62      	lsrs	r2, r4, #29
 8008118:	000c      	movs	r4, r1
 800811a:	00e4      	lsls	r4, r4, #3
 800811c:	617c      	str	r4, [r7, #20]
 800811e:	697c      	ldr	r4, [r7, #20]
 8008120:	4314      	orrs	r4, r2
 8008122:	617c      	str	r4, [r7, #20]
 8008124:	0001      	movs	r1, r0
 8008126:	00c9      	lsls	r1, r1, #3
 8008128:	6139      	str	r1, [r7, #16]
 800812a:	603b      	str	r3, [r7, #0]
 800812c:	2200      	movs	r2, #0
 800812e:	607a      	str	r2, [r7, #4]
 8008130:	6838      	ldr	r0, [r7, #0]
 8008132:	6879      	ldr	r1, [r7, #4]
 8008134:	0004      	movs	r4, r0
 8008136:	0f62      	lsrs	r2, r4, #29
 8008138:	000c      	movs	r4, r1
 800813a:	00e4      	lsls	r4, r4, #3
 800813c:	60fc      	str	r4, [r7, #12]
 800813e:	68fc      	ldr	r4, [r7, #12]
 8008140:	4314      	orrs	r4, r2
 8008142:	60fc      	str	r4, [r7, #12]
 8008144:	0001      	movs	r1, r0
 8008146:	00ca      	lsls	r2, r1, #3
 8008148:	60ba      	str	r2, [r7, #8]
 800814a:	3307      	adds	r3, #7
 800814c:	08db      	lsrs	r3, r3, #3
 800814e:	00db      	lsls	r3, r3, #3
 8008150:	4669      	mov	r1, sp
 8008152:	1acb      	subs	r3, r1, r3
 8008154:	469d      	mov	sp, r3
 8008156:	466b      	mov	r3, sp
 8008158:	3300      	adds	r3, #0
 800815a:	24c8      	movs	r4, #200	; 0xc8
 800815c:	0064      	lsls	r4, r4, #1
 800815e:	2218      	movs	r2, #24
 8008160:	18a2      	adds	r2, r4, r2
 8008162:	19d1      	adds	r1, r2, r7
 8008164:	600b      	str	r3, [r1, #0]
            send_debug_logs("Module GUID is:");
 8008166:	4b16      	ldr	r3, [pc, #88]	; (80081c0 <astronode_send_mgi_rr+0x148>)
 8008168:	0018      	movs	r0, r3
 800816a:	f7fa ff8f 	bl	800308c <send_debug_logs>
            snprintf(guid, answer.payload_len, "%s", answer.p_payload);
 800816e:	4b13      	ldr	r3, [pc, #76]	; (80081bc <astronode_send_mgi_rr+0x144>)
 8008170:	22cc      	movs	r2, #204	; 0xcc
 8008172:	0052      	lsls	r2, r2, #1
 8008174:	189b      	adds	r3, r3, r2
 8008176:	2218      	movs	r2, #24
 8008178:	4694      	mov	ip, r2
 800817a:	44bc      	add	ip, r7
 800817c:	4463      	add	r3, ip
 800817e:	22c4      	movs	r2, #196	; 0xc4
 8008180:	5a9b      	ldrh	r3, [r3, r2]
 8008182:	0019      	movs	r1, r3
 8008184:	2318      	movs	r3, #24
 8008186:	18fb      	adds	r3, r7, r3
 8008188:	3301      	adds	r3, #1
 800818a:	4a0e      	ldr	r2, [pc, #56]	; (80081c4 <astronode_send_mgi_rr+0x14c>)
 800818c:	2018      	movs	r0, #24
 800818e:	1820      	adds	r0, r4, r0
 8008190:	19c0      	adds	r0, r0, r7
 8008192:	6800      	ldr	r0, [r0, #0]
 8008194:	f003 ff9a 	bl	800c0cc <snprintf>
            send_debug_logs(guid);
 8008198:	2318      	movs	r3, #24
 800819a:	18e3      	adds	r3, r4, r3
 800819c:	19db      	adds	r3, r3, r7
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	0018      	movs	r0, r3
 80081a2:	f7fa ff73 	bl	800308c <send_debug_logs>
 80081a6:	46b5      	mov	sp, r6
        else
        {
            send_debug_logs("Failed to read module GUID.");
        }
    }
}
 80081a8:	e003      	b.n	80081b2 <astronode_send_mgi_rr+0x13a>
            send_debug_logs("Failed to read module GUID.");
 80081aa:	4b07      	ldr	r3, [pc, #28]	; (80081c8 <astronode_send_mgi_rr+0x150>)
 80081ac:	0018      	movs	r0, r3
 80081ae:	f7fa ff6d 	bl	800308c <send_debug_logs>
}
 80081b2:	46c0      	nop			; (mov r8, r8)
 80081b4:	46bd      	mov	sp, r7
 80081b6:	b06d      	add	sp, #436	; 0x1b4
 80081b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80081ba:	46c0      	nop			; (mov r8, r8)
 80081bc:	fffffe68 	.word	0xfffffe68
 80081c0:	08013448 	.word	0x08013448
 80081c4:	08013458 	.word	0x08013458
 80081c8:	0801345c 	.word	0x0801345c

080081cc <astronode_send_msn_rr>:

void astronode_send_msn_rr(void)
{
 80081cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80081ce:	b0ed      	sub	sp, #436	; 0x1b4
 80081d0:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 80081d2:	21c8      	movs	r1, #200	; 0xc8
 80081d4:	2318      	movs	r3, #24
 80081d6:	18cb      	adds	r3, r1, r3
 80081d8:	19db      	adds	r3, r3, r7
 80081da:	0018      	movs	r0, r3
 80081dc:	23c6      	movs	r3, #198	; 0xc6
 80081de:	001a      	movs	r2, r3
 80081e0:	2100      	movs	r1, #0
 80081e2:	f004 f83d 	bl	800c260 <memset>
    astronode_app_msg_t answer = {0};
 80081e6:	4b4a      	ldr	r3, [pc, #296]	; (8008310 <astronode_send_msn_rr+0x144>)
 80081e8:	26cc      	movs	r6, #204	; 0xcc
 80081ea:	0076      	lsls	r6, r6, #1
 80081ec:	199b      	adds	r3, r3, r6
 80081ee:	2218      	movs	r2, #24
 80081f0:	4694      	mov	ip, r2
 80081f2:	44bc      	add	ip, r7
 80081f4:	4463      	add	r3, ip
 80081f6:	0018      	movs	r0, r3
 80081f8:	23c6      	movs	r3, #198	; 0xc6
 80081fa:	001a      	movs	r2, r3
 80081fc:	2100      	movs	r1, #0
 80081fe:	f004 f82f 	bl	800c260 <memset>

    request.op_code = ASTRONODE_OP_CODE_MSN_RR;
 8008202:	21c8      	movs	r1, #200	; 0xc8
 8008204:	2318      	movs	r3, #24
 8008206:	18cb      	adds	r3, r1, r3
 8008208:	19db      	adds	r3, r3, r7
 800820a:	221a      	movs	r2, #26
 800820c:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 800820e:	2318      	movs	r3, #24
 8008210:	18fa      	adds	r2, r7, r3
 8008212:	2318      	movs	r3, #24
 8008214:	18cb      	adds	r3, r1, r3
 8008216:	19db      	adds	r3, r3, r7
 8008218:	0011      	movs	r1, r2
 800821a:	0018      	movs	r0, r3
 800821c:	f001 f8ee 	bl	80093fc <astronode_transport_send_receive>
 8008220:	0003      	movs	r3, r0
 8008222:	2b01      	cmp	r3, #1
 8008224:	d16f      	bne.n	8008306 <astronode_send_msn_rr+0x13a>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_MSN_RA)
 8008226:	4b3a      	ldr	r3, [pc, #232]	; (8008310 <astronode_send_msn_rr+0x144>)
 8008228:	0032      	movs	r2, r6
 800822a:	189b      	adds	r3, r3, r2
 800822c:	2118      	movs	r1, #24
 800822e:	468c      	mov	ip, r1
 8008230:	44bc      	add	ip, r7
 8008232:	4463      	add	r3, ip
 8008234:	781b      	ldrb	r3, [r3, #0]
 8008236:	2b9a      	cmp	r3, #154	; 0x9a
 8008238:	d161      	bne.n	80082fe <astronode_send_msn_rr+0x132>
        {
 800823a:	466b      	mov	r3, sp
 800823c:	001e      	movs	r6, r3
            char serial_number[answer.payload_len];
 800823e:	4b34      	ldr	r3, [pc, #208]	; (8008310 <astronode_send_msn_rr+0x144>)
 8008240:	189b      	adds	r3, r3, r2
 8008242:	2218      	movs	r2, #24
 8008244:	4694      	mov	ip, r2
 8008246:	44bc      	add	ip, r7
 8008248:	4463      	add	r3, ip
 800824a:	22c4      	movs	r2, #196	; 0xc4
 800824c:	5a9b      	ldrh	r3, [r3, r2]
 800824e:	001a      	movs	r2, r3
 8008250:	3a01      	subs	r2, #1
 8008252:	21ca      	movs	r1, #202	; 0xca
 8008254:	0049      	lsls	r1, r1, #1
 8008256:	2018      	movs	r0, #24
 8008258:	1809      	adds	r1, r1, r0
 800825a:	19c9      	adds	r1, r1, r7
 800825c:	600a      	str	r2, [r1, #0]
 800825e:	001c      	movs	r4, r3
 8008260:	2200      	movs	r2, #0
 8008262:	0015      	movs	r5, r2
 8008264:	0020      	movs	r0, r4
 8008266:	0029      	movs	r1, r5
 8008268:	0004      	movs	r4, r0
 800826a:	0f62      	lsrs	r2, r4, #29
 800826c:	000c      	movs	r4, r1
 800826e:	00e4      	lsls	r4, r4, #3
 8008270:	617c      	str	r4, [r7, #20]
 8008272:	697c      	ldr	r4, [r7, #20]
 8008274:	4314      	orrs	r4, r2
 8008276:	617c      	str	r4, [r7, #20]
 8008278:	0001      	movs	r1, r0
 800827a:	00c9      	lsls	r1, r1, #3
 800827c:	6139      	str	r1, [r7, #16]
 800827e:	603b      	str	r3, [r7, #0]
 8008280:	2200      	movs	r2, #0
 8008282:	607a      	str	r2, [r7, #4]
 8008284:	6838      	ldr	r0, [r7, #0]
 8008286:	6879      	ldr	r1, [r7, #4]
 8008288:	0004      	movs	r4, r0
 800828a:	0f62      	lsrs	r2, r4, #29
 800828c:	000c      	movs	r4, r1
 800828e:	00e4      	lsls	r4, r4, #3
 8008290:	60fc      	str	r4, [r7, #12]
 8008292:	68fc      	ldr	r4, [r7, #12]
 8008294:	4314      	orrs	r4, r2
 8008296:	60fc      	str	r4, [r7, #12]
 8008298:	0001      	movs	r1, r0
 800829a:	00ca      	lsls	r2, r1, #3
 800829c:	60ba      	str	r2, [r7, #8]
 800829e:	3307      	adds	r3, #7
 80082a0:	08db      	lsrs	r3, r3, #3
 80082a2:	00db      	lsls	r3, r3, #3
 80082a4:	4669      	mov	r1, sp
 80082a6:	1acb      	subs	r3, r1, r3
 80082a8:	469d      	mov	sp, r3
 80082aa:	466b      	mov	r3, sp
 80082ac:	3300      	adds	r3, #0
 80082ae:	24c8      	movs	r4, #200	; 0xc8
 80082b0:	0064      	lsls	r4, r4, #1
 80082b2:	2218      	movs	r2, #24
 80082b4:	18a2      	adds	r2, r4, r2
 80082b6:	19d1      	adds	r1, r2, r7
 80082b8:	600b      	str	r3, [r1, #0]
            send_debug_logs("Module's Serial Number is:");
 80082ba:	4b16      	ldr	r3, [pc, #88]	; (8008314 <astronode_send_msn_rr+0x148>)
 80082bc:	0018      	movs	r0, r3
 80082be:	f7fa fee5 	bl	800308c <send_debug_logs>
            snprintf(serial_number, answer.payload_len, "%s", answer.p_payload);
 80082c2:	4b13      	ldr	r3, [pc, #76]	; (8008310 <astronode_send_msn_rr+0x144>)
 80082c4:	22cc      	movs	r2, #204	; 0xcc
 80082c6:	0052      	lsls	r2, r2, #1
 80082c8:	189b      	adds	r3, r3, r2
 80082ca:	2218      	movs	r2, #24
 80082cc:	4694      	mov	ip, r2
 80082ce:	44bc      	add	ip, r7
 80082d0:	4463      	add	r3, ip
 80082d2:	22c4      	movs	r2, #196	; 0xc4
 80082d4:	5a9b      	ldrh	r3, [r3, r2]
 80082d6:	0019      	movs	r1, r3
 80082d8:	2318      	movs	r3, #24
 80082da:	18fb      	adds	r3, r7, r3
 80082dc:	3301      	adds	r3, #1
 80082de:	4a0e      	ldr	r2, [pc, #56]	; (8008318 <astronode_send_msn_rr+0x14c>)
 80082e0:	2018      	movs	r0, #24
 80082e2:	1820      	adds	r0, r4, r0
 80082e4:	19c0      	adds	r0, r0, r7
 80082e6:	6800      	ldr	r0, [r0, #0]
 80082e8:	f003 fef0 	bl	800c0cc <snprintf>
            send_debug_logs(serial_number);
 80082ec:	2318      	movs	r3, #24
 80082ee:	18e3      	adds	r3, r4, r3
 80082f0:	19db      	adds	r3, r3, r7
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	0018      	movs	r0, r3
 80082f6:	f7fa fec9 	bl	800308c <send_debug_logs>
 80082fa:	46b5      	mov	sp, r6
        else
        {
            send_debug_logs("Failed to read module Serial Number.");
        }
    }
}
 80082fc:	e003      	b.n	8008306 <astronode_send_msn_rr+0x13a>
            send_debug_logs("Failed to read module Serial Number.");
 80082fe:	4b07      	ldr	r3, [pc, #28]	; (800831c <astronode_send_msn_rr+0x150>)
 8008300:	0018      	movs	r0, r3
 8008302:	f7fa fec3 	bl	800308c <send_debug_logs>
}
 8008306:	46c0      	nop			; (mov r8, r8)
 8008308:	46bd      	mov	sp, r7
 800830a:	b06d      	add	sp, #436	; 0x1b4
 800830c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800830e:	46c0      	nop			; (mov r8, r8)
 8008310:	fffffe68 	.word	0xfffffe68
 8008314:	08013478 	.word	0x08013478
 8008318:	08013458 	.word	0x08013458
 800831c:	08013494 	.word	0x08013494

08008320 <astronode_send_evt_rr>:
    }
    return 0xFFFFFFFF ; // Longest possible time
}

void astronode_send_evt_rr(void)
{
 8008320:	b5b0      	push	{r4, r5, r7, lr}
 8008322:	b0e4      	sub	sp, #400	; 0x190
 8008324:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8008326:	24c8      	movs	r4, #200	; 0xc8
 8008328:	193b      	adds	r3, r7, r4
 800832a:	0018      	movs	r0, r3
 800832c:	23c6      	movs	r3, #198	; 0xc6
 800832e:	001a      	movs	r2, r3
 8008330:	2100      	movs	r1, #0
 8008332:	f003 ff95 	bl	800c260 <memset>
    astronode_app_msg_t answer = {0};
 8008336:	4b31      	ldr	r3, [pc, #196]	; (80083fc <astronode_send_evt_rr+0xdc>)
 8008338:	25c8      	movs	r5, #200	; 0xc8
 800833a:	006d      	lsls	r5, r5, #1
 800833c:	195b      	adds	r3, r3, r5
 800833e:	19db      	adds	r3, r3, r7
 8008340:	0018      	movs	r0, r3
 8008342:	23c6      	movs	r3, #198	; 0xc6
 8008344:	001a      	movs	r2, r3
 8008346:	2100      	movs	r1, #0
 8008348:	f003 ff8a 	bl	800c260 <memset>

    request.op_code = ASTRONODE_OP_CODE_EVT_RR;
 800834c:	193b      	adds	r3, r7, r4
 800834e:	2265      	movs	r2, #101	; 0x65
 8008350:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8008352:	003a      	movs	r2, r7
 8008354:	193b      	adds	r3, r7, r4
 8008356:	0011      	movs	r1, r2
 8008358:	0018      	movs	r0, r3
 800835a:	f001 f84f 	bl	80093fc <astronode_transport_send_receive>
 800835e:	0003      	movs	r3, r0
 8008360:	2b01      	cmp	r3, #1
 8008362:	d147      	bne.n	80083f4 <astronode_send_evt_rr+0xd4>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_EVT_RA)
 8008364:	4b25      	ldr	r3, [pc, #148]	; (80083fc <astronode_send_evt_rr+0xdc>)
 8008366:	195b      	adds	r3, r3, r5
 8008368:	19db      	adds	r3, r3, r7
 800836a:	781b      	ldrb	r3, [r3, #0]
 800836c:	2be5      	cmp	r3, #229	; 0xe5
 800836e:	d141      	bne.n	80083f4 <astronode_send_evt_rr+0xd4>
        {
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFSET_ACK))
 8008370:	4b22      	ldr	r3, [pc, #136]	; (80083fc <astronode_send_evt_rr+0xdc>)
 8008372:	195b      	adds	r3, r3, r5
 8008374:	19db      	adds	r3, r3, r7
 8008376:	785b      	ldrb	r3, [r3, #1]
 8008378:	001a      	movs	r2, r3
 800837a:	2301      	movs	r3, #1
 800837c:	4013      	ands	r3, r2
 800837e:	d006      	beq.n	800838e <astronode_send_evt_rr+0x6e>
            {
                g_is_sak_available = true;
 8008380:	4b1f      	ldr	r3, [pc, #124]	; (8008400 <astronode_send_evt_rr+0xe0>)
 8008382:	2201      	movs	r2, #1
 8008384:	701a      	strb	r2, [r3, #0]
                send_debug_logs("Message acknowledgment available.");
 8008386:	4b1f      	ldr	r3, [pc, #124]	; (8008404 <astronode_send_evt_rr+0xe4>)
 8008388:	0018      	movs	r0, r3
 800838a:	f7fa fe7f 	bl	800308c <send_debug_logs>
            }
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFSET_RST))
 800838e:	4b1b      	ldr	r3, [pc, #108]	; (80083fc <astronode_send_evt_rr+0xdc>)
 8008390:	22c8      	movs	r2, #200	; 0xc8
 8008392:	0052      	lsls	r2, r2, #1
 8008394:	189b      	adds	r3, r3, r2
 8008396:	19db      	adds	r3, r3, r7
 8008398:	785b      	ldrb	r3, [r3, #1]
 800839a:	001a      	movs	r2, r3
 800839c:	2302      	movs	r3, #2
 800839e:	4013      	ands	r3, r2
 80083a0:	d006      	beq.n	80083b0 <astronode_send_evt_rr+0x90>
            {
                g_is_astronode_reset = true;
 80083a2:	4b19      	ldr	r3, [pc, #100]	; (8008408 <astronode_send_evt_rr+0xe8>)
 80083a4:	2201      	movs	r2, #1
 80083a6:	701a      	strb	r2, [r3, #0]
                send_debug_logs("Astronode has reset.");
 80083a8:	4b18      	ldr	r3, [pc, #96]	; (800840c <astronode_send_evt_rr+0xec>)
 80083aa:	0018      	movs	r0, r3
 80083ac:	f7fa fe6e 	bl	800308c <send_debug_logs>
            }
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFSET_CMD))
 80083b0:	4b12      	ldr	r3, [pc, #72]	; (80083fc <astronode_send_evt_rr+0xdc>)
 80083b2:	22c8      	movs	r2, #200	; 0xc8
 80083b4:	0052      	lsls	r2, r2, #1
 80083b6:	189b      	adds	r3, r3, r2
 80083b8:	19db      	adds	r3, r3, r7
 80083ba:	785b      	ldrb	r3, [r3, #1]
 80083bc:	001a      	movs	r2, r3
 80083be:	2304      	movs	r3, #4
 80083c0:	4013      	ands	r3, r2
 80083c2:	d006      	beq.n	80083d2 <astronode_send_evt_rr+0xb2>
            {
                g_is_command_available = true;
 80083c4:	4b12      	ldr	r3, [pc, #72]	; (8008410 <astronode_send_evt_rr+0xf0>)
 80083c6:	2201      	movs	r2, #1
 80083c8:	701a      	strb	r2, [r3, #0]
                send_debug_logs("Command available.");
 80083ca:	4b12      	ldr	r3, [pc, #72]	; (8008414 <astronode_send_evt_rr+0xf4>)
 80083cc:	0018      	movs	r0, r3
 80083ce:	f7fa fe5d 	bl	800308c <send_debug_logs>
            }
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFEST_MSG_TX))
 80083d2:	4b0a      	ldr	r3, [pc, #40]	; (80083fc <astronode_send_evt_rr+0xdc>)
 80083d4:	22c8      	movs	r2, #200	; 0xc8
 80083d6:	0052      	lsls	r2, r2, #1
 80083d8:	189b      	adds	r3, r3, r2
 80083da:	19db      	adds	r3, r3, r7
 80083dc:	785b      	ldrb	r3, [r3, #1]
 80083de:	001a      	movs	r2, r3
 80083e0:	2308      	movs	r3, #8
 80083e2:	4013      	ands	r3, r2
 80083e4:	d006      	beq.n	80083f4 <astronode_send_evt_rr+0xd4>
            {
                g_is_tx_msg_pending = true;
 80083e6:	4b0c      	ldr	r3, [pc, #48]	; (8008418 <astronode_send_evt_rr+0xf8>)
 80083e8:	2201      	movs	r2, #1
 80083ea:	701a      	strb	r2, [r3, #0]
                send_debug_logs("TX message pending.");
 80083ec:	4b0b      	ldr	r3, [pc, #44]	; (800841c <astronode_send_evt_rr+0xfc>)
 80083ee:	0018      	movs	r0, r3
 80083f0:	f7fa fe4c 	bl	800308c <send_debug_logs>
            }

        }
    }
}
 80083f4:	46c0      	nop			; (mov r8, r8)
 80083f6:	46bd      	mov	sp, r7
 80083f8:	b064      	add	sp, #400	; 0x190
 80083fa:	bdb0      	pop	{r4, r5, r7, pc}
 80083fc:	fffffe70 	.word	0xfffffe70
 8008400:	20000b0c 	.word	0x20000b0c
 8008404:	0801353c 	.word	0x0801353c
 8008408:	20000b0d 	.word	0x20000b0d
 800840c:	08013560 	.word	0x08013560
 8008410:	20000b0e 	.word	0x20000b0e
 8008414:	08013578 	.word	0x08013578
 8008418:	20000b0f 	.word	0x20000b0f
 800841c:	0801358c 	.word	0x0801358c

08008420 <astronode_send_geo_wr>:

void astronode_send_geo_wr(int32_t latitude, int32_t longitude)
{
 8008420:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008422:	b0e7      	sub	sp, #412	; 0x19c
 8008424:	af00      	add	r7, sp, #0
 8008426:	6078      	str	r0, [r7, #4]
 8008428:	6039      	str	r1, [r7, #0]
    astronode_app_msg_t request = {0};
 800842a:	24d0      	movs	r4, #208	; 0xd0
 800842c:	193b      	adds	r3, r7, r4
 800842e:	0018      	movs	r0, r3
 8008430:	23c6      	movs	r3, #198	; 0xc6
 8008432:	001a      	movs	r2, r3
 8008434:	2100      	movs	r1, #0
 8008436:	f003 ff13 	bl	800c260 <memset>
    astronode_app_msg_t answer = {0};
 800843a:	4b56      	ldr	r3, [pc, #344]	; (8008594 <astronode_send_geo_wr+0x174>)
 800843c:	26cc      	movs	r6, #204	; 0xcc
 800843e:	0076      	lsls	r6, r6, #1
 8008440:	199b      	adds	r3, r3, r6
 8008442:	19db      	adds	r3, r3, r7
 8008444:	0018      	movs	r0, r3
 8008446:	23c6      	movs	r3, #198	; 0xc6
 8008448:	001a      	movs	r2, r3
 800844a:	2100      	movs	r1, #0
 800844c:	f003 ff08 	bl	800c260 <memset>

    request.op_code = ASTRONODE_OP_CODE_GEO_WR;
 8008450:	193b      	adds	r3, r7, r4
 8008452:	2235      	movs	r2, #53	; 0x35
 8008454:	701a      	strb	r2, [r3, #0]

    request.p_payload[request.payload_len++] = (uint8_t) latitude;
 8008456:	193b      	adds	r3, r7, r4
 8008458:	22c4      	movs	r2, #196	; 0xc4
 800845a:	5a9b      	ldrh	r3, [r3, r2]
 800845c:	1c5a      	adds	r2, r3, #1
 800845e:	b290      	uxth	r0, r2
 8008460:	193a      	adds	r2, r7, r4
 8008462:	21c4      	movs	r1, #196	; 0xc4
 8008464:	5250      	strh	r0, [r2, r1]
 8008466:	0019      	movs	r1, r3
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	b2da      	uxtb	r2, r3
 800846c:	193b      	adds	r3, r7, r4
 800846e:	185b      	adds	r3, r3, r1
 8008470:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (latitude >> 8);
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	1218      	asrs	r0, r3, #8
 8008476:	0025      	movs	r5, r4
 8008478:	197b      	adds	r3, r7, r5
 800847a:	22c4      	movs	r2, #196	; 0xc4
 800847c:	5a9b      	ldrh	r3, [r3, r2]
 800847e:	1c5a      	adds	r2, r3, #1
 8008480:	b294      	uxth	r4, r2
 8008482:	197a      	adds	r2, r7, r5
 8008484:	21c4      	movs	r1, #196	; 0xc4
 8008486:	5254      	strh	r4, [r2, r1]
 8008488:	0019      	movs	r1, r3
 800848a:	b2c2      	uxtb	r2, r0
 800848c:	002c      	movs	r4, r5
 800848e:	193b      	adds	r3, r7, r4
 8008490:	185b      	adds	r3, r3, r1
 8008492:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (latitude >> 16);
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	1418      	asrs	r0, r3, #16
 8008498:	0025      	movs	r5, r4
 800849a:	197b      	adds	r3, r7, r5
 800849c:	22c4      	movs	r2, #196	; 0xc4
 800849e:	5a9b      	ldrh	r3, [r3, r2]
 80084a0:	1c5a      	adds	r2, r3, #1
 80084a2:	b294      	uxth	r4, r2
 80084a4:	197a      	adds	r2, r7, r5
 80084a6:	21c4      	movs	r1, #196	; 0xc4
 80084a8:	5254      	strh	r4, [r2, r1]
 80084aa:	0019      	movs	r1, r3
 80084ac:	b2c2      	uxtb	r2, r0
 80084ae:	002c      	movs	r4, r5
 80084b0:	193b      	adds	r3, r7, r4
 80084b2:	185b      	adds	r3, r3, r1
 80084b4:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (latitude >> 24);
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	1618      	asrs	r0, r3, #24
 80084ba:	0025      	movs	r5, r4
 80084bc:	197b      	adds	r3, r7, r5
 80084be:	22c4      	movs	r2, #196	; 0xc4
 80084c0:	5a9b      	ldrh	r3, [r3, r2]
 80084c2:	1c5a      	adds	r2, r3, #1
 80084c4:	b294      	uxth	r4, r2
 80084c6:	197a      	adds	r2, r7, r5
 80084c8:	21c4      	movs	r1, #196	; 0xc4
 80084ca:	5254      	strh	r4, [r2, r1]
 80084cc:	0019      	movs	r1, r3
 80084ce:	b2c2      	uxtb	r2, r0
 80084d0:	002c      	movs	r4, r5
 80084d2:	193b      	adds	r3, r7, r4
 80084d4:	185b      	adds	r3, r3, r1
 80084d6:	705a      	strb	r2, [r3, #1]

    request.p_payload[request.payload_len++] = (uint8_t) longitude;
 80084d8:	193b      	adds	r3, r7, r4
 80084da:	22c4      	movs	r2, #196	; 0xc4
 80084dc:	5a9b      	ldrh	r3, [r3, r2]
 80084de:	1c5a      	adds	r2, r3, #1
 80084e0:	b290      	uxth	r0, r2
 80084e2:	193a      	adds	r2, r7, r4
 80084e4:	21c4      	movs	r1, #196	; 0xc4
 80084e6:	5250      	strh	r0, [r2, r1]
 80084e8:	0019      	movs	r1, r3
 80084ea:	683b      	ldr	r3, [r7, #0]
 80084ec:	b2da      	uxtb	r2, r3
 80084ee:	193b      	adds	r3, r7, r4
 80084f0:	185b      	adds	r3, r3, r1
 80084f2:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (longitude >> 8);
 80084f4:	683b      	ldr	r3, [r7, #0]
 80084f6:	1218      	asrs	r0, r3, #8
 80084f8:	0025      	movs	r5, r4
 80084fa:	197b      	adds	r3, r7, r5
 80084fc:	22c4      	movs	r2, #196	; 0xc4
 80084fe:	5a9b      	ldrh	r3, [r3, r2]
 8008500:	1c5a      	adds	r2, r3, #1
 8008502:	b294      	uxth	r4, r2
 8008504:	197a      	adds	r2, r7, r5
 8008506:	21c4      	movs	r1, #196	; 0xc4
 8008508:	5254      	strh	r4, [r2, r1]
 800850a:	0019      	movs	r1, r3
 800850c:	b2c2      	uxtb	r2, r0
 800850e:	002c      	movs	r4, r5
 8008510:	193b      	adds	r3, r7, r4
 8008512:	185b      	adds	r3, r3, r1
 8008514:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (longitude >> 16);
 8008516:	683b      	ldr	r3, [r7, #0]
 8008518:	1418      	asrs	r0, r3, #16
 800851a:	0025      	movs	r5, r4
 800851c:	197b      	adds	r3, r7, r5
 800851e:	22c4      	movs	r2, #196	; 0xc4
 8008520:	5a9b      	ldrh	r3, [r3, r2]
 8008522:	1c5a      	adds	r2, r3, #1
 8008524:	b294      	uxth	r4, r2
 8008526:	197a      	adds	r2, r7, r5
 8008528:	21c4      	movs	r1, #196	; 0xc4
 800852a:	5254      	strh	r4, [r2, r1]
 800852c:	0019      	movs	r1, r3
 800852e:	b2c2      	uxtb	r2, r0
 8008530:	002c      	movs	r4, r5
 8008532:	193b      	adds	r3, r7, r4
 8008534:	185b      	adds	r3, r3, r1
 8008536:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (longitude >> 24);
 8008538:	683b      	ldr	r3, [r7, #0]
 800853a:	1618      	asrs	r0, r3, #24
 800853c:	0025      	movs	r5, r4
 800853e:	197b      	adds	r3, r7, r5
 8008540:	22c4      	movs	r2, #196	; 0xc4
 8008542:	5a9b      	ldrh	r3, [r3, r2]
 8008544:	1c5a      	adds	r2, r3, #1
 8008546:	b294      	uxth	r4, r2
 8008548:	197a      	adds	r2, r7, r5
 800854a:	21c4      	movs	r1, #196	; 0xc4
 800854c:	5254      	strh	r4, [r2, r1]
 800854e:	0019      	movs	r1, r3
 8008550:	b2c2      	uxtb	r2, r0
 8008552:	0028      	movs	r0, r5
 8008554:	183b      	adds	r3, r7, r0
 8008556:	185b      	adds	r3, r3, r1
 8008558:	705a      	strb	r2, [r3, #1]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 800855a:	2308      	movs	r3, #8
 800855c:	18fa      	adds	r2, r7, r3
 800855e:	183b      	adds	r3, r7, r0
 8008560:	0011      	movs	r1, r2
 8008562:	0018      	movs	r0, r3
 8008564:	f000 ff4a 	bl	80093fc <astronode_transport_send_receive>
 8008568:	0003      	movs	r3, r0
 800856a:	2b01      	cmp	r3, #1
 800856c:	d10e      	bne.n	800858c <astronode_send_geo_wr+0x16c>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_GEO_WA)
 800856e:	4b09      	ldr	r3, [pc, #36]	; (8008594 <astronode_send_geo_wr+0x174>)
 8008570:	199b      	adds	r3, r3, r6
 8008572:	19db      	adds	r3, r3, r7
 8008574:	781b      	ldrb	r3, [r3, #0]
 8008576:	2bb5      	cmp	r3, #181	; 0xb5
 8008578:	d104      	bne.n	8008584 <astronode_send_geo_wr+0x164>
        {
            send_debug_logs("Geolocation values were set successfully.");
 800857a:	4b07      	ldr	r3, [pc, #28]	; (8008598 <astronode_send_geo_wr+0x178>)
 800857c:	0018      	movs	r0, r3
 800857e:	f7fa fd85 	bl	800308c <send_debug_logs>
        else
        {
            send_debug_logs("Failed to set the geolocation information.");
        }
    }
}
 8008582:	e003      	b.n	800858c <astronode_send_geo_wr+0x16c>
            send_debug_logs("Failed to set the geolocation information.");
 8008584:	4b05      	ldr	r3, [pc, #20]	; (800859c <astronode_send_geo_wr+0x17c>)
 8008586:	0018      	movs	r0, r3
 8008588:	f7fa fd80 	bl	800308c <send_debug_logs>
}
 800858c:	46c0      	nop			; (mov r8, r8)
 800858e:	46bd      	mov	sp, r7
 8008590:	b067      	add	sp, #412	; 0x19c
 8008592:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008594:	fffffe70 	.word	0xfffffe70
 8008598:	080135a0 	.word	0x080135a0
 800859c:	080135cc 	.word	0x080135cc

080085a0 <astronode_send_pld_er>:
        }
    }
}

bool astronode_send_pld_er ( uint16_t payload_id , char *p_payload , uint16_t payload_length )
{
 80085a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80085a2:	b0fd      	sub	sp, #500	; 0x1f4
 80085a4:	af02      	add	r7, sp, #8
 80085a6:	6039      	str	r1, [r7, #0]
 80085a8:	0011      	movs	r1, r2
 80085aa:	4b4c      	ldr	r3, [pc, #304]	; (80086dc <astronode_send_pld_er+0x13c>)
 80085ac:	26f4      	movs	r6, #244	; 0xf4
 80085ae:	0076      	lsls	r6, r6, #1
 80085b0:	199b      	adds	r3, r3, r6
 80085b2:	19db      	adds	r3, r3, r7
 80085b4:	1c02      	adds	r2, r0, #0
 80085b6:	801a      	strh	r2, [r3, #0]
 80085b8:	4b49      	ldr	r3, [pc, #292]	; (80086e0 <astronode_send_pld_er+0x140>)
 80085ba:	199b      	adds	r3, r3, r6
 80085bc:	19db      	adds	r3, r3, r7
 80085be:	1c0a      	adds	r2, r1, #0
 80085c0:	801a      	strh	r2, [r3, #0]
    astronode_app_msg_t request = {0};
 80085c2:	2490      	movs	r4, #144	; 0x90
 80085c4:	0064      	lsls	r4, r4, #1
 80085c6:	193b      	adds	r3, r7, r4
 80085c8:	0018      	movs	r0, r3
 80085ca:	23c6      	movs	r3, #198	; 0xc6
 80085cc:	001a      	movs	r2, r3
 80085ce:	2100      	movs	r1, #0
 80085d0:	f003 fe46 	bl	800c260 <memset>
    astronode_app_msg_t answer = {0};
 80085d4:	4b43      	ldr	r3, [pc, #268]	; (80086e4 <astronode_send_pld_er+0x144>)
 80085d6:	199b      	adds	r3, r3, r6
 80085d8:	19db      	adds	r3, r3, r7
 80085da:	0018      	movs	r0, r3
 80085dc:	23c6      	movs	r3, #198	; 0xc6
 80085de:	001a      	movs	r2, r3
 80085e0:	2100      	movs	r1, #0
 80085e2:	f003 fe3d 	bl	800c260 <memset>

    request.op_code = ASTRONODE_OP_CODE_PLD_ER;
 80085e6:	193b      	adds	r3, r7, r4
 80085e8:	2225      	movs	r2, #37	; 0x25
 80085ea:	701a      	strb	r2, [r3, #0]

    request.p_payload[request.payload_len++] = (uint8_t) payload_id;
 80085ec:	193b      	adds	r3, r7, r4
 80085ee:	22c4      	movs	r2, #196	; 0xc4
 80085f0:	5a9b      	ldrh	r3, [r3, r2]
 80085f2:	1c5a      	adds	r2, r3, #1
 80085f4:	b290      	uxth	r0, r2
 80085f6:	193a      	adds	r2, r7, r4
 80085f8:	21c4      	movs	r1, #196	; 0xc4
 80085fa:	5250      	strh	r0, [r2, r1]
 80085fc:	0019      	movs	r1, r3
 80085fe:	4b37      	ldr	r3, [pc, #220]	; (80086dc <astronode_send_pld_er+0x13c>)
 8008600:	199b      	adds	r3, r3, r6
 8008602:	19db      	adds	r3, r3, r7
 8008604:	881b      	ldrh	r3, [r3, #0]
 8008606:	b2da      	uxtb	r2, r3
 8008608:	193b      	adds	r3, r7, r4
 800860a:	185b      	adds	r3, r3, r1
 800860c:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (payload_id >> 8);
 800860e:	4b33      	ldr	r3, [pc, #204]	; (80086dc <astronode_send_pld_er+0x13c>)
 8008610:	199b      	adds	r3, r3, r6
 8008612:	19db      	adds	r3, r3, r7
 8008614:	881b      	ldrh	r3, [r3, #0]
 8008616:	0a1b      	lsrs	r3, r3, #8
 8008618:	b298      	uxth	r0, r3
 800861a:	0025      	movs	r5, r4
 800861c:	197b      	adds	r3, r7, r5
 800861e:	22c4      	movs	r2, #196	; 0xc4
 8008620:	5a9b      	ldrh	r3, [r3, r2]
 8008622:	1c5a      	adds	r2, r3, #1
 8008624:	b294      	uxth	r4, r2
 8008626:	197a      	adds	r2, r7, r5
 8008628:	21c4      	movs	r1, #196	; 0xc4
 800862a:	5254      	strh	r4, [r2, r1]
 800862c:	0019      	movs	r1, r3
 800862e:	b2c2      	uxtb	r2, r0
 8008630:	002c      	movs	r4, r5
 8008632:	193b      	adds	r3, r7, r4
 8008634:	185b      	adds	r3, r3, r1
 8008636:	705a      	strb	r2, [r3, #1]

    memcpy(&request.p_payload[request.payload_len], p_payload, payload_length);
 8008638:	193b      	adds	r3, r7, r4
 800863a:	22c4      	movs	r2, #196	; 0xc4
 800863c:	5a9b      	ldrh	r3, [r3, r2]
 800863e:	001a      	movs	r2, r3
 8008640:	193b      	adds	r3, r7, r4
 8008642:	189b      	adds	r3, r3, r2
 8008644:	1c58      	adds	r0, r3, #1
 8008646:	4b26      	ldr	r3, [pc, #152]	; (80086e0 <astronode_send_pld_er+0x140>)
 8008648:	199b      	adds	r3, r3, r6
 800864a:	19db      	adds	r3, r3, r7
 800864c:	881a      	ldrh	r2, [r3, #0]
 800864e:	683b      	ldr	r3, [r7, #0]
 8008650:	0019      	movs	r1, r3
 8008652:	f003 ff32 	bl	800c4ba <memcpy>
    request.payload_len = 2 + payload_length;
 8008656:	4b22      	ldr	r3, [pc, #136]	; (80086e0 <astronode_send_pld_er+0x140>)
 8008658:	199b      	adds	r3, r3, r6
 800865a:	19db      	adds	r3, r3, r7
 800865c:	881b      	ldrh	r3, [r3, #0]
 800865e:	3302      	adds	r3, #2
 8008660:	b299      	uxth	r1, r3
 8008662:	193b      	adds	r3, r7, r4
 8008664:	22c4      	movs	r2, #196	; 0xc4
 8008666:	5299      	strh	r1, [r3, r2]
    char s[ASTRONODE_UART_DEBUG_BUFFER_LENGTH] ;
    if ( astronode_transport_send_receive ( &request , &answer ) == RS_SUCCESS )
 8008668:	2358      	movs	r3, #88	; 0x58
 800866a:	18fa      	adds	r2, r7, r3
 800866c:	193b      	adds	r3, r7, r4
 800866e:	0011      	movs	r1, r2
 8008670:	0018      	movs	r0, r3
 8008672:	f000 fec3 	bl	80093fc <astronode_transport_send_receive>
 8008676:	0003      	movs	r3, r0
 8008678:	2b01      	cmp	r3, #1
 800867a:	d12a      	bne.n	80086d2 <astronode_send_pld_er+0x132>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_PLD_EA)
 800867c:	4b19      	ldr	r3, [pc, #100]	; (80086e4 <astronode_send_pld_er+0x144>)
 800867e:	199b      	adds	r3, r3, r6
 8008680:	19db      	adds	r3, r3, r7
 8008682:	781b      	ldrb	r3, [r3, #0]
 8008684:	2ba5      	cmp	r3, #165	; 0xa5
 8008686:	d114      	bne.n	80086b2 <astronode_send_pld_er+0x112>
        {
        	sprintf ( s , "%s,%d,payload_id:%d queued." , __FILE__ , __LINE__ , payload_id ) ;
 8008688:	4b14      	ldr	r3, [pc, #80]	; (80086dc <astronode_send_pld_er+0x13c>)
 800868a:	199b      	adds	r3, r3, r6
 800868c:	19db      	adds	r3, r3, r7
 800868e:	881b      	ldrh	r3, [r3, #0]
 8008690:	22ea      	movs	r2, #234	; 0xea
 8008692:	32ff      	adds	r2, #255	; 0xff
 8008694:	0014      	movs	r4, r2
 8008696:	4a14      	ldr	r2, [pc, #80]	; (80086e8 <astronode_send_pld_er+0x148>)
 8008698:	4914      	ldr	r1, [pc, #80]	; (80086ec <astronode_send_pld_er+0x14c>)
 800869a:	2508      	movs	r5, #8
 800869c:	1978      	adds	r0, r7, r5
 800869e:	9300      	str	r3, [sp, #0]
 80086a0:	0023      	movs	r3, r4
 80086a2:	f003 fd47 	bl	800c134 <sprintf>
            send_debug_logs ( s ) ;
 80086a6:	197b      	adds	r3, r7, r5
 80086a8:	0018      	movs	r0, r3
 80086aa:	f7fa fcef 	bl	800308c <send_debug_logs>
            return true ;
 80086ae:	2301      	movs	r3, #1
 80086b0:	e010      	b.n	80086d4 <astronode_send_pld_er+0x134>
        }
        else
        {
            sprintf ( s , "astronode_application: payload %d not queued." , payload_id ) ;
 80086b2:	4b0a      	ldr	r3, [pc, #40]	; (80086dc <astronode_send_pld_er+0x13c>)
 80086b4:	22f4      	movs	r2, #244	; 0xf4
 80086b6:	0052      	lsls	r2, r2, #1
 80086b8:	189b      	adds	r3, r3, r2
 80086ba:	19db      	adds	r3, r3, r7
 80086bc:	881a      	ldrh	r2, [r3, #0]
 80086be:	490c      	ldr	r1, [pc, #48]	; (80086f0 <astronode_send_pld_er+0x150>)
 80086c0:	2408      	movs	r4, #8
 80086c2:	193b      	adds	r3, r7, r4
 80086c4:	0018      	movs	r0, r3
 80086c6:	f003 fd35 	bl	800c134 <sprintf>
            send_debug_logs ( s ) ;
 80086ca:	193b      	adds	r3, r7, r4
 80086cc:	0018      	movs	r0, r3
 80086ce:	f7fa fcdd 	bl	800308c <send_debug_logs>
        }
    }
    return false ;
 80086d2:	2300      	movs	r3, #0
}
 80086d4:	0018      	movs	r0, r3
 80086d6:	46bd      	mov	sp, r7
 80086d8:	b07b      	add	sp, #492	; 0x1ec
 80086da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80086dc:	fffffe1e 	.word	0xfffffe1e
 80086e0:	fffffe1c 	.word	0xfffffe1c
 80086e4:	fffffe70 	.word	0xfffffe70
 80086e8:	08013644 	.word	0x08013644
 80086ec:	08013670 	.word	0x08013670
 80086f0:	0801368c 	.word	0x0801368c

080086f4 <astronode_send_pld_fr>:

void astronode_send_pld_fr(void)
{
 80086f4:	b5b0      	push	{r4, r5, r7, lr}
 80086f6:	b0e4      	sub	sp, #400	; 0x190
 80086f8:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 80086fa:	24c8      	movs	r4, #200	; 0xc8
 80086fc:	193b      	adds	r3, r7, r4
 80086fe:	0018      	movs	r0, r3
 8008700:	23c6      	movs	r3, #198	; 0xc6
 8008702:	001a      	movs	r2, r3
 8008704:	2100      	movs	r1, #0
 8008706:	f003 fdab 	bl	800c260 <memset>
    astronode_app_msg_t answer = {0};
 800870a:	4b15      	ldr	r3, [pc, #84]	; (8008760 <astronode_send_pld_fr+0x6c>)
 800870c:	25c8      	movs	r5, #200	; 0xc8
 800870e:	006d      	lsls	r5, r5, #1
 8008710:	195b      	adds	r3, r3, r5
 8008712:	19db      	adds	r3, r3, r7
 8008714:	0018      	movs	r0, r3
 8008716:	23c6      	movs	r3, #198	; 0xc6
 8008718:	001a      	movs	r2, r3
 800871a:	2100      	movs	r1, #0
 800871c:	f003 fda0 	bl	800c260 <memset>

    request.op_code = ASTRONODE_OP_CODE_PLD_FR;
 8008720:	193b      	adds	r3, r7, r4
 8008722:	2227      	movs	r2, #39	; 0x27
 8008724:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8008726:	003a      	movs	r2, r7
 8008728:	193b      	adds	r3, r7, r4
 800872a:	0011      	movs	r1, r2
 800872c:	0018      	movs	r0, r3
 800872e:	f000 fe65 	bl	80093fc <astronode_transport_send_receive>
 8008732:	0003      	movs	r3, r0
 8008734:	2b01      	cmp	r3, #1
 8008736:	d10e      	bne.n	8008756 <astronode_send_pld_fr+0x62>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_PLD_FA)
 8008738:	4b09      	ldr	r3, [pc, #36]	; (8008760 <astronode_send_pld_fr+0x6c>)
 800873a:	195b      	adds	r3, r3, r5
 800873c:	19db      	adds	r3, r3, r7
 800873e:	781b      	ldrb	r3, [r3, #0]
 8008740:	2ba7      	cmp	r3, #167	; 0xa7
 8008742:	d104      	bne.n	800874e <astronode_send_pld_fr+0x5a>
        {
            send_debug_logs("astronode_application: payload queue has been cleared.");
 8008744:	4b07      	ldr	r3, [pc, #28]	; (8008764 <astronode_send_pld_fr+0x70>)
 8008746:	0018      	movs	r0, r3
 8008748:	f7fa fca0 	bl	800308c <send_debug_logs>
        else
        {
            send_debug_logs("astronode_application: Failed to clear the payload queue.");
        }
    }
}
 800874c:	e003      	b.n	8008756 <astronode_send_pld_fr+0x62>
            send_debug_logs("astronode_application: Failed to clear the payload queue.");
 800874e:	4b06      	ldr	r3, [pc, #24]	; (8008768 <astronode_send_pld_fr+0x74>)
 8008750:	0018      	movs	r0, r3
 8008752:	f7fa fc9b 	bl	800308c <send_debug_logs>
}
 8008756:	46c0      	nop			; (mov r8, r8)
 8008758:	46bd      	mov	sp, r7
 800875a:	b064      	add	sp, #400	; 0x190
 800875c:	bdb0      	pop	{r4, r5, r7, pc}
 800875e:	46c0      	nop			; (mov r8, r8)
 8008760:	fffffe70 	.word	0xfffffe70
 8008764:	080136bc 	.word	0x080136bc
 8008768:	080136f4 	.word	0x080136f4

0800876c <astronode_send_res_cr>:

void astronode_send_res_cr(void)
{
 800876c:	b5b0      	push	{r4, r5, r7, lr}
 800876e:	b0e4      	sub	sp, #400	; 0x190
 8008770:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8008772:	24c8      	movs	r4, #200	; 0xc8
 8008774:	193b      	adds	r3, r7, r4
 8008776:	0018      	movs	r0, r3
 8008778:	23c6      	movs	r3, #198	; 0xc6
 800877a:	001a      	movs	r2, r3
 800877c:	2100      	movs	r1, #0
 800877e:	f003 fd6f 	bl	800c260 <memset>
    astronode_app_msg_t answer = {0};
 8008782:	4b16      	ldr	r3, [pc, #88]	; (80087dc <astronode_send_res_cr+0x70>)
 8008784:	25c8      	movs	r5, #200	; 0xc8
 8008786:	006d      	lsls	r5, r5, #1
 8008788:	195b      	adds	r3, r3, r5
 800878a:	19db      	adds	r3, r3, r7
 800878c:	0018      	movs	r0, r3
 800878e:	23c6      	movs	r3, #198	; 0xc6
 8008790:	001a      	movs	r2, r3
 8008792:	2100      	movs	r1, #0
 8008794:	f003 fd64 	bl	800c260 <memset>

    request.op_code = ASTRONODE_OP_CODE_RES_CR;
 8008798:	193b      	adds	r3, r7, r4
 800879a:	2255      	movs	r2, #85	; 0x55
 800879c:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 800879e:	003a      	movs	r2, r7
 80087a0:	193b      	adds	r3, r7, r4
 80087a2:	0011      	movs	r1, r2
 80087a4:	0018      	movs	r0, r3
 80087a6:	f000 fe29 	bl	80093fc <astronode_transport_send_receive>
 80087aa:	0003      	movs	r3, r0
 80087ac:	2b01      	cmp	r3, #1
 80087ae:	d111      	bne.n	80087d4 <astronode_send_res_cr+0x68>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_RES_CA)
 80087b0:	4b0a      	ldr	r3, [pc, #40]	; (80087dc <astronode_send_res_cr+0x70>)
 80087b2:	195b      	adds	r3, r3, r5
 80087b4:	19db      	adds	r3, r3, r7
 80087b6:	781b      	ldrb	r3, [r3, #0]
 80087b8:	2bd5      	cmp	r3, #213	; 0xd5
 80087ba:	d107      	bne.n	80087cc <astronode_send_res_cr+0x60>
        {
            g_is_astronode_reset = false;
 80087bc:	4b08      	ldr	r3, [pc, #32]	; (80087e0 <astronode_send_res_cr+0x74>)
 80087be:	2200      	movs	r2, #0
 80087c0:	701a      	strb	r2, [r3, #0]
            send_debug_logs("astronode_application: The reset has been cleared.");
 80087c2:	4b08      	ldr	r3, [pc, #32]	; (80087e4 <astronode_send_res_cr+0x78>)
 80087c4:	0018      	movs	r0, r3
 80087c6:	f7fa fc61 	bl	800308c <send_debug_logs>
        else
        {
            send_debug_logs("astronode_application: No reset to clear.");
        }
    }
}
 80087ca:	e003      	b.n	80087d4 <astronode_send_res_cr+0x68>
            send_debug_logs("astronode_application: No reset to clear.");
 80087cc:	4b06      	ldr	r3, [pc, #24]	; (80087e8 <astronode_send_res_cr+0x7c>)
 80087ce:	0018      	movs	r0, r3
 80087d0:	f7fa fc5c 	bl	800308c <send_debug_logs>
}
 80087d4:	46c0      	nop			; (mov r8, r8)
 80087d6:	46bd      	mov	sp, r7
 80087d8:	b064      	add	sp, #400	; 0x190
 80087da:	bdb0      	pop	{r4, r5, r7, pc}
 80087dc:	fffffe70 	.word	0xfffffe70
 80087e0:	20000b0d 	.word	0x20000b0d
 80087e4:	08013730 	.word	0x08013730
 80087e8:	08013764 	.word	0x08013764

080087ec <astronode_send_rtc_rr>:

uint32_t astronode_send_rtc_rr ( void )
{
 80087ec:	b5b0      	push	{r4, r5, r7, lr}
 80087ee:	b0fa      	sub	sp, #488	; 0x1e8
 80087f0:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0} ;
 80087f2:	258e      	movs	r5, #142	; 0x8e
 80087f4:	006d      	lsls	r5, r5, #1
 80087f6:	197b      	adds	r3, r7, r5
 80087f8:	0018      	movs	r0, r3
 80087fa:	23c6      	movs	r3, #198	; 0xc6
 80087fc:	001a      	movs	r2, r3
 80087fe:	2100      	movs	r1, #0
 8008800:	f003 fd2e 	bl	800c260 <memset>
    astronode_app_msg_t answer = {0} ;
 8008804:	4b28      	ldr	r3, [pc, #160]	; (80088a8 <astronode_send_rtc_rr+0xbc>)
 8008806:	24f4      	movs	r4, #244	; 0xf4
 8008808:	0064      	lsls	r4, r4, #1
 800880a:	191b      	adds	r3, r3, r4
 800880c:	19db      	adds	r3, r3, r7
 800880e:	0018      	movs	r0, r3
 8008810:	23c6      	movs	r3, #198	; 0xc6
 8008812:	001a      	movs	r2, r3
 8008814:	2100      	movs	r1, #0
 8008816:	f003 fd23 	bl	800c260 <memset>

    request.op_code = ASTRONODE_OP_CODE_RTC_RR ;
 800881a:	197b      	adds	r3, r7, r5
 800881c:	2217      	movs	r2, #23
 800881e:	701a      	strb	r2, [r3, #0]

    if ( astronode_transport_send_receive ( &request , &answer ) == RS_SUCCESS )
 8008820:	2354      	movs	r3, #84	; 0x54
 8008822:	18fa      	adds	r2, r7, r3
 8008824:	197b      	adds	r3, r7, r5
 8008826:	0011      	movs	r1, r2
 8008828:	0018      	movs	r0, r3
 800882a:	f000 fde7 	bl	80093fc <astronode_transport_send_receive>
 800882e:	0003      	movs	r3, r0
 8008830:	2b01      	cmp	r3, #1
 8008832:	d133      	bne.n	800889c <astronode_send_rtc_rr+0xb0>
    {
        if ( answer.op_code == ASTRONODE_OP_CODE_RTC_RA )
 8008834:	4b1c      	ldr	r3, [pc, #112]	; (80088a8 <astronode_send_rtc_rr+0xbc>)
 8008836:	0021      	movs	r1, r4
 8008838:	185b      	adds	r3, r3, r1
 800883a:	19db      	adds	r3, r3, r7
 800883c:	781b      	ldrb	r3, [r3, #0]
 800883e:	2b97      	cmp	r3, #151	; 0x97
 8008840:	d128      	bne.n	8008894 <astronode_send_rtc_rr+0xa8>
        {
            uint32_t rtc_time = answer.p_payload[0]
 8008842:	4b19      	ldr	r3, [pc, #100]	; (80088a8 <astronode_send_rtc_rr+0xbc>)
 8008844:	185b      	adds	r3, r3, r1
 8008846:	19db      	adds	r3, r3, r7
 8008848:	785b      	ldrb	r3, [r3, #1]
 800884a:	001a      	movs	r2, r3
                                        + ( answer.p_payload[1] << 8 )
 800884c:	4b16      	ldr	r3, [pc, #88]	; (80088a8 <astronode_send_rtc_rr+0xbc>)
 800884e:	185b      	adds	r3, r3, r1
 8008850:	19db      	adds	r3, r3, r7
 8008852:	789b      	ldrb	r3, [r3, #2]
 8008854:	021b      	lsls	r3, r3, #8
 8008856:	18d2      	adds	r2, r2, r3
                                        + ( answer.p_payload[2] << 16 )
 8008858:	4b13      	ldr	r3, [pc, #76]	; (80088a8 <astronode_send_rtc_rr+0xbc>)
 800885a:	185b      	adds	r3, r3, r1
 800885c:	19db      	adds	r3, r3, r7
 800885e:	78db      	ldrb	r3, [r3, #3]
 8008860:	041b      	lsls	r3, r3, #16
 8008862:	18d2      	adds	r2, r2, r3
                                        + ( answer.p_payload[3] << 24 ) ;
 8008864:	4b10      	ldr	r3, [pc, #64]	; (80088a8 <astronode_send_rtc_rr+0xbc>)
 8008866:	185b      	adds	r3, r3, r1
 8008868:	19db      	adds	r3, r3, r7
 800886a:	791b      	ldrb	r3, [r3, #4]
 800886c:	061b      	lsls	r3, r3, #24
 800886e:	18d3      	adds	r3, r2, r3
            uint32_t rtc_time = answer.p_payload[0]
 8008870:	24f2      	movs	r4, #242	; 0xf2
 8008872:	0064      	lsls	r4, r4, #1
 8008874:	193a      	adds	r2, r7, r4
 8008876:	6013      	str	r3, [r2, #0]
            char str[ASTRONODE_UART_DEBUG_BUFFER_LENGTH] ;
            sprintf ( str , "RTC time since Astrocast Epoch (2018-01-01 00:00:00 UTC): %lds." , rtc_time ) ;
 8008878:	193b      	adds	r3, r7, r4
 800887a:	681a      	ldr	r2, [r3, #0]
 800887c:	490b      	ldr	r1, [pc, #44]	; (80088ac <astronode_send_rtc_rr+0xc0>)
 800887e:	1d3b      	adds	r3, r7, #4
 8008880:	0018      	movs	r0, r3
 8008882:	f003 fc57 	bl	800c134 <sprintf>
            send_debug_logs ( str ) ;
 8008886:	1d3b      	adds	r3, r7, #4
 8008888:	0018      	movs	r0, r3
 800888a:	f7fa fbff 	bl	800308c <send_debug_logs>
            return rtc_time ;
 800888e:	193b      	adds	r3, r7, r4
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	e004      	b.n	800889e <astronode_send_rtc_rr+0xb2>
        }
        else
        {
            send_debug_logs ( "Failed to read rtc time." ) ;
 8008894:	4b06      	ldr	r3, [pc, #24]	; (80088b0 <astronode_send_rtc_rr+0xc4>)
 8008896:	0018      	movs	r0, r3
 8008898:	f7fa fbf8 	bl	800308c <send_debug_logs>
        }
    }
    return 0 ;
 800889c:	2300      	movs	r3, #0
}
 800889e:	0018      	movs	r0, r3
 80088a0:	46bd      	mov	sp, r7
 80088a2:	b07a      	add	sp, #488	; 0x1e8
 80088a4:	bdb0      	pop	{r4, r5, r7, pc}
 80088a6:	46c0      	nop			; (mov r8, r8)
 80088a8:	fffffe6c 	.word	0xfffffe6c
 80088ac:	08013790 	.word	0x08013790
 80088b0:	080137d0 	.word	0x080137d0

080088b4 <astronode_send_sak_rr>:

void astronode_send_sak_rr(void)
{
 80088b4:	b5b0      	push	{r4, r5, r7, lr}
 80088b6:	b0f8      	sub	sp, #480	; 0x1e0
 80088b8:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 80088ba:	258c      	movs	r5, #140	; 0x8c
 80088bc:	006d      	lsls	r5, r5, #1
 80088be:	197b      	adds	r3, r7, r5
 80088c0:	0018      	movs	r0, r3
 80088c2:	23c6      	movs	r3, #198	; 0xc6
 80088c4:	001a      	movs	r2, r3
 80088c6:	2100      	movs	r1, #0
 80088c8:	f003 fcca 	bl	800c260 <memset>
    astronode_app_msg_t answer = {0};
 80088cc:	4b21      	ldr	r3, [pc, #132]	; (8008954 <astronode_send_sak_rr+0xa0>)
 80088ce:	24f0      	movs	r4, #240	; 0xf0
 80088d0:	0064      	lsls	r4, r4, #1
 80088d2:	191b      	adds	r3, r3, r4
 80088d4:	19db      	adds	r3, r3, r7
 80088d6:	0018      	movs	r0, r3
 80088d8:	23c6      	movs	r3, #198	; 0xc6
 80088da:	001a      	movs	r2, r3
 80088dc:	2100      	movs	r1, #0
 80088de:	f003 fcbf 	bl	800c260 <memset>

    request.op_code = ASTRONODE_OP_CODE_SAK_RR;
 80088e2:	197b      	adds	r3, r7, r5
 80088e4:	2245      	movs	r2, #69	; 0x45
 80088e6:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 80088e8:	2350      	movs	r3, #80	; 0x50
 80088ea:	18fa      	adds	r2, r7, r3
 80088ec:	197b      	adds	r3, r7, r5
 80088ee:	0011      	movs	r1, r2
 80088f0:	0018      	movs	r0, r3
 80088f2:	f000 fd83 	bl	80093fc <astronode_transport_send_receive>
 80088f6:	0003      	movs	r3, r0
 80088f8:	2b01      	cmp	r3, #1
 80088fa:	d126      	bne.n	800894a <astronode_send_sak_rr+0x96>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_SAK_RA)
 80088fc:	4b15      	ldr	r3, [pc, #84]	; (8008954 <astronode_send_sak_rr+0xa0>)
 80088fe:	191b      	adds	r3, r3, r4
 8008900:	19db      	adds	r3, r3, r7
 8008902:	781b      	ldrb	r3, [r3, #0]
 8008904:	2bc5      	cmp	r3, #197	; 0xc5
 8008906:	d11c      	bne.n	8008942 <astronode_send_sak_rr+0x8e>
        {
            uint16_t payload_id = answer.p_payload[0] + (answer.p_payload[1] << 8);
 8008908:	4b12      	ldr	r3, [pc, #72]	; (8008954 <astronode_send_sak_rr+0xa0>)
 800890a:	191b      	adds	r3, r3, r4
 800890c:	19db      	adds	r3, r3, r7
 800890e:	785b      	ldrb	r3, [r3, #1]
 8008910:	b299      	uxth	r1, r3
 8008912:	4b10      	ldr	r3, [pc, #64]	; (8008954 <astronode_send_sak_rr+0xa0>)
 8008914:	191b      	adds	r3, r3, r4
 8008916:	19db      	adds	r3, r3, r7
 8008918:	789b      	ldrb	r3, [r3, #2]
 800891a:	b29b      	uxth	r3, r3
 800891c:	021b      	lsls	r3, r3, #8
 800891e:	b29a      	uxth	r2, r3
 8008920:	20ef      	movs	r0, #239	; 0xef
 8008922:	0040      	lsls	r0, r0, #1
 8008924:	183b      	adds	r3, r7, r0
 8008926:	188a      	adds	r2, r1, r2
 8008928:	801a      	strh	r2, [r3, #0]
            char str[ASTRONODE_UART_DEBUG_BUFFER_LENGTH];
            sprintf(str, "Acknowledgment for payload %d is available.", payload_id);
 800892a:	183b      	adds	r3, r7, r0
 800892c:	881a      	ldrh	r2, [r3, #0]
 800892e:	490a      	ldr	r1, [pc, #40]	; (8008958 <astronode_send_sak_rr+0xa4>)
 8008930:	003b      	movs	r3, r7
 8008932:	0018      	movs	r0, r3
 8008934:	f003 fbfe 	bl	800c134 <sprintf>
            send_debug_logs(str);
 8008938:	003b      	movs	r3, r7
 800893a:	0018      	movs	r0, r3
 800893c:	f7fa fba6 	bl	800308c <send_debug_logs>
        else
        {
            send_debug_logs("astronode_application: No acknowledgment available.");
        }
    }
}
 8008940:	e003      	b.n	800894a <astronode_send_sak_rr+0x96>
            send_debug_logs("astronode_application: No acknowledgment available.");
 8008942:	4b06      	ldr	r3, [pc, #24]	; (800895c <astronode_send_sak_rr+0xa8>)
 8008944:	0018      	movs	r0, r3
 8008946:	f7fa fba1 	bl	800308c <send_debug_logs>
}
 800894a:	46c0      	nop			; (mov r8, r8)
 800894c:	46bd      	mov	sp, r7
 800894e:	b078      	add	sp, #480	; 0x1e0
 8008950:	bdb0      	pop	{r4, r5, r7, pc}
 8008952:	46c0      	nop			; (mov r8, r8)
 8008954:	fffffe70 	.word	0xfffffe70
 8008958:	080137ec 	.word	0x080137ec
 800895c:	08013818 	.word	0x08013818

08008960 <astronode_send_sak_cr>:

void astronode_send_sak_cr(void)
{
 8008960:	b5b0      	push	{r4, r5, r7, lr}
 8008962:	b0e4      	sub	sp, #400	; 0x190
 8008964:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8008966:	24c8      	movs	r4, #200	; 0xc8
 8008968:	193b      	adds	r3, r7, r4
 800896a:	0018      	movs	r0, r3
 800896c:	23c6      	movs	r3, #198	; 0xc6
 800896e:	001a      	movs	r2, r3
 8008970:	2100      	movs	r1, #0
 8008972:	f003 fc75 	bl	800c260 <memset>
    astronode_app_msg_t answer = {0};
 8008976:	4b16      	ldr	r3, [pc, #88]	; (80089d0 <astronode_send_sak_cr+0x70>)
 8008978:	25c8      	movs	r5, #200	; 0xc8
 800897a:	006d      	lsls	r5, r5, #1
 800897c:	195b      	adds	r3, r3, r5
 800897e:	19db      	adds	r3, r3, r7
 8008980:	0018      	movs	r0, r3
 8008982:	23c6      	movs	r3, #198	; 0xc6
 8008984:	001a      	movs	r2, r3
 8008986:	2100      	movs	r1, #0
 8008988:	f003 fc6a 	bl	800c260 <memset>

    request.op_code = ASTRONODE_OP_CODE_SAK_CR;
 800898c:	193b      	adds	r3, r7, r4
 800898e:	2246      	movs	r2, #70	; 0x46
 8008990:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8008992:	003a      	movs	r2, r7
 8008994:	193b      	adds	r3, r7, r4
 8008996:	0011      	movs	r1, r2
 8008998:	0018      	movs	r0, r3
 800899a:	f000 fd2f 	bl	80093fc <astronode_transport_send_receive>
 800899e:	0003      	movs	r3, r0
 80089a0:	2b01      	cmp	r3, #1
 80089a2:	d111      	bne.n	80089c8 <astronode_send_sak_cr+0x68>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_SAK_CA)
 80089a4:	4b0a      	ldr	r3, [pc, #40]	; (80089d0 <astronode_send_sak_cr+0x70>)
 80089a6:	195b      	adds	r3, r3, r5
 80089a8:	19db      	adds	r3, r3, r7
 80089aa:	781b      	ldrb	r3, [r3, #0]
 80089ac:	2bc6      	cmp	r3, #198	; 0xc6
 80089ae:	d107      	bne.n	80089c0 <astronode_send_sak_cr+0x60>
        {
            g_is_sak_available = false;
 80089b0:	4b08      	ldr	r3, [pc, #32]	; (80089d4 <astronode_send_sak_cr+0x74>)
 80089b2:	2200      	movs	r2, #0
 80089b4:	701a      	strb	r2, [r3, #0]
            send_debug_logs("The acknowledgment has been cleared.");
 80089b6:	4b08      	ldr	r3, [pc, #32]	; (80089d8 <astronode_send_sak_cr+0x78>)
 80089b8:	0018      	movs	r0, r3
 80089ba:	f7fa fb67 	bl	800308c <send_debug_logs>
        else
        {
            send_debug_logs("No acknowledgment available.");
        }
    }
}
 80089be:	e003      	b.n	80089c8 <astronode_send_sak_cr+0x68>
            send_debug_logs("No acknowledgment available.");
 80089c0:	4b06      	ldr	r3, [pc, #24]	; (80089dc <astronode_send_sak_cr+0x7c>)
 80089c2:	0018      	movs	r0, r3
 80089c4:	f7fa fb62 	bl	800308c <send_debug_logs>
}
 80089c8:	46c0      	nop			; (mov r8, r8)
 80089ca:	46bd      	mov	sp, r7
 80089cc:	b064      	add	sp, #400	; 0x190
 80089ce:	bdb0      	pop	{r4, r5, r7, pc}
 80089d0:	fffffe70 	.word	0xfffffe70
 80089d4:	20000b0c 	.word	0x20000b0c
 80089d8:	0801384c 	.word	0x0801384c
 80089dc:	08013874 	.word	0x08013874

080089e0 <astronode_send_mpn_rr>:
        }
    }
}

void astronode_send_mpn_rr(void)
{
 80089e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80089e2:	b0ed      	sub	sp, #436	; 0x1b4
 80089e4:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 80089e6:	21c8      	movs	r1, #200	; 0xc8
 80089e8:	2318      	movs	r3, #24
 80089ea:	18cb      	adds	r3, r1, r3
 80089ec:	19db      	adds	r3, r3, r7
 80089ee:	0018      	movs	r0, r3
 80089f0:	23c6      	movs	r3, #198	; 0xc6
 80089f2:	001a      	movs	r2, r3
 80089f4:	2100      	movs	r1, #0
 80089f6:	f003 fc33 	bl	800c260 <memset>
    astronode_app_msg_t answer = {0};
 80089fa:	4b4a      	ldr	r3, [pc, #296]	; (8008b24 <astronode_send_mpn_rr+0x144>)
 80089fc:	26cc      	movs	r6, #204	; 0xcc
 80089fe:	0076      	lsls	r6, r6, #1
 8008a00:	199b      	adds	r3, r3, r6
 8008a02:	2218      	movs	r2, #24
 8008a04:	4694      	mov	ip, r2
 8008a06:	44bc      	add	ip, r7
 8008a08:	4463      	add	r3, ip
 8008a0a:	0018      	movs	r0, r3
 8008a0c:	23c6      	movs	r3, #198	; 0xc6
 8008a0e:	001a      	movs	r2, r3
 8008a10:	2100      	movs	r1, #0
 8008a12:	f003 fc25 	bl	800c260 <memset>

    request.op_code = ASTRONODE_OP_CODE_MPN_RR;
 8008a16:	21c8      	movs	r1, #200	; 0xc8
 8008a18:	2318      	movs	r3, #24
 8008a1a:	18cb      	adds	r3, r1, r3
 8008a1c:	19db      	adds	r3, r3, r7
 8008a1e:	221b      	movs	r2, #27
 8008a20:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8008a22:	2318      	movs	r3, #24
 8008a24:	18fa      	adds	r2, r7, r3
 8008a26:	2318      	movs	r3, #24
 8008a28:	18cb      	adds	r3, r1, r3
 8008a2a:	19db      	adds	r3, r3, r7
 8008a2c:	0011      	movs	r1, r2
 8008a2e:	0018      	movs	r0, r3
 8008a30:	f000 fce4 	bl	80093fc <astronode_transport_send_receive>
 8008a34:	0003      	movs	r3, r0
 8008a36:	2b01      	cmp	r3, #1
 8008a38:	d16f      	bne.n	8008b1a <astronode_send_mpn_rr+0x13a>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_MPN_RA)
 8008a3a:	4b3a      	ldr	r3, [pc, #232]	; (8008b24 <astronode_send_mpn_rr+0x144>)
 8008a3c:	0032      	movs	r2, r6
 8008a3e:	189b      	adds	r3, r3, r2
 8008a40:	2118      	movs	r1, #24
 8008a42:	468c      	mov	ip, r1
 8008a44:	44bc      	add	ip, r7
 8008a46:	4463      	add	r3, ip
 8008a48:	781b      	ldrb	r3, [r3, #0]
 8008a4a:	2b9b      	cmp	r3, #155	; 0x9b
 8008a4c:	d161      	bne.n	8008b12 <astronode_send_mpn_rr+0x132>
        {
 8008a4e:	466b      	mov	r3, sp
 8008a50:	001e      	movs	r6, r3
            char product_number[answer.payload_len];
 8008a52:	4b34      	ldr	r3, [pc, #208]	; (8008b24 <astronode_send_mpn_rr+0x144>)
 8008a54:	189b      	adds	r3, r3, r2
 8008a56:	2218      	movs	r2, #24
 8008a58:	4694      	mov	ip, r2
 8008a5a:	44bc      	add	ip, r7
 8008a5c:	4463      	add	r3, ip
 8008a5e:	22c4      	movs	r2, #196	; 0xc4
 8008a60:	5a9b      	ldrh	r3, [r3, r2]
 8008a62:	001a      	movs	r2, r3
 8008a64:	3a01      	subs	r2, #1
 8008a66:	21ca      	movs	r1, #202	; 0xca
 8008a68:	0049      	lsls	r1, r1, #1
 8008a6a:	2018      	movs	r0, #24
 8008a6c:	1809      	adds	r1, r1, r0
 8008a6e:	19c9      	adds	r1, r1, r7
 8008a70:	600a      	str	r2, [r1, #0]
 8008a72:	001c      	movs	r4, r3
 8008a74:	2200      	movs	r2, #0
 8008a76:	0015      	movs	r5, r2
 8008a78:	0020      	movs	r0, r4
 8008a7a:	0029      	movs	r1, r5
 8008a7c:	0004      	movs	r4, r0
 8008a7e:	0f62      	lsrs	r2, r4, #29
 8008a80:	000c      	movs	r4, r1
 8008a82:	00e4      	lsls	r4, r4, #3
 8008a84:	617c      	str	r4, [r7, #20]
 8008a86:	697c      	ldr	r4, [r7, #20]
 8008a88:	4314      	orrs	r4, r2
 8008a8a:	617c      	str	r4, [r7, #20]
 8008a8c:	0001      	movs	r1, r0
 8008a8e:	00c9      	lsls	r1, r1, #3
 8008a90:	6139      	str	r1, [r7, #16]
 8008a92:	603b      	str	r3, [r7, #0]
 8008a94:	2200      	movs	r2, #0
 8008a96:	607a      	str	r2, [r7, #4]
 8008a98:	6838      	ldr	r0, [r7, #0]
 8008a9a:	6879      	ldr	r1, [r7, #4]
 8008a9c:	0004      	movs	r4, r0
 8008a9e:	0f62      	lsrs	r2, r4, #29
 8008aa0:	000c      	movs	r4, r1
 8008aa2:	00e4      	lsls	r4, r4, #3
 8008aa4:	60fc      	str	r4, [r7, #12]
 8008aa6:	68fc      	ldr	r4, [r7, #12]
 8008aa8:	4314      	orrs	r4, r2
 8008aaa:	60fc      	str	r4, [r7, #12]
 8008aac:	0001      	movs	r1, r0
 8008aae:	00ca      	lsls	r2, r1, #3
 8008ab0:	60ba      	str	r2, [r7, #8]
 8008ab2:	3307      	adds	r3, #7
 8008ab4:	08db      	lsrs	r3, r3, #3
 8008ab6:	00db      	lsls	r3, r3, #3
 8008ab8:	4669      	mov	r1, sp
 8008aba:	1acb      	subs	r3, r1, r3
 8008abc:	469d      	mov	sp, r3
 8008abe:	466b      	mov	r3, sp
 8008ac0:	3300      	adds	r3, #0
 8008ac2:	24c8      	movs	r4, #200	; 0xc8
 8008ac4:	0064      	lsls	r4, r4, #1
 8008ac6:	2218      	movs	r2, #24
 8008ac8:	18a2      	adds	r2, r4, r2
 8008aca:	19d1      	adds	r1, r2, r7
 8008acc:	600b      	str	r3, [r1, #0]
            send_debug_logs("Module's product number is:");
 8008ace:	4b16      	ldr	r3, [pc, #88]	; (8008b28 <astronode_send_mpn_rr+0x148>)
 8008ad0:	0018      	movs	r0, r3
 8008ad2:	f7fa fadb 	bl	800308c <send_debug_logs>
            snprintf(product_number, answer.payload_len, "%s", answer.p_payload);
 8008ad6:	4b13      	ldr	r3, [pc, #76]	; (8008b24 <astronode_send_mpn_rr+0x144>)
 8008ad8:	22cc      	movs	r2, #204	; 0xcc
 8008ada:	0052      	lsls	r2, r2, #1
 8008adc:	189b      	adds	r3, r3, r2
 8008ade:	2218      	movs	r2, #24
 8008ae0:	4694      	mov	ip, r2
 8008ae2:	44bc      	add	ip, r7
 8008ae4:	4463      	add	r3, ip
 8008ae6:	22c4      	movs	r2, #196	; 0xc4
 8008ae8:	5a9b      	ldrh	r3, [r3, r2]
 8008aea:	0019      	movs	r1, r3
 8008aec:	2318      	movs	r3, #24
 8008aee:	18fb      	adds	r3, r7, r3
 8008af0:	3301      	adds	r3, #1
 8008af2:	4a0e      	ldr	r2, [pc, #56]	; (8008b2c <astronode_send_mpn_rr+0x14c>)
 8008af4:	2018      	movs	r0, #24
 8008af6:	1820      	adds	r0, r4, r0
 8008af8:	19c0      	adds	r0, r0, r7
 8008afa:	6800      	ldr	r0, [r0, #0]
 8008afc:	f003 fae6 	bl	800c0cc <snprintf>
            send_debug_logs(product_number);
 8008b00:	2318      	movs	r3, #24
 8008b02:	18e3      	adds	r3, r4, r3
 8008b04:	19db      	adds	r3, r3, r7
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	0018      	movs	r0, r3
 8008b0a:	f7fa fabf 	bl	800308c <send_debug_logs>
 8008b0e:	46b5      	mov	sp, r6
        else
        {
            send_debug_logs("Failed to read module Serial Number.");
        }
    }
}
 8008b10:	e003      	b.n	8008b1a <astronode_send_mpn_rr+0x13a>
            send_debug_logs("Failed to read module Serial Number.");
 8008b12:	4b07      	ldr	r3, [pc, #28]	; (8008b30 <astronode_send_mpn_rr+0x150>)
 8008b14:	0018      	movs	r0, r3
 8008b16:	f7fa fab9 	bl	800308c <send_debug_logs>
}
 8008b1a:	46c0      	nop			; (mov r8, r8)
 8008b1c:	46bd      	mov	sp, r7
 8008b1e:	b06d      	add	sp, #436	; 0x1b4
 8008b20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008b22:	46c0      	nop			; (mov r8, r8)
 8008b24:	fffffe68 	.word	0xfffffe68
 8008b28:	0801393c 	.word	0x0801393c
 8008b2c:	08013458 	.word	0x08013458
 8008b30:	08013494 	.word	0x08013494

08008b34 <astronode_send_cmd_cr>:
        }
    }
}

void astronode_send_cmd_cr(void)
{
 8008b34:	b5b0      	push	{r4, r5, r7, lr}
 8008b36:	b0e4      	sub	sp, #400	; 0x190
 8008b38:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8008b3a:	24c8      	movs	r4, #200	; 0xc8
 8008b3c:	193b      	adds	r3, r7, r4
 8008b3e:	0018      	movs	r0, r3
 8008b40:	23c6      	movs	r3, #198	; 0xc6
 8008b42:	001a      	movs	r2, r3
 8008b44:	2100      	movs	r1, #0
 8008b46:	f003 fb8b 	bl	800c260 <memset>
    astronode_app_msg_t answer = {0};
 8008b4a:	4b16      	ldr	r3, [pc, #88]	; (8008ba4 <astronode_send_cmd_cr+0x70>)
 8008b4c:	25c8      	movs	r5, #200	; 0xc8
 8008b4e:	006d      	lsls	r5, r5, #1
 8008b50:	195b      	adds	r3, r3, r5
 8008b52:	19db      	adds	r3, r3, r7
 8008b54:	0018      	movs	r0, r3
 8008b56:	23c6      	movs	r3, #198	; 0xc6
 8008b58:	001a      	movs	r2, r3
 8008b5a:	2100      	movs	r1, #0
 8008b5c:	f003 fb80 	bl	800c260 <memset>

    request.op_code = ASTRONODE_OP_CODE_CMD_CR;
 8008b60:	193b      	adds	r3, r7, r4
 8008b62:	2248      	movs	r2, #72	; 0x48
 8008b64:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8008b66:	003a      	movs	r2, r7
 8008b68:	193b      	adds	r3, r7, r4
 8008b6a:	0011      	movs	r1, r2
 8008b6c:	0018      	movs	r0, r3
 8008b6e:	f000 fc45 	bl	80093fc <astronode_transport_send_receive>
 8008b72:	0003      	movs	r3, r0
 8008b74:	2b01      	cmp	r3, #1
 8008b76:	d111      	bne.n	8008b9c <astronode_send_cmd_cr+0x68>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_CMD_CA)
 8008b78:	4b0a      	ldr	r3, [pc, #40]	; (8008ba4 <astronode_send_cmd_cr+0x70>)
 8008b7a:	195b      	adds	r3, r3, r5
 8008b7c:	19db      	adds	r3, r3, r7
 8008b7e:	781b      	ldrb	r3, [r3, #0]
 8008b80:	2bc8      	cmp	r3, #200	; 0xc8
 8008b82:	d107      	bne.n	8008b94 <astronode_send_cmd_cr+0x60>
        {
            g_is_command_available = false;
 8008b84:	4b08      	ldr	r3, [pc, #32]	; (8008ba8 <astronode_send_cmd_cr+0x74>)
 8008b86:	2200      	movs	r2, #0
 8008b88:	701a      	strb	r2, [r3, #0]
            send_debug_logs("The command ack has been cleared.");
 8008b8a:	4b08      	ldr	r3, [pc, #32]	; (8008bac <astronode_send_cmd_cr+0x78>)
 8008b8c:	0018      	movs	r0, r3
 8008b8e:	f7fa fa7d 	bl	800308c <send_debug_logs>
        else
        {
            send_debug_logs("No command to clear.");
        }
    }
}
 8008b92:	e003      	b.n	8008b9c <astronode_send_cmd_cr+0x68>
            send_debug_logs("No command to clear.");
 8008b94:	4b06      	ldr	r3, [pc, #24]	; (8008bb0 <astronode_send_cmd_cr+0x7c>)
 8008b96:	0018      	movs	r0, r3
 8008b98:	f7fa fa78 	bl	800308c <send_debug_logs>
}
 8008b9c:	46c0      	nop			; (mov r8, r8)
 8008b9e:	46bd      	mov	sp, r7
 8008ba0:	b064      	add	sp, #400	; 0x190
 8008ba2:	bdb0      	pop	{r4, r5, r7, pc}
 8008ba4:	fffffe70 	.word	0xfffffe70
 8008ba8:	20000b0e 	.word	0x20000b0e
 8008bac:	08013d8c 	.word	0x08013d8c
 8008bb0:	08013db0 	.word	0x08013db0

08008bb4 <astronode_send_cmd_rr>:

bool astronode_send_cmd_rr ( char* my_astro_rcv_cmd )
{
 8008bb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008bb6:	4cc6      	ldr	r4, [pc, #792]	; (8008ed0 <astronode_send_cmd_rr+0x31c>)
 8008bb8:	44a5      	add	sp, r4
 8008bba:	af00      	add	r7, sp, #0
 8008bbc:	61f8      	str	r0, [r7, #28]
    astronode_app_msg_t request = {0};
 8008bbe:	2190      	movs	r1, #144	; 0x90
 8008bc0:	0049      	lsls	r1, r1, #1
 8008bc2:	2318      	movs	r3, #24
 8008bc4:	18cb      	adds	r3, r1, r3
 8008bc6:	19db      	adds	r3, r3, r7
 8008bc8:	0018      	movs	r0, r3
 8008bca:	23c6      	movs	r3, #198	; 0xc6
 8008bcc:	001a      	movs	r2, r3
 8008bce:	2100      	movs	r1, #0
 8008bd0:	f003 fb46 	bl	800c260 <memset>
    astronode_app_msg_t answer = {0};
 8008bd4:	4bbf      	ldr	r3, [pc, #764]	; (8008ed4 <astronode_send_cmd_rr+0x320>)
 8008bd6:	26fc      	movs	r6, #252	; 0xfc
 8008bd8:	0076      	lsls	r6, r6, #1
 8008bda:	199b      	adds	r3, r3, r6
 8008bdc:	2218      	movs	r2, #24
 8008bde:	4694      	mov	ip, r2
 8008be0:	44bc      	add	ip, r7
 8008be2:	4463      	add	r3, ip
 8008be4:	0018      	movs	r0, r3
 8008be6:	23c6      	movs	r3, #198	; 0xc6
 8008be8:	001a      	movs	r2, r3
 8008bea:	2100      	movs	r1, #0
 8008bec:	f003 fb38 	bl	800c260 <memset>
    bool result = false ;
 8008bf0:	23f8      	movs	r3, #248	; 0xf8
 8008bf2:	33ff      	adds	r3, #255	; 0xff
 8008bf4:	2218      	movs	r2, #24
 8008bf6:	189b      	adds	r3, r3, r2
 8008bf8:	19db      	adds	r3, r3, r7
 8008bfa:	2200      	movs	r2, #0
 8008bfc:	701a      	strb	r2, [r3, #0]

    request.op_code = ASTRONODE_OP_CODE_CMD_RR;
 8008bfe:	2190      	movs	r1, #144	; 0x90
 8008c00:	0049      	lsls	r1, r1, #1
 8008c02:	2318      	movs	r3, #24
 8008c04:	18cb      	adds	r3, r1, r3
 8008c06:	19db      	adds	r3, r3, r7
 8008c08:	2247      	movs	r2, #71	; 0x47
 8008c0a:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8008c0c:	2258      	movs	r2, #88	; 0x58
 8008c0e:	2318      	movs	r3, #24
 8008c10:	18d3      	adds	r3, r2, r3
 8008c12:	19da      	adds	r2, r3, r7
 8008c14:	2318      	movs	r3, #24
 8008c16:	18cb      	adds	r3, r1, r3
 8008c18:	19db      	adds	r3, r3, r7
 8008c1a:	0011      	movs	r1, r2
 8008c1c:	0018      	movs	r0, r3
 8008c1e:	f000 fbed 	bl	80093fc <astronode_transport_send_receive>
 8008c22:	0003      	movs	r3, r0
 8008c24:	2b01      	cmp	r3, #1
 8008c26:	d000      	beq.n	8008c2a <astronode_send_cmd_rr+0x76>
 8008c28:	e146      	b.n	8008eb8 <astronode_send_cmd_rr+0x304>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_CMD_RA)
 8008c2a:	4baa      	ldr	r3, [pc, #680]	; (8008ed4 <astronode_send_cmd_rr+0x320>)
 8008c2c:	199a      	adds	r2, r3, r6
 8008c2e:	2318      	movs	r3, #24
 8008c30:	18fb      	adds	r3, r7, r3
 8008c32:	18d3      	adds	r3, r2, r3
 8008c34:	781b      	ldrb	r3, [r3, #0]
 8008c36:	2bc7      	cmp	r3, #199	; 0xc7
 8008c38:	d000      	beq.n	8008c3c <astronode_send_cmd_rr+0x88>
 8008c3a:	e139      	b.n	8008eb0 <astronode_send_cmd_rr+0x2fc>
        {
 8008c3c:	466b      	mov	r3, sp
 8008c3e:	001e      	movs	r6, r3
            send_debug_logs("Received downlink command");
 8008c40:	4ba5      	ldr	r3, [pc, #660]	; (8008ed8 <astronode_send_cmd_rr+0x324>)
 8008c42:	0018      	movs	r0, r3
 8008c44:	f7fa fa22 	bl	800308c <send_debug_logs>
            uint32_t rtc_time = answer.p_payload[0]
 8008c48:	4ba2      	ldr	r3, [pc, #648]	; (8008ed4 <astronode_send_cmd_rr+0x320>)
 8008c4a:	21fc      	movs	r1, #252	; 0xfc
 8008c4c:	0049      	lsls	r1, r1, #1
 8008c4e:	185a      	adds	r2, r3, r1
 8008c50:	2318      	movs	r3, #24
 8008c52:	18fb      	adds	r3, r7, r3
 8008c54:	18d3      	adds	r3, r2, r3
 8008c56:	785b      	ldrb	r3, [r3, #1]
 8008c58:	001a      	movs	r2, r3
                                + (answer.p_payload[1] << 8)
 8008c5a:	4b9e      	ldr	r3, [pc, #632]	; (8008ed4 <astronode_send_cmd_rr+0x320>)
 8008c5c:	1858      	adds	r0, r3, r1
 8008c5e:	2318      	movs	r3, #24
 8008c60:	18fb      	adds	r3, r7, r3
 8008c62:	18c3      	adds	r3, r0, r3
 8008c64:	789b      	ldrb	r3, [r3, #2]
 8008c66:	021b      	lsls	r3, r3, #8
 8008c68:	18d2      	adds	r2, r2, r3
                                + (answer.p_payload[2] << 16)
 8008c6a:	4b9a      	ldr	r3, [pc, #616]	; (8008ed4 <astronode_send_cmd_rr+0x320>)
 8008c6c:	1858      	adds	r0, r3, r1
 8008c6e:	2318      	movs	r3, #24
 8008c70:	18fb      	adds	r3, r7, r3
 8008c72:	18c3      	adds	r3, r0, r3
 8008c74:	78db      	ldrb	r3, [r3, #3]
 8008c76:	041b      	lsls	r3, r3, #16
 8008c78:	18d2      	adds	r2, r2, r3
                                + (answer.p_payload[3] << 24);
 8008c7a:	4b96      	ldr	r3, [pc, #600]	; (8008ed4 <astronode_send_cmd_rr+0x320>)
 8008c7c:	1858      	adds	r0, r3, r1
 8008c7e:	2318      	movs	r3, #24
 8008c80:	18fb      	adds	r3, r7, r3
 8008c82:	18c3      	adds	r3, r0, r3
 8008c84:	791b      	ldrb	r3, [r3, #4]
 8008c86:	061b      	lsls	r3, r3, #24
 8008c88:	18d3      	adds	r3, r2, r3
            uint32_t rtc_time = answer.p_payload[0]
 8008c8a:	22f8      	movs	r2, #248	; 0xf8
 8008c8c:	0052      	lsls	r2, r2, #1
 8008c8e:	2118      	movs	r1, #24
 8008c90:	1851      	adds	r1, r2, r1
 8008c92:	19c8      	adds	r0, r1, r7
 8008c94:	6003      	str	r3, [r0, #0]
            char str[ASTRONODE_UART_DEBUG_BUFFER_LENGTH];
            sprintf(str, "Command created date, Ref is astrocast Epoch (2018-01-01 00:00:00 UTC): %lds.", rtc_time);
 8008c96:	2318      	movs	r3, #24
 8008c98:	18d3      	adds	r3, r2, r3
 8008c9a:	19da      	adds	r2, r3, r7
 8008c9c:	6812      	ldr	r2, [r2, #0]
 8008c9e:	498f      	ldr	r1, [pc, #572]	; (8008edc <astronode_send_cmd_rr+0x328>)
 8008ca0:	2008      	movs	r0, #8
 8008ca2:	2318      	movs	r3, #24
 8008ca4:	18c3      	adds	r3, r0, r3
 8008ca6:	19db      	adds	r3, r3, r7
 8008ca8:	0018      	movs	r0, r3
 8008caa:	f003 fa43 	bl	800c134 <sprintf>
            send_debug_logs(str);
 8008cae:	2008      	movs	r0, #8
 8008cb0:	2318      	movs	r3, #24
 8008cb2:	18c3      	adds	r3, r0, r3
 8008cb4:	19db      	adds	r3, r3, r7
 8008cb6:	0018      	movs	r0, r3
 8008cb8:	f7fa f9e8 	bl	800308c <send_debug_logs>

            if (((answer.payload_len - 4) != 40) && ((answer.payload_len - 4) != 8))
 8008cbc:	4b85      	ldr	r3, [pc, #532]	; (8008ed4 <astronode_send_cmd_rr+0x320>)
 8008cbe:	21fc      	movs	r1, #252	; 0xfc
 8008cc0:	0049      	lsls	r1, r1, #1
 8008cc2:	185a      	adds	r2, r3, r1
 8008cc4:	2318      	movs	r3, #24
 8008cc6:	18fb      	adds	r3, r7, r3
 8008cc8:	18d3      	adds	r3, r2, r3
 8008cca:	22c4      	movs	r2, #196	; 0xc4
 8008ccc:	5a9b      	ldrh	r3, [r3, r2]
 8008cce:	2b2c      	cmp	r3, #44	; 0x2c
 8008cd0:	d013      	beq.n	8008cfa <astronode_send_cmd_rr+0x146>
 8008cd2:	4b80      	ldr	r3, [pc, #512]	; (8008ed4 <astronode_send_cmd_rr+0x320>)
 8008cd4:	185a      	adds	r2, r3, r1
 8008cd6:	2318      	movs	r3, #24
 8008cd8:	18fb      	adds	r3, r7, r3
 8008cda:	18d3      	adds	r3, r2, r3
 8008cdc:	22c4      	movs	r2, #196	; 0xc4
 8008cde:	5a9b      	ldrh	r3, [r3, r2]
 8008ce0:	2b0c      	cmp	r3, #12
 8008ce2:	d00a      	beq.n	8008cfa <astronode_send_cmd_rr+0x146>
            {
                send_debug_logs("Command size error");
 8008ce4:	4b7e      	ldr	r3, [pc, #504]	; (8008ee0 <astronode_send_cmd_rr+0x32c>)
 8008ce6:	0018      	movs	r0, r3
 8008ce8:	f7fa f9d0 	bl	800308c <send_debug_logs>
                return result ;
 8008cec:	23f8      	movs	r3, #248	; 0xf8
 8008cee:	33ff      	adds	r3, #255	; 0xff
 8008cf0:	2218      	movs	r2, #24
 8008cf2:	189b      	adds	r3, r3, r2
 8008cf4:	19db      	adds	r3, r3, r7
 8008cf6:	781b      	ldrb	r3, [r3, #0]
 8008cf8:	e0d8      	b.n	8008eac <astronode_send_cmd_rr+0x2f8>
            }

            char command_content[answer.payload_len];
 8008cfa:	4b76      	ldr	r3, [pc, #472]	; (8008ed4 <astronode_send_cmd_rr+0x320>)
 8008cfc:	22fc      	movs	r2, #252	; 0xfc
 8008cfe:	0052      	lsls	r2, r2, #1
 8008d00:	189b      	adds	r3, r3, r2
 8008d02:	2218      	movs	r2, #24
 8008d04:	4694      	mov	ip, r2
 8008d06:	44bc      	add	ip, r7
 8008d08:	4463      	add	r3, ip
 8008d0a:	22c4      	movs	r2, #196	; 0xc4
 8008d0c:	5a9b      	ldrh	r3, [r3, r2]
 8008d0e:	001a      	movs	r2, r3
 8008d10:	3a01      	subs	r2, #1
 8008d12:	21f6      	movs	r1, #246	; 0xf6
 8008d14:	0049      	lsls	r1, r1, #1
 8008d16:	2018      	movs	r0, #24
 8008d18:	1809      	adds	r1, r1, r0
 8008d1a:	19c9      	adds	r1, r1, r7
 8008d1c:	600a      	str	r2, [r1, #0]
 8008d1e:	001c      	movs	r4, r3
 8008d20:	2200      	movs	r2, #0
 8008d22:	0015      	movs	r5, r2
 8008d24:	0020      	movs	r0, r4
 8008d26:	0029      	movs	r1, r5
 8008d28:	0004      	movs	r4, r0
 8008d2a:	0f62      	lsrs	r2, r4, #29
 8008d2c:	000c      	movs	r4, r1
 8008d2e:	00e4      	lsls	r4, r4, #3
 8008d30:	617c      	str	r4, [r7, #20]
 8008d32:	697c      	ldr	r4, [r7, #20]
 8008d34:	4314      	orrs	r4, r2
 8008d36:	617c      	str	r4, [r7, #20]
 8008d38:	0001      	movs	r1, r0
 8008d3a:	00c9      	lsls	r1, r1, #3
 8008d3c:	6139      	str	r1, [r7, #16]
 8008d3e:	603b      	str	r3, [r7, #0]
 8008d40:	2200      	movs	r2, #0
 8008d42:	607a      	str	r2, [r7, #4]
 8008d44:	6838      	ldr	r0, [r7, #0]
 8008d46:	6879      	ldr	r1, [r7, #4]
 8008d48:	0004      	movs	r4, r0
 8008d4a:	0f62      	lsrs	r2, r4, #29
 8008d4c:	000c      	movs	r4, r1
 8008d4e:	00e4      	lsls	r4, r4, #3
 8008d50:	60fc      	str	r4, [r7, #12]
 8008d52:	68fc      	ldr	r4, [r7, #12]
 8008d54:	4314      	orrs	r4, r2
 8008d56:	60fc      	str	r4, [r7, #12]
 8008d58:	0001      	movs	r1, r0
 8008d5a:	00ca      	lsls	r2, r1, #3
 8008d5c:	60ba      	str	r2, [r7, #8]
 8008d5e:	3307      	adds	r3, #7
 8008d60:	08db      	lsrs	r3, r3, #3
 8008d62:	00db      	lsls	r3, r3, #3
 8008d64:	4669      	mov	r1, sp
 8008d66:	1acb      	subs	r3, r1, r3
 8008d68:	469d      	mov	sp, r3
 8008d6a:	466b      	mov	r3, sp
 8008d6c:	3300      	adds	r3, #0
 8008d6e:	20f4      	movs	r0, #244	; 0xf4
 8008d70:	0040      	lsls	r0, r0, #1
 8008d72:	2218      	movs	r2, #24
 8008d74:	1882      	adds	r2, r0, r2
 8008d76:	19d1      	adds	r1, r2, r7
 8008d78:	600b      	str	r3, [r1, #0]
            uint16_t command_content_size = snprintf(command_content, (answer.payload_len - 4) + 1, "%s", &answer.p_payload[4]);
 8008d7a:	4b56      	ldr	r3, [pc, #344]	; (8008ed4 <astronode_send_cmd_rr+0x320>)
 8008d7c:	22fc      	movs	r2, #252	; 0xfc
 8008d7e:	0052      	lsls	r2, r2, #1
 8008d80:	189b      	adds	r3, r3, r2
 8008d82:	2218      	movs	r2, #24
 8008d84:	4694      	mov	ip, r2
 8008d86:	44bc      	add	ip, r7
 8008d88:	4463      	add	r3, ip
 8008d8a:	22c4      	movs	r2, #196	; 0xc4
 8008d8c:	5a9b      	ldrh	r3, [r3, r2]
 8008d8e:	3b03      	subs	r3, #3
 8008d90:	0019      	movs	r1, r3
 8008d92:	2358      	movs	r3, #88	; 0x58
 8008d94:	2218      	movs	r2, #24
 8008d96:	189b      	adds	r3, r3, r2
 8008d98:	19db      	adds	r3, r3, r7
 8008d9a:	3305      	adds	r3, #5
 8008d9c:	4a51      	ldr	r2, [pc, #324]	; (8008ee4 <astronode_send_cmd_rr+0x330>)
 8008d9e:	2418      	movs	r4, #24
 8008da0:	1900      	adds	r0, r0, r4
 8008da2:	19c0      	adds	r0, r0, r7
 8008da4:	6800      	ldr	r0, [r0, #0]
 8008da6:	f003 f991 	bl	800c0cc <snprintf>
 8008daa:	0002      	movs	r2, r0
 8008dac:	23f3      	movs	r3, #243	; 0xf3
 8008dae:	005b      	lsls	r3, r3, #1
 8008db0:	2118      	movs	r1, #24
 8008db2:	185b      	adds	r3, r3, r1
 8008db4:	19db      	adds	r3, r3, r7
 8008db6:	801a      	strh	r2, [r3, #0]
            for (uint8_t index = 0; index < command_content_size; index++)
 8008db8:	23fb      	movs	r3, #251	; 0xfb
 8008dba:	005b      	lsls	r3, r3, #1
 8008dbc:	2218      	movs	r2, #24
 8008dbe:	189b      	adds	r3, r3, r2
 8008dc0:	19db      	adds	r3, r3, r7
 8008dc2:	2200      	movs	r2, #0
 8008dc4:	701a      	strb	r2, [r3, #0]
 8008dc6:	e037      	b.n	8008e38 <astronode_send_cmd_rr+0x284>
            {
            	if (isprint((unsigned char)command_content[index]) == 0)
 8008dc8:	23fb      	movs	r3, #251	; 0xfb
 8008dca:	005b      	lsls	r3, r3, #1
 8008dcc:	2218      	movs	r2, #24
 8008dce:	189b      	adds	r3, r3, r2
 8008dd0:	19db      	adds	r3, r3, r7
 8008dd2:	781b      	ldrb	r3, [r3, #0]
 8008dd4:	22f4      	movs	r2, #244	; 0xf4
 8008dd6:	0052      	lsls	r2, r2, #1
 8008dd8:	2118      	movs	r1, #24
 8008dda:	1852      	adds	r2, r2, r1
 8008ddc:	19d2      	adds	r2, r2, r7
 8008dde:	6812      	ldr	r2, [r2, #0]
 8008de0:	5cd3      	ldrb	r3, [r2, r3]
 8008de2:	1c5a      	adds	r2, r3, #1
 8008de4:	4b40      	ldr	r3, [pc, #256]	; (8008ee8 <astronode_send_cmd_rr+0x334>)
 8008de6:	18d3      	adds	r3, r2, r3
 8008de8:	781b      	ldrb	r3, [r3, #0]
 8008dea:	001a      	movs	r2, r3
 8008dec:	2397      	movs	r3, #151	; 0x97
 8008dee:	4013      	ands	r3, r2
 8008df0:	d105      	bne.n	8008dfe <astronode_send_cmd_rr+0x24a>
                {
                    send_debug_logs("Command contains non printable characters");
 8008df2:	4b3e      	ldr	r3, [pc, #248]	; (8008eec <astronode_send_cmd_rr+0x338>)
 8008df4:	0018      	movs	r0, r3
 8008df6:	f7fa f949 	bl	800308c <send_debug_logs>
                    return false;
 8008dfa:	2300      	movs	r3, #0
 8008dfc:	e056      	b.n	8008eac <astronode_send_cmd_rr+0x2f8>
                }
            	my_astro_rcv_cmd[index] = command_content[index] ;
 8008dfe:	20fb      	movs	r0, #251	; 0xfb
 8008e00:	0040      	lsls	r0, r0, #1
 8008e02:	2318      	movs	r3, #24
 8008e04:	18c3      	adds	r3, r0, r3
 8008e06:	19db      	adds	r3, r3, r7
 8008e08:	781a      	ldrb	r2, [r3, #0]
 8008e0a:	2318      	movs	r3, #24
 8008e0c:	18c3      	adds	r3, r0, r3
 8008e0e:	19db      	adds	r3, r3, r7
 8008e10:	781b      	ldrb	r3, [r3, #0]
 8008e12:	69f9      	ldr	r1, [r7, #28]
 8008e14:	18cb      	adds	r3, r1, r3
 8008e16:	21f4      	movs	r1, #244	; 0xf4
 8008e18:	0049      	lsls	r1, r1, #1
 8008e1a:	2418      	movs	r4, #24
 8008e1c:	1909      	adds	r1, r1, r4
 8008e1e:	19c9      	adds	r1, r1, r7
 8008e20:	6809      	ldr	r1, [r1, #0]
 8008e22:	5c8a      	ldrb	r2, [r1, r2]
 8008e24:	701a      	strb	r2, [r3, #0]
            for (uint8_t index = 0; index < command_content_size; index++)
 8008e26:	2318      	movs	r3, #24
 8008e28:	18c3      	adds	r3, r0, r3
 8008e2a:	19db      	adds	r3, r3, r7
 8008e2c:	781a      	ldrb	r2, [r3, #0]
 8008e2e:	2318      	movs	r3, #24
 8008e30:	18c3      	adds	r3, r0, r3
 8008e32:	19db      	adds	r3, r3, r7
 8008e34:	3201      	adds	r2, #1
 8008e36:	701a      	strb	r2, [r3, #0]
 8008e38:	23fb      	movs	r3, #251	; 0xfb
 8008e3a:	005b      	lsls	r3, r3, #1
 8008e3c:	2218      	movs	r2, #24
 8008e3e:	189b      	adds	r3, r3, r2
 8008e40:	19db      	adds	r3, r3, r7
 8008e42:	781b      	ldrb	r3, [r3, #0]
 8008e44:	b29b      	uxth	r3, r3
 8008e46:	21f3      	movs	r1, #243	; 0xf3
 8008e48:	0049      	lsls	r1, r1, #1
 8008e4a:	2218      	movs	r2, #24
 8008e4c:	188a      	adds	r2, r1, r2
 8008e4e:	19d2      	adds	r2, r2, r7
 8008e50:	8812      	ldrh	r2, [r2, #0]
 8008e52:	429a      	cmp	r2, r3
 8008e54:	d8b8      	bhi.n	8008dc8 <astronode_send_cmd_rr+0x214>
            }
            result = true ;
 8008e56:	23f8      	movs	r3, #248	; 0xf8
 8008e58:	33ff      	adds	r3, #255	; 0xff
 8008e5a:	2218      	movs	r2, #24
 8008e5c:	189b      	adds	r3, r3, r2
 8008e5e:	19db      	adds	r3, r3, r7
 8008e60:	2201      	movs	r2, #1
 8008e62:	701a      	strb	r2, [r3, #0]
            my_astro_rcv_cmd[command_content_size] = 0 ;
 8008e64:	2318      	movs	r3, #24
 8008e66:	18cb      	adds	r3, r1, r3
 8008e68:	19db      	adds	r3, r3, r7
 8008e6a:	881b      	ldrh	r3, [r3, #0]
 8008e6c:	69fa      	ldr	r2, [r7, #28]
 8008e6e:	18d3      	adds	r3, r2, r3
 8008e70:	2200      	movs	r2, #0
 8008e72:	701a      	strb	r2, [r3, #0]
            send_debug_logs("Command content is: ");
 8008e74:	4b1e      	ldr	r3, [pc, #120]	; (8008ef0 <astronode_send_cmd_rr+0x33c>)
 8008e76:	0018      	movs	r0, r3
 8008e78:	f7fa f908 	bl	800308c <send_debug_logs>
            sprintf(command_content, "%s ", &answer.p_payload[4]);
 8008e7c:	2358      	movs	r3, #88	; 0x58
 8008e7e:	2218      	movs	r2, #24
 8008e80:	189b      	adds	r3, r3, r2
 8008e82:	19db      	adds	r3, r3, r7
 8008e84:	1d5a      	adds	r2, r3, #5
 8008e86:	491b      	ldr	r1, [pc, #108]	; (8008ef4 <astronode_send_cmd_rr+0x340>)
 8008e88:	24f4      	movs	r4, #244	; 0xf4
 8008e8a:	0064      	lsls	r4, r4, #1
 8008e8c:	2318      	movs	r3, #24
 8008e8e:	18e3      	adds	r3, r4, r3
 8008e90:	19db      	adds	r3, r3, r7
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	0018      	movs	r0, r3
 8008e96:	f003 f94d 	bl	800c134 <sprintf>
            send_debug_logs(command_content);
 8008e9a:	2318      	movs	r3, #24
 8008e9c:	18e3      	adds	r3, r4, r3
 8008e9e:	19db      	adds	r3, r3, r7
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	0018      	movs	r0, r3
 8008ea4:	f7fa f8f2 	bl	800308c <send_debug_logs>
 8008ea8:	46b5      	mov	sp, r6
 8008eaa:	e005      	b.n	8008eb8 <astronode_send_cmd_rr+0x304>
                return result ;
 8008eac:	46b5      	mov	sp, r6
 8008eae:	e009      	b.n	8008ec4 <astronode_send_cmd_rr+0x310>
        }
        else
        {
            send_debug_logs("No command available.");
 8008eb0:	4b11      	ldr	r3, [pc, #68]	; (8008ef8 <astronode_send_cmd_rr+0x344>)
 8008eb2:	0018      	movs	r0, r3
 8008eb4:	f7fa f8ea 	bl	800308c <send_debug_logs>
        }
    }
    return result ;
 8008eb8:	23f8      	movs	r3, #248	; 0xf8
 8008eba:	33ff      	adds	r3, #255	; 0xff
 8008ebc:	2218      	movs	r2, #24
 8008ebe:	189b      	adds	r3, r3, r2
 8008ec0:	19db      	adds	r3, r3, r7
 8008ec2:	781b      	ldrb	r3, [r3, #0]
}
 8008ec4:	0018      	movs	r0, r3
 8008ec6:	46bd      	mov	sp, r7
 8008ec8:	2385      	movs	r3, #133	; 0x85
 8008eca:	009b      	lsls	r3, r3, #2
 8008ecc:	449d      	add	sp, r3
 8008ece:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008ed0:	fffffdec 	.word	0xfffffdec
 8008ed4:	fffffe60 	.word	0xfffffe60
 8008ed8:	08013dc8 	.word	0x08013dc8
 8008edc:	08013de4 	.word	0x08013de4
 8008ee0:	08013e34 	.word	0x08013e34
 8008ee4:	08013458 	.word	0x08013458
 8008ee8:	080149a0 	.word	0x080149a0
 8008eec:	08013e48 	.word	0x08013e48
 8008ef0:	08013e74 	.word	0x08013e74
 8008ef4:	08013e8c 	.word	0x08013e8c
 8008ef8:	08013e90 	.word	0x08013e90

08008efc <is_sak_available>:
        }
    }
}

bool is_sak_available()
{
 8008efc:	b580      	push	{r7, lr}
 8008efe:	af00      	add	r7, sp, #0
    return g_is_sak_available;
 8008f00:	4b02      	ldr	r3, [pc, #8]	; (8008f0c <is_sak_available+0x10>)
 8008f02:	781b      	ldrb	r3, [r3, #0]
}
 8008f04:	0018      	movs	r0, r3
 8008f06:	46bd      	mov	sp, r7
 8008f08:	bd80      	pop	{r7, pc}
 8008f0a:	46c0      	nop			; (mov r8, r8)
 8008f0c:	20000b0c 	.word	0x20000b0c

08008f10 <is_astronode_reset>:

bool is_astronode_reset()
{
 8008f10:	b580      	push	{r7, lr}
 8008f12:	af00      	add	r7, sp, #0
    return g_is_astronode_reset;
 8008f14:	4b02      	ldr	r3, [pc, #8]	; (8008f20 <is_astronode_reset+0x10>)
 8008f16:	781b      	ldrb	r3, [r3, #0]
}
 8008f18:	0018      	movs	r0, r3
 8008f1a:	46bd      	mov	sp, r7
 8008f1c:	bd80      	pop	{r7, pc}
 8008f1e:	46c0      	nop			; (mov r8, r8)
 8008f20:	20000b0d 	.word	0x20000b0d

08008f24 <is_command_available>:

bool is_command_available()
{
 8008f24:	b580      	push	{r7, lr}
 8008f26:	af00      	add	r7, sp, #0
    return g_is_command_available;
 8008f28:	4b02      	ldr	r3, [pc, #8]	; (8008f34 <is_command_available+0x10>)
 8008f2a:	781b      	ldrb	r3, [r3, #0]
}
 8008f2c:	0018      	movs	r0, r3
 8008f2e:	46bd      	mov	sp, r7
 8008f30:	bd80      	pop	{r7, pc}
 8008f32:	46c0      	nop			; (mov r8, r8)
 8008f34:	20000b0e 	.word	0x20000b0e

08008f38 <ascii_to_value>:

//------------------------------------------------------------------------------
// Function definitions
//------------------------------------------------------------------------------
static bool ascii_to_value(const uint8_t ascii, uint8_t *p_value)
{
 8008f38:	b580      	push	{r7, lr}
 8008f3a:	b082      	sub	sp, #8
 8008f3c:	af00      	add	r7, sp, #0
 8008f3e:	0002      	movs	r2, r0
 8008f40:	6039      	str	r1, [r7, #0]
 8008f42:	1dfb      	adds	r3, r7, #7
 8008f44:	701a      	strb	r2, [r3, #0]
    if (ascii >= '0' && ascii <= '9')
 8008f46:	1dfb      	adds	r3, r7, #7
 8008f48:	781b      	ldrb	r3, [r3, #0]
 8008f4a:	2b2f      	cmp	r3, #47	; 0x2f
 8008f4c:	d90b      	bls.n	8008f66 <ascii_to_value+0x2e>
 8008f4e:	1dfb      	adds	r3, r7, #7
 8008f50:	781b      	ldrb	r3, [r3, #0]
 8008f52:	2b39      	cmp	r3, #57	; 0x39
 8008f54:	d807      	bhi.n	8008f66 <ascii_to_value+0x2e>
    {
        *p_value = ascii - '0';
 8008f56:	1dfb      	adds	r3, r7, #7
 8008f58:	781b      	ldrb	r3, [r3, #0]
 8008f5a:	3b30      	subs	r3, #48	; 0x30
 8008f5c:	b2da      	uxtb	r2, r3
 8008f5e:	683b      	ldr	r3, [r7, #0]
 8008f60:	701a      	strb	r2, [r3, #0]
        return true;
 8008f62:	2301      	movs	r3, #1
 8008f64:	e010      	b.n	8008f88 <ascii_to_value+0x50>
    }
    else if (ascii >= 'A' && ascii <= 'F')
 8008f66:	1dfb      	adds	r3, r7, #7
 8008f68:	781b      	ldrb	r3, [r3, #0]
 8008f6a:	2b40      	cmp	r3, #64	; 0x40
 8008f6c:	d90b      	bls.n	8008f86 <ascii_to_value+0x4e>
 8008f6e:	1dfb      	adds	r3, r7, #7
 8008f70:	781b      	ldrb	r3, [r3, #0]
 8008f72:	2b46      	cmp	r3, #70	; 0x46
 8008f74:	d807      	bhi.n	8008f86 <ascii_to_value+0x4e>
    {
        *p_value = ascii - 'A' + 10;
 8008f76:	1dfb      	adds	r3, r7, #7
 8008f78:	781b      	ldrb	r3, [r3, #0]
 8008f7a:	3b37      	subs	r3, #55	; 0x37
 8008f7c:	b2da      	uxtb	r2, r3
 8008f7e:	683b      	ldr	r3, [r7, #0]
 8008f80:	701a      	strb	r2, [r3, #0]
        return true;
 8008f82:	2301      	movs	r3, #1
 8008f84:	e000      	b.n	8008f88 <ascii_to_value+0x50>
    }
    else
    {
        return false;
 8008f86:	2300      	movs	r3, #0
    }
}
 8008f88:	0018      	movs	r0, r3
 8008f8a:	46bd      	mov	sp, r7
 8008f8c:	b002      	add	sp, #8
 8008f8e:	bd80      	pop	{r7, pc}

08008f90 <astronode_create_request_transport>:

static uint16_t astronode_create_request_transport(astronode_app_msg_t *p_source_message, uint8_t *p_destination_buffer)
{
 8008f90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008f92:	b085      	sub	sp, #20
 8008f94:	af00      	add	r7, sp, #0
 8008f96:	6078      	str	r0, [r7, #4]
 8008f98:	6039      	str	r1, [r7, #0]
    uint16_t index = 0;
 8008f9a:	250e      	movs	r5, #14
 8008f9c:	197b      	adds	r3, r7, r5
 8008f9e:	2200      	movs	r2, #0
 8008fa0:	801a      	strh	r2, [r3, #0]

    p_destination_buffer[index++] = ASTRONODE_TRANSPORT_STX;
 8008fa2:	197b      	adds	r3, r7, r5
 8008fa4:	881b      	ldrh	r3, [r3, #0]
 8008fa6:	197a      	adds	r2, r7, r5
 8008fa8:	1c59      	adds	r1, r3, #1
 8008faa:	8011      	strh	r1, [r2, #0]
 8008fac:	001a      	movs	r2, r3
 8008fae:	683b      	ldr	r3, [r7, #0]
 8008fb0:	189b      	adds	r3, r3, r2
 8008fb2:	2202      	movs	r2, #2
 8008fb4:	701a      	strb	r2, [r3, #0]

    uint16_t crc = calculate_crc((const uint8_t *)&p_source_message->op_code, 1, 0xFFFF);
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	260a      	movs	r6, #10
 8008fba:	19bc      	adds	r4, r7, r6
 8008fbc:	4a44      	ldr	r2, [pc, #272]	; (80090d0 <astronode_create_request_transport+0x140>)
 8008fbe:	2101      	movs	r1, #1
 8008fc0:	0018      	movs	r0, r3
 8008fc2:	f000 fa7d 	bl	80094c0 <calculate_crc>
 8008fc6:	0003      	movs	r3, r0
 8008fc8:	8023      	strh	r3, [r4, #0]
    crc = calculate_crc((const uint8_t *)&p_source_message->p_payload, p_source_message->payload_len, crc);
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	1c58      	adds	r0, r3, #1
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	22c4      	movs	r2, #196	; 0xc4
 8008fd2:	5a99      	ldrh	r1, [r3, r2]
 8008fd4:	19bc      	adds	r4, r7, r6
 8008fd6:	19bb      	adds	r3, r7, r6
 8008fd8:	881b      	ldrh	r3, [r3, #0]
 8008fda:	001a      	movs	r2, r3
 8008fdc:	f000 fa70 	bl	80094c0 <calculate_crc>
 8008fe0:	0003      	movs	r3, r0
 8008fe2:	8023      	strh	r3, [r4, #0]
    crc = ((crc << 8) & 0xff00) | ((crc >> 8) & 0x00ff);
 8008fe4:	19bb      	adds	r3, r7, r6
 8008fe6:	881b      	ldrh	r3, [r3, #0]
 8008fe8:	021b      	lsls	r3, r3, #8
 8008fea:	b21a      	sxth	r2, r3
 8008fec:	0031      	movs	r1, r6
 8008fee:	19bb      	adds	r3, r7, r6
 8008ff0:	881b      	ldrh	r3, [r3, #0]
 8008ff2:	0a1b      	lsrs	r3, r3, #8
 8008ff4:	b29b      	uxth	r3, r3
 8008ff6:	b21b      	sxth	r3, r3
 8008ff8:	4313      	orrs	r3, r2
 8008ffa:	b21a      	sxth	r2, r3
 8008ffc:	187b      	adds	r3, r7, r1
 8008ffe:	801a      	strh	r2, [r3, #0]

    uint8_to_ascii_buffer(p_source_message->op_code, &p_destination_buffer[index]);
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	7818      	ldrb	r0, [r3, #0]
 8009004:	197b      	adds	r3, r7, r5
 8009006:	881b      	ldrh	r3, [r3, #0]
 8009008:	683a      	ldr	r2, [r7, #0]
 800900a:	18d3      	adds	r3, r2, r3
 800900c:	0019      	movs	r1, r3
 800900e:	f000 fbeb 	bl	80097e8 <uint8_to_ascii_buffer>
    index += 2;
 8009012:	197b      	adds	r3, r7, r5
 8009014:	197a      	adds	r2, r7, r5
 8009016:	8812      	ldrh	r2, [r2, #0]
 8009018:	3202      	adds	r2, #2
 800901a:	801a      	strh	r2, [r3, #0]

    for (uint16_t i = 0; i < p_source_message->payload_len; i++)
 800901c:	230c      	movs	r3, #12
 800901e:	18fb      	adds	r3, r7, r3
 8009020:	2200      	movs	r2, #0
 8009022:	801a      	strh	r2, [r3, #0]
 8009024:	e017      	b.n	8009056 <astronode_create_request_transport+0xc6>
    {
        uint8_to_ascii_buffer(p_source_message->p_payload[i], &p_destination_buffer[index]);
 8009026:	240c      	movs	r4, #12
 8009028:	193b      	adds	r3, r7, r4
 800902a:	881b      	ldrh	r3, [r3, #0]
 800902c:	687a      	ldr	r2, [r7, #4]
 800902e:	18d3      	adds	r3, r2, r3
 8009030:	7858      	ldrb	r0, [r3, #1]
 8009032:	250e      	movs	r5, #14
 8009034:	197b      	adds	r3, r7, r5
 8009036:	881b      	ldrh	r3, [r3, #0]
 8009038:	683a      	ldr	r2, [r7, #0]
 800903a:	18d3      	adds	r3, r2, r3
 800903c:	0019      	movs	r1, r3
 800903e:	f000 fbd3 	bl	80097e8 <uint8_to_ascii_buffer>
        index += 2;
 8009042:	197b      	adds	r3, r7, r5
 8009044:	197a      	adds	r2, r7, r5
 8009046:	8812      	ldrh	r2, [r2, #0]
 8009048:	3202      	adds	r2, #2
 800904a:	801a      	strh	r2, [r3, #0]
    for (uint16_t i = 0; i < p_source_message->payload_len; i++)
 800904c:	193b      	adds	r3, r7, r4
 800904e:	881a      	ldrh	r2, [r3, #0]
 8009050:	193b      	adds	r3, r7, r4
 8009052:	3201      	adds	r2, #1
 8009054:	801a      	strh	r2, [r3, #0]
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	22c4      	movs	r2, #196	; 0xc4
 800905a:	5a9b      	ldrh	r3, [r3, r2]
 800905c:	220c      	movs	r2, #12
 800905e:	18ba      	adds	r2, r7, r2
 8009060:	8812      	ldrh	r2, [r2, #0]
 8009062:	429a      	cmp	r2, r3
 8009064:	d3df      	bcc.n	8009026 <astronode_create_request_transport+0x96>
    }

    uint8_to_ascii_buffer(crc >> 8, &p_destination_buffer[index]);
 8009066:	250a      	movs	r5, #10
 8009068:	197b      	adds	r3, r7, r5
 800906a:	881b      	ldrh	r3, [r3, #0]
 800906c:	0a1b      	lsrs	r3, r3, #8
 800906e:	b29b      	uxth	r3, r3
 8009070:	b2d8      	uxtb	r0, r3
 8009072:	240e      	movs	r4, #14
 8009074:	193b      	adds	r3, r7, r4
 8009076:	881b      	ldrh	r3, [r3, #0]
 8009078:	683a      	ldr	r2, [r7, #0]
 800907a:	18d3      	adds	r3, r2, r3
 800907c:	0019      	movs	r1, r3
 800907e:	f000 fbb3 	bl	80097e8 <uint8_to_ascii_buffer>
    index += 2;
 8009082:	0021      	movs	r1, r4
 8009084:	187b      	adds	r3, r7, r1
 8009086:	187a      	adds	r2, r7, r1
 8009088:	8812      	ldrh	r2, [r2, #0]
 800908a:	3202      	adds	r2, #2
 800908c:	801a      	strh	r2, [r3, #0]
    uint8_to_ascii_buffer(crc & 0xFF, &p_destination_buffer[index]);
 800908e:	197b      	adds	r3, r7, r5
 8009090:	881b      	ldrh	r3, [r3, #0]
 8009092:	b2d8      	uxtb	r0, r3
 8009094:	000c      	movs	r4, r1
 8009096:	187b      	adds	r3, r7, r1
 8009098:	881b      	ldrh	r3, [r3, #0]
 800909a:	683a      	ldr	r2, [r7, #0]
 800909c:	18d3      	adds	r3, r2, r3
 800909e:	0019      	movs	r1, r3
 80090a0:	f000 fba2 	bl	80097e8 <uint8_to_ascii_buffer>
    index += 2;
 80090a4:	0020      	movs	r0, r4
 80090a6:	183b      	adds	r3, r7, r0
 80090a8:	183a      	adds	r2, r7, r0
 80090aa:	8812      	ldrh	r2, [r2, #0]
 80090ac:	3202      	adds	r2, #2
 80090ae:	801a      	strh	r2, [r3, #0]

    p_destination_buffer[index++] = ASTRONODE_TRANSPORT_ETX;
 80090b0:	183b      	adds	r3, r7, r0
 80090b2:	881b      	ldrh	r3, [r3, #0]
 80090b4:	183a      	adds	r2, r7, r0
 80090b6:	1c59      	adds	r1, r3, #1
 80090b8:	8011      	strh	r1, [r2, #0]
 80090ba:	001a      	movs	r2, r3
 80090bc:	683b      	ldr	r3, [r7, #0]
 80090be:	189b      	adds	r3, r3, r2
 80090c0:	2203      	movs	r2, #3
 80090c2:	701a      	strb	r2, [r3, #0]

    return index;
 80090c4:	183b      	adds	r3, r7, r0
 80090c6:	881b      	ldrh	r3, [r3, #0]
}
 80090c8:	0018      	movs	r0, r3
 80090ca:	46bd      	mov	sp, r7
 80090cc:	b005      	add	sp, #20
 80090ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80090d0:	0000ffff 	.word	0x0000ffff

080090d4 <astronode_decode_answer_transport>:

static return_status_t astronode_decode_answer_transport(uint8_t *p_source_buffer, uint16_t length_buffer, astronode_app_msg_t *p_destination_message)
{
 80090d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80090d6:	b089      	sub	sp, #36	; 0x24
 80090d8:	af00      	add	r7, sp, #0
 80090da:	60f8      	str	r0, [r7, #12]
 80090dc:	607a      	str	r2, [r7, #4]
 80090de:	230a      	movs	r3, #10
 80090e0:	18fb      	adds	r3, r7, r3
 80090e2:	1c0a      	adds	r2, r1, #0
 80090e4:	801a      	strh	r2, [r3, #0]
    if (p_source_buffer[0] != ASTRONODE_TRANSPORT_STX)
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	781b      	ldrb	r3, [r3, #0]
 80090ea:	2b02      	cmp	r3, #2
 80090ec:	d005      	beq.n	80090fa <astronode_decode_answer_transport+0x26>
    {
        send_debug_logs("ERROR : Message received from the Astronode does not start with STX character.");
 80090ee:	4bbd      	ldr	r3, [pc, #756]	; (80093e4 <astronode_decode_answer_transport+0x310>)
 80090f0:	0018      	movs	r0, r3
 80090f2:	f7f9 ffcb 	bl	800308c <send_debug_logs>
        return RS_FAILURE;
 80090f6:	2300      	movs	r3, #0
 80090f8:	e170      	b.n	80093dc <astronode_decode_answer_transport+0x308>
    }

    if (length_buffer % 2 == 1 || length_buffer < 8) // 8: STX, ETX, 2 x opcode, 4 x CRC
 80090fa:	210a      	movs	r1, #10
 80090fc:	187b      	adds	r3, r7, r1
 80090fe:	881b      	ldrh	r3, [r3, #0]
 8009100:	2201      	movs	r2, #1
 8009102:	4013      	ands	r3, r2
 8009104:	b29b      	uxth	r3, r3
 8009106:	2b00      	cmp	r3, #0
 8009108:	d103      	bne.n	8009112 <astronode_decode_answer_transport+0x3e>
 800910a:	187b      	adds	r3, r7, r1
 800910c:	881b      	ldrh	r3, [r3, #0]
 800910e:	2b07      	cmp	r3, #7
 8009110:	d805      	bhi.n	800911e <astronode_decode_answer_transport+0x4a>
    {
        send_debug_logs("ERROR : Message received from the Astronode is missing at least one character.");
 8009112:	4bb5      	ldr	r3, [pc, #724]	; (80093e8 <astronode_decode_answer_transport+0x314>)
 8009114:	0018      	movs	r0, r3
 8009116:	f7f9 ffb9 	bl	800308c <send_debug_logs>
        return RS_FAILURE;
 800911a:	2300      	movs	r3, #0
 800911c:	e15e      	b.n	80093dc <astronode_decode_answer_transport+0x308>
    }

    p_destination_message->payload_len = (length_buffer - 8) / 2;
 800911e:	230a      	movs	r3, #10
 8009120:	18fb      	adds	r3, r7, r3
 8009122:	881b      	ldrh	r3, [r3, #0]
 8009124:	3b08      	subs	r3, #8
 8009126:	2b00      	cmp	r3, #0
 8009128:	da00      	bge.n	800912c <astronode_decode_answer_transport+0x58>
 800912a:	3301      	adds	r3, #1
 800912c:	105b      	asrs	r3, r3, #1
 800912e:	b299      	uxth	r1, r3
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	22c4      	movs	r2, #196	; 0xc4
 8009134:	5299      	strh	r1, [r3, r2]

    if (p_source_buffer[length_buffer - 1] != ASTRONODE_TRANSPORT_ETX)
 8009136:	230a      	movs	r3, #10
 8009138:	18fb      	adds	r3, r7, r3
 800913a:	881b      	ldrh	r3, [r3, #0]
 800913c:	3b01      	subs	r3, #1
 800913e:	68fa      	ldr	r2, [r7, #12]
 8009140:	18d3      	adds	r3, r2, r3
 8009142:	781b      	ldrb	r3, [r3, #0]
 8009144:	2b03      	cmp	r3, #3
 8009146:	d005      	beq.n	8009154 <astronode_decode_answer_transport+0x80>
    {
        send_debug_logs("ERROR : Message received from the Astronode does not end with ETX character.");
 8009148:	4ba8      	ldr	r3, [pc, #672]	; (80093ec <astronode_decode_answer_transport+0x318>)
 800914a:	0018      	movs	r0, r3
 800914c:	f7f9 ff9e 	bl	800308c <send_debug_logs>
        return RS_FAILURE;
 8009150:	2300      	movs	r3, #0
 8009152:	e143      	b.n	80093dc <astronode_decode_answer_transport+0x308>
    }

    uint8_t nibble_high = 0;
 8009154:	2117      	movs	r1, #23
 8009156:	187b      	adds	r3, r7, r1
 8009158:	2200      	movs	r2, #0
 800915a:	701a      	strb	r2, [r3, #0]
    uint8_t nibble_low = 0;
 800915c:	2416      	movs	r4, #22
 800915e:	193b      	adds	r3, r7, r4
 8009160:	2200      	movs	r2, #0
 8009162:	701a      	strb	r2, [r3, #0]

    // Op code
    if (ascii_to_value(p_source_buffer[1], &nibble_high) == false
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	3301      	adds	r3, #1
 8009168:	781b      	ldrb	r3, [r3, #0]
 800916a:	187a      	adds	r2, r7, r1
 800916c:	0011      	movs	r1, r2
 800916e:	0018      	movs	r0, r3
 8009170:	f7ff fee2 	bl	8008f38 <ascii_to_value>
 8009174:	0003      	movs	r3, r0
 8009176:	001a      	movs	r2, r3
 8009178:	2301      	movs	r3, #1
 800917a:	4053      	eors	r3, r2
 800917c:	b2db      	uxtb	r3, r3
 800917e:	2b00      	cmp	r3, #0
 8009180:	d10e      	bne.n	80091a0 <astronode_decode_answer_transport+0xcc>
        || ascii_to_value(p_source_buffer[2], &nibble_low) == false)
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	3302      	adds	r3, #2
 8009186:	781b      	ldrb	r3, [r3, #0]
 8009188:	193a      	adds	r2, r7, r4
 800918a:	0011      	movs	r1, r2
 800918c:	0018      	movs	r0, r3
 800918e:	f7ff fed3 	bl	8008f38 <ascii_to_value>
 8009192:	0003      	movs	r3, r0
 8009194:	001a      	movs	r2, r3
 8009196:	2301      	movs	r3, #1
 8009198:	4053      	eors	r3, r2
 800919a:	b2db      	uxtb	r3, r3
 800919c:	2b00      	cmp	r3, #0
 800919e:	d005      	beq.n	80091ac <astronode_decode_answer_transport+0xd8>
    {
        send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 80091a0:	4b93      	ldr	r3, [pc, #588]	; (80093f0 <astronode_decode_answer_transport+0x31c>)
 80091a2:	0018      	movs	r0, r3
 80091a4:	f7f9 ff72 	bl	800308c <send_debug_logs>
        return RS_FAILURE;
 80091a8:	2300      	movs	r3, #0
 80091aa:	e117      	b.n	80093dc <astronode_decode_answer_transport+0x308>
    }

    p_destination_message->op_code = (nibble_high << 4) + nibble_low;
 80091ac:	2317      	movs	r3, #23
 80091ae:	18fb      	adds	r3, r7, r3
 80091b0:	781b      	ldrb	r3, [r3, #0]
 80091b2:	011b      	lsls	r3, r3, #4
 80091b4:	b2da      	uxtb	r2, r3
 80091b6:	2316      	movs	r3, #22
 80091b8:	18fb      	adds	r3, r7, r3
 80091ba:	781b      	ldrb	r3, [r3, #0]
 80091bc:	18d3      	adds	r3, r2, r3
 80091be:	b2da      	uxtb	r2, r3
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	701a      	strb	r2, [r3, #0]

    // Payload
    for (uint16_t i = 3, j = 0; i < length_buffer - 5; i += 2)
 80091c4:	231e      	movs	r3, #30
 80091c6:	18fb      	adds	r3, r7, r3
 80091c8:	2203      	movs	r2, #3
 80091ca:	801a      	strh	r2, [r3, #0]
 80091cc:	231c      	movs	r3, #28
 80091ce:	18fb      	adds	r3, r7, r3
 80091d0:	2200      	movs	r2, #0
 80091d2:	801a      	strh	r2, [r3, #0]
 80091d4:	e045      	b.n	8009262 <astronode_decode_answer_transport+0x18e>
    {
        if (ascii_to_value(p_source_buffer[i], &nibble_high) == false
 80091d6:	241e      	movs	r4, #30
 80091d8:	193b      	adds	r3, r7, r4
 80091da:	881b      	ldrh	r3, [r3, #0]
 80091dc:	68fa      	ldr	r2, [r7, #12]
 80091de:	18d3      	adds	r3, r2, r3
 80091e0:	781b      	ldrb	r3, [r3, #0]
 80091e2:	2217      	movs	r2, #23
 80091e4:	18ba      	adds	r2, r7, r2
 80091e6:	0011      	movs	r1, r2
 80091e8:	0018      	movs	r0, r3
 80091ea:	f7ff fea5 	bl	8008f38 <ascii_to_value>
 80091ee:	0003      	movs	r3, r0
 80091f0:	001a      	movs	r2, r3
 80091f2:	2301      	movs	r3, #1
 80091f4:	4053      	eors	r3, r2
 80091f6:	b2db      	uxtb	r3, r3
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d112      	bne.n	8009222 <astronode_decode_answer_transport+0x14e>
            || ascii_to_value(p_source_buffer[i + 1], &nibble_low) == false)
 80091fc:	193b      	adds	r3, r7, r4
 80091fe:	881b      	ldrh	r3, [r3, #0]
 8009200:	3301      	adds	r3, #1
 8009202:	68fa      	ldr	r2, [r7, #12]
 8009204:	18d3      	adds	r3, r2, r3
 8009206:	781b      	ldrb	r3, [r3, #0]
 8009208:	2216      	movs	r2, #22
 800920a:	18ba      	adds	r2, r7, r2
 800920c:	0011      	movs	r1, r2
 800920e:	0018      	movs	r0, r3
 8009210:	f7ff fe92 	bl	8008f38 <ascii_to_value>
 8009214:	0003      	movs	r3, r0
 8009216:	001a      	movs	r2, r3
 8009218:	2301      	movs	r3, #1
 800921a:	4053      	eors	r3, r2
 800921c:	b2db      	uxtb	r3, r3
 800921e:	2b00      	cmp	r3, #0
 8009220:	d005      	beq.n	800922e <astronode_decode_answer_transport+0x15a>
        {
            send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 8009222:	4b73      	ldr	r3, [pc, #460]	; (80093f0 <astronode_decode_answer_transport+0x31c>)
 8009224:	0018      	movs	r0, r3
 8009226:	f7f9 ff31 	bl	800308c <send_debug_logs>
            return RS_FAILURE;
 800922a:	2300      	movs	r3, #0
 800922c:	e0d6      	b.n	80093dc <astronode_decode_answer_transport+0x308>
        }

        p_destination_message->p_payload[j++] = (nibble_high << 4) + nibble_low;
 800922e:	2317      	movs	r3, #23
 8009230:	18fb      	adds	r3, r7, r3
 8009232:	781b      	ldrb	r3, [r3, #0]
 8009234:	011b      	lsls	r3, r3, #4
 8009236:	b2d9      	uxtb	r1, r3
 8009238:	2316      	movs	r3, #22
 800923a:	18fb      	adds	r3, r7, r3
 800923c:	781a      	ldrb	r2, [r3, #0]
 800923e:	201c      	movs	r0, #28
 8009240:	183b      	adds	r3, r7, r0
 8009242:	881b      	ldrh	r3, [r3, #0]
 8009244:	1838      	adds	r0, r7, r0
 8009246:	1c5c      	adds	r4, r3, #1
 8009248:	8004      	strh	r4, [r0, #0]
 800924a:	0018      	movs	r0, r3
 800924c:	188b      	adds	r3, r1, r2
 800924e:	b2da      	uxtb	r2, r3
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	181b      	adds	r3, r3, r0
 8009254:	705a      	strb	r2, [r3, #1]
    for (uint16_t i = 3, j = 0; i < length_buffer - 5; i += 2)
 8009256:	221e      	movs	r2, #30
 8009258:	18bb      	adds	r3, r7, r2
 800925a:	18ba      	adds	r2, r7, r2
 800925c:	8812      	ldrh	r2, [r2, #0]
 800925e:	3202      	adds	r2, #2
 8009260:	801a      	strh	r2, [r3, #0]
 8009262:	231e      	movs	r3, #30
 8009264:	18fb      	adds	r3, r7, r3
 8009266:	881a      	ldrh	r2, [r3, #0]
 8009268:	260a      	movs	r6, #10
 800926a:	19bb      	adds	r3, r7, r6
 800926c:	881b      	ldrh	r3, [r3, #0]
 800926e:	3b05      	subs	r3, #5
 8009270:	429a      	cmp	r2, r3
 8009272:	dbb0      	blt.n	80091d6 <astronode_decode_answer_transport+0x102>
    }

    // CRC
    uint16_t crc_calculated = calculate_crc((const uint8_t *)&p_destination_message->op_code, 1, 0xFFFF);
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	251a      	movs	r5, #26
 8009278:	197c      	adds	r4, r7, r5
 800927a:	4a5e      	ldr	r2, [pc, #376]	; (80093f4 <astronode_decode_answer_transport+0x320>)
 800927c:	2101      	movs	r1, #1
 800927e:	0018      	movs	r0, r3
 8009280:	f000 f91e 	bl	80094c0 <calculate_crc>
 8009284:	0003      	movs	r3, r0
 8009286:	8023      	strh	r3, [r4, #0]
    crc_calculated = calculate_crc((const uint8_t *)&p_destination_message->p_payload, p_destination_message->payload_len, crc_calculated);
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	1c58      	adds	r0, r3, #1
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	22c4      	movs	r2, #196	; 0xc4
 8009290:	5a99      	ldrh	r1, [r3, r2]
 8009292:	197c      	adds	r4, r7, r5
 8009294:	197b      	adds	r3, r7, r5
 8009296:	881b      	ldrh	r3, [r3, #0]
 8009298:	001a      	movs	r2, r3
 800929a:	f000 f911 	bl	80094c0 <calculate_crc>
 800929e:	0003      	movs	r3, r0
 80092a0:	8023      	strh	r3, [r4, #0]
    crc_calculated = ((crc_calculated << 8) & 0xff00) | ((crc_calculated >> 8) & 0x00ff);
 80092a2:	197b      	adds	r3, r7, r5
 80092a4:	881b      	ldrh	r3, [r3, #0]
 80092a6:	021b      	lsls	r3, r3, #8
 80092a8:	b21a      	sxth	r2, r3
 80092aa:	0029      	movs	r1, r5
 80092ac:	197b      	adds	r3, r7, r5
 80092ae:	881b      	ldrh	r3, [r3, #0]
 80092b0:	0a1b      	lsrs	r3, r3, #8
 80092b2:	b29b      	uxth	r3, r3
 80092b4:	b21b      	sxth	r3, r3
 80092b6:	4313      	orrs	r3, r2
 80092b8:	b21a      	sxth	r2, r3
 80092ba:	187b      	adds	r3, r7, r1
 80092bc:	801a      	strh	r2, [r3, #0]


    if (ascii_to_value(p_source_buffer[length_buffer - 5], &nibble_high) == false
 80092be:	19bb      	adds	r3, r7, r6
 80092c0:	881b      	ldrh	r3, [r3, #0]
 80092c2:	3b05      	subs	r3, #5
 80092c4:	68fa      	ldr	r2, [r7, #12]
 80092c6:	18d3      	adds	r3, r2, r3
 80092c8:	781b      	ldrb	r3, [r3, #0]
 80092ca:	2217      	movs	r2, #23
 80092cc:	18ba      	adds	r2, r7, r2
 80092ce:	0011      	movs	r1, r2
 80092d0:	0018      	movs	r0, r3
 80092d2:	f7ff fe31 	bl	8008f38 <ascii_to_value>
 80092d6:	0003      	movs	r3, r0
 80092d8:	001a      	movs	r2, r3
 80092da:	2301      	movs	r3, #1
 80092dc:	4053      	eors	r3, r2
 80092de:	b2db      	uxtb	r3, r3
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d112      	bne.n	800930a <astronode_decode_answer_transport+0x236>
        || ascii_to_value(p_source_buffer[length_buffer - 4], &nibble_low) == false)
 80092e4:	19bb      	adds	r3, r7, r6
 80092e6:	881b      	ldrh	r3, [r3, #0]
 80092e8:	3b04      	subs	r3, #4
 80092ea:	68fa      	ldr	r2, [r7, #12]
 80092ec:	18d3      	adds	r3, r2, r3
 80092ee:	781b      	ldrb	r3, [r3, #0]
 80092f0:	2216      	movs	r2, #22
 80092f2:	18ba      	adds	r2, r7, r2
 80092f4:	0011      	movs	r1, r2
 80092f6:	0018      	movs	r0, r3
 80092f8:	f7ff fe1e 	bl	8008f38 <ascii_to_value>
 80092fc:	0003      	movs	r3, r0
 80092fe:	001a      	movs	r2, r3
 8009300:	2301      	movs	r3, #1
 8009302:	4053      	eors	r3, r2
 8009304:	b2db      	uxtb	r3, r3
 8009306:	2b00      	cmp	r3, #0
 8009308:	d005      	beq.n	8009316 <astronode_decode_answer_transport+0x242>
    {
        send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 800930a:	4b39      	ldr	r3, [pc, #228]	; (80093f0 <astronode_decode_answer_transport+0x31c>)
 800930c:	0018      	movs	r0, r3
 800930e:	f7f9 febd 	bl	800308c <send_debug_logs>
        return RS_FAILURE;
 8009312:	2300      	movs	r3, #0
 8009314:	e062      	b.n	80093dc <astronode_decode_answer_transport+0x308>
    }

    uint16_t crc_received = (nibble_high << 12) + (nibble_low << 8);
 8009316:	2017      	movs	r0, #23
 8009318:	183b      	adds	r3, r7, r0
 800931a:	781b      	ldrb	r3, [r3, #0]
 800931c:	b29b      	uxth	r3, r3
 800931e:	031b      	lsls	r3, r3, #12
 8009320:	b299      	uxth	r1, r3
 8009322:	2416      	movs	r4, #22
 8009324:	193b      	adds	r3, r7, r4
 8009326:	781b      	ldrb	r3, [r3, #0]
 8009328:	b29b      	uxth	r3, r3
 800932a:	021b      	lsls	r3, r3, #8
 800932c:	b29a      	uxth	r2, r3
 800932e:	2318      	movs	r3, #24
 8009330:	18fb      	adds	r3, r7, r3
 8009332:	188a      	adds	r2, r1, r2
 8009334:	801a      	strh	r2, [r3, #0]

    if (ascii_to_value(p_source_buffer[length_buffer - 3], &nibble_high) == false
 8009336:	250a      	movs	r5, #10
 8009338:	197b      	adds	r3, r7, r5
 800933a:	881b      	ldrh	r3, [r3, #0]
 800933c:	3b03      	subs	r3, #3
 800933e:	68fa      	ldr	r2, [r7, #12]
 8009340:	18d3      	adds	r3, r2, r3
 8009342:	781b      	ldrb	r3, [r3, #0]
 8009344:	183a      	adds	r2, r7, r0
 8009346:	0011      	movs	r1, r2
 8009348:	0018      	movs	r0, r3
 800934a:	f7ff fdf5 	bl	8008f38 <ascii_to_value>
 800934e:	0003      	movs	r3, r0
 8009350:	001a      	movs	r2, r3
 8009352:	2301      	movs	r3, #1
 8009354:	4053      	eors	r3, r2
 8009356:	b2db      	uxtb	r3, r3
 8009358:	2b00      	cmp	r3, #0
 800935a:	d111      	bne.n	8009380 <astronode_decode_answer_transport+0x2ac>
        || ascii_to_value(p_source_buffer[length_buffer - 2], &nibble_low) == false)
 800935c:	197b      	adds	r3, r7, r5
 800935e:	881b      	ldrh	r3, [r3, #0]
 8009360:	3b02      	subs	r3, #2
 8009362:	68fa      	ldr	r2, [r7, #12]
 8009364:	18d3      	adds	r3, r2, r3
 8009366:	781b      	ldrb	r3, [r3, #0]
 8009368:	193a      	adds	r2, r7, r4
 800936a:	0011      	movs	r1, r2
 800936c:	0018      	movs	r0, r3
 800936e:	f7ff fde3 	bl	8008f38 <ascii_to_value>
 8009372:	0003      	movs	r3, r0
 8009374:	001a      	movs	r2, r3
 8009376:	2301      	movs	r3, #1
 8009378:	4053      	eors	r3, r2
 800937a:	b2db      	uxtb	r3, r3
 800937c:	2b00      	cmp	r3, #0
 800937e:	d005      	beq.n	800938c <astronode_decode_answer_transport+0x2b8>
    {
        send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 8009380:	4b1b      	ldr	r3, [pc, #108]	; (80093f0 <astronode_decode_answer_transport+0x31c>)
 8009382:	0018      	movs	r0, r3
 8009384:	f7f9 fe82 	bl	800308c <send_debug_logs>
        return RS_FAILURE;
 8009388:	2300      	movs	r3, #0
 800938a:	e027      	b.n	80093dc <astronode_decode_answer_transport+0x308>
    }

    crc_received += (nibble_high << 4) + nibble_low;
 800938c:	2317      	movs	r3, #23
 800938e:	18fb      	adds	r3, r7, r3
 8009390:	781b      	ldrb	r3, [r3, #0]
 8009392:	b29b      	uxth	r3, r3
 8009394:	011b      	lsls	r3, r3, #4
 8009396:	b29a      	uxth	r2, r3
 8009398:	2316      	movs	r3, #22
 800939a:	18fb      	adds	r3, r7, r3
 800939c:	781b      	ldrb	r3, [r3, #0]
 800939e:	b29b      	uxth	r3, r3
 80093a0:	18d3      	adds	r3, r2, r3
 80093a2:	b299      	uxth	r1, r3
 80093a4:	2018      	movs	r0, #24
 80093a6:	183b      	adds	r3, r7, r0
 80093a8:	183a      	adds	r2, r7, r0
 80093aa:	8812      	ldrh	r2, [r2, #0]
 80093ac:	188a      	adds	r2, r1, r2
 80093ae:	801a      	strh	r2, [r3, #0]

    if (crc_received != crc_calculated)
 80093b0:	183a      	adds	r2, r7, r0
 80093b2:	231a      	movs	r3, #26
 80093b4:	18fb      	adds	r3, r7, r3
 80093b6:	8812      	ldrh	r2, [r2, #0]
 80093b8:	881b      	ldrh	r3, [r3, #0]
 80093ba:	429a      	cmp	r2, r3
 80093bc:	d005      	beq.n	80093ca <astronode_decode_answer_transport+0x2f6>
    {
        send_debug_logs("ERROR : CRC sent by the Astronode does not match the expected CRC");
 80093be:	4b0e      	ldr	r3, [pc, #56]	; (80093f8 <astronode_decode_answer_transport+0x324>)
 80093c0:	0018      	movs	r0, r3
 80093c2:	f7f9 fe63 	bl	800308c <send_debug_logs>
        return RS_FAILURE;
 80093c6:	2300      	movs	r3, #0
 80093c8:	e008      	b.n	80093dc <astronode_decode_answer_transport+0x308>
    }

    if (p_destination_message->op_code == ASTRONODE_OP_CODE_ERROR)
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	781b      	ldrb	r3, [r3, #0]
 80093ce:	2bff      	cmp	r3, #255	; 0xff
 80093d0:	d103      	bne.n	80093da <astronode_decode_answer_transport+0x306>
    {
        check_for_error(p_destination_message);
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	0018      	movs	r0, r3
 80093d6:	f000 f8c3 	bl	8009560 <check_for_error>
    }

    return RS_SUCCESS;
 80093da:	2301      	movs	r3, #1
}
 80093dc:	0018      	movs	r0, r3
 80093de:	46bd      	mov	sp, r7
 80093e0:	b009      	add	sp, #36	; 0x24
 80093e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80093e4:	08013f20 	.word	0x08013f20
 80093e8:	08013f70 	.word	0x08013f70
 80093ec:	08013fc0 	.word	0x08013fc0
 80093f0:	08014010 	.word	0x08014010
 80093f4:	0000ffff 	.word	0x0000ffff
 80093f8:	0801405c 	.word	0x0801405c

080093fc <astronode_transport_send_receive>:

return_status_t astronode_transport_send_receive(astronode_app_msg_t *p_request, astronode_app_msg_t *p_answer)
{
 80093fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80093fe:	4c2b      	ldr	r4, [pc, #172]	; (80094ac <astronode_transport_send_receive+0xb0>)
 8009400:	44a5      	add	sp, r4
 8009402:	af00      	add	r7, sp, #0
 8009404:	6078      	str	r0, [r7, #4]
 8009406:	6039      	str	r1, [r7, #0]
    uint8_t request_transport[ASTRONODE_TRANSPORT_MSG_MAX_LEN_BYTES] = {0};
 8009408:	4b29      	ldr	r3, [pc, #164]	; (80094b0 <astronode_transport_send_receive+0xb4>)
 800940a:	25ca      	movs	r5, #202	; 0xca
 800940c:	00ad      	lsls	r5, r5, #2
 800940e:	195b      	adds	r3, r3, r5
 8009410:	19db      	adds	r3, r3, r7
 8009412:	2200      	movs	r2, #0
 8009414:	601a      	str	r2, [r3, #0]
 8009416:	3304      	adds	r3, #4
 8009418:	22c4      	movs	r2, #196	; 0xc4
 800941a:	0052      	lsls	r2, r2, #1
 800941c:	2100      	movs	r1, #0
 800941e:	0018      	movs	r0, r3
 8009420:	f002 ff1e 	bl	800c260 <memset>
    uint8_t answer_transport[ASTRONODE_TRANSPORT_MSG_MAX_LEN_BYTES] = {0};
 8009424:	4b23      	ldr	r3, [pc, #140]	; (80094b4 <astronode_transport_send_receive+0xb8>)
 8009426:	195b      	adds	r3, r3, r5
 8009428:	19db      	adds	r3, r3, r7
 800942a:	2200      	movs	r2, #0
 800942c:	601a      	str	r2, [r3, #0]
 800942e:	3304      	adds	r3, #4
 8009430:	22c4      	movs	r2, #196	; 0xc4
 8009432:	0052      	lsls	r2, r2, #1
 8009434:	2100      	movs	r1, #0
 8009436:	0018      	movs	r0, r3
 8009438:	f002 ff12 	bl	800c260 <memset>
    uint16_t answer_length =  0;
 800943c:	4b1e      	ldr	r3, [pc, #120]	; (80094b8 <astronode_transport_send_receive+0xbc>)
 800943e:	195b      	adds	r3, r3, r5
 8009440:	19db      	adds	r3, r3, r7
 8009442:	2200      	movs	r2, #0
 8009444:	801a      	strh	r2, [r3, #0]

    uint16_t request_length = astronode_create_request_transport(p_request, request_transport);
 8009446:	4e1d      	ldr	r6, [pc, #116]	; (80094bc <astronode_transport_send_receive+0xc0>)
 8009448:	19bc      	adds	r4, r7, r6
 800944a:	23cc      	movs	r3, #204	; 0xcc
 800944c:	005b      	lsls	r3, r3, #1
 800944e:	18fa      	adds	r2, r7, r3
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	0011      	movs	r1, r2
 8009454:	0018      	movs	r0, r3
 8009456:	f7ff fd9b 	bl	8008f90 <astronode_create_request_transport>
 800945a:	0003      	movs	r3, r0
 800945c:	8023      	strh	r3, [r4, #0]

    send_astronode_request(request_transport, request_length);
 800945e:	19bb      	adds	r3, r7, r6
 8009460:	881a      	ldrh	r2, [r3, #0]
 8009462:	23cc      	movs	r3, #204	; 0xcc
 8009464:	005b      	lsls	r3, r3, #1
 8009466:	18fb      	adds	r3, r7, r3
 8009468:	0011      	movs	r1, r2
 800946a:	0018      	movs	r0, r3
 800946c:	f7fa fa34 	bl	80038d8 <send_astronode_request>
    if(receive_astronode_answer(answer_transport, &answer_length) == RS_SUCCESS)
 8009470:	230a      	movs	r3, #10
 8009472:	18fa      	adds	r2, r7, r3
 8009474:	240c      	movs	r4, #12
 8009476:	193b      	adds	r3, r7, r4
 8009478:	0011      	movs	r1, r2
 800947a:	0018      	movs	r0, r3
 800947c:	f000 f92c 	bl	80096d8 <receive_astronode_answer>
 8009480:	0003      	movs	r3, r0
 8009482:	2b01      	cmp	r3, #1
 8009484:	d10a      	bne.n	800949c <astronode_transport_send_receive+0xa0>
    {
        return astronode_decode_answer_transport(answer_transport, answer_length, p_answer);
 8009486:	4b0c      	ldr	r3, [pc, #48]	; (80094b8 <astronode_transport_send_receive+0xbc>)
 8009488:	195b      	adds	r3, r3, r5
 800948a:	19db      	adds	r3, r3, r7
 800948c:	8819      	ldrh	r1, [r3, #0]
 800948e:	683a      	ldr	r2, [r7, #0]
 8009490:	193b      	adds	r3, r7, r4
 8009492:	0018      	movs	r0, r3
 8009494:	f7ff fe1e 	bl	80090d4 <astronode_decode_answer_transport>
 8009498:	0003      	movs	r3, r0
 800949a:	e000      	b.n	800949e <astronode_transport_send_receive+0xa2>
    }
    else
    {
        return RS_FAILURE;
 800949c:	2300      	movs	r3, #0
    }
}
 800949e:	0018      	movs	r0, r3
 80094a0:	46bd      	mov	sp, r7
 80094a2:	23cb      	movs	r3, #203	; 0xcb
 80094a4:	009b      	lsls	r3, r3, #2
 80094a6:	449d      	add	sp, r3
 80094a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80094aa:	46c0      	nop			; (mov r8, r8)
 80094ac:	fffffcd4 	.word	0xfffffcd4
 80094b0:	fffffe70 	.word	0xfffffe70
 80094b4:	fffffce4 	.word	0xfffffce4
 80094b8:	fffffce2 	.word	0xfffffce2
 80094bc:	00000326 	.word	0x00000326

080094c0 <calculate_crc>:

static uint16_t calculate_crc(const uint8_t *p_data, uint16_t data_len, uint16_t init_value)
{
 80094c0:	b590      	push	{r4, r7, lr}
 80094c2:	b085      	sub	sp, #20
 80094c4:	af00      	add	r7, sp, #0
 80094c6:	6078      	str	r0, [r7, #4]
 80094c8:	0008      	movs	r0, r1
 80094ca:	0011      	movs	r1, r2
 80094cc:	1cbb      	adds	r3, r7, #2
 80094ce:	1c02      	adds	r2, r0, #0
 80094d0:	801a      	strh	r2, [r3, #0]
 80094d2:	003b      	movs	r3, r7
 80094d4:	1c0a      	adds	r2, r1, #0
 80094d6:	801a      	strh	r2, [r3, #0]
    uint16_t crc = init_value;
 80094d8:	230e      	movs	r3, #14
 80094da:	18fb      	adds	r3, r7, r3
 80094dc:	003a      	movs	r2, r7
 80094de:	8812      	ldrh	r2, [r2, #0]
 80094e0:	801a      	strh	r2, [r3, #0]

    while (data_len--)
 80094e2:	e02e      	b.n	8009542 <calculate_crc+0x82>
    {
        uint16_t x = crc >> 8 ^ *p_data++;
 80094e4:	240e      	movs	r4, #14
 80094e6:	193b      	adds	r3, r7, r4
 80094e8:	881b      	ldrh	r3, [r3, #0]
 80094ea:	0a1b      	lsrs	r3, r3, #8
 80094ec:	b299      	uxth	r1, r3
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	1c5a      	adds	r2, r3, #1
 80094f2:	607a      	str	r2, [r7, #4]
 80094f4:	781b      	ldrb	r3, [r3, #0]
 80094f6:	b29a      	uxth	r2, r3
 80094f8:	200c      	movs	r0, #12
 80094fa:	183b      	adds	r3, r7, r0
 80094fc:	404a      	eors	r2, r1
 80094fe:	801a      	strh	r2, [r3, #0]
        x ^= x >> 4;
 8009500:	183b      	adds	r3, r7, r0
 8009502:	881b      	ldrh	r3, [r3, #0]
 8009504:	091b      	lsrs	r3, r3, #4
 8009506:	b299      	uxth	r1, r3
 8009508:	183b      	adds	r3, r7, r0
 800950a:	183a      	adds	r2, r7, r0
 800950c:	8812      	ldrh	r2, [r2, #0]
 800950e:	404a      	eors	r2, r1
 8009510:	801a      	strh	r2, [r3, #0]
        crc = (crc << 8) ^ (x << 12) ^ (x << 5) ^ (x);
 8009512:	0021      	movs	r1, r4
 8009514:	187b      	adds	r3, r7, r1
 8009516:	881b      	ldrh	r3, [r3, #0]
 8009518:	021b      	lsls	r3, r3, #8
 800951a:	b21a      	sxth	r2, r3
 800951c:	183b      	adds	r3, r7, r0
 800951e:	881b      	ldrh	r3, [r3, #0]
 8009520:	031b      	lsls	r3, r3, #12
 8009522:	b21b      	sxth	r3, r3
 8009524:	4053      	eors	r3, r2
 8009526:	b21a      	sxth	r2, r3
 8009528:	183b      	adds	r3, r7, r0
 800952a:	881b      	ldrh	r3, [r3, #0]
 800952c:	015b      	lsls	r3, r3, #5
 800952e:	b21b      	sxth	r3, r3
 8009530:	4053      	eors	r3, r2
 8009532:	b21a      	sxth	r2, r3
 8009534:	183b      	adds	r3, r7, r0
 8009536:	2000      	movs	r0, #0
 8009538:	5e1b      	ldrsh	r3, [r3, r0]
 800953a:	4053      	eors	r3, r2
 800953c:	b21a      	sxth	r2, r3
 800953e:	187b      	adds	r3, r7, r1
 8009540:	801a      	strh	r2, [r3, #0]
    while (data_len--)
 8009542:	1cbb      	adds	r3, r7, #2
 8009544:	881b      	ldrh	r3, [r3, #0]
 8009546:	1cba      	adds	r2, r7, #2
 8009548:	1e59      	subs	r1, r3, #1
 800954a:	8011      	strh	r1, [r2, #0]
 800954c:	2b00      	cmp	r3, #0
 800954e:	d1c9      	bne.n	80094e4 <calculate_crc+0x24>
    }
    return crc;
 8009550:	230e      	movs	r3, #14
 8009552:	18fb      	adds	r3, r7, r3
 8009554:	881b      	ldrh	r3, [r3, #0]
}
 8009556:	0018      	movs	r0, r3
 8009558:	46bd      	mov	sp, r7
 800955a:	b005      	add	sp, #20
 800955c:	bd90      	pop	{r4, r7, pc}
	...

08009560 <check_for_error>:

static void check_for_error(astronode_app_msg_t *p_answer)
{
 8009560:	b580      	push	{r7, lr}
 8009562:	b084      	sub	sp, #16
 8009564:	af00      	add	r7, sp, #0
 8009566:	6078      	str	r0, [r7, #4]
    uint16_t error_code = p_answer->p_payload[0] + (p_answer->p_payload[1] << 8);
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	785b      	ldrb	r3, [r3, #1]
 800956c:	b299      	uxth	r1, r3
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	789b      	ldrb	r3, [r3, #2]
 8009572:	b29b      	uxth	r3, r3
 8009574:	021b      	lsls	r3, r3, #8
 8009576:	b29a      	uxth	r2, r3
 8009578:	200e      	movs	r0, #14
 800957a:	183b      	adds	r3, r7, r0
 800957c:	188a      	adds	r2, r1, r2
 800957e:	801a      	strh	r2, [r3, #0]

    switch (error_code)
 8009580:	183b      	adds	r3, r7, r0
 8009582:	881b      	ldrh	r3, [r3, #0]
 8009584:	4a40      	ldr	r2, [pc, #256]	; (8009688 <check_for_error+0x128>)
 8009586:	4293      	cmp	r3, r2
 8009588:	d100      	bne.n	800958c <check_for_error+0x2c>
 800958a:	e06f      	b.n	800966c <check_for_error+0x10c>
 800958c:	4a3e      	ldr	r2, [pc, #248]	; (8009688 <check_for_error+0x128>)
 800958e:	4293      	cmp	r3, r2
 8009590:	dd00      	ble.n	8009594 <check_for_error+0x34>
 8009592:	e070      	b.n	8009676 <check_for_error+0x116>
 8009594:	4a3d      	ldr	r2, [pc, #244]	; (800968c <check_for_error+0x12c>)
 8009596:	4293      	cmp	r3, r2
 8009598:	d100      	bne.n	800959c <check_for_error+0x3c>
 800959a:	e062      	b.n	8009662 <check_for_error+0x102>
 800959c:	4a3b      	ldr	r2, [pc, #236]	; (800968c <check_for_error+0x12c>)
 800959e:	4293      	cmp	r3, r2
 80095a0:	dd00      	ble.n	80095a4 <check_for_error+0x44>
 80095a2:	e068      	b.n	8009676 <check_for_error+0x116>
 80095a4:	4a3a      	ldr	r2, [pc, #232]	; (8009690 <check_for_error+0x130>)
 80095a6:	4293      	cmp	r3, r2
 80095a8:	d056      	beq.n	8009658 <check_for_error+0xf8>
 80095aa:	4a39      	ldr	r2, [pc, #228]	; (8009690 <check_for_error+0x130>)
 80095ac:	4293      	cmp	r3, r2
 80095ae:	dd00      	ble.n	80095b2 <check_for_error+0x52>
 80095b0:	e061      	b.n	8009676 <check_for_error+0x116>
 80095b2:	4a38      	ldr	r2, [pc, #224]	; (8009694 <check_for_error+0x134>)
 80095b4:	4293      	cmp	r3, r2
 80095b6:	d04a      	beq.n	800964e <check_for_error+0xee>
 80095b8:	4a36      	ldr	r2, [pc, #216]	; (8009694 <check_for_error+0x134>)
 80095ba:	4293      	cmp	r3, r2
 80095bc:	dc5b      	bgt.n	8009676 <check_for_error+0x116>
 80095be:	4a36      	ldr	r2, [pc, #216]	; (8009698 <check_for_error+0x138>)
 80095c0:	4293      	cmp	r3, r2
 80095c2:	d03f      	beq.n	8009644 <check_for_error+0xe4>
 80095c4:	4a34      	ldr	r2, [pc, #208]	; (8009698 <check_for_error+0x138>)
 80095c6:	4293      	cmp	r3, r2
 80095c8:	dc55      	bgt.n	8009676 <check_for_error+0x116>
 80095ca:	4a34      	ldr	r2, [pc, #208]	; (800969c <check_for_error+0x13c>)
 80095cc:	4293      	cmp	r3, r2
 80095ce:	d034      	beq.n	800963a <check_for_error+0xda>
 80095d0:	4a32      	ldr	r2, [pc, #200]	; (800969c <check_for_error+0x13c>)
 80095d2:	4293      	cmp	r3, r2
 80095d4:	dc4f      	bgt.n	8009676 <check_for_error+0x116>
 80095d6:	4a32      	ldr	r2, [pc, #200]	; (80096a0 <check_for_error+0x140>)
 80095d8:	4293      	cmp	r3, r2
 80095da:	d029      	beq.n	8009630 <check_for_error+0xd0>
 80095dc:	4a30      	ldr	r2, [pc, #192]	; (80096a0 <check_for_error+0x140>)
 80095de:	4293      	cmp	r3, r2
 80095e0:	dc49      	bgt.n	8009676 <check_for_error+0x116>
 80095e2:	4a30      	ldr	r2, [pc, #192]	; (80096a4 <check_for_error+0x144>)
 80095e4:	4293      	cmp	r3, r2
 80095e6:	d01e      	beq.n	8009626 <check_for_error+0xc6>
 80095e8:	4a2e      	ldr	r2, [pc, #184]	; (80096a4 <check_for_error+0x144>)
 80095ea:	4293      	cmp	r3, r2
 80095ec:	dc43      	bgt.n	8009676 <check_for_error+0x116>
 80095ee:	2222      	movs	r2, #34	; 0x22
 80095f0:	32ff      	adds	r2, #255	; 0xff
 80095f2:	4293      	cmp	r3, r2
 80095f4:	d012      	beq.n	800961c <check_for_error+0xbc>
 80095f6:	2291      	movs	r2, #145	; 0x91
 80095f8:	0052      	lsls	r2, r2, #1
 80095fa:	4293      	cmp	r3, r2
 80095fc:	da3b      	bge.n	8009676 <check_for_error+0x116>
 80095fe:	2b01      	cmp	r3, #1
 8009600:	d002      	beq.n	8009608 <check_for_error+0xa8>
 8009602:	2b11      	cmp	r3, #17
 8009604:	d005      	beq.n	8009612 <check_for_error+0xb2>
 8009606:	e036      	b.n	8009676 <check_for_error+0x116>
    {
        case ASTRONODE_ERR_CODE_CRC_NOT_VALID:
            send_debug_logs("[ERROR] CRC_NOT_VALID : Discrepancy between provided CRC and expected CRC.");
 8009608:	4b27      	ldr	r3, [pc, #156]	; (80096a8 <check_for_error+0x148>)
 800960a:	0018      	movs	r0, r3
 800960c:	f7f9 fd3e 	bl	800308c <send_debug_logs>
            break;
 8009610:	e036      	b.n	8009680 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_LENGTH_NOT_VALID:
            send_debug_logs("[ERROR] LENGTH_NOT_VALID : Message exceeds the maximum length allowed by the given operation code.");
 8009612:	4b26      	ldr	r3, [pc, #152]	; (80096ac <check_for_error+0x14c>)
 8009614:	0018      	movs	r0, r3
 8009616:	f7f9 fd39 	bl	800308c <send_debug_logs>
            break;
 800961a:	e031      	b.n	8009680 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_OPCODE_NOT_VALID:
            send_debug_logs("[ERROR] OPCODE_NOT_VALID : Invalid operation code used.");
 800961c:	4b24      	ldr	r3, [pc, #144]	; (80096b0 <check_for_error+0x150>)
 800961e:	0018      	movs	r0, r3
 8009620:	f7f9 fd34 	bl	800308c <send_debug_logs>
            break;
 8009624:	e02c      	b.n	8009680 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_FORMAT_NOT_VALID:
            send_debug_logs("[ERROR] FORMAT_NOT_VALID : At least one of the fields (SSID, password, token) is not composed of exclusively printable standard ASCII characters (0x20 to 0x7E).");
 8009626:	4b23      	ldr	r3, [pc, #140]	; (80096b4 <check_for_error+0x154>)
 8009628:	0018      	movs	r0, r3
 800962a:	f7f9 fd2f 	bl	800308c <send_debug_logs>
            break;
 800962e:	e027      	b.n	8009680 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_FLASH_WRITING_FAILED:
            send_debug_logs("[ERROR] FLASH_WRITING_FAILED : Failed to write the Wi-Fi settings (SSID, password, token) to the flash.");
 8009630:	4b21      	ldr	r3, [pc, #132]	; (80096b8 <check_for_error+0x158>)
 8009632:	0018      	movs	r0, r3
 8009634:	f7f9 fd2a 	bl	800308c <send_debug_logs>
            break;
 8009638:	e022      	b.n	8009680 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_BUFFER_FULL:
            send_debug_logs("[ERROR] BUFFER_FULL : Failed to queue the payload because the sending queue is already full.");
 800963a:	4b20      	ldr	r3, [pc, #128]	; (80096bc <check_for_error+0x15c>)
 800963c:	0018      	movs	r0, r3
 800963e:	f7f9 fd25 	bl	800308c <send_debug_logs>
            break;
 8009642:	e01d      	b.n	8009680 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_DUPLICATE_ID:
            send_debug_logs("[ERROR] DUPLICATE_ID : Failed to queue the payload because the Payload ID provided by the asset is already in use in the Astronode queue.");
 8009644:	4b1e      	ldr	r3, [pc, #120]	; (80096c0 <check_for_error+0x160>)
 8009646:	0018      	movs	r0, r3
 8009648:	f7f9 fd20 	bl	800308c <send_debug_logs>
            break;
 800964c:	e018      	b.n	8009680 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_BUFFER_EMPTY:
            send_debug_logs("[ERROR] BUFFER_EMPTY : Failed to dequeue a payload from the buffer because the buffer is empty.");
 800964e:	4b1d      	ldr	r3, [pc, #116]	; (80096c4 <check_for_error+0x164>)
 8009650:	0018      	movs	r0, r3
 8009652:	f7f9 fd1b 	bl	800308c <send_debug_logs>
            break;
 8009656:	e013      	b.n	8009680 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_INVALID_POS:
            send_debug_logs("[ERROR] INVALID_POS : Failed to update the geolocation information. Latitude and longitude fields must in the range [-90,90] degrees and [-180,180] degrees, respectively.");
 8009658:	4b1b      	ldr	r3, [pc, #108]	; (80096c8 <check_for_error+0x168>)
 800965a:	0018      	movs	r0, r3
 800965c:	f7f9 fd16 	bl	800308c <send_debug_logs>
            break;
 8009660:	e00e      	b.n	8009680 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_NO_ACK:
            send_debug_logs("[ERROR] NO_ACK : No satellite acknowledgement available for any payload.");
 8009662:	4b1a      	ldr	r3, [pc, #104]	; (80096cc <check_for_error+0x16c>)
 8009664:	0018      	movs	r0, r3
 8009666:	f7f9 fd11 	bl	800308c <send_debug_logs>
            break;
 800966a:	e009      	b.n	8009680 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_NO_CLEAR:
            send_debug_logs("[ERROR] NO_CLEAR : No payload ack to clear, or it was already cleared.");
 800966c:	4b18      	ldr	r3, [pc, #96]	; (80096d0 <check_for_error+0x170>)
 800966e:	0018      	movs	r0, r3
 8009670:	f7f9 fd0c 	bl	800308c <send_debug_logs>
            break;
 8009674:	e004      	b.n	8009680 <check_for_error+0x120>

        default:
            send_debug_logs("[ERROR] error_code is not defined.");
 8009676:	4b17      	ldr	r3, [pc, #92]	; (80096d4 <check_for_error+0x174>)
 8009678:	0018      	movs	r0, r3
 800967a:	f7f9 fd07 	bl	800308c <send_debug_logs>
            break;
 800967e:	46c0      	nop			; (mov r8, r8)
    }
}
 8009680:	46c0      	nop			; (mov r8, r8)
 8009682:	46bd      	mov	sp, r7
 8009684:	b004      	add	sp, #16
 8009686:	bd80      	pop	{r7, pc}
 8009688:	00004601 	.word	0x00004601
 800968c:	00004501 	.word	0x00004501
 8009690:	00003501 	.word	0x00003501
 8009694:	00002601 	.word	0x00002601
 8009698:	00002511 	.word	0x00002511
 800969c:	00002501 	.word	0x00002501
 80096a0:	00000611 	.word	0x00000611
 80096a4:	00000601 	.word	0x00000601
 80096a8:	080140a0 	.word	0x080140a0
 80096ac:	080140ec 	.word	0x080140ec
 80096b0:	08014150 	.word	0x08014150
 80096b4:	08014188 	.word	0x08014188
 80096b8:	0801422c 	.word	0x0801422c
 80096bc:	08014294 	.word	0x08014294
 80096c0:	080142f4 	.word	0x080142f4
 80096c4:	08014380 	.word	0x08014380
 80096c8:	080143e0 	.word	0x080143e0
 80096cc:	0801448c 	.word	0x0801448c
 80096d0:	080144d8 	.word	0x080144d8
 80096d4:	08014520 	.word	0x08014520

080096d8 <receive_astronode_answer>:

static return_status_t receive_astronode_answer(uint8_t *p_rx_buffer, uint16_t *p_buffer_length)
{
 80096d8:	b5b0      	push	{r4, r5, r7, lr}
 80096da:	b086      	sub	sp, #24
 80096dc:	af00      	add	r7, sp, #0
 80096de:	6078      	str	r0, [r7, #4]
 80096e0:	6039      	str	r1, [r7, #0]
    uint8_t rx_char = 0;
 80096e2:	230f      	movs	r3, #15
 80096e4:	18fb      	adds	r3, r7, r3
 80096e6:	2200      	movs	r2, #0
 80096e8:	701a      	strb	r2, [r3, #0]
    uint16_t length = 0;
 80096ea:	2316      	movs	r3, #22
 80096ec:	18fb      	adds	r3, r7, r3
 80096ee:	2200      	movs	r2, #0
 80096f0:	801a      	strh	r2, [r3, #0]
    uint32_t timeout_answer_received = get_systick();
 80096f2:	f7fa f90f 	bl	8003914 <get_systick>
 80096f6:	0003      	movs	r3, r0
 80096f8:	613b      	str	r3, [r7, #16]
    bool is_answer_received = false;
 80096fa:	2315      	movs	r3, #21
 80096fc:	18fb      	adds	r3, r7, r3
 80096fe:	2200      	movs	r2, #0
 8009700:	701a      	strb	r2, [r3, #0]

    while (is_answer_received == false)
 8009702:	e054      	b.n	80097ae <receive_astronode_answer+0xd6>
    {
        if (is_systick_timeout_over(timeout_answer_received, ASTRONODE_ANSWER_TIMEOUT_MS))
 8009704:	4a34      	ldr	r2, [pc, #208]	; (80097d8 <receive_astronode_answer+0x100>)
 8009706:	693b      	ldr	r3, [r7, #16]
 8009708:	0011      	movs	r1, r2
 800970a:	0018      	movs	r0, r3
 800970c:	f7fa f90a 	bl	8003924 <is_systick_timeout_over>
 8009710:	1e03      	subs	r3, r0, #0
 8009712:	d005      	beq.n	8009720 <receive_astronode_answer+0x48>
        {
            send_debug_logs("ERROR : Received answer timeout..");
 8009714:	4b31      	ldr	r3, [pc, #196]	; (80097dc <receive_astronode_answer+0x104>)
 8009716:	0018      	movs	r0, r3
 8009718:	f7f9 fcb8 	bl	800308c <send_debug_logs>
            return RS_FAILURE;
 800971c:	2300      	movs	r3, #0
 800971e:	e057      	b.n	80097d0 <receive_astronode_answer+0xf8>
        }
        if (is_astronode_character_received(&rx_char))
 8009720:	250f      	movs	r5, #15
 8009722:	197b      	adds	r3, r7, r5
 8009724:	0018      	movs	r0, r3
 8009726:	f7fa f913 	bl	8003950 <is_astronode_character_received>
 800972a:	0003      	movs	r3, r0
 800972c:	0019      	movs	r1, r3
 800972e:	2016      	movs	r0, #22
 8009730:	183b      	adds	r3, r7, r0
 8009732:	183a      	adds	r2, r7, r0
 8009734:	8812      	ldrh	r2, [r2, #0]
 8009736:	801a      	strh	r2, [r3, #0]
 8009738:	2415      	movs	r4, #21
 800973a:	193b      	adds	r3, r7, r4
 800973c:	193a      	adds	r2, r7, r4
 800973e:	7812      	ldrb	r2, [r2, #0]
 8009740:	701a      	strb	r2, [r3, #0]
 8009742:	2900      	cmp	r1, #0
 8009744:	d033      	beq.n	80097ae <receive_astronode_answer+0xd6>
        {
            if (rx_char == ASTRONODE_TRANSPORT_STX)
 8009746:	197b      	adds	r3, r7, r5
 8009748:	781b      	ldrb	r3, [r3, #0]
 800974a:	2b02      	cmp	r3, #2
 800974c:	d105      	bne.n	800975a <receive_astronode_answer+0x82>
            {
                is_answer_received = false;
 800974e:	193b      	adds	r3, r7, r4
 8009750:	2200      	movs	r2, #0
 8009752:	701a      	strb	r2, [r3, #0]
                length = 0;
 8009754:	183b      	adds	r3, r7, r0
 8009756:	2200      	movs	r2, #0
 8009758:	801a      	strh	r2, [r3, #0]
            }

            p_rx_buffer[length] = rx_char;
 800975a:	2116      	movs	r1, #22
 800975c:	187b      	adds	r3, r7, r1
 800975e:	881b      	ldrh	r3, [r3, #0]
 8009760:	687a      	ldr	r2, [r7, #4]
 8009762:	18d3      	adds	r3, r2, r3
 8009764:	220f      	movs	r2, #15
 8009766:	18ba      	adds	r2, r7, r2
 8009768:	7812      	ldrb	r2, [r2, #0]
 800976a:	701a      	strb	r2, [r3, #0]
            length++;
 800976c:	187b      	adds	r3, r7, r1
 800976e:	881a      	ldrh	r2, [r3, #0]
 8009770:	187b      	adds	r3, r7, r1
 8009772:	3201      	adds	r2, #1
 8009774:	801a      	strh	r2, [r3, #0]

            if (length > ASTRONODE_MAX_LENGTH_RESPONSE)
 8009776:	187b      	adds	r3, r7, r1
 8009778:	881b      	ldrh	r3, [r3, #0]
 800977a:	2bb2      	cmp	r3, #178	; 0xb2
 800977c:	d905      	bls.n	800978a <receive_astronode_answer+0xb2>
            {
                send_debug_logs("ERROR : Message received from the Astronode exceed maximum length allowed.");
 800977e:	4b18      	ldr	r3, [pc, #96]	; (80097e0 <receive_astronode_answer+0x108>)
 8009780:	0018      	movs	r0, r3
 8009782:	f7f9 fc83 	bl	800308c <send_debug_logs>
                return RS_FAILURE;
 8009786:	2300      	movs	r3, #0
 8009788:	e022      	b.n	80097d0 <receive_astronode_answer+0xf8>
            }

            if (rx_char == ASTRONODE_TRANSPORT_ETX)
 800978a:	230f      	movs	r3, #15
 800978c:	18fb      	adds	r3, r7, r3
 800978e:	781b      	ldrb	r3, [r3, #0]
 8009790:	2b03      	cmp	r3, #3
 8009792:	d10c      	bne.n	80097ae <receive_astronode_answer+0xd6>
            {
                if (length > 1)
 8009794:	2216      	movs	r2, #22
 8009796:	18bb      	adds	r3, r7, r2
 8009798:	881b      	ldrh	r3, [r3, #0]
 800979a:	2b01      	cmp	r3, #1
 800979c:	d907      	bls.n	80097ae <receive_astronode_answer+0xd6>
                {
                    *p_buffer_length = length;
 800979e:	683b      	ldr	r3, [r7, #0]
 80097a0:	18ba      	adds	r2, r7, r2
 80097a2:	8812      	ldrh	r2, [r2, #0]
 80097a4:	801a      	strh	r2, [r3, #0]
                    is_answer_received = true;
 80097a6:	2315      	movs	r3, #21
 80097a8:	18fb      	adds	r3, r7, r3
 80097aa:	2201      	movs	r2, #1
 80097ac:	701a      	strb	r2, [r3, #0]
    while (is_answer_received == false)
 80097ae:	2315      	movs	r3, #21
 80097b0:	18fb      	adds	r3, r7, r3
 80097b2:	781b      	ldrb	r3, [r3, #0]
 80097b4:	2201      	movs	r2, #1
 80097b6:	4053      	eors	r3, r2
 80097b8:	b2db      	uxtb	r3, r3
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d1a2      	bne.n	8009704 <receive_astronode_answer+0x2c>
                }
            }
        }
    }
    send_debug_logs("Message received from the Astronode <-- ");
 80097be:	4b09      	ldr	r3, [pc, #36]	; (80097e4 <receive_astronode_answer+0x10c>)
 80097c0:	0018      	movs	r0, r3
 80097c2:	f7f9 fc63 	bl	800308c <send_debug_logs>
    send_debug_logs((char *) p_rx_buffer);
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	0018      	movs	r0, r3
 80097ca:	f7f9 fc5f 	bl	800308c <send_debug_logs>

    return RS_SUCCESS;
 80097ce:	2301      	movs	r3, #1
}
 80097d0:	0018      	movs	r0, r3
 80097d2:	46bd      	mov	sp, r7
 80097d4:	b006      	add	sp, #24
 80097d6:	bdb0      	pop	{r4, r5, r7, pc}
 80097d8:	000005dc 	.word	0x000005dc
 80097dc:	08014544 	.word	0x08014544
 80097e0:	08014568 	.word	0x08014568
 80097e4:	080145b4 	.word	0x080145b4

080097e8 <uint8_to_ascii_buffer>:

static void uint8_to_ascii_buffer(const uint8_t value, uint8_t *p_target_buffer)
{
 80097e8:	b580      	push	{r7, lr}
 80097ea:	b082      	sub	sp, #8
 80097ec:	af00      	add	r7, sp, #0
 80097ee:	0002      	movs	r2, r0
 80097f0:	6039      	str	r1, [r7, #0]
 80097f2:	1dfb      	adds	r3, r7, #7
 80097f4:	701a      	strb	r2, [r3, #0]
    p_target_buffer[0] = g_ascii_lookup[value >> 4];
 80097f6:	1dfb      	adds	r3, r7, #7
 80097f8:	781b      	ldrb	r3, [r3, #0]
 80097fa:	091b      	lsrs	r3, r3, #4
 80097fc:	b2db      	uxtb	r3, r3
 80097fe:	001a      	movs	r2, r3
 8009800:	4b08      	ldr	r3, [pc, #32]	; (8009824 <uint8_to_ascii_buffer+0x3c>)
 8009802:	5c9a      	ldrb	r2, [r3, r2]
 8009804:	683b      	ldr	r3, [r7, #0]
 8009806:	701a      	strb	r2, [r3, #0]
    p_target_buffer[1] = g_ascii_lookup[value & 0x0F];
 8009808:	1dfb      	adds	r3, r7, #7
 800980a:	781b      	ldrb	r3, [r3, #0]
 800980c:	220f      	movs	r2, #15
 800980e:	401a      	ands	r2, r3
 8009810:	683b      	ldr	r3, [r7, #0]
 8009812:	3301      	adds	r3, #1
 8009814:	4903      	ldr	r1, [pc, #12]	; (8009824 <uint8_to_ascii_buffer+0x3c>)
 8009816:	5c8a      	ldrb	r2, [r1, r2]
 8009818:	701a      	strb	r2, [r3, #0]
}
 800981a:	46c0      	nop			; (mov r8, r8)
 800981c:	46bd      	mov	sp, r7
 800981e:	b002      	add	sp, #8
 8009820:	bd80      	pop	{r7, pc}
 8009822:	46c0      	nop			; (mov r8, r8)
 8009824:	08014914 	.word	0x08014914

08009828 <my_astro_init>:
 *      Author: mzeml
 */
#include "my_astronode.h"

bool my_astro_init ()
{
 8009828:	b590      	push	{r4, r7, lr}
 800982a:	b087      	sub	sp, #28
 800982c:	af04      	add	r7, sp, #16
	bool cfg_wr = false ;
 800982e:	1dfb      	adds	r3, r7, #7
 8009830:	2200      	movs	r2, #0
 8009832:	701a      	strb	r2, [r3, #0]

	while ( !cfg_wr )
 8009834:	e012      	b.n	800985c <my_astro_init+0x34>
	{
		my_astronode_reset () ;
 8009836:	f7fa f835 	bl	80038a4 <my_astronode_reset>
		// Deep Sleep Mode (false) NOT used
		// Satellite Ack Event Pin Mask (true): EVT pin shows EVT register Payload Ack bit state
		// Reset Notification Event Pin Mask (true):  EVT pin shows EVT register Reset Event Notification bit state
		// Command Available Event Pin Mask (true): EVT pin shows EVT register Command Available bit state
		// Message Transmission (Tx) Pending Event Pin Mask (false):  EVT pin does not show EVT register Msg Tx Pending bit state
		cfg_wr = astronode_send_cfg_wr ( true , true , true , false , true , true , true , false  ) ;
 800983a:	1dfc      	adds	r4, r7, #7
 800983c:	2300      	movs	r3, #0
 800983e:	9303      	str	r3, [sp, #12]
 8009840:	2301      	movs	r3, #1
 8009842:	9302      	str	r3, [sp, #8]
 8009844:	2301      	movs	r3, #1
 8009846:	9301      	str	r3, [sp, #4]
 8009848:	2301      	movs	r3, #1
 800984a:	9300      	str	r3, [sp, #0]
 800984c:	2300      	movs	r3, #0
 800984e:	2201      	movs	r2, #1
 8009850:	2101      	movs	r1, #1
 8009852:	2001      	movs	r0, #1
 8009854:	f7fe fb64 	bl	8007f20 <astronode_send_cfg_wr>
 8009858:	0003      	movs	r3, r0
 800985a:	7023      	strb	r3, [r4, #0]
	while ( !cfg_wr )
 800985c:	1dfb      	adds	r3, r7, #7
 800985e:	781b      	ldrb	r3, [r3, #0]
 8009860:	2201      	movs	r2, #1
 8009862:	4053      	eors	r3, r2
 8009864:	b2db      	uxtb	r3, r3
 8009866:	2b00      	cmp	r3, #0
 8009868:	d1e5      	bne.n	8009836 <my_astro_init+0xe>
	}

	if ( cfg_wr )
 800986a:	1dfb      	adds	r3, r7, #7
 800986c:	781b      	ldrb	r3, [r3, #0]
 800986e:	2b00      	cmp	r3, #0
 8009870:	d00d      	beq.n	800988e <my_astro_init+0x66>
	{
		astronode_send_rtc_rr () ;
 8009872:	f7fe ffbb 	bl	80087ec <astronode_send_rtc_rr>
		astronode_send_cfg_sr () ;
 8009876:	f7fe fb1b 	bl	8007eb0 <astronode_send_cfg_sr>
		astronode_send_mpn_rr () ;
 800987a:	f7ff f8b1 	bl	80089e0 <astronode_send_mpn_rr>
		astronode_send_msn_rr () ;
 800987e:	f7fe fca5 	bl	80081cc <astronode_send_msn_rr>
		astronode_send_mgi_rr () ;
 8009882:	f7fe fbf9 	bl	8008078 <astronode_send_mgi_rr>
		astronode_send_pld_fr () ;
 8009886:	f7fe ff35 	bl	80086f4 <astronode_send_pld_fr>
		return true ;
 800988a:	2301      	movs	r3, #1
 800988c:	e000      	b.n	8009890 <my_astro_init+0x68>
	}
	else
	{
		return false ;
 800988e:	2300      	movs	r3, #0
	}
}
 8009890:	0018      	movs	r0, r3
 8009892:	46bd      	mov	sp, r7
 8009894:	b003      	add	sp, #12
 8009896:	bd90      	pop	{r4, r7, pc}

08009898 <my_astro_add_payload_2_queue>:

bool my_astro_add_payload_2_queue ( uint16_t id , char* payload )
{
 8009898:	b580      	push	{r7, lr}
 800989a:	b084      	sub	sp, #16
 800989c:	af00      	add	r7, sp, #0
 800989e:	0002      	movs	r2, r0
 80098a0:	6039      	str	r1, [r7, #0]
 80098a2:	1dbb      	adds	r3, r7, #6
 80098a4:	801a      	strh	r2, [r3, #0]
	size_t l = strlen ( payload ) ;
 80098a6:	683b      	ldr	r3, [r7, #0]
 80098a8:	0018      	movs	r0, r3
 80098aa:	f7f6 fc2b 	bl	8000104 <strlen>
 80098ae:	0003      	movs	r3, r0
 80098b0:	60fb      	str	r3, [r7, #12]
	if ( l <= ASTRONODE_APP_PAYLOAD_MAX_LEN_BYTES )
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	2ba0      	cmp	r3, #160	; 0xa0
 80098b6:	d80b      	bhi.n	80098d0 <my_astro_add_payload_2_queue+0x38>
	{
		if ( astronode_send_pld_er ( id , payload , l ) )
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	b29a      	uxth	r2, r3
 80098bc:	6839      	ldr	r1, [r7, #0]
 80098be:	1dbb      	adds	r3, r7, #6
 80098c0:	881b      	ldrh	r3, [r3, #0]
 80098c2:	0018      	movs	r0, r3
 80098c4:	f7fe fe6c 	bl	80085a0 <astronode_send_pld_er>
 80098c8:	1e03      	subs	r3, r0, #0
 80098ca:	d005      	beq.n	80098d8 <my_astro_add_payload_2_queue+0x40>
		{
			return true ;
 80098cc:	2301      	movs	r3, #1
 80098ce:	e004      	b.n	80098da <my_astro_add_payload_2_queue+0x42>
		}
	}
	else
	{
		send_debug_logs ( "my_astronode.c,my_astro_add_payload_2_queue,Payload exceeded ASTRONODE_APP_PAYLOAD_MAX_LEN_BYTES value." ) ;
 80098d0:	4b04      	ldr	r3, [pc, #16]	; (80098e4 <my_astro_add_payload_2_queue+0x4c>)
 80098d2:	0018      	movs	r0, r3
 80098d4:	f7f9 fbda 	bl	800308c <send_debug_logs>
	}
	return false ;
 80098d8:	2300      	movs	r3, #0
}
 80098da:	0018      	movs	r0, r3
 80098dc:	46bd      	mov	sp, r7
 80098de:	b004      	add	sp, #16
 80098e0:	bd80      	pop	{r7, pc}
 80098e2:	46c0      	nop			; (mov r8, r8)
 80098e4:	080145e0 	.word	0x080145e0

080098e8 <my_astro_handle_evt>:
bool my_astro_handle_evt ( void )
{
 80098e8:	b580      	push	{r7, lr}
 80098ea:	af00      	add	r7, sp, #0
	send_debug_logs ( "my_astronode.c,my_astro_handle_evt,evt pin is high." ) ;
 80098ec:	4b19      	ldr	r3, [pc, #100]	; (8009954 <my_astro_handle_evt+0x6c>)
 80098ee:	0018      	movs	r0, r3
 80098f0:	f7f9 fbcc 	bl	800308c <send_debug_logs>
	astronode_send_evt_rr () ;
 80098f4:	f7fe fd14 	bl	8008320 <astronode_send_evt_rr>
	if (is_sak_available () )
 80098f8:	f7ff fb00 	bl	8008efc <is_sak_available>
 80098fc:	1e03      	subs	r3, r0, #0
 80098fe:	d007      	beq.n	8009910 <my_astro_handle_evt+0x28>
	{
	  astronode_send_sak_rr () ;
 8009900:	f7fe ffd8 	bl	80088b4 <astronode_send_sak_rr>
	  astronode_send_sak_cr () ;
 8009904:	f7ff f82c 	bl	8008960 <astronode_send_sak_cr>
	  send_debug_logs ( "my_astronode.c,my_astro_handle_evt,message has been acknowledged." ) ;
 8009908:	4b13      	ldr	r3, [pc, #76]	; (8009958 <my_astro_handle_evt+0x70>)
 800990a:	0018      	movs	r0, r3
 800990c:	f7f9 fbbe 	bl	800308c <send_debug_logs>
	  //astronode_send_per_rr () ;
	}
	if ( is_astronode_reset () )
 8009910:	f7ff fafe 	bl	8008f10 <is_astronode_reset>
 8009914:	1e03      	subs	r3, r0, #0
 8009916:	d005      	beq.n	8009924 <my_astro_handle_evt+0x3c>
	{
	  send_debug_logs ( "my_astronode.c,my_astro_handle_evt,terminal has been reset." ) ;
 8009918:	4b10      	ldr	r3, [pc, #64]	; (800995c <my_astro_handle_evt+0x74>)
 800991a:	0018      	movs	r0, r3
 800991c:	f7f9 fbb6 	bl	800308c <send_debug_logs>
	  astronode_send_res_cr () ;
 8009920:	f7fe ff24 	bl	800876c <astronode_send_res_cr>
	}
	if ( is_command_available () )
 8009924:	f7ff fafe 	bl	8008f24 <is_command_available>
 8009928:	1e03      	subs	r3, r0, #0
 800992a:	d00e      	beq.n	800994a <my_astro_handle_evt+0x62>
	{
	  send_debug_logs ( "my_astronode.c,my_astro_handle_evt,unicast command is available" ) ;
 800992c:	4b0c      	ldr	r3, [pc, #48]	; (8009960 <my_astro_handle_evt+0x78>)
 800992e:	0018      	movs	r0, r3
 8009930:	f7f9 fbac 	bl	800308c <send_debug_logs>
	  if ( astronode_send_cmd_rr ( my_astro_rcv_cmd ) )
 8009934:	4b0b      	ldr	r3, [pc, #44]	; (8009964 <my_astro_handle_evt+0x7c>)
 8009936:	0018      	movs	r0, r3
 8009938:	f7ff f93c 	bl	8008bb4 <astronode_send_cmd_rr>
 800993c:	1e03      	subs	r3, r0, #0
 800993e:	d002      	beq.n	8009946 <my_astro_handle_evt+0x5e>
	  {
		  astro_rcv_cmd_flag = true ;
 8009940:	4b09      	ldr	r3, [pc, #36]	; (8009968 <my_astro_handle_evt+0x80>)
 8009942:	2201      	movs	r2, #1
 8009944:	701a      	strb	r2, [r3, #0]
	  }
	  astronode_send_cmd_cr () ;
 8009946:	f7ff f8f5 	bl	8008b34 <astronode_send_cmd_cr>
	}
	return true ;
 800994a:	2301      	movs	r3, #1
}
 800994c:	0018      	movs	r0, r3
 800994e:	46bd      	mov	sp, r7
 8009950:	bd80      	pop	{r7, pc}
 8009952:	46c0      	nop			; (mov r8, r8)
 8009954:	08014648 	.word	0x08014648
 8009958:	0801467c 	.word	0x0801467c
 800995c:	080146c0 	.word	0x080146c0
 8009960:	080146fc 	.word	0x080146fc
 8009964:	20000c0c 	.word	0x20000c0c
 8009968:	20000c0a 	.word	0x20000c0a

0800996c <my_astro_write_coordinates>:
	//astronode_send_per_rr () ;
	return true ;
}

void my_astro_write_coordinates ( int32_t astro_geo_wr_latitude , int32_t astro_geo_wr_longitude )
{
 800996c:	b580      	push	{r7, lr}
 800996e:	b082      	sub	sp, #8
 8009970:	af00      	add	r7, sp, #0
 8009972:	6078      	str	r0, [r7, #4]
 8009974:	6039      	str	r1, [r7, #0]
	astronode_send_geo_wr ( astro_geo_wr_latitude , astro_geo_wr_longitude ) ;
 8009976:	683a      	ldr	r2, [r7, #0]
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	0011      	movs	r1, r2
 800997c:	0018      	movs	r0, r3
 800997e:	f7fe fd4f 	bl	8008420 <astronode_send_geo_wr>
}
 8009982:	46c0      	nop			; (mov r8, r8)
 8009984:	46bd      	mov	sp, r7
 8009986:	b002      	add	sp, #8
 8009988:	bd80      	pop	{r7, pc}
	...

0800998c <my_gnss_acq_coordinates>:
 */

#include "my_gnss.h"

bool my_gnss_acq_coordinates ( fix_astro* fix3d )
{
 800998c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800998e:	4ca5      	ldr	r4, [pc, #660]	; (8009c24 <my_gnss_acq_coordinates+0x298>)
 8009990:	44a5      	add	sp, r4
 8009992:	af00      	add	r7, sp, #0
 8009994:	6078      	str	r0, [r7, #4]
	bool		r = false ;
 8009996:	4ba4      	ldr	r3, [pc, #656]	; (8009c28 <my_gnss_acq_coordinates+0x29c>)
 8009998:	18fb      	adds	r3, r7, r3
 800999a:	2200      	movs	r2, #0
 800999c:	701a      	strb	r2, [r3, #0]
	bool		is_utc_saved = false ;
 800999e:	4ba3      	ldr	r3, [pc, #652]	; (8009c2c <my_gnss_acq_coordinates+0x2a0>)
 80099a0:	18fb      	adds	r3, r7, r3
 80099a2:	2200      	movs	r2, #0
 80099a4:	701a      	strb	r2, [r3, #0]
	uint8_t		rx_byte = 0 ;
 80099a6:	4ba2      	ldr	r3, [pc, #648]	; (8009c30 <my_gnss_acq_coordinates+0x2a4>)
 80099a8:	18fb      	adds	r3, r7, r3
 80099aa:	2200      	movs	r2, #0
 80099ac:	701a      	strb	r2, [r3, #0]
	uint8_t		i_nmea = 0 ;
 80099ae:	4ba1      	ldr	r3, [pc, #644]	; (8009c34 <my_gnss_acq_coordinates+0x2a8>)
 80099b0:	18fb      	adds	r3, r7, r3
 80099b2:	2200      	movs	r2, #0
 80099b4:	701a      	strb	r2, [r3, #0]
	uint8_t		gsv_tns = 0 ;
 80099b6:	4ba0      	ldr	r3, [pc, #640]	; (8009c38 <my_gnss_acq_coordinates+0x2ac>)
 80099b8:	18fb      	adds	r3, r7, r3
 80099ba:	2200      	movs	r2, #0
 80099bc:	701a      	strb	r2, [r3, #0]
	uint8_t		nmea_message[UART_TX_MAX_BUFF_SIZE] = {0} ;
 80099be:	4b9f      	ldr	r3, [pc, #636]	; (8009c3c <my_gnss_acq_coordinates+0x2b0>)
 80099c0:	2486      	movs	r4, #134	; 0x86
 80099c2:	00a4      	lsls	r4, r4, #2
 80099c4:	191b      	adds	r3, r3, r4
 80099c6:	19db      	adds	r3, r3, r7
 80099c8:	2200      	movs	r2, #0
 80099ca:	601a      	str	r2, [r3, #0]
 80099cc:	3304      	adds	r3, #4
 80099ce:	22f6      	movs	r2, #246	; 0xf6
 80099d0:	2100      	movs	r1, #0
 80099d2:	0018      	movs	r0, r3
 80099d4:	f002 fc44 	bl	800c260 <memset>
	uint8_t		gngll_message[UART_TX_MAX_BUFF_SIZE] = {0} ;
 80099d8:	4b99      	ldr	r3, [pc, #612]	; (8009c40 <my_gnss_acq_coordinates+0x2b4>)
 80099da:	191b      	adds	r3, r3, r4
 80099dc:	19db      	adds	r3, r3, r7
 80099de:	2200      	movs	r2, #0
 80099e0:	601a      	str	r2, [r3, #0]
 80099e2:	3304      	adds	r3, #4
 80099e4:	22f6      	movs	r2, #246	; 0xf6
 80099e6:	2100      	movs	r1, #0
 80099e8:	0018      	movs	r0, r3
 80099ea:	f002 fc39 	bl	800c260 <memset>
	char* 		nmea_gsv_label = "GPGSV" ;
 80099ee:	4b95      	ldr	r3, [pc, #596]	; (8009c44 <my_gnss_acq_coordinates+0x2b8>)
 80099f0:	2284      	movs	r2, #132	; 0x84
 80099f2:	0092      	lsls	r2, r2, #2
 80099f4:	18ba      	adds	r2, r7, r2
 80099f6:	6013      	str	r3, [r2, #0]
	char* 		nmea_rmc_label = "GNRMC" ;
 80099f8:	4b93      	ldr	r3, [pc, #588]	; (8009c48 <my_gnss_acq_coordinates+0x2bc>)
 80099fa:	2283      	movs	r2, #131	; 0x83
 80099fc:	0092      	lsls	r2, r2, #2
 80099fe:	18ba      	adds	r2, r7, r2
 8009a00:	6013      	str	r3, [r2, #0]
	char* 		nmea_gngsa_label = "GNGSA" ;
 8009a02:	4b92      	ldr	r3, [pc, #584]	; (8009c4c <my_gnss_acq_coordinates+0x2c0>)
 8009a04:	2282      	movs	r2, #130	; 0x82
 8009a06:	0092      	lsls	r2, r2, #2
 8009a08:	18ba      	adds	r2, r7, r2
 8009a0a:	6013      	str	r3, [r2, #0]
	char* 		nmea_gngll_label = "GNGLL" ;
 8009a0c:	4b90      	ldr	r3, [pc, #576]	; (8009c50 <my_gnss_acq_coordinates+0x2c4>)
 8009a0e:	2281      	movs	r2, #129	; 0x81
 8009a10:	0092      	lsls	r2, r2, #2
 8009a12:	18ba      	adds	r2, r7, r2
 8009a14:	6013      	str	r3, [r2, #0]

	fix3d->fix_mode = '0' ;
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	2230      	movs	r2, #48	; 0x30
 8009a1a:	741a      	strb	r2, [r3, #16]
	fix3d->pdop = 1000 ;
 8009a1c:	6879      	ldr	r1, [r7, #4]
 8009a1e:	2200      	movs	r2, #0
 8009a20:	4b8c      	ldr	r3, [pc, #560]	; (8009c54 <my_gnss_acq_coordinates+0x2c8>)
 8009a22:	608a      	str	r2, [r1, #8]
 8009a24:	60cb      	str	r3, [r1, #12]
	my_tim_start () ;
 8009a26:	f7f9 ffc5 	bl	80039b4 <my_tim_start>
	while ( tim_seconds < fix_acq_ths )
 8009a2a:	e0c4      	b.n	8009bb6 <my_gnss_acq_coordinates+0x22a>
	// Pierwsze
	{
		my_gnss_receive_byte ( &rx_byte, true ) ;
 8009a2c:	4c80      	ldr	r4, [pc, #512]	; (8009c30 <my_gnss_acq_coordinates+0x2a4>)
 8009a2e:	193b      	adds	r3, r7, r4
 8009a30:	2101      	movs	r1, #1
 8009a32:	0018      	movs	r0, r3
 8009a34:	f7f9 ff12 	bl	800385c <my_gnss_receive_byte>
		if ( rx_byte )
 8009a38:	0020      	movs	r0, r4
 8009a3a:	183b      	adds	r3, r7, r0
 8009a3c:	781b      	ldrb	r3, [r3, #0]
 8009a3e:	4c7b      	ldr	r4, [pc, #492]	; (8009c2c <my_gnss_acq_coordinates+0x2a0>)
 8009a40:	193a      	adds	r2, r7, r4
 8009a42:	1939      	adds	r1, r7, r4
 8009a44:	7809      	ldrb	r1, [r1, #0]
 8009a46:	7011      	strb	r1, [r2, #0]
 8009a48:	4d7b      	ldr	r5, [pc, #492]	; (8009c38 <my_gnss_acq_coordinates+0x2ac>)
 8009a4a:	197a      	adds	r2, r7, r5
 8009a4c:	1979      	adds	r1, r7, r5
 8009a4e:	7809      	ldrb	r1, [r1, #0]
 8009a50:	7011      	strb	r1, [r2, #0]
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d100      	bne.n	8009a58 <my_gnss_acq_coordinates+0xcc>
 8009a56:	e0ae      	b.n	8009bb6 <my_gnss_acq_coordinates+0x22a>
		{
			if ( my_nmea_message ( &rx_byte , nmea_message , &i_nmea ) == 2 )
 8009a58:	4b76      	ldr	r3, [pc, #472]	; (8009c34 <my_gnss_acq_coordinates+0x2a8>)
 8009a5a:	18fa      	adds	r2, r7, r3
 8009a5c:	2684      	movs	r6, #132	; 0x84
 8009a5e:	0076      	lsls	r6, r6, #1
 8009a60:	19b9      	adds	r1, r7, r6
 8009a62:	183b      	adds	r3, r7, r0
 8009a64:	0018      	movs	r0, r3
 8009a66:	f000 fbf9 	bl	800a25c <my_nmea_message>
 8009a6a:	0001      	movs	r1, r0
 8009a6c:	193b      	adds	r3, r7, r4
 8009a6e:	193a      	adds	r2, r7, r4
 8009a70:	7812      	ldrb	r2, [r2, #0]
 8009a72:	701a      	strb	r2, [r3, #0]
 8009a74:	197b      	adds	r3, r7, r5
 8009a76:	197a      	adds	r2, r7, r5
 8009a78:	7812      	ldrb	r2, [r2, #0]
 8009a7a:	701a      	strb	r2, [r3, #0]
 8009a7c:	2902      	cmp	r1, #2
 8009a7e:	d000      	beq.n	8009a82 <my_gnss_acq_coordinates+0xf6>
 8009a80:	e099      	b.n	8009bb6 <my_gnss_acq_coordinates+0x22a>
			{
				if ( is_my_nmea_checksum_ok ( (char*) nmea_message ) )
 8009a82:	19bb      	adds	r3, r7, r6
 8009a84:	0018      	movs	r0, r3
 8009a86:	f000 fca9 	bl	800a3dc <is_my_nmea_checksum_ok>
 8009a8a:	0003      	movs	r3, r0
 8009a8c:	0019      	movs	r1, r3
 8009a8e:	193b      	adds	r3, r7, r4
 8009a90:	193a      	adds	r2, r7, r4
 8009a92:	7812      	ldrb	r2, [r2, #0]
 8009a94:	701a      	strb	r2, [r3, #0]
 8009a96:	197b      	adds	r3, r7, r5
 8009a98:	197a      	adds	r2, r7, r5
 8009a9a:	7812      	ldrb	r2, [r2, #0]
 8009a9c:	701a      	strb	r2, [r3, #0]
 8009a9e:	2900      	cmp	r1, #0
 8009aa0:	d100      	bne.n	8009aa4 <my_gnss_acq_coordinates+0x118>
 8009aa2:	e088      	b.n	8009bb6 <my_gnss_acq_coordinates+0x22a>
				{
					if ( !is_utc_saved )
 8009aa4:	193b      	adds	r3, r7, r4
 8009aa6:	781b      	ldrb	r3, [r3, #0]
 8009aa8:	2201      	movs	r2, #1
 8009aaa:	4053      	eors	r3, r2
 8009aac:	b2db      	uxtb	r3, r3
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d015      	beq.n	8009ade <my_gnss_acq_coordinates+0x152>
					{
						if ( fix3d->fix_mode == NMEA_3D_FIX )
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	7c1b      	ldrb	r3, [r3, #16]
 8009ab6:	2b33      	cmp	r3, #51	; 0x33
 8009ab8:	d111      	bne.n	8009ade <my_gnss_acq_coordinates+0x152>
						{
							if ( strstr ( (char*) nmea_message , nmea_rmc_label ) )
 8009aba:	2383      	movs	r3, #131	; 0x83
 8009abc:	009b      	lsls	r3, r3, #2
 8009abe:	18fb      	adds	r3, r7, r3
 8009ac0:	681a      	ldr	r2, [r3, #0]
 8009ac2:	19bb      	adds	r3, r7, r6
 8009ac4:	0011      	movs	r1, r2
 8009ac6:	0018      	movs	r0, r3
 8009ac8:	f002 fc3f 	bl	800c34a <strstr>
 8009acc:	1e03      	subs	r3, r0, #0
 8009ace:	d006      	beq.n	8009ade <my_gnss_acq_coordinates+0x152>
							{
								my_rtc_set_dt_from_nmea_rmc ( (char*) nmea_message ) ; // Jeśli masz fix to na pewno czas jest dobry
 8009ad0:	19bb      	adds	r3, r7, r6
 8009ad2:	0018      	movs	r0, r3
 8009ad4:	f000 f9a6 	bl	8009e24 <my_rtc_set_dt_from_nmea_rmc>
								is_utc_saved = true ;
 8009ad8:	193b      	adds	r3, r7, r4
 8009ada:	2201      	movs	r2, #1
 8009adc:	701a      	strb	r2, [r3, #0]
							}
						}
					}
					if ( strstr ( (char*) nmea_message , nmea_gsv_label ) && gsv_tns < MIN_TNS ) // Nie ma co tego później monitorować, bo jest cała kaskada wiadomości
 8009ade:	2384      	movs	r3, #132	; 0x84
 8009ae0:	009b      	lsls	r3, r3, #2
 8009ae2:	18fb      	adds	r3, r7, r3
 8009ae4:	681a      	ldr	r2, [r3, #0]
 8009ae6:	2484      	movs	r4, #132	; 0x84
 8009ae8:	0064      	lsls	r4, r4, #1
 8009aea:	193b      	adds	r3, r7, r4
 8009aec:	0011      	movs	r1, r2
 8009aee:	0018      	movs	r0, r3
 8009af0:	f002 fc2b 	bl	800c34a <strstr>
 8009af4:	1e03      	subs	r3, r0, #0
 8009af6:	d012      	beq.n	8009b1e <my_gnss_acq_coordinates+0x192>
 8009af8:	4d4f      	ldr	r5, [pc, #316]	; (8009c38 <my_gnss_acq_coordinates+0x2ac>)
 8009afa:	197b      	adds	r3, r7, r5
 8009afc:	781b      	ldrb	r3, [r3, #0]
 8009afe:	2b02      	cmp	r3, #2
 8009b00:	d80d      	bhi.n	8009b1e <my_gnss_acq_coordinates+0x192>
					{
						if ( tim_seconds > min_tns_time_ths )
 8009b02:	4b55      	ldr	r3, [pc, #340]	; (8009c58 <my_gnss_acq_coordinates+0x2cc>)
 8009b04:	881a      	ldrh	r2, [r3, #0]
 8009b06:	4b55      	ldr	r3, [pc, #340]	; (8009c5c <my_gnss_acq_coordinates+0x2d0>)
 8009b08:	881b      	ldrh	r3, [r3, #0]
 8009b0a:	429a      	cmp	r2, r3
 8009b0c:	d85b      	bhi.n	8009bc6 <my_gnss_acq_coordinates+0x23a>
						{
							break ;
						}
						gsv_tns = my_nmea_get_gsv_tns ( (char*) nmea_message ) ;
 8009b0e:	193b      	adds	r3, r7, r4
 8009b10:	0018      	movs	r0, r3
 8009b12:	f000 fe09 	bl	800a728 <my_nmea_get_gsv_tns>
 8009b16:	0003      	movs	r3, r0
 8009b18:	001a      	movs	r2, r3
 8009b1a:	197b      	adds	r3, r7, r5
 8009b1c:	701a      	strb	r2, [r3, #0]
					}
					if ( strstr ( (char*) nmea_message , nmea_gngsa_label ) ) // Koniecznie monitorować cały czas
 8009b1e:	2382      	movs	r3, #130	; 0x82
 8009b20:	009b      	lsls	r3, r3, #2
 8009b22:	18fb      	adds	r3, r7, r3
 8009b24:	681a      	ldr	r2, [r3, #0]
 8009b26:	2484      	movs	r4, #132	; 0x84
 8009b28:	0064      	lsls	r4, r4, #1
 8009b2a:	193b      	adds	r3, r7, r4
 8009b2c:	0011      	movs	r1, r2
 8009b2e:	0018      	movs	r0, r3
 8009b30:	f002 fc0b 	bl	800c34a <strstr>
 8009b34:	1e03      	subs	r3, r0, #0
 8009b36:	d010      	beq.n	8009b5a <my_gnss_acq_coordinates+0x1ce>
					{
						fix3d->fix_mode = get_my_nmea_gngsa_fixed_mode_s ( (char*) nmea_message ) ;
 8009b38:	193b      	adds	r3, r7, r4
 8009b3a:	0018      	movs	r0, r3
 8009b3c:	f000 fbfa 	bl	800a334 <get_my_nmea_gngsa_fixed_mode_s>
 8009b40:	0003      	movs	r3, r0
 8009b42:	001a      	movs	r2, r3
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	741a      	strb	r2, [r3, #16]
						fix3d->pdop = get_my_nmea_gngsa_pdop_d ( (char*) nmea_message ) ;
 8009b48:	193b      	adds	r3, r7, r4
 8009b4a:	0018      	movs	r0, r3
 8009b4c:	f000 fbfd 	bl	800a34a <get_my_nmea_gngsa_pdop_d>
 8009b50:	0002      	movs	r2, r0
 8009b52:	000b      	movs	r3, r1
 8009b54:	6879      	ldr	r1, [r7, #4]
 8009b56:	608a      	str	r2, [r1, #8]
 8009b58:	60cb      	str	r3, [r1, #12]
					}
					if ( strstr ( (char*) nmea_message , nmea_gngll_label ) && is_utc_saved )
 8009b5a:	2381      	movs	r3, #129	; 0x81
 8009b5c:	009b      	lsls	r3, r3, #2
 8009b5e:	18fb      	adds	r3, r7, r3
 8009b60:	681a      	ldr	r2, [r3, #0]
 8009b62:	2384      	movs	r3, #132	; 0x84
 8009b64:	005b      	lsls	r3, r3, #1
 8009b66:	18fb      	adds	r3, r7, r3
 8009b68:	0011      	movs	r1, r2
 8009b6a:	0018      	movs	r0, r3
 8009b6c:	f002 fbed 	bl	800c34a <strstr>
 8009b70:	1e03      	subs	r3, r0, #0
 8009b72:	d020      	beq.n	8009bb6 <my_gnss_acq_coordinates+0x22a>
 8009b74:	4b2d      	ldr	r3, [pc, #180]	; (8009c2c <my_gnss_acq_coordinates+0x2a0>)
 8009b76:	18fb      	adds	r3, r7, r3
 8009b78:	781b      	ldrb	r3, [r3, #0]
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	d01b      	beq.n	8009bb6 <my_gnss_acq_coordinates+0x22a>
					{
						if ( fix3d->fix_mode != NMEA_3D_FIX ) // Solution for Issue #3 Handle a lost of fix during acquisition.
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	7c1b      	ldrb	r3, [r3, #16]
 8009b82:	2b33      	cmp	r3, #51	; 0x33
 8009b84:	d121      	bne.n	8009bca <my_gnss_acq_coordinates+0x23e>
						{
							break ;
						}
						memcpy ( gngll_message , nmea_message , UART_TX_MAX_BUFF_SIZE ) ;
 8009b86:	4b2e      	ldr	r3, [pc, #184]	; (8009c40 <my_gnss_acq_coordinates+0x2b4>)
 8009b88:	2186      	movs	r1, #134	; 0x86
 8009b8a:	0089      	lsls	r1, r1, #2
 8009b8c:	185b      	adds	r3, r3, r1
 8009b8e:	19da      	adds	r2, r3, r7
 8009b90:	4b2a      	ldr	r3, [pc, #168]	; (8009c3c <my_gnss_acq_coordinates+0x2b0>)
 8009b92:	185b      	adds	r3, r3, r1
 8009b94:	19db      	adds	r3, r3, r7
 8009b96:	0010      	movs	r0, r2
 8009b98:	0019      	movs	r1, r3
 8009b9a:	23fa      	movs	r3, #250	; 0xfa
 8009b9c:	001a      	movs	r2, r3
 8009b9e:	f002 fc8c 	bl	800c4ba <memcpy>
						if ( fix3d->pdop <= pdop_ths )
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	6898      	ldr	r0, [r3, #8]
 8009ba6:	68d9      	ldr	r1, [r3, #12]
 8009ba8:	4b2d      	ldr	r3, [pc, #180]	; (8009c60 <my_gnss_acq_coordinates+0x2d4>)
 8009baa:	681a      	ldr	r2, [r3, #0]
 8009bac:	685b      	ldr	r3, [r3, #4]
 8009bae:	f7f6 fc5b 	bl	8000468 <__aeabi_dcmple>
 8009bb2:	1e03      	subs	r3, r0, #0
 8009bb4:	d10b      	bne.n	8009bce <my_gnss_acq_coordinates+0x242>
	while ( tim_seconds < fix_acq_ths )
 8009bb6:	4b28      	ldr	r3, [pc, #160]	; (8009c58 <my_gnss_acq_coordinates+0x2cc>)
 8009bb8:	881a      	ldrh	r2, [r3, #0]
 8009bba:	4b2a      	ldr	r3, [pc, #168]	; (8009c64 <my_gnss_acq_coordinates+0x2d8>)
 8009bbc:	881b      	ldrh	r3, [r3, #0]
 8009bbe:	429a      	cmp	r2, r3
 8009bc0:	d200      	bcs.n	8009bc4 <my_gnss_acq_coordinates+0x238>
 8009bc2:	e733      	b.n	8009a2c <my_gnss_acq_coordinates+0xa0>
 8009bc4:	e004      	b.n	8009bd0 <my_gnss_acq_coordinates+0x244>
							break ;
 8009bc6:	46c0      	nop			; (mov r8, r8)
 8009bc8:	e002      	b.n	8009bd0 <my_gnss_acq_coordinates+0x244>
							break ;
 8009bca:	46c0      	nop			; (mov r8, r8)
 8009bcc:	e000      	b.n	8009bd0 <my_gnss_acq_coordinates+0x244>
						{
							break ;
 8009bce:	46c0      	nop			; (mov r8, r8)
					}
				}
			}
		}
	}
	my_tim_stop () ;
 8009bd0:	f7f9 ff00 	bl	80039d4 <my_tim_stop>
	// WYŁĄCZYĆ I ZASAVEOWAĆ BRAK GLONASS BO OSTATNIO NIE ZROBIŁEM SAVE TO NVRAM

	if ( gngll_message[0] )
 8009bd4:	4b1a      	ldr	r3, [pc, #104]	; (8009c40 <my_gnss_acq_coordinates+0x2b4>)
 8009bd6:	2286      	movs	r2, #134	; 0x86
 8009bd8:	0092      	lsls	r2, r2, #2
 8009bda:	189b      	adds	r3, r3, r2
 8009bdc:	19db      	adds	r3, r3, r7
 8009bde:	781b      	ldrb	r3, [r3, #0]
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d00a      	beq.n	8009bfa <my_gnss_acq_coordinates+0x26e>
	{
		my_nmea_get_gngll_coordinates ( (char*) gngll_message , fix3d ) ;
 8009be4:	687a      	ldr	r2, [r7, #4]
 8009be6:	230c      	movs	r3, #12
 8009be8:	18fb      	adds	r3, r7, r3
 8009bea:	0011      	movs	r1, r2
 8009bec:	0018      	movs	r0, r3
 8009bee:	f000 fcb1 	bl	800a554 <my_nmea_get_gngll_coordinates>
		r = true ;
 8009bf2:	4b0d      	ldr	r3, [pc, #52]	; (8009c28 <my_gnss_acq_coordinates+0x29c>)
 8009bf4:	18fb      	adds	r3, r7, r3
 8009bf6:	2201      	movs	r2, #1
 8009bf8:	701a      	strb	r2, [r3, #0]
	}
	fix3d->acq_time = tim_seconds ;
 8009bfa:	4b17      	ldr	r3, [pc, #92]	; (8009c58 <my_gnss_acq_coordinates+0x2cc>)
 8009bfc:	881a      	ldrh	r2, [r3, #0]
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	825a      	strh	r2, [r3, #18]
	fix3d->acq_total_time += tim_seconds ; // UWAGA: Tutaj nie mogę zaokrąglać, bo będę tracił za każdym razem resztę co się uzbiera w duży błąd
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	695b      	ldr	r3, [r3, #20]
 8009c06:	4a14      	ldr	r2, [pc, #80]	; (8009c58 <my_gnss_acq_coordinates+0x2cc>)
 8009c08:	8812      	ldrh	r2, [r2, #0]
 8009c0a:	189a      	adds	r2, r3, r2
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	615a      	str	r2, [r3, #20]
	return r ;
 8009c10:	4b05      	ldr	r3, [pc, #20]	; (8009c28 <my_gnss_acq_coordinates+0x29c>)
 8009c12:	18fb      	adds	r3, r7, r3
 8009c14:	781b      	ldrb	r3, [r3, #0]
}
 8009c16:	0018      	movs	r0, r3
 8009c18:	46bd      	mov	sp, r7
 8009c1a:	2387      	movs	r3, #135	; 0x87
 8009c1c:	009b      	lsls	r3, r3, #2
 8009c1e:	449d      	add	sp, r3
 8009c20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009c22:	46c0      	nop			; (mov r8, r8)
 8009c24:	fffffde4 	.word	0xfffffde4
 8009c28:	00000217 	.word	0x00000217
 8009c2c:	00000216 	.word	0x00000216
 8009c30:	00000203 	.word	0x00000203
 8009c34:	00000202 	.word	0x00000202
 8009c38:	00000215 	.word	0x00000215
 8009c3c:	fffffef0 	.word	0xfffffef0
 8009c40:	fffffdf4 	.word	0xfffffdf4
 8009c44:	0801473c 	.word	0x0801473c
 8009c48:	08014744 	.word	0x08014744
 8009c4c:	0801474c 	.word	0x0801474c
 8009c50:	08014754 	.word	0x08014754
 8009c54:	408f4000 	.word	0x408f4000
 8009c58:	20000c34 	.word	0x20000c34
 8009c5c:	2000001c 	.word	0x2000001c
 8009c60:	20000020 	.word	0x20000020
 8009c64:	2000001a 	.word	0x2000001a

08009c68 <my_rtc_get_dt>:
** Synopsis: $<TalkerID>RMC,<UTC>,<Status>,<Lat>,<N/S>,<Lon>,<E/W>,<SOG>,<COG>,<Date>,<MagVar>,<MagVarDir>,<ModeInd>,<NavStatus>*<Checksum><CR><LF>
** m message example from Quectel L86: "$GPRMC,085151.187,V,,,,,0.00,0.00,291023,,,N,V*3A". \r\n have been wiped out.
*/

void my_rtc_get_dt ( RTC_DateTypeDef* d , RTC_TimeTypeDef* t )
{
 8009c68:	b580      	push	{r7, lr}
 8009c6a:	b082      	sub	sp, #8
 8009c6c:	af00      	add	r7, sp, #0
 8009c6e:	6078      	str	r0, [r7, #4]
 8009c70:	6039      	str	r1, [r7, #0]
	HAL_RTC_GetDate ( &hrtc , d , RTC_FORMAT_BIN ) ;
 8009c72:	6879      	ldr	r1, [r7, #4]
 8009c74:	4b07      	ldr	r3, [pc, #28]	; (8009c94 <my_rtc_get_dt+0x2c>)
 8009c76:	2200      	movs	r2, #0
 8009c78:	0018      	movs	r0, r3
 8009c7a:	f7fc f939 	bl	8005ef0 <HAL_RTC_GetDate>
	HAL_RTC_GetTime ( &hrtc , t , RTC_FORMAT_BIN ) ;
 8009c7e:	6839      	ldr	r1, [r7, #0]
 8009c80:	4b04      	ldr	r3, [pc, #16]	; (8009c94 <my_rtc_get_dt+0x2c>)
 8009c82:	2200      	movs	r2, #0
 8009c84:	0018      	movs	r0, r3
 8009c86:	f7fc f845 	bl	8005d14 <HAL_RTC_GetTime>
}
 8009c8a:	46c0      	nop			; (mov r8, r8)
 8009c8c:	46bd      	mov	sp, r7
 8009c8e:	b002      	add	sp, #8
 8009c90:	bd80      	pop	{r7, pc}
 8009c92:	46c0      	nop			; (mov r8, r8)
 8009c94:	200006f4 	.word	0x200006f4

08009c98 <my_rtc_get_dt_s>:
uint16_t my_rtc_get_dt_s ( char* dt_s )
{
 8009c98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009c9a:	b08d      	sub	sp, #52	; 0x34
 8009c9c:	af04      	add	r7, sp, #16
 8009c9e:	6078      	str	r0, [r7, #4]
	RTC_DateTypeDef gDate;
	RTC_TimeTypeDef gTime;

	//char cdt[20];

	HAL_RTC_GetTime ( &hrtc , &gTime , RTC_FORMAT_BIN ) ;
 8009ca0:	2508      	movs	r5, #8
 8009ca2:	1979      	adds	r1, r7, r5
 8009ca4:	4b1b      	ldr	r3, [pc, #108]	; (8009d14 <my_rtc_get_dt_s+0x7c>)
 8009ca6:	2200      	movs	r2, #0
 8009ca8:	0018      	movs	r0, r3
 8009caa:	f7fc f833 	bl	8005d14 <HAL_RTC_GetTime>
	HAL_RTC_GetDate ( &hrtc , &gDate , RTC_FORMAT_BIN ) ;
 8009cae:	241c      	movs	r4, #28
 8009cb0:	1939      	adds	r1, r7, r4
 8009cb2:	4b18      	ldr	r3, [pc, #96]	; (8009d14 <my_rtc_get_dt_s+0x7c>)
 8009cb4:	2200      	movs	r2, #0
 8009cb6:	0018      	movs	r0, r3
 8009cb8:	f7fc f91a 	bl	8005ef0 <HAL_RTC_GetDate>

	sprintf ( dt_s , "%4d.%02d.%02d %02d:%02d:%02d" , 2000 + gDate.Year , gDate.Month , gDate.Date , gTime.Hours , gTime.Minutes , gTime.Seconds ) ;
 8009cbc:	0021      	movs	r1, r4
 8009cbe:	187b      	adds	r3, r7, r1
 8009cc0:	78db      	ldrb	r3, [r3, #3]
 8009cc2:	22fa      	movs	r2, #250	; 0xfa
 8009cc4:	00d2      	lsls	r2, r2, #3
 8009cc6:	189a      	adds	r2, r3, r2
 8009cc8:	187b      	adds	r3, r7, r1
 8009cca:	785b      	ldrb	r3, [r3, #1]
 8009ccc:	469c      	mov	ip, r3
 8009cce:	187b      	adds	r3, r7, r1
 8009cd0:	789b      	ldrb	r3, [r3, #2]
 8009cd2:	001c      	movs	r4, r3
 8009cd4:	0028      	movs	r0, r5
 8009cd6:	183b      	adds	r3, r7, r0
 8009cd8:	781b      	ldrb	r3, [r3, #0]
 8009cda:	001d      	movs	r5, r3
 8009cdc:	183b      	adds	r3, r7, r0
 8009cde:	785b      	ldrb	r3, [r3, #1]
 8009ce0:	001e      	movs	r6, r3
 8009ce2:	183b      	adds	r3, r7, r0
 8009ce4:	789b      	ldrb	r3, [r3, #2]
 8009ce6:	490c      	ldr	r1, [pc, #48]	; (8009d18 <my_rtc_get_dt_s+0x80>)
 8009ce8:	6878      	ldr	r0, [r7, #4]
 8009cea:	9303      	str	r3, [sp, #12]
 8009cec:	9602      	str	r6, [sp, #8]
 8009cee:	9501      	str	r5, [sp, #4]
 8009cf0:	9400      	str	r4, [sp, #0]
 8009cf2:	4663      	mov	r3, ip
 8009cf4:	f002 fa1e 	bl	800c134 <sprintf>

	return (uint16_t) ( 2000 + gDate.Year ) ;
 8009cf8:	211c      	movs	r1, #28
 8009cfa:	187b      	adds	r3, r7, r1
 8009cfc:	78db      	ldrb	r3, [r3, #3]
 8009cfe:	b29b      	uxth	r3, r3
 8009d00:	22fa      	movs	r2, #250	; 0xfa
 8009d02:	00d2      	lsls	r2, r2, #3
 8009d04:	4694      	mov	ip, r2
 8009d06:	4463      	add	r3, ip
 8009d08:	b29b      	uxth	r3, r3
}
 8009d0a:	0018      	movs	r0, r3
 8009d0c:	46bd      	mov	sp, r7
 8009d0e:	b009      	add	sp, #36	; 0x24
 8009d10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009d12:	46c0      	nop			; (mov r8, r8)
 8009d14:	200006f4 	.word	0x200006f4
 8009d18:	080147a4 	.word	0x080147a4

08009d1c <my_rtc_set_alarm>:
bool my_rtc_set_alarm ( uint32_t s )
{
 8009d1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009d1e:	b0a9      	sub	sp, #164	; 0xa4
 8009d20:	af02      	add	r7, sp, #8
 8009d22:	6078      	str	r0, [r7, #4]

	RTC_DateTypeDef 	d ;
	RTC_TimeTypeDef 	t ;
	RTC_AlarmTypeDef	a ;

	my_rtc_get_dt ( &d , &t ) ;
 8009d24:	2434      	movs	r4, #52	; 0x34
 8009d26:	193a      	adds	r2, r7, r4
 8009d28:	2548      	movs	r5, #72	; 0x48
 8009d2a:	197b      	adds	r3, r7, r5
 8009d2c:	0011      	movs	r1, r2
 8009d2e:	0018      	movs	r0, r3
 8009d30:	f7ff ff9a 	bl	8009c68 <my_rtc_get_dt>
	my_rtc_get_dt_s ( rtc_dt_s ) ; // Bez tej linii będzie błąd funkcji, która zacznie ustawiać alarm na wartość poprzedniego alarmu i wszystko się zawiesi
 8009d34:	2680      	movs	r6, #128	; 0x80
 8009d36:	19bb      	adds	r3, r7, r6
 8009d38:	0018      	movs	r0, r3
 8009d3a:	f7ff ffad 	bl	8009c98 <my_rtc_get_dt_s>
	sprintf ( m , "%s,%d,%s" , __FILE__ , __LINE__ , rtc_dt_s ) ;
 8009d3e:	4a36      	ldr	r2, [pc, #216]	; (8009e18 <my_rtc_set_alarm+0xfc>)
 8009d40:	4936      	ldr	r1, [pc, #216]	; (8009e1c <my_rtc_set_alarm+0x100>)
 8009d42:	234c      	movs	r3, #76	; 0x4c
 8009d44:	18f8      	adds	r0, r7, r3
 8009d46:	19bb      	adds	r3, r7, r6
 8009d48:	9300      	str	r3, [sp, #0]
 8009d4a:	232d      	movs	r3, #45	; 0x2d
 8009d4c:	f002 f9f2 	bl	800c134 <sprintf>
	send_debug_logs ( m ) ;
 8009d50:	234c      	movs	r3, #76	; 0x4c
 8009d52:	18fb      	adds	r3, r7, r3
 8009d54:	0018      	movs	r0, r3
 8009d56:	f7f9 f999 	bl	800308c <send_debug_logs>
	uint32_t alarm_ts = my_conv_rtc2timestamp ( &d , &t ) + s ;
 8009d5a:	193a      	adds	r2, r7, r4
 8009d5c:	197b      	adds	r3, r7, r5
 8009d5e:	0011      	movs	r1, r2
 8009d60:	0018      	movs	r0, r3
 8009d62:	f000 f90d 	bl	8009f80 <my_conv_rtc2timestamp>
 8009d66:	0002      	movs	r2, r0
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	189b      	adds	r3, r3, r2
 8009d6c:	2094      	movs	r0, #148	; 0x94
 8009d6e:	183a      	adds	r2, r7, r0
 8009d70:	6013      	str	r3, [r2, #0]
	my_conv_timestamp2rtc ( alarm_ts , &d , &t ) ;
 8009d72:	193a      	adds	r2, r7, r4
 8009d74:	1979      	adds	r1, r7, r5
 8009d76:	1838      	adds	r0, r7, r0
 8009d78:	6803      	ldr	r3, [r0, #0]
 8009d7a:	0018      	movs	r0, r3
 8009d7c:	f000 f974 	bl	800a068 <my_conv_timestamp2rtc>

	/** Enable the Alarm A		  */
	a.AlarmTime.Hours = t.Hours ;
 8009d80:	193b      	adds	r3, r7, r4
 8009d82:	781a      	ldrb	r2, [r3, #0]
 8009d84:	210c      	movs	r1, #12
 8009d86:	187b      	adds	r3, r7, r1
 8009d88:	701a      	strb	r2, [r3, #0]
	a.AlarmTime.Minutes = t.Minutes ;
 8009d8a:	193b      	adds	r3, r7, r4
 8009d8c:	785a      	ldrb	r2, [r3, #1]
 8009d8e:	187b      	adds	r3, r7, r1
 8009d90:	705a      	strb	r2, [r3, #1]
	a.AlarmTime.Seconds = t.Seconds ;
 8009d92:	193b      	adds	r3, r7, r4
 8009d94:	789a      	ldrb	r2, [r3, #2]
 8009d96:	187b      	adds	r3, r7, r1
 8009d98:	709a      	strb	r2, [r3, #2]
	a.AlarmTime.SubSeconds = 0;
 8009d9a:	0008      	movs	r0, r1
 8009d9c:	183b      	adds	r3, r7, r0
 8009d9e:	2200      	movs	r2, #0
 8009da0:	605a      	str	r2, [r3, #4]
	a.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE ;
 8009da2:	183b      	adds	r3, r7, r0
 8009da4:	2200      	movs	r2, #0
 8009da6:	60da      	str	r2, [r3, #12]
	a.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET ;
 8009da8:	183b      	adds	r3, r7, r0
 8009daa:	2200      	movs	r2, #0
 8009dac:	611a      	str	r2, [r3, #16]
	a.AlarmMask = RTC_ALARMMASK_NONE ;
 8009dae:	183b      	adds	r3, r7, r0
 8009db0:	2200      	movs	r2, #0
 8009db2:	615a      	str	r2, [r3, #20]
	a.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL ;
 8009db4:	183b      	adds	r3, r7, r0
 8009db6:	2200      	movs	r2, #0
 8009db8:	619a      	str	r2, [r3, #24]
	a.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE ;
 8009dba:	183b      	adds	r3, r7, r0
 8009dbc:	2200      	movs	r2, #0
 8009dbe:	61da      	str	r2, [r3, #28]
	a.AlarmDateWeekDay = d.Date ;
 8009dc0:	197b      	adds	r3, r7, r5
 8009dc2:	7899      	ldrb	r1, [r3, #2]
 8009dc4:	183b      	adds	r3, r7, r0
 8009dc6:	2220      	movs	r2, #32
 8009dc8:	5499      	strb	r1, [r3, r2]
	a.Alarm = RTC_ALARM_A ;
 8009dca:	183b      	adds	r3, r7, r0
 8009dcc:	2280      	movs	r2, #128	; 0x80
 8009dce:	0052      	lsls	r2, r2, #1
 8009dd0:	625a      	str	r2, [r3, #36]	; 0x24
	if ( HAL_RTC_SetAlarm_IT ( &hrtc , &a , RTC_FORMAT_BIN ) == HAL_OK )
 8009dd2:	1839      	adds	r1, r7, r0
 8009dd4:	4b12      	ldr	r3, [pc, #72]	; (8009e20 <my_rtc_set_alarm+0x104>)
 8009dd6:	2200      	movs	r2, #0
 8009dd8:	0018      	movs	r0, r3
 8009dda:	f7fc f8d7 	bl	8005f8c <HAL_RTC_SetAlarm_IT>
 8009dde:	1e03      	subs	r3, r0, #0
 8009de0:	d114      	bne.n	8009e0c <my_rtc_set_alarm+0xf0>
	{
		my_conv_dt_2_dts ( &d , &t , rtc_dt_s ) ;
 8009de2:	19ba      	adds	r2, r7, r6
 8009de4:	1939      	adds	r1, r7, r4
 8009de6:	197b      	adds	r3, r7, r5
 8009de8:	0018      	movs	r0, r3
 8009dea:	f000 f9ff 	bl	800a1ec <my_conv_dt_2_dts>
		sprintf ( m , "%s,%d,%s" , __FILE__ , __LINE__ , rtc_dt_s ) ;
 8009dee:	4a0a      	ldr	r2, [pc, #40]	; (8009e18 <my_rtc_set_alarm+0xfc>)
 8009df0:	490a      	ldr	r1, [pc, #40]	; (8009e1c <my_rtc_set_alarm+0x100>)
 8009df2:	244c      	movs	r4, #76	; 0x4c
 8009df4:	1938      	adds	r0, r7, r4
 8009df6:	19bb      	adds	r3, r7, r6
 8009df8:	9300      	str	r3, [sp, #0]
 8009dfa:	2341      	movs	r3, #65	; 0x41
 8009dfc:	f002 f99a 	bl	800c134 <sprintf>
		send_debug_logs ( m ) ;
 8009e00:	193b      	adds	r3, r7, r4
 8009e02:	0018      	movs	r0, r3
 8009e04:	f7f9 f942 	bl	800308c <send_debug_logs>
		return true ;
 8009e08:	2301      	movs	r3, #1
 8009e0a:	e000      	b.n	8009e0e <my_rtc_set_alarm+0xf2>
	}
	return false ;
 8009e0c:	2300      	movs	r3, #0
}
 8009e0e:	0018      	movs	r0, r3
 8009e10:	46bd      	mov	sp, r7
 8009e12:	b027      	add	sp, #156	; 0x9c
 8009e14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009e16:	46c0      	nop			; (mov r8, r8)
 8009e18:	080147c4 	.word	0x080147c4
 8009e1c:	080147e0 	.word	0x080147e0
 8009e20:	200006f4 	.word	0x200006f4

08009e24 <my_rtc_set_dt_from_nmea_rmc>:

void my_rtc_set_dt_from_nmea_rmc ( const char* m )
{
 8009e24:	b5b0      	push	{r4, r5, r7, lr}
 8009e26:	b088      	sub	sp, #32
 8009e28:	af00      	add	r7, sp, #0
 8009e2a:	6078      	str	r0, [r7, #4]
	  RTC_TimeTypeDef sTime ;
	  RTC_DateTypeDef sDate ;

	  my_nmea_get_rmc_date_yy ( m , &sDate.Year ) ;
 8009e2c:	2508      	movs	r5, #8
 8009e2e:	197b      	adds	r3, r7, r5
 8009e30:	1cda      	adds	r2, r3, #3
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	0011      	movs	r1, r2
 8009e36:	0018      	movs	r0, r3
 8009e38:	f000 fcae 	bl	800a798 <my_nmea_get_rmc_date_yy>
	  my_nmea_get_rmc_date_mm ( m , &sDate.Month ) ;
 8009e3c:	197b      	adds	r3, r7, r5
 8009e3e:	1c5a      	adds	r2, r3, #1
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	0011      	movs	r1, r2
 8009e44:	0018      	movs	r0, r3
 8009e46:	f000 fce1 	bl	800a80c <my_nmea_get_rmc_date_mm>
	  my_nmea_get_rmc_date_dd ( m , &sDate.Date ) ;
 8009e4a:	197b      	adds	r3, r7, r5
 8009e4c:	1c9a      	adds	r2, r3, #2
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	0011      	movs	r1, r2
 8009e52:	0018      	movs	r0, r3
 8009e54:	f000 fd14 	bl	800a880 <my_nmea_get_rmc_date_dd>
	  my_nmea_get_rmc_utc_hh ( m , &sTime.Hours ) ;
 8009e58:	240c      	movs	r4, #12
 8009e5a:	193a      	adds	r2, r7, r4
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	0011      	movs	r1, r2
 8009e60:	0018      	movs	r0, r3
 8009e62:	f000 fd47 	bl	800a8f4 <my_nmea_get_rmc_utc_hh>
	  my_nmea_get_rmc_utc_mm ( m , &sTime.Minutes ) ;
 8009e66:	193b      	adds	r3, r7, r4
 8009e68:	1c5a      	adds	r2, r3, #1
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	0011      	movs	r1, r2
 8009e6e:	0018      	movs	r0, r3
 8009e70:	f000 fd7a 	bl	800a968 <my_nmea_get_rmc_utc_mm>
	  my_nmea_get_rmc_utc_ss ( m , &sTime.Seconds ) ;
 8009e74:	193b      	adds	r3, r7, r4
 8009e76:	1c9a      	adds	r2, r3, #2
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	0011      	movs	r1, r2
 8009e7c:	0018      	movs	r0, r3
 8009e7e:	f000 fdad 	bl	800a9dc <my_nmea_get_rmc_utc_ss>
	  my_nmea_get_rmc_utc_sss ( m , &sTime.SubSeconds ) ;
 8009e82:	193b      	adds	r3, r7, r4
 8009e84:	1d1a      	adds	r2, r3, #4
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	0011      	movs	r1, r2
 8009e8a:	0018      	movs	r0, r3
 8009e8c:	f000 fde0 	bl	800aa50 <my_nmea_get_rmc_utc_sss>
	  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8009e90:	193b      	adds	r3, r7, r4
 8009e92:	2200      	movs	r2, #0
 8009e94:	60da      	str	r2, [r3, #12]
	  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8009e96:	193b      	adds	r3, r7, r4
 8009e98:	2200      	movs	r2, #0
 8009e9a:	611a      	str	r2, [r3, #16]

	  HAL_RTCEx_EnableBypassShadow ( &hrtc ) ;
 8009e9c:	4b0b      	ldr	r3, [pc, #44]	; (8009ecc <my_rtc_set_dt_from_nmea_rmc+0xa8>)
 8009e9e:	0018      	movs	r0, r3
 8009ea0:	f7fc fae3 	bl	800646a <HAL_RTCEx_EnableBypassShadow>
	  HAL_RTC_SetTime ( &hrtc , &sTime , RTC_FORMAT_BIN ) ;
 8009ea4:	1939      	adds	r1, r7, r4
 8009ea6:	4b09      	ldr	r3, [pc, #36]	; (8009ecc <my_rtc_set_dt_from_nmea_rmc+0xa8>)
 8009ea8:	2200      	movs	r2, #0
 8009eaa:	0018      	movs	r0, r3
 8009eac:	f7fb fe8a 	bl	8005bc4 <HAL_RTC_SetTime>
	  HAL_RTC_SetDate ( &hrtc , &sDate , RTC_FORMAT_BIN ) ;
 8009eb0:	1979      	adds	r1, r7, r5
 8009eb2:	4b06      	ldr	r3, [pc, #24]	; (8009ecc <my_rtc_set_dt_from_nmea_rmc+0xa8>)
 8009eb4:	2200      	movs	r2, #0
 8009eb6:	0018      	movs	r0, r3
 8009eb8:	f7fb ff88 	bl	8005dcc <HAL_RTC_SetDate>
	  HAL_RTCEx_DisableBypassShadow ( &hrtc ) ;
 8009ebc:	4b03      	ldr	r3, [pc, #12]	; (8009ecc <my_rtc_set_dt_from_nmea_rmc+0xa8>)
 8009ebe:	0018      	movs	r0, r3
 8009ec0:	f7fc fb07 	bl	80064d2 <HAL_RTCEx_DisableBypassShadow>
}
 8009ec4:	46c0      	nop			; (mov r8, r8)
 8009ec6:	46bd      	mov	sp, r7
 8009ec8:	b008      	add	sp, #32
 8009eca:	bdb0      	pop	{r4, r5, r7, pc}
 8009ecc:	200006f4 	.word	0x200006f4

08009ed0 <my_string2double_conv>:
 */

#include "my_conversions.h"

double my_string2double_conv ( const char* s )
{
 8009ed0:	b580      	push	{r7, lr}
 8009ed2:	b084      	sub	sp, #16
 8009ed4:	af00      	add	r7, sp, #0
 8009ed6:	6078      	str	r0, [r7, #4]
    double d = strtod ( s , NULL ) ;
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	2100      	movs	r1, #0
 8009edc:	0018      	movs	r0, r3
 8009ede:	f001 fefb 	bl	800bcd8 <strtod>
 8009ee2:	0002      	movs	r2, r0
 8009ee4:	000b      	movs	r3, r1
 8009ee6:	60ba      	str	r2, [r7, #8]
 8009ee8:	60fb      	str	r3, [r7, #12]
    return d ;
 8009eea:	68ba      	ldr	r2, [r7, #8]
 8009eec:	68fb      	ldr	r3, [r7, #12]
}
 8009eee:	0010      	movs	r0, r2
 8009ef0:	0019      	movs	r1, r3
 8009ef2:	46bd      	mov	sp, r7
 8009ef4:	b004      	add	sp, #16
 8009ef6:	bd80      	pop	{r7, pc}

08009ef8 <my_find_char_position>:
    return f ;
}

//Find position in string of n occurance of the comma
uint8_t my_find_char_position ( const char* m , const char c , uint8_t n )
{
 8009ef8:	b580      	push	{r7, lr}
 8009efa:	b084      	sub	sp, #16
 8009efc:	af00      	add	r7, sp, #0
 8009efe:	6078      	str	r0, [r7, #4]
 8009f00:	0008      	movs	r0, r1
 8009f02:	0011      	movs	r1, r2
 8009f04:	1cfb      	adds	r3, r7, #3
 8009f06:	1c02      	adds	r2, r0, #0
 8009f08:	701a      	strb	r2, [r3, #0]
 8009f0a:	1cbb      	adds	r3, r7, #2
 8009f0c:	1c0a      	adds	r2, r1, #0
 8009f0e:	701a      	strb	r2, [r3, #0]
	uint8_t i = 0 ;
 8009f10:	230f      	movs	r3, #15
 8009f12:	18fb      	adds	r3, r7, r3
 8009f14:	2200      	movs	r2, #0
 8009f16:	701a      	strb	r2, [r3, #0]
	uint8_t p = 0 ;
 8009f18:	230e      	movs	r3, #14
 8009f1a:	18fb      	adds	r3, r7, r3
 8009f1c:	2200      	movs	r2, #0
 8009f1e:	701a      	strb	r2, [r3, #0]

	while ( m[i] != '\0' )
 8009f20:	e01c      	b.n	8009f5c <my_find_char_position+0x64>
	{
		if ( m[i] == c )
 8009f22:	230f      	movs	r3, #15
 8009f24:	18fb      	adds	r3, r7, r3
 8009f26:	781b      	ldrb	r3, [r3, #0]
 8009f28:	687a      	ldr	r2, [r7, #4]
 8009f2a:	18d3      	adds	r3, r2, r3
 8009f2c:	781b      	ldrb	r3, [r3, #0]
 8009f2e:	1cfa      	adds	r2, r7, #3
 8009f30:	7812      	ldrb	r2, [r2, #0]
 8009f32:	429a      	cmp	r2, r3
 8009f34:	d105      	bne.n	8009f42 <my_find_char_position+0x4a>
			p++ ;
 8009f36:	210e      	movs	r1, #14
 8009f38:	187b      	adds	r3, r7, r1
 8009f3a:	781a      	ldrb	r2, [r3, #0]
 8009f3c:	187b      	adds	r3, r7, r1
 8009f3e:	3201      	adds	r2, #1
 8009f40:	701a      	strb	r2, [r3, #0]
		if ( p == n )
 8009f42:	230e      	movs	r3, #14
 8009f44:	18fa      	adds	r2, r7, r3
 8009f46:	1cbb      	adds	r3, r7, #2
 8009f48:	7812      	ldrb	r2, [r2, #0]
 8009f4a:	781b      	ldrb	r3, [r3, #0]
 8009f4c:	429a      	cmp	r2, r3
 8009f4e:	d00e      	beq.n	8009f6e <my_find_char_position+0x76>
			break ;
		i++ ;
 8009f50:	210f      	movs	r1, #15
 8009f52:	187b      	adds	r3, r7, r1
 8009f54:	781a      	ldrb	r2, [r3, #0]
 8009f56:	187b      	adds	r3, r7, r1
 8009f58:	3201      	adds	r2, #1
 8009f5a:	701a      	strb	r2, [r3, #0]
	while ( m[i] != '\0' )
 8009f5c:	230f      	movs	r3, #15
 8009f5e:	18fb      	adds	r3, r7, r3
 8009f60:	781b      	ldrb	r3, [r3, #0]
 8009f62:	687a      	ldr	r2, [r7, #4]
 8009f64:	18d3      	adds	r3, r2, r3
 8009f66:	781b      	ldrb	r3, [r3, #0]
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d1da      	bne.n	8009f22 <my_find_char_position+0x2a>
 8009f6c:	e000      	b.n	8009f70 <my_find_char_position+0x78>
			break ;
 8009f6e:	46c0      	nop			; (mov r8, r8)
	}
	return i ;
 8009f70:	230f      	movs	r3, #15
 8009f72:	18fb      	adds	r3, r7, r3
 8009f74:	781b      	ldrb	r3, [r3, #0]
}
 8009f76:	0018      	movs	r0, r3
 8009f78:	46bd      	mov	sp, r7
 8009f7a:	b004      	add	sp, #16
 8009f7c:	bd80      	pop	{r7, pc}
	...

08009f80 <my_conv_rtc2timestamp>:

// Function converting RTC date and time to Unix timestamp (ts): number of seconds after the Epoch (1970.01.01).
uint32_t my_conv_rtc2timestamp ( RTC_DateTypeDef* d , RTC_TimeTypeDef* t )
{
 8009f80:	b580      	push	{r7, lr}
 8009f82:	b086      	sub	sp, #24
 8009f84:	af00      	add	r7, sp, #0
 8009f86:	6078      	str	r0, [r7, #4]
 8009f88:	6039      	str	r1, [r7, #0]
    // Number of days in months (considering leap years).
    static const uint8_t monthDays[12] = { 31 , 28 , 31 , 30 , 31 , 30 , 31 , 31 , 30 , 31 , 30 , 31 } ;

    // Conversion of years into days.
    uint32_t years = d->Year + 2000;  // RTC starts from 20
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	78db      	ldrb	r3, [r3, #3]
 8009f8e:	22fa      	movs	r2, #250	; 0xfa
 8009f90:	00d2      	lsls	r2, r2, #3
 8009f92:	4694      	mov	ip, r2
 8009f94:	4463      	add	r3, ip
 8009f96:	60fb      	str	r3, [r7, #12]
    uint32_t days = ( years - 1970 ) * 365 + ( ( years - 1969 ) / 4 ) ;  // Days for years and leap years.
 8009f98:	68fa      	ldr	r2, [r7, #12]
 8009f9a:	0013      	movs	r3, r2
 8009f9c:	00db      	lsls	r3, r3, #3
 8009f9e:	189b      	adds	r3, r3, r2
 8009fa0:	00db      	lsls	r3, r3, #3
 8009fa2:	189b      	adds	r3, r3, r2
 8009fa4:	009a      	lsls	r2, r3, #2
 8009fa6:	189a      	adds	r2, r3, r2
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	492c      	ldr	r1, [pc, #176]	; (800a05c <my_conv_rtc2timestamp+0xdc>)
 8009fac:	468c      	mov	ip, r1
 8009fae:	4463      	add	r3, ip
 8009fb0:	089b      	lsrs	r3, r3, #2
 8009fb2:	18d3      	adds	r3, r2, r3
 8009fb4:	4a2a      	ldr	r2, [pc, #168]	; (800a060 <my_conv_rtc2timestamp+0xe0>)
 8009fb6:	4694      	mov	ip, r2
 8009fb8:	4463      	add	r3, ip
 8009fba:	617b      	str	r3, [r7, #20]
    // Conversion of months into days.
    for ( int i = 0 ; i < d->Month - 1 ; i++ )
 8009fbc:	2300      	movs	r3, #0
 8009fbe:	613b      	str	r3, [r7, #16]
 8009fc0:	e00a      	b.n	8009fd8 <my_conv_rtc2timestamp+0x58>
    {
        days += monthDays[i] ;
 8009fc2:	4a28      	ldr	r2, [pc, #160]	; (800a064 <my_conv_rtc2timestamp+0xe4>)
 8009fc4:	693b      	ldr	r3, [r7, #16]
 8009fc6:	18d3      	adds	r3, r2, r3
 8009fc8:	781b      	ldrb	r3, [r3, #0]
 8009fca:	001a      	movs	r2, r3
 8009fcc:	697b      	ldr	r3, [r7, #20]
 8009fce:	189b      	adds	r3, r3, r2
 8009fd0:	617b      	str	r3, [r7, #20]
    for ( int i = 0 ; i < d->Month - 1 ; i++ )
 8009fd2:	693b      	ldr	r3, [r7, #16]
 8009fd4:	3301      	adds	r3, #1
 8009fd6:	613b      	str	r3, [r7, #16]
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	785b      	ldrb	r3, [r3, #1]
 8009fdc:	3b01      	subs	r3, #1
 8009fde:	693a      	ldr	r2, [r7, #16]
 8009fe0:	429a      	cmp	r2, r3
 8009fe2:	dbee      	blt.n	8009fc2 <my_conv_rtc2timestamp+0x42>
    }
    if ( d->Month > 2 && my_conv_is_leap_year ( years ) )
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	785b      	ldrb	r3, [r3, #1]
 8009fe8:	2b02      	cmp	r3, #2
 8009fea:	d908      	bls.n	8009ffe <my_conv_rtc2timestamp+0x7e>
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	0018      	movs	r0, r3
 8009ff0:	f000 f8de 	bl	800a1b0 <my_conv_is_leap_year>
 8009ff4:	1e03      	subs	r3, r0, #0
 8009ff6:	d002      	beq.n	8009ffe <my_conv_rtc2timestamp+0x7e>
    {
        days++ ;  // Add one day in a leap year.
 8009ff8:	697b      	ldr	r3, [r7, #20]
 8009ffa:	3301      	adds	r3, #1
 8009ffc:	617b      	str	r3, [r7, #20]
    }
    // add the days of the month
    days += d->Date - 1 ;
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	789b      	ldrb	r3, [r3, #2]
 800a002:	001a      	movs	r2, r3
 800a004:	697b      	ldr	r3, [r7, #20]
 800a006:	18d3      	adds	r3, r2, r3
 800a008:	3b01      	subs	r3, #1
 800a00a:	617b      	str	r3, [r7, #20]
    // Convert days into seconds and add hours, minutes, seconds.
    uint32_t ts = days * 86400 + t->Hours * 3600 + t->Minutes * 60 + t->Seconds ;
 800a00c:	697a      	ldr	r2, [r7, #20]
 800a00e:	0013      	movs	r3, r2
 800a010:	005b      	lsls	r3, r3, #1
 800a012:	189b      	adds	r3, r3, r2
 800a014:	011a      	lsls	r2, r3, #4
 800a016:	1ad2      	subs	r2, r2, r3
 800a018:	0113      	lsls	r3, r2, #4
 800a01a:	1a9b      	subs	r3, r3, r2
 800a01c:	01db      	lsls	r3, r3, #7
 800a01e:	0019      	movs	r1, r3
 800a020:	683b      	ldr	r3, [r7, #0]
 800a022:	781b      	ldrb	r3, [r3, #0]
 800a024:	001a      	movs	r2, r3
 800a026:	0013      	movs	r3, r2
 800a028:	011b      	lsls	r3, r3, #4
 800a02a:	1a9b      	subs	r3, r3, r2
 800a02c:	011a      	lsls	r2, r3, #4
 800a02e:	1ad2      	subs	r2, r2, r3
 800a030:	0113      	lsls	r3, r2, #4
 800a032:	001a      	movs	r2, r3
 800a034:	0013      	movs	r3, r2
 800a036:	18ca      	adds	r2, r1, r3
 800a038:	683b      	ldr	r3, [r7, #0]
 800a03a:	785b      	ldrb	r3, [r3, #1]
 800a03c:	0019      	movs	r1, r3
 800a03e:	000b      	movs	r3, r1
 800a040:	011b      	lsls	r3, r3, #4
 800a042:	1a5b      	subs	r3, r3, r1
 800a044:	009b      	lsls	r3, r3, #2
 800a046:	18d3      	adds	r3, r2, r3
 800a048:	683a      	ldr	r2, [r7, #0]
 800a04a:	7892      	ldrb	r2, [r2, #2]
 800a04c:	189b      	adds	r3, r3, r2
 800a04e:	60bb      	str	r3, [r7, #8]

    return ts ;
 800a050:	68bb      	ldr	r3, [r7, #8]
}
 800a052:	0018      	movs	r0, r3
 800a054:	46bd      	mov	sp, r7
 800a056:	b006      	add	sp, #24
 800a058:	bd80      	pop	{r7, pc}
 800a05a:	46c0      	nop			; (mov r8, r8)
 800a05c:	fffff84f 	.word	0xfffff84f
 800a060:	fff50736 	.word	0xfff50736
 800a064:	08014924 	.word	0x08014924

0800a068 <my_conv_timestamp2rtc>:

// Function converting Unix timestamp (ts) to RTC date and time
void my_conv_timestamp2rtc ( uint32_t ts , RTC_DateTypeDef* d , RTC_TimeTypeDef* t )
{
 800a068:	b590      	push	{r4, r7, lr}
 800a06a:	b08b      	sub	sp, #44	; 0x2c
 800a06c:	af00      	add	r7, sp, #0
 800a06e:	60f8      	str	r0, [r7, #12]
 800a070:	60b9      	str	r1, [r7, #8]
 800a072:	607a      	str	r2, [r7, #4]
	static const uint16_t daysInMonth[12] = { 31 , 28 , 31 , 30 , 31 , 30 , 31 , 31 , 30 , 31 , 30 , 31 } ;
	uint32_t seconds = ts % 60 ;
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	213c      	movs	r1, #60	; 0x3c
 800a078:	0018      	movs	r0, r3
 800a07a:	f7f6 f8e5 	bl	8000248 <__aeabi_uidivmod>
 800a07e:	000b      	movs	r3, r1
 800a080:	61bb      	str	r3, [r7, #24]
	uint32_t minutes = ( ts / 60 ) % 60 ;
 800a082:	68fb      	ldr	r3, [r7, #12]
 800a084:	213c      	movs	r1, #60	; 0x3c
 800a086:	0018      	movs	r0, r3
 800a088:	f7f6 f858 	bl	800013c <__udivsi3>
 800a08c:	0003      	movs	r3, r0
 800a08e:	213c      	movs	r1, #60	; 0x3c
 800a090:	0018      	movs	r0, r3
 800a092:	f7f6 f8d9 	bl	8000248 <__aeabi_uidivmod>
 800a096:	000b      	movs	r3, r1
 800a098:	617b      	str	r3, [r7, #20]
	uint32_t hours = ( ts / 3600 ) % 24 ;
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	22e1      	movs	r2, #225	; 0xe1
 800a09e:	0111      	lsls	r1, r2, #4
 800a0a0:	0018      	movs	r0, r3
 800a0a2:	f7f6 f84b 	bl	800013c <__udivsi3>
 800a0a6:	0003      	movs	r3, r0
 800a0a8:	2118      	movs	r1, #24
 800a0aa:	0018      	movs	r0, r3
 800a0ac:	f7f6 f8cc 	bl	8000248 <__aeabi_uidivmod>
 800a0b0:	000b      	movs	r3, r1
 800a0b2:	613b      	str	r3, [r7, #16]

	// Counting days since Epoch
	uint32_t days = ts / 86400 ;
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	493b      	ldr	r1, [pc, #236]	; (800a1a4 <my_conv_timestamp2rtc+0x13c>)
 800a0b8:	0018      	movs	r0, r3
 800a0ba:	f7f6 f83f 	bl	800013c <__udivsi3>
 800a0be:	0003      	movs	r3, r0
 800a0c0:	627b      	str	r3, [r7, #36]	; 0x24

	// Calculating the year
	uint32_t year = 1970 ;
 800a0c2:	4b39      	ldr	r3, [pc, #228]	; (800a1a8 <my_conv_timestamp2rtc+0x140>)
 800a0c4:	623b      	str	r3, [r7, #32]
	while ( days >= 365 + my_conv_is_leap_year ( year ) )
 800a0c6:	e00d      	b.n	800a0e4 <my_conv_timestamp2rtc+0x7c>
	{
		days -= 365 + my_conv_is_leap_year ( year ) ;
 800a0c8:	6a3b      	ldr	r3, [r7, #32]
 800a0ca:	0018      	movs	r0, r3
 800a0cc:	f000 f870 	bl	800a1b0 <my_conv_is_leap_year>
 800a0d0:	0003      	movs	r3, r0
 800a0d2:	336e      	adds	r3, #110	; 0x6e
 800a0d4:	33ff      	adds	r3, #255	; 0xff
 800a0d6:	001a      	movs	r2, r3
 800a0d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0da:	1a9b      	subs	r3, r3, r2
 800a0dc:	627b      	str	r3, [r7, #36]	; 0x24
		year++ ;
 800a0de:	6a3b      	ldr	r3, [r7, #32]
 800a0e0:	3301      	adds	r3, #1
 800a0e2:	623b      	str	r3, [r7, #32]
	while ( days >= 365 + my_conv_is_leap_year ( year ) )
 800a0e4:	6a3b      	ldr	r3, [r7, #32]
 800a0e6:	0018      	movs	r0, r3
 800a0e8:	f000 f862 	bl	800a1b0 <my_conv_is_leap_year>
 800a0ec:	0003      	movs	r3, r0
 800a0ee:	336e      	adds	r3, #110	; 0x6e
 800a0f0:	33ff      	adds	r3, #255	; 0xff
 800a0f2:	001a      	movs	r2, r3
 800a0f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0f6:	4293      	cmp	r3, r2
 800a0f8:	d2e6      	bcs.n	800a0c8 <my_conv_timestamp2rtc+0x60>
	}

	// Calculating the month
	uint32_t month = 0 ;
 800a0fa:	2300      	movs	r3, #0
 800a0fc:	61fb      	str	r3, [r7, #28]
	while ( days >= daysInMonth[month] + ( month == 1 && my_conv_is_leap_year ( year ) ) ) {
 800a0fe:	e018      	b.n	800a132 <my_conv_timestamp2rtc+0xca>
		days -= daysInMonth[month] + ( month == 1 && my_conv_is_leap_year ( year ) ) ;
 800a100:	4b2a      	ldr	r3, [pc, #168]	; (800a1ac <my_conv_timestamp2rtc+0x144>)
 800a102:	69fa      	ldr	r2, [r7, #28]
 800a104:	0052      	lsls	r2, r2, #1
 800a106:	5ad3      	ldrh	r3, [r2, r3]
 800a108:	001c      	movs	r4, r3
 800a10a:	69fb      	ldr	r3, [r7, #28]
 800a10c:	2b01      	cmp	r3, #1
 800a10e:	d107      	bne.n	800a120 <my_conv_timestamp2rtc+0xb8>
 800a110:	6a3b      	ldr	r3, [r7, #32]
 800a112:	0018      	movs	r0, r3
 800a114:	f000 f84c 	bl	800a1b0 <my_conv_is_leap_year>
 800a118:	1e03      	subs	r3, r0, #0
 800a11a:	d001      	beq.n	800a120 <my_conv_timestamp2rtc+0xb8>
 800a11c:	2301      	movs	r3, #1
 800a11e:	e000      	b.n	800a122 <my_conv_timestamp2rtc+0xba>
 800a120:	2300      	movs	r3, #0
 800a122:	191b      	adds	r3, r3, r4
 800a124:	001a      	movs	r2, r3
 800a126:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a128:	1a9b      	subs	r3, r3, r2
 800a12a:	627b      	str	r3, [r7, #36]	; 0x24
		month++ ;
 800a12c:	69fb      	ldr	r3, [r7, #28]
 800a12e:	3301      	adds	r3, #1
 800a130:	61fb      	str	r3, [r7, #28]
	while ( days >= daysInMonth[month] + ( month == 1 && my_conv_is_leap_year ( year ) ) ) {
 800a132:	4b1e      	ldr	r3, [pc, #120]	; (800a1ac <my_conv_timestamp2rtc+0x144>)
 800a134:	69fa      	ldr	r2, [r7, #28]
 800a136:	0052      	lsls	r2, r2, #1
 800a138:	5ad3      	ldrh	r3, [r2, r3]
 800a13a:	001c      	movs	r4, r3
 800a13c:	69fb      	ldr	r3, [r7, #28]
 800a13e:	2b01      	cmp	r3, #1
 800a140:	d107      	bne.n	800a152 <my_conv_timestamp2rtc+0xea>
 800a142:	6a3b      	ldr	r3, [r7, #32]
 800a144:	0018      	movs	r0, r3
 800a146:	f000 f833 	bl	800a1b0 <my_conv_is_leap_year>
 800a14a:	1e03      	subs	r3, r0, #0
 800a14c:	d001      	beq.n	800a152 <my_conv_timestamp2rtc+0xea>
 800a14e:	2301      	movs	r3, #1
 800a150:	e000      	b.n	800a154 <my_conv_timestamp2rtc+0xec>
 800a152:	2300      	movs	r3, #0
 800a154:	191b      	adds	r3, r3, r4
 800a156:	001a      	movs	r2, r3
 800a158:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a15a:	4293      	cmp	r3, r2
 800a15c:	d2d0      	bcs.n	800a100 <my_conv_timestamp2rtc+0x98>
	}

	// Setting date and time in RTC structures
	d->Year = year - 2000 ; // RTC_DateTypeDef.Year expects years since 2000
 800a15e:	6a3b      	ldr	r3, [r7, #32]
 800a160:	b2db      	uxtb	r3, r3
 800a162:	3330      	adds	r3, #48	; 0x30
 800a164:	b2da      	uxtb	r2, r3
 800a166:	68bb      	ldr	r3, [r7, #8]
 800a168:	70da      	strb	r2, [r3, #3]
	d->Month = month + 1 ;  // +1 because month is counted from 0
 800a16a:	69fb      	ldr	r3, [r7, #28]
 800a16c:	b2db      	uxtb	r3, r3
 800a16e:	3301      	adds	r3, #1
 800a170:	b2da      	uxtb	r2, r3
 800a172:	68bb      	ldr	r3, [r7, #8]
 800a174:	705a      	strb	r2, [r3, #1]
	d->Date = days + 1 ;    // +1 because days are counted from 0
 800a176:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a178:	b2db      	uxtb	r3, r3
 800a17a:	3301      	adds	r3, #1
 800a17c:	b2da      	uxtb	r2, r3
 800a17e:	68bb      	ldr	r3, [r7, #8]
 800a180:	709a      	strb	r2, [r3, #2]
	t->Hours = hours ;
 800a182:	693b      	ldr	r3, [r7, #16]
 800a184:	b2da      	uxtb	r2, r3
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	701a      	strb	r2, [r3, #0]
	t->Minutes = minutes ;
 800a18a:	697b      	ldr	r3, [r7, #20]
 800a18c:	b2da      	uxtb	r2, r3
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	705a      	strb	r2, [r3, #1]
	t->Seconds = seconds ;
 800a192:	69bb      	ldr	r3, [r7, #24]
 800a194:	b2da      	uxtb	r2, r3
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	709a      	strb	r2, [r3, #2]
}
 800a19a:	46c0      	nop			; (mov r8, r8)
 800a19c:	46bd      	mov	sp, r7
 800a19e:	b00b      	add	sp, #44	; 0x2c
 800a1a0:	bd90      	pop	{r4, r7, pc}
 800a1a2:	46c0      	nop			; (mov r8, r8)
 800a1a4:	00015180 	.word	0x00015180
 800a1a8:	000007b2 	.word	0x000007b2
 800a1ac:	08014930 	.word	0x08014930

0800a1b0 <my_conv_is_leap_year>:

// Function checking for leap years
int my_conv_is_leap_year ( int yyyy )
{
 800a1b0:	b580      	push	{r7, lr}
 800a1b2:	b082      	sub	sp, #8
 800a1b4:	af00      	add	r7, sp, #0
 800a1b6:	6078      	str	r0, [r7, #4]
    return ( ( yyyy % 4 == 0 ) && ( yyyy % 100 != 0 ) ) || ( yyyy % 400 == 0 ) ;
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	2203      	movs	r2, #3
 800a1bc:	4013      	ands	r3, r2
 800a1be:	d106      	bne.n	800a1ce <my_conv_is_leap_year+0x1e>
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	2164      	movs	r1, #100	; 0x64
 800a1c4:	0018      	movs	r0, r3
 800a1c6:	f7f6 f929 	bl	800041c <__aeabi_idivmod>
 800a1ca:	1e0b      	subs	r3, r1, #0
 800a1cc:	d107      	bne.n	800a1de <my_conv_is_leap_year+0x2e>
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	22c8      	movs	r2, #200	; 0xc8
 800a1d2:	0051      	lsls	r1, r2, #1
 800a1d4:	0018      	movs	r0, r3
 800a1d6:	f7f6 f921 	bl	800041c <__aeabi_idivmod>
 800a1da:	1e0b      	subs	r3, r1, #0
 800a1dc:	d101      	bne.n	800a1e2 <my_conv_is_leap_year+0x32>
 800a1de:	2301      	movs	r3, #1
 800a1e0:	e000      	b.n	800a1e4 <my_conv_is_leap_year+0x34>
 800a1e2:	2300      	movs	r3, #0
}
 800a1e4:	0018      	movs	r0, r3
 800a1e6:	46bd      	mov	sp, r7
 800a1e8:	b002      	add	sp, #8
 800a1ea:	bd80      	pop	{r7, pc}

0800a1ec <my_conv_dt_2_dts>:

void my_conv_dt_2_dts ( RTC_DateTypeDef* d , RTC_TimeTypeDef* t , char* dt_s )
{
 800a1ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a1ee:	b089      	sub	sp, #36	; 0x24
 800a1f0:	af04      	add	r7, sp, #16
 800a1f2:	60f8      	str	r0, [r7, #12]
 800a1f4:	60b9      	str	r1, [r7, #8]
 800a1f6:	607a      	str	r2, [r7, #4]
	sprintf ( dt_s , "%4d.%02d.%02d %02d:%02d:%02d" , 2000 + d->Year , d->Month , d->Date , t->Hours , t->Minutes , t->Seconds ) ;
 800a1f8:	68fb      	ldr	r3, [r7, #12]
 800a1fa:	78db      	ldrb	r3, [r3, #3]
 800a1fc:	22fa      	movs	r2, #250	; 0xfa
 800a1fe:	00d2      	lsls	r2, r2, #3
 800a200:	189a      	adds	r2, r3, r2
 800a202:	68fb      	ldr	r3, [r7, #12]
 800a204:	785b      	ldrb	r3, [r3, #1]
 800a206:	469c      	mov	ip, r3
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	789b      	ldrb	r3, [r3, #2]
 800a20c:	001c      	movs	r4, r3
 800a20e:	68bb      	ldr	r3, [r7, #8]
 800a210:	781b      	ldrb	r3, [r3, #0]
 800a212:	001d      	movs	r5, r3
 800a214:	68bb      	ldr	r3, [r7, #8]
 800a216:	785b      	ldrb	r3, [r3, #1]
 800a218:	001e      	movs	r6, r3
 800a21a:	68bb      	ldr	r3, [r7, #8]
 800a21c:	789b      	ldrb	r3, [r3, #2]
 800a21e:	4906      	ldr	r1, [pc, #24]	; (800a238 <my_conv_dt_2_dts+0x4c>)
 800a220:	6878      	ldr	r0, [r7, #4]
 800a222:	9303      	str	r3, [sp, #12]
 800a224:	9602      	str	r6, [sp, #8]
 800a226:	9501      	str	r5, [sp, #4]
 800a228:	9400      	str	r4, [sp, #0]
 800a22a:	4663      	mov	r3, ip
 800a22c:	f001 ff82 	bl	800c134 <sprintf>
}
 800a230:	46c0      	nop			; (mov r8, r8)
 800a232:	46bd      	mov	sp, r7
 800a234:	b005      	add	sp, #20
 800a236:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a238:	080147ec 	.word	0x080147ec

0800a23c <my_conv_string_2_uint32_t>:

uint32_t my_conv_string_2_uint32_t ( const char* c )
{
 800a23c:	b580      	push	{r7, lr}
 800a23e:	b084      	sub	sp, #16
 800a240:	af00      	add	r7, sp, #0
 800a242:	6078      	str	r0, [r7, #4]
	char* end_p ;
	return (uint32_t) strtoul ( c , &end_p , 10 ) ;
 800a244:	230c      	movs	r3, #12
 800a246:	18f9      	adds	r1, r7, r3
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	220a      	movs	r2, #10
 800a24c:	0018      	movs	r0, r3
 800a24e:	f001 fe6d 	bl	800bf2c <strtoul>
 800a252:	0003      	movs	r3, r0
}
 800a254:	0018      	movs	r0, r3
 800a256:	46bd      	mov	sp, r7
 800a258:	b004      	add	sp, #16
 800a25a:	bd80      	pop	{r7, pc}

0800a25c <my_nmea_message>:
#include <inttypes.h>
#include "my_nmea.h"


int my_nmea_message ( uint8_t* c , uint8_t* m , uint8_t* i )
{
 800a25c:	b580      	push	{r7, lr}
 800a25e:	b084      	sub	sp, #16
 800a260:	af00      	add	r7, sp, #0
 800a262:	60f8      	str	r0, [r7, #12]
 800a264:	60b9      	str	r1, [r7, #8]
 800a266:	607a      	str	r2, [r7, #4]
    if ( *c == '$' )
 800a268:	68fb      	ldr	r3, [r7, #12]
 800a26a:	781b      	ldrb	r3, [r3, #0]
 800a26c:	2b24      	cmp	r3, #36	; 0x24
 800a26e:	d117      	bne.n	800a2a0 <my_nmea_message+0x44>
    {
        *i = 0 ;
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	2200      	movs	r2, #0
 800a274:	701a      	strb	r2, [r3, #0]
        m[(*i)++] = *c ;
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	781b      	ldrb	r3, [r3, #0]
 800a27a:	1c5a      	adds	r2, r3, #1
 800a27c:	b2d1      	uxtb	r1, r2
 800a27e:	687a      	ldr	r2, [r7, #4]
 800a280:	7011      	strb	r1, [r2, #0]
 800a282:	001a      	movs	r2, r3
 800a284:	68bb      	ldr	r3, [r7, #8]
 800a286:	189b      	adds	r3, r3, r2
 800a288:	68fa      	ldr	r2, [r7, #12]
 800a28a:	7812      	ldrb	r2, [r2, #0]
 800a28c:	701a      	strb	r2, [r3, #0]
        m[*i] = '\0' ;
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	781b      	ldrb	r3, [r3, #0]
 800a292:	001a      	movs	r2, r3
 800a294:	68bb      	ldr	r3, [r7, #8]
 800a296:	189b      	adds	r3, r3, r2
 800a298:	2200      	movs	r2, #0
 800a29a:	701a      	strb	r2, [r3, #0]
        return 0 ;
 800a29c:	2300      	movs	r3, #0
 800a29e:	e045      	b.n	800a32c <my_nmea_message+0xd0>
    }
    if ( ( *c >= ' ' && *c <= '~' && *i > 0 ) || *c == '\r' )
 800a2a0:	68fb      	ldr	r3, [r7, #12]
 800a2a2:	781b      	ldrb	r3, [r3, #0]
 800a2a4:	2b1f      	cmp	r3, #31
 800a2a6:	d907      	bls.n	800a2b8 <my_nmea_message+0x5c>
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	781b      	ldrb	r3, [r3, #0]
 800a2ac:	2b7e      	cmp	r3, #126	; 0x7e
 800a2ae:	d803      	bhi.n	800a2b8 <my_nmea_message+0x5c>
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	781b      	ldrb	r3, [r3, #0]
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	d103      	bne.n	800a2c0 <my_nmea_message+0x64>
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	781b      	ldrb	r3, [r3, #0]
 800a2bc:	2b0d      	cmp	r3, #13
 800a2be:	d114      	bne.n	800a2ea <my_nmea_message+0x8e>
    {
        m[(*i)++] = *c ;
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	781b      	ldrb	r3, [r3, #0]
 800a2c4:	1c5a      	adds	r2, r3, #1
 800a2c6:	b2d1      	uxtb	r1, r2
 800a2c8:	687a      	ldr	r2, [r7, #4]
 800a2ca:	7011      	strb	r1, [r2, #0]
 800a2cc:	001a      	movs	r2, r3
 800a2ce:	68bb      	ldr	r3, [r7, #8]
 800a2d0:	189b      	adds	r3, r3, r2
 800a2d2:	68fa      	ldr	r2, [r7, #12]
 800a2d4:	7812      	ldrb	r2, [r2, #0]
 800a2d6:	701a      	strb	r2, [r3, #0]
        m[*i] = '\0' ;
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	781b      	ldrb	r3, [r3, #0]
 800a2dc:	001a      	movs	r2, r3
 800a2de:	68bb      	ldr	r3, [r7, #8]
 800a2e0:	189b      	adds	r3, r3, r2
 800a2e2:	2200      	movs	r2, #0
 800a2e4:	701a      	strb	r2, [r3, #0]
        return 1 ;
 800a2e6:	2301      	movs	r3, #1
 800a2e8:	e020      	b.n	800a32c <my_nmea_message+0xd0>
    }
    if ( *c == '\n' && *i > 1 )
 800a2ea:	68fb      	ldr	r3, [r7, #12]
 800a2ec:	781b      	ldrb	r3, [r3, #0]
 800a2ee:	2b0a      	cmp	r3, #10
 800a2f0:	d11a      	bne.n	800a328 <my_nmea_message+0xcc>
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	781b      	ldrb	r3, [r3, #0]
 800a2f6:	2b01      	cmp	r3, #1
 800a2f8:	d916      	bls.n	800a328 <my_nmea_message+0xcc>
    {
        if ( m[--(*i)] == '\r' )
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	781b      	ldrb	r3, [r3, #0]
 800a2fe:	3b01      	subs	r3, #1
 800a300:	b2da      	uxtb	r2, r3
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	701a      	strb	r2, [r3, #0]
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	781b      	ldrb	r3, [r3, #0]
 800a30a:	001a      	movs	r2, r3
 800a30c:	68bb      	ldr	r3, [r7, #8]
 800a30e:	189b      	adds	r3, r3, r2
 800a310:	781b      	ldrb	r3, [r3, #0]
 800a312:	2b0d      	cmp	r3, #13
 800a314:	d108      	bne.n	800a328 <my_nmea_message+0xcc>
        {
            m[*i] = '\0' ;
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	781b      	ldrb	r3, [r3, #0]
 800a31a:	001a      	movs	r2, r3
 800a31c:	68bb      	ldr	r3, [r7, #8]
 800a31e:	189b      	adds	r3, r3, r2
 800a320:	2200      	movs	r2, #0
 800a322:	701a      	strb	r2, [r3, #0]
            return 2 ;
 800a324:	2302      	movs	r3, #2
 800a326:	e001      	b.n	800a32c <my_nmea_message+0xd0>
        }
    }
    return -1 ;
 800a328:	2301      	movs	r3, #1
 800a32a:	425b      	negs	r3, r3
}
 800a32c:	0018      	movs	r0, r3
 800a32e:	46bd      	mov	sp, r7
 800a330:	b004      	add	sp, #16
 800a332:	bd80      	pop	{r7, pc}

0800a334 <get_my_nmea_gngsa_fixed_mode_s>:

const char get_my_nmea_gngsa_fixed_mode_s ( const char* m )
{
 800a334:	b580      	push	{r7, lr}
 800a336:	b082      	sub	sp, #8
 800a338:	af00      	add	r7, sp, #0
 800a33a:	6078      	str	r0, [r7, #4]
	return m[9] ;
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	3309      	adds	r3, #9
 800a340:	781b      	ldrb	r3, [r3, #0]
}
 800a342:	0018      	movs	r0, r3
 800a344:	46bd      	mov	sp, r7
 800a346:	b002      	add	sp, #8
 800a348:	bd80      	pop	{r7, pc}

0800a34a <get_my_nmea_gngsa_pdop_d>:

double get_my_nmea_gngsa_pdop_d ( const char* m )
{
 800a34a:	b5b0      	push	{r4, r5, r7, lr}
 800a34c:	b086      	sub	sp, #24
 800a34e:	af00      	add	r7, sp, #0
 800a350:	6078      	str	r0, [r7, #4]
	uint8_t pdop_position = my_find_char_position ( m , NMEA_DELIMETER , GSA_PDOP_POSITION ) + 1 ;
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	220f      	movs	r2, #15
 800a356:	212c      	movs	r1, #44	; 0x2c
 800a358:	0018      	movs	r0, r3
 800a35a:	f7ff fdcd 	bl	8009ef8 <my_find_char_position>
 800a35e:	0003      	movs	r3, r0
 800a360:	001a      	movs	r2, r3
 800a362:	2517      	movs	r5, #23
 800a364:	197b      	adds	r3, r7, r5
 800a366:	3201      	adds	r2, #1
 800a368:	701a      	strb	r2, [r3, #0]
	uint8_t pdop_length = my_find_char_position ( m , NMEA_DELIMETER , GSA_PDOP_POSITION + 1 ) - pdop_position ;
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	2210      	movs	r2, #16
 800a36e:	212c      	movs	r1, #44	; 0x2c
 800a370:	0018      	movs	r0, r3
 800a372:	f7ff fdc1 	bl	8009ef8 <my_find_char_position>
 800a376:	0003      	movs	r3, r0
 800a378:	0019      	movs	r1, r3
 800a37a:	2416      	movs	r4, #22
 800a37c:	193b      	adds	r3, r7, r4
 800a37e:	197a      	adds	r2, r7, r5
 800a380:	7812      	ldrb	r2, [r2, #0]
 800a382:	1a8a      	subs	r2, r1, r2
 800a384:	701a      	strb	r2, [r3, #0]

	char* pdop_s = (char*) malloc ( ( pdop_length +1 ) * sizeof ( char ) ) ;
 800a386:	193b      	adds	r3, r7, r4
 800a388:	781b      	ldrb	r3, [r3, #0]
 800a38a:	3301      	adds	r3, #1
 800a38c:	0018      	movs	r0, r3
 800a38e:	f000 fc41 	bl	800ac14 <malloc>
 800a392:	0003      	movs	r3, r0
 800a394:	613b      	str	r3, [r7, #16]
	strncpy ( pdop_s , m + pdop_position , pdop_length ) ; // Kopiowanie fragmentu łańcucha
 800a396:	197b      	adds	r3, r7, r5
 800a398:	781b      	ldrb	r3, [r3, #0]
 800a39a:	687a      	ldr	r2, [r7, #4]
 800a39c:	18d1      	adds	r1, r2, r3
 800a39e:	193b      	adds	r3, r7, r4
 800a3a0:	781a      	ldrb	r2, [r3, #0]
 800a3a2:	693b      	ldr	r3, [r7, #16]
 800a3a4:	0018      	movs	r0, r3
 800a3a6:	f001 ff82 	bl	800c2ae <strncpy>
	pdop_s[pdop_length] = '\0';
 800a3aa:	193b      	adds	r3, r7, r4
 800a3ac:	781b      	ldrb	r3, [r3, #0]
 800a3ae:	693a      	ldr	r2, [r7, #16]
 800a3b0:	18d3      	adds	r3, r2, r3
 800a3b2:	2200      	movs	r2, #0
 800a3b4:	701a      	strb	r2, [r3, #0]
	double pdop = my_string2double_conv ( pdop_s ) ;
 800a3b6:	693b      	ldr	r3, [r7, #16]
 800a3b8:	0018      	movs	r0, r3
 800a3ba:	f7ff fd89 	bl	8009ed0 <my_string2double_conv>
 800a3be:	0002      	movs	r2, r0
 800a3c0:	000b      	movs	r3, r1
 800a3c2:	60ba      	str	r2, [r7, #8]
 800a3c4:	60fb      	str	r3, [r7, #12]
	free ( pdop_s ) ;
 800a3c6:	693b      	ldr	r3, [r7, #16]
 800a3c8:	0018      	movs	r0, r3
 800a3ca:	f000 fc2d 	bl	800ac28 <free>
	return pdop ; // przed zwróceniem zaokrąglij do 2 miejsc po przecinku
 800a3ce:	68ba      	ldr	r2, [r7, #8]
 800a3d0:	68fb      	ldr	r3, [r7, #12]
}
 800a3d2:	0010      	movs	r0, r2
 800a3d4:	0019      	movs	r1, r3
 800a3d6:	46bd      	mov	sp, r7
 800a3d8:	b006      	add	sp, #24
 800a3da:	bdb0      	pop	{r4, r5, r7, pc}

0800a3dc <is_my_nmea_checksum_ok>:


bool is_my_nmea_checksum_ok ( const char* s )
{
 800a3dc:	b590      	push	{r4, r7, lr}
 800a3de:	b085      	sub	sp, #20
 800a3e0:	af00      	add	r7, sp, #0
 800a3e2:	6078      	str	r0, [r7, #4]
    uint8_t cs = 0 ;
 800a3e4:	230f      	movs	r3, #15
 800a3e6:	18fb      	adds	r3, r7, r3
 800a3e8:	2200      	movs	r2, #0
 800a3ea:	701a      	strb	r2, [r3, #0]
    uint8_t i = 1 ; // Start from index 1 to skip the '$' character
 800a3ec:	230e      	movs	r3, #14
 800a3ee:	18fb      	adds	r3, r7, r3
 800a3f0:	2201      	movs	r2, #1
 800a3f2:	701a      	strb	r2, [r3, #0]
    while ( s[i] != '*' && s[i] != '\0' && i != 0 )
 800a3f4:	e00f      	b.n	800a416 <is_my_nmea_checksum_ok+0x3a>
        cs ^= s[i++] ;
 800a3f6:	220e      	movs	r2, #14
 800a3f8:	18bb      	adds	r3, r7, r2
 800a3fa:	781b      	ldrb	r3, [r3, #0]
 800a3fc:	18ba      	adds	r2, r7, r2
 800a3fe:	1c59      	adds	r1, r3, #1
 800a400:	7011      	strb	r1, [r2, #0]
 800a402:	001a      	movs	r2, r3
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	189b      	adds	r3, r3, r2
 800a408:	7819      	ldrb	r1, [r3, #0]
 800a40a:	220f      	movs	r2, #15
 800a40c:	18bb      	adds	r3, r7, r2
 800a40e:	18ba      	adds	r2, r7, r2
 800a410:	7812      	ldrb	r2, [r2, #0]
 800a412:	404a      	eors	r2, r1
 800a414:	701a      	strb	r2, [r3, #0]
    while ( s[i] != '*' && s[i] != '\0' && i != 0 )
 800a416:	210e      	movs	r1, #14
 800a418:	187b      	adds	r3, r7, r1
 800a41a:	781b      	ldrb	r3, [r3, #0]
 800a41c:	687a      	ldr	r2, [r7, #4]
 800a41e:	18d3      	adds	r3, r2, r3
 800a420:	781b      	ldrb	r3, [r3, #0]
 800a422:	2b2a      	cmp	r3, #42	; 0x2a
 800a424:	d00a      	beq.n	800a43c <is_my_nmea_checksum_ok+0x60>
 800a426:	187b      	adds	r3, r7, r1
 800a428:	781b      	ldrb	r3, [r3, #0]
 800a42a:	687a      	ldr	r2, [r7, #4]
 800a42c:	18d3      	adds	r3, r2, r3
 800a42e:	781b      	ldrb	r3, [r3, #0]
 800a430:	2b00      	cmp	r3, #0
 800a432:	d003      	beq.n	800a43c <is_my_nmea_checksum_ok+0x60>
 800a434:	187b      	adds	r3, r7, r1
 800a436:	781b      	ldrb	r3, [r3, #0]
 800a438:	2b00      	cmp	r3, #0
 800a43a:	d1dc      	bne.n	800a3f6 <is_my_nmea_checksum_ok+0x1a>
    //uint8_t* b = &s[++i] ;
    //uint8_t* c = strtol ( b , NULL, 16 ) ;
    return ( cs == strtol ( (char*) &s[++i] , NULL, 16 ) ) ? true : false ;
 800a43c:	230f      	movs	r3, #15
 800a43e:	18fb      	adds	r3, r7, r3
 800a440:	781c      	ldrb	r4, [r3, #0]
 800a442:	210e      	movs	r1, #14
 800a444:	187b      	adds	r3, r7, r1
 800a446:	187a      	adds	r2, r7, r1
 800a448:	7812      	ldrb	r2, [r2, #0]
 800a44a:	3201      	adds	r2, #1
 800a44c:	701a      	strb	r2, [r3, #0]
 800a44e:	187b      	adds	r3, r7, r1
 800a450:	781b      	ldrb	r3, [r3, #0]
 800a452:	687a      	ldr	r2, [r7, #4]
 800a454:	18d3      	adds	r3, r2, r3
 800a456:	2210      	movs	r2, #16
 800a458:	2100      	movs	r1, #0
 800a45a:	0018      	movs	r0, r3
 800a45c:	f001 fcd4 	bl	800be08 <strtol>
 800a460:	0003      	movs	r3, r0
 800a462:	1ae3      	subs	r3, r4, r3
 800a464:	425a      	negs	r2, r3
 800a466:	4153      	adcs	r3, r2
 800a468:	b2db      	uxtb	r3, r3
}
 800a46a:	0018      	movs	r0, r3
 800a46c:	46bd      	mov	sp, r7
 800a46e:	b005      	add	sp, #20
 800a470:	bd90      	pop	{r4, r7, pc}
	...

0800a474 <nmea2decimal>:
double nmea2decimal ( const char *coord , char dir )
{
 800a474:	b5b0      	push	{r4, r5, r7, lr}
 800a476:	b086      	sub	sp, #24
 800a478:	af00      	add	r7, sp, #0
 800a47a:	6078      	str	r0, [r7, #4]
 800a47c:	000a      	movs	r2, r1
 800a47e:	1cfb      	adds	r3, r7, #3
 800a480:	701a      	strb	r2, [r3, #0]
    double deg , min ;
    sscanf ( coord , "%lf" , &deg ) ;
 800a482:	2308      	movs	r3, #8
 800a484:	18fa      	adds	r2, r7, r3
 800a486:	492f      	ldr	r1, [pc, #188]	; (800a544 <nmea2decimal+0xd0>)
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	0018      	movs	r0, r3
 800a48c:	f001 fe72 	bl	800c174 <sscanf>
    min = deg / 100 ;
 800a490:	68b8      	ldr	r0, [r7, #8]
 800a492:	68f9      	ldr	r1, [r7, #12]
 800a494:	2200      	movs	r2, #0
 800a496:	4b2c      	ldr	r3, [pc, #176]	; (800a548 <nmea2decimal+0xd4>)
 800a498:	f7f6 fcee 	bl	8000e78 <__aeabi_ddiv>
 800a49c:	0002      	movs	r2, r0
 800a49e:	000b      	movs	r3, r1
 800a4a0:	613a      	str	r2, [r7, #16]
 800a4a2:	617b      	str	r3, [r7, #20]
    deg = (int) min ;
 800a4a4:	6938      	ldr	r0, [r7, #16]
 800a4a6:	6979      	ldr	r1, [r7, #20]
 800a4a8:	f7f7 ff42 	bl	8002330 <__aeabi_d2iz>
 800a4ac:	0003      	movs	r3, r0
 800a4ae:	0018      	movs	r0, r3
 800a4b0:	f7f7 ff74 	bl	800239c <__aeabi_i2d>
 800a4b4:	0002      	movs	r2, r0
 800a4b6:	000b      	movs	r3, r1
 800a4b8:	60ba      	str	r2, [r7, #8]
 800a4ba:	60fb      	str	r3, [r7, #12]
    min = ( min - deg ) * 10 ;
 800a4bc:	68ba      	ldr	r2, [r7, #8]
 800a4be:	68fb      	ldr	r3, [r7, #12]
 800a4c0:	6938      	ldr	r0, [r7, #16]
 800a4c2:	6979      	ldr	r1, [r7, #20]
 800a4c4:	f7f7 fb94 	bl	8001bf0 <__aeabi_dsub>
 800a4c8:	0002      	movs	r2, r0
 800a4ca:	000b      	movs	r3, r1
 800a4cc:	0010      	movs	r0, r2
 800a4ce:	0019      	movs	r1, r3
 800a4d0:	2200      	movs	r2, #0
 800a4d2:	4b1e      	ldr	r3, [pc, #120]	; (800a54c <nmea2decimal+0xd8>)
 800a4d4:	f7f7 f8ca 	bl	800166c <__aeabi_dmul>
 800a4d8:	0002      	movs	r2, r0
 800a4da:	000b      	movs	r3, r1
 800a4dc:	613a      	str	r2, [r7, #16]
 800a4de:	617b      	str	r3, [r7, #20]
    min = min / 6 ;
 800a4e0:	2200      	movs	r2, #0
 800a4e2:	4b1b      	ldr	r3, [pc, #108]	; (800a550 <nmea2decimal+0xdc>)
 800a4e4:	6938      	ldr	r0, [r7, #16]
 800a4e6:	6979      	ldr	r1, [r7, #20]
 800a4e8:	f7f6 fcc6 	bl	8000e78 <__aeabi_ddiv>
 800a4ec:	0002      	movs	r2, r0
 800a4ee:	000b      	movs	r3, r1
 800a4f0:	613a      	str	r2, [r7, #16]
 800a4f2:	617b      	str	r3, [r7, #20]
    //double c = deg + min ;
    if ( dir == 'S' || dir == 'W' )
 800a4f4:	1cfb      	adds	r3, r7, #3
 800a4f6:	781b      	ldrb	r3, [r3, #0]
 800a4f8:	2b53      	cmp	r3, #83	; 0x53
 800a4fa:	d003      	beq.n	800a504 <nmea2decimal+0x90>
 800a4fc:	1cfb      	adds	r3, r7, #3
 800a4fe:	781b      	ldrb	r3, [r3, #0]
 800a500:	2b57      	cmp	r3, #87	; 0x57
 800a502:	d10e      	bne.n	800a522 <nmea2decimal+0xae>
    	return ( deg + min ) * -1 ;
 800a504:	68b8      	ldr	r0, [r7, #8]
 800a506:	68f9      	ldr	r1, [r7, #12]
 800a508:	693a      	ldr	r2, [r7, #16]
 800a50a:	697b      	ldr	r3, [r7, #20]
 800a50c:	f7f6 f954 	bl	80007b8 <__aeabi_dadd>
 800a510:	0002      	movs	r2, r0
 800a512:	000b      	movs	r3, r1
 800a514:	0011      	movs	r1, r2
 800a516:	000c      	movs	r4, r1
 800a518:	2180      	movs	r1, #128	; 0x80
 800a51a:	0609      	lsls	r1, r1, #24
 800a51c:	4059      	eors	r1, r3
 800a51e:	000d      	movs	r5, r1
 800a520:	e009      	b.n	800a536 <nmea2decimal+0xc2>
    else
    	return deg + min ;
 800a522:	68b8      	ldr	r0, [r7, #8]
 800a524:	68f9      	ldr	r1, [r7, #12]
 800a526:	693a      	ldr	r2, [r7, #16]
 800a528:	697b      	ldr	r3, [r7, #20]
 800a52a:	f7f6 f945 	bl	80007b8 <__aeabi_dadd>
 800a52e:	0002      	movs	r2, r0
 800a530:	000b      	movs	r3, r1
 800a532:	0014      	movs	r4, r2
 800a534:	001d      	movs	r5, r3
}
 800a536:	0022      	movs	r2, r4
 800a538:	002b      	movs	r3, r5
 800a53a:	0010      	movs	r0, r2
 800a53c:	0019      	movs	r1, r3
 800a53e:	46bd      	mov	sp, r7
 800a540:	b006      	add	sp, #24
 800a542:	bdb0      	pop	{r4, r5, r7, pc}
 800a544:	0801480c 	.word	0x0801480c
 800a548:	40590000 	.word	0x40590000
 800a54c:	40240000 	.word	0x40240000
 800a550:	40180000 	.word	0x40180000

0800a554 <my_nmea_get_gngll_coordinates>:

void my_nmea_get_gngll_coordinates ( const char* m , fix_astro* fix3d )
{
 800a554:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a556:	b08d      	sub	sp, #52	; 0x34
 800a558:	af00      	add	r7, sp, #0
 800a55a:	6078      	str	r0, [r7, #4]
 800a55c:	6039      	str	r1, [r7, #0]
	char direction ;

	// UTC part

	// Latitude part
	uint8_t coordinate_position = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION ) + 1 ;
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	2201      	movs	r2, #1
 800a562:	212c      	movs	r1, #44	; 0x2c
 800a564:	0018      	movs	r0, r3
 800a566:	f7ff fcc7 	bl	8009ef8 <my_find_char_position>
 800a56a:	0003      	movs	r3, r0
 800a56c:	001a      	movs	r2, r3
 800a56e:	252f      	movs	r5, #47	; 0x2f
 800a570:	197b      	adds	r3, r7, r5
 800a572:	3201      	adds	r2, #1
 800a574:	701a      	strb	r2, [r3, #0]
	uint8_t coordinate_length = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION + 1 ) - coordinate_position ;
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	2202      	movs	r2, #2
 800a57a:	212c      	movs	r1, #44	; 0x2c
 800a57c:	0018      	movs	r0, r3
 800a57e:	f7ff fcbb 	bl	8009ef8 <my_find_char_position>
 800a582:	0003      	movs	r3, r0
 800a584:	0019      	movs	r1, r3
 800a586:	242e      	movs	r4, #46	; 0x2e
 800a588:	193b      	adds	r3, r7, r4
 800a58a:	197a      	adds	r2, r7, r5
 800a58c:	7812      	ldrb	r2, [r2, #0]
 800a58e:	1a8a      	subs	r2, r1, r2
 800a590:	701a      	strb	r2, [r3, #0]

	char* latitude_s_temp = (char*) malloc ( ( coordinate_length +1 ) * sizeof ( char ) ) ;
 800a592:	193b      	adds	r3, r7, r4
 800a594:	781b      	ldrb	r3, [r3, #0]
 800a596:	3301      	adds	r3, #1
 800a598:	0018      	movs	r0, r3
 800a59a:	f000 fb3b 	bl	800ac14 <malloc>
 800a59e:	0003      	movs	r3, r0
 800a5a0:	62bb      	str	r3, [r7, #40]	; 0x28
	strncpy ( latitude_s_temp , m + coordinate_position , coordinate_length ) ; // Kopiowanie fragmentu łańcucha
 800a5a2:	197b      	adds	r3, r7, r5
 800a5a4:	781b      	ldrb	r3, [r3, #0]
 800a5a6:	687a      	ldr	r2, [r7, #4]
 800a5a8:	18d1      	adds	r1, r2, r3
 800a5aa:	193b      	adds	r3, r7, r4
 800a5ac:	781a      	ldrb	r2, [r3, #0]
 800a5ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5b0:	0018      	movs	r0, r3
 800a5b2:	f001 fe7c 	bl	800c2ae <strncpy>
	latitude_s_temp[coordinate_length] = '\0';
 800a5b6:	193b      	adds	r3, r7, r4
 800a5b8:	781b      	ldrb	r3, [r3, #0]
 800a5ba:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a5bc:	18d3      	adds	r3, r2, r3
 800a5be:	2200      	movs	r2, #0
 800a5c0:	701a      	strb	r2, [r3, #0]
	direction = m[coordinate_position + coordinate_length + 1] ;
 800a5c2:	197b      	adds	r3, r7, r5
 800a5c4:	781a      	ldrb	r2, [r3, #0]
 800a5c6:	193b      	adds	r3, r7, r4
 800a5c8:	781b      	ldrb	r3, [r3, #0]
 800a5ca:	18d3      	adds	r3, r2, r3
 800a5cc:	3301      	adds	r3, #1
 800a5ce:	687a      	ldr	r2, [r7, #4]
 800a5d0:	18d2      	adds	r2, r2, r3
 800a5d2:	2627      	movs	r6, #39	; 0x27
 800a5d4:	19bb      	adds	r3, r7, r6
 800a5d6:	7812      	ldrb	r2, [r2, #0]
 800a5d8:	701a      	strb	r2, [r3, #0]
	double latitude_d = nmea2decimal ( latitude_s_temp , direction ) ;
 800a5da:	19bb      	adds	r3, r7, r6
 800a5dc:	781a      	ldrb	r2, [r3, #0]
 800a5de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5e0:	0011      	movs	r1, r2
 800a5e2:	0018      	movs	r0, r3
 800a5e4:	f7ff ff46 	bl	800a474 <nmea2decimal>
 800a5e8:	0002      	movs	r2, r0
 800a5ea:	000b      	movs	r3, r1
 800a5ec:	61ba      	str	r2, [r7, #24]
 800a5ee:	61fb      	str	r3, [r7, #28]
	free ( latitude_s_temp ) ;
 800a5f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5f2:	0018      	movs	r0, r3
 800a5f4:	f000 fb18 	bl	800ac28 <free>
	latitude_d = round ( latitude_d * 1e6 ) / 1e6 ;
 800a5f8:	2200      	movs	r2, #0
 800a5fa:	4b49      	ldr	r3, [pc, #292]	; (800a720 <my_nmea_get_gngll_coordinates+0x1cc>)
 800a5fc:	69b8      	ldr	r0, [r7, #24]
 800a5fe:	69f9      	ldr	r1, [r7, #28]
 800a600:	f7f7 f834 	bl	800166c <__aeabi_dmul>
 800a604:	0002      	movs	r2, r0
 800a606:	000b      	movs	r3, r1
 800a608:	0010      	movs	r0, r2
 800a60a:	0019      	movs	r1, r3
 800a60c:	f008 fb20 	bl	8012c50 <round>
 800a610:	2200      	movs	r2, #0
 800a612:	4b43      	ldr	r3, [pc, #268]	; (800a720 <my_nmea_get_gngll_coordinates+0x1cc>)
 800a614:	f7f6 fc30 	bl	8000e78 <__aeabi_ddiv>
 800a618:	0002      	movs	r2, r0
 800a61a:	000b      	movs	r3, r1
 800a61c:	61ba      	str	r2, [r7, #24]
 800a61e:	61fb      	str	r3, [r7, #28]
	//snprintf ( latitude_s , 12 , "%.6lf" , latitude_d ) ;
	fix3d->latitude_astro_geo_wr = (int32_t) ( latitude_d * 10000000 ) ;
 800a620:	2200      	movs	r2, #0
 800a622:	4b40      	ldr	r3, [pc, #256]	; (800a724 <my_nmea_get_gngll_coordinates+0x1d0>)
 800a624:	69b8      	ldr	r0, [r7, #24]
 800a626:	69f9      	ldr	r1, [r7, #28]
 800a628:	f7f7 f820 	bl	800166c <__aeabi_dmul>
 800a62c:	0002      	movs	r2, r0
 800a62e:	000b      	movs	r3, r1
 800a630:	0010      	movs	r0, r2
 800a632:	0019      	movs	r1, r3
 800a634:	f7f7 fe7c 	bl	8002330 <__aeabi_d2iz>
 800a638:	0002      	movs	r2, r0
 800a63a:	683b      	ldr	r3, [r7, #0]
 800a63c:	601a      	str	r2, [r3, #0]

	// Longitude part
	coordinate_position = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION + 2) + 1 ;
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	2203      	movs	r2, #3
 800a642:	212c      	movs	r1, #44	; 0x2c
 800a644:	0018      	movs	r0, r3
 800a646:	f7ff fc57 	bl	8009ef8 <my_find_char_position>
 800a64a:	0003      	movs	r3, r0
 800a64c:	001a      	movs	r2, r3
 800a64e:	197b      	adds	r3, r7, r5
 800a650:	3201      	adds	r2, #1
 800a652:	701a      	strb	r2, [r3, #0]
	coordinate_length = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION + 2 + 1 ) - coordinate_position ;
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	2204      	movs	r2, #4
 800a658:	212c      	movs	r1, #44	; 0x2c
 800a65a:	0018      	movs	r0, r3
 800a65c:	f7ff fc4c 	bl	8009ef8 <my_find_char_position>
 800a660:	0003      	movs	r3, r0
 800a662:	0019      	movs	r1, r3
 800a664:	193b      	adds	r3, r7, r4
 800a666:	197a      	adds	r2, r7, r5
 800a668:	7812      	ldrb	r2, [r2, #0]
 800a66a:	1a8a      	subs	r2, r1, r2
 800a66c:	701a      	strb	r2, [r3, #0]

	char* longitude_s_temp = (char*) malloc ( ( coordinate_length +1 ) * sizeof ( char ) ) ;
 800a66e:	193b      	adds	r3, r7, r4
 800a670:	781b      	ldrb	r3, [r3, #0]
 800a672:	3301      	adds	r3, #1
 800a674:	0018      	movs	r0, r3
 800a676:	f000 facd 	bl	800ac14 <malloc>
 800a67a:	0003      	movs	r3, r0
 800a67c:	617b      	str	r3, [r7, #20]
	strncpy ( longitude_s_temp , m + coordinate_position , coordinate_length ) ; // Kopiowanie fragmentu łańcucha
 800a67e:	197b      	adds	r3, r7, r5
 800a680:	781b      	ldrb	r3, [r3, #0]
 800a682:	687a      	ldr	r2, [r7, #4]
 800a684:	18d1      	adds	r1, r2, r3
 800a686:	193b      	adds	r3, r7, r4
 800a688:	781a      	ldrb	r2, [r3, #0]
 800a68a:	697b      	ldr	r3, [r7, #20]
 800a68c:	0018      	movs	r0, r3
 800a68e:	f001 fe0e 	bl	800c2ae <strncpy>
	longitude_s_temp[coordinate_length] = '\0';
 800a692:	193b      	adds	r3, r7, r4
 800a694:	781b      	ldrb	r3, [r3, #0]
 800a696:	697a      	ldr	r2, [r7, #20]
 800a698:	18d3      	adds	r3, r2, r3
 800a69a:	2200      	movs	r2, #0
 800a69c:	701a      	strb	r2, [r3, #0]
	direction = m[coordinate_position + coordinate_length + 1] ;
 800a69e:	197b      	adds	r3, r7, r5
 800a6a0:	781a      	ldrb	r2, [r3, #0]
 800a6a2:	193b      	adds	r3, r7, r4
 800a6a4:	781b      	ldrb	r3, [r3, #0]
 800a6a6:	18d3      	adds	r3, r2, r3
 800a6a8:	3301      	adds	r3, #1
 800a6aa:	687a      	ldr	r2, [r7, #4]
 800a6ac:	18d2      	adds	r2, r2, r3
 800a6ae:	19bb      	adds	r3, r7, r6
 800a6b0:	7812      	ldrb	r2, [r2, #0]
 800a6b2:	701a      	strb	r2, [r3, #0]
	double longitude_d = nmea2decimal ( longitude_s_temp , direction ) ;
 800a6b4:	19bb      	adds	r3, r7, r6
 800a6b6:	781a      	ldrb	r2, [r3, #0]
 800a6b8:	697b      	ldr	r3, [r7, #20]
 800a6ba:	0011      	movs	r1, r2
 800a6bc:	0018      	movs	r0, r3
 800a6be:	f7ff fed9 	bl	800a474 <nmea2decimal>
 800a6c2:	0002      	movs	r2, r0
 800a6c4:	000b      	movs	r3, r1
 800a6c6:	60ba      	str	r2, [r7, #8]
 800a6c8:	60fb      	str	r3, [r7, #12]
	free ( longitude_s_temp ) ;
 800a6ca:	697b      	ldr	r3, [r7, #20]
 800a6cc:	0018      	movs	r0, r3
 800a6ce:	f000 faab 	bl	800ac28 <free>
	longitude_d = round ( longitude_d * 1e6 ) / 1e6 ;
 800a6d2:	2200      	movs	r2, #0
 800a6d4:	4b12      	ldr	r3, [pc, #72]	; (800a720 <my_nmea_get_gngll_coordinates+0x1cc>)
 800a6d6:	68b8      	ldr	r0, [r7, #8]
 800a6d8:	68f9      	ldr	r1, [r7, #12]
 800a6da:	f7f6 ffc7 	bl	800166c <__aeabi_dmul>
 800a6de:	0002      	movs	r2, r0
 800a6e0:	000b      	movs	r3, r1
 800a6e2:	0010      	movs	r0, r2
 800a6e4:	0019      	movs	r1, r3
 800a6e6:	f008 fab3 	bl	8012c50 <round>
 800a6ea:	2200      	movs	r2, #0
 800a6ec:	4b0c      	ldr	r3, [pc, #48]	; (800a720 <my_nmea_get_gngll_coordinates+0x1cc>)
 800a6ee:	f7f6 fbc3 	bl	8000e78 <__aeabi_ddiv>
 800a6f2:	0002      	movs	r2, r0
 800a6f4:	000b      	movs	r3, r1
 800a6f6:	60ba      	str	r2, [r7, #8]
 800a6f8:	60fb      	str	r3, [r7, #12]
	//snprintf ( longitude_s , 12 , "%.6lf" , longitude_d ) ;
	fix3d->longitude_astro_geo_wr = (int32_t) ( longitude_d * 10000000 ) ;
 800a6fa:	2200      	movs	r2, #0
 800a6fc:	4b09      	ldr	r3, [pc, #36]	; (800a724 <my_nmea_get_gngll_coordinates+0x1d0>)
 800a6fe:	68b8      	ldr	r0, [r7, #8]
 800a700:	68f9      	ldr	r1, [r7, #12]
 800a702:	f7f6 ffb3 	bl	800166c <__aeabi_dmul>
 800a706:	0002      	movs	r2, r0
 800a708:	000b      	movs	r3, r1
 800a70a:	0010      	movs	r0, r2
 800a70c:	0019      	movs	r1, r3
 800a70e:	f7f7 fe0f 	bl	8002330 <__aeabi_d2iz>
 800a712:	0002      	movs	r2, r0
 800a714:	683b      	ldr	r3, [r7, #0]
 800a716:	605a      	str	r2, [r3, #4]
}
 800a718:	46c0      	nop			; (mov r8, r8)
 800a71a:	46bd      	mov	sp, r7
 800a71c:	b00d      	add	sp, #52	; 0x34
 800a71e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a720:	412e8480 	.word	0x412e8480
 800a724:	416312d0 	.word	0x416312d0

0800a728 <my_nmea_get_gsv_tns>:
	longitude_d = round ( longitude_d * 1e6 ) / 1e6 ;
	snprintf ( longitude_s , 12 , "%.6lf" , longitude_d ) ;
	*longitude_astro_geo_wr = (int32_t) ( longitude_d * 10000000 ) ;
}
uint16_t my_nmea_get_gsv_tns ( const char* m ) //tns = Total Number Satelites
{
 800a728:	b5b0      	push	{r4, r5, r7, lr}
 800a72a:	b086      	sub	sp, #24
 800a72c:	af00      	add	r7, sp, #0
 800a72e:	6078      	str	r0, [r7, #4]
	uint16_t tns = 0 ;
 800a730:	240e      	movs	r4, #14
 800a732:	193b      	adds	r3, r7, r4
 800a734:	2200      	movs	r2, #0
 800a736:	801a      	strh	r2, [r3, #0]
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , GSV_TNS_POSITION ) + 1 ;
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	2203      	movs	r2, #3
 800a73c:	212c      	movs	r1, #44	; 0x2c
 800a73e:	0018      	movs	r0, r3
 800a740:	f7ff fbda 	bl	8009ef8 <my_find_char_position>
 800a744:	0003      	movs	r3, r0
 800a746:	001a      	movs	r2, r3
 800a748:	2517      	movs	r5, #23
 800a74a:	197b      	adds	r3, r7, r5
 800a74c:	3201      	adds	r2, #1
 800a74e:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( GSV_TNS_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800a750:	2003      	movs	r0, #3
 800a752:	f000 fa5f 	bl	800ac14 <malloc>
 800a756:	0003      	movs	r3, r0
 800a758:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , GSV_TNS_LENGTH ) ; // Kopiowanie fragmentu łańcucha
 800a75a:	197b      	adds	r3, r7, r5
 800a75c:	781b      	ldrb	r3, [r3, #0]
 800a75e:	687a      	ldr	r2, [r7, #4]
 800a760:	18d1      	adds	r1, r2, r3
 800a762:	693b      	ldr	r3, [r7, #16]
 800a764:	2202      	movs	r2, #2
 800a766:	0018      	movs	r0, r3
 800a768:	f001 fda1 	bl	800c2ae <strncpy>
	s[GSV_TNS_LENGTH] = '\0';
 800a76c:	693b      	ldr	r3, [r7, #16]
 800a76e:	3302      	adds	r3, #2
 800a770:	2200      	movs	r2, #0
 800a772:	701a      	strb	r2, [r3, #0]
	sscanf ( s , "%hu" , &tns ) ;
 800a774:	193a      	adds	r2, r7, r4
 800a776:	4907      	ldr	r1, [pc, #28]	; (800a794 <my_nmea_get_gsv_tns+0x6c>)
 800a778:	693b      	ldr	r3, [r7, #16]
 800a77a:	0018      	movs	r0, r3
 800a77c:	f001 fcfa 	bl	800c174 <sscanf>
	free ( s ) ;
 800a780:	693b      	ldr	r3, [r7, #16]
 800a782:	0018      	movs	r0, r3
 800a784:	f000 fa50 	bl	800ac28 <free>
	return tns ;
 800a788:	193b      	adds	r3, r7, r4
 800a78a:	881b      	ldrh	r3, [r3, #0]
}
 800a78c:	0018      	movs	r0, r3
 800a78e:	46bd      	mov	sp, r7
 800a790:	b006      	add	sp, #24
 800a792:	bdb0      	pop	{r4, r5, r7, pc}
 800a794:	08014818 	.word	0x08014818

0800a798 <my_nmea_get_rmc_date_yy>:

void my_nmea_get_rmc_date_yy ( const char* m , uint8_t* yy )
{
 800a798:	b590      	push	{r4, r7, lr}
 800a79a:	b087      	sub	sp, #28
 800a79c:	af00      	add	r7, sp, #0
 800a79e:	6078      	str	r0, [r7, #4]
 800a7a0:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_DATE_POSITION ) + 1 + RMC_DATE_YY_OFFSET ;
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	2209      	movs	r2, #9
 800a7a6:	212c      	movs	r1, #44	; 0x2c
 800a7a8:	0018      	movs	r0, r3
 800a7aa:	f7ff fba5 	bl	8009ef8 <my_find_char_position>
 800a7ae:	0003      	movs	r3, r0
 800a7b0:	001a      	movs	r2, r3
 800a7b2:	2417      	movs	r4, #23
 800a7b4:	193b      	adds	r3, r7, r4
 800a7b6:	3205      	adds	r2, #5
 800a7b8:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_DATE_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800a7ba:	2003      	movs	r0, #3
 800a7bc:	f000 fa2a 	bl	800ac14 <malloc>
 800a7c0:	0003      	movs	r3, r0
 800a7c2:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_DATE_PART_LENGTH ) ; // Kopiowanie fragmentu łańcucha
 800a7c4:	193b      	adds	r3, r7, r4
 800a7c6:	781b      	ldrb	r3, [r3, #0]
 800a7c8:	687a      	ldr	r2, [r7, #4]
 800a7ca:	18d1      	adds	r1, r2, r3
 800a7cc:	693b      	ldr	r3, [r7, #16]
 800a7ce:	2202      	movs	r2, #2
 800a7d0:	0018      	movs	r0, r3
 800a7d2:	f001 fd6c 	bl	800c2ae <strncpy>
	s[RMC_DATE_PART_LENGTH] = '\0';
 800a7d6:	693b      	ldr	r3, [r7, #16]
 800a7d8:	3302      	adds	r3, #2
 800a7da:	2200      	movs	r2, #0
 800a7dc:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , yy ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 800a7de:	240e      	movs	r4, #14
 800a7e0:	193a      	adds	r2, r7, r4
 800a7e2:	4909      	ldr	r1, [pc, #36]	; (800a808 <my_nmea_get_rmc_date_yy+0x70>)
 800a7e4:	693b      	ldr	r3, [r7, #16]
 800a7e6:	0018      	movs	r0, r3
 800a7e8:	f001 fcc4 	bl	800c174 <sscanf>
	free ( s ) ;
 800a7ec:	693b      	ldr	r3, [r7, #16]
 800a7ee:	0018      	movs	r0, r3
 800a7f0:	f000 fa1a 	bl	800ac28 <free>
	*yy = (uint8_t) temp ;
 800a7f4:	193b      	adds	r3, r7, r4
 800a7f6:	881b      	ldrh	r3, [r3, #0]
 800a7f8:	b2da      	uxtb	r2, r3
 800a7fa:	683b      	ldr	r3, [r7, #0]
 800a7fc:	701a      	strb	r2, [r3, #0]

}
 800a7fe:	46c0      	nop			; (mov r8, r8)
 800a800:	46bd      	mov	sp, r7
 800a802:	b007      	add	sp, #28
 800a804:	bd90      	pop	{r4, r7, pc}
 800a806:	46c0      	nop			; (mov r8, r8)
 800a808:	08014818 	.word	0x08014818

0800a80c <my_nmea_get_rmc_date_mm>:

void my_nmea_get_rmc_date_mm ( const char* m , uint8_t* mm )
{
 800a80c:	b590      	push	{r4, r7, lr}
 800a80e:	b087      	sub	sp, #28
 800a810:	af00      	add	r7, sp, #0
 800a812:	6078      	str	r0, [r7, #4]
 800a814:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_DATE_POSITION ) + 1 + RMC_DATE_MM_OFFSET ;
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	2209      	movs	r2, #9
 800a81a:	212c      	movs	r1, #44	; 0x2c
 800a81c:	0018      	movs	r0, r3
 800a81e:	f7ff fb6b 	bl	8009ef8 <my_find_char_position>
 800a822:	0003      	movs	r3, r0
 800a824:	001a      	movs	r2, r3
 800a826:	2417      	movs	r4, #23
 800a828:	193b      	adds	r3, r7, r4
 800a82a:	3203      	adds	r2, #3
 800a82c:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_DATE_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800a82e:	2003      	movs	r0, #3
 800a830:	f000 f9f0 	bl	800ac14 <malloc>
 800a834:	0003      	movs	r3, r0
 800a836:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_DATE_PART_LENGTH ) ; // Kopiowanie fragmentu łańcucha
 800a838:	193b      	adds	r3, r7, r4
 800a83a:	781b      	ldrb	r3, [r3, #0]
 800a83c:	687a      	ldr	r2, [r7, #4]
 800a83e:	18d1      	adds	r1, r2, r3
 800a840:	693b      	ldr	r3, [r7, #16]
 800a842:	2202      	movs	r2, #2
 800a844:	0018      	movs	r0, r3
 800a846:	f001 fd32 	bl	800c2ae <strncpy>
	s[RMC_DATE_PART_LENGTH] = '\0';
 800a84a:	693b      	ldr	r3, [r7, #16]
 800a84c:	3302      	adds	r3, #2
 800a84e:	2200      	movs	r2, #0
 800a850:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , mm ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 800a852:	240e      	movs	r4, #14
 800a854:	193a      	adds	r2, r7, r4
 800a856:	4909      	ldr	r1, [pc, #36]	; (800a87c <my_nmea_get_rmc_date_mm+0x70>)
 800a858:	693b      	ldr	r3, [r7, #16]
 800a85a:	0018      	movs	r0, r3
 800a85c:	f001 fc8a 	bl	800c174 <sscanf>
	free ( s ) ;
 800a860:	693b      	ldr	r3, [r7, #16]
 800a862:	0018      	movs	r0, r3
 800a864:	f000 f9e0 	bl	800ac28 <free>
	*mm = (uint8_t) temp ;
 800a868:	193b      	adds	r3, r7, r4
 800a86a:	881b      	ldrh	r3, [r3, #0]
 800a86c:	b2da      	uxtb	r2, r3
 800a86e:	683b      	ldr	r3, [r7, #0]
 800a870:	701a      	strb	r2, [r3, #0]

}
 800a872:	46c0      	nop			; (mov r8, r8)
 800a874:	46bd      	mov	sp, r7
 800a876:	b007      	add	sp, #28
 800a878:	bd90      	pop	{r4, r7, pc}
 800a87a:	46c0      	nop			; (mov r8, r8)
 800a87c:	08014818 	.word	0x08014818

0800a880 <my_nmea_get_rmc_date_dd>:
void my_nmea_get_rmc_date_dd ( const char* m , uint8_t* dd )
{
 800a880:	b590      	push	{r4, r7, lr}
 800a882:	b087      	sub	sp, #28
 800a884:	af00      	add	r7, sp, #0
 800a886:	6078      	str	r0, [r7, #4]
 800a888:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_DATE_POSITION ) + 1 + RMC_DATE_DD_OFFSET ;
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	2209      	movs	r2, #9
 800a88e:	212c      	movs	r1, #44	; 0x2c
 800a890:	0018      	movs	r0, r3
 800a892:	f7ff fb31 	bl	8009ef8 <my_find_char_position>
 800a896:	0003      	movs	r3, r0
 800a898:	001a      	movs	r2, r3
 800a89a:	2417      	movs	r4, #23
 800a89c:	193b      	adds	r3, r7, r4
 800a89e:	3201      	adds	r2, #1
 800a8a0:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_DATE_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800a8a2:	2003      	movs	r0, #3
 800a8a4:	f000 f9b6 	bl	800ac14 <malloc>
 800a8a8:	0003      	movs	r3, r0
 800a8aa:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_DATE_PART_LENGTH ) ; // Kopiowanie fragmentu łańcucha
 800a8ac:	193b      	adds	r3, r7, r4
 800a8ae:	781b      	ldrb	r3, [r3, #0]
 800a8b0:	687a      	ldr	r2, [r7, #4]
 800a8b2:	18d1      	adds	r1, r2, r3
 800a8b4:	693b      	ldr	r3, [r7, #16]
 800a8b6:	2202      	movs	r2, #2
 800a8b8:	0018      	movs	r0, r3
 800a8ba:	f001 fcf8 	bl	800c2ae <strncpy>
	s[RMC_DATE_PART_LENGTH] = '\0';
 800a8be:	693b      	ldr	r3, [r7, #16]
 800a8c0:	3302      	adds	r3, #2
 800a8c2:	2200      	movs	r2, #0
 800a8c4:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , dd ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 800a8c6:	240e      	movs	r4, #14
 800a8c8:	193a      	adds	r2, r7, r4
 800a8ca:	4909      	ldr	r1, [pc, #36]	; (800a8f0 <my_nmea_get_rmc_date_dd+0x70>)
 800a8cc:	693b      	ldr	r3, [r7, #16]
 800a8ce:	0018      	movs	r0, r3
 800a8d0:	f001 fc50 	bl	800c174 <sscanf>
	free ( s ) ;
 800a8d4:	693b      	ldr	r3, [r7, #16]
 800a8d6:	0018      	movs	r0, r3
 800a8d8:	f000 f9a6 	bl	800ac28 <free>
	*dd = (uint8_t) temp ;
 800a8dc:	193b      	adds	r3, r7, r4
 800a8de:	881b      	ldrh	r3, [r3, #0]
 800a8e0:	b2da      	uxtb	r2, r3
 800a8e2:	683b      	ldr	r3, [r7, #0]
 800a8e4:	701a      	strb	r2, [r3, #0]

}
 800a8e6:	46c0      	nop			; (mov r8, r8)
 800a8e8:	46bd      	mov	sp, r7
 800a8ea:	b007      	add	sp, #28
 800a8ec:	bd90      	pop	{r4, r7, pc}
 800a8ee:	46c0      	nop			; (mov r8, r8)
 800a8f0:	08014818 	.word	0x08014818

0800a8f4 <my_nmea_get_rmc_utc_hh>:
void my_nmea_get_rmc_utc_hh ( const char* m , uint8_t* hh )
{
 800a8f4:	b590      	push	{r4, r7, lr}
 800a8f6:	b087      	sub	sp, #28
 800a8f8:	af00      	add	r7, sp, #0
 800a8fa:	6078      	str	r0, [r7, #4]
 800a8fc:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_UTC_POSITION ) + 1 + RMC_UTC_HH_OFFSET ;
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	2201      	movs	r2, #1
 800a902:	212c      	movs	r1, #44	; 0x2c
 800a904:	0018      	movs	r0, r3
 800a906:	f7ff faf7 	bl	8009ef8 <my_find_char_position>
 800a90a:	0003      	movs	r3, r0
 800a90c:	001a      	movs	r2, r3
 800a90e:	2417      	movs	r4, #23
 800a910:	193b      	adds	r3, r7, r4
 800a912:	3201      	adds	r2, #1
 800a914:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_UTC_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800a916:	2003      	movs	r0, #3
 800a918:	f000 f97c 	bl	800ac14 <malloc>
 800a91c:	0003      	movs	r3, r0
 800a91e:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_UTC_PART_LENGTH ) ; // Kopiowanie fragmentu łańcucha
 800a920:	193b      	adds	r3, r7, r4
 800a922:	781b      	ldrb	r3, [r3, #0]
 800a924:	687a      	ldr	r2, [r7, #4]
 800a926:	18d1      	adds	r1, r2, r3
 800a928:	693b      	ldr	r3, [r7, #16]
 800a92a:	2202      	movs	r2, #2
 800a92c:	0018      	movs	r0, r3
 800a92e:	f001 fcbe 	bl	800c2ae <strncpy>
	s[RMC_UTC_PART_LENGTH] = '\0';
 800a932:	693b      	ldr	r3, [r7, #16]
 800a934:	3302      	adds	r3, #2
 800a936:	2200      	movs	r2, #0
 800a938:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , hh ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 800a93a:	240e      	movs	r4, #14
 800a93c:	193a      	adds	r2, r7, r4
 800a93e:	4909      	ldr	r1, [pc, #36]	; (800a964 <my_nmea_get_rmc_utc_hh+0x70>)
 800a940:	693b      	ldr	r3, [r7, #16]
 800a942:	0018      	movs	r0, r3
 800a944:	f001 fc16 	bl	800c174 <sscanf>
	free ( s ) ;
 800a948:	693b      	ldr	r3, [r7, #16]
 800a94a:	0018      	movs	r0, r3
 800a94c:	f000 f96c 	bl	800ac28 <free>
	*hh = (uint8_t) temp ;
 800a950:	193b      	adds	r3, r7, r4
 800a952:	881b      	ldrh	r3, [r3, #0]
 800a954:	b2da      	uxtb	r2, r3
 800a956:	683b      	ldr	r3, [r7, #0]
 800a958:	701a      	strb	r2, [r3, #0]

}
 800a95a:	46c0      	nop			; (mov r8, r8)
 800a95c:	46bd      	mov	sp, r7
 800a95e:	b007      	add	sp, #28
 800a960:	bd90      	pop	{r4, r7, pc}
 800a962:	46c0      	nop			; (mov r8, r8)
 800a964:	08014818 	.word	0x08014818

0800a968 <my_nmea_get_rmc_utc_mm>:
void my_nmea_get_rmc_utc_mm ( const char* m , uint8_t* mm )
{
 800a968:	b590      	push	{r4, r7, lr}
 800a96a:	b087      	sub	sp, #28
 800a96c:	af00      	add	r7, sp, #0
 800a96e:	6078      	str	r0, [r7, #4]
 800a970:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_UTC_POSITION ) + 1 + RMC_UTC_MM_OFFSET ;
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	2201      	movs	r2, #1
 800a976:	212c      	movs	r1, #44	; 0x2c
 800a978:	0018      	movs	r0, r3
 800a97a:	f7ff fabd 	bl	8009ef8 <my_find_char_position>
 800a97e:	0003      	movs	r3, r0
 800a980:	001a      	movs	r2, r3
 800a982:	2417      	movs	r4, #23
 800a984:	193b      	adds	r3, r7, r4
 800a986:	3203      	adds	r2, #3
 800a988:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_UTC_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800a98a:	2003      	movs	r0, #3
 800a98c:	f000 f942 	bl	800ac14 <malloc>
 800a990:	0003      	movs	r3, r0
 800a992:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_UTC_PART_LENGTH ) ; // Kopiowanie fragmentu łańcucha
 800a994:	193b      	adds	r3, r7, r4
 800a996:	781b      	ldrb	r3, [r3, #0]
 800a998:	687a      	ldr	r2, [r7, #4]
 800a99a:	18d1      	adds	r1, r2, r3
 800a99c:	693b      	ldr	r3, [r7, #16]
 800a99e:	2202      	movs	r2, #2
 800a9a0:	0018      	movs	r0, r3
 800a9a2:	f001 fc84 	bl	800c2ae <strncpy>
	s[RMC_UTC_PART_LENGTH] = '\0';
 800a9a6:	693b      	ldr	r3, [r7, #16]
 800a9a8:	3302      	adds	r3, #2
 800a9aa:	2200      	movs	r2, #0
 800a9ac:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , mm ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 800a9ae:	240e      	movs	r4, #14
 800a9b0:	193a      	adds	r2, r7, r4
 800a9b2:	4909      	ldr	r1, [pc, #36]	; (800a9d8 <my_nmea_get_rmc_utc_mm+0x70>)
 800a9b4:	693b      	ldr	r3, [r7, #16]
 800a9b6:	0018      	movs	r0, r3
 800a9b8:	f001 fbdc 	bl	800c174 <sscanf>
	free ( s ) ;
 800a9bc:	693b      	ldr	r3, [r7, #16]
 800a9be:	0018      	movs	r0, r3
 800a9c0:	f000 f932 	bl	800ac28 <free>
	*mm = (uint8_t) temp ;
 800a9c4:	193b      	adds	r3, r7, r4
 800a9c6:	881b      	ldrh	r3, [r3, #0]
 800a9c8:	b2da      	uxtb	r2, r3
 800a9ca:	683b      	ldr	r3, [r7, #0]
 800a9cc:	701a      	strb	r2, [r3, #0]

}
 800a9ce:	46c0      	nop			; (mov r8, r8)
 800a9d0:	46bd      	mov	sp, r7
 800a9d2:	b007      	add	sp, #28
 800a9d4:	bd90      	pop	{r4, r7, pc}
 800a9d6:	46c0      	nop			; (mov r8, r8)
 800a9d8:	08014818 	.word	0x08014818

0800a9dc <my_nmea_get_rmc_utc_ss>:
void my_nmea_get_rmc_utc_ss ( const char* m , uint8_t* ss )
{
 800a9dc:	b590      	push	{r4, r7, lr}
 800a9de:	b087      	sub	sp, #28
 800a9e0:	af00      	add	r7, sp, #0
 800a9e2:	6078      	str	r0, [r7, #4]
 800a9e4:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_UTC_POSITION ) + 1 + RMC_UTC_SS_OFFSET ;
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	2201      	movs	r2, #1
 800a9ea:	212c      	movs	r1, #44	; 0x2c
 800a9ec:	0018      	movs	r0, r3
 800a9ee:	f7ff fa83 	bl	8009ef8 <my_find_char_position>
 800a9f2:	0003      	movs	r3, r0
 800a9f4:	001a      	movs	r2, r3
 800a9f6:	2417      	movs	r4, #23
 800a9f8:	193b      	adds	r3, r7, r4
 800a9fa:	3205      	adds	r2, #5
 800a9fc:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_UTC_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800a9fe:	2003      	movs	r0, #3
 800aa00:	f000 f908 	bl	800ac14 <malloc>
 800aa04:	0003      	movs	r3, r0
 800aa06:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_UTC_PART_LENGTH ) ; // Kopiowanie fragmentu łańcucha
 800aa08:	193b      	adds	r3, r7, r4
 800aa0a:	781b      	ldrb	r3, [r3, #0]
 800aa0c:	687a      	ldr	r2, [r7, #4]
 800aa0e:	18d1      	adds	r1, r2, r3
 800aa10:	693b      	ldr	r3, [r7, #16]
 800aa12:	2202      	movs	r2, #2
 800aa14:	0018      	movs	r0, r3
 800aa16:	f001 fc4a 	bl	800c2ae <strncpy>
	s[RMC_UTC_PART_LENGTH] = '\0';
 800aa1a:	693b      	ldr	r3, [r7, #16]
 800aa1c:	3302      	adds	r3, #2
 800aa1e:	2200      	movs	r2, #0
 800aa20:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , ss ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 800aa22:	240e      	movs	r4, #14
 800aa24:	193a      	adds	r2, r7, r4
 800aa26:	4909      	ldr	r1, [pc, #36]	; (800aa4c <my_nmea_get_rmc_utc_ss+0x70>)
 800aa28:	693b      	ldr	r3, [r7, #16]
 800aa2a:	0018      	movs	r0, r3
 800aa2c:	f001 fba2 	bl	800c174 <sscanf>
	free ( s ) ;
 800aa30:	693b      	ldr	r3, [r7, #16]
 800aa32:	0018      	movs	r0, r3
 800aa34:	f000 f8f8 	bl	800ac28 <free>
	*ss = (uint8_t) temp ;
 800aa38:	193b      	adds	r3, r7, r4
 800aa3a:	881b      	ldrh	r3, [r3, #0]
 800aa3c:	b2da      	uxtb	r2, r3
 800aa3e:	683b      	ldr	r3, [r7, #0]
 800aa40:	701a      	strb	r2, [r3, #0]

}
 800aa42:	46c0      	nop			; (mov r8, r8)
 800aa44:	46bd      	mov	sp, r7
 800aa46:	b007      	add	sp, #28
 800aa48:	bd90      	pop	{r4, r7, pc}
 800aa4a:	46c0      	nop			; (mov r8, r8)
 800aa4c:	08014818 	.word	0x08014818

0800aa50 <my_nmea_get_rmc_utc_sss>:
void my_nmea_get_rmc_utc_sss ( const char* m , uint32_t* sss )
{
 800aa50:	b590      	push	{r4, r7, lr}
 800aa52:	b085      	sub	sp, #20
 800aa54:	af00      	add	r7, sp, #0
 800aa56:	6078      	str	r0, [r7, #4]
 800aa58:	6039      	str	r1, [r7, #0]
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_UTC_POSITION ) + 1 + RMC_UTC_SSS_OFFSET ;
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	2201      	movs	r2, #1
 800aa5e:	212c      	movs	r1, #44	; 0x2c
 800aa60:	0018      	movs	r0, r3
 800aa62:	f7ff fa49 	bl	8009ef8 <my_find_char_position>
 800aa66:	0003      	movs	r3, r0
 800aa68:	001a      	movs	r2, r3
 800aa6a:	240f      	movs	r4, #15
 800aa6c:	193b      	adds	r3, r7, r4
 800aa6e:	3208      	adds	r2, #8
 800aa70:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_UTC_SSS_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800aa72:	2004      	movs	r0, #4
 800aa74:	f000 f8ce 	bl	800ac14 <malloc>
 800aa78:	0003      	movs	r3, r0
 800aa7a:	60bb      	str	r3, [r7, #8]
	strncpy ( s , m + position , RMC_UTC_SSS_LENGTH ) ; // Kopiowanie fragmentu łańcucha
 800aa7c:	193b      	adds	r3, r7, r4
 800aa7e:	781b      	ldrb	r3, [r3, #0]
 800aa80:	687a      	ldr	r2, [r7, #4]
 800aa82:	18d1      	adds	r1, r2, r3
 800aa84:	68bb      	ldr	r3, [r7, #8]
 800aa86:	2203      	movs	r2, #3
 800aa88:	0018      	movs	r0, r3
 800aa8a:	f001 fc10 	bl	800c2ae <strncpy>
	s[RMC_UTC_SSS_LENGTH] = '\0';
 800aa8e:	68bb      	ldr	r3, [r7, #8]
 800aa90:	3303      	adds	r3, #3
 800aa92:	2200      	movs	r2, #0
 800aa94:	701a      	strb	r2, [r3, #0]
	sscanf ( s , "%lu" , sss ) ;
 800aa96:	683a      	ldr	r2, [r7, #0]
 800aa98:	4906      	ldr	r1, [pc, #24]	; (800aab4 <my_nmea_get_rmc_utc_sss+0x64>)
 800aa9a:	68bb      	ldr	r3, [r7, #8]
 800aa9c:	0018      	movs	r0, r3
 800aa9e:	f001 fb69 	bl	800c174 <sscanf>
	free ( s ) ;
 800aaa2:	68bb      	ldr	r3, [r7, #8]
 800aaa4:	0018      	movs	r0, r3
 800aaa6:	f000 f8bf 	bl	800ac28 <free>
}
 800aaaa:	46c0      	nop			; (mov r8, r8)
 800aaac:	46bd      	mov	sp, r7
 800aaae:	b005      	add	sp, #20
 800aab0:	bd90      	pop	{r4, r7, pc}
 800aab2:	46c0      	nop			; (mov r8, r8)
 800aab4:	0801481c 	.word	0x0801481c

0800aab8 <my_tracker_api_is_cmd>:
 */

#include <my_tracker_api.h>

bool my_tracker_api_is_cmd ( const char* c )
{
 800aab8:	b580      	push	{r7, lr}
 800aaba:	b086      	sub	sp, #24
 800aabc:	af00      	add	r7, sp, #0
 800aabe:	6078      	str	r0, [r7, #4]
	size_t l = strlen ( c ) ;
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	0018      	movs	r0, r3
 800aac4:	f7f5 fb1e 	bl	8000104 <strlen>
 800aac8:	0003      	movs	r3, r0
 800aaca:	613b      	str	r3, [r7, #16]
	uint8_t i = 0 ; // Znaków nie może być więcej niż max. cmd payload czyli 80
 800aacc:	2317      	movs	r3, #23
 800aace:	18fb      	adds	r3, r7, r3
 800aad0:	2200      	movs	r2, #0
 800aad2:	701a      	strb	r2, [r3, #0]
	uint8_t liczba_przecinkow = 0 ;
 800aad4:	2316      	movs	r3, #22
 800aad6:	18fb      	adds	r3, r7, r3
 800aad8:	2200      	movs	r2, #0
 800aada:	701a      	strb	r2, [r3, #0]

	if ( l < 3 || l > 9 )
 800aadc:	693b      	ldr	r3, [r7, #16]
 800aade:	2b02      	cmp	r3, #2
 800aae0:	d902      	bls.n	800aae8 <my_tracker_api_is_cmd+0x30>
 800aae2:	693b      	ldr	r3, [r7, #16]
 800aae4:	2b09      	cmp	r3, #9
 800aae6:	d901      	bls.n	800aaec <my_tracker_api_is_cmd+0x34>
		return false ;
 800aae8:	2300      	movs	r3, #0
 800aaea:	e04b      	b.n	800ab84 <my_tracker_api_is_cmd+0xcc>

	for ( i = 0 ; i < l ; i++ )
 800aaec:	2317      	movs	r3, #23
 800aaee:	18fb      	adds	r3, r7, r3
 800aaf0:	2200      	movs	r2, #0
 800aaf2:	701a      	strb	r2, [r3, #0]
 800aaf4:	e025      	b.n	800ab42 <my_tracker_api_is_cmd+0x8a>
	{
		if ( c[i] == ',' )
 800aaf6:	2317      	movs	r3, #23
 800aaf8:	18fb      	adds	r3, r7, r3
 800aafa:	781b      	ldrb	r3, [r3, #0]
 800aafc:	687a      	ldr	r2, [r7, #4]
 800aafe:	18d3      	adds	r3, r2, r3
 800ab00:	781b      	ldrb	r3, [r3, #0]
 800ab02:	2b2c      	cmp	r3, #44	; 0x2c
 800ab04:	d106      	bne.n	800ab14 <my_tracker_api_is_cmd+0x5c>
			liczba_przecinkow++ ;
 800ab06:	2116      	movs	r1, #22
 800ab08:	187b      	adds	r3, r7, r1
 800ab0a:	781a      	ldrb	r2, [r3, #0]
 800ab0c:	187b      	adds	r3, r7, r1
 800ab0e:	3201      	adds	r2, #1
 800ab10:	701a      	strb	r2, [r3, #0]
 800ab12:	e010      	b.n	800ab36 <my_tracker_api_is_cmd+0x7e>
		else if ( c[i] < '0' || c[i] > '9' )
 800ab14:	2117      	movs	r1, #23
 800ab16:	187b      	adds	r3, r7, r1
 800ab18:	781b      	ldrb	r3, [r3, #0]
 800ab1a:	687a      	ldr	r2, [r7, #4]
 800ab1c:	18d3      	adds	r3, r2, r3
 800ab1e:	781b      	ldrb	r3, [r3, #0]
 800ab20:	2b2f      	cmp	r3, #47	; 0x2f
 800ab22:	d906      	bls.n	800ab32 <my_tracker_api_is_cmd+0x7a>
 800ab24:	187b      	adds	r3, r7, r1
 800ab26:	781b      	ldrb	r3, [r3, #0]
 800ab28:	687a      	ldr	r2, [r7, #4]
 800ab2a:	18d3      	adds	r3, r2, r3
 800ab2c:	781b      	ldrb	r3, [r3, #0]
 800ab2e:	2b39      	cmp	r3, #57	; 0x39
 800ab30:	d901      	bls.n	800ab36 <my_tracker_api_is_cmd+0x7e>
			return false;
 800ab32:	2300      	movs	r3, #0
 800ab34:	e026      	b.n	800ab84 <my_tracker_api_is_cmd+0xcc>
	for ( i = 0 ; i < l ; i++ )
 800ab36:	2117      	movs	r1, #23
 800ab38:	187b      	adds	r3, r7, r1
 800ab3a:	781a      	ldrb	r2, [r3, #0]
 800ab3c:	187b      	adds	r3, r7, r1
 800ab3e:	3201      	adds	r2, #1
 800ab40:	701a      	strb	r2, [r3, #0]
 800ab42:	2317      	movs	r3, #23
 800ab44:	18fb      	adds	r3, r7, r3
 800ab46:	781b      	ldrb	r3, [r3, #0]
 800ab48:	693a      	ldr	r2, [r7, #16]
 800ab4a:	429a      	cmp	r2, r3
 800ab4c:	d8d3      	bhi.n	800aaf6 <my_tracker_api_is_cmd+0x3e>
	}

	if ( /*c[0] == ',' || c[l-1] == ',' ||*/ liczba_przecinkow > 1 )
 800ab4e:	2316      	movs	r3, #22
 800ab50:	18fb      	adds	r3, r7, r3
 800ab52:	781b      	ldrb	r3, [r3, #0]
 800ab54:	2b01      	cmp	r3, #1
 800ab56:	d901      	bls.n	800ab5c <my_tracker_api_is_cmd+0xa4>
		return false ;
 800ab58:	2300      	movs	r3, #0
 800ab5a:	e013      	b.n	800ab84 <my_tracker_api_is_cmd+0xcc>

	const char* comma_p = strchr ( c , ',' ) ;
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	212c      	movs	r1, #44	; 0x2c
 800ab60:	0018      	movs	r0, r3
 800ab62:	f001 fb85 	bl	800c270 <strchr>
 800ab66:	0003      	movs	r3, r0
 800ab68:	60fb      	str	r3, [r7, #12]
	size_t cmd_code_length = comma_p - c ;
 800ab6a:	68fa      	ldr	r2, [r7, #12]
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	1ad3      	subs	r3, r2, r3
 800ab70:	60bb      	str	r3, [r7, #8]
	if ( cmd_code_length > 2 || cmd_code_length < 1 )
 800ab72:	68bb      	ldr	r3, [r7, #8]
 800ab74:	2b02      	cmp	r3, #2
 800ab76:	d802      	bhi.n	800ab7e <my_tracker_api_is_cmd+0xc6>
 800ab78:	68bb      	ldr	r3, [r7, #8]
 800ab7a:	2b00      	cmp	r3, #0
 800ab7c:	d101      	bne.n	800ab82 <my_tracker_api_is_cmd+0xca>
		return false ;
 800ab7e:	2300      	movs	r3, #0
 800ab80:	e000      	b.n	800ab84 <my_tracker_api_is_cmd+0xcc>

	return true ;
 800ab82:	2301      	movs	r3, #1
}
 800ab84:	0018      	movs	r0, r3
 800ab86:	46bd      	mov	sp, r7
 800ab88:	b006      	add	sp, #24
 800ab8a:	bd80      	pop	{r7, pc}

0800ab8c <my_tracker_api_parse_cmd>:

	return cmd_value ;
}

bool my_tracker_api_parse_cmd ( cmd_astro* cmd , char* s )
{
 800ab8c:	b580      	push	{r7, lr}
 800ab8e:	b084      	sub	sp, #16
 800ab90:	af00      	add	r7, sp, #0
 800ab92:	6078      	str	r0, [r7, #4]
 800ab94:	6039      	str	r1, [r7, #0]
	cmd->code = 0 ;
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	2200      	movs	r2, #0
 800ab9a:	701a      	strb	r2, [r3, #0]
	cmd->value = 0 ;
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	2200      	movs	r2, #0
 800aba0:	605a      	str	r2, [r3, #4]
	cmd->is_executed = false ;
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	2200      	movs	r2, #0
 800aba6:	721a      	strb	r2, [r3, #8]

	char* tok = strtok ( s , "," ) ;
 800aba8:	4a19      	ldr	r2, [pc, #100]	; (800ac10 <my_tracker_api_parse_cmd+0x84>)
 800abaa:	683b      	ldr	r3, [r7, #0]
 800abac:	0011      	movs	r1, r2
 800abae:	0018      	movs	r0, r3
 800abb0:	f001 fb92 	bl	800c2d8 <strtok>
 800abb4:	0003      	movs	r3, r0
 800abb6:	60fb      	str	r3, [r7, #12]
	cmd->code = (uint8_t) my_conv_string_2_uint32_t ( tok ) ;
 800abb8:	68fb      	ldr	r3, [r7, #12]
 800abba:	0018      	movs	r0, r3
 800abbc:	f7ff fb3e 	bl	800a23c <my_conv_string_2_uint32_t>
 800abc0:	0003      	movs	r3, r0
 800abc2:	b2da      	uxtb	r2, r3
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	701a      	strb	r2, [r3, #0]
	tok = strtok ( NULL , "," ) ;
 800abc8:	4b11      	ldr	r3, [pc, #68]	; (800ac10 <my_tracker_api_parse_cmd+0x84>)
 800abca:	0019      	movs	r1, r3
 800abcc:	2000      	movs	r0, #0
 800abce:	f001 fb83 	bl	800c2d8 <strtok>
 800abd2:	0003      	movs	r3, r0
 800abd4:	60fb      	str	r3, [r7, #12]
	cmd->value = my_conv_string_2_uint32_t ( tok ) ;
 800abd6:	68fb      	ldr	r3, [r7, #12]
 800abd8:	0018      	movs	r0, r3
 800abda:	f7ff fb2f 	bl	800a23c <my_conv_string_2_uint32_t>
 800abde:	0002      	movs	r2, r0
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	605a      	str	r2, [r3, #4]
	tok = strtok ( NULL , "," ) ;
 800abe4:	4b0a      	ldr	r3, [pc, #40]	; (800ac10 <my_tracker_api_parse_cmd+0x84>)
 800abe6:	0019      	movs	r1, r3
 800abe8:	2000      	movs	r0, #0
 800abea:	f001 fb75 	bl	800c2d8 <strtok>
 800abee:	0003      	movs	r3, r0
 800abf0:	60fb      	str	r3, [r7, #12]

	if ( cmd->code == 0 || tok != NULL )
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	781b      	ldrb	r3, [r3, #0]
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	d002      	beq.n	800ac00 <my_tracker_api_parse_cmd+0x74>
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	d001      	beq.n	800ac04 <my_tracker_api_parse_cmd+0x78>
		return false ;
 800ac00:	2300      	movs	r3, #0
 800ac02:	e000      	b.n	800ac06 <my_tracker_api_parse_cmd+0x7a>
	else
		return true ;
 800ac04:	2301      	movs	r3, #1
}
 800ac06:	0018      	movs	r0, r3
 800ac08:	46bd      	mov	sp, r7
 800ac0a:	b004      	add	sp, #16
 800ac0c:	bd80      	pop	{r7, pc}
 800ac0e:	46c0      	nop			; (mov r8, r8)
 800ac10:	08014820 	.word	0x08014820

0800ac14 <malloc>:
 800ac14:	b510      	push	{r4, lr}
 800ac16:	4b03      	ldr	r3, [pc, #12]	; (800ac24 <malloc+0x10>)
 800ac18:	0001      	movs	r1, r0
 800ac1a:	6818      	ldr	r0, [r3, #0]
 800ac1c:	f000 f80e 	bl	800ac3c <_malloc_r>
 800ac20:	bd10      	pop	{r4, pc}
 800ac22:	46c0      	nop			; (mov r8, r8)
 800ac24:	200006d0 	.word	0x200006d0

0800ac28 <free>:
 800ac28:	b510      	push	{r4, lr}
 800ac2a:	4b03      	ldr	r3, [pc, #12]	; (800ac38 <free+0x10>)
 800ac2c:	0001      	movs	r1, r0
 800ac2e:	6818      	ldr	r0, [r3, #0]
 800ac30:	f001 fcbe 	bl	800c5b0 <_free_r>
 800ac34:	bd10      	pop	{r4, pc}
 800ac36:	46c0      	nop			; (mov r8, r8)
 800ac38:	200006d0 	.word	0x200006d0

0800ac3c <_malloc_r>:
 800ac3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ac3e:	000d      	movs	r5, r1
 800ac40:	b087      	sub	sp, #28
 800ac42:	350b      	adds	r5, #11
 800ac44:	9001      	str	r0, [sp, #4]
 800ac46:	2d16      	cmp	r5, #22
 800ac48:	d908      	bls.n	800ac5c <_malloc_r+0x20>
 800ac4a:	2207      	movs	r2, #7
 800ac4c:	4395      	bics	r5, r2
 800ac4e:	d506      	bpl.n	800ac5e <_malloc_r+0x22>
 800ac50:	230c      	movs	r3, #12
 800ac52:	9a01      	ldr	r2, [sp, #4]
 800ac54:	6013      	str	r3, [r2, #0]
 800ac56:	2000      	movs	r0, #0
 800ac58:	b007      	add	sp, #28
 800ac5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ac5c:	2510      	movs	r5, #16
 800ac5e:	42a9      	cmp	r1, r5
 800ac60:	d8f6      	bhi.n	800ac50 <_malloc_r+0x14>
 800ac62:	9801      	ldr	r0, [sp, #4]
 800ac64:	f000 f9fe 	bl	800b064 <__malloc_lock>
 800ac68:	23fc      	movs	r3, #252	; 0xfc
 800ac6a:	4ebe      	ldr	r6, [pc, #760]	; (800af64 <_malloc_r+0x328>)
 800ac6c:	005b      	lsls	r3, r3, #1
 800ac6e:	429d      	cmp	r5, r3
 800ac70:	d219      	bcs.n	800aca6 <_malloc_r+0x6a>
 800ac72:	002a      	movs	r2, r5
 800ac74:	3208      	adds	r2, #8
 800ac76:	18b2      	adds	r2, r6, r2
 800ac78:	0011      	movs	r1, r2
 800ac7a:	6854      	ldr	r4, [r2, #4]
 800ac7c:	3908      	subs	r1, #8
 800ac7e:	08eb      	lsrs	r3, r5, #3
 800ac80:	428c      	cmp	r4, r1
 800ac82:	d103      	bne.n	800ac8c <_malloc_r+0x50>
 800ac84:	68d4      	ldr	r4, [r2, #12]
 800ac86:	3302      	adds	r3, #2
 800ac88:	42a2      	cmp	r2, r4
 800ac8a:	d022      	beq.n	800acd2 <_malloc_r+0x96>
 800ac8c:	2203      	movs	r2, #3
 800ac8e:	6863      	ldr	r3, [r4, #4]
 800ac90:	68a1      	ldr	r1, [r4, #8]
 800ac92:	4393      	bics	r3, r2
 800ac94:	68e2      	ldr	r2, [r4, #12]
 800ac96:	18e3      	adds	r3, r4, r3
 800ac98:	60ca      	str	r2, [r1, #12]
 800ac9a:	6091      	str	r1, [r2, #8]
 800ac9c:	2201      	movs	r2, #1
 800ac9e:	6859      	ldr	r1, [r3, #4]
 800aca0:	430a      	orrs	r2, r1
 800aca2:	605a      	str	r2, [r3, #4]
 800aca4:	e02a      	b.n	800acfc <_malloc_r+0xc0>
 800aca6:	233f      	movs	r3, #63	; 0x3f
 800aca8:	0a6a      	lsrs	r2, r5, #9
 800acaa:	d003      	beq.n	800acb4 <_malloc_r+0x78>
 800acac:	2a04      	cmp	r2, #4
 800acae:	d82b      	bhi.n	800ad08 <_malloc_r+0xcc>
 800acb0:	09ab      	lsrs	r3, r5, #6
 800acb2:	3338      	adds	r3, #56	; 0x38
 800acb4:	2203      	movs	r2, #3
 800acb6:	4694      	mov	ip, r2
 800acb8:	00d9      	lsls	r1, r3, #3
 800acba:	1989      	adds	r1, r1, r6
 800acbc:	68cc      	ldr	r4, [r1, #12]
 800acbe:	428c      	cmp	r4, r1
 800acc0:	d006      	beq.n	800acd0 <_malloc_r+0x94>
 800acc2:	4660      	mov	r0, ip
 800acc4:	6862      	ldr	r2, [r4, #4]
 800acc6:	4382      	bics	r2, r0
 800acc8:	1b57      	subs	r7, r2, r5
 800acca:	2f0f      	cmp	r7, #15
 800accc:	dd34      	ble.n	800ad38 <_malloc_r+0xfc>
 800acce:	3b01      	subs	r3, #1
 800acd0:	3301      	adds	r3, #1
 800acd2:	6934      	ldr	r4, [r6, #16]
 800acd4:	49a4      	ldr	r1, [pc, #656]	; (800af68 <_malloc_r+0x32c>)
 800acd6:	428c      	cmp	r4, r1
 800acd8:	d055      	beq.n	800ad86 <_malloc_r+0x14a>
 800acda:	2003      	movs	r0, #3
 800acdc:	6862      	ldr	r2, [r4, #4]
 800acde:	4382      	bics	r2, r0
 800ace0:	1b50      	subs	r0, r2, r5
 800ace2:	280f      	cmp	r0, #15
 800ace4:	dd36      	ble.n	800ad54 <_malloc_r+0x118>
 800ace6:	2301      	movs	r3, #1
 800ace8:	1967      	adds	r7, r4, r5
 800acea:	431d      	orrs	r5, r3
 800acec:	4303      	orrs	r3, r0
 800acee:	6065      	str	r5, [r4, #4]
 800acf0:	6177      	str	r7, [r6, #20]
 800acf2:	6137      	str	r7, [r6, #16]
 800acf4:	60f9      	str	r1, [r7, #12]
 800acf6:	60b9      	str	r1, [r7, #8]
 800acf8:	607b      	str	r3, [r7, #4]
 800acfa:	50a0      	str	r0, [r4, r2]
 800acfc:	9801      	ldr	r0, [sp, #4]
 800acfe:	f000 f9b9 	bl	800b074 <__malloc_unlock>
 800ad02:	0020      	movs	r0, r4
 800ad04:	3008      	adds	r0, #8
 800ad06:	e7a7      	b.n	800ac58 <_malloc_r+0x1c>
 800ad08:	2a14      	cmp	r2, #20
 800ad0a:	d802      	bhi.n	800ad12 <_malloc_r+0xd6>
 800ad0c:	0013      	movs	r3, r2
 800ad0e:	335b      	adds	r3, #91	; 0x5b
 800ad10:	e7d0      	b.n	800acb4 <_malloc_r+0x78>
 800ad12:	2a54      	cmp	r2, #84	; 0x54
 800ad14:	d802      	bhi.n	800ad1c <_malloc_r+0xe0>
 800ad16:	0b2b      	lsrs	r3, r5, #12
 800ad18:	336e      	adds	r3, #110	; 0x6e
 800ad1a:	e7cb      	b.n	800acb4 <_malloc_r+0x78>
 800ad1c:	23aa      	movs	r3, #170	; 0xaa
 800ad1e:	005b      	lsls	r3, r3, #1
 800ad20:	429a      	cmp	r2, r3
 800ad22:	d802      	bhi.n	800ad2a <_malloc_r+0xee>
 800ad24:	0beb      	lsrs	r3, r5, #15
 800ad26:	3377      	adds	r3, #119	; 0x77
 800ad28:	e7c4      	b.n	800acb4 <_malloc_r+0x78>
 800ad2a:	4990      	ldr	r1, [pc, #576]	; (800af6c <_malloc_r+0x330>)
 800ad2c:	237e      	movs	r3, #126	; 0x7e
 800ad2e:	428a      	cmp	r2, r1
 800ad30:	d8c0      	bhi.n	800acb4 <_malloc_r+0x78>
 800ad32:	0cab      	lsrs	r3, r5, #18
 800ad34:	337c      	adds	r3, #124	; 0x7c
 800ad36:	e7bd      	b.n	800acb4 <_malloc_r+0x78>
 800ad38:	68e0      	ldr	r0, [r4, #12]
 800ad3a:	2f00      	cmp	r7, #0
 800ad3c:	db08      	blt.n	800ad50 <_malloc_r+0x114>
 800ad3e:	68a3      	ldr	r3, [r4, #8]
 800ad40:	60d8      	str	r0, [r3, #12]
 800ad42:	6083      	str	r3, [r0, #8]
 800ad44:	2301      	movs	r3, #1
 800ad46:	18a2      	adds	r2, r4, r2
 800ad48:	6851      	ldr	r1, [r2, #4]
 800ad4a:	430b      	orrs	r3, r1
 800ad4c:	6053      	str	r3, [r2, #4]
 800ad4e:	e7d5      	b.n	800acfc <_malloc_r+0xc0>
 800ad50:	0004      	movs	r4, r0
 800ad52:	e7b4      	b.n	800acbe <_malloc_r+0x82>
 800ad54:	6171      	str	r1, [r6, #20]
 800ad56:	6131      	str	r1, [r6, #16]
 800ad58:	2800      	cmp	r0, #0
 800ad5a:	daf3      	bge.n	800ad44 <_malloc_r+0x108>
 800ad5c:	6871      	ldr	r1, [r6, #4]
 800ad5e:	468c      	mov	ip, r1
 800ad60:	2180      	movs	r1, #128	; 0x80
 800ad62:	0089      	lsls	r1, r1, #2
 800ad64:	428a      	cmp	r2, r1
 800ad66:	d300      	bcc.n	800ad6a <_malloc_r+0x12e>
 800ad68:	e08c      	b.n	800ae84 <_malloc_r+0x248>
 800ad6a:	08d1      	lsrs	r1, r2, #3
 800ad6c:	0950      	lsrs	r0, r2, #5
 800ad6e:	2201      	movs	r2, #1
 800ad70:	4082      	lsls	r2, r0
 800ad72:	4660      	mov	r0, ip
 800ad74:	4302      	orrs	r2, r0
 800ad76:	6072      	str	r2, [r6, #4]
 800ad78:	00ca      	lsls	r2, r1, #3
 800ad7a:	1992      	adds	r2, r2, r6
 800ad7c:	6891      	ldr	r1, [r2, #8]
 800ad7e:	60e2      	str	r2, [r4, #12]
 800ad80:	60a1      	str	r1, [r4, #8]
 800ad82:	6094      	str	r4, [r2, #8]
 800ad84:	60cc      	str	r4, [r1, #12]
 800ad86:	2201      	movs	r2, #1
 800ad88:	4876      	ldr	r0, [pc, #472]	; (800af64 <_malloc_r+0x328>)
 800ad8a:	1099      	asrs	r1, r3, #2
 800ad8c:	408a      	lsls	r2, r1
 800ad8e:	6841      	ldr	r1, [r0, #4]
 800ad90:	4291      	cmp	r1, r2
 800ad92:	d328      	bcc.n	800ade6 <_malloc_r+0x1aa>
 800ad94:	420a      	tst	r2, r1
 800ad96:	d105      	bne.n	800ada4 <_malloc_r+0x168>
 800ad98:	2403      	movs	r4, #3
 800ad9a:	43a3      	bics	r3, r4
 800ad9c:	0052      	lsls	r2, r2, #1
 800ad9e:	3304      	adds	r3, #4
 800ada0:	420a      	tst	r2, r1
 800ada2:	d0fb      	beq.n	800ad9c <_malloc_r+0x160>
 800ada4:	496f      	ldr	r1, [pc, #444]	; (800af64 <_malloc_r+0x328>)
 800ada6:	9104      	str	r1, [sp, #16]
 800ada8:	00d9      	lsls	r1, r3, #3
 800adaa:	1841      	adds	r1, r0, r1
 800adac:	468c      	mov	ip, r1
 800adae:	000f      	movs	r7, r1
 800adb0:	9302      	str	r3, [sp, #8]
 800adb2:	68fc      	ldr	r4, [r7, #12]
 800adb4:	42bc      	cmp	r4, r7
 800adb6:	d000      	beq.n	800adba <_malloc_r+0x17e>
 800adb8:	e09b      	b.n	800aef2 <_malloc_r+0x2b6>
 800adba:	2403      	movs	r4, #3
 800adbc:	9902      	ldr	r1, [sp, #8]
 800adbe:	3708      	adds	r7, #8
 800adc0:	3101      	adds	r1, #1
 800adc2:	9102      	str	r1, [sp, #8]
 800adc4:	4221      	tst	r1, r4
 800adc6:	d1f4      	bne.n	800adb2 <_malloc_r+0x176>
 800adc8:	2103      	movs	r1, #3
 800adca:	420b      	tst	r3, r1
 800adcc:	d000      	beq.n	800add0 <_malloc_r+0x194>
 800adce:	e0b7      	b.n	800af40 <_malloc_r+0x304>
 800add0:	6843      	ldr	r3, [r0, #4]
 800add2:	4393      	bics	r3, r2
 800add4:	6043      	str	r3, [r0, #4]
 800add6:	9b04      	ldr	r3, [sp, #16]
 800add8:	0052      	lsls	r2, r2, #1
 800adda:	6859      	ldr	r1, [r3, #4]
 800addc:	4291      	cmp	r1, r2
 800adde:	d302      	bcc.n	800ade6 <_malloc_r+0x1aa>
 800ade0:	2a00      	cmp	r2, #0
 800ade2:	d000      	beq.n	800ade6 <_malloc_r+0x1aa>
 800ade4:	e0bb      	b.n	800af5e <_malloc_r+0x322>
 800ade6:	2203      	movs	r2, #3
 800ade8:	6883      	ldr	r3, [r0, #8]
 800adea:	9302      	str	r3, [sp, #8]
 800adec:	685b      	ldr	r3, [r3, #4]
 800adee:	4393      	bics	r3, r2
 800adf0:	9303      	str	r3, [sp, #12]
 800adf2:	42ab      	cmp	r3, r5
 800adf4:	d303      	bcc.n	800adfe <_malloc_r+0x1c2>
 800adf6:	1b59      	subs	r1, r3, r5
 800adf8:	290f      	cmp	r1, #15
 800adfa:	dd00      	ble.n	800adfe <_malloc_r+0x1c2>
 800adfc:	e123      	b.n	800b046 <_malloc_r+0x40a>
 800adfe:	9b02      	ldr	r3, [sp, #8]
 800ae00:	9a03      	ldr	r2, [sp, #12]
 800ae02:	2008      	movs	r0, #8
 800ae04:	189e      	adds	r6, r3, r2
 800ae06:	4b5a      	ldr	r3, [pc, #360]	; (800af70 <_malloc_r+0x334>)
 800ae08:	681f      	ldr	r7, [r3, #0]
 800ae0a:	f001 fb4b 	bl	800c4a4 <sysconf>
 800ae0e:	4b59      	ldr	r3, [pc, #356]	; (800af74 <_malloc_r+0x338>)
 800ae10:	3710      	adds	r7, #16
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	197f      	adds	r7, r7, r5
 800ae16:	9004      	str	r0, [sp, #16]
 800ae18:	3301      	adds	r3, #1
 800ae1a:	d003      	beq.n	800ae24 <_malloc_r+0x1e8>
 800ae1c:	1e7b      	subs	r3, r7, #1
 800ae1e:	181b      	adds	r3, r3, r0
 800ae20:	4247      	negs	r7, r0
 800ae22:	401f      	ands	r7, r3
 800ae24:	0039      	movs	r1, r7
 800ae26:	9801      	ldr	r0, [sp, #4]
 800ae28:	f001 fae8 	bl	800c3fc <_sbrk_r>
 800ae2c:	0004      	movs	r4, r0
 800ae2e:	1c43      	adds	r3, r0, #1
 800ae30:	d100      	bne.n	800ae34 <_malloc_r+0x1f8>
 800ae32:	e0de      	b.n	800aff2 <_malloc_r+0x3b6>
 800ae34:	4286      	cmp	r6, r0
 800ae36:	d904      	bls.n	800ae42 <_malloc_r+0x206>
 800ae38:	4b4a      	ldr	r3, [pc, #296]	; (800af64 <_malloc_r+0x328>)
 800ae3a:	9a02      	ldr	r2, [sp, #8]
 800ae3c:	429a      	cmp	r2, r3
 800ae3e:	d000      	beq.n	800ae42 <_malloc_r+0x206>
 800ae40:	e0d7      	b.n	800aff2 <_malloc_r+0x3b6>
 800ae42:	4a4d      	ldr	r2, [pc, #308]	; (800af78 <_malloc_r+0x33c>)
 800ae44:	6813      	ldr	r3, [r2, #0]
 800ae46:	18fb      	adds	r3, r7, r3
 800ae48:	6013      	str	r3, [r2, #0]
 800ae4a:	9a04      	ldr	r2, [sp, #16]
 800ae4c:	3a01      	subs	r2, #1
 800ae4e:	42a6      	cmp	r6, r4
 800ae50:	d000      	beq.n	800ae54 <_malloc_r+0x218>
 800ae52:	e097      	b.n	800af84 <_malloc_r+0x348>
 800ae54:	4216      	tst	r6, r2
 800ae56:	d000      	beq.n	800ae5a <_malloc_r+0x21e>
 800ae58:	e094      	b.n	800af84 <_malloc_r+0x348>
 800ae5a:	4b42      	ldr	r3, [pc, #264]	; (800af64 <_malloc_r+0x328>)
 800ae5c:	689a      	ldr	r2, [r3, #8]
 800ae5e:	9b03      	ldr	r3, [sp, #12]
 800ae60:	19df      	adds	r7, r3, r7
 800ae62:	2301      	movs	r3, #1
 800ae64:	433b      	orrs	r3, r7
 800ae66:	6053      	str	r3, [r2, #4]
 800ae68:	4b43      	ldr	r3, [pc, #268]	; (800af78 <_malloc_r+0x33c>)
 800ae6a:	4a44      	ldr	r2, [pc, #272]	; (800af7c <_malloc_r+0x340>)
 800ae6c:	681b      	ldr	r3, [r3, #0]
 800ae6e:	6811      	ldr	r1, [r2, #0]
 800ae70:	428b      	cmp	r3, r1
 800ae72:	d900      	bls.n	800ae76 <_malloc_r+0x23a>
 800ae74:	6013      	str	r3, [r2, #0]
 800ae76:	4a42      	ldr	r2, [pc, #264]	; (800af80 <_malloc_r+0x344>)
 800ae78:	6811      	ldr	r1, [r2, #0]
 800ae7a:	428b      	cmp	r3, r1
 800ae7c:	d800      	bhi.n	800ae80 <_malloc_r+0x244>
 800ae7e:	e0b8      	b.n	800aff2 <_malloc_r+0x3b6>
 800ae80:	6013      	str	r3, [r2, #0]
 800ae82:	e0b6      	b.n	800aff2 <_malloc_r+0x3b6>
 800ae84:	0a50      	lsrs	r0, r2, #9
 800ae86:	2804      	cmp	r0, #4
 800ae88:	d811      	bhi.n	800aeae <_malloc_r+0x272>
 800ae8a:	0991      	lsrs	r1, r2, #6
 800ae8c:	3138      	adds	r1, #56	; 0x38
 800ae8e:	00cf      	lsls	r7, r1, #3
 800ae90:	19bf      	adds	r7, r7, r6
 800ae92:	68b8      	ldr	r0, [r7, #8]
 800ae94:	4287      	cmp	r7, r0
 800ae96:	d125      	bne.n	800aee4 <_malloc_r+0x2a8>
 800ae98:	2201      	movs	r2, #1
 800ae9a:	1089      	asrs	r1, r1, #2
 800ae9c:	408a      	lsls	r2, r1
 800ae9e:	4661      	mov	r1, ip
 800aea0:	430a      	orrs	r2, r1
 800aea2:	6072      	str	r2, [r6, #4]
 800aea4:	60e7      	str	r7, [r4, #12]
 800aea6:	60a0      	str	r0, [r4, #8]
 800aea8:	60bc      	str	r4, [r7, #8]
 800aeaa:	60c4      	str	r4, [r0, #12]
 800aeac:	e76b      	b.n	800ad86 <_malloc_r+0x14a>
 800aeae:	2814      	cmp	r0, #20
 800aeb0:	d802      	bhi.n	800aeb8 <_malloc_r+0x27c>
 800aeb2:	0001      	movs	r1, r0
 800aeb4:	315b      	adds	r1, #91	; 0x5b
 800aeb6:	e7ea      	b.n	800ae8e <_malloc_r+0x252>
 800aeb8:	2854      	cmp	r0, #84	; 0x54
 800aeba:	d802      	bhi.n	800aec2 <_malloc_r+0x286>
 800aebc:	0b11      	lsrs	r1, r2, #12
 800aebe:	316e      	adds	r1, #110	; 0x6e
 800aec0:	e7e5      	b.n	800ae8e <_malloc_r+0x252>
 800aec2:	21aa      	movs	r1, #170	; 0xaa
 800aec4:	0049      	lsls	r1, r1, #1
 800aec6:	4288      	cmp	r0, r1
 800aec8:	d802      	bhi.n	800aed0 <_malloc_r+0x294>
 800aeca:	0bd1      	lsrs	r1, r2, #15
 800aecc:	3177      	adds	r1, #119	; 0x77
 800aece:	e7de      	b.n	800ae8e <_malloc_r+0x252>
 800aed0:	4f26      	ldr	r7, [pc, #152]	; (800af6c <_malloc_r+0x330>)
 800aed2:	217e      	movs	r1, #126	; 0x7e
 800aed4:	42b8      	cmp	r0, r7
 800aed6:	d8da      	bhi.n	800ae8e <_malloc_r+0x252>
 800aed8:	0c91      	lsrs	r1, r2, #18
 800aeda:	317c      	adds	r1, #124	; 0x7c
 800aedc:	e7d7      	b.n	800ae8e <_malloc_r+0x252>
 800aede:	6880      	ldr	r0, [r0, #8]
 800aee0:	4287      	cmp	r7, r0
 800aee2:	d004      	beq.n	800aeee <_malloc_r+0x2b2>
 800aee4:	2603      	movs	r6, #3
 800aee6:	6841      	ldr	r1, [r0, #4]
 800aee8:	43b1      	bics	r1, r6
 800aeea:	4291      	cmp	r1, r2
 800aeec:	d8f7      	bhi.n	800aede <_malloc_r+0x2a2>
 800aeee:	68c7      	ldr	r7, [r0, #12]
 800aef0:	e7d8      	b.n	800aea4 <_malloc_r+0x268>
 800aef2:	2603      	movs	r6, #3
 800aef4:	6861      	ldr	r1, [r4, #4]
 800aef6:	43b1      	bics	r1, r6
 800aef8:	9103      	str	r1, [sp, #12]
 800aefa:	68e6      	ldr	r6, [r4, #12]
 800aefc:	1b49      	subs	r1, r1, r5
 800aefe:	290f      	cmp	r1, #15
 800af00:	dd10      	ble.n	800af24 <_malloc_r+0x2e8>
 800af02:	2201      	movs	r2, #1
 800af04:	1963      	adds	r3, r4, r5
 800af06:	4315      	orrs	r5, r2
 800af08:	6065      	str	r5, [r4, #4]
 800af0a:	68a5      	ldr	r5, [r4, #8]
 800af0c:	430a      	orrs	r2, r1
 800af0e:	60ee      	str	r6, [r5, #12]
 800af10:	60b5      	str	r5, [r6, #8]
 800af12:	6143      	str	r3, [r0, #20]
 800af14:	6103      	str	r3, [r0, #16]
 800af16:	4814      	ldr	r0, [pc, #80]	; (800af68 <_malloc_r+0x32c>)
 800af18:	605a      	str	r2, [r3, #4]
 800af1a:	60d8      	str	r0, [r3, #12]
 800af1c:	6098      	str	r0, [r3, #8]
 800af1e:	9b03      	ldr	r3, [sp, #12]
 800af20:	50e1      	str	r1, [r4, r3]
 800af22:	e6eb      	b.n	800acfc <_malloc_r+0xc0>
 800af24:	2900      	cmp	r1, #0
 800af26:	db09      	blt.n	800af3c <_malloc_r+0x300>
 800af28:	9b03      	ldr	r3, [sp, #12]
 800af2a:	18e1      	adds	r1, r4, r3
 800af2c:	2301      	movs	r3, #1
 800af2e:	684a      	ldr	r2, [r1, #4]
 800af30:	4313      	orrs	r3, r2
 800af32:	604b      	str	r3, [r1, #4]
 800af34:	68a3      	ldr	r3, [r4, #8]
 800af36:	60de      	str	r6, [r3, #12]
 800af38:	60b3      	str	r3, [r6, #8]
 800af3a:	e6df      	b.n	800acfc <_malloc_r+0xc0>
 800af3c:	0034      	movs	r4, r6
 800af3e:	e739      	b.n	800adb4 <_malloc_r+0x178>
 800af40:	2108      	movs	r1, #8
 800af42:	4249      	negs	r1, r1
 800af44:	448c      	add	ip, r1
 800af46:	4661      	mov	r1, ip
 800af48:	6889      	ldr	r1, [r1, #8]
 800af4a:	3b01      	subs	r3, #1
 800af4c:	4561      	cmp	r1, ip
 800af4e:	d100      	bne.n	800af52 <_malloc_r+0x316>
 800af50:	e73a      	b.n	800adc8 <_malloc_r+0x18c>
 800af52:	e740      	b.n	800add6 <_malloc_r+0x19a>
 800af54:	3304      	adds	r3, #4
 800af56:	0052      	lsls	r2, r2, #1
 800af58:	420a      	tst	r2, r1
 800af5a:	d0fb      	beq.n	800af54 <_malloc_r+0x318>
 800af5c:	e724      	b.n	800ada8 <_malloc_r+0x16c>
 800af5e:	9b02      	ldr	r3, [sp, #8]
 800af60:	e7fa      	b.n	800af58 <_malloc_r+0x31c>
 800af62:	46c0      	nop			; (mov r8, r8)
 800af64:	20000028 	.word	0x20000028
 800af68:	20000030 	.word	0x20000030
 800af6c:	00000554 	.word	0x00000554
 800af70:	20000c68 	.word	0x20000c68
 800af74:	20000430 	.word	0x20000430
 800af78:	20000c38 	.word	0x20000c38
 800af7c:	20000c60 	.word	0x20000c60
 800af80:	20000c64 	.word	0x20000c64
 800af84:	4934      	ldr	r1, [pc, #208]	; (800b058 <_malloc_r+0x41c>)
 800af86:	6808      	ldr	r0, [r1, #0]
 800af88:	3001      	adds	r0, #1
 800af8a:	d140      	bne.n	800b00e <_malloc_r+0x3d2>
 800af8c:	600c      	str	r4, [r1, #0]
 800af8e:	2107      	movs	r1, #7
 800af90:	0026      	movs	r6, r4
 800af92:	2300      	movs	r3, #0
 800af94:	400e      	ands	r6, r1
 800af96:	420c      	tst	r4, r1
 800af98:	d002      	beq.n	800afa0 <_malloc_r+0x364>
 800af9a:	3308      	adds	r3, #8
 800af9c:	1b9b      	subs	r3, r3, r6
 800af9e:	18e4      	adds	r4, r4, r3
 800afa0:	19e1      	adds	r1, r4, r7
 800afa2:	9105      	str	r1, [sp, #20]
 800afa4:	9f05      	ldr	r7, [sp, #20]
 800afa6:	9904      	ldr	r1, [sp, #16]
 800afa8:	4017      	ands	r7, r2
 800afaa:	18cb      	adds	r3, r1, r3
 800afac:	1bdf      	subs	r7, r3, r7
 800afae:	4017      	ands	r7, r2
 800afb0:	0039      	movs	r1, r7
 800afb2:	9801      	ldr	r0, [sp, #4]
 800afb4:	f001 fa22 	bl	800c3fc <_sbrk_r>
 800afb8:	1c43      	adds	r3, r0, #1
 800afba:	d107      	bne.n	800afcc <_malloc_r+0x390>
 800afbc:	1e37      	subs	r7, r6, #0
 800afbe:	9805      	ldr	r0, [sp, #20]
 800afc0:	d004      	beq.n	800afcc <_malloc_r+0x390>
 800afc2:	0030      	movs	r0, r6
 800afc4:	2700      	movs	r7, #0
 800afc6:	9b05      	ldr	r3, [sp, #20]
 800afc8:	3808      	subs	r0, #8
 800afca:	1818      	adds	r0, r3, r0
 800afcc:	4a23      	ldr	r2, [pc, #140]	; (800b05c <_malloc_r+0x420>)
 800afce:	1b00      	subs	r0, r0, r4
 800afd0:	6813      	ldr	r3, [r2, #0]
 800afd2:	19c0      	adds	r0, r0, r7
 800afd4:	19db      	adds	r3, r3, r7
 800afd6:	6013      	str	r3, [r2, #0]
 800afd8:	2201      	movs	r2, #1
 800afda:	4b21      	ldr	r3, [pc, #132]	; (800b060 <_malloc_r+0x424>)
 800afdc:	9902      	ldr	r1, [sp, #8]
 800afde:	4310      	orrs	r0, r2
 800afe0:	609c      	str	r4, [r3, #8]
 800afe2:	6060      	str	r0, [r4, #4]
 800afe4:	4299      	cmp	r1, r3
 800afe6:	d100      	bne.n	800afea <_malloc_r+0x3ae>
 800afe8:	e73e      	b.n	800ae68 <_malloc_r+0x22c>
 800afea:	9b03      	ldr	r3, [sp, #12]
 800afec:	2b0f      	cmp	r3, #15
 800afee:	d813      	bhi.n	800b018 <_malloc_r+0x3dc>
 800aff0:	6062      	str	r2, [r4, #4]
 800aff2:	2203      	movs	r2, #3
 800aff4:	4b1a      	ldr	r3, [pc, #104]	; (800b060 <_malloc_r+0x424>)
 800aff6:	689b      	ldr	r3, [r3, #8]
 800aff8:	685b      	ldr	r3, [r3, #4]
 800affa:	4393      	bics	r3, r2
 800affc:	1b59      	subs	r1, r3, r5
 800affe:	42ab      	cmp	r3, r5
 800b000:	d301      	bcc.n	800b006 <_malloc_r+0x3ca>
 800b002:	290f      	cmp	r1, #15
 800b004:	dc1f      	bgt.n	800b046 <_malloc_r+0x40a>
 800b006:	9801      	ldr	r0, [sp, #4]
 800b008:	f000 f834 	bl	800b074 <__malloc_unlock>
 800b00c:	e623      	b.n	800ac56 <_malloc_r+0x1a>
 800b00e:	4913      	ldr	r1, [pc, #76]	; (800b05c <_malloc_r+0x420>)
 800b010:	1ba6      	subs	r6, r4, r6
 800b012:	18f6      	adds	r6, r6, r3
 800b014:	600e      	str	r6, [r1, #0]
 800b016:	e7ba      	b.n	800af8e <_malloc_r+0x352>
 800b018:	2107      	movs	r1, #7
 800b01a:	9b03      	ldr	r3, [sp, #12]
 800b01c:	3b0c      	subs	r3, #12
 800b01e:	438b      	bics	r3, r1
 800b020:	9902      	ldr	r1, [sp, #8]
 800b022:	6849      	ldr	r1, [r1, #4]
 800b024:	400a      	ands	r2, r1
 800b026:	9902      	ldr	r1, [sp, #8]
 800b028:	431a      	orrs	r2, r3
 800b02a:	604a      	str	r2, [r1, #4]
 800b02c:	18ca      	adds	r2, r1, r3
 800b02e:	2105      	movs	r1, #5
 800b030:	6051      	str	r1, [r2, #4]
 800b032:	6091      	str	r1, [r2, #8]
 800b034:	2b0f      	cmp	r3, #15
 800b036:	d800      	bhi.n	800b03a <_malloc_r+0x3fe>
 800b038:	e716      	b.n	800ae68 <_malloc_r+0x22c>
 800b03a:	9902      	ldr	r1, [sp, #8]
 800b03c:	9801      	ldr	r0, [sp, #4]
 800b03e:	3108      	adds	r1, #8
 800b040:	f001 fab6 	bl	800c5b0 <_free_r>
 800b044:	e710      	b.n	800ae68 <_malloc_r+0x22c>
 800b046:	2201      	movs	r2, #1
 800b048:	0013      	movs	r3, r2
 800b04a:	4805      	ldr	r0, [pc, #20]	; (800b060 <_malloc_r+0x424>)
 800b04c:	432b      	orrs	r3, r5
 800b04e:	6884      	ldr	r4, [r0, #8]
 800b050:	6063      	str	r3, [r4, #4]
 800b052:	1963      	adds	r3, r4, r5
 800b054:	6083      	str	r3, [r0, #8]
 800b056:	e623      	b.n	800aca0 <_malloc_r+0x64>
 800b058:	20000430 	.word	0x20000430
 800b05c:	20000c38 	.word	0x20000c38
 800b060:	20000028 	.word	0x20000028

0800b064 <__malloc_lock>:
 800b064:	b510      	push	{r4, lr}
 800b066:	4802      	ldr	r0, [pc, #8]	; (800b070 <__malloc_lock+0xc>)
 800b068:	f001 fa1a 	bl	800c4a0 <__retarget_lock_acquire_recursive>
 800b06c:	bd10      	pop	{r4, pc}
 800b06e:	46c0      	nop			; (mov r8, r8)
 800b070:	20000dad 	.word	0x20000dad

0800b074 <__malloc_unlock>:
 800b074:	b510      	push	{r4, lr}
 800b076:	4802      	ldr	r0, [pc, #8]	; (800b080 <__malloc_unlock+0xc>)
 800b078:	f001 fa13 	bl	800c4a2 <__retarget_lock_release_recursive>
 800b07c:	bd10      	pop	{r4, pc}
 800b07e:	46c0      	nop			; (mov r8, r8)
 800b080:	20000dad 	.word	0x20000dad

0800b084 <sulp>:
 800b084:	b570      	push	{r4, r5, r6, lr}
 800b086:	0016      	movs	r6, r2
 800b088:	000d      	movs	r5, r1
 800b08a:	f002 f9e7 	bl	800d45c <__ulp>
 800b08e:	2e00      	cmp	r6, #0
 800b090:	d00d      	beq.n	800b0ae <sulp+0x2a>
 800b092:	236b      	movs	r3, #107	; 0x6b
 800b094:	006a      	lsls	r2, r5, #1
 800b096:	0d52      	lsrs	r2, r2, #21
 800b098:	1a9b      	subs	r3, r3, r2
 800b09a:	2b00      	cmp	r3, #0
 800b09c:	dd07      	ble.n	800b0ae <sulp+0x2a>
 800b09e:	2400      	movs	r4, #0
 800b0a0:	4a03      	ldr	r2, [pc, #12]	; (800b0b0 <sulp+0x2c>)
 800b0a2:	051b      	lsls	r3, r3, #20
 800b0a4:	189d      	adds	r5, r3, r2
 800b0a6:	002b      	movs	r3, r5
 800b0a8:	0022      	movs	r2, r4
 800b0aa:	f7f6 fadf 	bl	800166c <__aeabi_dmul>
 800b0ae:	bd70      	pop	{r4, r5, r6, pc}
 800b0b0:	3ff00000 	.word	0x3ff00000

0800b0b4 <_strtod_l>:
 800b0b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b0b6:	b0a1      	sub	sp, #132	; 0x84
 800b0b8:	9219      	str	r2, [sp, #100]	; 0x64
 800b0ba:	2200      	movs	r2, #0
 800b0bc:	2600      	movs	r6, #0
 800b0be:	2700      	movs	r7, #0
 800b0c0:	9004      	str	r0, [sp, #16]
 800b0c2:	9107      	str	r1, [sp, #28]
 800b0c4:	921c      	str	r2, [sp, #112]	; 0x70
 800b0c6:	911b      	str	r1, [sp, #108]	; 0x6c
 800b0c8:	780a      	ldrb	r2, [r1, #0]
 800b0ca:	2a2b      	cmp	r2, #43	; 0x2b
 800b0cc:	d055      	beq.n	800b17a <_strtod_l+0xc6>
 800b0ce:	d841      	bhi.n	800b154 <_strtod_l+0xa0>
 800b0d0:	2a0d      	cmp	r2, #13
 800b0d2:	d83b      	bhi.n	800b14c <_strtod_l+0x98>
 800b0d4:	2a08      	cmp	r2, #8
 800b0d6:	d83b      	bhi.n	800b150 <_strtod_l+0x9c>
 800b0d8:	2a00      	cmp	r2, #0
 800b0da:	d044      	beq.n	800b166 <_strtod_l+0xb2>
 800b0dc:	2200      	movs	r2, #0
 800b0de:	920f      	str	r2, [sp, #60]	; 0x3c
 800b0e0:	2100      	movs	r1, #0
 800b0e2:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800b0e4:	9109      	str	r1, [sp, #36]	; 0x24
 800b0e6:	782a      	ldrb	r2, [r5, #0]
 800b0e8:	2a30      	cmp	r2, #48	; 0x30
 800b0ea:	d000      	beq.n	800b0ee <_strtod_l+0x3a>
 800b0ec:	e085      	b.n	800b1fa <_strtod_l+0x146>
 800b0ee:	786a      	ldrb	r2, [r5, #1]
 800b0f0:	3120      	adds	r1, #32
 800b0f2:	438a      	bics	r2, r1
 800b0f4:	2a58      	cmp	r2, #88	; 0x58
 800b0f6:	d000      	beq.n	800b0fa <_strtod_l+0x46>
 800b0f8:	e075      	b.n	800b1e6 <_strtod_l+0x132>
 800b0fa:	9302      	str	r3, [sp, #8]
 800b0fc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b0fe:	4a97      	ldr	r2, [pc, #604]	; (800b35c <_strtod_l+0x2a8>)
 800b100:	9301      	str	r3, [sp, #4]
 800b102:	ab1c      	add	r3, sp, #112	; 0x70
 800b104:	9300      	str	r3, [sp, #0]
 800b106:	9804      	ldr	r0, [sp, #16]
 800b108:	ab1d      	add	r3, sp, #116	; 0x74
 800b10a:	a91b      	add	r1, sp, #108	; 0x6c
 800b10c:	f001 fb6c 	bl	800c7e8 <__gethex>
 800b110:	230f      	movs	r3, #15
 800b112:	0002      	movs	r2, r0
 800b114:	401a      	ands	r2, r3
 800b116:	0004      	movs	r4, r0
 800b118:	9205      	str	r2, [sp, #20]
 800b11a:	4218      	tst	r0, r3
 800b11c:	d005      	beq.n	800b12a <_strtod_l+0x76>
 800b11e:	2a06      	cmp	r2, #6
 800b120:	d12d      	bne.n	800b17e <_strtod_l+0xca>
 800b122:	1c6b      	adds	r3, r5, #1
 800b124:	931b      	str	r3, [sp, #108]	; 0x6c
 800b126:	2300      	movs	r3, #0
 800b128:	930f      	str	r3, [sp, #60]	; 0x3c
 800b12a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	d002      	beq.n	800b136 <_strtod_l+0x82>
 800b130:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b132:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800b134:	6013      	str	r3, [r2, #0]
 800b136:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b138:	2b00      	cmp	r3, #0
 800b13a:	d01b      	beq.n	800b174 <_strtod_l+0xc0>
 800b13c:	2380      	movs	r3, #128	; 0x80
 800b13e:	0032      	movs	r2, r6
 800b140:	061b      	lsls	r3, r3, #24
 800b142:	18fb      	adds	r3, r7, r3
 800b144:	0010      	movs	r0, r2
 800b146:	0019      	movs	r1, r3
 800b148:	b021      	add	sp, #132	; 0x84
 800b14a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b14c:	2a20      	cmp	r2, #32
 800b14e:	d1c5      	bne.n	800b0dc <_strtod_l+0x28>
 800b150:	3101      	adds	r1, #1
 800b152:	e7b8      	b.n	800b0c6 <_strtod_l+0x12>
 800b154:	2a2d      	cmp	r2, #45	; 0x2d
 800b156:	d1c1      	bne.n	800b0dc <_strtod_l+0x28>
 800b158:	3a2c      	subs	r2, #44	; 0x2c
 800b15a:	920f      	str	r2, [sp, #60]	; 0x3c
 800b15c:	1c4a      	adds	r2, r1, #1
 800b15e:	921b      	str	r2, [sp, #108]	; 0x6c
 800b160:	784a      	ldrb	r2, [r1, #1]
 800b162:	2a00      	cmp	r2, #0
 800b164:	d1bc      	bne.n	800b0e0 <_strtod_l+0x2c>
 800b166:	9b07      	ldr	r3, [sp, #28]
 800b168:	931b      	str	r3, [sp, #108]	; 0x6c
 800b16a:	2300      	movs	r3, #0
 800b16c:	930f      	str	r3, [sp, #60]	; 0x3c
 800b16e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b170:	2b00      	cmp	r3, #0
 800b172:	d1dd      	bne.n	800b130 <_strtod_l+0x7c>
 800b174:	0032      	movs	r2, r6
 800b176:	003b      	movs	r3, r7
 800b178:	e7e4      	b.n	800b144 <_strtod_l+0x90>
 800b17a:	2200      	movs	r2, #0
 800b17c:	e7ed      	b.n	800b15a <_strtod_l+0xa6>
 800b17e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800b180:	2a00      	cmp	r2, #0
 800b182:	d007      	beq.n	800b194 <_strtod_l+0xe0>
 800b184:	2135      	movs	r1, #53	; 0x35
 800b186:	a81e      	add	r0, sp, #120	; 0x78
 800b188:	f002 fa59 	bl	800d63e <__copybits>
 800b18c:	991c      	ldr	r1, [sp, #112]	; 0x70
 800b18e:	9804      	ldr	r0, [sp, #16]
 800b190:	f001 fe56 	bl	800ce40 <_Bfree>
 800b194:	9805      	ldr	r0, [sp, #20]
 800b196:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b198:	3801      	subs	r0, #1
 800b19a:	2804      	cmp	r0, #4
 800b19c:	d806      	bhi.n	800b1ac <_strtod_l+0xf8>
 800b19e:	f7f4 ffb9 	bl	8000114 <__gnu_thumb1_case_uqi>
 800b1a2:	0312      	.short	0x0312
 800b1a4:	1e1c      	.short	0x1e1c
 800b1a6:	12          	.byte	0x12
 800b1a7:	00          	.byte	0x00
 800b1a8:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 800b1aa:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
 800b1ac:	05e4      	lsls	r4, r4, #23
 800b1ae:	d502      	bpl.n	800b1b6 <_strtod_l+0x102>
 800b1b0:	2380      	movs	r3, #128	; 0x80
 800b1b2:	061b      	lsls	r3, r3, #24
 800b1b4:	431f      	orrs	r7, r3
 800b1b6:	4b6a      	ldr	r3, [pc, #424]	; (800b360 <_strtod_l+0x2ac>)
 800b1b8:	423b      	tst	r3, r7
 800b1ba:	d1b6      	bne.n	800b12a <_strtod_l+0x76>
 800b1bc:	f001 f944 	bl	800c448 <__errno>
 800b1c0:	2322      	movs	r3, #34	; 0x22
 800b1c2:	6003      	str	r3, [r0, #0]
 800b1c4:	e7b1      	b.n	800b12a <_strtod_l+0x76>
 800b1c6:	4967      	ldr	r1, [pc, #412]	; (800b364 <_strtod_l+0x2b0>)
 800b1c8:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800b1ca:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 800b1cc:	400a      	ands	r2, r1
 800b1ce:	4966      	ldr	r1, [pc, #408]	; (800b368 <_strtod_l+0x2b4>)
 800b1d0:	185b      	adds	r3, r3, r1
 800b1d2:	051b      	lsls	r3, r3, #20
 800b1d4:	431a      	orrs	r2, r3
 800b1d6:	0017      	movs	r7, r2
 800b1d8:	e7e8      	b.n	800b1ac <_strtod_l+0xf8>
 800b1da:	4f61      	ldr	r7, [pc, #388]	; (800b360 <_strtod_l+0x2ac>)
 800b1dc:	e7e6      	b.n	800b1ac <_strtod_l+0xf8>
 800b1de:	2601      	movs	r6, #1
 800b1e0:	4f62      	ldr	r7, [pc, #392]	; (800b36c <_strtod_l+0x2b8>)
 800b1e2:	4276      	negs	r6, r6
 800b1e4:	e7e2      	b.n	800b1ac <_strtod_l+0xf8>
 800b1e6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b1e8:	1c5a      	adds	r2, r3, #1
 800b1ea:	921b      	str	r2, [sp, #108]	; 0x6c
 800b1ec:	785b      	ldrb	r3, [r3, #1]
 800b1ee:	2b30      	cmp	r3, #48	; 0x30
 800b1f0:	d0f9      	beq.n	800b1e6 <_strtod_l+0x132>
 800b1f2:	2b00      	cmp	r3, #0
 800b1f4:	d099      	beq.n	800b12a <_strtod_l+0x76>
 800b1f6:	2301      	movs	r3, #1
 800b1f8:	9309      	str	r3, [sp, #36]	; 0x24
 800b1fa:	2500      	movs	r5, #0
 800b1fc:	220a      	movs	r2, #10
 800b1fe:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b200:	950d      	str	r5, [sp, #52]	; 0x34
 800b202:	9310      	str	r3, [sp, #64]	; 0x40
 800b204:	9508      	str	r5, [sp, #32]
 800b206:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800b208:	7804      	ldrb	r4, [r0, #0]
 800b20a:	0023      	movs	r3, r4
 800b20c:	3b30      	subs	r3, #48	; 0x30
 800b20e:	b2d9      	uxtb	r1, r3
 800b210:	2909      	cmp	r1, #9
 800b212:	d927      	bls.n	800b264 <_strtod_l+0x1b0>
 800b214:	2201      	movs	r2, #1
 800b216:	4956      	ldr	r1, [pc, #344]	; (800b370 <_strtod_l+0x2bc>)
 800b218:	f001 f838 	bl	800c28c <strncmp>
 800b21c:	2800      	cmp	r0, #0
 800b21e:	d031      	beq.n	800b284 <_strtod_l+0x1d0>
 800b220:	2000      	movs	r0, #0
 800b222:	0023      	movs	r3, r4
 800b224:	4684      	mov	ip, r0
 800b226:	9a08      	ldr	r2, [sp, #32]
 800b228:	900c      	str	r0, [sp, #48]	; 0x30
 800b22a:	9205      	str	r2, [sp, #20]
 800b22c:	2220      	movs	r2, #32
 800b22e:	0019      	movs	r1, r3
 800b230:	4391      	bics	r1, r2
 800b232:	000a      	movs	r2, r1
 800b234:	2100      	movs	r1, #0
 800b236:	9106      	str	r1, [sp, #24]
 800b238:	2a45      	cmp	r2, #69	; 0x45
 800b23a:	d000      	beq.n	800b23e <_strtod_l+0x18a>
 800b23c:	e0c2      	b.n	800b3c4 <_strtod_l+0x310>
 800b23e:	9b05      	ldr	r3, [sp, #20]
 800b240:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b242:	4303      	orrs	r3, r0
 800b244:	4313      	orrs	r3, r2
 800b246:	428b      	cmp	r3, r1
 800b248:	d08d      	beq.n	800b166 <_strtod_l+0xb2>
 800b24a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b24c:	9307      	str	r3, [sp, #28]
 800b24e:	3301      	adds	r3, #1
 800b250:	931b      	str	r3, [sp, #108]	; 0x6c
 800b252:	9b07      	ldr	r3, [sp, #28]
 800b254:	785b      	ldrb	r3, [r3, #1]
 800b256:	2b2b      	cmp	r3, #43	; 0x2b
 800b258:	d071      	beq.n	800b33e <_strtod_l+0x28a>
 800b25a:	000c      	movs	r4, r1
 800b25c:	2b2d      	cmp	r3, #45	; 0x2d
 800b25e:	d174      	bne.n	800b34a <_strtod_l+0x296>
 800b260:	2401      	movs	r4, #1
 800b262:	e06d      	b.n	800b340 <_strtod_l+0x28c>
 800b264:	9908      	ldr	r1, [sp, #32]
 800b266:	2908      	cmp	r1, #8
 800b268:	dc09      	bgt.n	800b27e <_strtod_l+0x1ca>
 800b26a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800b26c:	4351      	muls	r1, r2
 800b26e:	185b      	adds	r3, r3, r1
 800b270:	930d      	str	r3, [sp, #52]	; 0x34
 800b272:	9b08      	ldr	r3, [sp, #32]
 800b274:	3001      	adds	r0, #1
 800b276:	3301      	adds	r3, #1
 800b278:	9308      	str	r3, [sp, #32]
 800b27a:	901b      	str	r0, [sp, #108]	; 0x6c
 800b27c:	e7c3      	b.n	800b206 <_strtod_l+0x152>
 800b27e:	4355      	muls	r5, r2
 800b280:	195d      	adds	r5, r3, r5
 800b282:	e7f6      	b.n	800b272 <_strtod_l+0x1be>
 800b284:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b286:	1c5a      	adds	r2, r3, #1
 800b288:	921b      	str	r2, [sp, #108]	; 0x6c
 800b28a:	9a08      	ldr	r2, [sp, #32]
 800b28c:	785b      	ldrb	r3, [r3, #1]
 800b28e:	2a00      	cmp	r2, #0
 800b290:	d03a      	beq.n	800b308 <_strtod_l+0x254>
 800b292:	900c      	str	r0, [sp, #48]	; 0x30
 800b294:	9205      	str	r2, [sp, #20]
 800b296:	001a      	movs	r2, r3
 800b298:	3a30      	subs	r2, #48	; 0x30
 800b29a:	2a09      	cmp	r2, #9
 800b29c:	d912      	bls.n	800b2c4 <_strtod_l+0x210>
 800b29e:	2201      	movs	r2, #1
 800b2a0:	4694      	mov	ip, r2
 800b2a2:	e7c3      	b.n	800b22c <_strtod_l+0x178>
 800b2a4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b2a6:	3001      	adds	r0, #1
 800b2a8:	1c5a      	adds	r2, r3, #1
 800b2aa:	921b      	str	r2, [sp, #108]	; 0x6c
 800b2ac:	785b      	ldrb	r3, [r3, #1]
 800b2ae:	2b30      	cmp	r3, #48	; 0x30
 800b2b0:	d0f8      	beq.n	800b2a4 <_strtod_l+0x1f0>
 800b2b2:	001a      	movs	r2, r3
 800b2b4:	3a31      	subs	r2, #49	; 0x31
 800b2b6:	2a08      	cmp	r2, #8
 800b2b8:	d83c      	bhi.n	800b334 <_strtod_l+0x280>
 800b2ba:	900c      	str	r0, [sp, #48]	; 0x30
 800b2bc:	2000      	movs	r0, #0
 800b2be:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800b2c0:	9005      	str	r0, [sp, #20]
 800b2c2:	9210      	str	r2, [sp, #64]	; 0x40
 800b2c4:	001a      	movs	r2, r3
 800b2c6:	1c41      	adds	r1, r0, #1
 800b2c8:	3a30      	subs	r2, #48	; 0x30
 800b2ca:	2b30      	cmp	r3, #48	; 0x30
 800b2cc:	d016      	beq.n	800b2fc <_strtod_l+0x248>
 800b2ce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b2d0:	185b      	adds	r3, r3, r1
 800b2d2:	930c      	str	r3, [sp, #48]	; 0x30
 800b2d4:	9b05      	ldr	r3, [sp, #20]
 800b2d6:	210a      	movs	r1, #10
 800b2d8:	469c      	mov	ip, r3
 800b2da:	4484      	add	ip, r0
 800b2dc:	4563      	cmp	r3, ip
 800b2de:	d115      	bne.n	800b30c <_strtod_l+0x258>
 800b2e0:	9905      	ldr	r1, [sp, #20]
 800b2e2:	9b05      	ldr	r3, [sp, #20]
 800b2e4:	3101      	adds	r1, #1
 800b2e6:	1809      	adds	r1, r1, r0
 800b2e8:	181b      	adds	r3, r3, r0
 800b2ea:	9105      	str	r1, [sp, #20]
 800b2ec:	2b08      	cmp	r3, #8
 800b2ee:	dc19      	bgt.n	800b324 <_strtod_l+0x270>
 800b2f0:	230a      	movs	r3, #10
 800b2f2:	990d      	ldr	r1, [sp, #52]	; 0x34
 800b2f4:	434b      	muls	r3, r1
 800b2f6:	2100      	movs	r1, #0
 800b2f8:	18d3      	adds	r3, r2, r3
 800b2fa:	930d      	str	r3, [sp, #52]	; 0x34
 800b2fc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b2fe:	0008      	movs	r0, r1
 800b300:	1c5a      	adds	r2, r3, #1
 800b302:	921b      	str	r2, [sp, #108]	; 0x6c
 800b304:	785b      	ldrb	r3, [r3, #1]
 800b306:	e7c6      	b.n	800b296 <_strtod_l+0x1e2>
 800b308:	9808      	ldr	r0, [sp, #32]
 800b30a:	e7d0      	b.n	800b2ae <_strtod_l+0x1fa>
 800b30c:	1c5c      	adds	r4, r3, #1
 800b30e:	2b08      	cmp	r3, #8
 800b310:	dc04      	bgt.n	800b31c <_strtod_l+0x268>
 800b312:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b314:	434b      	muls	r3, r1
 800b316:	930d      	str	r3, [sp, #52]	; 0x34
 800b318:	0023      	movs	r3, r4
 800b31a:	e7df      	b.n	800b2dc <_strtod_l+0x228>
 800b31c:	2c10      	cmp	r4, #16
 800b31e:	dcfb      	bgt.n	800b318 <_strtod_l+0x264>
 800b320:	434d      	muls	r5, r1
 800b322:	e7f9      	b.n	800b318 <_strtod_l+0x264>
 800b324:	9b05      	ldr	r3, [sp, #20]
 800b326:	2100      	movs	r1, #0
 800b328:	2b10      	cmp	r3, #16
 800b32a:	dce7      	bgt.n	800b2fc <_strtod_l+0x248>
 800b32c:	230a      	movs	r3, #10
 800b32e:	435d      	muls	r5, r3
 800b330:	1955      	adds	r5, r2, r5
 800b332:	e7e3      	b.n	800b2fc <_strtod_l+0x248>
 800b334:	2200      	movs	r2, #0
 800b336:	920c      	str	r2, [sp, #48]	; 0x30
 800b338:	9205      	str	r2, [sp, #20]
 800b33a:	3201      	adds	r2, #1
 800b33c:	e7b0      	b.n	800b2a0 <_strtod_l+0x1ec>
 800b33e:	2400      	movs	r4, #0
 800b340:	9b07      	ldr	r3, [sp, #28]
 800b342:	3302      	adds	r3, #2
 800b344:	931b      	str	r3, [sp, #108]	; 0x6c
 800b346:	9b07      	ldr	r3, [sp, #28]
 800b348:	789b      	ldrb	r3, [r3, #2]
 800b34a:	001a      	movs	r2, r3
 800b34c:	3a30      	subs	r2, #48	; 0x30
 800b34e:	2a09      	cmp	r2, #9
 800b350:	d914      	bls.n	800b37c <_strtod_l+0x2c8>
 800b352:	9a07      	ldr	r2, [sp, #28]
 800b354:	921b      	str	r2, [sp, #108]	; 0x6c
 800b356:	2200      	movs	r2, #0
 800b358:	e033      	b.n	800b3c2 <_strtod_l+0x30e>
 800b35a:	46c0      	nop			; (mov r8, r8)
 800b35c:	0801494c 	.word	0x0801494c
 800b360:	7ff00000 	.word	0x7ff00000
 800b364:	ffefffff 	.word	0xffefffff
 800b368:	00000433 	.word	0x00000433
 800b36c:	7fffffff 	.word	0x7fffffff
 800b370:	08014948 	.word	0x08014948
 800b374:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b376:	1c5a      	adds	r2, r3, #1
 800b378:	921b      	str	r2, [sp, #108]	; 0x6c
 800b37a:	785b      	ldrb	r3, [r3, #1]
 800b37c:	2b30      	cmp	r3, #48	; 0x30
 800b37e:	d0f9      	beq.n	800b374 <_strtod_l+0x2c0>
 800b380:	2200      	movs	r2, #0
 800b382:	9206      	str	r2, [sp, #24]
 800b384:	001a      	movs	r2, r3
 800b386:	3a31      	subs	r2, #49	; 0x31
 800b388:	2a08      	cmp	r2, #8
 800b38a:	d81b      	bhi.n	800b3c4 <_strtod_l+0x310>
 800b38c:	3b30      	subs	r3, #48	; 0x30
 800b38e:	930e      	str	r3, [sp, #56]	; 0x38
 800b390:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b392:	9306      	str	r3, [sp, #24]
 800b394:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b396:	1c59      	adds	r1, r3, #1
 800b398:	911b      	str	r1, [sp, #108]	; 0x6c
 800b39a:	785b      	ldrb	r3, [r3, #1]
 800b39c:	001a      	movs	r2, r3
 800b39e:	3a30      	subs	r2, #48	; 0x30
 800b3a0:	2a09      	cmp	r2, #9
 800b3a2:	d93a      	bls.n	800b41a <_strtod_l+0x366>
 800b3a4:	9a06      	ldr	r2, [sp, #24]
 800b3a6:	1a8a      	subs	r2, r1, r2
 800b3a8:	49b2      	ldr	r1, [pc, #712]	; (800b674 <_strtod_l+0x5c0>)
 800b3aa:	9106      	str	r1, [sp, #24]
 800b3ac:	2a08      	cmp	r2, #8
 800b3ae:	dc04      	bgt.n	800b3ba <_strtod_l+0x306>
 800b3b0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b3b2:	9206      	str	r2, [sp, #24]
 800b3b4:	428a      	cmp	r2, r1
 800b3b6:	dd00      	ble.n	800b3ba <_strtod_l+0x306>
 800b3b8:	9106      	str	r1, [sp, #24]
 800b3ba:	2c00      	cmp	r4, #0
 800b3bc:	d002      	beq.n	800b3c4 <_strtod_l+0x310>
 800b3be:	9a06      	ldr	r2, [sp, #24]
 800b3c0:	4252      	negs	r2, r2
 800b3c2:	9206      	str	r2, [sp, #24]
 800b3c4:	9a05      	ldr	r2, [sp, #20]
 800b3c6:	2a00      	cmp	r2, #0
 800b3c8:	d14d      	bne.n	800b466 <_strtod_l+0x3b2>
 800b3ca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b3cc:	4310      	orrs	r0, r2
 800b3ce:	d000      	beq.n	800b3d2 <_strtod_l+0x31e>
 800b3d0:	e6ab      	b.n	800b12a <_strtod_l+0x76>
 800b3d2:	4662      	mov	r2, ip
 800b3d4:	2a00      	cmp	r2, #0
 800b3d6:	d000      	beq.n	800b3da <_strtod_l+0x326>
 800b3d8:	e6c5      	b.n	800b166 <_strtod_l+0xb2>
 800b3da:	2b69      	cmp	r3, #105	; 0x69
 800b3dc:	d027      	beq.n	800b42e <_strtod_l+0x37a>
 800b3de:	dc23      	bgt.n	800b428 <_strtod_l+0x374>
 800b3e0:	2b49      	cmp	r3, #73	; 0x49
 800b3e2:	d024      	beq.n	800b42e <_strtod_l+0x37a>
 800b3e4:	2b4e      	cmp	r3, #78	; 0x4e
 800b3e6:	d000      	beq.n	800b3ea <_strtod_l+0x336>
 800b3e8:	e6bd      	b.n	800b166 <_strtod_l+0xb2>
 800b3ea:	49a3      	ldr	r1, [pc, #652]	; (800b678 <_strtod_l+0x5c4>)
 800b3ec:	a81b      	add	r0, sp, #108	; 0x6c
 800b3ee:	f001 fc31 	bl	800cc54 <__match>
 800b3f2:	2800      	cmp	r0, #0
 800b3f4:	d100      	bne.n	800b3f8 <_strtod_l+0x344>
 800b3f6:	e6b6      	b.n	800b166 <_strtod_l+0xb2>
 800b3f8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b3fa:	781b      	ldrb	r3, [r3, #0]
 800b3fc:	2b28      	cmp	r3, #40	; 0x28
 800b3fe:	d12c      	bne.n	800b45a <_strtod_l+0x3a6>
 800b400:	499e      	ldr	r1, [pc, #632]	; (800b67c <_strtod_l+0x5c8>)
 800b402:	aa1e      	add	r2, sp, #120	; 0x78
 800b404:	a81b      	add	r0, sp, #108	; 0x6c
 800b406:	f001 fc39 	bl	800cc7c <__hexnan>
 800b40a:	2805      	cmp	r0, #5
 800b40c:	d125      	bne.n	800b45a <_strtod_l+0x3a6>
 800b40e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800b410:	4a9b      	ldr	r2, [pc, #620]	; (800b680 <_strtod_l+0x5cc>)
 800b412:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 800b414:	431a      	orrs	r2, r3
 800b416:	0017      	movs	r7, r2
 800b418:	e687      	b.n	800b12a <_strtod_l+0x76>
 800b41a:	220a      	movs	r2, #10
 800b41c:	990e      	ldr	r1, [sp, #56]	; 0x38
 800b41e:	434a      	muls	r2, r1
 800b420:	18d2      	adds	r2, r2, r3
 800b422:	3a30      	subs	r2, #48	; 0x30
 800b424:	920e      	str	r2, [sp, #56]	; 0x38
 800b426:	e7b5      	b.n	800b394 <_strtod_l+0x2e0>
 800b428:	2b6e      	cmp	r3, #110	; 0x6e
 800b42a:	d0de      	beq.n	800b3ea <_strtod_l+0x336>
 800b42c:	e69b      	b.n	800b166 <_strtod_l+0xb2>
 800b42e:	4995      	ldr	r1, [pc, #596]	; (800b684 <_strtod_l+0x5d0>)
 800b430:	a81b      	add	r0, sp, #108	; 0x6c
 800b432:	f001 fc0f 	bl	800cc54 <__match>
 800b436:	2800      	cmp	r0, #0
 800b438:	d100      	bne.n	800b43c <_strtod_l+0x388>
 800b43a:	e694      	b.n	800b166 <_strtod_l+0xb2>
 800b43c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b43e:	4992      	ldr	r1, [pc, #584]	; (800b688 <_strtod_l+0x5d4>)
 800b440:	3b01      	subs	r3, #1
 800b442:	a81b      	add	r0, sp, #108	; 0x6c
 800b444:	931b      	str	r3, [sp, #108]	; 0x6c
 800b446:	f001 fc05 	bl	800cc54 <__match>
 800b44a:	2800      	cmp	r0, #0
 800b44c:	d102      	bne.n	800b454 <_strtod_l+0x3a0>
 800b44e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b450:	3301      	adds	r3, #1
 800b452:	931b      	str	r3, [sp, #108]	; 0x6c
 800b454:	2600      	movs	r6, #0
 800b456:	4f8a      	ldr	r7, [pc, #552]	; (800b680 <_strtod_l+0x5cc>)
 800b458:	e667      	b.n	800b12a <_strtod_l+0x76>
 800b45a:	488c      	ldr	r0, [pc, #560]	; (800b68c <_strtod_l+0x5d8>)
 800b45c:	f001 f836 	bl	800c4cc <nan>
 800b460:	0006      	movs	r6, r0
 800b462:	000f      	movs	r7, r1
 800b464:	e661      	b.n	800b12a <_strtod_l+0x76>
 800b466:	9b06      	ldr	r3, [sp, #24]
 800b468:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b46a:	1a9b      	subs	r3, r3, r2
 800b46c:	9309      	str	r3, [sp, #36]	; 0x24
 800b46e:	9b08      	ldr	r3, [sp, #32]
 800b470:	2b00      	cmp	r3, #0
 800b472:	d101      	bne.n	800b478 <_strtod_l+0x3c4>
 800b474:	9b05      	ldr	r3, [sp, #20]
 800b476:	9308      	str	r3, [sp, #32]
 800b478:	9c05      	ldr	r4, [sp, #20]
 800b47a:	2c10      	cmp	r4, #16
 800b47c:	dd00      	ble.n	800b480 <_strtod_l+0x3cc>
 800b47e:	2410      	movs	r4, #16
 800b480:	980d      	ldr	r0, [sp, #52]	; 0x34
 800b482:	f7f6 ffbb 	bl	80023fc <__aeabi_ui2d>
 800b486:	9b05      	ldr	r3, [sp, #20]
 800b488:	0006      	movs	r6, r0
 800b48a:	000f      	movs	r7, r1
 800b48c:	2b09      	cmp	r3, #9
 800b48e:	dd15      	ble.n	800b4bc <_strtod_l+0x408>
 800b490:	0022      	movs	r2, r4
 800b492:	4b7f      	ldr	r3, [pc, #508]	; (800b690 <_strtod_l+0x5dc>)
 800b494:	3a09      	subs	r2, #9
 800b496:	00d2      	lsls	r2, r2, #3
 800b498:	189b      	adds	r3, r3, r2
 800b49a:	681a      	ldr	r2, [r3, #0]
 800b49c:	685b      	ldr	r3, [r3, #4]
 800b49e:	f7f6 f8e5 	bl	800166c <__aeabi_dmul>
 800b4a2:	0006      	movs	r6, r0
 800b4a4:	0028      	movs	r0, r5
 800b4a6:	000f      	movs	r7, r1
 800b4a8:	f7f6 ffa8 	bl	80023fc <__aeabi_ui2d>
 800b4ac:	0002      	movs	r2, r0
 800b4ae:	000b      	movs	r3, r1
 800b4b0:	0030      	movs	r0, r6
 800b4b2:	0039      	movs	r1, r7
 800b4b4:	f7f5 f980 	bl	80007b8 <__aeabi_dadd>
 800b4b8:	0006      	movs	r6, r0
 800b4ba:	000f      	movs	r7, r1
 800b4bc:	9b05      	ldr	r3, [sp, #20]
 800b4be:	2b0f      	cmp	r3, #15
 800b4c0:	dc39      	bgt.n	800b536 <_strtod_l+0x482>
 800b4c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b4c4:	2b00      	cmp	r3, #0
 800b4c6:	d100      	bne.n	800b4ca <_strtod_l+0x416>
 800b4c8:	e62f      	b.n	800b12a <_strtod_l+0x76>
 800b4ca:	dd24      	ble.n	800b516 <_strtod_l+0x462>
 800b4cc:	2b16      	cmp	r3, #22
 800b4ce:	dc09      	bgt.n	800b4e4 <_strtod_l+0x430>
 800b4d0:	496f      	ldr	r1, [pc, #444]	; (800b690 <_strtod_l+0x5dc>)
 800b4d2:	00db      	lsls	r3, r3, #3
 800b4d4:	18c9      	adds	r1, r1, r3
 800b4d6:	0032      	movs	r2, r6
 800b4d8:	6808      	ldr	r0, [r1, #0]
 800b4da:	6849      	ldr	r1, [r1, #4]
 800b4dc:	003b      	movs	r3, r7
 800b4de:	f7f6 f8c5 	bl	800166c <__aeabi_dmul>
 800b4e2:	e7bd      	b.n	800b460 <_strtod_l+0x3ac>
 800b4e4:	2325      	movs	r3, #37	; 0x25
 800b4e6:	9a05      	ldr	r2, [sp, #20]
 800b4e8:	1a9b      	subs	r3, r3, r2
 800b4ea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b4ec:	4293      	cmp	r3, r2
 800b4ee:	db22      	blt.n	800b536 <_strtod_l+0x482>
 800b4f0:	240f      	movs	r4, #15
 800b4f2:	9b05      	ldr	r3, [sp, #20]
 800b4f4:	4d66      	ldr	r5, [pc, #408]	; (800b690 <_strtod_l+0x5dc>)
 800b4f6:	1ae4      	subs	r4, r4, r3
 800b4f8:	00e1      	lsls	r1, r4, #3
 800b4fa:	1869      	adds	r1, r5, r1
 800b4fc:	0032      	movs	r2, r6
 800b4fe:	6808      	ldr	r0, [r1, #0]
 800b500:	6849      	ldr	r1, [r1, #4]
 800b502:	003b      	movs	r3, r7
 800b504:	f7f6 f8b2 	bl	800166c <__aeabi_dmul>
 800b508:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b50a:	1b1c      	subs	r4, r3, r4
 800b50c:	00e4      	lsls	r4, r4, #3
 800b50e:	192d      	adds	r5, r5, r4
 800b510:	682a      	ldr	r2, [r5, #0]
 800b512:	686b      	ldr	r3, [r5, #4]
 800b514:	e7e3      	b.n	800b4de <_strtod_l+0x42a>
 800b516:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b518:	3316      	adds	r3, #22
 800b51a:	db0c      	blt.n	800b536 <_strtod_l+0x482>
 800b51c:	9906      	ldr	r1, [sp, #24]
 800b51e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b520:	4b5b      	ldr	r3, [pc, #364]	; (800b690 <_strtod_l+0x5dc>)
 800b522:	1a52      	subs	r2, r2, r1
 800b524:	00d2      	lsls	r2, r2, #3
 800b526:	189b      	adds	r3, r3, r2
 800b528:	0030      	movs	r0, r6
 800b52a:	681a      	ldr	r2, [r3, #0]
 800b52c:	685b      	ldr	r3, [r3, #4]
 800b52e:	0039      	movs	r1, r7
 800b530:	f7f5 fca2 	bl	8000e78 <__aeabi_ddiv>
 800b534:	e794      	b.n	800b460 <_strtod_l+0x3ac>
 800b536:	9b05      	ldr	r3, [sp, #20]
 800b538:	1b1c      	subs	r4, r3, r4
 800b53a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b53c:	18e4      	adds	r4, r4, r3
 800b53e:	2c00      	cmp	r4, #0
 800b540:	dd72      	ble.n	800b628 <_strtod_l+0x574>
 800b542:	220f      	movs	r2, #15
 800b544:	0023      	movs	r3, r4
 800b546:	4013      	ands	r3, r2
 800b548:	4214      	tst	r4, r2
 800b54a:	d00a      	beq.n	800b562 <_strtod_l+0x4ae>
 800b54c:	4950      	ldr	r1, [pc, #320]	; (800b690 <_strtod_l+0x5dc>)
 800b54e:	00db      	lsls	r3, r3, #3
 800b550:	18c9      	adds	r1, r1, r3
 800b552:	0032      	movs	r2, r6
 800b554:	6808      	ldr	r0, [r1, #0]
 800b556:	6849      	ldr	r1, [r1, #4]
 800b558:	003b      	movs	r3, r7
 800b55a:	f7f6 f887 	bl	800166c <__aeabi_dmul>
 800b55e:	0006      	movs	r6, r0
 800b560:	000f      	movs	r7, r1
 800b562:	230f      	movs	r3, #15
 800b564:	439c      	bics	r4, r3
 800b566:	d04a      	beq.n	800b5fe <_strtod_l+0x54a>
 800b568:	3326      	adds	r3, #38	; 0x26
 800b56a:	33ff      	adds	r3, #255	; 0xff
 800b56c:	429c      	cmp	r4, r3
 800b56e:	dd22      	ble.n	800b5b6 <_strtod_l+0x502>
 800b570:	2300      	movs	r3, #0
 800b572:	9305      	str	r3, [sp, #20]
 800b574:	9306      	str	r3, [sp, #24]
 800b576:	930d      	str	r3, [sp, #52]	; 0x34
 800b578:	9308      	str	r3, [sp, #32]
 800b57a:	2322      	movs	r3, #34	; 0x22
 800b57c:	2600      	movs	r6, #0
 800b57e:	9a04      	ldr	r2, [sp, #16]
 800b580:	4f3f      	ldr	r7, [pc, #252]	; (800b680 <_strtod_l+0x5cc>)
 800b582:	6013      	str	r3, [r2, #0]
 800b584:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b586:	42b3      	cmp	r3, r6
 800b588:	d100      	bne.n	800b58c <_strtod_l+0x4d8>
 800b58a:	e5ce      	b.n	800b12a <_strtod_l+0x76>
 800b58c:	991c      	ldr	r1, [sp, #112]	; 0x70
 800b58e:	9804      	ldr	r0, [sp, #16]
 800b590:	f001 fc56 	bl	800ce40 <_Bfree>
 800b594:	9908      	ldr	r1, [sp, #32]
 800b596:	9804      	ldr	r0, [sp, #16]
 800b598:	f001 fc52 	bl	800ce40 <_Bfree>
 800b59c:	9906      	ldr	r1, [sp, #24]
 800b59e:	9804      	ldr	r0, [sp, #16]
 800b5a0:	f001 fc4e 	bl	800ce40 <_Bfree>
 800b5a4:	990d      	ldr	r1, [sp, #52]	; 0x34
 800b5a6:	9804      	ldr	r0, [sp, #16]
 800b5a8:	f001 fc4a 	bl	800ce40 <_Bfree>
 800b5ac:	9905      	ldr	r1, [sp, #20]
 800b5ae:	9804      	ldr	r0, [sp, #16]
 800b5b0:	f001 fc46 	bl	800ce40 <_Bfree>
 800b5b4:	e5b9      	b.n	800b12a <_strtod_l+0x76>
 800b5b6:	2300      	movs	r3, #0
 800b5b8:	0030      	movs	r0, r6
 800b5ba:	0039      	movs	r1, r7
 800b5bc:	4d35      	ldr	r5, [pc, #212]	; (800b694 <_strtod_l+0x5e0>)
 800b5be:	1124      	asrs	r4, r4, #4
 800b5c0:	9307      	str	r3, [sp, #28]
 800b5c2:	2c01      	cmp	r4, #1
 800b5c4:	dc1e      	bgt.n	800b604 <_strtod_l+0x550>
 800b5c6:	2b00      	cmp	r3, #0
 800b5c8:	d001      	beq.n	800b5ce <_strtod_l+0x51a>
 800b5ca:	0006      	movs	r6, r0
 800b5cc:	000f      	movs	r7, r1
 800b5ce:	4b32      	ldr	r3, [pc, #200]	; (800b698 <_strtod_l+0x5e4>)
 800b5d0:	9a07      	ldr	r2, [sp, #28]
 800b5d2:	18ff      	adds	r7, r7, r3
 800b5d4:	4b2f      	ldr	r3, [pc, #188]	; (800b694 <_strtod_l+0x5e0>)
 800b5d6:	00d2      	lsls	r2, r2, #3
 800b5d8:	189d      	adds	r5, r3, r2
 800b5da:	6828      	ldr	r0, [r5, #0]
 800b5dc:	6869      	ldr	r1, [r5, #4]
 800b5de:	0032      	movs	r2, r6
 800b5e0:	003b      	movs	r3, r7
 800b5e2:	f7f6 f843 	bl	800166c <__aeabi_dmul>
 800b5e6:	4b26      	ldr	r3, [pc, #152]	; (800b680 <_strtod_l+0x5cc>)
 800b5e8:	4a2c      	ldr	r2, [pc, #176]	; (800b69c <_strtod_l+0x5e8>)
 800b5ea:	0006      	movs	r6, r0
 800b5ec:	400b      	ands	r3, r1
 800b5ee:	4293      	cmp	r3, r2
 800b5f0:	d8be      	bhi.n	800b570 <_strtod_l+0x4bc>
 800b5f2:	4a2b      	ldr	r2, [pc, #172]	; (800b6a0 <_strtod_l+0x5ec>)
 800b5f4:	4293      	cmp	r3, r2
 800b5f6:	d913      	bls.n	800b620 <_strtod_l+0x56c>
 800b5f8:	2601      	movs	r6, #1
 800b5fa:	4f2a      	ldr	r7, [pc, #168]	; (800b6a4 <_strtod_l+0x5f0>)
 800b5fc:	4276      	negs	r6, r6
 800b5fe:	2300      	movs	r3, #0
 800b600:	9307      	str	r3, [sp, #28]
 800b602:	e088      	b.n	800b716 <_strtod_l+0x662>
 800b604:	2201      	movs	r2, #1
 800b606:	4214      	tst	r4, r2
 800b608:	d004      	beq.n	800b614 <_strtod_l+0x560>
 800b60a:	682a      	ldr	r2, [r5, #0]
 800b60c:	686b      	ldr	r3, [r5, #4]
 800b60e:	f7f6 f82d 	bl	800166c <__aeabi_dmul>
 800b612:	2301      	movs	r3, #1
 800b614:	9a07      	ldr	r2, [sp, #28]
 800b616:	1064      	asrs	r4, r4, #1
 800b618:	3201      	adds	r2, #1
 800b61a:	9207      	str	r2, [sp, #28]
 800b61c:	3508      	adds	r5, #8
 800b61e:	e7d0      	b.n	800b5c2 <_strtod_l+0x50e>
 800b620:	23d4      	movs	r3, #212	; 0xd4
 800b622:	049b      	lsls	r3, r3, #18
 800b624:	18cf      	adds	r7, r1, r3
 800b626:	e7ea      	b.n	800b5fe <_strtod_l+0x54a>
 800b628:	2c00      	cmp	r4, #0
 800b62a:	d0e8      	beq.n	800b5fe <_strtod_l+0x54a>
 800b62c:	4264      	negs	r4, r4
 800b62e:	230f      	movs	r3, #15
 800b630:	0022      	movs	r2, r4
 800b632:	401a      	ands	r2, r3
 800b634:	421c      	tst	r4, r3
 800b636:	d00a      	beq.n	800b64e <_strtod_l+0x59a>
 800b638:	4b15      	ldr	r3, [pc, #84]	; (800b690 <_strtod_l+0x5dc>)
 800b63a:	00d2      	lsls	r2, r2, #3
 800b63c:	189b      	adds	r3, r3, r2
 800b63e:	0030      	movs	r0, r6
 800b640:	681a      	ldr	r2, [r3, #0]
 800b642:	685b      	ldr	r3, [r3, #4]
 800b644:	0039      	movs	r1, r7
 800b646:	f7f5 fc17 	bl	8000e78 <__aeabi_ddiv>
 800b64a:	0006      	movs	r6, r0
 800b64c:	000f      	movs	r7, r1
 800b64e:	1124      	asrs	r4, r4, #4
 800b650:	d0d5      	beq.n	800b5fe <_strtod_l+0x54a>
 800b652:	2c1f      	cmp	r4, #31
 800b654:	dd28      	ble.n	800b6a8 <_strtod_l+0x5f4>
 800b656:	2300      	movs	r3, #0
 800b658:	9305      	str	r3, [sp, #20]
 800b65a:	9306      	str	r3, [sp, #24]
 800b65c:	930d      	str	r3, [sp, #52]	; 0x34
 800b65e:	9308      	str	r3, [sp, #32]
 800b660:	2322      	movs	r3, #34	; 0x22
 800b662:	9a04      	ldr	r2, [sp, #16]
 800b664:	2600      	movs	r6, #0
 800b666:	6013      	str	r3, [r2, #0]
 800b668:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b66a:	2700      	movs	r7, #0
 800b66c:	2b00      	cmp	r3, #0
 800b66e:	d18d      	bne.n	800b58c <_strtod_l+0x4d8>
 800b670:	e55b      	b.n	800b12a <_strtod_l+0x76>
 800b672:	46c0      	nop			; (mov r8, r8)
 800b674:	00004e1f 	.word	0x00004e1f
 800b678:	08014c81 	.word	0x08014c81
 800b67c:	08014960 	.word	0x08014960
 800b680:	7ff00000 	.word	0x7ff00000
 800b684:	08014c79 	.word	0x08014c79
 800b688:	08014d2f 	.word	0x08014d2f
 800b68c:	08014d2b 	.word	0x08014d2b
 800b690:	08014ba0 	.word	0x08014ba0
 800b694:	08014b78 	.word	0x08014b78
 800b698:	fcb00000 	.word	0xfcb00000
 800b69c:	7ca00000 	.word	0x7ca00000
 800b6a0:	7c900000 	.word	0x7c900000
 800b6a4:	7fefffff 	.word	0x7fefffff
 800b6a8:	2310      	movs	r3, #16
 800b6aa:	0022      	movs	r2, r4
 800b6ac:	401a      	ands	r2, r3
 800b6ae:	9207      	str	r2, [sp, #28]
 800b6b0:	421c      	tst	r4, r3
 800b6b2:	d001      	beq.n	800b6b8 <_strtod_l+0x604>
 800b6b4:	335a      	adds	r3, #90	; 0x5a
 800b6b6:	9307      	str	r3, [sp, #28]
 800b6b8:	0030      	movs	r0, r6
 800b6ba:	0039      	movs	r1, r7
 800b6bc:	2300      	movs	r3, #0
 800b6be:	4dc4      	ldr	r5, [pc, #784]	; (800b9d0 <_strtod_l+0x91c>)
 800b6c0:	2201      	movs	r2, #1
 800b6c2:	4214      	tst	r4, r2
 800b6c4:	d004      	beq.n	800b6d0 <_strtod_l+0x61c>
 800b6c6:	682a      	ldr	r2, [r5, #0]
 800b6c8:	686b      	ldr	r3, [r5, #4]
 800b6ca:	f7f5 ffcf 	bl	800166c <__aeabi_dmul>
 800b6ce:	2301      	movs	r3, #1
 800b6d0:	1064      	asrs	r4, r4, #1
 800b6d2:	3508      	adds	r5, #8
 800b6d4:	2c00      	cmp	r4, #0
 800b6d6:	d1f3      	bne.n	800b6c0 <_strtod_l+0x60c>
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	d001      	beq.n	800b6e0 <_strtod_l+0x62c>
 800b6dc:	0006      	movs	r6, r0
 800b6de:	000f      	movs	r7, r1
 800b6e0:	9b07      	ldr	r3, [sp, #28]
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	d00f      	beq.n	800b706 <_strtod_l+0x652>
 800b6e6:	236b      	movs	r3, #107	; 0x6b
 800b6e8:	007a      	lsls	r2, r7, #1
 800b6ea:	0d52      	lsrs	r2, r2, #21
 800b6ec:	0039      	movs	r1, r7
 800b6ee:	1a9b      	subs	r3, r3, r2
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	dd08      	ble.n	800b706 <_strtod_l+0x652>
 800b6f4:	2b1f      	cmp	r3, #31
 800b6f6:	dc00      	bgt.n	800b6fa <_strtod_l+0x646>
 800b6f8:	e121      	b.n	800b93e <_strtod_l+0x88a>
 800b6fa:	2600      	movs	r6, #0
 800b6fc:	2b34      	cmp	r3, #52	; 0x34
 800b6fe:	dc00      	bgt.n	800b702 <_strtod_l+0x64e>
 800b700:	e116      	b.n	800b930 <_strtod_l+0x87c>
 800b702:	27dc      	movs	r7, #220	; 0xdc
 800b704:	04bf      	lsls	r7, r7, #18
 800b706:	2200      	movs	r2, #0
 800b708:	2300      	movs	r3, #0
 800b70a:	0030      	movs	r0, r6
 800b70c:	0039      	movs	r1, r7
 800b70e:	f7f4 fe9b 	bl	8000448 <__aeabi_dcmpeq>
 800b712:	2800      	cmp	r0, #0
 800b714:	d19f      	bne.n	800b656 <_strtod_l+0x5a2>
 800b716:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b718:	9a08      	ldr	r2, [sp, #32]
 800b71a:	9300      	str	r3, [sp, #0]
 800b71c:	9910      	ldr	r1, [sp, #64]	; 0x40
 800b71e:	9b05      	ldr	r3, [sp, #20]
 800b720:	9804      	ldr	r0, [sp, #16]
 800b722:	f001 fbdb 	bl	800cedc <__s2b>
 800b726:	900d      	str	r0, [sp, #52]	; 0x34
 800b728:	2800      	cmp	r0, #0
 800b72a:	d100      	bne.n	800b72e <_strtod_l+0x67a>
 800b72c:	e720      	b.n	800b570 <_strtod_l+0x4bc>
 800b72e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b730:	9906      	ldr	r1, [sp, #24]
 800b732:	17da      	asrs	r2, r3, #31
 800b734:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b736:	1a5b      	subs	r3, r3, r1
 800b738:	401a      	ands	r2, r3
 800b73a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b73c:	9215      	str	r2, [sp, #84]	; 0x54
 800b73e:	43db      	mvns	r3, r3
 800b740:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b742:	17db      	asrs	r3, r3, #31
 800b744:	401a      	ands	r2, r3
 800b746:	2300      	movs	r3, #0
 800b748:	9218      	str	r2, [sp, #96]	; 0x60
 800b74a:	9305      	str	r3, [sp, #20]
 800b74c:	9306      	str	r3, [sp, #24]
 800b74e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b750:	9804      	ldr	r0, [sp, #16]
 800b752:	6859      	ldr	r1, [r3, #4]
 800b754:	f001 fb4c 	bl	800cdf0 <_Balloc>
 800b758:	9008      	str	r0, [sp, #32]
 800b75a:	2800      	cmp	r0, #0
 800b75c:	d100      	bne.n	800b760 <_strtod_l+0x6ac>
 800b75e:	e70c      	b.n	800b57a <_strtod_l+0x4c6>
 800b760:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b762:	300c      	adds	r0, #12
 800b764:	0019      	movs	r1, r3
 800b766:	691a      	ldr	r2, [r3, #16]
 800b768:	310c      	adds	r1, #12
 800b76a:	3202      	adds	r2, #2
 800b76c:	0092      	lsls	r2, r2, #2
 800b76e:	f000 fea4 	bl	800c4ba <memcpy>
 800b772:	ab1e      	add	r3, sp, #120	; 0x78
 800b774:	9301      	str	r3, [sp, #4]
 800b776:	ab1d      	add	r3, sp, #116	; 0x74
 800b778:	9300      	str	r3, [sp, #0]
 800b77a:	0032      	movs	r2, r6
 800b77c:	003b      	movs	r3, r7
 800b77e:	9804      	ldr	r0, [sp, #16]
 800b780:	9610      	str	r6, [sp, #64]	; 0x40
 800b782:	9711      	str	r7, [sp, #68]	; 0x44
 800b784:	f001 fed2 	bl	800d52c <__d2b>
 800b788:	901c      	str	r0, [sp, #112]	; 0x70
 800b78a:	2800      	cmp	r0, #0
 800b78c:	d100      	bne.n	800b790 <_strtod_l+0x6dc>
 800b78e:	e6f4      	b.n	800b57a <_strtod_l+0x4c6>
 800b790:	2101      	movs	r1, #1
 800b792:	9804      	ldr	r0, [sp, #16]
 800b794:	f001 fc36 	bl	800d004 <__i2b>
 800b798:	9006      	str	r0, [sp, #24]
 800b79a:	2800      	cmp	r0, #0
 800b79c:	d100      	bne.n	800b7a0 <_strtod_l+0x6ec>
 800b79e:	e6ec      	b.n	800b57a <_strtod_l+0x4c6>
 800b7a0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b7a2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800b7a4:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800b7a6:	1ad4      	subs	r4, r2, r3
 800b7a8:	2b00      	cmp	r3, #0
 800b7aa:	db01      	blt.n	800b7b0 <_strtod_l+0x6fc>
 800b7ac:	9c18      	ldr	r4, [sp, #96]	; 0x60
 800b7ae:	195d      	adds	r5, r3, r5
 800b7b0:	9907      	ldr	r1, [sp, #28]
 800b7b2:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800b7b4:	1a5b      	subs	r3, r3, r1
 800b7b6:	2136      	movs	r1, #54	; 0x36
 800b7b8:	189b      	adds	r3, r3, r2
 800b7ba:	1a8a      	subs	r2, r1, r2
 800b7bc:	4985      	ldr	r1, [pc, #532]	; (800b9d4 <_strtod_l+0x920>)
 800b7be:	2001      	movs	r0, #1
 800b7c0:	468c      	mov	ip, r1
 800b7c2:	2100      	movs	r1, #0
 800b7c4:	3b01      	subs	r3, #1
 800b7c6:	9114      	str	r1, [sp, #80]	; 0x50
 800b7c8:	9012      	str	r0, [sp, #72]	; 0x48
 800b7ca:	4563      	cmp	r3, ip
 800b7cc:	da07      	bge.n	800b7de <_strtod_l+0x72a>
 800b7ce:	4661      	mov	r1, ip
 800b7d0:	1ac9      	subs	r1, r1, r3
 800b7d2:	1a52      	subs	r2, r2, r1
 800b7d4:	291f      	cmp	r1, #31
 800b7d6:	dd00      	ble.n	800b7da <_strtod_l+0x726>
 800b7d8:	e0b6      	b.n	800b948 <_strtod_l+0x894>
 800b7da:	4088      	lsls	r0, r1
 800b7dc:	9012      	str	r0, [sp, #72]	; 0x48
 800b7de:	18ab      	adds	r3, r5, r2
 800b7e0:	930c      	str	r3, [sp, #48]	; 0x30
 800b7e2:	18a4      	adds	r4, r4, r2
 800b7e4:	9b07      	ldr	r3, [sp, #28]
 800b7e6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b7e8:	191c      	adds	r4, r3, r4
 800b7ea:	002b      	movs	r3, r5
 800b7ec:	4295      	cmp	r5, r2
 800b7ee:	dd00      	ble.n	800b7f2 <_strtod_l+0x73e>
 800b7f0:	0013      	movs	r3, r2
 800b7f2:	42a3      	cmp	r3, r4
 800b7f4:	dd00      	ble.n	800b7f8 <_strtod_l+0x744>
 800b7f6:	0023      	movs	r3, r4
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	dd04      	ble.n	800b806 <_strtod_l+0x752>
 800b7fc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b7fe:	1ae4      	subs	r4, r4, r3
 800b800:	1ad2      	subs	r2, r2, r3
 800b802:	920c      	str	r2, [sp, #48]	; 0x30
 800b804:	1aed      	subs	r5, r5, r3
 800b806:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b808:	2b00      	cmp	r3, #0
 800b80a:	dd17      	ble.n	800b83c <_strtod_l+0x788>
 800b80c:	001a      	movs	r2, r3
 800b80e:	9906      	ldr	r1, [sp, #24]
 800b810:	9804      	ldr	r0, [sp, #16]
 800b812:	f001 fcbf 	bl	800d194 <__pow5mult>
 800b816:	9006      	str	r0, [sp, #24]
 800b818:	2800      	cmp	r0, #0
 800b81a:	d100      	bne.n	800b81e <_strtod_l+0x76a>
 800b81c:	e6ad      	b.n	800b57a <_strtod_l+0x4c6>
 800b81e:	0001      	movs	r1, r0
 800b820:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800b822:	9804      	ldr	r0, [sp, #16]
 800b824:	f001 fc06 	bl	800d034 <__multiply>
 800b828:	900e      	str	r0, [sp, #56]	; 0x38
 800b82a:	2800      	cmp	r0, #0
 800b82c:	d100      	bne.n	800b830 <_strtod_l+0x77c>
 800b82e:	e6a4      	b.n	800b57a <_strtod_l+0x4c6>
 800b830:	991c      	ldr	r1, [sp, #112]	; 0x70
 800b832:	9804      	ldr	r0, [sp, #16]
 800b834:	f001 fb04 	bl	800ce40 <_Bfree>
 800b838:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b83a:	931c      	str	r3, [sp, #112]	; 0x70
 800b83c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b83e:	2b00      	cmp	r3, #0
 800b840:	dd00      	ble.n	800b844 <_strtod_l+0x790>
 800b842:	e087      	b.n	800b954 <_strtod_l+0x8a0>
 800b844:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b846:	2b00      	cmp	r3, #0
 800b848:	dd08      	ble.n	800b85c <_strtod_l+0x7a8>
 800b84a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800b84c:	9908      	ldr	r1, [sp, #32]
 800b84e:	9804      	ldr	r0, [sp, #16]
 800b850:	f001 fca0 	bl	800d194 <__pow5mult>
 800b854:	9008      	str	r0, [sp, #32]
 800b856:	2800      	cmp	r0, #0
 800b858:	d100      	bne.n	800b85c <_strtod_l+0x7a8>
 800b85a:	e68e      	b.n	800b57a <_strtod_l+0x4c6>
 800b85c:	2c00      	cmp	r4, #0
 800b85e:	dd08      	ble.n	800b872 <_strtod_l+0x7be>
 800b860:	0022      	movs	r2, r4
 800b862:	9908      	ldr	r1, [sp, #32]
 800b864:	9804      	ldr	r0, [sp, #16]
 800b866:	f001 fcd7 	bl	800d218 <__lshift>
 800b86a:	9008      	str	r0, [sp, #32]
 800b86c:	2800      	cmp	r0, #0
 800b86e:	d100      	bne.n	800b872 <_strtod_l+0x7be>
 800b870:	e683      	b.n	800b57a <_strtod_l+0x4c6>
 800b872:	2d00      	cmp	r5, #0
 800b874:	dd08      	ble.n	800b888 <_strtod_l+0x7d4>
 800b876:	002a      	movs	r2, r5
 800b878:	9906      	ldr	r1, [sp, #24]
 800b87a:	9804      	ldr	r0, [sp, #16]
 800b87c:	f001 fccc 	bl	800d218 <__lshift>
 800b880:	9006      	str	r0, [sp, #24]
 800b882:	2800      	cmp	r0, #0
 800b884:	d100      	bne.n	800b888 <_strtod_l+0x7d4>
 800b886:	e678      	b.n	800b57a <_strtod_l+0x4c6>
 800b888:	9a08      	ldr	r2, [sp, #32]
 800b88a:	991c      	ldr	r1, [sp, #112]	; 0x70
 800b88c:	9804      	ldr	r0, [sp, #16]
 800b88e:	f001 fd4d 	bl	800d32c <__mdiff>
 800b892:	9005      	str	r0, [sp, #20]
 800b894:	2800      	cmp	r0, #0
 800b896:	d100      	bne.n	800b89a <_strtod_l+0x7e6>
 800b898:	e66f      	b.n	800b57a <_strtod_l+0x4c6>
 800b89a:	2200      	movs	r2, #0
 800b89c:	68c3      	ldr	r3, [r0, #12]
 800b89e:	9906      	ldr	r1, [sp, #24]
 800b8a0:	60c2      	str	r2, [r0, #12]
 800b8a2:	930c      	str	r3, [sp, #48]	; 0x30
 800b8a4:	f001 fd26 	bl	800d2f4 <__mcmp>
 800b8a8:	2800      	cmp	r0, #0
 800b8aa:	da5d      	bge.n	800b968 <_strtod_l+0x8b4>
 800b8ac:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b8ae:	4333      	orrs	r3, r6
 800b8b0:	d000      	beq.n	800b8b4 <_strtod_l+0x800>
 800b8b2:	e088      	b.n	800b9c6 <_strtod_l+0x912>
 800b8b4:	033b      	lsls	r3, r7, #12
 800b8b6:	d000      	beq.n	800b8ba <_strtod_l+0x806>
 800b8b8:	e085      	b.n	800b9c6 <_strtod_l+0x912>
 800b8ba:	22d6      	movs	r2, #214	; 0xd6
 800b8bc:	4b46      	ldr	r3, [pc, #280]	; (800b9d8 <_strtod_l+0x924>)
 800b8be:	04d2      	lsls	r2, r2, #19
 800b8c0:	403b      	ands	r3, r7
 800b8c2:	4293      	cmp	r3, r2
 800b8c4:	d97f      	bls.n	800b9c6 <_strtod_l+0x912>
 800b8c6:	9b05      	ldr	r3, [sp, #20]
 800b8c8:	695b      	ldr	r3, [r3, #20]
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	d103      	bne.n	800b8d6 <_strtod_l+0x822>
 800b8ce:	9b05      	ldr	r3, [sp, #20]
 800b8d0:	691b      	ldr	r3, [r3, #16]
 800b8d2:	2b01      	cmp	r3, #1
 800b8d4:	dd77      	ble.n	800b9c6 <_strtod_l+0x912>
 800b8d6:	9905      	ldr	r1, [sp, #20]
 800b8d8:	2201      	movs	r2, #1
 800b8da:	9804      	ldr	r0, [sp, #16]
 800b8dc:	f001 fc9c 	bl	800d218 <__lshift>
 800b8e0:	9906      	ldr	r1, [sp, #24]
 800b8e2:	9005      	str	r0, [sp, #20]
 800b8e4:	f001 fd06 	bl	800d2f4 <__mcmp>
 800b8e8:	2800      	cmp	r0, #0
 800b8ea:	dd6c      	ble.n	800b9c6 <_strtod_l+0x912>
 800b8ec:	9907      	ldr	r1, [sp, #28]
 800b8ee:	003b      	movs	r3, r7
 800b8f0:	4a39      	ldr	r2, [pc, #228]	; (800b9d8 <_strtod_l+0x924>)
 800b8f2:	2900      	cmp	r1, #0
 800b8f4:	d100      	bne.n	800b8f8 <_strtod_l+0x844>
 800b8f6:	e094      	b.n	800ba22 <_strtod_l+0x96e>
 800b8f8:	0011      	movs	r1, r2
 800b8fa:	20d6      	movs	r0, #214	; 0xd6
 800b8fc:	4039      	ands	r1, r7
 800b8fe:	04c0      	lsls	r0, r0, #19
 800b900:	4281      	cmp	r1, r0
 800b902:	dd00      	ble.n	800b906 <_strtod_l+0x852>
 800b904:	e08d      	b.n	800ba22 <_strtod_l+0x96e>
 800b906:	23dc      	movs	r3, #220	; 0xdc
 800b908:	049b      	lsls	r3, r3, #18
 800b90a:	4299      	cmp	r1, r3
 800b90c:	dc00      	bgt.n	800b910 <_strtod_l+0x85c>
 800b90e:	e6a7      	b.n	800b660 <_strtod_l+0x5ac>
 800b910:	0030      	movs	r0, r6
 800b912:	0039      	movs	r1, r7
 800b914:	4b31      	ldr	r3, [pc, #196]	; (800b9dc <_strtod_l+0x928>)
 800b916:	2200      	movs	r2, #0
 800b918:	f7f5 fea8 	bl	800166c <__aeabi_dmul>
 800b91c:	4b2e      	ldr	r3, [pc, #184]	; (800b9d8 <_strtod_l+0x924>)
 800b91e:	0006      	movs	r6, r0
 800b920:	000f      	movs	r7, r1
 800b922:	420b      	tst	r3, r1
 800b924:	d000      	beq.n	800b928 <_strtod_l+0x874>
 800b926:	e631      	b.n	800b58c <_strtod_l+0x4d8>
 800b928:	2322      	movs	r3, #34	; 0x22
 800b92a:	9a04      	ldr	r2, [sp, #16]
 800b92c:	6013      	str	r3, [r2, #0]
 800b92e:	e62d      	b.n	800b58c <_strtod_l+0x4d8>
 800b930:	234b      	movs	r3, #75	; 0x4b
 800b932:	1a9a      	subs	r2, r3, r2
 800b934:	3b4c      	subs	r3, #76	; 0x4c
 800b936:	4093      	lsls	r3, r2
 800b938:	4019      	ands	r1, r3
 800b93a:	000f      	movs	r7, r1
 800b93c:	e6e3      	b.n	800b706 <_strtod_l+0x652>
 800b93e:	2201      	movs	r2, #1
 800b940:	4252      	negs	r2, r2
 800b942:	409a      	lsls	r2, r3
 800b944:	4016      	ands	r6, r2
 800b946:	e6de      	b.n	800b706 <_strtod_l+0x652>
 800b948:	4925      	ldr	r1, [pc, #148]	; (800b9e0 <_strtod_l+0x92c>)
 800b94a:	1acb      	subs	r3, r1, r3
 800b94c:	0001      	movs	r1, r0
 800b94e:	4099      	lsls	r1, r3
 800b950:	9114      	str	r1, [sp, #80]	; 0x50
 800b952:	e743      	b.n	800b7dc <_strtod_l+0x728>
 800b954:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b956:	991c      	ldr	r1, [sp, #112]	; 0x70
 800b958:	9804      	ldr	r0, [sp, #16]
 800b95a:	f001 fc5d 	bl	800d218 <__lshift>
 800b95e:	901c      	str	r0, [sp, #112]	; 0x70
 800b960:	2800      	cmp	r0, #0
 800b962:	d000      	beq.n	800b966 <_strtod_l+0x8b2>
 800b964:	e76e      	b.n	800b844 <_strtod_l+0x790>
 800b966:	e608      	b.n	800b57a <_strtod_l+0x4c6>
 800b968:	970e      	str	r7, [sp, #56]	; 0x38
 800b96a:	2800      	cmp	r0, #0
 800b96c:	d177      	bne.n	800ba5e <_strtod_l+0x9aa>
 800b96e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b970:	033b      	lsls	r3, r7, #12
 800b972:	0b1b      	lsrs	r3, r3, #12
 800b974:	2a00      	cmp	r2, #0
 800b976:	d039      	beq.n	800b9ec <_strtod_l+0x938>
 800b978:	4a1a      	ldr	r2, [pc, #104]	; (800b9e4 <_strtod_l+0x930>)
 800b97a:	4293      	cmp	r3, r2
 800b97c:	d139      	bne.n	800b9f2 <_strtod_l+0x93e>
 800b97e:	2101      	movs	r1, #1
 800b980:	9b07      	ldr	r3, [sp, #28]
 800b982:	4249      	negs	r1, r1
 800b984:	0032      	movs	r2, r6
 800b986:	0008      	movs	r0, r1
 800b988:	2b00      	cmp	r3, #0
 800b98a:	d00b      	beq.n	800b9a4 <_strtod_l+0x8f0>
 800b98c:	24d4      	movs	r4, #212	; 0xd4
 800b98e:	4b12      	ldr	r3, [pc, #72]	; (800b9d8 <_strtod_l+0x924>)
 800b990:	0008      	movs	r0, r1
 800b992:	403b      	ands	r3, r7
 800b994:	04e4      	lsls	r4, r4, #19
 800b996:	42a3      	cmp	r3, r4
 800b998:	d804      	bhi.n	800b9a4 <_strtod_l+0x8f0>
 800b99a:	306c      	adds	r0, #108	; 0x6c
 800b99c:	0d1b      	lsrs	r3, r3, #20
 800b99e:	1ac3      	subs	r3, r0, r3
 800b9a0:	4099      	lsls	r1, r3
 800b9a2:	0008      	movs	r0, r1
 800b9a4:	4282      	cmp	r2, r0
 800b9a6:	d124      	bne.n	800b9f2 <_strtod_l+0x93e>
 800b9a8:	4b0f      	ldr	r3, [pc, #60]	; (800b9e8 <_strtod_l+0x934>)
 800b9aa:	990e      	ldr	r1, [sp, #56]	; 0x38
 800b9ac:	4299      	cmp	r1, r3
 800b9ae:	d102      	bne.n	800b9b6 <_strtod_l+0x902>
 800b9b0:	3201      	adds	r2, #1
 800b9b2:	d100      	bne.n	800b9b6 <_strtod_l+0x902>
 800b9b4:	e5e1      	b.n	800b57a <_strtod_l+0x4c6>
 800b9b6:	4b08      	ldr	r3, [pc, #32]	; (800b9d8 <_strtod_l+0x924>)
 800b9b8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b9ba:	2600      	movs	r6, #0
 800b9bc:	401a      	ands	r2, r3
 800b9be:	0013      	movs	r3, r2
 800b9c0:	2280      	movs	r2, #128	; 0x80
 800b9c2:	0352      	lsls	r2, r2, #13
 800b9c4:	189f      	adds	r7, r3, r2
 800b9c6:	9b07      	ldr	r3, [sp, #28]
 800b9c8:	2b00      	cmp	r3, #0
 800b9ca:	d1a1      	bne.n	800b910 <_strtod_l+0x85c>
 800b9cc:	e5de      	b.n	800b58c <_strtod_l+0x4d8>
 800b9ce:	46c0      	nop			; (mov r8, r8)
 800b9d0:	08014978 	.word	0x08014978
 800b9d4:	fffffc02 	.word	0xfffffc02
 800b9d8:	7ff00000 	.word	0x7ff00000
 800b9dc:	39500000 	.word	0x39500000
 800b9e0:	fffffbe2 	.word	0xfffffbe2
 800b9e4:	000fffff 	.word	0x000fffff
 800b9e8:	7fefffff 	.word	0x7fefffff
 800b9ec:	4333      	orrs	r3, r6
 800b9ee:	d100      	bne.n	800b9f2 <_strtod_l+0x93e>
 800b9f0:	e77c      	b.n	800b8ec <_strtod_l+0x838>
 800b9f2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b9f4:	2b00      	cmp	r3, #0
 800b9f6:	d01d      	beq.n	800ba34 <_strtod_l+0x980>
 800b9f8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b9fa:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b9fc:	4213      	tst	r3, r2
 800b9fe:	d0e2      	beq.n	800b9c6 <_strtod_l+0x912>
 800ba00:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ba02:	0030      	movs	r0, r6
 800ba04:	0039      	movs	r1, r7
 800ba06:	9a07      	ldr	r2, [sp, #28]
 800ba08:	2b00      	cmp	r3, #0
 800ba0a:	d017      	beq.n	800ba3c <_strtod_l+0x988>
 800ba0c:	f7ff fb3a 	bl	800b084 <sulp>
 800ba10:	0002      	movs	r2, r0
 800ba12:	000b      	movs	r3, r1
 800ba14:	9810      	ldr	r0, [sp, #64]	; 0x40
 800ba16:	9911      	ldr	r1, [sp, #68]	; 0x44
 800ba18:	f7f4 fece 	bl	80007b8 <__aeabi_dadd>
 800ba1c:	0006      	movs	r6, r0
 800ba1e:	000f      	movs	r7, r1
 800ba20:	e7d1      	b.n	800b9c6 <_strtod_l+0x912>
 800ba22:	2601      	movs	r6, #1
 800ba24:	4013      	ands	r3, r2
 800ba26:	4a98      	ldr	r2, [pc, #608]	; (800bc88 <_strtod_l+0xbd4>)
 800ba28:	4276      	negs	r6, r6
 800ba2a:	189b      	adds	r3, r3, r2
 800ba2c:	4a97      	ldr	r2, [pc, #604]	; (800bc8c <_strtod_l+0xbd8>)
 800ba2e:	431a      	orrs	r2, r3
 800ba30:	0017      	movs	r7, r2
 800ba32:	e7c8      	b.n	800b9c6 <_strtod_l+0x912>
 800ba34:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ba36:	4233      	tst	r3, r6
 800ba38:	d0c5      	beq.n	800b9c6 <_strtod_l+0x912>
 800ba3a:	e7e1      	b.n	800ba00 <_strtod_l+0x94c>
 800ba3c:	f7ff fb22 	bl	800b084 <sulp>
 800ba40:	0002      	movs	r2, r0
 800ba42:	000b      	movs	r3, r1
 800ba44:	9810      	ldr	r0, [sp, #64]	; 0x40
 800ba46:	9911      	ldr	r1, [sp, #68]	; 0x44
 800ba48:	f7f6 f8d2 	bl	8001bf0 <__aeabi_dsub>
 800ba4c:	2200      	movs	r2, #0
 800ba4e:	2300      	movs	r3, #0
 800ba50:	0006      	movs	r6, r0
 800ba52:	000f      	movs	r7, r1
 800ba54:	f7f4 fcf8 	bl	8000448 <__aeabi_dcmpeq>
 800ba58:	2800      	cmp	r0, #0
 800ba5a:	d0b4      	beq.n	800b9c6 <_strtod_l+0x912>
 800ba5c:	e600      	b.n	800b660 <_strtod_l+0x5ac>
 800ba5e:	9906      	ldr	r1, [sp, #24]
 800ba60:	9805      	ldr	r0, [sp, #20]
 800ba62:	f001 fdc3 	bl	800d5ec <__ratio>
 800ba66:	2380      	movs	r3, #128	; 0x80
 800ba68:	2200      	movs	r2, #0
 800ba6a:	05db      	lsls	r3, r3, #23
 800ba6c:	0004      	movs	r4, r0
 800ba6e:	000d      	movs	r5, r1
 800ba70:	f7f4 fcfa 	bl	8000468 <__aeabi_dcmple>
 800ba74:	2800      	cmp	r0, #0
 800ba76:	d06d      	beq.n	800bb54 <_strtod_l+0xaa0>
 800ba78:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ba7a:	2b00      	cmp	r3, #0
 800ba7c:	d000      	beq.n	800ba80 <_strtod_l+0x9cc>
 800ba7e:	e07e      	b.n	800bb7e <_strtod_l+0xaca>
 800ba80:	2e00      	cmp	r6, #0
 800ba82:	d158      	bne.n	800bb36 <_strtod_l+0xa82>
 800ba84:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ba86:	031b      	lsls	r3, r3, #12
 800ba88:	d000      	beq.n	800ba8c <_strtod_l+0x9d8>
 800ba8a:	e07f      	b.n	800bb8c <_strtod_l+0xad8>
 800ba8c:	2200      	movs	r2, #0
 800ba8e:	0020      	movs	r0, r4
 800ba90:	0029      	movs	r1, r5
 800ba92:	4b7f      	ldr	r3, [pc, #508]	; (800bc90 <_strtod_l+0xbdc>)
 800ba94:	f7f4 fcde 	bl	8000454 <__aeabi_dcmplt>
 800ba98:	2800      	cmp	r0, #0
 800ba9a:	d158      	bne.n	800bb4e <_strtod_l+0xa9a>
 800ba9c:	0020      	movs	r0, r4
 800ba9e:	0029      	movs	r1, r5
 800baa0:	2200      	movs	r2, #0
 800baa2:	4b7c      	ldr	r3, [pc, #496]	; (800bc94 <_strtod_l+0xbe0>)
 800baa4:	f7f5 fde2 	bl	800166c <__aeabi_dmul>
 800baa8:	0004      	movs	r4, r0
 800baaa:	000d      	movs	r5, r1
 800baac:	2380      	movs	r3, #128	; 0x80
 800baae:	061b      	lsls	r3, r3, #24
 800bab0:	940a      	str	r4, [sp, #40]	; 0x28
 800bab2:	18eb      	adds	r3, r5, r3
 800bab4:	930b      	str	r3, [sp, #44]	; 0x2c
 800bab6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bab8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800baba:	9212      	str	r2, [sp, #72]	; 0x48
 800babc:	9313      	str	r3, [sp, #76]	; 0x4c
 800babe:	4a76      	ldr	r2, [pc, #472]	; (800bc98 <_strtod_l+0xbe4>)
 800bac0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bac2:	4013      	ands	r3, r2
 800bac4:	9314      	str	r3, [sp, #80]	; 0x50
 800bac6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800bac8:	4b74      	ldr	r3, [pc, #464]	; (800bc9c <_strtod_l+0xbe8>)
 800baca:	429a      	cmp	r2, r3
 800bacc:	d000      	beq.n	800bad0 <_strtod_l+0xa1c>
 800bace:	e091      	b.n	800bbf4 <_strtod_l+0xb40>
 800bad0:	4a73      	ldr	r2, [pc, #460]	; (800bca0 <_strtod_l+0xbec>)
 800bad2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bad4:	4694      	mov	ip, r2
 800bad6:	4463      	add	r3, ip
 800bad8:	001f      	movs	r7, r3
 800bada:	0030      	movs	r0, r6
 800badc:	0019      	movs	r1, r3
 800bade:	f001 fcbd 	bl	800d45c <__ulp>
 800bae2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bae4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bae6:	f7f5 fdc1 	bl	800166c <__aeabi_dmul>
 800baea:	0032      	movs	r2, r6
 800baec:	003b      	movs	r3, r7
 800baee:	f7f4 fe63 	bl	80007b8 <__aeabi_dadd>
 800baf2:	4a69      	ldr	r2, [pc, #420]	; (800bc98 <_strtod_l+0xbe4>)
 800baf4:	4b6b      	ldr	r3, [pc, #428]	; (800bca4 <_strtod_l+0xbf0>)
 800baf6:	0006      	movs	r6, r0
 800baf8:	400a      	ands	r2, r1
 800bafa:	429a      	cmp	r2, r3
 800bafc:	d949      	bls.n	800bb92 <_strtod_l+0xade>
 800bafe:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800bb00:	4b69      	ldr	r3, [pc, #420]	; (800bca8 <_strtod_l+0xbf4>)
 800bb02:	429a      	cmp	r2, r3
 800bb04:	d103      	bne.n	800bb0e <_strtod_l+0xa5a>
 800bb06:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800bb08:	3301      	adds	r3, #1
 800bb0a:	d100      	bne.n	800bb0e <_strtod_l+0xa5a>
 800bb0c:	e535      	b.n	800b57a <_strtod_l+0x4c6>
 800bb0e:	2601      	movs	r6, #1
 800bb10:	4f65      	ldr	r7, [pc, #404]	; (800bca8 <_strtod_l+0xbf4>)
 800bb12:	4276      	negs	r6, r6
 800bb14:	991c      	ldr	r1, [sp, #112]	; 0x70
 800bb16:	9804      	ldr	r0, [sp, #16]
 800bb18:	f001 f992 	bl	800ce40 <_Bfree>
 800bb1c:	9908      	ldr	r1, [sp, #32]
 800bb1e:	9804      	ldr	r0, [sp, #16]
 800bb20:	f001 f98e 	bl	800ce40 <_Bfree>
 800bb24:	9906      	ldr	r1, [sp, #24]
 800bb26:	9804      	ldr	r0, [sp, #16]
 800bb28:	f001 f98a 	bl	800ce40 <_Bfree>
 800bb2c:	9905      	ldr	r1, [sp, #20]
 800bb2e:	9804      	ldr	r0, [sp, #16]
 800bb30:	f001 f986 	bl	800ce40 <_Bfree>
 800bb34:	e60b      	b.n	800b74e <_strtod_l+0x69a>
 800bb36:	2e01      	cmp	r6, #1
 800bb38:	d103      	bne.n	800bb42 <_strtod_l+0xa8e>
 800bb3a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bb3c:	2b00      	cmp	r3, #0
 800bb3e:	d100      	bne.n	800bb42 <_strtod_l+0xa8e>
 800bb40:	e58e      	b.n	800b660 <_strtod_l+0x5ac>
 800bb42:	2300      	movs	r3, #0
 800bb44:	4c59      	ldr	r4, [pc, #356]	; (800bcac <_strtod_l+0xbf8>)
 800bb46:	930a      	str	r3, [sp, #40]	; 0x28
 800bb48:	940b      	str	r4, [sp, #44]	; 0x2c
 800bb4a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800bb4c:	e01c      	b.n	800bb88 <_strtod_l+0xad4>
 800bb4e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800bb50:	4d50      	ldr	r5, [pc, #320]	; (800bc94 <_strtod_l+0xbe0>)
 800bb52:	e7ab      	b.n	800baac <_strtod_l+0x9f8>
 800bb54:	2200      	movs	r2, #0
 800bb56:	0020      	movs	r0, r4
 800bb58:	0029      	movs	r1, r5
 800bb5a:	4b4e      	ldr	r3, [pc, #312]	; (800bc94 <_strtod_l+0xbe0>)
 800bb5c:	f7f5 fd86 	bl	800166c <__aeabi_dmul>
 800bb60:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bb62:	0004      	movs	r4, r0
 800bb64:	000b      	movs	r3, r1
 800bb66:	000d      	movs	r5, r1
 800bb68:	2a00      	cmp	r2, #0
 800bb6a:	d104      	bne.n	800bb76 <_strtod_l+0xac2>
 800bb6c:	2280      	movs	r2, #128	; 0x80
 800bb6e:	0612      	lsls	r2, r2, #24
 800bb70:	900a      	str	r0, [sp, #40]	; 0x28
 800bb72:	188b      	adds	r3, r1, r2
 800bb74:	e79e      	b.n	800bab4 <_strtod_l+0xa00>
 800bb76:	0002      	movs	r2, r0
 800bb78:	920a      	str	r2, [sp, #40]	; 0x28
 800bb7a:	930b      	str	r3, [sp, #44]	; 0x2c
 800bb7c:	e79b      	b.n	800bab6 <_strtod_l+0xa02>
 800bb7e:	2300      	movs	r3, #0
 800bb80:	4c43      	ldr	r4, [pc, #268]	; (800bc90 <_strtod_l+0xbdc>)
 800bb82:	930a      	str	r3, [sp, #40]	; 0x28
 800bb84:	940b      	str	r4, [sp, #44]	; 0x2c
 800bb86:	2400      	movs	r4, #0
 800bb88:	4d41      	ldr	r5, [pc, #260]	; (800bc90 <_strtod_l+0xbdc>)
 800bb8a:	e794      	b.n	800bab6 <_strtod_l+0xa02>
 800bb8c:	2300      	movs	r3, #0
 800bb8e:	4c47      	ldr	r4, [pc, #284]	; (800bcac <_strtod_l+0xbf8>)
 800bb90:	e7f7      	b.n	800bb82 <_strtod_l+0xace>
 800bb92:	23d4      	movs	r3, #212	; 0xd4
 800bb94:	049b      	lsls	r3, r3, #18
 800bb96:	18cf      	adds	r7, r1, r3
 800bb98:	9b07      	ldr	r3, [sp, #28]
 800bb9a:	970e      	str	r7, [sp, #56]	; 0x38
 800bb9c:	2b00      	cmp	r3, #0
 800bb9e:	d1b9      	bne.n	800bb14 <_strtod_l+0xa60>
 800bba0:	4b3d      	ldr	r3, [pc, #244]	; (800bc98 <_strtod_l+0xbe4>)
 800bba2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800bba4:	403b      	ands	r3, r7
 800bba6:	429a      	cmp	r2, r3
 800bba8:	d1b4      	bne.n	800bb14 <_strtod_l+0xa60>
 800bbaa:	0020      	movs	r0, r4
 800bbac:	0029      	movs	r1, r5
 800bbae:	f7f4 fce5 	bl	800057c <__aeabi_d2lz>
 800bbb2:	f7f4 fd1f 	bl	80005f4 <__aeabi_l2d>
 800bbb6:	0002      	movs	r2, r0
 800bbb8:	000b      	movs	r3, r1
 800bbba:	0020      	movs	r0, r4
 800bbbc:	0029      	movs	r1, r5
 800bbbe:	f7f6 f817 	bl	8001bf0 <__aeabi_dsub>
 800bbc2:	033b      	lsls	r3, r7, #12
 800bbc4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bbc6:	0b1b      	lsrs	r3, r3, #12
 800bbc8:	4333      	orrs	r3, r6
 800bbca:	4313      	orrs	r3, r2
 800bbcc:	0004      	movs	r4, r0
 800bbce:	000d      	movs	r5, r1
 800bbd0:	4a37      	ldr	r2, [pc, #220]	; (800bcb0 <_strtod_l+0xbfc>)
 800bbd2:	2b00      	cmp	r3, #0
 800bbd4:	d054      	beq.n	800bc80 <_strtod_l+0xbcc>
 800bbd6:	4b37      	ldr	r3, [pc, #220]	; (800bcb4 <_strtod_l+0xc00>)
 800bbd8:	f7f4 fc3c 	bl	8000454 <__aeabi_dcmplt>
 800bbdc:	2800      	cmp	r0, #0
 800bbde:	d000      	beq.n	800bbe2 <_strtod_l+0xb2e>
 800bbe0:	e4d4      	b.n	800b58c <_strtod_l+0x4d8>
 800bbe2:	0020      	movs	r0, r4
 800bbe4:	0029      	movs	r1, r5
 800bbe6:	4a34      	ldr	r2, [pc, #208]	; (800bcb8 <_strtod_l+0xc04>)
 800bbe8:	4b2a      	ldr	r3, [pc, #168]	; (800bc94 <_strtod_l+0xbe0>)
 800bbea:	f7f4 fc47 	bl	800047c <__aeabi_dcmpgt>
 800bbee:	2800      	cmp	r0, #0
 800bbf0:	d090      	beq.n	800bb14 <_strtod_l+0xa60>
 800bbf2:	e4cb      	b.n	800b58c <_strtod_l+0x4d8>
 800bbf4:	9b07      	ldr	r3, [sp, #28]
 800bbf6:	2b00      	cmp	r3, #0
 800bbf8:	d02b      	beq.n	800bc52 <_strtod_l+0xb9e>
 800bbfa:	23d4      	movs	r3, #212	; 0xd4
 800bbfc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800bbfe:	04db      	lsls	r3, r3, #19
 800bc00:	429a      	cmp	r2, r3
 800bc02:	d826      	bhi.n	800bc52 <_strtod_l+0xb9e>
 800bc04:	0020      	movs	r0, r4
 800bc06:	0029      	movs	r1, r5
 800bc08:	4a2c      	ldr	r2, [pc, #176]	; (800bcbc <_strtod_l+0xc08>)
 800bc0a:	4b2d      	ldr	r3, [pc, #180]	; (800bcc0 <_strtod_l+0xc0c>)
 800bc0c:	f7f4 fc2c 	bl	8000468 <__aeabi_dcmple>
 800bc10:	2800      	cmp	r0, #0
 800bc12:	d017      	beq.n	800bc44 <_strtod_l+0xb90>
 800bc14:	0020      	movs	r0, r4
 800bc16:	0029      	movs	r1, r5
 800bc18:	f7f4 fc92 	bl	8000540 <__aeabi_d2uiz>
 800bc1c:	2800      	cmp	r0, #0
 800bc1e:	d100      	bne.n	800bc22 <_strtod_l+0xb6e>
 800bc20:	3001      	adds	r0, #1
 800bc22:	f7f6 fbeb 	bl	80023fc <__aeabi_ui2d>
 800bc26:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bc28:	0004      	movs	r4, r0
 800bc2a:	000b      	movs	r3, r1
 800bc2c:	000d      	movs	r5, r1
 800bc2e:	2a00      	cmp	r2, #0
 800bc30:	d122      	bne.n	800bc78 <_strtod_l+0xbc4>
 800bc32:	2280      	movs	r2, #128	; 0x80
 800bc34:	0612      	lsls	r2, r2, #24
 800bc36:	188b      	adds	r3, r1, r2
 800bc38:	9016      	str	r0, [sp, #88]	; 0x58
 800bc3a:	9317      	str	r3, [sp, #92]	; 0x5c
 800bc3c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800bc3e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bc40:	9212      	str	r2, [sp, #72]	; 0x48
 800bc42:	9313      	str	r3, [sp, #76]	; 0x4c
 800bc44:	22d6      	movs	r2, #214	; 0xd6
 800bc46:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800bc48:	04d2      	lsls	r2, r2, #19
 800bc4a:	189b      	adds	r3, r3, r2
 800bc4c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800bc4e:	1a9b      	subs	r3, r3, r2
 800bc50:	9313      	str	r3, [sp, #76]	; 0x4c
 800bc52:	9810      	ldr	r0, [sp, #64]	; 0x40
 800bc54:	9911      	ldr	r1, [sp, #68]	; 0x44
 800bc56:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800bc58:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 800bc5a:	f001 fbff 	bl	800d45c <__ulp>
 800bc5e:	0002      	movs	r2, r0
 800bc60:	000b      	movs	r3, r1
 800bc62:	0030      	movs	r0, r6
 800bc64:	0039      	movs	r1, r7
 800bc66:	f7f5 fd01 	bl	800166c <__aeabi_dmul>
 800bc6a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800bc6c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bc6e:	f7f4 fda3 	bl	80007b8 <__aeabi_dadd>
 800bc72:	0006      	movs	r6, r0
 800bc74:	000f      	movs	r7, r1
 800bc76:	e78f      	b.n	800bb98 <_strtod_l+0xae4>
 800bc78:	0002      	movs	r2, r0
 800bc7a:	9216      	str	r2, [sp, #88]	; 0x58
 800bc7c:	9317      	str	r3, [sp, #92]	; 0x5c
 800bc7e:	e7dd      	b.n	800bc3c <_strtod_l+0xb88>
 800bc80:	4b10      	ldr	r3, [pc, #64]	; (800bcc4 <_strtod_l+0xc10>)
 800bc82:	f7f4 fbe7 	bl	8000454 <__aeabi_dcmplt>
 800bc86:	e7b2      	b.n	800bbee <_strtod_l+0xb3a>
 800bc88:	fff00000 	.word	0xfff00000
 800bc8c:	000fffff 	.word	0x000fffff
 800bc90:	3ff00000 	.word	0x3ff00000
 800bc94:	3fe00000 	.word	0x3fe00000
 800bc98:	7ff00000 	.word	0x7ff00000
 800bc9c:	7fe00000 	.word	0x7fe00000
 800bca0:	fcb00000 	.word	0xfcb00000
 800bca4:	7c9fffff 	.word	0x7c9fffff
 800bca8:	7fefffff 	.word	0x7fefffff
 800bcac:	bff00000 	.word	0xbff00000
 800bcb0:	94a03595 	.word	0x94a03595
 800bcb4:	3fdfffff 	.word	0x3fdfffff
 800bcb8:	35afe535 	.word	0x35afe535
 800bcbc:	ffc00000 	.word	0xffc00000
 800bcc0:	41dfffff 	.word	0x41dfffff
 800bcc4:	3fcfffff 	.word	0x3fcfffff

0800bcc8 <_strtod_r>:
 800bcc8:	b510      	push	{r4, lr}
 800bcca:	4b02      	ldr	r3, [pc, #8]	; (800bcd4 <_strtod_r+0xc>)
 800bccc:	f7ff f9f2 	bl	800b0b4 <_strtod_l>
 800bcd0:	bd10      	pop	{r4, pc}
 800bcd2:	46c0      	nop			; (mov r8, r8)
 800bcd4:	20000444 	.word	0x20000444

0800bcd8 <strtod>:
 800bcd8:	b510      	push	{r4, lr}
 800bcda:	4c04      	ldr	r4, [pc, #16]	; (800bcec <strtod+0x14>)
 800bcdc:	000a      	movs	r2, r1
 800bcde:	0001      	movs	r1, r0
 800bce0:	4b03      	ldr	r3, [pc, #12]	; (800bcf0 <strtod+0x18>)
 800bce2:	6820      	ldr	r0, [r4, #0]
 800bce4:	f7ff f9e6 	bl	800b0b4 <_strtod_l>
 800bce8:	bd10      	pop	{r4, pc}
 800bcea:	46c0      	nop			; (mov r8, r8)
 800bcec:	200006d0 	.word	0x200006d0
 800bcf0:	20000444 	.word	0x20000444

0800bcf4 <_strtol_l.constprop.0>:
 800bcf4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bcf6:	b087      	sub	sp, #28
 800bcf8:	001e      	movs	r6, r3
 800bcfa:	9005      	str	r0, [sp, #20]
 800bcfc:	9101      	str	r1, [sp, #4]
 800bcfe:	9202      	str	r2, [sp, #8]
 800bd00:	2b01      	cmp	r3, #1
 800bd02:	d048      	beq.n	800bd96 <_strtol_l.constprop.0+0xa2>
 800bd04:	000b      	movs	r3, r1
 800bd06:	2e24      	cmp	r6, #36	; 0x24
 800bd08:	d845      	bhi.n	800bd96 <_strtol_l.constprop.0+0xa2>
 800bd0a:	4a3b      	ldr	r2, [pc, #236]	; (800bdf8 <_strtol_l.constprop.0+0x104>)
 800bd0c:	2108      	movs	r1, #8
 800bd0e:	4694      	mov	ip, r2
 800bd10:	001a      	movs	r2, r3
 800bd12:	4660      	mov	r0, ip
 800bd14:	7814      	ldrb	r4, [r2, #0]
 800bd16:	3301      	adds	r3, #1
 800bd18:	5d00      	ldrb	r0, [r0, r4]
 800bd1a:	001d      	movs	r5, r3
 800bd1c:	0007      	movs	r7, r0
 800bd1e:	400f      	ands	r7, r1
 800bd20:	4208      	tst	r0, r1
 800bd22:	d1f5      	bne.n	800bd10 <_strtol_l.constprop.0+0x1c>
 800bd24:	2c2d      	cmp	r4, #45	; 0x2d
 800bd26:	d13d      	bne.n	800bda4 <_strtol_l.constprop.0+0xb0>
 800bd28:	2701      	movs	r7, #1
 800bd2a:	781c      	ldrb	r4, [r3, #0]
 800bd2c:	1c95      	adds	r5, r2, #2
 800bd2e:	2e00      	cmp	r6, #0
 800bd30:	d05e      	beq.n	800bdf0 <_strtol_l.constprop.0+0xfc>
 800bd32:	2e10      	cmp	r6, #16
 800bd34:	d109      	bne.n	800bd4a <_strtol_l.constprop.0+0x56>
 800bd36:	2c30      	cmp	r4, #48	; 0x30
 800bd38:	d107      	bne.n	800bd4a <_strtol_l.constprop.0+0x56>
 800bd3a:	2220      	movs	r2, #32
 800bd3c:	782b      	ldrb	r3, [r5, #0]
 800bd3e:	4393      	bics	r3, r2
 800bd40:	2b58      	cmp	r3, #88	; 0x58
 800bd42:	d150      	bne.n	800bde6 <_strtol_l.constprop.0+0xf2>
 800bd44:	2610      	movs	r6, #16
 800bd46:	786c      	ldrb	r4, [r5, #1]
 800bd48:	3502      	adds	r5, #2
 800bd4a:	4b2c      	ldr	r3, [pc, #176]	; (800bdfc <_strtol_l.constprop.0+0x108>)
 800bd4c:	0031      	movs	r1, r6
 800bd4e:	18fb      	adds	r3, r7, r3
 800bd50:	0018      	movs	r0, r3
 800bd52:	9303      	str	r3, [sp, #12]
 800bd54:	f7f4 fa78 	bl	8000248 <__aeabi_uidivmod>
 800bd58:	2200      	movs	r2, #0
 800bd5a:	9104      	str	r1, [sp, #16]
 800bd5c:	2101      	movs	r1, #1
 800bd5e:	4684      	mov	ip, r0
 800bd60:	0010      	movs	r0, r2
 800bd62:	4249      	negs	r1, r1
 800bd64:	0023      	movs	r3, r4
 800bd66:	3b30      	subs	r3, #48	; 0x30
 800bd68:	2b09      	cmp	r3, #9
 800bd6a:	d903      	bls.n	800bd74 <_strtol_l.constprop.0+0x80>
 800bd6c:	3b11      	subs	r3, #17
 800bd6e:	2b19      	cmp	r3, #25
 800bd70:	d81d      	bhi.n	800bdae <_strtol_l.constprop.0+0xba>
 800bd72:	330a      	adds	r3, #10
 800bd74:	429e      	cmp	r6, r3
 800bd76:	dd1e      	ble.n	800bdb6 <_strtol_l.constprop.0+0xc2>
 800bd78:	1c54      	adds	r4, r2, #1
 800bd7a:	d009      	beq.n	800bd90 <_strtol_l.constprop.0+0x9c>
 800bd7c:	000a      	movs	r2, r1
 800bd7e:	4584      	cmp	ip, r0
 800bd80:	d306      	bcc.n	800bd90 <_strtol_l.constprop.0+0x9c>
 800bd82:	d102      	bne.n	800bd8a <_strtol_l.constprop.0+0x96>
 800bd84:	9c04      	ldr	r4, [sp, #16]
 800bd86:	429c      	cmp	r4, r3
 800bd88:	db02      	blt.n	800bd90 <_strtol_l.constprop.0+0x9c>
 800bd8a:	2201      	movs	r2, #1
 800bd8c:	4370      	muls	r0, r6
 800bd8e:	1818      	adds	r0, r3, r0
 800bd90:	782c      	ldrb	r4, [r5, #0]
 800bd92:	3501      	adds	r5, #1
 800bd94:	e7e6      	b.n	800bd64 <_strtol_l.constprop.0+0x70>
 800bd96:	f000 fb57 	bl	800c448 <__errno>
 800bd9a:	2316      	movs	r3, #22
 800bd9c:	6003      	str	r3, [r0, #0]
 800bd9e:	2000      	movs	r0, #0
 800bda0:	b007      	add	sp, #28
 800bda2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bda4:	2c2b      	cmp	r4, #43	; 0x2b
 800bda6:	d1c2      	bne.n	800bd2e <_strtol_l.constprop.0+0x3a>
 800bda8:	781c      	ldrb	r4, [r3, #0]
 800bdaa:	1c95      	adds	r5, r2, #2
 800bdac:	e7bf      	b.n	800bd2e <_strtol_l.constprop.0+0x3a>
 800bdae:	0023      	movs	r3, r4
 800bdb0:	3b61      	subs	r3, #97	; 0x61
 800bdb2:	2b19      	cmp	r3, #25
 800bdb4:	d9dd      	bls.n	800bd72 <_strtol_l.constprop.0+0x7e>
 800bdb6:	1c53      	adds	r3, r2, #1
 800bdb8:	d109      	bne.n	800bdce <_strtol_l.constprop.0+0xda>
 800bdba:	2322      	movs	r3, #34	; 0x22
 800bdbc:	9a05      	ldr	r2, [sp, #20]
 800bdbe:	9803      	ldr	r0, [sp, #12]
 800bdc0:	6013      	str	r3, [r2, #0]
 800bdc2:	9b02      	ldr	r3, [sp, #8]
 800bdc4:	2b00      	cmp	r3, #0
 800bdc6:	d0eb      	beq.n	800bda0 <_strtol_l.constprop.0+0xac>
 800bdc8:	1e6b      	subs	r3, r5, #1
 800bdca:	9301      	str	r3, [sp, #4]
 800bdcc:	e007      	b.n	800bdde <_strtol_l.constprop.0+0xea>
 800bdce:	2f00      	cmp	r7, #0
 800bdd0:	d000      	beq.n	800bdd4 <_strtol_l.constprop.0+0xe0>
 800bdd2:	4240      	negs	r0, r0
 800bdd4:	9b02      	ldr	r3, [sp, #8]
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	d0e2      	beq.n	800bda0 <_strtol_l.constprop.0+0xac>
 800bdda:	2a00      	cmp	r2, #0
 800bddc:	d1f4      	bne.n	800bdc8 <_strtol_l.constprop.0+0xd4>
 800bdde:	9b02      	ldr	r3, [sp, #8]
 800bde0:	9a01      	ldr	r2, [sp, #4]
 800bde2:	601a      	str	r2, [r3, #0]
 800bde4:	e7dc      	b.n	800bda0 <_strtol_l.constprop.0+0xac>
 800bde6:	2430      	movs	r4, #48	; 0x30
 800bde8:	2e00      	cmp	r6, #0
 800bdea:	d1ae      	bne.n	800bd4a <_strtol_l.constprop.0+0x56>
 800bdec:	3608      	adds	r6, #8
 800bdee:	e7ac      	b.n	800bd4a <_strtol_l.constprop.0+0x56>
 800bdf0:	2c30      	cmp	r4, #48	; 0x30
 800bdf2:	d0a2      	beq.n	800bd3a <_strtol_l.constprop.0+0x46>
 800bdf4:	260a      	movs	r6, #10
 800bdf6:	e7a8      	b.n	800bd4a <_strtol_l.constprop.0+0x56>
 800bdf8:	080149a1 	.word	0x080149a1
 800bdfc:	7fffffff 	.word	0x7fffffff

0800be00 <_strtol_r>:
 800be00:	b510      	push	{r4, lr}
 800be02:	f7ff ff77 	bl	800bcf4 <_strtol_l.constprop.0>
 800be06:	bd10      	pop	{r4, pc}

0800be08 <strtol>:
 800be08:	b510      	push	{r4, lr}
 800be0a:	4c04      	ldr	r4, [pc, #16]	; (800be1c <strtol+0x14>)
 800be0c:	0013      	movs	r3, r2
 800be0e:	000a      	movs	r2, r1
 800be10:	0001      	movs	r1, r0
 800be12:	6820      	ldr	r0, [r4, #0]
 800be14:	f7ff ff6e 	bl	800bcf4 <_strtol_l.constprop.0>
 800be18:	bd10      	pop	{r4, pc}
 800be1a:	46c0      	nop			; (mov r8, r8)
 800be1c:	200006d0 	.word	0x200006d0

0800be20 <_strtoul_l.constprop.0>:
 800be20:	b5f0      	push	{r4, r5, r6, r7, lr}
 800be22:	b087      	sub	sp, #28
 800be24:	9202      	str	r2, [sp, #8]
 800be26:	4a3e      	ldr	r2, [pc, #248]	; (800bf20 <_strtoul_l.constprop.0+0x100>)
 800be28:	001e      	movs	r6, r3
 800be2a:	9101      	str	r1, [sp, #4]
 800be2c:	000b      	movs	r3, r1
 800be2e:	4694      	mov	ip, r2
 800be30:	2108      	movs	r1, #8
 800be32:	9005      	str	r0, [sp, #20]
 800be34:	001a      	movs	r2, r3
 800be36:	4660      	mov	r0, ip
 800be38:	7814      	ldrb	r4, [r2, #0]
 800be3a:	3301      	adds	r3, #1
 800be3c:	5d00      	ldrb	r0, [r0, r4]
 800be3e:	001d      	movs	r5, r3
 800be40:	0007      	movs	r7, r0
 800be42:	400f      	ands	r7, r1
 800be44:	4208      	tst	r0, r1
 800be46:	d1f5      	bne.n	800be34 <_strtoul_l.constprop.0+0x14>
 800be48:	2c2d      	cmp	r4, #45	; 0x2d
 800be4a:	d13d      	bne.n	800bec8 <_strtoul_l.constprop.0+0xa8>
 800be4c:	2701      	movs	r7, #1
 800be4e:	781c      	ldrb	r4, [r3, #0]
 800be50:	1c95      	adds	r5, r2, #2
 800be52:	2e00      	cmp	r6, #0
 800be54:	d05f      	beq.n	800bf16 <_strtoul_l.constprop.0+0xf6>
 800be56:	2e10      	cmp	r6, #16
 800be58:	d109      	bne.n	800be6e <_strtoul_l.constprop.0+0x4e>
 800be5a:	2c30      	cmp	r4, #48	; 0x30
 800be5c:	d107      	bne.n	800be6e <_strtoul_l.constprop.0+0x4e>
 800be5e:	2220      	movs	r2, #32
 800be60:	782b      	ldrb	r3, [r5, #0]
 800be62:	4393      	bics	r3, r2
 800be64:	2b58      	cmp	r3, #88	; 0x58
 800be66:	d151      	bne.n	800bf0c <_strtoul_l.constprop.0+0xec>
 800be68:	2610      	movs	r6, #16
 800be6a:	786c      	ldrb	r4, [r5, #1]
 800be6c:	3502      	adds	r5, #2
 800be6e:	2001      	movs	r0, #1
 800be70:	0031      	movs	r1, r6
 800be72:	4240      	negs	r0, r0
 800be74:	f7f4 f962 	bl	800013c <__udivsi3>
 800be78:	9003      	str	r0, [sp, #12]
 800be7a:	2001      	movs	r0, #1
 800be7c:	0031      	movs	r1, r6
 800be7e:	4240      	negs	r0, r0
 800be80:	f7f4 f9e2 	bl	8000248 <__aeabi_uidivmod>
 800be84:	2300      	movs	r3, #0
 800be86:	2201      	movs	r2, #1
 800be88:	9104      	str	r1, [sp, #16]
 800be8a:	2101      	movs	r1, #1
 800be8c:	0018      	movs	r0, r3
 800be8e:	4694      	mov	ip, r2
 800be90:	4249      	negs	r1, r1
 800be92:	0022      	movs	r2, r4
 800be94:	3a30      	subs	r2, #48	; 0x30
 800be96:	2a09      	cmp	r2, #9
 800be98:	d903      	bls.n	800bea2 <_strtoul_l.constprop.0+0x82>
 800be9a:	3a11      	subs	r2, #17
 800be9c:	2a19      	cmp	r2, #25
 800be9e:	d818      	bhi.n	800bed2 <_strtoul_l.constprop.0+0xb2>
 800bea0:	320a      	adds	r2, #10
 800bea2:	4296      	cmp	r6, r2
 800bea4:	dd19      	ble.n	800beda <_strtoul_l.constprop.0+0xba>
 800bea6:	1c5c      	adds	r4, r3, #1
 800bea8:	d00b      	beq.n	800bec2 <_strtoul_l.constprop.0+0xa2>
 800beaa:	9c03      	ldr	r4, [sp, #12]
 800beac:	000b      	movs	r3, r1
 800beae:	4284      	cmp	r4, r0
 800beb0:	d307      	bcc.n	800bec2 <_strtoul_l.constprop.0+0xa2>
 800beb2:	d103      	bne.n	800bebc <_strtoul_l.constprop.0+0x9c>
 800beb4:	9c04      	ldr	r4, [sp, #16]
 800beb6:	000b      	movs	r3, r1
 800beb8:	4294      	cmp	r4, r2
 800beba:	db02      	blt.n	800bec2 <_strtoul_l.constprop.0+0xa2>
 800bebc:	4663      	mov	r3, ip
 800bebe:	4370      	muls	r0, r6
 800bec0:	1810      	adds	r0, r2, r0
 800bec2:	782c      	ldrb	r4, [r5, #0]
 800bec4:	3501      	adds	r5, #1
 800bec6:	e7e4      	b.n	800be92 <_strtoul_l.constprop.0+0x72>
 800bec8:	2c2b      	cmp	r4, #43	; 0x2b
 800beca:	d1c2      	bne.n	800be52 <_strtoul_l.constprop.0+0x32>
 800becc:	781c      	ldrb	r4, [r3, #0]
 800bece:	1c95      	adds	r5, r2, #2
 800bed0:	e7bf      	b.n	800be52 <_strtoul_l.constprop.0+0x32>
 800bed2:	0022      	movs	r2, r4
 800bed4:	3a61      	subs	r2, #97	; 0x61
 800bed6:	2a19      	cmp	r2, #25
 800bed8:	d9e2      	bls.n	800bea0 <_strtoul_l.constprop.0+0x80>
 800beda:	1c5a      	adds	r2, r3, #1
 800bedc:	d108      	bne.n	800bef0 <_strtoul_l.constprop.0+0xd0>
 800bede:	2222      	movs	r2, #34	; 0x22
 800bee0:	9905      	ldr	r1, [sp, #20]
 800bee2:	0018      	movs	r0, r3
 800bee4:	600a      	str	r2, [r1, #0]
 800bee6:	9a02      	ldr	r2, [sp, #8]
 800bee8:	2a00      	cmp	r2, #0
 800beea:	d109      	bne.n	800bf00 <_strtoul_l.constprop.0+0xe0>
 800beec:	b007      	add	sp, #28
 800beee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bef0:	2f00      	cmp	r7, #0
 800bef2:	d000      	beq.n	800bef6 <_strtoul_l.constprop.0+0xd6>
 800bef4:	4240      	negs	r0, r0
 800bef6:	9a02      	ldr	r2, [sp, #8]
 800bef8:	2a00      	cmp	r2, #0
 800befa:	d0f7      	beq.n	800beec <_strtoul_l.constprop.0+0xcc>
 800befc:	2b00      	cmp	r3, #0
 800befe:	d001      	beq.n	800bf04 <_strtoul_l.constprop.0+0xe4>
 800bf00:	1e6b      	subs	r3, r5, #1
 800bf02:	9301      	str	r3, [sp, #4]
 800bf04:	9b02      	ldr	r3, [sp, #8]
 800bf06:	9a01      	ldr	r2, [sp, #4]
 800bf08:	601a      	str	r2, [r3, #0]
 800bf0a:	e7ef      	b.n	800beec <_strtoul_l.constprop.0+0xcc>
 800bf0c:	2430      	movs	r4, #48	; 0x30
 800bf0e:	2e00      	cmp	r6, #0
 800bf10:	d1ad      	bne.n	800be6e <_strtoul_l.constprop.0+0x4e>
 800bf12:	3608      	adds	r6, #8
 800bf14:	e7ab      	b.n	800be6e <_strtoul_l.constprop.0+0x4e>
 800bf16:	2c30      	cmp	r4, #48	; 0x30
 800bf18:	d0a1      	beq.n	800be5e <_strtoul_l.constprop.0+0x3e>
 800bf1a:	260a      	movs	r6, #10
 800bf1c:	e7a7      	b.n	800be6e <_strtoul_l.constprop.0+0x4e>
 800bf1e:	46c0      	nop			; (mov r8, r8)
 800bf20:	080149a1 	.word	0x080149a1

0800bf24 <_strtoul_r>:
 800bf24:	b510      	push	{r4, lr}
 800bf26:	f7ff ff7b 	bl	800be20 <_strtoul_l.constprop.0>
 800bf2a:	bd10      	pop	{r4, pc}

0800bf2c <strtoul>:
 800bf2c:	b510      	push	{r4, lr}
 800bf2e:	4c04      	ldr	r4, [pc, #16]	; (800bf40 <strtoul+0x14>)
 800bf30:	0013      	movs	r3, r2
 800bf32:	000a      	movs	r2, r1
 800bf34:	0001      	movs	r1, r0
 800bf36:	6820      	ldr	r0, [r4, #0]
 800bf38:	f7ff ff72 	bl	800be20 <_strtoul_l.constprop.0>
 800bf3c:	bd10      	pop	{r4, pc}
 800bf3e:	46c0      	nop			; (mov r8, r8)
 800bf40:	200006d0 	.word	0x200006d0

0800bf44 <std>:
 800bf44:	2300      	movs	r3, #0
 800bf46:	b510      	push	{r4, lr}
 800bf48:	0004      	movs	r4, r0
 800bf4a:	6003      	str	r3, [r0, #0]
 800bf4c:	6043      	str	r3, [r0, #4]
 800bf4e:	6083      	str	r3, [r0, #8]
 800bf50:	8181      	strh	r1, [r0, #12]
 800bf52:	6643      	str	r3, [r0, #100]	; 0x64
 800bf54:	81c2      	strh	r2, [r0, #14]
 800bf56:	6103      	str	r3, [r0, #16]
 800bf58:	6143      	str	r3, [r0, #20]
 800bf5a:	6183      	str	r3, [r0, #24]
 800bf5c:	0019      	movs	r1, r3
 800bf5e:	2208      	movs	r2, #8
 800bf60:	305c      	adds	r0, #92	; 0x5c
 800bf62:	f000 f97d 	bl	800c260 <memset>
 800bf66:	4b0b      	ldr	r3, [pc, #44]	; (800bf94 <std+0x50>)
 800bf68:	61e4      	str	r4, [r4, #28]
 800bf6a:	6223      	str	r3, [r4, #32]
 800bf6c:	4b0a      	ldr	r3, [pc, #40]	; (800bf98 <std+0x54>)
 800bf6e:	6263      	str	r3, [r4, #36]	; 0x24
 800bf70:	4b0a      	ldr	r3, [pc, #40]	; (800bf9c <std+0x58>)
 800bf72:	62a3      	str	r3, [r4, #40]	; 0x28
 800bf74:	4b0a      	ldr	r3, [pc, #40]	; (800bfa0 <std+0x5c>)
 800bf76:	62e3      	str	r3, [r4, #44]	; 0x2c
 800bf78:	4b0a      	ldr	r3, [pc, #40]	; (800bfa4 <std+0x60>)
 800bf7a:	429c      	cmp	r4, r3
 800bf7c:	d005      	beq.n	800bf8a <std+0x46>
 800bf7e:	4b0a      	ldr	r3, [pc, #40]	; (800bfa8 <std+0x64>)
 800bf80:	429c      	cmp	r4, r3
 800bf82:	d002      	beq.n	800bf8a <std+0x46>
 800bf84:	4b09      	ldr	r3, [pc, #36]	; (800bfac <std+0x68>)
 800bf86:	429c      	cmp	r4, r3
 800bf88:	d103      	bne.n	800bf92 <std+0x4e>
 800bf8a:	0020      	movs	r0, r4
 800bf8c:	3058      	adds	r0, #88	; 0x58
 800bf8e:	f000 fa85 	bl	800c49c <__retarget_lock_init_recursive>
 800bf92:	bd10      	pop	{r4, pc}
 800bf94:	0800c1c5 	.word	0x0800c1c5
 800bf98:	0800c1f1 	.word	0x0800c1f1
 800bf9c:	0800c229 	.word	0x0800c229
 800bfa0:	0800c255 	.word	0x0800c255
 800bfa4:	20000c6c 	.word	0x20000c6c
 800bfa8:	20000cd4 	.word	0x20000cd4
 800bfac:	20000d3c 	.word	0x20000d3c

0800bfb0 <stdio_exit_handler>:
 800bfb0:	b510      	push	{r4, lr}
 800bfb2:	4a03      	ldr	r2, [pc, #12]	; (800bfc0 <stdio_exit_handler+0x10>)
 800bfb4:	4903      	ldr	r1, [pc, #12]	; (800bfc4 <stdio_exit_handler+0x14>)
 800bfb6:	4804      	ldr	r0, [pc, #16]	; (800bfc8 <stdio_exit_handler+0x18>)
 800bfb8:	f000 f86c 	bl	800c094 <_fwalk_sglue>
 800bfbc:	bd10      	pop	{r4, pc}
 800bfbe:	46c0      	nop			; (mov r8, r8)
 800bfc0:	20000438 	.word	0x20000438
 800bfc4:	0800ff9d 	.word	0x0800ff9d
 800bfc8:	200005b0 	.word	0x200005b0

0800bfcc <cleanup_stdio>:
 800bfcc:	6841      	ldr	r1, [r0, #4]
 800bfce:	4b0b      	ldr	r3, [pc, #44]	; (800bffc <cleanup_stdio+0x30>)
 800bfd0:	b510      	push	{r4, lr}
 800bfd2:	0004      	movs	r4, r0
 800bfd4:	4299      	cmp	r1, r3
 800bfd6:	d001      	beq.n	800bfdc <cleanup_stdio+0x10>
 800bfd8:	f003 ffe0 	bl	800ff9c <_fclose_r>
 800bfdc:	68a1      	ldr	r1, [r4, #8]
 800bfde:	4b08      	ldr	r3, [pc, #32]	; (800c000 <cleanup_stdio+0x34>)
 800bfe0:	4299      	cmp	r1, r3
 800bfe2:	d002      	beq.n	800bfea <cleanup_stdio+0x1e>
 800bfe4:	0020      	movs	r0, r4
 800bfe6:	f003 ffd9 	bl	800ff9c <_fclose_r>
 800bfea:	68e1      	ldr	r1, [r4, #12]
 800bfec:	4b05      	ldr	r3, [pc, #20]	; (800c004 <cleanup_stdio+0x38>)
 800bfee:	4299      	cmp	r1, r3
 800bff0:	d002      	beq.n	800bff8 <cleanup_stdio+0x2c>
 800bff2:	0020      	movs	r0, r4
 800bff4:	f003 ffd2 	bl	800ff9c <_fclose_r>
 800bff8:	bd10      	pop	{r4, pc}
 800bffa:	46c0      	nop			; (mov r8, r8)
 800bffc:	20000c6c 	.word	0x20000c6c
 800c000:	20000cd4 	.word	0x20000cd4
 800c004:	20000d3c 	.word	0x20000d3c

0800c008 <global_stdio_init.part.0>:
 800c008:	b510      	push	{r4, lr}
 800c00a:	4b09      	ldr	r3, [pc, #36]	; (800c030 <global_stdio_init.part.0+0x28>)
 800c00c:	4a09      	ldr	r2, [pc, #36]	; (800c034 <global_stdio_init.part.0+0x2c>)
 800c00e:	2104      	movs	r1, #4
 800c010:	601a      	str	r2, [r3, #0]
 800c012:	4809      	ldr	r0, [pc, #36]	; (800c038 <global_stdio_init.part.0+0x30>)
 800c014:	2200      	movs	r2, #0
 800c016:	f7ff ff95 	bl	800bf44 <std>
 800c01a:	2201      	movs	r2, #1
 800c01c:	2109      	movs	r1, #9
 800c01e:	4807      	ldr	r0, [pc, #28]	; (800c03c <global_stdio_init.part.0+0x34>)
 800c020:	f7ff ff90 	bl	800bf44 <std>
 800c024:	2202      	movs	r2, #2
 800c026:	2112      	movs	r1, #18
 800c028:	4805      	ldr	r0, [pc, #20]	; (800c040 <global_stdio_init.part.0+0x38>)
 800c02a:	f7ff ff8b 	bl	800bf44 <std>
 800c02e:	bd10      	pop	{r4, pc}
 800c030:	20000da4 	.word	0x20000da4
 800c034:	0800bfb1 	.word	0x0800bfb1
 800c038:	20000c6c 	.word	0x20000c6c
 800c03c:	20000cd4 	.word	0x20000cd4
 800c040:	20000d3c 	.word	0x20000d3c

0800c044 <__sfp_lock_acquire>:
 800c044:	b510      	push	{r4, lr}
 800c046:	4802      	ldr	r0, [pc, #8]	; (800c050 <__sfp_lock_acquire+0xc>)
 800c048:	f000 fa2a 	bl	800c4a0 <__retarget_lock_acquire_recursive>
 800c04c:	bd10      	pop	{r4, pc}
 800c04e:	46c0      	nop			; (mov r8, r8)
 800c050:	20000dae 	.word	0x20000dae

0800c054 <__sfp_lock_release>:
 800c054:	b510      	push	{r4, lr}
 800c056:	4802      	ldr	r0, [pc, #8]	; (800c060 <__sfp_lock_release+0xc>)
 800c058:	f000 fa23 	bl	800c4a2 <__retarget_lock_release_recursive>
 800c05c:	bd10      	pop	{r4, pc}
 800c05e:	46c0      	nop			; (mov r8, r8)
 800c060:	20000dae 	.word	0x20000dae

0800c064 <__sinit>:
 800c064:	b510      	push	{r4, lr}
 800c066:	0004      	movs	r4, r0
 800c068:	f7ff ffec 	bl	800c044 <__sfp_lock_acquire>
 800c06c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c06e:	2b00      	cmp	r3, #0
 800c070:	d002      	beq.n	800c078 <__sinit+0x14>
 800c072:	f7ff ffef 	bl	800c054 <__sfp_lock_release>
 800c076:	bd10      	pop	{r4, pc}
 800c078:	4b04      	ldr	r3, [pc, #16]	; (800c08c <__sinit+0x28>)
 800c07a:	6363      	str	r3, [r4, #52]	; 0x34
 800c07c:	4b04      	ldr	r3, [pc, #16]	; (800c090 <__sinit+0x2c>)
 800c07e:	681b      	ldr	r3, [r3, #0]
 800c080:	2b00      	cmp	r3, #0
 800c082:	d1f6      	bne.n	800c072 <__sinit+0xe>
 800c084:	f7ff ffc0 	bl	800c008 <global_stdio_init.part.0>
 800c088:	e7f3      	b.n	800c072 <__sinit+0xe>
 800c08a:	46c0      	nop			; (mov r8, r8)
 800c08c:	0800bfcd 	.word	0x0800bfcd
 800c090:	20000da4 	.word	0x20000da4

0800c094 <_fwalk_sglue>:
 800c094:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c096:	0014      	movs	r4, r2
 800c098:	2600      	movs	r6, #0
 800c09a:	9000      	str	r0, [sp, #0]
 800c09c:	9101      	str	r1, [sp, #4]
 800c09e:	68a5      	ldr	r5, [r4, #8]
 800c0a0:	6867      	ldr	r7, [r4, #4]
 800c0a2:	3f01      	subs	r7, #1
 800c0a4:	d504      	bpl.n	800c0b0 <_fwalk_sglue+0x1c>
 800c0a6:	6824      	ldr	r4, [r4, #0]
 800c0a8:	2c00      	cmp	r4, #0
 800c0aa:	d1f8      	bne.n	800c09e <_fwalk_sglue+0xa>
 800c0ac:	0030      	movs	r0, r6
 800c0ae:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c0b0:	89ab      	ldrh	r3, [r5, #12]
 800c0b2:	2b01      	cmp	r3, #1
 800c0b4:	d908      	bls.n	800c0c8 <_fwalk_sglue+0x34>
 800c0b6:	220e      	movs	r2, #14
 800c0b8:	5eab      	ldrsh	r3, [r5, r2]
 800c0ba:	3301      	adds	r3, #1
 800c0bc:	d004      	beq.n	800c0c8 <_fwalk_sglue+0x34>
 800c0be:	0029      	movs	r1, r5
 800c0c0:	9800      	ldr	r0, [sp, #0]
 800c0c2:	9b01      	ldr	r3, [sp, #4]
 800c0c4:	4798      	blx	r3
 800c0c6:	4306      	orrs	r6, r0
 800c0c8:	3568      	adds	r5, #104	; 0x68
 800c0ca:	e7ea      	b.n	800c0a2 <_fwalk_sglue+0xe>

0800c0cc <snprintf>:
 800c0cc:	b40c      	push	{r2, r3}
 800c0ce:	b530      	push	{r4, r5, lr}
 800c0d0:	4b17      	ldr	r3, [pc, #92]	; (800c130 <snprintf+0x64>)
 800c0d2:	000c      	movs	r4, r1
 800c0d4:	681d      	ldr	r5, [r3, #0]
 800c0d6:	b09d      	sub	sp, #116	; 0x74
 800c0d8:	2900      	cmp	r1, #0
 800c0da:	da08      	bge.n	800c0ee <snprintf+0x22>
 800c0dc:	238b      	movs	r3, #139	; 0x8b
 800c0de:	2001      	movs	r0, #1
 800c0e0:	602b      	str	r3, [r5, #0]
 800c0e2:	4240      	negs	r0, r0
 800c0e4:	b01d      	add	sp, #116	; 0x74
 800c0e6:	bc30      	pop	{r4, r5}
 800c0e8:	bc08      	pop	{r3}
 800c0ea:	b002      	add	sp, #8
 800c0ec:	4718      	bx	r3
 800c0ee:	2382      	movs	r3, #130	; 0x82
 800c0f0:	466a      	mov	r2, sp
 800c0f2:	009b      	lsls	r3, r3, #2
 800c0f4:	8293      	strh	r3, [r2, #20]
 800c0f6:	2300      	movs	r3, #0
 800c0f8:	9002      	str	r0, [sp, #8]
 800c0fa:	9006      	str	r0, [sp, #24]
 800c0fc:	4299      	cmp	r1, r3
 800c0fe:	d000      	beq.n	800c102 <snprintf+0x36>
 800c100:	1e4b      	subs	r3, r1, #1
 800c102:	9304      	str	r3, [sp, #16]
 800c104:	9307      	str	r3, [sp, #28]
 800c106:	2301      	movs	r3, #1
 800c108:	466a      	mov	r2, sp
 800c10a:	425b      	negs	r3, r3
 800c10c:	82d3      	strh	r3, [r2, #22]
 800c10e:	0028      	movs	r0, r5
 800c110:	ab21      	add	r3, sp, #132	; 0x84
 800c112:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800c114:	a902      	add	r1, sp, #8
 800c116:	9301      	str	r3, [sp, #4]
 800c118:	f001 fae2 	bl	800d6e0 <_svfprintf_r>
 800c11c:	1c43      	adds	r3, r0, #1
 800c11e:	da01      	bge.n	800c124 <snprintf+0x58>
 800c120:	238b      	movs	r3, #139	; 0x8b
 800c122:	602b      	str	r3, [r5, #0]
 800c124:	2c00      	cmp	r4, #0
 800c126:	d0dd      	beq.n	800c0e4 <snprintf+0x18>
 800c128:	2200      	movs	r2, #0
 800c12a:	9b02      	ldr	r3, [sp, #8]
 800c12c:	701a      	strb	r2, [r3, #0]
 800c12e:	e7d9      	b.n	800c0e4 <snprintf+0x18>
 800c130:	200006d0 	.word	0x200006d0

0800c134 <sprintf>:
 800c134:	b40e      	push	{r1, r2, r3}
 800c136:	b500      	push	{lr}
 800c138:	490b      	ldr	r1, [pc, #44]	; (800c168 <sprintf+0x34>)
 800c13a:	b09c      	sub	sp, #112	; 0x70
 800c13c:	ab1d      	add	r3, sp, #116	; 0x74
 800c13e:	9002      	str	r0, [sp, #8]
 800c140:	9006      	str	r0, [sp, #24]
 800c142:	9107      	str	r1, [sp, #28]
 800c144:	9104      	str	r1, [sp, #16]
 800c146:	4809      	ldr	r0, [pc, #36]	; (800c16c <sprintf+0x38>)
 800c148:	4909      	ldr	r1, [pc, #36]	; (800c170 <sprintf+0x3c>)
 800c14a:	cb04      	ldmia	r3!, {r2}
 800c14c:	9105      	str	r1, [sp, #20]
 800c14e:	6800      	ldr	r0, [r0, #0]
 800c150:	a902      	add	r1, sp, #8
 800c152:	9301      	str	r3, [sp, #4]
 800c154:	f001 fac4 	bl	800d6e0 <_svfprintf_r>
 800c158:	2200      	movs	r2, #0
 800c15a:	9b02      	ldr	r3, [sp, #8]
 800c15c:	701a      	strb	r2, [r3, #0]
 800c15e:	b01c      	add	sp, #112	; 0x70
 800c160:	bc08      	pop	{r3}
 800c162:	b003      	add	sp, #12
 800c164:	4718      	bx	r3
 800c166:	46c0      	nop			; (mov r8, r8)
 800c168:	7fffffff 	.word	0x7fffffff
 800c16c:	200006d0 	.word	0x200006d0
 800c170:	ffff0208 	.word	0xffff0208

0800c174 <sscanf>:
 800c174:	b40e      	push	{r1, r2, r3}
 800c176:	b530      	push	{r4, r5, lr}
 800c178:	2381      	movs	r3, #129	; 0x81
 800c17a:	b09c      	sub	sp, #112	; 0x70
 800c17c:	466a      	mov	r2, sp
 800c17e:	ac1f      	add	r4, sp, #124	; 0x7c
 800c180:	009b      	lsls	r3, r3, #2
 800c182:	cc20      	ldmia	r4!, {r5}
 800c184:	8293      	strh	r3, [r2, #20]
 800c186:	9002      	str	r0, [sp, #8]
 800c188:	9006      	str	r0, [sp, #24]
 800c18a:	f7f3 ffbb 	bl	8000104 <strlen>
 800c18e:	4b0b      	ldr	r3, [pc, #44]	; (800c1bc <sscanf+0x48>)
 800c190:	466a      	mov	r2, sp
 800c192:	930a      	str	r3, [sp, #40]	; 0x28
 800c194:	2300      	movs	r3, #0
 800c196:	9003      	str	r0, [sp, #12]
 800c198:	9007      	str	r0, [sp, #28]
 800c19a:	4809      	ldr	r0, [pc, #36]	; (800c1c0 <sscanf+0x4c>)
 800c19c:	930e      	str	r3, [sp, #56]	; 0x38
 800c19e:	9313      	str	r3, [sp, #76]	; 0x4c
 800c1a0:	3b01      	subs	r3, #1
 800c1a2:	82d3      	strh	r3, [r2, #22]
 800c1a4:	a902      	add	r1, sp, #8
 800c1a6:	0023      	movs	r3, r4
 800c1a8:	002a      	movs	r2, r5
 800c1aa:	6800      	ldr	r0, [r0, #0]
 800c1ac:	9401      	str	r4, [sp, #4]
 800c1ae:	f002 fcd9 	bl	800eb64 <__ssvfscanf_r>
 800c1b2:	b01c      	add	sp, #112	; 0x70
 800c1b4:	bc30      	pop	{r4, r5}
 800c1b6:	bc08      	pop	{r3}
 800c1b8:	b003      	add	sp, #12
 800c1ba:	4718      	bx	r3
 800c1bc:	0800c1ed 	.word	0x0800c1ed
 800c1c0:	200006d0 	.word	0x200006d0

0800c1c4 <__sread>:
 800c1c4:	b570      	push	{r4, r5, r6, lr}
 800c1c6:	000c      	movs	r4, r1
 800c1c8:	250e      	movs	r5, #14
 800c1ca:	5f49      	ldrsh	r1, [r1, r5]
 800c1cc:	f000 f902 	bl	800c3d4 <_read_r>
 800c1d0:	2800      	cmp	r0, #0
 800c1d2:	db03      	blt.n	800c1dc <__sread+0x18>
 800c1d4:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800c1d6:	181b      	adds	r3, r3, r0
 800c1d8:	6523      	str	r3, [r4, #80]	; 0x50
 800c1da:	bd70      	pop	{r4, r5, r6, pc}
 800c1dc:	89a3      	ldrh	r3, [r4, #12]
 800c1de:	4a02      	ldr	r2, [pc, #8]	; (800c1e8 <__sread+0x24>)
 800c1e0:	4013      	ands	r3, r2
 800c1e2:	81a3      	strh	r3, [r4, #12]
 800c1e4:	e7f9      	b.n	800c1da <__sread+0x16>
 800c1e6:	46c0      	nop			; (mov r8, r8)
 800c1e8:	ffffefff 	.word	0xffffefff

0800c1ec <__seofread>:
 800c1ec:	2000      	movs	r0, #0
 800c1ee:	4770      	bx	lr

0800c1f0 <__swrite>:
 800c1f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c1f2:	001f      	movs	r7, r3
 800c1f4:	898b      	ldrh	r3, [r1, #12]
 800c1f6:	0005      	movs	r5, r0
 800c1f8:	000c      	movs	r4, r1
 800c1fa:	0016      	movs	r6, r2
 800c1fc:	05db      	lsls	r3, r3, #23
 800c1fe:	d505      	bpl.n	800c20c <__swrite+0x1c>
 800c200:	230e      	movs	r3, #14
 800c202:	5ec9      	ldrsh	r1, [r1, r3]
 800c204:	2200      	movs	r2, #0
 800c206:	2302      	movs	r3, #2
 800c208:	f000 f8d0 	bl	800c3ac <_lseek_r>
 800c20c:	89a3      	ldrh	r3, [r4, #12]
 800c20e:	4a05      	ldr	r2, [pc, #20]	; (800c224 <__swrite+0x34>)
 800c210:	0028      	movs	r0, r5
 800c212:	4013      	ands	r3, r2
 800c214:	81a3      	strh	r3, [r4, #12]
 800c216:	0032      	movs	r2, r6
 800c218:	230e      	movs	r3, #14
 800c21a:	5ee1      	ldrsh	r1, [r4, r3]
 800c21c:	003b      	movs	r3, r7
 800c21e:	f000 f8ff 	bl	800c420 <_write_r>
 800c222:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c224:	ffffefff 	.word	0xffffefff

0800c228 <__sseek>:
 800c228:	b570      	push	{r4, r5, r6, lr}
 800c22a:	000c      	movs	r4, r1
 800c22c:	250e      	movs	r5, #14
 800c22e:	5f49      	ldrsh	r1, [r1, r5]
 800c230:	f000 f8bc 	bl	800c3ac <_lseek_r>
 800c234:	89a3      	ldrh	r3, [r4, #12]
 800c236:	1c42      	adds	r2, r0, #1
 800c238:	d103      	bne.n	800c242 <__sseek+0x1a>
 800c23a:	4a05      	ldr	r2, [pc, #20]	; (800c250 <__sseek+0x28>)
 800c23c:	4013      	ands	r3, r2
 800c23e:	81a3      	strh	r3, [r4, #12]
 800c240:	bd70      	pop	{r4, r5, r6, pc}
 800c242:	2280      	movs	r2, #128	; 0x80
 800c244:	0152      	lsls	r2, r2, #5
 800c246:	4313      	orrs	r3, r2
 800c248:	81a3      	strh	r3, [r4, #12]
 800c24a:	6520      	str	r0, [r4, #80]	; 0x50
 800c24c:	e7f8      	b.n	800c240 <__sseek+0x18>
 800c24e:	46c0      	nop			; (mov r8, r8)
 800c250:	ffffefff 	.word	0xffffefff

0800c254 <__sclose>:
 800c254:	b510      	push	{r4, lr}
 800c256:	230e      	movs	r3, #14
 800c258:	5ec9      	ldrsh	r1, [r1, r3]
 800c25a:	f000 f895 	bl	800c388 <_close_r>
 800c25e:	bd10      	pop	{r4, pc}

0800c260 <memset>:
 800c260:	0003      	movs	r3, r0
 800c262:	1882      	adds	r2, r0, r2
 800c264:	4293      	cmp	r3, r2
 800c266:	d100      	bne.n	800c26a <memset+0xa>
 800c268:	4770      	bx	lr
 800c26a:	7019      	strb	r1, [r3, #0]
 800c26c:	3301      	adds	r3, #1
 800c26e:	e7f9      	b.n	800c264 <memset+0x4>

0800c270 <strchr>:
 800c270:	b2c9      	uxtb	r1, r1
 800c272:	7803      	ldrb	r3, [r0, #0]
 800c274:	2b00      	cmp	r3, #0
 800c276:	d004      	beq.n	800c282 <strchr+0x12>
 800c278:	428b      	cmp	r3, r1
 800c27a:	d100      	bne.n	800c27e <strchr+0xe>
 800c27c:	4770      	bx	lr
 800c27e:	3001      	adds	r0, #1
 800c280:	e7f7      	b.n	800c272 <strchr+0x2>
 800c282:	424b      	negs	r3, r1
 800c284:	4159      	adcs	r1, r3
 800c286:	4249      	negs	r1, r1
 800c288:	4008      	ands	r0, r1
 800c28a:	e7f7      	b.n	800c27c <strchr+0xc>

0800c28c <strncmp>:
 800c28c:	b530      	push	{r4, r5, lr}
 800c28e:	0005      	movs	r5, r0
 800c290:	1e10      	subs	r0, r2, #0
 800c292:	d00b      	beq.n	800c2ac <strncmp+0x20>
 800c294:	2400      	movs	r4, #0
 800c296:	3a01      	subs	r2, #1
 800c298:	5d2b      	ldrb	r3, [r5, r4]
 800c29a:	5d08      	ldrb	r0, [r1, r4]
 800c29c:	4283      	cmp	r3, r0
 800c29e:	d104      	bne.n	800c2aa <strncmp+0x1e>
 800c2a0:	42a2      	cmp	r2, r4
 800c2a2:	d002      	beq.n	800c2aa <strncmp+0x1e>
 800c2a4:	3401      	adds	r4, #1
 800c2a6:	2b00      	cmp	r3, #0
 800c2a8:	d1f6      	bne.n	800c298 <strncmp+0xc>
 800c2aa:	1a18      	subs	r0, r3, r0
 800c2ac:	bd30      	pop	{r4, r5, pc}

0800c2ae <strncpy>:
 800c2ae:	0003      	movs	r3, r0
 800c2b0:	b530      	push	{r4, r5, lr}
 800c2b2:	001d      	movs	r5, r3
 800c2b4:	2a00      	cmp	r2, #0
 800c2b6:	d006      	beq.n	800c2c6 <strncpy+0x18>
 800c2b8:	780c      	ldrb	r4, [r1, #0]
 800c2ba:	3a01      	subs	r2, #1
 800c2bc:	3301      	adds	r3, #1
 800c2be:	702c      	strb	r4, [r5, #0]
 800c2c0:	3101      	adds	r1, #1
 800c2c2:	2c00      	cmp	r4, #0
 800c2c4:	d1f5      	bne.n	800c2b2 <strncpy+0x4>
 800c2c6:	2100      	movs	r1, #0
 800c2c8:	189a      	adds	r2, r3, r2
 800c2ca:	4293      	cmp	r3, r2
 800c2cc:	d100      	bne.n	800c2d0 <strncpy+0x22>
 800c2ce:	bd30      	pop	{r4, r5, pc}
 800c2d0:	7019      	strb	r1, [r3, #0]
 800c2d2:	3301      	adds	r3, #1
 800c2d4:	e7f9      	b.n	800c2ca <strncpy+0x1c>
	...

0800c2d8 <strtok>:
 800c2d8:	4b03      	ldr	r3, [pc, #12]	; (800c2e8 <strtok+0x10>)
 800c2da:	b510      	push	{r4, lr}
 800c2dc:	681a      	ldr	r2, [r3, #0]
 800c2de:	2301      	movs	r3, #1
 800c2e0:	3250      	adds	r2, #80	; 0x50
 800c2e2:	f000 f803 	bl	800c2ec <__strtok_r>
 800c2e6:	bd10      	pop	{r4, pc}
 800c2e8:	200006d0 	.word	0x200006d0

0800c2ec <__strtok_r>:
 800c2ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c2ee:	2800      	cmp	r0, #0
 800c2f0:	d102      	bne.n	800c2f8 <__strtok_r+0xc>
 800c2f2:	6810      	ldr	r0, [r2, #0]
 800c2f4:	2800      	cmp	r0, #0
 800c2f6:	d013      	beq.n	800c320 <__strtok_r+0x34>
 800c2f8:	0004      	movs	r4, r0
 800c2fa:	0020      	movs	r0, r4
 800c2fc:	000e      	movs	r6, r1
 800c2fe:	7805      	ldrb	r5, [r0, #0]
 800c300:	3401      	adds	r4, #1
 800c302:	7837      	ldrb	r7, [r6, #0]
 800c304:	2f00      	cmp	r7, #0
 800c306:	d104      	bne.n	800c312 <__strtok_r+0x26>
 800c308:	2d00      	cmp	r5, #0
 800c30a:	d10f      	bne.n	800c32c <__strtok_r+0x40>
 800c30c:	0028      	movs	r0, r5
 800c30e:	6015      	str	r5, [r2, #0]
 800c310:	e006      	b.n	800c320 <__strtok_r+0x34>
 800c312:	3601      	adds	r6, #1
 800c314:	42bd      	cmp	r5, r7
 800c316:	d1f4      	bne.n	800c302 <__strtok_r+0x16>
 800c318:	2b00      	cmp	r3, #0
 800c31a:	d1ee      	bne.n	800c2fa <__strtok_r+0xe>
 800c31c:	6014      	str	r4, [r2, #0]
 800c31e:	7003      	strb	r3, [r0, #0]
 800c320:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c322:	002f      	movs	r7, r5
 800c324:	e00f      	b.n	800c346 <__strtok_r+0x5a>
 800c326:	3301      	adds	r3, #1
 800c328:	2e00      	cmp	r6, #0
 800c32a:	d104      	bne.n	800c336 <__strtok_r+0x4a>
 800c32c:	0023      	movs	r3, r4
 800c32e:	3401      	adds	r4, #1
 800c330:	781d      	ldrb	r5, [r3, #0]
 800c332:	0027      	movs	r7, r4
 800c334:	000b      	movs	r3, r1
 800c336:	781e      	ldrb	r6, [r3, #0]
 800c338:	42b5      	cmp	r5, r6
 800c33a:	d1f4      	bne.n	800c326 <__strtok_r+0x3a>
 800c33c:	2d00      	cmp	r5, #0
 800c33e:	d0f0      	beq.n	800c322 <__strtok_r+0x36>
 800c340:	2300      	movs	r3, #0
 800c342:	3c01      	subs	r4, #1
 800c344:	7023      	strb	r3, [r4, #0]
 800c346:	6017      	str	r7, [r2, #0]
 800c348:	e7ea      	b.n	800c320 <__strtok_r+0x34>

0800c34a <strstr>:
 800c34a:	780a      	ldrb	r2, [r1, #0]
 800c34c:	b530      	push	{r4, r5, lr}
 800c34e:	2a00      	cmp	r2, #0
 800c350:	d10c      	bne.n	800c36c <strstr+0x22>
 800c352:	bd30      	pop	{r4, r5, pc}
 800c354:	429a      	cmp	r2, r3
 800c356:	d108      	bne.n	800c36a <strstr+0x20>
 800c358:	2301      	movs	r3, #1
 800c35a:	5ccc      	ldrb	r4, [r1, r3]
 800c35c:	2c00      	cmp	r4, #0
 800c35e:	d0f8      	beq.n	800c352 <strstr+0x8>
 800c360:	5cc5      	ldrb	r5, [r0, r3]
 800c362:	42a5      	cmp	r5, r4
 800c364:	d101      	bne.n	800c36a <strstr+0x20>
 800c366:	3301      	adds	r3, #1
 800c368:	e7f7      	b.n	800c35a <strstr+0x10>
 800c36a:	3001      	adds	r0, #1
 800c36c:	7803      	ldrb	r3, [r0, #0]
 800c36e:	2b00      	cmp	r3, #0
 800c370:	d1f0      	bne.n	800c354 <strstr+0xa>
 800c372:	0018      	movs	r0, r3
 800c374:	e7ed      	b.n	800c352 <strstr+0x8>
	...

0800c378 <__locale_mb_cur_max>:
 800c378:	2294      	movs	r2, #148	; 0x94
 800c37a:	4b02      	ldr	r3, [pc, #8]	; (800c384 <__locale_mb_cur_max+0xc>)
 800c37c:	0052      	lsls	r2, r2, #1
 800c37e:	5c98      	ldrb	r0, [r3, r2]
 800c380:	4770      	bx	lr
 800c382:	46c0      	nop			; (mov r8, r8)
 800c384:	20000444 	.word	0x20000444

0800c388 <_close_r>:
 800c388:	2300      	movs	r3, #0
 800c38a:	b570      	push	{r4, r5, r6, lr}
 800c38c:	4d06      	ldr	r5, [pc, #24]	; (800c3a8 <_close_r+0x20>)
 800c38e:	0004      	movs	r4, r0
 800c390:	0008      	movs	r0, r1
 800c392:	602b      	str	r3, [r5, #0]
 800c394:	f7f7 fe6d 	bl	8004072 <_close>
 800c398:	1c43      	adds	r3, r0, #1
 800c39a:	d103      	bne.n	800c3a4 <_close_r+0x1c>
 800c39c:	682b      	ldr	r3, [r5, #0]
 800c39e:	2b00      	cmp	r3, #0
 800c3a0:	d000      	beq.n	800c3a4 <_close_r+0x1c>
 800c3a2:	6023      	str	r3, [r4, #0]
 800c3a4:	bd70      	pop	{r4, r5, r6, pc}
 800c3a6:	46c0      	nop			; (mov r8, r8)
 800c3a8:	20000da8 	.word	0x20000da8

0800c3ac <_lseek_r>:
 800c3ac:	b570      	push	{r4, r5, r6, lr}
 800c3ae:	0004      	movs	r4, r0
 800c3b0:	0008      	movs	r0, r1
 800c3b2:	0011      	movs	r1, r2
 800c3b4:	001a      	movs	r2, r3
 800c3b6:	2300      	movs	r3, #0
 800c3b8:	4d05      	ldr	r5, [pc, #20]	; (800c3d0 <_lseek_r+0x24>)
 800c3ba:	602b      	str	r3, [r5, #0]
 800c3bc:	f7f7 fe7a 	bl	80040b4 <_lseek>
 800c3c0:	1c43      	adds	r3, r0, #1
 800c3c2:	d103      	bne.n	800c3cc <_lseek_r+0x20>
 800c3c4:	682b      	ldr	r3, [r5, #0]
 800c3c6:	2b00      	cmp	r3, #0
 800c3c8:	d000      	beq.n	800c3cc <_lseek_r+0x20>
 800c3ca:	6023      	str	r3, [r4, #0]
 800c3cc:	bd70      	pop	{r4, r5, r6, pc}
 800c3ce:	46c0      	nop			; (mov r8, r8)
 800c3d0:	20000da8 	.word	0x20000da8

0800c3d4 <_read_r>:
 800c3d4:	b570      	push	{r4, r5, r6, lr}
 800c3d6:	0004      	movs	r4, r0
 800c3d8:	0008      	movs	r0, r1
 800c3da:	0011      	movs	r1, r2
 800c3dc:	001a      	movs	r2, r3
 800c3de:	2300      	movs	r3, #0
 800c3e0:	4d05      	ldr	r5, [pc, #20]	; (800c3f8 <_read_r+0x24>)
 800c3e2:	602b      	str	r3, [r5, #0]
 800c3e4:	f7f7 fe0c 	bl	8004000 <_read>
 800c3e8:	1c43      	adds	r3, r0, #1
 800c3ea:	d103      	bne.n	800c3f4 <_read_r+0x20>
 800c3ec:	682b      	ldr	r3, [r5, #0]
 800c3ee:	2b00      	cmp	r3, #0
 800c3f0:	d000      	beq.n	800c3f4 <_read_r+0x20>
 800c3f2:	6023      	str	r3, [r4, #0]
 800c3f4:	bd70      	pop	{r4, r5, r6, pc}
 800c3f6:	46c0      	nop			; (mov r8, r8)
 800c3f8:	20000da8 	.word	0x20000da8

0800c3fc <_sbrk_r>:
 800c3fc:	2300      	movs	r3, #0
 800c3fe:	b570      	push	{r4, r5, r6, lr}
 800c400:	4d06      	ldr	r5, [pc, #24]	; (800c41c <_sbrk_r+0x20>)
 800c402:	0004      	movs	r4, r0
 800c404:	0008      	movs	r0, r1
 800c406:	602b      	str	r3, [r5, #0]
 800c408:	f7f7 fe60 	bl	80040cc <_sbrk>
 800c40c:	1c43      	adds	r3, r0, #1
 800c40e:	d103      	bne.n	800c418 <_sbrk_r+0x1c>
 800c410:	682b      	ldr	r3, [r5, #0]
 800c412:	2b00      	cmp	r3, #0
 800c414:	d000      	beq.n	800c418 <_sbrk_r+0x1c>
 800c416:	6023      	str	r3, [r4, #0]
 800c418:	bd70      	pop	{r4, r5, r6, pc}
 800c41a:	46c0      	nop			; (mov r8, r8)
 800c41c:	20000da8 	.word	0x20000da8

0800c420 <_write_r>:
 800c420:	b570      	push	{r4, r5, r6, lr}
 800c422:	0004      	movs	r4, r0
 800c424:	0008      	movs	r0, r1
 800c426:	0011      	movs	r1, r2
 800c428:	001a      	movs	r2, r3
 800c42a:	2300      	movs	r3, #0
 800c42c:	4d05      	ldr	r5, [pc, #20]	; (800c444 <_write_r+0x24>)
 800c42e:	602b      	str	r3, [r5, #0]
 800c430:	f7f7 fe03 	bl	800403a <_write>
 800c434:	1c43      	adds	r3, r0, #1
 800c436:	d103      	bne.n	800c440 <_write_r+0x20>
 800c438:	682b      	ldr	r3, [r5, #0]
 800c43a:	2b00      	cmp	r3, #0
 800c43c:	d000      	beq.n	800c440 <_write_r+0x20>
 800c43e:	6023      	str	r3, [r4, #0]
 800c440:	bd70      	pop	{r4, r5, r6, pc}
 800c442:	46c0      	nop			; (mov r8, r8)
 800c444:	20000da8 	.word	0x20000da8

0800c448 <__errno>:
 800c448:	4b01      	ldr	r3, [pc, #4]	; (800c450 <__errno+0x8>)
 800c44a:	6818      	ldr	r0, [r3, #0]
 800c44c:	4770      	bx	lr
 800c44e:	46c0      	nop			; (mov r8, r8)
 800c450:	200006d0 	.word	0x200006d0

0800c454 <__libc_init_array>:
 800c454:	b570      	push	{r4, r5, r6, lr}
 800c456:	2600      	movs	r6, #0
 800c458:	4c0c      	ldr	r4, [pc, #48]	; (800c48c <__libc_init_array+0x38>)
 800c45a:	4d0d      	ldr	r5, [pc, #52]	; (800c490 <__libc_init_array+0x3c>)
 800c45c:	1b64      	subs	r4, r4, r5
 800c45e:	10a4      	asrs	r4, r4, #2
 800c460:	42a6      	cmp	r6, r4
 800c462:	d109      	bne.n	800c478 <__libc_init_array+0x24>
 800c464:	2600      	movs	r6, #0
 800c466:	f006 fc3f 	bl	8012ce8 <_init>
 800c46a:	4c0a      	ldr	r4, [pc, #40]	; (800c494 <__libc_init_array+0x40>)
 800c46c:	4d0a      	ldr	r5, [pc, #40]	; (800c498 <__libc_init_array+0x44>)
 800c46e:	1b64      	subs	r4, r4, r5
 800c470:	10a4      	asrs	r4, r4, #2
 800c472:	42a6      	cmp	r6, r4
 800c474:	d105      	bne.n	800c482 <__libc_init_array+0x2e>
 800c476:	bd70      	pop	{r4, r5, r6, pc}
 800c478:	00b3      	lsls	r3, r6, #2
 800c47a:	58eb      	ldr	r3, [r5, r3]
 800c47c:	4798      	blx	r3
 800c47e:	3601      	adds	r6, #1
 800c480:	e7ee      	b.n	800c460 <__libc_init_array+0xc>
 800c482:	00b3      	lsls	r3, r6, #2
 800c484:	58eb      	ldr	r3, [r5, r3]
 800c486:	4798      	blx	r3
 800c488:	3601      	adds	r6, #1
 800c48a:	e7f2      	b.n	800c472 <__libc_init_array+0x1e>
 800c48c:	08014dbc 	.word	0x08014dbc
 800c490:	08014dbc 	.word	0x08014dbc
 800c494:	08014dc4 	.word	0x08014dc4
 800c498:	08014dbc 	.word	0x08014dbc

0800c49c <__retarget_lock_init_recursive>:
 800c49c:	4770      	bx	lr

0800c49e <__retarget_lock_close_recursive>:
 800c49e:	4770      	bx	lr

0800c4a0 <__retarget_lock_acquire_recursive>:
 800c4a0:	4770      	bx	lr

0800c4a2 <__retarget_lock_release_recursive>:
 800c4a2:	4770      	bx	lr

0800c4a4 <sysconf>:
 800c4a4:	2380      	movs	r3, #128	; 0x80
 800c4a6:	b510      	push	{r4, lr}
 800c4a8:	2808      	cmp	r0, #8
 800c4aa:	d004      	beq.n	800c4b6 <sysconf+0x12>
 800c4ac:	f7ff ffcc 	bl	800c448 <__errno>
 800c4b0:	2316      	movs	r3, #22
 800c4b2:	6003      	str	r3, [r0, #0]
 800c4b4:	3b17      	subs	r3, #23
 800c4b6:	0018      	movs	r0, r3
 800c4b8:	bd10      	pop	{r4, pc}

0800c4ba <memcpy>:
 800c4ba:	2300      	movs	r3, #0
 800c4bc:	b510      	push	{r4, lr}
 800c4be:	429a      	cmp	r2, r3
 800c4c0:	d100      	bne.n	800c4c4 <memcpy+0xa>
 800c4c2:	bd10      	pop	{r4, pc}
 800c4c4:	5ccc      	ldrb	r4, [r1, r3]
 800c4c6:	54c4      	strb	r4, [r0, r3]
 800c4c8:	3301      	adds	r3, #1
 800c4ca:	e7f8      	b.n	800c4be <memcpy+0x4>

0800c4cc <nan>:
 800c4cc:	2000      	movs	r0, #0
 800c4ce:	4901      	ldr	r1, [pc, #4]	; (800c4d4 <nan+0x8>)
 800c4d0:	4770      	bx	lr
 800c4d2:	46c0      	nop			; (mov r8, r8)
 800c4d4:	7ff80000 	.word	0x7ff80000

0800c4d8 <nanf>:
 800c4d8:	4800      	ldr	r0, [pc, #0]	; (800c4dc <nanf+0x4>)
 800c4da:	4770      	bx	lr
 800c4dc:	7fc00000 	.word	0x7fc00000

0800c4e0 <register_fini>:
 800c4e0:	4b03      	ldr	r3, [pc, #12]	; (800c4f0 <register_fini+0x10>)
 800c4e2:	b510      	push	{r4, lr}
 800c4e4:	2b00      	cmp	r3, #0
 800c4e6:	d002      	beq.n	800c4ee <register_fini+0xe>
 800c4e8:	4802      	ldr	r0, [pc, #8]	; (800c4f4 <register_fini+0x14>)
 800c4ea:	f000 f805 	bl	800c4f8 <atexit>
 800c4ee:	bd10      	pop	{r4, pc}
 800c4f0:	00000000 	.word	0x00000000
 800c4f4:	08010255 	.word	0x08010255

0800c4f8 <atexit>:
 800c4f8:	2300      	movs	r3, #0
 800c4fa:	b510      	push	{r4, lr}
 800c4fc:	0001      	movs	r1, r0
 800c4fe:	001a      	movs	r2, r3
 800c500:	0018      	movs	r0, r3
 800c502:	f003 fef9 	bl	80102f8 <__register_exitproc>
 800c506:	bd10      	pop	{r4, pc}

0800c508 <_malloc_trim_r>:
 800c508:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c50a:	0004      	movs	r4, r0
 800c50c:	2008      	movs	r0, #8
 800c50e:	000d      	movs	r5, r1
 800c510:	f7ff ffc8 	bl	800c4a4 <sysconf>
 800c514:	0006      	movs	r6, r0
 800c516:	0020      	movs	r0, r4
 800c518:	f7fe fda4 	bl	800b064 <__malloc_lock>
 800c51c:	2203      	movs	r2, #3
 800c51e:	4f21      	ldr	r7, [pc, #132]	; (800c5a4 <_malloc_trim_r+0x9c>)
 800c520:	0031      	movs	r1, r6
 800c522:	68bb      	ldr	r3, [r7, #8]
 800c524:	685b      	ldr	r3, [r3, #4]
 800c526:	4393      	bics	r3, r2
 800c528:	1b58      	subs	r0, r3, r5
 800c52a:	3811      	subs	r0, #17
 800c52c:	1980      	adds	r0, r0, r6
 800c52e:	9301      	str	r3, [sp, #4]
 800c530:	f7f3 fe04 	bl	800013c <__udivsi3>
 800c534:	1e45      	subs	r5, r0, #1
 800c536:	4375      	muls	r5, r6
 800c538:	42ae      	cmp	r6, r5
 800c53a:	dd04      	ble.n	800c546 <_malloc_trim_r+0x3e>
 800c53c:	0020      	movs	r0, r4
 800c53e:	f7fe fd99 	bl	800b074 <__malloc_unlock>
 800c542:	2000      	movs	r0, #0
 800c544:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c546:	2100      	movs	r1, #0
 800c548:	0020      	movs	r0, r4
 800c54a:	f7ff ff57 	bl	800c3fc <_sbrk_r>
 800c54e:	68bb      	ldr	r3, [r7, #8]
 800c550:	9a01      	ldr	r2, [sp, #4]
 800c552:	189b      	adds	r3, r3, r2
 800c554:	4298      	cmp	r0, r3
 800c556:	d1f1      	bne.n	800c53c <_malloc_trim_r+0x34>
 800c558:	0020      	movs	r0, r4
 800c55a:	4269      	negs	r1, r5
 800c55c:	f7ff ff4e 	bl	800c3fc <_sbrk_r>
 800c560:	3001      	adds	r0, #1
 800c562:	d110      	bne.n	800c586 <_malloc_trim_r+0x7e>
 800c564:	2100      	movs	r1, #0
 800c566:	0020      	movs	r0, r4
 800c568:	f7ff ff48 	bl	800c3fc <_sbrk_r>
 800c56c:	68ba      	ldr	r2, [r7, #8]
 800c56e:	1a81      	subs	r1, r0, r2
 800c570:	290f      	cmp	r1, #15
 800c572:	dde3      	ble.n	800c53c <_malloc_trim_r+0x34>
 800c574:	4d0c      	ldr	r5, [pc, #48]	; (800c5a8 <_malloc_trim_r+0xa0>)
 800c576:	4b0d      	ldr	r3, [pc, #52]	; (800c5ac <_malloc_trim_r+0xa4>)
 800c578:	682d      	ldr	r5, [r5, #0]
 800c57a:	1b40      	subs	r0, r0, r5
 800c57c:	6018      	str	r0, [r3, #0]
 800c57e:	2301      	movs	r3, #1
 800c580:	430b      	orrs	r3, r1
 800c582:	6053      	str	r3, [r2, #4]
 800c584:	e7da      	b.n	800c53c <_malloc_trim_r+0x34>
 800c586:	2601      	movs	r6, #1
 800c588:	9b01      	ldr	r3, [sp, #4]
 800c58a:	68ba      	ldr	r2, [r7, #8]
 800c58c:	1b5b      	subs	r3, r3, r5
 800c58e:	4333      	orrs	r3, r6
 800c590:	6053      	str	r3, [r2, #4]
 800c592:	4a06      	ldr	r2, [pc, #24]	; (800c5ac <_malloc_trim_r+0xa4>)
 800c594:	0020      	movs	r0, r4
 800c596:	6813      	ldr	r3, [r2, #0]
 800c598:	1b5b      	subs	r3, r3, r5
 800c59a:	6013      	str	r3, [r2, #0]
 800c59c:	f7fe fd6a 	bl	800b074 <__malloc_unlock>
 800c5a0:	0030      	movs	r0, r6
 800c5a2:	e7cf      	b.n	800c544 <_malloc_trim_r+0x3c>
 800c5a4:	20000028 	.word	0x20000028
 800c5a8:	20000430 	.word	0x20000430
 800c5ac:	20000c38 	.word	0x20000c38

0800c5b0 <_free_r>:
 800c5b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c5b2:	1e0d      	subs	r5, r1, #0
 800c5b4:	9001      	str	r0, [sp, #4]
 800c5b6:	d02d      	beq.n	800c614 <_free_r+0x64>
 800c5b8:	f7fe fd54 	bl	800b064 <__malloc_lock>
 800c5bc:	2301      	movs	r3, #1
 800c5be:	0029      	movs	r1, r5
 800c5c0:	469c      	mov	ip, r3
 800c5c2:	3908      	subs	r1, #8
 800c5c4:	684f      	ldr	r7, [r1, #4]
 800c5c6:	4662      	mov	r2, ip
 800c5c8:	003b      	movs	r3, r7
 800c5ca:	4664      	mov	r4, ip
 800c5cc:	4393      	bics	r3, r2
 800c5ce:	18c8      	adds	r0, r1, r3
 800c5d0:	6845      	ldr	r5, [r0, #4]
 800c5d2:	3202      	adds	r2, #2
 800c5d4:	4395      	bics	r5, r2
 800c5d6:	4a4a      	ldr	r2, [pc, #296]	; (800c700 <_free_r+0x150>)
 800c5d8:	4027      	ands	r7, r4
 800c5da:	6896      	ldr	r6, [r2, #8]
 800c5dc:	4286      	cmp	r6, r0
 800c5de:	d11a      	bne.n	800c616 <_free_r+0x66>
 800c5e0:	195b      	adds	r3, r3, r5
 800c5e2:	2f00      	cmp	r7, #0
 800c5e4:	d106      	bne.n	800c5f4 <_free_r+0x44>
 800c5e6:	6808      	ldr	r0, [r1, #0]
 800c5e8:	1a09      	subs	r1, r1, r0
 800c5ea:	688d      	ldr	r5, [r1, #8]
 800c5ec:	181b      	adds	r3, r3, r0
 800c5ee:	68c8      	ldr	r0, [r1, #12]
 800c5f0:	60e8      	str	r0, [r5, #12]
 800c5f2:	6085      	str	r5, [r0, #8]
 800c5f4:	2001      	movs	r0, #1
 800c5f6:	4318      	orrs	r0, r3
 800c5f8:	6048      	str	r0, [r1, #4]
 800c5fa:	6091      	str	r1, [r2, #8]
 800c5fc:	4a41      	ldr	r2, [pc, #260]	; (800c704 <_free_r+0x154>)
 800c5fe:	6812      	ldr	r2, [r2, #0]
 800c600:	429a      	cmp	r2, r3
 800c602:	d804      	bhi.n	800c60e <_free_r+0x5e>
 800c604:	4b40      	ldr	r3, [pc, #256]	; (800c708 <_free_r+0x158>)
 800c606:	9801      	ldr	r0, [sp, #4]
 800c608:	6819      	ldr	r1, [r3, #0]
 800c60a:	f7ff ff7d 	bl	800c508 <_malloc_trim_r>
 800c60e:	9801      	ldr	r0, [sp, #4]
 800c610:	f7fe fd30 	bl	800b074 <__malloc_unlock>
 800c614:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800c616:	2600      	movs	r6, #0
 800c618:	6045      	str	r5, [r0, #4]
 800c61a:	42b7      	cmp	r7, r6
 800c61c:	d109      	bne.n	800c632 <_free_r+0x82>
 800c61e:	680f      	ldr	r7, [r1, #0]
 800c620:	4c3a      	ldr	r4, [pc, #232]	; (800c70c <_free_r+0x15c>)
 800c622:	1bc9      	subs	r1, r1, r7
 800c624:	19db      	adds	r3, r3, r7
 800c626:	688f      	ldr	r7, [r1, #8]
 800c628:	42a7      	cmp	r7, r4
 800c62a:	d02c      	beq.n	800c686 <_free_r+0xd6>
 800c62c:	68cc      	ldr	r4, [r1, #12]
 800c62e:	60fc      	str	r4, [r7, #12]
 800c630:	60a7      	str	r7, [r4, #8]
 800c632:	1947      	adds	r7, r0, r5
 800c634:	687c      	ldr	r4, [r7, #4]
 800c636:	2701      	movs	r7, #1
 800c638:	423c      	tst	r4, r7
 800c63a:	d10b      	bne.n	800c654 <_free_r+0xa4>
 800c63c:	195b      	adds	r3, r3, r5
 800c63e:	6885      	ldr	r5, [r0, #8]
 800c640:	2e00      	cmp	r6, #0
 800c642:	d122      	bne.n	800c68a <_free_r+0xda>
 800c644:	4c31      	ldr	r4, [pc, #196]	; (800c70c <_free_r+0x15c>)
 800c646:	42a5      	cmp	r5, r4
 800c648:	d11f      	bne.n	800c68a <_free_r+0xda>
 800c64a:	003e      	movs	r6, r7
 800c64c:	6151      	str	r1, [r2, #20]
 800c64e:	6111      	str	r1, [r2, #16]
 800c650:	60cd      	str	r5, [r1, #12]
 800c652:	608d      	str	r5, [r1, #8]
 800c654:	2501      	movs	r5, #1
 800c656:	0028      	movs	r0, r5
 800c658:	4318      	orrs	r0, r3
 800c65a:	6048      	str	r0, [r1, #4]
 800c65c:	50cb      	str	r3, [r1, r3]
 800c65e:	2e00      	cmp	r6, #0
 800c660:	d1d5      	bne.n	800c60e <_free_r+0x5e>
 800c662:	2080      	movs	r0, #128	; 0x80
 800c664:	0080      	lsls	r0, r0, #2
 800c666:	4283      	cmp	r3, r0
 800c668:	d213      	bcs.n	800c692 <_free_r+0xe2>
 800c66a:	08d8      	lsrs	r0, r3, #3
 800c66c:	095b      	lsrs	r3, r3, #5
 800c66e:	409d      	lsls	r5, r3
 800c670:	6853      	ldr	r3, [r2, #4]
 800c672:	431d      	orrs	r5, r3
 800c674:	00c3      	lsls	r3, r0, #3
 800c676:	189b      	adds	r3, r3, r2
 800c678:	6055      	str	r5, [r2, #4]
 800c67a:	689a      	ldr	r2, [r3, #8]
 800c67c:	60cb      	str	r3, [r1, #12]
 800c67e:	608a      	str	r2, [r1, #8]
 800c680:	6099      	str	r1, [r3, #8]
 800c682:	60d1      	str	r1, [r2, #12]
 800c684:	e7c3      	b.n	800c60e <_free_r+0x5e>
 800c686:	4666      	mov	r6, ip
 800c688:	e7d3      	b.n	800c632 <_free_r+0x82>
 800c68a:	68c0      	ldr	r0, [r0, #12]
 800c68c:	60e8      	str	r0, [r5, #12]
 800c68e:	6085      	str	r5, [r0, #8]
 800c690:	e7e0      	b.n	800c654 <_free_r+0xa4>
 800c692:	0a5d      	lsrs	r5, r3, #9
 800c694:	2d04      	cmp	r5, #4
 800c696:	d812      	bhi.n	800c6be <_free_r+0x10e>
 800c698:	0998      	lsrs	r0, r3, #6
 800c69a:	3038      	adds	r0, #56	; 0x38
 800c69c:	00c6      	lsls	r6, r0, #3
 800c69e:	18b6      	adds	r6, r6, r2
 800c6a0:	68b5      	ldr	r5, [r6, #8]
 800c6a2:	2703      	movs	r7, #3
 800c6a4:	42ae      	cmp	r6, r5
 800c6a6:	d125      	bne.n	800c6f4 <_free_r+0x144>
 800c6a8:	2301      	movs	r3, #1
 800c6aa:	1080      	asrs	r0, r0, #2
 800c6ac:	4083      	lsls	r3, r0
 800c6ae:	6850      	ldr	r0, [r2, #4]
 800c6b0:	4303      	orrs	r3, r0
 800c6b2:	6053      	str	r3, [r2, #4]
 800c6b4:	60ce      	str	r6, [r1, #12]
 800c6b6:	608d      	str	r5, [r1, #8]
 800c6b8:	60b1      	str	r1, [r6, #8]
 800c6ba:	60e9      	str	r1, [r5, #12]
 800c6bc:	e7a7      	b.n	800c60e <_free_r+0x5e>
 800c6be:	2d14      	cmp	r5, #20
 800c6c0:	d802      	bhi.n	800c6c8 <_free_r+0x118>
 800c6c2:	0028      	movs	r0, r5
 800c6c4:	305b      	adds	r0, #91	; 0x5b
 800c6c6:	e7e9      	b.n	800c69c <_free_r+0xec>
 800c6c8:	2d54      	cmp	r5, #84	; 0x54
 800c6ca:	d802      	bhi.n	800c6d2 <_free_r+0x122>
 800c6cc:	0b18      	lsrs	r0, r3, #12
 800c6ce:	306e      	adds	r0, #110	; 0x6e
 800c6d0:	e7e4      	b.n	800c69c <_free_r+0xec>
 800c6d2:	20aa      	movs	r0, #170	; 0xaa
 800c6d4:	0040      	lsls	r0, r0, #1
 800c6d6:	4285      	cmp	r5, r0
 800c6d8:	d802      	bhi.n	800c6e0 <_free_r+0x130>
 800c6da:	0bd8      	lsrs	r0, r3, #15
 800c6dc:	3077      	adds	r0, #119	; 0x77
 800c6de:	e7dd      	b.n	800c69c <_free_r+0xec>
 800c6e0:	4e0b      	ldr	r6, [pc, #44]	; (800c710 <_free_r+0x160>)
 800c6e2:	207e      	movs	r0, #126	; 0x7e
 800c6e4:	42b5      	cmp	r5, r6
 800c6e6:	d8d9      	bhi.n	800c69c <_free_r+0xec>
 800c6e8:	0c98      	lsrs	r0, r3, #18
 800c6ea:	307c      	adds	r0, #124	; 0x7c
 800c6ec:	e7d6      	b.n	800c69c <_free_r+0xec>
 800c6ee:	68ad      	ldr	r5, [r5, #8]
 800c6f0:	42ae      	cmp	r6, r5
 800c6f2:	d003      	beq.n	800c6fc <_free_r+0x14c>
 800c6f4:	686a      	ldr	r2, [r5, #4]
 800c6f6:	43ba      	bics	r2, r7
 800c6f8:	429a      	cmp	r2, r3
 800c6fa:	d8f8      	bhi.n	800c6ee <_free_r+0x13e>
 800c6fc:	68ee      	ldr	r6, [r5, #12]
 800c6fe:	e7d9      	b.n	800c6b4 <_free_r+0x104>
 800c700:	20000028 	.word	0x20000028
 800c704:	20000434 	.word	0x20000434
 800c708:	20000c68 	.word	0x20000c68
 800c70c:	20000030 	.word	0x20000030
 800c710:	00000554 	.word	0x00000554

0800c714 <rshift>:
 800c714:	0002      	movs	r2, r0
 800c716:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c718:	6904      	ldr	r4, [r0, #16]
 800c71a:	114b      	asrs	r3, r1, #5
 800c71c:	b085      	sub	sp, #20
 800c71e:	3214      	adds	r2, #20
 800c720:	9302      	str	r3, [sp, #8]
 800c722:	114d      	asrs	r5, r1, #5
 800c724:	0013      	movs	r3, r2
 800c726:	42ac      	cmp	r4, r5
 800c728:	dd32      	ble.n	800c790 <rshift+0x7c>
 800c72a:	261f      	movs	r6, #31
 800c72c:	000f      	movs	r7, r1
 800c72e:	114b      	asrs	r3, r1, #5
 800c730:	009b      	lsls	r3, r3, #2
 800c732:	00a5      	lsls	r5, r4, #2
 800c734:	18d3      	adds	r3, r2, r3
 800c736:	4037      	ands	r7, r6
 800c738:	1955      	adds	r5, r2, r5
 800c73a:	9300      	str	r3, [sp, #0]
 800c73c:	9701      	str	r7, [sp, #4]
 800c73e:	4231      	tst	r1, r6
 800c740:	d10d      	bne.n	800c75e <rshift+0x4a>
 800c742:	0016      	movs	r6, r2
 800c744:	0019      	movs	r1, r3
 800c746:	428d      	cmp	r5, r1
 800c748:	d836      	bhi.n	800c7b8 <rshift+0xa4>
 800c74a:	9900      	ldr	r1, [sp, #0]
 800c74c:	2300      	movs	r3, #0
 800c74e:	3903      	subs	r1, #3
 800c750:	428d      	cmp	r5, r1
 800c752:	d302      	bcc.n	800c75a <rshift+0x46>
 800c754:	9b02      	ldr	r3, [sp, #8]
 800c756:	1ae4      	subs	r4, r4, r3
 800c758:	00a3      	lsls	r3, r4, #2
 800c75a:	18d3      	adds	r3, r2, r3
 800c75c:	e018      	b.n	800c790 <rshift+0x7c>
 800c75e:	2120      	movs	r1, #32
 800c760:	9e01      	ldr	r6, [sp, #4]
 800c762:	9f01      	ldr	r7, [sp, #4]
 800c764:	1b89      	subs	r1, r1, r6
 800c766:	9e00      	ldr	r6, [sp, #0]
 800c768:	9103      	str	r1, [sp, #12]
 800c76a:	ce02      	ldmia	r6!, {r1}
 800c76c:	4694      	mov	ip, r2
 800c76e:	40f9      	lsrs	r1, r7
 800c770:	42b5      	cmp	r5, r6
 800c772:	d816      	bhi.n	800c7a2 <rshift+0x8e>
 800c774:	9e00      	ldr	r6, [sp, #0]
 800c776:	2300      	movs	r3, #0
 800c778:	3601      	adds	r6, #1
 800c77a:	42b5      	cmp	r5, r6
 800c77c:	d303      	bcc.n	800c786 <rshift+0x72>
 800c77e:	9b02      	ldr	r3, [sp, #8]
 800c780:	1ae3      	subs	r3, r4, r3
 800c782:	009b      	lsls	r3, r3, #2
 800c784:	3b04      	subs	r3, #4
 800c786:	18d3      	adds	r3, r2, r3
 800c788:	6019      	str	r1, [r3, #0]
 800c78a:	2900      	cmp	r1, #0
 800c78c:	d000      	beq.n	800c790 <rshift+0x7c>
 800c78e:	3304      	adds	r3, #4
 800c790:	1a99      	subs	r1, r3, r2
 800c792:	1089      	asrs	r1, r1, #2
 800c794:	6101      	str	r1, [r0, #16]
 800c796:	4293      	cmp	r3, r2
 800c798:	d101      	bne.n	800c79e <rshift+0x8a>
 800c79a:	2300      	movs	r3, #0
 800c79c:	6143      	str	r3, [r0, #20]
 800c79e:	b005      	add	sp, #20
 800c7a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c7a2:	6837      	ldr	r7, [r6, #0]
 800c7a4:	9b03      	ldr	r3, [sp, #12]
 800c7a6:	409f      	lsls	r7, r3
 800c7a8:	430f      	orrs	r7, r1
 800c7aa:	4661      	mov	r1, ip
 800c7ac:	c180      	stmia	r1!, {r7}
 800c7ae:	468c      	mov	ip, r1
 800c7b0:	9b01      	ldr	r3, [sp, #4]
 800c7b2:	ce02      	ldmia	r6!, {r1}
 800c7b4:	40d9      	lsrs	r1, r3
 800c7b6:	e7db      	b.n	800c770 <rshift+0x5c>
 800c7b8:	c980      	ldmia	r1!, {r7}
 800c7ba:	c680      	stmia	r6!, {r7}
 800c7bc:	e7c3      	b.n	800c746 <rshift+0x32>

0800c7be <__hexdig_fun>:
 800c7be:	0002      	movs	r2, r0
 800c7c0:	3a30      	subs	r2, #48	; 0x30
 800c7c2:	0003      	movs	r3, r0
 800c7c4:	2a09      	cmp	r2, #9
 800c7c6:	d802      	bhi.n	800c7ce <__hexdig_fun+0x10>
 800c7c8:	3b20      	subs	r3, #32
 800c7ca:	b2d8      	uxtb	r0, r3
 800c7cc:	4770      	bx	lr
 800c7ce:	0002      	movs	r2, r0
 800c7d0:	3a61      	subs	r2, #97	; 0x61
 800c7d2:	2a05      	cmp	r2, #5
 800c7d4:	d801      	bhi.n	800c7da <__hexdig_fun+0x1c>
 800c7d6:	3b47      	subs	r3, #71	; 0x47
 800c7d8:	e7f7      	b.n	800c7ca <__hexdig_fun+0xc>
 800c7da:	001a      	movs	r2, r3
 800c7dc:	3a41      	subs	r2, #65	; 0x41
 800c7de:	2000      	movs	r0, #0
 800c7e0:	2a05      	cmp	r2, #5
 800c7e2:	d8f3      	bhi.n	800c7cc <__hexdig_fun+0xe>
 800c7e4:	3b27      	subs	r3, #39	; 0x27
 800c7e6:	e7f0      	b.n	800c7ca <__hexdig_fun+0xc>

0800c7e8 <__gethex>:
 800c7e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c7ea:	b089      	sub	sp, #36	; 0x24
 800c7ec:	9307      	str	r3, [sp, #28]
 800c7ee:	2302      	movs	r3, #2
 800c7f0:	9201      	str	r2, [sp, #4]
 800c7f2:	680a      	ldr	r2, [r1, #0]
 800c7f4:	425b      	negs	r3, r3
 800c7f6:	9003      	str	r0, [sp, #12]
 800c7f8:	9106      	str	r1, [sp, #24]
 800c7fa:	1c96      	adds	r6, r2, #2
 800c7fc:	1a9b      	subs	r3, r3, r2
 800c7fe:	199a      	adds	r2, r3, r6
 800c800:	9600      	str	r6, [sp, #0]
 800c802:	9205      	str	r2, [sp, #20]
 800c804:	9a00      	ldr	r2, [sp, #0]
 800c806:	3601      	adds	r6, #1
 800c808:	7810      	ldrb	r0, [r2, #0]
 800c80a:	2830      	cmp	r0, #48	; 0x30
 800c80c:	d0f7      	beq.n	800c7fe <__gethex+0x16>
 800c80e:	f7ff ffd6 	bl	800c7be <__hexdig_fun>
 800c812:	2300      	movs	r3, #0
 800c814:	001d      	movs	r5, r3
 800c816:	9302      	str	r3, [sp, #8]
 800c818:	4298      	cmp	r0, r3
 800c81a:	d11d      	bne.n	800c858 <__gethex+0x70>
 800c81c:	2201      	movs	r2, #1
 800c81e:	49a6      	ldr	r1, [pc, #664]	; (800cab8 <__gethex+0x2d0>)
 800c820:	9800      	ldr	r0, [sp, #0]
 800c822:	f7ff fd33 	bl	800c28c <strncmp>
 800c826:	0007      	movs	r7, r0
 800c828:	42a8      	cmp	r0, r5
 800c82a:	d169      	bne.n	800c900 <__gethex+0x118>
 800c82c:	9b00      	ldr	r3, [sp, #0]
 800c82e:	0034      	movs	r4, r6
 800c830:	7858      	ldrb	r0, [r3, #1]
 800c832:	f7ff ffc4 	bl	800c7be <__hexdig_fun>
 800c836:	2301      	movs	r3, #1
 800c838:	9302      	str	r3, [sp, #8]
 800c83a:	42a8      	cmp	r0, r5
 800c83c:	d02f      	beq.n	800c89e <__gethex+0xb6>
 800c83e:	9600      	str	r6, [sp, #0]
 800c840:	9b00      	ldr	r3, [sp, #0]
 800c842:	7818      	ldrb	r0, [r3, #0]
 800c844:	2830      	cmp	r0, #48	; 0x30
 800c846:	d009      	beq.n	800c85c <__gethex+0x74>
 800c848:	f7ff ffb9 	bl	800c7be <__hexdig_fun>
 800c84c:	4242      	negs	r2, r0
 800c84e:	4142      	adcs	r2, r0
 800c850:	2301      	movs	r3, #1
 800c852:	0035      	movs	r5, r6
 800c854:	9202      	str	r2, [sp, #8]
 800c856:	9305      	str	r3, [sp, #20]
 800c858:	9c00      	ldr	r4, [sp, #0]
 800c85a:	e004      	b.n	800c866 <__gethex+0x7e>
 800c85c:	9b00      	ldr	r3, [sp, #0]
 800c85e:	3301      	adds	r3, #1
 800c860:	9300      	str	r3, [sp, #0]
 800c862:	e7ed      	b.n	800c840 <__gethex+0x58>
 800c864:	3401      	adds	r4, #1
 800c866:	7820      	ldrb	r0, [r4, #0]
 800c868:	f7ff ffa9 	bl	800c7be <__hexdig_fun>
 800c86c:	1e07      	subs	r7, r0, #0
 800c86e:	d1f9      	bne.n	800c864 <__gethex+0x7c>
 800c870:	2201      	movs	r2, #1
 800c872:	0020      	movs	r0, r4
 800c874:	4990      	ldr	r1, [pc, #576]	; (800cab8 <__gethex+0x2d0>)
 800c876:	f7ff fd09 	bl	800c28c <strncmp>
 800c87a:	2800      	cmp	r0, #0
 800c87c:	d10d      	bne.n	800c89a <__gethex+0xb2>
 800c87e:	2d00      	cmp	r5, #0
 800c880:	d106      	bne.n	800c890 <__gethex+0xa8>
 800c882:	3401      	adds	r4, #1
 800c884:	0025      	movs	r5, r4
 800c886:	7820      	ldrb	r0, [r4, #0]
 800c888:	f7ff ff99 	bl	800c7be <__hexdig_fun>
 800c88c:	2800      	cmp	r0, #0
 800c88e:	d102      	bne.n	800c896 <__gethex+0xae>
 800c890:	1b2d      	subs	r5, r5, r4
 800c892:	00af      	lsls	r7, r5, #2
 800c894:	e003      	b.n	800c89e <__gethex+0xb6>
 800c896:	3401      	adds	r4, #1
 800c898:	e7f5      	b.n	800c886 <__gethex+0x9e>
 800c89a:	2d00      	cmp	r5, #0
 800c89c:	d1f8      	bne.n	800c890 <__gethex+0xa8>
 800c89e:	2220      	movs	r2, #32
 800c8a0:	7823      	ldrb	r3, [r4, #0]
 800c8a2:	0026      	movs	r6, r4
 800c8a4:	4393      	bics	r3, r2
 800c8a6:	2b50      	cmp	r3, #80	; 0x50
 800c8a8:	d11d      	bne.n	800c8e6 <__gethex+0xfe>
 800c8aa:	7863      	ldrb	r3, [r4, #1]
 800c8ac:	2b2b      	cmp	r3, #43	; 0x2b
 800c8ae:	d02c      	beq.n	800c90a <__gethex+0x122>
 800c8b0:	2b2d      	cmp	r3, #45	; 0x2d
 800c8b2:	d02e      	beq.n	800c912 <__gethex+0x12a>
 800c8b4:	2300      	movs	r3, #0
 800c8b6:	1c66      	adds	r6, r4, #1
 800c8b8:	9304      	str	r3, [sp, #16]
 800c8ba:	7830      	ldrb	r0, [r6, #0]
 800c8bc:	f7ff ff7f 	bl	800c7be <__hexdig_fun>
 800c8c0:	1e43      	subs	r3, r0, #1
 800c8c2:	b2db      	uxtb	r3, r3
 800c8c4:	2b18      	cmp	r3, #24
 800c8c6:	d82b      	bhi.n	800c920 <__gethex+0x138>
 800c8c8:	3810      	subs	r0, #16
 800c8ca:	0005      	movs	r5, r0
 800c8cc:	7870      	ldrb	r0, [r6, #1]
 800c8ce:	f7ff ff76 	bl	800c7be <__hexdig_fun>
 800c8d2:	1e43      	subs	r3, r0, #1
 800c8d4:	b2db      	uxtb	r3, r3
 800c8d6:	3601      	adds	r6, #1
 800c8d8:	2b18      	cmp	r3, #24
 800c8da:	d91c      	bls.n	800c916 <__gethex+0x12e>
 800c8dc:	9b04      	ldr	r3, [sp, #16]
 800c8de:	2b00      	cmp	r3, #0
 800c8e0:	d000      	beq.n	800c8e4 <__gethex+0xfc>
 800c8e2:	426d      	negs	r5, r5
 800c8e4:	197f      	adds	r7, r7, r5
 800c8e6:	9b06      	ldr	r3, [sp, #24]
 800c8e8:	601e      	str	r6, [r3, #0]
 800c8ea:	9b02      	ldr	r3, [sp, #8]
 800c8ec:	2b00      	cmp	r3, #0
 800c8ee:	d019      	beq.n	800c924 <__gethex+0x13c>
 800c8f0:	2600      	movs	r6, #0
 800c8f2:	9b05      	ldr	r3, [sp, #20]
 800c8f4:	42b3      	cmp	r3, r6
 800c8f6:	d100      	bne.n	800c8fa <__gethex+0x112>
 800c8f8:	3606      	adds	r6, #6
 800c8fa:	0030      	movs	r0, r6
 800c8fc:	b009      	add	sp, #36	; 0x24
 800c8fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c900:	2301      	movs	r3, #1
 800c902:	2700      	movs	r7, #0
 800c904:	9c00      	ldr	r4, [sp, #0]
 800c906:	9302      	str	r3, [sp, #8]
 800c908:	e7c9      	b.n	800c89e <__gethex+0xb6>
 800c90a:	2300      	movs	r3, #0
 800c90c:	9304      	str	r3, [sp, #16]
 800c90e:	1ca6      	adds	r6, r4, #2
 800c910:	e7d3      	b.n	800c8ba <__gethex+0xd2>
 800c912:	2301      	movs	r3, #1
 800c914:	e7fa      	b.n	800c90c <__gethex+0x124>
 800c916:	230a      	movs	r3, #10
 800c918:	435d      	muls	r5, r3
 800c91a:	182d      	adds	r5, r5, r0
 800c91c:	3d10      	subs	r5, #16
 800c91e:	e7d5      	b.n	800c8cc <__gethex+0xe4>
 800c920:	0026      	movs	r6, r4
 800c922:	e7e0      	b.n	800c8e6 <__gethex+0xfe>
 800c924:	9b00      	ldr	r3, [sp, #0]
 800c926:	9902      	ldr	r1, [sp, #8]
 800c928:	1ae3      	subs	r3, r4, r3
 800c92a:	3b01      	subs	r3, #1
 800c92c:	2b07      	cmp	r3, #7
 800c92e:	dc0a      	bgt.n	800c946 <__gethex+0x15e>
 800c930:	9803      	ldr	r0, [sp, #12]
 800c932:	f000 fa5d 	bl	800cdf0 <_Balloc>
 800c936:	1e05      	subs	r5, r0, #0
 800c938:	d108      	bne.n	800c94c <__gethex+0x164>
 800c93a:	002a      	movs	r2, r5
 800c93c:	21e4      	movs	r1, #228	; 0xe4
 800c93e:	4b5f      	ldr	r3, [pc, #380]	; (800cabc <__gethex+0x2d4>)
 800c940:	485f      	ldr	r0, [pc, #380]	; (800cac0 <__gethex+0x2d8>)
 800c942:	f003 fd19 	bl	8010378 <__assert_func>
 800c946:	3101      	adds	r1, #1
 800c948:	105b      	asrs	r3, r3, #1
 800c94a:	e7ef      	b.n	800c92c <__gethex+0x144>
 800c94c:	0003      	movs	r3, r0
 800c94e:	3314      	adds	r3, #20
 800c950:	9302      	str	r3, [sp, #8]
 800c952:	9305      	str	r3, [sp, #20]
 800c954:	2300      	movs	r3, #0
 800c956:	001e      	movs	r6, r3
 800c958:	9304      	str	r3, [sp, #16]
 800c95a:	9b00      	ldr	r3, [sp, #0]
 800c95c:	42a3      	cmp	r3, r4
 800c95e:	d33f      	bcc.n	800c9e0 <__gethex+0x1f8>
 800c960:	9c05      	ldr	r4, [sp, #20]
 800c962:	9b02      	ldr	r3, [sp, #8]
 800c964:	c440      	stmia	r4!, {r6}
 800c966:	1ae4      	subs	r4, r4, r3
 800c968:	10a4      	asrs	r4, r4, #2
 800c96a:	0030      	movs	r0, r6
 800c96c:	612c      	str	r4, [r5, #16]
 800c96e:	f000 fb01 	bl	800cf74 <__hi0bits>
 800c972:	9b01      	ldr	r3, [sp, #4]
 800c974:	0164      	lsls	r4, r4, #5
 800c976:	681b      	ldr	r3, [r3, #0]
 800c978:	1a26      	subs	r6, r4, r0
 800c97a:	9300      	str	r3, [sp, #0]
 800c97c:	429e      	cmp	r6, r3
 800c97e:	dd51      	ble.n	800ca24 <__gethex+0x23c>
 800c980:	1af6      	subs	r6, r6, r3
 800c982:	0031      	movs	r1, r6
 800c984:	0028      	movs	r0, r5
 800c986:	f000 fe7b 	bl	800d680 <__any_on>
 800c98a:	1e04      	subs	r4, r0, #0
 800c98c:	d016      	beq.n	800c9bc <__gethex+0x1d4>
 800c98e:	2401      	movs	r4, #1
 800c990:	231f      	movs	r3, #31
 800c992:	0020      	movs	r0, r4
 800c994:	1e72      	subs	r2, r6, #1
 800c996:	4013      	ands	r3, r2
 800c998:	4098      	lsls	r0, r3
 800c99a:	0003      	movs	r3, r0
 800c99c:	1151      	asrs	r1, r2, #5
 800c99e:	9802      	ldr	r0, [sp, #8]
 800c9a0:	0089      	lsls	r1, r1, #2
 800c9a2:	5809      	ldr	r1, [r1, r0]
 800c9a4:	4219      	tst	r1, r3
 800c9a6:	d009      	beq.n	800c9bc <__gethex+0x1d4>
 800c9a8:	42a2      	cmp	r2, r4
 800c9aa:	dd06      	ble.n	800c9ba <__gethex+0x1d2>
 800c9ac:	0028      	movs	r0, r5
 800c9ae:	1eb1      	subs	r1, r6, #2
 800c9b0:	f000 fe66 	bl	800d680 <__any_on>
 800c9b4:	3402      	adds	r4, #2
 800c9b6:	2800      	cmp	r0, #0
 800c9b8:	d100      	bne.n	800c9bc <__gethex+0x1d4>
 800c9ba:	2402      	movs	r4, #2
 800c9bc:	0031      	movs	r1, r6
 800c9be:	0028      	movs	r0, r5
 800c9c0:	f7ff fea8 	bl	800c714 <rshift>
 800c9c4:	19bf      	adds	r7, r7, r6
 800c9c6:	9b01      	ldr	r3, [sp, #4]
 800c9c8:	689b      	ldr	r3, [r3, #8]
 800c9ca:	42bb      	cmp	r3, r7
 800c9cc:	da3a      	bge.n	800ca44 <__gethex+0x25c>
 800c9ce:	0029      	movs	r1, r5
 800c9d0:	9803      	ldr	r0, [sp, #12]
 800c9d2:	f000 fa35 	bl	800ce40 <_Bfree>
 800c9d6:	2300      	movs	r3, #0
 800c9d8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c9da:	26a3      	movs	r6, #163	; 0xa3
 800c9dc:	6013      	str	r3, [r2, #0]
 800c9de:	e78c      	b.n	800c8fa <__gethex+0x112>
 800c9e0:	3c01      	subs	r4, #1
 800c9e2:	7823      	ldrb	r3, [r4, #0]
 800c9e4:	2b2e      	cmp	r3, #46	; 0x2e
 800c9e6:	d012      	beq.n	800ca0e <__gethex+0x226>
 800c9e8:	9b04      	ldr	r3, [sp, #16]
 800c9ea:	2b20      	cmp	r3, #32
 800c9ec:	d104      	bne.n	800c9f8 <__gethex+0x210>
 800c9ee:	9b05      	ldr	r3, [sp, #20]
 800c9f0:	c340      	stmia	r3!, {r6}
 800c9f2:	2600      	movs	r6, #0
 800c9f4:	9305      	str	r3, [sp, #20]
 800c9f6:	9604      	str	r6, [sp, #16]
 800c9f8:	7820      	ldrb	r0, [r4, #0]
 800c9fa:	f7ff fee0 	bl	800c7be <__hexdig_fun>
 800c9fe:	230f      	movs	r3, #15
 800ca00:	4018      	ands	r0, r3
 800ca02:	9b04      	ldr	r3, [sp, #16]
 800ca04:	4098      	lsls	r0, r3
 800ca06:	3304      	adds	r3, #4
 800ca08:	4306      	orrs	r6, r0
 800ca0a:	9304      	str	r3, [sp, #16]
 800ca0c:	e7a5      	b.n	800c95a <__gethex+0x172>
 800ca0e:	9b00      	ldr	r3, [sp, #0]
 800ca10:	42a3      	cmp	r3, r4
 800ca12:	d8e9      	bhi.n	800c9e8 <__gethex+0x200>
 800ca14:	2201      	movs	r2, #1
 800ca16:	0020      	movs	r0, r4
 800ca18:	4927      	ldr	r1, [pc, #156]	; (800cab8 <__gethex+0x2d0>)
 800ca1a:	f7ff fc37 	bl	800c28c <strncmp>
 800ca1e:	2800      	cmp	r0, #0
 800ca20:	d1e2      	bne.n	800c9e8 <__gethex+0x200>
 800ca22:	e79a      	b.n	800c95a <__gethex+0x172>
 800ca24:	9b00      	ldr	r3, [sp, #0]
 800ca26:	2400      	movs	r4, #0
 800ca28:	429e      	cmp	r6, r3
 800ca2a:	dacc      	bge.n	800c9c6 <__gethex+0x1de>
 800ca2c:	1b9e      	subs	r6, r3, r6
 800ca2e:	0029      	movs	r1, r5
 800ca30:	0032      	movs	r2, r6
 800ca32:	9803      	ldr	r0, [sp, #12]
 800ca34:	f000 fbf0 	bl	800d218 <__lshift>
 800ca38:	0003      	movs	r3, r0
 800ca3a:	3314      	adds	r3, #20
 800ca3c:	0005      	movs	r5, r0
 800ca3e:	1bbf      	subs	r7, r7, r6
 800ca40:	9302      	str	r3, [sp, #8]
 800ca42:	e7c0      	b.n	800c9c6 <__gethex+0x1de>
 800ca44:	9b01      	ldr	r3, [sp, #4]
 800ca46:	685e      	ldr	r6, [r3, #4]
 800ca48:	42be      	cmp	r6, r7
 800ca4a:	dd70      	ble.n	800cb2e <__gethex+0x346>
 800ca4c:	9b00      	ldr	r3, [sp, #0]
 800ca4e:	1bf6      	subs	r6, r6, r7
 800ca50:	42b3      	cmp	r3, r6
 800ca52:	dc37      	bgt.n	800cac4 <__gethex+0x2dc>
 800ca54:	9b01      	ldr	r3, [sp, #4]
 800ca56:	68db      	ldr	r3, [r3, #12]
 800ca58:	2b02      	cmp	r3, #2
 800ca5a:	d024      	beq.n	800caa6 <__gethex+0x2be>
 800ca5c:	2b03      	cmp	r3, #3
 800ca5e:	d026      	beq.n	800caae <__gethex+0x2c6>
 800ca60:	2b01      	cmp	r3, #1
 800ca62:	d117      	bne.n	800ca94 <__gethex+0x2ac>
 800ca64:	9b00      	ldr	r3, [sp, #0]
 800ca66:	42b3      	cmp	r3, r6
 800ca68:	d114      	bne.n	800ca94 <__gethex+0x2ac>
 800ca6a:	2b01      	cmp	r3, #1
 800ca6c:	d10b      	bne.n	800ca86 <__gethex+0x29e>
 800ca6e:	9b01      	ldr	r3, [sp, #4]
 800ca70:	9a07      	ldr	r2, [sp, #28]
 800ca72:	685b      	ldr	r3, [r3, #4]
 800ca74:	2662      	movs	r6, #98	; 0x62
 800ca76:	6013      	str	r3, [r2, #0]
 800ca78:	2301      	movs	r3, #1
 800ca7a:	9a02      	ldr	r2, [sp, #8]
 800ca7c:	612b      	str	r3, [r5, #16]
 800ca7e:	6013      	str	r3, [r2, #0]
 800ca80:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ca82:	601d      	str	r5, [r3, #0]
 800ca84:	e739      	b.n	800c8fa <__gethex+0x112>
 800ca86:	9900      	ldr	r1, [sp, #0]
 800ca88:	0028      	movs	r0, r5
 800ca8a:	3901      	subs	r1, #1
 800ca8c:	f000 fdf8 	bl	800d680 <__any_on>
 800ca90:	2800      	cmp	r0, #0
 800ca92:	d1ec      	bne.n	800ca6e <__gethex+0x286>
 800ca94:	0029      	movs	r1, r5
 800ca96:	9803      	ldr	r0, [sp, #12]
 800ca98:	f000 f9d2 	bl	800ce40 <_Bfree>
 800ca9c:	2300      	movs	r3, #0
 800ca9e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800caa0:	2650      	movs	r6, #80	; 0x50
 800caa2:	6013      	str	r3, [r2, #0]
 800caa4:	e729      	b.n	800c8fa <__gethex+0x112>
 800caa6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800caa8:	2b00      	cmp	r3, #0
 800caaa:	d1f3      	bne.n	800ca94 <__gethex+0x2ac>
 800caac:	e7df      	b.n	800ca6e <__gethex+0x286>
 800caae:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cab0:	2b00      	cmp	r3, #0
 800cab2:	d1dc      	bne.n	800ca6e <__gethex+0x286>
 800cab4:	e7ee      	b.n	800ca94 <__gethex+0x2ac>
 800cab6:	46c0      	nop			; (mov r8, r8)
 800cab8:	08014948 	.word	0x08014948
 800cabc:	08014aa9 	.word	0x08014aa9
 800cac0:	08014aba 	.word	0x08014aba
 800cac4:	1e77      	subs	r7, r6, #1
 800cac6:	2c00      	cmp	r4, #0
 800cac8:	d12f      	bne.n	800cb2a <__gethex+0x342>
 800caca:	2f00      	cmp	r7, #0
 800cacc:	d004      	beq.n	800cad8 <__gethex+0x2f0>
 800cace:	0039      	movs	r1, r7
 800cad0:	0028      	movs	r0, r5
 800cad2:	f000 fdd5 	bl	800d680 <__any_on>
 800cad6:	0004      	movs	r4, r0
 800cad8:	231f      	movs	r3, #31
 800cada:	117a      	asrs	r2, r7, #5
 800cadc:	401f      	ands	r7, r3
 800cade:	3b1e      	subs	r3, #30
 800cae0:	40bb      	lsls	r3, r7
 800cae2:	9902      	ldr	r1, [sp, #8]
 800cae4:	0092      	lsls	r2, r2, #2
 800cae6:	5852      	ldr	r2, [r2, r1]
 800cae8:	421a      	tst	r2, r3
 800caea:	d001      	beq.n	800caf0 <__gethex+0x308>
 800caec:	2302      	movs	r3, #2
 800caee:	431c      	orrs	r4, r3
 800caf0:	9b00      	ldr	r3, [sp, #0]
 800caf2:	0031      	movs	r1, r6
 800caf4:	1b9b      	subs	r3, r3, r6
 800caf6:	2602      	movs	r6, #2
 800caf8:	0028      	movs	r0, r5
 800cafa:	9300      	str	r3, [sp, #0]
 800cafc:	f7ff fe0a 	bl	800c714 <rshift>
 800cb00:	9b01      	ldr	r3, [sp, #4]
 800cb02:	685f      	ldr	r7, [r3, #4]
 800cb04:	2c00      	cmp	r4, #0
 800cb06:	d041      	beq.n	800cb8c <__gethex+0x3a4>
 800cb08:	9b01      	ldr	r3, [sp, #4]
 800cb0a:	68db      	ldr	r3, [r3, #12]
 800cb0c:	2b02      	cmp	r3, #2
 800cb0e:	d010      	beq.n	800cb32 <__gethex+0x34a>
 800cb10:	2b03      	cmp	r3, #3
 800cb12:	d012      	beq.n	800cb3a <__gethex+0x352>
 800cb14:	2b01      	cmp	r3, #1
 800cb16:	d106      	bne.n	800cb26 <__gethex+0x33e>
 800cb18:	07a2      	lsls	r2, r4, #30
 800cb1a:	d504      	bpl.n	800cb26 <__gethex+0x33e>
 800cb1c:	9a02      	ldr	r2, [sp, #8]
 800cb1e:	6812      	ldr	r2, [r2, #0]
 800cb20:	4314      	orrs	r4, r2
 800cb22:	421c      	tst	r4, r3
 800cb24:	d10c      	bne.n	800cb40 <__gethex+0x358>
 800cb26:	2310      	movs	r3, #16
 800cb28:	e02f      	b.n	800cb8a <__gethex+0x3a2>
 800cb2a:	2401      	movs	r4, #1
 800cb2c:	e7d4      	b.n	800cad8 <__gethex+0x2f0>
 800cb2e:	2601      	movs	r6, #1
 800cb30:	e7e8      	b.n	800cb04 <__gethex+0x31c>
 800cb32:	2301      	movs	r3, #1
 800cb34:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800cb36:	1a9b      	subs	r3, r3, r2
 800cb38:	930f      	str	r3, [sp, #60]	; 0x3c
 800cb3a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cb3c:	2b00      	cmp	r3, #0
 800cb3e:	d0f2      	beq.n	800cb26 <__gethex+0x33e>
 800cb40:	692b      	ldr	r3, [r5, #16]
 800cb42:	2000      	movs	r0, #0
 800cb44:	9302      	str	r3, [sp, #8]
 800cb46:	009b      	lsls	r3, r3, #2
 800cb48:	9304      	str	r3, [sp, #16]
 800cb4a:	002b      	movs	r3, r5
 800cb4c:	9a04      	ldr	r2, [sp, #16]
 800cb4e:	3314      	adds	r3, #20
 800cb50:	1899      	adds	r1, r3, r2
 800cb52:	681a      	ldr	r2, [r3, #0]
 800cb54:	1c54      	adds	r4, r2, #1
 800cb56:	d01e      	beq.n	800cb96 <__gethex+0x3ae>
 800cb58:	3201      	adds	r2, #1
 800cb5a:	601a      	str	r2, [r3, #0]
 800cb5c:	002b      	movs	r3, r5
 800cb5e:	3314      	adds	r3, #20
 800cb60:	2e02      	cmp	r6, #2
 800cb62:	d141      	bne.n	800cbe8 <__gethex+0x400>
 800cb64:	9a01      	ldr	r2, [sp, #4]
 800cb66:	9900      	ldr	r1, [sp, #0]
 800cb68:	6812      	ldr	r2, [r2, #0]
 800cb6a:	3a01      	subs	r2, #1
 800cb6c:	428a      	cmp	r2, r1
 800cb6e:	d10b      	bne.n	800cb88 <__gethex+0x3a0>
 800cb70:	221f      	movs	r2, #31
 800cb72:	9800      	ldr	r0, [sp, #0]
 800cb74:	1149      	asrs	r1, r1, #5
 800cb76:	4002      	ands	r2, r0
 800cb78:	2001      	movs	r0, #1
 800cb7a:	0004      	movs	r4, r0
 800cb7c:	4094      	lsls	r4, r2
 800cb7e:	0089      	lsls	r1, r1, #2
 800cb80:	58cb      	ldr	r3, [r1, r3]
 800cb82:	4223      	tst	r3, r4
 800cb84:	d000      	beq.n	800cb88 <__gethex+0x3a0>
 800cb86:	2601      	movs	r6, #1
 800cb88:	2320      	movs	r3, #32
 800cb8a:	431e      	orrs	r6, r3
 800cb8c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cb8e:	601d      	str	r5, [r3, #0]
 800cb90:	9b07      	ldr	r3, [sp, #28]
 800cb92:	601f      	str	r7, [r3, #0]
 800cb94:	e6b1      	b.n	800c8fa <__gethex+0x112>
 800cb96:	c301      	stmia	r3!, {r0}
 800cb98:	4299      	cmp	r1, r3
 800cb9a:	d8da      	bhi.n	800cb52 <__gethex+0x36a>
 800cb9c:	68ab      	ldr	r3, [r5, #8]
 800cb9e:	9a02      	ldr	r2, [sp, #8]
 800cba0:	429a      	cmp	r2, r3
 800cba2:	db18      	blt.n	800cbd6 <__gethex+0x3ee>
 800cba4:	6869      	ldr	r1, [r5, #4]
 800cba6:	9803      	ldr	r0, [sp, #12]
 800cba8:	3101      	adds	r1, #1
 800cbaa:	f000 f921 	bl	800cdf0 <_Balloc>
 800cbae:	1e04      	subs	r4, r0, #0
 800cbb0:	d104      	bne.n	800cbbc <__gethex+0x3d4>
 800cbb2:	0022      	movs	r2, r4
 800cbb4:	2184      	movs	r1, #132	; 0x84
 800cbb6:	4b1c      	ldr	r3, [pc, #112]	; (800cc28 <__gethex+0x440>)
 800cbb8:	481c      	ldr	r0, [pc, #112]	; (800cc2c <__gethex+0x444>)
 800cbba:	e6c2      	b.n	800c942 <__gethex+0x15a>
 800cbbc:	0029      	movs	r1, r5
 800cbbe:	692a      	ldr	r2, [r5, #16]
 800cbc0:	310c      	adds	r1, #12
 800cbc2:	3202      	adds	r2, #2
 800cbc4:	0092      	lsls	r2, r2, #2
 800cbc6:	300c      	adds	r0, #12
 800cbc8:	f7ff fc77 	bl	800c4ba <memcpy>
 800cbcc:	0029      	movs	r1, r5
 800cbce:	9803      	ldr	r0, [sp, #12]
 800cbd0:	f000 f936 	bl	800ce40 <_Bfree>
 800cbd4:	0025      	movs	r5, r4
 800cbd6:	692b      	ldr	r3, [r5, #16]
 800cbd8:	1c5a      	adds	r2, r3, #1
 800cbda:	612a      	str	r2, [r5, #16]
 800cbdc:	2201      	movs	r2, #1
 800cbde:	3304      	adds	r3, #4
 800cbe0:	009b      	lsls	r3, r3, #2
 800cbe2:	18eb      	adds	r3, r5, r3
 800cbe4:	605a      	str	r2, [r3, #4]
 800cbe6:	e7b9      	b.n	800cb5c <__gethex+0x374>
 800cbe8:	692a      	ldr	r2, [r5, #16]
 800cbea:	9902      	ldr	r1, [sp, #8]
 800cbec:	428a      	cmp	r2, r1
 800cbee:	dd09      	ble.n	800cc04 <__gethex+0x41c>
 800cbf0:	2101      	movs	r1, #1
 800cbf2:	0028      	movs	r0, r5
 800cbf4:	f7ff fd8e 	bl	800c714 <rshift>
 800cbf8:	9b01      	ldr	r3, [sp, #4]
 800cbfa:	3701      	adds	r7, #1
 800cbfc:	689b      	ldr	r3, [r3, #8]
 800cbfe:	42bb      	cmp	r3, r7
 800cc00:	dac1      	bge.n	800cb86 <__gethex+0x39e>
 800cc02:	e6e4      	b.n	800c9ce <__gethex+0x1e6>
 800cc04:	221f      	movs	r2, #31
 800cc06:	9c00      	ldr	r4, [sp, #0]
 800cc08:	9900      	ldr	r1, [sp, #0]
 800cc0a:	2601      	movs	r6, #1
 800cc0c:	4014      	ands	r4, r2
 800cc0e:	4211      	tst	r1, r2
 800cc10:	d0ba      	beq.n	800cb88 <__gethex+0x3a0>
 800cc12:	9a04      	ldr	r2, [sp, #16]
 800cc14:	189b      	adds	r3, r3, r2
 800cc16:	3b04      	subs	r3, #4
 800cc18:	6818      	ldr	r0, [r3, #0]
 800cc1a:	f000 f9ab 	bl	800cf74 <__hi0bits>
 800cc1e:	2320      	movs	r3, #32
 800cc20:	1b1b      	subs	r3, r3, r4
 800cc22:	4298      	cmp	r0, r3
 800cc24:	dbe4      	blt.n	800cbf0 <__gethex+0x408>
 800cc26:	e7af      	b.n	800cb88 <__gethex+0x3a0>
 800cc28:	08014aa9 	.word	0x08014aa9
 800cc2c:	08014aba 	.word	0x08014aba

0800cc30 <L_shift>:
 800cc30:	2308      	movs	r3, #8
 800cc32:	b570      	push	{r4, r5, r6, lr}
 800cc34:	2520      	movs	r5, #32
 800cc36:	1a9a      	subs	r2, r3, r2
 800cc38:	0092      	lsls	r2, r2, #2
 800cc3a:	1aad      	subs	r5, r5, r2
 800cc3c:	6843      	ldr	r3, [r0, #4]
 800cc3e:	6804      	ldr	r4, [r0, #0]
 800cc40:	001e      	movs	r6, r3
 800cc42:	40ae      	lsls	r6, r5
 800cc44:	40d3      	lsrs	r3, r2
 800cc46:	4334      	orrs	r4, r6
 800cc48:	6004      	str	r4, [r0, #0]
 800cc4a:	6043      	str	r3, [r0, #4]
 800cc4c:	3004      	adds	r0, #4
 800cc4e:	4288      	cmp	r0, r1
 800cc50:	d3f4      	bcc.n	800cc3c <L_shift+0xc>
 800cc52:	bd70      	pop	{r4, r5, r6, pc}

0800cc54 <__match>:
 800cc54:	b530      	push	{r4, r5, lr}
 800cc56:	6803      	ldr	r3, [r0, #0]
 800cc58:	780c      	ldrb	r4, [r1, #0]
 800cc5a:	3301      	adds	r3, #1
 800cc5c:	2c00      	cmp	r4, #0
 800cc5e:	d102      	bne.n	800cc66 <__match+0x12>
 800cc60:	6003      	str	r3, [r0, #0]
 800cc62:	2001      	movs	r0, #1
 800cc64:	bd30      	pop	{r4, r5, pc}
 800cc66:	781a      	ldrb	r2, [r3, #0]
 800cc68:	0015      	movs	r5, r2
 800cc6a:	3d41      	subs	r5, #65	; 0x41
 800cc6c:	2d19      	cmp	r5, #25
 800cc6e:	d800      	bhi.n	800cc72 <__match+0x1e>
 800cc70:	3220      	adds	r2, #32
 800cc72:	3101      	adds	r1, #1
 800cc74:	42a2      	cmp	r2, r4
 800cc76:	d0ef      	beq.n	800cc58 <__match+0x4>
 800cc78:	2000      	movs	r0, #0
 800cc7a:	e7f3      	b.n	800cc64 <__match+0x10>

0800cc7c <__hexnan>:
 800cc7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cc7e:	680b      	ldr	r3, [r1, #0]
 800cc80:	b08b      	sub	sp, #44	; 0x2c
 800cc82:	9201      	str	r2, [sp, #4]
 800cc84:	9901      	ldr	r1, [sp, #4]
 800cc86:	115a      	asrs	r2, r3, #5
 800cc88:	0092      	lsls	r2, r2, #2
 800cc8a:	188a      	adds	r2, r1, r2
 800cc8c:	9202      	str	r2, [sp, #8]
 800cc8e:	0019      	movs	r1, r3
 800cc90:	221f      	movs	r2, #31
 800cc92:	4011      	ands	r1, r2
 800cc94:	9008      	str	r0, [sp, #32]
 800cc96:	9106      	str	r1, [sp, #24]
 800cc98:	4213      	tst	r3, r2
 800cc9a:	d002      	beq.n	800cca2 <__hexnan+0x26>
 800cc9c:	9b02      	ldr	r3, [sp, #8]
 800cc9e:	3304      	adds	r3, #4
 800cca0:	9302      	str	r3, [sp, #8]
 800cca2:	9b02      	ldr	r3, [sp, #8]
 800cca4:	2500      	movs	r5, #0
 800cca6:	1f1f      	subs	r7, r3, #4
 800cca8:	003e      	movs	r6, r7
 800ccaa:	003c      	movs	r4, r7
 800ccac:	9b08      	ldr	r3, [sp, #32]
 800ccae:	603d      	str	r5, [r7, #0]
 800ccb0:	681b      	ldr	r3, [r3, #0]
 800ccb2:	9507      	str	r5, [sp, #28]
 800ccb4:	9305      	str	r3, [sp, #20]
 800ccb6:	9503      	str	r5, [sp, #12]
 800ccb8:	9b05      	ldr	r3, [sp, #20]
 800ccba:	3301      	adds	r3, #1
 800ccbc:	9309      	str	r3, [sp, #36]	; 0x24
 800ccbe:	9b05      	ldr	r3, [sp, #20]
 800ccc0:	785b      	ldrb	r3, [r3, #1]
 800ccc2:	9304      	str	r3, [sp, #16]
 800ccc4:	2b00      	cmp	r3, #0
 800ccc6:	d028      	beq.n	800cd1a <__hexnan+0x9e>
 800ccc8:	9804      	ldr	r0, [sp, #16]
 800ccca:	f7ff fd78 	bl	800c7be <__hexdig_fun>
 800ccce:	2800      	cmp	r0, #0
 800ccd0:	d154      	bne.n	800cd7c <__hexnan+0x100>
 800ccd2:	9b04      	ldr	r3, [sp, #16]
 800ccd4:	2b20      	cmp	r3, #32
 800ccd6:	d819      	bhi.n	800cd0c <__hexnan+0x90>
 800ccd8:	9b03      	ldr	r3, [sp, #12]
 800ccda:	9a07      	ldr	r2, [sp, #28]
 800ccdc:	4293      	cmp	r3, r2
 800ccde:	dd12      	ble.n	800cd06 <__hexnan+0x8a>
 800cce0:	42b4      	cmp	r4, r6
 800cce2:	d206      	bcs.n	800ccf2 <__hexnan+0x76>
 800cce4:	2d07      	cmp	r5, #7
 800cce6:	dc04      	bgt.n	800ccf2 <__hexnan+0x76>
 800cce8:	002a      	movs	r2, r5
 800ccea:	0031      	movs	r1, r6
 800ccec:	0020      	movs	r0, r4
 800ccee:	f7ff ff9f 	bl	800cc30 <L_shift>
 800ccf2:	9b01      	ldr	r3, [sp, #4]
 800ccf4:	2508      	movs	r5, #8
 800ccf6:	429c      	cmp	r4, r3
 800ccf8:	d905      	bls.n	800cd06 <__hexnan+0x8a>
 800ccfa:	1f26      	subs	r6, r4, #4
 800ccfc:	2500      	movs	r5, #0
 800ccfe:	0034      	movs	r4, r6
 800cd00:	9b03      	ldr	r3, [sp, #12]
 800cd02:	6035      	str	r5, [r6, #0]
 800cd04:	9307      	str	r3, [sp, #28]
 800cd06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cd08:	9305      	str	r3, [sp, #20]
 800cd0a:	e7d5      	b.n	800ccb8 <__hexnan+0x3c>
 800cd0c:	9b04      	ldr	r3, [sp, #16]
 800cd0e:	2b29      	cmp	r3, #41	; 0x29
 800cd10:	d159      	bne.n	800cdc6 <__hexnan+0x14a>
 800cd12:	9b05      	ldr	r3, [sp, #20]
 800cd14:	9a08      	ldr	r2, [sp, #32]
 800cd16:	3302      	adds	r3, #2
 800cd18:	6013      	str	r3, [r2, #0]
 800cd1a:	9b03      	ldr	r3, [sp, #12]
 800cd1c:	2b00      	cmp	r3, #0
 800cd1e:	d052      	beq.n	800cdc6 <__hexnan+0x14a>
 800cd20:	42b4      	cmp	r4, r6
 800cd22:	d206      	bcs.n	800cd32 <__hexnan+0xb6>
 800cd24:	2d07      	cmp	r5, #7
 800cd26:	dc04      	bgt.n	800cd32 <__hexnan+0xb6>
 800cd28:	002a      	movs	r2, r5
 800cd2a:	0031      	movs	r1, r6
 800cd2c:	0020      	movs	r0, r4
 800cd2e:	f7ff ff7f 	bl	800cc30 <L_shift>
 800cd32:	9b01      	ldr	r3, [sp, #4]
 800cd34:	429c      	cmp	r4, r3
 800cd36:	d935      	bls.n	800cda4 <__hexnan+0x128>
 800cd38:	001a      	movs	r2, r3
 800cd3a:	0023      	movs	r3, r4
 800cd3c:	cb02      	ldmia	r3!, {r1}
 800cd3e:	c202      	stmia	r2!, {r1}
 800cd40:	429f      	cmp	r7, r3
 800cd42:	d2fb      	bcs.n	800cd3c <__hexnan+0xc0>
 800cd44:	9b02      	ldr	r3, [sp, #8]
 800cd46:	1c62      	adds	r2, r4, #1
 800cd48:	1ed9      	subs	r1, r3, #3
 800cd4a:	2304      	movs	r3, #4
 800cd4c:	4291      	cmp	r1, r2
 800cd4e:	d305      	bcc.n	800cd5c <__hexnan+0xe0>
 800cd50:	9b02      	ldr	r3, [sp, #8]
 800cd52:	3b04      	subs	r3, #4
 800cd54:	1b1b      	subs	r3, r3, r4
 800cd56:	089b      	lsrs	r3, r3, #2
 800cd58:	3301      	adds	r3, #1
 800cd5a:	009b      	lsls	r3, r3, #2
 800cd5c:	9a01      	ldr	r2, [sp, #4]
 800cd5e:	18d3      	adds	r3, r2, r3
 800cd60:	2200      	movs	r2, #0
 800cd62:	c304      	stmia	r3!, {r2}
 800cd64:	429f      	cmp	r7, r3
 800cd66:	d2fc      	bcs.n	800cd62 <__hexnan+0xe6>
 800cd68:	683b      	ldr	r3, [r7, #0]
 800cd6a:	2b00      	cmp	r3, #0
 800cd6c:	d104      	bne.n	800cd78 <__hexnan+0xfc>
 800cd6e:	9b01      	ldr	r3, [sp, #4]
 800cd70:	429f      	cmp	r7, r3
 800cd72:	d126      	bne.n	800cdc2 <__hexnan+0x146>
 800cd74:	2301      	movs	r3, #1
 800cd76:	603b      	str	r3, [r7, #0]
 800cd78:	2005      	movs	r0, #5
 800cd7a:	e025      	b.n	800cdc8 <__hexnan+0x14c>
 800cd7c:	9b03      	ldr	r3, [sp, #12]
 800cd7e:	3501      	adds	r5, #1
 800cd80:	3301      	adds	r3, #1
 800cd82:	9303      	str	r3, [sp, #12]
 800cd84:	2d08      	cmp	r5, #8
 800cd86:	dd06      	ble.n	800cd96 <__hexnan+0x11a>
 800cd88:	9b01      	ldr	r3, [sp, #4]
 800cd8a:	429c      	cmp	r4, r3
 800cd8c:	d9bb      	bls.n	800cd06 <__hexnan+0x8a>
 800cd8e:	2300      	movs	r3, #0
 800cd90:	2501      	movs	r5, #1
 800cd92:	3c04      	subs	r4, #4
 800cd94:	6023      	str	r3, [r4, #0]
 800cd96:	220f      	movs	r2, #15
 800cd98:	6823      	ldr	r3, [r4, #0]
 800cd9a:	4010      	ands	r0, r2
 800cd9c:	011b      	lsls	r3, r3, #4
 800cd9e:	4303      	orrs	r3, r0
 800cda0:	6023      	str	r3, [r4, #0]
 800cda2:	e7b0      	b.n	800cd06 <__hexnan+0x8a>
 800cda4:	9b06      	ldr	r3, [sp, #24]
 800cda6:	2b00      	cmp	r3, #0
 800cda8:	d0de      	beq.n	800cd68 <__hexnan+0xec>
 800cdaa:	2320      	movs	r3, #32
 800cdac:	9a06      	ldr	r2, [sp, #24]
 800cdae:	9902      	ldr	r1, [sp, #8]
 800cdb0:	1a9b      	subs	r3, r3, r2
 800cdb2:	2201      	movs	r2, #1
 800cdb4:	4252      	negs	r2, r2
 800cdb6:	40da      	lsrs	r2, r3
 800cdb8:	3904      	subs	r1, #4
 800cdba:	680b      	ldr	r3, [r1, #0]
 800cdbc:	4013      	ands	r3, r2
 800cdbe:	600b      	str	r3, [r1, #0]
 800cdc0:	e7d2      	b.n	800cd68 <__hexnan+0xec>
 800cdc2:	3f04      	subs	r7, #4
 800cdc4:	e7d0      	b.n	800cd68 <__hexnan+0xec>
 800cdc6:	2004      	movs	r0, #4
 800cdc8:	b00b      	add	sp, #44	; 0x2c
 800cdca:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800cdcc <__ascii_mbtowc>:
 800cdcc:	b082      	sub	sp, #8
 800cdce:	2900      	cmp	r1, #0
 800cdd0:	d100      	bne.n	800cdd4 <__ascii_mbtowc+0x8>
 800cdd2:	a901      	add	r1, sp, #4
 800cdd4:	1e10      	subs	r0, r2, #0
 800cdd6:	d006      	beq.n	800cde6 <__ascii_mbtowc+0x1a>
 800cdd8:	2b00      	cmp	r3, #0
 800cdda:	d006      	beq.n	800cdea <__ascii_mbtowc+0x1e>
 800cddc:	7813      	ldrb	r3, [r2, #0]
 800cdde:	600b      	str	r3, [r1, #0]
 800cde0:	7810      	ldrb	r0, [r2, #0]
 800cde2:	1e43      	subs	r3, r0, #1
 800cde4:	4198      	sbcs	r0, r3
 800cde6:	b002      	add	sp, #8
 800cde8:	4770      	bx	lr
 800cdea:	2002      	movs	r0, #2
 800cdec:	4240      	negs	r0, r0
 800cdee:	e7fa      	b.n	800cde6 <__ascii_mbtowc+0x1a>

0800cdf0 <_Balloc>:
 800cdf0:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800cdf2:	b570      	push	{r4, r5, r6, lr}
 800cdf4:	0006      	movs	r6, r0
 800cdf6:	000c      	movs	r4, r1
 800cdf8:	2b00      	cmp	r3, #0
 800cdfa:	d012      	beq.n	800ce22 <_Balloc+0x32>
 800cdfc:	6c73      	ldr	r3, [r6, #68]	; 0x44
 800cdfe:	00a2      	lsls	r2, r4, #2
 800ce00:	189b      	adds	r3, r3, r2
 800ce02:	6818      	ldr	r0, [r3, #0]
 800ce04:	2800      	cmp	r0, #0
 800ce06:	d115      	bne.n	800ce34 <_Balloc+0x44>
 800ce08:	2101      	movs	r1, #1
 800ce0a:	000d      	movs	r5, r1
 800ce0c:	40a5      	lsls	r5, r4
 800ce0e:	1d6a      	adds	r2, r5, #5
 800ce10:	0030      	movs	r0, r6
 800ce12:	0092      	lsls	r2, r2, #2
 800ce14:	f003 face 	bl	80103b4 <_calloc_r>
 800ce18:	2800      	cmp	r0, #0
 800ce1a:	d009      	beq.n	800ce30 <_Balloc+0x40>
 800ce1c:	6044      	str	r4, [r0, #4]
 800ce1e:	6085      	str	r5, [r0, #8]
 800ce20:	e00a      	b.n	800ce38 <_Balloc+0x48>
 800ce22:	2221      	movs	r2, #33	; 0x21
 800ce24:	2104      	movs	r1, #4
 800ce26:	f003 fac5 	bl	80103b4 <_calloc_r>
 800ce2a:	6470      	str	r0, [r6, #68]	; 0x44
 800ce2c:	2800      	cmp	r0, #0
 800ce2e:	d1e5      	bne.n	800cdfc <_Balloc+0xc>
 800ce30:	2000      	movs	r0, #0
 800ce32:	bd70      	pop	{r4, r5, r6, pc}
 800ce34:	6802      	ldr	r2, [r0, #0]
 800ce36:	601a      	str	r2, [r3, #0]
 800ce38:	2300      	movs	r3, #0
 800ce3a:	6103      	str	r3, [r0, #16]
 800ce3c:	60c3      	str	r3, [r0, #12]
 800ce3e:	e7f8      	b.n	800ce32 <_Balloc+0x42>

0800ce40 <_Bfree>:
 800ce40:	2900      	cmp	r1, #0
 800ce42:	d006      	beq.n	800ce52 <_Bfree+0x12>
 800ce44:	684a      	ldr	r2, [r1, #4]
 800ce46:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800ce48:	0092      	lsls	r2, r2, #2
 800ce4a:	189b      	adds	r3, r3, r2
 800ce4c:	681a      	ldr	r2, [r3, #0]
 800ce4e:	600a      	str	r2, [r1, #0]
 800ce50:	6019      	str	r1, [r3, #0]
 800ce52:	4770      	bx	lr

0800ce54 <__multadd>:
 800ce54:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ce56:	000e      	movs	r6, r1
 800ce58:	9001      	str	r0, [sp, #4]
 800ce5a:	000c      	movs	r4, r1
 800ce5c:	001d      	movs	r5, r3
 800ce5e:	2000      	movs	r0, #0
 800ce60:	690f      	ldr	r7, [r1, #16]
 800ce62:	3614      	adds	r6, #20
 800ce64:	6833      	ldr	r3, [r6, #0]
 800ce66:	3001      	adds	r0, #1
 800ce68:	b299      	uxth	r1, r3
 800ce6a:	4351      	muls	r1, r2
 800ce6c:	0c1b      	lsrs	r3, r3, #16
 800ce6e:	4353      	muls	r3, r2
 800ce70:	1949      	adds	r1, r1, r5
 800ce72:	0c0d      	lsrs	r5, r1, #16
 800ce74:	195b      	adds	r3, r3, r5
 800ce76:	0c1d      	lsrs	r5, r3, #16
 800ce78:	b289      	uxth	r1, r1
 800ce7a:	041b      	lsls	r3, r3, #16
 800ce7c:	185b      	adds	r3, r3, r1
 800ce7e:	c608      	stmia	r6!, {r3}
 800ce80:	4287      	cmp	r7, r0
 800ce82:	dcef      	bgt.n	800ce64 <__multadd+0x10>
 800ce84:	2d00      	cmp	r5, #0
 800ce86:	d022      	beq.n	800cece <__multadd+0x7a>
 800ce88:	68a3      	ldr	r3, [r4, #8]
 800ce8a:	42bb      	cmp	r3, r7
 800ce8c:	dc19      	bgt.n	800cec2 <__multadd+0x6e>
 800ce8e:	6861      	ldr	r1, [r4, #4]
 800ce90:	9801      	ldr	r0, [sp, #4]
 800ce92:	3101      	adds	r1, #1
 800ce94:	f7ff ffac 	bl	800cdf0 <_Balloc>
 800ce98:	1e06      	subs	r6, r0, #0
 800ce9a:	d105      	bne.n	800cea8 <__multadd+0x54>
 800ce9c:	0032      	movs	r2, r6
 800ce9e:	21ba      	movs	r1, #186	; 0xba
 800cea0:	4b0c      	ldr	r3, [pc, #48]	; (800ced4 <__multadd+0x80>)
 800cea2:	480d      	ldr	r0, [pc, #52]	; (800ced8 <__multadd+0x84>)
 800cea4:	f003 fa68 	bl	8010378 <__assert_func>
 800cea8:	0021      	movs	r1, r4
 800ceaa:	6922      	ldr	r2, [r4, #16]
 800ceac:	310c      	adds	r1, #12
 800ceae:	3202      	adds	r2, #2
 800ceb0:	0092      	lsls	r2, r2, #2
 800ceb2:	300c      	adds	r0, #12
 800ceb4:	f7ff fb01 	bl	800c4ba <memcpy>
 800ceb8:	0021      	movs	r1, r4
 800ceba:	9801      	ldr	r0, [sp, #4]
 800cebc:	f7ff ffc0 	bl	800ce40 <_Bfree>
 800cec0:	0034      	movs	r4, r6
 800cec2:	1d3b      	adds	r3, r7, #4
 800cec4:	009b      	lsls	r3, r3, #2
 800cec6:	18e3      	adds	r3, r4, r3
 800cec8:	605d      	str	r5, [r3, #4]
 800ceca:	1c7b      	adds	r3, r7, #1
 800cecc:	6123      	str	r3, [r4, #16]
 800cece:	0020      	movs	r0, r4
 800ced0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ced2:	46c0      	nop			; (mov r8, r8)
 800ced4:	08014aa9 	.word	0x08014aa9
 800ced8:	08014b1a 	.word	0x08014b1a

0800cedc <__s2b>:
 800cedc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cede:	0006      	movs	r6, r0
 800cee0:	0018      	movs	r0, r3
 800cee2:	000c      	movs	r4, r1
 800cee4:	3008      	adds	r0, #8
 800cee6:	2109      	movs	r1, #9
 800cee8:	9301      	str	r3, [sp, #4]
 800ceea:	0015      	movs	r5, r2
 800ceec:	f7f3 f9b0 	bl	8000250 <__divsi3>
 800cef0:	2301      	movs	r3, #1
 800cef2:	2100      	movs	r1, #0
 800cef4:	4283      	cmp	r3, r0
 800cef6:	db0a      	blt.n	800cf0e <__s2b+0x32>
 800cef8:	0030      	movs	r0, r6
 800cefa:	f7ff ff79 	bl	800cdf0 <_Balloc>
 800cefe:	1e01      	subs	r1, r0, #0
 800cf00:	d108      	bne.n	800cf14 <__s2b+0x38>
 800cf02:	000a      	movs	r2, r1
 800cf04:	4b19      	ldr	r3, [pc, #100]	; (800cf6c <__s2b+0x90>)
 800cf06:	481a      	ldr	r0, [pc, #104]	; (800cf70 <__s2b+0x94>)
 800cf08:	31d3      	adds	r1, #211	; 0xd3
 800cf0a:	f003 fa35 	bl	8010378 <__assert_func>
 800cf0e:	005b      	lsls	r3, r3, #1
 800cf10:	3101      	adds	r1, #1
 800cf12:	e7ef      	b.n	800cef4 <__s2b+0x18>
 800cf14:	9b08      	ldr	r3, [sp, #32]
 800cf16:	6143      	str	r3, [r0, #20]
 800cf18:	2301      	movs	r3, #1
 800cf1a:	6103      	str	r3, [r0, #16]
 800cf1c:	2d09      	cmp	r5, #9
 800cf1e:	dd18      	ble.n	800cf52 <__s2b+0x76>
 800cf20:	0023      	movs	r3, r4
 800cf22:	3309      	adds	r3, #9
 800cf24:	001f      	movs	r7, r3
 800cf26:	9300      	str	r3, [sp, #0]
 800cf28:	1964      	adds	r4, r4, r5
 800cf2a:	783b      	ldrb	r3, [r7, #0]
 800cf2c:	220a      	movs	r2, #10
 800cf2e:	0030      	movs	r0, r6
 800cf30:	3b30      	subs	r3, #48	; 0x30
 800cf32:	f7ff ff8f 	bl	800ce54 <__multadd>
 800cf36:	3701      	adds	r7, #1
 800cf38:	0001      	movs	r1, r0
 800cf3a:	42a7      	cmp	r7, r4
 800cf3c:	d1f5      	bne.n	800cf2a <__s2b+0x4e>
 800cf3e:	002c      	movs	r4, r5
 800cf40:	9b00      	ldr	r3, [sp, #0]
 800cf42:	3c08      	subs	r4, #8
 800cf44:	191c      	adds	r4, r3, r4
 800cf46:	002f      	movs	r7, r5
 800cf48:	9b01      	ldr	r3, [sp, #4]
 800cf4a:	429f      	cmp	r7, r3
 800cf4c:	db04      	blt.n	800cf58 <__s2b+0x7c>
 800cf4e:	0008      	movs	r0, r1
 800cf50:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800cf52:	2509      	movs	r5, #9
 800cf54:	340a      	adds	r4, #10
 800cf56:	e7f6      	b.n	800cf46 <__s2b+0x6a>
 800cf58:	1b63      	subs	r3, r4, r5
 800cf5a:	5ddb      	ldrb	r3, [r3, r7]
 800cf5c:	220a      	movs	r2, #10
 800cf5e:	0030      	movs	r0, r6
 800cf60:	3b30      	subs	r3, #48	; 0x30
 800cf62:	f7ff ff77 	bl	800ce54 <__multadd>
 800cf66:	3701      	adds	r7, #1
 800cf68:	0001      	movs	r1, r0
 800cf6a:	e7ed      	b.n	800cf48 <__s2b+0x6c>
 800cf6c:	08014aa9 	.word	0x08014aa9
 800cf70:	08014b1a 	.word	0x08014b1a

0800cf74 <__hi0bits>:
 800cf74:	0003      	movs	r3, r0
 800cf76:	0c02      	lsrs	r2, r0, #16
 800cf78:	2000      	movs	r0, #0
 800cf7a:	4282      	cmp	r2, r0
 800cf7c:	d101      	bne.n	800cf82 <__hi0bits+0xe>
 800cf7e:	041b      	lsls	r3, r3, #16
 800cf80:	3010      	adds	r0, #16
 800cf82:	0e1a      	lsrs	r2, r3, #24
 800cf84:	d101      	bne.n	800cf8a <__hi0bits+0x16>
 800cf86:	3008      	adds	r0, #8
 800cf88:	021b      	lsls	r3, r3, #8
 800cf8a:	0f1a      	lsrs	r2, r3, #28
 800cf8c:	d101      	bne.n	800cf92 <__hi0bits+0x1e>
 800cf8e:	3004      	adds	r0, #4
 800cf90:	011b      	lsls	r3, r3, #4
 800cf92:	0f9a      	lsrs	r2, r3, #30
 800cf94:	d101      	bne.n	800cf9a <__hi0bits+0x26>
 800cf96:	3002      	adds	r0, #2
 800cf98:	009b      	lsls	r3, r3, #2
 800cf9a:	2b00      	cmp	r3, #0
 800cf9c:	db03      	blt.n	800cfa6 <__hi0bits+0x32>
 800cf9e:	3001      	adds	r0, #1
 800cfa0:	005b      	lsls	r3, r3, #1
 800cfa2:	d400      	bmi.n	800cfa6 <__hi0bits+0x32>
 800cfa4:	2020      	movs	r0, #32
 800cfa6:	4770      	bx	lr

0800cfa8 <__lo0bits>:
 800cfa8:	6803      	ldr	r3, [r0, #0]
 800cfaa:	0001      	movs	r1, r0
 800cfac:	2207      	movs	r2, #7
 800cfae:	0018      	movs	r0, r3
 800cfb0:	4010      	ands	r0, r2
 800cfb2:	4213      	tst	r3, r2
 800cfb4:	d00d      	beq.n	800cfd2 <__lo0bits+0x2a>
 800cfb6:	3a06      	subs	r2, #6
 800cfb8:	2000      	movs	r0, #0
 800cfba:	4213      	tst	r3, r2
 800cfbc:	d105      	bne.n	800cfca <__lo0bits+0x22>
 800cfbe:	3002      	adds	r0, #2
 800cfc0:	4203      	tst	r3, r0
 800cfc2:	d003      	beq.n	800cfcc <__lo0bits+0x24>
 800cfc4:	40d3      	lsrs	r3, r2
 800cfc6:	0010      	movs	r0, r2
 800cfc8:	600b      	str	r3, [r1, #0]
 800cfca:	4770      	bx	lr
 800cfcc:	089b      	lsrs	r3, r3, #2
 800cfce:	600b      	str	r3, [r1, #0]
 800cfd0:	e7fb      	b.n	800cfca <__lo0bits+0x22>
 800cfd2:	b29a      	uxth	r2, r3
 800cfd4:	2a00      	cmp	r2, #0
 800cfd6:	d101      	bne.n	800cfdc <__lo0bits+0x34>
 800cfd8:	2010      	movs	r0, #16
 800cfda:	0c1b      	lsrs	r3, r3, #16
 800cfdc:	b2da      	uxtb	r2, r3
 800cfde:	2a00      	cmp	r2, #0
 800cfe0:	d101      	bne.n	800cfe6 <__lo0bits+0x3e>
 800cfe2:	3008      	adds	r0, #8
 800cfe4:	0a1b      	lsrs	r3, r3, #8
 800cfe6:	071a      	lsls	r2, r3, #28
 800cfe8:	d101      	bne.n	800cfee <__lo0bits+0x46>
 800cfea:	3004      	adds	r0, #4
 800cfec:	091b      	lsrs	r3, r3, #4
 800cfee:	079a      	lsls	r2, r3, #30
 800cff0:	d101      	bne.n	800cff6 <__lo0bits+0x4e>
 800cff2:	3002      	adds	r0, #2
 800cff4:	089b      	lsrs	r3, r3, #2
 800cff6:	07da      	lsls	r2, r3, #31
 800cff8:	d4e9      	bmi.n	800cfce <__lo0bits+0x26>
 800cffa:	3001      	adds	r0, #1
 800cffc:	085b      	lsrs	r3, r3, #1
 800cffe:	d1e6      	bne.n	800cfce <__lo0bits+0x26>
 800d000:	2020      	movs	r0, #32
 800d002:	e7e2      	b.n	800cfca <__lo0bits+0x22>

0800d004 <__i2b>:
 800d004:	b510      	push	{r4, lr}
 800d006:	000c      	movs	r4, r1
 800d008:	2101      	movs	r1, #1
 800d00a:	f7ff fef1 	bl	800cdf0 <_Balloc>
 800d00e:	2800      	cmp	r0, #0
 800d010:	d107      	bne.n	800d022 <__i2b+0x1e>
 800d012:	2146      	movs	r1, #70	; 0x46
 800d014:	4c05      	ldr	r4, [pc, #20]	; (800d02c <__i2b+0x28>)
 800d016:	0002      	movs	r2, r0
 800d018:	4b05      	ldr	r3, [pc, #20]	; (800d030 <__i2b+0x2c>)
 800d01a:	0020      	movs	r0, r4
 800d01c:	31ff      	adds	r1, #255	; 0xff
 800d01e:	f003 f9ab 	bl	8010378 <__assert_func>
 800d022:	2301      	movs	r3, #1
 800d024:	6144      	str	r4, [r0, #20]
 800d026:	6103      	str	r3, [r0, #16]
 800d028:	bd10      	pop	{r4, pc}
 800d02a:	46c0      	nop			; (mov r8, r8)
 800d02c:	08014b1a 	.word	0x08014b1a
 800d030:	08014aa9 	.word	0x08014aa9

0800d034 <__multiply>:
 800d034:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d036:	0015      	movs	r5, r2
 800d038:	690a      	ldr	r2, [r1, #16]
 800d03a:	692b      	ldr	r3, [r5, #16]
 800d03c:	000c      	movs	r4, r1
 800d03e:	b08b      	sub	sp, #44	; 0x2c
 800d040:	429a      	cmp	r2, r3
 800d042:	da01      	bge.n	800d048 <__multiply+0x14>
 800d044:	002c      	movs	r4, r5
 800d046:	000d      	movs	r5, r1
 800d048:	6927      	ldr	r7, [r4, #16]
 800d04a:	692e      	ldr	r6, [r5, #16]
 800d04c:	6861      	ldr	r1, [r4, #4]
 800d04e:	19bb      	adds	r3, r7, r6
 800d050:	9303      	str	r3, [sp, #12]
 800d052:	68a3      	ldr	r3, [r4, #8]
 800d054:	19ba      	adds	r2, r7, r6
 800d056:	4293      	cmp	r3, r2
 800d058:	da00      	bge.n	800d05c <__multiply+0x28>
 800d05a:	3101      	adds	r1, #1
 800d05c:	f7ff fec8 	bl	800cdf0 <_Balloc>
 800d060:	9002      	str	r0, [sp, #8]
 800d062:	2800      	cmp	r0, #0
 800d064:	d106      	bne.n	800d074 <__multiply+0x40>
 800d066:	21b1      	movs	r1, #177	; 0xb1
 800d068:	4b48      	ldr	r3, [pc, #288]	; (800d18c <__multiply+0x158>)
 800d06a:	4849      	ldr	r0, [pc, #292]	; (800d190 <__multiply+0x15c>)
 800d06c:	9a02      	ldr	r2, [sp, #8]
 800d06e:	0049      	lsls	r1, r1, #1
 800d070:	f003 f982 	bl	8010378 <__assert_func>
 800d074:	9b02      	ldr	r3, [sp, #8]
 800d076:	2200      	movs	r2, #0
 800d078:	3314      	adds	r3, #20
 800d07a:	469c      	mov	ip, r3
 800d07c:	19bb      	adds	r3, r7, r6
 800d07e:	009b      	lsls	r3, r3, #2
 800d080:	4463      	add	r3, ip
 800d082:	9304      	str	r3, [sp, #16]
 800d084:	4663      	mov	r3, ip
 800d086:	9904      	ldr	r1, [sp, #16]
 800d088:	428b      	cmp	r3, r1
 800d08a:	d32a      	bcc.n	800d0e2 <__multiply+0xae>
 800d08c:	0023      	movs	r3, r4
 800d08e:	00bf      	lsls	r7, r7, #2
 800d090:	3314      	adds	r3, #20
 800d092:	3514      	adds	r5, #20
 800d094:	9308      	str	r3, [sp, #32]
 800d096:	00b6      	lsls	r6, r6, #2
 800d098:	19db      	adds	r3, r3, r7
 800d09a:	9305      	str	r3, [sp, #20]
 800d09c:	19ab      	adds	r3, r5, r6
 800d09e:	9309      	str	r3, [sp, #36]	; 0x24
 800d0a0:	2304      	movs	r3, #4
 800d0a2:	9306      	str	r3, [sp, #24]
 800d0a4:	0023      	movs	r3, r4
 800d0a6:	9a05      	ldr	r2, [sp, #20]
 800d0a8:	3315      	adds	r3, #21
 800d0aa:	9501      	str	r5, [sp, #4]
 800d0ac:	429a      	cmp	r2, r3
 800d0ae:	d305      	bcc.n	800d0bc <__multiply+0x88>
 800d0b0:	1b13      	subs	r3, r2, r4
 800d0b2:	3b15      	subs	r3, #21
 800d0b4:	089b      	lsrs	r3, r3, #2
 800d0b6:	3301      	adds	r3, #1
 800d0b8:	009b      	lsls	r3, r3, #2
 800d0ba:	9306      	str	r3, [sp, #24]
 800d0bc:	9b01      	ldr	r3, [sp, #4]
 800d0be:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d0c0:	4293      	cmp	r3, r2
 800d0c2:	d310      	bcc.n	800d0e6 <__multiply+0xb2>
 800d0c4:	9b03      	ldr	r3, [sp, #12]
 800d0c6:	2b00      	cmp	r3, #0
 800d0c8:	dd05      	ble.n	800d0d6 <__multiply+0xa2>
 800d0ca:	9b04      	ldr	r3, [sp, #16]
 800d0cc:	3b04      	subs	r3, #4
 800d0ce:	9304      	str	r3, [sp, #16]
 800d0d0:	681b      	ldr	r3, [r3, #0]
 800d0d2:	2b00      	cmp	r3, #0
 800d0d4:	d056      	beq.n	800d184 <__multiply+0x150>
 800d0d6:	9b02      	ldr	r3, [sp, #8]
 800d0d8:	9a03      	ldr	r2, [sp, #12]
 800d0da:	0018      	movs	r0, r3
 800d0dc:	611a      	str	r2, [r3, #16]
 800d0de:	b00b      	add	sp, #44	; 0x2c
 800d0e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d0e2:	c304      	stmia	r3!, {r2}
 800d0e4:	e7cf      	b.n	800d086 <__multiply+0x52>
 800d0e6:	9b01      	ldr	r3, [sp, #4]
 800d0e8:	6818      	ldr	r0, [r3, #0]
 800d0ea:	b280      	uxth	r0, r0
 800d0ec:	2800      	cmp	r0, #0
 800d0ee:	d01e      	beq.n	800d12e <__multiply+0xfa>
 800d0f0:	4667      	mov	r7, ip
 800d0f2:	2500      	movs	r5, #0
 800d0f4:	9e08      	ldr	r6, [sp, #32]
 800d0f6:	ce02      	ldmia	r6!, {r1}
 800d0f8:	683b      	ldr	r3, [r7, #0]
 800d0fa:	9307      	str	r3, [sp, #28]
 800d0fc:	b28b      	uxth	r3, r1
 800d0fe:	4343      	muls	r3, r0
 800d100:	001a      	movs	r2, r3
 800d102:	466b      	mov	r3, sp
 800d104:	8b9b      	ldrh	r3, [r3, #28]
 800d106:	18d3      	adds	r3, r2, r3
 800d108:	195b      	adds	r3, r3, r5
 800d10a:	0c0d      	lsrs	r5, r1, #16
 800d10c:	4345      	muls	r5, r0
 800d10e:	9a07      	ldr	r2, [sp, #28]
 800d110:	0c11      	lsrs	r1, r2, #16
 800d112:	1869      	adds	r1, r5, r1
 800d114:	0c1a      	lsrs	r2, r3, #16
 800d116:	188a      	adds	r2, r1, r2
 800d118:	b29b      	uxth	r3, r3
 800d11a:	0c15      	lsrs	r5, r2, #16
 800d11c:	0412      	lsls	r2, r2, #16
 800d11e:	431a      	orrs	r2, r3
 800d120:	9b05      	ldr	r3, [sp, #20]
 800d122:	c704      	stmia	r7!, {r2}
 800d124:	42b3      	cmp	r3, r6
 800d126:	d8e6      	bhi.n	800d0f6 <__multiply+0xc2>
 800d128:	4663      	mov	r3, ip
 800d12a:	9a06      	ldr	r2, [sp, #24]
 800d12c:	509d      	str	r5, [r3, r2]
 800d12e:	9b01      	ldr	r3, [sp, #4]
 800d130:	6818      	ldr	r0, [r3, #0]
 800d132:	0c00      	lsrs	r0, r0, #16
 800d134:	d020      	beq.n	800d178 <__multiply+0x144>
 800d136:	4663      	mov	r3, ip
 800d138:	0025      	movs	r5, r4
 800d13a:	4661      	mov	r1, ip
 800d13c:	2700      	movs	r7, #0
 800d13e:	681b      	ldr	r3, [r3, #0]
 800d140:	3514      	adds	r5, #20
 800d142:	682a      	ldr	r2, [r5, #0]
 800d144:	680e      	ldr	r6, [r1, #0]
 800d146:	b292      	uxth	r2, r2
 800d148:	4342      	muls	r2, r0
 800d14a:	0c36      	lsrs	r6, r6, #16
 800d14c:	1992      	adds	r2, r2, r6
 800d14e:	19d2      	adds	r2, r2, r7
 800d150:	0416      	lsls	r6, r2, #16
 800d152:	b29b      	uxth	r3, r3
 800d154:	431e      	orrs	r6, r3
 800d156:	600e      	str	r6, [r1, #0]
 800d158:	cd40      	ldmia	r5!, {r6}
 800d15a:	684b      	ldr	r3, [r1, #4]
 800d15c:	0c36      	lsrs	r6, r6, #16
 800d15e:	4346      	muls	r6, r0
 800d160:	b29b      	uxth	r3, r3
 800d162:	0c12      	lsrs	r2, r2, #16
 800d164:	18f3      	adds	r3, r6, r3
 800d166:	189b      	adds	r3, r3, r2
 800d168:	9a05      	ldr	r2, [sp, #20]
 800d16a:	0c1f      	lsrs	r7, r3, #16
 800d16c:	3104      	adds	r1, #4
 800d16e:	42aa      	cmp	r2, r5
 800d170:	d8e7      	bhi.n	800d142 <__multiply+0x10e>
 800d172:	4662      	mov	r2, ip
 800d174:	9906      	ldr	r1, [sp, #24]
 800d176:	5053      	str	r3, [r2, r1]
 800d178:	9b01      	ldr	r3, [sp, #4]
 800d17a:	3304      	adds	r3, #4
 800d17c:	9301      	str	r3, [sp, #4]
 800d17e:	2304      	movs	r3, #4
 800d180:	449c      	add	ip, r3
 800d182:	e79b      	b.n	800d0bc <__multiply+0x88>
 800d184:	9b03      	ldr	r3, [sp, #12]
 800d186:	3b01      	subs	r3, #1
 800d188:	9303      	str	r3, [sp, #12]
 800d18a:	e79b      	b.n	800d0c4 <__multiply+0x90>
 800d18c:	08014aa9 	.word	0x08014aa9
 800d190:	08014b1a 	.word	0x08014b1a

0800d194 <__pow5mult>:
 800d194:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d196:	2303      	movs	r3, #3
 800d198:	0015      	movs	r5, r2
 800d19a:	0007      	movs	r7, r0
 800d19c:	000e      	movs	r6, r1
 800d19e:	401a      	ands	r2, r3
 800d1a0:	421d      	tst	r5, r3
 800d1a2:	d008      	beq.n	800d1b6 <__pow5mult+0x22>
 800d1a4:	491a      	ldr	r1, [pc, #104]	; (800d210 <__pow5mult+0x7c>)
 800d1a6:	3a01      	subs	r2, #1
 800d1a8:	0092      	lsls	r2, r2, #2
 800d1aa:	5852      	ldr	r2, [r2, r1]
 800d1ac:	2300      	movs	r3, #0
 800d1ae:	0031      	movs	r1, r6
 800d1b0:	f7ff fe50 	bl	800ce54 <__multadd>
 800d1b4:	0006      	movs	r6, r0
 800d1b6:	10ad      	asrs	r5, r5, #2
 800d1b8:	d027      	beq.n	800d20a <__pow5mult+0x76>
 800d1ba:	6c3c      	ldr	r4, [r7, #64]	; 0x40
 800d1bc:	2c00      	cmp	r4, #0
 800d1be:	d107      	bne.n	800d1d0 <__pow5mult+0x3c>
 800d1c0:	0038      	movs	r0, r7
 800d1c2:	4914      	ldr	r1, [pc, #80]	; (800d214 <__pow5mult+0x80>)
 800d1c4:	f7ff ff1e 	bl	800d004 <__i2b>
 800d1c8:	2300      	movs	r3, #0
 800d1ca:	0004      	movs	r4, r0
 800d1cc:	6438      	str	r0, [r7, #64]	; 0x40
 800d1ce:	6003      	str	r3, [r0, #0]
 800d1d0:	2301      	movs	r3, #1
 800d1d2:	421d      	tst	r5, r3
 800d1d4:	d00a      	beq.n	800d1ec <__pow5mult+0x58>
 800d1d6:	0031      	movs	r1, r6
 800d1d8:	0022      	movs	r2, r4
 800d1da:	0038      	movs	r0, r7
 800d1dc:	f7ff ff2a 	bl	800d034 <__multiply>
 800d1e0:	0031      	movs	r1, r6
 800d1e2:	9001      	str	r0, [sp, #4]
 800d1e4:	0038      	movs	r0, r7
 800d1e6:	f7ff fe2b 	bl	800ce40 <_Bfree>
 800d1ea:	9e01      	ldr	r6, [sp, #4]
 800d1ec:	106d      	asrs	r5, r5, #1
 800d1ee:	d00c      	beq.n	800d20a <__pow5mult+0x76>
 800d1f0:	6820      	ldr	r0, [r4, #0]
 800d1f2:	2800      	cmp	r0, #0
 800d1f4:	d107      	bne.n	800d206 <__pow5mult+0x72>
 800d1f6:	0022      	movs	r2, r4
 800d1f8:	0021      	movs	r1, r4
 800d1fa:	0038      	movs	r0, r7
 800d1fc:	f7ff ff1a 	bl	800d034 <__multiply>
 800d200:	2300      	movs	r3, #0
 800d202:	6020      	str	r0, [r4, #0]
 800d204:	6003      	str	r3, [r0, #0]
 800d206:	0004      	movs	r4, r0
 800d208:	e7e2      	b.n	800d1d0 <__pow5mult+0x3c>
 800d20a:	0030      	movs	r0, r6
 800d20c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d20e:	46c0      	nop			; (mov r8, r8)
 800d210:	08014c68 	.word	0x08014c68
 800d214:	00000271 	.word	0x00000271

0800d218 <__lshift>:
 800d218:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d21a:	000c      	movs	r4, r1
 800d21c:	0017      	movs	r7, r2
 800d21e:	6923      	ldr	r3, [r4, #16]
 800d220:	1155      	asrs	r5, r2, #5
 800d222:	b087      	sub	sp, #28
 800d224:	18eb      	adds	r3, r5, r3
 800d226:	9302      	str	r3, [sp, #8]
 800d228:	3301      	adds	r3, #1
 800d22a:	9301      	str	r3, [sp, #4]
 800d22c:	6849      	ldr	r1, [r1, #4]
 800d22e:	68a3      	ldr	r3, [r4, #8]
 800d230:	9004      	str	r0, [sp, #16]
 800d232:	9a01      	ldr	r2, [sp, #4]
 800d234:	4293      	cmp	r3, r2
 800d236:	db10      	blt.n	800d25a <__lshift+0x42>
 800d238:	9804      	ldr	r0, [sp, #16]
 800d23a:	f7ff fdd9 	bl	800cdf0 <_Balloc>
 800d23e:	2300      	movs	r3, #0
 800d240:	0002      	movs	r2, r0
 800d242:	0006      	movs	r6, r0
 800d244:	0019      	movs	r1, r3
 800d246:	3214      	adds	r2, #20
 800d248:	4298      	cmp	r0, r3
 800d24a:	d10c      	bne.n	800d266 <__lshift+0x4e>
 800d24c:	31df      	adds	r1, #223	; 0xdf
 800d24e:	0032      	movs	r2, r6
 800d250:	4b26      	ldr	r3, [pc, #152]	; (800d2ec <__lshift+0xd4>)
 800d252:	4827      	ldr	r0, [pc, #156]	; (800d2f0 <__lshift+0xd8>)
 800d254:	31ff      	adds	r1, #255	; 0xff
 800d256:	f003 f88f 	bl	8010378 <__assert_func>
 800d25a:	3101      	adds	r1, #1
 800d25c:	005b      	lsls	r3, r3, #1
 800d25e:	e7e8      	b.n	800d232 <__lshift+0x1a>
 800d260:	0098      	lsls	r0, r3, #2
 800d262:	5011      	str	r1, [r2, r0]
 800d264:	3301      	adds	r3, #1
 800d266:	42ab      	cmp	r3, r5
 800d268:	dbfa      	blt.n	800d260 <__lshift+0x48>
 800d26a:	43eb      	mvns	r3, r5
 800d26c:	17db      	asrs	r3, r3, #31
 800d26e:	401d      	ands	r5, r3
 800d270:	211f      	movs	r1, #31
 800d272:	0023      	movs	r3, r4
 800d274:	0038      	movs	r0, r7
 800d276:	00ad      	lsls	r5, r5, #2
 800d278:	1955      	adds	r5, r2, r5
 800d27a:	6922      	ldr	r2, [r4, #16]
 800d27c:	3314      	adds	r3, #20
 800d27e:	0092      	lsls	r2, r2, #2
 800d280:	4008      	ands	r0, r1
 800d282:	4684      	mov	ip, r0
 800d284:	189a      	adds	r2, r3, r2
 800d286:	420f      	tst	r7, r1
 800d288:	d02a      	beq.n	800d2e0 <__lshift+0xc8>
 800d28a:	3101      	adds	r1, #1
 800d28c:	1a09      	subs	r1, r1, r0
 800d28e:	9105      	str	r1, [sp, #20]
 800d290:	2100      	movs	r1, #0
 800d292:	9503      	str	r5, [sp, #12]
 800d294:	4667      	mov	r7, ip
 800d296:	6818      	ldr	r0, [r3, #0]
 800d298:	40b8      	lsls	r0, r7
 800d29a:	4308      	orrs	r0, r1
 800d29c:	9903      	ldr	r1, [sp, #12]
 800d29e:	c101      	stmia	r1!, {r0}
 800d2a0:	9103      	str	r1, [sp, #12]
 800d2a2:	9805      	ldr	r0, [sp, #20]
 800d2a4:	cb02      	ldmia	r3!, {r1}
 800d2a6:	40c1      	lsrs	r1, r0
 800d2a8:	429a      	cmp	r2, r3
 800d2aa:	d8f3      	bhi.n	800d294 <__lshift+0x7c>
 800d2ac:	0020      	movs	r0, r4
 800d2ae:	3015      	adds	r0, #21
 800d2b0:	2304      	movs	r3, #4
 800d2b2:	4282      	cmp	r2, r0
 800d2b4:	d304      	bcc.n	800d2c0 <__lshift+0xa8>
 800d2b6:	1b13      	subs	r3, r2, r4
 800d2b8:	3b15      	subs	r3, #21
 800d2ba:	089b      	lsrs	r3, r3, #2
 800d2bc:	3301      	adds	r3, #1
 800d2be:	009b      	lsls	r3, r3, #2
 800d2c0:	50e9      	str	r1, [r5, r3]
 800d2c2:	2900      	cmp	r1, #0
 800d2c4:	d002      	beq.n	800d2cc <__lshift+0xb4>
 800d2c6:	9b02      	ldr	r3, [sp, #8]
 800d2c8:	3302      	adds	r3, #2
 800d2ca:	9301      	str	r3, [sp, #4]
 800d2cc:	9b01      	ldr	r3, [sp, #4]
 800d2ce:	9804      	ldr	r0, [sp, #16]
 800d2d0:	3b01      	subs	r3, #1
 800d2d2:	0021      	movs	r1, r4
 800d2d4:	6133      	str	r3, [r6, #16]
 800d2d6:	f7ff fdb3 	bl	800ce40 <_Bfree>
 800d2da:	0030      	movs	r0, r6
 800d2dc:	b007      	add	sp, #28
 800d2de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d2e0:	cb02      	ldmia	r3!, {r1}
 800d2e2:	c502      	stmia	r5!, {r1}
 800d2e4:	429a      	cmp	r2, r3
 800d2e6:	d8fb      	bhi.n	800d2e0 <__lshift+0xc8>
 800d2e8:	e7f0      	b.n	800d2cc <__lshift+0xb4>
 800d2ea:	46c0      	nop			; (mov r8, r8)
 800d2ec:	08014aa9 	.word	0x08014aa9
 800d2f0:	08014b1a 	.word	0x08014b1a

0800d2f4 <__mcmp>:
 800d2f4:	b530      	push	{r4, r5, lr}
 800d2f6:	690b      	ldr	r3, [r1, #16]
 800d2f8:	6904      	ldr	r4, [r0, #16]
 800d2fa:	0002      	movs	r2, r0
 800d2fc:	1ae0      	subs	r0, r4, r3
 800d2fe:	429c      	cmp	r4, r3
 800d300:	d10e      	bne.n	800d320 <__mcmp+0x2c>
 800d302:	3214      	adds	r2, #20
 800d304:	009b      	lsls	r3, r3, #2
 800d306:	3114      	adds	r1, #20
 800d308:	0014      	movs	r4, r2
 800d30a:	18c9      	adds	r1, r1, r3
 800d30c:	18d2      	adds	r2, r2, r3
 800d30e:	3a04      	subs	r2, #4
 800d310:	3904      	subs	r1, #4
 800d312:	6815      	ldr	r5, [r2, #0]
 800d314:	680b      	ldr	r3, [r1, #0]
 800d316:	429d      	cmp	r5, r3
 800d318:	d003      	beq.n	800d322 <__mcmp+0x2e>
 800d31a:	2001      	movs	r0, #1
 800d31c:	429d      	cmp	r5, r3
 800d31e:	d303      	bcc.n	800d328 <__mcmp+0x34>
 800d320:	bd30      	pop	{r4, r5, pc}
 800d322:	4294      	cmp	r4, r2
 800d324:	d3f3      	bcc.n	800d30e <__mcmp+0x1a>
 800d326:	e7fb      	b.n	800d320 <__mcmp+0x2c>
 800d328:	4240      	negs	r0, r0
 800d32a:	e7f9      	b.n	800d320 <__mcmp+0x2c>

0800d32c <__mdiff>:
 800d32c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d32e:	000e      	movs	r6, r1
 800d330:	0007      	movs	r7, r0
 800d332:	0011      	movs	r1, r2
 800d334:	0030      	movs	r0, r6
 800d336:	b087      	sub	sp, #28
 800d338:	0014      	movs	r4, r2
 800d33a:	f7ff ffdb 	bl	800d2f4 <__mcmp>
 800d33e:	1e05      	subs	r5, r0, #0
 800d340:	d110      	bne.n	800d364 <__mdiff+0x38>
 800d342:	0001      	movs	r1, r0
 800d344:	0038      	movs	r0, r7
 800d346:	f7ff fd53 	bl	800cdf0 <_Balloc>
 800d34a:	1e02      	subs	r2, r0, #0
 800d34c:	d104      	bne.n	800d358 <__mdiff+0x2c>
 800d34e:	4b3f      	ldr	r3, [pc, #252]	; (800d44c <__mdiff+0x120>)
 800d350:	483f      	ldr	r0, [pc, #252]	; (800d450 <__mdiff+0x124>)
 800d352:	4940      	ldr	r1, [pc, #256]	; (800d454 <__mdiff+0x128>)
 800d354:	f003 f810 	bl	8010378 <__assert_func>
 800d358:	2301      	movs	r3, #1
 800d35a:	6145      	str	r5, [r0, #20]
 800d35c:	6103      	str	r3, [r0, #16]
 800d35e:	0010      	movs	r0, r2
 800d360:	b007      	add	sp, #28
 800d362:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d364:	2301      	movs	r3, #1
 800d366:	9301      	str	r3, [sp, #4]
 800d368:	2800      	cmp	r0, #0
 800d36a:	db04      	blt.n	800d376 <__mdiff+0x4a>
 800d36c:	0023      	movs	r3, r4
 800d36e:	0034      	movs	r4, r6
 800d370:	001e      	movs	r6, r3
 800d372:	2300      	movs	r3, #0
 800d374:	9301      	str	r3, [sp, #4]
 800d376:	0038      	movs	r0, r7
 800d378:	6861      	ldr	r1, [r4, #4]
 800d37a:	f7ff fd39 	bl	800cdf0 <_Balloc>
 800d37e:	1e02      	subs	r2, r0, #0
 800d380:	d103      	bne.n	800d38a <__mdiff+0x5e>
 800d382:	4b32      	ldr	r3, [pc, #200]	; (800d44c <__mdiff+0x120>)
 800d384:	4832      	ldr	r0, [pc, #200]	; (800d450 <__mdiff+0x124>)
 800d386:	4934      	ldr	r1, [pc, #208]	; (800d458 <__mdiff+0x12c>)
 800d388:	e7e4      	b.n	800d354 <__mdiff+0x28>
 800d38a:	9b01      	ldr	r3, [sp, #4]
 800d38c:	2700      	movs	r7, #0
 800d38e:	60c3      	str	r3, [r0, #12]
 800d390:	6920      	ldr	r0, [r4, #16]
 800d392:	3414      	adds	r4, #20
 800d394:	0083      	lsls	r3, r0, #2
 800d396:	18e3      	adds	r3, r4, r3
 800d398:	0021      	movs	r1, r4
 800d39a:	9401      	str	r4, [sp, #4]
 800d39c:	0034      	movs	r4, r6
 800d39e:	9302      	str	r3, [sp, #8]
 800d3a0:	6933      	ldr	r3, [r6, #16]
 800d3a2:	3414      	adds	r4, #20
 800d3a4:	009b      	lsls	r3, r3, #2
 800d3a6:	18e3      	adds	r3, r4, r3
 800d3a8:	9303      	str	r3, [sp, #12]
 800d3aa:	0013      	movs	r3, r2
 800d3ac:	3314      	adds	r3, #20
 800d3ae:	469c      	mov	ip, r3
 800d3b0:	9305      	str	r3, [sp, #20]
 800d3b2:	9104      	str	r1, [sp, #16]
 800d3b4:	9b04      	ldr	r3, [sp, #16]
 800d3b6:	cc02      	ldmia	r4!, {r1}
 800d3b8:	cb20      	ldmia	r3!, {r5}
 800d3ba:	9304      	str	r3, [sp, #16]
 800d3bc:	b2ab      	uxth	r3, r5
 800d3be:	19df      	adds	r7, r3, r7
 800d3c0:	b28b      	uxth	r3, r1
 800d3c2:	1afb      	subs	r3, r7, r3
 800d3c4:	0c09      	lsrs	r1, r1, #16
 800d3c6:	0c2d      	lsrs	r5, r5, #16
 800d3c8:	1a6d      	subs	r5, r5, r1
 800d3ca:	1419      	asrs	r1, r3, #16
 800d3cc:	1869      	adds	r1, r5, r1
 800d3ce:	b29b      	uxth	r3, r3
 800d3d0:	140f      	asrs	r7, r1, #16
 800d3d2:	0409      	lsls	r1, r1, #16
 800d3d4:	4319      	orrs	r1, r3
 800d3d6:	4663      	mov	r3, ip
 800d3d8:	c302      	stmia	r3!, {r1}
 800d3da:	469c      	mov	ip, r3
 800d3dc:	9b03      	ldr	r3, [sp, #12]
 800d3de:	42a3      	cmp	r3, r4
 800d3e0:	d8e8      	bhi.n	800d3b4 <__mdiff+0x88>
 800d3e2:	0031      	movs	r1, r6
 800d3e4:	9c03      	ldr	r4, [sp, #12]
 800d3e6:	3115      	adds	r1, #21
 800d3e8:	2304      	movs	r3, #4
 800d3ea:	428c      	cmp	r4, r1
 800d3ec:	d304      	bcc.n	800d3f8 <__mdiff+0xcc>
 800d3ee:	1ba3      	subs	r3, r4, r6
 800d3f0:	3b15      	subs	r3, #21
 800d3f2:	089b      	lsrs	r3, r3, #2
 800d3f4:	3301      	adds	r3, #1
 800d3f6:	009b      	lsls	r3, r3, #2
 800d3f8:	9901      	ldr	r1, [sp, #4]
 800d3fa:	18cd      	adds	r5, r1, r3
 800d3fc:	9905      	ldr	r1, [sp, #20]
 800d3fe:	002e      	movs	r6, r5
 800d400:	18cb      	adds	r3, r1, r3
 800d402:	469c      	mov	ip, r3
 800d404:	9902      	ldr	r1, [sp, #8]
 800d406:	428e      	cmp	r6, r1
 800d408:	d310      	bcc.n	800d42c <__mdiff+0x100>
 800d40a:	9e02      	ldr	r6, [sp, #8]
 800d40c:	1ee9      	subs	r1, r5, #3
 800d40e:	2400      	movs	r4, #0
 800d410:	428e      	cmp	r6, r1
 800d412:	d304      	bcc.n	800d41e <__mdiff+0xf2>
 800d414:	0031      	movs	r1, r6
 800d416:	3103      	adds	r1, #3
 800d418:	1b49      	subs	r1, r1, r5
 800d41a:	0889      	lsrs	r1, r1, #2
 800d41c:	008c      	lsls	r4, r1, #2
 800d41e:	191b      	adds	r3, r3, r4
 800d420:	3b04      	subs	r3, #4
 800d422:	6819      	ldr	r1, [r3, #0]
 800d424:	2900      	cmp	r1, #0
 800d426:	d00f      	beq.n	800d448 <__mdiff+0x11c>
 800d428:	6110      	str	r0, [r2, #16]
 800d42a:	e798      	b.n	800d35e <__mdiff+0x32>
 800d42c:	ce02      	ldmia	r6!, {r1}
 800d42e:	b28c      	uxth	r4, r1
 800d430:	19e4      	adds	r4, r4, r7
 800d432:	0c0f      	lsrs	r7, r1, #16
 800d434:	1421      	asrs	r1, r4, #16
 800d436:	1879      	adds	r1, r7, r1
 800d438:	b2a4      	uxth	r4, r4
 800d43a:	140f      	asrs	r7, r1, #16
 800d43c:	0409      	lsls	r1, r1, #16
 800d43e:	4321      	orrs	r1, r4
 800d440:	4664      	mov	r4, ip
 800d442:	c402      	stmia	r4!, {r1}
 800d444:	46a4      	mov	ip, r4
 800d446:	e7dd      	b.n	800d404 <__mdiff+0xd8>
 800d448:	3801      	subs	r0, #1
 800d44a:	e7e9      	b.n	800d420 <__mdiff+0xf4>
 800d44c:	08014aa9 	.word	0x08014aa9
 800d450:	08014b1a 	.word	0x08014b1a
 800d454:	00000237 	.word	0x00000237
 800d458:	00000245 	.word	0x00000245

0800d45c <__ulp>:
 800d45c:	2000      	movs	r0, #0
 800d45e:	4b0b      	ldr	r3, [pc, #44]	; (800d48c <__ulp+0x30>)
 800d460:	4019      	ands	r1, r3
 800d462:	4b0b      	ldr	r3, [pc, #44]	; (800d490 <__ulp+0x34>)
 800d464:	18c9      	adds	r1, r1, r3
 800d466:	4281      	cmp	r1, r0
 800d468:	dc06      	bgt.n	800d478 <__ulp+0x1c>
 800d46a:	4249      	negs	r1, r1
 800d46c:	150b      	asrs	r3, r1, #20
 800d46e:	2b13      	cmp	r3, #19
 800d470:	dc03      	bgt.n	800d47a <__ulp+0x1e>
 800d472:	2180      	movs	r1, #128	; 0x80
 800d474:	0309      	lsls	r1, r1, #12
 800d476:	4119      	asrs	r1, r3
 800d478:	4770      	bx	lr
 800d47a:	3b14      	subs	r3, #20
 800d47c:	2001      	movs	r0, #1
 800d47e:	2b1e      	cmp	r3, #30
 800d480:	dc02      	bgt.n	800d488 <__ulp+0x2c>
 800d482:	2080      	movs	r0, #128	; 0x80
 800d484:	0600      	lsls	r0, r0, #24
 800d486:	40d8      	lsrs	r0, r3
 800d488:	2100      	movs	r1, #0
 800d48a:	e7f5      	b.n	800d478 <__ulp+0x1c>
 800d48c:	7ff00000 	.word	0x7ff00000
 800d490:	fcc00000 	.word	0xfcc00000

0800d494 <__b2d>:
 800d494:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d496:	0006      	movs	r6, r0
 800d498:	6903      	ldr	r3, [r0, #16]
 800d49a:	3614      	adds	r6, #20
 800d49c:	009b      	lsls	r3, r3, #2
 800d49e:	18f3      	adds	r3, r6, r3
 800d4a0:	1f1d      	subs	r5, r3, #4
 800d4a2:	682c      	ldr	r4, [r5, #0]
 800d4a4:	000f      	movs	r7, r1
 800d4a6:	0020      	movs	r0, r4
 800d4a8:	9301      	str	r3, [sp, #4]
 800d4aa:	f7ff fd63 	bl	800cf74 <__hi0bits>
 800d4ae:	2220      	movs	r2, #32
 800d4b0:	1a12      	subs	r2, r2, r0
 800d4b2:	603a      	str	r2, [r7, #0]
 800d4b4:	0003      	movs	r3, r0
 800d4b6:	4a1c      	ldr	r2, [pc, #112]	; (800d528 <__b2d+0x94>)
 800d4b8:	280a      	cmp	r0, #10
 800d4ba:	dc15      	bgt.n	800d4e8 <__b2d+0x54>
 800d4bc:	210b      	movs	r1, #11
 800d4be:	0027      	movs	r7, r4
 800d4c0:	1a09      	subs	r1, r1, r0
 800d4c2:	40cf      	lsrs	r7, r1
 800d4c4:	433a      	orrs	r2, r7
 800d4c6:	468c      	mov	ip, r1
 800d4c8:	0011      	movs	r1, r2
 800d4ca:	2200      	movs	r2, #0
 800d4cc:	42ae      	cmp	r6, r5
 800d4ce:	d202      	bcs.n	800d4d6 <__b2d+0x42>
 800d4d0:	9a01      	ldr	r2, [sp, #4]
 800d4d2:	3a08      	subs	r2, #8
 800d4d4:	6812      	ldr	r2, [r2, #0]
 800d4d6:	3315      	adds	r3, #21
 800d4d8:	409c      	lsls	r4, r3
 800d4da:	4663      	mov	r3, ip
 800d4dc:	0027      	movs	r7, r4
 800d4de:	40da      	lsrs	r2, r3
 800d4e0:	4317      	orrs	r7, r2
 800d4e2:	0038      	movs	r0, r7
 800d4e4:	b003      	add	sp, #12
 800d4e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d4e8:	2700      	movs	r7, #0
 800d4ea:	42ae      	cmp	r6, r5
 800d4ec:	d202      	bcs.n	800d4f4 <__b2d+0x60>
 800d4ee:	9d01      	ldr	r5, [sp, #4]
 800d4f0:	3d08      	subs	r5, #8
 800d4f2:	682f      	ldr	r7, [r5, #0]
 800d4f4:	210b      	movs	r1, #11
 800d4f6:	4249      	negs	r1, r1
 800d4f8:	468c      	mov	ip, r1
 800d4fa:	449c      	add	ip, r3
 800d4fc:	2b0b      	cmp	r3, #11
 800d4fe:	d010      	beq.n	800d522 <__b2d+0x8e>
 800d500:	4661      	mov	r1, ip
 800d502:	2320      	movs	r3, #32
 800d504:	408c      	lsls	r4, r1
 800d506:	1a5b      	subs	r3, r3, r1
 800d508:	0039      	movs	r1, r7
 800d50a:	40d9      	lsrs	r1, r3
 800d50c:	430c      	orrs	r4, r1
 800d50e:	4322      	orrs	r2, r4
 800d510:	0011      	movs	r1, r2
 800d512:	2200      	movs	r2, #0
 800d514:	42b5      	cmp	r5, r6
 800d516:	d901      	bls.n	800d51c <__b2d+0x88>
 800d518:	3d04      	subs	r5, #4
 800d51a:	682a      	ldr	r2, [r5, #0]
 800d51c:	4664      	mov	r4, ip
 800d51e:	40a7      	lsls	r7, r4
 800d520:	e7dd      	b.n	800d4de <__b2d+0x4a>
 800d522:	4322      	orrs	r2, r4
 800d524:	0011      	movs	r1, r2
 800d526:	e7dc      	b.n	800d4e2 <__b2d+0x4e>
 800d528:	3ff00000 	.word	0x3ff00000

0800d52c <__d2b>:
 800d52c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d52e:	2101      	movs	r1, #1
 800d530:	0014      	movs	r4, r2
 800d532:	001d      	movs	r5, r3
 800d534:	9f08      	ldr	r7, [sp, #32]
 800d536:	f7ff fc5b 	bl	800cdf0 <_Balloc>
 800d53a:	1e06      	subs	r6, r0, #0
 800d53c:	d105      	bne.n	800d54a <__d2b+0x1e>
 800d53e:	0032      	movs	r2, r6
 800d540:	4b24      	ldr	r3, [pc, #144]	; (800d5d4 <__d2b+0xa8>)
 800d542:	4825      	ldr	r0, [pc, #148]	; (800d5d8 <__d2b+0xac>)
 800d544:	4925      	ldr	r1, [pc, #148]	; (800d5dc <__d2b+0xb0>)
 800d546:	f002 ff17 	bl	8010378 <__assert_func>
 800d54a:	032b      	lsls	r3, r5, #12
 800d54c:	006d      	lsls	r5, r5, #1
 800d54e:	0b1b      	lsrs	r3, r3, #12
 800d550:	0d6d      	lsrs	r5, r5, #21
 800d552:	d125      	bne.n	800d5a0 <__d2b+0x74>
 800d554:	9301      	str	r3, [sp, #4]
 800d556:	2c00      	cmp	r4, #0
 800d558:	d028      	beq.n	800d5ac <__d2b+0x80>
 800d55a:	4668      	mov	r0, sp
 800d55c:	9400      	str	r4, [sp, #0]
 800d55e:	f7ff fd23 	bl	800cfa8 <__lo0bits>
 800d562:	9b01      	ldr	r3, [sp, #4]
 800d564:	9900      	ldr	r1, [sp, #0]
 800d566:	2800      	cmp	r0, #0
 800d568:	d01e      	beq.n	800d5a8 <__d2b+0x7c>
 800d56a:	2220      	movs	r2, #32
 800d56c:	001c      	movs	r4, r3
 800d56e:	1a12      	subs	r2, r2, r0
 800d570:	4094      	lsls	r4, r2
 800d572:	0022      	movs	r2, r4
 800d574:	40c3      	lsrs	r3, r0
 800d576:	430a      	orrs	r2, r1
 800d578:	6172      	str	r2, [r6, #20]
 800d57a:	9301      	str	r3, [sp, #4]
 800d57c:	9c01      	ldr	r4, [sp, #4]
 800d57e:	61b4      	str	r4, [r6, #24]
 800d580:	1e63      	subs	r3, r4, #1
 800d582:	419c      	sbcs	r4, r3
 800d584:	3401      	adds	r4, #1
 800d586:	6134      	str	r4, [r6, #16]
 800d588:	2d00      	cmp	r5, #0
 800d58a:	d017      	beq.n	800d5bc <__d2b+0x90>
 800d58c:	2435      	movs	r4, #53	; 0x35
 800d58e:	4b14      	ldr	r3, [pc, #80]	; (800d5e0 <__d2b+0xb4>)
 800d590:	18ed      	adds	r5, r5, r3
 800d592:	182d      	adds	r5, r5, r0
 800d594:	603d      	str	r5, [r7, #0]
 800d596:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d598:	1a24      	subs	r4, r4, r0
 800d59a:	601c      	str	r4, [r3, #0]
 800d59c:	0030      	movs	r0, r6
 800d59e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d5a0:	2280      	movs	r2, #128	; 0x80
 800d5a2:	0352      	lsls	r2, r2, #13
 800d5a4:	4313      	orrs	r3, r2
 800d5a6:	e7d5      	b.n	800d554 <__d2b+0x28>
 800d5a8:	6171      	str	r1, [r6, #20]
 800d5aa:	e7e7      	b.n	800d57c <__d2b+0x50>
 800d5ac:	a801      	add	r0, sp, #4
 800d5ae:	f7ff fcfb 	bl	800cfa8 <__lo0bits>
 800d5b2:	9b01      	ldr	r3, [sp, #4]
 800d5b4:	2401      	movs	r4, #1
 800d5b6:	6173      	str	r3, [r6, #20]
 800d5b8:	3020      	adds	r0, #32
 800d5ba:	e7e4      	b.n	800d586 <__d2b+0x5a>
 800d5bc:	4b09      	ldr	r3, [pc, #36]	; (800d5e4 <__d2b+0xb8>)
 800d5be:	18c0      	adds	r0, r0, r3
 800d5c0:	4b09      	ldr	r3, [pc, #36]	; (800d5e8 <__d2b+0xbc>)
 800d5c2:	6038      	str	r0, [r7, #0]
 800d5c4:	18e3      	adds	r3, r4, r3
 800d5c6:	009b      	lsls	r3, r3, #2
 800d5c8:	18f3      	adds	r3, r6, r3
 800d5ca:	6958      	ldr	r0, [r3, #20]
 800d5cc:	f7ff fcd2 	bl	800cf74 <__hi0bits>
 800d5d0:	0164      	lsls	r4, r4, #5
 800d5d2:	e7e0      	b.n	800d596 <__d2b+0x6a>
 800d5d4:	08014aa9 	.word	0x08014aa9
 800d5d8:	08014b1a 	.word	0x08014b1a
 800d5dc:	0000030f 	.word	0x0000030f
 800d5e0:	fffffbcd 	.word	0xfffffbcd
 800d5e4:	fffffbce 	.word	0xfffffbce
 800d5e8:	3fffffff 	.word	0x3fffffff

0800d5ec <__ratio>:
 800d5ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d5ee:	b087      	sub	sp, #28
 800d5f0:	000f      	movs	r7, r1
 800d5f2:	a904      	add	r1, sp, #16
 800d5f4:	0006      	movs	r6, r0
 800d5f6:	f7ff ff4d 	bl	800d494 <__b2d>
 800d5fa:	9000      	str	r0, [sp, #0]
 800d5fc:	9101      	str	r1, [sp, #4]
 800d5fe:	9c00      	ldr	r4, [sp, #0]
 800d600:	9d01      	ldr	r5, [sp, #4]
 800d602:	0038      	movs	r0, r7
 800d604:	a905      	add	r1, sp, #20
 800d606:	f7ff ff45 	bl	800d494 <__b2d>
 800d60a:	9002      	str	r0, [sp, #8]
 800d60c:	9103      	str	r1, [sp, #12]
 800d60e:	9a02      	ldr	r2, [sp, #8]
 800d610:	9b03      	ldr	r3, [sp, #12]
 800d612:	6930      	ldr	r0, [r6, #16]
 800d614:	6939      	ldr	r1, [r7, #16]
 800d616:	9e04      	ldr	r6, [sp, #16]
 800d618:	1a40      	subs	r0, r0, r1
 800d61a:	9905      	ldr	r1, [sp, #20]
 800d61c:	0140      	lsls	r0, r0, #5
 800d61e:	1a71      	subs	r1, r6, r1
 800d620:	1841      	adds	r1, r0, r1
 800d622:	0508      	lsls	r0, r1, #20
 800d624:	2900      	cmp	r1, #0
 800d626:	dd07      	ble.n	800d638 <__ratio+0x4c>
 800d628:	9901      	ldr	r1, [sp, #4]
 800d62a:	1845      	adds	r5, r0, r1
 800d62c:	0020      	movs	r0, r4
 800d62e:	0029      	movs	r1, r5
 800d630:	f7f3 fc22 	bl	8000e78 <__aeabi_ddiv>
 800d634:	b007      	add	sp, #28
 800d636:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d638:	9903      	ldr	r1, [sp, #12]
 800d63a:	1a0b      	subs	r3, r1, r0
 800d63c:	e7f6      	b.n	800d62c <__ratio+0x40>

0800d63e <__copybits>:
 800d63e:	b570      	push	{r4, r5, r6, lr}
 800d640:	0014      	movs	r4, r2
 800d642:	0005      	movs	r5, r0
 800d644:	3901      	subs	r1, #1
 800d646:	6913      	ldr	r3, [r2, #16]
 800d648:	1149      	asrs	r1, r1, #5
 800d64a:	3101      	adds	r1, #1
 800d64c:	0089      	lsls	r1, r1, #2
 800d64e:	3414      	adds	r4, #20
 800d650:	009b      	lsls	r3, r3, #2
 800d652:	1841      	adds	r1, r0, r1
 800d654:	18e3      	adds	r3, r4, r3
 800d656:	42a3      	cmp	r3, r4
 800d658:	d80d      	bhi.n	800d676 <__copybits+0x38>
 800d65a:	0014      	movs	r4, r2
 800d65c:	3411      	adds	r4, #17
 800d65e:	2500      	movs	r5, #0
 800d660:	429c      	cmp	r4, r3
 800d662:	d803      	bhi.n	800d66c <__copybits+0x2e>
 800d664:	1a9b      	subs	r3, r3, r2
 800d666:	3b11      	subs	r3, #17
 800d668:	089b      	lsrs	r3, r3, #2
 800d66a:	009d      	lsls	r5, r3, #2
 800d66c:	2300      	movs	r3, #0
 800d66e:	1940      	adds	r0, r0, r5
 800d670:	4281      	cmp	r1, r0
 800d672:	d803      	bhi.n	800d67c <__copybits+0x3e>
 800d674:	bd70      	pop	{r4, r5, r6, pc}
 800d676:	cc40      	ldmia	r4!, {r6}
 800d678:	c540      	stmia	r5!, {r6}
 800d67a:	e7ec      	b.n	800d656 <__copybits+0x18>
 800d67c:	c008      	stmia	r0!, {r3}
 800d67e:	e7f7      	b.n	800d670 <__copybits+0x32>

0800d680 <__any_on>:
 800d680:	0002      	movs	r2, r0
 800d682:	6900      	ldr	r0, [r0, #16]
 800d684:	b510      	push	{r4, lr}
 800d686:	3214      	adds	r2, #20
 800d688:	114b      	asrs	r3, r1, #5
 800d68a:	4298      	cmp	r0, r3
 800d68c:	db13      	blt.n	800d6b6 <__any_on+0x36>
 800d68e:	dd0c      	ble.n	800d6aa <__any_on+0x2a>
 800d690:	241f      	movs	r4, #31
 800d692:	0008      	movs	r0, r1
 800d694:	4020      	ands	r0, r4
 800d696:	4221      	tst	r1, r4
 800d698:	d007      	beq.n	800d6aa <__any_on+0x2a>
 800d69a:	0099      	lsls	r1, r3, #2
 800d69c:	588c      	ldr	r4, [r1, r2]
 800d69e:	0021      	movs	r1, r4
 800d6a0:	40c1      	lsrs	r1, r0
 800d6a2:	4081      	lsls	r1, r0
 800d6a4:	2001      	movs	r0, #1
 800d6a6:	428c      	cmp	r4, r1
 800d6a8:	d104      	bne.n	800d6b4 <__any_on+0x34>
 800d6aa:	009b      	lsls	r3, r3, #2
 800d6ac:	18d3      	adds	r3, r2, r3
 800d6ae:	4293      	cmp	r3, r2
 800d6b0:	d803      	bhi.n	800d6ba <__any_on+0x3a>
 800d6b2:	2000      	movs	r0, #0
 800d6b4:	bd10      	pop	{r4, pc}
 800d6b6:	0003      	movs	r3, r0
 800d6b8:	e7f7      	b.n	800d6aa <__any_on+0x2a>
 800d6ba:	3b04      	subs	r3, #4
 800d6bc:	6819      	ldr	r1, [r3, #0]
 800d6be:	2900      	cmp	r1, #0
 800d6c0:	d0f5      	beq.n	800d6ae <__any_on+0x2e>
 800d6c2:	2001      	movs	r0, #1
 800d6c4:	e7f6      	b.n	800d6b4 <__any_on+0x34>

0800d6c6 <__ascii_wctomb>:
 800d6c6:	0003      	movs	r3, r0
 800d6c8:	1e08      	subs	r0, r1, #0
 800d6ca:	d005      	beq.n	800d6d8 <__ascii_wctomb+0x12>
 800d6cc:	2aff      	cmp	r2, #255	; 0xff
 800d6ce:	d904      	bls.n	800d6da <__ascii_wctomb+0x14>
 800d6d0:	228a      	movs	r2, #138	; 0x8a
 800d6d2:	2001      	movs	r0, #1
 800d6d4:	601a      	str	r2, [r3, #0]
 800d6d6:	4240      	negs	r0, r0
 800d6d8:	4770      	bx	lr
 800d6da:	2001      	movs	r0, #1
 800d6dc:	700a      	strb	r2, [r1, #0]
 800d6de:	e7fb      	b.n	800d6d8 <__ascii_wctomb+0x12>

0800d6e0 <_svfprintf_r>:
 800d6e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d6e2:	b0d9      	sub	sp, #356	; 0x164
 800d6e4:	001c      	movs	r4, r3
 800d6e6:	910b      	str	r1, [sp, #44]	; 0x2c
 800d6e8:	9208      	str	r2, [sp, #32]
 800d6ea:	900a      	str	r0, [sp, #40]	; 0x28
 800d6ec:	f002 fdae 	bl	801024c <_localeconv_r>
 800d6f0:	6803      	ldr	r3, [r0, #0]
 800d6f2:	0018      	movs	r0, r3
 800d6f4:	931c      	str	r3, [sp, #112]	; 0x70
 800d6f6:	f7f2 fd05 	bl	8000104 <strlen>
 800d6fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d6fc:	9016      	str	r0, [sp, #88]	; 0x58
 800d6fe:	899b      	ldrh	r3, [r3, #12]
 800d700:	061b      	lsls	r3, r3, #24
 800d702:	d517      	bpl.n	800d734 <_svfprintf_r+0x54>
 800d704:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d706:	691b      	ldr	r3, [r3, #16]
 800d708:	2b00      	cmp	r3, #0
 800d70a:	d113      	bne.n	800d734 <_svfprintf_r+0x54>
 800d70c:	2140      	movs	r1, #64	; 0x40
 800d70e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d710:	f7fd fa94 	bl	800ac3c <_malloc_r>
 800d714:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d716:	6018      	str	r0, [r3, #0]
 800d718:	6118      	str	r0, [r3, #16]
 800d71a:	2800      	cmp	r0, #0
 800d71c:	d107      	bne.n	800d72e <_svfprintf_r+0x4e>
 800d71e:	230c      	movs	r3, #12
 800d720:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d722:	6013      	str	r3, [r2, #0]
 800d724:	3b0d      	subs	r3, #13
 800d726:	9317      	str	r3, [sp, #92]	; 0x5c
 800d728:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800d72a:	b059      	add	sp, #356	; 0x164
 800d72c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d72e:	2340      	movs	r3, #64	; 0x40
 800d730:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d732:	6153      	str	r3, [r2, #20]
 800d734:	2300      	movs	r3, #0
 800d736:	2200      	movs	r2, #0
 800d738:	932e      	str	r3, [sp, #184]	; 0xb8
 800d73a:	932d      	str	r3, [sp, #180]	; 0xb4
 800d73c:	930e      	str	r3, [sp, #56]	; 0x38
 800d73e:	2300      	movs	r3, #0
 800d740:	9214      	str	r2, [sp, #80]	; 0x50
 800d742:	9315      	str	r3, [sp, #84]	; 0x54
 800d744:	2300      	movs	r3, #0
 800d746:	af2f      	add	r7, sp, #188	; 0xbc
 800d748:	972c      	str	r7, [sp, #176]	; 0xb0
 800d74a:	931f      	str	r3, [sp, #124]	; 0x7c
 800d74c:	931e      	str	r3, [sp, #120]	; 0x78
 800d74e:	9312      	str	r3, [sp, #72]	; 0x48
 800d750:	931b      	str	r3, [sp, #108]	; 0x6c
 800d752:	931d      	str	r3, [sp, #116]	; 0x74
 800d754:	9317      	str	r3, [sp, #92]	; 0x5c
 800d756:	9d08      	ldr	r5, [sp, #32]
 800d758:	782b      	ldrb	r3, [r5, #0]
 800d75a:	2b00      	cmp	r3, #0
 800d75c:	d002      	beq.n	800d764 <_svfprintf_r+0x84>
 800d75e:	2b25      	cmp	r3, #37	; 0x25
 800d760:	d000      	beq.n	800d764 <_svfprintf_r+0x84>
 800d762:	e091      	b.n	800d888 <_svfprintf_r+0x1a8>
 800d764:	9b08      	ldr	r3, [sp, #32]
 800d766:	1aee      	subs	r6, r5, r3
 800d768:	429d      	cmp	r5, r3
 800d76a:	d016      	beq.n	800d79a <_svfprintf_r+0xba>
 800d76c:	603b      	str	r3, [r7, #0]
 800d76e:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800d770:	607e      	str	r6, [r7, #4]
 800d772:	199b      	adds	r3, r3, r6
 800d774:	932e      	str	r3, [sp, #184]	; 0xb8
 800d776:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800d778:	3708      	adds	r7, #8
 800d77a:	3301      	adds	r3, #1
 800d77c:	932d      	str	r3, [sp, #180]	; 0xb4
 800d77e:	2b07      	cmp	r3, #7
 800d780:	dd08      	ble.n	800d794 <_svfprintf_r+0xb4>
 800d782:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d784:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d786:	aa2c      	add	r2, sp, #176	; 0xb0
 800d788:	f004 f83a 	bl	8011800 <__ssprint_r>
 800d78c:	2800      	cmp	r0, #0
 800d78e:	d000      	beq.n	800d792 <_svfprintf_r+0xb2>
 800d790:	e1cf      	b.n	800db32 <_svfprintf_r+0x452>
 800d792:	af2f      	add	r7, sp, #188	; 0xbc
 800d794:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d796:	199b      	adds	r3, r3, r6
 800d798:	9317      	str	r3, [sp, #92]	; 0x5c
 800d79a:	782b      	ldrb	r3, [r5, #0]
 800d79c:	2b00      	cmp	r3, #0
 800d79e:	d101      	bne.n	800d7a4 <_svfprintf_r+0xc4>
 800d7a0:	f001 f99e 	bl	800eae0 <_svfprintf_r+0x1400>
 800d7a4:	221b      	movs	r2, #27
 800d7a6:	2300      	movs	r3, #0
 800d7a8:	a91e      	add	r1, sp, #120	; 0x78
 800d7aa:	1852      	adds	r2, r2, r1
 800d7ac:	7013      	strb	r3, [r2, #0]
 800d7ae:	2201      	movs	r2, #1
 800d7b0:	001e      	movs	r6, r3
 800d7b2:	4252      	negs	r2, r2
 800d7b4:	3501      	adds	r5, #1
 800d7b6:	9209      	str	r2, [sp, #36]	; 0x24
 800d7b8:	9318      	str	r3, [sp, #96]	; 0x60
 800d7ba:	1c6b      	adds	r3, r5, #1
 800d7bc:	9313      	str	r3, [sp, #76]	; 0x4c
 800d7be:	782b      	ldrb	r3, [r5, #0]
 800d7c0:	930f      	str	r3, [sp, #60]	; 0x3c
 800d7c2:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800d7c4:	3820      	subs	r0, #32
 800d7c6:	285a      	cmp	r0, #90	; 0x5a
 800d7c8:	d901      	bls.n	800d7ce <_svfprintf_r+0xee>
 800d7ca:	f000 fe20 	bl	800e40e <_svfprintf_r+0xd2e>
 800d7ce:	f7f2 fcab 	bl	8000128 <__gnu_thumb1_case_uhi>
 800d7d2:	0078      	.short	0x0078
 800d7d4:	061e061e 	.word	0x061e061e
 800d7d8:	061e0082 	.word	0x061e0082
 800d7dc:	061e061e 	.word	0x061e061e
 800d7e0:	061e005d 	.word	0x061e005d
 800d7e4:	0084061e 	.word	0x0084061e
 800d7e8:	061e008c 	.word	0x061e008c
 800d7ec:	0091008a 	.word	0x0091008a
 800d7f0:	00b2061e 	.word	0x00b2061e
 800d7f4:	00b400b4 	.word	0x00b400b4
 800d7f8:	00b400b4 	.word	0x00b400b4
 800d7fc:	00b400b4 	.word	0x00b400b4
 800d800:	00b400b4 	.word	0x00b400b4
 800d804:	061e00b4 	.word	0x061e00b4
 800d808:	061e061e 	.word	0x061e061e
 800d80c:	061e061e 	.word	0x061e061e
 800d810:	061e061e 	.word	0x061e061e
 800d814:	061e013b 	.word	0x061e013b
 800d818:	00f400e0 	.word	0x00f400e0
 800d81c:	013b013b 	.word	0x013b013b
 800d820:	061e013b 	.word	0x061e013b
 800d824:	061e061e 	.word	0x061e061e
 800d828:	00c7061e 	.word	0x00c7061e
 800d82c:	061e061e 	.word	0x061e061e
 800d830:	061e04c7 	.word	0x061e04c7
 800d834:	061e061e 	.word	0x061e061e
 800d838:	061e050a 	.word	0x061e050a
 800d83c:	061e052a 	.word	0x061e052a
 800d840:	055c061e 	.word	0x055c061e
 800d844:	061e061e 	.word	0x061e061e
 800d848:	061e061e 	.word	0x061e061e
 800d84c:	061e061e 	.word	0x061e061e
 800d850:	061e061e 	.word	0x061e061e
 800d854:	061e013b 	.word	0x061e013b
 800d858:	00f600e0 	.word	0x00f600e0
 800d85c:	013b013b 	.word	0x013b013b
 800d860:	00c9013b 	.word	0x00c9013b
 800d864:	00dc00f6 	.word	0x00dc00f6
 800d868:	00d5061e 	.word	0x00d5061e
 800d86c:	04a7061e 	.word	0x04a7061e
 800d870:	04fa04c9 	.word	0x04fa04c9
 800d874:	061e00dc 	.word	0x061e00dc
 800d878:	0080050a 	.word	0x0080050a
 800d87c:	061e052c 	.word	0x061e052c
 800d880:	057c061e 	.word	0x057c061e
 800d884:	0080061e 	.word	0x0080061e
 800d888:	3501      	adds	r5, #1
 800d88a:	e765      	b.n	800d758 <_svfprintf_r+0x78>
 800d88c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d88e:	f002 fcdd 	bl	801024c <_localeconv_r>
 800d892:	6843      	ldr	r3, [r0, #4]
 800d894:	0018      	movs	r0, r3
 800d896:	931d      	str	r3, [sp, #116]	; 0x74
 800d898:	f7f2 fc34 	bl	8000104 <strlen>
 800d89c:	901b      	str	r0, [sp, #108]	; 0x6c
 800d89e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d8a0:	f002 fcd4 	bl	801024c <_localeconv_r>
 800d8a4:	6883      	ldr	r3, [r0, #8]
 800d8a6:	9312      	str	r3, [sp, #72]	; 0x48
 800d8a8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d8aa:	2b00      	cmp	r3, #0
 800d8ac:	d011      	beq.n	800d8d2 <_svfprintf_r+0x1f2>
 800d8ae:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d8b0:	2b00      	cmp	r3, #0
 800d8b2:	d00e      	beq.n	800d8d2 <_svfprintf_r+0x1f2>
 800d8b4:	781b      	ldrb	r3, [r3, #0]
 800d8b6:	2b00      	cmp	r3, #0
 800d8b8:	d00b      	beq.n	800d8d2 <_svfprintf_r+0x1f2>
 800d8ba:	2380      	movs	r3, #128	; 0x80
 800d8bc:	00db      	lsls	r3, r3, #3
 800d8be:	431e      	orrs	r6, r3
 800d8c0:	e007      	b.n	800d8d2 <_svfprintf_r+0x1f2>
 800d8c2:	231b      	movs	r3, #27
 800d8c4:	aa1e      	add	r2, sp, #120	; 0x78
 800d8c6:	189b      	adds	r3, r3, r2
 800d8c8:	781a      	ldrb	r2, [r3, #0]
 800d8ca:	2a00      	cmp	r2, #0
 800d8cc:	d101      	bne.n	800d8d2 <_svfprintf_r+0x1f2>
 800d8ce:	3220      	adds	r2, #32
 800d8d0:	701a      	strb	r2, [r3, #0]
 800d8d2:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 800d8d4:	e771      	b.n	800d7ba <_svfprintf_r+0xda>
 800d8d6:	2301      	movs	r3, #1
 800d8d8:	e7f1      	b.n	800d8be <_svfprintf_r+0x1de>
 800d8da:	cc08      	ldmia	r4!, {r3}
 800d8dc:	9318      	str	r3, [sp, #96]	; 0x60
 800d8de:	2b00      	cmp	r3, #0
 800d8e0:	daf7      	bge.n	800d8d2 <_svfprintf_r+0x1f2>
 800d8e2:	425b      	negs	r3, r3
 800d8e4:	9318      	str	r3, [sp, #96]	; 0x60
 800d8e6:	2304      	movs	r3, #4
 800d8e8:	e7e9      	b.n	800d8be <_svfprintf_r+0x1de>
 800d8ea:	231b      	movs	r3, #27
 800d8ec:	aa1e      	add	r2, sp, #120	; 0x78
 800d8ee:	189b      	adds	r3, r3, r2
 800d8f0:	222b      	movs	r2, #43	; 0x2b
 800d8f2:	e7ed      	b.n	800d8d0 <_svfprintf_r+0x1f0>
 800d8f4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800d8f6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d8f8:	7812      	ldrb	r2, [r2, #0]
 800d8fa:	3301      	adds	r3, #1
 800d8fc:	920f      	str	r2, [sp, #60]	; 0x3c
 800d8fe:	2a2a      	cmp	r2, #42	; 0x2a
 800d900:	d010      	beq.n	800d924 <_svfprintf_r+0x244>
 800d902:	2200      	movs	r2, #0
 800d904:	9209      	str	r2, [sp, #36]	; 0x24
 800d906:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d908:	9313      	str	r3, [sp, #76]	; 0x4c
 800d90a:	3a30      	subs	r2, #48	; 0x30
 800d90c:	2a09      	cmp	r2, #9
 800d90e:	d900      	bls.n	800d912 <_svfprintf_r+0x232>
 800d910:	e757      	b.n	800d7c2 <_svfprintf_r+0xe2>
 800d912:	200a      	movs	r0, #10
 800d914:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d916:	4341      	muls	r1, r0
 800d918:	188a      	adds	r2, r1, r2
 800d91a:	9209      	str	r2, [sp, #36]	; 0x24
 800d91c:	781a      	ldrb	r2, [r3, #0]
 800d91e:	3301      	adds	r3, #1
 800d920:	920f      	str	r2, [sp, #60]	; 0x3c
 800d922:	e7f0      	b.n	800d906 <_svfprintf_r+0x226>
 800d924:	cc04      	ldmia	r4!, {r2}
 800d926:	9209      	str	r2, [sp, #36]	; 0x24
 800d928:	2a00      	cmp	r2, #0
 800d92a:	da02      	bge.n	800d932 <_svfprintf_r+0x252>
 800d92c:	2201      	movs	r2, #1
 800d92e:	4252      	negs	r2, r2
 800d930:	9209      	str	r2, [sp, #36]	; 0x24
 800d932:	9313      	str	r3, [sp, #76]	; 0x4c
 800d934:	e7cd      	b.n	800d8d2 <_svfprintf_r+0x1f2>
 800d936:	2380      	movs	r3, #128	; 0x80
 800d938:	e7c1      	b.n	800d8be <_svfprintf_r+0x1de>
 800d93a:	2200      	movs	r2, #0
 800d93c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d93e:	9218      	str	r2, [sp, #96]	; 0x60
 800d940:	210a      	movs	r1, #10
 800d942:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800d944:	434a      	muls	r2, r1
 800d946:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800d948:	3930      	subs	r1, #48	; 0x30
 800d94a:	188a      	adds	r2, r1, r2
 800d94c:	9218      	str	r2, [sp, #96]	; 0x60
 800d94e:	001a      	movs	r2, r3
 800d950:	7812      	ldrb	r2, [r2, #0]
 800d952:	3301      	adds	r3, #1
 800d954:	920f      	str	r2, [sp, #60]	; 0x3c
 800d956:	3a30      	subs	r2, #48	; 0x30
 800d958:	9313      	str	r3, [sp, #76]	; 0x4c
 800d95a:	2a09      	cmp	r2, #9
 800d95c:	d9f0      	bls.n	800d940 <_svfprintf_r+0x260>
 800d95e:	e730      	b.n	800d7c2 <_svfprintf_r+0xe2>
 800d960:	2308      	movs	r3, #8
 800d962:	e7ac      	b.n	800d8be <_svfprintf_r+0x1de>
 800d964:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d966:	781b      	ldrb	r3, [r3, #0]
 800d968:	2b68      	cmp	r3, #104	; 0x68
 800d96a:	d105      	bne.n	800d978 <_svfprintf_r+0x298>
 800d96c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d96e:	3301      	adds	r3, #1
 800d970:	9313      	str	r3, [sp, #76]	; 0x4c
 800d972:	2380      	movs	r3, #128	; 0x80
 800d974:	009b      	lsls	r3, r3, #2
 800d976:	e7a2      	b.n	800d8be <_svfprintf_r+0x1de>
 800d978:	2340      	movs	r3, #64	; 0x40
 800d97a:	e7a0      	b.n	800d8be <_svfprintf_r+0x1de>
 800d97c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d97e:	781b      	ldrb	r3, [r3, #0]
 800d980:	2b6c      	cmp	r3, #108	; 0x6c
 800d982:	d104      	bne.n	800d98e <_svfprintf_r+0x2ae>
 800d984:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d986:	3301      	adds	r3, #1
 800d988:	9313      	str	r3, [sp, #76]	; 0x4c
 800d98a:	2320      	movs	r3, #32
 800d98c:	e797      	b.n	800d8be <_svfprintf_r+0x1de>
 800d98e:	2310      	movs	r3, #16
 800d990:	e795      	b.n	800d8be <_svfprintf_r+0x1de>
 800d992:	0021      	movs	r1, r4
 800d994:	c904      	ldmia	r1!, {r2}
 800d996:	ab3f      	add	r3, sp, #252	; 0xfc
 800d998:	910d      	str	r1, [sp, #52]	; 0x34
 800d99a:	211b      	movs	r1, #27
 800d99c:	701a      	strb	r2, [r3, #0]
 800d99e:	2200      	movs	r2, #0
 800d9a0:	a81e      	add	r0, sp, #120	; 0x78
 800d9a2:	1809      	adds	r1, r1, r0
 800d9a4:	700a      	strb	r2, [r1, #0]
 800d9a6:	920c      	str	r2, [sp, #48]	; 0x30
 800d9a8:	3201      	adds	r2, #1
 800d9aa:	9209      	str	r2, [sp, #36]	; 0x24
 800d9ac:	2200      	movs	r2, #0
 800d9ae:	9308      	str	r3, [sp, #32]
 800d9b0:	0015      	movs	r5, r2
 800d9b2:	9219      	str	r2, [sp, #100]	; 0x64
 800d9b4:	9210      	str	r2, [sp, #64]	; 0x40
 800d9b6:	9211      	str	r2, [sp, #68]	; 0x44
 800d9b8:	e1f1      	b.n	800dd9e <_svfprintf_r+0x6be>
 800d9ba:	2310      	movs	r3, #16
 800d9bc:	431e      	orrs	r6, r3
 800d9be:	06b3      	lsls	r3, r6, #26
 800d9c0:	d531      	bpl.n	800da26 <_svfprintf_r+0x346>
 800d9c2:	2307      	movs	r3, #7
 800d9c4:	3407      	adds	r4, #7
 800d9c6:	439c      	bics	r4, r3
 800d9c8:	0022      	movs	r2, r4
 800d9ca:	ca18      	ldmia	r2!, {r3, r4}
 800d9cc:	9306      	str	r3, [sp, #24]
 800d9ce:	9407      	str	r4, [sp, #28]
 800d9d0:	920d      	str	r2, [sp, #52]	; 0x34
 800d9d2:	9a07      	ldr	r2, [sp, #28]
 800d9d4:	2301      	movs	r3, #1
 800d9d6:	2a00      	cmp	r2, #0
 800d9d8:	da0b      	bge.n	800d9f2 <_svfprintf_r+0x312>
 800d9da:	9c06      	ldr	r4, [sp, #24]
 800d9dc:	9d07      	ldr	r5, [sp, #28]
 800d9de:	2200      	movs	r2, #0
 800d9e0:	4261      	negs	r1, r4
 800d9e2:	41aa      	sbcs	r2, r5
 800d9e4:	9106      	str	r1, [sp, #24]
 800d9e6:	9207      	str	r2, [sp, #28]
 800d9e8:	221b      	movs	r2, #27
 800d9ea:	a91e      	add	r1, sp, #120	; 0x78
 800d9ec:	1852      	adds	r2, r2, r1
 800d9ee:	212d      	movs	r1, #45	; 0x2d
 800d9f0:	7011      	strb	r1, [r2, #0]
 800d9f2:	9907      	ldr	r1, [sp, #28]
 800d9f4:	9a06      	ldr	r2, [sp, #24]
 800d9f6:	430a      	orrs	r2, r1
 800d9f8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d9fa:	3101      	adds	r1, #1
 800d9fc:	d101      	bne.n	800da02 <_svfprintf_r+0x322>
 800d9fe:	f001 f87b 	bl	800eaf8 <_svfprintf_r+0x1418>
 800da02:	2180      	movs	r1, #128	; 0x80
 800da04:	0034      	movs	r4, r6
 800da06:	438c      	bics	r4, r1
 800da08:	2a00      	cmp	r2, #0
 800da0a:	d001      	beq.n	800da10 <_svfprintf_r+0x330>
 800da0c:	f001 f879 	bl	800eb02 <_svfprintf_r+0x1422>
 800da10:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800da12:	2a00      	cmp	r2, #0
 800da14:	d101      	bne.n	800da1a <_svfprintf_r+0x33a>
 800da16:	f000 fcef 	bl	800e3f8 <_svfprintf_r+0xd18>
 800da1a:	2b01      	cmp	r3, #1
 800da1c:	d001      	beq.n	800da22 <_svfprintf_r+0x342>
 800da1e:	f001 f874 	bl	800eb0a <_svfprintf_r+0x142a>
 800da22:	f000 fc79 	bl	800e318 <_svfprintf_r+0xc38>
 800da26:	0022      	movs	r2, r4
 800da28:	ca08      	ldmia	r2!, {r3}
 800da2a:	920d      	str	r2, [sp, #52]	; 0x34
 800da2c:	06f2      	lsls	r2, r6, #27
 800da2e:	d503      	bpl.n	800da38 <_svfprintf_r+0x358>
 800da30:	9306      	str	r3, [sp, #24]
 800da32:	17db      	asrs	r3, r3, #31
 800da34:	9307      	str	r3, [sp, #28]
 800da36:	e7cc      	b.n	800d9d2 <_svfprintf_r+0x2f2>
 800da38:	0672      	lsls	r2, r6, #25
 800da3a:	d501      	bpl.n	800da40 <_svfprintf_r+0x360>
 800da3c:	b21b      	sxth	r3, r3
 800da3e:	e7f7      	b.n	800da30 <_svfprintf_r+0x350>
 800da40:	05b2      	lsls	r2, r6, #22
 800da42:	d5f5      	bpl.n	800da30 <_svfprintf_r+0x350>
 800da44:	b25b      	sxtb	r3, r3
 800da46:	e7f3      	b.n	800da30 <_svfprintf_r+0x350>
 800da48:	2307      	movs	r3, #7
 800da4a:	3407      	adds	r4, #7
 800da4c:	439c      	bics	r4, r3
 800da4e:	0022      	movs	r2, r4
 800da50:	ca18      	ldmia	r2!, {r3, r4}
 800da52:	920d      	str	r2, [sp, #52]	; 0x34
 800da54:	2201      	movs	r2, #1
 800da56:	9314      	str	r3, [sp, #80]	; 0x50
 800da58:	9415      	str	r4, [sp, #84]	; 0x54
 800da5a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800da5c:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800da5e:	005c      	lsls	r4, r3, #1
 800da60:	0864      	lsrs	r4, r4, #1
 800da62:	0028      	movs	r0, r5
 800da64:	0021      	movs	r1, r4
 800da66:	4b3e      	ldr	r3, [pc, #248]	; (800db60 <_svfprintf_r+0x480>)
 800da68:	4252      	negs	r2, r2
 800da6a:	f7f4 fc43 	bl	80022f4 <__aeabi_dcmpun>
 800da6e:	2800      	cmp	r0, #0
 800da70:	d126      	bne.n	800dac0 <_svfprintf_r+0x3e0>
 800da72:	2201      	movs	r2, #1
 800da74:	0028      	movs	r0, r5
 800da76:	0021      	movs	r1, r4
 800da78:	4b39      	ldr	r3, [pc, #228]	; (800db60 <_svfprintf_r+0x480>)
 800da7a:	4252      	negs	r2, r2
 800da7c:	f7f2 fcf4 	bl	8000468 <__aeabi_dcmple>
 800da80:	2800      	cmp	r0, #0
 800da82:	d11d      	bne.n	800dac0 <_svfprintf_r+0x3e0>
 800da84:	9814      	ldr	r0, [sp, #80]	; 0x50
 800da86:	9915      	ldr	r1, [sp, #84]	; 0x54
 800da88:	2200      	movs	r2, #0
 800da8a:	2300      	movs	r3, #0
 800da8c:	f7f2 fce2 	bl	8000454 <__aeabi_dcmplt>
 800da90:	2800      	cmp	r0, #0
 800da92:	d004      	beq.n	800da9e <_svfprintf_r+0x3be>
 800da94:	231b      	movs	r3, #27
 800da96:	aa1e      	add	r2, sp, #120	; 0x78
 800da98:	189b      	adds	r3, r3, r2
 800da9a:	222d      	movs	r2, #45	; 0x2d
 800da9c:	701a      	strb	r2, [r3, #0]
 800da9e:	4b31      	ldr	r3, [pc, #196]	; (800db64 <_svfprintf_r+0x484>)
 800daa0:	9308      	str	r3, [sp, #32]
 800daa2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800daa4:	2b47      	cmp	r3, #71	; 0x47
 800daa6:	dd01      	ble.n	800daac <_svfprintf_r+0x3cc>
 800daa8:	4b2f      	ldr	r3, [pc, #188]	; (800db68 <_svfprintf_r+0x488>)
 800daaa:	9308      	str	r3, [sp, #32]
 800daac:	2380      	movs	r3, #128	; 0x80
 800daae:	439e      	bics	r6, r3
 800dab0:	2300      	movs	r3, #0
 800dab2:	930c      	str	r3, [sp, #48]	; 0x30
 800dab4:	3303      	adds	r3, #3
 800dab6:	9309      	str	r3, [sp, #36]	; 0x24
 800dab8:	2300      	movs	r3, #0
 800daba:	9319      	str	r3, [sp, #100]	; 0x64
 800dabc:	f000 fc78 	bl	800e3b0 <_svfprintf_r+0xcd0>
 800dac0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800dac2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800dac4:	0010      	movs	r0, r2
 800dac6:	0019      	movs	r1, r3
 800dac8:	f7f4 fc14 	bl	80022f4 <__aeabi_dcmpun>
 800dacc:	2800      	cmp	r0, #0
 800dace:	d00e      	beq.n	800daee <_svfprintf_r+0x40e>
 800dad0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800dad2:	2b00      	cmp	r3, #0
 800dad4:	da04      	bge.n	800dae0 <_svfprintf_r+0x400>
 800dad6:	231b      	movs	r3, #27
 800dad8:	aa1e      	add	r2, sp, #120	; 0x78
 800dada:	189b      	adds	r3, r3, r2
 800dadc:	222d      	movs	r2, #45	; 0x2d
 800dade:	701a      	strb	r2, [r3, #0]
 800dae0:	4b22      	ldr	r3, [pc, #136]	; (800db6c <_svfprintf_r+0x48c>)
 800dae2:	9308      	str	r3, [sp, #32]
 800dae4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dae6:	2b47      	cmp	r3, #71	; 0x47
 800dae8:	dde0      	ble.n	800daac <_svfprintf_r+0x3cc>
 800daea:	4b21      	ldr	r3, [pc, #132]	; (800db70 <_svfprintf_r+0x490>)
 800daec:	e7dd      	b.n	800daaa <_svfprintf_r+0x3ca>
 800daee:	2320      	movs	r3, #32
 800daf0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800daf2:	439a      	bics	r2, r3
 800daf4:	9210      	str	r2, [sp, #64]	; 0x40
 800daf6:	2a41      	cmp	r2, #65	; 0x41
 800daf8:	d123      	bne.n	800db42 <_svfprintf_r+0x462>
 800dafa:	2230      	movs	r2, #48	; 0x30
 800dafc:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800dafe:	ab25      	add	r3, sp, #148	; 0x94
 800db00:	701a      	strb	r2, [r3, #0]
 800db02:	3248      	adds	r2, #72	; 0x48
 800db04:	2961      	cmp	r1, #97	; 0x61
 800db06:	d000      	beq.n	800db0a <_svfprintf_r+0x42a>
 800db08:	3a20      	subs	r2, #32
 800db0a:	705a      	strb	r2, [r3, #1]
 800db0c:	2302      	movs	r3, #2
 800db0e:	431e      	orrs	r6, r3
 800db10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800db12:	2b63      	cmp	r3, #99	; 0x63
 800db14:	dd2e      	ble.n	800db74 <_svfprintf_r+0x494>
 800db16:	980a      	ldr	r0, [sp, #40]	; 0x28
 800db18:	1c59      	adds	r1, r3, #1
 800db1a:	f7fd f88f 	bl	800ac3c <_malloc_r>
 800db1e:	9008      	str	r0, [sp, #32]
 800db20:	2800      	cmp	r0, #0
 800db22:	d000      	beq.n	800db26 <_svfprintf_r+0x446>
 800db24:	e216      	b.n	800df54 <_svfprintf_r+0x874>
 800db26:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800db28:	899a      	ldrh	r2, [r3, #12]
 800db2a:	2340      	movs	r3, #64	; 0x40
 800db2c:	4313      	orrs	r3, r2
 800db2e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800db30:	8193      	strh	r3, [r2, #12]
 800db32:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800db34:	899b      	ldrh	r3, [r3, #12]
 800db36:	065b      	lsls	r3, r3, #25
 800db38:	d400      	bmi.n	800db3c <_svfprintf_r+0x45c>
 800db3a:	e5f5      	b.n	800d728 <_svfprintf_r+0x48>
 800db3c:	2301      	movs	r3, #1
 800db3e:	425b      	negs	r3, r3
 800db40:	e5f1      	b.n	800d726 <_svfprintf_r+0x46>
 800db42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800db44:	900c      	str	r0, [sp, #48]	; 0x30
 800db46:	3301      	adds	r3, #1
 800db48:	d100      	bne.n	800db4c <_svfprintf_r+0x46c>
 800db4a:	e206      	b.n	800df5a <_svfprintf_r+0x87a>
 800db4c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800db4e:	2b47      	cmp	r3, #71	; 0x47
 800db50:	d114      	bne.n	800db7c <_svfprintf_r+0x49c>
 800db52:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800db54:	2b00      	cmp	r3, #0
 800db56:	d111      	bne.n	800db7c <_svfprintf_r+0x49c>
 800db58:	3301      	adds	r3, #1
 800db5a:	9309      	str	r3, [sp, #36]	; 0x24
 800db5c:	e00e      	b.n	800db7c <_svfprintf_r+0x49c>
 800db5e:	46c0      	nop			; (mov r8, r8)
 800db60:	7fefffff 	.word	0x7fefffff
 800db64:	08014c74 	.word	0x08014c74
 800db68:	08014c78 	.word	0x08014c78
 800db6c:	08014c7c 	.word	0x08014c7c
 800db70:	08014c80 	.word	0x08014c80
 800db74:	2300      	movs	r3, #0
 800db76:	930c      	str	r3, [sp, #48]	; 0x30
 800db78:	ab3f      	add	r3, sp, #252	; 0xfc
 800db7a:	9308      	str	r3, [sp, #32]
 800db7c:	2380      	movs	r3, #128	; 0x80
 800db7e:	005b      	lsls	r3, r3, #1
 800db80:	4333      	orrs	r3, r6
 800db82:	931a      	str	r3, [sp, #104]	; 0x68
 800db84:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800db86:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800db88:	2b00      	cmp	r3, #0
 800db8a:	db00      	blt.n	800db8e <_svfprintf_r+0x4ae>
 800db8c:	e1e7      	b.n	800df5e <_svfprintf_r+0x87e>
 800db8e:	2280      	movs	r2, #128	; 0x80
 800db90:	0612      	lsls	r2, r2, #24
 800db92:	4694      	mov	ip, r2
 800db94:	4463      	add	r3, ip
 800db96:	930e      	str	r3, [sp, #56]	; 0x38
 800db98:	232d      	movs	r3, #45	; 0x2d
 800db9a:	9322      	str	r3, [sp, #136]	; 0x88
 800db9c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800db9e:	2b41      	cmp	r3, #65	; 0x41
 800dba0:	d000      	beq.n	800dba4 <_svfprintf_r+0x4c4>
 800dba2:	e1f5      	b.n	800df90 <_svfprintf_r+0x8b0>
 800dba4:	0028      	movs	r0, r5
 800dba6:	aa26      	add	r2, sp, #152	; 0x98
 800dba8:	990e      	ldr	r1, [sp, #56]	; 0x38
 800dbaa:	f002 fb73 	bl	8010294 <frexp>
 800dbae:	23ff      	movs	r3, #255	; 0xff
 800dbb0:	2200      	movs	r2, #0
 800dbb2:	059b      	lsls	r3, r3, #22
 800dbb4:	f7f3 fd5a 	bl	800166c <__aeabi_dmul>
 800dbb8:	2200      	movs	r2, #0
 800dbba:	2300      	movs	r3, #0
 800dbbc:	0004      	movs	r4, r0
 800dbbe:	000d      	movs	r5, r1
 800dbc0:	f7f2 fc42 	bl	8000448 <__aeabi_dcmpeq>
 800dbc4:	2800      	cmp	r0, #0
 800dbc6:	d001      	beq.n	800dbcc <_svfprintf_r+0x4ec>
 800dbc8:	2301      	movs	r3, #1
 800dbca:	9326      	str	r3, [sp, #152]	; 0x98
 800dbcc:	4bda      	ldr	r3, [pc, #872]	; (800df38 <_svfprintf_r+0x858>)
 800dbce:	9319      	str	r3, [sp, #100]	; 0x64
 800dbd0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dbd2:	2b61      	cmp	r3, #97	; 0x61
 800dbd4:	d001      	beq.n	800dbda <_svfprintf_r+0x4fa>
 800dbd6:	4bd9      	ldr	r3, [pc, #868]	; (800df3c <_svfprintf_r+0x85c>)
 800dbd8:	9319      	str	r3, [sp, #100]	; 0x64
 800dbda:	9b08      	ldr	r3, [sp, #32]
 800dbdc:	930e      	str	r3, [sp, #56]	; 0x38
 800dbde:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dbe0:	3b01      	subs	r3, #1
 800dbe2:	9311      	str	r3, [sp, #68]	; 0x44
 800dbe4:	2200      	movs	r2, #0
 800dbe6:	4bd6      	ldr	r3, [pc, #856]	; (800df40 <_svfprintf_r+0x860>)
 800dbe8:	0020      	movs	r0, r4
 800dbea:	0029      	movs	r1, r5
 800dbec:	f7f3 fd3e 	bl	800166c <__aeabi_dmul>
 800dbf0:	000d      	movs	r5, r1
 800dbf2:	0004      	movs	r4, r0
 800dbf4:	f7f4 fb9c 	bl	8002330 <__aeabi_d2iz>
 800dbf8:	9021      	str	r0, [sp, #132]	; 0x84
 800dbfa:	f7f4 fbcf 	bl	800239c <__aeabi_i2d>
 800dbfe:	0002      	movs	r2, r0
 800dc00:	000b      	movs	r3, r1
 800dc02:	0020      	movs	r0, r4
 800dc04:	0029      	movs	r1, r5
 800dc06:	f7f3 fff3 	bl	8001bf0 <__aeabi_dsub>
 800dc0a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dc0c:	000d      	movs	r5, r1
 800dc0e:	001a      	movs	r2, r3
 800dc10:	3201      	adds	r2, #1
 800dc12:	9921      	ldr	r1, [sp, #132]	; 0x84
 800dc14:	920e      	str	r2, [sp, #56]	; 0x38
 800dc16:	9223      	str	r2, [sp, #140]	; 0x8c
 800dc18:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800dc1a:	0004      	movs	r4, r0
 800dc1c:	5c52      	ldrb	r2, [r2, r1]
 800dc1e:	701a      	strb	r2, [r3, #0]
 800dc20:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800dc22:	9320      	str	r3, [sp, #128]	; 0x80
 800dc24:	3301      	adds	r3, #1
 800dc26:	d00a      	beq.n	800dc3e <_svfprintf_r+0x55e>
 800dc28:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800dc2a:	2200      	movs	r2, #0
 800dc2c:	3b01      	subs	r3, #1
 800dc2e:	9311      	str	r3, [sp, #68]	; 0x44
 800dc30:	0020      	movs	r0, r4
 800dc32:	2300      	movs	r3, #0
 800dc34:	0029      	movs	r1, r5
 800dc36:	f7f2 fc07 	bl	8000448 <__aeabi_dcmpeq>
 800dc3a:	2800      	cmp	r0, #0
 800dc3c:	d0d2      	beq.n	800dbe4 <_svfprintf_r+0x504>
 800dc3e:	2200      	movs	r2, #0
 800dc40:	0020      	movs	r0, r4
 800dc42:	0029      	movs	r1, r5
 800dc44:	4bbf      	ldr	r3, [pc, #764]	; (800df44 <_svfprintf_r+0x864>)
 800dc46:	f7f2 fc19 	bl	800047c <__aeabi_dcmpgt>
 800dc4a:	2800      	cmp	r0, #0
 800dc4c:	d10c      	bne.n	800dc68 <_svfprintf_r+0x588>
 800dc4e:	2200      	movs	r2, #0
 800dc50:	0020      	movs	r0, r4
 800dc52:	0029      	movs	r1, r5
 800dc54:	4bbb      	ldr	r3, [pc, #748]	; (800df44 <_svfprintf_r+0x864>)
 800dc56:	f7f2 fbf7 	bl	8000448 <__aeabi_dcmpeq>
 800dc5a:	2800      	cmp	r0, #0
 800dc5c:	d100      	bne.n	800dc60 <_svfprintf_r+0x580>
 800dc5e:	e191      	b.n	800df84 <_svfprintf_r+0x8a4>
 800dc60:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800dc62:	07db      	lsls	r3, r3, #31
 800dc64:	d400      	bmi.n	800dc68 <_svfprintf_r+0x588>
 800dc66:	e18d      	b.n	800df84 <_svfprintf_r+0x8a4>
 800dc68:	2030      	movs	r0, #48	; 0x30
 800dc6a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dc6c:	932a      	str	r3, [sp, #168]	; 0xa8
 800dc6e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800dc70:	7bdb      	ldrb	r3, [r3, #15]
 800dc72:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 800dc74:	3a01      	subs	r2, #1
 800dc76:	922a      	str	r2, [sp, #168]	; 0xa8
 800dc78:	7811      	ldrb	r1, [r2, #0]
 800dc7a:	4299      	cmp	r1, r3
 800dc7c:	d100      	bne.n	800dc80 <_svfprintf_r+0x5a0>
 800dc7e:	e171      	b.n	800df64 <_svfprintf_r+0x884>
 800dc80:	1c4b      	adds	r3, r1, #1
 800dc82:	b2db      	uxtb	r3, r3
 800dc84:	2939      	cmp	r1, #57	; 0x39
 800dc86:	d101      	bne.n	800dc8c <_svfprintf_r+0x5ac>
 800dc88:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800dc8a:	7a9b      	ldrb	r3, [r3, #10]
 800dc8c:	7013      	strb	r3, [r2, #0]
 800dc8e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800dc90:	9a08      	ldr	r2, [sp, #32]
 800dc92:	9d26      	ldr	r5, [sp, #152]	; 0x98
 800dc94:	1a9b      	subs	r3, r3, r2
 800dc96:	930e      	str	r3, [sp, #56]	; 0x38
 800dc98:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800dc9a:	2b47      	cmp	r3, #71	; 0x47
 800dc9c:	d000      	beq.n	800dca0 <_svfprintf_r+0x5c0>
 800dc9e:	e1c4      	b.n	800e02a <_svfprintf_r+0x94a>
 800dca0:	1ceb      	adds	r3, r5, #3
 800dca2:	db03      	blt.n	800dcac <_svfprintf_r+0x5cc>
 800dca4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dca6:	42ab      	cmp	r3, r5
 800dca8:	db00      	blt.n	800dcac <_svfprintf_r+0x5cc>
 800dcaa:	e1e6      	b.n	800e07a <_svfprintf_r+0x99a>
 800dcac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dcae:	3b02      	subs	r3, #2
 800dcb0:	930f      	str	r3, [sp, #60]	; 0x3c
 800dcb2:	223c      	movs	r2, #60	; 0x3c
 800dcb4:	466b      	mov	r3, sp
 800dcb6:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800dcb8:	189b      	adds	r3, r3, r2
 800dcba:	1e6c      	subs	r4, r5, #1
 800dcbc:	3a1c      	subs	r2, #28
 800dcbe:	2000      	movs	r0, #0
 800dcc0:	781b      	ldrb	r3, [r3, #0]
 800dcc2:	9426      	str	r4, [sp, #152]	; 0x98
 800dcc4:	4391      	bics	r1, r2
 800dcc6:	2941      	cmp	r1, #65	; 0x41
 800dcc8:	d102      	bne.n	800dcd0 <_svfprintf_r+0x5f0>
 800dcca:	330f      	adds	r3, #15
 800dccc:	b2db      	uxtb	r3, r3
 800dcce:	3001      	adds	r0, #1
 800dcd0:	a928      	add	r1, sp, #160	; 0xa0
 800dcd2:	700b      	strb	r3, [r1, #0]
 800dcd4:	232b      	movs	r3, #43	; 0x2b
 800dcd6:	2c00      	cmp	r4, #0
 800dcd8:	da02      	bge.n	800dce0 <_svfprintf_r+0x600>
 800dcda:	2401      	movs	r4, #1
 800dcdc:	3302      	adds	r3, #2
 800dcde:	1b64      	subs	r4, r4, r5
 800dce0:	704b      	strb	r3, [r1, #1]
 800dce2:	2c09      	cmp	r4, #9
 800dce4:	dc00      	bgt.n	800dce8 <_svfprintf_r+0x608>
 800dce6:	e1ba      	b.n	800e05e <_svfprintf_r+0x97e>
 800dce8:	2337      	movs	r3, #55	; 0x37
 800dcea:	250a      	movs	r5, #10
 800dcec:	aa1e      	add	r2, sp, #120	; 0x78
 800dcee:	189b      	adds	r3, r3, r2
 800dcf0:	9310      	str	r3, [sp, #64]	; 0x40
 800dcf2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800dcf4:	0020      	movs	r0, r4
 800dcf6:	9309      	str	r3, [sp, #36]	; 0x24
 800dcf8:	0029      	movs	r1, r5
 800dcfa:	3b01      	subs	r3, #1
 800dcfc:	9310      	str	r3, [sp, #64]	; 0x40
 800dcfe:	f7f2 fb8d 	bl	800041c <__aeabi_idivmod>
 800dd02:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800dd04:	3130      	adds	r1, #48	; 0x30
 800dd06:	7019      	strb	r1, [r3, #0]
 800dd08:	0020      	movs	r0, r4
 800dd0a:	0029      	movs	r1, r5
 800dd0c:	9411      	str	r4, [sp, #68]	; 0x44
 800dd0e:	f7f2 fa9f 	bl	8000250 <__divsi3>
 800dd12:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800dd14:	0004      	movs	r4, r0
 800dd16:	2b63      	cmp	r3, #99	; 0x63
 800dd18:	dceb      	bgt.n	800dcf2 <_svfprintf_r+0x612>
 800dd1a:	222a      	movs	r2, #42	; 0x2a
 800dd1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dd1e:	a81e      	add	r0, sp, #120	; 0x78
 800dd20:	1e99      	subs	r1, r3, #2
 800dd22:	1812      	adds	r2, r2, r0
 800dd24:	2037      	movs	r0, #55	; 0x37
 800dd26:	000b      	movs	r3, r1
 800dd28:	3430      	adds	r4, #48	; 0x30
 800dd2a:	700c      	strb	r4, [r1, #0]
 800dd2c:	ac1e      	add	r4, sp, #120	; 0x78
 800dd2e:	1900      	adds	r0, r0, r4
 800dd30:	4283      	cmp	r3, r0
 800dd32:	d200      	bcs.n	800dd36 <_svfprintf_r+0x656>
 800dd34:	e18e      	b.n	800e054 <_svfprintf_r+0x974>
 800dd36:	2300      	movs	r3, #0
 800dd38:	4281      	cmp	r1, r0
 800dd3a:	d804      	bhi.n	800dd46 <_svfprintf_r+0x666>
 800dd3c:	aa1e      	add	r2, sp, #120	; 0x78
 800dd3e:	3339      	adds	r3, #57	; 0x39
 800dd40:	189b      	adds	r3, r3, r2
 800dd42:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dd44:	1a9b      	subs	r3, r3, r2
 800dd46:	222a      	movs	r2, #42	; 0x2a
 800dd48:	a91e      	add	r1, sp, #120	; 0x78
 800dd4a:	1852      	adds	r2, r2, r1
 800dd4c:	18d3      	adds	r3, r2, r3
 800dd4e:	aa28      	add	r2, sp, #160	; 0xa0
 800dd50:	1a9b      	subs	r3, r3, r2
 800dd52:	931e      	str	r3, [sp, #120]	; 0x78
 800dd54:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800dd56:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dd58:	4694      	mov	ip, r2
 800dd5a:	4463      	add	r3, ip
 800dd5c:	9309      	str	r3, [sp, #36]	; 0x24
 800dd5e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dd60:	2b01      	cmp	r3, #1
 800dd62:	dc01      	bgt.n	800dd68 <_svfprintf_r+0x688>
 800dd64:	07f3      	lsls	r3, r6, #31
 800dd66:	d504      	bpl.n	800dd72 <_svfprintf_r+0x692>
 800dd68:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800dd6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dd6c:	4694      	mov	ip, r2
 800dd6e:	4463      	add	r3, ip
 800dd70:	9309      	str	r3, [sp, #36]	; 0x24
 800dd72:	2280      	movs	r2, #128	; 0x80
 800dd74:	4b74      	ldr	r3, [pc, #464]	; (800df48 <_svfprintf_r+0x868>)
 800dd76:	0052      	lsls	r2, r2, #1
 800dd78:	4033      	ands	r3, r6
 800dd7a:	431a      	orrs	r2, r3
 800dd7c:	2300      	movs	r3, #0
 800dd7e:	001d      	movs	r5, r3
 800dd80:	921a      	str	r2, [sp, #104]	; 0x68
 800dd82:	9310      	str	r3, [sp, #64]	; 0x40
 800dd84:	9311      	str	r3, [sp, #68]	; 0x44
 800dd86:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800dd88:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 800dd8a:	9319      	str	r3, [sp, #100]	; 0x64
 800dd8c:	2b00      	cmp	r3, #0
 800dd8e:	d006      	beq.n	800dd9e <_svfprintf_r+0x6be>
 800dd90:	231b      	movs	r3, #27
 800dd92:	aa1e      	add	r2, sp, #120	; 0x78
 800dd94:	189b      	adds	r3, r3, r2
 800dd96:	222d      	movs	r2, #45	; 0x2d
 800dd98:	701a      	strb	r2, [r3, #0]
 800dd9a:	2300      	movs	r3, #0
 800dd9c:	9319      	str	r3, [sp, #100]	; 0x64
 800dd9e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800dda0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dda2:	931a      	str	r3, [sp, #104]	; 0x68
 800dda4:	4293      	cmp	r3, r2
 800dda6:	da00      	bge.n	800ddaa <_svfprintf_r+0x6ca>
 800dda8:	921a      	str	r2, [sp, #104]	; 0x68
 800ddaa:	231b      	movs	r3, #27
 800ddac:	aa1e      	add	r2, sp, #120	; 0x78
 800ddae:	189b      	adds	r3, r3, r2
 800ddb0:	781b      	ldrb	r3, [r3, #0]
 800ddb2:	1e5a      	subs	r2, r3, #1
 800ddb4:	4193      	sbcs	r3, r2
 800ddb6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800ddb8:	18d3      	adds	r3, r2, r3
 800ddba:	931a      	str	r3, [sp, #104]	; 0x68
 800ddbc:	0032      	movs	r2, r6
 800ddbe:	2302      	movs	r3, #2
 800ddc0:	401a      	ands	r2, r3
 800ddc2:	9220      	str	r2, [sp, #128]	; 0x80
 800ddc4:	421e      	tst	r6, r3
 800ddc6:	d002      	beq.n	800ddce <_svfprintf_r+0x6ee>
 800ddc8:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800ddca:	3302      	adds	r3, #2
 800ddcc:	931a      	str	r3, [sp, #104]	; 0x68
 800ddce:	2384      	movs	r3, #132	; 0x84
 800ddd0:	0032      	movs	r2, r6
 800ddd2:	401a      	ands	r2, r3
 800ddd4:	9221      	str	r2, [sp, #132]	; 0x84
 800ddd6:	421e      	tst	r6, r3
 800ddd8:	d11f      	bne.n	800de1a <_svfprintf_r+0x73a>
 800ddda:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800dddc:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800ddde:	1a9c      	subs	r4, r3, r2
 800dde0:	2c00      	cmp	r4, #0
 800dde2:	dd1a      	ble.n	800de1a <_svfprintf_r+0x73a>
 800dde4:	0039      	movs	r1, r7
 800dde6:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800dde8:	4858      	ldr	r0, [pc, #352]	; (800df4c <_svfprintf_r+0x86c>)
 800ddea:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800ddec:	3301      	adds	r3, #1
 800ddee:	3108      	adds	r1, #8
 800ddf0:	6038      	str	r0, [r7, #0]
 800ddf2:	2c10      	cmp	r4, #16
 800ddf4:	dd00      	ble.n	800ddf8 <_svfprintf_r+0x718>
 800ddf6:	e31c      	b.n	800e432 <_svfprintf_r+0xd52>
 800ddf8:	607c      	str	r4, [r7, #4]
 800ddfa:	18a4      	adds	r4, r4, r2
 800ddfc:	000f      	movs	r7, r1
 800ddfe:	942e      	str	r4, [sp, #184]	; 0xb8
 800de00:	932d      	str	r3, [sp, #180]	; 0xb4
 800de02:	2b07      	cmp	r3, #7
 800de04:	dd09      	ble.n	800de1a <_svfprintf_r+0x73a>
 800de06:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800de08:	980a      	ldr	r0, [sp, #40]	; 0x28
 800de0a:	aa2c      	add	r2, sp, #176	; 0xb0
 800de0c:	f003 fcf8 	bl	8011800 <__ssprint_r>
 800de10:	2800      	cmp	r0, #0
 800de12:	d001      	beq.n	800de18 <_svfprintf_r+0x738>
 800de14:	f000 fe43 	bl	800ea9e <_svfprintf_r+0x13be>
 800de18:	af2f      	add	r7, sp, #188	; 0xbc
 800de1a:	221b      	movs	r2, #27
 800de1c:	a91e      	add	r1, sp, #120	; 0x78
 800de1e:	1852      	adds	r2, r2, r1
 800de20:	7811      	ldrb	r1, [r2, #0]
 800de22:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800de24:	2900      	cmp	r1, #0
 800de26:	d014      	beq.n	800de52 <_svfprintf_r+0x772>
 800de28:	603a      	str	r2, [r7, #0]
 800de2a:	2201      	movs	r2, #1
 800de2c:	189b      	adds	r3, r3, r2
 800de2e:	932e      	str	r3, [sp, #184]	; 0xb8
 800de30:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800de32:	607a      	str	r2, [r7, #4]
 800de34:	189b      	adds	r3, r3, r2
 800de36:	932d      	str	r3, [sp, #180]	; 0xb4
 800de38:	3708      	adds	r7, #8
 800de3a:	2b07      	cmp	r3, #7
 800de3c:	dd09      	ble.n	800de52 <_svfprintf_r+0x772>
 800de3e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800de40:	980a      	ldr	r0, [sp, #40]	; 0x28
 800de42:	aa2c      	add	r2, sp, #176	; 0xb0
 800de44:	f003 fcdc 	bl	8011800 <__ssprint_r>
 800de48:	2800      	cmp	r0, #0
 800de4a:	d001      	beq.n	800de50 <_svfprintf_r+0x770>
 800de4c:	f000 fe27 	bl	800ea9e <_svfprintf_r+0x13be>
 800de50:	af2f      	add	r7, sp, #188	; 0xbc
 800de52:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800de54:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800de56:	2a00      	cmp	r2, #0
 800de58:	d015      	beq.n	800de86 <_svfprintf_r+0x7a6>
 800de5a:	aa25      	add	r2, sp, #148	; 0x94
 800de5c:	603a      	str	r2, [r7, #0]
 800de5e:	2202      	movs	r2, #2
 800de60:	189b      	adds	r3, r3, r2
 800de62:	932e      	str	r3, [sp, #184]	; 0xb8
 800de64:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800de66:	607a      	str	r2, [r7, #4]
 800de68:	3301      	adds	r3, #1
 800de6a:	932d      	str	r3, [sp, #180]	; 0xb4
 800de6c:	3708      	adds	r7, #8
 800de6e:	2b07      	cmp	r3, #7
 800de70:	dd09      	ble.n	800de86 <_svfprintf_r+0x7a6>
 800de72:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800de74:	980a      	ldr	r0, [sp, #40]	; 0x28
 800de76:	aa2c      	add	r2, sp, #176	; 0xb0
 800de78:	f003 fcc2 	bl	8011800 <__ssprint_r>
 800de7c:	2800      	cmp	r0, #0
 800de7e:	d001      	beq.n	800de84 <_svfprintf_r+0x7a4>
 800de80:	f000 fe0d 	bl	800ea9e <_svfprintf_r+0x13be>
 800de84:	af2f      	add	r7, sp, #188	; 0xbc
 800de86:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800de88:	2b80      	cmp	r3, #128	; 0x80
 800de8a:	d11f      	bne.n	800decc <_svfprintf_r+0x7ec>
 800de8c:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800de8e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800de90:	1a9c      	subs	r4, r3, r2
 800de92:	2c00      	cmp	r4, #0
 800de94:	dd1a      	ble.n	800decc <_svfprintf_r+0x7ec>
 800de96:	0039      	movs	r1, r7
 800de98:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800de9a:	482d      	ldr	r0, [pc, #180]	; (800df50 <_svfprintf_r+0x870>)
 800de9c:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800de9e:	3301      	adds	r3, #1
 800dea0:	3108      	adds	r1, #8
 800dea2:	6038      	str	r0, [r7, #0]
 800dea4:	2c10      	cmp	r4, #16
 800dea6:	dd00      	ble.n	800deaa <_svfprintf_r+0x7ca>
 800dea8:	e2d6      	b.n	800e458 <_svfprintf_r+0xd78>
 800deaa:	607c      	str	r4, [r7, #4]
 800deac:	18a4      	adds	r4, r4, r2
 800deae:	000f      	movs	r7, r1
 800deb0:	942e      	str	r4, [sp, #184]	; 0xb8
 800deb2:	932d      	str	r3, [sp, #180]	; 0xb4
 800deb4:	2b07      	cmp	r3, #7
 800deb6:	dd09      	ble.n	800decc <_svfprintf_r+0x7ec>
 800deb8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800deba:	980a      	ldr	r0, [sp, #40]	; 0x28
 800debc:	aa2c      	add	r2, sp, #176	; 0xb0
 800debe:	f003 fc9f 	bl	8011800 <__ssprint_r>
 800dec2:	2800      	cmp	r0, #0
 800dec4:	d001      	beq.n	800deca <_svfprintf_r+0x7ea>
 800dec6:	f000 fdea 	bl	800ea9e <_svfprintf_r+0x13be>
 800deca:	af2f      	add	r7, sp, #188	; 0xbc
 800decc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800dece:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ded0:	1a9c      	subs	r4, r3, r2
 800ded2:	2c00      	cmp	r4, #0
 800ded4:	dd1a      	ble.n	800df0c <_svfprintf_r+0x82c>
 800ded6:	0039      	movs	r1, r7
 800ded8:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800deda:	481d      	ldr	r0, [pc, #116]	; (800df50 <_svfprintf_r+0x870>)
 800dedc:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800dede:	3301      	adds	r3, #1
 800dee0:	3108      	adds	r1, #8
 800dee2:	6038      	str	r0, [r7, #0]
 800dee4:	2c10      	cmp	r4, #16
 800dee6:	dd00      	ble.n	800deea <_svfprintf_r+0x80a>
 800dee8:	e2c9      	b.n	800e47e <_svfprintf_r+0xd9e>
 800deea:	18a2      	adds	r2, r4, r2
 800deec:	607c      	str	r4, [r7, #4]
 800deee:	922e      	str	r2, [sp, #184]	; 0xb8
 800def0:	000f      	movs	r7, r1
 800def2:	932d      	str	r3, [sp, #180]	; 0xb4
 800def4:	2b07      	cmp	r3, #7
 800def6:	dd09      	ble.n	800df0c <_svfprintf_r+0x82c>
 800def8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800defa:	980a      	ldr	r0, [sp, #40]	; 0x28
 800defc:	aa2c      	add	r2, sp, #176	; 0xb0
 800defe:	f003 fc7f 	bl	8011800 <__ssprint_r>
 800df02:	2800      	cmp	r0, #0
 800df04:	d001      	beq.n	800df0a <_svfprintf_r+0x82a>
 800df06:	f000 fdca 	bl	800ea9e <_svfprintf_r+0x13be>
 800df0a:	af2f      	add	r7, sp, #188	; 0xbc
 800df0c:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800df0e:	9319      	str	r3, [sp, #100]	; 0x64
 800df10:	05f3      	lsls	r3, r6, #23
 800df12:	d500      	bpl.n	800df16 <_svfprintf_r+0x836>
 800df14:	e2ce      	b.n	800e4b4 <_svfprintf_r+0xdd4>
 800df16:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800df18:	9b08      	ldr	r3, [sp, #32]
 800df1a:	4694      	mov	ip, r2
 800df1c:	603b      	str	r3, [r7, #0]
 800df1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800df20:	607b      	str	r3, [r7, #4]
 800df22:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800df24:	4463      	add	r3, ip
 800df26:	932e      	str	r3, [sp, #184]	; 0xb8
 800df28:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800df2a:	3301      	adds	r3, #1
 800df2c:	932d      	str	r3, [sp, #180]	; 0xb4
 800df2e:	2b07      	cmp	r3, #7
 800df30:	dd00      	ble.n	800df34 <_svfprintf_r+0x854>
 800df32:	e3a3      	b.n	800e67c <_svfprintf_r+0xf9c>
 800df34:	3708      	adds	r7, #8
 800df36:	e301      	b.n	800e53c <_svfprintf_r+0xe5c>
 800df38:	08014c84 	.word	0x08014c84
 800df3c:	08014c95 	.word	0x08014c95
 800df40:	40300000 	.word	0x40300000
 800df44:	3fe00000 	.word	0x3fe00000
 800df48:	fffffbff 	.word	0xfffffbff
 800df4c:	08014ca8 	.word	0x08014ca8
 800df50:	08014cb8 	.word	0x08014cb8
 800df54:	9b08      	ldr	r3, [sp, #32]
 800df56:	930c      	str	r3, [sp, #48]	; 0x30
 800df58:	e610      	b.n	800db7c <_svfprintf_r+0x49c>
 800df5a:	2306      	movs	r3, #6
 800df5c:	e5fd      	b.n	800db5a <_svfprintf_r+0x47a>
 800df5e:	930e      	str	r3, [sp, #56]	; 0x38
 800df60:	2300      	movs	r3, #0
 800df62:	e61a      	b.n	800db9a <_svfprintf_r+0x4ba>
 800df64:	7010      	strb	r0, [r2, #0]
 800df66:	e684      	b.n	800dc72 <_svfprintf_r+0x592>
 800df68:	7018      	strb	r0, [r3, #0]
 800df6a:	3301      	adds	r3, #1
 800df6c:	1aca      	subs	r2, r1, r3
 800df6e:	d5fb      	bpl.n	800df68 <_svfprintf_r+0x888>
 800df70:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800df72:	2300      	movs	r3, #0
 800df74:	3201      	adds	r2, #1
 800df76:	db01      	blt.n	800df7c <_svfprintf_r+0x89c>
 800df78:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800df7a:	3301      	adds	r3, #1
 800df7c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800df7e:	18d3      	adds	r3, r2, r3
 800df80:	9323      	str	r3, [sp, #140]	; 0x8c
 800df82:	e684      	b.n	800dc8e <_svfprintf_r+0x5ae>
 800df84:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800df86:	9920      	ldr	r1, [sp, #128]	; 0x80
 800df88:	2030      	movs	r0, #48	; 0x30
 800df8a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800df8c:	1851      	adds	r1, r2, r1
 800df8e:	e7ed      	b.n	800df6c <_svfprintf_r+0x88c>
 800df90:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800df92:	2303      	movs	r3, #3
 800df94:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800df96:	2a46      	cmp	r2, #70	; 0x46
 800df98:	d006      	beq.n	800dfa8 <_svfprintf_r+0x8c8>
 800df9a:	0014      	movs	r4, r2
 800df9c:	3c45      	subs	r4, #69	; 0x45
 800df9e:	4262      	negs	r2, r4
 800dfa0:	4154      	adcs	r4, r2
 800dfa2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dfa4:	3b01      	subs	r3, #1
 800dfa6:	1914      	adds	r4, r2, r4
 800dfa8:	aa2a      	add	r2, sp, #168	; 0xa8
 800dfaa:	9204      	str	r2, [sp, #16]
 800dfac:	aa27      	add	r2, sp, #156	; 0x9c
 800dfae:	9203      	str	r2, [sp, #12]
 800dfb0:	aa26      	add	r2, sp, #152	; 0x98
 800dfb2:	9202      	str	r2, [sp, #8]
 800dfb4:	9300      	str	r3, [sp, #0]
 800dfb6:	002a      	movs	r2, r5
 800dfb8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dfba:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dfbc:	9401      	str	r4, [sp, #4]
 800dfbe:	f002 fad7 	bl	8010570 <_dtoa_r>
 800dfc2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800dfc4:	9008      	str	r0, [sp, #32]
 800dfc6:	2b47      	cmp	r3, #71	; 0x47
 800dfc8:	d103      	bne.n	800dfd2 <_svfprintf_r+0x8f2>
 800dfca:	07f3      	lsls	r3, r6, #31
 800dfcc:	d401      	bmi.n	800dfd2 <_svfprintf_r+0x8f2>
 800dfce:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800dfd0:	e65e      	b.n	800dc90 <_svfprintf_r+0x5b0>
 800dfd2:	9b08      	ldr	r3, [sp, #32]
 800dfd4:	191b      	adds	r3, r3, r4
 800dfd6:	9311      	str	r3, [sp, #68]	; 0x44
 800dfd8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800dfda:	2b46      	cmp	r3, #70	; 0x46
 800dfdc:	d112      	bne.n	800e004 <_svfprintf_r+0x924>
 800dfde:	9b08      	ldr	r3, [sp, #32]
 800dfe0:	781b      	ldrb	r3, [r3, #0]
 800dfe2:	2b30      	cmp	r3, #48	; 0x30
 800dfe4:	d10a      	bne.n	800dffc <_svfprintf_r+0x91c>
 800dfe6:	2200      	movs	r2, #0
 800dfe8:	2300      	movs	r3, #0
 800dfea:	0028      	movs	r0, r5
 800dfec:	990e      	ldr	r1, [sp, #56]	; 0x38
 800dfee:	f7f2 fa2b 	bl	8000448 <__aeabi_dcmpeq>
 800dff2:	2800      	cmp	r0, #0
 800dff4:	d102      	bne.n	800dffc <_svfprintf_r+0x91c>
 800dff6:	2301      	movs	r3, #1
 800dff8:	1b1b      	subs	r3, r3, r4
 800dffa:	9326      	str	r3, [sp, #152]	; 0x98
 800dffc:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800dffe:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800e000:	18d3      	adds	r3, r2, r3
 800e002:	9311      	str	r3, [sp, #68]	; 0x44
 800e004:	2200      	movs	r2, #0
 800e006:	2300      	movs	r3, #0
 800e008:	0028      	movs	r0, r5
 800e00a:	990e      	ldr	r1, [sp, #56]	; 0x38
 800e00c:	f7f2 fa1c 	bl	8000448 <__aeabi_dcmpeq>
 800e010:	2800      	cmp	r0, #0
 800e012:	d001      	beq.n	800e018 <_svfprintf_r+0x938>
 800e014:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e016:	932a      	str	r3, [sp, #168]	; 0xa8
 800e018:	2230      	movs	r2, #48	; 0x30
 800e01a:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800e01c:	9911      	ldr	r1, [sp, #68]	; 0x44
 800e01e:	4299      	cmp	r1, r3
 800e020:	d9d5      	bls.n	800dfce <_svfprintf_r+0x8ee>
 800e022:	1c59      	adds	r1, r3, #1
 800e024:	912a      	str	r1, [sp, #168]	; 0xa8
 800e026:	701a      	strb	r2, [r3, #0]
 800e028:	e7f7      	b.n	800e01a <_svfprintf_r+0x93a>
 800e02a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e02c:	2b46      	cmp	r3, #70	; 0x46
 800e02e:	d000      	beq.n	800e032 <_svfprintf_r+0x952>
 800e030:	e63f      	b.n	800dcb2 <_svfprintf_r+0x5d2>
 800e032:	2201      	movs	r2, #1
 800e034:	0033      	movs	r3, r6
 800e036:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e038:	4013      	ands	r3, r2
 800e03a:	430b      	orrs	r3, r1
 800e03c:	2d00      	cmp	r5, #0
 800e03e:	dd2c      	ble.n	800e09a <_svfprintf_r+0x9ba>
 800e040:	2b00      	cmp	r3, #0
 800e042:	d046      	beq.n	800e0d2 <_svfprintf_r+0x9f2>
 800e044:	000a      	movs	r2, r1
 800e046:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800e048:	18eb      	adds	r3, r5, r3
 800e04a:	18d3      	adds	r3, r2, r3
 800e04c:	9309      	str	r3, [sp, #36]	; 0x24
 800e04e:	2366      	movs	r3, #102	; 0x66
 800e050:	930f      	str	r3, [sp, #60]	; 0x3c
 800e052:	e030      	b.n	800e0b6 <_svfprintf_r+0x9d6>
 800e054:	781c      	ldrb	r4, [r3, #0]
 800e056:	3301      	adds	r3, #1
 800e058:	7014      	strb	r4, [r2, #0]
 800e05a:	3201      	adds	r2, #1
 800e05c:	e668      	b.n	800dd30 <_svfprintf_r+0x650>
 800e05e:	222a      	movs	r2, #42	; 0x2a
 800e060:	ab1e      	add	r3, sp, #120	; 0x78
 800e062:	18d2      	adds	r2, r2, r3
 800e064:	2800      	cmp	r0, #0
 800e066:	d104      	bne.n	800e072 <_svfprintf_r+0x992>
 800e068:	2330      	movs	r3, #48	; 0x30
 800e06a:	222b      	movs	r2, #43	; 0x2b
 800e06c:	708b      	strb	r3, [r1, #2]
 800e06e:	ab1e      	add	r3, sp, #120	; 0x78
 800e070:	18d2      	adds	r2, r2, r3
 800e072:	3430      	adds	r4, #48	; 0x30
 800e074:	1c53      	adds	r3, r2, #1
 800e076:	7014      	strb	r4, [r2, #0]
 800e078:	e669      	b.n	800dd4e <_svfprintf_r+0x66e>
 800e07a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e07c:	42ab      	cmp	r3, r5
 800e07e:	dd12      	ble.n	800e0a6 <_svfprintf_r+0x9c6>
 800e080:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800e082:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e084:	4694      	mov	ip, r2
 800e086:	4463      	add	r3, ip
 800e088:	9309      	str	r3, [sp, #36]	; 0x24
 800e08a:	2367      	movs	r3, #103	; 0x67
 800e08c:	930f      	str	r3, [sp, #60]	; 0x3c
 800e08e:	2d00      	cmp	r5, #0
 800e090:	dc11      	bgt.n	800e0b6 <_svfprintf_r+0x9d6>
 800e092:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e094:	1b5b      	subs	r3, r3, r5
 800e096:	3301      	adds	r3, #1
 800e098:	e00c      	b.n	800e0b4 <_svfprintf_r+0x9d4>
 800e09a:	2b00      	cmp	r3, #0
 800e09c:	d01b      	beq.n	800e0d6 <_svfprintf_r+0x9f6>
 800e09e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800e0a0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e0a2:	3301      	adds	r3, #1
 800e0a4:	e7d1      	b.n	800e04a <_svfprintf_r+0x96a>
 800e0a6:	2367      	movs	r3, #103	; 0x67
 800e0a8:	9509      	str	r5, [sp, #36]	; 0x24
 800e0aa:	930f      	str	r3, [sp, #60]	; 0x3c
 800e0ac:	07f3      	lsls	r3, r6, #31
 800e0ae:	d502      	bpl.n	800e0b6 <_svfprintf_r+0x9d6>
 800e0b0:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800e0b2:	18eb      	adds	r3, r5, r3
 800e0b4:	9309      	str	r3, [sp, #36]	; 0x24
 800e0b6:	2380      	movs	r3, #128	; 0x80
 800e0b8:	0032      	movs	r2, r6
 800e0ba:	00db      	lsls	r3, r3, #3
 800e0bc:	401a      	ands	r2, r3
 800e0be:	9211      	str	r2, [sp, #68]	; 0x44
 800e0c0:	2200      	movs	r2, #0
 800e0c2:	9210      	str	r2, [sp, #64]	; 0x40
 800e0c4:	421e      	tst	r6, r3
 800e0c6:	d100      	bne.n	800e0ca <_svfprintf_r+0x9ea>
 800e0c8:	e65d      	b.n	800dd86 <_svfprintf_r+0x6a6>
 800e0ca:	4295      	cmp	r5, r2
 800e0cc:	dc25      	bgt.n	800e11a <_svfprintf_r+0xa3a>
 800e0ce:	9211      	str	r2, [sp, #68]	; 0x44
 800e0d0:	e659      	b.n	800dd86 <_svfprintf_r+0x6a6>
 800e0d2:	9509      	str	r5, [sp, #36]	; 0x24
 800e0d4:	e7bb      	b.n	800e04e <_svfprintf_r+0x96e>
 800e0d6:	2366      	movs	r3, #102	; 0x66
 800e0d8:	9209      	str	r2, [sp, #36]	; 0x24
 800e0da:	930f      	str	r3, [sp, #60]	; 0x3c
 800e0dc:	e7eb      	b.n	800e0b6 <_svfprintf_r+0x9d6>
 800e0de:	42ab      	cmp	r3, r5
 800e0e0:	da0e      	bge.n	800e100 <_svfprintf_r+0xa20>
 800e0e2:	1aed      	subs	r5, r5, r3
 800e0e4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e0e6:	785b      	ldrb	r3, [r3, #1]
 800e0e8:	2b00      	cmp	r3, #0
 800e0ea:	d012      	beq.n	800e112 <_svfprintf_r+0xa32>
 800e0ec:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e0ee:	3301      	adds	r3, #1
 800e0f0:	9311      	str	r3, [sp, #68]	; 0x44
 800e0f2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e0f4:	3301      	adds	r3, #1
 800e0f6:	9312      	str	r3, [sp, #72]	; 0x48
 800e0f8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e0fa:	781b      	ldrb	r3, [r3, #0]
 800e0fc:	2bff      	cmp	r3, #255	; 0xff
 800e0fe:	d1ee      	bne.n	800e0de <_svfprintf_r+0x9fe>
 800e100:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800e102:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e104:	189b      	adds	r3, r3, r2
 800e106:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800e108:	4353      	muls	r3, r2
 800e10a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e10c:	189b      	adds	r3, r3, r2
 800e10e:	9309      	str	r3, [sp, #36]	; 0x24
 800e110:	e639      	b.n	800dd86 <_svfprintf_r+0x6a6>
 800e112:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e114:	3301      	adds	r3, #1
 800e116:	9310      	str	r3, [sp, #64]	; 0x40
 800e118:	e7ee      	b.n	800e0f8 <_svfprintf_r+0xa18>
 800e11a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e11c:	9311      	str	r3, [sp, #68]	; 0x44
 800e11e:	e7eb      	b.n	800e0f8 <_svfprintf_r+0xa18>
 800e120:	1d23      	adds	r3, r4, #4
 800e122:	930d      	str	r3, [sp, #52]	; 0x34
 800e124:	06b3      	lsls	r3, r6, #26
 800e126:	d509      	bpl.n	800e13c <_svfprintf_r+0xa5c>
 800e128:	6823      	ldr	r3, [r4, #0]
 800e12a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800e12c:	601a      	str	r2, [r3, #0]
 800e12e:	17d2      	asrs	r2, r2, #31
 800e130:	605a      	str	r2, [r3, #4]
 800e132:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800e134:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800e136:	9308      	str	r3, [sp, #32]
 800e138:	f7ff fb0d 	bl	800d756 <_svfprintf_r+0x76>
 800e13c:	06f3      	lsls	r3, r6, #27
 800e13e:	d503      	bpl.n	800e148 <_svfprintf_r+0xa68>
 800e140:	6823      	ldr	r3, [r4, #0]
 800e142:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800e144:	601a      	str	r2, [r3, #0]
 800e146:	e7f4      	b.n	800e132 <_svfprintf_r+0xa52>
 800e148:	0673      	lsls	r3, r6, #25
 800e14a:	d503      	bpl.n	800e154 <_svfprintf_r+0xa74>
 800e14c:	6823      	ldr	r3, [r4, #0]
 800e14e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800e150:	801a      	strh	r2, [r3, #0]
 800e152:	e7ee      	b.n	800e132 <_svfprintf_r+0xa52>
 800e154:	05b6      	lsls	r6, r6, #22
 800e156:	d5f3      	bpl.n	800e140 <_svfprintf_r+0xa60>
 800e158:	6823      	ldr	r3, [r4, #0]
 800e15a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800e15c:	701a      	strb	r2, [r3, #0]
 800e15e:	e7e8      	b.n	800e132 <_svfprintf_r+0xa52>
 800e160:	2310      	movs	r3, #16
 800e162:	431e      	orrs	r6, r3
 800e164:	2320      	movs	r3, #32
 800e166:	0030      	movs	r0, r6
 800e168:	4018      	ands	r0, r3
 800e16a:	421e      	tst	r6, r3
 800e16c:	d00f      	beq.n	800e18e <_svfprintf_r+0xaae>
 800e16e:	3b19      	subs	r3, #25
 800e170:	3407      	adds	r4, #7
 800e172:	439c      	bics	r4, r3
 800e174:	0022      	movs	r2, r4
 800e176:	ca18      	ldmia	r2!, {r3, r4}
 800e178:	9306      	str	r3, [sp, #24]
 800e17a:	9407      	str	r4, [sp, #28]
 800e17c:	920d      	str	r2, [sp, #52]	; 0x34
 800e17e:	4bc9      	ldr	r3, [pc, #804]	; (800e4a4 <_svfprintf_r+0xdc4>)
 800e180:	401e      	ands	r6, r3
 800e182:	2300      	movs	r3, #0
 800e184:	221b      	movs	r2, #27
 800e186:	a91e      	add	r1, sp, #120	; 0x78
 800e188:	1852      	adds	r2, r2, r1
 800e18a:	2100      	movs	r1, #0
 800e18c:	e430      	b.n	800d9f0 <_svfprintf_r+0x310>
 800e18e:	0022      	movs	r2, r4
 800e190:	ca08      	ldmia	r2!, {r3}
 800e192:	0031      	movs	r1, r6
 800e194:	920d      	str	r2, [sp, #52]	; 0x34
 800e196:	2210      	movs	r2, #16
 800e198:	4011      	ands	r1, r2
 800e19a:	4216      	tst	r6, r2
 800e19c:	d002      	beq.n	800e1a4 <_svfprintf_r+0xac4>
 800e19e:	9306      	str	r3, [sp, #24]
 800e1a0:	9007      	str	r0, [sp, #28]
 800e1a2:	e7ec      	b.n	800e17e <_svfprintf_r+0xa9e>
 800e1a4:	2240      	movs	r2, #64	; 0x40
 800e1a6:	0030      	movs	r0, r6
 800e1a8:	4010      	ands	r0, r2
 800e1aa:	4216      	tst	r6, r2
 800e1ac:	d003      	beq.n	800e1b6 <_svfprintf_r+0xad6>
 800e1ae:	b29b      	uxth	r3, r3
 800e1b0:	9306      	str	r3, [sp, #24]
 800e1b2:	9107      	str	r1, [sp, #28]
 800e1b4:	e7e3      	b.n	800e17e <_svfprintf_r+0xa9e>
 800e1b6:	2280      	movs	r2, #128	; 0x80
 800e1b8:	0031      	movs	r1, r6
 800e1ba:	0092      	lsls	r2, r2, #2
 800e1bc:	4011      	ands	r1, r2
 800e1be:	4216      	tst	r6, r2
 800e1c0:	d0f6      	beq.n	800e1b0 <_svfprintf_r+0xad0>
 800e1c2:	b2db      	uxtb	r3, r3
 800e1c4:	e7eb      	b.n	800e19e <_svfprintf_r+0xabe>
 800e1c6:	0023      	movs	r3, r4
 800e1c8:	cb04      	ldmia	r3!, {r2}
 800e1ca:	49b7      	ldr	r1, [pc, #732]	; (800e4a8 <_svfprintf_r+0xdc8>)
 800e1cc:	9206      	str	r2, [sp, #24]
 800e1ce:	aa25      	add	r2, sp, #148	; 0x94
 800e1d0:	8011      	strh	r1, [r2, #0]
 800e1d2:	4ab6      	ldr	r2, [pc, #728]	; (800e4ac <_svfprintf_r+0xdcc>)
 800e1d4:	930d      	str	r3, [sp, #52]	; 0x34
 800e1d6:	2300      	movs	r3, #0
 800e1d8:	921f      	str	r2, [sp, #124]	; 0x7c
 800e1da:	2278      	movs	r2, #120	; 0x78
 800e1dc:	9307      	str	r3, [sp, #28]
 800e1de:	3302      	adds	r3, #2
 800e1e0:	431e      	orrs	r6, r3
 800e1e2:	920f      	str	r2, [sp, #60]	; 0x3c
 800e1e4:	e7ce      	b.n	800e184 <_svfprintf_r+0xaa4>
 800e1e6:	0023      	movs	r3, r4
 800e1e8:	cb04      	ldmia	r3!, {r2}
 800e1ea:	2400      	movs	r4, #0
 800e1ec:	930d      	str	r3, [sp, #52]	; 0x34
 800e1ee:	231b      	movs	r3, #27
 800e1f0:	9208      	str	r2, [sp, #32]
 800e1f2:	aa1e      	add	r2, sp, #120	; 0x78
 800e1f4:	189b      	adds	r3, r3, r2
 800e1f6:	701c      	strb	r4, [r3, #0]
 800e1f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e1fa:	3301      	adds	r3, #1
 800e1fc:	d00e      	beq.n	800e21c <_svfprintf_r+0xb3c>
 800e1fe:	0021      	movs	r1, r4
 800e200:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e202:	9808      	ldr	r0, [sp, #32]
 800e204:	f002 f83a 	bl	801027c <memchr>
 800e208:	900c      	str	r0, [sp, #48]	; 0x30
 800e20a:	42a0      	cmp	r0, r4
 800e20c:	d100      	bne.n	800e210 <_svfprintf_r+0xb30>
 800e20e:	e10d      	b.n	800e42c <_svfprintf_r+0xd4c>
 800e210:	9a08      	ldr	r2, [sp, #32]
 800e212:	1a83      	subs	r3, r0, r2
 800e214:	9309      	str	r3, [sp, #36]	; 0x24
 800e216:	0023      	movs	r3, r4
 800e218:	940c      	str	r4, [sp, #48]	; 0x30
 800e21a:	e44e      	b.n	800daba <_svfprintf_r+0x3da>
 800e21c:	9808      	ldr	r0, [sp, #32]
 800e21e:	f7f1 ff71 	bl	8000104 <strlen>
 800e222:	9009      	str	r0, [sp, #36]	; 0x24
 800e224:	e7f7      	b.n	800e216 <_svfprintf_r+0xb36>
 800e226:	2310      	movs	r3, #16
 800e228:	431e      	orrs	r6, r3
 800e22a:	2320      	movs	r3, #32
 800e22c:	0030      	movs	r0, r6
 800e22e:	4018      	ands	r0, r3
 800e230:	421e      	tst	r6, r3
 800e232:	d009      	beq.n	800e248 <_svfprintf_r+0xb68>
 800e234:	3b19      	subs	r3, #25
 800e236:	3407      	adds	r4, #7
 800e238:	439c      	bics	r4, r3
 800e23a:	0022      	movs	r2, r4
 800e23c:	ca18      	ldmia	r2!, {r3, r4}
 800e23e:	9306      	str	r3, [sp, #24]
 800e240:	9407      	str	r4, [sp, #28]
 800e242:	920d      	str	r2, [sp, #52]	; 0x34
 800e244:	2301      	movs	r3, #1
 800e246:	e79d      	b.n	800e184 <_svfprintf_r+0xaa4>
 800e248:	0023      	movs	r3, r4
 800e24a:	cb04      	ldmia	r3!, {r2}
 800e24c:	0031      	movs	r1, r6
 800e24e:	930d      	str	r3, [sp, #52]	; 0x34
 800e250:	2310      	movs	r3, #16
 800e252:	4019      	ands	r1, r3
 800e254:	421e      	tst	r6, r3
 800e256:	d003      	beq.n	800e260 <_svfprintf_r+0xb80>
 800e258:	9206      	str	r2, [sp, #24]
 800e25a:	9007      	str	r0, [sp, #28]
 800e25c:	3b0f      	subs	r3, #15
 800e25e:	e791      	b.n	800e184 <_svfprintf_r+0xaa4>
 800e260:	2340      	movs	r3, #64	; 0x40
 800e262:	0030      	movs	r0, r6
 800e264:	4018      	ands	r0, r3
 800e266:	421e      	tst	r6, r3
 800e268:	d003      	beq.n	800e272 <_svfprintf_r+0xb92>
 800e26a:	b293      	uxth	r3, r2
 800e26c:	9306      	str	r3, [sp, #24]
 800e26e:	9107      	str	r1, [sp, #28]
 800e270:	e7e8      	b.n	800e244 <_svfprintf_r+0xb64>
 800e272:	2380      	movs	r3, #128	; 0x80
 800e274:	0031      	movs	r1, r6
 800e276:	009b      	lsls	r3, r3, #2
 800e278:	4019      	ands	r1, r3
 800e27a:	421e      	tst	r6, r3
 800e27c:	d003      	beq.n	800e286 <_svfprintf_r+0xba6>
 800e27e:	b2d3      	uxtb	r3, r2
 800e280:	9306      	str	r3, [sp, #24]
 800e282:	9007      	str	r0, [sp, #28]
 800e284:	e7de      	b.n	800e244 <_svfprintf_r+0xb64>
 800e286:	9206      	str	r2, [sp, #24]
 800e288:	e7f1      	b.n	800e26e <_svfprintf_r+0xb8e>
 800e28a:	4b89      	ldr	r3, [pc, #548]	; (800e4b0 <_svfprintf_r+0xdd0>)
 800e28c:	0030      	movs	r0, r6
 800e28e:	931f      	str	r3, [sp, #124]	; 0x7c
 800e290:	2320      	movs	r3, #32
 800e292:	4018      	ands	r0, r3
 800e294:	421e      	tst	r6, r3
 800e296:	d01a      	beq.n	800e2ce <_svfprintf_r+0xbee>
 800e298:	3b19      	subs	r3, #25
 800e29a:	3407      	adds	r4, #7
 800e29c:	439c      	bics	r4, r3
 800e29e:	0022      	movs	r2, r4
 800e2a0:	ca18      	ldmia	r2!, {r3, r4}
 800e2a2:	9306      	str	r3, [sp, #24]
 800e2a4:	9407      	str	r4, [sp, #28]
 800e2a6:	920d      	str	r2, [sp, #52]	; 0x34
 800e2a8:	07f3      	lsls	r3, r6, #31
 800e2aa:	d50a      	bpl.n	800e2c2 <_svfprintf_r+0xbe2>
 800e2ac:	9b06      	ldr	r3, [sp, #24]
 800e2ae:	9a07      	ldr	r2, [sp, #28]
 800e2b0:	4313      	orrs	r3, r2
 800e2b2:	d006      	beq.n	800e2c2 <_svfprintf_r+0xbe2>
 800e2b4:	2230      	movs	r2, #48	; 0x30
 800e2b6:	ab25      	add	r3, sp, #148	; 0x94
 800e2b8:	701a      	strb	r2, [r3, #0]
 800e2ba:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800e2bc:	705a      	strb	r2, [r3, #1]
 800e2be:	2302      	movs	r3, #2
 800e2c0:	431e      	orrs	r6, r3
 800e2c2:	4b78      	ldr	r3, [pc, #480]	; (800e4a4 <_svfprintf_r+0xdc4>)
 800e2c4:	401e      	ands	r6, r3
 800e2c6:	2302      	movs	r3, #2
 800e2c8:	e75c      	b.n	800e184 <_svfprintf_r+0xaa4>
 800e2ca:	4b78      	ldr	r3, [pc, #480]	; (800e4ac <_svfprintf_r+0xdcc>)
 800e2cc:	e7de      	b.n	800e28c <_svfprintf_r+0xbac>
 800e2ce:	0023      	movs	r3, r4
 800e2d0:	cb04      	ldmia	r3!, {r2}
 800e2d2:	0031      	movs	r1, r6
 800e2d4:	930d      	str	r3, [sp, #52]	; 0x34
 800e2d6:	2310      	movs	r3, #16
 800e2d8:	4019      	ands	r1, r3
 800e2da:	421e      	tst	r6, r3
 800e2dc:	d002      	beq.n	800e2e4 <_svfprintf_r+0xc04>
 800e2de:	9206      	str	r2, [sp, #24]
 800e2e0:	9007      	str	r0, [sp, #28]
 800e2e2:	e7e1      	b.n	800e2a8 <_svfprintf_r+0xbc8>
 800e2e4:	2340      	movs	r3, #64	; 0x40
 800e2e6:	0030      	movs	r0, r6
 800e2e8:	4018      	ands	r0, r3
 800e2ea:	421e      	tst	r6, r3
 800e2ec:	d003      	beq.n	800e2f6 <_svfprintf_r+0xc16>
 800e2ee:	b293      	uxth	r3, r2
 800e2f0:	9306      	str	r3, [sp, #24]
 800e2f2:	9107      	str	r1, [sp, #28]
 800e2f4:	e7d8      	b.n	800e2a8 <_svfprintf_r+0xbc8>
 800e2f6:	2380      	movs	r3, #128	; 0x80
 800e2f8:	0031      	movs	r1, r6
 800e2fa:	009b      	lsls	r3, r3, #2
 800e2fc:	4019      	ands	r1, r3
 800e2fe:	421e      	tst	r6, r3
 800e300:	d002      	beq.n	800e308 <_svfprintf_r+0xc28>
 800e302:	b2d3      	uxtb	r3, r2
 800e304:	9306      	str	r3, [sp, #24]
 800e306:	e7eb      	b.n	800e2e0 <_svfprintf_r+0xc00>
 800e308:	9206      	str	r2, [sp, #24]
 800e30a:	e7f2      	b.n	800e2f2 <_svfprintf_r+0xc12>
 800e30c:	9b07      	ldr	r3, [sp, #28]
 800e30e:	2b00      	cmp	r3, #0
 800e310:	d10a      	bne.n	800e328 <_svfprintf_r+0xc48>
 800e312:	9b06      	ldr	r3, [sp, #24]
 800e314:	2b09      	cmp	r3, #9
 800e316:	d807      	bhi.n	800e328 <_svfprintf_r+0xc48>
 800e318:	23e7      	movs	r3, #231	; 0xe7
 800e31a:	aa1e      	add	r2, sp, #120	; 0x78
 800e31c:	189b      	adds	r3, r3, r2
 800e31e:	9a06      	ldr	r2, [sp, #24]
 800e320:	3230      	adds	r2, #48	; 0x30
 800e322:	701a      	strb	r2, [r3, #0]
 800e324:	f000 fc18 	bl	800eb58 <_svfprintf_r+0x1478>
 800e328:	2680      	movs	r6, #128	; 0x80
 800e32a:	2300      	movs	r3, #0
 800e32c:	00f6      	lsls	r6, r6, #3
 800e32e:	930e      	str	r3, [sp, #56]	; 0x38
 800e330:	ad58      	add	r5, sp, #352	; 0x160
 800e332:	4026      	ands	r6, r4
 800e334:	220a      	movs	r2, #10
 800e336:	9806      	ldr	r0, [sp, #24]
 800e338:	9907      	ldr	r1, [sp, #28]
 800e33a:	2300      	movs	r3, #0
 800e33c:	f7f2 f8b2 	bl	80004a4 <__aeabi_uldivmod>
 800e340:	1e6b      	subs	r3, r5, #1
 800e342:	3230      	adds	r2, #48	; 0x30
 800e344:	9308      	str	r3, [sp, #32]
 800e346:	701a      	strb	r2, [r3, #0]
 800e348:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e34a:	900c      	str	r0, [sp, #48]	; 0x30
 800e34c:	3301      	adds	r3, #1
 800e34e:	9110      	str	r1, [sp, #64]	; 0x40
 800e350:	930e      	str	r3, [sp, #56]	; 0x38
 800e352:	2e00      	cmp	r6, #0
 800e354:	d01d      	beq.n	800e392 <_svfprintf_r+0xcb2>
 800e356:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e358:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e35a:	781b      	ldrb	r3, [r3, #0]
 800e35c:	429a      	cmp	r2, r3
 800e35e:	d118      	bne.n	800e392 <_svfprintf_r+0xcb2>
 800e360:	2aff      	cmp	r2, #255	; 0xff
 800e362:	d016      	beq.n	800e392 <_svfprintf_r+0xcb2>
 800e364:	9b07      	ldr	r3, [sp, #28]
 800e366:	2b00      	cmp	r3, #0
 800e368:	d102      	bne.n	800e370 <_svfprintf_r+0xc90>
 800e36a:	9b06      	ldr	r3, [sp, #24]
 800e36c:	2b09      	cmp	r3, #9
 800e36e:	d910      	bls.n	800e392 <_svfprintf_r+0xcb2>
 800e370:	9b08      	ldr	r3, [sp, #32]
 800e372:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800e374:	991d      	ldr	r1, [sp, #116]	; 0x74
 800e376:	1a9b      	subs	r3, r3, r2
 800e378:	0018      	movs	r0, r3
 800e37a:	9308      	str	r3, [sp, #32]
 800e37c:	f7fd ff97 	bl	800c2ae <strncpy>
 800e380:	2200      	movs	r2, #0
 800e382:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e384:	920e      	str	r2, [sp, #56]	; 0x38
 800e386:	785b      	ldrb	r3, [r3, #1]
 800e388:	1e5a      	subs	r2, r3, #1
 800e38a:	4193      	sbcs	r3, r2
 800e38c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e38e:	18d3      	adds	r3, r2, r3
 800e390:	9312      	str	r3, [sp, #72]	; 0x48
 800e392:	9b07      	ldr	r3, [sp, #28]
 800e394:	2b00      	cmp	r3, #0
 800e396:	d10f      	bne.n	800e3b8 <_svfprintf_r+0xcd8>
 800e398:	9b06      	ldr	r3, [sp, #24]
 800e39a:	2b09      	cmp	r3, #9
 800e39c:	d80c      	bhi.n	800e3b8 <_svfprintf_r+0xcd8>
 800e39e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e3a0:	9a08      	ldr	r2, [sp, #32]
 800e3a2:	9319      	str	r3, [sp, #100]	; 0x64
 800e3a4:	ab58      	add	r3, sp, #352	; 0x160
 800e3a6:	1a9b      	subs	r3, r3, r2
 800e3a8:	9309      	str	r3, [sp, #36]	; 0x24
 800e3aa:	2300      	movs	r3, #0
 800e3ac:	0026      	movs	r6, r4
 800e3ae:	930c      	str	r3, [sp, #48]	; 0x30
 800e3b0:	001d      	movs	r5, r3
 800e3b2:	9310      	str	r3, [sp, #64]	; 0x40
 800e3b4:	9311      	str	r3, [sp, #68]	; 0x44
 800e3b6:	e4f2      	b.n	800dd9e <_svfprintf_r+0x6be>
 800e3b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e3ba:	9d08      	ldr	r5, [sp, #32]
 800e3bc:	9306      	str	r3, [sp, #24]
 800e3be:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e3c0:	9307      	str	r3, [sp, #28]
 800e3c2:	e7b7      	b.n	800e334 <_svfprintf_r+0xc54>
 800e3c4:	200f      	movs	r0, #15
 800e3c6:	ab58      	add	r3, sp, #352	; 0x160
 800e3c8:	9308      	str	r3, [sp, #32]
 800e3ca:	9b08      	ldr	r3, [sp, #32]
 800e3cc:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800e3ce:	3b01      	subs	r3, #1
 800e3d0:	9308      	str	r3, [sp, #32]
 800e3d2:	9b06      	ldr	r3, [sp, #24]
 800e3d4:	4003      	ands	r3, r0
 800e3d6:	5cd3      	ldrb	r3, [r2, r3]
 800e3d8:	9a08      	ldr	r2, [sp, #32]
 800e3da:	7013      	strb	r3, [r2, #0]
 800e3dc:	9b07      	ldr	r3, [sp, #28]
 800e3de:	0719      	lsls	r1, r3, #28
 800e3e0:	9b06      	ldr	r3, [sp, #24]
 800e3e2:	091a      	lsrs	r2, r3, #4
 800e3e4:	9b07      	ldr	r3, [sp, #28]
 800e3e6:	4311      	orrs	r1, r2
 800e3e8:	091b      	lsrs	r3, r3, #4
 800e3ea:	9307      	str	r3, [sp, #28]
 800e3ec:	000b      	movs	r3, r1
 800e3ee:	9a07      	ldr	r2, [sp, #28]
 800e3f0:	9106      	str	r1, [sp, #24]
 800e3f2:	4313      	orrs	r3, r2
 800e3f4:	d1e9      	bne.n	800e3ca <_svfprintf_r+0xcea>
 800e3f6:	e7d2      	b.n	800e39e <_svfprintf_r+0xcbe>
 800e3f8:	aa58      	add	r2, sp, #352	; 0x160
 800e3fa:	9208      	str	r2, [sp, #32]
 800e3fc:	2b00      	cmp	r3, #0
 800e3fe:	d1ce      	bne.n	800e39e <_svfprintf_r+0xcbe>
 800e400:	07f6      	lsls	r6, r6, #31
 800e402:	d5cc      	bpl.n	800e39e <_svfprintf_r+0xcbe>
 800e404:	aa1e      	add	r2, sp, #120	; 0x78
 800e406:	33e7      	adds	r3, #231	; 0xe7
 800e408:	189b      	adds	r3, r3, r2
 800e40a:	2230      	movs	r2, #48	; 0x30
 800e40c:	e789      	b.n	800e322 <_svfprintf_r+0xc42>
 800e40e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e410:	2b00      	cmp	r3, #0
 800e412:	d100      	bne.n	800e416 <_svfprintf_r+0xd36>
 800e414:	e364      	b.n	800eae0 <_svfprintf_r+0x1400>
 800e416:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800e418:	211b      	movs	r1, #27
 800e41a:	ab3f      	add	r3, sp, #252	; 0xfc
 800e41c:	701a      	strb	r2, [r3, #0]
 800e41e:	2200      	movs	r2, #0
 800e420:	a81e      	add	r0, sp, #120	; 0x78
 800e422:	1809      	adds	r1, r1, r0
 800e424:	700a      	strb	r2, [r1, #0]
 800e426:	940d      	str	r4, [sp, #52]	; 0x34
 800e428:	f7ff fabd 	bl	800d9a6 <_svfprintf_r+0x2c6>
 800e42c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e42e:	f7ff fb44 	bl	800daba <_svfprintf_r+0x3da>
 800e432:	2010      	movs	r0, #16
 800e434:	1812      	adds	r2, r2, r0
 800e436:	6078      	str	r0, [r7, #4]
 800e438:	922e      	str	r2, [sp, #184]	; 0xb8
 800e43a:	932d      	str	r3, [sp, #180]	; 0xb4
 800e43c:	2b07      	cmp	r3, #7
 800e43e:	dd08      	ble.n	800e452 <_svfprintf_r+0xd72>
 800e440:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e442:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e444:	aa2c      	add	r2, sp, #176	; 0xb0
 800e446:	f003 f9db 	bl	8011800 <__ssprint_r>
 800e44a:	2800      	cmp	r0, #0
 800e44c:	d000      	beq.n	800e450 <_svfprintf_r+0xd70>
 800e44e:	e326      	b.n	800ea9e <_svfprintf_r+0x13be>
 800e450:	a92f      	add	r1, sp, #188	; 0xbc
 800e452:	000f      	movs	r7, r1
 800e454:	3c10      	subs	r4, #16
 800e456:	e4c5      	b.n	800dde4 <_svfprintf_r+0x704>
 800e458:	2010      	movs	r0, #16
 800e45a:	1812      	adds	r2, r2, r0
 800e45c:	6078      	str	r0, [r7, #4]
 800e45e:	922e      	str	r2, [sp, #184]	; 0xb8
 800e460:	932d      	str	r3, [sp, #180]	; 0xb4
 800e462:	2b07      	cmp	r3, #7
 800e464:	dd08      	ble.n	800e478 <_svfprintf_r+0xd98>
 800e466:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e468:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e46a:	aa2c      	add	r2, sp, #176	; 0xb0
 800e46c:	f003 f9c8 	bl	8011800 <__ssprint_r>
 800e470:	2800      	cmp	r0, #0
 800e472:	d000      	beq.n	800e476 <_svfprintf_r+0xd96>
 800e474:	e313      	b.n	800ea9e <_svfprintf_r+0x13be>
 800e476:	a92f      	add	r1, sp, #188	; 0xbc
 800e478:	000f      	movs	r7, r1
 800e47a:	3c10      	subs	r4, #16
 800e47c:	e50b      	b.n	800de96 <_svfprintf_r+0x7b6>
 800e47e:	2010      	movs	r0, #16
 800e480:	1812      	adds	r2, r2, r0
 800e482:	6078      	str	r0, [r7, #4]
 800e484:	922e      	str	r2, [sp, #184]	; 0xb8
 800e486:	932d      	str	r3, [sp, #180]	; 0xb4
 800e488:	2b07      	cmp	r3, #7
 800e48a:	dd08      	ble.n	800e49e <_svfprintf_r+0xdbe>
 800e48c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e48e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e490:	aa2c      	add	r2, sp, #176	; 0xb0
 800e492:	f003 f9b5 	bl	8011800 <__ssprint_r>
 800e496:	2800      	cmp	r0, #0
 800e498:	d000      	beq.n	800e49c <_svfprintf_r+0xdbc>
 800e49a:	e300      	b.n	800ea9e <_svfprintf_r+0x13be>
 800e49c:	a92f      	add	r1, sp, #188	; 0xbc
 800e49e:	000f      	movs	r7, r1
 800e4a0:	3c10      	subs	r4, #16
 800e4a2:	e518      	b.n	800ded6 <_svfprintf_r+0x7f6>
 800e4a4:	fffffbff 	.word	0xfffffbff
 800e4a8:	00007830 	.word	0x00007830
 800e4ac:	08014c84 	.word	0x08014c84
 800e4b0:	08014c95 	.word	0x08014c95
 800e4b4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e4b6:	2b65      	cmp	r3, #101	; 0x65
 800e4b8:	dc00      	bgt.n	800e4bc <_svfprintf_r+0xddc>
 800e4ba:	e241      	b.n	800e940 <_svfprintf_r+0x1260>
 800e4bc:	9814      	ldr	r0, [sp, #80]	; 0x50
 800e4be:	9915      	ldr	r1, [sp, #84]	; 0x54
 800e4c0:	2200      	movs	r2, #0
 800e4c2:	2300      	movs	r3, #0
 800e4c4:	f7f1 ffc0 	bl	8000448 <__aeabi_dcmpeq>
 800e4c8:	2800      	cmp	r0, #0
 800e4ca:	d077      	beq.n	800e5bc <_svfprintf_r+0xedc>
 800e4cc:	4bca      	ldr	r3, [pc, #808]	; (800e7f8 <_svfprintf_r+0x1118>)
 800e4ce:	603b      	str	r3, [r7, #0]
 800e4d0:	2301      	movs	r3, #1
 800e4d2:	607b      	str	r3, [r7, #4]
 800e4d4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800e4d6:	3708      	adds	r7, #8
 800e4d8:	3301      	adds	r3, #1
 800e4da:	932e      	str	r3, [sp, #184]	; 0xb8
 800e4dc:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e4de:	3301      	adds	r3, #1
 800e4e0:	932d      	str	r3, [sp, #180]	; 0xb4
 800e4e2:	2b07      	cmp	r3, #7
 800e4e4:	dd08      	ble.n	800e4f8 <_svfprintf_r+0xe18>
 800e4e6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e4e8:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e4ea:	aa2c      	add	r2, sp, #176	; 0xb0
 800e4ec:	f003 f988 	bl	8011800 <__ssprint_r>
 800e4f0:	2800      	cmp	r0, #0
 800e4f2:	d000      	beq.n	800e4f6 <_svfprintf_r+0xe16>
 800e4f4:	e2d3      	b.n	800ea9e <_svfprintf_r+0x13be>
 800e4f6:	af2f      	add	r7, sp, #188	; 0xbc
 800e4f8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800e4fa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e4fc:	4293      	cmp	r3, r2
 800e4fe:	db01      	blt.n	800e504 <_svfprintf_r+0xe24>
 800e500:	07f3      	lsls	r3, r6, #31
 800e502:	d51b      	bpl.n	800e53c <_svfprintf_r+0xe5c>
 800e504:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800e506:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800e508:	603b      	str	r3, [r7, #0]
 800e50a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800e50c:	607b      	str	r3, [r7, #4]
 800e50e:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800e510:	3708      	adds	r7, #8
 800e512:	189b      	adds	r3, r3, r2
 800e514:	932e      	str	r3, [sp, #184]	; 0xb8
 800e516:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e518:	3301      	adds	r3, #1
 800e51a:	932d      	str	r3, [sp, #180]	; 0xb4
 800e51c:	2b07      	cmp	r3, #7
 800e51e:	dd08      	ble.n	800e532 <_svfprintf_r+0xe52>
 800e520:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e522:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e524:	aa2c      	add	r2, sp, #176	; 0xb0
 800e526:	f003 f96b 	bl	8011800 <__ssprint_r>
 800e52a:	2800      	cmp	r0, #0
 800e52c:	d000      	beq.n	800e530 <_svfprintf_r+0xe50>
 800e52e:	e2b6      	b.n	800ea9e <_svfprintf_r+0x13be>
 800e530:	af2f      	add	r7, sp, #188	; 0xbc
 800e532:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e534:	2510      	movs	r5, #16
 800e536:	1e5c      	subs	r4, r3, #1
 800e538:	2c00      	cmp	r4, #0
 800e53a:	dc2e      	bgt.n	800e59a <_svfprintf_r+0xeba>
 800e53c:	0776      	lsls	r6, r6, #29
 800e53e:	d500      	bpl.n	800e542 <_svfprintf_r+0xe62>
 800e540:	e290      	b.n	800ea64 <_svfprintf_r+0x1384>
 800e542:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800e544:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800e546:	4293      	cmp	r3, r2
 800e548:	da00      	bge.n	800e54c <_svfprintf_r+0xe6c>
 800e54a:	0013      	movs	r3, r2
 800e54c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800e54e:	18d3      	adds	r3, r2, r3
 800e550:	9317      	str	r3, [sp, #92]	; 0x5c
 800e552:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800e554:	2b00      	cmp	r3, #0
 800e556:	d007      	beq.n	800e568 <_svfprintf_r+0xe88>
 800e558:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e55a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e55c:	aa2c      	add	r2, sp, #176	; 0xb0
 800e55e:	f003 f94f 	bl	8011800 <__ssprint_r>
 800e562:	2800      	cmp	r0, #0
 800e564:	d000      	beq.n	800e568 <_svfprintf_r+0xe88>
 800e566:	e29a      	b.n	800ea9e <_svfprintf_r+0x13be>
 800e568:	2300      	movs	r3, #0
 800e56a:	932d      	str	r3, [sp, #180]	; 0xb4
 800e56c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e56e:	2b00      	cmp	r3, #0
 800e570:	d000      	beq.n	800e574 <_svfprintf_r+0xe94>
 800e572:	e2b0      	b.n	800ead6 <_svfprintf_r+0x13f6>
 800e574:	af2f      	add	r7, sp, #188	; 0xbc
 800e576:	e5dc      	b.n	800e132 <_svfprintf_r+0xa52>
 800e578:	3210      	adds	r2, #16
 800e57a:	607d      	str	r5, [r7, #4]
 800e57c:	922e      	str	r2, [sp, #184]	; 0xb8
 800e57e:	932d      	str	r3, [sp, #180]	; 0xb4
 800e580:	2b07      	cmp	r3, #7
 800e582:	dd08      	ble.n	800e596 <_svfprintf_r+0xeb6>
 800e584:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e586:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e588:	aa2c      	add	r2, sp, #176	; 0xb0
 800e58a:	f003 f939 	bl	8011800 <__ssprint_r>
 800e58e:	2800      	cmp	r0, #0
 800e590:	d000      	beq.n	800e594 <_svfprintf_r+0xeb4>
 800e592:	e284      	b.n	800ea9e <_svfprintf_r+0x13be>
 800e594:	a92f      	add	r1, sp, #188	; 0xbc
 800e596:	000f      	movs	r7, r1
 800e598:	3c10      	subs	r4, #16
 800e59a:	0039      	movs	r1, r7
 800e59c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e59e:	4897      	ldr	r0, [pc, #604]	; (800e7fc <_svfprintf_r+0x111c>)
 800e5a0:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800e5a2:	3301      	adds	r3, #1
 800e5a4:	3108      	adds	r1, #8
 800e5a6:	6038      	str	r0, [r7, #0]
 800e5a8:	2c10      	cmp	r4, #16
 800e5aa:	dce5      	bgt.n	800e578 <_svfprintf_r+0xe98>
 800e5ac:	607c      	str	r4, [r7, #4]
 800e5ae:	18a4      	adds	r4, r4, r2
 800e5b0:	942e      	str	r4, [sp, #184]	; 0xb8
 800e5b2:	000f      	movs	r7, r1
 800e5b4:	932d      	str	r3, [sp, #180]	; 0xb4
 800e5b6:	2b07      	cmp	r3, #7
 800e5b8:	ddc0      	ble.n	800e53c <_svfprintf_r+0xe5c>
 800e5ba:	e05f      	b.n	800e67c <_svfprintf_r+0xf9c>
 800e5bc:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800e5be:	2b00      	cmp	r3, #0
 800e5c0:	dc78      	bgt.n	800e6b4 <_svfprintf_r+0xfd4>
 800e5c2:	4b8d      	ldr	r3, [pc, #564]	; (800e7f8 <_svfprintf_r+0x1118>)
 800e5c4:	603b      	str	r3, [r7, #0]
 800e5c6:	2301      	movs	r3, #1
 800e5c8:	607b      	str	r3, [r7, #4]
 800e5ca:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800e5cc:	3708      	adds	r7, #8
 800e5ce:	3301      	adds	r3, #1
 800e5d0:	932e      	str	r3, [sp, #184]	; 0xb8
 800e5d2:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e5d4:	3301      	adds	r3, #1
 800e5d6:	932d      	str	r3, [sp, #180]	; 0xb4
 800e5d8:	2b07      	cmp	r3, #7
 800e5da:	dd08      	ble.n	800e5ee <_svfprintf_r+0xf0e>
 800e5dc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e5de:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e5e0:	aa2c      	add	r2, sp, #176	; 0xb0
 800e5e2:	f003 f90d 	bl	8011800 <__ssprint_r>
 800e5e6:	2800      	cmp	r0, #0
 800e5e8:	d000      	beq.n	800e5ec <_svfprintf_r+0xf0c>
 800e5ea:	e258      	b.n	800ea9e <_svfprintf_r+0x13be>
 800e5ec:	af2f      	add	r7, sp, #188	; 0xbc
 800e5ee:	990e      	ldr	r1, [sp, #56]	; 0x38
 800e5f0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800e5f2:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800e5f4:	430b      	orrs	r3, r1
 800e5f6:	2101      	movs	r1, #1
 800e5f8:	4031      	ands	r1, r6
 800e5fa:	430b      	orrs	r3, r1
 800e5fc:	d09e      	beq.n	800e53c <_svfprintf_r+0xe5c>
 800e5fe:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800e600:	603b      	str	r3, [r7, #0]
 800e602:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800e604:	607b      	str	r3, [r7, #4]
 800e606:	189a      	adds	r2, r3, r2
 800e608:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e60a:	922e      	str	r2, [sp, #184]	; 0xb8
 800e60c:	3301      	adds	r3, #1
 800e60e:	932d      	str	r3, [sp, #180]	; 0xb4
 800e610:	3708      	adds	r7, #8
 800e612:	2b07      	cmp	r3, #7
 800e614:	dd08      	ble.n	800e628 <_svfprintf_r+0xf48>
 800e616:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e618:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e61a:	aa2c      	add	r2, sp, #176	; 0xb0
 800e61c:	f003 f8f0 	bl	8011800 <__ssprint_r>
 800e620:	2800      	cmp	r0, #0
 800e622:	d000      	beq.n	800e626 <_svfprintf_r+0xf46>
 800e624:	e23b      	b.n	800ea9e <_svfprintf_r+0x13be>
 800e626:	af2f      	add	r7, sp, #188	; 0xbc
 800e628:	9c26      	ldr	r4, [sp, #152]	; 0x98
 800e62a:	2c00      	cmp	r4, #0
 800e62c:	da19      	bge.n	800e662 <_svfprintf_r+0xf82>
 800e62e:	0038      	movs	r0, r7
 800e630:	2510      	movs	r5, #16
 800e632:	4264      	negs	r4, r4
 800e634:	992d      	ldr	r1, [sp, #180]	; 0xb4
 800e636:	4a71      	ldr	r2, [pc, #452]	; (800e7fc <_svfprintf_r+0x111c>)
 800e638:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800e63a:	3101      	adds	r1, #1
 800e63c:	3708      	adds	r7, #8
 800e63e:	6002      	str	r2, [r0, #0]
 800e640:	2c10      	cmp	r4, #16
 800e642:	dc25      	bgt.n	800e690 <_svfprintf_r+0xfb0>
 800e644:	6044      	str	r4, [r0, #4]
 800e646:	18e4      	adds	r4, r4, r3
 800e648:	942e      	str	r4, [sp, #184]	; 0xb8
 800e64a:	912d      	str	r1, [sp, #180]	; 0xb4
 800e64c:	2907      	cmp	r1, #7
 800e64e:	dd08      	ble.n	800e662 <_svfprintf_r+0xf82>
 800e650:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e652:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e654:	aa2c      	add	r2, sp, #176	; 0xb0
 800e656:	f003 f8d3 	bl	8011800 <__ssprint_r>
 800e65a:	2800      	cmp	r0, #0
 800e65c:	d000      	beq.n	800e660 <_svfprintf_r+0xf80>
 800e65e:	e21e      	b.n	800ea9e <_svfprintf_r+0x13be>
 800e660:	af2f      	add	r7, sp, #188	; 0xbc
 800e662:	9b08      	ldr	r3, [sp, #32]
 800e664:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800e666:	603b      	str	r3, [r7, #0]
 800e668:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e66a:	18d2      	adds	r2, r2, r3
 800e66c:	922e      	str	r2, [sp, #184]	; 0xb8
 800e66e:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 800e670:	607b      	str	r3, [r7, #4]
 800e672:	3201      	adds	r2, #1
 800e674:	922d      	str	r2, [sp, #180]	; 0xb4
 800e676:	2a07      	cmp	r2, #7
 800e678:	dc00      	bgt.n	800e67c <_svfprintf_r+0xf9c>
 800e67a:	e45b      	b.n	800df34 <_svfprintf_r+0x854>
 800e67c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e67e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e680:	aa2c      	add	r2, sp, #176	; 0xb0
 800e682:	f003 f8bd 	bl	8011800 <__ssprint_r>
 800e686:	2800      	cmp	r0, #0
 800e688:	d000      	beq.n	800e68c <_svfprintf_r+0xfac>
 800e68a:	e208      	b.n	800ea9e <_svfprintf_r+0x13be>
 800e68c:	af2f      	add	r7, sp, #188	; 0xbc
 800e68e:	e755      	b.n	800e53c <_svfprintf_r+0xe5c>
 800e690:	3310      	adds	r3, #16
 800e692:	6045      	str	r5, [r0, #4]
 800e694:	932e      	str	r3, [sp, #184]	; 0xb8
 800e696:	912d      	str	r1, [sp, #180]	; 0xb4
 800e698:	2907      	cmp	r1, #7
 800e69a:	dd08      	ble.n	800e6ae <_svfprintf_r+0xfce>
 800e69c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e69e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e6a0:	aa2c      	add	r2, sp, #176	; 0xb0
 800e6a2:	f003 f8ad 	bl	8011800 <__ssprint_r>
 800e6a6:	2800      	cmp	r0, #0
 800e6a8:	d000      	beq.n	800e6ac <_svfprintf_r+0xfcc>
 800e6aa:	e1f8      	b.n	800ea9e <_svfprintf_r+0x13be>
 800e6ac:	af2f      	add	r7, sp, #188	; 0xbc
 800e6ae:	0038      	movs	r0, r7
 800e6b0:	3c10      	subs	r4, #16
 800e6b2:	e7bf      	b.n	800e634 <_svfprintf_r+0xf54>
 800e6b4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e6b6:	002c      	movs	r4, r5
 800e6b8:	429d      	cmp	r5, r3
 800e6ba:	dd00      	ble.n	800e6be <_svfprintf_r+0xfde>
 800e6bc:	001c      	movs	r4, r3
 800e6be:	2c00      	cmp	r4, #0
 800e6c0:	dd14      	ble.n	800e6ec <_svfprintf_r+0x100c>
 800e6c2:	9b08      	ldr	r3, [sp, #32]
 800e6c4:	607c      	str	r4, [r7, #4]
 800e6c6:	603b      	str	r3, [r7, #0]
 800e6c8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800e6ca:	3708      	adds	r7, #8
 800e6cc:	18e3      	adds	r3, r4, r3
 800e6ce:	932e      	str	r3, [sp, #184]	; 0xb8
 800e6d0:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e6d2:	3301      	adds	r3, #1
 800e6d4:	932d      	str	r3, [sp, #180]	; 0xb4
 800e6d6:	2b07      	cmp	r3, #7
 800e6d8:	dd08      	ble.n	800e6ec <_svfprintf_r+0x100c>
 800e6da:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e6dc:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e6de:	aa2c      	add	r2, sp, #176	; 0xb0
 800e6e0:	f003 f88e 	bl	8011800 <__ssprint_r>
 800e6e4:	2800      	cmp	r0, #0
 800e6e6:	d000      	beq.n	800e6ea <_svfprintf_r+0x100a>
 800e6e8:	e1d9      	b.n	800ea9e <_svfprintf_r+0x13be>
 800e6ea:	af2f      	add	r7, sp, #188	; 0xbc
 800e6ec:	43e3      	mvns	r3, r4
 800e6ee:	17db      	asrs	r3, r3, #31
 800e6f0:	401c      	ands	r4, r3
 800e6f2:	1b2c      	subs	r4, r5, r4
 800e6f4:	2c00      	cmp	r4, #0
 800e6f6:	dd18      	ble.n	800e72a <_svfprintf_r+0x104a>
 800e6f8:	0039      	movs	r1, r7
 800e6fa:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e6fc:	483f      	ldr	r0, [pc, #252]	; (800e7fc <_svfprintf_r+0x111c>)
 800e6fe:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800e700:	3301      	adds	r3, #1
 800e702:	3108      	adds	r1, #8
 800e704:	6038      	str	r0, [r7, #0]
 800e706:	2c10      	cmp	r4, #16
 800e708:	dc7a      	bgt.n	800e800 <_svfprintf_r+0x1120>
 800e70a:	607c      	str	r4, [r7, #4]
 800e70c:	18a4      	adds	r4, r4, r2
 800e70e:	000f      	movs	r7, r1
 800e710:	942e      	str	r4, [sp, #184]	; 0xb8
 800e712:	932d      	str	r3, [sp, #180]	; 0xb4
 800e714:	2b07      	cmp	r3, #7
 800e716:	dd08      	ble.n	800e72a <_svfprintf_r+0x104a>
 800e718:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e71a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e71c:	aa2c      	add	r2, sp, #176	; 0xb0
 800e71e:	f003 f86f 	bl	8011800 <__ssprint_r>
 800e722:	2800      	cmp	r0, #0
 800e724:	d000      	beq.n	800e728 <_svfprintf_r+0x1048>
 800e726:	e1ba      	b.n	800ea9e <_svfprintf_r+0x13be>
 800e728:	af2f      	add	r7, sp, #188	; 0xbc
 800e72a:	9b08      	ldr	r3, [sp, #32]
 800e72c:	195d      	adds	r5, r3, r5
 800e72e:	0573      	lsls	r3, r6, #21
 800e730:	d50b      	bpl.n	800e74a <_svfprintf_r+0x106a>
 800e732:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e734:	2b00      	cmp	r3, #0
 800e736:	d176      	bne.n	800e826 <_svfprintf_r+0x1146>
 800e738:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e73a:	2b00      	cmp	r3, #0
 800e73c:	d176      	bne.n	800e82c <_svfprintf_r+0x114c>
 800e73e:	9b08      	ldr	r3, [sp, #32]
 800e740:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e742:	189b      	adds	r3, r3, r2
 800e744:	429d      	cmp	r5, r3
 800e746:	d900      	bls.n	800e74a <_svfprintf_r+0x106a>
 800e748:	001d      	movs	r5, r3
 800e74a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800e74c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e74e:	4293      	cmp	r3, r2
 800e750:	db01      	blt.n	800e756 <_svfprintf_r+0x1076>
 800e752:	07f3      	lsls	r3, r6, #31
 800e754:	d516      	bpl.n	800e784 <_svfprintf_r+0x10a4>
 800e756:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800e758:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800e75a:	603b      	str	r3, [r7, #0]
 800e75c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800e75e:	607b      	str	r3, [r7, #4]
 800e760:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800e762:	3708      	adds	r7, #8
 800e764:	189b      	adds	r3, r3, r2
 800e766:	932e      	str	r3, [sp, #184]	; 0xb8
 800e768:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e76a:	3301      	adds	r3, #1
 800e76c:	932d      	str	r3, [sp, #180]	; 0xb4
 800e76e:	2b07      	cmp	r3, #7
 800e770:	dd08      	ble.n	800e784 <_svfprintf_r+0x10a4>
 800e772:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e774:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e776:	aa2c      	add	r2, sp, #176	; 0xb0
 800e778:	f003 f842 	bl	8011800 <__ssprint_r>
 800e77c:	2800      	cmp	r0, #0
 800e77e:	d000      	beq.n	800e782 <_svfprintf_r+0x10a2>
 800e780:	e18d      	b.n	800ea9e <_svfprintf_r+0x13be>
 800e782:	af2f      	add	r7, sp, #188	; 0xbc
 800e784:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e786:	9b08      	ldr	r3, [sp, #32]
 800e788:	4694      	mov	ip, r2
 800e78a:	9c26      	ldr	r4, [sp, #152]	; 0x98
 800e78c:	4463      	add	r3, ip
 800e78e:	1b5b      	subs	r3, r3, r5
 800e790:	1b14      	subs	r4, r2, r4
 800e792:	429c      	cmp	r4, r3
 800e794:	dd00      	ble.n	800e798 <_svfprintf_r+0x10b8>
 800e796:	001c      	movs	r4, r3
 800e798:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800e79a:	2c00      	cmp	r4, #0
 800e79c:	dd12      	ble.n	800e7c4 <_svfprintf_r+0x10e4>
 800e79e:	18e3      	adds	r3, r4, r3
 800e7a0:	932e      	str	r3, [sp, #184]	; 0xb8
 800e7a2:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e7a4:	603d      	str	r5, [r7, #0]
 800e7a6:	3301      	adds	r3, #1
 800e7a8:	607c      	str	r4, [r7, #4]
 800e7aa:	932d      	str	r3, [sp, #180]	; 0xb4
 800e7ac:	3708      	adds	r7, #8
 800e7ae:	2b07      	cmp	r3, #7
 800e7b0:	dd08      	ble.n	800e7c4 <_svfprintf_r+0x10e4>
 800e7b2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e7b4:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e7b6:	aa2c      	add	r2, sp, #176	; 0xb0
 800e7b8:	f003 f822 	bl	8011800 <__ssprint_r>
 800e7bc:	2800      	cmp	r0, #0
 800e7be:	d000      	beq.n	800e7c2 <_svfprintf_r+0x10e2>
 800e7c0:	e16d      	b.n	800ea9e <_svfprintf_r+0x13be>
 800e7c2:	af2f      	add	r7, sp, #188	; 0xbc
 800e7c4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e7c6:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800e7c8:	2510      	movs	r5, #16
 800e7ca:	1ad3      	subs	r3, r2, r3
 800e7cc:	43e2      	mvns	r2, r4
 800e7ce:	17d2      	asrs	r2, r2, #31
 800e7d0:	4014      	ands	r4, r2
 800e7d2:	1b1c      	subs	r4, r3, r4
 800e7d4:	2c00      	cmp	r4, #0
 800e7d6:	dc00      	bgt.n	800e7da <_svfprintf_r+0x10fa>
 800e7d8:	e6b0      	b.n	800e53c <_svfprintf_r+0xe5c>
 800e7da:	0039      	movs	r1, r7
 800e7dc:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e7de:	4807      	ldr	r0, [pc, #28]	; (800e7fc <_svfprintf_r+0x111c>)
 800e7e0:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800e7e2:	3301      	adds	r3, #1
 800e7e4:	3108      	adds	r1, #8
 800e7e6:	6038      	str	r0, [r7, #0]
 800e7e8:	2c10      	cmp	r4, #16
 800e7ea:	dd00      	ble.n	800e7ee <_svfprintf_r+0x110e>
 800e7ec:	e096      	b.n	800e91c <_svfprintf_r+0x123c>
 800e7ee:	1912      	adds	r2, r2, r4
 800e7f0:	607c      	str	r4, [r7, #4]
 800e7f2:	922e      	str	r2, [sp, #184]	; 0xb8
 800e7f4:	e6dd      	b.n	800e5b2 <_svfprintf_r+0xed2>
 800e7f6:	46c0      	nop			; (mov r8, r8)
 800e7f8:	08014ca6 	.word	0x08014ca6
 800e7fc:	08014cb8 	.word	0x08014cb8
 800e800:	2010      	movs	r0, #16
 800e802:	1812      	adds	r2, r2, r0
 800e804:	6078      	str	r0, [r7, #4]
 800e806:	922e      	str	r2, [sp, #184]	; 0xb8
 800e808:	932d      	str	r3, [sp, #180]	; 0xb4
 800e80a:	2b07      	cmp	r3, #7
 800e80c:	dd08      	ble.n	800e820 <_svfprintf_r+0x1140>
 800e80e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e810:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e812:	aa2c      	add	r2, sp, #176	; 0xb0
 800e814:	f002 fff4 	bl	8011800 <__ssprint_r>
 800e818:	2800      	cmp	r0, #0
 800e81a:	d000      	beq.n	800e81e <_svfprintf_r+0x113e>
 800e81c:	e13f      	b.n	800ea9e <_svfprintf_r+0x13be>
 800e81e:	a92f      	add	r1, sp, #188	; 0xbc
 800e820:	000f      	movs	r7, r1
 800e822:	3c10      	subs	r4, #16
 800e824:	e768      	b.n	800e6f8 <_svfprintf_r+0x1018>
 800e826:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e828:	2b00      	cmp	r3, #0
 800e82a:	d05d      	beq.n	800e8e8 <_svfprintf_r+0x1208>
 800e82c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e82e:	3b01      	subs	r3, #1
 800e830:	9310      	str	r3, [sp, #64]	; 0x40
 800e832:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e834:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800e836:	603b      	str	r3, [r7, #0]
 800e838:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800e83a:	607b      	str	r3, [r7, #4]
 800e83c:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800e83e:	3708      	adds	r7, #8
 800e840:	189b      	adds	r3, r3, r2
 800e842:	932e      	str	r3, [sp, #184]	; 0xb8
 800e844:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e846:	3301      	adds	r3, #1
 800e848:	932d      	str	r3, [sp, #180]	; 0xb4
 800e84a:	2b07      	cmp	r3, #7
 800e84c:	dd08      	ble.n	800e860 <_svfprintf_r+0x1180>
 800e84e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e850:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e852:	aa2c      	add	r2, sp, #176	; 0xb0
 800e854:	f002 ffd4 	bl	8011800 <__ssprint_r>
 800e858:	2800      	cmp	r0, #0
 800e85a:	d000      	beq.n	800e85e <_svfprintf_r+0x117e>
 800e85c:	e11f      	b.n	800ea9e <_svfprintf_r+0x13be>
 800e85e:	af2f      	add	r7, sp, #188	; 0xbc
 800e860:	9b08      	ldr	r3, [sp, #32]
 800e862:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e864:	189c      	adds	r4, r3, r2
 800e866:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e868:	1b64      	subs	r4, r4, r5
 800e86a:	781b      	ldrb	r3, [r3, #0]
 800e86c:	429c      	cmp	r4, r3
 800e86e:	dd00      	ble.n	800e872 <_svfprintf_r+0x1192>
 800e870:	001c      	movs	r4, r3
 800e872:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800e874:	2c00      	cmp	r4, #0
 800e876:	dd12      	ble.n	800e89e <_svfprintf_r+0x11be>
 800e878:	18e3      	adds	r3, r4, r3
 800e87a:	932e      	str	r3, [sp, #184]	; 0xb8
 800e87c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e87e:	603d      	str	r5, [r7, #0]
 800e880:	3301      	adds	r3, #1
 800e882:	607c      	str	r4, [r7, #4]
 800e884:	932d      	str	r3, [sp, #180]	; 0xb4
 800e886:	3708      	adds	r7, #8
 800e888:	2b07      	cmp	r3, #7
 800e88a:	dd08      	ble.n	800e89e <_svfprintf_r+0x11be>
 800e88c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e88e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e890:	aa2c      	add	r2, sp, #176	; 0xb0
 800e892:	f002 ffb5 	bl	8011800 <__ssprint_r>
 800e896:	2800      	cmp	r0, #0
 800e898:	d000      	beq.n	800e89c <_svfprintf_r+0x11bc>
 800e89a:	e100      	b.n	800ea9e <_svfprintf_r+0x13be>
 800e89c:	af2f      	add	r7, sp, #188	; 0xbc
 800e89e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e8a0:	781a      	ldrb	r2, [r3, #0]
 800e8a2:	43e3      	mvns	r3, r4
 800e8a4:	17db      	asrs	r3, r3, #31
 800e8a6:	401c      	ands	r4, r3
 800e8a8:	1b14      	subs	r4, r2, r4
 800e8aa:	2c00      	cmp	r4, #0
 800e8ac:	dd18      	ble.n	800e8e0 <_svfprintf_r+0x1200>
 800e8ae:	0039      	movs	r1, r7
 800e8b0:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e8b2:	48aa      	ldr	r0, [pc, #680]	; (800eb5c <_svfprintf_r+0x147c>)
 800e8b4:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800e8b6:	3301      	adds	r3, #1
 800e8b8:	3108      	adds	r1, #8
 800e8ba:	6038      	str	r0, [r7, #0]
 800e8bc:	2c10      	cmp	r4, #16
 800e8be:	dc1a      	bgt.n	800e8f6 <_svfprintf_r+0x1216>
 800e8c0:	1912      	adds	r2, r2, r4
 800e8c2:	607c      	str	r4, [r7, #4]
 800e8c4:	922e      	str	r2, [sp, #184]	; 0xb8
 800e8c6:	000f      	movs	r7, r1
 800e8c8:	932d      	str	r3, [sp, #180]	; 0xb4
 800e8ca:	2b07      	cmp	r3, #7
 800e8cc:	dd08      	ble.n	800e8e0 <_svfprintf_r+0x1200>
 800e8ce:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e8d0:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e8d2:	aa2c      	add	r2, sp, #176	; 0xb0
 800e8d4:	f002 ff94 	bl	8011800 <__ssprint_r>
 800e8d8:	2800      	cmp	r0, #0
 800e8da:	d000      	beq.n	800e8de <_svfprintf_r+0x11fe>
 800e8dc:	e0df      	b.n	800ea9e <_svfprintf_r+0x13be>
 800e8de:	af2f      	add	r7, sp, #188	; 0xbc
 800e8e0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e8e2:	781b      	ldrb	r3, [r3, #0]
 800e8e4:	18ed      	adds	r5, r5, r3
 800e8e6:	e724      	b.n	800e732 <_svfprintf_r+0x1052>
 800e8e8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e8ea:	3b01      	subs	r3, #1
 800e8ec:	9312      	str	r3, [sp, #72]	; 0x48
 800e8ee:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e8f0:	3b01      	subs	r3, #1
 800e8f2:	9311      	str	r3, [sp, #68]	; 0x44
 800e8f4:	e79d      	b.n	800e832 <_svfprintf_r+0x1152>
 800e8f6:	2010      	movs	r0, #16
 800e8f8:	1812      	adds	r2, r2, r0
 800e8fa:	6078      	str	r0, [r7, #4]
 800e8fc:	922e      	str	r2, [sp, #184]	; 0xb8
 800e8fe:	932d      	str	r3, [sp, #180]	; 0xb4
 800e900:	2b07      	cmp	r3, #7
 800e902:	dd08      	ble.n	800e916 <_svfprintf_r+0x1236>
 800e904:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e906:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e908:	aa2c      	add	r2, sp, #176	; 0xb0
 800e90a:	f002 ff79 	bl	8011800 <__ssprint_r>
 800e90e:	2800      	cmp	r0, #0
 800e910:	d000      	beq.n	800e914 <_svfprintf_r+0x1234>
 800e912:	e0c4      	b.n	800ea9e <_svfprintf_r+0x13be>
 800e914:	a92f      	add	r1, sp, #188	; 0xbc
 800e916:	000f      	movs	r7, r1
 800e918:	3c10      	subs	r4, #16
 800e91a:	e7c8      	b.n	800e8ae <_svfprintf_r+0x11ce>
 800e91c:	3210      	adds	r2, #16
 800e91e:	607d      	str	r5, [r7, #4]
 800e920:	922e      	str	r2, [sp, #184]	; 0xb8
 800e922:	932d      	str	r3, [sp, #180]	; 0xb4
 800e924:	2b07      	cmp	r3, #7
 800e926:	dd08      	ble.n	800e93a <_svfprintf_r+0x125a>
 800e928:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e92a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e92c:	aa2c      	add	r2, sp, #176	; 0xb0
 800e92e:	f002 ff67 	bl	8011800 <__ssprint_r>
 800e932:	2800      	cmp	r0, #0
 800e934:	d000      	beq.n	800e938 <_svfprintf_r+0x1258>
 800e936:	e0b2      	b.n	800ea9e <_svfprintf_r+0x13be>
 800e938:	a92f      	add	r1, sp, #188	; 0xbc
 800e93a:	000f      	movs	r7, r1
 800e93c:	3c10      	subs	r4, #16
 800e93e:	e74c      	b.n	800e7da <_svfprintf_r+0x10fa>
 800e940:	003c      	movs	r4, r7
 800e942:	9919      	ldr	r1, [sp, #100]	; 0x64
 800e944:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e946:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e948:	3101      	adds	r1, #1
 800e94a:	3301      	adds	r3, #1
 800e94c:	3408      	adds	r4, #8
 800e94e:	2a01      	cmp	r2, #1
 800e950:	dc03      	bgt.n	800e95a <_svfprintf_r+0x127a>
 800e952:	2201      	movs	r2, #1
 800e954:	4216      	tst	r6, r2
 800e956:	d100      	bne.n	800e95a <_svfprintf_r+0x127a>
 800e958:	e07f      	b.n	800ea5a <_svfprintf_r+0x137a>
 800e95a:	9a08      	ldr	r2, [sp, #32]
 800e95c:	912e      	str	r1, [sp, #184]	; 0xb8
 800e95e:	603a      	str	r2, [r7, #0]
 800e960:	2201      	movs	r2, #1
 800e962:	932d      	str	r3, [sp, #180]	; 0xb4
 800e964:	607a      	str	r2, [r7, #4]
 800e966:	2b07      	cmp	r3, #7
 800e968:	dd08      	ble.n	800e97c <_svfprintf_r+0x129c>
 800e96a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e96c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e96e:	aa2c      	add	r2, sp, #176	; 0xb0
 800e970:	f002 ff46 	bl	8011800 <__ssprint_r>
 800e974:	2800      	cmp	r0, #0
 800e976:	d000      	beq.n	800e97a <_svfprintf_r+0x129a>
 800e978:	e091      	b.n	800ea9e <_svfprintf_r+0x13be>
 800e97a:	ac2f      	add	r4, sp, #188	; 0xbc
 800e97c:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800e97e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800e980:	6023      	str	r3, [r4, #0]
 800e982:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800e984:	6063      	str	r3, [r4, #4]
 800e986:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800e988:	3408      	adds	r4, #8
 800e98a:	189b      	adds	r3, r3, r2
 800e98c:	932e      	str	r3, [sp, #184]	; 0xb8
 800e98e:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e990:	3301      	adds	r3, #1
 800e992:	932d      	str	r3, [sp, #180]	; 0xb4
 800e994:	2b07      	cmp	r3, #7
 800e996:	dd07      	ble.n	800e9a8 <_svfprintf_r+0x12c8>
 800e998:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e99a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e99c:	aa2c      	add	r2, sp, #176	; 0xb0
 800e99e:	f002 ff2f 	bl	8011800 <__ssprint_r>
 800e9a2:	2800      	cmp	r0, #0
 800e9a4:	d17b      	bne.n	800ea9e <_svfprintf_r+0x13be>
 800e9a6:	ac2f      	add	r4, sp, #188	; 0xbc
 800e9a8:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e9aa:	2200      	movs	r2, #0
 800e9ac:	9814      	ldr	r0, [sp, #80]	; 0x50
 800e9ae:	9915      	ldr	r1, [sp, #84]	; 0x54
 800e9b0:	9309      	str	r3, [sp, #36]	; 0x24
 800e9b2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e9b4:	9f2e      	ldr	r7, [sp, #184]	; 0xb8
 800e9b6:	1e5d      	subs	r5, r3, #1
 800e9b8:	2300      	movs	r3, #0
 800e9ba:	f7f1 fd45 	bl	8000448 <__aeabi_dcmpeq>
 800e9be:	2800      	cmp	r0, #0
 800e9c0:	d126      	bne.n	800ea10 <_svfprintf_r+0x1330>
 800e9c2:	9b08      	ldr	r3, [sp, #32]
 800e9c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e9c6:	3301      	adds	r3, #1
 800e9c8:	990e      	ldr	r1, [sp, #56]	; 0x38
 800e9ca:	6023      	str	r3, [r4, #0]
 800e9cc:	1e7b      	subs	r3, r7, #1
 800e9ce:	3201      	adds	r2, #1
 800e9d0:	185b      	adds	r3, r3, r1
 800e9d2:	6065      	str	r5, [r4, #4]
 800e9d4:	932e      	str	r3, [sp, #184]	; 0xb8
 800e9d6:	922d      	str	r2, [sp, #180]	; 0xb4
 800e9d8:	3408      	adds	r4, #8
 800e9da:	2a07      	cmp	r2, #7
 800e9dc:	dd07      	ble.n	800e9ee <_svfprintf_r+0x130e>
 800e9de:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e9e0:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e9e2:	aa2c      	add	r2, sp, #176	; 0xb0
 800e9e4:	f002 ff0c 	bl	8011800 <__ssprint_r>
 800e9e8:	2800      	cmp	r0, #0
 800e9ea:	d158      	bne.n	800ea9e <_svfprintf_r+0x13be>
 800e9ec:	ac2f      	add	r4, sp, #188	; 0xbc
 800e9ee:	ab28      	add	r3, sp, #160	; 0xa0
 800e9f0:	6023      	str	r3, [r4, #0]
 800e9f2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800e9f4:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800e9f6:	6063      	str	r3, [r4, #4]
 800e9f8:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800e9fa:	189b      	adds	r3, r3, r2
 800e9fc:	932e      	str	r3, [sp, #184]	; 0xb8
 800e9fe:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ea00:	3301      	adds	r3, #1
 800ea02:	932d      	str	r3, [sp, #180]	; 0xb4
 800ea04:	2b07      	cmp	r3, #7
 800ea06:	dd00      	ble.n	800ea0a <_svfprintf_r+0x132a>
 800ea08:	e638      	b.n	800e67c <_svfprintf_r+0xf9c>
 800ea0a:	3408      	adds	r4, #8
 800ea0c:	0027      	movs	r7, r4
 800ea0e:	e595      	b.n	800e53c <_svfprintf_r+0xe5c>
 800ea10:	2710      	movs	r7, #16
 800ea12:	2d00      	cmp	r5, #0
 800ea14:	ddeb      	ble.n	800e9ee <_svfprintf_r+0x130e>
 800ea16:	0021      	movs	r1, r4
 800ea18:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ea1a:	4850      	ldr	r0, [pc, #320]	; (800eb5c <_svfprintf_r+0x147c>)
 800ea1c:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800ea1e:	3301      	adds	r3, #1
 800ea20:	3108      	adds	r1, #8
 800ea22:	6020      	str	r0, [r4, #0]
 800ea24:	2d10      	cmp	r5, #16
 800ea26:	dc07      	bgt.n	800ea38 <_svfprintf_r+0x1358>
 800ea28:	6065      	str	r5, [r4, #4]
 800ea2a:	000c      	movs	r4, r1
 800ea2c:	18ad      	adds	r5, r5, r2
 800ea2e:	952e      	str	r5, [sp, #184]	; 0xb8
 800ea30:	932d      	str	r3, [sp, #180]	; 0xb4
 800ea32:	2b07      	cmp	r3, #7
 800ea34:	dddb      	ble.n	800e9ee <_svfprintf_r+0x130e>
 800ea36:	e7d2      	b.n	800e9de <_svfprintf_r+0x12fe>
 800ea38:	3210      	adds	r2, #16
 800ea3a:	6067      	str	r7, [r4, #4]
 800ea3c:	922e      	str	r2, [sp, #184]	; 0xb8
 800ea3e:	932d      	str	r3, [sp, #180]	; 0xb4
 800ea40:	2b07      	cmp	r3, #7
 800ea42:	dd07      	ble.n	800ea54 <_svfprintf_r+0x1374>
 800ea44:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ea46:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ea48:	aa2c      	add	r2, sp, #176	; 0xb0
 800ea4a:	f002 fed9 	bl	8011800 <__ssprint_r>
 800ea4e:	2800      	cmp	r0, #0
 800ea50:	d125      	bne.n	800ea9e <_svfprintf_r+0x13be>
 800ea52:	a92f      	add	r1, sp, #188	; 0xbc
 800ea54:	000c      	movs	r4, r1
 800ea56:	3d10      	subs	r5, #16
 800ea58:	e7dd      	b.n	800ea16 <_svfprintf_r+0x1336>
 800ea5a:	9808      	ldr	r0, [sp, #32]
 800ea5c:	912e      	str	r1, [sp, #184]	; 0xb8
 800ea5e:	c705      	stmia	r7!, {r0, r2}
 800ea60:	932d      	str	r3, [sp, #180]	; 0xb4
 800ea62:	e7e6      	b.n	800ea32 <_svfprintf_r+0x1352>
 800ea64:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800ea66:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800ea68:	2510      	movs	r5, #16
 800ea6a:	1a9c      	subs	r4, r3, r2
 800ea6c:	2c00      	cmp	r4, #0
 800ea6e:	dc00      	bgt.n	800ea72 <_svfprintf_r+0x1392>
 800ea70:	e567      	b.n	800e542 <_svfprintf_r+0xe62>
 800ea72:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ea74:	493a      	ldr	r1, [pc, #232]	; (800eb60 <_svfprintf_r+0x1480>)
 800ea76:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800ea78:	3301      	adds	r3, #1
 800ea7a:	6039      	str	r1, [r7, #0]
 800ea7c:	2c10      	cmp	r4, #16
 800ea7e:	dc19      	bgt.n	800eab4 <_svfprintf_r+0x13d4>
 800ea80:	607c      	str	r4, [r7, #4]
 800ea82:	18a4      	adds	r4, r4, r2
 800ea84:	942e      	str	r4, [sp, #184]	; 0xb8
 800ea86:	932d      	str	r3, [sp, #180]	; 0xb4
 800ea88:	2b07      	cmp	r3, #7
 800ea8a:	dc00      	bgt.n	800ea8e <_svfprintf_r+0x13ae>
 800ea8c:	e559      	b.n	800e542 <_svfprintf_r+0xe62>
 800ea8e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ea90:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ea92:	aa2c      	add	r2, sp, #176	; 0xb0
 800ea94:	f002 feb4 	bl	8011800 <__ssprint_r>
 800ea98:	2800      	cmp	r0, #0
 800ea9a:	d100      	bne.n	800ea9e <_svfprintf_r+0x13be>
 800ea9c:	e551      	b.n	800e542 <_svfprintf_r+0xe62>
 800ea9e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800eaa0:	2b00      	cmp	r3, #0
 800eaa2:	d101      	bne.n	800eaa8 <_svfprintf_r+0x13c8>
 800eaa4:	f7ff f845 	bl	800db32 <_svfprintf_r+0x452>
 800eaa8:	0019      	movs	r1, r3
 800eaaa:	980a      	ldr	r0, [sp, #40]	; 0x28
 800eaac:	f7fd fd80 	bl	800c5b0 <_free_r>
 800eab0:	f7ff f83f 	bl	800db32 <_svfprintf_r+0x452>
 800eab4:	3210      	adds	r2, #16
 800eab6:	607d      	str	r5, [r7, #4]
 800eab8:	922e      	str	r2, [sp, #184]	; 0xb8
 800eaba:	932d      	str	r3, [sp, #180]	; 0xb4
 800eabc:	3708      	adds	r7, #8
 800eabe:	2b07      	cmp	r3, #7
 800eac0:	dd07      	ble.n	800ead2 <_svfprintf_r+0x13f2>
 800eac2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800eac4:	980a      	ldr	r0, [sp, #40]	; 0x28
 800eac6:	aa2c      	add	r2, sp, #176	; 0xb0
 800eac8:	f002 fe9a 	bl	8011800 <__ssprint_r>
 800eacc:	2800      	cmp	r0, #0
 800eace:	d1e6      	bne.n	800ea9e <_svfprintf_r+0x13be>
 800ead0:	af2f      	add	r7, sp, #188	; 0xbc
 800ead2:	3c10      	subs	r4, #16
 800ead4:	e7cd      	b.n	800ea72 <_svfprintf_r+0x1392>
 800ead6:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ead8:	980a      	ldr	r0, [sp, #40]	; 0x28
 800eada:	f7fd fd69 	bl	800c5b0 <_free_r>
 800eade:	e549      	b.n	800e574 <_svfprintf_r+0xe94>
 800eae0:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800eae2:	2b00      	cmp	r3, #0
 800eae4:	d101      	bne.n	800eaea <_svfprintf_r+0x140a>
 800eae6:	f7ff f824 	bl	800db32 <_svfprintf_r+0x452>
 800eaea:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800eaec:	980a      	ldr	r0, [sp, #40]	; 0x28
 800eaee:	aa2c      	add	r2, sp, #176	; 0xb0
 800eaf0:	f002 fe86 	bl	8011800 <__ssprint_r>
 800eaf4:	f7ff f81d 	bl	800db32 <_svfprintf_r+0x452>
 800eaf8:	0034      	movs	r4, r6
 800eafa:	2a00      	cmp	r2, #0
 800eafc:	d101      	bne.n	800eb02 <_svfprintf_r+0x1422>
 800eafe:	f7fe ff8c 	bl	800da1a <_svfprintf_r+0x33a>
 800eb02:	2b01      	cmp	r3, #1
 800eb04:	d101      	bne.n	800eb0a <_svfprintf_r+0x142a>
 800eb06:	f7ff fc01 	bl	800e30c <_svfprintf_r+0xc2c>
 800eb0a:	2b02      	cmp	r3, #2
 800eb0c:	d100      	bne.n	800eb10 <_svfprintf_r+0x1430>
 800eb0e:	e459      	b.n	800e3c4 <_svfprintf_r+0xce4>
 800eb10:	2507      	movs	r5, #7
 800eb12:	ab58      	add	r3, sp, #352	; 0x160
 800eb14:	9308      	str	r3, [sp, #32]
 800eb16:	9a08      	ldr	r2, [sp, #32]
 800eb18:	0013      	movs	r3, r2
 800eb1a:	3b01      	subs	r3, #1
 800eb1c:	9308      	str	r3, [sp, #32]
 800eb1e:	9b06      	ldr	r3, [sp, #24]
 800eb20:	9908      	ldr	r1, [sp, #32]
 800eb22:	402b      	ands	r3, r5
 800eb24:	3330      	adds	r3, #48	; 0x30
 800eb26:	700b      	strb	r3, [r1, #0]
 800eb28:	9907      	ldr	r1, [sp, #28]
 800eb2a:	074e      	lsls	r6, r1, #29
 800eb2c:	9906      	ldr	r1, [sp, #24]
 800eb2e:	08c8      	lsrs	r0, r1, #3
 800eb30:	9907      	ldr	r1, [sp, #28]
 800eb32:	4306      	orrs	r6, r0
 800eb34:	08c9      	lsrs	r1, r1, #3
 800eb36:	9107      	str	r1, [sp, #28]
 800eb38:	0031      	movs	r1, r6
 800eb3a:	9807      	ldr	r0, [sp, #28]
 800eb3c:	9606      	str	r6, [sp, #24]
 800eb3e:	4301      	orrs	r1, r0
 800eb40:	d1e9      	bne.n	800eb16 <_svfprintf_r+0x1436>
 800eb42:	07e1      	lsls	r1, r4, #31
 800eb44:	d400      	bmi.n	800eb48 <_svfprintf_r+0x1468>
 800eb46:	e42a      	b.n	800e39e <_svfprintf_r+0xcbe>
 800eb48:	2b30      	cmp	r3, #48	; 0x30
 800eb4a:	d100      	bne.n	800eb4e <_svfprintf_r+0x146e>
 800eb4c:	e427      	b.n	800e39e <_svfprintf_r+0xcbe>
 800eb4e:	2130      	movs	r1, #48	; 0x30
 800eb50:	9b08      	ldr	r3, [sp, #32]
 800eb52:	3b01      	subs	r3, #1
 800eb54:	7019      	strb	r1, [r3, #0]
 800eb56:	1e93      	subs	r3, r2, #2
 800eb58:	9308      	str	r3, [sp, #32]
 800eb5a:	e420      	b.n	800e39e <_svfprintf_r+0xcbe>
 800eb5c:	08014cb8 	.word	0x08014cb8
 800eb60:	08014ca8 	.word	0x08014ca8

0800eb64 <__ssvfscanf_r>:
 800eb64:	b5f0      	push	{r4, r5, r6, r7, lr}
 800eb66:	4ca7      	ldr	r4, [pc, #668]	; (800ee04 <__ssvfscanf_r+0x2a0>)
 800eb68:	44a5      	add	sp, r4
 800eb6a:	af02      	add	r7, sp, #8
 800eb6c:	633b      	str	r3, [r7, #48]	; 0x30
 800eb6e:	000b      	movs	r3, r1
 800eb70:	6378      	str	r0, [r7, #52]	; 0x34
 800eb72:	6479      	str	r1, [r7, #68]	; 0x44
 800eb74:	61ba      	str	r2, [r7, #24]
 800eb76:	220c      	movs	r2, #12
 800eb78:	5e9a      	ldrsh	r2, [r3, r2]
 800eb7a:	2380      	movs	r3, #128	; 0x80
 800eb7c:	019b      	lsls	r3, r3, #6
 800eb7e:	421a      	tst	r2, r3
 800eb80:	d105      	bne.n	800eb8e <__ssvfscanf_r+0x2a>
 800eb82:	4313      	orrs	r3, r2
 800eb84:	818b      	strh	r3, [r1, #12]
 800eb86:	4aa0      	ldr	r2, [pc, #640]	; (800ee08 <__ssvfscanf_r+0x2a4>)
 800eb88:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800eb8a:	4013      	ands	r3, r2
 800eb8c:	664b      	str	r3, [r1, #100]	; 0x64
 800eb8e:	2300      	movs	r3, #0
 800eb90:	617b      	str	r3, [r7, #20]
 800eb92:	643b      	str	r3, [r7, #64]	; 0x40
 800eb94:	62bb      	str	r3, [r7, #40]	; 0x28
 800eb96:	627b      	str	r3, [r7, #36]	; 0x24
 800eb98:	63bb      	str	r3, [r7, #56]	; 0x38
 800eb9a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800eb9c:	69bb      	ldr	r3, [r7, #24]
 800eb9e:	69ba      	ldr	r2, [r7, #24]
 800eba0:	781b      	ldrb	r3, [r3, #0]
 800eba2:	3201      	adds	r2, #1
 800eba4:	64fb      	str	r3, [r7, #76]	; 0x4c
 800eba6:	61ba      	str	r2, [r7, #24]
 800eba8:	2b00      	cmp	r3, #0
 800ebaa:	d100      	bne.n	800ebae <__ssvfscanf_r+0x4a>
 800ebac:	e0d7      	b.n	800ed5e <__ssvfscanf_r+0x1fa>
 800ebae:	2608      	movs	r6, #8
 800ebb0:	2108      	movs	r1, #8
 800ebb2:	4a96      	ldr	r2, [pc, #600]	; (800ee0c <__ssvfscanf_r+0x2a8>)
 800ebb4:	5cd2      	ldrb	r2, [r2, r3]
 800ebb6:	4016      	ands	r6, r2
 800ebb8:	420a      	tst	r2, r1
 800ebba:	d01d      	beq.n	800ebf8 <__ssvfscanf_r+0x94>
 800ebbc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ebbe:	685b      	ldr	r3, [r3, #4]
 800ebc0:	2b00      	cmp	r3, #0
 800ebc2:	dd12      	ble.n	800ebea <__ssvfscanf_r+0x86>
 800ebc4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ebc6:	4991      	ldr	r1, [pc, #580]	; (800ee0c <__ssvfscanf_r+0x2a8>)
 800ebc8:	681b      	ldr	r3, [r3, #0]
 800ebca:	781a      	ldrb	r2, [r3, #0]
 800ebcc:	5c8a      	ldrb	r2, [r1, r2]
 800ebce:	2108      	movs	r1, #8
 800ebd0:	420a      	tst	r2, r1
 800ebd2:	d0e3      	beq.n	800eb9c <__ssvfscanf_r+0x38>
 800ebd4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ebd6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ebd8:	3201      	adds	r2, #1
 800ebda:	63ba      	str	r2, [r7, #56]	; 0x38
 800ebdc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ebde:	3301      	adds	r3, #1
 800ebe0:	6852      	ldr	r2, [r2, #4]
 800ebe2:	600b      	str	r3, [r1, #0]
 800ebe4:	3a01      	subs	r2, #1
 800ebe6:	604a      	str	r2, [r1, #4]
 800ebe8:	e7e8      	b.n	800ebbc <__ssvfscanf_r+0x58>
 800ebea:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ebec:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800ebee:	f002 fec7 	bl	8011980 <__ssrefill_r>
 800ebf2:	2800      	cmp	r0, #0
 800ebf4:	d0e6      	beq.n	800ebc4 <__ssvfscanf_r+0x60>
 800ebf6:	e7d1      	b.n	800eb9c <__ssvfscanf_r+0x38>
 800ebf8:	2b25      	cmp	r3, #37	; 0x25
 800ebfa:	d165      	bne.n	800ecc8 <__ssvfscanf_r+0x164>
 800ebfc:	250a      	movs	r5, #10
 800ebfe:	2480      	movs	r4, #128	; 0x80
 800ec00:	69ba      	ldr	r2, [r7, #24]
 800ec02:	63fe      	str	r6, [r7, #60]	; 0x3c
 800ec04:	3b16      	subs	r3, #22
 800ec06:	69b9      	ldr	r1, [r7, #24]
 800ec08:	3101      	adds	r1, #1
 800ec0a:	61b9      	str	r1, [r7, #24]
 800ec0c:	7811      	ldrb	r1, [r2, #0]
 800ec0e:	0008      	movs	r0, r1
 800ec10:	3825      	subs	r0, #37	; 0x25
 800ec12:	2855      	cmp	r0, #85	; 0x55
 800ec14:	d900      	bls.n	800ec18 <__ssvfscanf_r+0xb4>
 800ec16:	e170      	b.n	800eefa <__ssvfscanf_r+0x396>
 800ec18:	f7f1 fa86 	bl	8000128 <__gnu_thumb1_case_uhi>
 800ec1c:	016f0056 	.word	0x016f0056
 800ec20:	016f016f 	.word	0x016f016f
 800ec24:	0081016f 	.word	0x0081016f
 800ec28:	016f016f 	.word	0x016f016f
 800ec2c:	016f016f 	.word	0x016f016f
 800ec30:	00b8016f 	.word	0x00b8016f
 800ec34:	00b800b8 	.word	0x00b800b8
 800ec38:	00b800b8 	.word	0x00b800b8
 800ec3c:	00b800b8 	.word	0x00b800b8
 800ec40:	00b800b8 	.word	0x00b800b8
 800ec44:	016f00b8 	.word	0x016f00b8
 800ec48:	016f016f 	.word	0x016f016f
 800ec4c:	016f016f 	.word	0x016f016f
 800ec50:	016f016f 	.word	0x016f016f
 800ec54:	016f00d8 	.word	0x016f00d8
 800ec58:	00c1010a 	.word	0x00c1010a
 800ec5c:	00d800d8 	.word	0x00d800d8
 800ec60:	016f00d8 	.word	0x016f00d8
 800ec64:	016f016f 	.word	0x016f016f
 800ec68:	009f016f 	.word	0x009f016f
 800ec6c:	016f016f 	.word	0x016f016f
 800ec70:	016f00c9 	.word	0x016f00c9
 800ec74:	016f016f 	.word	0x016f016f
 800ec78:	016f00f0 	.word	0x016f00f0
 800ec7c:	016f016f 	.word	0x016f016f
 800ec80:	00d1016f 	.word	0x00d1016f
 800ec84:	016f016f 	.word	0x016f016f
 800ec88:	016f00fe 	.word	0x016f00fe
 800ec8c:	016f016f 	.word	0x016f016f
 800ec90:	016f016f 	.word	0x016f016f
 800ec94:	016f00d8 	.word	0x016f00d8
 800ec98:	00c3010c 	.word	0x00c3010c
 800ec9c:	00d800d8 	.word	0x00d800d8
 800eca0:	009400d8 	.word	0x009400d8
 800eca4:	009f012f 	.word	0x009f012f
 800eca8:	0088016f 	.word	0x0088016f
 800ecac:	011200a9 	.word	0x011200a9
 800ecb0:	011000cb 	.word	0x011000cb
 800ecb4:	016f016f 	.word	0x016f016f
 800ecb8:	00a600f2 	.word	0x00a600f2
 800ecbc:	016f00cf 	.word	0x016f00cf
 800ecc0:	00d1016f 	.word	0x00d1016f
 800ecc4:	00a6016f 	.word	0x00a6016f
 800ecc8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ecca:	685b      	ldr	r3, [r3, #4]
 800eccc:	2b00      	cmp	r3, #0
 800ecce:	dd12      	ble.n	800ecf6 <__ssvfscanf_r+0x192>
 800ecd0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ecd2:	69ba      	ldr	r2, [r7, #24]
 800ecd4:	681b      	ldr	r3, [r3, #0]
 800ecd6:	3a01      	subs	r2, #1
 800ecd8:	7819      	ldrb	r1, [r3, #0]
 800ecda:	7812      	ldrb	r2, [r2, #0]
 800ecdc:	4291      	cmp	r1, r2
 800ecde:	d13e      	bne.n	800ed5e <__ssvfscanf_r+0x1fa>
 800ece0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ece2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ece4:	6852      	ldr	r2, [r2, #4]
 800ece6:	3301      	adds	r3, #1
 800ece8:	600b      	str	r3, [r1, #0]
 800ecea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ecec:	3a01      	subs	r2, #1
 800ecee:	604a      	str	r2, [r1, #4]
 800ecf0:	3301      	adds	r3, #1
 800ecf2:	63bb      	str	r3, [r7, #56]	; 0x38
 800ecf4:	e752      	b.n	800eb9c <__ssvfscanf_r+0x38>
 800ecf6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ecf8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800ecfa:	f002 fe41 	bl	8011980 <__ssrefill_r>
 800ecfe:	2800      	cmp	r0, #0
 800ed00:	d0e6      	beq.n	800ecd0 <__ssvfscanf_r+0x16c>
 800ed02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ed04:	2b00      	cmp	r3, #0
 800ed06:	d003      	beq.n	800ed10 <__ssvfscanf_r+0x1ac>
 800ed08:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ed0a:	899b      	ldrh	r3, [r3, #12]
 800ed0c:	065b      	lsls	r3, r3, #25
 800ed0e:	d526      	bpl.n	800ed5e <__ssvfscanf_r+0x1fa>
 800ed10:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ed12:	2b00      	cmp	r3, #0
 800ed14:	d000      	beq.n	800ed18 <__ssvfscanf_r+0x1b4>
 800ed16:	e0f6      	b.n	800ef06 <__ssvfscanf_r+0x3a2>
 800ed18:	3b01      	subs	r3, #1
 800ed1a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ed1c:	e104      	b.n	800ef28 <__ssvfscanf_r+0x3c4>
 800ed1e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800ed20:	4332      	orrs	r2, r6
 800ed22:	63fa      	str	r2, [r7, #60]	; 0x3c
 800ed24:	d11b      	bne.n	800ed5e <__ssvfscanf_r+0x1fa>
 800ed26:	2610      	movs	r6, #16
 800ed28:	69ba      	ldr	r2, [r7, #24]
 800ed2a:	e76c      	b.n	800ec06 <__ssvfscanf_r+0xa2>
 800ed2c:	421e      	tst	r6, r3
 800ed2e:	d116      	bne.n	800ed5e <__ssvfscanf_r+0x1fa>
 800ed30:	7851      	ldrb	r1, [r2, #1]
 800ed32:	296c      	cmp	r1, #108	; 0x6c
 800ed34:	d103      	bne.n	800ed3e <__ssvfscanf_r+0x1da>
 800ed36:	3202      	adds	r2, #2
 800ed38:	61ba      	str	r2, [r7, #24]
 800ed3a:	2202      	movs	r2, #2
 800ed3c:	e000      	b.n	800ed40 <__ssvfscanf_r+0x1dc>
 800ed3e:	2201      	movs	r2, #1
 800ed40:	4316      	orrs	r6, r2
 800ed42:	e7f1      	b.n	800ed28 <__ssvfscanf_r+0x1c4>
 800ed44:	421e      	tst	r6, r3
 800ed46:	d10a      	bne.n	800ed5e <__ssvfscanf_r+0x1fa>
 800ed48:	7851      	ldrb	r1, [r2, #1]
 800ed4a:	2968      	cmp	r1, #104	; 0x68
 800ed4c:	d103      	bne.n	800ed56 <__ssvfscanf_r+0x1f2>
 800ed4e:	3202      	adds	r2, #2
 800ed50:	61ba      	str	r2, [r7, #24]
 800ed52:	2208      	movs	r2, #8
 800ed54:	e7f4      	b.n	800ed40 <__ssvfscanf_r+0x1dc>
 800ed56:	2204      	movs	r2, #4
 800ed58:	e7f2      	b.n	800ed40 <__ssvfscanf_r+0x1dc>
 800ed5a:	421e      	tst	r6, r3
 800ed5c:	d0ed      	beq.n	800ed3a <__ssvfscanf_r+0x1d6>
 800ed5e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ed60:	2b00      	cmp	r3, #0
 800ed62:	d000      	beq.n	800ed66 <__ssvfscanf_r+0x202>
 800ed64:	e0da      	b.n	800ef1c <__ssvfscanf_r+0x3b8>
 800ed66:	e0df      	b.n	800ef28 <__ssvfscanf_r+0x3c4>
 800ed68:	421e      	tst	r6, r3
 800ed6a:	d0dd      	beq.n	800ed28 <__ssvfscanf_r+0x1c4>
 800ed6c:	e7f7      	b.n	800ed5e <__ssvfscanf_r+0x1fa>
 800ed6e:	228f      	movs	r2, #143	; 0x8f
 800ed70:	218f      	movs	r1, #143	; 0x8f
 800ed72:	4032      	ands	r2, r6
 800ed74:	420e      	tst	r6, r1
 800ed76:	d1f2      	bne.n	800ed5e <__ssvfscanf_r+0x1fa>
 800ed78:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800ed7a:	2900      	cmp	r1, #0
 800ed7c:	d104      	bne.n	800ed88 <__ssvfscanf_r+0x224>
 800ed7e:	b082      	sub	sp, #8
 800ed80:	a902      	add	r1, sp, #8
 800ed82:	6439      	str	r1, [r7, #64]	; 0x40
 800ed84:	600a      	str	r2, [r1, #0]
 800ed86:	604a      	str	r2, [r1, #4]
 800ed88:	4326      	orrs	r6, r4
 800ed8a:	e7cd      	b.n	800ed28 <__ssvfscanf_r+0x1c4>
 800ed8c:	228f      	movs	r2, #143	; 0x8f
 800ed8e:	4216      	tst	r6, r2
 800ed90:	d1e5      	bne.n	800ed5e <__ssvfscanf_r+0x1fa>
 800ed92:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800ed94:	436a      	muls	r2, r5
 800ed96:	3a30      	subs	r2, #48	; 0x30
 800ed98:	188a      	adds	r2, r1, r2
 800ed9a:	63fa      	str	r2, [r7, #60]	; 0x3c
 800ed9c:	e7c4      	b.n	800ed28 <__ssvfscanf_r+0x1c4>
 800ed9e:	2301      	movs	r3, #1
 800eda0:	431e      	orrs	r6, r3
 800eda2:	4b1b      	ldr	r3, [pc, #108]	; (800ee10 <__ssvfscanf_r+0x2ac>)
 800eda4:	617b      	str	r3, [r7, #20]
 800eda6:	230a      	movs	r3, #10
 800eda8:	2403      	movs	r4, #3
 800edaa:	627b      	str	r3, [r7, #36]	; 0x24
 800edac:	e00f      	b.n	800edce <__ssvfscanf_r+0x26a>
 800edae:	2301      	movs	r3, #1
 800edb0:	431e      	orrs	r6, r3
 800edb2:	4b18      	ldr	r3, [pc, #96]	; (800ee14 <__ssvfscanf_r+0x2b0>)
 800edb4:	617b      	str	r3, [r7, #20]
 800edb6:	2308      	movs	r3, #8
 800edb8:	e7f6      	b.n	800eda8 <__ssvfscanf_r+0x244>
 800edba:	4b16      	ldr	r3, [pc, #88]	; (800ee14 <__ssvfscanf_r+0x2b0>)
 800edbc:	e7f2      	b.n	800eda4 <__ssvfscanf_r+0x240>
 800edbe:	2380      	movs	r3, #128	; 0x80
 800edc0:	009b      	lsls	r3, r3, #2
 800edc2:	431e      	orrs	r6, r3
 800edc4:	4b13      	ldr	r3, [pc, #76]	; (800ee14 <__ssvfscanf_r+0x2b0>)
 800edc6:	617b      	str	r3, [r7, #20]
 800edc8:	2310      	movs	r3, #16
 800edca:	e7ed      	b.n	800eda8 <__ssvfscanf_r+0x244>
 800edcc:	2404      	movs	r4, #4
 800edce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800edd0:	685b      	ldr	r3, [r3, #4]
 800edd2:	2b00      	cmp	r3, #0
 800edd4:	dd55      	ble.n	800ee82 <__ssvfscanf_r+0x31e>
 800edd6:	0673      	lsls	r3, r6, #25
 800edd8:	d407      	bmi.n	800edea <__ssvfscanf_r+0x286>
 800edda:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800eddc:	490b      	ldr	r1, [pc, #44]	; (800ee0c <__ssvfscanf_r+0x2a8>)
 800edde:	681b      	ldr	r3, [r3, #0]
 800ede0:	781a      	ldrb	r2, [r3, #0]
 800ede2:	5c8a      	ldrb	r2, [r1, r2]
 800ede4:	2108      	movs	r1, #8
 800ede6:	420a      	tst	r2, r1
 800ede8:	d152      	bne.n	800ee90 <__ssvfscanf_r+0x32c>
 800edea:	1e60      	subs	r0, r4, #1
 800edec:	2803      	cmp	r0, #3
 800edee:	d863      	bhi.n	800eeb8 <__ssvfscanf_r+0x354>
 800edf0:	f7f1 f99a 	bl	8000128 <__gnu_thumb1_case_uhi>
 800edf4:	03bd01da 	.word	0x03bd01da
 800edf8:	068a0579 	.word	0x068a0579
 800edfc:	2301      	movs	r3, #1
 800edfe:	431e      	orrs	r6, r3
 800ee00:	2402      	movs	r4, #2
 800ee02:	e7e4      	b.n	800edce <__ssvfscanf_r+0x26a>
 800ee04:	fffffd34 	.word	0xfffffd34
 800ee08:	ffffdfff 	.word	0xffffdfff
 800ee0c:	080149a1 	.word	0x080149a1
 800ee10:	0800be01 	.word	0x0800be01
 800ee14:	0800bf25 	.word	0x0800bf25
 800ee18:	2248      	movs	r2, #72	; 0x48
 800ee1a:	2318      	movs	r3, #24
 800ee1c:	189b      	adds	r3, r3, r2
 800ee1e:	19d8      	adds	r0, r3, r7
 800ee20:	69b9      	ldr	r1, [r7, #24]
 800ee22:	f001 f9d7 	bl	80101d4 <__sccl>
 800ee26:	2340      	movs	r3, #64	; 0x40
 800ee28:	2401      	movs	r4, #1
 800ee2a:	61b8      	str	r0, [r7, #24]
 800ee2c:	431e      	orrs	r6, r3
 800ee2e:	e7ce      	b.n	800edce <__ssvfscanf_r+0x26a>
 800ee30:	2301      	movs	r3, #1
 800ee32:	431e      	orrs	r6, r3
 800ee34:	2340      	movs	r3, #64	; 0x40
 800ee36:	2400      	movs	r4, #0
 800ee38:	431e      	orrs	r6, r3
 800ee3a:	e7c8      	b.n	800edce <__ssvfscanf_r+0x26a>
 800ee3c:	2388      	movs	r3, #136	; 0x88
 800ee3e:	e7bf      	b.n	800edc0 <__ssvfscanf_r+0x25c>
 800ee40:	06f3      	lsls	r3, r6, #27
 800ee42:	d500      	bpl.n	800ee46 <__ssvfscanf_r+0x2e2>
 800ee44:	e6aa      	b.n	800eb9c <__ssvfscanf_r+0x38>
 800ee46:	2108      	movs	r1, #8
 800ee48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ee4a:	cb04      	ldmia	r3!, {r2}
 800ee4c:	420e      	tst	r6, r1
 800ee4e:	d003      	beq.n	800ee58 <__ssvfscanf_r+0x2f4>
 800ee50:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800ee52:	7011      	strb	r1, [r2, #0]
 800ee54:	633b      	str	r3, [r7, #48]	; 0x30
 800ee56:	e6a1      	b.n	800eb9c <__ssvfscanf_r+0x38>
 800ee58:	0771      	lsls	r1, r6, #29
 800ee5a:	d502      	bpl.n	800ee62 <__ssvfscanf_r+0x2fe>
 800ee5c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800ee5e:	8011      	strh	r1, [r2, #0]
 800ee60:	e7f8      	b.n	800ee54 <__ssvfscanf_r+0x2f0>
 800ee62:	07f1      	lsls	r1, r6, #31
 800ee64:	d502      	bpl.n	800ee6c <__ssvfscanf_r+0x308>
 800ee66:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800ee68:	6011      	str	r1, [r2, #0]
 800ee6a:	e7f3      	b.n	800ee54 <__ssvfscanf_r+0x2f0>
 800ee6c:	07b6      	lsls	r6, r6, #30
 800ee6e:	d5fa      	bpl.n	800ee66 <__ssvfscanf_r+0x302>
 800ee70:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800ee72:	6011      	str	r1, [r2, #0]
 800ee74:	17c9      	asrs	r1, r1, #31
 800ee76:	6051      	str	r1, [r2, #4]
 800ee78:	e7ec      	b.n	800ee54 <__ssvfscanf_r+0x2f0>
 800ee7a:	4ba2      	ldr	r3, [pc, #648]	; (800f104 <__ssvfscanf_r+0x5a0>)
 800ee7c:	617b      	str	r3, [r7, #20]
 800ee7e:	2300      	movs	r3, #0
 800ee80:	e792      	b.n	800eda8 <__ssvfscanf_r+0x244>
 800ee82:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ee84:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800ee86:	f002 fd7b 	bl	8011980 <__ssrefill_r>
 800ee8a:	2800      	cmp	r0, #0
 800ee8c:	d0a3      	beq.n	800edd6 <__ssvfscanf_r+0x272>
 800ee8e:	e738      	b.n	800ed02 <__ssvfscanf_r+0x19e>
 800ee90:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ee92:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ee94:	3201      	adds	r2, #1
 800ee96:	63ba      	str	r2, [r7, #56]	; 0x38
 800ee98:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ee9a:	6852      	ldr	r2, [r2, #4]
 800ee9c:	3a01      	subs	r2, #1
 800ee9e:	604a      	str	r2, [r1, #4]
 800eea0:	2a00      	cmp	r2, #0
 800eea2:	dd02      	ble.n	800eeaa <__ssvfscanf_r+0x346>
 800eea4:	3301      	adds	r3, #1
 800eea6:	600b      	str	r3, [r1, #0]
 800eea8:	e797      	b.n	800edda <__ssvfscanf_r+0x276>
 800eeaa:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800eeac:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800eeae:	f002 fd67 	bl	8011980 <__ssrefill_r>
 800eeb2:	2800      	cmp	r0, #0
 800eeb4:	d091      	beq.n	800edda <__ssvfscanf_r+0x276>
 800eeb6:	e724      	b.n	800ed02 <__ssvfscanf_r+0x19e>
 800eeb8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800eeba:	2301      	movs	r3, #1
 800eebc:	2a00      	cmp	r2, #0
 800eebe:	d100      	bne.n	800eec2 <__ssvfscanf_r+0x35e>
 800eec0:	63fb      	str	r3, [r7, #60]	; 0x3c
 800eec2:	2210      	movs	r2, #16
 800eec4:	0034      	movs	r4, r6
 800eec6:	4032      	ands	r2, r6
 800eec8:	623a      	str	r2, [r7, #32]
 800eeca:	401c      	ands	r4, r3
 800eecc:	421e      	tst	r6, r3
 800eece:	d100      	bne.n	800eed2 <__ssvfscanf_r+0x36e>
 800eed0:	e0f3      	b.n	800f0ba <__ssvfscanf_r+0x556>
 800eed2:	2a00      	cmp	r2, #0
 800eed4:	d000      	beq.n	800eed8 <__ssvfscanf_r+0x374>
 800eed6:	e0b6      	b.n	800f046 <__ssvfscanf_r+0x4e2>
 800eed8:	2080      	movs	r0, #128	; 0x80
 800eeda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eedc:	cb10      	ldmia	r3!, {r4}
 800eede:	613b      	str	r3, [r7, #16]
 800eee0:	4206      	tst	r6, r0
 800eee2:	d100      	bne.n	800eee6 <__ssvfscanf_r+0x382>
 800eee4:	e0b7      	b.n	800f056 <__ssvfscanf_r+0x4f2>
 800eee6:	2c00      	cmp	r4, #0
 800eee8:	d007      	beq.n	800eefa <__ssvfscanf_r+0x396>
 800eeea:	f7fb fe93 	bl	800ac14 <malloc>
 800eeee:	6338      	str	r0, [r7, #48]	; 0x30
 800eef0:	2800      	cmp	r0, #0
 800eef2:	d11f      	bne.n	800ef34 <__ssvfscanf_r+0x3d0>
 800eef4:	2301      	movs	r3, #1
 800eef6:	425b      	negs	r3, r3
 800eef8:	62fb      	str	r3, [r7, #44]	; 0x2c
 800eefa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800eefc:	2b00      	cmp	r3, #0
 800eefe:	d013      	beq.n	800ef28 <__ssvfscanf_r+0x3c4>
 800ef00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ef02:	3301      	adds	r3, #1
 800ef04:	d10a      	bne.n	800ef1c <__ssvfscanf_r+0x3b8>
 800ef06:	2400      	movs	r4, #0
 800ef08:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ef0a:	681d      	ldr	r5, [r3, #0]
 800ef0c:	88db      	ldrh	r3, [r3, #6]
 800ef0e:	42a3      	cmp	r3, r4
 800ef10:	dd01      	ble.n	800ef16 <__ssvfscanf_r+0x3b2>
 800ef12:	f001 f82a 	bl	800ff6a <__ssvfscanf_r+0x1406>
 800ef16:	2301      	movs	r3, #1
 800ef18:	425b      	negs	r3, r3
 800ef1a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ef1c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ef1e:	6818      	ldr	r0, [r3, #0]
 800ef20:	2800      	cmp	r0, #0
 800ef22:	d001      	beq.n	800ef28 <__ssvfscanf_r+0x3c4>
 800ef24:	f7fb fe80 	bl	800ac28 <free>
 800ef28:	46bd      	mov	sp, r7
 800ef2a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ef2c:	23b1      	movs	r3, #177	; 0xb1
 800ef2e:	009b      	lsls	r3, r3, #2
 800ef30:	449d      	add	sp, r3
 800ef32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ef34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ef36:	6023      	str	r3, [r4, #0]
 800ef38:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ef3a:	88de      	ldrh	r6, [r3, #6]
 800ef3c:	889d      	ldrh	r5, [r3, #4]
 800ef3e:	42ae      	cmp	r6, r5
 800ef40:	d30e      	bcc.n	800ef60 <__ssvfscanf_r+0x3fc>
 800ef42:	4b71      	ldr	r3, [pc, #452]	; (800f108 <__ssvfscanf_r+0x5a4>)
 800ef44:	429d      	cmp	r5, r3
 800ef46:	d8d5      	bhi.n	800eef4 <__ssvfscanf_r+0x390>
 800ef48:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ef4a:	3508      	adds	r5, #8
 800ef4c:	b2ad      	uxth	r5, r5
 800ef4e:	6818      	ldr	r0, [r3, #0]
 800ef50:	00a9      	lsls	r1, r5, #2
 800ef52:	f002 f901 	bl	8011158 <realloc>
 800ef56:	2800      	cmp	r0, #0
 800ef58:	d0cc      	beq.n	800eef4 <__ssvfscanf_r+0x390>
 800ef5a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ef5c:	6018      	str	r0, [r3, #0]
 800ef5e:	809d      	strh	r5, [r3, #4]
 800ef60:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ef62:	1c72      	adds	r2, r6, #1
 800ef64:	681b      	ldr	r3, [r3, #0]
 800ef66:	00b6      	lsls	r6, r6, #2
 800ef68:	50f4      	str	r4, [r6, r3]
 800ef6a:	2320      	movs	r3, #32
 800ef6c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800ef6e:	0026      	movs	r6, r4
 800ef70:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 800ef72:	80ca      	strh	r2, [r1, #6]
 800ef74:	61fb      	str	r3, [r7, #28]
 800ef76:	2500      	movs	r5, #0
 800ef78:	f7fd f9fe 	bl	800c378 <__locale_mb_cur_max>
 800ef7c:	42a8      	cmp	r0, r5
 800ef7e:	d100      	bne.n	800ef82 <__ssvfscanf_r+0x41e>
 800ef80:	e6bf      	b.n	800ed02 <__ssvfscanf_r+0x19e>
 800ef82:	1c6a      	adds	r2, r5, #1
 800ef84:	60fa      	str	r2, [r7, #12]
 800ef86:	228c      	movs	r2, #140	; 0x8c
 800ef88:	2048      	movs	r0, #72	; 0x48
 800ef8a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ef8c:	0052      	lsls	r2, r2, #1
 800ef8e:	681b      	ldr	r3, [r3, #0]
 800ef90:	1812      	adds	r2, r2, r0
 800ef92:	7819      	ldrb	r1, [r3, #0]
 800ef94:	19d2      	adds	r2, r2, r7
 800ef96:	5551      	strb	r1, [r2, r5]
 800ef98:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ef9a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ef9c:	6852      	ldr	r2, [r2, #4]
 800ef9e:	3301      	adds	r3, #1
 800efa0:	600b      	str	r3, [r1, #0]
 800efa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800efa4:	3a01      	subs	r2, #1
 800efa6:	604a      	str	r2, [r1, #4]
 800efa8:	2b03      	cmp	r3, #3
 800efaa:	d102      	bne.n	800efb2 <__ssvfscanf_r+0x44e>
 800efac:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800efae:	2b04      	cmp	r3, #4
 800efb0:	d007      	beq.n	800efc2 <__ssvfscanf_r+0x45e>
 800efb2:	2048      	movs	r0, #72	; 0x48
 800efb4:	2310      	movs	r3, #16
 800efb6:	181b      	adds	r3, r3, r0
 800efb8:	2208      	movs	r2, #8
 800efba:	2100      	movs	r1, #0
 800efbc:	19d8      	adds	r0, r3, r7
 800efbe:	f7fd f94f 	bl	800c260 <memset>
 800efc2:	2148      	movs	r1, #72	; 0x48
 800efc4:	2310      	movs	r3, #16
 800efc6:	228c      	movs	r2, #140	; 0x8c
 800efc8:	185b      	adds	r3, r3, r1
 800efca:	0052      	lsls	r2, r2, #1
 800efcc:	19db      	adds	r3, r3, r7
 800efce:	1852      	adds	r2, r2, r1
 800efd0:	9300      	str	r3, [sp, #0]
 800efd2:	0021      	movs	r1, r4
 800efd4:	68fb      	ldr	r3, [r7, #12]
 800efd6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800efd8:	19d2      	adds	r2, r2, r7
 800efda:	f002 fbd1 	bl	8011780 <_mbrtowc_r>
 800efde:	0003      	movs	r3, r0
 800efe0:	62b8      	str	r0, [r7, #40]	; 0x28
 800efe2:	3301      	adds	r3, #1
 800efe4:	d100      	bne.n	800efe8 <__ssvfscanf_r+0x484>
 800efe6:	e68c      	b.n	800ed02 <__ssvfscanf_r+0x19e>
 800efe8:	2800      	cmp	r0, #0
 800efea:	d139      	bne.n	800f060 <__ssvfscanf_r+0x4fc>
 800efec:	6a3b      	ldr	r3, [r7, #32]
 800efee:	2b00      	cmp	r3, #0
 800eff0:	d100      	bne.n	800eff4 <__ssvfscanf_r+0x490>
 800eff2:	6023      	str	r3, [r4, #0]
 800eff4:	68fa      	ldr	r2, [r7, #12]
 800eff6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eff8:	4694      	mov	ip, r2
 800effa:	4463      	add	r3, ip
 800effc:	63bb      	str	r3, [r7, #56]	; 0x38
 800effe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f000:	2b03      	cmp	r3, #3
 800f002:	d102      	bne.n	800f00a <__ssvfscanf_r+0x4a6>
 800f004:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f006:	2b04      	cmp	r3, #4
 800f008:	d002      	beq.n	800f010 <__ssvfscanf_r+0x4ac>
 800f00a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f00c:	3b01      	subs	r3, #1
 800f00e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f010:	6a3b      	ldr	r3, [r7, #32]
 800f012:	2b00      	cmp	r3, #0
 800f014:	d115      	bne.n	800f042 <__ssvfscanf_r+0x4de>
 800f016:	2e00      	cmp	r6, #0
 800f018:	d012      	beq.n	800f040 <__ssvfscanf_r+0x4dc>
 800f01a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f01c:	69fa      	ldr	r2, [r7, #28]
 800f01e:	1ae5      	subs	r5, r4, r3
 800f020:	10ab      	asrs	r3, r5, #2
 800f022:	4293      	cmp	r3, r2
 800f024:	d30c      	bcc.n	800f040 <__ssvfscanf_r+0x4dc>
 800f026:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f028:	00d1      	lsls	r1, r2, #3
 800f02a:	f002 f895 	bl	8011158 <realloc>
 800f02e:	6338      	str	r0, [r7, #48]	; 0x30
 800f030:	2800      	cmp	r0, #0
 800f032:	d100      	bne.n	800f036 <__ssvfscanf_r+0x4d2>
 800f034:	e75e      	b.n	800eef4 <__ssvfscanf_r+0x390>
 800f036:	69fb      	ldr	r3, [r7, #28]
 800f038:	1944      	adds	r4, r0, r5
 800f03a:	005b      	lsls	r3, r3, #1
 800f03c:	6030      	str	r0, [r6, #0]
 800f03e:	61fb      	str	r3, [r7, #28]
 800f040:	3404      	adds	r4, #4
 800f042:	2500      	movs	r5, #0
 800f044:	e010      	b.n	800f068 <__ssvfscanf_r+0x504>
 800f046:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f048:	613b      	str	r3, [r7, #16]
 800f04a:	2300      	movs	r3, #0
 800f04c:	001e      	movs	r6, r3
 800f04e:	001c      	movs	r4, r3
 800f050:	61fb      	str	r3, [r7, #28]
 800f052:	633b      	str	r3, [r7, #48]	; 0x30
 800f054:	e78f      	b.n	800ef76 <__ssvfscanf_r+0x412>
 800f056:	6a3b      	ldr	r3, [r7, #32]
 800f058:	001e      	movs	r6, r3
 800f05a:	61fb      	str	r3, [r7, #28]
 800f05c:	633b      	str	r3, [r7, #48]	; 0x30
 800f05e:	e78a      	b.n	800ef76 <__ssvfscanf_r+0x412>
 800f060:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f062:	68fd      	ldr	r5, [r7, #12]
 800f064:	3302      	adds	r3, #2
 800f066:	d1c5      	bne.n	800eff4 <__ssvfscanf_r+0x490>
 800f068:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f06a:	685b      	ldr	r3, [r3, #4]
 800f06c:	2b00      	cmp	r3, #0
 800f06e:	dc12      	bgt.n	800f096 <__ssvfscanf_r+0x532>
 800f070:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f072:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f074:	f002 fc84 	bl	8011980 <__ssrefill_r>
 800f078:	2800      	cmp	r0, #0
 800f07a:	d00c      	beq.n	800f096 <__ssvfscanf_r+0x532>
 800f07c:	2d00      	cmp	r5, #0
 800f07e:	d000      	beq.n	800f082 <__ssvfscanf_r+0x51e>
 800f080:	e63f      	b.n	800ed02 <__ssvfscanf_r+0x19e>
 800f082:	2e00      	cmp	r6, #0
 800f084:	d10c      	bne.n	800f0a0 <__ssvfscanf_r+0x53c>
 800f086:	6a3b      	ldr	r3, [r7, #32]
 800f088:	425a      	negs	r2, r3
 800f08a:	4153      	adcs	r3, r2
 800f08c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f08e:	18d3      	adds	r3, r2, r3
 800f090:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f092:	693b      	ldr	r3, [r7, #16]
 800f094:	e6de      	b.n	800ee54 <__ssvfscanf_r+0x2f0>
 800f096:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f098:	2b00      	cmp	r3, #0
 800f09a:	d000      	beq.n	800f09e <__ssvfscanf_r+0x53a>
 800f09c:	e76c      	b.n	800ef78 <__ssvfscanf_r+0x414>
 800f09e:	e7f0      	b.n	800f082 <__ssvfscanf_r+0x51e>
 800f0a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f0a2:	69fa      	ldr	r2, [r7, #28]
 800f0a4:	1ae1      	subs	r1, r4, r3
 800f0a6:	108b      	asrs	r3, r1, #2
 800f0a8:	429a      	cmp	r2, r3
 800f0aa:	d9ec      	bls.n	800f086 <__ssvfscanf_r+0x522>
 800f0ac:	6830      	ldr	r0, [r6, #0]
 800f0ae:	f002 f853 	bl	8011158 <realloc>
 800f0b2:	2800      	cmp	r0, #0
 800f0b4:	d0e7      	beq.n	800f086 <__ssvfscanf_r+0x522>
 800f0b6:	6030      	str	r0, [r6, #0]
 800f0b8:	e7e5      	b.n	800f086 <__ssvfscanf_r+0x522>
 800f0ba:	6a3b      	ldr	r3, [r7, #32]
 800f0bc:	2b00      	cmp	r3, #0
 800f0be:	d025      	beq.n	800f10c <__ssvfscanf_r+0x5a8>
 800f0c0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f0c2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f0c4:	685b      	ldr	r3, [r3, #4]
 800f0c6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800f0c8:	6812      	ldr	r2, [r2, #0]
 800f0ca:	4299      	cmp	r1, r3
 800f0cc:	dd11      	ble.n	800f0f2 <__ssvfscanf_r+0x58e>
 800f0ce:	1ac9      	subs	r1, r1, r3
 800f0d0:	18d2      	adds	r2, r2, r3
 800f0d2:	18e4      	adds	r4, r4, r3
 800f0d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f0d6:	63f9      	str	r1, [r7, #60]	; 0x3c
 800f0d8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f0da:	0019      	movs	r1, r3
 800f0dc:	601a      	str	r2, [r3, #0]
 800f0de:	f002 fc4f 	bl	8011980 <__ssrefill_r>
 800f0e2:	2800      	cmp	r0, #0
 800f0e4:	d0ec      	beq.n	800f0c0 <__ssvfscanf_r+0x55c>
 800f0e6:	2c00      	cmp	r4, #0
 800f0e8:	d100      	bne.n	800f0ec <__ssvfscanf_r+0x588>
 800f0ea:	e60a      	b.n	800ed02 <__ssvfscanf_r+0x19e>
 800f0ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f0ee:	191b      	adds	r3, r3, r4
 800f0f0:	e5ff      	b.n	800ecf2 <__ssvfscanf_r+0x18e>
 800f0f2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800f0f4:	1a5b      	subs	r3, r3, r1
 800f0f6:	1864      	adds	r4, r4, r1
 800f0f8:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f0fa:	604b      	str	r3, [r1, #4]
 800f0fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f0fe:	18d2      	adds	r2, r2, r3
 800f100:	600a      	str	r2, [r1, #0]
 800f102:	e7f3      	b.n	800f0ec <__ssvfscanf_r+0x588>
 800f104:	0800be01 	.word	0x0800be01
 800f108:	0000fff6 	.word	0x0000fff6
 800f10c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f10e:	0034      	movs	r4, r6
 800f110:	cb20      	ldmia	r3!, {r5}
 800f112:	633b      	str	r3, [r7, #48]	; 0x30
 800f114:	2380      	movs	r3, #128	; 0x80
 800f116:	401c      	ands	r4, r3
 800f118:	421e      	tst	r6, r3
 800f11a:	d028      	beq.n	800f16e <__ssvfscanf_r+0x60a>
 800f11c:	2d00      	cmp	r5, #0
 800f11e:	d100      	bne.n	800f122 <__ssvfscanf_r+0x5be>
 800f120:	e61d      	b.n	800ed5e <__ssvfscanf_r+0x1fa>
 800f122:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800f124:	f7fb fd76 	bl	800ac14 <malloc>
 800f128:	6238      	str	r0, [r7, #32]
 800f12a:	2800      	cmp	r0, #0
 800f12c:	d100      	bne.n	800f130 <__ssvfscanf_r+0x5cc>
 800f12e:	e5ef      	b.n	800ed10 <__ssvfscanf_r+0x1ac>
 800f130:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f132:	6028      	str	r0, [r5, #0]
 800f134:	88de      	ldrh	r6, [r3, #6]
 800f136:	889c      	ldrh	r4, [r3, #4]
 800f138:	6818      	ldr	r0, [r3, #0]
 800f13a:	42a6      	cmp	r6, r4
 800f13c:	d30e      	bcc.n	800f15c <__ssvfscanf_r+0x5f8>
 800f13e:	4bbf      	ldr	r3, [pc, #764]	; (800f43c <__ssvfscanf_r+0x8d8>)
 800f140:	429c      	cmp	r4, r3
 800f142:	d900      	bls.n	800f146 <__ssvfscanf_r+0x5e2>
 800f144:	e6df      	b.n	800ef06 <__ssvfscanf_r+0x3a2>
 800f146:	3408      	adds	r4, #8
 800f148:	b2a4      	uxth	r4, r4
 800f14a:	00a1      	lsls	r1, r4, #2
 800f14c:	f002 f804 	bl	8011158 <realloc>
 800f150:	2800      	cmp	r0, #0
 800f152:	d100      	bne.n	800f156 <__ssvfscanf_r+0x5f2>
 800f154:	e6d7      	b.n	800ef06 <__ssvfscanf_r+0x3a2>
 800f156:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f158:	6018      	str	r0, [r3, #0]
 800f15a:	809c      	strh	r4, [r3, #4]
 800f15c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f15e:	1c72      	adds	r2, r6, #1
 800f160:	681b      	ldr	r3, [r3, #0]
 800f162:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800f164:	00b6      	lsls	r6, r6, #2
 800f166:	002c      	movs	r4, r5
 800f168:	50f5      	str	r5, [r6, r3]
 800f16a:	6a3d      	ldr	r5, [r7, #32]
 800f16c:	80ca      	strh	r2, [r1, #6]
 800f16e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f170:	0029      	movs	r1, r5
 800f172:	9300      	str	r3, [sp, #0]
 800f174:	2201      	movs	r2, #1
 800f176:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f178:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f17a:	f002 fc20 	bl	80119be <_sfread_r>
 800f17e:	1e05      	subs	r5, r0, #0
 800f180:	d100      	bne.n	800f184 <__ssvfscanf_r+0x620>
 800f182:	e5be      	b.n	800ed02 <__ssvfscanf_r+0x19e>
 800f184:	2c00      	cmp	r4, #0
 800f186:	d009      	beq.n	800f19c <__ssvfscanf_r+0x638>
 800f188:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f18a:	4283      	cmp	r3, r0
 800f18c:	d906      	bls.n	800f19c <__ssvfscanf_r+0x638>
 800f18e:	0001      	movs	r1, r0
 800f190:	6820      	ldr	r0, [r4, #0]
 800f192:	f001 ffe1 	bl	8011158 <realloc>
 800f196:	2800      	cmp	r0, #0
 800f198:	d000      	beq.n	800f19c <__ssvfscanf_r+0x638>
 800f19a:	6020      	str	r0, [r4, #0]
 800f19c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f19e:	195b      	adds	r3, r3, r5
 800f1a0:	63bb      	str	r3, [r7, #56]	; 0x38
 800f1a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f1a4:	3301      	adds	r3, #1
 800f1a6:	e4f8      	b.n	800eb9a <__ssvfscanf_r+0x36>
 800f1a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f1aa:	2b00      	cmp	r3, #0
 800f1ac:	d101      	bne.n	800f1b2 <__ssvfscanf_r+0x64e>
 800f1ae:	3b01      	subs	r3, #1
 800f1b0:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f1b2:	2210      	movs	r2, #16
 800f1b4:	2301      	movs	r3, #1
 800f1b6:	0034      	movs	r4, r6
 800f1b8:	4032      	ands	r2, r6
 800f1ba:	401c      	ands	r4, r3
 800f1bc:	623a      	str	r2, [r7, #32]
 800f1be:	421e      	tst	r6, r3
 800f1c0:	d100      	bne.n	800f1c4 <__ssvfscanf_r+0x660>
 800f1c2:	e116      	b.n	800f3f2 <__ssvfscanf_r+0x88e>
 800f1c4:	2a00      	cmp	r2, #0
 800f1c6:	d000      	beq.n	800f1ca <__ssvfscanf_r+0x666>
 800f1c8:	e0b0      	b.n	800f32c <__ssvfscanf_r+0x7c8>
 800f1ca:	2080      	movs	r0, #128	; 0x80
 800f1cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f1ce:	cb10      	ldmia	r3!, {r4}
 800f1d0:	60fb      	str	r3, [r7, #12]
 800f1d2:	4206      	tst	r6, r0
 800f1d4:	d100      	bne.n	800f1d8 <__ssvfscanf_r+0x674>
 800f1d6:	e0b2      	b.n	800f33e <__ssvfscanf_r+0x7da>
 800f1d8:	2c00      	cmp	r4, #0
 800f1da:	d100      	bne.n	800f1de <__ssvfscanf_r+0x67a>
 800f1dc:	e68d      	b.n	800eefa <__ssvfscanf_r+0x396>
 800f1de:	f7fb fd19 	bl	800ac14 <malloc>
 800f1e2:	6338      	str	r0, [r7, #48]	; 0x30
 800f1e4:	2800      	cmp	r0, #0
 800f1e6:	d100      	bne.n	800f1ea <__ssvfscanf_r+0x686>
 800f1e8:	e684      	b.n	800eef4 <__ssvfscanf_r+0x390>
 800f1ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f1ec:	6023      	str	r3, [r4, #0]
 800f1ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f1f0:	88de      	ldrh	r6, [r3, #6]
 800f1f2:	889d      	ldrh	r5, [r3, #4]
 800f1f4:	42ae      	cmp	r6, r5
 800f1f6:	d310      	bcc.n	800f21a <__ssvfscanf_r+0x6b6>
 800f1f8:	4b90      	ldr	r3, [pc, #576]	; (800f43c <__ssvfscanf_r+0x8d8>)
 800f1fa:	429d      	cmp	r5, r3
 800f1fc:	d900      	bls.n	800f200 <__ssvfscanf_r+0x69c>
 800f1fe:	e679      	b.n	800eef4 <__ssvfscanf_r+0x390>
 800f200:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f202:	3508      	adds	r5, #8
 800f204:	b2ad      	uxth	r5, r5
 800f206:	6818      	ldr	r0, [r3, #0]
 800f208:	00a9      	lsls	r1, r5, #2
 800f20a:	f001 ffa5 	bl	8011158 <realloc>
 800f20e:	2800      	cmp	r0, #0
 800f210:	d100      	bne.n	800f214 <__ssvfscanf_r+0x6b0>
 800f212:	e66f      	b.n	800eef4 <__ssvfscanf_r+0x390>
 800f214:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f216:	6018      	str	r0, [r3, #0]
 800f218:	809d      	strh	r5, [r3, #4]
 800f21a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f21c:	1c72      	adds	r2, r6, #1
 800f21e:	681b      	ldr	r3, [r3, #0]
 800f220:	00b6      	lsls	r6, r6, #2
 800f222:	50f4      	str	r4, [r6, r3]
 800f224:	2320      	movs	r3, #32
 800f226:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800f228:	0026      	movs	r6, r4
 800f22a:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 800f22c:	80ca      	strh	r2, [r1, #6]
 800f22e:	613b      	str	r3, [r7, #16]
 800f230:	2500      	movs	r5, #0
 800f232:	f7fd f8a1 	bl	800c378 <__locale_mb_cur_max>
 800f236:	42a8      	cmp	r0, r5
 800f238:	d100      	bne.n	800f23c <__ssvfscanf_r+0x6d8>
 800f23a:	e562      	b.n	800ed02 <__ssvfscanf_r+0x19e>
 800f23c:	1c6a      	adds	r2, r5, #1
 800f23e:	61fa      	str	r2, [r7, #28]
 800f240:	228c      	movs	r2, #140	; 0x8c
 800f242:	2048      	movs	r0, #72	; 0x48
 800f244:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f246:	0052      	lsls	r2, r2, #1
 800f248:	681b      	ldr	r3, [r3, #0]
 800f24a:	1812      	adds	r2, r2, r0
 800f24c:	7819      	ldrb	r1, [r3, #0]
 800f24e:	19d2      	adds	r2, r2, r7
 800f250:	5551      	strb	r1, [r2, r5]
 800f252:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f254:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f256:	6852      	ldr	r2, [r2, #4]
 800f258:	3301      	adds	r3, #1
 800f25a:	600b      	str	r3, [r1, #0]
 800f25c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f25e:	3a01      	subs	r2, #1
 800f260:	604a      	str	r2, [r1, #4]
 800f262:	2b03      	cmp	r3, #3
 800f264:	d102      	bne.n	800f26c <__ssvfscanf_r+0x708>
 800f266:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f268:	2b04      	cmp	r3, #4
 800f26a:	d006      	beq.n	800f27a <__ssvfscanf_r+0x716>
 800f26c:	2048      	movs	r0, #72	; 0x48
 800f26e:	2208      	movs	r2, #8
 800f270:	1813      	adds	r3, r2, r0
 800f272:	2100      	movs	r1, #0
 800f274:	19d8      	adds	r0, r3, r7
 800f276:	f7fc fff3 	bl	800c260 <memset>
 800f27a:	2148      	movs	r1, #72	; 0x48
 800f27c:	2308      	movs	r3, #8
 800f27e:	228c      	movs	r2, #140	; 0x8c
 800f280:	185b      	adds	r3, r3, r1
 800f282:	0052      	lsls	r2, r2, #1
 800f284:	19db      	adds	r3, r3, r7
 800f286:	1852      	adds	r2, r2, r1
 800f288:	9300      	str	r3, [sp, #0]
 800f28a:	0021      	movs	r1, r4
 800f28c:	69fb      	ldr	r3, [r7, #28]
 800f28e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f290:	19d2      	adds	r2, r2, r7
 800f292:	f002 fa75 	bl	8011780 <_mbrtowc_r>
 800f296:	0003      	movs	r3, r0
 800f298:	62b8      	str	r0, [r7, #40]	; 0x28
 800f29a:	3301      	adds	r3, #1
 800f29c:	d100      	bne.n	800f2a0 <__ssvfscanf_r+0x73c>
 800f29e:	e530      	b.n	800ed02 <__ssvfscanf_r+0x19e>
 800f2a0:	2800      	cmp	r0, #0
 800f2a2:	d151      	bne.n	800f348 <__ssvfscanf_r+0x7e4>
 800f2a4:	6020      	str	r0, [r4, #0]
 800f2a6:	2301      	movs	r3, #1
 800f2a8:	6825      	ldr	r5, [r4, #0]
 800f2aa:	425b      	negs	r3, r3
 800f2ac:	1c6a      	adds	r2, r5, #1
 800f2ae:	d01a      	beq.n	800f2e6 <__ssvfscanf_r+0x782>
 800f2b0:	2048      	movs	r0, #72	; 0x48
 800f2b2:	3311      	adds	r3, #17
 800f2b4:	181b      	adds	r3, r3, r0
 800f2b6:	2208      	movs	r2, #8
 800f2b8:	2100      	movs	r1, #0
 800f2ba:	19d8      	adds	r0, r3, r7
 800f2bc:	f7fc ffd0 	bl	800c260 <memset>
 800f2c0:	4b5f      	ldr	r3, [pc, #380]	; (800f440 <__ssvfscanf_r+0x8dc>)
 800f2c2:	2148      	movs	r1, #72	; 0x48
 800f2c4:	33e0      	adds	r3, #224	; 0xe0
 800f2c6:	681a      	ldr	r2, [r3, #0]
 800f2c8:	2310      	movs	r3, #16
 800f2ca:	4694      	mov	ip, r2
 800f2cc:	185b      	adds	r3, r3, r1
 800f2ce:	002a      	movs	r2, r5
 800f2d0:	19db      	adds	r3, r3, r7
 800f2d2:	4665      	mov	r5, ip
 800f2d4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f2d6:	1879      	adds	r1, r7, r1
 800f2d8:	47a8      	blx	r5
 800f2da:	2300      	movs	r3, #0
 800f2dc:	2801      	cmp	r0, #1
 800f2de:	d102      	bne.n	800f2e6 <__ssvfscanf_r+0x782>
 800f2e0:	3348      	adds	r3, #72	; 0x48
 800f2e2:	18fb      	adds	r3, r7, r3
 800f2e4:	781b      	ldrb	r3, [r3, #0]
 800f2e6:	2218      	movs	r2, #24
 800f2e8:	2148      	movs	r1, #72	; 0x48
 800f2ea:	1852      	adds	r2, r2, r1
 800f2ec:	19d2      	adds	r2, r2, r7
 800f2ee:	5cd3      	ldrb	r3, [r2, r3]
 800f2f0:	2b00      	cmp	r3, #0
 800f2f2:	d149      	bne.n	800f388 <__ssvfscanf_r+0x824>
 800f2f4:	69fb      	ldr	r3, [r7, #28]
 800f2f6:	2b00      	cmp	r3, #0
 800f2f8:	d137      	bne.n	800f36a <__ssvfscanf_r+0x806>
 800f2fa:	6a3b      	ldr	r3, [r7, #32]
 800f2fc:	2b00      	cmp	r3, #0
 800f2fe:	d113      	bne.n	800f328 <__ssvfscanf_r+0x7c4>
 800f300:	6023      	str	r3, [r4, #0]
 800f302:	2e00      	cmp	r6, #0
 800f304:	d00d      	beq.n	800f322 <__ssvfscanf_r+0x7be>
 800f306:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f308:	693a      	ldr	r2, [r7, #16]
 800f30a:	1ae4      	subs	r4, r4, r3
 800f30c:	10a3      	asrs	r3, r4, #2
 800f30e:	3301      	adds	r3, #1
 800f310:	429a      	cmp	r2, r3
 800f312:	d906      	bls.n	800f322 <__ssvfscanf_r+0x7be>
 800f314:	6830      	ldr	r0, [r6, #0]
 800f316:	1d21      	adds	r1, r4, #4
 800f318:	f001 ff1e 	bl	8011158 <realloc>
 800f31c:	2800      	cmp	r0, #0
 800f31e:	d000      	beq.n	800f322 <__ssvfscanf_r+0x7be>
 800f320:	6030      	str	r0, [r6, #0]
 800f322:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f324:	3301      	adds	r3, #1
 800f326:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f328:	68fb      	ldr	r3, [r7, #12]
 800f32a:	e593      	b.n	800ee54 <__ssvfscanf_r+0x2f0>
 800f32c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f32e:	60fb      	str	r3, [r7, #12]
 800f330:	2300      	movs	r3, #0
 800f332:	001e      	movs	r6, r3
 800f334:	613b      	str	r3, [r7, #16]
 800f336:	633b      	str	r3, [r7, #48]	; 0x30
 800f338:	334c      	adds	r3, #76	; 0x4c
 800f33a:	18fc      	adds	r4, r7, r3
 800f33c:	e778      	b.n	800f230 <__ssvfscanf_r+0x6cc>
 800f33e:	6a3b      	ldr	r3, [r7, #32]
 800f340:	001e      	movs	r6, r3
 800f342:	613b      	str	r3, [r7, #16]
 800f344:	633b      	str	r3, [r7, #48]	; 0x30
 800f346:	e773      	b.n	800f230 <__ssvfscanf_r+0x6cc>
 800f348:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f34a:	69fd      	ldr	r5, [r7, #28]
 800f34c:	3302      	adds	r3, #2
 800f34e:	d1aa      	bne.n	800f2a6 <__ssvfscanf_r+0x742>
 800f350:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f352:	685b      	ldr	r3, [r3, #4]
 800f354:	2b00      	cmp	r3, #0
 800f356:	dc47      	bgt.n	800f3e8 <__ssvfscanf_r+0x884>
 800f358:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f35a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f35c:	f002 fb10 	bl	8011980 <__ssrefill_r>
 800f360:	2800      	cmp	r0, #0
 800f362:	d041      	beq.n	800f3e8 <__ssvfscanf_r+0x884>
 800f364:	2d00      	cmp	r5, #0
 800f366:	d0c8      	beq.n	800f2fa <__ssvfscanf_r+0x796>
 800f368:	e4cb      	b.n	800ed02 <__ssvfscanf_r+0x19e>
 800f36a:	69fb      	ldr	r3, [r7, #28]
 800f36c:	2248      	movs	r2, #72	; 0x48
 800f36e:	3b01      	subs	r3, #1
 800f370:	61fb      	str	r3, [r7, #28]
 800f372:	238c      	movs	r3, #140	; 0x8c
 800f374:	005b      	lsls	r3, r3, #1
 800f376:	189b      	adds	r3, r3, r2
 800f378:	69fa      	ldr	r2, [r7, #28]
 800f37a:	19db      	adds	r3, r3, r7
 800f37c:	5cd1      	ldrb	r1, [r2, r3]
 800f37e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f380:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f382:	f002 fac1 	bl	8011908 <_sungetc_r>
 800f386:	e7b5      	b.n	800f2f4 <__ssvfscanf_r+0x790>
 800f388:	69fa      	ldr	r2, [r7, #28]
 800f38a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f38c:	4694      	mov	ip, r2
 800f38e:	4463      	add	r3, ip
 800f390:	63bb      	str	r3, [r7, #56]	; 0x38
 800f392:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f394:	2b03      	cmp	r3, #3
 800f396:	d102      	bne.n	800f39e <__ssvfscanf_r+0x83a>
 800f398:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f39a:	2b04      	cmp	r3, #4
 800f39c:	d002      	beq.n	800f3a4 <__ssvfscanf_r+0x840>
 800f39e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f3a0:	3b01      	subs	r3, #1
 800f3a2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f3a4:	6a3b      	ldr	r3, [r7, #32]
 800f3a6:	2b00      	cmp	r3, #0
 800f3a8:	d11a      	bne.n	800f3e0 <__ssvfscanf_r+0x87c>
 800f3aa:	3404      	adds	r4, #4
 800f3ac:	2e00      	cmp	r6, #0
 800f3ae:	d019      	beq.n	800f3e4 <__ssvfscanf_r+0x880>
 800f3b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f3b2:	693a      	ldr	r2, [r7, #16]
 800f3b4:	1ae3      	subs	r3, r4, r3
 800f3b6:	61fb      	str	r3, [r7, #28]
 800f3b8:	6a3d      	ldr	r5, [r7, #32]
 800f3ba:	109b      	asrs	r3, r3, #2
 800f3bc:	4293      	cmp	r3, r2
 800f3be:	d3c7      	bcc.n	800f350 <__ssvfscanf_r+0x7ec>
 800f3c0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f3c2:	00d1      	lsls	r1, r2, #3
 800f3c4:	f001 fec8 	bl	8011158 <realloc>
 800f3c8:	6338      	str	r0, [r7, #48]	; 0x30
 800f3ca:	2800      	cmp	r0, #0
 800f3cc:	d100      	bne.n	800f3d0 <__ssvfscanf_r+0x86c>
 800f3ce:	e591      	b.n	800eef4 <__ssvfscanf_r+0x390>
 800f3d0:	4684      	mov	ip, r0
 800f3d2:	693b      	ldr	r3, [r7, #16]
 800f3d4:	69fc      	ldr	r4, [r7, #28]
 800f3d6:	005b      	lsls	r3, r3, #1
 800f3d8:	4464      	add	r4, ip
 800f3da:	6030      	str	r0, [r6, #0]
 800f3dc:	613b      	str	r3, [r7, #16]
 800f3de:	e7b7      	b.n	800f350 <__ssvfscanf_r+0x7ec>
 800f3e0:	2500      	movs	r5, #0
 800f3e2:	e7b5      	b.n	800f350 <__ssvfscanf_r+0x7ec>
 800f3e4:	0035      	movs	r5, r6
 800f3e6:	e7b3      	b.n	800f350 <__ssvfscanf_r+0x7ec>
 800f3e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f3ea:	2b00      	cmp	r3, #0
 800f3ec:	d000      	beq.n	800f3f0 <__ssvfscanf_r+0x88c>
 800f3ee:	e720      	b.n	800f232 <__ssvfscanf_r+0x6ce>
 800f3f0:	e783      	b.n	800f2fa <__ssvfscanf_r+0x796>
 800f3f2:	6a3b      	ldr	r3, [r7, #32]
 800f3f4:	2b00      	cmp	r3, #0
 800f3f6:	d025      	beq.n	800f444 <__ssvfscanf_r+0x8e0>
 800f3f8:	2118      	movs	r1, #24
 800f3fa:	2048      	movs	r0, #72	; 0x48
 800f3fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f3fe:	1809      	adds	r1, r1, r0
 800f400:	681b      	ldr	r3, [r3, #0]
 800f402:	19c9      	adds	r1, r1, r7
 800f404:	781a      	ldrb	r2, [r3, #0]
 800f406:	5c8a      	ldrb	r2, [r1, r2]
 800f408:	2a00      	cmp	r2, #0
 800f40a:	d103      	bne.n	800f414 <__ssvfscanf_r+0x8b0>
 800f40c:	2c00      	cmp	r4, #0
 800f40e:	d000      	beq.n	800f412 <__ssvfscanf_r+0x8ae>
 800f410:	e66c      	b.n	800f0ec <__ssvfscanf_r+0x588>
 800f412:	e4a4      	b.n	800ed5e <__ssvfscanf_r+0x1fa>
 800f414:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f416:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f418:	6852      	ldr	r2, [r2, #4]
 800f41a:	3301      	adds	r3, #1
 800f41c:	600b      	str	r3, [r1, #0]
 800f41e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f420:	3a01      	subs	r2, #1
 800f422:	3401      	adds	r4, #1
 800f424:	604a      	str	r2, [r1, #4]
 800f426:	429c      	cmp	r4, r3
 800f428:	d100      	bne.n	800f42c <__ssvfscanf_r+0x8c8>
 800f42a:	e65f      	b.n	800f0ec <__ssvfscanf_r+0x588>
 800f42c:	2a00      	cmp	r2, #0
 800f42e:	dce3      	bgt.n	800f3f8 <__ssvfscanf_r+0x894>
 800f430:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f432:	f002 faa5 	bl	8011980 <__ssrefill_r>
 800f436:	2800      	cmp	r0, #0
 800f438:	d0de      	beq.n	800f3f8 <__ssvfscanf_r+0x894>
 800f43a:	e657      	b.n	800f0ec <__ssvfscanf_r+0x588>
 800f43c:	0000fff6 	.word	0x0000fff6
 800f440:	20000444 	.word	0x20000444
 800f444:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f446:	0032      	movs	r2, r6
 800f448:	cb20      	ldmia	r3!, {r5}
 800f44a:	61fb      	str	r3, [r7, #28]
 800f44c:	2380      	movs	r3, #128	; 0x80
 800f44e:	401a      	ands	r2, r3
 800f450:	421e      	tst	r6, r3
 800f452:	d100      	bne.n	800f456 <__ssvfscanf_r+0x8f2>
 800f454:	e086      	b.n	800f564 <__ssvfscanf_r+0xa00>
 800f456:	2d00      	cmp	r5, #0
 800f458:	d100      	bne.n	800f45c <__ssvfscanf_r+0x8f8>
 800f45a:	e480      	b.n	800ed5e <__ssvfscanf_r+0x1fa>
 800f45c:	2020      	movs	r0, #32
 800f45e:	f7fb fbd9 	bl	800ac14 <malloc>
 800f462:	6338      	str	r0, [r7, #48]	; 0x30
 800f464:	2800      	cmp	r0, #0
 800f466:	d100      	bne.n	800f46a <__ssvfscanf_r+0x906>
 800f468:	e452      	b.n	800ed10 <__ssvfscanf_r+0x1ac>
 800f46a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f46c:	6028      	str	r0, [r5, #0]
 800f46e:	88de      	ldrh	r6, [r3, #6]
 800f470:	889c      	ldrh	r4, [r3, #4]
 800f472:	6818      	ldr	r0, [r3, #0]
 800f474:	42a6      	cmp	r6, r4
 800f476:	d30e      	bcc.n	800f496 <__ssvfscanf_r+0x932>
 800f478:	4bc3      	ldr	r3, [pc, #780]	; (800f788 <__ssvfscanf_r+0xc24>)
 800f47a:	429c      	cmp	r4, r3
 800f47c:	d900      	bls.n	800f480 <__ssvfscanf_r+0x91c>
 800f47e:	e542      	b.n	800ef06 <__ssvfscanf_r+0x3a2>
 800f480:	3408      	adds	r4, #8
 800f482:	b2a4      	uxth	r4, r4
 800f484:	00a1      	lsls	r1, r4, #2
 800f486:	f001 fe67 	bl	8011158 <realloc>
 800f48a:	2800      	cmp	r0, #0
 800f48c:	d100      	bne.n	800f490 <__ssvfscanf_r+0x92c>
 800f48e:	e53a      	b.n	800ef06 <__ssvfscanf_r+0x3a2>
 800f490:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f492:	6018      	str	r0, [r3, #0]
 800f494:	809c      	strh	r4, [r3, #4]
 800f496:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f498:	1c72      	adds	r2, r6, #1
 800f49a:	681b      	ldr	r3, [r3, #0]
 800f49c:	00b6      	lsls	r6, r6, #2
 800f49e:	50f5      	str	r5, [r6, r3]
 800f4a0:	2320      	movs	r3, #32
 800f4a2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800f4a4:	002e      	movs	r6, r5
 800f4a6:	6b3d      	ldr	r5, [r7, #48]	; 0x30
 800f4a8:	80ca      	strh	r2, [r1, #6]
 800f4aa:	623b      	str	r3, [r7, #32]
 800f4ac:	002c      	movs	r4, r5
 800f4ae:	2118      	movs	r1, #24
 800f4b0:	2048      	movs	r0, #72	; 0x48
 800f4b2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f4b4:	1809      	adds	r1, r1, r0
 800f4b6:	681b      	ldr	r3, [r3, #0]
 800f4b8:	19c9      	adds	r1, r1, r7
 800f4ba:	781a      	ldrb	r2, [r3, #0]
 800f4bc:	5c8a      	ldrb	r2, [r1, r2]
 800f4be:	2a00      	cmp	r2, #0
 800f4c0:	d101      	bne.n	800f4c6 <__ssvfscanf_r+0x962>
 800f4c2:	633d      	str	r5, [r7, #48]	; 0x30
 800f4c4:	e031      	b.n	800f52a <__ssvfscanf_r+0x9c6>
 800f4c6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f4c8:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f4ca:	6852      	ldr	r2, [r2, #4]
 800f4cc:	3a01      	subs	r2, #1
 800f4ce:	604a      	str	r2, [r1, #4]
 800f4d0:	1c5a      	adds	r2, r3, #1
 800f4d2:	600a      	str	r2, [r1, #0]
 800f4d4:	781b      	ldrb	r3, [r3, #0]
 800f4d6:	1c6a      	adds	r2, r5, #1
 800f4d8:	633a      	str	r2, [r7, #48]	; 0x30
 800f4da:	702b      	strb	r3, [r5, #0]
 800f4dc:	2e00      	cmp	r6, #0
 800f4de:	d010      	beq.n	800f502 <__ssvfscanf_r+0x99e>
 800f4e0:	6a3b      	ldr	r3, [r7, #32]
 800f4e2:	1b15      	subs	r5, r2, r4
 800f4e4:	429d      	cmp	r5, r3
 800f4e6:	d30c      	bcc.n	800f502 <__ssvfscanf_r+0x99e>
 800f4e8:	005b      	lsls	r3, r3, #1
 800f4ea:	0020      	movs	r0, r4
 800f4ec:	0019      	movs	r1, r3
 800f4ee:	623b      	str	r3, [r7, #32]
 800f4f0:	f001 fe32 	bl	8011158 <realloc>
 800f4f4:	1e04      	subs	r4, r0, #0
 800f4f6:	d101      	bne.n	800f4fc <__ssvfscanf_r+0x998>
 800f4f8:	f7ff fc0a 	bl	800ed10 <__ssvfscanf_r+0x1ac>
 800f4fc:	1943      	adds	r3, r0, r5
 800f4fe:	633b      	str	r3, [r7, #48]	; 0x30
 800f500:	6030      	str	r0, [r6, #0]
 800f502:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f504:	3b01      	subs	r3, #1
 800f506:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f508:	2b00      	cmp	r3, #0
 800f50a:	d00e      	beq.n	800f52a <__ssvfscanf_r+0x9c6>
 800f50c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f50e:	685b      	ldr	r3, [r3, #4]
 800f510:	2b00      	cmp	r3, #0
 800f512:	dc2a      	bgt.n	800f56a <__ssvfscanf_r+0xa06>
 800f514:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f516:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f518:	f002 fa32 	bl	8011980 <__ssrefill_r>
 800f51c:	2800      	cmp	r0, #0
 800f51e:	d024      	beq.n	800f56a <__ssvfscanf_r+0xa06>
 800f520:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f522:	42a3      	cmp	r3, r4
 800f524:	d101      	bne.n	800f52a <__ssvfscanf_r+0x9c6>
 800f526:	f7ff fbec 	bl	800ed02 <__ssvfscanf_r+0x19e>
 800f52a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f52c:	1b1d      	subs	r5, r3, r4
 800f52e:	42a3      	cmp	r3, r4
 800f530:	d101      	bne.n	800f536 <__ssvfscanf_r+0x9d2>
 800f532:	f7ff fc14 	bl	800ed5e <__ssvfscanf_r+0x1fa>
 800f536:	2300      	movs	r3, #0
 800f538:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f53a:	7013      	strb	r3, [r2, #0]
 800f53c:	429e      	cmp	r6, r3
 800f53e:	d009      	beq.n	800f554 <__ssvfscanf_r+0x9f0>
 800f540:	6a3b      	ldr	r3, [r7, #32]
 800f542:	1c69      	adds	r1, r5, #1
 800f544:	428b      	cmp	r3, r1
 800f546:	d905      	bls.n	800f554 <__ssvfscanf_r+0x9f0>
 800f548:	6830      	ldr	r0, [r6, #0]
 800f54a:	f001 fe05 	bl	8011158 <realloc>
 800f54e:	2800      	cmp	r0, #0
 800f550:	d000      	beq.n	800f554 <__ssvfscanf_r+0x9f0>
 800f552:	6030      	str	r0, [r6, #0]
 800f554:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f556:	3301      	adds	r3, #1
 800f558:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f55a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f55c:	195b      	adds	r3, r3, r5
 800f55e:	63bb      	str	r3, [r7, #56]	; 0x38
 800f560:	69fb      	ldr	r3, [r7, #28]
 800f562:	e477      	b.n	800ee54 <__ssvfscanf_r+0x2f0>
 800f564:	0016      	movs	r6, r2
 800f566:	623a      	str	r2, [r7, #32]
 800f568:	e7a0      	b.n	800f4ac <__ssvfscanf_r+0x948>
 800f56a:	6b3d      	ldr	r5, [r7, #48]	; 0x30
 800f56c:	e79f      	b.n	800f4ae <__ssvfscanf_r+0x94a>
 800f56e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f570:	2b00      	cmp	r3, #0
 800f572:	d101      	bne.n	800f578 <__ssvfscanf_r+0xa14>
 800f574:	3b01      	subs	r3, #1
 800f576:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f578:	2210      	movs	r2, #16
 800f57a:	2301      	movs	r3, #1
 800f57c:	0034      	movs	r4, r6
 800f57e:	4032      	ands	r2, r6
 800f580:	401c      	ands	r4, r3
 800f582:	61fa      	str	r2, [r7, #28]
 800f584:	421e      	tst	r6, r3
 800f586:	d100      	bne.n	800f58a <__ssvfscanf_r+0xa26>
 800f588:	e102      	b.n	800f790 <__ssvfscanf_r+0xc2c>
 800f58a:	2a00      	cmp	r2, #0
 800f58c:	d000      	beq.n	800f590 <__ssvfscanf_r+0xa2c>
 800f58e:	e09f      	b.n	800f6d0 <__ssvfscanf_r+0xb6c>
 800f590:	2080      	movs	r0, #128	; 0x80
 800f592:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f594:	cb10      	ldmia	r3!, {r4}
 800f596:	60fb      	str	r3, [r7, #12]
 800f598:	4206      	tst	r6, r0
 800f59a:	d100      	bne.n	800f59e <__ssvfscanf_r+0xa3a>
 800f59c:	e0a1      	b.n	800f6e2 <__ssvfscanf_r+0xb7e>
 800f59e:	2c00      	cmp	r4, #0
 800f5a0:	d100      	bne.n	800f5a4 <__ssvfscanf_r+0xa40>
 800f5a2:	e4aa      	b.n	800eefa <__ssvfscanf_r+0x396>
 800f5a4:	f7fb fb36 	bl	800ac14 <malloc>
 800f5a8:	6338      	str	r0, [r7, #48]	; 0x30
 800f5aa:	2800      	cmp	r0, #0
 800f5ac:	d100      	bne.n	800f5b0 <__ssvfscanf_r+0xa4c>
 800f5ae:	e4a1      	b.n	800eef4 <__ssvfscanf_r+0x390>
 800f5b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f5b2:	6023      	str	r3, [r4, #0]
 800f5b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f5b6:	88de      	ldrh	r6, [r3, #6]
 800f5b8:	889d      	ldrh	r5, [r3, #4]
 800f5ba:	42ae      	cmp	r6, r5
 800f5bc:	d310      	bcc.n	800f5e0 <__ssvfscanf_r+0xa7c>
 800f5be:	4b72      	ldr	r3, [pc, #456]	; (800f788 <__ssvfscanf_r+0xc24>)
 800f5c0:	429d      	cmp	r5, r3
 800f5c2:	d900      	bls.n	800f5c6 <__ssvfscanf_r+0xa62>
 800f5c4:	e496      	b.n	800eef4 <__ssvfscanf_r+0x390>
 800f5c6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f5c8:	3508      	adds	r5, #8
 800f5ca:	b2ad      	uxth	r5, r5
 800f5cc:	6818      	ldr	r0, [r3, #0]
 800f5ce:	00a9      	lsls	r1, r5, #2
 800f5d0:	f001 fdc2 	bl	8011158 <realloc>
 800f5d4:	2800      	cmp	r0, #0
 800f5d6:	d100      	bne.n	800f5da <__ssvfscanf_r+0xa76>
 800f5d8:	e48c      	b.n	800eef4 <__ssvfscanf_r+0x390>
 800f5da:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f5dc:	6018      	str	r0, [r3, #0]
 800f5de:	809d      	strh	r5, [r3, #4]
 800f5e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f5e2:	1c72      	adds	r2, r6, #1
 800f5e4:	681b      	ldr	r3, [r3, #0]
 800f5e6:	00b6      	lsls	r6, r6, #2
 800f5e8:	50f4      	str	r4, [r6, r3]
 800f5ea:	2320      	movs	r3, #32
 800f5ec:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800f5ee:	0025      	movs	r5, r4
 800f5f0:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 800f5f2:	80ca      	strh	r2, [r1, #6]
 800f5f4:	613b      	str	r3, [r7, #16]
 800f5f6:	2300      	movs	r3, #0
 800f5f8:	623b      	str	r3, [r7, #32]
 800f5fa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f5fc:	4a63      	ldr	r2, [pc, #396]	; (800f78c <__ssvfscanf_r+0xc28>)
 800f5fe:	681b      	ldr	r3, [r3, #0]
 800f600:	781b      	ldrb	r3, [r3, #0]
 800f602:	5cd3      	ldrb	r3, [r2, r3]
 800f604:	2208      	movs	r2, #8
 800f606:	4213      	tst	r3, r2
 800f608:	d149      	bne.n	800f69e <__ssvfscanf_r+0xb3a>
 800f60a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f60c:	2b00      	cmp	r3, #0
 800f60e:	d046      	beq.n	800f69e <__ssvfscanf_r+0xb3a>
 800f610:	f7fc feb2 	bl	800c378 <__locale_mb_cur_max>
 800f614:	6a3b      	ldr	r3, [r7, #32]
 800f616:	4298      	cmp	r0, r3
 800f618:	d101      	bne.n	800f61e <__ssvfscanf_r+0xaba>
 800f61a:	f7ff fb72 	bl	800ed02 <__ssvfscanf_r+0x19e>
 800f61e:	6a3a      	ldr	r2, [r7, #32]
 800f620:	2048      	movs	r0, #72	; 0x48
 800f622:	1c56      	adds	r6, r2, #1
 800f624:	228c      	movs	r2, #140	; 0x8c
 800f626:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f628:	0052      	lsls	r2, r2, #1
 800f62a:	681b      	ldr	r3, [r3, #0]
 800f62c:	1812      	adds	r2, r2, r0
 800f62e:	7819      	ldrb	r1, [r3, #0]
 800f630:	6a38      	ldr	r0, [r7, #32]
 800f632:	19d2      	adds	r2, r2, r7
 800f634:	5411      	strb	r1, [r2, r0]
 800f636:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f638:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f63a:	6852      	ldr	r2, [r2, #4]
 800f63c:	3301      	adds	r3, #1
 800f63e:	600b      	str	r3, [r1, #0]
 800f640:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f642:	3a01      	subs	r2, #1
 800f644:	604a      	str	r2, [r1, #4]
 800f646:	2b03      	cmp	r3, #3
 800f648:	d102      	bne.n	800f650 <__ssvfscanf_r+0xaec>
 800f64a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f64c:	2b04      	cmp	r3, #4
 800f64e:	d007      	beq.n	800f660 <__ssvfscanf_r+0xafc>
 800f650:	2048      	movs	r0, #72	; 0x48
 800f652:	2310      	movs	r3, #16
 800f654:	181b      	adds	r3, r3, r0
 800f656:	2208      	movs	r2, #8
 800f658:	2100      	movs	r1, #0
 800f65a:	19d8      	adds	r0, r3, r7
 800f65c:	f7fc fe00 	bl	800c260 <memset>
 800f660:	2148      	movs	r1, #72	; 0x48
 800f662:	2310      	movs	r3, #16
 800f664:	228c      	movs	r2, #140	; 0x8c
 800f666:	185b      	adds	r3, r3, r1
 800f668:	0052      	lsls	r2, r2, #1
 800f66a:	19db      	adds	r3, r3, r7
 800f66c:	1852      	adds	r2, r2, r1
 800f66e:	9300      	str	r3, [sp, #0]
 800f670:	0021      	movs	r1, r4
 800f672:	0033      	movs	r3, r6
 800f674:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f676:	19d2      	adds	r2, r2, r7
 800f678:	f002 f882 	bl	8011780 <_mbrtowc_r>
 800f67c:	0003      	movs	r3, r0
 800f67e:	62b8      	str	r0, [r7, #40]	; 0x28
 800f680:	3301      	adds	r3, #1
 800f682:	d101      	bne.n	800f688 <__ssvfscanf_r+0xb24>
 800f684:	f7ff fb3d 	bl	800ed02 <__ssvfscanf_r+0x19e>
 800f688:	2800      	cmp	r0, #0
 800f68a:	d12f      	bne.n	800f6ec <__ssvfscanf_r+0xb88>
 800f68c:	6020      	str	r0, [r4, #0]
 800f68e:	6820      	ldr	r0, [r4, #0]
 800f690:	f002 f894 	bl	80117bc <iswspace>
 800f694:	6238      	str	r0, [r7, #32]
 800f696:	2800      	cmp	r0, #0
 800f698:	d04a      	beq.n	800f730 <__ssvfscanf_r+0xbcc>
 800f69a:	2e00      	cmp	r6, #0
 800f69c:	d13c      	bne.n	800f718 <__ssvfscanf_r+0xbb4>
 800f69e:	69fb      	ldr	r3, [r7, #28]
 800f6a0:	2b00      	cmp	r3, #0
 800f6a2:	d000      	beq.n	800f6a6 <__ssvfscanf_r+0xb42>
 800f6a4:	e640      	b.n	800f328 <__ssvfscanf_r+0x7c4>
 800f6a6:	6023      	str	r3, [r4, #0]
 800f6a8:	2d00      	cmp	r5, #0
 800f6aa:	d100      	bne.n	800f6ae <__ssvfscanf_r+0xb4a>
 800f6ac:	e639      	b.n	800f322 <__ssvfscanf_r+0x7be>
 800f6ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f6b0:	693a      	ldr	r2, [r7, #16]
 800f6b2:	1ae4      	subs	r4, r4, r3
 800f6b4:	10a3      	asrs	r3, r4, #2
 800f6b6:	3301      	adds	r3, #1
 800f6b8:	429a      	cmp	r2, r3
 800f6ba:	d800      	bhi.n	800f6be <__ssvfscanf_r+0xb5a>
 800f6bc:	e631      	b.n	800f322 <__ssvfscanf_r+0x7be>
 800f6be:	6828      	ldr	r0, [r5, #0]
 800f6c0:	1d21      	adds	r1, r4, #4
 800f6c2:	f001 fd49 	bl	8011158 <realloc>
 800f6c6:	2800      	cmp	r0, #0
 800f6c8:	d100      	bne.n	800f6cc <__ssvfscanf_r+0xb68>
 800f6ca:	e62a      	b.n	800f322 <__ssvfscanf_r+0x7be>
 800f6cc:	6028      	str	r0, [r5, #0]
 800f6ce:	e628      	b.n	800f322 <__ssvfscanf_r+0x7be>
 800f6d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f6d2:	60fb      	str	r3, [r7, #12]
 800f6d4:	2300      	movs	r3, #0
 800f6d6:	001d      	movs	r5, r3
 800f6d8:	613b      	str	r3, [r7, #16]
 800f6da:	633b      	str	r3, [r7, #48]	; 0x30
 800f6dc:	334c      	adds	r3, #76	; 0x4c
 800f6de:	18fc      	adds	r4, r7, r3
 800f6e0:	e789      	b.n	800f5f6 <__ssvfscanf_r+0xa92>
 800f6e2:	69fb      	ldr	r3, [r7, #28]
 800f6e4:	001d      	movs	r5, r3
 800f6e6:	613b      	str	r3, [r7, #16]
 800f6e8:	633b      	str	r3, [r7, #48]	; 0x30
 800f6ea:	e784      	b.n	800f5f6 <__ssvfscanf_r+0xa92>
 800f6ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f6ee:	623e      	str	r6, [r7, #32]
 800f6f0:	3302      	adds	r3, #2
 800f6f2:	d1cc      	bne.n	800f68e <__ssvfscanf_r+0xb2a>
 800f6f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f6f6:	685b      	ldr	r3, [r3, #4]
 800f6f8:	2b00      	cmp	r3, #0
 800f6fa:	dd00      	ble.n	800f6fe <__ssvfscanf_r+0xb9a>
 800f6fc:	e77d      	b.n	800f5fa <__ssvfscanf_r+0xa96>
 800f6fe:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f700:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f702:	f002 f93d 	bl	8011980 <__ssrefill_r>
 800f706:	2800      	cmp	r0, #0
 800f708:	d100      	bne.n	800f70c <__ssvfscanf_r+0xba8>
 800f70a:	e776      	b.n	800f5fa <__ssvfscanf_r+0xa96>
 800f70c:	6a3b      	ldr	r3, [r7, #32]
 800f70e:	2b00      	cmp	r3, #0
 800f710:	d001      	beq.n	800f716 <__ssvfscanf_r+0xbb2>
 800f712:	f7ff faf6 	bl	800ed02 <__ssvfscanf_r+0x19e>
 800f716:	e7c2      	b.n	800f69e <__ssvfscanf_r+0xb3a>
 800f718:	238c      	movs	r3, #140	; 0x8c
 800f71a:	2248      	movs	r2, #72	; 0x48
 800f71c:	005b      	lsls	r3, r3, #1
 800f71e:	189b      	adds	r3, r3, r2
 800f720:	3e01      	subs	r6, #1
 800f722:	19db      	adds	r3, r3, r7
 800f724:	5cf1      	ldrb	r1, [r6, r3]
 800f726:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f728:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f72a:	f002 f8ed 	bl	8011908 <_sungetc_r>
 800f72e:	e7b4      	b.n	800f69a <__ssvfscanf_r+0xb36>
 800f730:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f732:	199b      	adds	r3, r3, r6
 800f734:	63bb      	str	r3, [r7, #56]	; 0x38
 800f736:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f738:	2b03      	cmp	r3, #3
 800f73a:	d102      	bne.n	800f742 <__ssvfscanf_r+0xbde>
 800f73c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f73e:	2b04      	cmp	r3, #4
 800f740:	d002      	beq.n	800f748 <__ssvfscanf_r+0xbe4>
 800f742:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f744:	3b01      	subs	r3, #1
 800f746:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f748:	69fb      	ldr	r3, [r7, #28]
 800f74a:	2b00      	cmp	r3, #0
 800f74c:	d1d2      	bne.n	800f6f4 <__ssvfscanf_r+0xb90>
 800f74e:	3404      	adds	r4, #4
 800f750:	2d00      	cmp	r5, #0
 800f752:	d016      	beq.n	800f782 <__ssvfscanf_r+0xc1e>
 800f754:	69fa      	ldr	r2, [r7, #28]
 800f756:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f758:	623a      	str	r2, [r7, #32]
 800f75a:	693a      	ldr	r2, [r7, #16]
 800f75c:	1ae6      	subs	r6, r4, r3
 800f75e:	10b3      	asrs	r3, r6, #2
 800f760:	4293      	cmp	r3, r2
 800f762:	d3c7      	bcc.n	800f6f4 <__ssvfscanf_r+0xb90>
 800f764:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f766:	00d1      	lsls	r1, r2, #3
 800f768:	f001 fcf6 	bl	8011158 <realloc>
 800f76c:	6338      	str	r0, [r7, #48]	; 0x30
 800f76e:	2800      	cmp	r0, #0
 800f770:	d101      	bne.n	800f776 <__ssvfscanf_r+0xc12>
 800f772:	f7ff fbbf 	bl	800eef4 <__ssvfscanf_r+0x390>
 800f776:	693b      	ldr	r3, [r7, #16]
 800f778:	1984      	adds	r4, r0, r6
 800f77a:	005b      	lsls	r3, r3, #1
 800f77c:	6028      	str	r0, [r5, #0]
 800f77e:	613b      	str	r3, [r7, #16]
 800f780:	e7b8      	b.n	800f6f4 <__ssvfscanf_r+0xb90>
 800f782:	623d      	str	r5, [r7, #32]
 800f784:	e7b6      	b.n	800f6f4 <__ssvfscanf_r+0xb90>
 800f786:	46c0      	nop			; (mov r8, r8)
 800f788:	0000fff6 	.word	0x0000fff6
 800f78c:	080149a1 	.word	0x080149a1
 800f790:	69fb      	ldr	r3, [r7, #28]
 800f792:	2b00      	cmp	r3, #0
 800f794:	d01c      	beq.n	800f7d0 <__ssvfscanf_r+0xc6c>
 800f796:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f798:	49bf      	ldr	r1, [pc, #764]	; (800fa98 <__ssvfscanf_r+0xf34>)
 800f79a:	681b      	ldr	r3, [r3, #0]
 800f79c:	781a      	ldrb	r2, [r3, #0]
 800f79e:	5c8a      	ldrb	r2, [r1, r2]
 800f7a0:	2108      	movs	r1, #8
 800f7a2:	420a      	tst	r2, r1
 800f7a4:	d000      	beq.n	800f7a8 <__ssvfscanf_r+0xc44>
 800f7a6:	e4a1      	b.n	800f0ec <__ssvfscanf_r+0x588>
 800f7a8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f7aa:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f7ac:	6852      	ldr	r2, [r2, #4]
 800f7ae:	3301      	adds	r3, #1
 800f7b0:	600b      	str	r3, [r1, #0]
 800f7b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f7b4:	3a01      	subs	r2, #1
 800f7b6:	3401      	adds	r4, #1
 800f7b8:	604a      	str	r2, [r1, #4]
 800f7ba:	429c      	cmp	r4, r3
 800f7bc:	d100      	bne.n	800f7c0 <__ssvfscanf_r+0xc5c>
 800f7be:	e495      	b.n	800f0ec <__ssvfscanf_r+0x588>
 800f7c0:	2a00      	cmp	r2, #0
 800f7c2:	dce8      	bgt.n	800f796 <__ssvfscanf_r+0xc32>
 800f7c4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f7c6:	f002 f8db 	bl	8011980 <__ssrefill_r>
 800f7ca:	2800      	cmp	r0, #0
 800f7cc:	d0e3      	beq.n	800f796 <__ssvfscanf_r+0xc32>
 800f7ce:	e48d      	b.n	800f0ec <__ssvfscanf_r+0x588>
 800f7d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f7d2:	0032      	movs	r2, r6
 800f7d4:	cb10      	ldmia	r3!, {r4}
 800f7d6:	61fb      	str	r3, [r7, #28]
 800f7d8:	2380      	movs	r3, #128	; 0x80
 800f7da:	401a      	ands	r2, r3
 800f7dc:	421e      	tst	r6, r3
 800f7de:	d039      	beq.n	800f854 <__ssvfscanf_r+0xcf0>
 800f7e0:	2c00      	cmp	r4, #0
 800f7e2:	d101      	bne.n	800f7e8 <__ssvfscanf_r+0xc84>
 800f7e4:	f7ff fabb 	bl	800ed5e <__ssvfscanf_r+0x1fa>
 800f7e8:	2020      	movs	r0, #32
 800f7ea:	f7fb fa13 	bl	800ac14 <malloc>
 800f7ee:	6338      	str	r0, [r7, #48]	; 0x30
 800f7f0:	2800      	cmp	r0, #0
 800f7f2:	d101      	bne.n	800f7f8 <__ssvfscanf_r+0xc94>
 800f7f4:	f7ff fa8c 	bl	800ed10 <__ssvfscanf_r+0x1ac>
 800f7f8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f7fa:	6020      	str	r0, [r4, #0]
 800f7fc:	88de      	ldrh	r6, [r3, #6]
 800f7fe:	889d      	ldrh	r5, [r3, #4]
 800f800:	6818      	ldr	r0, [r3, #0]
 800f802:	42ae      	cmp	r6, r5
 800f804:	d310      	bcc.n	800f828 <__ssvfscanf_r+0xcc4>
 800f806:	4ba5      	ldr	r3, [pc, #660]	; (800fa9c <__ssvfscanf_r+0xf38>)
 800f808:	429d      	cmp	r5, r3
 800f80a:	d901      	bls.n	800f810 <__ssvfscanf_r+0xcac>
 800f80c:	f7ff fb7b 	bl	800ef06 <__ssvfscanf_r+0x3a2>
 800f810:	3508      	adds	r5, #8
 800f812:	b2ad      	uxth	r5, r5
 800f814:	00a9      	lsls	r1, r5, #2
 800f816:	f001 fc9f 	bl	8011158 <realloc>
 800f81a:	2800      	cmp	r0, #0
 800f81c:	d101      	bne.n	800f822 <__ssvfscanf_r+0xcbe>
 800f81e:	f7ff fb72 	bl	800ef06 <__ssvfscanf_r+0x3a2>
 800f822:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f824:	6018      	str	r0, [r3, #0]
 800f826:	809d      	strh	r5, [r3, #4]
 800f828:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f82a:	1c72      	adds	r2, r6, #1
 800f82c:	681b      	ldr	r3, [r3, #0]
 800f82e:	00b6      	lsls	r6, r6, #2
 800f830:	50f4      	str	r4, [r6, r3]
 800f832:	2320      	movs	r3, #32
 800f834:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800f836:	0026      	movs	r6, r4
 800f838:	80ca      	strh	r2, [r1, #6]
 800f83a:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 800f83c:	633b      	str	r3, [r7, #48]	; 0x30
 800f83e:	0025      	movs	r5, r4
 800f840:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f842:	4995      	ldr	r1, [pc, #596]	; (800fa98 <__ssvfscanf_r+0xf34>)
 800f844:	681b      	ldr	r3, [r3, #0]
 800f846:	781a      	ldrb	r2, [r3, #0]
 800f848:	5c8a      	ldrb	r2, [r1, r2]
 800f84a:	2108      	movs	r1, #8
 800f84c:	420a      	tst	r2, r1
 800f84e:	d004      	beq.n	800f85a <__ssvfscanf_r+0xcf6>
 800f850:	623c      	str	r4, [r7, #32]
 800f852:	e031      	b.n	800f8b8 <__ssvfscanf_r+0xd54>
 800f854:	0016      	movs	r6, r2
 800f856:	633a      	str	r2, [r7, #48]	; 0x30
 800f858:	e7f1      	b.n	800f83e <__ssvfscanf_r+0xcda>
 800f85a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f85c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f85e:	6852      	ldr	r2, [r2, #4]
 800f860:	3a01      	subs	r2, #1
 800f862:	604a      	str	r2, [r1, #4]
 800f864:	1c5a      	adds	r2, r3, #1
 800f866:	600a      	str	r2, [r1, #0]
 800f868:	781b      	ldrb	r3, [r3, #0]
 800f86a:	1c62      	adds	r2, r4, #1
 800f86c:	623a      	str	r2, [r7, #32]
 800f86e:	7023      	strb	r3, [r4, #0]
 800f870:	2e00      	cmp	r6, #0
 800f872:	d010      	beq.n	800f896 <__ssvfscanf_r+0xd32>
 800f874:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f876:	1b54      	subs	r4, r2, r5
 800f878:	429c      	cmp	r4, r3
 800f87a:	d30c      	bcc.n	800f896 <__ssvfscanf_r+0xd32>
 800f87c:	005b      	lsls	r3, r3, #1
 800f87e:	0028      	movs	r0, r5
 800f880:	0019      	movs	r1, r3
 800f882:	633b      	str	r3, [r7, #48]	; 0x30
 800f884:	f001 fc68 	bl	8011158 <realloc>
 800f888:	1e05      	subs	r5, r0, #0
 800f88a:	d101      	bne.n	800f890 <__ssvfscanf_r+0xd2c>
 800f88c:	f7ff fa40 	bl	800ed10 <__ssvfscanf_r+0x1ac>
 800f890:	1903      	adds	r3, r0, r4
 800f892:	623b      	str	r3, [r7, #32]
 800f894:	6030      	str	r0, [r6, #0]
 800f896:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f898:	3b01      	subs	r3, #1
 800f89a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f89c:	2b00      	cmp	r3, #0
 800f89e:	d00b      	beq.n	800f8b8 <__ssvfscanf_r+0xd54>
 800f8a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f8a2:	685b      	ldr	r3, [r3, #4]
 800f8a4:	2b00      	cmp	r3, #0
 800f8a6:	dd01      	ble.n	800f8ac <__ssvfscanf_r+0xd48>
 800f8a8:	6a3c      	ldr	r4, [r7, #32]
 800f8aa:	e7c9      	b.n	800f840 <__ssvfscanf_r+0xcdc>
 800f8ac:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f8ae:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f8b0:	f002 f866 	bl	8011980 <__ssrefill_r>
 800f8b4:	2800      	cmp	r0, #0
 800f8b6:	d0f7      	beq.n	800f8a8 <__ssvfscanf_r+0xd44>
 800f8b8:	2300      	movs	r3, #0
 800f8ba:	6a3a      	ldr	r2, [r7, #32]
 800f8bc:	7013      	strb	r3, [r2, #0]
 800f8be:	1b55      	subs	r5, r2, r5
 800f8c0:	2e00      	cmp	r6, #0
 800f8c2:	d009      	beq.n	800f8d8 <__ssvfscanf_r+0xd74>
 800f8c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f8c6:	1c69      	adds	r1, r5, #1
 800f8c8:	428b      	cmp	r3, r1
 800f8ca:	d905      	bls.n	800f8d8 <__ssvfscanf_r+0xd74>
 800f8cc:	6830      	ldr	r0, [r6, #0]
 800f8ce:	f001 fc43 	bl	8011158 <realloc>
 800f8d2:	2800      	cmp	r0, #0
 800f8d4:	d000      	beq.n	800f8d8 <__ssvfscanf_r+0xd74>
 800f8d6:	6030      	str	r0, [r6, #0]
 800f8d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f8da:	195b      	adds	r3, r3, r5
 800f8dc:	63bb      	str	r3, [r7, #56]	; 0x38
 800f8de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f8e0:	3301      	adds	r3, #1
 800f8e2:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f8e4:	e63c      	b.n	800f560 <__ssvfscanf_r+0x9fc>
 800f8e6:	22ae      	movs	r2, #174	; 0xae
 800f8e8:	2100      	movs	r1, #0
 800f8ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f8ec:	0052      	lsls	r2, r2, #1
 800f8ee:	3b01      	subs	r3, #1
 800f8f0:	6239      	str	r1, [r7, #32]
 800f8f2:	4293      	cmp	r3, r2
 800f8f4:	d906      	bls.n	800f904 <__ssvfscanf_r+0xda0>
 800f8f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f8f8:	3b5e      	subs	r3, #94	; 0x5e
 800f8fa:	3bff      	subs	r3, #255	; 0xff
 800f8fc:	623b      	str	r3, [r7, #32]
 800f8fe:	235e      	movs	r3, #94	; 0x5e
 800f900:	33ff      	adds	r3, #255	; 0xff
 800f902:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f904:	24d8      	movs	r4, #216	; 0xd8
 800f906:	2300      	movs	r3, #0
 800f908:	2248      	movs	r2, #72	; 0x48
 800f90a:	0124      	lsls	r4, r4, #4
 800f90c:	4334      	orrs	r4, r6
 800f90e:	2680      	movs	r6, #128	; 0x80
 800f910:	61fb      	str	r3, [r7, #28]
 800f912:	3319      	adds	r3, #25
 800f914:	33ff      	adds	r3, #255	; 0xff
 800f916:	189b      	adds	r3, r3, r2
 800f918:	19dd      	adds	r5, r3, r7
 800f91a:	00b6      	lsls	r6, r6, #2
 800f91c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f91e:	681a      	ldr	r2, [r3, #0]
 800f920:	7813      	ldrb	r3, [r2, #0]
 800f922:	2b39      	cmp	r3, #57	; 0x39
 800f924:	d80f      	bhi.n	800f946 <__ssvfscanf_r+0xde2>
 800f926:	2b2a      	cmp	r3, #42	; 0x2a
 800f928:	d91b      	bls.n	800f962 <__ssvfscanf_r+0xdfe>
 800f92a:	0018      	movs	r0, r3
 800f92c:	382b      	subs	r0, #43	; 0x2b
 800f92e:	280e      	cmp	r0, #14
 800f930:	d817      	bhi.n	800f962 <__ssvfscanf_r+0xdfe>
 800f932:	f7f0 fbef 	bl	8000114 <__gnu_thumb1_case_uqi>
 800f936:	168f      	.short	0x168f
 800f938:	5416168f 	.word	0x5416168f
 800f93c:	80808080 	.word	0x80808080
 800f940:	87808080 	.word	0x87808080
 800f944:	87          	.byte	0x87
 800f945:	00          	.byte	0x00
 800f946:	2b66      	cmp	r3, #102	; 0x66
 800f948:	d83a      	bhi.n	800f9c0 <__ssvfscanf_r+0xe5c>
 800f94a:	2b60      	cmp	r3, #96	; 0x60
 800f94c:	d803      	bhi.n	800f956 <__ssvfscanf_r+0xdf2>
 800f94e:	2b46      	cmp	r3, #70	; 0x46
 800f950:	d805      	bhi.n	800f95e <__ssvfscanf_r+0xdfa>
 800f952:	2b40      	cmp	r3, #64	; 0x40
 800f954:	d905      	bls.n	800f962 <__ssvfscanf_r+0xdfe>
 800f956:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f958:	290a      	cmp	r1, #10
 800f95a:	dc71      	bgt.n	800fa40 <__ssvfscanf_r+0xedc>
 800f95c:	e001      	b.n	800f962 <__ssvfscanf_r+0xdfe>
 800f95e:	2b58      	cmp	r3, #88	; 0x58
 800f960:	d030      	beq.n	800f9c4 <__ssvfscanf_r+0xe60>
 800f962:	05e3      	lsls	r3, r4, #23
 800f964:	d515      	bpl.n	800f992 <__ssvfscanf_r+0xe2e>
 800f966:	238c      	movs	r3, #140	; 0x8c
 800f968:	2248      	movs	r2, #72	; 0x48
 800f96a:	005b      	lsls	r3, r3, #1
 800f96c:	189b      	adds	r3, r3, r2
 800f96e:	19db      	adds	r3, r3, r7
 800f970:	429d      	cmp	r5, r3
 800f972:	d905      	bls.n	800f980 <__ssvfscanf_r+0xe1c>
 800f974:	3d01      	subs	r5, #1
 800f976:	7829      	ldrb	r1, [r5, #0]
 800f978:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f97a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f97c:	f001 ffc4 	bl	8011908 <_sungetc_r>
 800f980:	238c      	movs	r3, #140	; 0x8c
 800f982:	2248      	movs	r2, #72	; 0x48
 800f984:	005b      	lsls	r3, r3, #1
 800f986:	189b      	adds	r3, r3, r2
 800f988:	19db      	adds	r3, r3, r7
 800f98a:	429d      	cmp	r5, r3
 800f98c:	d101      	bne.n	800f992 <__ssvfscanf_r+0xe2e>
 800f98e:	f7ff f9e6 	bl	800ed5e <__ssvfscanf_r+0x1fa>
 800f992:	2310      	movs	r3, #16
 800f994:	0022      	movs	r2, r4
 800f996:	401a      	ands	r2, r3
 800f998:	421c      	tst	r4, r3
 800f99a:	d171      	bne.n	800fa80 <__ssvfscanf_r+0xf1c>
 800f99c:	218c      	movs	r1, #140	; 0x8c
 800f99e:	2048      	movs	r0, #72	; 0x48
 800f9a0:	0049      	lsls	r1, r1, #1
 800f9a2:	1809      	adds	r1, r1, r0
 800f9a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f9a6:	697e      	ldr	r6, [r7, #20]
 800f9a8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f9aa:	19c9      	adds	r1, r1, r7
 800f9ac:	702a      	strb	r2, [r5, #0]
 800f9ae:	47b0      	blx	r6
 800f9b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f9b2:	1d1e      	adds	r6, r3, #4
 800f9b4:	06a3      	lsls	r3, r4, #26
 800f9b6:	d559      	bpl.n	800fa6c <__ssvfscanf_r+0xf08>
 800f9b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f9ba:	681b      	ldr	r3, [r3, #0]
 800f9bc:	6018      	str	r0, [r3, #0]
 800f9be:	e05b      	b.n	800fa78 <__ssvfscanf_r+0xf14>
 800f9c0:	2b78      	cmp	r3, #120	; 0x78
 800f9c2:	d1ce      	bne.n	800f962 <__ssvfscanf_r+0xdfe>
 800f9c4:	21c0      	movs	r1, #192	; 0xc0
 800f9c6:	00c9      	lsls	r1, r1, #3
 800f9c8:	4021      	ands	r1, r4
 800f9ca:	42b1      	cmp	r1, r6
 800f9cc:	d1c9      	bne.n	800f962 <__ssvfscanf_r+0xdfe>
 800f9ce:	4934      	ldr	r1, [pc, #208]	; (800faa0 <__ssvfscanf_r+0xf3c>)
 800f9d0:	4021      	ands	r1, r4
 800f9d2:	24a0      	movs	r4, #160	; 0xa0
 800f9d4:	00e4      	lsls	r4, r4, #3
 800f9d6:	430c      	orrs	r4, r1
 800f9d8:	2110      	movs	r1, #16
 800f9da:	6279      	str	r1, [r7, #36]	; 0x24
 800f9dc:	e00b      	b.n	800f9f6 <__ssvfscanf_r+0xe92>
 800f9de:	0521      	lsls	r1, r4, #20
 800f9e0:	d509      	bpl.n	800f9f6 <__ssvfscanf_r+0xe92>
 800f9e2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f9e4:	2900      	cmp	r1, #0
 800f9e6:	d102      	bne.n	800f9ee <__ssvfscanf_r+0xe8a>
 800f9e8:	3108      	adds	r1, #8
 800f9ea:	4334      	orrs	r4, r6
 800f9ec:	6279      	str	r1, [r7, #36]	; 0x24
 800f9ee:	0561      	lsls	r1, r4, #21
 800f9f0:	d504      	bpl.n	800f9fc <__ssvfscanf_r+0xe98>
 800f9f2:	492c      	ldr	r1, [pc, #176]	; (800faa4 <__ssvfscanf_r+0xf40>)
 800f9f4:	400c      	ands	r4, r1
 800f9f6:	702b      	strb	r3, [r5, #0]
 800f9f8:	3501      	adds	r5, #1
 800f9fa:	e00c      	b.n	800fa16 <__ssvfscanf_r+0xeb2>
 800f9fc:	4b2a      	ldr	r3, [pc, #168]	; (800faa8 <__ssvfscanf_r+0xf44>)
 800f9fe:	401c      	ands	r4, r3
 800fa00:	6a3b      	ldr	r3, [r7, #32]
 800fa02:	2b00      	cmp	r3, #0
 800fa04:	d004      	beq.n	800fa10 <__ssvfscanf_r+0xeac>
 800fa06:	3b01      	subs	r3, #1
 800fa08:	623b      	str	r3, [r7, #32]
 800fa0a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fa0c:	3301      	adds	r3, #1
 800fa0e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800fa10:	69fb      	ldr	r3, [r7, #28]
 800fa12:	3301      	adds	r3, #1
 800fa14:	61fb      	str	r3, [r7, #28]
 800fa16:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fa18:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800fa1a:	685b      	ldr	r3, [r3, #4]
 800fa1c:	3b01      	subs	r3, #1
 800fa1e:	604b      	str	r3, [r1, #4]
 800fa20:	2b00      	cmp	r3, #0
 800fa22:	dd1c      	ble.n	800fa5e <__ssvfscanf_r+0xefa>
 800fa24:	3201      	adds	r2, #1
 800fa26:	600a      	str	r2, [r1, #0]
 800fa28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fa2a:	3b01      	subs	r3, #1
 800fa2c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800fa2e:	2b00      	cmp	r3, #0
 800fa30:	d000      	beq.n	800fa34 <__ssvfscanf_r+0xed0>
 800fa32:	e773      	b.n	800f91c <__ssvfscanf_r+0xdb8>
 800fa34:	e795      	b.n	800f962 <__ssvfscanf_r+0xdfe>
 800fa36:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800fa38:	491c      	ldr	r1, [pc, #112]	; (800faac <__ssvfscanf_r+0xf48>)
 800fa3a:	0040      	lsls	r0, r0, #1
 800fa3c:	5e41      	ldrsh	r1, [r0, r1]
 800fa3e:	6279      	str	r1, [r7, #36]	; 0x24
 800fa40:	491b      	ldr	r1, [pc, #108]	; (800fab0 <__ssvfscanf_r+0xf4c>)
 800fa42:	e7d7      	b.n	800f9f4 <__ssvfscanf_r+0xe90>
 800fa44:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800fa46:	4919      	ldr	r1, [pc, #100]	; (800faac <__ssvfscanf_r+0xf48>)
 800fa48:	0040      	lsls	r0, r0, #1
 800fa4a:	5e41      	ldrsh	r1, [r0, r1]
 800fa4c:	6279      	str	r1, [r7, #36]	; 0x24
 800fa4e:	2908      	cmp	r1, #8
 800fa50:	dcf6      	bgt.n	800fa40 <__ssvfscanf_r+0xedc>
 800fa52:	e786      	b.n	800f962 <__ssvfscanf_r+0xdfe>
 800fa54:	2180      	movs	r1, #128	; 0x80
 800fa56:	420c      	tst	r4, r1
 800fa58:	d083      	beq.n	800f962 <__ssvfscanf_r+0xdfe>
 800fa5a:	438c      	bics	r4, r1
 800fa5c:	e7cb      	b.n	800f9f6 <__ssvfscanf_r+0xe92>
 800fa5e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800fa60:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800fa62:	f001 ff8d 	bl	8011980 <__ssrefill_r>
 800fa66:	2800      	cmp	r0, #0
 800fa68:	d0de      	beq.n	800fa28 <__ssvfscanf_r+0xec4>
 800fa6a:	e77a      	b.n	800f962 <__ssvfscanf_r+0xdfe>
 800fa6c:	2308      	movs	r3, #8
 800fa6e:	421c      	tst	r4, r3
 800fa70:	d020      	beq.n	800fab4 <__ssvfscanf_r+0xf50>
 800fa72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fa74:	681b      	ldr	r3, [r3, #0]
 800fa76:	7018      	strb	r0, [r3, #0]
 800fa78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fa7a:	633e      	str	r6, [r7, #48]	; 0x30
 800fa7c:	3301      	adds	r3, #1
 800fa7e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800fa80:	238c      	movs	r3, #140	; 0x8c
 800fa82:	2248      	movs	r2, #72	; 0x48
 800fa84:	005b      	lsls	r3, r3, #1
 800fa86:	189b      	adds	r3, r3, r2
 800fa88:	19db      	adds	r3, r3, r7
 800fa8a:	1aed      	subs	r5, r5, r3
 800fa8c:	69fb      	ldr	r3, [r7, #28]
 800fa8e:	18ed      	adds	r5, r5, r3
 800fa90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fa92:	195b      	adds	r3, r3, r5
 800fa94:	f7ff f92d 	bl	800ecf2 <__ssvfscanf_r+0x18e>
 800fa98:	080149a1 	.word	0x080149a1
 800fa9c:	0000fff6 	.word	0x0000fff6
 800faa0:	fffffdff 	.word	0xfffffdff
 800faa4:	fffffa7f 	.word	0xfffffa7f
 800faa8:	fffffc7f 	.word	0xfffffc7f
 800faac:	08014cce 	.word	0x08014cce
 800fab0:	fffff47f 	.word	0xfffff47f
 800fab4:	0763      	lsls	r3, r4, #29
 800fab6:	d503      	bpl.n	800fac0 <__ssvfscanf_r+0xf5c>
 800fab8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800faba:	681b      	ldr	r3, [r3, #0]
 800fabc:	8018      	strh	r0, [r3, #0]
 800fabe:	e7db      	b.n	800fa78 <__ssvfscanf_r+0xf14>
 800fac0:	2301      	movs	r3, #1
 800fac2:	0022      	movs	r2, r4
 800fac4:	401a      	ands	r2, r3
 800fac6:	421c      	tst	r4, r3
 800fac8:	d000      	beq.n	800facc <__ssvfscanf_r+0xf68>
 800faca:	e775      	b.n	800f9b8 <__ssvfscanf_r+0xe54>
 800facc:	07a4      	lsls	r4, r4, #30
 800face:	d400      	bmi.n	800fad2 <__ssvfscanf_r+0xf6e>
 800fad0:	e772      	b.n	800f9b8 <__ssvfscanf_r+0xe54>
 800fad2:	4ba8      	ldr	r3, [pc, #672]	; (800fd74 <__ssvfscanf_r+0x1210>)
 800fad4:	6979      	ldr	r1, [r7, #20]
 800fad6:	4299      	cmp	r1, r3
 800fad8:	d10c      	bne.n	800faf4 <__ssvfscanf_r+0xf90>
 800fada:	218c      	movs	r1, #140	; 0x8c
 800fadc:	2048      	movs	r0, #72	; 0x48
 800fade:	0049      	lsls	r1, r1, #1
 800fae0:	1809      	adds	r1, r1, r0
 800fae2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fae4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800fae6:	19c9      	adds	r1, r1, r7
 800fae8:	f001 fe46 	bl	8011778 <_strtoull_r>
 800faec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800faee:	681b      	ldr	r3, [r3, #0]
 800faf0:	c303      	stmia	r3!, {r0, r1}
 800faf2:	e7c1      	b.n	800fa78 <__ssvfscanf_r+0xf14>
 800faf4:	218c      	movs	r1, #140	; 0x8c
 800faf6:	2048      	movs	r0, #72	; 0x48
 800faf8:	0049      	lsls	r1, r1, #1
 800fafa:	1809      	adds	r1, r1, r0
 800fafc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fafe:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800fb00:	19c9      	adds	r1, r1, r7
 800fb02:	f001 fd87 	bl	8011614 <_strtoll_r>
 800fb06:	e7f1      	b.n	800faec <__ssvfscanf_r+0xf88>
 800fb08:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800fb0a:	f000 fb9f 	bl	801024c <_localeconv_r>
 800fb0e:	22ae      	movs	r2, #174	; 0xae
 800fb10:	2100      	movs	r1, #0
 800fb12:	6803      	ldr	r3, [r0, #0]
 800fb14:	0052      	lsls	r2, r2, #1
 800fb16:	603b      	str	r3, [r7, #0]
 800fb18:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fb1a:	60f9      	str	r1, [r7, #12]
 800fb1c:	3b01      	subs	r3, #1
 800fb1e:	4293      	cmp	r3, r2
 800fb20:	d906      	bls.n	800fb30 <__ssvfscanf_r+0xfcc>
 800fb22:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fb24:	3b5e      	subs	r3, #94	; 0x5e
 800fb26:	3bff      	subs	r3, #255	; 0xff
 800fb28:	60fb      	str	r3, [r7, #12]
 800fb2a:	235e      	movs	r3, #94	; 0x5e
 800fb2c:	33ff      	adds	r3, #255	; 0xff
 800fb2e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800fb30:	23f0      	movs	r3, #240	; 0xf0
 800fb32:	00db      	lsls	r3, r3, #3
 800fb34:	431e      	orrs	r6, r3
 800fb36:	238c      	movs	r3, #140	; 0x8c
 800fb38:	2248      	movs	r2, #72	; 0x48
 800fb3a:	2400      	movs	r4, #0
 800fb3c:	005b      	lsls	r3, r3, #1
 800fb3e:	189b      	adds	r3, r3, r2
 800fb40:	623c      	str	r4, [r7, #32]
 800fb42:	607c      	str	r4, [r7, #4]
 800fb44:	60bc      	str	r4, [r7, #8]
 800fb46:	61fc      	str	r4, [r7, #28]
 800fb48:	613c      	str	r4, [r7, #16]
 800fb4a:	19dd      	adds	r5, r3, r7
 800fb4c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fb4e:	681b      	ldr	r3, [r3, #0]
 800fb50:	781a      	ldrb	r2, [r3, #0]
 800fb52:	0010      	movs	r0, r2
 800fb54:	382b      	subs	r0, #43	; 0x2b
 800fb56:	284e      	cmp	r0, #78	; 0x4e
 800fb58:	d900      	bls.n	800fb5c <__ssvfscanf_r+0xff8>
 800fb5a:	e133      	b.n	800fdc4 <__ssvfscanf_r+0x1260>
 800fb5c:	f7f0 fae4 	bl	8000128 <__gnu_thumb1_case_uhi>
 800fb60:	0132009b 	.word	0x0132009b
 800fb64:	0132009b 	.word	0x0132009b
 800fb68:	004f0132 	.word	0x004f0132
 800fb6c:	00720072 	.word	0x00720072
 800fb70:	00720072 	.word	0x00720072
 800fb74:	00720072 	.word	0x00720072
 800fb78:	00720072 	.word	0x00720072
 800fb7c:	01320072 	.word	0x01320072
 800fb80:	01320132 	.word	0x01320132
 800fb84:	01320132 	.word	0x01320132
 800fb88:	01320132 	.word	0x01320132
 800fb8c:	007b00bc 	.word	0x007b00bc
 800fb90:	007b007b 	.word	0x007b007b
 800fb94:	00f7012f 	.word	0x00f7012f
 800fb98:	01320132 	.word	0x01320132
 800fb9c:	013200e3 	.word	0x013200e3
 800fba0:	01320132 	.word	0x01320132
 800fba4:	00a00132 	.word	0x00a00132
 800fba8:	01120132 	.word	0x01120132
 800fbac:	01320132 	.word	0x01320132
 800fbb0:	01010132 	.word	0x01010132
 800fbb4:	01320132 	.word	0x01320132
 800fbb8:	00820132 	.word	0x00820132
 800fbbc:	01320105 	.word	0x01320105
 800fbc0:	01320132 	.word	0x01320132
 800fbc4:	01320132 	.word	0x01320132
 800fbc8:	01320132 	.word	0x01320132
 800fbcc:	007b00bc 	.word	0x007b00bc
 800fbd0:	007b007b 	.word	0x007b007b
 800fbd4:	00f7012f 	.word	0x00f7012f
 800fbd8:	01320132 	.word	0x01320132
 800fbdc:	013200e3 	.word	0x013200e3
 800fbe0:	01320132 	.word	0x01320132
 800fbe4:	00a00132 	.word	0x00a00132
 800fbe8:	01120132 	.word	0x01120132
 800fbec:	01320132 	.word	0x01320132
 800fbf0:	01010132 	.word	0x01010132
 800fbf4:	01320132 	.word	0x01320132
 800fbf8:	00820132 	.word	0x00820132
 800fbfc:	0105      	.short	0x0105
 800fbfe:	05f1      	lsls	r1, r6, #23
 800fc00:	d520      	bpl.n	800fc44 <__ssvfscanf_r+0x10e0>
 800fc02:	2280      	movs	r2, #128	; 0x80
 800fc04:	4396      	bics	r6, r2
 800fc06:	69fa      	ldr	r2, [r7, #28]
 800fc08:	3201      	adds	r2, #1
 800fc0a:	61fa      	str	r2, [r7, #28]
 800fc0c:	68fa      	ldr	r2, [r7, #12]
 800fc0e:	2a00      	cmp	r2, #0
 800fc10:	d004      	beq.n	800fc1c <__ssvfscanf_r+0x10b8>
 800fc12:	3a01      	subs	r2, #1
 800fc14:	60fa      	str	r2, [r7, #12]
 800fc16:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800fc18:	3201      	adds	r2, #1
 800fc1a:	63fa      	str	r2, [r7, #60]	; 0x3c
 800fc1c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800fc1e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800fc20:	3a01      	subs	r2, #1
 800fc22:	63fa      	str	r2, [r7, #60]	; 0x3c
 800fc24:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800fc26:	3201      	adds	r2, #1
 800fc28:	63ba      	str	r2, [r7, #56]	; 0x38
 800fc2a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800fc2c:	6852      	ldr	r2, [r2, #4]
 800fc2e:	3a01      	subs	r2, #1
 800fc30:	604a      	str	r2, [r1, #4]
 800fc32:	2a00      	cmp	r2, #0
 800fc34:	dc00      	bgt.n	800fc38 <__ssvfscanf_r+0x10d4>
 800fc36:	e0d6      	b.n	800fde6 <__ssvfscanf_r+0x1282>
 800fc38:	3301      	adds	r3, #1
 800fc3a:	600b      	str	r3, [r1, #0]
 800fc3c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fc3e:	2b00      	cmp	r3, #0
 800fc40:	d184      	bne.n	800fb4c <__ssvfscanf_r+0xfe8>
 800fc42:	e057      	b.n	800fcf4 <__ssvfscanf_r+0x1190>
 800fc44:	6a39      	ldr	r1, [r7, #32]
 800fc46:	1909      	adds	r1, r1, r4
 800fc48:	2900      	cmp	r1, #0
 800fc4a:	d153      	bne.n	800fcf4 <__ssvfscanf_r+0x1190>
 800fc4c:	494a      	ldr	r1, [pc, #296]	; (800fd78 <__ssvfscanf_r+0x1214>)
 800fc4e:	400e      	ands	r6, r1
 800fc50:	702a      	strb	r2, [r5, #0]
 800fc52:	3501      	adds	r5, #1
 800fc54:	e7e2      	b.n	800fc1c <__ssvfscanf_r+0x10b8>
 800fc56:	0531      	lsls	r1, r6, #20
 800fc58:	d54c      	bpl.n	800fcf4 <__ssvfscanf_r+0x1190>
 800fc5a:	6a39      	ldr	r1, [r7, #32]
 800fc5c:	1909      	adds	r1, r1, r4
 800fc5e:	2900      	cmp	r1, #0
 800fc60:	d040      	beq.n	800fce4 <__ssvfscanf_r+0x1180>
 800fc62:	e047      	b.n	800fcf4 <__ssvfscanf_r+0x1190>
 800fc64:	2198      	movs	r1, #152	; 0x98
 800fc66:	2080      	movs	r0, #128	; 0x80
 800fc68:	0109      	lsls	r1, r1, #4
 800fc6a:	4031      	ands	r1, r6
 800fc6c:	0040      	lsls	r0, r0, #1
 800fc6e:	4281      	cmp	r1, r0
 800fc70:	d140      	bne.n	800fcf4 <__ssvfscanf_r+0x1190>
 800fc72:	69f9      	ldr	r1, [r7, #28]
 800fc74:	2901      	cmp	r1, #1
 800fc76:	d13d      	bne.n	800fcf4 <__ssvfscanf_r+0x1190>
 800fc78:	2080      	movs	r0, #128	; 0x80
 800fc7a:	4940      	ldr	r1, [pc, #256]	; (800fd7c <__ssvfscanf_r+0x1218>)
 800fc7c:	0100      	lsls	r0, r0, #4
 800fc7e:	400e      	ands	r6, r1
 800fc80:	3132      	adds	r1, #50	; 0x32
 800fc82:	31ff      	adds	r1, #255	; 0xff
 800fc84:	7029      	strb	r1, [r5, #0]
 800fc86:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800fc88:	4306      	orrs	r6, r0
 800fc8a:	3901      	subs	r1, #1
 800fc8c:	63f9      	str	r1, [r7, #60]	; 0x3c
 800fc8e:	3501      	adds	r5, #1
 800fc90:	2100      	movs	r1, #0
 800fc92:	61f9      	str	r1, [r7, #28]
 800fc94:	e7dc      	b.n	800fc50 <__ssvfscanf_r+0x10ec>
 800fc96:	2180      	movs	r1, #128	; 0x80
 800fc98:	420e      	tst	r6, r1
 800fc9a:	d02b      	beq.n	800fcf4 <__ssvfscanf_r+0x1190>
 800fc9c:	438e      	bics	r6, r1
 800fc9e:	e7d7      	b.n	800fc50 <__ssvfscanf_r+0x10ec>
 800fca0:	6a39      	ldr	r1, [r7, #32]
 800fca2:	2900      	cmp	r1, #0
 800fca4:	d10d      	bne.n	800fcc2 <__ssvfscanf_r+0x115e>
 800fca6:	69f9      	ldr	r1, [r7, #28]
 800fca8:	2900      	cmp	r1, #0
 800fcaa:	d10e      	bne.n	800fcca <__ssvfscanf_r+0x1166>
 800fcac:	21e0      	movs	r1, #224	; 0xe0
 800fcae:	0030      	movs	r0, r6
 800fcb0:	00c9      	lsls	r1, r1, #3
 800fcb2:	4008      	ands	r0, r1
 800fcb4:	4288      	cmp	r0, r1
 800fcb6:	d108      	bne.n	800fcca <__ssvfscanf_r+0x1166>
 800fcb8:	4931      	ldr	r1, [pc, #196]	; (800fd80 <__ssvfscanf_r+0x121c>)
 800fcba:	400e      	ands	r6, r1
 800fcbc:	2101      	movs	r1, #1
 800fcbe:	6239      	str	r1, [r7, #32]
 800fcc0:	e7c6      	b.n	800fc50 <__ssvfscanf_r+0x10ec>
 800fcc2:	6a39      	ldr	r1, [r7, #32]
 800fcc4:	2902      	cmp	r1, #2
 800fcc6:	d100      	bne.n	800fcca <__ssvfscanf_r+0x1166>
 800fcc8:	e089      	b.n	800fdde <__ssvfscanf_r+0x127a>
 800fcca:	2c01      	cmp	r4, #1
 800fccc:	d001      	beq.n	800fcd2 <__ssvfscanf_r+0x116e>
 800fcce:	2c04      	cmp	r4, #4
 800fcd0:	d110      	bne.n	800fcf4 <__ssvfscanf_r+0x1190>
 800fcd2:	3401      	adds	r4, #1
 800fcd4:	b2e4      	uxtb	r4, r4
 800fcd6:	e7bb      	b.n	800fc50 <__ssvfscanf_r+0x10ec>
 800fcd8:	0531      	lsls	r1, r6, #20
 800fcda:	d508      	bpl.n	800fcee <__ssvfscanf_r+0x118a>
 800fcdc:	6a39      	ldr	r1, [r7, #32]
 800fcde:	1909      	adds	r1, r1, r4
 800fce0:	2900      	cmp	r1, #0
 800fce2:	d104      	bne.n	800fcee <__ssvfscanf_r+0x118a>
 800fce4:	4824      	ldr	r0, [pc, #144]	; (800fd78 <__ssvfscanf_r+0x1214>)
 800fce6:	000c      	movs	r4, r1
 800fce8:	4006      	ands	r6, r0
 800fcea:	6239      	str	r1, [r7, #32]
 800fcec:	e7b0      	b.n	800fc50 <__ssvfscanf_r+0x10ec>
 800fcee:	6a39      	ldr	r1, [r7, #32]
 800fcf0:	2901      	cmp	r1, #1
 800fcf2:	d076      	beq.n	800fde2 <__ssvfscanf_r+0x127e>
 800fcf4:	69fb      	ldr	r3, [r7, #28]
 800fcf6:	2b00      	cmp	r3, #0
 800fcf8:	d001      	beq.n	800fcfe <__ssvfscanf_r+0x119a>
 800fcfa:	4b20      	ldr	r3, [pc, #128]	; (800fd7c <__ssvfscanf_r+0x1218>)
 800fcfc:	401e      	ands	r6, r3
 800fcfe:	6a3b      	ldr	r3, [r7, #32]
 800fd00:	3b01      	subs	r3, #1
 800fd02:	2b01      	cmp	r3, #1
 800fd04:	d877      	bhi.n	800fdf6 <__ssvfscanf_r+0x1292>
 800fd06:	238c      	movs	r3, #140	; 0x8c
 800fd08:	2248      	movs	r2, #72	; 0x48
 800fd0a:	005b      	lsls	r3, r3, #1
 800fd0c:	189b      	adds	r3, r3, r2
 800fd0e:	19db      	adds	r3, r3, r7
 800fd10:	429d      	cmp	r5, r3
 800fd12:	d801      	bhi.n	800fd18 <__ssvfscanf_r+0x11b4>
 800fd14:	f7ff f823 	bl	800ed5e <__ssvfscanf_r+0x1fa>
 800fd18:	3d01      	subs	r5, #1
 800fd1a:	7829      	ldrb	r1, [r5, #0]
 800fd1c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800fd1e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800fd20:	f001 fdf2 	bl	8011908 <_sungetc_r>
 800fd24:	e7ef      	b.n	800fd06 <__ssvfscanf_r+0x11a2>
 800fd26:	2c00      	cmp	r4, #0
 800fd28:	d10c      	bne.n	800fd44 <__ssvfscanf_r+0x11e0>
 800fd2a:	69f9      	ldr	r1, [r7, #28]
 800fd2c:	2900      	cmp	r1, #0
 800fd2e:	d1e4      	bne.n	800fcfa <__ssvfscanf_r+0x1196>
 800fd30:	21e0      	movs	r1, #224	; 0xe0
 800fd32:	0030      	movs	r0, r6
 800fd34:	00c9      	lsls	r1, r1, #3
 800fd36:	4008      	ands	r0, r1
 800fd38:	4288      	cmp	r0, r1
 800fd3a:	d1e0      	bne.n	800fcfe <__ssvfscanf_r+0x119a>
 800fd3c:	4910      	ldr	r1, [pc, #64]	; (800fd80 <__ssvfscanf_r+0x121c>)
 800fd3e:	3401      	adds	r4, #1
 800fd40:	400e      	ands	r6, r1
 800fd42:	e785      	b.n	800fc50 <__ssvfscanf_r+0x10ec>
 800fd44:	20fd      	movs	r0, #253	; 0xfd
 800fd46:	1ee1      	subs	r1, r4, #3
 800fd48:	4201      	tst	r1, r0
 800fd4a:	d1d3      	bne.n	800fcf4 <__ssvfscanf_r+0x1190>
 800fd4c:	e7c1      	b.n	800fcd2 <__ssvfscanf_r+0x116e>
 800fd4e:	0531      	lsls	r1, r6, #20
 800fd50:	d503      	bpl.n	800fd5a <__ssvfscanf_r+0x11f6>
 800fd52:	6a39      	ldr	r1, [r7, #32]
 800fd54:	1909      	adds	r1, r1, r4
 800fd56:	2900      	cmp	r1, #0
 800fd58:	d0c4      	beq.n	800fce4 <__ssvfscanf_r+0x1180>
 800fd5a:	2c02      	cmp	r4, #2
 800fd5c:	d1ca      	bne.n	800fcf4 <__ssvfscanf_r+0x1190>
 800fd5e:	2403      	movs	r4, #3
 800fd60:	e776      	b.n	800fc50 <__ssvfscanf_r+0x10ec>
 800fd62:	2c06      	cmp	r4, #6
 800fd64:	d1c6      	bne.n	800fcf4 <__ssvfscanf_r+0x1190>
 800fd66:	2407      	movs	r4, #7
 800fd68:	e772      	b.n	800fc50 <__ssvfscanf_r+0x10ec>
 800fd6a:	2c07      	cmp	r4, #7
 800fd6c:	d1c2      	bne.n	800fcf4 <__ssvfscanf_r+0x1190>
 800fd6e:	2408      	movs	r4, #8
 800fd70:	e76e      	b.n	800fc50 <__ssvfscanf_r+0x10ec>
 800fd72:	46c0      	nop			; (mov r8, r8)
 800fd74:	0800bf25 	.word	0x0800bf25
 800fd78:	fffffe7f 	.word	0xfffffe7f
 800fd7c:	fffffeff 	.word	0xfffffeff
 800fd80:	fffff87f 	.word	0xfffff87f
 800fd84:	0531      	lsls	r1, r6, #20
 800fd86:	d5b5      	bpl.n	800fcf4 <__ssvfscanf_r+0x1190>
 800fd88:	21a0      	movs	r1, #160	; 0xa0
 800fd8a:	2080      	movs	r0, #128	; 0x80
 800fd8c:	00c9      	lsls	r1, r1, #3
 800fd8e:	00c0      	lsls	r0, r0, #3
 800fd90:	4031      	ands	r1, r6
 800fd92:	4281      	cmp	r1, r0
 800fd94:	d004      	beq.n	800fda0 <__ssvfscanf_r+0x123c>
 800fd96:	4206      	tst	r6, r0
 800fd98:	d0ac      	beq.n	800fcf4 <__ssvfscanf_r+0x1190>
 800fd9a:	69f9      	ldr	r1, [r7, #28]
 800fd9c:	2900      	cmp	r1, #0
 800fd9e:	d0ae      	beq.n	800fcfe <__ssvfscanf_r+0x119a>
 800fda0:	2180      	movs	r1, #128	; 0x80
 800fda2:	0089      	lsls	r1, r1, #2
 800fda4:	420e      	tst	r6, r1
 800fda6:	d104      	bne.n	800fdb2 <__ssvfscanf_r+0x124e>
 800fda8:	69f9      	ldr	r1, [r7, #28]
 800fdaa:	6938      	ldr	r0, [r7, #16]
 800fdac:	607d      	str	r5, [r7, #4]
 800fdae:	1a09      	subs	r1, r1, r0
 800fdb0:	60b9      	str	r1, [r7, #8]
 800fdb2:	20c0      	movs	r0, #192	; 0xc0
 800fdb4:	4973      	ldr	r1, [pc, #460]	; (800ff84 <__ssvfscanf_r+0x1420>)
 800fdb6:	0040      	lsls	r0, r0, #1
 800fdb8:	400e      	ands	r6, r1
 800fdba:	4306      	orrs	r6, r0
 800fdbc:	e768      	b.n	800fc90 <__ssvfscanf_r+0x112c>
 800fdbe:	0531      	lsls	r1, r6, #20
 800fdc0:	d5e2      	bpl.n	800fd88 <__ssvfscanf_r+0x1224>
 800fdc2:	e74a      	b.n	800fc5a <__ssvfscanf_r+0x10f6>
 800fdc4:	6839      	ldr	r1, [r7, #0]
 800fdc6:	7809      	ldrb	r1, [r1, #0]
 800fdc8:	4291      	cmp	r1, r2
 800fdca:	d193      	bne.n	800fcf4 <__ssvfscanf_r+0x1190>
 800fdcc:	2180      	movs	r1, #128	; 0x80
 800fdce:	0089      	lsls	r1, r1, #2
 800fdd0:	420e      	tst	r6, r1
 800fdd2:	d08f      	beq.n	800fcf4 <__ssvfscanf_r+0x1190>
 800fdd4:	496c      	ldr	r1, [pc, #432]	; (800ff88 <__ssvfscanf_r+0x1424>)
 800fdd6:	400e      	ands	r6, r1
 800fdd8:	69f9      	ldr	r1, [r7, #28]
 800fdda:	6139      	str	r1, [r7, #16]
 800fddc:	e738      	b.n	800fc50 <__ssvfscanf_r+0x10ec>
 800fdde:	2103      	movs	r1, #3
 800fde0:	e76d      	b.n	800fcbe <__ssvfscanf_r+0x115a>
 800fde2:	2102      	movs	r1, #2
 800fde4:	e76b      	b.n	800fcbe <__ssvfscanf_r+0x115a>
 800fde6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800fde8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800fdea:	f001 fdc9 	bl	8011980 <__ssrefill_r>
 800fdee:	2800      	cmp	r0, #0
 800fdf0:	d100      	bne.n	800fdf4 <__ssvfscanf_r+0x1290>
 800fdf2:	e723      	b.n	800fc3c <__ssvfscanf_r+0x10d8>
 800fdf4:	e77e      	b.n	800fcf4 <__ssvfscanf_r+0x1190>
 800fdf6:	1e63      	subs	r3, r4, #1
 800fdf8:	2b06      	cmp	r3, #6
 800fdfa:	d825      	bhi.n	800fe48 <__ssvfscanf_r+0x12e4>
 800fdfc:	2c02      	cmp	r4, #2
 800fdfe:	d837      	bhi.n	800fe70 <__ssvfscanf_r+0x130c>
 800fe00:	238c      	movs	r3, #140	; 0x8c
 800fe02:	2248      	movs	r2, #72	; 0x48
 800fe04:	005b      	lsls	r3, r3, #1
 800fe06:	189b      	adds	r3, r3, r2
 800fe08:	19db      	adds	r3, r3, r7
 800fe0a:	429d      	cmp	r5, r3
 800fe0c:	d801      	bhi.n	800fe12 <__ssvfscanf_r+0x12ae>
 800fe0e:	f7fe ffa6 	bl	800ed5e <__ssvfscanf_r+0x1fa>
 800fe12:	3d01      	subs	r5, #1
 800fe14:	7829      	ldrb	r1, [r5, #0]
 800fe16:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800fe18:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800fe1a:	f001 fd75 	bl	8011908 <_sungetc_r>
 800fe1e:	e7ef      	b.n	800fe00 <__ssvfscanf_r+0x129c>
 800fe20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fe22:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800fe24:	3b01      	subs	r3, #1
 800fe26:	7819      	ldrb	r1, [r3, #0]
 800fe28:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800fe2a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800fe2c:	f001 fd6c 	bl	8011908 <_sungetc_r>
 800fe30:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fe32:	6a3a      	ldr	r2, [r7, #32]
 800fe34:	189b      	adds	r3, r3, r2
 800fe36:	b2db      	uxtb	r3, r3
 800fe38:	2b03      	cmp	r3, #3
 800fe3a:	d8f1      	bhi.n	800fe20 <__ssvfscanf_r+0x12bc>
 800fe3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe3e:	3c03      	subs	r4, #3
 800fe40:	b2e4      	uxtb	r4, r4
 800fe42:	1b1b      	subs	r3, r3, r4
 800fe44:	1b2d      	subs	r5, r5, r4
 800fe46:	63bb      	str	r3, [r7, #56]	; 0x38
 800fe48:	05f3      	lsls	r3, r6, #23
 800fe4a:	d52f      	bpl.n	800feac <__ssvfscanf_r+0x1348>
 800fe4c:	0573      	lsls	r3, r6, #21
 800fe4e:	d514      	bpl.n	800fe7a <__ssvfscanf_r+0x1316>
 800fe50:	238c      	movs	r3, #140	; 0x8c
 800fe52:	2248      	movs	r2, #72	; 0x48
 800fe54:	005b      	lsls	r3, r3, #1
 800fe56:	189b      	adds	r3, r3, r2
 800fe58:	19db      	adds	r3, r3, r7
 800fe5a:	429d      	cmp	r5, r3
 800fe5c:	d801      	bhi.n	800fe62 <__ssvfscanf_r+0x12fe>
 800fe5e:	f7fe ff7e 	bl	800ed5e <__ssvfscanf_r+0x1fa>
 800fe62:	3d01      	subs	r5, #1
 800fe64:	7829      	ldrb	r1, [r5, #0]
 800fe66:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800fe68:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800fe6a:	f001 fd4d 	bl	8011908 <_sungetc_r>
 800fe6e:	e7ef      	b.n	800fe50 <__ssvfscanf_r+0x12ec>
 800fe70:	1b63      	subs	r3, r4, r5
 800fe72:	b2db      	uxtb	r3, r3
 800fe74:	63fd      	str	r5, [r7, #60]	; 0x3c
 800fe76:	623b      	str	r3, [r7, #32]
 800fe78:	e7da      	b.n	800fe30 <__ssvfscanf_r+0x12cc>
 800fe7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe7c:	1e6c      	subs	r4, r5, #1
 800fe7e:	7821      	ldrb	r1, [r4, #0]
 800fe80:	3b01      	subs	r3, #1
 800fe82:	63fb      	str	r3, [r7, #60]	; 0x3c
 800fe84:	2965      	cmp	r1, #101	; 0x65
 800fe86:	d00a      	beq.n	800fe9e <__ssvfscanf_r+0x133a>
 800fe88:	2945      	cmp	r1, #69	; 0x45
 800fe8a:	d008      	beq.n	800fe9e <__ssvfscanf_r+0x133a>
 800fe8c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800fe8e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800fe90:	f001 fd3a 	bl	8011908 <_sungetc_r>
 800fe94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe96:	1eac      	subs	r4, r5, #2
 800fe98:	3b02      	subs	r3, #2
 800fe9a:	7821      	ldrb	r1, [r4, #0]
 800fe9c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800fe9e:	0025      	movs	r5, r4
 800fea0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800fea2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800fea4:	f001 fd30 	bl	8011908 <_sungetc_r>
 800fea8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800feaa:	63bb      	str	r3, [r7, #56]	; 0x38
 800feac:	2310      	movs	r3, #16
 800feae:	0032      	movs	r2, r6
 800feb0:	401a      	ands	r2, r3
 800feb2:	421e      	tst	r6, r3
 800feb4:	d001      	beq.n	800feba <__ssvfscanf_r+0x1356>
 800feb6:	f7fe fe71 	bl	800eb9c <__ssvfscanf_r+0x38>
 800feba:	23c0      	movs	r3, #192	; 0xc0
 800febc:	2180      	movs	r1, #128	; 0x80
 800febe:	00db      	lsls	r3, r3, #3
 800fec0:	702a      	strb	r2, [r5, #0]
 800fec2:	4033      	ands	r3, r6
 800fec4:	00c9      	lsls	r1, r1, #3
 800fec6:	428b      	cmp	r3, r1
 800fec8:	d11f      	bne.n	800ff0a <__ssvfscanf_r+0x13a6>
 800feca:	693b      	ldr	r3, [r7, #16]
 800fecc:	69fa      	ldr	r2, [r7, #28]
 800fece:	69f9      	ldr	r1, [r7, #28]
 800fed0:	1a9a      	subs	r2, r3, r2
 800fed2:	428b      	cmp	r3, r1
 800fed4:	d125      	bne.n	800ff22 <__ssvfscanf_r+0x13be>
 800fed6:	238c      	movs	r3, #140	; 0x8c
 800fed8:	2148      	movs	r1, #72	; 0x48
 800feda:	005b      	lsls	r3, r3, #1
 800fedc:	185b      	adds	r3, r3, r1
 800fede:	19d9      	adds	r1, r3, r7
 800fee0:	2200      	movs	r2, #0
 800fee2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800fee4:	f7fb fef0 	bl	800bcc8 <_strtod_r>
 800fee8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800feea:	0004      	movs	r4, r0
 800feec:	3304      	adds	r3, #4
 800feee:	000d      	movs	r5, r1
 800fef0:	623b      	str	r3, [r7, #32]
 800fef2:	07f3      	lsls	r3, r6, #31
 800fef4:	d523      	bpl.n	800ff3e <__ssvfscanf_r+0x13da>
 800fef6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fef8:	681b      	ldr	r3, [r3, #0]
 800fefa:	601c      	str	r4, [r3, #0]
 800fefc:	605d      	str	r5, [r3, #4]
 800fefe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ff00:	3301      	adds	r3, #1
 800ff02:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ff04:	6a3b      	ldr	r3, [r7, #32]
 800ff06:	f7fe ffa5 	bl	800ee54 <__ssvfscanf_r+0x2f0>
 800ff0a:	68bb      	ldr	r3, [r7, #8]
 800ff0c:	2b00      	cmp	r3, #0
 800ff0e:	d0e2      	beq.n	800fed6 <__ssvfscanf_r+0x1372>
 800ff10:	687b      	ldr	r3, [r7, #4]
 800ff12:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800ff14:	1c59      	adds	r1, r3, #1
 800ff16:	230a      	movs	r3, #10
 800ff18:	f7fb ff72 	bl	800be00 <_strtol_r>
 800ff1c:	68bb      	ldr	r3, [r7, #8]
 800ff1e:	687d      	ldr	r5, [r7, #4]
 800ff20:	1ac2      	subs	r2, r0, r3
 800ff22:	2148      	movs	r1, #72	; 0x48
 800ff24:	4b19      	ldr	r3, [pc, #100]	; (800ff8c <__ssvfscanf_r+0x1428>)
 800ff26:	185b      	adds	r3, r3, r1
 800ff28:	19db      	adds	r3, r3, r7
 800ff2a:	429d      	cmp	r5, r3
 800ff2c:	d302      	bcc.n	800ff34 <__ssvfscanf_r+0x13d0>
 800ff2e:	4b18      	ldr	r3, [pc, #96]	; (800ff90 <__ssvfscanf_r+0x142c>)
 800ff30:	185b      	adds	r3, r3, r1
 800ff32:	19dd      	adds	r5, r3, r7
 800ff34:	0028      	movs	r0, r5
 800ff36:	4917      	ldr	r1, [pc, #92]	; (800ff94 <__ssvfscanf_r+0x1430>)
 800ff38:	f7fc f8fc 	bl	800c134 <sprintf>
 800ff3c:	e7cb      	b.n	800fed6 <__ssvfscanf_r+0x1372>
 800ff3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ff40:	681b      	ldr	r3, [r3, #0]
 800ff42:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ff44:	07b6      	lsls	r6, r6, #30
 800ff46:	d4d8      	bmi.n	800fefa <__ssvfscanf_r+0x1396>
 800ff48:	0002      	movs	r2, r0
 800ff4a:	000b      	movs	r3, r1
 800ff4c:	f7f2 f9d2 	bl	80022f4 <__aeabi_dcmpun>
 800ff50:	2800      	cmp	r0, #0
 800ff52:	d005      	beq.n	800ff60 <__ssvfscanf_r+0x13fc>
 800ff54:	4810      	ldr	r0, [pc, #64]	; (800ff98 <__ssvfscanf_r+0x1434>)
 800ff56:	f7fc fabf 	bl	800c4d8 <nanf>
 800ff5a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ff5c:	6018      	str	r0, [r3, #0]
 800ff5e:	e7ce      	b.n	800fefe <__ssvfscanf_r+0x139a>
 800ff60:	0020      	movs	r0, r4
 800ff62:	0029      	movs	r1, r5
 800ff64:	f7f2 fa70 	bl	8002448 <__aeabi_d2f>
 800ff68:	e7f7      	b.n	800ff5a <__ssvfscanf_r+0x13f6>
 800ff6a:	00a3      	lsls	r3, r4, #2
 800ff6c:	18ed      	adds	r5, r5, r3
 800ff6e:	682b      	ldr	r3, [r5, #0]
 800ff70:	3401      	adds	r4, #1
 800ff72:	6818      	ldr	r0, [r3, #0]
 800ff74:	f7fa fe58 	bl	800ac28 <free>
 800ff78:	2200      	movs	r2, #0
 800ff7a:	682b      	ldr	r3, [r5, #0]
 800ff7c:	601a      	str	r2, [r3, #0]
 800ff7e:	f7fe ffc3 	bl	800ef08 <__ssvfscanf_r+0x3a4>
 800ff82:	46c0      	nop			; (mov r8, r8)
 800ff84:	fffff07f 	.word	0xfffff07f
 800ff88:	fffffd7f 	.word	0xfffffd7f
 800ff8c:	0000026b 	.word	0x0000026b
 800ff90:	0000026a 	.word	0x0000026a
 800ff94:	08014cc8 	.word	0x08014cc8
 800ff98:	08014d2b 	.word	0x08014d2b

0800ff9c <_fclose_r>:
 800ff9c:	b570      	push	{r4, r5, r6, lr}
 800ff9e:	0005      	movs	r5, r0
 800ffa0:	1e0c      	subs	r4, r1, #0
 800ffa2:	d102      	bne.n	800ffaa <_fclose_r+0xe>
 800ffa4:	2600      	movs	r6, #0
 800ffa6:	0030      	movs	r0, r6
 800ffa8:	bd70      	pop	{r4, r5, r6, pc}
 800ffaa:	2800      	cmp	r0, #0
 800ffac:	d004      	beq.n	800ffb8 <_fclose_r+0x1c>
 800ffae:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800ffb0:	2b00      	cmp	r3, #0
 800ffb2:	d101      	bne.n	800ffb8 <_fclose_r+0x1c>
 800ffb4:	f7fc f856 	bl	800c064 <__sinit>
 800ffb8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ffba:	07db      	lsls	r3, r3, #31
 800ffbc:	d405      	bmi.n	800ffca <_fclose_r+0x2e>
 800ffbe:	89a3      	ldrh	r3, [r4, #12]
 800ffc0:	059b      	lsls	r3, r3, #22
 800ffc2:	d402      	bmi.n	800ffca <_fclose_r+0x2e>
 800ffc4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ffc6:	f7fc fa6b 	bl	800c4a0 <__retarget_lock_acquire_recursive>
 800ffca:	220c      	movs	r2, #12
 800ffcc:	5ea3      	ldrsh	r3, [r4, r2]
 800ffce:	2b00      	cmp	r3, #0
 800ffd0:	d109      	bne.n	800ffe6 <_fclose_r+0x4a>
 800ffd2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ffd4:	3301      	adds	r3, #1
 800ffd6:	0016      	movs	r6, r2
 800ffd8:	401e      	ands	r6, r3
 800ffda:	421a      	tst	r2, r3
 800ffdc:	d1e2      	bne.n	800ffa4 <_fclose_r+0x8>
 800ffde:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ffe0:	f7fc fa5f 	bl	800c4a2 <__retarget_lock_release_recursive>
 800ffe4:	e7df      	b.n	800ffa6 <_fclose_r+0xa>
 800ffe6:	0021      	movs	r1, r4
 800ffe8:	0028      	movs	r0, r5
 800ffea:	f000 f837 	bl	801005c <__sflush_r>
 800ffee:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800fff0:	0006      	movs	r6, r0
 800fff2:	2b00      	cmp	r3, #0
 800fff4:	d006      	beq.n	8010004 <_fclose_r+0x68>
 800fff6:	0028      	movs	r0, r5
 800fff8:	69e1      	ldr	r1, [r4, #28]
 800fffa:	4798      	blx	r3
 800fffc:	2800      	cmp	r0, #0
 800fffe:	da01      	bge.n	8010004 <_fclose_r+0x68>
 8010000:	2601      	movs	r6, #1
 8010002:	4276      	negs	r6, r6
 8010004:	89a3      	ldrh	r3, [r4, #12]
 8010006:	061b      	lsls	r3, r3, #24
 8010008:	d503      	bpl.n	8010012 <_fclose_r+0x76>
 801000a:	0028      	movs	r0, r5
 801000c:	6921      	ldr	r1, [r4, #16]
 801000e:	f7fc facf 	bl	800c5b0 <_free_r>
 8010012:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8010014:	2900      	cmp	r1, #0
 8010016:	d008      	beq.n	801002a <_fclose_r+0x8e>
 8010018:	0023      	movs	r3, r4
 801001a:	3340      	adds	r3, #64	; 0x40
 801001c:	4299      	cmp	r1, r3
 801001e:	d002      	beq.n	8010026 <_fclose_r+0x8a>
 8010020:	0028      	movs	r0, r5
 8010022:	f7fc fac5 	bl	800c5b0 <_free_r>
 8010026:	2300      	movs	r3, #0
 8010028:	6323      	str	r3, [r4, #48]	; 0x30
 801002a:	6c61      	ldr	r1, [r4, #68]	; 0x44
 801002c:	2900      	cmp	r1, #0
 801002e:	d004      	beq.n	801003a <_fclose_r+0x9e>
 8010030:	0028      	movs	r0, r5
 8010032:	f7fc fabd 	bl	800c5b0 <_free_r>
 8010036:	2300      	movs	r3, #0
 8010038:	6463      	str	r3, [r4, #68]	; 0x44
 801003a:	f7fc f803 	bl	800c044 <__sfp_lock_acquire>
 801003e:	2300      	movs	r3, #0
 8010040:	81a3      	strh	r3, [r4, #12]
 8010042:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010044:	07db      	lsls	r3, r3, #31
 8010046:	d402      	bmi.n	801004e <_fclose_r+0xb2>
 8010048:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801004a:	f7fc fa2a 	bl	800c4a2 <__retarget_lock_release_recursive>
 801004e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010050:	f7fc fa25 	bl	800c49e <__retarget_lock_close_recursive>
 8010054:	f7fb fffe 	bl	800c054 <__sfp_lock_release>
 8010058:	e7a5      	b.n	800ffa6 <_fclose_r+0xa>
	...

0801005c <__sflush_r>:
 801005c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801005e:	230c      	movs	r3, #12
 8010060:	5eca      	ldrsh	r2, [r1, r3]
 8010062:	000c      	movs	r4, r1
 8010064:	0005      	movs	r5, r0
 8010066:	b291      	uxth	r1, r2
 8010068:	0713      	lsls	r3, r2, #28
 801006a:	d464      	bmi.n	8010136 <__sflush_r+0xda>
 801006c:	2380      	movs	r3, #128	; 0x80
 801006e:	011b      	lsls	r3, r3, #4
 8010070:	4313      	orrs	r3, r2
 8010072:	6862      	ldr	r2, [r4, #4]
 8010074:	81a3      	strh	r3, [r4, #12]
 8010076:	2a00      	cmp	r2, #0
 8010078:	dc04      	bgt.n	8010084 <__sflush_r+0x28>
 801007a:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 801007c:	2a00      	cmp	r2, #0
 801007e:	dc01      	bgt.n	8010084 <__sflush_r+0x28>
 8010080:	2000      	movs	r0, #0
 8010082:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8010084:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 8010086:	2f00      	cmp	r7, #0
 8010088:	d0fa      	beq.n	8010080 <__sflush_r+0x24>
 801008a:	2200      	movs	r2, #0
 801008c:	2080      	movs	r0, #128	; 0x80
 801008e:	682e      	ldr	r6, [r5, #0]
 8010090:	602a      	str	r2, [r5, #0]
 8010092:	001a      	movs	r2, r3
 8010094:	0140      	lsls	r0, r0, #5
 8010096:	69e1      	ldr	r1, [r4, #28]
 8010098:	4002      	ands	r2, r0
 801009a:	4203      	tst	r3, r0
 801009c:	d038      	beq.n	8010110 <__sflush_r+0xb4>
 801009e:	6d20      	ldr	r0, [r4, #80]	; 0x50
 80100a0:	89a3      	ldrh	r3, [r4, #12]
 80100a2:	075b      	lsls	r3, r3, #29
 80100a4:	d506      	bpl.n	80100b4 <__sflush_r+0x58>
 80100a6:	6863      	ldr	r3, [r4, #4]
 80100a8:	1ac0      	subs	r0, r0, r3
 80100aa:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80100ac:	2b00      	cmp	r3, #0
 80100ae:	d001      	beq.n	80100b4 <__sflush_r+0x58>
 80100b0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80100b2:	1ac0      	subs	r0, r0, r3
 80100b4:	0002      	movs	r2, r0
 80100b6:	2300      	movs	r3, #0
 80100b8:	0028      	movs	r0, r5
 80100ba:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 80100bc:	69e1      	ldr	r1, [r4, #28]
 80100be:	47b8      	blx	r7
 80100c0:	89a2      	ldrh	r2, [r4, #12]
 80100c2:	1c43      	adds	r3, r0, #1
 80100c4:	d106      	bne.n	80100d4 <__sflush_r+0x78>
 80100c6:	6829      	ldr	r1, [r5, #0]
 80100c8:	291d      	cmp	r1, #29
 80100ca:	d830      	bhi.n	801012e <__sflush_r+0xd2>
 80100cc:	4b2c      	ldr	r3, [pc, #176]	; (8010180 <__sflush_r+0x124>)
 80100ce:	410b      	asrs	r3, r1
 80100d0:	07db      	lsls	r3, r3, #31
 80100d2:	d42c      	bmi.n	801012e <__sflush_r+0xd2>
 80100d4:	4b2b      	ldr	r3, [pc, #172]	; (8010184 <__sflush_r+0x128>)
 80100d6:	4013      	ands	r3, r2
 80100d8:	2200      	movs	r2, #0
 80100da:	6062      	str	r2, [r4, #4]
 80100dc:	6922      	ldr	r2, [r4, #16]
 80100de:	b21b      	sxth	r3, r3
 80100e0:	81a3      	strh	r3, [r4, #12]
 80100e2:	6022      	str	r2, [r4, #0]
 80100e4:	04db      	lsls	r3, r3, #19
 80100e6:	d505      	bpl.n	80100f4 <__sflush_r+0x98>
 80100e8:	1c43      	adds	r3, r0, #1
 80100ea:	d102      	bne.n	80100f2 <__sflush_r+0x96>
 80100ec:	682b      	ldr	r3, [r5, #0]
 80100ee:	2b00      	cmp	r3, #0
 80100f0:	d100      	bne.n	80100f4 <__sflush_r+0x98>
 80100f2:	6520      	str	r0, [r4, #80]	; 0x50
 80100f4:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80100f6:	602e      	str	r6, [r5, #0]
 80100f8:	2900      	cmp	r1, #0
 80100fa:	d0c1      	beq.n	8010080 <__sflush_r+0x24>
 80100fc:	0023      	movs	r3, r4
 80100fe:	3340      	adds	r3, #64	; 0x40
 8010100:	4299      	cmp	r1, r3
 8010102:	d002      	beq.n	801010a <__sflush_r+0xae>
 8010104:	0028      	movs	r0, r5
 8010106:	f7fc fa53 	bl	800c5b0 <_free_r>
 801010a:	2000      	movs	r0, #0
 801010c:	6320      	str	r0, [r4, #48]	; 0x30
 801010e:	e7b8      	b.n	8010082 <__sflush_r+0x26>
 8010110:	2301      	movs	r3, #1
 8010112:	0028      	movs	r0, r5
 8010114:	47b8      	blx	r7
 8010116:	1c43      	adds	r3, r0, #1
 8010118:	d1c2      	bne.n	80100a0 <__sflush_r+0x44>
 801011a:	682b      	ldr	r3, [r5, #0]
 801011c:	2b00      	cmp	r3, #0
 801011e:	d0bf      	beq.n	80100a0 <__sflush_r+0x44>
 8010120:	2b1d      	cmp	r3, #29
 8010122:	d001      	beq.n	8010128 <__sflush_r+0xcc>
 8010124:	2b16      	cmp	r3, #22
 8010126:	d101      	bne.n	801012c <__sflush_r+0xd0>
 8010128:	602e      	str	r6, [r5, #0]
 801012a:	e7a9      	b.n	8010080 <__sflush_r+0x24>
 801012c:	89a2      	ldrh	r2, [r4, #12]
 801012e:	2340      	movs	r3, #64	; 0x40
 8010130:	4313      	orrs	r3, r2
 8010132:	81a3      	strh	r3, [r4, #12]
 8010134:	e7a5      	b.n	8010082 <__sflush_r+0x26>
 8010136:	6926      	ldr	r6, [r4, #16]
 8010138:	2e00      	cmp	r6, #0
 801013a:	d0a1      	beq.n	8010080 <__sflush_r+0x24>
 801013c:	6827      	ldr	r7, [r4, #0]
 801013e:	6026      	str	r6, [r4, #0]
 8010140:	1bbb      	subs	r3, r7, r6
 8010142:	9301      	str	r3, [sp, #4]
 8010144:	2300      	movs	r3, #0
 8010146:	0789      	lsls	r1, r1, #30
 8010148:	d100      	bne.n	801014c <__sflush_r+0xf0>
 801014a:	6963      	ldr	r3, [r4, #20]
 801014c:	60a3      	str	r3, [r4, #8]
 801014e:	9b01      	ldr	r3, [sp, #4]
 8010150:	2b00      	cmp	r3, #0
 8010152:	dc00      	bgt.n	8010156 <__sflush_r+0xfa>
 8010154:	e794      	b.n	8010080 <__sflush_r+0x24>
 8010156:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010158:	0032      	movs	r2, r6
 801015a:	001f      	movs	r7, r3
 801015c:	0028      	movs	r0, r5
 801015e:	9b01      	ldr	r3, [sp, #4]
 8010160:	69e1      	ldr	r1, [r4, #28]
 8010162:	47b8      	blx	r7
 8010164:	2800      	cmp	r0, #0
 8010166:	dc06      	bgt.n	8010176 <__sflush_r+0x11a>
 8010168:	2340      	movs	r3, #64	; 0x40
 801016a:	2001      	movs	r0, #1
 801016c:	89a2      	ldrh	r2, [r4, #12]
 801016e:	4240      	negs	r0, r0
 8010170:	4313      	orrs	r3, r2
 8010172:	81a3      	strh	r3, [r4, #12]
 8010174:	e785      	b.n	8010082 <__sflush_r+0x26>
 8010176:	9b01      	ldr	r3, [sp, #4]
 8010178:	1836      	adds	r6, r6, r0
 801017a:	1a1b      	subs	r3, r3, r0
 801017c:	9301      	str	r3, [sp, #4]
 801017e:	e7e6      	b.n	801014e <__sflush_r+0xf2>
 8010180:	dfbffffe 	.word	0xdfbffffe
 8010184:	fffff7ff 	.word	0xfffff7ff

08010188 <_fflush_r>:
 8010188:	b570      	push	{r4, r5, r6, lr}
 801018a:	0005      	movs	r5, r0
 801018c:	000c      	movs	r4, r1
 801018e:	2800      	cmp	r0, #0
 8010190:	d004      	beq.n	801019c <_fflush_r+0x14>
 8010192:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8010194:	2b00      	cmp	r3, #0
 8010196:	d101      	bne.n	801019c <_fflush_r+0x14>
 8010198:	f7fb ff64 	bl	800c064 <__sinit>
 801019c:	220c      	movs	r2, #12
 801019e:	5ea3      	ldrsh	r3, [r4, r2]
 80101a0:	1e1e      	subs	r6, r3, #0
 80101a2:	d015      	beq.n	80101d0 <_fflush_r+0x48>
 80101a4:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80101a6:	07d2      	lsls	r2, r2, #31
 80101a8:	d404      	bmi.n	80101b4 <_fflush_r+0x2c>
 80101aa:	059b      	lsls	r3, r3, #22
 80101ac:	d402      	bmi.n	80101b4 <_fflush_r+0x2c>
 80101ae:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80101b0:	f7fc f976 	bl	800c4a0 <__retarget_lock_acquire_recursive>
 80101b4:	0021      	movs	r1, r4
 80101b6:	0028      	movs	r0, r5
 80101b8:	f7ff ff50 	bl	801005c <__sflush_r>
 80101bc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80101be:	0006      	movs	r6, r0
 80101c0:	07db      	lsls	r3, r3, #31
 80101c2:	d405      	bmi.n	80101d0 <_fflush_r+0x48>
 80101c4:	89a3      	ldrh	r3, [r4, #12]
 80101c6:	059b      	lsls	r3, r3, #22
 80101c8:	d402      	bmi.n	80101d0 <_fflush_r+0x48>
 80101ca:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80101cc:	f7fc f969 	bl	800c4a2 <__retarget_lock_release_recursive>
 80101d0:	0030      	movs	r0, r6
 80101d2:	bd70      	pop	{r4, r5, r6, pc}

080101d4 <__sccl>:
 80101d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80101d6:	780b      	ldrb	r3, [r1, #0]
 80101d8:	0004      	movs	r4, r0
 80101da:	2b5e      	cmp	r3, #94	; 0x5e
 80101dc:	d019      	beq.n	8010212 <__sccl+0x3e>
 80101de:	2200      	movs	r2, #0
 80101e0:	1c4d      	adds	r5, r1, #1
 80101e2:	0021      	movs	r1, r4
 80101e4:	1c60      	adds	r0, r4, #1
 80101e6:	30ff      	adds	r0, #255	; 0xff
 80101e8:	700a      	strb	r2, [r1, #0]
 80101ea:	3101      	adds	r1, #1
 80101ec:	4281      	cmp	r1, r0
 80101ee:	d1fb      	bne.n	80101e8 <__sccl+0x14>
 80101f0:	1e68      	subs	r0, r5, #1
 80101f2:	2b00      	cmp	r3, #0
 80101f4:	d00c      	beq.n	8010210 <__sccl+0x3c>
 80101f6:	2101      	movs	r1, #1
 80101f8:	262d      	movs	r6, #45	; 0x2d
 80101fa:	404a      	eors	r2, r1
 80101fc:	0028      	movs	r0, r5
 80101fe:	54e2      	strb	r2, [r4, r3]
 8010200:	7801      	ldrb	r1, [r0, #0]
 8010202:	1c45      	adds	r5, r0, #1
 8010204:	292d      	cmp	r1, #45	; 0x2d
 8010206:	d00c      	beq.n	8010222 <__sccl+0x4e>
 8010208:	295d      	cmp	r1, #93	; 0x5d
 801020a:	d01d      	beq.n	8010248 <__sccl+0x74>
 801020c:	2900      	cmp	r1, #0
 801020e:	d104      	bne.n	801021a <__sccl+0x46>
 8010210:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010212:	2201      	movs	r2, #1
 8010214:	784b      	ldrb	r3, [r1, #1]
 8010216:	1c8d      	adds	r5, r1, #2
 8010218:	e7e3      	b.n	80101e2 <__sccl+0xe>
 801021a:	000b      	movs	r3, r1
 801021c:	e7ee      	b.n	80101fc <__sccl+0x28>
 801021e:	0033      	movs	r3, r6
 8010220:	e7ec      	b.n	80101fc <__sccl+0x28>
 8010222:	7841      	ldrb	r1, [r0, #1]
 8010224:	295d      	cmp	r1, #93	; 0x5d
 8010226:	d0fa      	beq.n	801021e <__sccl+0x4a>
 8010228:	428b      	cmp	r3, r1
 801022a:	dcf8      	bgt.n	801021e <__sccl+0x4a>
 801022c:	001d      	movs	r5, r3
 801022e:	3002      	adds	r0, #2
 8010230:	3501      	adds	r5, #1
 8010232:	5562      	strb	r2, [r4, r5]
 8010234:	42a9      	cmp	r1, r5
 8010236:	dcfb      	bgt.n	8010230 <__sccl+0x5c>
 8010238:	2500      	movs	r5, #0
 801023a:	1c5f      	adds	r7, r3, #1
 801023c:	428b      	cmp	r3, r1
 801023e:	da01      	bge.n	8010244 <__sccl+0x70>
 8010240:	1acd      	subs	r5, r1, r3
 8010242:	3d01      	subs	r5, #1
 8010244:	197b      	adds	r3, r7, r5
 8010246:	e7db      	b.n	8010200 <__sccl+0x2c>
 8010248:	0028      	movs	r0, r5
 801024a:	e7e1      	b.n	8010210 <__sccl+0x3c>

0801024c <_localeconv_r>:
 801024c:	4800      	ldr	r0, [pc, #0]	; (8010250 <_localeconv_r+0x4>)
 801024e:	4770      	bx	lr
 8010250:	20000534 	.word	0x20000534

08010254 <__libc_fini_array>:
 8010254:	b570      	push	{r4, r5, r6, lr}
 8010256:	4c07      	ldr	r4, [pc, #28]	; (8010274 <__libc_fini_array+0x20>)
 8010258:	4d07      	ldr	r5, [pc, #28]	; (8010278 <__libc_fini_array+0x24>)
 801025a:	1b64      	subs	r4, r4, r5
 801025c:	10a4      	asrs	r4, r4, #2
 801025e:	2c00      	cmp	r4, #0
 8010260:	d102      	bne.n	8010268 <__libc_fini_array+0x14>
 8010262:	f002 fd47 	bl	8012cf4 <_fini>
 8010266:	bd70      	pop	{r4, r5, r6, pc}
 8010268:	3c01      	subs	r4, #1
 801026a:	00a3      	lsls	r3, r4, #2
 801026c:	58eb      	ldr	r3, [r5, r3]
 801026e:	4798      	blx	r3
 8010270:	e7f5      	b.n	801025e <__libc_fini_array+0xa>
 8010272:	46c0      	nop			; (mov r8, r8)
 8010274:	08014dc8 	.word	0x08014dc8
 8010278:	08014dc4 	.word	0x08014dc4

0801027c <memchr>:
 801027c:	b2c9      	uxtb	r1, r1
 801027e:	1882      	adds	r2, r0, r2
 8010280:	4290      	cmp	r0, r2
 8010282:	d101      	bne.n	8010288 <memchr+0xc>
 8010284:	2000      	movs	r0, #0
 8010286:	4770      	bx	lr
 8010288:	7803      	ldrb	r3, [r0, #0]
 801028a:	428b      	cmp	r3, r1
 801028c:	d0fb      	beq.n	8010286 <memchr+0xa>
 801028e:	3001      	adds	r0, #1
 8010290:	e7f6      	b.n	8010280 <memchr+0x4>
	...

08010294 <frexp>:
 8010294:	b570      	push	{r4, r5, r6, lr}
 8010296:	0014      	movs	r4, r2
 8010298:	2500      	movs	r5, #0
 801029a:	6025      	str	r5, [r4, #0]
 801029c:	4d10      	ldr	r5, [pc, #64]	; (80102e0 <frexp+0x4c>)
 801029e:	004b      	lsls	r3, r1, #1
 80102a0:	000a      	movs	r2, r1
 80102a2:	085b      	lsrs	r3, r3, #1
 80102a4:	42ab      	cmp	r3, r5
 80102a6:	dc1a      	bgt.n	80102de <frexp+0x4a>
 80102a8:	001d      	movs	r5, r3
 80102aa:	4305      	orrs	r5, r0
 80102ac:	d017      	beq.n	80102de <frexp+0x4a>
 80102ae:	4d0d      	ldr	r5, [pc, #52]	; (80102e4 <frexp+0x50>)
 80102b0:	4229      	tst	r1, r5
 80102b2:	d109      	bne.n	80102c8 <frexp+0x34>
 80102b4:	2200      	movs	r2, #0
 80102b6:	4b0c      	ldr	r3, [pc, #48]	; (80102e8 <frexp+0x54>)
 80102b8:	f7f1 f9d8 	bl	800166c <__aeabi_dmul>
 80102bc:	2536      	movs	r5, #54	; 0x36
 80102be:	000a      	movs	r2, r1
 80102c0:	004b      	lsls	r3, r1, #1
 80102c2:	426d      	negs	r5, r5
 80102c4:	085b      	lsrs	r3, r3, #1
 80102c6:	6025      	str	r5, [r4, #0]
 80102c8:	4d08      	ldr	r5, [pc, #32]	; (80102ec <frexp+0x58>)
 80102ca:	151b      	asrs	r3, r3, #20
 80102cc:	195b      	adds	r3, r3, r5
 80102ce:	6825      	ldr	r5, [r4, #0]
 80102d0:	18eb      	adds	r3, r5, r3
 80102d2:	6023      	str	r3, [r4, #0]
 80102d4:	4b06      	ldr	r3, [pc, #24]	; (80102f0 <frexp+0x5c>)
 80102d6:	401a      	ands	r2, r3
 80102d8:	4b06      	ldr	r3, [pc, #24]	; (80102f4 <frexp+0x60>)
 80102da:	4313      	orrs	r3, r2
 80102dc:	0019      	movs	r1, r3
 80102de:	bd70      	pop	{r4, r5, r6, pc}
 80102e0:	7fefffff 	.word	0x7fefffff
 80102e4:	7ff00000 	.word	0x7ff00000
 80102e8:	43500000 	.word	0x43500000
 80102ec:	fffffc02 	.word	0xfffffc02
 80102f0:	800fffff 	.word	0x800fffff
 80102f4:	3fe00000 	.word	0x3fe00000

080102f8 <__register_exitproc>:
 80102f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80102fa:	4f1c      	ldr	r7, [pc, #112]	; (801036c <__register_exitproc+0x74>)
 80102fc:	0004      	movs	r4, r0
 80102fe:	6838      	ldr	r0, [r7, #0]
 8010300:	0016      	movs	r6, r2
 8010302:	9301      	str	r3, [sp, #4]
 8010304:	9100      	str	r1, [sp, #0]
 8010306:	f7fc f8cb 	bl	800c4a0 <__retarget_lock_acquire_recursive>
 801030a:	4a19      	ldr	r2, [pc, #100]	; (8010370 <__register_exitproc+0x78>)
 801030c:	6813      	ldr	r3, [r2, #0]
 801030e:	2b00      	cmp	r3, #0
 8010310:	d101      	bne.n	8010316 <__register_exitproc+0x1e>
 8010312:	4b18      	ldr	r3, [pc, #96]	; (8010374 <__register_exitproc+0x7c>)
 8010314:	6013      	str	r3, [r2, #0]
 8010316:	685a      	ldr	r2, [r3, #4]
 8010318:	6838      	ldr	r0, [r7, #0]
 801031a:	2a1f      	cmp	r2, #31
 801031c:	dd04      	ble.n	8010328 <__register_exitproc+0x30>
 801031e:	f7fc f8c0 	bl	800c4a2 <__retarget_lock_release_recursive>
 8010322:	2001      	movs	r0, #1
 8010324:	4240      	negs	r0, r0
 8010326:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8010328:	2c00      	cmp	r4, #0
 801032a:	d014      	beq.n	8010356 <__register_exitproc+0x5e>
 801032c:	0091      	lsls	r1, r2, #2
 801032e:	1859      	adds	r1, r3, r1
 8010330:	000f      	movs	r7, r1
 8010332:	3788      	adds	r7, #136	; 0x88
 8010334:	603e      	str	r6, [r7, #0]
 8010336:	2701      	movs	r7, #1
 8010338:	001e      	movs	r6, r3
 801033a:	4097      	lsls	r7, r2
 801033c:	3685      	adds	r6, #133	; 0x85
 801033e:	36ff      	adds	r6, #255	; 0xff
 8010340:	6875      	ldr	r5, [r6, #4]
 8010342:	31fc      	adds	r1, #252	; 0xfc
 8010344:	433d      	orrs	r5, r7
 8010346:	6075      	str	r5, [r6, #4]
 8010348:	9d01      	ldr	r5, [sp, #4]
 801034a:	60cd      	str	r5, [r1, #12]
 801034c:	2c02      	cmp	r4, #2
 801034e:	d102      	bne.n	8010356 <__register_exitproc+0x5e>
 8010350:	68b1      	ldr	r1, [r6, #8]
 8010352:	4339      	orrs	r1, r7
 8010354:	60b1      	str	r1, [r6, #8]
 8010356:	1c51      	adds	r1, r2, #1
 8010358:	6059      	str	r1, [r3, #4]
 801035a:	3202      	adds	r2, #2
 801035c:	9900      	ldr	r1, [sp, #0]
 801035e:	0092      	lsls	r2, r2, #2
 8010360:	50d1      	str	r1, [r2, r3]
 8010362:	f7fc f89e 	bl	800c4a2 <__retarget_lock_release_recursive>
 8010366:	2000      	movs	r0, #0
 8010368:	e7dd      	b.n	8010326 <__register_exitproc+0x2e>
 801036a:	46c0      	nop			; (mov r8, r8)
 801036c:	200006d4 	.word	0x200006d4
 8010370:	20000db0 	.word	0x20000db0
 8010374:	20000db4 	.word	0x20000db4

08010378 <__assert_func>:
 8010378:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 801037a:	0014      	movs	r4, r2
 801037c:	001a      	movs	r2, r3
 801037e:	4b09      	ldr	r3, [pc, #36]	; (80103a4 <__assert_func+0x2c>)
 8010380:	0005      	movs	r5, r0
 8010382:	681b      	ldr	r3, [r3, #0]
 8010384:	000e      	movs	r6, r1
 8010386:	68d8      	ldr	r0, [r3, #12]
 8010388:	4b07      	ldr	r3, [pc, #28]	; (80103a8 <__assert_func+0x30>)
 801038a:	2c00      	cmp	r4, #0
 801038c:	d101      	bne.n	8010392 <__assert_func+0x1a>
 801038e:	4b07      	ldr	r3, [pc, #28]	; (80103ac <__assert_func+0x34>)
 8010390:	001c      	movs	r4, r3
 8010392:	4907      	ldr	r1, [pc, #28]	; (80103b0 <__assert_func+0x38>)
 8010394:	9301      	str	r3, [sp, #4]
 8010396:	9402      	str	r4, [sp, #8]
 8010398:	002b      	movs	r3, r5
 801039a:	9600      	str	r6, [sp, #0]
 801039c:	f001 fa20 	bl	80117e0 <fiprintf>
 80103a0:	f002 fb08 	bl	80129b4 <abort>
 80103a4:	200006d0 	.word	0x200006d0
 80103a8:	08014cf0 	.word	0x08014cf0
 80103ac:	08014d2b 	.word	0x08014d2b
 80103b0:	08014cfd 	.word	0x08014cfd

080103b4 <_calloc_r>:
 80103b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80103b6:	2400      	movs	r4, #0
 80103b8:	0c0b      	lsrs	r3, r1, #16
 80103ba:	0c16      	lsrs	r6, r2, #16
 80103bc:	42a3      	cmp	r3, r4
 80103be:	d133      	bne.n	8010428 <_calloc_r+0x74>
 80103c0:	42a6      	cmp	r6, r4
 80103c2:	d121      	bne.n	8010408 <_calloc_r+0x54>
 80103c4:	b28b      	uxth	r3, r1
 80103c6:	b291      	uxth	r1, r2
 80103c8:	4359      	muls	r1, r3
 80103ca:	f7fa fc37 	bl	800ac3c <_malloc_r>
 80103ce:	1e05      	subs	r5, r0, #0
 80103d0:	d033      	beq.n	801043a <_calloc_r+0x86>
 80103d2:	0003      	movs	r3, r0
 80103d4:	3b08      	subs	r3, #8
 80103d6:	685a      	ldr	r2, [r3, #4]
 80103d8:	2303      	movs	r3, #3
 80103da:	439a      	bics	r2, r3
 80103dc:	3a04      	subs	r2, #4
 80103de:	2a24      	cmp	r2, #36	; 0x24
 80103e0:	d832      	bhi.n	8010448 <_calloc_r+0x94>
 80103e2:	0003      	movs	r3, r0
 80103e4:	2a13      	cmp	r2, #19
 80103e6:	d90a      	bls.n	80103fe <_calloc_r+0x4a>
 80103e8:	6004      	str	r4, [r0, #0]
 80103ea:	6044      	str	r4, [r0, #4]
 80103ec:	3308      	adds	r3, #8
 80103ee:	2a1b      	cmp	r2, #27
 80103f0:	d905      	bls.n	80103fe <_calloc_r+0x4a>
 80103f2:	6084      	str	r4, [r0, #8]
 80103f4:	60c4      	str	r4, [r0, #12]
 80103f6:	2a24      	cmp	r2, #36	; 0x24
 80103f8:	d021      	beq.n	801043e <_calloc_r+0x8a>
 80103fa:	0003      	movs	r3, r0
 80103fc:	3310      	adds	r3, #16
 80103fe:	2200      	movs	r2, #0
 8010400:	601a      	str	r2, [r3, #0]
 8010402:	605a      	str	r2, [r3, #4]
 8010404:	609a      	str	r2, [r3, #8]
 8010406:	e018      	b.n	801043a <_calloc_r+0x86>
 8010408:	1c33      	adds	r3, r6, #0
 801040a:	1c0d      	adds	r5, r1, #0
 801040c:	b289      	uxth	r1, r1
 801040e:	b292      	uxth	r2, r2
 8010410:	434a      	muls	r2, r1
 8010412:	b2ad      	uxth	r5, r5
 8010414:	b299      	uxth	r1, r3
 8010416:	4369      	muls	r1, r5
 8010418:	0c13      	lsrs	r3, r2, #16
 801041a:	18c9      	adds	r1, r1, r3
 801041c:	0c0b      	lsrs	r3, r1, #16
 801041e:	d107      	bne.n	8010430 <_calloc_r+0x7c>
 8010420:	0409      	lsls	r1, r1, #16
 8010422:	b292      	uxth	r2, r2
 8010424:	4311      	orrs	r1, r2
 8010426:	e7d0      	b.n	80103ca <_calloc_r+0x16>
 8010428:	2e00      	cmp	r6, #0
 801042a:	d101      	bne.n	8010430 <_calloc_r+0x7c>
 801042c:	1c15      	adds	r5, r2, #0
 801042e:	e7ed      	b.n	801040c <_calloc_r+0x58>
 8010430:	f7fc f80a 	bl	800c448 <__errno>
 8010434:	230c      	movs	r3, #12
 8010436:	2500      	movs	r5, #0
 8010438:	6003      	str	r3, [r0, #0]
 801043a:	0028      	movs	r0, r5
 801043c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801043e:	0003      	movs	r3, r0
 8010440:	6104      	str	r4, [r0, #16]
 8010442:	3318      	adds	r3, #24
 8010444:	6144      	str	r4, [r0, #20]
 8010446:	e7da      	b.n	80103fe <_calloc_r+0x4a>
 8010448:	2100      	movs	r1, #0
 801044a:	f7fb ff09 	bl	800c260 <memset>
 801044e:	e7f4      	b.n	801043a <_calloc_r+0x86>

08010450 <quorem>:
 8010450:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010452:	6902      	ldr	r2, [r0, #16]
 8010454:	690b      	ldr	r3, [r1, #16]
 8010456:	b089      	sub	sp, #36	; 0x24
 8010458:	0007      	movs	r7, r0
 801045a:	9104      	str	r1, [sp, #16]
 801045c:	2000      	movs	r0, #0
 801045e:	429a      	cmp	r2, r3
 8010460:	db69      	blt.n	8010536 <quorem+0xe6>
 8010462:	3b01      	subs	r3, #1
 8010464:	009c      	lsls	r4, r3, #2
 8010466:	9301      	str	r3, [sp, #4]
 8010468:	000b      	movs	r3, r1
 801046a:	3314      	adds	r3, #20
 801046c:	9306      	str	r3, [sp, #24]
 801046e:	191b      	adds	r3, r3, r4
 8010470:	9305      	str	r3, [sp, #20]
 8010472:	003b      	movs	r3, r7
 8010474:	3314      	adds	r3, #20
 8010476:	9303      	str	r3, [sp, #12]
 8010478:	191c      	adds	r4, r3, r4
 801047a:	9b05      	ldr	r3, [sp, #20]
 801047c:	6826      	ldr	r6, [r4, #0]
 801047e:	681d      	ldr	r5, [r3, #0]
 8010480:	0030      	movs	r0, r6
 8010482:	3501      	adds	r5, #1
 8010484:	0029      	movs	r1, r5
 8010486:	f7ef fe59 	bl	800013c <__udivsi3>
 801048a:	9002      	str	r0, [sp, #8]
 801048c:	42ae      	cmp	r6, r5
 801048e:	d329      	bcc.n	80104e4 <quorem+0x94>
 8010490:	9b06      	ldr	r3, [sp, #24]
 8010492:	2600      	movs	r6, #0
 8010494:	469c      	mov	ip, r3
 8010496:	9d03      	ldr	r5, [sp, #12]
 8010498:	9606      	str	r6, [sp, #24]
 801049a:	4662      	mov	r2, ip
 801049c:	ca08      	ldmia	r2!, {r3}
 801049e:	6828      	ldr	r0, [r5, #0]
 80104a0:	4694      	mov	ip, r2
 80104a2:	9a02      	ldr	r2, [sp, #8]
 80104a4:	b299      	uxth	r1, r3
 80104a6:	4351      	muls	r1, r2
 80104a8:	0c1b      	lsrs	r3, r3, #16
 80104aa:	4353      	muls	r3, r2
 80104ac:	1989      	adds	r1, r1, r6
 80104ae:	0c0a      	lsrs	r2, r1, #16
 80104b0:	189b      	adds	r3, r3, r2
 80104b2:	9307      	str	r3, [sp, #28]
 80104b4:	0c1e      	lsrs	r6, r3, #16
 80104b6:	9b06      	ldr	r3, [sp, #24]
 80104b8:	b282      	uxth	r2, r0
 80104ba:	18d2      	adds	r2, r2, r3
 80104bc:	466b      	mov	r3, sp
 80104be:	b289      	uxth	r1, r1
 80104c0:	8b9b      	ldrh	r3, [r3, #28]
 80104c2:	1a52      	subs	r2, r2, r1
 80104c4:	0c01      	lsrs	r1, r0, #16
 80104c6:	1ac9      	subs	r1, r1, r3
 80104c8:	1413      	asrs	r3, r2, #16
 80104ca:	18cb      	adds	r3, r1, r3
 80104cc:	1419      	asrs	r1, r3, #16
 80104ce:	b292      	uxth	r2, r2
 80104d0:	041b      	lsls	r3, r3, #16
 80104d2:	4313      	orrs	r3, r2
 80104d4:	c508      	stmia	r5!, {r3}
 80104d6:	9b05      	ldr	r3, [sp, #20]
 80104d8:	9106      	str	r1, [sp, #24]
 80104da:	4563      	cmp	r3, ip
 80104dc:	d2dd      	bcs.n	801049a <quorem+0x4a>
 80104de:	6823      	ldr	r3, [r4, #0]
 80104e0:	2b00      	cmp	r3, #0
 80104e2:	d030      	beq.n	8010546 <quorem+0xf6>
 80104e4:	0038      	movs	r0, r7
 80104e6:	9904      	ldr	r1, [sp, #16]
 80104e8:	f7fc ff04 	bl	800d2f4 <__mcmp>
 80104ec:	2800      	cmp	r0, #0
 80104ee:	db21      	blt.n	8010534 <quorem+0xe4>
 80104f0:	0038      	movs	r0, r7
 80104f2:	2600      	movs	r6, #0
 80104f4:	9b02      	ldr	r3, [sp, #8]
 80104f6:	9c04      	ldr	r4, [sp, #16]
 80104f8:	3301      	adds	r3, #1
 80104fa:	9302      	str	r3, [sp, #8]
 80104fc:	3014      	adds	r0, #20
 80104fe:	3414      	adds	r4, #20
 8010500:	6803      	ldr	r3, [r0, #0]
 8010502:	cc02      	ldmia	r4!, {r1}
 8010504:	b29d      	uxth	r5, r3
 8010506:	19ad      	adds	r5, r5, r6
 8010508:	b28a      	uxth	r2, r1
 801050a:	1aaa      	subs	r2, r5, r2
 801050c:	0c09      	lsrs	r1, r1, #16
 801050e:	0c1b      	lsrs	r3, r3, #16
 8010510:	1a5b      	subs	r3, r3, r1
 8010512:	1411      	asrs	r1, r2, #16
 8010514:	185b      	adds	r3, r3, r1
 8010516:	141e      	asrs	r6, r3, #16
 8010518:	b292      	uxth	r2, r2
 801051a:	041b      	lsls	r3, r3, #16
 801051c:	4313      	orrs	r3, r2
 801051e:	c008      	stmia	r0!, {r3}
 8010520:	9b05      	ldr	r3, [sp, #20]
 8010522:	42a3      	cmp	r3, r4
 8010524:	d2ec      	bcs.n	8010500 <quorem+0xb0>
 8010526:	9b01      	ldr	r3, [sp, #4]
 8010528:	9a03      	ldr	r2, [sp, #12]
 801052a:	009b      	lsls	r3, r3, #2
 801052c:	18d3      	adds	r3, r2, r3
 801052e:	681a      	ldr	r2, [r3, #0]
 8010530:	2a00      	cmp	r2, #0
 8010532:	d015      	beq.n	8010560 <quorem+0x110>
 8010534:	9802      	ldr	r0, [sp, #8]
 8010536:	b009      	add	sp, #36	; 0x24
 8010538:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801053a:	6823      	ldr	r3, [r4, #0]
 801053c:	2b00      	cmp	r3, #0
 801053e:	d106      	bne.n	801054e <quorem+0xfe>
 8010540:	9b01      	ldr	r3, [sp, #4]
 8010542:	3b01      	subs	r3, #1
 8010544:	9301      	str	r3, [sp, #4]
 8010546:	9b03      	ldr	r3, [sp, #12]
 8010548:	3c04      	subs	r4, #4
 801054a:	42a3      	cmp	r3, r4
 801054c:	d3f5      	bcc.n	801053a <quorem+0xea>
 801054e:	9b01      	ldr	r3, [sp, #4]
 8010550:	613b      	str	r3, [r7, #16]
 8010552:	e7c7      	b.n	80104e4 <quorem+0x94>
 8010554:	681a      	ldr	r2, [r3, #0]
 8010556:	2a00      	cmp	r2, #0
 8010558:	d106      	bne.n	8010568 <quorem+0x118>
 801055a:	9a01      	ldr	r2, [sp, #4]
 801055c:	3a01      	subs	r2, #1
 801055e:	9201      	str	r2, [sp, #4]
 8010560:	9a03      	ldr	r2, [sp, #12]
 8010562:	3b04      	subs	r3, #4
 8010564:	429a      	cmp	r2, r3
 8010566:	d3f5      	bcc.n	8010554 <quorem+0x104>
 8010568:	9b01      	ldr	r3, [sp, #4]
 801056a:	613b      	str	r3, [r7, #16]
 801056c:	e7e2      	b.n	8010534 <quorem+0xe4>
	...

08010570 <_dtoa_r>:
 8010570:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010572:	0014      	movs	r4, r2
 8010574:	001d      	movs	r5, r3
 8010576:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8010578:	b09d      	sub	sp, #116	; 0x74
 801057a:	9408      	str	r4, [sp, #32]
 801057c:	9509      	str	r5, [sp, #36]	; 0x24
 801057e:	9e25      	ldr	r6, [sp, #148]	; 0x94
 8010580:	9004      	str	r0, [sp, #16]
 8010582:	2900      	cmp	r1, #0
 8010584:	d009      	beq.n	801059a <_dtoa_r+0x2a>
 8010586:	2301      	movs	r3, #1
 8010588:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 801058a:	4093      	lsls	r3, r2
 801058c:	604a      	str	r2, [r1, #4]
 801058e:	608b      	str	r3, [r1, #8]
 8010590:	f7fc fc56 	bl	800ce40 <_Bfree>
 8010594:	2300      	movs	r3, #0
 8010596:	9a04      	ldr	r2, [sp, #16]
 8010598:	6393      	str	r3, [r2, #56]	; 0x38
 801059a:	2d00      	cmp	r5, #0
 801059c:	da1e      	bge.n	80105dc <_dtoa_r+0x6c>
 801059e:	2301      	movs	r3, #1
 80105a0:	6033      	str	r3, [r6, #0]
 80105a2:	006b      	lsls	r3, r5, #1
 80105a4:	085b      	lsrs	r3, r3, #1
 80105a6:	9309      	str	r3, [sp, #36]	; 0x24
 80105a8:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80105aa:	4bb5      	ldr	r3, [pc, #724]	; (8010880 <_dtoa_r+0x310>)
 80105ac:	4ab4      	ldr	r2, [pc, #720]	; (8010880 <_dtoa_r+0x310>)
 80105ae:	403b      	ands	r3, r7
 80105b0:	4293      	cmp	r3, r2
 80105b2:	d116      	bne.n	80105e2 <_dtoa_r+0x72>
 80105b4:	4bb3      	ldr	r3, [pc, #716]	; (8010884 <_dtoa_r+0x314>)
 80105b6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80105b8:	6013      	str	r3, [r2, #0]
 80105ba:	033b      	lsls	r3, r7, #12
 80105bc:	0b1b      	lsrs	r3, r3, #12
 80105be:	4323      	orrs	r3, r4
 80105c0:	d101      	bne.n	80105c6 <_dtoa_r+0x56>
 80105c2:	f000 fdb2 	bl	801112a <_dtoa_r+0xbba>
 80105c6:	4bb0      	ldr	r3, [pc, #704]	; (8010888 <_dtoa_r+0x318>)
 80105c8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80105ca:	9306      	str	r3, [sp, #24]
 80105cc:	2a00      	cmp	r2, #0
 80105ce:	d002      	beq.n	80105d6 <_dtoa_r+0x66>
 80105d0:	4bae      	ldr	r3, [pc, #696]	; (801088c <_dtoa_r+0x31c>)
 80105d2:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80105d4:	6013      	str	r3, [r2, #0]
 80105d6:	9806      	ldr	r0, [sp, #24]
 80105d8:	b01d      	add	sp, #116	; 0x74
 80105da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80105dc:	2300      	movs	r3, #0
 80105de:	6033      	str	r3, [r6, #0]
 80105e0:	e7e2      	b.n	80105a8 <_dtoa_r+0x38>
 80105e2:	9a08      	ldr	r2, [sp, #32]
 80105e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80105e6:	9210      	str	r2, [sp, #64]	; 0x40
 80105e8:	9311      	str	r3, [sp, #68]	; 0x44
 80105ea:	9810      	ldr	r0, [sp, #64]	; 0x40
 80105ec:	9911      	ldr	r1, [sp, #68]	; 0x44
 80105ee:	2200      	movs	r2, #0
 80105f0:	2300      	movs	r3, #0
 80105f2:	f7ef ff29 	bl	8000448 <__aeabi_dcmpeq>
 80105f6:	1e06      	subs	r6, r0, #0
 80105f8:	d009      	beq.n	801060e <_dtoa_r+0x9e>
 80105fa:	2301      	movs	r3, #1
 80105fc:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80105fe:	6013      	str	r3, [r2, #0]
 8010600:	4ba3      	ldr	r3, [pc, #652]	; (8010890 <_dtoa_r+0x320>)
 8010602:	9306      	str	r3, [sp, #24]
 8010604:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8010606:	2b00      	cmp	r3, #0
 8010608:	d0e5      	beq.n	80105d6 <_dtoa_r+0x66>
 801060a:	4ba2      	ldr	r3, [pc, #648]	; (8010894 <_dtoa_r+0x324>)
 801060c:	e7e1      	b.n	80105d2 <_dtoa_r+0x62>
 801060e:	ab1a      	add	r3, sp, #104	; 0x68
 8010610:	9301      	str	r3, [sp, #4]
 8010612:	ab1b      	add	r3, sp, #108	; 0x6c
 8010614:	9300      	str	r3, [sp, #0]
 8010616:	9804      	ldr	r0, [sp, #16]
 8010618:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801061a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801061c:	f7fc ff86 	bl	800d52c <__d2b>
 8010620:	007a      	lsls	r2, r7, #1
 8010622:	9005      	str	r0, [sp, #20]
 8010624:	0d52      	lsrs	r2, r2, #21
 8010626:	d100      	bne.n	801062a <_dtoa_r+0xba>
 8010628:	e07b      	b.n	8010722 <_dtoa_r+0x1b2>
 801062a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801062c:	9617      	str	r6, [sp, #92]	; 0x5c
 801062e:	0319      	lsls	r1, r3, #12
 8010630:	4b99      	ldr	r3, [pc, #612]	; (8010898 <_dtoa_r+0x328>)
 8010632:	0b09      	lsrs	r1, r1, #12
 8010634:	430b      	orrs	r3, r1
 8010636:	4999      	ldr	r1, [pc, #612]	; (801089c <_dtoa_r+0x32c>)
 8010638:	1857      	adds	r7, r2, r1
 801063a:	9810      	ldr	r0, [sp, #64]	; 0x40
 801063c:	9911      	ldr	r1, [sp, #68]	; 0x44
 801063e:	0019      	movs	r1, r3
 8010640:	2200      	movs	r2, #0
 8010642:	4b97      	ldr	r3, [pc, #604]	; (80108a0 <_dtoa_r+0x330>)
 8010644:	f7f1 fad4 	bl	8001bf0 <__aeabi_dsub>
 8010648:	4a96      	ldr	r2, [pc, #600]	; (80108a4 <_dtoa_r+0x334>)
 801064a:	4b97      	ldr	r3, [pc, #604]	; (80108a8 <_dtoa_r+0x338>)
 801064c:	f7f1 f80e 	bl	800166c <__aeabi_dmul>
 8010650:	4a96      	ldr	r2, [pc, #600]	; (80108ac <_dtoa_r+0x33c>)
 8010652:	4b97      	ldr	r3, [pc, #604]	; (80108b0 <_dtoa_r+0x340>)
 8010654:	f7f0 f8b0 	bl	80007b8 <__aeabi_dadd>
 8010658:	0004      	movs	r4, r0
 801065a:	0038      	movs	r0, r7
 801065c:	000d      	movs	r5, r1
 801065e:	f7f1 fe9d 	bl	800239c <__aeabi_i2d>
 8010662:	4a94      	ldr	r2, [pc, #592]	; (80108b4 <_dtoa_r+0x344>)
 8010664:	4b94      	ldr	r3, [pc, #592]	; (80108b8 <_dtoa_r+0x348>)
 8010666:	f7f1 f801 	bl	800166c <__aeabi_dmul>
 801066a:	0002      	movs	r2, r0
 801066c:	000b      	movs	r3, r1
 801066e:	0020      	movs	r0, r4
 8010670:	0029      	movs	r1, r5
 8010672:	f7f0 f8a1 	bl	80007b8 <__aeabi_dadd>
 8010676:	0004      	movs	r4, r0
 8010678:	000d      	movs	r5, r1
 801067a:	f7f1 fe59 	bl	8002330 <__aeabi_d2iz>
 801067e:	2200      	movs	r2, #0
 8010680:	9003      	str	r0, [sp, #12]
 8010682:	2300      	movs	r3, #0
 8010684:	0020      	movs	r0, r4
 8010686:	0029      	movs	r1, r5
 8010688:	f7ef fee4 	bl	8000454 <__aeabi_dcmplt>
 801068c:	2800      	cmp	r0, #0
 801068e:	d00b      	beq.n	80106a8 <_dtoa_r+0x138>
 8010690:	9803      	ldr	r0, [sp, #12]
 8010692:	f7f1 fe83 	bl	800239c <__aeabi_i2d>
 8010696:	002b      	movs	r3, r5
 8010698:	0022      	movs	r2, r4
 801069a:	f7ef fed5 	bl	8000448 <__aeabi_dcmpeq>
 801069e:	4243      	negs	r3, r0
 80106a0:	4158      	adcs	r0, r3
 80106a2:	9b03      	ldr	r3, [sp, #12]
 80106a4:	1a1b      	subs	r3, r3, r0
 80106a6:	9303      	str	r3, [sp, #12]
 80106a8:	2301      	movs	r3, #1
 80106aa:	9316      	str	r3, [sp, #88]	; 0x58
 80106ac:	9b03      	ldr	r3, [sp, #12]
 80106ae:	2b16      	cmp	r3, #22
 80106b0:	d810      	bhi.n	80106d4 <_dtoa_r+0x164>
 80106b2:	9810      	ldr	r0, [sp, #64]	; 0x40
 80106b4:	9911      	ldr	r1, [sp, #68]	; 0x44
 80106b6:	9a03      	ldr	r2, [sp, #12]
 80106b8:	4b80      	ldr	r3, [pc, #512]	; (80108bc <_dtoa_r+0x34c>)
 80106ba:	00d2      	lsls	r2, r2, #3
 80106bc:	189b      	adds	r3, r3, r2
 80106be:	681a      	ldr	r2, [r3, #0]
 80106c0:	685b      	ldr	r3, [r3, #4]
 80106c2:	f7ef fec7 	bl	8000454 <__aeabi_dcmplt>
 80106c6:	2800      	cmp	r0, #0
 80106c8:	d047      	beq.n	801075a <_dtoa_r+0x1ea>
 80106ca:	9b03      	ldr	r3, [sp, #12]
 80106cc:	3b01      	subs	r3, #1
 80106ce:	9303      	str	r3, [sp, #12]
 80106d0:	2300      	movs	r3, #0
 80106d2:	9316      	str	r3, [sp, #88]	; 0x58
 80106d4:	2200      	movs	r2, #0
 80106d6:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80106d8:	920a      	str	r2, [sp, #40]	; 0x28
 80106da:	1bdb      	subs	r3, r3, r7
 80106dc:	1e5a      	subs	r2, r3, #1
 80106de:	d53e      	bpl.n	801075e <_dtoa_r+0x1ee>
 80106e0:	2201      	movs	r2, #1
 80106e2:	1ad3      	subs	r3, r2, r3
 80106e4:	930a      	str	r3, [sp, #40]	; 0x28
 80106e6:	2300      	movs	r3, #0
 80106e8:	930c      	str	r3, [sp, #48]	; 0x30
 80106ea:	9b03      	ldr	r3, [sp, #12]
 80106ec:	2b00      	cmp	r3, #0
 80106ee:	db38      	blt.n	8010762 <_dtoa_r+0x1f2>
 80106f0:	9a03      	ldr	r2, [sp, #12]
 80106f2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80106f4:	4694      	mov	ip, r2
 80106f6:	4463      	add	r3, ip
 80106f8:	930c      	str	r3, [sp, #48]	; 0x30
 80106fa:	2300      	movs	r3, #0
 80106fc:	9213      	str	r2, [sp, #76]	; 0x4c
 80106fe:	930d      	str	r3, [sp, #52]	; 0x34
 8010700:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010702:	2401      	movs	r4, #1
 8010704:	2b09      	cmp	r3, #9
 8010706:	d867      	bhi.n	80107d8 <_dtoa_r+0x268>
 8010708:	2b05      	cmp	r3, #5
 801070a:	dd02      	ble.n	8010712 <_dtoa_r+0x1a2>
 801070c:	2400      	movs	r4, #0
 801070e:	3b04      	subs	r3, #4
 8010710:	9322      	str	r3, [sp, #136]	; 0x88
 8010712:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010714:	1e98      	subs	r0, r3, #2
 8010716:	2803      	cmp	r0, #3
 8010718:	d867      	bhi.n	80107ea <_dtoa_r+0x27a>
 801071a:	f7ef fcfb 	bl	8000114 <__gnu_thumb1_case_uqi>
 801071e:	3a2b      	.short	0x3a2b
 8010720:	5b38      	.short	0x5b38
 8010722:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010724:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 8010726:	18f6      	adds	r6, r6, r3
 8010728:	4b65      	ldr	r3, [pc, #404]	; (80108c0 <_dtoa_r+0x350>)
 801072a:	18f2      	adds	r2, r6, r3
 801072c:	2a20      	cmp	r2, #32
 801072e:	dd0f      	ble.n	8010750 <_dtoa_r+0x1e0>
 8010730:	2340      	movs	r3, #64	; 0x40
 8010732:	1a9b      	subs	r3, r3, r2
 8010734:	409f      	lsls	r7, r3
 8010736:	4b63      	ldr	r3, [pc, #396]	; (80108c4 <_dtoa_r+0x354>)
 8010738:	0038      	movs	r0, r7
 801073a:	18f3      	adds	r3, r6, r3
 801073c:	40dc      	lsrs	r4, r3
 801073e:	4320      	orrs	r0, r4
 8010740:	f7f1 fe5c 	bl	80023fc <__aeabi_ui2d>
 8010744:	2201      	movs	r2, #1
 8010746:	4b60      	ldr	r3, [pc, #384]	; (80108c8 <_dtoa_r+0x358>)
 8010748:	1e77      	subs	r7, r6, #1
 801074a:	18cb      	adds	r3, r1, r3
 801074c:	9217      	str	r2, [sp, #92]	; 0x5c
 801074e:	e776      	b.n	801063e <_dtoa_r+0xce>
 8010750:	2320      	movs	r3, #32
 8010752:	0020      	movs	r0, r4
 8010754:	1a9b      	subs	r3, r3, r2
 8010756:	4098      	lsls	r0, r3
 8010758:	e7f2      	b.n	8010740 <_dtoa_r+0x1d0>
 801075a:	9016      	str	r0, [sp, #88]	; 0x58
 801075c:	e7ba      	b.n	80106d4 <_dtoa_r+0x164>
 801075e:	920c      	str	r2, [sp, #48]	; 0x30
 8010760:	e7c3      	b.n	80106ea <_dtoa_r+0x17a>
 8010762:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010764:	9a03      	ldr	r2, [sp, #12]
 8010766:	1a9b      	subs	r3, r3, r2
 8010768:	930a      	str	r3, [sp, #40]	; 0x28
 801076a:	4253      	negs	r3, r2
 801076c:	930d      	str	r3, [sp, #52]	; 0x34
 801076e:	2300      	movs	r3, #0
 8010770:	9313      	str	r3, [sp, #76]	; 0x4c
 8010772:	e7c5      	b.n	8010700 <_dtoa_r+0x190>
 8010774:	2300      	movs	r3, #0
 8010776:	930f      	str	r3, [sp, #60]	; 0x3c
 8010778:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801077a:	930b      	str	r3, [sp, #44]	; 0x2c
 801077c:	9307      	str	r3, [sp, #28]
 801077e:	2b00      	cmp	r3, #0
 8010780:	dc13      	bgt.n	80107aa <_dtoa_r+0x23a>
 8010782:	2301      	movs	r3, #1
 8010784:	001a      	movs	r2, r3
 8010786:	930b      	str	r3, [sp, #44]	; 0x2c
 8010788:	9307      	str	r3, [sp, #28]
 801078a:	9223      	str	r2, [sp, #140]	; 0x8c
 801078c:	e00d      	b.n	80107aa <_dtoa_r+0x23a>
 801078e:	2301      	movs	r3, #1
 8010790:	e7f1      	b.n	8010776 <_dtoa_r+0x206>
 8010792:	2300      	movs	r3, #0
 8010794:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8010796:	930f      	str	r3, [sp, #60]	; 0x3c
 8010798:	4694      	mov	ip, r2
 801079a:	9b03      	ldr	r3, [sp, #12]
 801079c:	4463      	add	r3, ip
 801079e:	930b      	str	r3, [sp, #44]	; 0x2c
 80107a0:	3301      	adds	r3, #1
 80107a2:	9307      	str	r3, [sp, #28]
 80107a4:	2b00      	cmp	r3, #0
 80107a6:	dc00      	bgt.n	80107aa <_dtoa_r+0x23a>
 80107a8:	2301      	movs	r3, #1
 80107aa:	2100      	movs	r1, #0
 80107ac:	2204      	movs	r2, #4
 80107ae:	0010      	movs	r0, r2
 80107b0:	3014      	adds	r0, #20
 80107b2:	4298      	cmp	r0, r3
 80107b4:	d91d      	bls.n	80107f2 <_dtoa_r+0x282>
 80107b6:	9b04      	ldr	r3, [sp, #16]
 80107b8:	0018      	movs	r0, r3
 80107ba:	63d9      	str	r1, [r3, #60]	; 0x3c
 80107bc:	f7fc fb18 	bl	800cdf0 <_Balloc>
 80107c0:	9006      	str	r0, [sp, #24]
 80107c2:	2800      	cmp	r0, #0
 80107c4:	d118      	bne.n	80107f8 <_dtoa_r+0x288>
 80107c6:	21b0      	movs	r1, #176	; 0xb0
 80107c8:	4b40      	ldr	r3, [pc, #256]	; (80108cc <_dtoa_r+0x35c>)
 80107ca:	4841      	ldr	r0, [pc, #260]	; (80108d0 <_dtoa_r+0x360>)
 80107cc:	9a06      	ldr	r2, [sp, #24]
 80107ce:	31ff      	adds	r1, #255	; 0xff
 80107d0:	f7ff fdd2 	bl	8010378 <__assert_func>
 80107d4:	2301      	movs	r3, #1
 80107d6:	e7dd      	b.n	8010794 <_dtoa_r+0x224>
 80107d8:	2300      	movs	r3, #0
 80107da:	940f      	str	r4, [sp, #60]	; 0x3c
 80107dc:	9322      	str	r3, [sp, #136]	; 0x88
 80107de:	3b01      	subs	r3, #1
 80107e0:	930b      	str	r3, [sp, #44]	; 0x2c
 80107e2:	9307      	str	r3, [sp, #28]
 80107e4:	2200      	movs	r2, #0
 80107e6:	3313      	adds	r3, #19
 80107e8:	e7cf      	b.n	801078a <_dtoa_r+0x21a>
 80107ea:	2301      	movs	r3, #1
 80107ec:	930f      	str	r3, [sp, #60]	; 0x3c
 80107ee:	3b02      	subs	r3, #2
 80107f0:	e7f6      	b.n	80107e0 <_dtoa_r+0x270>
 80107f2:	3101      	adds	r1, #1
 80107f4:	0052      	lsls	r2, r2, #1
 80107f6:	e7da      	b.n	80107ae <_dtoa_r+0x23e>
 80107f8:	9b04      	ldr	r3, [sp, #16]
 80107fa:	9a06      	ldr	r2, [sp, #24]
 80107fc:	639a      	str	r2, [r3, #56]	; 0x38
 80107fe:	9b07      	ldr	r3, [sp, #28]
 8010800:	2b0e      	cmp	r3, #14
 8010802:	d900      	bls.n	8010806 <_dtoa_r+0x296>
 8010804:	e0e3      	b.n	80109ce <_dtoa_r+0x45e>
 8010806:	2c00      	cmp	r4, #0
 8010808:	d100      	bne.n	801080c <_dtoa_r+0x29c>
 801080a:	e0e0      	b.n	80109ce <_dtoa_r+0x45e>
 801080c:	9b03      	ldr	r3, [sp, #12]
 801080e:	2b00      	cmp	r3, #0
 8010810:	dd62      	ble.n	80108d8 <_dtoa_r+0x368>
 8010812:	210f      	movs	r1, #15
 8010814:	9a03      	ldr	r2, [sp, #12]
 8010816:	4b29      	ldr	r3, [pc, #164]	; (80108bc <_dtoa_r+0x34c>)
 8010818:	400a      	ands	r2, r1
 801081a:	00d2      	lsls	r2, r2, #3
 801081c:	189b      	adds	r3, r3, r2
 801081e:	681e      	ldr	r6, [r3, #0]
 8010820:	685f      	ldr	r7, [r3, #4]
 8010822:	9b03      	ldr	r3, [sp, #12]
 8010824:	2402      	movs	r4, #2
 8010826:	111d      	asrs	r5, r3, #4
 8010828:	05db      	lsls	r3, r3, #23
 801082a:	d50a      	bpl.n	8010842 <_dtoa_r+0x2d2>
 801082c:	4b29      	ldr	r3, [pc, #164]	; (80108d4 <_dtoa_r+0x364>)
 801082e:	400d      	ands	r5, r1
 8010830:	6a1a      	ldr	r2, [r3, #32]
 8010832:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010834:	9810      	ldr	r0, [sp, #64]	; 0x40
 8010836:	9911      	ldr	r1, [sp, #68]	; 0x44
 8010838:	f7f0 fb1e 	bl	8000e78 <__aeabi_ddiv>
 801083c:	9008      	str	r0, [sp, #32]
 801083e:	9109      	str	r1, [sp, #36]	; 0x24
 8010840:	3401      	adds	r4, #1
 8010842:	4b24      	ldr	r3, [pc, #144]	; (80108d4 <_dtoa_r+0x364>)
 8010844:	930e      	str	r3, [sp, #56]	; 0x38
 8010846:	2d00      	cmp	r5, #0
 8010848:	d108      	bne.n	801085c <_dtoa_r+0x2ec>
 801084a:	9808      	ldr	r0, [sp, #32]
 801084c:	9909      	ldr	r1, [sp, #36]	; 0x24
 801084e:	0032      	movs	r2, r6
 8010850:	003b      	movs	r3, r7
 8010852:	f7f0 fb11 	bl	8000e78 <__aeabi_ddiv>
 8010856:	9008      	str	r0, [sp, #32]
 8010858:	9109      	str	r1, [sp, #36]	; 0x24
 801085a:	e058      	b.n	801090e <_dtoa_r+0x39e>
 801085c:	2301      	movs	r3, #1
 801085e:	421d      	tst	r5, r3
 8010860:	d009      	beq.n	8010876 <_dtoa_r+0x306>
 8010862:	18e4      	adds	r4, r4, r3
 8010864:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010866:	0030      	movs	r0, r6
 8010868:	681a      	ldr	r2, [r3, #0]
 801086a:	685b      	ldr	r3, [r3, #4]
 801086c:	0039      	movs	r1, r7
 801086e:	f7f0 fefd 	bl	800166c <__aeabi_dmul>
 8010872:	0006      	movs	r6, r0
 8010874:	000f      	movs	r7, r1
 8010876:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010878:	106d      	asrs	r5, r5, #1
 801087a:	3308      	adds	r3, #8
 801087c:	e7e2      	b.n	8010844 <_dtoa_r+0x2d4>
 801087e:	46c0      	nop			; (mov r8, r8)
 8010880:	7ff00000 	.word	0x7ff00000
 8010884:	0000270f 	.word	0x0000270f
 8010888:	08014d35 	.word	0x08014d35
 801088c:	08014d38 	.word	0x08014d38
 8010890:	08014ca6 	.word	0x08014ca6
 8010894:	08014ca7 	.word	0x08014ca7
 8010898:	3ff00000 	.word	0x3ff00000
 801089c:	fffffc01 	.word	0xfffffc01
 80108a0:	3ff80000 	.word	0x3ff80000
 80108a4:	636f4361 	.word	0x636f4361
 80108a8:	3fd287a7 	.word	0x3fd287a7
 80108ac:	8b60c8b3 	.word	0x8b60c8b3
 80108b0:	3fc68a28 	.word	0x3fc68a28
 80108b4:	509f79fb 	.word	0x509f79fb
 80108b8:	3fd34413 	.word	0x3fd34413
 80108bc:	08014ba0 	.word	0x08014ba0
 80108c0:	00000432 	.word	0x00000432
 80108c4:	00000412 	.word	0x00000412
 80108c8:	fe100000 	.word	0xfe100000
 80108cc:	08014aa9 	.word	0x08014aa9
 80108d0:	08014d39 	.word	0x08014d39
 80108d4:	08014b78 	.word	0x08014b78
 80108d8:	9b03      	ldr	r3, [sp, #12]
 80108da:	2402      	movs	r4, #2
 80108dc:	2b00      	cmp	r3, #0
 80108de:	d016      	beq.n	801090e <_dtoa_r+0x39e>
 80108e0:	9810      	ldr	r0, [sp, #64]	; 0x40
 80108e2:	9911      	ldr	r1, [sp, #68]	; 0x44
 80108e4:	220f      	movs	r2, #15
 80108e6:	425d      	negs	r5, r3
 80108e8:	402a      	ands	r2, r5
 80108ea:	4bdd      	ldr	r3, [pc, #884]	; (8010c60 <_dtoa_r+0x6f0>)
 80108ec:	00d2      	lsls	r2, r2, #3
 80108ee:	189b      	adds	r3, r3, r2
 80108f0:	681a      	ldr	r2, [r3, #0]
 80108f2:	685b      	ldr	r3, [r3, #4]
 80108f4:	f7f0 feba 	bl	800166c <__aeabi_dmul>
 80108f8:	2701      	movs	r7, #1
 80108fa:	2300      	movs	r3, #0
 80108fc:	9008      	str	r0, [sp, #32]
 80108fe:	9109      	str	r1, [sp, #36]	; 0x24
 8010900:	4ed8      	ldr	r6, [pc, #864]	; (8010c64 <_dtoa_r+0x6f4>)
 8010902:	112d      	asrs	r5, r5, #4
 8010904:	2d00      	cmp	r5, #0
 8010906:	d000      	beq.n	801090a <_dtoa_r+0x39a>
 8010908:	e091      	b.n	8010a2e <_dtoa_r+0x4be>
 801090a:	2b00      	cmp	r3, #0
 801090c:	d1a3      	bne.n	8010856 <_dtoa_r+0x2e6>
 801090e:	9e08      	ldr	r6, [sp, #32]
 8010910:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8010912:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8010914:	2b00      	cmp	r3, #0
 8010916:	d100      	bne.n	801091a <_dtoa_r+0x3aa>
 8010918:	e094      	b.n	8010a44 <_dtoa_r+0x4d4>
 801091a:	2200      	movs	r2, #0
 801091c:	0030      	movs	r0, r6
 801091e:	0039      	movs	r1, r7
 8010920:	4bd1      	ldr	r3, [pc, #836]	; (8010c68 <_dtoa_r+0x6f8>)
 8010922:	f7ef fd97 	bl	8000454 <__aeabi_dcmplt>
 8010926:	2800      	cmp	r0, #0
 8010928:	d100      	bne.n	801092c <_dtoa_r+0x3bc>
 801092a:	e08b      	b.n	8010a44 <_dtoa_r+0x4d4>
 801092c:	9b07      	ldr	r3, [sp, #28]
 801092e:	2b00      	cmp	r3, #0
 8010930:	d100      	bne.n	8010934 <_dtoa_r+0x3c4>
 8010932:	e087      	b.n	8010a44 <_dtoa_r+0x4d4>
 8010934:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010936:	2b00      	cmp	r3, #0
 8010938:	dd45      	ble.n	80109c6 <_dtoa_r+0x456>
 801093a:	9b03      	ldr	r3, [sp, #12]
 801093c:	2200      	movs	r2, #0
 801093e:	3b01      	subs	r3, #1
 8010940:	930e      	str	r3, [sp, #56]	; 0x38
 8010942:	0030      	movs	r0, r6
 8010944:	4bc9      	ldr	r3, [pc, #804]	; (8010c6c <_dtoa_r+0x6fc>)
 8010946:	0039      	movs	r1, r7
 8010948:	f7f0 fe90 	bl	800166c <__aeabi_dmul>
 801094c:	9008      	str	r0, [sp, #32]
 801094e:	9109      	str	r1, [sp, #36]	; 0x24
 8010950:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010952:	3401      	adds	r4, #1
 8010954:	0020      	movs	r0, r4
 8010956:	9e08      	ldr	r6, [sp, #32]
 8010958:	9f09      	ldr	r7, [sp, #36]	; 0x24
 801095a:	9312      	str	r3, [sp, #72]	; 0x48
 801095c:	f7f1 fd1e 	bl	800239c <__aeabi_i2d>
 8010960:	0032      	movs	r2, r6
 8010962:	003b      	movs	r3, r7
 8010964:	f7f0 fe82 	bl	800166c <__aeabi_dmul>
 8010968:	2200      	movs	r2, #0
 801096a:	4bc1      	ldr	r3, [pc, #772]	; (8010c70 <_dtoa_r+0x700>)
 801096c:	f7ef ff24 	bl	80007b8 <__aeabi_dadd>
 8010970:	4ac0      	ldr	r2, [pc, #768]	; (8010c74 <_dtoa_r+0x704>)
 8010972:	9014      	str	r0, [sp, #80]	; 0x50
 8010974:	9115      	str	r1, [sp, #84]	; 0x54
 8010976:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8010978:	9c15      	ldr	r4, [sp, #84]	; 0x54
 801097a:	4694      	mov	ip, r2
 801097c:	9308      	str	r3, [sp, #32]
 801097e:	9409      	str	r4, [sp, #36]	; 0x24
 8010980:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010982:	4463      	add	r3, ip
 8010984:	9318      	str	r3, [sp, #96]	; 0x60
 8010986:	9309      	str	r3, [sp, #36]	; 0x24
 8010988:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801098a:	2b00      	cmp	r3, #0
 801098c:	d15e      	bne.n	8010a4c <_dtoa_r+0x4dc>
 801098e:	2200      	movs	r2, #0
 8010990:	4bb9      	ldr	r3, [pc, #740]	; (8010c78 <_dtoa_r+0x708>)
 8010992:	0030      	movs	r0, r6
 8010994:	0039      	movs	r1, r7
 8010996:	f7f1 f92b 	bl	8001bf0 <__aeabi_dsub>
 801099a:	9a08      	ldr	r2, [sp, #32]
 801099c:	9b18      	ldr	r3, [sp, #96]	; 0x60
 801099e:	0004      	movs	r4, r0
 80109a0:	000d      	movs	r5, r1
 80109a2:	f7ef fd6b 	bl	800047c <__aeabi_dcmpgt>
 80109a6:	2800      	cmp	r0, #0
 80109a8:	d000      	beq.n	80109ac <_dtoa_r+0x43c>
 80109aa:	e2b3      	b.n	8010f14 <_dtoa_r+0x9a4>
 80109ac:	48b3      	ldr	r0, [pc, #716]	; (8010c7c <_dtoa_r+0x70c>)
 80109ae:	9915      	ldr	r1, [sp, #84]	; 0x54
 80109b0:	4684      	mov	ip, r0
 80109b2:	4461      	add	r1, ip
 80109b4:	000b      	movs	r3, r1
 80109b6:	0020      	movs	r0, r4
 80109b8:	0029      	movs	r1, r5
 80109ba:	9a08      	ldr	r2, [sp, #32]
 80109bc:	f7ef fd4a 	bl	8000454 <__aeabi_dcmplt>
 80109c0:	2800      	cmp	r0, #0
 80109c2:	d000      	beq.n	80109c6 <_dtoa_r+0x456>
 80109c4:	e2a3      	b.n	8010f0e <_dtoa_r+0x99e>
 80109c6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80109c8:	9c11      	ldr	r4, [sp, #68]	; 0x44
 80109ca:	9308      	str	r3, [sp, #32]
 80109cc:	9409      	str	r4, [sp, #36]	; 0x24
 80109ce:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80109d0:	2b00      	cmp	r3, #0
 80109d2:	da00      	bge.n	80109d6 <_dtoa_r+0x466>
 80109d4:	e179      	b.n	8010cca <_dtoa_r+0x75a>
 80109d6:	9a03      	ldr	r2, [sp, #12]
 80109d8:	2a0e      	cmp	r2, #14
 80109da:	dd00      	ble.n	80109de <_dtoa_r+0x46e>
 80109dc:	e175      	b.n	8010cca <_dtoa_r+0x75a>
 80109de:	4ba0      	ldr	r3, [pc, #640]	; (8010c60 <_dtoa_r+0x6f0>)
 80109e0:	00d2      	lsls	r2, r2, #3
 80109e2:	189b      	adds	r3, r3, r2
 80109e4:	681e      	ldr	r6, [r3, #0]
 80109e6:	685f      	ldr	r7, [r3, #4]
 80109e8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80109ea:	2b00      	cmp	r3, #0
 80109ec:	db00      	blt.n	80109f0 <_dtoa_r+0x480>
 80109ee:	e0e5      	b.n	8010bbc <_dtoa_r+0x64c>
 80109f0:	9b07      	ldr	r3, [sp, #28]
 80109f2:	2b00      	cmp	r3, #0
 80109f4:	dd00      	ble.n	80109f8 <_dtoa_r+0x488>
 80109f6:	e0e1      	b.n	8010bbc <_dtoa_r+0x64c>
 80109f8:	d000      	beq.n	80109fc <_dtoa_r+0x48c>
 80109fa:	e288      	b.n	8010f0e <_dtoa_r+0x99e>
 80109fc:	2200      	movs	r2, #0
 80109fe:	0030      	movs	r0, r6
 8010a00:	0039      	movs	r1, r7
 8010a02:	4b9d      	ldr	r3, [pc, #628]	; (8010c78 <_dtoa_r+0x708>)
 8010a04:	f7f0 fe32 	bl	800166c <__aeabi_dmul>
 8010a08:	9a08      	ldr	r2, [sp, #32]
 8010a0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010a0c:	f7ef fd40 	bl	8000490 <__aeabi_dcmpge>
 8010a10:	9e07      	ldr	r6, [sp, #28]
 8010a12:	0037      	movs	r7, r6
 8010a14:	2800      	cmp	r0, #0
 8010a16:	d000      	beq.n	8010a1a <_dtoa_r+0x4aa>
 8010a18:	e25f      	b.n	8010eda <_dtoa_r+0x96a>
 8010a1a:	9b06      	ldr	r3, [sp, #24]
 8010a1c:	9a06      	ldr	r2, [sp, #24]
 8010a1e:	3301      	adds	r3, #1
 8010a20:	9308      	str	r3, [sp, #32]
 8010a22:	2331      	movs	r3, #49	; 0x31
 8010a24:	7013      	strb	r3, [r2, #0]
 8010a26:	9b03      	ldr	r3, [sp, #12]
 8010a28:	3301      	adds	r3, #1
 8010a2a:	9303      	str	r3, [sp, #12]
 8010a2c:	e25a      	b.n	8010ee4 <_dtoa_r+0x974>
 8010a2e:	423d      	tst	r5, r7
 8010a30:	d005      	beq.n	8010a3e <_dtoa_r+0x4ce>
 8010a32:	6832      	ldr	r2, [r6, #0]
 8010a34:	6873      	ldr	r3, [r6, #4]
 8010a36:	f7f0 fe19 	bl	800166c <__aeabi_dmul>
 8010a3a:	003b      	movs	r3, r7
 8010a3c:	3401      	adds	r4, #1
 8010a3e:	106d      	asrs	r5, r5, #1
 8010a40:	3608      	adds	r6, #8
 8010a42:	e75f      	b.n	8010904 <_dtoa_r+0x394>
 8010a44:	9b03      	ldr	r3, [sp, #12]
 8010a46:	930e      	str	r3, [sp, #56]	; 0x38
 8010a48:	9b07      	ldr	r3, [sp, #28]
 8010a4a:	e783      	b.n	8010954 <_dtoa_r+0x3e4>
 8010a4c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8010a4e:	4b84      	ldr	r3, [pc, #528]	; (8010c60 <_dtoa_r+0x6f0>)
 8010a50:	3a01      	subs	r2, #1
 8010a52:	00d2      	lsls	r2, r2, #3
 8010a54:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8010a56:	189b      	adds	r3, r3, r2
 8010a58:	9c08      	ldr	r4, [sp, #32]
 8010a5a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8010a5c:	681a      	ldr	r2, [r3, #0]
 8010a5e:	685b      	ldr	r3, [r3, #4]
 8010a60:	2900      	cmp	r1, #0
 8010a62:	d051      	beq.n	8010b08 <_dtoa_r+0x598>
 8010a64:	2000      	movs	r0, #0
 8010a66:	4986      	ldr	r1, [pc, #536]	; (8010c80 <_dtoa_r+0x710>)
 8010a68:	f7f0 fa06 	bl	8000e78 <__aeabi_ddiv>
 8010a6c:	0022      	movs	r2, r4
 8010a6e:	002b      	movs	r3, r5
 8010a70:	f7f1 f8be 	bl	8001bf0 <__aeabi_dsub>
 8010a74:	9a06      	ldr	r2, [sp, #24]
 8010a76:	0004      	movs	r4, r0
 8010a78:	4694      	mov	ip, r2
 8010a7a:	000d      	movs	r5, r1
 8010a7c:	9b06      	ldr	r3, [sp, #24]
 8010a7e:	9314      	str	r3, [sp, #80]	; 0x50
 8010a80:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8010a82:	4463      	add	r3, ip
 8010a84:	9318      	str	r3, [sp, #96]	; 0x60
 8010a86:	0039      	movs	r1, r7
 8010a88:	0030      	movs	r0, r6
 8010a8a:	f7f1 fc51 	bl	8002330 <__aeabi_d2iz>
 8010a8e:	9012      	str	r0, [sp, #72]	; 0x48
 8010a90:	f7f1 fc84 	bl	800239c <__aeabi_i2d>
 8010a94:	0002      	movs	r2, r0
 8010a96:	000b      	movs	r3, r1
 8010a98:	0030      	movs	r0, r6
 8010a9a:	0039      	movs	r1, r7
 8010a9c:	f7f1 f8a8 	bl	8001bf0 <__aeabi_dsub>
 8010aa0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8010aa2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8010aa4:	3301      	adds	r3, #1
 8010aa6:	9308      	str	r3, [sp, #32]
 8010aa8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8010aaa:	0006      	movs	r6, r0
 8010aac:	3330      	adds	r3, #48	; 0x30
 8010aae:	7013      	strb	r3, [r2, #0]
 8010ab0:	0022      	movs	r2, r4
 8010ab2:	002b      	movs	r3, r5
 8010ab4:	000f      	movs	r7, r1
 8010ab6:	f7ef fccd 	bl	8000454 <__aeabi_dcmplt>
 8010aba:	2800      	cmp	r0, #0
 8010abc:	d174      	bne.n	8010ba8 <_dtoa_r+0x638>
 8010abe:	0032      	movs	r2, r6
 8010ac0:	003b      	movs	r3, r7
 8010ac2:	2000      	movs	r0, #0
 8010ac4:	4968      	ldr	r1, [pc, #416]	; (8010c68 <_dtoa_r+0x6f8>)
 8010ac6:	f7f1 f893 	bl	8001bf0 <__aeabi_dsub>
 8010aca:	0022      	movs	r2, r4
 8010acc:	002b      	movs	r3, r5
 8010ace:	f7ef fcc1 	bl	8000454 <__aeabi_dcmplt>
 8010ad2:	2800      	cmp	r0, #0
 8010ad4:	d000      	beq.n	8010ad8 <_dtoa_r+0x568>
 8010ad6:	e0d7      	b.n	8010c88 <_dtoa_r+0x718>
 8010ad8:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8010ada:	9a08      	ldr	r2, [sp, #32]
 8010adc:	4293      	cmp	r3, r2
 8010ade:	d100      	bne.n	8010ae2 <_dtoa_r+0x572>
 8010ae0:	e771      	b.n	80109c6 <_dtoa_r+0x456>
 8010ae2:	2200      	movs	r2, #0
 8010ae4:	0020      	movs	r0, r4
 8010ae6:	0029      	movs	r1, r5
 8010ae8:	4b60      	ldr	r3, [pc, #384]	; (8010c6c <_dtoa_r+0x6fc>)
 8010aea:	f7f0 fdbf 	bl	800166c <__aeabi_dmul>
 8010aee:	4b5f      	ldr	r3, [pc, #380]	; (8010c6c <_dtoa_r+0x6fc>)
 8010af0:	0004      	movs	r4, r0
 8010af2:	000d      	movs	r5, r1
 8010af4:	0030      	movs	r0, r6
 8010af6:	0039      	movs	r1, r7
 8010af8:	2200      	movs	r2, #0
 8010afa:	f7f0 fdb7 	bl	800166c <__aeabi_dmul>
 8010afe:	9b08      	ldr	r3, [sp, #32]
 8010b00:	0006      	movs	r6, r0
 8010b02:	000f      	movs	r7, r1
 8010b04:	9314      	str	r3, [sp, #80]	; 0x50
 8010b06:	e7be      	b.n	8010a86 <_dtoa_r+0x516>
 8010b08:	0020      	movs	r0, r4
 8010b0a:	0029      	movs	r1, r5
 8010b0c:	f7f0 fdae 	bl	800166c <__aeabi_dmul>
 8010b10:	9a06      	ldr	r2, [sp, #24]
 8010b12:	9b06      	ldr	r3, [sp, #24]
 8010b14:	4694      	mov	ip, r2
 8010b16:	9308      	str	r3, [sp, #32]
 8010b18:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8010b1a:	9014      	str	r0, [sp, #80]	; 0x50
 8010b1c:	9115      	str	r1, [sp, #84]	; 0x54
 8010b1e:	4463      	add	r3, ip
 8010b20:	9319      	str	r3, [sp, #100]	; 0x64
 8010b22:	0030      	movs	r0, r6
 8010b24:	0039      	movs	r1, r7
 8010b26:	f7f1 fc03 	bl	8002330 <__aeabi_d2iz>
 8010b2a:	9018      	str	r0, [sp, #96]	; 0x60
 8010b2c:	f7f1 fc36 	bl	800239c <__aeabi_i2d>
 8010b30:	0002      	movs	r2, r0
 8010b32:	000b      	movs	r3, r1
 8010b34:	0030      	movs	r0, r6
 8010b36:	0039      	movs	r1, r7
 8010b38:	f7f1 f85a 	bl	8001bf0 <__aeabi_dsub>
 8010b3c:	9e18      	ldr	r6, [sp, #96]	; 0x60
 8010b3e:	9b08      	ldr	r3, [sp, #32]
 8010b40:	3630      	adds	r6, #48	; 0x30
 8010b42:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8010b44:	701e      	strb	r6, [r3, #0]
 8010b46:	3301      	adds	r3, #1
 8010b48:	0004      	movs	r4, r0
 8010b4a:	000d      	movs	r5, r1
 8010b4c:	9308      	str	r3, [sp, #32]
 8010b4e:	4293      	cmp	r3, r2
 8010b50:	d12d      	bne.n	8010bae <_dtoa_r+0x63e>
 8010b52:	9814      	ldr	r0, [sp, #80]	; 0x50
 8010b54:	9915      	ldr	r1, [sp, #84]	; 0x54
 8010b56:	9a06      	ldr	r2, [sp, #24]
 8010b58:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8010b5a:	4694      	mov	ip, r2
 8010b5c:	4463      	add	r3, ip
 8010b5e:	2200      	movs	r2, #0
 8010b60:	9308      	str	r3, [sp, #32]
 8010b62:	4b47      	ldr	r3, [pc, #284]	; (8010c80 <_dtoa_r+0x710>)
 8010b64:	f7ef fe28 	bl	80007b8 <__aeabi_dadd>
 8010b68:	0002      	movs	r2, r0
 8010b6a:	000b      	movs	r3, r1
 8010b6c:	0020      	movs	r0, r4
 8010b6e:	0029      	movs	r1, r5
 8010b70:	f7ef fc84 	bl	800047c <__aeabi_dcmpgt>
 8010b74:	2800      	cmp	r0, #0
 8010b76:	d000      	beq.n	8010b7a <_dtoa_r+0x60a>
 8010b78:	e086      	b.n	8010c88 <_dtoa_r+0x718>
 8010b7a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8010b7c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010b7e:	2000      	movs	r0, #0
 8010b80:	493f      	ldr	r1, [pc, #252]	; (8010c80 <_dtoa_r+0x710>)
 8010b82:	f7f1 f835 	bl	8001bf0 <__aeabi_dsub>
 8010b86:	0002      	movs	r2, r0
 8010b88:	000b      	movs	r3, r1
 8010b8a:	0020      	movs	r0, r4
 8010b8c:	0029      	movs	r1, r5
 8010b8e:	f7ef fc61 	bl	8000454 <__aeabi_dcmplt>
 8010b92:	2800      	cmp	r0, #0
 8010b94:	d100      	bne.n	8010b98 <_dtoa_r+0x628>
 8010b96:	e716      	b.n	80109c6 <_dtoa_r+0x456>
 8010b98:	9b08      	ldr	r3, [sp, #32]
 8010b9a:	001a      	movs	r2, r3
 8010b9c:	3a01      	subs	r2, #1
 8010b9e:	9208      	str	r2, [sp, #32]
 8010ba0:	7812      	ldrb	r2, [r2, #0]
 8010ba2:	2a30      	cmp	r2, #48	; 0x30
 8010ba4:	d0f8      	beq.n	8010b98 <_dtoa_r+0x628>
 8010ba6:	9308      	str	r3, [sp, #32]
 8010ba8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010baa:	9303      	str	r3, [sp, #12]
 8010bac:	e046      	b.n	8010c3c <_dtoa_r+0x6cc>
 8010bae:	2200      	movs	r2, #0
 8010bb0:	4b2e      	ldr	r3, [pc, #184]	; (8010c6c <_dtoa_r+0x6fc>)
 8010bb2:	f7f0 fd5b 	bl	800166c <__aeabi_dmul>
 8010bb6:	0006      	movs	r6, r0
 8010bb8:	000f      	movs	r7, r1
 8010bba:	e7b2      	b.n	8010b22 <_dtoa_r+0x5b2>
 8010bbc:	9b06      	ldr	r3, [sp, #24]
 8010bbe:	9a06      	ldr	r2, [sp, #24]
 8010bc0:	930a      	str	r3, [sp, #40]	; 0x28
 8010bc2:	9b07      	ldr	r3, [sp, #28]
 8010bc4:	9c08      	ldr	r4, [sp, #32]
 8010bc6:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8010bc8:	3b01      	subs	r3, #1
 8010bca:	189b      	adds	r3, r3, r2
 8010bcc:	930b      	str	r3, [sp, #44]	; 0x2c
 8010bce:	0032      	movs	r2, r6
 8010bd0:	003b      	movs	r3, r7
 8010bd2:	0020      	movs	r0, r4
 8010bd4:	0029      	movs	r1, r5
 8010bd6:	f7f0 f94f 	bl	8000e78 <__aeabi_ddiv>
 8010bda:	f7f1 fba9 	bl	8002330 <__aeabi_d2iz>
 8010bde:	9007      	str	r0, [sp, #28]
 8010be0:	f7f1 fbdc 	bl	800239c <__aeabi_i2d>
 8010be4:	0032      	movs	r2, r6
 8010be6:	003b      	movs	r3, r7
 8010be8:	f7f0 fd40 	bl	800166c <__aeabi_dmul>
 8010bec:	0002      	movs	r2, r0
 8010bee:	000b      	movs	r3, r1
 8010bf0:	0020      	movs	r0, r4
 8010bf2:	0029      	movs	r1, r5
 8010bf4:	f7f0 fffc 	bl	8001bf0 <__aeabi_dsub>
 8010bf8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010bfa:	001a      	movs	r2, r3
 8010bfc:	3201      	adds	r2, #1
 8010bfe:	920a      	str	r2, [sp, #40]	; 0x28
 8010c00:	9208      	str	r2, [sp, #32]
 8010c02:	9a07      	ldr	r2, [sp, #28]
 8010c04:	3230      	adds	r2, #48	; 0x30
 8010c06:	701a      	strb	r2, [r3, #0]
 8010c08:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8010c0a:	429a      	cmp	r2, r3
 8010c0c:	d14f      	bne.n	8010cae <_dtoa_r+0x73e>
 8010c0e:	0002      	movs	r2, r0
 8010c10:	000b      	movs	r3, r1
 8010c12:	f7ef fdd1 	bl	80007b8 <__aeabi_dadd>
 8010c16:	0032      	movs	r2, r6
 8010c18:	003b      	movs	r3, r7
 8010c1a:	0004      	movs	r4, r0
 8010c1c:	000d      	movs	r5, r1
 8010c1e:	f7ef fc2d 	bl	800047c <__aeabi_dcmpgt>
 8010c22:	2800      	cmp	r0, #0
 8010c24:	d12e      	bne.n	8010c84 <_dtoa_r+0x714>
 8010c26:	0032      	movs	r2, r6
 8010c28:	003b      	movs	r3, r7
 8010c2a:	0020      	movs	r0, r4
 8010c2c:	0029      	movs	r1, r5
 8010c2e:	f7ef fc0b 	bl	8000448 <__aeabi_dcmpeq>
 8010c32:	2800      	cmp	r0, #0
 8010c34:	d002      	beq.n	8010c3c <_dtoa_r+0x6cc>
 8010c36:	9b07      	ldr	r3, [sp, #28]
 8010c38:	07de      	lsls	r6, r3, #31
 8010c3a:	d423      	bmi.n	8010c84 <_dtoa_r+0x714>
 8010c3c:	9905      	ldr	r1, [sp, #20]
 8010c3e:	9804      	ldr	r0, [sp, #16]
 8010c40:	f7fc f8fe 	bl	800ce40 <_Bfree>
 8010c44:	2300      	movs	r3, #0
 8010c46:	9a08      	ldr	r2, [sp, #32]
 8010c48:	7013      	strb	r3, [r2, #0]
 8010c4a:	9b03      	ldr	r3, [sp, #12]
 8010c4c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8010c4e:	3301      	adds	r3, #1
 8010c50:	6013      	str	r3, [r2, #0]
 8010c52:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8010c54:	2b00      	cmp	r3, #0
 8010c56:	d100      	bne.n	8010c5a <_dtoa_r+0x6ea>
 8010c58:	e4bd      	b.n	80105d6 <_dtoa_r+0x66>
 8010c5a:	9a08      	ldr	r2, [sp, #32]
 8010c5c:	601a      	str	r2, [r3, #0]
 8010c5e:	e4ba      	b.n	80105d6 <_dtoa_r+0x66>
 8010c60:	08014ba0 	.word	0x08014ba0
 8010c64:	08014b78 	.word	0x08014b78
 8010c68:	3ff00000 	.word	0x3ff00000
 8010c6c:	40240000 	.word	0x40240000
 8010c70:	401c0000 	.word	0x401c0000
 8010c74:	fcc00000 	.word	0xfcc00000
 8010c78:	40140000 	.word	0x40140000
 8010c7c:	7cc00000 	.word	0x7cc00000
 8010c80:	3fe00000 	.word	0x3fe00000
 8010c84:	9b03      	ldr	r3, [sp, #12]
 8010c86:	930e      	str	r3, [sp, #56]	; 0x38
 8010c88:	9b08      	ldr	r3, [sp, #32]
 8010c8a:	9308      	str	r3, [sp, #32]
 8010c8c:	3b01      	subs	r3, #1
 8010c8e:	781a      	ldrb	r2, [r3, #0]
 8010c90:	2a39      	cmp	r2, #57	; 0x39
 8010c92:	d108      	bne.n	8010ca6 <_dtoa_r+0x736>
 8010c94:	9a06      	ldr	r2, [sp, #24]
 8010c96:	429a      	cmp	r2, r3
 8010c98:	d1f7      	bne.n	8010c8a <_dtoa_r+0x71a>
 8010c9a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8010c9c:	9906      	ldr	r1, [sp, #24]
 8010c9e:	3201      	adds	r2, #1
 8010ca0:	920e      	str	r2, [sp, #56]	; 0x38
 8010ca2:	2230      	movs	r2, #48	; 0x30
 8010ca4:	700a      	strb	r2, [r1, #0]
 8010ca6:	781a      	ldrb	r2, [r3, #0]
 8010ca8:	3201      	adds	r2, #1
 8010caa:	701a      	strb	r2, [r3, #0]
 8010cac:	e77c      	b.n	8010ba8 <_dtoa_r+0x638>
 8010cae:	2200      	movs	r2, #0
 8010cb0:	4ba9      	ldr	r3, [pc, #676]	; (8010f58 <_dtoa_r+0x9e8>)
 8010cb2:	f7f0 fcdb 	bl	800166c <__aeabi_dmul>
 8010cb6:	2200      	movs	r2, #0
 8010cb8:	2300      	movs	r3, #0
 8010cba:	0004      	movs	r4, r0
 8010cbc:	000d      	movs	r5, r1
 8010cbe:	f7ef fbc3 	bl	8000448 <__aeabi_dcmpeq>
 8010cc2:	2800      	cmp	r0, #0
 8010cc4:	d100      	bne.n	8010cc8 <_dtoa_r+0x758>
 8010cc6:	e782      	b.n	8010bce <_dtoa_r+0x65e>
 8010cc8:	e7b8      	b.n	8010c3c <_dtoa_r+0x6cc>
 8010cca:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 8010ccc:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8010cce:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8010cd0:	2f00      	cmp	r7, #0
 8010cd2:	d012      	beq.n	8010cfa <_dtoa_r+0x78a>
 8010cd4:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8010cd6:	2a01      	cmp	r2, #1
 8010cd8:	dc6e      	bgt.n	8010db8 <_dtoa_r+0x848>
 8010cda:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8010cdc:	2a00      	cmp	r2, #0
 8010cde:	d065      	beq.n	8010dac <_dtoa_r+0x83c>
 8010ce0:	4a9e      	ldr	r2, [pc, #632]	; (8010f5c <_dtoa_r+0x9ec>)
 8010ce2:	189b      	adds	r3, r3, r2
 8010ce4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010ce6:	2101      	movs	r1, #1
 8010ce8:	18d2      	adds	r2, r2, r3
 8010cea:	920a      	str	r2, [sp, #40]	; 0x28
 8010cec:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010cee:	9804      	ldr	r0, [sp, #16]
 8010cf0:	18d3      	adds	r3, r2, r3
 8010cf2:	930c      	str	r3, [sp, #48]	; 0x30
 8010cf4:	f7fc f986 	bl	800d004 <__i2b>
 8010cf8:	0007      	movs	r7, r0
 8010cfa:	2c00      	cmp	r4, #0
 8010cfc:	d00e      	beq.n	8010d1c <_dtoa_r+0x7ac>
 8010cfe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010d00:	2b00      	cmp	r3, #0
 8010d02:	dd0b      	ble.n	8010d1c <_dtoa_r+0x7ac>
 8010d04:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010d06:	0023      	movs	r3, r4
 8010d08:	4294      	cmp	r4, r2
 8010d0a:	dd00      	ble.n	8010d0e <_dtoa_r+0x79e>
 8010d0c:	0013      	movs	r3, r2
 8010d0e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010d10:	1ae4      	subs	r4, r4, r3
 8010d12:	1ad2      	subs	r2, r2, r3
 8010d14:	920a      	str	r2, [sp, #40]	; 0x28
 8010d16:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010d18:	1ad3      	subs	r3, r2, r3
 8010d1a:	930c      	str	r3, [sp, #48]	; 0x30
 8010d1c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010d1e:	2b00      	cmp	r3, #0
 8010d20:	d01e      	beq.n	8010d60 <_dtoa_r+0x7f0>
 8010d22:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010d24:	2b00      	cmp	r3, #0
 8010d26:	d05c      	beq.n	8010de2 <_dtoa_r+0x872>
 8010d28:	2d00      	cmp	r5, #0
 8010d2a:	dd10      	ble.n	8010d4e <_dtoa_r+0x7de>
 8010d2c:	0039      	movs	r1, r7
 8010d2e:	002a      	movs	r2, r5
 8010d30:	9804      	ldr	r0, [sp, #16]
 8010d32:	f7fc fa2f 	bl	800d194 <__pow5mult>
 8010d36:	9a05      	ldr	r2, [sp, #20]
 8010d38:	0001      	movs	r1, r0
 8010d3a:	0007      	movs	r7, r0
 8010d3c:	9804      	ldr	r0, [sp, #16]
 8010d3e:	f7fc f979 	bl	800d034 <__multiply>
 8010d42:	0006      	movs	r6, r0
 8010d44:	9905      	ldr	r1, [sp, #20]
 8010d46:	9804      	ldr	r0, [sp, #16]
 8010d48:	f7fc f87a 	bl	800ce40 <_Bfree>
 8010d4c:	9605      	str	r6, [sp, #20]
 8010d4e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010d50:	1b5a      	subs	r2, r3, r5
 8010d52:	42ab      	cmp	r3, r5
 8010d54:	d004      	beq.n	8010d60 <_dtoa_r+0x7f0>
 8010d56:	9905      	ldr	r1, [sp, #20]
 8010d58:	9804      	ldr	r0, [sp, #16]
 8010d5a:	f7fc fa1b 	bl	800d194 <__pow5mult>
 8010d5e:	9005      	str	r0, [sp, #20]
 8010d60:	2101      	movs	r1, #1
 8010d62:	9804      	ldr	r0, [sp, #16]
 8010d64:	f7fc f94e 	bl	800d004 <__i2b>
 8010d68:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8010d6a:	0006      	movs	r6, r0
 8010d6c:	2b00      	cmp	r3, #0
 8010d6e:	dd3a      	ble.n	8010de6 <_dtoa_r+0x876>
 8010d70:	001a      	movs	r2, r3
 8010d72:	0001      	movs	r1, r0
 8010d74:	9804      	ldr	r0, [sp, #16]
 8010d76:	f7fc fa0d 	bl	800d194 <__pow5mult>
 8010d7a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010d7c:	0006      	movs	r6, r0
 8010d7e:	2500      	movs	r5, #0
 8010d80:	2b01      	cmp	r3, #1
 8010d82:	dc38      	bgt.n	8010df6 <_dtoa_r+0x886>
 8010d84:	2500      	movs	r5, #0
 8010d86:	9b08      	ldr	r3, [sp, #32]
 8010d88:	42ab      	cmp	r3, r5
 8010d8a:	d130      	bne.n	8010dee <_dtoa_r+0x87e>
 8010d8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010d8e:	031b      	lsls	r3, r3, #12
 8010d90:	42ab      	cmp	r3, r5
 8010d92:	d12c      	bne.n	8010dee <_dtoa_r+0x87e>
 8010d94:	4b72      	ldr	r3, [pc, #456]	; (8010f60 <_dtoa_r+0x9f0>)
 8010d96:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010d98:	4213      	tst	r3, r2
 8010d9a:	d028      	beq.n	8010dee <_dtoa_r+0x87e>
 8010d9c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010d9e:	3501      	adds	r5, #1
 8010da0:	3301      	adds	r3, #1
 8010da2:	930a      	str	r3, [sp, #40]	; 0x28
 8010da4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010da6:	3301      	adds	r3, #1
 8010da8:	930c      	str	r3, [sp, #48]	; 0x30
 8010daa:	e020      	b.n	8010dee <_dtoa_r+0x87e>
 8010dac:	2336      	movs	r3, #54	; 0x36
 8010dae:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8010db0:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8010db2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8010db4:	1a9b      	subs	r3, r3, r2
 8010db6:	e795      	b.n	8010ce4 <_dtoa_r+0x774>
 8010db8:	9b07      	ldr	r3, [sp, #28]
 8010dba:	1e5d      	subs	r5, r3, #1
 8010dbc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010dbe:	42ab      	cmp	r3, r5
 8010dc0:	db07      	blt.n	8010dd2 <_dtoa_r+0x862>
 8010dc2:	1b5d      	subs	r5, r3, r5
 8010dc4:	9b07      	ldr	r3, [sp, #28]
 8010dc6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8010dc8:	2b00      	cmp	r3, #0
 8010dca:	da8b      	bge.n	8010ce4 <_dtoa_r+0x774>
 8010dcc:	1ae4      	subs	r4, r4, r3
 8010dce:	2300      	movs	r3, #0
 8010dd0:	e788      	b.n	8010ce4 <_dtoa_r+0x774>
 8010dd2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010dd4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8010dd6:	1aeb      	subs	r3, r5, r3
 8010dd8:	18d3      	adds	r3, r2, r3
 8010dda:	950d      	str	r5, [sp, #52]	; 0x34
 8010ddc:	9313      	str	r3, [sp, #76]	; 0x4c
 8010dde:	2500      	movs	r5, #0
 8010de0:	e7f0      	b.n	8010dc4 <_dtoa_r+0x854>
 8010de2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010de4:	e7b7      	b.n	8010d56 <_dtoa_r+0x7e6>
 8010de6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010de8:	2500      	movs	r5, #0
 8010dea:	2b01      	cmp	r3, #1
 8010dec:	ddca      	ble.n	8010d84 <_dtoa_r+0x814>
 8010dee:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8010df0:	2001      	movs	r0, #1
 8010df2:	2b00      	cmp	r3, #0
 8010df4:	d008      	beq.n	8010e08 <_dtoa_r+0x898>
 8010df6:	6933      	ldr	r3, [r6, #16]
 8010df8:	3303      	adds	r3, #3
 8010dfa:	009b      	lsls	r3, r3, #2
 8010dfc:	18f3      	adds	r3, r6, r3
 8010dfe:	6858      	ldr	r0, [r3, #4]
 8010e00:	f7fc f8b8 	bl	800cf74 <__hi0bits>
 8010e04:	2320      	movs	r3, #32
 8010e06:	1a18      	subs	r0, r3, r0
 8010e08:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010e0a:	1818      	adds	r0, r3, r0
 8010e0c:	0002      	movs	r2, r0
 8010e0e:	231f      	movs	r3, #31
 8010e10:	401a      	ands	r2, r3
 8010e12:	4218      	tst	r0, r3
 8010e14:	d047      	beq.n	8010ea6 <_dtoa_r+0x936>
 8010e16:	3301      	adds	r3, #1
 8010e18:	1a9b      	subs	r3, r3, r2
 8010e1a:	2b04      	cmp	r3, #4
 8010e1c:	dd3f      	ble.n	8010e9e <_dtoa_r+0x92e>
 8010e1e:	231c      	movs	r3, #28
 8010e20:	1a9b      	subs	r3, r3, r2
 8010e22:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010e24:	18e4      	adds	r4, r4, r3
 8010e26:	18d2      	adds	r2, r2, r3
 8010e28:	920a      	str	r2, [sp, #40]	; 0x28
 8010e2a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010e2c:	18d3      	adds	r3, r2, r3
 8010e2e:	930c      	str	r3, [sp, #48]	; 0x30
 8010e30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010e32:	2b00      	cmp	r3, #0
 8010e34:	dd05      	ble.n	8010e42 <_dtoa_r+0x8d2>
 8010e36:	001a      	movs	r2, r3
 8010e38:	9905      	ldr	r1, [sp, #20]
 8010e3a:	9804      	ldr	r0, [sp, #16]
 8010e3c:	f7fc f9ec 	bl	800d218 <__lshift>
 8010e40:	9005      	str	r0, [sp, #20]
 8010e42:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010e44:	2b00      	cmp	r3, #0
 8010e46:	dd05      	ble.n	8010e54 <_dtoa_r+0x8e4>
 8010e48:	0031      	movs	r1, r6
 8010e4a:	001a      	movs	r2, r3
 8010e4c:	9804      	ldr	r0, [sp, #16]
 8010e4e:	f7fc f9e3 	bl	800d218 <__lshift>
 8010e52:	0006      	movs	r6, r0
 8010e54:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8010e56:	2b00      	cmp	r3, #0
 8010e58:	d027      	beq.n	8010eaa <_dtoa_r+0x93a>
 8010e5a:	0031      	movs	r1, r6
 8010e5c:	9805      	ldr	r0, [sp, #20]
 8010e5e:	f7fc fa49 	bl	800d2f4 <__mcmp>
 8010e62:	2800      	cmp	r0, #0
 8010e64:	da21      	bge.n	8010eaa <_dtoa_r+0x93a>
 8010e66:	9b03      	ldr	r3, [sp, #12]
 8010e68:	220a      	movs	r2, #10
 8010e6a:	3b01      	subs	r3, #1
 8010e6c:	9303      	str	r3, [sp, #12]
 8010e6e:	9905      	ldr	r1, [sp, #20]
 8010e70:	2300      	movs	r3, #0
 8010e72:	9804      	ldr	r0, [sp, #16]
 8010e74:	f7fb ffee 	bl	800ce54 <__multadd>
 8010e78:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010e7a:	9005      	str	r0, [sp, #20]
 8010e7c:	2b00      	cmp	r3, #0
 8010e7e:	d100      	bne.n	8010e82 <_dtoa_r+0x912>
 8010e80:	e15d      	b.n	801113e <_dtoa_r+0xbce>
 8010e82:	2300      	movs	r3, #0
 8010e84:	0039      	movs	r1, r7
 8010e86:	220a      	movs	r2, #10
 8010e88:	9804      	ldr	r0, [sp, #16]
 8010e8a:	f7fb ffe3 	bl	800ce54 <__multadd>
 8010e8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010e90:	0007      	movs	r7, r0
 8010e92:	2b00      	cmp	r3, #0
 8010e94:	dc49      	bgt.n	8010f2a <_dtoa_r+0x9ba>
 8010e96:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010e98:	2b02      	cmp	r3, #2
 8010e9a:	dc0e      	bgt.n	8010eba <_dtoa_r+0x94a>
 8010e9c:	e045      	b.n	8010f2a <_dtoa_r+0x9ba>
 8010e9e:	2b04      	cmp	r3, #4
 8010ea0:	d0c6      	beq.n	8010e30 <_dtoa_r+0x8c0>
 8010ea2:	331c      	adds	r3, #28
 8010ea4:	e7bd      	b.n	8010e22 <_dtoa_r+0x8b2>
 8010ea6:	0013      	movs	r3, r2
 8010ea8:	e7fb      	b.n	8010ea2 <_dtoa_r+0x932>
 8010eaa:	9b07      	ldr	r3, [sp, #28]
 8010eac:	2b00      	cmp	r3, #0
 8010eae:	dc36      	bgt.n	8010f1e <_dtoa_r+0x9ae>
 8010eb0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010eb2:	2b02      	cmp	r3, #2
 8010eb4:	dd33      	ble.n	8010f1e <_dtoa_r+0x9ae>
 8010eb6:	9b07      	ldr	r3, [sp, #28]
 8010eb8:	930b      	str	r3, [sp, #44]	; 0x2c
 8010eba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010ebc:	2b00      	cmp	r3, #0
 8010ebe:	d10c      	bne.n	8010eda <_dtoa_r+0x96a>
 8010ec0:	0031      	movs	r1, r6
 8010ec2:	2205      	movs	r2, #5
 8010ec4:	9804      	ldr	r0, [sp, #16]
 8010ec6:	f7fb ffc5 	bl	800ce54 <__multadd>
 8010eca:	0006      	movs	r6, r0
 8010ecc:	0001      	movs	r1, r0
 8010ece:	9805      	ldr	r0, [sp, #20]
 8010ed0:	f7fc fa10 	bl	800d2f4 <__mcmp>
 8010ed4:	2800      	cmp	r0, #0
 8010ed6:	dd00      	ble.n	8010eda <_dtoa_r+0x96a>
 8010ed8:	e59f      	b.n	8010a1a <_dtoa_r+0x4aa>
 8010eda:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8010edc:	43db      	mvns	r3, r3
 8010ede:	9303      	str	r3, [sp, #12]
 8010ee0:	9b06      	ldr	r3, [sp, #24]
 8010ee2:	9308      	str	r3, [sp, #32]
 8010ee4:	2500      	movs	r5, #0
 8010ee6:	0031      	movs	r1, r6
 8010ee8:	9804      	ldr	r0, [sp, #16]
 8010eea:	f7fb ffa9 	bl	800ce40 <_Bfree>
 8010eee:	2f00      	cmp	r7, #0
 8010ef0:	d100      	bne.n	8010ef4 <_dtoa_r+0x984>
 8010ef2:	e6a3      	b.n	8010c3c <_dtoa_r+0x6cc>
 8010ef4:	2d00      	cmp	r5, #0
 8010ef6:	d005      	beq.n	8010f04 <_dtoa_r+0x994>
 8010ef8:	42bd      	cmp	r5, r7
 8010efa:	d003      	beq.n	8010f04 <_dtoa_r+0x994>
 8010efc:	0029      	movs	r1, r5
 8010efe:	9804      	ldr	r0, [sp, #16]
 8010f00:	f7fb ff9e 	bl	800ce40 <_Bfree>
 8010f04:	0039      	movs	r1, r7
 8010f06:	9804      	ldr	r0, [sp, #16]
 8010f08:	f7fb ff9a 	bl	800ce40 <_Bfree>
 8010f0c:	e696      	b.n	8010c3c <_dtoa_r+0x6cc>
 8010f0e:	2600      	movs	r6, #0
 8010f10:	0037      	movs	r7, r6
 8010f12:	e7e2      	b.n	8010eda <_dtoa_r+0x96a>
 8010f14:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010f16:	9e12      	ldr	r6, [sp, #72]	; 0x48
 8010f18:	9303      	str	r3, [sp, #12]
 8010f1a:	0037      	movs	r7, r6
 8010f1c:	e57d      	b.n	8010a1a <_dtoa_r+0x4aa>
 8010f1e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010f20:	2b00      	cmp	r3, #0
 8010f22:	d100      	bne.n	8010f26 <_dtoa_r+0x9b6>
 8010f24:	e0c3      	b.n	80110ae <_dtoa_r+0xb3e>
 8010f26:	9b07      	ldr	r3, [sp, #28]
 8010f28:	930b      	str	r3, [sp, #44]	; 0x2c
 8010f2a:	2c00      	cmp	r4, #0
 8010f2c:	dd05      	ble.n	8010f3a <_dtoa_r+0x9ca>
 8010f2e:	0039      	movs	r1, r7
 8010f30:	0022      	movs	r2, r4
 8010f32:	9804      	ldr	r0, [sp, #16]
 8010f34:	f7fc f970 	bl	800d218 <__lshift>
 8010f38:	0007      	movs	r7, r0
 8010f3a:	0038      	movs	r0, r7
 8010f3c:	2d00      	cmp	r5, #0
 8010f3e:	d024      	beq.n	8010f8a <_dtoa_r+0xa1a>
 8010f40:	6879      	ldr	r1, [r7, #4]
 8010f42:	9804      	ldr	r0, [sp, #16]
 8010f44:	f7fb ff54 	bl	800cdf0 <_Balloc>
 8010f48:	1e04      	subs	r4, r0, #0
 8010f4a:	d111      	bne.n	8010f70 <_dtoa_r+0xa00>
 8010f4c:	0022      	movs	r2, r4
 8010f4e:	4b05      	ldr	r3, [pc, #20]	; (8010f64 <_dtoa_r+0x9f4>)
 8010f50:	4805      	ldr	r0, [pc, #20]	; (8010f68 <_dtoa_r+0x9f8>)
 8010f52:	4906      	ldr	r1, [pc, #24]	; (8010f6c <_dtoa_r+0x9fc>)
 8010f54:	e43c      	b.n	80107d0 <_dtoa_r+0x260>
 8010f56:	46c0      	nop			; (mov r8, r8)
 8010f58:	40240000 	.word	0x40240000
 8010f5c:	00000433 	.word	0x00000433
 8010f60:	7ff00000 	.word	0x7ff00000
 8010f64:	08014aa9 	.word	0x08014aa9
 8010f68:	08014d39 	.word	0x08014d39
 8010f6c:	000002ef 	.word	0x000002ef
 8010f70:	0039      	movs	r1, r7
 8010f72:	693a      	ldr	r2, [r7, #16]
 8010f74:	310c      	adds	r1, #12
 8010f76:	3202      	adds	r2, #2
 8010f78:	0092      	lsls	r2, r2, #2
 8010f7a:	300c      	adds	r0, #12
 8010f7c:	f7fb fa9d 	bl	800c4ba <memcpy>
 8010f80:	2201      	movs	r2, #1
 8010f82:	0021      	movs	r1, r4
 8010f84:	9804      	ldr	r0, [sp, #16]
 8010f86:	f7fc f947 	bl	800d218 <__lshift>
 8010f8a:	9b06      	ldr	r3, [sp, #24]
 8010f8c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8010f8e:	9307      	str	r3, [sp, #28]
 8010f90:	3b01      	subs	r3, #1
 8010f92:	189b      	adds	r3, r3, r2
 8010f94:	2201      	movs	r2, #1
 8010f96:	003d      	movs	r5, r7
 8010f98:	0007      	movs	r7, r0
 8010f9a:	930e      	str	r3, [sp, #56]	; 0x38
 8010f9c:	9b08      	ldr	r3, [sp, #32]
 8010f9e:	4013      	ands	r3, r2
 8010fa0:	930d      	str	r3, [sp, #52]	; 0x34
 8010fa2:	0031      	movs	r1, r6
 8010fa4:	9805      	ldr	r0, [sp, #20]
 8010fa6:	f7ff fa53 	bl	8010450 <quorem>
 8010faa:	0029      	movs	r1, r5
 8010fac:	0004      	movs	r4, r0
 8010fae:	900b      	str	r0, [sp, #44]	; 0x2c
 8010fb0:	9805      	ldr	r0, [sp, #20]
 8010fb2:	f7fc f99f 	bl	800d2f4 <__mcmp>
 8010fb6:	003a      	movs	r2, r7
 8010fb8:	900c      	str	r0, [sp, #48]	; 0x30
 8010fba:	0031      	movs	r1, r6
 8010fbc:	9804      	ldr	r0, [sp, #16]
 8010fbe:	f7fc f9b5 	bl	800d32c <__mdiff>
 8010fc2:	2201      	movs	r2, #1
 8010fc4:	68c3      	ldr	r3, [r0, #12]
 8010fc6:	3430      	adds	r4, #48	; 0x30
 8010fc8:	9008      	str	r0, [sp, #32]
 8010fca:	920a      	str	r2, [sp, #40]	; 0x28
 8010fcc:	2b00      	cmp	r3, #0
 8010fce:	d104      	bne.n	8010fda <_dtoa_r+0xa6a>
 8010fd0:	0001      	movs	r1, r0
 8010fd2:	9805      	ldr	r0, [sp, #20]
 8010fd4:	f7fc f98e 	bl	800d2f4 <__mcmp>
 8010fd8:	900a      	str	r0, [sp, #40]	; 0x28
 8010fda:	9908      	ldr	r1, [sp, #32]
 8010fdc:	9804      	ldr	r0, [sp, #16]
 8010fde:	f7fb ff2f 	bl	800ce40 <_Bfree>
 8010fe2:	9b07      	ldr	r3, [sp, #28]
 8010fe4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010fe6:	3301      	adds	r3, #1
 8010fe8:	9308      	str	r3, [sp, #32]
 8010fea:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010fec:	4313      	orrs	r3, r2
 8010fee:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010ff0:	4313      	orrs	r3, r2
 8010ff2:	d109      	bne.n	8011008 <_dtoa_r+0xa98>
 8010ff4:	2c39      	cmp	r4, #57	; 0x39
 8010ff6:	d022      	beq.n	801103e <_dtoa_r+0xace>
 8010ff8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010ffa:	2b00      	cmp	r3, #0
 8010ffc:	dd01      	ble.n	8011002 <_dtoa_r+0xa92>
 8010ffe:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8011000:	3431      	adds	r4, #49	; 0x31
 8011002:	9b07      	ldr	r3, [sp, #28]
 8011004:	701c      	strb	r4, [r3, #0]
 8011006:	e76e      	b.n	8010ee6 <_dtoa_r+0x976>
 8011008:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801100a:	2b00      	cmp	r3, #0
 801100c:	db04      	blt.n	8011018 <_dtoa_r+0xaa8>
 801100e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8011010:	4313      	orrs	r3, r2
 8011012:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8011014:	4313      	orrs	r3, r2
 8011016:	d11e      	bne.n	8011056 <_dtoa_r+0xae6>
 8011018:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801101a:	2b00      	cmp	r3, #0
 801101c:	ddf1      	ble.n	8011002 <_dtoa_r+0xa92>
 801101e:	9905      	ldr	r1, [sp, #20]
 8011020:	2201      	movs	r2, #1
 8011022:	9804      	ldr	r0, [sp, #16]
 8011024:	f7fc f8f8 	bl	800d218 <__lshift>
 8011028:	0031      	movs	r1, r6
 801102a:	9005      	str	r0, [sp, #20]
 801102c:	f7fc f962 	bl	800d2f4 <__mcmp>
 8011030:	2800      	cmp	r0, #0
 8011032:	dc02      	bgt.n	801103a <_dtoa_r+0xaca>
 8011034:	d1e5      	bne.n	8011002 <_dtoa_r+0xa92>
 8011036:	07e3      	lsls	r3, r4, #31
 8011038:	d5e3      	bpl.n	8011002 <_dtoa_r+0xa92>
 801103a:	2c39      	cmp	r4, #57	; 0x39
 801103c:	d1df      	bne.n	8010ffe <_dtoa_r+0xa8e>
 801103e:	2339      	movs	r3, #57	; 0x39
 8011040:	9a07      	ldr	r2, [sp, #28]
 8011042:	7013      	strb	r3, [r2, #0]
 8011044:	9b08      	ldr	r3, [sp, #32]
 8011046:	9308      	str	r3, [sp, #32]
 8011048:	3b01      	subs	r3, #1
 801104a:	781a      	ldrb	r2, [r3, #0]
 801104c:	2a39      	cmp	r2, #57	; 0x39
 801104e:	d063      	beq.n	8011118 <_dtoa_r+0xba8>
 8011050:	3201      	adds	r2, #1
 8011052:	701a      	strb	r2, [r3, #0]
 8011054:	e747      	b.n	8010ee6 <_dtoa_r+0x976>
 8011056:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011058:	2b00      	cmp	r3, #0
 801105a:	dd03      	ble.n	8011064 <_dtoa_r+0xaf4>
 801105c:	2c39      	cmp	r4, #57	; 0x39
 801105e:	d0ee      	beq.n	801103e <_dtoa_r+0xace>
 8011060:	3401      	adds	r4, #1
 8011062:	e7ce      	b.n	8011002 <_dtoa_r+0xa92>
 8011064:	9b07      	ldr	r3, [sp, #28]
 8011066:	9a07      	ldr	r2, [sp, #28]
 8011068:	701c      	strb	r4, [r3, #0]
 801106a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801106c:	4293      	cmp	r3, r2
 801106e:	d03e      	beq.n	80110ee <_dtoa_r+0xb7e>
 8011070:	2300      	movs	r3, #0
 8011072:	220a      	movs	r2, #10
 8011074:	9905      	ldr	r1, [sp, #20]
 8011076:	9804      	ldr	r0, [sp, #16]
 8011078:	f7fb feec 	bl	800ce54 <__multadd>
 801107c:	2300      	movs	r3, #0
 801107e:	9005      	str	r0, [sp, #20]
 8011080:	220a      	movs	r2, #10
 8011082:	0029      	movs	r1, r5
 8011084:	9804      	ldr	r0, [sp, #16]
 8011086:	42bd      	cmp	r5, r7
 8011088:	d106      	bne.n	8011098 <_dtoa_r+0xb28>
 801108a:	f7fb fee3 	bl	800ce54 <__multadd>
 801108e:	0005      	movs	r5, r0
 8011090:	0007      	movs	r7, r0
 8011092:	9b08      	ldr	r3, [sp, #32]
 8011094:	9307      	str	r3, [sp, #28]
 8011096:	e784      	b.n	8010fa2 <_dtoa_r+0xa32>
 8011098:	f7fb fedc 	bl	800ce54 <__multadd>
 801109c:	0039      	movs	r1, r7
 801109e:	0005      	movs	r5, r0
 80110a0:	2300      	movs	r3, #0
 80110a2:	220a      	movs	r2, #10
 80110a4:	9804      	ldr	r0, [sp, #16]
 80110a6:	f7fb fed5 	bl	800ce54 <__multadd>
 80110aa:	0007      	movs	r7, r0
 80110ac:	e7f1      	b.n	8011092 <_dtoa_r+0xb22>
 80110ae:	9b07      	ldr	r3, [sp, #28]
 80110b0:	930b      	str	r3, [sp, #44]	; 0x2c
 80110b2:	2500      	movs	r5, #0
 80110b4:	0031      	movs	r1, r6
 80110b6:	9805      	ldr	r0, [sp, #20]
 80110b8:	f7ff f9ca 	bl	8010450 <quorem>
 80110bc:	9b06      	ldr	r3, [sp, #24]
 80110be:	3030      	adds	r0, #48	; 0x30
 80110c0:	5558      	strb	r0, [r3, r5]
 80110c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80110c4:	3501      	adds	r5, #1
 80110c6:	0004      	movs	r4, r0
 80110c8:	42ab      	cmp	r3, r5
 80110ca:	dd07      	ble.n	80110dc <_dtoa_r+0xb6c>
 80110cc:	2300      	movs	r3, #0
 80110ce:	220a      	movs	r2, #10
 80110d0:	9905      	ldr	r1, [sp, #20]
 80110d2:	9804      	ldr	r0, [sp, #16]
 80110d4:	f7fb febe 	bl	800ce54 <__multadd>
 80110d8:	9005      	str	r0, [sp, #20]
 80110da:	e7eb      	b.n	80110b4 <_dtoa_r+0xb44>
 80110dc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80110de:	2301      	movs	r3, #1
 80110e0:	2a00      	cmp	r2, #0
 80110e2:	dd00      	ble.n	80110e6 <_dtoa_r+0xb76>
 80110e4:	0013      	movs	r3, r2
 80110e6:	2500      	movs	r5, #0
 80110e8:	9a06      	ldr	r2, [sp, #24]
 80110ea:	18d3      	adds	r3, r2, r3
 80110ec:	9308      	str	r3, [sp, #32]
 80110ee:	9905      	ldr	r1, [sp, #20]
 80110f0:	2201      	movs	r2, #1
 80110f2:	9804      	ldr	r0, [sp, #16]
 80110f4:	f7fc f890 	bl	800d218 <__lshift>
 80110f8:	0031      	movs	r1, r6
 80110fa:	9005      	str	r0, [sp, #20]
 80110fc:	f7fc f8fa 	bl	800d2f4 <__mcmp>
 8011100:	2800      	cmp	r0, #0
 8011102:	dc9f      	bgt.n	8011044 <_dtoa_r+0xad4>
 8011104:	d101      	bne.n	801110a <_dtoa_r+0xb9a>
 8011106:	07e4      	lsls	r4, r4, #31
 8011108:	d49c      	bmi.n	8011044 <_dtoa_r+0xad4>
 801110a:	9b08      	ldr	r3, [sp, #32]
 801110c:	9308      	str	r3, [sp, #32]
 801110e:	3b01      	subs	r3, #1
 8011110:	781a      	ldrb	r2, [r3, #0]
 8011112:	2a30      	cmp	r2, #48	; 0x30
 8011114:	d0fa      	beq.n	801110c <_dtoa_r+0xb9c>
 8011116:	e6e6      	b.n	8010ee6 <_dtoa_r+0x976>
 8011118:	9a06      	ldr	r2, [sp, #24]
 801111a:	429a      	cmp	r2, r3
 801111c:	d193      	bne.n	8011046 <_dtoa_r+0xad6>
 801111e:	9b03      	ldr	r3, [sp, #12]
 8011120:	3301      	adds	r3, #1
 8011122:	9303      	str	r3, [sp, #12]
 8011124:	2331      	movs	r3, #49	; 0x31
 8011126:	7013      	strb	r3, [r2, #0]
 8011128:	e6dd      	b.n	8010ee6 <_dtoa_r+0x976>
 801112a:	4b09      	ldr	r3, [pc, #36]	; (8011150 <_dtoa_r+0xbe0>)
 801112c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 801112e:	9306      	str	r3, [sp, #24]
 8011130:	4b08      	ldr	r3, [pc, #32]	; (8011154 <_dtoa_r+0xbe4>)
 8011132:	2a00      	cmp	r2, #0
 8011134:	d001      	beq.n	801113a <_dtoa_r+0xbca>
 8011136:	f7ff fa4c 	bl	80105d2 <_dtoa_r+0x62>
 801113a:	f7ff fa4c 	bl	80105d6 <_dtoa_r+0x66>
 801113e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011140:	2b00      	cmp	r3, #0
 8011142:	dcb6      	bgt.n	80110b2 <_dtoa_r+0xb42>
 8011144:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011146:	2b02      	cmp	r3, #2
 8011148:	dd00      	ble.n	801114c <_dtoa_r+0xbdc>
 801114a:	e6b6      	b.n	8010eba <_dtoa_r+0x94a>
 801114c:	e7b1      	b.n	80110b2 <_dtoa_r+0xb42>
 801114e:	46c0      	nop			; (mov r8, r8)
 8011150:	08014d2c 	.word	0x08014d2c
 8011154:	08014d34 	.word	0x08014d34

08011158 <realloc>:
 8011158:	b510      	push	{r4, lr}
 801115a:	4b03      	ldr	r3, [pc, #12]	; (8011168 <realloc+0x10>)
 801115c:	000a      	movs	r2, r1
 801115e:	0001      	movs	r1, r0
 8011160:	6818      	ldr	r0, [r3, #0]
 8011162:	f000 f803 	bl	801116c <_realloc_r>
 8011166:	bd10      	pop	{r4, pc}
 8011168:	200006d0 	.word	0x200006d0

0801116c <_realloc_r>:
 801116c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801116e:	b087      	sub	sp, #28
 8011170:	1e0c      	subs	r4, r1, #0
 8011172:	9001      	str	r0, [sp, #4]
 8011174:	9205      	str	r2, [sp, #20]
 8011176:	d106      	bne.n	8011186 <_realloc_r+0x1a>
 8011178:	0011      	movs	r1, r2
 801117a:	f7f9 fd5f 	bl	800ac3c <_malloc_r>
 801117e:	0007      	movs	r7, r0
 8011180:	0038      	movs	r0, r7
 8011182:	b007      	add	sp, #28
 8011184:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011186:	9801      	ldr	r0, [sp, #4]
 8011188:	f7f9 ff6c 	bl	800b064 <__malloc_lock>
 801118c:	0023      	movs	r3, r4
 801118e:	3b08      	subs	r3, #8
 8011190:	685f      	ldr	r7, [r3, #4]
 8011192:	9304      	str	r3, [sp, #16]
 8011194:	9b05      	ldr	r3, [sp, #20]
 8011196:	330b      	adds	r3, #11
 8011198:	2b16      	cmp	r3, #22
 801119a:	d908      	bls.n	80111ae <_realloc_r+0x42>
 801119c:	2207      	movs	r2, #7
 801119e:	4393      	bics	r3, r2
 80111a0:	9300      	str	r3, [sp, #0]
 80111a2:	d506      	bpl.n	80111b2 <_realloc_r+0x46>
 80111a4:	230c      	movs	r3, #12
 80111a6:	9a01      	ldr	r2, [sp, #4]
 80111a8:	2700      	movs	r7, #0
 80111aa:	6013      	str	r3, [r2, #0]
 80111ac:	e7e8      	b.n	8011180 <_realloc_r+0x14>
 80111ae:	2310      	movs	r3, #16
 80111b0:	9300      	str	r3, [sp, #0]
 80111b2:	9b00      	ldr	r3, [sp, #0]
 80111b4:	9a05      	ldr	r2, [sp, #20]
 80111b6:	4293      	cmp	r3, r2
 80111b8:	d3f4      	bcc.n	80111a4 <_realloc_r+0x38>
 80111ba:	9b04      	ldr	r3, [sp, #16]
 80111bc:	003a      	movs	r2, r7
 80111be:	9302      	str	r3, [sp, #8]
 80111c0:	2303      	movs	r3, #3
 80111c2:	439a      	bics	r2, r3
 80111c4:	9b00      	ldr	r3, [sp, #0]
 80111c6:	9203      	str	r2, [sp, #12]
 80111c8:	4293      	cmp	r3, r2
 80111ca:	dc00      	bgt.n	80111ce <_realloc_r+0x62>
 80111cc:	e169      	b.n	80114a2 <_realloc_r+0x336>
 80111ce:	9b04      	ldr	r3, [sp, #16]
 80111d0:	48b8      	ldr	r0, [pc, #736]	; (80114b4 <_realloc_r+0x348>)
 80111d2:	189b      	adds	r3, r3, r2
 80111d4:	6882      	ldr	r2, [r0, #8]
 80111d6:	4694      	mov	ip, r2
 80111d8:	685a      	ldr	r2, [r3, #4]
 80111da:	459c      	cmp	ip, r3
 80111dc:	d006      	beq.n	80111ec <_realloc_r+0x80>
 80111de:	2501      	movs	r5, #1
 80111e0:	0011      	movs	r1, r2
 80111e2:	43a9      	bics	r1, r5
 80111e4:	1859      	adds	r1, r3, r1
 80111e6:	6849      	ldr	r1, [r1, #4]
 80111e8:	4229      	tst	r1, r5
 80111ea:	d144      	bne.n	8011276 <_realloc_r+0x10a>
 80111ec:	2103      	movs	r1, #3
 80111ee:	438a      	bics	r2, r1
 80111f0:	9903      	ldr	r1, [sp, #12]
 80111f2:	188e      	adds	r6, r1, r2
 80111f4:	9900      	ldr	r1, [sp, #0]
 80111f6:	459c      	cmp	ip, r3
 80111f8:	d117      	bne.n	801122a <_realloc_r+0xbe>
 80111fa:	3110      	adds	r1, #16
 80111fc:	42b1      	cmp	r1, r6
 80111fe:	dc3c      	bgt.n	801127a <_realloc_r+0x10e>
 8011200:	9a00      	ldr	r2, [sp, #0]
 8011202:	2101      	movs	r1, #1
 8011204:	4694      	mov	ip, r2
 8011206:	1ab6      	subs	r6, r6, r2
 8011208:	0022      	movs	r2, r4
 801120a:	9b04      	ldr	r3, [sp, #16]
 801120c:	430e      	orrs	r6, r1
 801120e:	4463      	add	r3, ip
 8011210:	6083      	str	r3, [r0, #8]
 8011212:	3a08      	subs	r2, #8
 8011214:	605e      	str	r6, [r3, #4]
 8011216:	6853      	ldr	r3, [r2, #4]
 8011218:	9801      	ldr	r0, [sp, #4]
 801121a:	400b      	ands	r3, r1
 801121c:	4661      	mov	r1, ip
 801121e:	430b      	orrs	r3, r1
 8011220:	6053      	str	r3, [r2, #4]
 8011222:	f7f9 ff27 	bl	800b074 <__malloc_unlock>
 8011226:	0027      	movs	r7, r4
 8011228:	e7aa      	b.n	8011180 <_realloc_r+0x14>
 801122a:	42b1      	cmp	r1, r6
 801122c:	dc25      	bgt.n	801127a <_realloc_r+0x10e>
 801122e:	68da      	ldr	r2, [r3, #12]
 8011230:	689b      	ldr	r3, [r3, #8]
 8011232:	60da      	str	r2, [r3, #12]
 8011234:	6093      	str	r3, [r2, #8]
 8011236:	9b00      	ldr	r3, [sp, #0]
 8011238:	9a02      	ldr	r2, [sp, #8]
 801123a:	1af4      	subs	r4, r6, r3
 801123c:	9b02      	ldr	r3, [sp, #8]
 801123e:	1992      	adds	r2, r2, r6
 8011240:	6858      	ldr	r0, [r3, #4]
 8011242:	2301      	movs	r3, #1
 8011244:	4018      	ands	r0, r3
 8011246:	2c0f      	cmp	r4, #15
 8011248:	d800      	bhi.n	801124c <_realloc_r+0xe0>
 801124a:	e12c      	b.n	80114a6 <_realloc_r+0x33a>
 801124c:	9d00      	ldr	r5, [sp, #0]
 801124e:	9902      	ldr	r1, [sp, #8]
 8011250:	4328      	orrs	r0, r5
 8011252:	1949      	adds	r1, r1, r5
 8011254:	9d02      	ldr	r5, [sp, #8]
 8011256:	431c      	orrs	r4, r3
 8011258:	6068      	str	r0, [r5, #4]
 801125a:	604c      	str	r4, [r1, #4]
 801125c:	6850      	ldr	r0, [r2, #4]
 801125e:	3108      	adds	r1, #8
 8011260:	4303      	orrs	r3, r0
 8011262:	6053      	str	r3, [r2, #4]
 8011264:	9801      	ldr	r0, [sp, #4]
 8011266:	f7fb f9a3 	bl	800c5b0 <_free_r>
 801126a:	9801      	ldr	r0, [sp, #4]
 801126c:	f7f9 ff02 	bl	800b074 <__malloc_unlock>
 8011270:	9f02      	ldr	r7, [sp, #8]
 8011272:	3708      	adds	r7, #8
 8011274:	e784      	b.n	8011180 <_realloc_r+0x14>
 8011276:	2200      	movs	r2, #0
 8011278:	0013      	movs	r3, r2
 801127a:	07ff      	lsls	r7, r7, #31
 801127c:	d500      	bpl.n	8011280 <_realloc_r+0x114>
 801127e:	e0c6      	b.n	801140e <_realloc_r+0x2a2>
 8011280:	0021      	movs	r1, r4
 8011282:	2003      	movs	r0, #3
 8011284:	3908      	subs	r1, #8
 8011286:	680d      	ldr	r5, [r1, #0]
 8011288:	9904      	ldr	r1, [sp, #16]
 801128a:	1b4d      	subs	r5, r1, r5
 801128c:	6869      	ldr	r1, [r5, #4]
 801128e:	4381      	bics	r1, r0
 8011290:	9803      	ldr	r0, [sp, #12]
 8011292:	180f      	adds	r7, r1, r0
 8011294:	2b00      	cmp	r3, #0
 8011296:	d100      	bne.n	801129a <_realloc_r+0x12e>
 8011298:	e084      	b.n	80113a4 <_realloc_r+0x238>
 801129a:	19d6      	adds	r6, r2, r7
 801129c:	459c      	cmp	ip, r3
 801129e:	d148      	bne.n	8011332 <_realloc_r+0x1c6>
 80112a0:	9b00      	ldr	r3, [sp, #0]
 80112a2:	3310      	adds	r3, #16
 80112a4:	42b3      	cmp	r3, r6
 80112a6:	dc7d      	bgt.n	80113a4 <_realloc_r+0x238>
 80112a8:	68aa      	ldr	r2, [r5, #8]
 80112aa:	68eb      	ldr	r3, [r5, #12]
 80112ac:	002f      	movs	r7, r5
 80112ae:	60d3      	str	r3, [r2, #12]
 80112b0:	609a      	str	r2, [r3, #8]
 80112b2:	0002      	movs	r2, r0
 80112b4:	3a04      	subs	r2, #4
 80112b6:	3708      	adds	r7, #8
 80112b8:	2a24      	cmp	r2, #36	; 0x24
 80112ba:	d835      	bhi.n	8011328 <_realloc_r+0x1bc>
 80112bc:	003b      	movs	r3, r7
 80112be:	2a13      	cmp	r2, #19
 80112c0:	d908      	bls.n	80112d4 <_realloc_r+0x168>
 80112c2:	6823      	ldr	r3, [r4, #0]
 80112c4:	60ab      	str	r3, [r5, #8]
 80112c6:	6863      	ldr	r3, [r4, #4]
 80112c8:	60eb      	str	r3, [r5, #12]
 80112ca:	2a1b      	cmp	r2, #27
 80112cc:	d81a      	bhi.n	8011304 <_realloc_r+0x198>
 80112ce:	002b      	movs	r3, r5
 80112d0:	3408      	adds	r4, #8
 80112d2:	3310      	adds	r3, #16
 80112d4:	6822      	ldr	r2, [r4, #0]
 80112d6:	601a      	str	r2, [r3, #0]
 80112d8:	6862      	ldr	r2, [r4, #4]
 80112da:	605a      	str	r2, [r3, #4]
 80112dc:	68a2      	ldr	r2, [r4, #8]
 80112de:	609a      	str	r2, [r3, #8]
 80112e0:	9b00      	ldr	r3, [sp, #0]
 80112e2:	4a74      	ldr	r2, [pc, #464]	; (80114b4 <_realloc_r+0x348>)
 80112e4:	18eb      	adds	r3, r5, r3
 80112e6:	6093      	str	r3, [r2, #8]
 80112e8:	9a00      	ldr	r2, [sp, #0]
 80112ea:	1ab6      	subs	r6, r6, r2
 80112ec:	2201      	movs	r2, #1
 80112ee:	4316      	orrs	r6, r2
 80112f0:	605e      	str	r6, [r3, #4]
 80112f2:	686b      	ldr	r3, [r5, #4]
 80112f4:	4013      	ands	r3, r2
 80112f6:	9a00      	ldr	r2, [sp, #0]
 80112f8:	4313      	orrs	r3, r2
 80112fa:	606b      	str	r3, [r5, #4]
 80112fc:	9801      	ldr	r0, [sp, #4]
 80112fe:	f7f9 feb9 	bl	800b074 <__malloc_unlock>
 8011302:	e73d      	b.n	8011180 <_realloc_r+0x14>
 8011304:	68a3      	ldr	r3, [r4, #8]
 8011306:	612b      	str	r3, [r5, #16]
 8011308:	68e3      	ldr	r3, [r4, #12]
 801130a:	616b      	str	r3, [r5, #20]
 801130c:	2a24      	cmp	r2, #36	; 0x24
 801130e:	d003      	beq.n	8011318 <_realloc_r+0x1ac>
 8011310:	002b      	movs	r3, r5
 8011312:	3410      	adds	r4, #16
 8011314:	3318      	adds	r3, #24
 8011316:	e7dd      	b.n	80112d4 <_realloc_r+0x168>
 8011318:	6923      	ldr	r3, [r4, #16]
 801131a:	61ab      	str	r3, [r5, #24]
 801131c:	002b      	movs	r3, r5
 801131e:	6962      	ldr	r2, [r4, #20]
 8011320:	3320      	adds	r3, #32
 8011322:	61ea      	str	r2, [r5, #28]
 8011324:	3418      	adds	r4, #24
 8011326:	e7d5      	b.n	80112d4 <_realloc_r+0x168>
 8011328:	0021      	movs	r1, r4
 801132a:	0038      	movs	r0, r7
 801132c:	f001 fb2f 	bl	801298e <memmove>
 8011330:	e7d6      	b.n	80112e0 <_realloc_r+0x174>
 8011332:	9a00      	ldr	r2, [sp, #0]
 8011334:	42b2      	cmp	r2, r6
 8011336:	dc35      	bgt.n	80113a4 <_realloc_r+0x238>
 8011338:	0028      	movs	r0, r5
 801133a:	68da      	ldr	r2, [r3, #12]
 801133c:	689b      	ldr	r3, [r3, #8]
 801133e:	3008      	adds	r0, #8
 8011340:	60da      	str	r2, [r3, #12]
 8011342:	6093      	str	r3, [r2, #8]
 8011344:	68aa      	ldr	r2, [r5, #8]
 8011346:	68eb      	ldr	r3, [r5, #12]
 8011348:	60d3      	str	r3, [r2, #12]
 801134a:	609a      	str	r2, [r3, #8]
 801134c:	9a03      	ldr	r2, [sp, #12]
 801134e:	3a04      	subs	r2, #4
 8011350:	2a24      	cmp	r2, #36	; 0x24
 8011352:	d823      	bhi.n	801139c <_realloc_r+0x230>
 8011354:	2a13      	cmp	r2, #19
 8011356:	d907      	bls.n	8011368 <_realloc_r+0x1fc>
 8011358:	6823      	ldr	r3, [r4, #0]
 801135a:	60ab      	str	r3, [r5, #8]
 801135c:	6863      	ldr	r3, [r4, #4]
 801135e:	60eb      	str	r3, [r5, #12]
 8011360:	2a1b      	cmp	r2, #27
 8011362:	d809      	bhi.n	8011378 <_realloc_r+0x20c>
 8011364:	3408      	adds	r4, #8
 8011366:	3008      	adds	r0, #8
 8011368:	6823      	ldr	r3, [r4, #0]
 801136a:	6003      	str	r3, [r0, #0]
 801136c:	6863      	ldr	r3, [r4, #4]
 801136e:	6043      	str	r3, [r0, #4]
 8011370:	68a3      	ldr	r3, [r4, #8]
 8011372:	6083      	str	r3, [r0, #8]
 8011374:	9502      	str	r5, [sp, #8]
 8011376:	e75e      	b.n	8011236 <_realloc_r+0xca>
 8011378:	68a3      	ldr	r3, [r4, #8]
 801137a:	612b      	str	r3, [r5, #16]
 801137c:	68e3      	ldr	r3, [r4, #12]
 801137e:	616b      	str	r3, [r5, #20]
 8011380:	2a24      	cmp	r2, #36	; 0x24
 8011382:	d003      	beq.n	801138c <_realloc_r+0x220>
 8011384:	0028      	movs	r0, r5
 8011386:	3410      	adds	r4, #16
 8011388:	3018      	adds	r0, #24
 801138a:	e7ed      	b.n	8011368 <_realloc_r+0x1fc>
 801138c:	0028      	movs	r0, r5
 801138e:	6923      	ldr	r3, [r4, #16]
 8011390:	3020      	adds	r0, #32
 8011392:	61ab      	str	r3, [r5, #24]
 8011394:	6963      	ldr	r3, [r4, #20]
 8011396:	3418      	adds	r4, #24
 8011398:	61eb      	str	r3, [r5, #28]
 801139a:	e7e5      	b.n	8011368 <_realloc_r+0x1fc>
 801139c:	0021      	movs	r1, r4
 801139e:	f001 faf6 	bl	801298e <memmove>
 80113a2:	e7e7      	b.n	8011374 <_realloc_r+0x208>
 80113a4:	9b00      	ldr	r3, [sp, #0]
 80113a6:	42bb      	cmp	r3, r7
 80113a8:	dc31      	bgt.n	801140e <_realloc_r+0x2a2>
 80113aa:	0028      	movs	r0, r5
 80113ac:	68aa      	ldr	r2, [r5, #8]
 80113ae:	68eb      	ldr	r3, [r5, #12]
 80113b0:	3008      	adds	r0, #8
 80113b2:	60d3      	str	r3, [r2, #12]
 80113b4:	609a      	str	r2, [r3, #8]
 80113b6:	9a03      	ldr	r2, [sp, #12]
 80113b8:	3a04      	subs	r2, #4
 80113ba:	2a24      	cmp	r2, #36	; 0x24
 80113bc:	d823      	bhi.n	8011406 <_realloc_r+0x29a>
 80113be:	2a13      	cmp	r2, #19
 80113c0:	d907      	bls.n	80113d2 <_realloc_r+0x266>
 80113c2:	6823      	ldr	r3, [r4, #0]
 80113c4:	60ab      	str	r3, [r5, #8]
 80113c6:	6863      	ldr	r3, [r4, #4]
 80113c8:	60eb      	str	r3, [r5, #12]
 80113ca:	2a1b      	cmp	r2, #27
 80113cc:	d809      	bhi.n	80113e2 <_realloc_r+0x276>
 80113ce:	3408      	adds	r4, #8
 80113d0:	3008      	adds	r0, #8
 80113d2:	6823      	ldr	r3, [r4, #0]
 80113d4:	6003      	str	r3, [r0, #0]
 80113d6:	6863      	ldr	r3, [r4, #4]
 80113d8:	6043      	str	r3, [r0, #4]
 80113da:	68a3      	ldr	r3, [r4, #8]
 80113dc:	6083      	str	r3, [r0, #8]
 80113de:	003e      	movs	r6, r7
 80113e0:	e7c8      	b.n	8011374 <_realloc_r+0x208>
 80113e2:	68a3      	ldr	r3, [r4, #8]
 80113e4:	612b      	str	r3, [r5, #16]
 80113e6:	68e3      	ldr	r3, [r4, #12]
 80113e8:	616b      	str	r3, [r5, #20]
 80113ea:	2a24      	cmp	r2, #36	; 0x24
 80113ec:	d003      	beq.n	80113f6 <_realloc_r+0x28a>
 80113ee:	0028      	movs	r0, r5
 80113f0:	3410      	adds	r4, #16
 80113f2:	3018      	adds	r0, #24
 80113f4:	e7ed      	b.n	80113d2 <_realloc_r+0x266>
 80113f6:	0028      	movs	r0, r5
 80113f8:	6923      	ldr	r3, [r4, #16]
 80113fa:	3020      	adds	r0, #32
 80113fc:	61ab      	str	r3, [r5, #24]
 80113fe:	6963      	ldr	r3, [r4, #20]
 8011400:	3418      	adds	r4, #24
 8011402:	61eb      	str	r3, [r5, #28]
 8011404:	e7e5      	b.n	80113d2 <_realloc_r+0x266>
 8011406:	0021      	movs	r1, r4
 8011408:	f001 fac1 	bl	801298e <memmove>
 801140c:	e7e7      	b.n	80113de <_realloc_r+0x272>
 801140e:	9905      	ldr	r1, [sp, #20]
 8011410:	9801      	ldr	r0, [sp, #4]
 8011412:	f7f9 fc13 	bl	800ac3c <_malloc_r>
 8011416:	1e07      	subs	r7, r0, #0
 8011418:	d100      	bne.n	801141c <_realloc_r+0x2b0>
 801141a:	e76f      	b.n	80112fc <_realloc_r+0x190>
 801141c:	0023      	movs	r3, r4
 801141e:	2201      	movs	r2, #1
 8011420:	3b08      	subs	r3, #8
 8011422:	685b      	ldr	r3, [r3, #4]
 8011424:	4393      	bics	r3, r2
 8011426:	9a04      	ldr	r2, [sp, #16]
 8011428:	18d3      	adds	r3, r2, r3
 801142a:	0002      	movs	r2, r0
 801142c:	3a08      	subs	r2, #8
 801142e:	4293      	cmp	r3, r2
 8011430:	d105      	bne.n	801143e <_realloc_r+0x2d2>
 8011432:	685e      	ldr	r6, [r3, #4]
 8011434:	2303      	movs	r3, #3
 8011436:	439e      	bics	r6, r3
 8011438:	9b03      	ldr	r3, [sp, #12]
 801143a:	18f6      	adds	r6, r6, r3
 801143c:	e6fb      	b.n	8011236 <_realloc_r+0xca>
 801143e:	9a03      	ldr	r2, [sp, #12]
 8011440:	3a04      	subs	r2, #4
 8011442:	2a24      	cmp	r2, #36	; 0x24
 8011444:	d829      	bhi.n	801149a <_realloc_r+0x32e>
 8011446:	0003      	movs	r3, r0
 8011448:	0021      	movs	r1, r4
 801144a:	2a13      	cmp	r2, #19
 801144c:	d908      	bls.n	8011460 <_realloc_r+0x2f4>
 801144e:	6823      	ldr	r3, [r4, #0]
 8011450:	6003      	str	r3, [r0, #0]
 8011452:	6863      	ldr	r3, [r4, #4]
 8011454:	6043      	str	r3, [r0, #4]
 8011456:	2a1b      	cmp	r2, #27
 8011458:	d80d      	bhi.n	8011476 <_realloc_r+0x30a>
 801145a:	0003      	movs	r3, r0
 801145c:	3108      	adds	r1, #8
 801145e:	3308      	adds	r3, #8
 8011460:	680a      	ldr	r2, [r1, #0]
 8011462:	601a      	str	r2, [r3, #0]
 8011464:	684a      	ldr	r2, [r1, #4]
 8011466:	605a      	str	r2, [r3, #4]
 8011468:	688a      	ldr	r2, [r1, #8]
 801146a:	609a      	str	r2, [r3, #8]
 801146c:	0021      	movs	r1, r4
 801146e:	9801      	ldr	r0, [sp, #4]
 8011470:	f7fb f89e 	bl	800c5b0 <_free_r>
 8011474:	e742      	b.n	80112fc <_realloc_r+0x190>
 8011476:	68a3      	ldr	r3, [r4, #8]
 8011478:	6083      	str	r3, [r0, #8]
 801147a:	68e3      	ldr	r3, [r4, #12]
 801147c:	60c3      	str	r3, [r0, #12]
 801147e:	2a24      	cmp	r2, #36	; 0x24
 8011480:	d003      	beq.n	801148a <_realloc_r+0x31e>
 8011482:	0003      	movs	r3, r0
 8011484:	3110      	adds	r1, #16
 8011486:	3310      	adds	r3, #16
 8011488:	e7ea      	b.n	8011460 <_realloc_r+0x2f4>
 801148a:	6923      	ldr	r3, [r4, #16]
 801148c:	3118      	adds	r1, #24
 801148e:	6103      	str	r3, [r0, #16]
 8011490:	0003      	movs	r3, r0
 8011492:	6962      	ldr	r2, [r4, #20]
 8011494:	3318      	adds	r3, #24
 8011496:	6142      	str	r2, [r0, #20]
 8011498:	e7e2      	b.n	8011460 <_realloc_r+0x2f4>
 801149a:	0021      	movs	r1, r4
 801149c:	f001 fa77 	bl	801298e <memmove>
 80114a0:	e7e4      	b.n	801146c <_realloc_r+0x300>
 80114a2:	9e03      	ldr	r6, [sp, #12]
 80114a4:	e6c7      	b.n	8011236 <_realloc_r+0xca>
 80114a6:	9902      	ldr	r1, [sp, #8]
 80114a8:	4306      	orrs	r6, r0
 80114aa:	604e      	str	r6, [r1, #4]
 80114ac:	6851      	ldr	r1, [r2, #4]
 80114ae:	430b      	orrs	r3, r1
 80114b0:	6053      	str	r3, [r2, #4]
 80114b2:	e6da      	b.n	801126a <_realloc_r+0xfe>
 80114b4:	20000028 	.word	0x20000028

080114b8 <_strtoll_l.constprop.0>:
 80114b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80114ba:	b08d      	sub	sp, #52	; 0x34
 80114bc:	9203      	str	r2, [sp, #12]
 80114be:	4a53      	ldr	r2, [pc, #332]	; (801160c <_strtoll_l.constprop.0+0x154>)
 80114c0:	001e      	movs	r6, r3
 80114c2:	9102      	str	r1, [sp, #8]
 80114c4:	000b      	movs	r3, r1
 80114c6:	4694      	mov	ip, r2
 80114c8:	2108      	movs	r1, #8
 80114ca:	900a      	str	r0, [sp, #40]	; 0x28
 80114cc:	001a      	movs	r2, r3
 80114ce:	4660      	mov	r0, ip
 80114d0:	7814      	ldrb	r4, [r2, #0]
 80114d2:	3301      	adds	r3, #1
 80114d4:	5d00      	ldrb	r0, [r0, r4]
 80114d6:	001d      	movs	r5, r3
 80114d8:	0007      	movs	r7, r0
 80114da:	400f      	ands	r7, r1
 80114dc:	4208      	tst	r0, r1
 80114de:	d1f5      	bne.n	80114cc <_strtoll_l.constprop.0+0x14>
 80114e0:	2c2d      	cmp	r4, #45	; 0x2d
 80114e2:	d153      	bne.n	801158c <_strtoll_l.constprop.0+0xd4>
 80114e4:	781c      	ldrb	r4, [r3, #0]
 80114e6:	2301      	movs	r3, #1
 80114e8:	1c95      	adds	r5, r2, #2
 80114ea:	9301      	str	r3, [sp, #4]
 80114ec:	2e00      	cmp	r6, #0
 80114ee:	d100      	bne.n	80114f2 <_strtoll_l.constprop.0+0x3a>
 80114f0:	e086      	b.n	8011600 <_strtoll_l.constprop.0+0x148>
 80114f2:	2e10      	cmp	r6, #16
 80114f4:	d10a      	bne.n	801150c <_strtoll_l.constprop.0+0x54>
 80114f6:	2c30      	cmp	r4, #48	; 0x30
 80114f8:	d108      	bne.n	801150c <_strtoll_l.constprop.0+0x54>
 80114fa:	2220      	movs	r2, #32
 80114fc:	782b      	ldrb	r3, [r5, #0]
 80114fe:	4393      	bics	r3, r2
 8011500:	2b58      	cmp	r3, #88	; 0x58
 8011502:	d000      	beq.n	8011506 <_strtoll_l.constprop.0+0x4e>
 8011504:	e076      	b.n	80115f4 <_strtoll_l.constprop.0+0x13c>
 8011506:	2610      	movs	r6, #16
 8011508:	786c      	ldrb	r4, [r5, #1]
 801150a:	3502      	adds	r5, #2
 801150c:	2001      	movs	r0, #1
 801150e:	2300      	movs	r3, #0
 8011510:	493f      	ldr	r1, [pc, #252]	; (8011610 <_strtoll_l.constprop.0+0x158>)
 8011512:	9a01      	ldr	r2, [sp, #4]
 8011514:	4240      	negs	r0, r0
 8011516:	1812      	adds	r2, r2, r0
 8011518:	414b      	adcs	r3, r1
 801151a:	9204      	str	r2, [sp, #16]
 801151c:	9305      	str	r3, [sp, #20]
 801151e:	9804      	ldr	r0, [sp, #16]
 8011520:	9905      	ldr	r1, [sp, #20]
 8011522:	17f3      	asrs	r3, r6, #31
 8011524:	0032      	movs	r2, r6
 8011526:	930b      	str	r3, [sp, #44]	; 0x2c
 8011528:	f7ee ffbc 	bl	80004a4 <__aeabi_uldivmod>
 801152c:	2300      	movs	r3, #0
 801152e:	000f      	movs	r7, r1
 8011530:	9008      	str	r0, [sp, #32]
 8011532:	2100      	movs	r1, #0
 8011534:	2000      	movs	r0, #0
 8011536:	9209      	str	r2, [sp, #36]	; 0x24
 8011538:	0022      	movs	r2, r4
 801153a:	3a30      	subs	r2, #48	; 0x30
 801153c:	2a09      	cmp	r2, #9
 801153e:	d82b      	bhi.n	8011598 <_strtoll_l.constprop.0+0xe0>
 8011540:	0014      	movs	r4, r2
 8011542:	42a6      	cmp	r6, r4
 8011544:	dd37      	ble.n	80115b6 <_strtoll_l.constprop.0+0xfe>
 8011546:	1c5a      	adds	r2, r3, #1
 8011548:	d01d      	beq.n	8011586 <_strtoll_l.constprop.0+0xce>
 801154a:	42b9      	cmp	r1, r7
 801154c:	d830      	bhi.n	80115b0 <_strtoll_l.constprop.0+0xf8>
 801154e:	d102      	bne.n	8011556 <_strtoll_l.constprop.0+0x9e>
 8011550:	9b08      	ldr	r3, [sp, #32]
 8011552:	4298      	cmp	r0, r3
 8011554:	d82c      	bhi.n	80115b0 <_strtoll_l.constprop.0+0xf8>
 8011556:	9b08      	ldr	r3, [sp, #32]
 8011558:	4283      	cmp	r3, r0
 801155a:	d106      	bne.n	801156a <_strtoll_l.constprop.0+0xb2>
 801155c:	428f      	cmp	r7, r1
 801155e:	d104      	bne.n	801156a <_strtoll_l.constprop.0+0xb2>
 8011560:	2301      	movs	r3, #1
 8011562:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011564:	425b      	negs	r3, r3
 8011566:	42a2      	cmp	r2, r4
 8011568:	db0d      	blt.n	8011586 <_strtoll_l.constprop.0+0xce>
 801156a:	000b      	movs	r3, r1
 801156c:	0002      	movs	r2, r0
 801156e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8011570:	0030      	movs	r0, r6
 8011572:	f7ee ffb7 	bl	80004e4 <__aeabi_lmul>
 8011576:	17e3      	asrs	r3, r4, #31
 8011578:	9406      	str	r4, [sp, #24]
 801157a:	9307      	str	r3, [sp, #28]
 801157c:	9b06      	ldr	r3, [sp, #24]
 801157e:	9c07      	ldr	r4, [sp, #28]
 8011580:	18c0      	adds	r0, r0, r3
 8011582:	4161      	adcs	r1, r4
 8011584:	2301      	movs	r3, #1
 8011586:	782c      	ldrb	r4, [r5, #0]
 8011588:	3501      	adds	r5, #1
 801158a:	e7d5      	b.n	8011538 <_strtoll_l.constprop.0+0x80>
 801158c:	9701      	str	r7, [sp, #4]
 801158e:	2c2b      	cmp	r4, #43	; 0x2b
 8011590:	d1ac      	bne.n	80114ec <_strtoll_l.constprop.0+0x34>
 8011592:	781c      	ldrb	r4, [r3, #0]
 8011594:	1c95      	adds	r5, r2, #2
 8011596:	e7a9      	b.n	80114ec <_strtoll_l.constprop.0+0x34>
 8011598:	0022      	movs	r2, r4
 801159a:	3a41      	subs	r2, #65	; 0x41
 801159c:	2a19      	cmp	r2, #25
 801159e:	d801      	bhi.n	80115a4 <_strtoll_l.constprop.0+0xec>
 80115a0:	3c37      	subs	r4, #55	; 0x37
 80115a2:	e7ce      	b.n	8011542 <_strtoll_l.constprop.0+0x8a>
 80115a4:	0022      	movs	r2, r4
 80115a6:	3a61      	subs	r2, #97	; 0x61
 80115a8:	2a19      	cmp	r2, #25
 80115aa:	d804      	bhi.n	80115b6 <_strtoll_l.constprop.0+0xfe>
 80115ac:	3c57      	subs	r4, #87	; 0x57
 80115ae:	e7c8      	b.n	8011542 <_strtoll_l.constprop.0+0x8a>
 80115b0:	2301      	movs	r3, #1
 80115b2:	425b      	negs	r3, r3
 80115b4:	e7e7      	b.n	8011586 <_strtoll_l.constprop.0+0xce>
 80115b6:	1c5a      	adds	r2, r3, #1
 80115b8:	d109      	bne.n	80115ce <_strtoll_l.constprop.0+0x116>
 80115ba:	9804      	ldr	r0, [sp, #16]
 80115bc:	9905      	ldr	r1, [sp, #20]
 80115be:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80115c0:	3323      	adds	r3, #35	; 0x23
 80115c2:	6013      	str	r3, [r2, #0]
 80115c4:	9b03      	ldr	r3, [sp, #12]
 80115c6:	2b00      	cmp	r3, #0
 80115c8:	d10e      	bne.n	80115e8 <_strtoll_l.constprop.0+0x130>
 80115ca:	b00d      	add	sp, #52	; 0x34
 80115cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80115ce:	9a01      	ldr	r2, [sp, #4]
 80115d0:	2a00      	cmp	r2, #0
 80115d2:	d004      	beq.n	80115de <_strtoll_l.constprop.0+0x126>
 80115d4:	0006      	movs	r6, r0
 80115d6:	000f      	movs	r7, r1
 80115d8:	2100      	movs	r1, #0
 80115da:	4270      	negs	r0, r6
 80115dc:	41b9      	sbcs	r1, r7
 80115de:	9a03      	ldr	r2, [sp, #12]
 80115e0:	2a00      	cmp	r2, #0
 80115e2:	d0f2      	beq.n	80115ca <_strtoll_l.constprop.0+0x112>
 80115e4:	2b00      	cmp	r3, #0
 80115e6:	d001      	beq.n	80115ec <_strtoll_l.constprop.0+0x134>
 80115e8:	1e6b      	subs	r3, r5, #1
 80115ea:	9302      	str	r3, [sp, #8]
 80115ec:	9b03      	ldr	r3, [sp, #12]
 80115ee:	9a02      	ldr	r2, [sp, #8]
 80115f0:	601a      	str	r2, [r3, #0]
 80115f2:	e7ea      	b.n	80115ca <_strtoll_l.constprop.0+0x112>
 80115f4:	2430      	movs	r4, #48	; 0x30
 80115f6:	2e00      	cmp	r6, #0
 80115f8:	d000      	beq.n	80115fc <_strtoll_l.constprop.0+0x144>
 80115fa:	e787      	b.n	801150c <_strtoll_l.constprop.0+0x54>
 80115fc:	3608      	adds	r6, #8
 80115fe:	e785      	b.n	801150c <_strtoll_l.constprop.0+0x54>
 8011600:	2c30      	cmp	r4, #48	; 0x30
 8011602:	d100      	bne.n	8011606 <_strtoll_l.constprop.0+0x14e>
 8011604:	e779      	b.n	80114fa <_strtoll_l.constprop.0+0x42>
 8011606:	260a      	movs	r6, #10
 8011608:	e780      	b.n	801150c <_strtoll_l.constprop.0+0x54>
 801160a:	46c0      	nop			; (mov r8, r8)
 801160c:	080149a1 	.word	0x080149a1
 8011610:	7fffffff 	.word	0x7fffffff

08011614 <_strtoll_r>:
 8011614:	b510      	push	{r4, lr}
 8011616:	f7ff ff4f 	bl	80114b8 <_strtoll_l.constprop.0>
 801161a:	bd10      	pop	{r4, pc}

0801161c <_strtoull_l.constprop.0>:
 801161c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801161e:	b08b      	sub	sp, #44	; 0x2c
 8011620:	9202      	str	r2, [sp, #8]
 8011622:	4a54      	ldr	r2, [pc, #336]	; (8011774 <_strtoull_l.constprop.0+0x158>)
 8011624:	001e      	movs	r6, r3
 8011626:	9101      	str	r1, [sp, #4]
 8011628:	000b      	movs	r3, r1
 801162a:	4694      	mov	ip, r2
 801162c:	2108      	movs	r1, #8
 801162e:	9009      	str	r0, [sp, #36]	; 0x24
 8011630:	001a      	movs	r2, r3
 8011632:	4660      	mov	r0, ip
 8011634:	7814      	ldrb	r4, [r2, #0]
 8011636:	3301      	adds	r3, #1
 8011638:	5d00      	ldrb	r0, [r0, r4]
 801163a:	001d      	movs	r5, r3
 801163c:	0007      	movs	r7, r0
 801163e:	400f      	ands	r7, r1
 8011640:	4208      	tst	r0, r1
 8011642:	d1f5      	bne.n	8011630 <_strtoull_l.constprop.0+0x14>
 8011644:	2c2d      	cmp	r4, #45	; 0x2d
 8011646:	d154      	bne.n	80116f2 <_strtoull_l.constprop.0+0xd6>
 8011648:	781c      	ldrb	r4, [r3, #0]
 801164a:	2301      	movs	r3, #1
 801164c:	1c95      	adds	r5, r2, #2
 801164e:	9306      	str	r3, [sp, #24]
 8011650:	2e00      	cmp	r6, #0
 8011652:	d100      	bne.n	8011656 <_strtoull_l.constprop.0+0x3a>
 8011654:	e088      	b.n	8011768 <_strtoull_l.constprop.0+0x14c>
 8011656:	2e10      	cmp	r6, #16
 8011658:	d10a      	bne.n	8011670 <_strtoull_l.constprop.0+0x54>
 801165a:	2c30      	cmp	r4, #48	; 0x30
 801165c:	d108      	bne.n	8011670 <_strtoull_l.constprop.0+0x54>
 801165e:	2220      	movs	r2, #32
 8011660:	782b      	ldrb	r3, [r5, #0]
 8011662:	4393      	bics	r3, r2
 8011664:	2b58      	cmp	r3, #88	; 0x58
 8011666:	d000      	beq.n	801166a <_strtoull_l.constprop.0+0x4e>
 8011668:	e078      	b.n	801175c <_strtoull_l.constprop.0+0x140>
 801166a:	2610      	movs	r6, #16
 801166c:	786c      	ldrb	r4, [r5, #1]
 801166e:	3502      	adds	r5, #2
 8011670:	17f7      	asrs	r7, r6, #31
 8011672:	0032      	movs	r2, r6
 8011674:	003b      	movs	r3, r7
 8011676:	2001      	movs	r0, #1
 8011678:	4240      	negs	r0, r0
 801167a:	17c1      	asrs	r1, r0, #31
 801167c:	f7ee ff12 	bl	80004a4 <__aeabi_uldivmod>
 8011680:	0032      	movs	r2, r6
 8011682:	9007      	str	r0, [sp, #28]
 8011684:	9103      	str	r1, [sp, #12]
 8011686:	003b      	movs	r3, r7
 8011688:	2001      	movs	r0, #1
 801168a:	4240      	negs	r0, r0
 801168c:	17c1      	asrs	r1, r0, #31
 801168e:	f7ee ff09 	bl	80004a4 <__aeabi_uldivmod>
 8011692:	2300      	movs	r3, #0
 8011694:	2000      	movs	r0, #0
 8011696:	2100      	movs	r1, #0
 8011698:	9208      	str	r2, [sp, #32]
 801169a:	0022      	movs	r2, r4
 801169c:	3a30      	subs	r2, #48	; 0x30
 801169e:	2a09      	cmp	r2, #9
 80116a0:	d82d      	bhi.n	80116fe <_strtoull_l.constprop.0+0xe2>
 80116a2:	0014      	movs	r4, r2
 80116a4:	42a6      	cmp	r6, r4
 80116a6:	dd39      	ble.n	801171c <_strtoull_l.constprop.0+0x100>
 80116a8:	1c5a      	adds	r2, r3, #1
 80116aa:	d01f      	beq.n	80116ec <_strtoull_l.constprop.0+0xd0>
 80116ac:	9b03      	ldr	r3, [sp, #12]
 80116ae:	4299      	cmp	r1, r3
 80116b0:	d831      	bhi.n	8011716 <_strtoull_l.constprop.0+0xfa>
 80116b2:	d102      	bne.n	80116ba <_strtoull_l.constprop.0+0x9e>
 80116b4:	9b07      	ldr	r3, [sp, #28]
 80116b6:	4298      	cmp	r0, r3
 80116b8:	d82d      	bhi.n	8011716 <_strtoull_l.constprop.0+0xfa>
 80116ba:	9b07      	ldr	r3, [sp, #28]
 80116bc:	4283      	cmp	r3, r0
 80116be:	d107      	bne.n	80116d0 <_strtoull_l.constprop.0+0xb4>
 80116c0:	9b03      	ldr	r3, [sp, #12]
 80116c2:	428b      	cmp	r3, r1
 80116c4:	d104      	bne.n	80116d0 <_strtoull_l.constprop.0+0xb4>
 80116c6:	2301      	movs	r3, #1
 80116c8:	9a08      	ldr	r2, [sp, #32]
 80116ca:	425b      	negs	r3, r3
 80116cc:	42a2      	cmp	r2, r4
 80116ce:	db0d      	blt.n	80116ec <_strtoull_l.constprop.0+0xd0>
 80116d0:	000b      	movs	r3, r1
 80116d2:	0002      	movs	r2, r0
 80116d4:	0039      	movs	r1, r7
 80116d6:	0030      	movs	r0, r6
 80116d8:	f7ee ff04 	bl	80004e4 <__aeabi_lmul>
 80116dc:	17e3      	asrs	r3, r4, #31
 80116de:	9404      	str	r4, [sp, #16]
 80116e0:	9305      	str	r3, [sp, #20]
 80116e2:	9b04      	ldr	r3, [sp, #16]
 80116e4:	9c05      	ldr	r4, [sp, #20]
 80116e6:	18c0      	adds	r0, r0, r3
 80116e8:	4161      	adcs	r1, r4
 80116ea:	2301      	movs	r3, #1
 80116ec:	782c      	ldrb	r4, [r5, #0]
 80116ee:	3501      	adds	r5, #1
 80116f0:	e7d3      	b.n	801169a <_strtoull_l.constprop.0+0x7e>
 80116f2:	9706      	str	r7, [sp, #24]
 80116f4:	2c2b      	cmp	r4, #43	; 0x2b
 80116f6:	d1ab      	bne.n	8011650 <_strtoull_l.constprop.0+0x34>
 80116f8:	781c      	ldrb	r4, [r3, #0]
 80116fa:	1c95      	adds	r5, r2, #2
 80116fc:	e7a8      	b.n	8011650 <_strtoull_l.constprop.0+0x34>
 80116fe:	0022      	movs	r2, r4
 8011700:	3a41      	subs	r2, #65	; 0x41
 8011702:	2a19      	cmp	r2, #25
 8011704:	d801      	bhi.n	801170a <_strtoull_l.constprop.0+0xee>
 8011706:	3c37      	subs	r4, #55	; 0x37
 8011708:	e7cc      	b.n	80116a4 <_strtoull_l.constprop.0+0x88>
 801170a:	0022      	movs	r2, r4
 801170c:	3a61      	subs	r2, #97	; 0x61
 801170e:	2a19      	cmp	r2, #25
 8011710:	d804      	bhi.n	801171c <_strtoull_l.constprop.0+0x100>
 8011712:	3c57      	subs	r4, #87	; 0x57
 8011714:	e7c6      	b.n	80116a4 <_strtoull_l.constprop.0+0x88>
 8011716:	2301      	movs	r3, #1
 8011718:	425b      	negs	r3, r3
 801171a:	e7e7      	b.n	80116ec <_strtoull_l.constprop.0+0xd0>
 801171c:	1c5a      	adds	r2, r3, #1
 801171e:	d10a      	bne.n	8011736 <_strtoull_l.constprop.0+0x11a>
 8011720:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011722:	3323      	adds	r3, #35	; 0x23
 8011724:	6013      	str	r3, [r2, #0]
 8011726:	9b02      	ldr	r3, [sp, #8]
 8011728:	2001      	movs	r0, #1
 801172a:	4240      	negs	r0, r0
 801172c:	17c1      	asrs	r1, r0, #31
 801172e:	2b00      	cmp	r3, #0
 8011730:	d10e      	bne.n	8011750 <_strtoull_l.constprop.0+0x134>
 8011732:	b00b      	add	sp, #44	; 0x2c
 8011734:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011736:	9a06      	ldr	r2, [sp, #24]
 8011738:	2a00      	cmp	r2, #0
 801173a:	d004      	beq.n	8011746 <_strtoull_l.constprop.0+0x12a>
 801173c:	0006      	movs	r6, r0
 801173e:	000f      	movs	r7, r1
 8011740:	2100      	movs	r1, #0
 8011742:	4270      	negs	r0, r6
 8011744:	41b9      	sbcs	r1, r7
 8011746:	9a02      	ldr	r2, [sp, #8]
 8011748:	2a00      	cmp	r2, #0
 801174a:	d0f2      	beq.n	8011732 <_strtoull_l.constprop.0+0x116>
 801174c:	2b00      	cmp	r3, #0
 801174e:	d001      	beq.n	8011754 <_strtoull_l.constprop.0+0x138>
 8011750:	1e6b      	subs	r3, r5, #1
 8011752:	9301      	str	r3, [sp, #4]
 8011754:	9b02      	ldr	r3, [sp, #8]
 8011756:	9a01      	ldr	r2, [sp, #4]
 8011758:	601a      	str	r2, [r3, #0]
 801175a:	e7ea      	b.n	8011732 <_strtoull_l.constprop.0+0x116>
 801175c:	2430      	movs	r4, #48	; 0x30
 801175e:	2e00      	cmp	r6, #0
 8011760:	d000      	beq.n	8011764 <_strtoull_l.constprop.0+0x148>
 8011762:	e785      	b.n	8011670 <_strtoull_l.constprop.0+0x54>
 8011764:	3608      	adds	r6, #8
 8011766:	e783      	b.n	8011670 <_strtoull_l.constprop.0+0x54>
 8011768:	2c30      	cmp	r4, #48	; 0x30
 801176a:	d100      	bne.n	801176e <_strtoull_l.constprop.0+0x152>
 801176c:	e777      	b.n	801165e <_strtoull_l.constprop.0+0x42>
 801176e:	260a      	movs	r6, #10
 8011770:	e77e      	b.n	8011670 <_strtoull_l.constprop.0+0x54>
 8011772:	46c0      	nop			; (mov r8, r8)
 8011774:	080149a1 	.word	0x080149a1

08011778 <_strtoull_r>:
 8011778:	b510      	push	{r4, lr}
 801177a:	f7ff ff4f 	bl	801161c <_strtoull_l.constprop.0>
 801177e:	bd10      	pop	{r4, pc}

08011780 <_mbrtowc_r>:
 8011780:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8011782:	0004      	movs	r4, r0
 8011784:	0010      	movs	r0, r2
 8011786:	4a0b      	ldr	r2, [pc, #44]	; (80117b4 <_mbrtowc_r+0x34>)
 8011788:	9d06      	ldr	r5, [sp, #24]
 801178a:	32e4      	adds	r2, #228	; 0xe4
 801178c:	6816      	ldr	r6, [r2, #0]
 801178e:	2800      	cmp	r0, #0
 8011790:	d10c      	bne.n	80117ac <_mbrtowc_r+0x2c>
 8011792:	2301      	movs	r3, #1
 8011794:	0001      	movs	r1, r0
 8011796:	4a08      	ldr	r2, [pc, #32]	; (80117b8 <_mbrtowc_r+0x38>)
 8011798:	9500      	str	r5, [sp, #0]
 801179a:	0020      	movs	r0, r4
 801179c:	47b0      	blx	r6
 801179e:	1c43      	adds	r3, r0, #1
 80117a0:	d103      	bne.n	80117aa <_mbrtowc_r+0x2a>
 80117a2:	2300      	movs	r3, #0
 80117a4:	602b      	str	r3, [r5, #0]
 80117a6:	338a      	adds	r3, #138	; 0x8a
 80117a8:	6023      	str	r3, [r4, #0]
 80117aa:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
 80117ac:	0002      	movs	r2, r0
 80117ae:	9500      	str	r5, [sp, #0]
 80117b0:	e7f3      	b.n	801179a <_mbrtowc_r+0x1a>
 80117b2:	46c0      	nop			; (mov r8, r8)
 80117b4:	20000444 	.word	0x20000444
 80117b8:	08014d2b 	.word	0x08014d2b

080117bc <iswspace>:
 80117bc:	b510      	push	{r4, lr}
 80117be:	2100      	movs	r1, #0
 80117c0:	f000 f802 	bl	80117c8 <iswspace_l>
 80117c4:	bd10      	pop	{r4, pc}
	...

080117c8 <iswspace_l>:
 80117c8:	0003      	movs	r3, r0
 80117ca:	2000      	movs	r0, #0
 80117cc:	2bff      	cmp	r3, #255	; 0xff
 80117ce:	d803      	bhi.n	80117d8 <iswspace_l+0x10>
 80117d0:	4a02      	ldr	r2, [pc, #8]	; (80117dc <iswspace_l+0x14>)
 80117d2:	5cd0      	ldrb	r0, [r2, r3]
 80117d4:	2308      	movs	r3, #8
 80117d6:	4018      	ands	r0, r3
 80117d8:	4770      	bx	lr
 80117da:	46c0      	nop			; (mov r8, r8)
 80117dc:	080149a1 	.word	0x080149a1

080117e0 <fiprintf>:
 80117e0:	b40e      	push	{r1, r2, r3}
 80117e2:	b517      	push	{r0, r1, r2, r4, lr}
 80117e4:	4c05      	ldr	r4, [pc, #20]	; (80117fc <fiprintf+0x1c>)
 80117e6:	ab05      	add	r3, sp, #20
 80117e8:	cb04      	ldmia	r3!, {r2}
 80117ea:	0001      	movs	r1, r0
 80117ec:	6820      	ldr	r0, [r4, #0]
 80117ee:	9301      	str	r3, [sp, #4]
 80117f0:	f000 f954 	bl	8011a9c <_vfiprintf_r>
 80117f4:	bc1e      	pop	{r1, r2, r3, r4}
 80117f6:	bc08      	pop	{r3}
 80117f8:	b003      	add	sp, #12
 80117fa:	4718      	bx	r3
 80117fc:	200006d0 	.word	0x200006d0

08011800 <__ssprint_r>:
 8011800:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011802:	6813      	ldr	r3, [r2, #0]
 8011804:	b087      	sub	sp, #28
 8011806:	0017      	movs	r7, r2
 8011808:	9303      	str	r3, [sp, #12]
 801180a:	6893      	ldr	r3, [r2, #8]
 801180c:	2200      	movs	r2, #0
 801180e:	000c      	movs	r4, r1
 8011810:	9005      	str	r0, [sp, #20]
 8011812:	9202      	str	r2, [sp, #8]
 8011814:	9201      	str	r2, [sp, #4]
 8011816:	4293      	cmp	r3, r2
 8011818:	d10d      	bne.n	8011836 <__ssprint_r+0x36>
 801181a:	2000      	movs	r0, #0
 801181c:	2300      	movs	r3, #0
 801181e:	607b      	str	r3, [r7, #4]
 8011820:	b007      	add	sp, #28
 8011822:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011824:	9b03      	ldr	r3, [sp, #12]
 8011826:	681b      	ldr	r3, [r3, #0]
 8011828:	9302      	str	r3, [sp, #8]
 801182a:	9b03      	ldr	r3, [sp, #12]
 801182c:	685b      	ldr	r3, [r3, #4]
 801182e:	9301      	str	r3, [sp, #4]
 8011830:	9b03      	ldr	r3, [sp, #12]
 8011832:	3308      	adds	r3, #8
 8011834:	9303      	str	r3, [sp, #12]
 8011836:	9a01      	ldr	r2, [sp, #4]
 8011838:	68a6      	ldr	r6, [r4, #8]
 801183a:	6823      	ldr	r3, [r4, #0]
 801183c:	2a00      	cmp	r2, #0
 801183e:	d0f1      	beq.n	8011824 <__ssprint_r+0x24>
 8011840:	42b2      	cmp	r2, r6
 8011842:	d32e      	bcc.n	80118a2 <__ssprint_r+0xa2>
 8011844:	2190      	movs	r1, #144	; 0x90
 8011846:	89a2      	ldrh	r2, [r4, #12]
 8011848:	00c9      	lsls	r1, r1, #3
 801184a:	420a      	tst	r2, r1
 801184c:	d029      	beq.n	80118a2 <__ssprint_r+0xa2>
 801184e:	2003      	movs	r0, #3
 8011850:	6921      	ldr	r1, [r4, #16]
 8011852:	1a5b      	subs	r3, r3, r1
 8011854:	9304      	str	r3, [sp, #16]
 8011856:	6963      	ldr	r3, [r4, #20]
 8011858:	4343      	muls	r3, r0
 801185a:	0fdd      	lsrs	r5, r3, #31
 801185c:	18ed      	adds	r5, r5, r3
 801185e:	9b04      	ldr	r3, [sp, #16]
 8011860:	9801      	ldr	r0, [sp, #4]
 8011862:	3301      	adds	r3, #1
 8011864:	181b      	adds	r3, r3, r0
 8011866:	106d      	asrs	r5, r5, #1
 8011868:	42ab      	cmp	r3, r5
 801186a:	d900      	bls.n	801186e <__ssprint_r+0x6e>
 801186c:	001d      	movs	r5, r3
 801186e:	0552      	lsls	r2, r2, #21
 8011870:	d532      	bpl.n	80118d8 <__ssprint_r+0xd8>
 8011872:	0029      	movs	r1, r5
 8011874:	9805      	ldr	r0, [sp, #20]
 8011876:	f7f9 f9e1 	bl	800ac3c <_malloc_r>
 801187a:	1e06      	subs	r6, r0, #0
 801187c:	d036      	beq.n	80118ec <__ssprint_r+0xec>
 801187e:	9a04      	ldr	r2, [sp, #16]
 8011880:	6921      	ldr	r1, [r4, #16]
 8011882:	f7fa fe1a 	bl	800c4ba <memcpy>
 8011886:	89a2      	ldrh	r2, [r4, #12]
 8011888:	4b1e      	ldr	r3, [pc, #120]	; (8011904 <__ssprint_r+0x104>)
 801188a:	401a      	ands	r2, r3
 801188c:	2380      	movs	r3, #128	; 0x80
 801188e:	4313      	orrs	r3, r2
 8011890:	81a3      	strh	r3, [r4, #12]
 8011892:	9b04      	ldr	r3, [sp, #16]
 8011894:	6126      	str	r6, [r4, #16]
 8011896:	18f6      	adds	r6, r6, r3
 8011898:	6026      	str	r6, [r4, #0]
 801189a:	6165      	str	r5, [r4, #20]
 801189c:	9e01      	ldr	r6, [sp, #4]
 801189e:	1aed      	subs	r5, r5, r3
 80118a0:	60a5      	str	r5, [r4, #8]
 80118a2:	9b01      	ldr	r3, [sp, #4]
 80118a4:	429e      	cmp	r6, r3
 80118a6:	d900      	bls.n	80118aa <__ssprint_r+0xaa>
 80118a8:	001e      	movs	r6, r3
 80118aa:	0032      	movs	r2, r6
 80118ac:	9902      	ldr	r1, [sp, #8]
 80118ae:	6820      	ldr	r0, [r4, #0]
 80118b0:	f001 f86d 	bl	801298e <memmove>
 80118b4:	9a01      	ldr	r2, [sp, #4]
 80118b6:	68a3      	ldr	r3, [r4, #8]
 80118b8:	4694      	mov	ip, r2
 80118ba:	1b9b      	subs	r3, r3, r6
 80118bc:	60a3      	str	r3, [r4, #8]
 80118be:	6823      	ldr	r3, [r4, #0]
 80118c0:	199b      	adds	r3, r3, r6
 80118c2:	6023      	str	r3, [r4, #0]
 80118c4:	9b02      	ldr	r3, [sp, #8]
 80118c6:	4463      	add	r3, ip
 80118c8:	9302      	str	r3, [sp, #8]
 80118ca:	68bb      	ldr	r3, [r7, #8]
 80118cc:	1a9b      	subs	r3, r3, r2
 80118ce:	60bb      	str	r3, [r7, #8]
 80118d0:	d0a3      	beq.n	801181a <__ssprint_r+0x1a>
 80118d2:	2300      	movs	r3, #0
 80118d4:	9301      	str	r3, [sp, #4]
 80118d6:	e7ae      	b.n	8011836 <__ssprint_r+0x36>
 80118d8:	002a      	movs	r2, r5
 80118da:	9805      	ldr	r0, [sp, #20]
 80118dc:	f7ff fc46 	bl	801116c <_realloc_r>
 80118e0:	1e06      	subs	r6, r0, #0
 80118e2:	d1d6      	bne.n	8011892 <__ssprint_r+0x92>
 80118e4:	6921      	ldr	r1, [r4, #16]
 80118e6:	9805      	ldr	r0, [sp, #20]
 80118e8:	f7fa fe62 	bl	800c5b0 <_free_r>
 80118ec:	230c      	movs	r3, #12
 80118ee:	9a05      	ldr	r2, [sp, #20]
 80118f0:	2001      	movs	r0, #1
 80118f2:	6013      	str	r3, [r2, #0]
 80118f4:	89a2      	ldrh	r2, [r4, #12]
 80118f6:	3334      	adds	r3, #52	; 0x34
 80118f8:	4313      	orrs	r3, r2
 80118fa:	81a3      	strh	r3, [r4, #12]
 80118fc:	2300      	movs	r3, #0
 80118fe:	4240      	negs	r0, r0
 8011900:	60bb      	str	r3, [r7, #8]
 8011902:	e78b      	b.n	801181c <__ssprint_r+0x1c>
 8011904:	fffffb7f 	.word	0xfffffb7f

08011908 <_sungetc_r>:
 8011908:	b570      	push	{r4, r5, r6, lr}
 801190a:	0014      	movs	r4, r2
 801190c:	1c4b      	adds	r3, r1, #1
 801190e:	d103      	bne.n	8011918 <_sungetc_r+0x10>
 8011910:	2501      	movs	r5, #1
 8011912:	426d      	negs	r5, r5
 8011914:	0028      	movs	r0, r5
 8011916:	bd70      	pop	{r4, r5, r6, pc}
 8011918:	8993      	ldrh	r3, [r2, #12]
 801191a:	2220      	movs	r2, #32
 801191c:	4393      	bics	r3, r2
 801191e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8011920:	81a3      	strh	r3, [r4, #12]
 8011922:	b2ce      	uxtb	r6, r1
 8011924:	6863      	ldr	r3, [r4, #4]
 8011926:	b2cd      	uxtb	r5, r1
 8011928:	2a00      	cmp	r2, #0
 801192a:	d010      	beq.n	801194e <_sungetc_r+0x46>
 801192c:	6b62      	ldr	r2, [r4, #52]	; 0x34
 801192e:	429a      	cmp	r2, r3
 8011930:	dd07      	ble.n	8011942 <_sungetc_r+0x3a>
 8011932:	6823      	ldr	r3, [r4, #0]
 8011934:	3b01      	subs	r3, #1
 8011936:	6023      	str	r3, [r4, #0]
 8011938:	701e      	strb	r6, [r3, #0]
 801193a:	6863      	ldr	r3, [r4, #4]
 801193c:	3301      	adds	r3, #1
 801193e:	6063      	str	r3, [r4, #4]
 8011940:	e7e8      	b.n	8011914 <_sungetc_r+0xc>
 8011942:	0021      	movs	r1, r4
 8011944:	f000 ff1a 	bl	801277c <__submore>
 8011948:	2800      	cmp	r0, #0
 801194a:	d0f2      	beq.n	8011932 <_sungetc_r+0x2a>
 801194c:	e7e0      	b.n	8011910 <_sungetc_r+0x8>
 801194e:	6921      	ldr	r1, [r4, #16]
 8011950:	6822      	ldr	r2, [r4, #0]
 8011952:	2900      	cmp	r1, #0
 8011954:	d007      	beq.n	8011966 <_sungetc_r+0x5e>
 8011956:	4291      	cmp	r1, r2
 8011958:	d205      	bcs.n	8011966 <_sungetc_r+0x5e>
 801195a:	1e51      	subs	r1, r2, #1
 801195c:	7808      	ldrb	r0, [r1, #0]
 801195e:	42a8      	cmp	r0, r5
 8011960:	d101      	bne.n	8011966 <_sungetc_r+0x5e>
 8011962:	6021      	str	r1, [r4, #0]
 8011964:	e7ea      	b.n	801193c <_sungetc_r+0x34>
 8011966:	63e3      	str	r3, [r4, #60]	; 0x3c
 8011968:	0023      	movs	r3, r4
 801196a:	3340      	adds	r3, #64	; 0x40
 801196c:	6323      	str	r3, [r4, #48]	; 0x30
 801196e:	2303      	movs	r3, #3
 8011970:	6363      	str	r3, [r4, #52]	; 0x34
 8011972:	0023      	movs	r3, r4
 8011974:	3342      	adds	r3, #66	; 0x42
 8011976:	63a2      	str	r2, [r4, #56]	; 0x38
 8011978:	701e      	strb	r6, [r3, #0]
 801197a:	6023      	str	r3, [r4, #0]
 801197c:	2301      	movs	r3, #1
 801197e:	e7de      	b.n	801193e <_sungetc_r+0x36>

08011980 <__ssrefill_r>:
 8011980:	b510      	push	{r4, lr}
 8011982:	000c      	movs	r4, r1
 8011984:	6b09      	ldr	r1, [r1, #48]	; 0x30
 8011986:	2900      	cmp	r1, #0
 8011988:	d00e      	beq.n	80119a8 <__ssrefill_r+0x28>
 801198a:	0023      	movs	r3, r4
 801198c:	3340      	adds	r3, #64	; 0x40
 801198e:	4299      	cmp	r1, r3
 8011990:	d001      	beq.n	8011996 <__ssrefill_r+0x16>
 8011992:	f7fa fe0d 	bl	800c5b0 <_free_r>
 8011996:	2000      	movs	r0, #0
 8011998:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 801199a:	6320      	str	r0, [r4, #48]	; 0x30
 801199c:	6063      	str	r3, [r4, #4]
 801199e:	4283      	cmp	r3, r0
 80119a0:	d002      	beq.n	80119a8 <__ssrefill_r+0x28>
 80119a2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80119a4:	6023      	str	r3, [r4, #0]
 80119a6:	bd10      	pop	{r4, pc}
 80119a8:	6923      	ldr	r3, [r4, #16]
 80119aa:	2001      	movs	r0, #1
 80119ac:	6023      	str	r3, [r4, #0]
 80119ae:	2300      	movs	r3, #0
 80119b0:	89a2      	ldrh	r2, [r4, #12]
 80119b2:	6063      	str	r3, [r4, #4]
 80119b4:	3320      	adds	r3, #32
 80119b6:	4313      	orrs	r3, r2
 80119b8:	81a3      	strh	r3, [r4, #12]
 80119ba:	4240      	negs	r0, r0
 80119bc:	e7f3      	b.n	80119a6 <__ssrefill_r+0x26>

080119be <_sfread_r>:
 80119be:	b5f0      	push	{r4, r5, r6, r7, lr}
 80119c0:	0014      	movs	r4, r2
 80119c2:	435c      	muls	r4, r3
 80119c4:	b087      	sub	sp, #28
 80119c6:	1e26      	subs	r6, r4, #0
 80119c8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80119ca:	9005      	str	r0, [sp, #20]
 80119cc:	9101      	str	r1, [sp, #4]
 80119ce:	9202      	str	r2, [sp, #8]
 80119d0:	9303      	str	r3, [sp, #12]
 80119d2:	d11e      	bne.n	8011a12 <_sfread_r+0x54>
 80119d4:	0020      	movs	r0, r4
 80119d6:	b007      	add	sp, #28
 80119d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80119da:	003a      	movs	r2, r7
 80119dc:	9801      	ldr	r0, [sp, #4]
 80119de:	f7fa fd6c 	bl	800c4ba <memcpy>
 80119e2:	682b      	ldr	r3, [r5, #0]
 80119e4:	0029      	movs	r1, r5
 80119e6:	19db      	adds	r3, r3, r7
 80119e8:	602b      	str	r3, [r5, #0]
 80119ea:	2300      	movs	r3, #0
 80119ec:	606b      	str	r3, [r5, #4]
 80119ee:	9b01      	ldr	r3, [sp, #4]
 80119f0:	9805      	ldr	r0, [sp, #20]
 80119f2:	19db      	adds	r3, r3, r7
 80119f4:	9301      	str	r3, [sp, #4]
 80119f6:	1bf3      	subs	r3, r6, r7
 80119f8:	9304      	str	r3, [sp, #16]
 80119fa:	f7ff ffc1 	bl	8011980 <__ssrefill_r>
 80119fe:	2800      	cmp	r0, #0
 8011a00:	d006      	beq.n	8011a10 <_sfread_r+0x52>
 8011a02:	193c      	adds	r4, r7, r4
 8011a04:	1ba0      	subs	r0, r4, r6
 8011a06:	9902      	ldr	r1, [sp, #8]
 8011a08:	f7ee fb98 	bl	800013c <__udivsi3>
 8011a0c:	0004      	movs	r4, r0
 8011a0e:	e7e1      	b.n	80119d4 <_sfread_r+0x16>
 8011a10:	9e04      	ldr	r6, [sp, #16]
 8011a12:	686f      	ldr	r7, [r5, #4]
 8011a14:	6829      	ldr	r1, [r5, #0]
 8011a16:	42b7      	cmp	r7, r6
 8011a18:	d3df      	bcc.n	80119da <_sfread_r+0x1c>
 8011a1a:	0032      	movs	r2, r6
 8011a1c:	9801      	ldr	r0, [sp, #4]
 8011a1e:	f7fa fd4c 	bl	800c4ba <memcpy>
 8011a22:	686b      	ldr	r3, [r5, #4]
 8011a24:	9c03      	ldr	r4, [sp, #12]
 8011a26:	1b9b      	subs	r3, r3, r6
 8011a28:	606b      	str	r3, [r5, #4]
 8011a2a:	682b      	ldr	r3, [r5, #0]
 8011a2c:	199b      	adds	r3, r3, r6
 8011a2e:	602b      	str	r3, [r5, #0]
 8011a30:	e7d0      	b.n	80119d4 <_sfread_r+0x16>

08011a32 <__sprint_r>:
 8011a32:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011a34:	6893      	ldr	r3, [r2, #8]
 8011a36:	b085      	sub	sp, #20
 8011a38:	9001      	str	r0, [sp, #4]
 8011a3a:	000d      	movs	r5, r1
 8011a3c:	0014      	movs	r4, r2
 8011a3e:	1e18      	subs	r0, r3, #0
 8011a40:	d018      	beq.n	8011a74 <__sprint_r+0x42>
 8011a42:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8011a44:	049b      	lsls	r3, r3, #18
 8011a46:	d524      	bpl.n	8011a92 <__sprint_r+0x60>
 8011a48:	6817      	ldr	r7, [r2, #0]
 8011a4a:	2600      	movs	r6, #0
 8011a4c:	683b      	ldr	r3, [r7, #0]
 8011a4e:	9302      	str	r3, [sp, #8]
 8011a50:	687b      	ldr	r3, [r7, #4]
 8011a52:	9300      	str	r3, [sp, #0]
 8011a54:	089b      	lsrs	r3, r3, #2
 8011a56:	9303      	str	r3, [sp, #12]
 8011a58:	9b03      	ldr	r3, [sp, #12]
 8011a5a:	42b3      	cmp	r3, r6
 8011a5c:	dc0e      	bgt.n	8011a7c <__sprint_r+0x4a>
 8011a5e:	2203      	movs	r2, #3
 8011a60:	9b00      	ldr	r3, [sp, #0]
 8011a62:	68a0      	ldr	r0, [r4, #8]
 8011a64:	4393      	bics	r3, r2
 8011a66:	1ac0      	subs	r0, r0, r3
 8011a68:	60a0      	str	r0, [r4, #8]
 8011a6a:	3708      	adds	r7, #8
 8011a6c:	2800      	cmp	r0, #0
 8011a6e:	d1ec      	bne.n	8011a4a <__sprint_r+0x18>
 8011a70:	2300      	movs	r3, #0
 8011a72:	60a3      	str	r3, [r4, #8]
 8011a74:	2300      	movs	r3, #0
 8011a76:	6063      	str	r3, [r4, #4]
 8011a78:	b005      	add	sp, #20
 8011a7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011a7c:	9902      	ldr	r1, [sp, #8]
 8011a7e:	00b3      	lsls	r3, r6, #2
 8011a80:	58c9      	ldr	r1, [r1, r3]
 8011a82:	002a      	movs	r2, r5
 8011a84:	9801      	ldr	r0, [sp, #4]
 8011a86:	f000 ff59 	bl	801293c <_fputwc_r>
 8011a8a:	1c43      	adds	r3, r0, #1
 8011a8c:	d0f0      	beq.n	8011a70 <__sprint_r+0x3e>
 8011a8e:	3601      	adds	r6, #1
 8011a90:	e7e2      	b.n	8011a58 <__sprint_r+0x26>
 8011a92:	9801      	ldr	r0, [sp, #4]
 8011a94:	f000 fd14 	bl	80124c0 <__sfvwrite_r>
 8011a98:	e7ea      	b.n	8011a70 <__sprint_r+0x3e>
	...

08011a9c <_vfiprintf_r>:
 8011a9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011a9e:	b0c1      	sub	sp, #260	; 0x104
 8011aa0:	001c      	movs	r4, r3
 8011aa2:	001f      	movs	r7, r3
 8011aa4:	9006      	str	r0, [sp, #24]
 8011aa6:	9103      	str	r1, [sp, #12]
 8011aa8:	9207      	str	r2, [sp, #28]
 8011aaa:	2800      	cmp	r0, #0
 8011aac:	d004      	beq.n	8011ab8 <_vfiprintf_r+0x1c>
 8011aae:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8011ab0:	2b00      	cmp	r3, #0
 8011ab2:	d101      	bne.n	8011ab8 <_vfiprintf_r+0x1c>
 8011ab4:	f7fa fad6 	bl	800c064 <__sinit>
 8011ab8:	9b03      	ldr	r3, [sp, #12]
 8011aba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8011abc:	07db      	lsls	r3, r3, #31
 8011abe:	d407      	bmi.n	8011ad0 <_vfiprintf_r+0x34>
 8011ac0:	9b03      	ldr	r3, [sp, #12]
 8011ac2:	899b      	ldrh	r3, [r3, #12]
 8011ac4:	059b      	lsls	r3, r3, #22
 8011ac6:	d403      	bmi.n	8011ad0 <_vfiprintf_r+0x34>
 8011ac8:	9b03      	ldr	r3, [sp, #12]
 8011aca:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8011acc:	f7fa fce8 	bl	800c4a0 <__retarget_lock_acquire_recursive>
 8011ad0:	9b03      	ldr	r3, [sp, #12]
 8011ad2:	220c      	movs	r2, #12
 8011ad4:	5e9a      	ldrsh	r2, [r3, r2]
 8011ad6:	2380      	movs	r3, #128	; 0x80
 8011ad8:	019b      	lsls	r3, r3, #6
 8011ada:	421a      	tst	r2, r3
 8011adc:	d107      	bne.n	8011aee <_vfiprintf_r+0x52>
 8011ade:	4313      	orrs	r3, r2
 8011ae0:	9a03      	ldr	r2, [sp, #12]
 8011ae2:	8193      	strh	r3, [r2, #12]
 8011ae4:	6e53      	ldr	r3, [r2, #100]	; 0x64
 8011ae6:	4aa3      	ldr	r2, [pc, #652]	; (8011d74 <_vfiprintf_r+0x2d8>)
 8011ae8:	4013      	ands	r3, r2
 8011aea:	9a03      	ldr	r2, [sp, #12]
 8011aec:	6653      	str	r3, [r2, #100]	; 0x64
 8011aee:	9b03      	ldr	r3, [sp, #12]
 8011af0:	899b      	ldrh	r3, [r3, #12]
 8011af2:	071b      	lsls	r3, r3, #28
 8011af4:	d503      	bpl.n	8011afe <_vfiprintf_r+0x62>
 8011af6:	9b03      	ldr	r3, [sp, #12]
 8011af8:	691b      	ldr	r3, [r3, #16]
 8011afa:	2b00      	cmp	r3, #0
 8011afc:	d118      	bne.n	8011b30 <_vfiprintf_r+0x94>
 8011afe:	9903      	ldr	r1, [sp, #12]
 8011b00:	9806      	ldr	r0, [sp, #24]
 8011b02:	f000 fe79 	bl	80127f8 <__swsetup_r>
 8011b06:	2800      	cmp	r0, #0
 8011b08:	d012      	beq.n	8011b30 <_vfiprintf_r+0x94>
 8011b0a:	9b03      	ldr	r3, [sp, #12]
 8011b0c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8011b0e:	07db      	lsls	r3, r3, #31
 8011b10:	d505      	bpl.n	8011b1e <_vfiprintf_r+0x82>
 8011b12:	2301      	movs	r3, #1
 8011b14:	425b      	negs	r3, r3
 8011b16:	9308      	str	r3, [sp, #32]
 8011b18:	9808      	ldr	r0, [sp, #32]
 8011b1a:	b041      	add	sp, #260	; 0x104
 8011b1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011b1e:	9b03      	ldr	r3, [sp, #12]
 8011b20:	899b      	ldrh	r3, [r3, #12]
 8011b22:	059b      	lsls	r3, r3, #22
 8011b24:	d4f5      	bmi.n	8011b12 <_vfiprintf_r+0x76>
 8011b26:	9b03      	ldr	r3, [sp, #12]
 8011b28:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8011b2a:	f7fa fcba 	bl	800c4a2 <__retarget_lock_release_recursive>
 8011b2e:	e7f0      	b.n	8011b12 <_vfiprintf_r+0x76>
 8011b30:	221a      	movs	r2, #26
 8011b32:	9b03      	ldr	r3, [sp, #12]
 8011b34:	899b      	ldrh	r3, [r3, #12]
 8011b36:	401a      	ands	r2, r3
 8011b38:	2a0a      	cmp	r2, #10
 8011b3a:	d116      	bne.n	8011b6a <_vfiprintf_r+0xce>
 8011b3c:	9a03      	ldr	r2, [sp, #12]
 8011b3e:	210e      	movs	r1, #14
 8011b40:	5e52      	ldrsh	r2, [r2, r1]
 8011b42:	2a00      	cmp	r2, #0
 8011b44:	db11      	blt.n	8011b6a <_vfiprintf_r+0xce>
 8011b46:	9a03      	ldr	r2, [sp, #12]
 8011b48:	6e52      	ldr	r2, [r2, #100]	; 0x64
 8011b4a:	07d2      	lsls	r2, r2, #31
 8011b4c:	d405      	bmi.n	8011b5a <_vfiprintf_r+0xbe>
 8011b4e:	059b      	lsls	r3, r3, #22
 8011b50:	d403      	bmi.n	8011b5a <_vfiprintf_r+0xbe>
 8011b52:	9b03      	ldr	r3, [sp, #12]
 8011b54:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8011b56:	f7fa fca4 	bl	800c4a2 <__retarget_lock_release_recursive>
 8011b5a:	0023      	movs	r3, r4
 8011b5c:	9a07      	ldr	r2, [sp, #28]
 8011b5e:	9903      	ldr	r1, [sp, #12]
 8011b60:	9806      	ldr	r0, [sp, #24]
 8011b62:	f000 fc69 	bl	8012438 <__sbprintf>
 8011b66:	9008      	str	r0, [sp, #32]
 8011b68:	e7d6      	b.n	8011b18 <_vfiprintf_r+0x7c>
 8011b6a:	2300      	movs	r3, #0
 8011b6c:	ad17      	add	r5, sp, #92	; 0x5c
 8011b6e:	9514      	str	r5, [sp, #80]	; 0x50
 8011b70:	9316      	str	r3, [sp, #88]	; 0x58
 8011b72:	9315      	str	r3, [sp, #84]	; 0x54
 8011b74:	930c      	str	r3, [sp, #48]	; 0x30
 8011b76:	930d      	str	r3, [sp, #52]	; 0x34
 8011b78:	930e      	str	r3, [sp, #56]	; 0x38
 8011b7a:	930f      	str	r3, [sp, #60]	; 0x3c
 8011b7c:	9308      	str	r3, [sp, #32]
 8011b7e:	9c07      	ldr	r4, [sp, #28]
 8011b80:	7823      	ldrb	r3, [r4, #0]
 8011b82:	2b00      	cmp	r3, #0
 8011b84:	d002      	beq.n	8011b8c <_vfiprintf_r+0xf0>
 8011b86:	2b25      	cmp	r3, #37	; 0x25
 8011b88:	d000      	beq.n	8011b8c <_vfiprintf_r+0xf0>
 8011b8a:	e08d      	b.n	8011ca8 <_vfiprintf_r+0x20c>
 8011b8c:	9b07      	ldr	r3, [sp, #28]
 8011b8e:	1ae6      	subs	r6, r4, r3
 8011b90:	429c      	cmp	r4, r3
 8011b92:	d016      	beq.n	8011bc2 <_vfiprintf_r+0x126>
 8011b94:	602b      	str	r3, [r5, #0]
 8011b96:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8011b98:	606e      	str	r6, [r5, #4]
 8011b9a:	199b      	adds	r3, r3, r6
 8011b9c:	9316      	str	r3, [sp, #88]	; 0x58
 8011b9e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011ba0:	3508      	adds	r5, #8
 8011ba2:	3301      	adds	r3, #1
 8011ba4:	9315      	str	r3, [sp, #84]	; 0x54
 8011ba6:	2b07      	cmp	r3, #7
 8011ba8:	dd08      	ble.n	8011bbc <_vfiprintf_r+0x120>
 8011baa:	9903      	ldr	r1, [sp, #12]
 8011bac:	9806      	ldr	r0, [sp, #24]
 8011bae:	aa14      	add	r2, sp, #80	; 0x50
 8011bb0:	f7ff ff3f 	bl	8011a32 <__sprint_r>
 8011bb4:	2800      	cmp	r0, #0
 8011bb6:	d000      	beq.n	8011bba <_vfiprintf_r+0x11e>
 8011bb8:	e3d9      	b.n	801236e <_vfiprintf_r+0x8d2>
 8011bba:	ad17      	add	r5, sp, #92	; 0x5c
 8011bbc:	9b08      	ldr	r3, [sp, #32]
 8011bbe:	199b      	adds	r3, r3, r6
 8011bc0:	9308      	str	r3, [sp, #32]
 8011bc2:	7823      	ldrb	r3, [r4, #0]
 8011bc4:	2b00      	cmp	r3, #0
 8011bc6:	d101      	bne.n	8011bcc <_vfiprintf_r+0x130>
 8011bc8:	f000 fbf6 	bl	80123b8 <_vfiprintf_r+0x91c>
 8011bcc:	2200      	movs	r2, #0
 8011bce:	a912      	add	r1, sp, #72	; 0x48
 8011bd0:	70ca      	strb	r2, [r1, #3]
 8011bd2:	2101      	movs	r1, #1
 8011bd4:	1c63      	adds	r3, r4, #1
 8011bd6:	0014      	movs	r4, r2
 8011bd8:	4249      	negs	r1, r1
 8011bda:	9105      	str	r1, [sp, #20]
 8011bdc:	9209      	str	r2, [sp, #36]	; 0x24
 8011bde:	1c5a      	adds	r2, r3, #1
 8011be0:	781b      	ldrb	r3, [r3, #0]
 8011be2:	9207      	str	r2, [sp, #28]
 8011be4:	0018      	movs	r0, r3
 8011be6:	3820      	subs	r0, #32
 8011be8:	285a      	cmp	r0, #90	; 0x5a
 8011bea:	d900      	bls.n	8011bee <_vfiprintf_r+0x152>
 8011bec:	e362      	b.n	80122b4 <_vfiprintf_r+0x818>
 8011bee:	f7ee fa9b 	bl	8000128 <__gnu_thumb1_case_uhi>
 8011bf2:	0078      	.short	0x0078
 8011bf4:	03610361 	.word	0x03610361
 8011bf8:	03610081 	.word	0x03610081
 8011bfc:	03610361 	.word	0x03610361
 8011c00:	0361005d 	.word	0x0361005d
 8011c04:	00830361 	.word	0x00830361
 8011c08:	0361008b 	.word	0x0361008b
 8011c0c:	008f0089 	.word	0x008f0089
 8011c10:	00ad0361 	.word	0x00ad0361
 8011c14:	00af00af 	.word	0x00af00af
 8011c18:	00af00af 	.word	0x00af00af
 8011c1c:	00af00af 	.word	0x00af00af
 8011c20:	00af00af 	.word	0x00af00af
 8011c24:	036100af 	.word	0x036100af
 8011c28:	03610361 	.word	0x03610361
 8011c2c:	03610361 	.word	0x03610361
 8011c30:	03610361 	.word	0x03610361
 8011c34:	03610361 	.word	0x03610361
 8011c38:	00e600da 	.word	0x00e600da
 8011c3c:	03610361 	.word	0x03610361
 8011c40:	03610361 	.word	0x03610361
 8011c44:	03610361 	.word	0x03610361
 8011c48:	03610361 	.word	0x03610361
 8011c4c:	03610361 	.word	0x03610361
 8011c50:	03610143 	.word	0x03610143
 8011c54:	03610361 	.word	0x03610361
 8011c58:	03610182 	.word	0x03610182
 8011c5c:	0361027c 	.word	0x0361027c
 8011c60:	02ae0361 	.word	0x02ae0361
 8011c64:	03610361 	.word	0x03610361
 8011c68:	03610361 	.word	0x03610361
 8011c6c:	03610361 	.word	0x03610361
 8011c70:	03610361 	.word	0x03610361
 8011c74:	03610361 	.word	0x03610361
 8011c78:	00e800da 	.word	0x00e800da
 8011c7c:	03610361 	.word	0x03610361
 8011c80:	00c30361 	.word	0x00c30361
 8011c84:	00d600e8 	.word	0x00d600e8
 8011c88:	00cf0361 	.word	0x00cf0361
 8011c8c:	01260361 	.word	0x01260361
 8011c90:	01740145 	.word	0x01740145
 8011c94:	036100d6 	.word	0x036100d6
 8011c98:	007f0182 	.word	0x007f0182
 8011c9c:	0361027e 	.word	0x0361027e
 8011ca0:	02cd0361 	.word	0x02cd0361
 8011ca4:	007f0361 	.word	0x007f0361
 8011ca8:	3401      	adds	r4, #1
 8011caa:	e769      	b.n	8011b80 <_vfiprintf_r+0xe4>
 8011cac:	9806      	ldr	r0, [sp, #24]
 8011cae:	f7fe facd 	bl	801024c <_localeconv_r>
 8011cb2:	6843      	ldr	r3, [r0, #4]
 8011cb4:	0018      	movs	r0, r3
 8011cb6:	930f      	str	r3, [sp, #60]	; 0x3c
 8011cb8:	f7ee fa24 	bl	8000104 <strlen>
 8011cbc:	900e      	str	r0, [sp, #56]	; 0x38
 8011cbe:	9806      	ldr	r0, [sp, #24]
 8011cc0:	f7fe fac4 	bl	801024c <_localeconv_r>
 8011cc4:	6883      	ldr	r3, [r0, #8]
 8011cc6:	930d      	str	r3, [sp, #52]	; 0x34
 8011cc8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011cca:	2b00      	cmp	r3, #0
 8011ccc:	d010      	beq.n	8011cf0 <_vfiprintf_r+0x254>
 8011cce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011cd0:	2b00      	cmp	r3, #0
 8011cd2:	d00d      	beq.n	8011cf0 <_vfiprintf_r+0x254>
 8011cd4:	781b      	ldrb	r3, [r3, #0]
 8011cd6:	2b00      	cmp	r3, #0
 8011cd8:	d00a      	beq.n	8011cf0 <_vfiprintf_r+0x254>
 8011cda:	2380      	movs	r3, #128	; 0x80
 8011cdc:	00db      	lsls	r3, r3, #3
 8011cde:	431c      	orrs	r4, r3
 8011ce0:	e006      	b.n	8011cf0 <_vfiprintf_r+0x254>
 8011ce2:	ab12      	add	r3, sp, #72	; 0x48
 8011ce4:	78da      	ldrb	r2, [r3, #3]
 8011ce6:	3303      	adds	r3, #3
 8011ce8:	2a00      	cmp	r2, #0
 8011cea:	d101      	bne.n	8011cf0 <_vfiprintf_r+0x254>
 8011cec:	3220      	adds	r2, #32
 8011cee:	701a      	strb	r2, [r3, #0]
 8011cf0:	9b07      	ldr	r3, [sp, #28]
 8011cf2:	e774      	b.n	8011bde <_vfiprintf_r+0x142>
 8011cf4:	2301      	movs	r3, #1
 8011cf6:	e7f2      	b.n	8011cde <_vfiprintf_r+0x242>
 8011cf8:	cf08      	ldmia	r7!, {r3}
 8011cfa:	9309      	str	r3, [sp, #36]	; 0x24
 8011cfc:	2b00      	cmp	r3, #0
 8011cfe:	daf7      	bge.n	8011cf0 <_vfiprintf_r+0x254>
 8011d00:	425b      	negs	r3, r3
 8011d02:	9309      	str	r3, [sp, #36]	; 0x24
 8011d04:	2304      	movs	r3, #4
 8011d06:	e7ea      	b.n	8011cde <_vfiprintf_r+0x242>
 8011d08:	222b      	movs	r2, #43	; 0x2b
 8011d0a:	ab12      	add	r3, sp, #72	; 0x48
 8011d0c:	70da      	strb	r2, [r3, #3]
 8011d0e:	e7ef      	b.n	8011cf0 <_vfiprintf_r+0x254>
 8011d10:	9b07      	ldr	r3, [sp, #28]
 8011d12:	1c5a      	adds	r2, r3, #1
 8011d14:	781b      	ldrb	r3, [r3, #0]
 8011d16:	2b2a      	cmp	r3, #42	; 0x2a
 8011d18:	d00f      	beq.n	8011d3a <_vfiprintf_r+0x29e>
 8011d1a:	2100      	movs	r1, #0
 8011d1c:	9105      	str	r1, [sp, #20]
 8011d1e:	0019      	movs	r1, r3
 8011d20:	3930      	subs	r1, #48	; 0x30
 8011d22:	9207      	str	r2, [sp, #28]
 8011d24:	2909      	cmp	r1, #9
 8011d26:	d900      	bls.n	8011d2a <_vfiprintf_r+0x28e>
 8011d28:	e75c      	b.n	8011be4 <_vfiprintf_r+0x148>
 8011d2a:	200a      	movs	r0, #10
 8011d2c:	9b05      	ldr	r3, [sp, #20]
 8011d2e:	4343      	muls	r3, r0
 8011d30:	185b      	adds	r3, r3, r1
 8011d32:	9305      	str	r3, [sp, #20]
 8011d34:	7813      	ldrb	r3, [r2, #0]
 8011d36:	3201      	adds	r2, #1
 8011d38:	e7f1      	b.n	8011d1e <_vfiprintf_r+0x282>
 8011d3a:	cf08      	ldmia	r7!, {r3}
 8011d3c:	9305      	str	r3, [sp, #20]
 8011d3e:	2b00      	cmp	r3, #0
 8011d40:	da02      	bge.n	8011d48 <_vfiprintf_r+0x2ac>
 8011d42:	2301      	movs	r3, #1
 8011d44:	425b      	negs	r3, r3
 8011d46:	9305      	str	r3, [sp, #20]
 8011d48:	9207      	str	r2, [sp, #28]
 8011d4a:	e7d1      	b.n	8011cf0 <_vfiprintf_r+0x254>
 8011d4c:	2380      	movs	r3, #128	; 0x80
 8011d4e:	e7c6      	b.n	8011cde <_vfiprintf_r+0x242>
 8011d50:	2100      	movs	r1, #0
 8011d52:	9a07      	ldr	r2, [sp, #28]
 8011d54:	9109      	str	r1, [sp, #36]	; 0x24
 8011d56:	200a      	movs	r0, #10
 8011d58:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011d5a:	3b30      	subs	r3, #48	; 0x30
 8011d5c:	4341      	muls	r1, r0
 8011d5e:	185b      	adds	r3, r3, r1
 8011d60:	9309      	str	r3, [sp, #36]	; 0x24
 8011d62:	0013      	movs	r3, r2
 8011d64:	781b      	ldrb	r3, [r3, #0]
 8011d66:	3201      	adds	r2, #1
 8011d68:	0019      	movs	r1, r3
 8011d6a:	3930      	subs	r1, #48	; 0x30
 8011d6c:	9207      	str	r2, [sp, #28]
 8011d6e:	2909      	cmp	r1, #9
 8011d70:	d9f1      	bls.n	8011d56 <_vfiprintf_r+0x2ba>
 8011d72:	e737      	b.n	8011be4 <_vfiprintf_r+0x148>
 8011d74:	ffffdfff 	.word	0xffffdfff
 8011d78:	9b07      	ldr	r3, [sp, #28]
 8011d7a:	781b      	ldrb	r3, [r3, #0]
 8011d7c:	2b68      	cmp	r3, #104	; 0x68
 8011d7e:	d105      	bne.n	8011d8c <_vfiprintf_r+0x2f0>
 8011d80:	9b07      	ldr	r3, [sp, #28]
 8011d82:	3301      	adds	r3, #1
 8011d84:	9307      	str	r3, [sp, #28]
 8011d86:	2380      	movs	r3, #128	; 0x80
 8011d88:	009b      	lsls	r3, r3, #2
 8011d8a:	e7a8      	b.n	8011cde <_vfiprintf_r+0x242>
 8011d8c:	2340      	movs	r3, #64	; 0x40
 8011d8e:	e7a6      	b.n	8011cde <_vfiprintf_r+0x242>
 8011d90:	9b07      	ldr	r3, [sp, #28]
 8011d92:	781b      	ldrb	r3, [r3, #0]
 8011d94:	2b6c      	cmp	r3, #108	; 0x6c
 8011d96:	d104      	bne.n	8011da2 <_vfiprintf_r+0x306>
 8011d98:	9b07      	ldr	r3, [sp, #28]
 8011d9a:	3301      	adds	r3, #1
 8011d9c:	9307      	str	r3, [sp, #28]
 8011d9e:	2320      	movs	r3, #32
 8011da0:	e79d      	b.n	8011cde <_vfiprintf_r+0x242>
 8011da2:	2310      	movs	r3, #16
 8011da4:	e79b      	b.n	8011cde <_vfiprintf_r+0x242>
 8011da6:	003a      	movs	r2, r7
 8011da8:	ca08      	ldmia	r2!, {r3}
 8011daa:	ae27      	add	r6, sp, #156	; 0x9c
 8011dac:	7033      	strb	r3, [r6, #0]
 8011dae:	2300      	movs	r3, #0
 8011db0:	9204      	str	r2, [sp, #16]
 8011db2:	aa12      	add	r2, sp, #72	; 0x48
 8011db4:	70d3      	strb	r3, [r2, #3]
 8011db6:	2201      	movs	r2, #1
 8011db8:	930b      	str	r3, [sp, #44]	; 0x2c
 8011dba:	9205      	str	r2, [sp, #20]
 8011dbc:	e0b0      	b.n	8011f20 <_vfiprintf_r+0x484>
 8011dbe:	2310      	movs	r3, #16
 8011dc0:	431c      	orrs	r4, r3
 8011dc2:	06a3      	lsls	r3, r4, #26
 8011dc4:	d52a      	bpl.n	8011e1c <_vfiprintf_r+0x380>
 8011dc6:	2307      	movs	r3, #7
 8011dc8:	3707      	adds	r7, #7
 8011dca:	439f      	bics	r7, r3
 8011dcc:	0039      	movs	r1, r7
 8011dce:	c90c      	ldmia	r1!, {r2, r3}
 8011dd0:	9200      	str	r2, [sp, #0]
 8011dd2:	9301      	str	r3, [sp, #4]
 8011dd4:	9104      	str	r1, [sp, #16]
 8011dd6:	9a01      	ldr	r2, [sp, #4]
 8011dd8:	2301      	movs	r3, #1
 8011dda:	2a00      	cmp	r2, #0
 8011ddc:	da09      	bge.n	8011df2 <_vfiprintf_r+0x356>
 8011dde:	9e00      	ldr	r6, [sp, #0]
 8011de0:	9f01      	ldr	r7, [sp, #4]
 8011de2:	2200      	movs	r2, #0
 8011de4:	4271      	negs	r1, r6
 8011de6:	41ba      	sbcs	r2, r7
 8011de8:	9100      	str	r1, [sp, #0]
 8011dea:	9201      	str	r2, [sp, #4]
 8011dec:	212d      	movs	r1, #45	; 0x2d
 8011dee:	aa12      	add	r2, sp, #72	; 0x48
 8011df0:	70d1      	strb	r1, [r2, #3]
 8011df2:	9901      	ldr	r1, [sp, #4]
 8011df4:	9a00      	ldr	r2, [sp, #0]
 8011df6:	430a      	orrs	r2, r1
 8011df8:	9905      	ldr	r1, [sp, #20]
 8011dfa:	3101      	adds	r1, #1
 8011dfc:	d100      	bne.n	8011e00 <_vfiprintf_r+0x364>
 8011dfe:	e2e9      	b.n	80123d4 <_vfiprintf_r+0x938>
 8011e00:	2180      	movs	r1, #128	; 0x80
 8011e02:	0027      	movs	r7, r4
 8011e04:	438f      	bics	r7, r1
 8011e06:	2a00      	cmp	r2, #0
 8011e08:	d000      	beq.n	8011e0c <_vfiprintf_r+0x370>
 8011e0a:	e2e7      	b.n	80123dc <_vfiprintf_r+0x940>
 8011e0c:	9a05      	ldr	r2, [sp, #20]
 8011e0e:	2a00      	cmp	r2, #0
 8011e10:	d100      	bne.n	8011e14 <_vfiprintf_r+0x378>
 8011e12:	e243      	b.n	801229c <_vfiprintf_r+0x800>
 8011e14:	2b01      	cmp	r3, #1
 8011e16:	d000      	beq.n	8011e1a <_vfiprintf_r+0x37e>
 8011e18:	e2e3      	b.n	80123e2 <_vfiprintf_r+0x946>
 8011e1a:	e1e7      	b.n	80121ec <_vfiprintf_r+0x750>
 8011e1c:	003a      	movs	r2, r7
 8011e1e:	ca08      	ldmia	r2!, {r3}
 8011e20:	9204      	str	r2, [sp, #16]
 8011e22:	06e2      	lsls	r2, r4, #27
 8011e24:	d503      	bpl.n	8011e2e <_vfiprintf_r+0x392>
 8011e26:	9300      	str	r3, [sp, #0]
 8011e28:	17db      	asrs	r3, r3, #31
 8011e2a:	9301      	str	r3, [sp, #4]
 8011e2c:	e7d3      	b.n	8011dd6 <_vfiprintf_r+0x33a>
 8011e2e:	0662      	lsls	r2, r4, #25
 8011e30:	d501      	bpl.n	8011e36 <_vfiprintf_r+0x39a>
 8011e32:	b21b      	sxth	r3, r3
 8011e34:	e7f7      	b.n	8011e26 <_vfiprintf_r+0x38a>
 8011e36:	05a2      	lsls	r2, r4, #22
 8011e38:	d5f5      	bpl.n	8011e26 <_vfiprintf_r+0x38a>
 8011e3a:	b25b      	sxtb	r3, r3
 8011e3c:	e7f3      	b.n	8011e26 <_vfiprintf_r+0x38a>
 8011e3e:	1d3b      	adds	r3, r7, #4
 8011e40:	9304      	str	r3, [sp, #16]
 8011e42:	06a3      	lsls	r3, r4, #26
 8011e44:	d506      	bpl.n	8011e54 <_vfiprintf_r+0x3b8>
 8011e46:	683b      	ldr	r3, [r7, #0]
 8011e48:	9a08      	ldr	r2, [sp, #32]
 8011e4a:	601a      	str	r2, [r3, #0]
 8011e4c:	17d2      	asrs	r2, r2, #31
 8011e4e:	605a      	str	r2, [r3, #4]
 8011e50:	9f04      	ldr	r7, [sp, #16]
 8011e52:	e694      	b.n	8011b7e <_vfiprintf_r+0xe2>
 8011e54:	06e3      	lsls	r3, r4, #27
 8011e56:	d503      	bpl.n	8011e60 <_vfiprintf_r+0x3c4>
 8011e58:	683b      	ldr	r3, [r7, #0]
 8011e5a:	9a08      	ldr	r2, [sp, #32]
 8011e5c:	601a      	str	r2, [r3, #0]
 8011e5e:	e7f7      	b.n	8011e50 <_vfiprintf_r+0x3b4>
 8011e60:	0663      	lsls	r3, r4, #25
 8011e62:	d503      	bpl.n	8011e6c <_vfiprintf_r+0x3d0>
 8011e64:	683b      	ldr	r3, [r7, #0]
 8011e66:	9a08      	ldr	r2, [sp, #32]
 8011e68:	801a      	strh	r2, [r3, #0]
 8011e6a:	e7f1      	b.n	8011e50 <_vfiprintf_r+0x3b4>
 8011e6c:	05a4      	lsls	r4, r4, #22
 8011e6e:	d5f3      	bpl.n	8011e58 <_vfiprintf_r+0x3bc>
 8011e70:	683b      	ldr	r3, [r7, #0]
 8011e72:	9a08      	ldr	r2, [sp, #32]
 8011e74:	701a      	strb	r2, [r3, #0]
 8011e76:	e7eb      	b.n	8011e50 <_vfiprintf_r+0x3b4>
 8011e78:	2310      	movs	r3, #16
 8011e7a:	431c      	orrs	r4, r3
 8011e7c:	2320      	movs	r3, #32
 8011e7e:	0020      	movs	r0, r4
 8011e80:	4018      	ands	r0, r3
 8011e82:	421c      	tst	r4, r3
 8011e84:	d00d      	beq.n	8011ea2 <_vfiprintf_r+0x406>
 8011e86:	3b19      	subs	r3, #25
 8011e88:	3707      	adds	r7, #7
 8011e8a:	439f      	bics	r7, r3
 8011e8c:	0039      	movs	r1, r7
 8011e8e:	c90c      	ldmia	r1!, {r2, r3}
 8011e90:	9200      	str	r2, [sp, #0]
 8011e92:	9301      	str	r3, [sp, #4]
 8011e94:	9104      	str	r1, [sp, #16]
 8011e96:	4bcc      	ldr	r3, [pc, #816]	; (80121c8 <_vfiprintf_r+0x72c>)
 8011e98:	401c      	ands	r4, r3
 8011e9a:	2300      	movs	r3, #0
 8011e9c:	2100      	movs	r1, #0
 8011e9e:	aa12      	add	r2, sp, #72	; 0x48
 8011ea0:	e7a6      	b.n	8011df0 <_vfiprintf_r+0x354>
 8011ea2:	003a      	movs	r2, r7
 8011ea4:	ca08      	ldmia	r2!, {r3}
 8011ea6:	0021      	movs	r1, r4
 8011ea8:	9204      	str	r2, [sp, #16]
 8011eaa:	2210      	movs	r2, #16
 8011eac:	4011      	ands	r1, r2
 8011eae:	4214      	tst	r4, r2
 8011eb0:	d002      	beq.n	8011eb8 <_vfiprintf_r+0x41c>
 8011eb2:	9300      	str	r3, [sp, #0]
 8011eb4:	9001      	str	r0, [sp, #4]
 8011eb6:	e7ee      	b.n	8011e96 <_vfiprintf_r+0x3fa>
 8011eb8:	2240      	movs	r2, #64	; 0x40
 8011eba:	0020      	movs	r0, r4
 8011ebc:	4010      	ands	r0, r2
 8011ebe:	4214      	tst	r4, r2
 8011ec0:	d003      	beq.n	8011eca <_vfiprintf_r+0x42e>
 8011ec2:	b29b      	uxth	r3, r3
 8011ec4:	9300      	str	r3, [sp, #0]
 8011ec6:	9101      	str	r1, [sp, #4]
 8011ec8:	e7e5      	b.n	8011e96 <_vfiprintf_r+0x3fa>
 8011eca:	2280      	movs	r2, #128	; 0x80
 8011ecc:	0021      	movs	r1, r4
 8011ece:	0092      	lsls	r2, r2, #2
 8011ed0:	4011      	ands	r1, r2
 8011ed2:	4214      	tst	r4, r2
 8011ed4:	d0f6      	beq.n	8011ec4 <_vfiprintf_r+0x428>
 8011ed6:	b2db      	uxtb	r3, r3
 8011ed8:	e7eb      	b.n	8011eb2 <_vfiprintf_r+0x416>
 8011eda:	003b      	movs	r3, r7
 8011edc:	cb04      	ldmia	r3!, {r2}
 8011ede:	49bb      	ldr	r1, [pc, #748]	; (80121cc <_vfiprintf_r+0x730>)
 8011ee0:	9304      	str	r3, [sp, #16]
 8011ee2:	2300      	movs	r3, #0
 8011ee4:	9200      	str	r2, [sp, #0]
 8011ee6:	aa13      	add	r2, sp, #76	; 0x4c
 8011ee8:	8011      	strh	r1, [r2, #0]
 8011eea:	4ab9      	ldr	r2, [pc, #740]	; (80121d0 <_vfiprintf_r+0x734>)
 8011eec:	9301      	str	r3, [sp, #4]
 8011eee:	3302      	adds	r3, #2
 8011ef0:	431c      	orrs	r4, r3
 8011ef2:	920c      	str	r2, [sp, #48]	; 0x30
 8011ef4:	e7d2      	b.n	8011e9c <_vfiprintf_r+0x400>
 8011ef6:	003b      	movs	r3, r7
 8011ef8:	2700      	movs	r7, #0
 8011efa:	cb40      	ldmia	r3!, {r6}
 8011efc:	9304      	str	r3, [sp, #16]
 8011efe:	ab12      	add	r3, sp, #72	; 0x48
 8011f00:	70df      	strb	r7, [r3, #3]
 8011f02:	9b05      	ldr	r3, [sp, #20]
 8011f04:	3301      	adds	r3, #1
 8011f06:	d100      	bne.n	8011f0a <_vfiprintf_r+0x46e>
 8011f08:	e0ea      	b.n	80120e0 <_vfiprintf_r+0x644>
 8011f0a:	0039      	movs	r1, r7
 8011f0c:	0030      	movs	r0, r6
 8011f0e:	9a05      	ldr	r2, [sp, #20]
 8011f10:	f7fe f9b4 	bl	801027c <memchr>
 8011f14:	900b      	str	r0, [sp, #44]	; 0x2c
 8011f16:	42b8      	cmp	r0, r7
 8011f18:	d002      	beq.n	8011f20 <_vfiprintf_r+0x484>
 8011f1a:	1b83      	subs	r3, r0, r6
 8011f1c:	9305      	str	r3, [sp, #20]
 8011f1e:	970b      	str	r7, [sp, #44]	; 0x2c
 8011f20:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011f22:	9a05      	ldr	r2, [sp, #20]
 8011f24:	930a      	str	r3, [sp, #40]	; 0x28
 8011f26:	4293      	cmp	r3, r2
 8011f28:	da00      	bge.n	8011f2c <_vfiprintf_r+0x490>
 8011f2a:	920a      	str	r2, [sp, #40]	; 0x28
 8011f2c:	ab12      	add	r3, sp, #72	; 0x48
 8011f2e:	3303      	adds	r3, #3
 8011f30:	781b      	ldrb	r3, [r3, #0]
 8011f32:	1e5a      	subs	r2, r3, #1
 8011f34:	4193      	sbcs	r3, r2
 8011f36:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011f38:	18d3      	adds	r3, r2, r3
 8011f3a:	930a      	str	r3, [sp, #40]	; 0x28
 8011f3c:	0022      	movs	r2, r4
 8011f3e:	2302      	movs	r3, #2
 8011f40:	401a      	ands	r2, r3
 8011f42:	9210      	str	r2, [sp, #64]	; 0x40
 8011f44:	421c      	tst	r4, r3
 8011f46:	d002      	beq.n	8011f4e <_vfiprintf_r+0x4b2>
 8011f48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011f4a:	3302      	adds	r3, #2
 8011f4c:	930a      	str	r3, [sp, #40]	; 0x28
 8011f4e:	2384      	movs	r3, #132	; 0x84
 8011f50:	0022      	movs	r2, r4
 8011f52:	401a      	ands	r2, r3
 8011f54:	9211      	str	r2, [sp, #68]	; 0x44
 8011f56:	421c      	tst	r4, r3
 8011f58:	d11e      	bne.n	8011f98 <_vfiprintf_r+0x4fc>
 8011f5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011f5c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011f5e:	1a9f      	subs	r7, r3, r2
 8011f60:	2f00      	cmp	r7, #0
 8011f62:	dd19      	ble.n	8011f98 <_vfiprintf_r+0x4fc>
 8011f64:	0029      	movs	r1, r5
 8011f66:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011f68:	489a      	ldr	r0, [pc, #616]	; (80121d4 <_vfiprintf_r+0x738>)
 8011f6a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8011f6c:	3301      	adds	r3, #1
 8011f6e:	3108      	adds	r1, #8
 8011f70:	6028      	str	r0, [r5, #0]
 8011f72:	2f10      	cmp	r7, #16
 8011f74:	dd00      	ble.n	8011f78 <_vfiprintf_r+0x4dc>
 8011f76:	e1a7      	b.n	80122c8 <_vfiprintf_r+0x82c>
 8011f78:	606f      	str	r7, [r5, #4]
 8011f7a:	18bf      	adds	r7, r7, r2
 8011f7c:	000d      	movs	r5, r1
 8011f7e:	9716      	str	r7, [sp, #88]	; 0x58
 8011f80:	9315      	str	r3, [sp, #84]	; 0x54
 8011f82:	2b07      	cmp	r3, #7
 8011f84:	dd08      	ble.n	8011f98 <_vfiprintf_r+0x4fc>
 8011f86:	9903      	ldr	r1, [sp, #12]
 8011f88:	9806      	ldr	r0, [sp, #24]
 8011f8a:	aa14      	add	r2, sp, #80	; 0x50
 8011f8c:	f7ff fd51 	bl	8011a32 <__sprint_r>
 8011f90:	2800      	cmp	r0, #0
 8011f92:	d000      	beq.n	8011f96 <_vfiprintf_r+0x4fa>
 8011f94:	e1eb      	b.n	801236e <_vfiprintf_r+0x8d2>
 8011f96:	ad17      	add	r5, sp, #92	; 0x5c
 8011f98:	a912      	add	r1, sp, #72	; 0x48
 8011f9a:	78c8      	ldrb	r0, [r1, #3]
 8011f9c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8011f9e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011fa0:	3103      	adds	r1, #3
 8011fa2:	2800      	cmp	r0, #0
 8011fa4:	d012      	beq.n	8011fcc <_vfiprintf_r+0x530>
 8011fa6:	6029      	str	r1, [r5, #0]
 8011fa8:	2101      	movs	r1, #1
 8011faa:	3301      	adds	r3, #1
 8011fac:	1852      	adds	r2, r2, r1
 8011fae:	6069      	str	r1, [r5, #4]
 8011fb0:	9216      	str	r2, [sp, #88]	; 0x58
 8011fb2:	9315      	str	r3, [sp, #84]	; 0x54
 8011fb4:	3508      	adds	r5, #8
 8011fb6:	2b07      	cmp	r3, #7
 8011fb8:	dd08      	ble.n	8011fcc <_vfiprintf_r+0x530>
 8011fba:	9903      	ldr	r1, [sp, #12]
 8011fbc:	9806      	ldr	r0, [sp, #24]
 8011fbe:	aa14      	add	r2, sp, #80	; 0x50
 8011fc0:	f7ff fd37 	bl	8011a32 <__sprint_r>
 8011fc4:	2800      	cmp	r0, #0
 8011fc6:	d000      	beq.n	8011fca <_vfiprintf_r+0x52e>
 8011fc8:	e1d1      	b.n	801236e <_vfiprintf_r+0x8d2>
 8011fca:	ad17      	add	r5, sp, #92	; 0x5c
 8011fcc:	9910      	ldr	r1, [sp, #64]	; 0x40
 8011fce:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8011fd0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011fd2:	2900      	cmp	r1, #0
 8011fd4:	d013      	beq.n	8011ffe <_vfiprintf_r+0x562>
 8011fd6:	a913      	add	r1, sp, #76	; 0x4c
 8011fd8:	6029      	str	r1, [r5, #0]
 8011fda:	2102      	movs	r1, #2
 8011fdc:	3301      	adds	r3, #1
 8011fde:	1852      	adds	r2, r2, r1
 8011fe0:	6069      	str	r1, [r5, #4]
 8011fe2:	9216      	str	r2, [sp, #88]	; 0x58
 8011fe4:	9315      	str	r3, [sp, #84]	; 0x54
 8011fe6:	3508      	adds	r5, #8
 8011fe8:	2b07      	cmp	r3, #7
 8011fea:	dd08      	ble.n	8011ffe <_vfiprintf_r+0x562>
 8011fec:	9903      	ldr	r1, [sp, #12]
 8011fee:	9806      	ldr	r0, [sp, #24]
 8011ff0:	aa14      	add	r2, sp, #80	; 0x50
 8011ff2:	f7ff fd1e 	bl	8011a32 <__sprint_r>
 8011ff6:	2800      	cmp	r0, #0
 8011ff8:	d000      	beq.n	8011ffc <_vfiprintf_r+0x560>
 8011ffa:	e1b8      	b.n	801236e <_vfiprintf_r+0x8d2>
 8011ffc:	ad17      	add	r5, sp, #92	; 0x5c
 8011ffe:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8012000:	2b80      	cmp	r3, #128	; 0x80
 8012002:	d11e      	bne.n	8012042 <_vfiprintf_r+0x5a6>
 8012004:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012006:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012008:	1a9f      	subs	r7, r3, r2
 801200a:	2f00      	cmp	r7, #0
 801200c:	dd19      	ble.n	8012042 <_vfiprintf_r+0x5a6>
 801200e:	0029      	movs	r1, r5
 8012010:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8012012:	4871      	ldr	r0, [pc, #452]	; (80121d8 <_vfiprintf_r+0x73c>)
 8012014:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8012016:	3301      	adds	r3, #1
 8012018:	3108      	adds	r1, #8
 801201a:	6028      	str	r0, [r5, #0]
 801201c:	2f10      	cmp	r7, #16
 801201e:	dd00      	ble.n	8012022 <_vfiprintf_r+0x586>
 8012020:	e164      	b.n	80122ec <_vfiprintf_r+0x850>
 8012022:	606f      	str	r7, [r5, #4]
 8012024:	18bf      	adds	r7, r7, r2
 8012026:	000d      	movs	r5, r1
 8012028:	9716      	str	r7, [sp, #88]	; 0x58
 801202a:	9315      	str	r3, [sp, #84]	; 0x54
 801202c:	2b07      	cmp	r3, #7
 801202e:	dd08      	ble.n	8012042 <_vfiprintf_r+0x5a6>
 8012030:	9903      	ldr	r1, [sp, #12]
 8012032:	9806      	ldr	r0, [sp, #24]
 8012034:	aa14      	add	r2, sp, #80	; 0x50
 8012036:	f7ff fcfc 	bl	8011a32 <__sprint_r>
 801203a:	2800      	cmp	r0, #0
 801203c:	d000      	beq.n	8012040 <_vfiprintf_r+0x5a4>
 801203e:	e196      	b.n	801236e <_vfiprintf_r+0x8d2>
 8012040:	ad17      	add	r5, sp, #92	; 0x5c
 8012042:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012044:	9a05      	ldr	r2, [sp, #20]
 8012046:	1a9f      	subs	r7, r3, r2
 8012048:	2f00      	cmp	r7, #0
 801204a:	dd19      	ble.n	8012080 <_vfiprintf_r+0x5e4>
 801204c:	0029      	movs	r1, r5
 801204e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8012050:	4861      	ldr	r0, [pc, #388]	; (80121d8 <_vfiprintf_r+0x73c>)
 8012052:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8012054:	3301      	adds	r3, #1
 8012056:	3108      	adds	r1, #8
 8012058:	6028      	str	r0, [r5, #0]
 801205a:	2f10      	cmp	r7, #16
 801205c:	dd00      	ble.n	8012060 <_vfiprintf_r+0x5c4>
 801205e:	e157      	b.n	8012310 <_vfiprintf_r+0x874>
 8012060:	606f      	str	r7, [r5, #4]
 8012062:	18bf      	adds	r7, r7, r2
 8012064:	000d      	movs	r5, r1
 8012066:	9716      	str	r7, [sp, #88]	; 0x58
 8012068:	9315      	str	r3, [sp, #84]	; 0x54
 801206a:	2b07      	cmp	r3, #7
 801206c:	dd08      	ble.n	8012080 <_vfiprintf_r+0x5e4>
 801206e:	9903      	ldr	r1, [sp, #12]
 8012070:	9806      	ldr	r0, [sp, #24]
 8012072:	aa14      	add	r2, sp, #80	; 0x50
 8012074:	f7ff fcdd 	bl	8011a32 <__sprint_r>
 8012078:	2800      	cmp	r0, #0
 801207a:	d000      	beq.n	801207e <_vfiprintf_r+0x5e2>
 801207c:	e177      	b.n	801236e <_vfiprintf_r+0x8d2>
 801207e:	ad17      	add	r5, sp, #92	; 0x5c
 8012080:	9b05      	ldr	r3, [sp, #20]
 8012082:	9a05      	ldr	r2, [sp, #20]
 8012084:	606b      	str	r3, [r5, #4]
 8012086:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8012088:	602e      	str	r6, [r5, #0]
 801208a:	189b      	adds	r3, r3, r2
 801208c:	9316      	str	r3, [sp, #88]	; 0x58
 801208e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8012090:	3508      	adds	r5, #8
 8012092:	3301      	adds	r3, #1
 8012094:	9315      	str	r3, [sp, #84]	; 0x54
 8012096:	2b07      	cmp	r3, #7
 8012098:	dd08      	ble.n	80120ac <_vfiprintf_r+0x610>
 801209a:	9903      	ldr	r1, [sp, #12]
 801209c:	9806      	ldr	r0, [sp, #24]
 801209e:	aa14      	add	r2, sp, #80	; 0x50
 80120a0:	f7ff fcc7 	bl	8011a32 <__sprint_r>
 80120a4:	2800      	cmp	r0, #0
 80120a6:	d000      	beq.n	80120aa <_vfiprintf_r+0x60e>
 80120a8:	e161      	b.n	801236e <_vfiprintf_r+0x8d2>
 80120aa:	ad17      	add	r5, sp, #92	; 0x5c
 80120ac:	0764      	lsls	r4, r4, #29
 80120ae:	d500      	bpl.n	80120b2 <_vfiprintf_r+0x616>
 80120b0:	e140      	b.n	8012334 <_vfiprintf_r+0x898>
 80120b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80120b4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80120b6:	4293      	cmp	r3, r2
 80120b8:	da00      	bge.n	80120bc <_vfiprintf_r+0x620>
 80120ba:	0013      	movs	r3, r2
 80120bc:	9a08      	ldr	r2, [sp, #32]
 80120be:	18d3      	adds	r3, r2, r3
 80120c0:	9308      	str	r3, [sp, #32]
 80120c2:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80120c4:	2b00      	cmp	r3, #0
 80120c6:	d007      	beq.n	80120d8 <_vfiprintf_r+0x63c>
 80120c8:	9903      	ldr	r1, [sp, #12]
 80120ca:	9806      	ldr	r0, [sp, #24]
 80120cc:	aa14      	add	r2, sp, #80	; 0x50
 80120ce:	f7ff fcb0 	bl	8011a32 <__sprint_r>
 80120d2:	2800      	cmp	r0, #0
 80120d4:	d000      	beq.n	80120d8 <_vfiprintf_r+0x63c>
 80120d6:	e14a      	b.n	801236e <_vfiprintf_r+0x8d2>
 80120d8:	2300      	movs	r3, #0
 80120da:	ad17      	add	r5, sp, #92	; 0x5c
 80120dc:	9315      	str	r3, [sp, #84]	; 0x54
 80120de:	e6b7      	b.n	8011e50 <_vfiprintf_r+0x3b4>
 80120e0:	0030      	movs	r0, r6
 80120e2:	f7ee f80f 	bl	8000104 <strlen>
 80120e6:	9005      	str	r0, [sp, #20]
 80120e8:	e719      	b.n	8011f1e <_vfiprintf_r+0x482>
 80120ea:	2310      	movs	r3, #16
 80120ec:	431c      	orrs	r4, r3
 80120ee:	2320      	movs	r3, #32
 80120f0:	0020      	movs	r0, r4
 80120f2:	4018      	ands	r0, r3
 80120f4:	421c      	tst	r4, r3
 80120f6:	d009      	beq.n	801210c <_vfiprintf_r+0x670>
 80120f8:	3b19      	subs	r3, #25
 80120fa:	3707      	adds	r7, #7
 80120fc:	439f      	bics	r7, r3
 80120fe:	0039      	movs	r1, r7
 8012100:	c90c      	ldmia	r1!, {r2, r3}
 8012102:	9200      	str	r2, [sp, #0]
 8012104:	9301      	str	r3, [sp, #4]
 8012106:	9104      	str	r1, [sp, #16]
 8012108:	2301      	movs	r3, #1
 801210a:	e6c7      	b.n	8011e9c <_vfiprintf_r+0x400>
 801210c:	003b      	movs	r3, r7
 801210e:	cb04      	ldmia	r3!, {r2}
 8012110:	0021      	movs	r1, r4
 8012112:	9304      	str	r3, [sp, #16]
 8012114:	2310      	movs	r3, #16
 8012116:	4019      	ands	r1, r3
 8012118:	421c      	tst	r4, r3
 801211a:	d003      	beq.n	8012124 <_vfiprintf_r+0x688>
 801211c:	9200      	str	r2, [sp, #0]
 801211e:	9001      	str	r0, [sp, #4]
 8012120:	3b0f      	subs	r3, #15
 8012122:	e6bb      	b.n	8011e9c <_vfiprintf_r+0x400>
 8012124:	2340      	movs	r3, #64	; 0x40
 8012126:	0020      	movs	r0, r4
 8012128:	4018      	ands	r0, r3
 801212a:	421c      	tst	r4, r3
 801212c:	d003      	beq.n	8012136 <_vfiprintf_r+0x69a>
 801212e:	b293      	uxth	r3, r2
 8012130:	9300      	str	r3, [sp, #0]
 8012132:	9101      	str	r1, [sp, #4]
 8012134:	e7e8      	b.n	8012108 <_vfiprintf_r+0x66c>
 8012136:	2380      	movs	r3, #128	; 0x80
 8012138:	0021      	movs	r1, r4
 801213a:	009b      	lsls	r3, r3, #2
 801213c:	4019      	ands	r1, r3
 801213e:	421c      	tst	r4, r3
 8012140:	d003      	beq.n	801214a <_vfiprintf_r+0x6ae>
 8012142:	b2d3      	uxtb	r3, r2
 8012144:	9300      	str	r3, [sp, #0]
 8012146:	9001      	str	r0, [sp, #4]
 8012148:	e7de      	b.n	8012108 <_vfiprintf_r+0x66c>
 801214a:	9200      	str	r2, [sp, #0]
 801214c:	e7f1      	b.n	8012132 <_vfiprintf_r+0x696>
 801214e:	4a23      	ldr	r2, [pc, #140]	; (80121dc <_vfiprintf_r+0x740>)
 8012150:	0020      	movs	r0, r4
 8012152:	920c      	str	r2, [sp, #48]	; 0x30
 8012154:	2220      	movs	r2, #32
 8012156:	4010      	ands	r0, r2
 8012158:	4214      	tst	r4, r2
 801215a:	d019      	beq.n	8012190 <_vfiprintf_r+0x6f4>
 801215c:	3a19      	subs	r2, #25
 801215e:	3707      	adds	r7, #7
 8012160:	4397      	bics	r7, r2
 8012162:	0038      	movs	r0, r7
 8012164:	c806      	ldmia	r0!, {r1, r2}
 8012166:	9100      	str	r1, [sp, #0]
 8012168:	9201      	str	r2, [sp, #4]
 801216a:	9004      	str	r0, [sp, #16]
 801216c:	07e2      	lsls	r2, r4, #31
 801216e:	d509      	bpl.n	8012184 <_vfiprintf_r+0x6e8>
 8012170:	9a00      	ldr	r2, [sp, #0]
 8012172:	9901      	ldr	r1, [sp, #4]
 8012174:	430a      	orrs	r2, r1
 8012176:	d005      	beq.n	8012184 <_vfiprintf_r+0x6e8>
 8012178:	aa13      	add	r2, sp, #76	; 0x4c
 801217a:	2130      	movs	r1, #48	; 0x30
 801217c:	7053      	strb	r3, [r2, #1]
 801217e:	2302      	movs	r3, #2
 8012180:	7011      	strb	r1, [r2, #0]
 8012182:	431c      	orrs	r4, r3
 8012184:	4b10      	ldr	r3, [pc, #64]	; (80121c8 <_vfiprintf_r+0x72c>)
 8012186:	401c      	ands	r4, r3
 8012188:	2302      	movs	r3, #2
 801218a:	e687      	b.n	8011e9c <_vfiprintf_r+0x400>
 801218c:	4a10      	ldr	r2, [pc, #64]	; (80121d0 <_vfiprintf_r+0x734>)
 801218e:	e7df      	b.n	8012150 <_vfiprintf_r+0x6b4>
 8012190:	0039      	movs	r1, r7
 8012192:	c904      	ldmia	r1!, {r2}
 8012194:	0026      	movs	r6, r4
 8012196:	9104      	str	r1, [sp, #16]
 8012198:	2110      	movs	r1, #16
 801219a:	400e      	ands	r6, r1
 801219c:	420c      	tst	r4, r1
 801219e:	d002      	beq.n	80121a6 <_vfiprintf_r+0x70a>
 80121a0:	9200      	str	r2, [sp, #0]
 80121a2:	9001      	str	r0, [sp, #4]
 80121a4:	e7e2      	b.n	801216c <_vfiprintf_r+0x6d0>
 80121a6:	2140      	movs	r1, #64	; 0x40
 80121a8:	0020      	movs	r0, r4
 80121aa:	4008      	ands	r0, r1
 80121ac:	420c      	tst	r4, r1
 80121ae:	d003      	beq.n	80121b8 <_vfiprintf_r+0x71c>
 80121b0:	b292      	uxth	r2, r2
 80121b2:	9200      	str	r2, [sp, #0]
 80121b4:	9601      	str	r6, [sp, #4]
 80121b6:	e7d9      	b.n	801216c <_vfiprintf_r+0x6d0>
 80121b8:	2180      	movs	r1, #128	; 0x80
 80121ba:	0026      	movs	r6, r4
 80121bc:	0089      	lsls	r1, r1, #2
 80121be:	400e      	ands	r6, r1
 80121c0:	420c      	tst	r4, r1
 80121c2:	d0f6      	beq.n	80121b2 <_vfiprintf_r+0x716>
 80121c4:	b2d2      	uxtb	r2, r2
 80121c6:	e7eb      	b.n	80121a0 <_vfiprintf_r+0x704>
 80121c8:	fffffbff 	.word	0xfffffbff
 80121cc:	00007830 	.word	0x00007830
 80121d0:	08014c84 	.word	0x08014c84
 80121d4:	08014d91 	.word	0x08014d91
 80121d8:	08014da1 	.word	0x08014da1
 80121dc:	08014c95 	.word	0x08014c95
 80121e0:	9b01      	ldr	r3, [sp, #4]
 80121e2:	2b00      	cmp	r3, #0
 80121e4:	d109      	bne.n	80121fa <_vfiprintf_r+0x75e>
 80121e6:	9b00      	ldr	r3, [sp, #0]
 80121e8:	2b09      	cmp	r3, #9
 80121ea:	d806      	bhi.n	80121fa <_vfiprintf_r+0x75e>
 80121ec:	26b7      	movs	r6, #183	; 0xb7
 80121ee:	ab12      	add	r3, sp, #72	; 0x48
 80121f0:	18f6      	adds	r6, r6, r3
 80121f2:	9b00      	ldr	r3, [sp, #0]
 80121f4:	3330      	adds	r3, #48	; 0x30
 80121f6:	7033      	strb	r3, [r6, #0]
 80121f8:	e115      	b.n	8012426 <_vfiprintf_r+0x98a>
 80121fa:	2380      	movs	r3, #128	; 0x80
 80121fc:	2400      	movs	r4, #0
 80121fe:	00db      	lsls	r3, r3, #3
 8012200:	403b      	ands	r3, r7
 8012202:	ae40      	add	r6, sp, #256	; 0x100
 8012204:	930a      	str	r3, [sp, #40]	; 0x28
 8012206:	220a      	movs	r2, #10
 8012208:	9800      	ldr	r0, [sp, #0]
 801220a:	9901      	ldr	r1, [sp, #4]
 801220c:	2300      	movs	r3, #0
 801220e:	f7ee f949 	bl	80004a4 <__aeabi_uldivmod>
 8012212:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012214:	3e01      	subs	r6, #1
 8012216:	3230      	adds	r2, #48	; 0x30
 8012218:	900b      	str	r0, [sp, #44]	; 0x2c
 801221a:	9110      	str	r1, [sp, #64]	; 0x40
 801221c:	7032      	strb	r2, [r6, #0]
 801221e:	3401      	adds	r4, #1
 8012220:	2b00      	cmp	r3, #0
 8012222:	d01a      	beq.n	801225a <_vfiprintf_r+0x7be>
 8012224:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012226:	781b      	ldrb	r3, [r3, #0]
 8012228:	42a3      	cmp	r3, r4
 801222a:	d116      	bne.n	801225a <_vfiprintf_r+0x7be>
 801222c:	2cff      	cmp	r4, #255	; 0xff
 801222e:	d014      	beq.n	801225a <_vfiprintf_r+0x7be>
 8012230:	9b01      	ldr	r3, [sp, #4]
 8012232:	2b00      	cmp	r3, #0
 8012234:	d102      	bne.n	801223c <_vfiprintf_r+0x7a0>
 8012236:	9b00      	ldr	r3, [sp, #0]
 8012238:	2b09      	cmp	r3, #9
 801223a:	d90e      	bls.n	801225a <_vfiprintf_r+0x7be>
 801223c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801223e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8012240:	1af6      	subs	r6, r6, r3
 8012242:	001a      	movs	r2, r3
 8012244:	0030      	movs	r0, r6
 8012246:	f7fa f832 	bl	800c2ae <strncpy>
 801224a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801224c:	2400      	movs	r4, #0
 801224e:	785b      	ldrb	r3, [r3, #1]
 8012250:	1e5a      	subs	r2, r3, #1
 8012252:	4193      	sbcs	r3, r2
 8012254:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8012256:	18d3      	adds	r3, r2, r3
 8012258:	930d      	str	r3, [sp, #52]	; 0x34
 801225a:	9b01      	ldr	r3, [sp, #4]
 801225c:	2b00      	cmp	r3, #0
 801225e:	d103      	bne.n	8012268 <_vfiprintf_r+0x7cc>
 8012260:	9b00      	ldr	r3, [sp, #0]
 8012262:	2b09      	cmp	r3, #9
 8012264:	d800      	bhi.n	8012268 <_vfiprintf_r+0x7cc>
 8012266:	e0de      	b.n	8012426 <_vfiprintf_r+0x98a>
 8012268:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801226a:	9300      	str	r3, [sp, #0]
 801226c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801226e:	9301      	str	r3, [sp, #4]
 8012270:	e7c9      	b.n	8012206 <_vfiprintf_r+0x76a>
 8012272:	200f      	movs	r0, #15
 8012274:	9b00      	ldr	r3, [sp, #0]
 8012276:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8012278:	4003      	ands	r3, r0
 801227a:	5cd3      	ldrb	r3, [r2, r3]
 801227c:	3e01      	subs	r6, #1
 801227e:	7033      	strb	r3, [r6, #0]
 8012280:	9b01      	ldr	r3, [sp, #4]
 8012282:	0719      	lsls	r1, r3, #28
 8012284:	9b00      	ldr	r3, [sp, #0]
 8012286:	091a      	lsrs	r2, r3, #4
 8012288:	9b01      	ldr	r3, [sp, #4]
 801228a:	4311      	orrs	r1, r2
 801228c:	091b      	lsrs	r3, r3, #4
 801228e:	9301      	str	r3, [sp, #4]
 8012290:	000b      	movs	r3, r1
 8012292:	9a01      	ldr	r2, [sp, #4]
 8012294:	9100      	str	r1, [sp, #0]
 8012296:	4313      	orrs	r3, r2
 8012298:	d1ec      	bne.n	8012274 <_vfiprintf_r+0x7d8>
 801229a:	e0c4      	b.n	8012426 <_vfiprintf_r+0x98a>
 801229c:	ae40      	add	r6, sp, #256	; 0x100
 801229e:	2b00      	cmp	r3, #0
 80122a0:	d000      	beq.n	80122a4 <_vfiprintf_r+0x808>
 80122a2:	e0c0      	b.n	8012426 <_vfiprintf_r+0x98a>
 80122a4:	07e4      	lsls	r4, r4, #31
 80122a6:	d400      	bmi.n	80122aa <_vfiprintf_r+0x80e>
 80122a8:	e0bd      	b.n	8012426 <_vfiprintf_r+0x98a>
 80122aa:	26b7      	movs	r6, #183	; 0xb7
 80122ac:	ab12      	add	r3, sp, #72	; 0x48
 80122ae:	18f6      	adds	r6, r6, r3
 80122b0:	2330      	movs	r3, #48	; 0x30
 80122b2:	e7a0      	b.n	80121f6 <_vfiprintf_r+0x75a>
 80122b4:	2b00      	cmp	r3, #0
 80122b6:	d100      	bne.n	80122ba <_vfiprintf_r+0x81e>
 80122b8:	e07e      	b.n	80123b8 <_vfiprintf_r+0x91c>
 80122ba:	ae27      	add	r6, sp, #156	; 0x9c
 80122bc:	7033      	strb	r3, [r6, #0]
 80122be:	2300      	movs	r3, #0
 80122c0:	aa12      	add	r2, sp, #72	; 0x48
 80122c2:	70d3      	strb	r3, [r2, #3]
 80122c4:	9704      	str	r7, [sp, #16]
 80122c6:	e576      	b.n	8011db6 <_vfiprintf_r+0x31a>
 80122c8:	2010      	movs	r0, #16
 80122ca:	1812      	adds	r2, r2, r0
 80122cc:	6068      	str	r0, [r5, #4]
 80122ce:	9216      	str	r2, [sp, #88]	; 0x58
 80122d0:	9315      	str	r3, [sp, #84]	; 0x54
 80122d2:	2b07      	cmp	r3, #7
 80122d4:	dd07      	ble.n	80122e6 <_vfiprintf_r+0x84a>
 80122d6:	9903      	ldr	r1, [sp, #12]
 80122d8:	9806      	ldr	r0, [sp, #24]
 80122da:	aa14      	add	r2, sp, #80	; 0x50
 80122dc:	f7ff fba9 	bl	8011a32 <__sprint_r>
 80122e0:	2800      	cmp	r0, #0
 80122e2:	d144      	bne.n	801236e <_vfiprintf_r+0x8d2>
 80122e4:	a917      	add	r1, sp, #92	; 0x5c
 80122e6:	000d      	movs	r5, r1
 80122e8:	3f10      	subs	r7, #16
 80122ea:	e63b      	b.n	8011f64 <_vfiprintf_r+0x4c8>
 80122ec:	2010      	movs	r0, #16
 80122ee:	1812      	adds	r2, r2, r0
 80122f0:	6068      	str	r0, [r5, #4]
 80122f2:	9216      	str	r2, [sp, #88]	; 0x58
 80122f4:	9315      	str	r3, [sp, #84]	; 0x54
 80122f6:	2b07      	cmp	r3, #7
 80122f8:	dd07      	ble.n	801230a <_vfiprintf_r+0x86e>
 80122fa:	9903      	ldr	r1, [sp, #12]
 80122fc:	9806      	ldr	r0, [sp, #24]
 80122fe:	aa14      	add	r2, sp, #80	; 0x50
 8012300:	f7ff fb97 	bl	8011a32 <__sprint_r>
 8012304:	2800      	cmp	r0, #0
 8012306:	d132      	bne.n	801236e <_vfiprintf_r+0x8d2>
 8012308:	a917      	add	r1, sp, #92	; 0x5c
 801230a:	000d      	movs	r5, r1
 801230c:	3f10      	subs	r7, #16
 801230e:	e67e      	b.n	801200e <_vfiprintf_r+0x572>
 8012310:	2010      	movs	r0, #16
 8012312:	1812      	adds	r2, r2, r0
 8012314:	6068      	str	r0, [r5, #4]
 8012316:	9216      	str	r2, [sp, #88]	; 0x58
 8012318:	9315      	str	r3, [sp, #84]	; 0x54
 801231a:	2b07      	cmp	r3, #7
 801231c:	dd07      	ble.n	801232e <_vfiprintf_r+0x892>
 801231e:	9903      	ldr	r1, [sp, #12]
 8012320:	9806      	ldr	r0, [sp, #24]
 8012322:	aa14      	add	r2, sp, #80	; 0x50
 8012324:	f7ff fb85 	bl	8011a32 <__sprint_r>
 8012328:	2800      	cmp	r0, #0
 801232a:	d120      	bne.n	801236e <_vfiprintf_r+0x8d2>
 801232c:	a917      	add	r1, sp, #92	; 0x5c
 801232e:	000d      	movs	r5, r1
 8012330:	3f10      	subs	r7, #16
 8012332:	e68b      	b.n	801204c <_vfiprintf_r+0x5b0>
 8012334:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012336:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012338:	2610      	movs	r6, #16
 801233a:	1a9c      	subs	r4, r3, r2
 801233c:	2c00      	cmp	r4, #0
 801233e:	dc00      	bgt.n	8012342 <_vfiprintf_r+0x8a6>
 8012340:	e6b7      	b.n	80120b2 <_vfiprintf_r+0x616>
 8012342:	9915      	ldr	r1, [sp, #84]	; 0x54
 8012344:	4a3b      	ldr	r2, [pc, #236]	; (8012434 <_vfiprintf_r+0x998>)
 8012346:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8012348:	3101      	adds	r1, #1
 801234a:	602a      	str	r2, [r5, #0]
 801234c:	2c10      	cmp	r4, #16
 801234e:	dc22      	bgt.n	8012396 <_vfiprintf_r+0x8fa>
 8012350:	606c      	str	r4, [r5, #4]
 8012352:	18e4      	adds	r4, r4, r3
 8012354:	9416      	str	r4, [sp, #88]	; 0x58
 8012356:	9115      	str	r1, [sp, #84]	; 0x54
 8012358:	2907      	cmp	r1, #7
 801235a:	dc00      	bgt.n	801235e <_vfiprintf_r+0x8c2>
 801235c:	e6a9      	b.n	80120b2 <_vfiprintf_r+0x616>
 801235e:	9903      	ldr	r1, [sp, #12]
 8012360:	9806      	ldr	r0, [sp, #24]
 8012362:	aa14      	add	r2, sp, #80	; 0x50
 8012364:	f7ff fb65 	bl	8011a32 <__sprint_r>
 8012368:	2800      	cmp	r0, #0
 801236a:	d100      	bne.n	801236e <_vfiprintf_r+0x8d2>
 801236c:	e6a1      	b.n	80120b2 <_vfiprintf_r+0x616>
 801236e:	9b03      	ldr	r3, [sp, #12]
 8012370:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8012372:	07db      	lsls	r3, r3, #31
 8012374:	d407      	bmi.n	8012386 <_vfiprintf_r+0x8ea>
 8012376:	9b03      	ldr	r3, [sp, #12]
 8012378:	899b      	ldrh	r3, [r3, #12]
 801237a:	059b      	lsls	r3, r3, #22
 801237c:	d403      	bmi.n	8012386 <_vfiprintf_r+0x8ea>
 801237e:	9b03      	ldr	r3, [sp, #12]
 8012380:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8012382:	f7fa f88e 	bl	800c4a2 <__retarget_lock_release_recursive>
 8012386:	9b03      	ldr	r3, [sp, #12]
 8012388:	899b      	ldrh	r3, [r3, #12]
 801238a:	065b      	lsls	r3, r3, #25
 801238c:	d401      	bmi.n	8012392 <_vfiprintf_r+0x8f6>
 801238e:	f7ff fbc3 	bl	8011b18 <_vfiprintf_r+0x7c>
 8012392:	f7ff fbbe 	bl	8011b12 <_vfiprintf_r+0x76>
 8012396:	3310      	adds	r3, #16
 8012398:	606e      	str	r6, [r5, #4]
 801239a:	9316      	str	r3, [sp, #88]	; 0x58
 801239c:	9115      	str	r1, [sp, #84]	; 0x54
 801239e:	3508      	adds	r5, #8
 80123a0:	2907      	cmp	r1, #7
 80123a2:	dd07      	ble.n	80123b4 <_vfiprintf_r+0x918>
 80123a4:	9903      	ldr	r1, [sp, #12]
 80123a6:	9806      	ldr	r0, [sp, #24]
 80123a8:	aa14      	add	r2, sp, #80	; 0x50
 80123aa:	f7ff fb42 	bl	8011a32 <__sprint_r>
 80123ae:	2800      	cmp	r0, #0
 80123b0:	d1dd      	bne.n	801236e <_vfiprintf_r+0x8d2>
 80123b2:	ad17      	add	r5, sp, #92	; 0x5c
 80123b4:	3c10      	subs	r4, #16
 80123b6:	e7c4      	b.n	8012342 <_vfiprintf_r+0x8a6>
 80123b8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80123ba:	2b00      	cmp	r3, #0
 80123bc:	d102      	bne.n	80123c4 <_vfiprintf_r+0x928>
 80123be:	2300      	movs	r3, #0
 80123c0:	9315      	str	r3, [sp, #84]	; 0x54
 80123c2:	e7d4      	b.n	801236e <_vfiprintf_r+0x8d2>
 80123c4:	9903      	ldr	r1, [sp, #12]
 80123c6:	9806      	ldr	r0, [sp, #24]
 80123c8:	aa14      	add	r2, sp, #80	; 0x50
 80123ca:	f7ff fb32 	bl	8011a32 <__sprint_r>
 80123ce:	2800      	cmp	r0, #0
 80123d0:	d0f5      	beq.n	80123be <_vfiprintf_r+0x922>
 80123d2:	e7cc      	b.n	801236e <_vfiprintf_r+0x8d2>
 80123d4:	0027      	movs	r7, r4
 80123d6:	2a00      	cmp	r2, #0
 80123d8:	d100      	bne.n	80123dc <_vfiprintf_r+0x940>
 80123da:	e51b      	b.n	8011e14 <_vfiprintf_r+0x378>
 80123dc:	2b01      	cmp	r3, #1
 80123de:	d100      	bne.n	80123e2 <_vfiprintf_r+0x946>
 80123e0:	e6fe      	b.n	80121e0 <_vfiprintf_r+0x744>
 80123e2:	ae40      	add	r6, sp, #256	; 0x100
 80123e4:	2b02      	cmp	r3, #2
 80123e6:	d100      	bne.n	80123ea <_vfiprintf_r+0x94e>
 80123e8:	e743      	b.n	8012272 <_vfiprintf_r+0x7d6>
 80123ea:	2307      	movs	r3, #7
 80123ec:	469c      	mov	ip, r3
 80123ee:	4663      	mov	r3, ip
 80123f0:	9900      	ldr	r1, [sp, #0]
 80123f2:	0032      	movs	r2, r6
 80123f4:	400b      	ands	r3, r1
 80123f6:	9901      	ldr	r1, [sp, #4]
 80123f8:	3e01      	subs	r6, #1
 80123fa:	074c      	lsls	r4, r1, #29
 80123fc:	9900      	ldr	r1, [sp, #0]
 80123fe:	3330      	adds	r3, #48	; 0x30
 8012400:	08c8      	lsrs	r0, r1, #3
 8012402:	9901      	ldr	r1, [sp, #4]
 8012404:	4304      	orrs	r4, r0
 8012406:	08c9      	lsrs	r1, r1, #3
 8012408:	9101      	str	r1, [sp, #4]
 801240a:	0021      	movs	r1, r4
 801240c:	9801      	ldr	r0, [sp, #4]
 801240e:	7033      	strb	r3, [r6, #0]
 8012410:	9400      	str	r4, [sp, #0]
 8012412:	4301      	orrs	r1, r0
 8012414:	d1eb      	bne.n	80123ee <_vfiprintf_r+0x952>
 8012416:	07f9      	lsls	r1, r7, #31
 8012418:	d505      	bpl.n	8012426 <_vfiprintf_r+0x98a>
 801241a:	2b30      	cmp	r3, #48	; 0x30
 801241c:	d003      	beq.n	8012426 <_vfiprintf_r+0x98a>
 801241e:	2330      	movs	r3, #48	; 0x30
 8012420:	3e01      	subs	r6, #1
 8012422:	7033      	strb	r3, [r6, #0]
 8012424:	1e96      	subs	r6, r2, #2
 8012426:	9b05      	ldr	r3, [sp, #20]
 8012428:	003c      	movs	r4, r7
 801242a:	930b      	str	r3, [sp, #44]	; 0x2c
 801242c:	ab40      	add	r3, sp, #256	; 0x100
 801242e:	1b9b      	subs	r3, r3, r6
 8012430:	9305      	str	r3, [sp, #20]
 8012432:	e575      	b.n	8011f20 <_vfiprintf_r+0x484>
 8012434:	08014d91 	.word	0x08014d91

08012438 <__sbprintf>:
 8012438:	b5f0      	push	{r4, r5, r6, r7, lr}
 801243a:	0015      	movs	r5, r2
 801243c:	2202      	movs	r2, #2
 801243e:	4c1e      	ldr	r4, [pc, #120]	; (80124b8 <__sbprintf+0x80>)
 8012440:	001f      	movs	r7, r3
 8012442:	898b      	ldrh	r3, [r1, #12]
 8012444:	44a5      	add	sp, r4
 8012446:	4393      	bics	r3, r2
 8012448:	466a      	mov	r2, sp
 801244a:	8193      	strh	r3, [r2, #12]
 801244c:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 801244e:	0006      	movs	r6, r0
 8012450:	9319      	str	r3, [sp, #100]	; 0x64
 8012452:	89cb      	ldrh	r3, [r1, #14]
 8012454:	a816      	add	r0, sp, #88	; 0x58
 8012456:	81d3      	strh	r3, [r2, #14]
 8012458:	69cb      	ldr	r3, [r1, #28]
 801245a:	000c      	movs	r4, r1
 801245c:	9307      	str	r3, [sp, #28]
 801245e:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8012460:	9309      	str	r3, [sp, #36]	; 0x24
 8012462:	ab1a      	add	r3, sp, #104	; 0x68
 8012464:	9300      	str	r3, [sp, #0]
 8012466:	9304      	str	r3, [sp, #16]
 8012468:	2380      	movs	r3, #128	; 0x80
 801246a:	00db      	lsls	r3, r3, #3
 801246c:	9302      	str	r3, [sp, #8]
 801246e:	9305      	str	r3, [sp, #20]
 8012470:	2300      	movs	r3, #0
 8012472:	9306      	str	r3, [sp, #24]
 8012474:	f7fa f812 	bl	800c49c <__retarget_lock_init_recursive>
 8012478:	002a      	movs	r2, r5
 801247a:	003b      	movs	r3, r7
 801247c:	4669      	mov	r1, sp
 801247e:	0030      	movs	r0, r6
 8012480:	f7ff fb0c 	bl	8011a9c <_vfiprintf_r>
 8012484:	1e05      	subs	r5, r0, #0
 8012486:	db07      	blt.n	8012498 <__sbprintf+0x60>
 8012488:	4669      	mov	r1, sp
 801248a:	0030      	movs	r0, r6
 801248c:	f7fd fe7c 	bl	8010188 <_fflush_r>
 8012490:	2800      	cmp	r0, #0
 8012492:	d001      	beq.n	8012498 <__sbprintf+0x60>
 8012494:	2501      	movs	r5, #1
 8012496:	426d      	negs	r5, r5
 8012498:	466b      	mov	r3, sp
 801249a:	899a      	ldrh	r2, [r3, #12]
 801249c:	2340      	movs	r3, #64	; 0x40
 801249e:	421a      	tst	r2, r3
 80124a0:	d002      	beq.n	80124a8 <__sbprintf+0x70>
 80124a2:	89a2      	ldrh	r2, [r4, #12]
 80124a4:	4313      	orrs	r3, r2
 80124a6:	81a3      	strh	r3, [r4, #12]
 80124a8:	9816      	ldr	r0, [sp, #88]	; 0x58
 80124aa:	f7f9 fff8 	bl	800c49e <__retarget_lock_close_recursive>
 80124ae:	0028      	movs	r0, r5
 80124b0:	4b02      	ldr	r3, [pc, #8]	; (80124bc <__sbprintf+0x84>)
 80124b2:	449d      	add	sp, r3
 80124b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80124b6:	46c0      	nop			; (mov r8, r8)
 80124b8:	fffffb94 	.word	0xfffffb94
 80124bc:	0000046c 	.word	0x0000046c

080124c0 <__sfvwrite_r>:
 80124c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80124c2:	6893      	ldr	r3, [r2, #8]
 80124c4:	b087      	sub	sp, #28
 80124c6:	000c      	movs	r4, r1
 80124c8:	9002      	str	r0, [sp, #8]
 80124ca:	9204      	str	r2, [sp, #16]
 80124cc:	2b00      	cmp	r3, #0
 80124ce:	d102      	bne.n	80124d6 <__sfvwrite_r+0x16>
 80124d0:	2000      	movs	r0, #0
 80124d2:	b007      	add	sp, #28
 80124d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80124d6:	898b      	ldrh	r3, [r1, #12]
 80124d8:	071b      	lsls	r3, r3, #28
 80124da:	d557      	bpl.n	801258c <__sfvwrite_r+0xcc>
 80124dc:	690b      	ldr	r3, [r1, #16]
 80124de:	2b00      	cmp	r3, #0
 80124e0:	d054      	beq.n	801258c <__sfvwrite_r+0xcc>
 80124e2:	9b04      	ldr	r3, [sp, #16]
 80124e4:	2202      	movs	r2, #2
 80124e6:	681b      	ldr	r3, [r3, #0]
 80124e8:	9301      	str	r3, [sp, #4]
 80124ea:	89a3      	ldrh	r3, [r4, #12]
 80124ec:	001f      	movs	r7, r3
 80124ee:	4017      	ands	r7, r2
 80124f0:	4213      	tst	r3, r2
 80124f2:	d171      	bne.n	80125d8 <__sfvwrite_r+0x118>
 80124f4:	2201      	movs	r2, #1
 80124f6:	2101      	movs	r1, #1
 80124f8:	401a      	ands	r2, r3
 80124fa:	420b      	tst	r3, r1
 80124fc:	d100      	bne.n	8012500 <__sfvwrite_r+0x40>
 80124fe:	e0a5      	b.n	801264c <__sfvwrite_r+0x18c>
 8012500:	0038      	movs	r0, r7
 8012502:	003e      	movs	r6, r7
 8012504:	9703      	str	r7, [sp, #12]
 8012506:	9b03      	ldr	r3, [sp, #12]
 8012508:	2b00      	cmp	r3, #0
 801250a:	d100      	bne.n	801250e <__sfvwrite_r+0x4e>
 801250c:	e10b      	b.n	8012726 <__sfvwrite_r+0x266>
 801250e:	2800      	cmp	r0, #0
 8012510:	d10a      	bne.n	8012528 <__sfvwrite_r+0x68>
 8012512:	001a      	movs	r2, r3
 8012514:	210a      	movs	r1, #10
 8012516:	0030      	movs	r0, r6
 8012518:	f7fd feb0 	bl	801027c <memchr>
 801251c:	9b03      	ldr	r3, [sp, #12]
 801251e:	1c5f      	adds	r7, r3, #1
 8012520:	2800      	cmp	r0, #0
 8012522:	d001      	beq.n	8012528 <__sfvwrite_r+0x68>
 8012524:	3001      	adds	r0, #1
 8012526:	1b87      	subs	r7, r0, r6
 8012528:	9b03      	ldr	r3, [sp, #12]
 801252a:	9705      	str	r7, [sp, #20]
 801252c:	429f      	cmp	r7, r3
 801252e:	d900      	bls.n	8012532 <__sfvwrite_r+0x72>
 8012530:	9305      	str	r3, [sp, #20]
 8012532:	6820      	ldr	r0, [r4, #0]
 8012534:	6922      	ldr	r2, [r4, #16]
 8012536:	68a5      	ldr	r5, [r4, #8]
 8012538:	6963      	ldr	r3, [r4, #20]
 801253a:	4290      	cmp	r0, r2
 801253c:	d800      	bhi.n	8012540 <__sfvwrite_r+0x80>
 801253e:	e0fb      	b.n	8012738 <__sfvwrite_r+0x278>
 8012540:	9a05      	ldr	r2, [sp, #20]
 8012542:	18ed      	adds	r5, r5, r3
 8012544:	42aa      	cmp	r2, r5
 8012546:	dc00      	bgt.n	801254a <__sfvwrite_r+0x8a>
 8012548:	e0f6      	b.n	8012738 <__sfvwrite_r+0x278>
 801254a:	0031      	movs	r1, r6
 801254c:	002a      	movs	r2, r5
 801254e:	f000 fa1e 	bl	801298e <memmove>
 8012552:	6823      	ldr	r3, [r4, #0]
 8012554:	0021      	movs	r1, r4
 8012556:	195b      	adds	r3, r3, r5
 8012558:	9802      	ldr	r0, [sp, #8]
 801255a:	6023      	str	r3, [r4, #0]
 801255c:	f7fd fe14 	bl	8010188 <_fflush_r>
 8012560:	2800      	cmp	r0, #0
 8012562:	d16e      	bne.n	8012642 <__sfvwrite_r+0x182>
 8012564:	2001      	movs	r0, #1
 8012566:	1b7f      	subs	r7, r7, r5
 8012568:	d105      	bne.n	8012576 <__sfvwrite_r+0xb6>
 801256a:	0021      	movs	r1, r4
 801256c:	9802      	ldr	r0, [sp, #8]
 801256e:	f7fd fe0b 	bl	8010188 <_fflush_r>
 8012572:	2800      	cmp	r0, #0
 8012574:	d165      	bne.n	8012642 <__sfvwrite_r+0x182>
 8012576:	9b03      	ldr	r3, [sp, #12]
 8012578:	9a04      	ldr	r2, [sp, #16]
 801257a:	1b5b      	subs	r3, r3, r5
 801257c:	9303      	str	r3, [sp, #12]
 801257e:	9b04      	ldr	r3, [sp, #16]
 8012580:	1976      	adds	r6, r6, r5
 8012582:	689b      	ldr	r3, [r3, #8]
 8012584:	1b5b      	subs	r3, r3, r5
 8012586:	6093      	str	r3, [r2, #8]
 8012588:	d1bd      	bne.n	8012506 <__sfvwrite_r+0x46>
 801258a:	e7a1      	b.n	80124d0 <__sfvwrite_r+0x10>
 801258c:	0021      	movs	r1, r4
 801258e:	9802      	ldr	r0, [sp, #8]
 8012590:	f000 f932 	bl	80127f8 <__swsetup_r>
 8012594:	2800      	cmp	r0, #0
 8012596:	d0a4      	beq.n	80124e2 <__sfvwrite_r+0x22>
 8012598:	2001      	movs	r0, #1
 801259a:	4240      	negs	r0, r0
 801259c:	e799      	b.n	80124d2 <__sfvwrite_r+0x12>
 801259e:	9b01      	ldr	r3, [sp, #4]
 80125a0:	681e      	ldr	r6, [r3, #0]
 80125a2:	685d      	ldr	r5, [r3, #4]
 80125a4:	3308      	adds	r3, #8
 80125a6:	9301      	str	r3, [sp, #4]
 80125a8:	6a67      	ldr	r7, [r4, #36]	; 0x24
 80125aa:	69e1      	ldr	r1, [r4, #28]
 80125ac:	2d00      	cmp	r5, #0
 80125ae:	d0f6      	beq.n	801259e <__sfvwrite_r+0xde>
 80125b0:	4a6e      	ldr	r2, [pc, #440]	; (801276c <__sfvwrite_r+0x2ac>)
 80125b2:	002b      	movs	r3, r5
 80125b4:	4295      	cmp	r5, r2
 80125b6:	d900      	bls.n	80125ba <__sfvwrite_r+0xfa>
 80125b8:	0013      	movs	r3, r2
 80125ba:	0032      	movs	r2, r6
 80125bc:	9802      	ldr	r0, [sp, #8]
 80125be:	47b8      	blx	r7
 80125c0:	2800      	cmp	r0, #0
 80125c2:	dd3e      	ble.n	8012642 <__sfvwrite_r+0x182>
 80125c4:	9b04      	ldr	r3, [sp, #16]
 80125c6:	9a04      	ldr	r2, [sp, #16]
 80125c8:	689b      	ldr	r3, [r3, #8]
 80125ca:	1836      	adds	r6, r6, r0
 80125cc:	1a1b      	subs	r3, r3, r0
 80125ce:	1a2d      	subs	r5, r5, r0
 80125d0:	6093      	str	r3, [r2, #8]
 80125d2:	2b00      	cmp	r3, #0
 80125d4:	d1e8      	bne.n	80125a8 <__sfvwrite_r+0xe8>
 80125d6:	e77b      	b.n	80124d0 <__sfvwrite_r+0x10>
 80125d8:	2600      	movs	r6, #0
 80125da:	0035      	movs	r5, r6
 80125dc:	e7e4      	b.n	80125a8 <__sfvwrite_r+0xe8>
 80125de:	9b01      	ldr	r3, [sp, #4]
 80125e0:	681b      	ldr	r3, [r3, #0]
 80125e2:	9303      	str	r3, [sp, #12]
 80125e4:	9b01      	ldr	r3, [sp, #4]
 80125e6:	685d      	ldr	r5, [r3, #4]
 80125e8:	3308      	adds	r3, #8
 80125ea:	9301      	str	r3, [sp, #4]
 80125ec:	220c      	movs	r2, #12
 80125ee:	5ea3      	ldrsh	r3, [r4, r2]
 80125f0:	6820      	ldr	r0, [r4, #0]
 80125f2:	68a6      	ldr	r6, [r4, #8]
 80125f4:	2d00      	cmp	r5, #0
 80125f6:	d0f2      	beq.n	80125de <__sfvwrite_r+0x11e>
 80125f8:	2180      	movs	r1, #128	; 0x80
 80125fa:	0089      	lsls	r1, r1, #2
 80125fc:	b29a      	uxth	r2, r3
 80125fe:	420b      	tst	r3, r1
 8012600:	d062      	beq.n	80126c8 <__sfvwrite_r+0x208>
 8012602:	42ae      	cmp	r6, r5
 8012604:	d837      	bhi.n	8012676 <__sfvwrite_r+0x1b6>
 8012606:	2390      	movs	r3, #144	; 0x90
 8012608:	00db      	lsls	r3, r3, #3
 801260a:	421a      	tst	r2, r3
 801260c:	d033      	beq.n	8012676 <__sfvwrite_r+0x1b6>
 801260e:	6921      	ldr	r1, [r4, #16]
 8012610:	1a43      	subs	r3, r0, r1
 8012612:	2003      	movs	r0, #3
 8012614:	9305      	str	r3, [sp, #20]
 8012616:	6963      	ldr	r3, [r4, #20]
 8012618:	4343      	muls	r3, r0
 801261a:	0fdf      	lsrs	r7, r3, #31
 801261c:	18ff      	adds	r7, r7, r3
 801261e:	9b05      	ldr	r3, [sp, #20]
 8012620:	107f      	asrs	r7, r7, #1
 8012622:	3301      	adds	r3, #1
 8012624:	195b      	adds	r3, r3, r5
 8012626:	42bb      	cmp	r3, r7
 8012628:	d900      	bls.n	801262c <__sfvwrite_r+0x16c>
 801262a:	001f      	movs	r7, r3
 801262c:	0552      	lsls	r2, r2, #21
 801262e:	d53c      	bpl.n	80126aa <__sfvwrite_r+0x1ea>
 8012630:	0039      	movs	r1, r7
 8012632:	9802      	ldr	r0, [sp, #8]
 8012634:	f7f8 fb02 	bl	800ac3c <_malloc_r>
 8012638:	1e06      	subs	r6, r0, #0
 801263a:	d10a      	bne.n	8012652 <__sfvwrite_r+0x192>
 801263c:	230c      	movs	r3, #12
 801263e:	9a02      	ldr	r2, [sp, #8]
 8012640:	6013      	str	r3, [r2, #0]
 8012642:	2340      	movs	r3, #64	; 0x40
 8012644:	89a2      	ldrh	r2, [r4, #12]
 8012646:	4313      	orrs	r3, r2
 8012648:	81a3      	strh	r3, [r4, #12]
 801264a:	e7a5      	b.n	8012598 <__sfvwrite_r+0xd8>
 801264c:	0015      	movs	r5, r2
 801264e:	9203      	str	r2, [sp, #12]
 8012650:	e7cc      	b.n	80125ec <__sfvwrite_r+0x12c>
 8012652:	9a05      	ldr	r2, [sp, #20]
 8012654:	6921      	ldr	r1, [r4, #16]
 8012656:	f7f9 ff30 	bl	800c4ba <memcpy>
 801265a:	89a2      	ldrh	r2, [r4, #12]
 801265c:	4b44      	ldr	r3, [pc, #272]	; (8012770 <__sfvwrite_r+0x2b0>)
 801265e:	401a      	ands	r2, r3
 8012660:	2380      	movs	r3, #128	; 0x80
 8012662:	4313      	orrs	r3, r2
 8012664:	81a3      	strh	r3, [r4, #12]
 8012666:	9b05      	ldr	r3, [sp, #20]
 8012668:	6126      	str	r6, [r4, #16]
 801266a:	18f6      	adds	r6, r6, r3
 801266c:	6026      	str	r6, [r4, #0]
 801266e:	002e      	movs	r6, r5
 8012670:	6167      	str	r7, [r4, #20]
 8012672:	1aff      	subs	r7, r7, r3
 8012674:	60a7      	str	r7, [r4, #8]
 8012676:	002f      	movs	r7, r5
 8012678:	42ae      	cmp	r6, r5
 801267a:	d900      	bls.n	801267e <__sfvwrite_r+0x1be>
 801267c:	002e      	movs	r6, r5
 801267e:	0032      	movs	r2, r6
 8012680:	9903      	ldr	r1, [sp, #12]
 8012682:	6820      	ldr	r0, [r4, #0]
 8012684:	f000 f983 	bl	801298e <memmove>
 8012688:	68a3      	ldr	r3, [r4, #8]
 801268a:	1b9b      	subs	r3, r3, r6
 801268c:	60a3      	str	r3, [r4, #8]
 801268e:	6823      	ldr	r3, [r4, #0]
 8012690:	199b      	adds	r3, r3, r6
 8012692:	6023      	str	r3, [r4, #0]
 8012694:	9b03      	ldr	r3, [sp, #12]
 8012696:	9a04      	ldr	r2, [sp, #16]
 8012698:	19db      	adds	r3, r3, r7
 801269a:	9303      	str	r3, [sp, #12]
 801269c:	9b04      	ldr	r3, [sp, #16]
 801269e:	1bed      	subs	r5, r5, r7
 80126a0:	689b      	ldr	r3, [r3, #8]
 80126a2:	1bdb      	subs	r3, r3, r7
 80126a4:	6093      	str	r3, [r2, #8]
 80126a6:	d1a1      	bne.n	80125ec <__sfvwrite_r+0x12c>
 80126a8:	e712      	b.n	80124d0 <__sfvwrite_r+0x10>
 80126aa:	003a      	movs	r2, r7
 80126ac:	9802      	ldr	r0, [sp, #8]
 80126ae:	f7fe fd5d 	bl	801116c <_realloc_r>
 80126b2:	1e06      	subs	r6, r0, #0
 80126b4:	d1d7      	bne.n	8012666 <__sfvwrite_r+0x1a6>
 80126b6:	6921      	ldr	r1, [r4, #16]
 80126b8:	9802      	ldr	r0, [sp, #8]
 80126ba:	f7f9 ff79 	bl	800c5b0 <_free_r>
 80126be:	2280      	movs	r2, #128	; 0x80
 80126c0:	89a3      	ldrh	r3, [r4, #12]
 80126c2:	4393      	bics	r3, r2
 80126c4:	81a3      	strh	r3, [r4, #12]
 80126c6:	e7b9      	b.n	801263c <__sfvwrite_r+0x17c>
 80126c8:	6923      	ldr	r3, [r4, #16]
 80126ca:	4283      	cmp	r3, r0
 80126cc:	d302      	bcc.n	80126d4 <__sfvwrite_r+0x214>
 80126ce:	6967      	ldr	r7, [r4, #20]
 80126d0:	42af      	cmp	r7, r5
 80126d2:	d916      	bls.n	8012702 <__sfvwrite_r+0x242>
 80126d4:	42ae      	cmp	r6, r5
 80126d6:	d900      	bls.n	80126da <__sfvwrite_r+0x21a>
 80126d8:	002e      	movs	r6, r5
 80126da:	0032      	movs	r2, r6
 80126dc:	9903      	ldr	r1, [sp, #12]
 80126de:	f000 f956 	bl	801298e <memmove>
 80126e2:	68a3      	ldr	r3, [r4, #8]
 80126e4:	6822      	ldr	r2, [r4, #0]
 80126e6:	1b9b      	subs	r3, r3, r6
 80126e8:	1992      	adds	r2, r2, r6
 80126ea:	0037      	movs	r7, r6
 80126ec:	60a3      	str	r3, [r4, #8]
 80126ee:	6022      	str	r2, [r4, #0]
 80126f0:	2b00      	cmp	r3, #0
 80126f2:	d1cf      	bne.n	8012694 <__sfvwrite_r+0x1d4>
 80126f4:	0021      	movs	r1, r4
 80126f6:	9802      	ldr	r0, [sp, #8]
 80126f8:	f7fd fd46 	bl	8010188 <_fflush_r>
 80126fc:	2800      	cmp	r0, #0
 80126fe:	d0c9      	beq.n	8012694 <__sfvwrite_r+0x1d4>
 8012700:	e79f      	b.n	8012642 <__sfvwrite_r+0x182>
 8012702:	4b1c      	ldr	r3, [pc, #112]	; (8012774 <__sfvwrite_r+0x2b4>)
 8012704:	0028      	movs	r0, r5
 8012706:	429d      	cmp	r5, r3
 8012708:	d900      	bls.n	801270c <__sfvwrite_r+0x24c>
 801270a:	481b      	ldr	r0, [pc, #108]	; (8012778 <__sfvwrite_r+0x2b8>)
 801270c:	0039      	movs	r1, r7
 801270e:	f7ed fd9f 	bl	8000250 <__divsi3>
 8012712:	003b      	movs	r3, r7
 8012714:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8012716:	4343      	muls	r3, r0
 8012718:	9a03      	ldr	r2, [sp, #12]
 801271a:	69e1      	ldr	r1, [r4, #28]
 801271c:	9802      	ldr	r0, [sp, #8]
 801271e:	47b0      	blx	r6
 8012720:	1e07      	subs	r7, r0, #0
 8012722:	dcb7      	bgt.n	8012694 <__sfvwrite_r+0x1d4>
 8012724:	e78d      	b.n	8012642 <__sfvwrite_r+0x182>
 8012726:	9b01      	ldr	r3, [sp, #4]
 8012728:	2000      	movs	r0, #0
 801272a:	681e      	ldr	r6, [r3, #0]
 801272c:	685b      	ldr	r3, [r3, #4]
 801272e:	9303      	str	r3, [sp, #12]
 8012730:	9b01      	ldr	r3, [sp, #4]
 8012732:	3308      	adds	r3, #8
 8012734:	9301      	str	r3, [sp, #4]
 8012736:	e6e6      	b.n	8012506 <__sfvwrite_r+0x46>
 8012738:	9a05      	ldr	r2, [sp, #20]
 801273a:	4293      	cmp	r3, r2
 801273c:	dc08      	bgt.n	8012750 <__sfvwrite_r+0x290>
 801273e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8012740:	0032      	movs	r2, r6
 8012742:	69e1      	ldr	r1, [r4, #28]
 8012744:	9802      	ldr	r0, [sp, #8]
 8012746:	47a8      	blx	r5
 8012748:	1e05      	subs	r5, r0, #0
 801274a:	dd00      	ble.n	801274e <__sfvwrite_r+0x28e>
 801274c:	e70a      	b.n	8012564 <__sfvwrite_r+0xa4>
 801274e:	e778      	b.n	8012642 <__sfvwrite_r+0x182>
 8012750:	9a05      	ldr	r2, [sp, #20]
 8012752:	0031      	movs	r1, r6
 8012754:	f000 f91b 	bl	801298e <memmove>
 8012758:	9a05      	ldr	r2, [sp, #20]
 801275a:	68a3      	ldr	r3, [r4, #8]
 801275c:	0015      	movs	r5, r2
 801275e:	1a9b      	subs	r3, r3, r2
 8012760:	60a3      	str	r3, [r4, #8]
 8012762:	6823      	ldr	r3, [r4, #0]
 8012764:	189b      	adds	r3, r3, r2
 8012766:	6023      	str	r3, [r4, #0]
 8012768:	e6fc      	b.n	8012564 <__sfvwrite_r+0xa4>
 801276a:	46c0      	nop			; (mov r8, r8)
 801276c:	7ffffc00 	.word	0x7ffffc00
 8012770:	fffffb7f 	.word	0xfffffb7f
 8012774:	7ffffffe 	.word	0x7ffffffe
 8012778:	7fffffff 	.word	0x7fffffff

0801277c <__submore>:
 801277c:	000b      	movs	r3, r1
 801277e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012780:	6b0d      	ldr	r5, [r1, #48]	; 0x30
 8012782:	3340      	adds	r3, #64	; 0x40
 8012784:	000c      	movs	r4, r1
 8012786:	429d      	cmp	r5, r3
 8012788:	d11c      	bne.n	80127c4 <__submore+0x48>
 801278a:	2680      	movs	r6, #128	; 0x80
 801278c:	00f6      	lsls	r6, r6, #3
 801278e:	0031      	movs	r1, r6
 8012790:	f7f8 fa54 	bl	800ac3c <_malloc_r>
 8012794:	2800      	cmp	r0, #0
 8012796:	d102      	bne.n	801279e <__submore+0x22>
 8012798:	2001      	movs	r0, #1
 801279a:	4240      	negs	r0, r0
 801279c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 801279e:	0023      	movs	r3, r4
 80127a0:	6320      	str	r0, [r4, #48]	; 0x30
 80127a2:	6366      	str	r6, [r4, #52]	; 0x34
 80127a4:	3342      	adds	r3, #66	; 0x42
 80127a6:	781a      	ldrb	r2, [r3, #0]
 80127a8:	4b10      	ldr	r3, [pc, #64]	; (80127ec <__submore+0x70>)
 80127aa:	54c2      	strb	r2, [r0, r3]
 80127ac:	0023      	movs	r3, r4
 80127ae:	3341      	adds	r3, #65	; 0x41
 80127b0:	781a      	ldrb	r2, [r3, #0]
 80127b2:	4b0f      	ldr	r3, [pc, #60]	; (80127f0 <__submore+0x74>)
 80127b4:	54c2      	strb	r2, [r0, r3]
 80127b6:	782a      	ldrb	r2, [r5, #0]
 80127b8:	4b0e      	ldr	r3, [pc, #56]	; (80127f4 <__submore+0x78>)
 80127ba:	54c2      	strb	r2, [r0, r3]
 80127bc:	18c0      	adds	r0, r0, r3
 80127be:	6020      	str	r0, [r4, #0]
 80127c0:	2000      	movs	r0, #0
 80127c2:	e7eb      	b.n	801279c <__submore+0x20>
 80127c4:	6b4e      	ldr	r6, [r1, #52]	; 0x34
 80127c6:	0029      	movs	r1, r5
 80127c8:	0073      	lsls	r3, r6, #1
 80127ca:	001a      	movs	r2, r3
 80127cc:	9301      	str	r3, [sp, #4]
 80127ce:	f7fe fccd 	bl	801116c <_realloc_r>
 80127d2:	1e05      	subs	r5, r0, #0
 80127d4:	d0e0      	beq.n	8012798 <__submore+0x1c>
 80127d6:	1987      	adds	r7, r0, r6
 80127d8:	0001      	movs	r1, r0
 80127da:	0032      	movs	r2, r6
 80127dc:	0038      	movs	r0, r7
 80127de:	f7f9 fe6c 	bl	800c4ba <memcpy>
 80127e2:	9b01      	ldr	r3, [sp, #4]
 80127e4:	6027      	str	r7, [r4, #0]
 80127e6:	6325      	str	r5, [r4, #48]	; 0x30
 80127e8:	6363      	str	r3, [r4, #52]	; 0x34
 80127ea:	e7e9      	b.n	80127c0 <__submore+0x44>
 80127ec:	000003ff 	.word	0x000003ff
 80127f0:	000003fe 	.word	0x000003fe
 80127f4:	000003fd 	.word	0x000003fd

080127f8 <__swsetup_r>:
 80127f8:	4b30      	ldr	r3, [pc, #192]	; (80128bc <__swsetup_r+0xc4>)
 80127fa:	b570      	push	{r4, r5, r6, lr}
 80127fc:	0005      	movs	r5, r0
 80127fe:	6818      	ldr	r0, [r3, #0]
 8012800:	000c      	movs	r4, r1
 8012802:	2800      	cmp	r0, #0
 8012804:	d004      	beq.n	8012810 <__swsetup_r+0x18>
 8012806:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8012808:	2b00      	cmp	r3, #0
 801280a:	d101      	bne.n	8012810 <__swsetup_r+0x18>
 801280c:	f7f9 fc2a 	bl	800c064 <__sinit>
 8012810:	230c      	movs	r3, #12
 8012812:	5ee2      	ldrsh	r2, [r4, r3]
 8012814:	b293      	uxth	r3, r2
 8012816:	0711      	lsls	r1, r2, #28
 8012818:	d423      	bmi.n	8012862 <__swsetup_r+0x6a>
 801281a:	06d9      	lsls	r1, r3, #27
 801281c:	d407      	bmi.n	801282e <__swsetup_r+0x36>
 801281e:	2309      	movs	r3, #9
 8012820:	2001      	movs	r0, #1
 8012822:	602b      	str	r3, [r5, #0]
 8012824:	3337      	adds	r3, #55	; 0x37
 8012826:	4313      	orrs	r3, r2
 8012828:	81a3      	strh	r3, [r4, #12]
 801282a:	4240      	negs	r0, r0
 801282c:	bd70      	pop	{r4, r5, r6, pc}
 801282e:	075b      	lsls	r3, r3, #29
 8012830:	d513      	bpl.n	801285a <__swsetup_r+0x62>
 8012832:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8012834:	2900      	cmp	r1, #0
 8012836:	d008      	beq.n	801284a <__swsetup_r+0x52>
 8012838:	0023      	movs	r3, r4
 801283a:	3340      	adds	r3, #64	; 0x40
 801283c:	4299      	cmp	r1, r3
 801283e:	d002      	beq.n	8012846 <__swsetup_r+0x4e>
 8012840:	0028      	movs	r0, r5
 8012842:	f7f9 feb5 	bl	800c5b0 <_free_r>
 8012846:	2300      	movs	r3, #0
 8012848:	6323      	str	r3, [r4, #48]	; 0x30
 801284a:	2224      	movs	r2, #36	; 0x24
 801284c:	89a3      	ldrh	r3, [r4, #12]
 801284e:	4393      	bics	r3, r2
 8012850:	81a3      	strh	r3, [r4, #12]
 8012852:	2300      	movs	r3, #0
 8012854:	6063      	str	r3, [r4, #4]
 8012856:	6923      	ldr	r3, [r4, #16]
 8012858:	6023      	str	r3, [r4, #0]
 801285a:	2308      	movs	r3, #8
 801285c:	89a2      	ldrh	r2, [r4, #12]
 801285e:	4313      	orrs	r3, r2
 8012860:	81a3      	strh	r3, [r4, #12]
 8012862:	6923      	ldr	r3, [r4, #16]
 8012864:	2b00      	cmp	r3, #0
 8012866:	d10b      	bne.n	8012880 <__swsetup_r+0x88>
 8012868:	21a0      	movs	r1, #160	; 0xa0
 801286a:	2280      	movs	r2, #128	; 0x80
 801286c:	89a3      	ldrh	r3, [r4, #12]
 801286e:	0089      	lsls	r1, r1, #2
 8012870:	0092      	lsls	r2, r2, #2
 8012872:	400b      	ands	r3, r1
 8012874:	4293      	cmp	r3, r2
 8012876:	d003      	beq.n	8012880 <__swsetup_r+0x88>
 8012878:	0021      	movs	r1, r4
 801287a:	0028      	movs	r0, r5
 801287c:	f000 f8e8 	bl	8012a50 <__smakebuf_r>
 8012880:	220c      	movs	r2, #12
 8012882:	5ea3      	ldrsh	r3, [r4, r2]
 8012884:	2001      	movs	r0, #1
 8012886:	001a      	movs	r2, r3
 8012888:	b299      	uxth	r1, r3
 801288a:	4002      	ands	r2, r0
 801288c:	4203      	tst	r3, r0
 801288e:	d00f      	beq.n	80128b0 <__swsetup_r+0xb8>
 8012890:	2200      	movs	r2, #0
 8012892:	60a2      	str	r2, [r4, #8]
 8012894:	6962      	ldr	r2, [r4, #20]
 8012896:	4252      	negs	r2, r2
 8012898:	61a2      	str	r2, [r4, #24]
 801289a:	2000      	movs	r0, #0
 801289c:	6922      	ldr	r2, [r4, #16]
 801289e:	4282      	cmp	r2, r0
 80128a0:	d1c4      	bne.n	801282c <__swsetup_r+0x34>
 80128a2:	0609      	lsls	r1, r1, #24
 80128a4:	d5c2      	bpl.n	801282c <__swsetup_r+0x34>
 80128a6:	2240      	movs	r2, #64	; 0x40
 80128a8:	4313      	orrs	r3, r2
 80128aa:	81a3      	strh	r3, [r4, #12]
 80128ac:	3801      	subs	r0, #1
 80128ae:	e7bd      	b.n	801282c <__swsetup_r+0x34>
 80128b0:	0788      	lsls	r0, r1, #30
 80128b2:	d400      	bmi.n	80128b6 <__swsetup_r+0xbe>
 80128b4:	6962      	ldr	r2, [r4, #20]
 80128b6:	60a2      	str	r2, [r4, #8]
 80128b8:	e7ef      	b.n	801289a <__swsetup_r+0xa2>
 80128ba:	46c0      	nop			; (mov r8, r8)
 80128bc:	200006d0 	.word	0x200006d0

080128c0 <__fputwc>:
 80128c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80128c2:	b085      	sub	sp, #20
 80128c4:	000e      	movs	r6, r1
 80128c6:	0015      	movs	r5, r2
 80128c8:	9001      	str	r0, [sp, #4]
 80128ca:	f7f9 fd55 	bl	800c378 <__locale_mb_cur_max>
 80128ce:	0004      	movs	r4, r0
 80128d0:	2801      	cmp	r0, #1
 80128d2:	d119      	bne.n	8012908 <__fputwc+0x48>
 80128d4:	1e73      	subs	r3, r6, #1
 80128d6:	2bfe      	cmp	r3, #254	; 0xfe
 80128d8:	d816      	bhi.n	8012908 <__fputwc+0x48>
 80128da:	ab02      	add	r3, sp, #8
 80128dc:	711e      	strb	r6, [r3, #4]
 80128de:	2700      	movs	r7, #0
 80128e0:	42a7      	cmp	r7, r4
 80128e2:	d020      	beq.n	8012926 <__fputwc+0x66>
 80128e4:	ab03      	add	r3, sp, #12
 80128e6:	5dd9      	ldrb	r1, [r3, r7]
 80128e8:	68ab      	ldr	r3, [r5, #8]
 80128ea:	3b01      	subs	r3, #1
 80128ec:	60ab      	str	r3, [r5, #8]
 80128ee:	2b00      	cmp	r3, #0
 80128f0:	da04      	bge.n	80128fc <__fputwc+0x3c>
 80128f2:	69aa      	ldr	r2, [r5, #24]
 80128f4:	4293      	cmp	r3, r2
 80128f6:	db19      	blt.n	801292c <__fputwc+0x6c>
 80128f8:	290a      	cmp	r1, #10
 80128fa:	d017      	beq.n	801292c <__fputwc+0x6c>
 80128fc:	682b      	ldr	r3, [r5, #0]
 80128fe:	1c5a      	adds	r2, r3, #1
 8012900:	602a      	str	r2, [r5, #0]
 8012902:	7019      	strb	r1, [r3, #0]
 8012904:	3701      	adds	r7, #1
 8012906:	e7eb      	b.n	80128e0 <__fputwc+0x20>
 8012908:	002b      	movs	r3, r5
 801290a:	0032      	movs	r2, r6
 801290c:	9801      	ldr	r0, [sp, #4]
 801290e:	335c      	adds	r3, #92	; 0x5c
 8012910:	a903      	add	r1, sp, #12
 8012912:	f000 f857 	bl	80129c4 <_wcrtomb_r>
 8012916:	0004      	movs	r4, r0
 8012918:	1c43      	adds	r3, r0, #1
 801291a:	d1e0      	bne.n	80128de <__fputwc+0x1e>
 801291c:	2340      	movs	r3, #64	; 0x40
 801291e:	0006      	movs	r6, r0
 8012920:	89aa      	ldrh	r2, [r5, #12]
 8012922:	4313      	orrs	r3, r2
 8012924:	81ab      	strh	r3, [r5, #12]
 8012926:	0030      	movs	r0, r6
 8012928:	b005      	add	sp, #20
 801292a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801292c:	002a      	movs	r2, r5
 801292e:	9801      	ldr	r0, [sp, #4]
 8012930:	f000 f8cc 	bl	8012acc <__swbuf_r>
 8012934:	1c43      	adds	r3, r0, #1
 8012936:	d1e5      	bne.n	8012904 <__fputwc+0x44>
 8012938:	0006      	movs	r6, r0
 801293a:	e7f4      	b.n	8012926 <__fputwc+0x66>

0801293c <_fputwc_r>:
 801293c:	6e53      	ldr	r3, [r2, #100]	; 0x64
 801293e:	b570      	push	{r4, r5, r6, lr}
 8012940:	0005      	movs	r5, r0
 8012942:	000e      	movs	r6, r1
 8012944:	0014      	movs	r4, r2
 8012946:	07db      	lsls	r3, r3, #31
 8012948:	d405      	bmi.n	8012956 <_fputwc_r+0x1a>
 801294a:	8993      	ldrh	r3, [r2, #12]
 801294c:	059b      	lsls	r3, r3, #22
 801294e:	d402      	bmi.n	8012956 <_fputwc_r+0x1a>
 8012950:	6d90      	ldr	r0, [r2, #88]	; 0x58
 8012952:	f7f9 fda5 	bl	800c4a0 <__retarget_lock_acquire_recursive>
 8012956:	230c      	movs	r3, #12
 8012958:	5ee2      	ldrsh	r2, [r4, r3]
 801295a:	2380      	movs	r3, #128	; 0x80
 801295c:	019b      	lsls	r3, r3, #6
 801295e:	421a      	tst	r2, r3
 8012960:	d104      	bne.n	801296c <_fputwc_r+0x30>
 8012962:	431a      	orrs	r2, r3
 8012964:	81a2      	strh	r2, [r4, #12]
 8012966:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8012968:	4313      	orrs	r3, r2
 801296a:	6663      	str	r3, [r4, #100]	; 0x64
 801296c:	0028      	movs	r0, r5
 801296e:	0022      	movs	r2, r4
 8012970:	0031      	movs	r1, r6
 8012972:	f7ff ffa5 	bl	80128c0 <__fputwc>
 8012976:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8012978:	0005      	movs	r5, r0
 801297a:	07db      	lsls	r3, r3, #31
 801297c:	d405      	bmi.n	801298a <_fputwc_r+0x4e>
 801297e:	89a3      	ldrh	r3, [r4, #12]
 8012980:	059b      	lsls	r3, r3, #22
 8012982:	d402      	bmi.n	801298a <_fputwc_r+0x4e>
 8012984:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012986:	f7f9 fd8c 	bl	800c4a2 <__retarget_lock_release_recursive>
 801298a:	0028      	movs	r0, r5
 801298c:	bd70      	pop	{r4, r5, r6, pc}

0801298e <memmove>:
 801298e:	b510      	push	{r4, lr}
 8012990:	4288      	cmp	r0, r1
 8012992:	d902      	bls.n	801299a <memmove+0xc>
 8012994:	188b      	adds	r3, r1, r2
 8012996:	4298      	cmp	r0, r3
 8012998:	d303      	bcc.n	80129a2 <memmove+0x14>
 801299a:	2300      	movs	r3, #0
 801299c:	e007      	b.n	80129ae <memmove+0x20>
 801299e:	5c8b      	ldrb	r3, [r1, r2]
 80129a0:	5483      	strb	r3, [r0, r2]
 80129a2:	3a01      	subs	r2, #1
 80129a4:	d2fb      	bcs.n	801299e <memmove+0x10>
 80129a6:	bd10      	pop	{r4, pc}
 80129a8:	5ccc      	ldrb	r4, [r1, r3]
 80129aa:	54c4      	strb	r4, [r0, r3]
 80129ac:	3301      	adds	r3, #1
 80129ae:	429a      	cmp	r2, r3
 80129b0:	d1fa      	bne.n	80129a8 <memmove+0x1a>
 80129b2:	e7f8      	b.n	80129a6 <memmove+0x18>

080129b4 <abort>:
 80129b4:	2006      	movs	r0, #6
 80129b6:	b510      	push	{r4, lr}
 80129b8:	f000 f906 	bl	8012bc8 <raise>
 80129bc:	2001      	movs	r0, #1
 80129be:	f7f1 fb13 	bl	8003fe8 <_exit>
	...

080129c4 <_wcrtomb_r>:
 80129c4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 80129c6:	001d      	movs	r5, r3
 80129c8:	4b09      	ldr	r3, [pc, #36]	; (80129f0 <_wcrtomb_r+0x2c>)
 80129ca:	0004      	movs	r4, r0
 80129cc:	33e0      	adds	r3, #224	; 0xe0
 80129ce:	681e      	ldr	r6, [r3, #0]
 80129d0:	002b      	movs	r3, r5
 80129d2:	2900      	cmp	r1, #0
 80129d4:	d101      	bne.n	80129da <_wcrtomb_r+0x16>
 80129d6:	000a      	movs	r2, r1
 80129d8:	a901      	add	r1, sp, #4
 80129da:	0020      	movs	r0, r4
 80129dc:	47b0      	blx	r6
 80129de:	1c43      	adds	r3, r0, #1
 80129e0:	d103      	bne.n	80129ea <_wcrtomb_r+0x26>
 80129e2:	2300      	movs	r3, #0
 80129e4:	602b      	str	r3, [r5, #0]
 80129e6:	338a      	adds	r3, #138	; 0x8a
 80129e8:	6023      	str	r3, [r4, #0]
 80129ea:	b004      	add	sp, #16
 80129ec:	bd70      	pop	{r4, r5, r6, pc}
 80129ee:	46c0      	nop			; (mov r8, r8)
 80129f0:	20000444 	.word	0x20000444

080129f4 <__swhatbuf_r>:
 80129f4:	b570      	push	{r4, r5, r6, lr}
 80129f6:	000e      	movs	r6, r1
 80129f8:	001d      	movs	r5, r3
 80129fa:	230e      	movs	r3, #14
 80129fc:	5ec9      	ldrsh	r1, [r1, r3]
 80129fe:	0014      	movs	r4, r2
 8012a00:	b096      	sub	sp, #88	; 0x58
 8012a02:	2900      	cmp	r1, #0
 8012a04:	da09      	bge.n	8012a1a <__swhatbuf_r+0x26>
 8012a06:	89b2      	ldrh	r2, [r6, #12]
 8012a08:	2380      	movs	r3, #128	; 0x80
 8012a0a:	0011      	movs	r1, r2
 8012a0c:	4019      	ands	r1, r3
 8012a0e:	421a      	tst	r2, r3
 8012a10:	d018      	beq.n	8012a44 <__swhatbuf_r+0x50>
 8012a12:	2100      	movs	r1, #0
 8012a14:	3b40      	subs	r3, #64	; 0x40
 8012a16:	0008      	movs	r0, r1
 8012a18:	e010      	b.n	8012a3c <__swhatbuf_r+0x48>
 8012a1a:	466a      	mov	r2, sp
 8012a1c:	f000 f8de 	bl	8012bdc <_fstat_r>
 8012a20:	2800      	cmp	r0, #0
 8012a22:	dbf0      	blt.n	8012a06 <__swhatbuf_r+0x12>
 8012a24:	23f0      	movs	r3, #240	; 0xf0
 8012a26:	9901      	ldr	r1, [sp, #4]
 8012a28:	021b      	lsls	r3, r3, #8
 8012a2a:	4019      	ands	r1, r3
 8012a2c:	4b07      	ldr	r3, [pc, #28]	; (8012a4c <__swhatbuf_r+0x58>)
 8012a2e:	2080      	movs	r0, #128	; 0x80
 8012a30:	18c9      	adds	r1, r1, r3
 8012a32:	424b      	negs	r3, r1
 8012a34:	4159      	adcs	r1, r3
 8012a36:	2380      	movs	r3, #128	; 0x80
 8012a38:	0100      	lsls	r0, r0, #4
 8012a3a:	00db      	lsls	r3, r3, #3
 8012a3c:	6029      	str	r1, [r5, #0]
 8012a3e:	6023      	str	r3, [r4, #0]
 8012a40:	b016      	add	sp, #88	; 0x58
 8012a42:	bd70      	pop	{r4, r5, r6, pc}
 8012a44:	2380      	movs	r3, #128	; 0x80
 8012a46:	00db      	lsls	r3, r3, #3
 8012a48:	e7e5      	b.n	8012a16 <__swhatbuf_r+0x22>
 8012a4a:	46c0      	nop			; (mov r8, r8)
 8012a4c:	ffffe000 	.word	0xffffe000

08012a50 <__smakebuf_r>:
 8012a50:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012a52:	2602      	movs	r6, #2
 8012a54:	898b      	ldrh	r3, [r1, #12]
 8012a56:	0005      	movs	r5, r0
 8012a58:	000c      	movs	r4, r1
 8012a5a:	4233      	tst	r3, r6
 8012a5c:	d006      	beq.n	8012a6c <__smakebuf_r+0x1c>
 8012a5e:	0023      	movs	r3, r4
 8012a60:	3343      	adds	r3, #67	; 0x43
 8012a62:	6023      	str	r3, [r4, #0]
 8012a64:	6123      	str	r3, [r4, #16]
 8012a66:	2301      	movs	r3, #1
 8012a68:	6163      	str	r3, [r4, #20]
 8012a6a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8012a6c:	466a      	mov	r2, sp
 8012a6e:	ab01      	add	r3, sp, #4
 8012a70:	f7ff ffc0 	bl	80129f4 <__swhatbuf_r>
 8012a74:	9900      	ldr	r1, [sp, #0]
 8012a76:	0007      	movs	r7, r0
 8012a78:	0028      	movs	r0, r5
 8012a7a:	f7f8 f8df 	bl	800ac3c <_malloc_r>
 8012a7e:	2800      	cmp	r0, #0
 8012a80:	d108      	bne.n	8012a94 <__smakebuf_r+0x44>
 8012a82:	220c      	movs	r2, #12
 8012a84:	5ea3      	ldrsh	r3, [r4, r2]
 8012a86:	059a      	lsls	r2, r3, #22
 8012a88:	d4ef      	bmi.n	8012a6a <__smakebuf_r+0x1a>
 8012a8a:	2203      	movs	r2, #3
 8012a8c:	4393      	bics	r3, r2
 8012a8e:	431e      	orrs	r6, r3
 8012a90:	81a6      	strh	r6, [r4, #12]
 8012a92:	e7e4      	b.n	8012a5e <__smakebuf_r+0xe>
 8012a94:	2380      	movs	r3, #128	; 0x80
 8012a96:	89a2      	ldrh	r2, [r4, #12]
 8012a98:	6020      	str	r0, [r4, #0]
 8012a9a:	4313      	orrs	r3, r2
 8012a9c:	81a3      	strh	r3, [r4, #12]
 8012a9e:	9b00      	ldr	r3, [sp, #0]
 8012aa0:	6120      	str	r0, [r4, #16]
 8012aa2:	6163      	str	r3, [r4, #20]
 8012aa4:	9b01      	ldr	r3, [sp, #4]
 8012aa6:	2b00      	cmp	r3, #0
 8012aa8:	d00c      	beq.n	8012ac4 <__smakebuf_r+0x74>
 8012aaa:	0028      	movs	r0, r5
 8012aac:	230e      	movs	r3, #14
 8012aae:	5ee1      	ldrsh	r1, [r4, r3]
 8012ab0:	f000 f8a6 	bl	8012c00 <_isatty_r>
 8012ab4:	2800      	cmp	r0, #0
 8012ab6:	d005      	beq.n	8012ac4 <__smakebuf_r+0x74>
 8012ab8:	2303      	movs	r3, #3
 8012aba:	89a2      	ldrh	r2, [r4, #12]
 8012abc:	439a      	bics	r2, r3
 8012abe:	3b02      	subs	r3, #2
 8012ac0:	4313      	orrs	r3, r2
 8012ac2:	81a3      	strh	r3, [r4, #12]
 8012ac4:	89a3      	ldrh	r3, [r4, #12]
 8012ac6:	433b      	orrs	r3, r7
 8012ac8:	81a3      	strh	r3, [r4, #12]
 8012aca:	e7ce      	b.n	8012a6a <__smakebuf_r+0x1a>

08012acc <__swbuf_r>:
 8012acc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012ace:	0006      	movs	r6, r0
 8012ad0:	000d      	movs	r5, r1
 8012ad2:	0014      	movs	r4, r2
 8012ad4:	2800      	cmp	r0, #0
 8012ad6:	d004      	beq.n	8012ae2 <__swbuf_r+0x16>
 8012ad8:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8012ada:	2b00      	cmp	r3, #0
 8012adc:	d101      	bne.n	8012ae2 <__swbuf_r+0x16>
 8012ade:	f7f9 fac1 	bl	800c064 <__sinit>
 8012ae2:	69a3      	ldr	r3, [r4, #24]
 8012ae4:	60a3      	str	r3, [r4, #8]
 8012ae6:	89a3      	ldrh	r3, [r4, #12]
 8012ae8:	071b      	lsls	r3, r3, #28
 8012aea:	d52e      	bpl.n	8012b4a <__swbuf_r+0x7e>
 8012aec:	6923      	ldr	r3, [r4, #16]
 8012aee:	2b00      	cmp	r3, #0
 8012af0:	d02b      	beq.n	8012b4a <__swbuf_r+0x7e>
 8012af2:	230c      	movs	r3, #12
 8012af4:	5ee2      	ldrsh	r2, [r4, r3]
 8012af6:	2380      	movs	r3, #128	; 0x80
 8012af8:	019b      	lsls	r3, r3, #6
 8012afa:	b2ef      	uxtb	r7, r5
 8012afc:	b2ed      	uxtb	r5, r5
 8012afe:	421a      	tst	r2, r3
 8012b00:	d02c      	beq.n	8012b5c <__swbuf_r+0x90>
 8012b02:	6923      	ldr	r3, [r4, #16]
 8012b04:	6820      	ldr	r0, [r4, #0]
 8012b06:	1ac0      	subs	r0, r0, r3
 8012b08:	6963      	ldr	r3, [r4, #20]
 8012b0a:	4283      	cmp	r3, r0
 8012b0c:	dc05      	bgt.n	8012b1a <__swbuf_r+0x4e>
 8012b0e:	0021      	movs	r1, r4
 8012b10:	0030      	movs	r0, r6
 8012b12:	f7fd fb39 	bl	8010188 <_fflush_r>
 8012b16:	2800      	cmp	r0, #0
 8012b18:	d11d      	bne.n	8012b56 <__swbuf_r+0x8a>
 8012b1a:	68a3      	ldr	r3, [r4, #8]
 8012b1c:	3001      	adds	r0, #1
 8012b1e:	3b01      	subs	r3, #1
 8012b20:	60a3      	str	r3, [r4, #8]
 8012b22:	6823      	ldr	r3, [r4, #0]
 8012b24:	1c5a      	adds	r2, r3, #1
 8012b26:	6022      	str	r2, [r4, #0]
 8012b28:	701f      	strb	r7, [r3, #0]
 8012b2a:	6963      	ldr	r3, [r4, #20]
 8012b2c:	4283      	cmp	r3, r0
 8012b2e:	d004      	beq.n	8012b3a <__swbuf_r+0x6e>
 8012b30:	89a3      	ldrh	r3, [r4, #12]
 8012b32:	07db      	lsls	r3, r3, #31
 8012b34:	d507      	bpl.n	8012b46 <__swbuf_r+0x7a>
 8012b36:	2d0a      	cmp	r5, #10
 8012b38:	d105      	bne.n	8012b46 <__swbuf_r+0x7a>
 8012b3a:	0021      	movs	r1, r4
 8012b3c:	0030      	movs	r0, r6
 8012b3e:	f7fd fb23 	bl	8010188 <_fflush_r>
 8012b42:	2800      	cmp	r0, #0
 8012b44:	d107      	bne.n	8012b56 <__swbuf_r+0x8a>
 8012b46:	0028      	movs	r0, r5
 8012b48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012b4a:	0021      	movs	r1, r4
 8012b4c:	0030      	movs	r0, r6
 8012b4e:	f7ff fe53 	bl	80127f8 <__swsetup_r>
 8012b52:	2800      	cmp	r0, #0
 8012b54:	d0cd      	beq.n	8012af2 <__swbuf_r+0x26>
 8012b56:	2501      	movs	r5, #1
 8012b58:	426d      	negs	r5, r5
 8012b5a:	e7f4      	b.n	8012b46 <__swbuf_r+0x7a>
 8012b5c:	4313      	orrs	r3, r2
 8012b5e:	81a3      	strh	r3, [r4, #12]
 8012b60:	4a02      	ldr	r2, [pc, #8]	; (8012b6c <__swbuf_r+0xa0>)
 8012b62:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8012b64:	4013      	ands	r3, r2
 8012b66:	6663      	str	r3, [r4, #100]	; 0x64
 8012b68:	e7cb      	b.n	8012b02 <__swbuf_r+0x36>
 8012b6a:	46c0      	nop			; (mov r8, r8)
 8012b6c:	ffffdfff 	.word	0xffffdfff

08012b70 <_raise_r>:
 8012b70:	b570      	push	{r4, r5, r6, lr}
 8012b72:	0004      	movs	r4, r0
 8012b74:	000d      	movs	r5, r1
 8012b76:	291f      	cmp	r1, #31
 8012b78:	d904      	bls.n	8012b84 <_raise_r+0x14>
 8012b7a:	2316      	movs	r3, #22
 8012b7c:	6003      	str	r3, [r0, #0]
 8012b7e:	2001      	movs	r0, #1
 8012b80:	4240      	negs	r0, r0
 8012b82:	bd70      	pop	{r4, r5, r6, pc}
 8012b84:	0003      	movs	r3, r0
 8012b86:	33fc      	adds	r3, #252	; 0xfc
 8012b88:	69db      	ldr	r3, [r3, #28]
 8012b8a:	2b00      	cmp	r3, #0
 8012b8c:	d004      	beq.n	8012b98 <_raise_r+0x28>
 8012b8e:	008a      	lsls	r2, r1, #2
 8012b90:	189b      	adds	r3, r3, r2
 8012b92:	681a      	ldr	r2, [r3, #0]
 8012b94:	2a00      	cmp	r2, #0
 8012b96:	d108      	bne.n	8012baa <_raise_r+0x3a>
 8012b98:	0020      	movs	r0, r4
 8012b9a:	f000 f855 	bl	8012c48 <_getpid_r>
 8012b9e:	002a      	movs	r2, r5
 8012ba0:	0001      	movs	r1, r0
 8012ba2:	0020      	movs	r0, r4
 8012ba4:	f000 f83e 	bl	8012c24 <_kill_r>
 8012ba8:	e7eb      	b.n	8012b82 <_raise_r+0x12>
 8012baa:	2000      	movs	r0, #0
 8012bac:	2a01      	cmp	r2, #1
 8012bae:	d0e8      	beq.n	8012b82 <_raise_r+0x12>
 8012bb0:	1c51      	adds	r1, r2, #1
 8012bb2:	d103      	bne.n	8012bbc <_raise_r+0x4c>
 8012bb4:	2316      	movs	r3, #22
 8012bb6:	3001      	adds	r0, #1
 8012bb8:	6023      	str	r3, [r4, #0]
 8012bba:	e7e2      	b.n	8012b82 <_raise_r+0x12>
 8012bbc:	2400      	movs	r4, #0
 8012bbe:	0028      	movs	r0, r5
 8012bc0:	601c      	str	r4, [r3, #0]
 8012bc2:	4790      	blx	r2
 8012bc4:	0020      	movs	r0, r4
 8012bc6:	e7dc      	b.n	8012b82 <_raise_r+0x12>

08012bc8 <raise>:
 8012bc8:	b510      	push	{r4, lr}
 8012bca:	4b03      	ldr	r3, [pc, #12]	; (8012bd8 <raise+0x10>)
 8012bcc:	0001      	movs	r1, r0
 8012bce:	6818      	ldr	r0, [r3, #0]
 8012bd0:	f7ff ffce 	bl	8012b70 <_raise_r>
 8012bd4:	bd10      	pop	{r4, pc}
 8012bd6:	46c0      	nop			; (mov r8, r8)
 8012bd8:	200006d0 	.word	0x200006d0

08012bdc <_fstat_r>:
 8012bdc:	2300      	movs	r3, #0
 8012bde:	b570      	push	{r4, r5, r6, lr}
 8012be0:	4d06      	ldr	r5, [pc, #24]	; (8012bfc <_fstat_r+0x20>)
 8012be2:	0004      	movs	r4, r0
 8012be4:	0008      	movs	r0, r1
 8012be6:	0011      	movs	r1, r2
 8012be8:	602b      	str	r3, [r5, #0]
 8012bea:	f7f1 fa4c 	bl	8004086 <_fstat>
 8012bee:	1c43      	adds	r3, r0, #1
 8012bf0:	d103      	bne.n	8012bfa <_fstat_r+0x1e>
 8012bf2:	682b      	ldr	r3, [r5, #0]
 8012bf4:	2b00      	cmp	r3, #0
 8012bf6:	d000      	beq.n	8012bfa <_fstat_r+0x1e>
 8012bf8:	6023      	str	r3, [r4, #0]
 8012bfa:	bd70      	pop	{r4, r5, r6, pc}
 8012bfc:	20000da8 	.word	0x20000da8

08012c00 <_isatty_r>:
 8012c00:	2300      	movs	r3, #0
 8012c02:	b570      	push	{r4, r5, r6, lr}
 8012c04:	4d06      	ldr	r5, [pc, #24]	; (8012c20 <_isatty_r+0x20>)
 8012c06:	0004      	movs	r4, r0
 8012c08:	0008      	movs	r0, r1
 8012c0a:	602b      	str	r3, [r5, #0]
 8012c0c:	f7f1 fa49 	bl	80040a2 <_isatty>
 8012c10:	1c43      	adds	r3, r0, #1
 8012c12:	d103      	bne.n	8012c1c <_isatty_r+0x1c>
 8012c14:	682b      	ldr	r3, [r5, #0]
 8012c16:	2b00      	cmp	r3, #0
 8012c18:	d000      	beq.n	8012c1c <_isatty_r+0x1c>
 8012c1a:	6023      	str	r3, [r4, #0]
 8012c1c:	bd70      	pop	{r4, r5, r6, pc}
 8012c1e:	46c0      	nop			; (mov r8, r8)
 8012c20:	20000da8 	.word	0x20000da8

08012c24 <_kill_r>:
 8012c24:	2300      	movs	r3, #0
 8012c26:	b570      	push	{r4, r5, r6, lr}
 8012c28:	4d06      	ldr	r5, [pc, #24]	; (8012c44 <_kill_r+0x20>)
 8012c2a:	0004      	movs	r4, r0
 8012c2c:	0008      	movs	r0, r1
 8012c2e:	0011      	movs	r1, r2
 8012c30:	602b      	str	r3, [r5, #0]
 8012c32:	f7f1 f9c9 	bl	8003fc8 <_kill>
 8012c36:	1c43      	adds	r3, r0, #1
 8012c38:	d103      	bne.n	8012c42 <_kill_r+0x1e>
 8012c3a:	682b      	ldr	r3, [r5, #0]
 8012c3c:	2b00      	cmp	r3, #0
 8012c3e:	d000      	beq.n	8012c42 <_kill_r+0x1e>
 8012c40:	6023      	str	r3, [r4, #0]
 8012c42:	bd70      	pop	{r4, r5, r6, pc}
 8012c44:	20000da8 	.word	0x20000da8

08012c48 <_getpid_r>:
 8012c48:	b510      	push	{r4, lr}
 8012c4a:	f7f1 f9b7 	bl	8003fbc <_getpid>
 8012c4e:	bd10      	pop	{r4, pc}

08012c50 <round>:
 8012c50:	b570      	push	{r4, r5, r6, lr}
 8012c52:	004a      	lsls	r2, r1, #1
 8012c54:	000d      	movs	r5, r1
 8012c56:	4920      	ldr	r1, [pc, #128]	; (8012cd8 <round+0x88>)
 8012c58:	0d52      	lsrs	r2, r2, #21
 8012c5a:	1851      	adds	r1, r2, r1
 8012c5c:	0006      	movs	r6, r0
 8012c5e:	2913      	cmp	r1, #19
 8012c60:	dc18      	bgt.n	8012c94 <round+0x44>
 8012c62:	2900      	cmp	r1, #0
 8012c64:	da09      	bge.n	8012c7a <round+0x2a>
 8012c66:	0feb      	lsrs	r3, r5, #31
 8012c68:	2200      	movs	r2, #0
 8012c6a:	07db      	lsls	r3, r3, #31
 8012c6c:	3101      	adds	r1, #1
 8012c6e:	d101      	bne.n	8012c74 <round+0x24>
 8012c70:	491a      	ldr	r1, [pc, #104]	; (8012cdc <round+0x8c>)
 8012c72:	430b      	orrs	r3, r1
 8012c74:	0019      	movs	r1, r3
 8012c76:	0010      	movs	r0, r2
 8012c78:	e017      	b.n	8012caa <round+0x5a>
 8012c7a:	4c19      	ldr	r4, [pc, #100]	; (8012ce0 <round+0x90>)
 8012c7c:	410c      	asrs	r4, r1
 8012c7e:	0022      	movs	r2, r4
 8012c80:	402a      	ands	r2, r5
 8012c82:	4302      	orrs	r2, r0
 8012c84:	d013      	beq.n	8012cae <round+0x5e>
 8012c86:	2280      	movs	r2, #128	; 0x80
 8012c88:	0312      	lsls	r2, r2, #12
 8012c8a:	410a      	asrs	r2, r1
 8012c8c:	1953      	adds	r3, r2, r5
 8012c8e:	43a3      	bics	r3, r4
 8012c90:	2200      	movs	r2, #0
 8012c92:	e7ef      	b.n	8012c74 <round+0x24>
 8012c94:	2933      	cmp	r1, #51	; 0x33
 8012c96:	dd0d      	ble.n	8012cb4 <round+0x64>
 8012c98:	2380      	movs	r3, #128	; 0x80
 8012c9a:	00db      	lsls	r3, r3, #3
 8012c9c:	4299      	cmp	r1, r3
 8012c9e:	d106      	bne.n	8012cae <round+0x5e>
 8012ca0:	0002      	movs	r2, r0
 8012ca2:	002b      	movs	r3, r5
 8012ca4:	0029      	movs	r1, r5
 8012ca6:	f7ed fd87 	bl	80007b8 <__aeabi_dadd>
 8012caa:	0006      	movs	r6, r0
 8012cac:	000d      	movs	r5, r1
 8012cae:	0030      	movs	r0, r6
 8012cb0:	0029      	movs	r1, r5
 8012cb2:	bd70      	pop	{r4, r5, r6, pc}
 8012cb4:	4c0b      	ldr	r4, [pc, #44]	; (8012ce4 <round+0x94>)
 8012cb6:	1912      	adds	r2, r2, r4
 8012cb8:	2401      	movs	r4, #1
 8012cba:	4264      	negs	r4, r4
 8012cbc:	40d4      	lsrs	r4, r2
 8012cbe:	4220      	tst	r0, r4
 8012cc0:	d0f5      	beq.n	8012cae <round+0x5e>
 8012cc2:	2233      	movs	r2, #51	; 0x33
 8012cc4:	1a51      	subs	r1, r2, r1
 8012cc6:	3a32      	subs	r2, #50	; 0x32
 8012cc8:	408a      	lsls	r2, r1
 8012cca:	1812      	adds	r2, r2, r0
 8012ccc:	4282      	cmp	r2, r0
 8012cce:	4180      	sbcs	r0, r0
 8012cd0:	4240      	negs	r0, r0
 8012cd2:	182b      	adds	r3, r5, r0
 8012cd4:	43a2      	bics	r2, r4
 8012cd6:	e7cd      	b.n	8012c74 <round+0x24>
 8012cd8:	fffffc01 	.word	0xfffffc01
 8012cdc:	3ff00000 	.word	0x3ff00000
 8012ce0:	000fffff 	.word	0x000fffff
 8012ce4:	fffffbed 	.word	0xfffffbed

08012ce8 <_init>:
 8012ce8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012cea:	46c0      	nop			; (mov r8, r8)
 8012cec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012cee:	bc08      	pop	{r3}
 8012cf0:	469e      	mov	lr, r3
 8012cf2:	4770      	bx	lr

08012cf4 <_fini>:
 8012cf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012cf6:	46c0      	nop			; (mov r8, r8)
 8012cf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012cfa:	bc08      	pop	{r3}
 8012cfc:	469e      	mov	lr, r3
 8012cfe:	4770      	bx	lr
