# RISC-V æ”¯æŒè®¡åˆ’

## ğŸ¯ ç›®æ ‡

ä¸º CmBacktrace æ·»åŠ  RISC-V æ¶æ„æ”¯æŒï¼Œå®ç°è·¨æ¶æ„çš„æ•…éšœåˆ†æå·¥å…·ã€‚

## âŒ å½“å‰é™åˆ¶

### 1. ARM ä¸“ç”¨ç¡¬ä»¶å¯„å­˜å™¨
```typescript
// å½“å‰å®ç°ä½¿ç”¨ ARM Cortex-M SCB å¯„å­˜å™¨
const SCB_REGISTERS = {
    CFSR: 0xE000ED28,  // ARM ä¸“ç”¨åœ°å€
    HFSR: 0xE000ED2C,
    // ...
};
```

### 2. ARM ç‰¹å®šæ•…éšœç±»å‹
- Hard Fault
- Memory Management Fault (MPU)
- Bus Fault
- Usage Fault

### 3. ARM å·¥å…·é“¾
- `arm-none-eabi-gdb`
- `arm-none-eabi-addr2line`

---

## ğŸ”„ RISC-V æ¶æ„å·®å¼‚

### RISC-V å¼‚å¸¸/ä¸­æ–­ç³»ç»Ÿ

#### CSR (Control and Status Registers)
```
mcause   - Machine Cause Register (å¼‚å¸¸/ä¸­æ–­åŸå› )
mtval    - Machine Trap Value (æ•…éšœåœ°å€)
mepc     - Machine Exception PC (æ•…éšœ PC)
mstatus  - Machine Status Register
mtvec    - Machine Trap Vector
```

#### RISC-V å¼‚å¸¸ä»£ç  (mcause)
```
0  - Instruction address misaligned
1  - Instruction access fault
2  - Illegal instruction
3  - Breakpoint
4  - Load address misaligned
5  - Load access fault
6  - Store/AMO address misaligned
7  - Store/AMO access fault
8  - Environment call from U-mode
9  - Environment call from S-mode
11 - Environment call from M-mode
12 - Instruction page fault
13 - Load page fault
15 - Store/AMO page fault
```

---

## ğŸ—ï¸ æ¶æ„è®¾è®¡

### 1. æ¶æ„æŠ½è±¡å±‚

```typescript
// æŠ½è±¡æ¥å£
interface ArchitectureBacktrace {
    // è¯»å–æ•…éšœå¯„å­˜å™¨
    readFaultRegisters(): Promise<Map<string, number>>;

    // åˆ¤æ–­æ•…éšœç±»å‹
    determineFaultType(registers: Map<string, number>): FaultType;

    // åˆ†ææ•…éšœåŸå› 
    analyzeFaultCause(faultType: FaultType, registers: Map<string, number>): string[];

    // è·å–æ•…éšœåœ°å€
    getFaultAddress(faultType: FaultType, registers: Map<string, number>): number | undefined;

    // è·å–å·¥å…·é“¾å‰ç¼€
    getToolchainPrefix(): string;
}

// ARM Cortex-M å®ç°
class CortexMBacktrace implements ArchitectureBacktrace {
    // å½“å‰å®ç°
}

// RISC-V å®ç°
class RiscVBacktrace implements ArchitectureBacktrace {
    // æ–°å¢å®ç°
}
```

### 2. æ•…éšœç±»å‹æ˜ å°„

```typescript
// é€šç”¨æ•…éšœç±»å‹
enum FaultType {
    NONE = 'None',

    // ARM ä¸“ç”¨
    HARD_FAULT = 'Hard Fault',
    MEM_MANAGE_FAULT = 'Memory Management Fault',
    BUS_FAULT = 'Bus Fault',
    USAGE_FAULT = 'Usage Fault',
    DEBUG_FAULT = 'Debug Fault',

    // RISC-V ä¸“ç”¨
    INSTRUCTION_MISALIGNED = 'Instruction Address Misaligned',
    INSTRUCTION_FAULT = 'Instruction Access Fault',
    ILLEGAL_INSTRUCTION = 'Illegal Instruction',
    LOAD_MISALIGNED = 'Load Address Misaligned',
    LOAD_FAULT = 'Load Access Fault',
    STORE_MISALIGNED = 'Store Address Misaligned',
    STORE_FAULT = 'Store Access Fault',
    ECALL = 'Environment Call',
    PAGE_FAULT = 'Page Fault',

    // é€šç”¨
    BREAKPOINT = 'Breakpoint',
    UNKNOWN = 'Unknown Fault'
}
```

### 3. å¯„å­˜å™¨å®šä¹‰

```typescript
// RISC-V CSR åœ°å€
const RISCV_CSR = {
    // Machine-level CSRs
    MSTATUS: 0x300,
    MISA: 0x301,
    MIE: 0x304,
    MTVEC: 0x305,

    // Machine Trap Handling
    MSCRATCH: 0x340,
    MEPC: 0x341,
    MCAUSE: 0x342,
    MTVAL: 0x343,
    MIP: 0x344,

    // Supervisor-level CSRs (å¯é€‰)
    SSTATUS: 0x100,
    SIE: 0x104,
    STVEC: 0x105,
    SEPC: 0x141,
    SCAUSE: 0x142,
    STVAL: 0x143,
};
```

---

## ğŸ”¨ å®æ–½æ­¥éª¤

### Phase 1: æ¶æ„æ£€æµ‹ (P0)
```typescript
// æ£€æµ‹ç›®æ ‡æ¶æ„
enum Architecture {
    CORTEX_M,
    RISCV32,
    RISCV64,
    UNKNOWN
}

class BacktraceFactory {
    static create(session: vscode.DebugSession): ArchitectureBacktrace {
        const arch = this.detectArchitecture(session);

        switch (arch) {
            case Architecture.CORTEX_M:
                return new CortexMBacktrace(session);
            case Architecture.RISCV32:
            case Architecture.RISCV64:
                return new RiscVBacktrace(session);
            default:
                throw new Error('Unsupported architecture');
        }
    }

    private static detectArchitecture(session: vscode.DebugSession): Architecture {
        // ä»é…ç½®æˆ– ELF æ–‡ä»¶æ£€æµ‹
        const config = session.configuration;

        if (config.device?.includes('cortex-m')) {
            return Architecture.CORTEX_M;
        }

        if (config.toolchainPrefix?.includes('riscv')) {
            return config.toolchainPrefix.includes('riscv64')
                ? Architecture.RISCV64
                : Architecture.RISCV32;
        }

        return Architecture.UNKNOWN;
    }
}
```

### Phase 2: RISC-V æ•…éšœåˆ†æ (P0)
```typescript
class RiscVBacktrace implements ArchitectureBacktrace {
    async readFaultRegisters(): Promise<Map<string, number>> {
        const registers = new Map<string, number>();

        // è¯»å– RISC-V CSR
        registers.set('MCAUSE', await this.readCSR(RISCV_CSR.MCAUSE));
        registers.set('MEPC', await this.readCSR(RISCV_CSR.MEPC));
        registers.set('MTVAL', await this.readCSR(RISCV_CSR.MTVAL));
        registers.set('MSTATUS', await this.readCSR(RISCV_CSR.MSTATUS));

        return registers;
    }

    determineFaultType(registers: Map<string, number>): FaultType {
        const mcause = registers.get('MCAUSE') || 0;

        // RISC-V mcause å¯„å­˜å™¨æ ¼å¼:
        // æœ€é«˜ä½ = 1: ä¸­æ–­
        // æœ€é«˜ä½ = 0: å¼‚å¸¸
        const isInterrupt = (mcause >> 31) & 1;
        const code = mcause & 0x7FFFFFFF;

        if (isInterrupt) {
            return FaultType.NONE; // ä¸­æ–­ä¸ç®—æ•…éšœ
        }

        // å¼‚å¸¸ä»£ç æ˜ å°„
        switch (code) {
            case 0: return FaultType.INSTRUCTION_MISALIGNED;
            case 1: return FaultType.INSTRUCTION_FAULT;
            case 2: return FaultType.ILLEGAL_INSTRUCTION;
            case 3: return FaultType.BREAKPOINT;
            case 4: return FaultType.LOAD_MISALIGNED;
            case 5: return FaultType.LOAD_FAULT;
            case 6: return FaultType.STORE_MISALIGNED;
            case 7: return FaultType.STORE_FAULT;
            case 8:
            case 9:
            case 11: return FaultType.ECALL;
            case 12:
            case 13:
            case 15: return FaultType.PAGE_FAULT;
            default: return FaultType.UNKNOWN;
        }
    }

    analyzeFaultCause(faultType: FaultType, registers: Map<string, number>): string[] {
        const causes: string[] = [];
        const mtval = registers.get('MTVAL') || 0;
        const mepc = registers.get('MEPC') || 0;

        switch (faultType) {
            case FaultType.INSTRUCTION_MISALIGNED:
                causes.push(`Instruction address misaligned: PC = 0x${mepc.toString(16)}`);
                causes.push('Check instruction alignment (must be 2-byte or 4-byte aligned)');
                break;

            case FaultType.INSTRUCTION_FAULT:
                causes.push(`Instruction access fault at: 0x${mtval.toString(16)}`);
                causes.push('Invalid instruction fetch address');
                break;

            case FaultType.ILLEGAL_INSTRUCTION:
                causes.push(`Illegal instruction at: PC = 0x${mepc.toString(16)}`);
                causes.push('Unsupported or invalid instruction encoding');
                break;

            case FaultType.LOAD_MISALIGNED:
                causes.push(`Load address misaligned: 0x${mtval.toString(16)}`);
                causes.push('Check data alignment for load operations');
                break;

            case FaultType.LOAD_FAULT:
                causes.push(`Load access fault at: 0x${mtval.toString(16)}`);
                causes.push('Invalid memory read address');
                break;

            case FaultType.STORE_MISALIGNED:
                causes.push(`Store address misaligned: 0x${mtval.toString(16)}`);
                causes.push('Check data alignment for store operations');
                break;

            case FaultType.STORE_FAULT:
                causes.push(`Store access fault at: 0x${mtval.toString(16)}`);
                causes.push('Invalid memory write address or read-only memory');
                break;

            case FaultType.ECALL:
                causes.push(`Environment call at: PC = 0x${mepc.toString(16)}`);
                break;

            case FaultType.PAGE_FAULT:
                causes.push(`Page fault at: 0x${mtval.toString(16)}`);
                causes.push('Virtual memory page not mapped');
                break;
        }

        return causes;
    }

    getFaultAddress(faultType: FaultType, registers: Map<string, number>): number | undefined {
        // RISC-V ä½¿ç”¨ mtval å­˜å‚¨æ•…éšœåœ°å€
        return registers.get('MTVAL');
    }

    getToolchainPrefix(): string {
        return 'riscv32-unknown-elf-'; // æˆ– riscv64-unknown-elf-
    }

    private async readCSR(address: number): Promise<number> {
        // CSR è¯»å–éœ€è¦ç‰¹æ®Šå¤„ç†
        // æ–¹æ³• 1: é€šè¿‡ GDB è¯»å–å¯„å­˜å™¨
        // æ–¹æ³• 2: é€šè¿‡è‡ªå®šä¹‰ GDB å‘½ä»¤
        // ä¾‹: monitor read_csr 0x342
    }
}
```

### Phase 3: UI æ›´æ–° (P1)
```typescript
// TreeView å›¾æ ‡æ˜ å°„
private getFaultIcon(faultType: FaultType): string {
    switch (faultType) {
        // ARM
        case FaultType.HARD_FAULT: return 'error';
        case FaultType.MEM_MANAGE_FAULT: return 'symbol-variable';
        case FaultType.BUS_FAULT: return 'debug-disconnect';
        case FaultType.USAGE_FAULT: return 'warning';

        // RISC-V
        case FaultType.INSTRUCTION_MISALIGNED:
        case FaultType.LOAD_MISALIGNED:
        case FaultType.STORE_MISALIGNED:
            return 'symbol-ruler';

        case FaultType.INSTRUCTION_FAULT:
        case FaultType.LOAD_FAULT:
        case FaultType.STORE_FAULT:
            return 'debug-disconnect';

        case FaultType.ILLEGAL_INSTRUCTION:
            return 'error';

        case FaultType.PAGE_FAULT:
            return 'file-code';

        default: return 'bug';
    }
}
```

### Phase 4: å·¥å…·é“¾æ”¯æŒ (P1)
```typescript
// æ”¯æŒå¤šç§å·¥å…·é“¾
interface ToolchainConfig {
    prefix: string;
    gdb: string;
    addr2line: string;
    objdump: string;
}

const TOOLCHAINS: { [key: string]: ToolchainConfig } = {
    'cortex-m': {
        prefix: 'arm-none-eabi-',
        gdb: 'arm-none-eabi-gdb',
        addr2line: 'arm-none-eabi-addr2line',
        objdump: 'arm-none-eabi-objdump'
    },
    'riscv32': {
        prefix: 'riscv32-unknown-elf-',
        gdb: 'riscv32-unknown-elf-gdb',
        addr2line: 'riscv32-unknown-elf-addr2line',
        objdump: 'riscv32-unknown-elf-objdump'
    },
    'riscv64': {
        prefix: 'riscv64-unknown-elf-',
        gdb: 'riscv64-unknown-elf-gdb',
        addr2line: 'riscv64-unknown-elf-addr2line',
        objdump: 'riscv64-unknown-elf-objdump'
    }
};
```

### Phase 5: é…ç½®æ›´æ–° (P2)
```json
{
    "cortex-debug.architecture": {
        "type": "string",
        "enum": ["cortex-m", "riscv32", "riscv64", "auto"],
        "default": "auto",
        "description": "Target architecture for fault analysis"
    },
    "cortex-debug.riscvToolchainPrefix": {
        "type": "string",
        "default": "riscv32-unknown-elf-",
        "description": "RISC-V toolchain prefix"
    }
}
```

---

## ğŸ§ª æµ‹è¯•åœºæ™¯

### RISC-V æµ‹è¯•ç”¨ä¾‹

#### 1. éå¯¹é½è®¿é—®
```c
volatile uint32_t *ptr = (uint32_t*)0x20000001; // é 4 å­—èŠ‚å¯¹é½
uint32_t value = *ptr; // è§¦å‘ Load Address Misaligned
```

#### 2. éæ³•æŒ‡ä»¤
```c
asm volatile(".word 0xFFFFFFFF"); // éæ³•æŒ‡ä»¤
// è§¦å‘ Illegal Instruction
```

#### 3. è®¿é—®æ— æ•ˆåœ°å€
```c
volatile uint32_t *ptr = (uint32_t*)0xFFFFFFFF;
uint32_t value = *ptr; // è§¦å‘ Load Access Fault
```

---

## ğŸ“Š å·¥ä½œé‡ä¼°ç®—

| ä»»åŠ¡ | å·¥ä½œé‡ | ä¼˜å…ˆçº§ |
|------|--------|--------|
| æ¶æ„æŠ½è±¡å±‚è®¾è®¡ | 2å¤© | P0 |
| RISC-V æ•…éšœåˆ†æå®ç° | 3å¤© | P0 |
| CSR å¯„å­˜å™¨è¯»å– | 1å¤© | P0 |
| UI å›¾æ ‡å’Œæ–‡æœ¬æ›´æ–° | 1å¤© | P1 |
| å·¥å…·é“¾è‡ªåŠ¨æ£€æµ‹ | 1å¤© | P1 |
| é…ç½®å’Œæ–‡æ¡£ | 1å¤© | P1 |
| æµ‹è¯•å’Œè°ƒè¯• | 2å¤© | P0 |
| **æ€»è®¡** | **11å¤©** | - |

---

## ğŸ“‹ å¾…è§£å†³çš„æŠ€æœ¯é—®é¢˜

### 1. CSR å¯„å­˜å™¨è¯»å–
**é—®é¢˜**: RISC-V CSR ä¸æ˜¯æ™®é€šå†…å­˜æ˜ å°„

**è§£å†³æ–¹æ¡ˆ**:
- ä½¿ç”¨ GDB çš„ `info registers` å‘½ä»¤
- è‡ªå®šä¹‰ GDB monitor å‘½ä»¤
- æˆ–ä½¿ç”¨è°ƒè¯•å™¨ä¸“ç”¨æ¥å£

### 2. æƒé™çº§åˆ«æ£€æµ‹
**é—®é¢˜**: RISC-V æœ‰ M/S/U ä¸‰çº§æƒé™

**è§£å†³æ–¹æ¡ˆ**:
- ä» `mstatus.MPP` æ£€æµ‹å½“å‰æƒé™çº§åˆ«
- æ ¹æ®æƒé™çº§åˆ«è¯»å–å¯¹åº”çš„ CSR

### 3. æ‰©å±•æ”¯æŒ
**é—®é¢˜**: RISC-V æœ‰ä¼—å¤šæ‰©å±•ï¼ˆM, A, C, F, D ç­‰ï¼‰

**è§£å†³æ–¹æ¡ˆ**:
- ä» `misa` CSR è¯»å–æ”¯æŒçš„æ‰©å±•
- æ ¹æ®æ‰©å±•è°ƒæ•´æ•…éšœåˆ†æé€»è¾‘

---

## ğŸ¯ æœ€å°å¯è¡Œäº§å“ (MVP)

### MVP èŒƒå›´
1. âœ… æ”¯æŒ RISC-V åŸºæœ¬å¼‚å¸¸æ£€æµ‹
2. âœ… è¯»å– mcause, mepc, mtval
3. âœ… åˆ†æ 8 ç§å¸¸è§å¼‚å¸¸
4. âœ… è°ƒç”¨æ ˆå›æº¯ (ä½¿ç”¨ addr2line)
5. âœ… TreeView æ˜¾ç¤º

### ä¸åŒ…å«
- âŒ è™šæ‹Ÿå†…å­˜æ”¯æŒ
- âŒ ä¸­æ–­åˆ†æ
- âŒ S/U æƒé™çº§åˆ«
- âŒ PMP (Physical Memory Protection)

---

## ğŸ“š å‚è€ƒèµ„æ–™

- [RISC-V Privileged Spec](https://github.com/riscv/riscv-isa-manual)
- [RISC-V Exception Handling](https://five-embeddev.com/riscv-isa-manual/latest/machine.html)
- [RISC-V GDB](https://github.com/riscv/riscv-gdb)

---

**çŠ¶æ€**: ğŸ“‹ è§„åˆ’ä¸­
**é¢„è®¡å®Œæˆ**: 2-3 å‘¨ï¼ˆ11 å·¥ä½œæ—¥ï¼‰
**ä¾èµ–**: RISC-V å·¥å…·é“¾ã€æµ‹è¯•ç¡¬ä»¶
