# ** Warning: License feature 'msimviewer' will expire in 7 days.
# do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 16:47:16 on Nov 20,2022
# vlog -reportprogress 300 -suppress 12110 "+acc" -incr ../rtl/distr_arith.v 
# -- Compiling module distr_arith
# 
# Top level modules:
# 	distr_arith
# End time: 16:47:16 on Nov 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 16:47:16 on Nov 20,2022
# vlog -reportprogress 300 -suppress 12110 "+acc" -incr ../rtl/adder.v 
# -- Skipping module adder
# 
# Top level modules:
# 	adder
# End time: 16:47:17 on Nov 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 16:47:17 on Nov 20,2022
# vlog -reportprogress 300 -suppress 12110 "+acc" -incr ../rtl/counter.v 
# -- Skipping module counter
# 
# Top level modules:
# 	counter
# End time: 16:47:17 on Nov 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 16:47:17 on Nov 20,2022
# vlog -reportprogress 300 -suppress 12110 "+acc" -incr ../rtl/dff_en.v 
# -- Skipping module dff_en
# 
# Top level modules:
# 	dff_en
# End time: 16:47:17 on Nov 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 16:47:17 on Nov 20,2022
# vlog -reportprogress 300 -suppress 12110 "+acc" -incr ../rtl/left_shift_1.v 
# -- Skipping module left_shift_1
# 
# Top level modules:
# 	left_shift_1
# End time: 16:47:17 on Nov 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 16:47:17 on Nov 20,2022
# vlog -reportprogress 300 -suppress 12110 "+acc" -incr ../rtl/lut0.v 
# -- Skipping module lut0
# 
# Top level modules:
# 	lut0
# End time: 16:47:18 on Nov 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 16:47:18 on Nov 20,2022
# vlog -reportprogress 300 -suppress 12110 "+acc" -incr ../rtl/lut1.v 
# -- Skipping module lut1
# 
# Top level modules:
# 	lut1
# End time: 16:47:18 on Nov 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 16:47:18 on Nov 20,2022
# vlog -reportprogress 300 -suppress 12110 "+acc" -incr ../rtl/lut2.v 
# -- Skipping module lut2
# 
# Top level modules:
# 	lut2
# End time: 16:47:18 on Nov 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 16:47:18 on Nov 20,2022
# vlog -reportprogress 300 -suppress 12110 "+acc" -incr ../rtl/lut3.v 
# -- Skipping module lut3
# 
# Top level modules:
# 	lut3
# End time: 16:47:18 on Nov 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 16:47:18 on Nov 20,2022
# vlog -reportprogress 300 -suppress 12110 "+acc" -incr ../rtl/lut4.v 
# -- Skipping module lut4
# 
# Top level modules:
# 	lut4
# End time: 16:47:18 on Nov 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 16:47:18 on Nov 20,2022
# vlog -reportprogress 300 -suppress 12110 "+acc" -incr ../rtl/lut5.v 
# -- Skipping module lut5
# 
# Top level modules:
# 	lut5
# End time: 16:47:19 on Nov 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 16:47:19 on Nov 20,2022
# vlog -reportprogress 300 -suppress 12110 "+acc" -incr ../rtl/lut6.v 
# -- Skipping module lut6
# 
# Top level modules:
# 	lut6
# End time: 16:47:19 on Nov 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 16:47:19 on Nov 20,2022
# vlog -reportprogress 300 -suppress 12110 "+acc" -incr ../rtl/lut7.v 
# -- Skipping module lut7
# 
# Top level modules:
# 	lut7
# End time: 16:47:19 on Nov 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 16:47:19 on Nov 20,2022
# vlog -reportprogress 300 -suppress 12110 -incr test_lfsr.v 
# -- Skipping module testbench
# 
# Top level modules:
# 	testbench
# End time: 16:47:20 on Nov 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -suppress 12110 -t ps -lib work testbench 
# Start time: 16:47:20 on Nov 20,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: License feature 'msimhdlsim' will expire in 7 days.
# Loading work.testbench(fast)
# Loading work.distr_arith(fast)
# Loading work.lut0(fast)
# Loading work.lut1(fast)
# Loading work.lut2(fast)
# Loading work.lut3(fast)
# Loading work.lut4(fast)
# Loading work.lut5(fast)
# Loading work.lut6(fast)
# Loading work.lut7(fast)
# Loading work.adder(fast)
# Loading work.left_shift_1(fast)
# Loading work.dff_en(fast)
# Loading work.counter(fast)
# i: 0
# x1_bit: 0
# x2_bit: 1
# x3_bit: 2
# x4_bit: 3
# x5_bit: 4
# x6_bit: 5
# x7_bit: 6
# x8_bit: 7
# output: 28
# sum: x
# i: 1
# x1_bit: 8
# x2_bit: 9
# x3_bit: 10
# x4_bit: 11
# x5_bit: 12
# x6_bit: 13
# x7_bit: 14
# x8_bit: 15
# output: 92
# sum: x
# i: 2
# x1_bit: 16
# x2_bit: 17
# x3_bit: 18
# x4_bit: 19
# x5_bit: 20
# x6_bit: 21
# x7_bit: 22
# x8_bit: 23
# output: 156
# sum: x
# ** Note: $finish    : test_lfsr.v(110)
#    Time: 13500 ps  Iteration: 1  Instance: /testbench
# 1
# Break at test_lfsr.v line 110
# End time: 16:47:44 on Nov 20,2022, Elapsed time: 0:00:24
# Errors: 0, Warnings: 0
