
*** Running vivado
    with args -log swerv_soc_wb_spi_wrapper_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source swerv_soc_wb_spi_wrapper_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source swerv_soc_wb_spi_wrapper_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Peripheral/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top swerv_soc_wb_spi_wrapper_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'swerv_soc_wb_spi_wrapper_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10328 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 911.312 ; gain = 235.566
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'swerv_soc_wb_spi_wrapper_0_0' [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ip/swerv_soc_wb_spi_wrapper_0_0/synth/swerv_soc_wb_spi_wrapper_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'wb_spi_wrapper' [C:/Peripheral/rtl_src/spi/wb_spi_wrapper.v:2]
INFO: [Synth 8-6157] synthesizing module 'simple_spi' [C:/Peripheral/rtl_src/spi/simple_spi_top.v:69]
	Parameter SS_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [C:/Peripheral/rtl_src/spi/simple_spi_top.v:147]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [C:/Peripheral/rtl_src/spi/simple_spi_top.v:147]
INFO: [Synth 8-6157] synthesizing module 'fifo4' [C:/Peripheral/rtl_src/spi/fifo4.v:54]
	Parameter dw bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo4' (1#1) [C:/Peripheral/rtl_src/spi/fifo4.v:54]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [C:/Peripheral/rtl_src/spi/simple_spi_top.v:244]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [C:/Peripheral/rtl_src/spi/simple_spi_top.v:244]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [C:/Peripheral/rtl_src/spi/simple_spi_top.v:279]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [C:/Peripheral/rtl_src/spi/simple_spi_top.v:279]
INFO: [Synth 8-6155] done synthesizing module 'simple_spi' (2#1) [C:/Peripheral/rtl_src/spi/simple_spi_top.v:69]
INFO: [Synth 8-6155] done synthesizing module 'wb_spi_wrapper' (3#1) [C:/Peripheral/rtl_src/spi/wb_spi_wrapper.v:2]
INFO: [Synth 8-6155] done synthesizing module 'swerv_soc_wb_spi_wrapper_0_0' (4#1) [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ip/swerv_soc_wb_spi_wrapper_0_0/synth/swerv_soc_wb_spi_wrapper_0_0.v:58]
WARNING: [Synth 8-3331] design wb_spi_wrapper has unconnected port wb_adr_i[31]
WARNING: [Synth 8-3331] design wb_spi_wrapper has unconnected port wb_adr_i[30]
WARNING: [Synth 8-3331] design wb_spi_wrapper has unconnected port wb_adr_i[29]
WARNING: [Synth 8-3331] design wb_spi_wrapper has unconnected port wb_adr_i[28]
WARNING: [Synth 8-3331] design wb_spi_wrapper has unconnected port wb_adr_i[27]
WARNING: [Synth 8-3331] design wb_spi_wrapper has unconnected port wb_adr_i[26]
WARNING: [Synth 8-3331] design wb_spi_wrapper has unconnected port wb_adr_i[25]
WARNING: [Synth 8-3331] design wb_spi_wrapper has unconnected port wb_adr_i[24]
WARNING: [Synth 8-3331] design wb_spi_wrapper has unconnected port wb_adr_i[23]
WARNING: [Synth 8-3331] design wb_spi_wrapper has unconnected port wb_adr_i[22]
WARNING: [Synth 8-3331] design wb_spi_wrapper has unconnected port wb_adr_i[21]
WARNING: [Synth 8-3331] design wb_spi_wrapper has unconnected port wb_adr_i[20]
WARNING: [Synth 8-3331] design wb_spi_wrapper has unconnected port wb_adr_i[19]
WARNING: [Synth 8-3331] design wb_spi_wrapper has unconnected port wb_adr_i[18]
WARNING: [Synth 8-3331] design wb_spi_wrapper has unconnected port wb_adr_i[17]
WARNING: [Synth 8-3331] design wb_spi_wrapper has unconnected port wb_adr_i[16]
WARNING: [Synth 8-3331] design wb_spi_wrapper has unconnected port wb_adr_i[15]
WARNING: [Synth 8-3331] design wb_spi_wrapper has unconnected port wb_adr_i[14]
WARNING: [Synth 8-3331] design wb_spi_wrapper has unconnected port wb_adr_i[13]
WARNING: [Synth 8-3331] design wb_spi_wrapper has unconnected port wb_adr_i[12]
WARNING: [Synth 8-3331] design wb_spi_wrapper has unconnected port wb_adr_i[11]
WARNING: [Synth 8-3331] design wb_spi_wrapper has unconnected port wb_adr_i[10]
WARNING: [Synth 8-3331] design wb_spi_wrapper has unconnected port wb_adr_i[9]
WARNING: [Synth 8-3331] design wb_spi_wrapper has unconnected port wb_adr_i[8]
WARNING: [Synth 8-3331] design wb_spi_wrapper has unconnected port wb_adr_i[7]
WARNING: [Synth 8-3331] design wb_spi_wrapper has unconnected port wb_adr_i[6]
WARNING: [Synth 8-3331] design wb_spi_wrapper has unconnected port wb_adr_i[1]
WARNING: [Synth 8-3331] design wb_spi_wrapper has unconnected port wb_adr_i[0]
WARNING: [Synth 8-3331] design wb_spi_wrapper has unconnected port wb_dat_i[31]
WARNING: [Synth 8-3331] design wb_spi_wrapper has unconnected port wb_dat_i[30]
WARNING: [Synth 8-3331] design wb_spi_wrapper has unconnected port wb_dat_i[29]
WARNING: [Synth 8-3331] design wb_spi_wrapper has unconnected port wb_dat_i[28]
WARNING: [Synth 8-3331] design wb_spi_wrapper has unconnected port wb_dat_i[27]
WARNING: [Synth 8-3331] design wb_spi_wrapper has unconnected port wb_dat_i[26]
WARNING: [Synth 8-3331] design wb_spi_wrapper has unconnected port wb_dat_i[25]
WARNING: [Synth 8-3331] design wb_spi_wrapper has unconnected port wb_dat_i[24]
WARNING: [Synth 8-3331] design wb_spi_wrapper has unconnected port wb_dat_i[23]
WARNING: [Synth 8-3331] design wb_spi_wrapper has unconnected port wb_dat_i[22]
WARNING: [Synth 8-3331] design wb_spi_wrapper has unconnected port wb_dat_i[21]
WARNING: [Synth 8-3331] design wb_spi_wrapper has unconnected port wb_dat_i[20]
WARNING: [Synth 8-3331] design wb_spi_wrapper has unconnected port wb_dat_i[19]
WARNING: [Synth 8-3331] design wb_spi_wrapper has unconnected port wb_dat_i[18]
WARNING: [Synth 8-3331] design wb_spi_wrapper has unconnected port wb_dat_i[17]
WARNING: [Synth 8-3331] design wb_spi_wrapper has unconnected port wb_dat_i[16]
WARNING: [Synth 8-3331] design wb_spi_wrapper has unconnected port wb_dat_i[15]
WARNING: [Synth 8-3331] design wb_spi_wrapper has unconnected port wb_dat_i[14]
WARNING: [Synth 8-3331] design wb_spi_wrapper has unconnected port wb_dat_i[13]
WARNING: [Synth 8-3331] design wb_spi_wrapper has unconnected port wb_dat_i[12]
WARNING: [Synth 8-3331] design wb_spi_wrapper has unconnected port wb_dat_i[11]
WARNING: [Synth 8-3331] design wb_spi_wrapper has unconnected port wb_dat_i[10]
WARNING: [Synth 8-3331] design wb_spi_wrapper has unconnected port wb_dat_i[9]
WARNING: [Synth 8-3331] design wb_spi_wrapper has unconnected port wb_dat_i[8]
WARNING: [Synth 8-3331] design wb_spi_wrapper has unconnected port wb_sel_i[3]
WARNING: [Synth 8-3331] design wb_spi_wrapper has unconnected port wb_sel_i[2]
WARNING: [Synth 8-3331] design wb_spi_wrapper has unconnected port wb_sel_i[1]
WARNING: [Synth 8-3331] design wb_spi_wrapper has unconnected port wb_sel_i[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 986.332 ; gain = 310.586
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 986.332 ; gain = 310.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 986.332 ; gain = 310.586
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 986.332 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1075.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1077.512 ; gain = 1.988
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1077.512 ; gain = 401.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1077.512 ; gain = 401.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1077.512 ; gain = 401.766
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'simple_spi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                 iSTATE2 |                               01 |                               01
                 iSTATE0 |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'simple_spi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1077.512 ; gain = 401.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 5     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fifo4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module simple_spi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 6     
Module wb_spi_wrapper 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design swerv_soc_wb_spi_wrapper_0_0 has port wb_dat_o[31] driven by constant 0
INFO: [Synth 8-3917] design swerv_soc_wb_spi_wrapper_0_0 has port wb_dat_o[30] driven by constant 0
INFO: [Synth 8-3917] design swerv_soc_wb_spi_wrapper_0_0 has port wb_dat_o[29] driven by constant 0
INFO: [Synth 8-3917] design swerv_soc_wb_spi_wrapper_0_0 has port wb_dat_o[28] driven by constant 0
INFO: [Synth 8-3917] design swerv_soc_wb_spi_wrapper_0_0 has port wb_dat_o[27] driven by constant 0
INFO: [Synth 8-3917] design swerv_soc_wb_spi_wrapper_0_0 has port wb_dat_o[26] driven by constant 0
INFO: [Synth 8-3917] design swerv_soc_wb_spi_wrapper_0_0 has port wb_dat_o[25] driven by constant 0
INFO: [Synth 8-3917] design swerv_soc_wb_spi_wrapper_0_0 has port wb_dat_o[24] driven by constant 0
INFO: [Synth 8-3917] design swerv_soc_wb_spi_wrapper_0_0 has port wb_dat_o[23] driven by constant 0
INFO: [Synth 8-3917] design swerv_soc_wb_spi_wrapper_0_0 has port wb_dat_o[22] driven by constant 0
INFO: [Synth 8-3917] design swerv_soc_wb_spi_wrapper_0_0 has port wb_dat_o[21] driven by constant 0
INFO: [Synth 8-3917] design swerv_soc_wb_spi_wrapper_0_0 has port wb_dat_o[20] driven by constant 0
INFO: [Synth 8-3917] design swerv_soc_wb_spi_wrapper_0_0 has port wb_dat_o[19] driven by constant 0
INFO: [Synth 8-3917] design swerv_soc_wb_spi_wrapper_0_0 has port wb_dat_o[18] driven by constant 0
INFO: [Synth 8-3917] design swerv_soc_wb_spi_wrapper_0_0 has port wb_dat_o[17] driven by constant 0
INFO: [Synth 8-3917] design swerv_soc_wb_spi_wrapper_0_0 has port wb_dat_o[16] driven by constant 0
INFO: [Synth 8-3917] design swerv_soc_wb_spi_wrapper_0_0 has port wb_dat_o[15] driven by constant 0
INFO: [Synth 8-3917] design swerv_soc_wb_spi_wrapper_0_0 has port wb_dat_o[14] driven by constant 0
INFO: [Synth 8-3917] design swerv_soc_wb_spi_wrapper_0_0 has port wb_dat_o[13] driven by constant 0
INFO: [Synth 8-3917] design swerv_soc_wb_spi_wrapper_0_0 has port wb_dat_o[12] driven by constant 0
INFO: [Synth 8-3917] design swerv_soc_wb_spi_wrapper_0_0 has port wb_dat_o[11] driven by constant 0
INFO: [Synth 8-3917] design swerv_soc_wb_spi_wrapper_0_0 has port wb_dat_o[10] driven by constant 0
INFO: [Synth 8-3917] design swerv_soc_wb_spi_wrapper_0_0 has port wb_dat_o[9] driven by constant 0
INFO: [Synth 8-3917] design swerv_soc_wb_spi_wrapper_0_0 has port wb_dat_o[8] driven by constant 0
WARNING: [Synth 8-3331] design swerv_soc_wb_spi_wrapper_0_0 has unconnected port wb_adr_i[31]
WARNING: [Synth 8-3331] design swerv_soc_wb_spi_wrapper_0_0 has unconnected port wb_adr_i[30]
WARNING: [Synth 8-3331] design swerv_soc_wb_spi_wrapper_0_0 has unconnected port wb_adr_i[29]
WARNING: [Synth 8-3331] design swerv_soc_wb_spi_wrapper_0_0 has unconnected port wb_adr_i[28]
WARNING: [Synth 8-3331] design swerv_soc_wb_spi_wrapper_0_0 has unconnected port wb_adr_i[27]
WARNING: [Synth 8-3331] design swerv_soc_wb_spi_wrapper_0_0 has unconnected port wb_adr_i[26]
WARNING: [Synth 8-3331] design swerv_soc_wb_spi_wrapper_0_0 has unconnected port wb_adr_i[25]
WARNING: [Synth 8-3331] design swerv_soc_wb_spi_wrapper_0_0 has unconnected port wb_adr_i[24]
WARNING: [Synth 8-3331] design swerv_soc_wb_spi_wrapper_0_0 has unconnected port wb_adr_i[23]
WARNING: [Synth 8-3331] design swerv_soc_wb_spi_wrapper_0_0 has unconnected port wb_adr_i[22]
WARNING: [Synth 8-3331] design swerv_soc_wb_spi_wrapper_0_0 has unconnected port wb_adr_i[21]
WARNING: [Synth 8-3331] design swerv_soc_wb_spi_wrapper_0_0 has unconnected port wb_adr_i[20]
WARNING: [Synth 8-3331] design swerv_soc_wb_spi_wrapper_0_0 has unconnected port wb_adr_i[19]
WARNING: [Synth 8-3331] design swerv_soc_wb_spi_wrapper_0_0 has unconnected port wb_adr_i[18]
WARNING: [Synth 8-3331] design swerv_soc_wb_spi_wrapper_0_0 has unconnected port wb_adr_i[17]
WARNING: [Synth 8-3331] design swerv_soc_wb_spi_wrapper_0_0 has unconnected port wb_adr_i[16]
WARNING: [Synth 8-3331] design swerv_soc_wb_spi_wrapper_0_0 has unconnected port wb_adr_i[15]
WARNING: [Synth 8-3331] design swerv_soc_wb_spi_wrapper_0_0 has unconnected port wb_adr_i[14]
WARNING: [Synth 8-3331] design swerv_soc_wb_spi_wrapper_0_0 has unconnected port wb_adr_i[13]
WARNING: [Synth 8-3331] design swerv_soc_wb_spi_wrapper_0_0 has unconnected port wb_adr_i[12]
WARNING: [Synth 8-3331] design swerv_soc_wb_spi_wrapper_0_0 has unconnected port wb_adr_i[11]
WARNING: [Synth 8-3331] design swerv_soc_wb_spi_wrapper_0_0 has unconnected port wb_adr_i[10]
WARNING: [Synth 8-3331] design swerv_soc_wb_spi_wrapper_0_0 has unconnected port wb_adr_i[9]
WARNING: [Synth 8-3331] design swerv_soc_wb_spi_wrapper_0_0 has unconnected port wb_adr_i[8]
WARNING: [Synth 8-3331] design swerv_soc_wb_spi_wrapper_0_0 has unconnected port wb_adr_i[7]
WARNING: [Synth 8-3331] design swerv_soc_wb_spi_wrapper_0_0 has unconnected port wb_adr_i[6]
WARNING: [Synth 8-3331] design swerv_soc_wb_spi_wrapper_0_0 has unconnected port wb_dat_i[31]
WARNING: [Synth 8-3331] design swerv_soc_wb_spi_wrapper_0_0 has unconnected port wb_dat_i[30]
WARNING: [Synth 8-3331] design swerv_soc_wb_spi_wrapper_0_0 has unconnected port wb_dat_i[29]
WARNING: [Synth 8-3331] design swerv_soc_wb_spi_wrapper_0_0 has unconnected port wb_dat_i[28]
WARNING: [Synth 8-3331] design swerv_soc_wb_spi_wrapper_0_0 has unconnected port wb_dat_i[27]
WARNING: [Synth 8-3331] design swerv_soc_wb_spi_wrapper_0_0 has unconnected port wb_dat_i[26]
WARNING: [Synth 8-3331] design swerv_soc_wb_spi_wrapper_0_0 has unconnected port wb_dat_i[25]
WARNING: [Synth 8-3331] design swerv_soc_wb_spi_wrapper_0_0 has unconnected port wb_dat_i[24]
WARNING: [Synth 8-3331] design swerv_soc_wb_spi_wrapper_0_0 has unconnected port wb_dat_i[23]
WARNING: [Synth 8-3331] design swerv_soc_wb_spi_wrapper_0_0 has unconnected port wb_dat_i[22]
WARNING: [Synth 8-3331] design swerv_soc_wb_spi_wrapper_0_0 has unconnected port wb_dat_i[21]
WARNING: [Synth 8-3331] design swerv_soc_wb_spi_wrapper_0_0 has unconnected port wb_dat_i[20]
WARNING: [Synth 8-3331] design swerv_soc_wb_spi_wrapper_0_0 has unconnected port wb_dat_i[19]
WARNING: [Synth 8-3331] design swerv_soc_wb_spi_wrapper_0_0 has unconnected port wb_dat_i[18]
WARNING: [Synth 8-3331] design swerv_soc_wb_spi_wrapper_0_0 has unconnected port wb_dat_i[17]
WARNING: [Synth 8-3331] design swerv_soc_wb_spi_wrapper_0_0 has unconnected port wb_dat_i[16]
WARNING: [Synth 8-3331] design swerv_soc_wb_spi_wrapper_0_0 has unconnected port wb_dat_i[15]
WARNING: [Synth 8-3331] design swerv_soc_wb_spi_wrapper_0_0 has unconnected port wb_dat_i[14]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/spi/spcr_reg[4] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1077.512 ; gain = 401.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+-----------------------------+------------------------+-----------+----------------------+-------------+
|Module Name                  | RTL Object             | Inference | Size (Depth x Width) | Primitives  | 
+-----------------------------+------------------------+-----------+----------------------+-------------+
|swerv_soc_wb_spi_wrapper_0_0 | inst/spi/wfifo/mem_reg | Implied   | 4 x 8                | RAM32M x 2	 | 
|swerv_soc_wb_spi_wrapper_0_0 | inst/spi/rfifo/mem_reg | Implied   | 4 x 8                | RAM32M x 2	 | 
+-----------------------------+------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1077.512 ; gain = 401.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1077.512 ; gain = 401.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+-----------------------------+------------------------+-----------+----------------------+-------------+
|Module Name                  | RTL Object             | Inference | Size (Depth x Width) | Primitives  | 
+-----------------------------+------------------------+-----------+----------------------+-------------+
|swerv_soc_wb_spi_wrapper_0_0 | inst/spi/wfifo/mem_reg | Implied   | 4 x 8                | RAM32M x 2	 | 
|swerv_soc_wb_spi_wrapper_0_0 | inst/spi/rfifo/mem_reg | Implied   | 4 x 8                | RAM32M x 2	 | 
+-----------------------------+------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1080.523 ; gain = 404.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1087.277 ; gain = 411.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1087.277 ; gain = 411.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1087.277 ; gain = 411.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1087.277 ; gain = 411.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1087.277 ; gain = 411.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1087.277 ; gain = 411.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     3|
|2     |LUT1   |     2|
|3     |LUT2   |     6|
|4     |LUT3   |    21|
|5     |LUT4   |    14|
|6     |LUT5   |    25|
|7     |LUT6   |    33|
|8     |RAM32M |     4|
|9     |FDCE   |     8|
|10    |FDRE   |    60|
+------+-------+------+

Report Instance Areas: 
+------+------------+---------------+------+
|      |Instance    |Module         |Cells |
+------+------------+---------------+------+
|1     |top         |               |   176|
|2     |  inst      |wb_spi_wrapper |   176|
|3     |    spi     |simple_spi     |   176|
|4     |      rfifo |fifo4          |    33|
|5     |      wfifo |fifo4_0        |    31|
+------+------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1087.277 ; gain = 411.531
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 54 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1087.277 ; gain = 320.352
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1087.277 ; gain = 411.531
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1099.324 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1102.352 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1102.352 ; gain = 721.312
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1102.352 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Peripheral/RVfpga_SoC/RVfpga_SoC.runs/swerv_soc_wb_spi_wrapper_0_0_synth_1/swerv_soc_wb_spi_wrapper_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1102.352 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Peripheral/RVfpga_SoC/RVfpga_SoC.runs/swerv_soc_wb_spi_wrapper_0_0_synth_1/swerv_soc_wb_spi_wrapper_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file swerv_soc_wb_spi_wrapper_0_0_utilization_synth.rpt -pb swerv_soc_wb_spi_wrapper_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 12 15:51:15 2022...
