/* Generated by Yosys 0.18+10 (git sha1 3f07f9e91, gcc 11.2.0 -fPIC -Os) */

module dsp_add_shifted_input_to_the_mul_coeff0_output(clk, reset, subtract_i, A, B, P, acc_fir);
  input [19:0] A;
  input [17:0] B;
  output [37:0] P;
  input [3:0] acc_fir;
  input clk;
  input reset;
  input subtract_i;
  wire [37:0] _0_;
  wire [37:0] _1_;
  wire [19:0] A;
  wire [17:0] B;
  reg [37:0] P;
  wire [3:0] acc_fir;
  wire [37:0] add_or_sub;
  wire clk;
  wire [37:0] mul;
  wire reset;
  wire [37:0] shift_out;
  wire subtract_i;
  always @(posedge clk)
    if (reset) P <= 38'b00000000000000000000000000000000000000;
    else P <= add_or_sub;
  assign _0_ = - mul;
  assign _1_ = subtract_i ? mul : _0_;
  assign mul = 20'b11111010101010100001 * B;
  assign shift_out = { A[19], A[19], A[19], A[19], A[19], A[19], A[19], A[19], A[19], A[19], A[19], A[19], A[19], A[19], A[19], A[19], A[19], A[19], A } << acc_fir;
  assign add_or_sub = shift_out - _1_;
endmodule
