<stg><name>dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20></name>


<trans_list>

<trans id="26" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
entry:2 %layer18_out_read = read i160 @_ssdm_op_Read.ap_fifo.volatile.i160P0A, i160 %layer18_out

]]></Node>
<StgValue><ssdm name="layer18_out_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="160">
<![CDATA[
entry:3 %data = trunc i160 %layer18_out_read

]]></Node>
<StgValue><ssdm name="data"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="16" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4 %data_10 = partselect i16 @_ssdm_op_PartSelect.i16.i160.i32.i32, i160 %layer18_out_read, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="data_10"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:5 %data_1 = partselect i16 @_ssdm_op_PartSelect.i16.i160.i32.i32, i160 %layer18_out_read, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="data_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:6 %data_2 = partselect i16 @_ssdm_op_PartSelect.i16.i160.i32.i32, i160 %layer18_out_read, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="data_2"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:7 %data_3 = partselect i16 @_ssdm_op_PartSelect.i16.i160.i32.i32, i160 %layer18_out_read, i32 64, i32 79

]]></Node>
<StgValue><ssdm name="data_3"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:8 %data_4 = partselect i16 @_ssdm_op_PartSelect.i16.i160.i32.i32, i160 %layer18_out_read, i32 80, i32 95

]]></Node>
<StgValue><ssdm name="data_4"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:9 %data_5 = partselect i16 @_ssdm_op_PartSelect.i16.i160.i32.i32, i160 %layer18_out_read, i32 96, i32 111

]]></Node>
<StgValue><ssdm name="data_5"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:10 %data_6 = partselect i16 @_ssdm_op_PartSelect.i16.i160.i32.i32, i160 %layer18_out_read, i32 112, i32 127

]]></Node>
<StgValue><ssdm name="data_6"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:11 %data_7 = partselect i16 @_ssdm_op_PartSelect.i16.i160.i32.i32, i160 %layer18_out_read, i32 128, i32 143

]]></Node>
<StgValue><ssdm name="data_7"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:12 %data_8 = partselect i16 @_ssdm_op_PartSelect.i16.i160.i32.i32, i160 %layer18_out_read, i32 144, i32 159

]]></Node>
<StgValue><ssdm name="data_8"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="135" op_0_bw="135" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="3" op_12_bw="6">
<![CDATA[
entry:13 %call_ret = call i135 @dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed<27,13,5,3,0>,config20>, i16 %data, i16 %data_10, i16 %data_1, i16 %data_2, i16 %data_3, i16 %data_4, i16 %data_5, i16 %data_6, i16 %data_7, i16 %data_8, i3 %outidx_95, i6 %w20

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="135" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i135 %layer20_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="160" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %layer18_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="135" op_0_bw="135" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="3" op_12_bw="6">
<![CDATA[
entry:13 %call_ret = call i135 @dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed<27,13,5,3,0>,config20>, i16 %data, i16 %data_10, i16 %data_1, i16 %data_2, i16 %data_3, i16 %data_4, i16 %data_5, i16 %data_6, i16 %data_7, i16 %data_8, i3 %outidx_95, i6 %w20

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="27" op_0_bw="135">
<![CDATA[
entry:14 %res = extractvalue i135 %call_ret

]]></Node>
<StgValue><ssdm name="res"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="27" op_0_bw="135">
<![CDATA[
entry:15 %res_1 = extractvalue i135 %call_ret

]]></Node>
<StgValue><ssdm name="res_1"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="27" op_0_bw="135">
<![CDATA[
entry:16 %res_2 = extractvalue i135 %call_ret

]]></Node>
<StgValue><ssdm name="res_2"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="27" op_0_bw="135">
<![CDATA[
entry:17 %res_3 = extractvalue i135 %call_ret

]]></Node>
<StgValue><ssdm name="res_3"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="27" op_0_bw="135">
<![CDATA[
entry:18 %res_4 = extractvalue i135 %call_ret

]]></Node>
<StgValue><ssdm name="res_4"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="135" op_0_bw="135" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27">
<![CDATA[
entry:19 %p_s = bitconcatenate i135 @_ssdm_op_BitConcatenate.i135.i27.i27.i27.i27.i27, i27 %res_4, i27 %res_3, i27 %res_2, i27 %res_1, i27 %res

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="135" op_2_bw="135">
<![CDATA[
entry:20 %write_ln77 = write void @_ssdm_op_Write.ap_fifo.volatile.i135P0A, i135 %layer20_out, i135 %p_s

]]></Node>
<StgValue><ssdm name="write_ln77"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0">
<![CDATA[
entry:21 %ret_ln101 = ret

]]></Node>
<StgValue><ssdm name="ret_ln101"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
