library ieee;
use ieee.std_logic_1164.all;

entity rs_flipflop_tb is
end entity rs_flipflop_tb;

architecture behavioral of rs_flipflop_tb is
    -- Komponenta koja se testira
    component rs_flipflop
        port (
            reset : in std_logic;
            set : in std_logic;
            q : out std_logic;
            q_bar : out std_logic
        );
    end component;

    -- Signali za testiranje
    signal reset_sig, set_sig, q_sig, q_bar_sig : std_logic;

begin
    dut: rs_flipflop
        port map (
            reset => reset_sig,
            set => set_sig,
            q => q_sig,
            q_bar => q_bar_sig
        );

    -- Proces za generiranje stimulusa
    stimulus_process: process
    begin
        -- Postavljanje ulaznih signala
        reset_sig <= '1';
        set_sig <= '0';

        wait for 10 ns;

        -- Deaktivacija reset signala
        reset_sig <= '0';

        wait for 10 ns;

        -- Aktivacija set signala
        set_sig <= '1';

        wait for 10 ns;

        -- Deaktivacija set signala
        set_sig <= '0';

        wait for 10 ns;

        wait;
    end process;

end architecture behavioral;
