;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SLT 271, 60
	SLT 271, 60
	JMN @213, #90
	MOV #13, @12
	CMP <0, @2
	SPL 100, 300
	CMP 20, @12
	JMN -1, @-20
	SUB -207, <-120
	JMP -1, @20
	DJN -1, @20
	ADD 210, 30
	MOV -1, <-20
	ADD #270, <0
	JMP @12, #200
	CMP <0, @2
	SUB -207, <-120
	ADD #213, @90
	ADD 130, 9
	MOV -1, <-20
	MOV -1, <-20
	SLT 271, 60
	DJN -1, @80
	SUB @121, 106
	DJN -1, @80
	MOV -1, <-20
	SUB 821, 103
	ADD -1, <20
	SUB @-127, 100
	ADD -1, <20
	CMP @121, 103
	JMP <121, 106
	CMP @121, 103
	ADD 210, 30
	JMP -1, @-20
	MOV -1, <-26
	SUB @-127, 100
	ADD -1, <-20
	MOV -1, <-26
	CMP -207, <-120
	SUB #172, 210
	DJN -1, @-20
	SUB #172, 210
	SUB #172, 210
	SUB -1, -101
	CMP -207, <-120
	MOV -1, <-26
