---
# Note: The contents of this file are automatically generated.
# Any changes made by hand may be overwritten.
version: '0.2'
work_dir: .
design_root_dir: .
simulations:
  - name: sim
    options: >-
      -top work.tbench_top  -L work -uvm 1.2 -sv_seed random
      +UVM_TESTNAME=mem_wr_rd_test
source_files:
  - language: verilog
    path: tb\testbench.sv
    options: '-sv2012 -uvm 1.2 -timescale 1ns/1ps +incdir+./tb +incdir+./rtl'
library_search_paths:
  - $STD_LIBS\ieee93
