============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Feb 27 2023  07:51:10 pm
  Module:                 booth_radix4_multiplier
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

              Instance                      Module         Cell Count  Cell Area  Net Area   Total Area  Wireload     
----------------------------------------------------------------------------------------------------------------------
booth_radix4_multiplier                                          7312  19496.567     0.000    19496.567    <none> (D) 
  minus_40_46_I16_Y_minus_39_46_I16 sub_unsigned_188_1233         187    497.824     0.000      497.824    <none> (D) 
  minus_40_46_I14_Y_minus_39_46_I14 sub_unsigned_188_1235         187    497.824     0.000      497.824    <none> (D) 
  minus_40_46_I13_Y_minus_39_46_I13 sub_unsigned_188_1236         187    497.824     0.000      497.824    <none> (D) 
  minus_40_46_I12_Y_minus_39_46_I12 sub_unsigned_188_1237         186    495.155     0.000      495.155    <none> (D) 
  minus_40_46_I15_Y_minus_39_46_I15 sub_unsigned_188_1234         183    487.147     0.000      487.147    <none> (D) 
  minus_40_46_I11_Y_minus_39_46_I11 sub_unsigned_188_1238         182    484.478     0.000      484.478    <none> (D) 
  minus_40_46_I8_Y_minus_39_46_I8   sub_unsigned_188_1241         182    484.478     0.000      484.478    <none> (D) 
  minus_40_46_I6_Y_minus_39_46_I6   sub_unsigned_188_1243         181    481.809     0.000      481.809    <none> (D) 
  minus_40_46_I10_Y_minus_39_46_I10 sub_unsigned_188_1239         179    476.470     0.000      476.470    <none> (D) 
  minus_40_46_I7_Y_minus_39_46_I7   sub_unsigned_188_1242         177    471.131     0.000      471.131    <none> (D) 
  minus_40_46_I4_Y_minus_39_46_I4   sub_unsigned_188_1245         176    468.462     0.000      468.462    <none> (D) 
  minus_40_46_I3_Y_minus_39_46_I3   sub_unsigned_188_1246         176    468.462     0.000      468.462    <none> (D) 
  minus_40_46_I9_Y_minus_39_46_I9   sub_unsigned_188_1240         175    465.793     0.000      465.793    <none> (D) 
  minus_40_46_I5_Y_minus_39_46_I5   sub_unsigned_188_1244         175    465.793     0.000      465.793    <none> (D) 
  minus_40_46_I2_Y_minus_39_46_I2   sub_unsigned_188              175    465.793     0.000      465.793    <none> (D) 
  minus_39_46_I1                    sub_unsigned_1168             173    460.454     0.000      460.454    <none> (D) 
  minus_40_46_I1                    sub_signed_1134               168    448.442     0.000      448.442    <none> (D) 

 (D) = wireload is default in technology library
