/* notorch_metal.mm — Apple Silicon Metal/MSL backend for notorch.
 *
 * Implements the public C ABI from notorch_metal.h. Pure Obj-C++ — the
 * .mm extension is what triggers Obj-C++ compilation. We use an Obj-C++
 * raw string literal for the MSL kernel so the shader source lives
 * inline with the host code (one file, one read).
 *
 * Q4_K layout reference (GGML, identical to gguf.c:dequant_q4_k and
 * doe.c lines 941-973):
 *
 *   block = 144 bytes per 256 weights
 *     [0:2]    d     fp16   super-block scale
 *     [2:4]    dmin  fp16   super-block min
 *     [4:16]   sc    12B    packed 6-bit per-subblock scales+mins (8+8)
 *     [16:144] qs    128B   4-bit quants (256 nibbles, low-then-high)
 *
 * by Claude (Arianna Method)
 */

#import <Foundation/Foundation.h>
#import <Metal/Metal.h>
#include <stdio.h>
#include <stdint.h>
#include <string.h>
#include <unistd.h>
#include <stdlib.h>
#include "notorch_metal.h"

/* ── MSL kernel source ───────────────────────────────────────────────── */

static NSString * const kMetalKernelSrc = @R"MSL(
#include <metal_stdlib>
using namespace metal;

/* Unpack the j-th 6-bit (scale,min) pair from the 12-byte `sc` table.
 * Mirrors gguf.c:get_scale_min_k4 byte-for-byte. */
inline void get_scale_min_k4(int j,
                             device const uchar *sc,
                             thread uchar &s,
                             thread uchar &m)
{
    if (j < 4) {
        s = sc[j]     & 63u;
        m = sc[j + 4] & 63u;
    } else {
        s = (sc[j + 4] & 0x0Fu) | ((sc[j - 4] >> 6) << 4);
        m = (sc[j + 4] >> 4)    | ((sc[j]     >> 6) << 4);
    }
}

/* One thread per output row. Streams Q4_K blocks, dequants inline,
 * accumulates a single fp32 dot. */
kernel void q4k_matvec(
    device const uchar *W   [[buffer(0)]],   /* [m * (k/256) * 144] */
    device const float *x   [[buffer(1)]],   /* [k]                 */
    device       float *out [[buffer(2)]],   /* [m]                 */
    constant     uint  &k   [[buffer(3)]],
    uint i                  [[thread_position_in_grid]])
{
    uint nblocks   = k / 256u;
    uint row_bytes = nblocks * 144u;
    device const uchar *w_row = W + i * row_bytes;

    float acc = 0.0f;

    for (uint bi = 0; bi < nblocks; bi++) {
        device const uchar *b = w_row + bi * 144u;
        ushort dbits    = ushort(b[0]) | (ushort(b[1]) << 8);
        ushort dminbits = ushort(b[2]) | (ushort(b[3]) << 8);
        float  d        = float(as_type<half>(dbits));
        float  dmin     = float(as_type<half>(dminbits));
        device const uchar *sc = b + 4;
        device const uchar *qs = b + 16;
        device const float *xb = x + bi * 256u;

        int is = 0;
        int qi = 0;
        for (int jj = 0; jj < 256; jj += 64) {
            uchar sc0, m0, sc1, m1v;
            get_scale_min_k4(is,     sc, sc0, m0);
            get_scale_min_k4(is + 1, sc, sc1, m1v);
            float d1 = d * float(sc0); float mm1 = dmin * float(m0);
            float d2 = d * float(sc1); float mm2 = dmin * float(m1v);

            for (int l = 0; l < 32; l++) {
                float w_lo = d1 * float(qs[qi + l] & 0x0Fu) - mm1;
                acc += w_lo * xb[jj + l];
            }
            for (int l = 0; l < 32; l++) {
                float w_hi = d2 * float(qs[qi + l] >> 4) - mm2;
                acc += w_hi * xb[jj + 32 + l];
            }
            qi += 32;
            is += 2;
        }
    }

    out[i] = acc;
}

/* Q6_K: block = 210 bytes per 256 weights — 128 ql + 64 qh + 16 int8 scales + 2 d(fp16).
 * Mirrors doe.c:pq_q6_k_rows / dequant_q6_k byte-for-byte. One thread per output row. */
kernel void q6k_matvec(
    device const uchar *W   [[buffer(0)]],   /* [m * (k/256) * 210] */
    device const float *x   [[buffer(1)]],   /* [k]                 */
    device       float *out [[buffer(2)]],   /* [m]                 */
    constant     uint  &k   [[buffer(3)]],
    uint i                  [[thread_position_in_grid]])
{
    uint nblocks   = k / 256u;
    uint row_bytes = nblocks * 210u;
    device const uchar *w_row = W + i * row_bytes;
    float acc = 0.0f;

    for (uint bi = 0; bi < nblocks; bi++) {
        device const uchar *bl = w_row + bi * 210u;
        device const uchar *ql = bl;
        device const uchar *qh = bl + 128u;
        device const char  *sc = (device const char *)(bl + 192u);   /* int8 scales */
        ushort dbits = ushort(bl[208]) | (ushort(bl[209]) << 8);
        float  d  = float(as_type<half>(dbits));
        device const float *xb = x + bi * 256u;

        for (int nn = 0; nn < 256; nn += 128) {
            device const uchar *qlh = ql + (nn / 128) * 64;
            device const uchar *qhh = qh + (nn / 128) * 32;
            device const char  *sch = sc + (nn / 128) * 8;
            for (int l = 0; l < 32; l++) {
                int is = l / 16;
                int q1 = (int)((qlh[l]      & 0x0Fu) | (((qhh[l] >> 0) & 3u) << 4)) - 32;
                int q2 = (int)((qlh[l + 32] & 0x0Fu) | (((qhh[l] >> 2) & 3u) << 4)) - 32;
                int q3 = (int)((qlh[l]      >> 4)    | (((qhh[l] >> 4) & 3u) << 4)) - 32;
                int q4 = (int)((qlh[l + 32] >> 4)    | (((qhh[l] >> 6) & 3u) << 4)) - 32;
                acc += d * float(sch[is + 0]) * float(q1) * xb[nn + l];
                acc += d * float(sch[is + 2]) * float(q2) * xb[nn + l + 32];
                acc += d * float(sch[is + 4]) * float(q3) * xb[nn + l + 64];
                acc += d * float(sch[is + 6]) * float(q4) * xb[nn + l + 96];
            }
        }
    }
    out[i] = acc;
}

/* ── M3 — simdgroup-cooperative matvecs (llama.cpp-class geometry) ──────
 * One SIMDGROUP (32 lanes) per output row; the lanes split WITHIN each
 * block (256 weights / 32 lanes = 8 weights per lane), all lanes walk the
 * blocks together — full lane utilization at any k, coalesced reads. A
 * simd_sum folds the 32 partials. Dispatch: grid (32, m), threadgroup
 * (32, NSG) — each y-line of the threadgroup is exactly one simdgroup.
 * The simd_sum tree is fixed for a fixed geometry, so runs are
 * bit-identical run-to-run; vs the naive kernel the reduction ORDER
 * differs, so agreement is tolerance-level (~1e-5 rel), not bitwise. */

kernel void q4k_matvec_sg(
    device const uchar *W   [[buffer(0)]],
    device const float *x   [[buffer(1)]],
    device       float *out [[buffer(2)]],
    constant     uint  &k   [[buffer(3)]],
    uint2 tpig              [[thread_position_in_grid]],
    uint  lane              [[thread_index_in_simdgroup]])
{
    uint nblocks   = k / 256u;
    uint row_bytes = nblocks * 144u;
    device const uchar *w_row = W + tpig.y * row_bytes;

    float acc = 0.0f;
    for (uint bi = 0; bi < nblocks; bi++) {
        device const uchar *b = w_row + bi * 144u;
        ushort dbits    = ushort(b[0]) | (ushort(b[1]) << 8);
        ushort dminbits = ushort(b[2]) | (ushort(b[3]) << 8);
        float  d        = float(as_type<half>(dbits));
        float  dmin     = float(as_type<half>(dminbits));
        device const uchar *sc = b + 4;
        device const uchar *qs = b + 16;
        device const float *xb = x + bi * 256u;

        /* lane-indexed slice of the naive chunk loop: this lane owns byte
         * `lane` of every 32-byte chunk — w_lo at jj+lane, w_hi at
         * jj+32+lane; 4 chunks x 2 weights = 8 weights per lane. */
        int is = 0;
        int qi = 0;
        for (int jj = 0; jj < 256; jj += 64) {
            uchar sc0, m0, sc1, m1v;
            get_scale_min_k4(is,     sc, sc0, m0);
            get_scale_min_k4(is + 1, sc, sc1, m1v);
            float d1 = d * float(sc0); float mm1 = dmin * float(m0);
            float d2 = d * float(sc1); float mm2 = dmin * float(m1v);
            float w_lo = d1 * float(qs[qi + lane] & 0x0Fu) - mm1;
            acc += w_lo * xb[jj + lane];
            float w_hi = d2 * float(qs[qi + lane] >> 4) - mm2;
            acc += w_hi * xb[jj + 32 + lane];
            qi += 32;
            is += 2;
        }
    }
    float total = simd_sum(acc);
    if (lane == 0) out[tpig.y] = total;
}

/* q4k_matvec_v3 — bandwidth-optimal Q4_K matvec ported from llama.cpp
 * kernel_mul_mv_q4_K_f32 (240 GB/s class on Apple GPUs). Wins over naive/M3-sg:
 * multi-row (NR0=2 rows per simdgroup), activation held in registers and reused
 * across both rows, float4-vectorized nibble unpack, sumy precompute for dmin.
 * Single-x matvec; our packed Q4_K block is 144 bytes (d/dmin half, scales[12],
 * qs[128]) — layout-identical to llama's block_q4_K. */
kernel void q4k_matvec_v3(
    device const uchar *W   [[buffer(0)]],
    device const float *x   [[buffer(1)]],
    device       float *out [[buffer(2)]],
    constant     uint  &k   [[buffer(3)]],
    constant     uint  &m   [[buffer(4)]],
    uint3  tgpig            [[threadgroup_position_in_grid]],
    ushort tiisg           [[thread_index_in_simdgroup]],
    ushort sgitg           [[simdgroup_index_in_threadgroup]])
{
    const short NSG = 2;     /* simdgroups per threadgroup */
    const short NR0 = 2;     /* rows per simdgroup */
    constexpr uint16_t kmask1 = 0x3f3f, kmask2 = 0x0f0f, kmask3 = 0xc0c0;

    const short ix = tiisg / 8;   /* 0..3 */
    const short it = tiisg % 8;   /* 0..7 */
    const short iq = it / 4;      /* 0 or 1 */
    const short ir = it % 4;      /* 0..3 */

    const uint nb        = k / 256u;
    const uint row_bytes = nb * 144u;        /* bytes per Q4_K row */
    const uint row_u16   = row_bytes / 2u;   /* row stride in uint16 units */
    const int  first_row = ((int)tgpig.x * NSG + sgitg) * NR0;
    if (first_row >= (int)m) return;   /* tail threadgroup owns no rows (Codex: OOB W guard) */

    device const uchar *x0 = W + (uint)first_row * row_bytes;
    device const float *y4 = x + ix * 256u + 64u * iq + 8u * ir;

    float yl[16];
    float yh[16];
    float sumf[NR0] = {0.f, 0.f};

    uint16_t sc16[4];
    thread const uint8_t *sc8 = (thread const uint8_t *)sc16;

    for (uint ib = ix; ib < nb; ib += 4) {
        float4 sumy = {0.f, 0.f, 0.f, 0.f};
        for (short i = 0; i < 8; ++i) {
            yl[i + 0] = y4[i +   0]; sumy[0] += yl[i + 0];
            yl[i + 8] = y4[i +  32]; sumy[1] += yl[i + 8];
            yh[i + 0] = y4[i + 128]; sumy[2] += yh[i + 0];
            yh[i + 8] = y4[i + 160]; sumy[3] += yh[i + 8];
        }

        device const uchar    *blk = x0 + ib * 144u;
        device const uint16_t *sc  = (device const uint16_t *)(blk + 4)  + iq;
        device const uint16_t *q1  = (device const uint16_t *)(blk + 16) + 16 * iq + 4 * ir;
        device const half     *dh  = (device const half *)blk;

        for (short row = 0; row < NR0; ++row) {
            if (first_row + row >= (int)m) break;   /* tail row: skip OOB W loads (Codex) */
            sc16[0] =  sc[0] & kmask1;
            sc16[1] =  sc[2] & kmask1;
            sc16[2] = ((sc[4] >> 0) & kmask2) | ((sc[0] & kmask3) >> 2);
            sc16[3] = ((sc[4] >> 4) & kmask2) | ((sc[2] & kmask3) >> 2);

            device const uint16_t *q2 = q1 + 32;

            float4 acc1 = {0.f, 0.f, 0.f, 0.f};
            float4 acc2 = {0.f, 0.f, 0.f, 0.f};
            for (short i = 0; i < 4; ++i) {
                acc1[0] += yl[2*i + 0] * (q1[i] & 0x000F);
                acc1[1] += yl[2*i + 1] * (q1[i] & 0x0F00);
                acc1[2] += yl[2*i + 8] * (q1[i] & 0x00F0);
                acc1[3] += yl[2*i + 9] * (q1[i] & 0xF000);
                acc2[0] += yh[2*i + 0] * (q2[i] & 0x000F);
                acc2[1] += yh[2*i + 1] * (q2[i] & 0x0F00);
                acc2[2] += yh[2*i + 8] * (q2[i] & 0x00F0);
                acc2[3] += yh[2*i + 9] * (q2[i] & 0xF000);
            }

            sumf[row] += (float)dh[0] * ((acc1[0] + 1.f/256.f * acc1[1]) * sc8[0] +
                                         (acc1[2] + 1.f/256.f * acc1[3]) * sc8[1] * 1.f/16.f +
                                         (acc2[0] + 1.f/256.f * acc2[1]) * sc8[4] +
                                         (acc2[2] + 1.f/256.f * acc2[3]) * sc8[5] * 1.f/16.f) -
                         (float)dh[1] * (sumy[0]*sc8[2] + sumy[1]*sc8[3] + sumy[2]*sc8[6] + sumy[3]*sc8[7]);

            q1 += row_u16;
            sc += row_u16;
            dh += row_u16;
        }

        y4 += 4 * 256;
    }

    for (short row = 0; row < NR0; ++row) {
        if (first_row + row >= (int)m) break;
        float sum_all = simd_sum(sumf[row]);
        if (tiisg == 0) out[first_row + row] = sum_all;
    }
}

kernel void q6k_matvec_sg(
    device const uchar *W   [[buffer(0)]],
    device const float *x   [[buffer(1)]],
    device       float *out [[buffer(2)]],
    constant     uint  &k   [[buffer(3)]],
    uint2 tpig              [[thread_position_in_grid]],
    uint  lane              [[thread_index_in_simdgroup]])
{
    uint nblocks   = k / 256u;
    uint row_bytes = nblocks * 210u;
    device const uchar *w_row = W + tpig.y * row_bytes;

    float acc = 0.0f;
    for (uint bi = 0; bi < nblocks; bi++) {
        device const uchar *bl = w_row + bi * 210u;
        device const uchar *ql = bl;
        device const uchar *qh = bl + 128u;
        device const char  *sc = (device const char *)(bl + 192u);
        ushort dbits = ushort(bl[208]) | (ushort(bl[209]) << 8);
        float  d  = float(as_type<half>(dbits));
        device const float *xb = x + bi * 256u;

        /* lane-indexed slice of the naive l-loop: lane == l, 4 weights per
         * half (q1..q4), two halves = 8 weights per lane. */
        for (int nn = 0; nn < 256; nn += 128) {
            device const uchar *qlh = ql + (nn / 128) * 64;
            device const uchar *qhh = qh + (nn / 128) * 32;
            device const char  *sch = sc + (nn / 128) * 8;
            int is = (int)(lane / 16u);
            int q1 = (int)((qlh[lane]      & 0x0Fu) | (((qhh[lane] >> 0) & 3u) << 4)) - 32;
            int q2 = (int)((qlh[lane + 32] & 0x0Fu) | (((qhh[lane] >> 2) & 3u) << 4)) - 32;
            int q3 = (int)((qlh[lane]      >> 4)    | (((qhh[lane] >> 4) & 3u) << 4)) - 32;
            int q4 = (int)((qlh[lane + 32] >> 4)    | (((qhh[lane] >> 6) & 3u) << 4)) - 32;
            acc += d * float(sch[is + 0]) * float(q1) * xb[nn + lane];
            acc += d * float(sch[is + 2]) * float(q2) * xb[nn + lane + 32];
            acc += d * float(sch[is + 4]) * float(q3) * xb[nn + lane + 64];
            acc += d * float(sch[is + 6]) * float(q4) * xb[nn + lane + 96];
        }
    }
    float total = simd_sum(acc);
    if (lane == 0) out[tpig.y] = total;
}

/* v3 multi-row Q6_K — llama kernel_mul_mv_q6_K port under our single-x ABI.
 * Same geometry as q4k_matvec_v3 (NSG simdgroups x NR0 rows), but the Q6_K
 * lane split differs (tid=tiisg/2, ix=tiisg%2 — two block subsets per tid)
 * and the 6-bit weight is reassembled from ql (4 low bits) + qh (2 high
 * bits), centred by -32. block_q6_K = ql[128] qh[64] scales[16 int8] d[half]
 * = 210 bytes. Reductions are fixed simd_sum trees: deterministic. */
kernel void q6k_matvec_v3(
    device const uchar *W   [[buffer(0)]],
    device const float *x   [[buffer(1)]],
    device       float *out [[buffer(2)]],
    constant     uint  &k   [[buffer(3)]],
    constant     uint  &m   [[buffer(4)]],
    uint3  tgpig            [[threadgroup_position_in_grid]],
    ushort tiisg           [[thread_index_in_simdgroup]],
    ushort sgitg           [[simdgroup_index_in_threadgroup]])
{
    const short NSG = 2;     /* simdgroups per threadgroup */
    const short NR0 = 2;     /* rows per simdgroup */
    constexpr uint8_t kmask1 = 0x03, kmask2 = 0x0C, kmask3 = 0x30, kmask4 = 0xC0;

    const uint nb        = k / 256u;
    const uint row_bytes = nb * 210u;        /* bytes per Q6_K row */
    const int  first_row = ((int)tgpig.x * NSG + sgitg) * NR0;
    if (first_row >= (int)m) return;   /* tail threadgroup owns no rows (Codex: OOB W guard) */

    const short tid = tiisg / 2;     /* 0..15 */
    const short ix  = tiisg % 2;     /* 0 or 1 — alternating block subsets */
    const short ip  = tid / 8;       /* 0 or 1 */
    const short il  = tid % 8;       /* 0..7 */
    const short l0  = 4 * il;
    const short is  = 8 * ip + l0 / 16;
    const short y_offset   = 128 * ip + l0;
    const short q_offset_l =  64 * ip + l0;
    const short q_offset_h =  32 * ip + l0;

    device const uchar *x0 = W + (uint)first_row * row_bytes;

    float yl[16];
    float sumf[NR0] = {0.f, 0.f};

    for (uint i = ix; i < nb; i += 2) {
        device const float *y = x + i * 256u + y_offset;
        for (short l = 0; l < 4; ++l) {
            yl[4*l + 0] = y[l +  0];
            yl[4*l + 1] = y[l + 32];
            yl[4*l + 2] = y[l + 64];
            yl[4*l + 3] = y[l + 96];
        }

        device const uchar  *blk = x0 + i * 210u;
        device const uint8_t *q1 = (device const uint8_t *)(blk +   0) + q_offset_l;
        device const uint8_t *q2 = q1 + 32;
        device const uint8_t *qh = (device const uint8_t *)(blk + 128) + q_offset_h;
        device const int8_t  *sc = (device const int8_t  *)(blk + 192) + is;
        device const half    *dh = (device const half    *)(blk + 208);

        for (short row = 0; row < NR0; ++row) {
            if (first_row + row >= (int)m) break;   /* tail row: skip OOB W loads (Codex) */
            float4 sums = {0.f, 0.f, 0.f, 0.f};
            for (short l = 0; l < 4; ++l) {
                sums[0] += yl[4*l + 0] * ((int8_t)((q1[l] & 0xF) | ((qh[l] & kmask1) << 4)) - 32);
                sums[1] += yl[4*l + 1] * ((int8_t)((q2[l] & 0xF) | ((qh[l] & kmask2) << 2)) - 32);
                sums[2] += yl[4*l + 2] * ((int8_t)((q1[l]  >> 4) | ((qh[l] & kmask3) << 0)) - 32);
                sums[3] += yl[4*l + 3] * ((int8_t)((q2[l]  >> 4) | ((qh[l] & kmask4) >> 2)) - 32);
            }
            sumf[row] += (float)dh[0] * (sums[0]*sc[0] + sums[1]*sc[2] + sums[2]*sc[4] + sums[3]*sc[6]);

            q1 += row_bytes;
            q2 += row_bytes;
            qh += row_bytes;
            sc += row_bytes;
            dh += row_bytes / 2u;   /* half units */
        }
    }

    for (short row = 0; row < NR0; ++row) {
        if (first_row + row >= (int)m) break;
        float sum_all = simd_sum(sumf[row]);
        if (tiisg == 0) out[first_row + row] = sum_all;
    }
}

/* ── M4 — layer ops: the CPU fence-posts move onto the GPU ──────────────
 * rmsnorm / rope / silu·mul / residual add / single-token attention over
 * the KV cache. With these plus the matvecs, a whole decode layer encodes
 * into one command buffer — the CPU stops being a fence-post between
 * every GPU op. All reductions use fixed trees (simd_sum + fixed
 * threadgroup ladders): bit-identical run-to-run. */

kernel void rmsnorm_f32(
    device const float *src [[buffer(0)]],
    device       float *dst [[buffer(1)]],
    device const float *w   [[buffer(2)]],
    constant     uint  &n   [[buffer(3)]],
    constant     float &eps [[buffer(4)]],
    uint tid                [[thread_position_in_threadgroup]],
    uint tgsz               [[threads_per_threadgroup]],
    uint sgid               [[simdgroup_index_in_threadgroup]],
    uint lane               [[thread_index_in_simdgroup]])
{
    threadgroup float partials[32];
    float acc = 0.0f;
    for (uint i = tid; i < n; i += tgsz) acc += src[i] * src[i];
    float s = simd_sum(acc);
    if (lane == 0) partials[sgid] = s;
    threadgroup_barrier(mem_flags::mem_threadgroup);
    uint nsg = (tgsz + 31u) / 32u;
    float total = 0.0f;
    if (sgid == 0) {
        float p = (lane < nsg) ? partials[lane] : 0.0f;
        total = simd_sum(p);
        if (lane == 0) partials[0] = total;
    }
    threadgroup_barrier(mem_flags::mem_threadgroup);
    float rinv = rsqrt(partials[0] / float(n) + eps);
    for (uint i = tid; i < n; i += tgsz) dst[i] = src[i] * rinv * w[i];
}

/* llama-style rotary: head h, pair (i, i+hd/2), angle = pos * theta^(-2i/hd).
 * One thread per pair, in place. */
kernel void rope_f32(
    device       float *v    [[buffer(0)]],
    constant     uint  &nh   [[buffer(1)]],
    constant     uint  &hd   [[buffer(2)]],
    constant     uint  &pos  [[buffer(3)]],
    constant     float &theta[[buffer(4)]],
    uint gid                 [[thread_position_in_grid]])
{
    uint half_hd = hd / 2u;
    if (gid >= nh * half_hd) return;
    uint h = gid / half_hd;
    uint i = gid % half_hd;
    float freq  = pow(theta, -2.0f * float(i) / float(hd));
    float angle = float(pos) * freq;
    float c = cos(angle), s = sin(angle);
    device float *p = v + h * hd;
    float x0 = p[i], x1 = p[i + half_hd];
    p[i]           = x0 * c - x1 * s;
    p[i + half_hd] = x0 * s + x1 * c;
}

kernel void silu_mul_f32(
    device const float *gate [[buffer(0)]],
    device const float *up   [[buffer(1)]],
    device       float *dst  [[buffer(2)]],
    constant     uint  &n    [[buffer(3)]],
    uint gid                 [[thread_position_in_grid]])
{
    if (gid >= n) return;
    float g = gate[gid];
    dst[gid] = (g / (1.0f + exp(-g))) * up[gid];
}

kernel void add_f32(
    device const float *a   [[buffer(0)]],
    device const float *b   [[buffer(1)]],
    device       float *dst [[buffer(2)]],
    constant     uint  &n   [[buffer(3)]],
    uint gid                [[thread_position_in_grid]])
{
    if (gid >= n) return;
    dst[gid] = a[gid] + b[gid];
}

/* Single-token attention over the KV cache, one threadgroup per q-head.
 * Stage 1: 128 threads stride the positions — scores into threadgroup
 * memory; fixed-ladder max + expsum; normalize. Stage 2: thread d
 * accumulates sum_p P[p] * V[p][d]. GQA via gqa = n_q_heads / n_kv_heads.
 * Strides are in FLOATS. t_len <= 4096 (host-checked). */
typedef struct {
    uint  t_len, hd, gqa;
    uint  k_pos_stride, k_head_stride;
    uint  v_pos_stride, v_head_stride;
    float scale;
} AttnParams;

kernel void attn_decode_f32(
    device const float *q   [[buffer(0)]],   /* [n_q_heads][hd]  */
    device const float *K   [[buffer(1)]],
    device const float *V   [[buffer(2)]],
    device       float *out [[buffer(3)]],   /* [n_q_heads][hd]  */
    constant AttnParams &P  [[buffer(4)]],
    uint head               [[threadgroup_position_in_grid]],
    uint tid                [[thread_position_in_threadgroup]],
    uint tgsz               [[threads_per_threadgroup]],
    uint sgid               [[simdgroup_index_in_threadgroup]],
    uint lane               [[thread_index_in_simdgroup]])
{
    threadgroup float scores[4096];
    threadgroup float red[32];

    uint kvh = head / P.gqa;
    device const float *qh = q + head * P.hd;
    device const float *Kh = K + kvh * P.k_head_stride;
    device const float *Vh = V + kvh * P.v_head_stride;

    /* stage 1a: raw scores */
    for (uint p = tid; p < P.t_len; p += tgsz) {
        device const float *kp = Kh + p * P.k_pos_stride;
        float dot = 0.0f;
        for (uint d = 0; d < P.hd; d++) dot += qh[d] * kp[d];
        scores[p] = dot * P.scale;
    }
    threadgroup_barrier(mem_flags::mem_threadgroup);

    /* stage 1b: max (fixed ladder: lanes -> simdgroups -> first sg) */
    float lmax = -3.4e38f;
    for (uint p = tid; p < P.t_len; p += tgsz) lmax = max(lmax, scores[p]);
    lmax = simd_max(lmax);
    if (lane == 0) red[sgid] = lmax;
    threadgroup_barrier(mem_flags::mem_threadgroup);
    uint nsg = (tgsz + 31u) / 32u;
    if (sgid == 0) {
        float m = (lane < nsg) ? red[lane] : -3.4e38f;
        m = simd_max(m);
        if (lane == 0) red[0] = m;
    }
    threadgroup_barrier(mem_flags::mem_threadgroup);
    float gmax = red[0];

    /* stage 1c: exp + sum */
    float lsum = 0.0f;
    for (uint p = tid; p < P.t_len; p += tgsz) {
        float e = exp(scores[p] - gmax);
        scores[p] = e;
        lsum += e;
    }
    lsum = simd_sum(lsum);
    threadgroup_barrier(mem_flags::mem_threadgroup);
    if (lane == 0) red[sgid] = lsum;
    threadgroup_barrier(mem_flags::mem_threadgroup);
    if (sgid == 0) {
        float s = (lane < nsg) ? red[lane] : 0.0f;
        s = simd_sum(s);
        if (lane == 0) red[0] = s;
    }
    threadgroup_barrier(mem_flags::mem_threadgroup);
    float rsum = 1.0f / red[0];

    /* stage 2: out[d] = sum_p P[p] * V[p][d] */
    for (uint d = tid; d < P.hd; d += tgsz) {
        float acc = 0.0f;
        for (uint p = 0; p < P.t_len; p++)
            acc += scores[p] * Vh[p * P.v_pos_stride + d];
        out[head * P.hd + d] = acc * rsum;
    }
}


kernel void copy_f32(
    device const float *src [[buffer(0)]],
    device       float *dst [[buffer(1)]],
    constant     uint  &n   [[buffer(2)]],
    uint gid                [[thread_position_in_grid]])
{
    if (gid >= n) return;
    dst[gid] = src[gid];
}

/* DOE parliament LoRA injection on the resident stream — two f32 stages over a
 * registered per-layer arena: [ w_vote ne*D | per-expert (B rank*D, A D*rank) x ne ].
 * Stage 1 (parliament_btmp): tmp[e*rank+r] = dot(B_e[r], x), one threadgroup per
 * (e,r), simd-reduced over D. Stage 2 (parliament_apply): one thread per output i,
 * x[i] += alpha * sum_e gate[e] * sum_r A_e[i][r] * tmp[e*rank+r]. gate[e]=0 (dead
 * or unelected) is a true no-op. Mirrors the CPU inject (doe.c parliament path);
 * the GPU reduction order differs, so parity is ~1e-4, not bit-identical. */
kernel void parliament_btmp(
    device const float *layer [[buffer(0)]],   /* per-layer arena base */
    device const float *x     [[buffer(1)]],   /* [D] */
    device       float *tmp   [[buffer(2)]],   /* [ne*rank] */
    constant     uint  &D     [[buffer(3)]],
    constant     uint  &rank  [[buffer(4)]],
    constant     uint  &ne    [[buffer(5)]],
    uint gid  [[threadgroup_position_in_grid]],   /* e*rank + r */
    uint tid  [[thread_position_in_threadgroup]],
    uint tgsz [[threads_per_threadgroup]],
    uint sgid [[simdgroup_index_in_threadgroup]],
    uint lane [[thread_index_in_simdgroup]])
{
    threadgroup float partials[32];
    uint e = gid / rank;
    uint r = gid % rank;
    uint per_expert = 2u * rank * D;
    device const float *Brow = layer + ne * D + e * per_expert + r * D;
    float acc = 0.0f;
    for (uint j = tid; j < D; j += tgsz) acc += Brow[j] * x[j];
    float s = simd_sum(acc);
    if (lane == 0) partials[sgid] = s;
    threadgroup_barrier(mem_flags::mem_threadgroup);
    uint nsg = (tgsz + 31u) / 32u;
    if (sgid == 0) {
        float p = (lane < nsg) ? partials[lane] : 0.0f;
        p = simd_sum(p);
        if (lane == 0) tmp[gid] = p;
    }
}

kernel void parliament_apply(
    device const float *layer [[buffer(0)]],
    device const float *tmp   [[buffer(1)]],   /* [ne*rank] */
    device const float *gate  [[buffer(2)]],   /* [ne] */
    device       float *x     [[buffer(3)]],   /* [D], in/out */
    constant     uint  &D     [[buffer(4)]],
    constant     uint  &rank  [[buffer(5)]],
    constant     uint  &ne    [[buffer(6)]],
    constant     float &alpha [[buffer(7)]],
    uint i [[thread_position_in_grid]])
{
    if (i >= D) return;
    uint per_expert = 2u * rank * D;
    float acc = 0.0f;
    for (uint e = 0u; e < ne; e++) {
        float g = gate[e];
        if (g == 0.0f) continue;
        device const float *Arow = layer + ne * D + e * per_expert + rank * D + i * rank;
        device const float *tg = tmp + e * rank;
        float s = 0.0f;
        for (uint r = 0u; r < rank; r++) s += Arow[r] * tg[r];
        acc += g * s;
    }
    x[i] += alpha * acc;
}

/* DOE parliament election — variable-k vote over the LoRA experts. Two stages.
 * parliament_votes: vdot[e] = dot(w_vote_e, x) over the ne vote rows at the layer
 * arena base, one threadgroup per e, simd-reduced. parliament_elect: a single
 * thread reproduces parliament_elect() (doe.c) bit-for-bit given the same inputs
 * — votes = vdot + res (host-precomputed 0.1*resonance), mean/var over alive,
 * EMA consensus persisted in cons[layer], variable k, hard top-k, softmax into a
 * dense gate[ne] (0 for dead/unelected). alive[e] (1/0) is the frozen liveness
 * mask; dead vote rows are never counted. cons is the stateful EMA across tokens. */
kernel void parliament_votes(
    device const float *layer [[buffer(0)]],   /* w_vote at layer[e*D + j] */
    device const float *x     [[buffer(1)]],   /* [D] */
    device       float *vdot  [[buffer(2)]],   /* [ne] */
    constant     uint  &D     [[buffer(3)]],
    uint gid  [[threadgroup_position_in_grid]],   /* e */
    uint tid  [[thread_position_in_threadgroup]],
    uint tgsz [[threads_per_threadgroup]],
    uint sgid [[simdgroup_index_in_threadgroup]],
    uint lane [[thread_index_in_simdgroup]])
{
    threadgroup float partials[32];
    device const float *row = layer + (uint)gid * D;
    float acc = 0.0f;
    for (uint j = tid; j < D; j += tgsz) acc += row[j] * x[j];
    float s = simd_sum(acc);
    if (lane == 0) partials[sgid] = s;
    threadgroup_barrier(mem_flags::mem_threadgroup);
    uint nsg = (tgsz + 31u) / 32u;
    if (sgid == 0) {
        float p = (lane < nsg) ? partials[lane] : 0.0f;
        p = simd_sum(p);
        if (lane == 0) vdot[gid] = p;
    }
}

kernel void parliament_elect(
    device const float *vdot  [[buffer(0)]],   /* [ne] */
    device const float *res   [[buffer(1)]],   /* [ne]  0.1*resonance(freq,hs) */
    device const float *alive [[buffer(2)]],   /* [ne]  1.0 / 0.0 */
    device       float *cons  [[buffer(3)]],   /* [n_layers] persistent EMA consensus */
    device       float *gate  [[buffer(4)]],   /* [ne]  dense output */
    constant     uint  &ne    [[buffer(5)]],
    constant     uint  &layer [[buffer(6)]],
    constant     uint  &min_e [[buffer(7)]],
    uint tid [[thread_position_in_grid]])
{
    if (tid != 0u) return;
    float votes[16];
    uint n_alive = 0u;
    for (uint e = 0u; e < ne; e++) {
        gate[e] = 0.0f;
        if (alive[e] != 0.0f) { votes[e] = vdot[e] + res[e]; n_alive++; }
        else                  { votes[e] = -3.0e38f; }
    }
    if (n_alive < min_e) return;                 /* CPU returns 0 -> no injection (gate all 0) */
    float mean = 0.0f;
    for (uint e = 0u; e < ne; e++) if (alive[e] != 0.0f) mean += votes[e];
    mean /= (float)n_alive;
    float var = 0.0f;
    for (uint e = 0u; e < ne; e++) if (alive[e] != 0.0f) { float d = votes[e] - mean; var += d*d; }
    var /= (float)n_alive;
    float cnew = sqrt(var + 1e-8f) / (fabs(mean) + 1.0f);
    if (cnew > 1.0f) cnew = 1.0f;
    float c = 0.9f * cons[layer] + 0.1f * cnew;
    cons[layer] = c;
    int k = (int)((float)n_alive * (1.0f - c));
    if (k < (int)min_e) k = (int)min_e;          /* CPU: if(k<2)k=2; MIN_EXPERTS==2 */
    if (k > (int)n_alive) k = (int)n_alive;
    bool used[16];
    for (uint e = 0u; e < ne; e++) used[e] = false;
    int   sel[16];
    float selv[16];
    for (int ki = 0; ki < k; ki++) {
        float bv = -3.0e38f; int bi = 0;
        for (uint e = 0u; e < ne; e++)
            if (alive[e] != 0.0f && !used[e] && votes[e] > bv) { bv = votes[e]; bi = (int)e; }
        sel[ki] = bi; selv[ki] = votes[bi]; used[bi] = true;
    }
    float mx = selv[0];
    for (int ki = 1; ki < k; ki++) if (selv[ki] > mx) mx = selv[ki];
    float sum = 0.0f;
    for (int ki = 0; ki < k; ki++) { selv[ki] = exp(selv[ki] - mx); sum += selv[ki]; }
    for (int ki = 0; ki < k; ki++) gate[sel[ki]] = selv[ki] / sum;
}

)MSL";

/* ── State (ARC-managed) ─────────────────────────────────────────────── */

static id<MTLDevice>               g_device      = nil;
static id<MTLCommandQueue>         g_queue       = nil;
static id<MTLComputePipelineState> g_q4k_pipe    = nil;
static id<MTLComputePipelineState> g_q6k_pipe    = nil;
static id<MTLComputePipelineState> g_q4k_sg_pipe = nil;   /* M3 simdgroup path */
static id<MTLComputePipelineState> g_q4k_v3_pipe = nil;   /* v3 multi-row Q4_K (llama port) */
static id<MTLComputePipelineState> g_q6k_v3_pipe = nil;   /* v3 multi-row Q6_K (llama port) */
static id<MTLComputePipelineState> g_q6k_sg_pipe = nil;
static int                         g_use_sg      = 0;     /* 0 naive | 1 sg | 2 per-format auto (set in init) */
static int                         g_use_v3      = 0;     /* 1 = v3 multi-row Q4_K (NT_METAL_V3) */
static int                         g_use_v3_q6   = 0;     /* 1 = v3 multi-row Q6_K (NT_METAL_V3, unless NT_METAL_V3_NOQ6) */
static id<MTLComputePipelineState> g_rms_pipe    = nil;   /* M4 layer ops */
static id<MTLComputePipelineState> g_rope_pipe   = nil;
static id<MTLComputePipelineState> g_silu_pipe   = nil;
static id<MTLComputePipelineState> g_add_pipe    = nil;
static id<MTLComputePipelineState> g_attn_pipe   = nil;
static id<MTLComputePipelineState> g_copy_pipe   = nil;
static id<MTLComputePipelineState> g_pbtmp_pipe  = nil;   /* DOE parliament: B@x */
static id<MTLComputePipelineState> g_papply_pipe = nil;   /* DOE parliament: A@tmp, gated */
static id<MTLComputePipelineState> g_pvotes_pipe = nil;   /* DOE parliament: w_vote@x */
static id<MTLComputePipelineState> g_pelect_pipe = nil;   /* DOE parliament: variable-k election */

/* M4 — device-resident activation slots: fixed regions in a persistent
 * GPU arena. Ops read/write slots without host roundtrips, so a whole
 * decode layer chains inside one command buffer. Slots survive batch
 * commits; upload/download are the only host crossings. */
#define NT_SLOT_MAX 64
static id<MTLBuffer> g_slot_buf  = nil;
static NSUInteger    g_slot_cap  = 0, g_slot_used = 0;
static struct { NSUInteger off, bytes; int live; } g_slot_tab[NT_SLOT_MAX];
static int                         g_initialised = 0;

/* Phase 2: resident zero-copy buffers wrapping the packed GGUF data block.
 * Segmented because a single MTLBuffer is capped at device.maxBufferLength
 * (~0.6x RAM) — below a 14GB+ 24B weight block. */
#define NT_MAX_SEG 16
static id<MTLBuffer>  g_seg_buf[NT_MAX_SEG] = { nil };
static const uint8_t *g_seg_ptr[NT_MAX_SEG] = { NULL };
static uint64_t       g_seg_len[NT_MAX_SEG] = { 0 };
static int            g_nseg = 0;

/* M1 — persistent Shared arenas, bump-allocated: `in` holds x uploads (GPU
 * reads), `out` holds matvec results (GPU writes, host copies back after
 * the wait). Kills the per-call newBufferWithBytes / newBufferWithLength
 * churn. Suballocations are 256-byte aligned — a safe setBuffer:offset:
 * on every GPU family. */
static id<MTLBuffer> g_arena_in  = nil;
static NSUInteger    g_in_cap  = 0, g_in_off  = 0;
static id<MTLBuffer> g_arena_out = nil;
static NSUInteger    g_out_cap = 0, g_out_off = 0;

/* M2 — token-graph batch: one command buffer collects many matvec
 * dispatches — ONE commit + ONE waitUntilCompleted per batch instead of
 * one per call. Results land in arena regions, copied to their host
 * destinations at commit (or at a transparent mid-batch flush when an
 * arena or the pending table fills). */
#define NT_BATCH_MAX 256
typedef struct { float *dst; NSUInteger off, bytes; } NTPendingOut;
static int                          g_batch_active = 0;
static id<MTLCommandBuffer>         g_batch_cb     = nil;
static id<MTLComputeCommandEncoder> g_batch_enc    = nil;
static NTPendingOut                 g_pending[NT_BATCH_MAX];
static int                          g_npending     = 0;

/* ── API ─────────────────────────────────────────────────────────────── */

int nt_metal_available(void)
{
    @autoreleasepool {
        id<MTLDevice> dev = MTLCreateSystemDefaultDevice();
        return dev != nil ? 1 : 0;
    }
}

int nt_metal_init(void)
{
    if (g_initialised) return 0;

    @autoreleasepool {
        g_device = MTLCreateSystemDefaultDevice();
        if (!g_device) {
            fprintf(stderr, "nt_metal_init: no Metal device on this host\n");
            return 1;
        }
        g_queue = [g_device newCommandQueue];
        if (!g_queue) {
            fprintf(stderr, "nt_metal_init: failed to create command queue\n");
            return 2;
        }

        NSError *err = nil;
        MTLCompileOptions *opts = [[MTLCompileOptions alloc] init];
        id<MTLLibrary> lib = [g_device newLibraryWithSource:kMetalKernelSrc
                                                    options:opts
                                                      error:&err];
        if (!lib) {
            fprintf(stderr, "nt_metal_init: kernel compile failed: %s\n",
                    err ? err.localizedDescription.UTF8String : "(no error)");
            return 3;
        }
        id<MTLFunction> fn = [lib newFunctionWithName:@"q4k_matvec"];
        if (!fn) {
            fprintf(stderr, "nt_metal_init: kernel q4k_matvec missing\n");
            return 4;
        }
        g_q4k_pipe = [g_device newComputePipelineStateWithFunction:fn error:&err];
        if (!g_q4k_pipe) {
            fprintf(stderr, "nt_metal_init: pipeline state failed: %s\n",
                    err ? err.localizedDescription.UTF8String : "(no error)");
            return 5;
        }
        id<MTLFunction> fn6 = [lib newFunctionWithName:@"q6k_matvec"];
        if (!fn6) {
            fprintf(stderr, "nt_metal_init: kernel q6k_matvec missing\n");
            return 4;
        }
        g_q6k_pipe = [g_device newComputePipelineStateWithFunction:fn6 error:&err];
        if (!g_q6k_pipe) {
            fprintf(stderr, "nt_metal_init: q6k pipeline state failed: %s\n",
                    err ? err.localizedDescription.UTF8String : "(no error)");
            return 5;
        }
        id<MTLFunction> fn4s = [lib newFunctionWithName:@"q4k_matvec_sg"];
        id<MTLFunction> fn6s = [lib newFunctionWithName:@"q6k_matvec_sg"];
        if (!fn4s || !fn6s) {
            fprintf(stderr, "nt_metal_init: simdgroup kernels missing\n");
            return 4;
        }
        g_q4k_sg_pipe = [g_device newComputePipelineStateWithFunction:fn4s error:&err];
        g_q6k_sg_pipe = [g_device newComputePipelineStateWithFunction:fn6s error:&err];
        if (!g_q4k_sg_pipe || !g_q6k_sg_pipe) {
            fprintf(stderr, "nt_metal_init: simdgroup pipeline state failed: %s\n",
                    err ? err.localizedDescription.UTF8String : "(no error)");
            return 5;
        }
        /* v3 multi-row Q4_K (optional — falls back to naive/sg if absent) */
        id<MTLFunction> fn4v = [lib newFunctionWithName:@"q4k_matvec_v3"];
        if (fn4v) {
            g_q4k_v3_pipe = [g_device newComputePipelineStateWithFunction:fn4v error:&err];
            if (!g_q4k_v3_pipe)
                fprintf(stderr, "nt_metal_init: q4k_v3 pipeline state failed: %s\n",
                        err ? err.localizedDescription.UTF8String : "(no error)");
        }
        id<MTLFunction> fn6v = [lib newFunctionWithName:@"q6k_matvec_v3"];
        if (fn6v) {
            g_q6k_v3_pipe = [g_device newComputePipelineStateWithFunction:fn6v error:&err];
            if (!g_q6k_v3_pipe)
                fprintf(stderr, "nt_metal_init: q6k_v3 pipeline state failed: %s\n",
                        err ? err.localizedDescription.UTF8String : "(no error)");
        }
        /* M4 layer-op pipelines */
        struct { NSString *name; id<MTLComputePipelineState> __strong *slot; } m4ops[] = {
            { @"rmsnorm_f32",     &g_rms_pipe  },
            { @"rope_f32",        &g_rope_pipe },
            { @"silu_mul_f32",    &g_silu_pipe },
            { @"add_f32",         &g_add_pipe  },
            { @"attn_decode_f32", &g_attn_pipe },
            { @"copy_f32",        &g_copy_pipe },
            { @"parliament_btmp", &g_pbtmp_pipe },
            { @"parliament_apply",&g_papply_pipe },
            { @"parliament_votes",&g_pvotes_pipe },
            { @"parliament_elect",&g_pelect_pipe },
        };
        for (size_t oi = 0; oi < sizeof(m4ops)/sizeof(m4ops[0]); oi++) {
            id<MTLFunction> f = [lib newFunctionWithName:m4ops[oi].name];
            if (!f) { fprintf(stderr, "nt_metal_init: kernel %s missing\n", m4ops[oi].name.UTF8String); return 4; }
            *m4ops[oi].slot = [g_device newComputePipelineStateWithFunction:f error:&err];
            if (!*m4ops[oi].slot) {
                fprintf(stderr, "nt_metal_init: %s pipeline failed: %s\n", m4ops[oi].name.UTF8String,
                        err ? err.localizedDescription.UTF8String : "(no error)");
                return 5;
            }
        }
        /* Kernel choice defaults to naive: the per-format split (Q6_K -> sg)
         * is tuned on A18 (doe-mix per-shape A/B: ffn down x1.48, lm_head x1.61)
         * and does NOT transfer to M4 Pro, where a clean one-binary A/B has
         * naive fastest (median t/s 4.24 naive > 3.57 auto > 3.24 all-sg).
         * NT_METAL_AUTO=1 opts in to the per-format split (the A18 win),
         * NT_METAL_SG=1 forces sg everywhere, NT_METAL_NAIVE=1 forces naive
         * and wins over both. */
        g_use_sg = getenv("NT_METAL_SG") ? 1 : 0;
        if (getenv("NT_METAL_AUTO")) g_use_sg = 2;         /* per-format: sg on Q6_K only */
        if (getenv("NT_METAL_NAIVE")) g_use_sg = 0;
        g_use_v3 = getenv("NT_METAL_V3") ? 1 : 0;          /* v3 multi-row Q4_K — WINS on M4 Pro (gate+up +20%) */
        /* q6k v3 is a SEPARATE opt-in (NT_METAL_V3_Q6=1), default OFF. A clean
         * same-binary A/B on M4 Pro (tool b80lte1bv): naive 4.21 < q4k-v3-only
         * 5.18, but q4k+q6k-v3 drops to 3.81 — the multi-row q6k geometry LOSES
         * to naive for the Q6_K forms (ffn_down m=5120, byte-wise 6-bit unpack,
         * not vectorised like q4k). Same lesson as the sg path: A18 multi-row
         * wins do not transfer to M4 Pro. Kept correct + opt-in for A18/future
         * geometry work; NT_METAL_V3=1 alone keeps the clean q4k-only win. */
        g_use_v3_q6 = getenv("NT_METAL_V3_Q6") ? 1 : 0;
    }

    g_initialised = 1;
    return 0;
}

void nt_metal_shutdown(void)
{
    if (g_batch_enc) [g_batch_enc endEncoding];   /* abort any open batch */
    g_batch_cb     = nil;
    g_batch_enc    = nil;
    g_batch_active = 0;
    g_npending     = 0;
    g_arena_in  = nil; g_in_cap  = 0; g_in_off  = 0;
    g_arena_out = nil; g_out_cap = 0; g_out_off = 0;
    for (int s = 0; s < g_nseg; s++) g_seg_buf[s] = nil;
    g_nseg        = 0;
    g_q4k_pipe    = nil;
    g_q6k_pipe    = nil;
    g_q4k_sg_pipe = nil;
    g_q4k_v3_pipe = nil;
    g_q6k_v3_pipe = nil;
    g_q6k_sg_pipe = nil;
    g_rms_pipe = nil; g_rope_pipe = nil; g_silu_pipe = nil;
    g_add_pipe = nil; g_attn_pipe = nil; g_copy_pipe = nil;
    g_pbtmp_pipe = nil; g_papply_pipe = nil;
    g_pvotes_pipe = nil; g_pelect_pipe = nil;
    g_slot_buf = nil; g_slot_cap = 0; g_slot_used = 0;
    memset(g_slot_tab, 0, sizeof(g_slot_tab));
    g_queue       = nil;
    g_device      = nil;
    g_initialised = 0;
}

int nt_metal_register_base(const void *base, uint64_t nbytes)
{
    if (!g_initialised) {
        int rc = nt_metal_init();
        if (rc != 0) return rc;
    }
    uint64_t pg    = (uint64_t)getpagesize();
    uint64_t chunk = (uint64_t)g_device.maxBufferLength & ~(pg - 1);  /* page-floored cap */
    if (chunk == 0) return 12;
    g_nseg = 0;
    @autoreleasepool {
        uint64_t off = 0;
        while (off < nbytes && g_nseg < NT_MAX_SEG) {
            uint64_t len = nbytes - off;
            if (len > chunk) len = chunk;   /* len stays a page multiple: nbytes,off,chunk all are */
            id<MTLBuffer> b = [g_device newBufferWithBytesNoCopy:(void *)((const uint8_t *)base + off)
                                                         length:(NSUInteger)len
                                                        options:MTLResourceStorageModeShared
                                                    deallocator:nil];
            if (!b) {
                fprintf(stderr, "nt_metal_register_base: NoCopy seg failed "
                                "(off=%llu len=%llu maxBufferLength=%llu)\n",
                        (unsigned long long)off, (unsigned long long)len,
                        (unsigned long long)g_device.maxBufferLength);
                g_nseg = 0;
                return 12;
            }
            g_seg_buf[g_nseg] = b;
            g_seg_ptr[g_nseg] = (const uint8_t *)base + off;
            g_seg_len[g_nseg] = len;
            g_nseg++;
            off += len;
        }
        if (off < nbytes) { g_nseg = 0; return 13; }  /* exceeded NT_MAX_SEG */
    }
    return 0;
}

/* ── M1/M2 — scratch arenas + token-graph batch (state above) ────────── */

static int arena_grow(id<MTLBuffer> __strong *buf, NSUInteger *cap, NSUInteger need)
{
    NSUInteger c = *cap ? *cap : (NSUInteger)1 << 20;
    while (c < need) c <<= 1;
    id<MTLBuffer> nb = [g_device newBufferWithLength:c
                                             options:MTLResourceStorageModeShared];
    if (!nb) { fprintf(stderr, "nt_metal: arena grow to %lu failed\n", (unsigned long)c); return 11; }
    *buf = nb;
    *cap = c;
    return 0;
}

static int batch_open_cb(void)
{
    g_batch_cb  = [g_queue commandBuffer];
    g_batch_enc = g_batch_cb ? [g_batch_cb computeCommandEncoder] : nil;
    if (!g_batch_cb || !g_batch_enc) {
        fprintf(stderr, "nt_metal: batch encoder alloc failed\n");
        g_batch_cb = nil; g_batch_enc = nil;
        return 11;
    }
    return 0;
}

/* Commit the in-flight batch encoder, wait once, drain every pending out
 * region to its host destination, reset the arenas. */
static int batch_drain(void)
{
    if (!g_batch_enc) return 0;
    [g_batch_enc endEncoding];
    [g_batch_cb commit];
    [g_batch_cb waitUntilCompleted];
    int rc = 0;
    if (g_batch_cb.status != MTLCommandBufferStatusCompleted) {
        fprintf(stderr, "nt_metal: batch command buffer not completed status=%ld error=%s\n",
                (long)g_batch_cb.status,
                g_batch_cb.error ? [g_batch_cb.error.localizedDescription UTF8String] : "(none)");
        rc = 14;
    } else {
        const uint8_t *ob = (const uint8_t *)[g_arena_out contents];
        for (int i = 0; i < g_npending; i++)
            memcpy(g_pending[i].dst, ob + g_pending[i].off, (size_t)g_pending[i].bytes);
    }
    g_batch_cb = nil; g_batch_enc = nil;
    g_npending = 0;
    g_in_off = 0; g_out_off = 0;
    return rc;
}

/* Shared encode path for both quant kernels, solo and batch modes. The
 * kernels and dispatch geometry are UNTOUCHED relative to the per-call
 * path they replace — results stay bit-identical. */
static int encode_matvec(id<MTLComputePipelineState> pipe, NSUInteger block_bytes,
                         float *out, const uint8_t *W, const float *x, int m, int k)
{
    const NSUInteger nblocks   = (NSUInteger)k / 256u;
    const NSUInteger row_bytes = nblocks * block_bytes;
    const NSUInteger W_bytes   = (NSUInteger)m * row_bytes;
    const NSUInteger x_bytes   = (NSUInteger)k * sizeof(float);
    const NSUInteger out_bytes = (NSUInteger)m * sizeof(float);

    /* Resident weight: bind by offset inside a registered segment (zero
     * upload). Unregistered W uploads for this call (tests, small tensors). */
    id<MTLBuffer> bW = nil; NSUInteger W_off = 0;
    for (int s = 0; s < g_nseg; s++) {
        if (W >= g_seg_ptr[s] &&
            (uint64_t)(W - g_seg_ptr[s]) + W_bytes <= g_seg_len[s]) {
            bW = g_seg_buf[s];
            W_off = (NSUInteger)(W - g_seg_ptr[s]);
            break;
        }
    }
    if (!bW) {
        bW = [g_device newBufferWithBytes:W length:W_bytes
                                  options:MTLResourceStorageModeShared];
        if (!bW) { fprintf(stderr, "nt_metal: W upload alloc failed\n"); return 11; }
    }

    /* Arena capacity. Growing reallocates the MTLBuffer, which is only
     * safe with no encoded-but-uncommitted work referencing it — a live
     * batch is drained (one extra sync) before any grow or reset. */
    NSUInteger in_need  = ((g_in_off  + 255u) & ~(NSUInteger)255u) + x_bytes;
    NSUInteger out_need = ((g_out_off + 255u) & ~(NSUInteger)255u) + out_bytes;
    if (in_need > g_in_cap || out_need > g_out_cap ||
        (g_batch_active && g_npending >= NT_BATCH_MAX)) {
        if (g_batch_active) {
            int rc = batch_drain(); if (rc) return rc;
            rc = batch_open_cb();   if (rc) return rc;
        } else { g_in_off = 0; g_out_off = 0; }
        if (x_bytes   > g_in_cap  && arena_grow(&g_arena_in,  &g_in_cap,  x_bytes))   return 11;
        if (out_bytes > g_out_cap && arena_grow(&g_arena_out, &g_out_cap, out_bytes)) return 11;
        if (!g_arena_in  && arena_grow(&g_arena_in,  &g_in_cap,  x_bytes))   return 11;
        if (!g_arena_out && arena_grow(&g_arena_out, &g_out_cap, out_bytes)) return 11;
    }

    NSUInteger x_off = (g_in_off  + 255u) & ~(NSUInteger)255u;
    NSUInteger o_off = (g_out_off + 255u) & ~(NSUInteger)255u;
    g_in_off  = x_off + x_bytes;
    g_out_off = o_off + out_bytes;
    memcpy((uint8_t *)[g_arena_in contents] + x_off, x, (size_t)x_bytes);

    id<MTLCommandBuffer>         cb  = nil;
    id<MTLComputeCommandEncoder> enc = nil;
    if (g_batch_active) {
        if (!g_batch_enc) { int rc = batch_open_cb(); if (rc) return rc; }
        enc = g_batch_enc;
    } else {
        cb  = [g_queue commandBuffer];
        enc = cb ? [cb computeCommandEncoder] : nil;
        if (!cb || !enc) { fprintf(stderr, "nt_metal: encoder alloc failed\n"); return 11; }
    }

    /* M3 simdgroup geometry — one 32-lane simdgroup per row, grid (32, m),
     * each threadgroup y-line is one simdgroup. Auto mode picks it for
     * Q6_K only; see nt_metal_init for the per-format A/B. */
    id<MTLComputePipelineState> sg_pipe =
        (block_bytes == 144u) ? g_q4k_sg_pipe : g_q6k_sg_pipe;
    id<MTLComputePipelineState> v3_pipe =
        (block_bytes == 144u) ? g_q4k_v3_pipe :
        (block_bytes == 210u) ? g_q6k_v3_pipe : nil;
    uint32_t k_u32 = (uint32_t)k;
    int sg_on = sg_pipe && (g_use_sg == 1 || (g_use_sg == 2 && block_bytes == 210u));
    int v3_on = v3_pipe && ((block_bytes == 144u) ? g_use_v3 : g_use_v3_q6);
    if (v3_on) {
        /* v3 multi-row (Q4_K and Q6_K): NSG simdgroups x NR0 rows each. Kernel
         * uses threadgroup_position_in_grid, so dispatchThreadgroups (not
         * Threads). setBytes m at index 4 for row bounds (tail threadgroup). */
        uint32_t m_u32 = (uint32_t)m;
        const NSUInteger NSG = 2u, NR0 = 2u;
        NSUInteger ntg = ((NSUInteger)m + (NSG*NR0) - 1u) / (NSG*NR0);
        [enc setComputePipelineState:v3_pipe];
        [enc setBuffer:bW          offset:W_off atIndex:0];
        [enc setBuffer:g_arena_in  offset:x_off atIndex:1];
        [enc setBuffer:g_arena_out offset:o_off atIndex:2];
        [enc setBytes:&k_u32 length:sizeof(uint32_t) atIndex:3];
        [enc setBytes:&m_u32 length:sizeof(uint32_t) atIndex:4];
        [enc dispatchThreadgroups:MTLSizeMake(ntg, 1, 1)
              threadsPerThreadgroup:MTLSizeMake(32u*NSG, 1, 1)];
    } else if (sg_on) {
        [enc setComputePipelineState:sg_pipe];
        [enc setBuffer:bW          offset:W_off atIndex:0];
        [enc setBuffer:g_arena_in  offset:x_off atIndex:1];
        [enc setBuffer:g_arena_out offset:o_off atIndex:2];
        [enc setBytes:&k_u32 length:sizeof(uint32_t) atIndex:3];
        NSUInteger nsg = sg_pipe.maxTotalThreadsPerThreadgroup / 32u;
        if (nsg > 8) nsg = 8;
        if (nsg < 1) nsg = 1;
        if (nsg > (NSUInteger)m) nsg = (NSUInteger)m;
        MTLSize grid = MTLSizeMake(32, (NSUInteger)m, 1);
        MTLSize tg   = MTLSizeMake(32, nsg, 1);
        [enc dispatchThreads:grid threadsPerThreadgroup:tg];
    } else {
        [enc setComputePipelineState:pipe];
        [enc setBuffer:bW          offset:W_off atIndex:0];
        [enc setBuffer:g_arena_in  offset:x_off atIndex:1];
        [enc setBuffer:g_arena_out offset:o_off atIndex:2];
        [enc setBytes:&k_u32 length:sizeof(uint32_t) atIndex:3];
        NSUInteger tg_size = pipe.maxTotalThreadsPerThreadgroup;
        if (tg_size > 64) tg_size = 64;
        if (tg_size > (NSUInteger)m) tg_size = (NSUInteger)m;
        MTLSize grid = MTLSizeMake((NSUInteger)m, 1, 1);
        MTLSize tg   = MTLSizeMake(tg_size, 1, 1);
        [enc dispatchThreads:grid threadsPerThreadgroup:tg];
    }

    if (g_batch_active) {
        g_pending[g_npending].dst   = out;
        g_pending[g_npending].off   = o_off;
        g_pending[g_npending].bytes = out_bytes;
        g_npending++;
        return 0;
    }

    [enc endEncoding];
    [cb commit];
    [cb waitUntilCompleted];
    if (cb.status != MTLCommandBufferStatusCompleted) {
        fprintf(stderr, "nt_metal: command buffer not completed status=%ld error=%s\n",
                (long)cb.status,
                cb.error ? [cb.error.localizedDescription UTF8String] : "(none)");
        return 14;
    }
    memcpy(out, (const uint8_t *)[g_arena_out contents] + o_off, (size_t)out_bytes);
    g_in_off = 0; g_out_off = 0;   /* solo call complete — arenas fully reusable */
    return 0;
}

int nt_metal_q4k_matvec(float *out,
                        const uint8_t *W_q4k,
                        const float *x,
                        int m, int k)
{
    if (!g_initialised) {
        int rc = nt_metal_init();
        if (rc != 0) return rc;
    }
    if (k <= 0 || (k % 256) != 0) {
        fprintf(stderr, "nt_metal_q4k_matvec: k=%d not a positive multiple of 256\n", k);
        return 10;
    }
    if (m <= 0) {
        fprintf(stderr, "nt_metal_q4k_matvec: m=%d must be positive\n", m);
        return 10;
    }
    @autoreleasepool {
        return encode_matvec(g_q4k_pipe, 144u, out, W_q4k, x, m, k);
    }
}

int nt_metal_q6k_matvec(float *out,
                        const uint8_t *W_q6k,
                        const float *x,
                        int m, int k)
{
    if (!g_initialised) {
        int rc = nt_metal_init();
        if (rc != 0) return rc;
    }
    if (k <= 0 || (k % 256) != 0) {
        fprintf(stderr, "nt_metal_q6k_matvec: k=%d not a positive multiple of 256\n", k);
        return 10;
    }
    if (m <= 0) {
        fprintf(stderr, "nt_metal_q6k_matvec: m=%d must be positive\n", m);
        return 10;
    }
    @autoreleasepool {
        return encode_matvec(g_q6k_pipe, 210u, out, W_q6k, x, m, k);
    }
}

int nt_metal_batch_begin(void)
{
    if (!g_initialised) {
        int rc = nt_metal_init();
        if (rc != 0) return rc;
    }
    if (g_batch_active) return 0;          /* idempotent */
    @autoreleasepool {
        g_batch_active = 1;
        g_npending = 0;
        g_in_off = 0; g_out_off = 0;
        int rc = batch_open_cb();
        if (rc) g_batch_active = 0;
        return rc;
    }
}

int nt_metal_batch_commit(void)
{
    if (!g_batch_active) return 0;         /* commit without begin: no-op */
    int rc;
    @autoreleasepool {
        rc = batch_drain();
    }
    g_batch_active = 0;
    return rc;
}

int nt_metal_batch_active(void)
{
    return g_batch_active;
}

/* ── M4 — slots + layer ops ──────────────────────────────────────────── */

/* Append a region to the registered-segment table WITHOUT resetting it
 * (nt_metal_register_base resets — weights block; this appends — KV cache
 * and friends). base must be page-aligned, nbytes a page multiple. */
int nt_metal_register_region(const void *base, uint64_t nbytes)
{
    if (!g_initialised) {
        int rc = nt_metal_init();
        if (rc != 0) return rc;
    }
    uint64_t pg = (uint64_t)getpagesize();
    if (((uintptr_t)base & (pg - 1)) || (nbytes & (pg - 1))) {
        fprintf(stderr, "nt_metal_register_region: base/len not page-aligned\n");
        return 12;
    }
    uint64_t chunk = (uint64_t)g_device.maxBufferLength & ~(pg - 1);
    @autoreleasepool {
        uint64_t off = 0;
        while (off < nbytes && g_nseg < NT_MAX_SEG) {
            uint64_t len = nbytes - off;
            if (len > chunk) len = chunk;
            id<MTLBuffer> b = [g_device newBufferWithBytesNoCopy:(void *)((const uint8_t *)base + off)
                                                         length:(NSUInteger)len
                                                        options:MTLResourceStorageModeShared
                                                    deallocator:nil];
            if (!b) { fprintf(stderr, "nt_metal_register_region: NoCopy failed\n"); return 12; }
            g_seg_buf[g_nseg] = b;
            g_seg_ptr[g_nseg] = (const uint8_t *)base + off;
            g_seg_len[g_nseg] = len;
            g_nseg++;
            off += len;
        }
        if (off < nbytes) return 13;
    }
    return 0;
}

/* Resolve a host pointer to a registered (buffer, offset). 0 = found. */
static int resolve_region(const void *p, uint64_t bytes,
                          id<MTLBuffer> __strong *buf, NSUInteger *off)
{
    for (int s = 0; s < g_nseg; s++) {
        if ((const uint8_t *)p >= g_seg_ptr[s] &&
            (uint64_t)((const uint8_t *)p - g_seg_ptr[s]) + bytes <= g_seg_len[s]) {
            *buf = g_seg_buf[s];
            *off = (NSUInteger)((const uint8_t *)p - g_seg_ptr[s]);
            return 0;
        }
    }
    return 1;
}

int nt_metal_slot_alloc(int slot, uint64_t bytes)
{
    if (!g_initialised) {
        int rc = nt_metal_init();
        if (rc != 0) return rc;
    }
    if (slot < 0 || slot >= NT_SLOT_MAX) return 20;
    if (g_slot_tab[slot].live && g_slot_tab[slot].bytes >= bytes) return 0;  /* idempotent */
    if (g_slot_tab[slot].live) return 21;     /* grow of a live slot: not supported */
    @autoreleasepool {
        NSUInteger need = ((g_slot_used + 255u) & ~(NSUInteger)255u) + (NSUInteger)bytes;
        if (need > g_slot_cap) {
            /* growing reallocates: drain any batch, then copy live contents */
            if (g_batch_active) { int rc = batch_drain(); if (rc) return rc; rc = batch_open_cb(); if (rc) return rc; }
            NSUInteger cap = g_slot_cap ? g_slot_cap : (NSUInteger)1 << 20;
            while (cap < need) cap <<= 1;
            id<MTLBuffer> nb = [g_device newBufferWithLength:cap options:MTLResourceStorageModeShared];
            if (!nb) return 11;
            if (g_slot_buf && g_slot_used)
                memcpy([nb contents], [g_slot_buf contents], (size_t)g_slot_used);
            g_slot_buf = nb;
            g_slot_cap = cap;
        }
        NSUInteger off = (g_slot_used + 255u) & ~(NSUInteger)255u;
        g_slot_tab[slot].off   = off;
        g_slot_tab[slot].bytes = (NSUInteger)bytes;
        g_slot_tab[slot].live  = 1;
        g_slot_used = off + (NSUInteger)bytes;
    }
    return 0;
}

int nt_metal_slot_upload(int slot, const void *src, uint64_t bytes)
{
    if (slot < 0 || slot >= NT_SLOT_MAX || !g_slot_tab[slot].live ||
        bytes > g_slot_tab[slot].bytes) return 20;
    memcpy((uint8_t *)[g_slot_buf contents] + g_slot_tab[slot].off, src, (size_t)bytes);
    return 0;
}

/* Read a slot back. Call OUTSIDE an open batch (commit first) — pending
 * GPU writes to the slot land only at commit. */
int nt_metal_slot_download(int slot, void *dst, uint64_t bytes)
{
    if (slot < 0 || slot >= NT_SLOT_MAX || !g_slot_tab[slot].live ||
        bytes > g_slot_tab[slot].bytes) return 20;
    memcpy(dst, (const uint8_t *)[g_slot_buf contents] + g_slot_tab[slot].off, (size_t)bytes);
    return 0;
}

/* Open an encoder for one op: the live batch one, or a fresh solo cb. */
static int op_enc(id<MTLCommandBuffer> __strong *cb, id<MTLComputeCommandEncoder> __strong *enc)
{
    if (g_batch_active) {
        if (!g_batch_enc) { int rc = batch_open_cb(); if (rc) return rc; }
        *cb = nil; *enc = g_batch_enc;
        return 0;
    }
    *cb  = [g_queue commandBuffer];
    *enc = *cb ? [*cb computeCommandEncoder] : nil;
    if (!*cb || !*enc) { fprintf(stderr, "nt_metal: op encoder alloc failed\n"); return 11; }
    return 0;
}

/* Finish one op: solo waits + checks status; batch returns immediately. */
static int op_fin(id<MTLCommandBuffer> cb, id<MTLComputeCommandEncoder> enc)
{
    if (g_batch_active) return 0;
    [enc endEncoding];
    [cb commit];
    [cb waitUntilCompleted];
    if (cb.status != MTLCommandBufferStatusCompleted) {
        fprintf(stderr, "nt_metal: op command buffer not completed status=%ld error=%s\n",
                (long)cb.status, cb.error ? [cb.error.localizedDescription UTF8String] : "(none)");
        return 14;
    }
    return 0;
}

static int slot_ok(int s) { return s >= 0 && s < NT_SLOT_MAX && g_slot_tab[s].live; }

int nt_metal_rmsnorm(int dst_slot, int src_slot, const float *w, int n, float eps)
{
    if (!g_initialised) { int rc = nt_metal_init(); if (rc) return rc; }
    if (!slot_ok(dst_slot) || !slot_ok(src_slot) || n <= 0) return 20;
    @autoreleasepool {
        id<MTLBuffer> bw = nil; NSUInteger w_off = 0;
        if (resolve_region(w, (uint64_t)n * sizeof(float), &bw, &w_off) != 0) {
            bw = [g_device newBufferWithBytes:w length:(NSUInteger)n * sizeof(float)
                                      options:MTLResourceStorageModeShared];
            if (!bw) return 11;
        }
        id<MTLCommandBuffer> cb; id<MTLComputeCommandEncoder> enc;
        int rc = op_enc(&cb, &enc); if (rc) return rc;
        uint32_t n_u = (uint32_t)n;
        [enc setComputePipelineState:g_rms_pipe];
        [enc setBuffer:g_slot_buf offset:g_slot_tab[src_slot].off atIndex:0];
        [enc setBuffer:g_slot_buf offset:g_slot_tab[dst_slot].off atIndex:1];
        [enc setBuffer:bw offset:w_off atIndex:2];
        [enc setBytes:&n_u length:4 atIndex:3];
        [enc setBytes:&eps length:4 atIndex:4];
        MTLSize tg = MTLSizeMake(1024, 1, 1);
        [enc dispatchThreadgroups:MTLSizeMake(1, 1, 1) threadsPerThreadgroup:tg];
        return op_fin(cb, enc);
    }
}

int nt_metal_rope(int slot, int n_heads, int head_dim, int pos, float theta)
{
    if (!g_initialised) { int rc = nt_metal_init(); if (rc) return rc; }
    if (!slot_ok(slot) || n_heads <= 0 || head_dim <= 0 || (head_dim & 1)) return 20;
    @autoreleasepool {
        id<MTLCommandBuffer> cb; id<MTLComputeCommandEncoder> enc;
        int rc = op_enc(&cb, &enc); if (rc) return rc;
        uint32_t nh = (uint32_t)n_heads, hd = (uint32_t)head_dim, ps = (uint32_t)pos;
        [enc setComputePipelineState:g_rope_pipe];
        [enc setBuffer:g_slot_buf offset:g_slot_tab[slot].off atIndex:0];
        [enc setBytes:&nh length:4 atIndex:1];
        [enc setBytes:&hd length:4 atIndex:2];
        [enc setBytes:&ps length:4 atIndex:3];
        [enc setBytes:&theta length:4 atIndex:4];
        NSUInteger total = (NSUInteger)n_heads * (NSUInteger)(head_dim / 2);
        [enc dispatchThreads:MTLSizeMake(total, 1, 1)
       threadsPerThreadgroup:MTLSizeMake(total < 256 ? total : 256, 1, 1)];
        return op_fin(cb, enc);
    }
}

static int elementwise2(id<MTLComputePipelineState> pipe, int dst, int a, int b, int n)
{
    if (!g_initialised) { int rc = nt_metal_init(); if (rc) return rc; }
    if (!slot_ok(dst) || !slot_ok(a) || !slot_ok(b) || n <= 0) return 20;
    @autoreleasepool {
        id<MTLCommandBuffer> cb; id<MTLComputeCommandEncoder> enc;
        int rc = op_enc(&cb, &enc); if (rc) return rc;
        uint32_t n_u = (uint32_t)n;
        [enc setComputePipelineState:pipe];
        [enc setBuffer:g_slot_buf offset:g_slot_tab[a].off atIndex:0];
        [enc setBuffer:g_slot_buf offset:g_slot_tab[b].off atIndex:1];
        [enc setBuffer:g_slot_buf offset:g_slot_tab[dst].off atIndex:2];
        [enc setBytes:&n_u length:4 atIndex:3];
        [enc dispatchThreads:MTLSizeMake((NSUInteger)n, 1, 1)
       threadsPerThreadgroup:MTLSizeMake(n < 256 ? (NSUInteger)n : 256, 1, 1)];
        return op_fin(cb, enc);
    }
}

int nt_metal_silu_mul(int dst_slot, int gate_slot, int up_slot, int n)
{ return elementwise2(g_silu_pipe, dst_slot, gate_slot, up_slot, n); }

int nt_metal_add(int dst_slot, int a_slot, int b_slot, int n)
{ return elementwise2(g_add_pipe, dst_slot, a_slot, b_slot, n); }

int nt_metal_attn_decode(int dst_slot, int q_slot, const float *K, const float *V,
                         int t_len, int n_q_heads, int n_kv_heads, int head_dim,
                         uint32_t k_pos_stride, uint32_t k_head_stride,
                         uint32_t v_pos_stride, uint32_t v_head_stride, float scale)
{
    if (!g_initialised) { int rc = nt_metal_init(); if (rc) return rc; }
    if (!slot_ok(dst_slot) || !slot_ok(q_slot)) return 20;
    if (t_len <= 0 || t_len > 4096) {
        fprintf(stderr, "nt_metal_attn_decode: t_len=%d out of range (1..4096)\n", t_len);
        return 20;
    }
    if (n_kv_heads <= 0 || n_q_heads % n_kv_heads) return 20;
    @autoreleasepool {
        /* K/V must live in registered regions — too big to upload per call */
        id<MTLBuffer> bK = nil, bV = nil; NSUInteger K_off = 0, V_off = 0;
        uint64_t k_span = ((uint64_t)(n_kv_heads - 1) * k_head_stride +
                           (uint64_t)(t_len - 1) * k_pos_stride + head_dim) * sizeof(float);
        uint64_t v_span = ((uint64_t)(n_kv_heads - 1) * v_head_stride +
                           (uint64_t)(t_len - 1) * v_pos_stride + head_dim) * sizeof(float);
        if (resolve_region(K, k_span, &bK, &K_off) != 0 ||
            resolve_region(V, v_span, &bV, &V_off) != 0) {
            fprintf(stderr, "nt_metal_attn_decode: K/V not in a registered region\n");
            return 22;
        }
        id<MTLCommandBuffer> cb; id<MTLComputeCommandEncoder> enc;
        int rc = op_enc(&cb, &enc); if (rc) return rc;
        struct { uint32_t t_len, hd, gqa, kps, khs, vps, vhs; float scale; } P = {
            (uint32_t)t_len, (uint32_t)head_dim,
            (uint32_t)(n_q_heads / n_kv_heads),
            k_pos_stride, k_head_stride, v_pos_stride, v_head_stride, scale
        };
        [enc setComputePipelineState:g_attn_pipe];
        [enc setBuffer:g_slot_buf offset:g_slot_tab[q_slot].off  atIndex:0];
        [enc setBuffer:bK offset:K_off atIndex:1];
        [enc setBuffer:bV offset:V_off atIndex:2];
        [enc setBuffer:g_slot_buf offset:g_slot_tab[dst_slot].off atIndex:3];
        [enc setBytes:&P length:sizeof(P) atIndex:4];
        [enc dispatchThreadgroups:MTLSizeMake((NSUInteger)n_q_heads, 1, 1)
            threadsPerThreadgroup:MTLSizeMake(128, 1, 1)];
        return op_fin(cb, enc);
    }
}

/* Copy a slot into a registered host region GPU-side (KV append inside a
 * batch). dst must be float-aligned inside a registered region. */
int nt_metal_copy_to_region(void *dst, int src_slot, uint64_t bytes)
{
    if (!g_initialised) { int rc = nt_metal_init(); if (rc) return rc; }
    if (!slot_ok(src_slot) || bytes == 0 || (bytes & 3)) return 20;
    @autoreleasepool {
        id<MTLBuffer> bD = nil; NSUInteger D_off = 0;
        if (resolve_region(dst, bytes, &bD, &D_off) != 0) {
            fprintf(stderr, "nt_metal_copy_to_region: dst not registered\n");
            return 22;
        }
        id<MTLCommandBuffer> cb; id<MTLComputeCommandEncoder> enc;
        int rc = op_enc(&cb, &enc); if (rc) return rc;
        uint32_t n_u = (uint32_t)(bytes / 4);
        [enc setComputePipelineState:g_copy_pipe];
        [enc setBuffer:g_slot_buf offset:g_slot_tab[src_slot].off atIndex:0];
        [enc setBuffer:bD offset:D_off atIndex:1];
        [enc setBytes:&n_u length:4 atIndex:2];
        [enc dispatchThreads:MTLSizeMake((NSUInteger)n_u, 1, 1)
       threadsPerThreadgroup:MTLSizeMake(n_u < 256 ? (NSUInteger)n_u : 256, 1, 1)];
        return op_fin(cb, enc);
    }
}

/* DOE parliament LoRA injection over a registered per-layer arena, x resident.
 * Two serial dispatches inside the current encoder (batch: serial-dispatch order
 * makes stage 2 see stage 1's tmp; solo: each commits+waits). layer_base is the
 * host pointer to this layer's slice of the registered expert arena. gate[ne] in
 * gate_slot carries the softmax election weights (0 = dead/unelected). Mirrors the
 * CPU inject; reduction order differs so parity is ~1e-4. */
int nt_metal_parliament_inject(int x_slot, int tmp_slot, int gate_slot,
                               const float *layer_base, int D, int rank, int ne, float alpha)
{
    if (!g_initialised) { int rc = nt_metal_init(); if (rc) return rc; }
    if (!slot_ok(x_slot) || !slot_ok(tmp_slot) || !slot_ok(gate_slot)) return 20;
    if (D <= 0 || rank <= 0 || ne <= 0) return 20;
    @autoreleasepool {
        size_t per_expert   = (size_t)2 * rank * D;
        size_t layer_floats = (size_t)ne * D + (size_t)ne * per_expert;
        id<MTLBuffer> bL = nil; NSUInteger L_off = 0;
        if (resolve_region(layer_base, (uint64_t)layer_floats * sizeof(float), &bL, &L_off) != 0) {
            fprintf(stderr, "nt_metal_parliament_inject: layer arena not registered\n");
            return 22;
        }
        uint32_t Du = (uint32_t)D, ru = (uint32_t)rank, neu = (uint32_t)ne;
        /* stage 1: tmp[e*rank+r] = dot(B_e[r], x) */
        {
            id<MTLCommandBuffer> cb; id<MTLComputeCommandEncoder> enc;
            int rc = op_enc(&cb, &enc); if (rc) return rc;
            [enc setComputePipelineState:g_pbtmp_pipe];
            [enc setBuffer:bL offset:L_off atIndex:0];
            [enc setBuffer:g_slot_buf offset:g_slot_tab[x_slot].off   atIndex:1];
            [enc setBuffer:g_slot_buf offset:g_slot_tab[tmp_slot].off atIndex:2];
            [enc setBytes:&Du  length:4 atIndex:3];
            [enc setBytes:&ru  length:4 atIndex:4];
            [enc setBytes:&neu length:4 atIndex:5];
            [enc dispatchThreadgroups:MTLSizeMake((NSUInteger)ne * (NSUInteger)rank, 1, 1)
                  threadsPerThreadgroup:MTLSizeMake(256, 1, 1)];
            rc = op_fin(cb, enc); if (rc) return rc;
        }
        /* stage 2: x[i] += alpha * sum_e gate[e] * sum_r A_e[i][r]*tmp[e][r] */
        {
            id<MTLCommandBuffer> cb; id<MTLComputeCommandEncoder> enc;
            int rc = op_enc(&cb, &enc); if (rc) return rc;
            [enc setComputePipelineState:g_papply_pipe];
            [enc setBuffer:bL offset:L_off atIndex:0];
            [enc setBuffer:g_slot_buf offset:g_slot_tab[tmp_slot].off  atIndex:1];
            [enc setBuffer:g_slot_buf offset:g_slot_tab[gate_slot].off atIndex:2];
            [enc setBuffer:g_slot_buf offset:g_slot_tab[x_slot].off    atIndex:3];
            [enc setBytes:&Du    length:4 atIndex:4];
            [enc setBytes:&ru    length:4 atIndex:5];
            [enc setBytes:&neu   length:4 atIndex:6];
            [enc setBytes:&alpha length:4 atIndex:7];
            [enc dispatchThreads:MTLSizeMake((NSUInteger)D, 1, 1)
           threadsPerThreadgroup:MTLSizeMake(D < 256 ? (NSUInteger)D : 256, 1, 1)];
            rc = op_fin(cb, enc); if (rc) return rc;
        }
        return 0;
    }
}

/* DOE parliament election stage 1: vdot[e] = dot(w_vote_e, x) over the ne vote
 * rows at the registered layer arena base, x resident. */
int nt_metal_parliament_votes(const float *layer_base, int x_slot, int vdot_slot, int D, int ne)
{
    if (!g_initialised) { int rc = nt_metal_init(); if (rc) return rc; }
    if (!slot_ok(x_slot) || !slot_ok(vdot_slot) || D <= 0 || ne <= 0) return 20;
    @autoreleasepool {
        id<MTLBuffer> bL = nil; NSUInteger L_off = 0;
        if (resolve_region(layer_base, (uint64_t)ne * D * sizeof(float), &bL, &L_off) != 0) {
            fprintf(stderr, "nt_metal_parliament_votes: layer arena not registered\n");
            return 22;
        }
        id<MTLCommandBuffer> cb; id<MTLComputeCommandEncoder> enc;
        int rc = op_enc(&cb, &enc); if (rc) return rc;
        uint32_t Du = (uint32_t)D;
        [enc setComputePipelineState:g_pvotes_pipe];
        [enc setBuffer:bL offset:L_off atIndex:0];
        [enc setBuffer:g_slot_buf offset:g_slot_tab[x_slot].off    atIndex:1];
        [enc setBuffer:g_slot_buf offset:g_slot_tab[vdot_slot].off atIndex:2];
        [enc setBytes:&Du length:4 atIndex:3];
        [enc dispatchThreadgroups:MTLSizeMake((NSUInteger)ne, 1, 1)
              threadsPerThreadgroup:MTLSizeMake(256, 1, 1)];
        return op_fin(cb, enc);
    }
}

/* DOE parliament election stage 2: single-thread variable-k election reproducing
 * parliament_elect() (doe.c) — votes = vdot + res, EMA consensus in cons[layer_idx],
 * hard top-k, softmax -> dense gate[ne]. ne <= 16. */
int nt_metal_parliament_elect(int vdot_slot, int res_slot, int alive_slot,
                              int cons_slot, int gate_slot, int ne, int layer_idx, int min_experts)
{
    if (!g_initialised) { int rc = nt_metal_init(); if (rc) return rc; }
    if (!slot_ok(vdot_slot) || !slot_ok(res_slot) || !slot_ok(alive_slot) ||
        !slot_ok(cons_slot) || !slot_ok(gate_slot)) return 20;
    if (ne <= 0 || ne > 16 || layer_idx < 0 || min_experts < 0) return 20;
    @autoreleasepool {
        id<MTLCommandBuffer> cb; id<MTLComputeCommandEncoder> enc;
        int rc = op_enc(&cb, &enc); if (rc) return rc;
        uint32_t neu = (uint32_t)ne, lu = (uint32_t)layer_idx, mu = (uint32_t)min_experts;
        [enc setComputePipelineState:g_pelect_pipe];
        [enc setBuffer:g_slot_buf offset:g_slot_tab[vdot_slot].off  atIndex:0];
        [enc setBuffer:g_slot_buf offset:g_slot_tab[res_slot].off   atIndex:1];
        [enc setBuffer:g_slot_buf offset:g_slot_tab[alive_slot].off atIndex:2];
        [enc setBuffer:g_slot_buf offset:g_slot_tab[cons_slot].off  atIndex:3];
        [enc setBuffer:g_slot_buf offset:g_slot_tab[gate_slot].off  atIndex:4];
        [enc setBytes:&neu length:4 atIndex:5];
        [enc setBytes:&lu  length:4 atIndex:6];
        [enc setBytes:&mu  length:4 atIndex:7];
        [enc dispatchThreadgroups:MTLSizeMake(1, 1, 1) threadsPerThreadgroup:MTLSizeMake(1, 1, 1)];
        return op_fin(cb, enc);
    }
}

/* Slot-resident matvecs: x from a slot, out to a slot — chain links for
 * the layer graph. Same kernels and geometry as the host-pointer path. */
static int matvec_slot(id<MTLComputePipelineState> naive_pipe,
                       id<MTLComputePipelineState> sg_pipe,
                       NSUInteger block_bytes,
                       int dst_slot, const uint8_t *W, int src_slot, int m, int k)
{
    if (!g_initialised) { int rc = nt_metal_init(); if (rc) return rc; }
    if (!slot_ok(dst_slot) || !slot_ok(src_slot)) return 20;
    if (k <= 0 || (k % 256) != 0 || m <= 0) return 10;
    @autoreleasepool {
        const NSUInteger W_bytes = (NSUInteger)m * ((NSUInteger)k / 256u) * block_bytes;
        id<MTLBuffer> bW = nil; NSUInteger W_off = 0;
        if (resolve_region(W, W_bytes, &bW, &W_off) != 0) {
            bW = [g_device newBufferWithBytes:W length:W_bytes
                                      options:MTLResourceStorageModeShared];
            if (!bW) return 11;
        }
        id<MTLCommandBuffer> cb; id<MTLComputeCommandEncoder> enc;
        int rc = op_enc(&cb, &enc); if (rc) return rc;
        uint32_t k_u32 = (uint32_t)k;
        id<MTLComputePipelineState> v3_pipe =
            (block_bytes == 144u) ? g_q4k_v3_pipe :
            (block_bytes == 210u) ? g_q6k_v3_pipe : nil;
        int sg_on = sg_pipe && (g_use_sg == 1 || (g_use_sg == 2 && block_bytes == 210u));
        int v3_on = v3_pipe && ((block_bytes == 144u) ? g_use_v3 : g_use_v3_q6);
        if (v3_on) {
            uint32_t m_u32 = (uint32_t)m;
            const NSUInteger NSG = 2u, NR0 = 2u;
            NSUInteger ntg = ((NSUInteger)m + (NSG*NR0) - 1u) / (NSG*NR0);
            [enc setComputePipelineState:v3_pipe];
            [enc setBuffer:bW offset:W_off atIndex:0];
            [enc setBuffer:g_slot_buf offset:g_slot_tab[src_slot].off atIndex:1];
            [enc setBuffer:g_slot_buf offset:g_slot_tab[dst_slot].off atIndex:2];
            [enc setBytes:&k_u32 length:4 atIndex:3];
            [enc setBytes:&m_u32 length:4 atIndex:4];
            [enc dispatchThreadgroups:MTLSizeMake(ntg, 1, 1)
                  threadsPerThreadgroup:MTLSizeMake(32u*NSG, 1, 1)];
        } else if (sg_on) {
            [enc setComputePipelineState:sg_pipe];
            [enc setBuffer:bW offset:W_off atIndex:0];
            [enc setBuffer:g_slot_buf offset:g_slot_tab[src_slot].off atIndex:1];
            [enc setBuffer:g_slot_buf offset:g_slot_tab[dst_slot].off atIndex:2];
            [enc setBytes:&k_u32 length:4 atIndex:3];
            NSUInteger nsg = sg_pipe.maxTotalThreadsPerThreadgroup / 32u;
            if (nsg > 8) nsg = 8;
            if (nsg < 1) nsg = 1;
            if (nsg > (NSUInteger)m) nsg = (NSUInteger)m;
            [enc dispatchThreads:MTLSizeMake(32, (NSUInteger)m, 1)
           threadsPerThreadgroup:MTLSizeMake(32, nsg, 1)];
        } else {
            [enc setComputePipelineState:naive_pipe];
            [enc setBuffer:bW offset:W_off atIndex:0];
            [enc setBuffer:g_slot_buf offset:g_slot_tab[src_slot].off atIndex:1];
            [enc setBuffer:g_slot_buf offset:g_slot_tab[dst_slot].off atIndex:2];
            [enc setBytes:&k_u32 length:4 atIndex:3];
            NSUInteger tg = naive_pipe.maxTotalThreadsPerThreadgroup;
            if (tg > 64) tg = 64;
            if (tg > (NSUInteger)m) tg = (NSUInteger)m;
            [enc dispatchThreads:MTLSizeMake((NSUInteger)m, 1, 1)
           threadsPerThreadgroup:MTLSizeMake(tg, 1, 1)];
        }
        return op_fin(cb, enc);
    }
}

int nt_metal_q4k_matvec_slot(int dst_slot, const uint8_t *W, int src_slot, int m, int k)
{ return matvec_slot(g_q4k_pipe, g_q4k_sg_pipe, 144u, dst_slot, W, src_slot, m, k); }

int nt_metal_q6k_matvec_slot(int dst_slot, const uint8_t *W, int src_slot, int m, int k)
{ return matvec_slot(g_q6k_pipe, g_q6k_sg_pipe, 210u, dst_slot, W, src_slot, m, k); }
