
*** Running vivado
    with args -log system_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_wrapper.tcl


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ypwang/Tool/Vivado/2021.1/data/ip'.
Command: synth_design -top system_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27394
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2561.895 ; gain = 0.000 ; free physical = 2642 ; free virtual = 9135
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.srcs/sources_1/imports/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/synth/system.v:582]
INFO: [Synth 8-638] synthesizing module 'system_axi_gpio_0_5' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ip/system_axi_gpio_0_5/synth/system_axi_gpio_0_5.vhd:84]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 4 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/65b4/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ip/system_axi_gpio_0_5/synth/system_axi_gpio_0_5.vhd:168]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/65b4/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (1#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (1#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (1#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (1#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (2#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (3#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (4#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/65b4/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-226] default block is never used [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/65b4/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (5#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (6#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/65b4/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (7#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/65b4/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'system_axi_gpio_0_5' (8#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ip/system_axi_gpio_0_5/synth/system_axi_gpio_0_5.vhd:84]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [/home/ypwang/Tool/Vivado/2021.1/scripts/rt/data/unisim_comp.v:730]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (9#1) [/home/ypwang/Tool/Vivado/2021.1/scripts/rt/data/unisim_comp.v:730]
INFO: [Synth 8-6157] synthesizing module 'PS7' [/home/ypwang/Tool/Vivado/2021.1/scripts/rt/data/unisim_comp.v:84961]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (10#1) [/home/ypwang/Tool/Vivado/2021.1/scripts/rt/data/unisim_comp.v:84961]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (11#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:314]
WARNING: [Synth 8-7071] port 'M_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:314]
WARNING: [Synth 8-7071] port 'S_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:314]
WARNING: [Synth 8-7071] port 'S_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:314]
WARNING: [Synth 8-7071] port 'S_AXI_ACP_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:314]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:314]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:314]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:314]
WARNING: [Synth 8-7071] port 'S_AXI_HP3_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:314]
WARNING: [Synth 8-7071] port 'DMA0_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:314]
WARNING: [Synth 8-7071] port 'DMA1_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:314]
WARNING: [Synth 8-7071] port 'DMA2_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:314]
WARNING: [Synth 8-7071] port 'DMA3_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:314]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:314]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (12#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'system_ps7_0_axi_periph_0' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/synth/system.v:926]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1H7AUOX' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1H7AUOX' (13#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_4Y7TYO' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/synth/system.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_4Y7TYO' (14#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/synth/system.v:144]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_11SE3QO' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/synth/system.v:276]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_0' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_axi_protocol_converter' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_b2s' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_b2s_aw_channel' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_b2s_cmd_translator' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_b2s_incr_cmd' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_b2s_incr_cmd' (15#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_b2s_wrap_cmd' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_b2s_wrap_cmd' (16#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_b2s_cmd_translator' (17#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_b2s_wr_cmd_fsm' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
INFO: [Synth 8-226] default block is never used [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_b2s_wr_cmd_fsm' (18#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_b2s_aw_channel' (19#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_b2s_b_channel' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_b2s_simple_fifo' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_b2s_simple_fifo' (20#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_b2s_simple_fifo__parameterized0' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_b2s_simple_fifo__parameterized0' (20#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_b2s_b_channel' (21#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_b2s_ar_channel' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_b2s_rd_cmd_fsm' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
INFO: [Synth 8-226] default block is never used [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_b2s_rd_cmd_fsm' (22#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_b2s_ar_channel' (23#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_b2s_r_channel' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_b2s_simple_fifo__parameterized1' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_b2s_simple_fifo__parameterized1' (23#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_b2s_simple_fifo__parameterized2' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_b2s_simple_fifo__parameterized2' (23#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_b2s_r_channel' (24#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_24_axi_register_slice' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (25#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (26#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice' (27#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized0' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized0' (27#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized1' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized1' (27#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized2' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized2' (27#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_24_axi_register_slice' (28#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_24_axi_register_slice' is unconnected for instance 'SI_REG' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_24_axi_register_slice' has 93 connections declared, but only 92 given [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_24_axi_register_slice__parameterized0' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (28#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (28#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized3' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized3' (28#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized4' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized4' (28#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized5' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized5' (28#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized6' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized6' (28#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_24_axi_register_slice__parameterized0' (28#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_24_axi_register_slice' is unconnected for instance 'MI_REG' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_24_axi_register_slice' has 93 connections declared, but only 92 given [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_b2s' (29#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_axi_protocol_converter' (30#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_0' (31#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_11SE3QO' (32#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/synth/system.v:276]
INFO: [Synth 8-6157] synthesizing module 'system_xbar_0' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_25_axi_crossbar' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_25_crossbar_sasd' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_25_addr_decoder' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (33#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (34#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (34#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_25_addr_decoder' (35#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_25_decerr_slave' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_25_decerr_slave' (36#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_25_addr_arbiter_sasd' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_25_addr_arbiter_sasd' (37#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_25_splitter' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_25_splitter' (38#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_25_splitter__parameterized0' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_25_splitter__parameterized0' (38#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (39#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (39#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (39#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized7' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized7' (39#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (39#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_25_crossbar_sasd' (40#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_25_axi_crossbar' (41#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'system_xbar_0' (42#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:59]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'system_xbar_0' is unconnected for instance 'xbar' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/synth/system.v:1430]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'system_xbar_0' is unconnected for instance 'xbar' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/synth/system.v:1430]
WARNING: [Synth 8-7023] instance 'xbar' of module 'system_xbar_0' has 40 connections declared, but only 38 given [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/synth/system.v:1430]
INFO: [Synth 8-6155] done synthesizing module 'system_ps7_0_axi_periph_0' (43#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/synth/system.v:926]
INFO: [Synth 8-638] synthesizing module 'system_rst_ps7_0_100M_0' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/synth/system_rst_ps7_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/synth/system_rst_ps7_0_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at '/home/ypwang/Tool/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100945' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/home/ypwang/Tool/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100945]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (44#1) [/home/ypwang/Tool/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100945]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (44#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (45#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (46#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (47#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (48#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'system_rst_ps7_0_100M_0' (49#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/synth/system_rst_ps7_0_100M_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'system_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/synth/system.v:896]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'system_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/synth/system.v:896]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'system_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/synth/system.v:896]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'system_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/synth/system.v:896]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_100M' of module 'system_rst_ps7_0_100M_0' has 10 connections declared, but only 6 given [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/synth/system.v:896]
INFO: [Synth 8-638] synthesizing module 'system_axi_gpio_0_6' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ip/system_axi_gpio_0_6/synth/system_axi_gpio_0_6.vhd:84]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 2 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/65b4/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ip/system_axi_gpio_0_6/synth/system_axi_gpio_0_6.vhd:168]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized1' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/65b4/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized0' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/65b4/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-226] default block is never used [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/65b4/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (49#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized0' (49#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/65b4/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized1' (49#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ipshared/65b4/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'system_axi_gpio_0_6' (50#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ip/system_axi_gpio_0_6/synth/system_axi_gpio_0_6.vhd:84]
INFO: [Synth 8-6155] done synthesizing module 'system' (51#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/synth/system.v:582]
WARNING: [Synth 8-7071] port 'buttons_tri_i' of module 'system' is unconnected for instance 'system_i' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.srcs/sources_1/imports/system_wrapper.v:78]
WARNING: [Synth 8-7071] port 'switches_tri_i' of module 'system' is unconnected for instance 'system_i' [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.srcs/sources_1/imports/system_wrapper.v:78]
WARNING: [Synth 8-7023] instance 'system_i' of module 'system' has 23 connections declared, but only 21 given [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.srcs/sources_1/imports/system_wrapper.v:78]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (52#1) [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.srcs/sources_1/imports/system_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2561.895 ; gain = 0.000 ; free physical = 3503 ; free virtual = 10005
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2561.895 ; gain = 0.000 ; free physical = 3502 ; free virtual = 10005
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2561.895 ; gain = 0.000 ; free physical = 3502 ; free virtual = 10005
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2561.895 ; gain = 0.000 ; free physical = 3495 ; free virtual = 9997
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5_board.xdc] for cell 'system_i/buttons/U0'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5_board.xdc:3]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5_board.xdc:5]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5_board.xdc:7]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5_board.xdc:9]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5_board.xdc] for cell 'system_i/buttons/U0'
Parsing XDC File [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5.xdc] for cell 'system_i/buttons/U0'
Finished Parsing XDC File [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5.xdc] for cell 'system_i/buttons/U0'
Parsing XDC File [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ip/system_axi_gpio_0_6/system_axi_gpio_0_6_board.xdc] for cell 'system_i/switches/U0'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ip/system_axi_gpio_0_6/system_axi_gpio_0_6_board.xdc:3]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ip/system_axi_gpio_0_6/system_axi_gpio_0_6_board.xdc:5]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ip/system_axi_gpio_0_6/system_axi_gpio_0_6_board.xdc] for cell 'system_i/switches/U0'
Parsing XDC File [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ip/system_axi_gpio_0_6/system_axi_gpio_0_6.xdc] for cell 'system_i/switches/U0'
Finished Parsing XDC File [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ip/system_axi_gpio_0_6/system_axi_gpio_0_6.xdc] for cell 'system_i/switches/U0'
Parsing XDC File [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2625.812 ; gain = 0.000 ; free physical = 3375 ; free virtual = 9893
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 49 instances were transformed.
  FDR => FDRE: 48 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2625.812 ; gain = 0.000 ; free physical = 3375 ; free virtual = 9893
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2625.812 ; gain = 63.918 ; free physical = 3465 ; free virtual = 9983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2625.812 ; gain = 63.918 ; free physical = 3465 ; free virtual = 9983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for system_i/processing_system7_0/inst. (constraint file  /home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.runs/synth_1/dont_touch.xdc, line 29).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/rst_ps7_0_100M/U0. (constraint file  /home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.runs/synth_1/dont_touch.xdc, line 32).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/buttons/U0. (constraint file  /home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.runs/synth_1/dont_touch.xdc, line 40).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/switches/U0. (constraint file  /home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.runs/synth_1/dont_touch.xdc, line 48).
Applied set_property KEEP_HIERARCHY = SOFT for system_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/ps7_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/rst_ps7_0_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/buttons. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/switches. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2625.812 ; gain = 63.918 ; free physical = 3464 ; free virtual = 9982
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_24_b2s_wr_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_24_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
            SM_DONE_WAIT |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_24_b2s_wr_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_24_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2625.812 ; gain = 63.918 ; free physical = 3470 ; free virtual = 9988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 8     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 6     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	               66 Bit    Registers := 4     
	               64 Bit    Registers := 1     
	               47 Bit    Registers := 2     
	               36 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 9     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 11    
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 19    
	                1 Bit    Registers := 86    
+---Muxes : 
	   2 Input   66 Bit        Muxes := 4     
	   2 Input   64 Bit        Muxes := 1     
	   2 Input   47 Bit        Muxes := 2     
	   2 Input   36 Bit        Muxes := 2     
	   5 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 10    
	   2 Input   14 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 6     
	   2 Input    9 Bit        Muxes := 6     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 30    
	   2 Input    3 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 25    
	   4 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 82    
	   4 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2625.812 ; gain = 63.918 ; free physical = 3447 ; free virtual = 9975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 47 of /home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5.xdc. [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5.xdc:47]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 47 of /home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ip/system_axi_gpio_0_6/system_axi_gpio_0_6.xdc. [/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.gen/sources_1/bd/system/ip/system_axi_gpio_0_6/system_axi_gpio_0_6.xdc:47]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2632.797 ; gain = 70.902 ; free physical = 3169 ; free virtual = 9705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2673.484 ; gain = 111.590 ; free physical = 3140 ; free virtual = 9676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2690.508 ; gain = 128.613 ; free physical = 3140 ; free virtual = 9676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2690.508 ; gain = 128.613 ; free physical = 3140 ; free virtual = 9676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2690.508 ; gain = 128.613 ; free physical = 3140 ; free virtual = 9676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2690.508 ; gain = 128.613 ; free physical = 3140 ; free virtual = 9676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2690.508 ; gain = 128.613 ; free physical = 3140 ; free virtual = 9676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2690.508 ; gain = 128.613 ; free physical = 3140 ; free virtual = 9676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2690.508 ; gain = 128.613 ; free physical = 3140 ; free virtual = 9676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 13     | 13         | 0      | 13      | 0      | 0      | 0      | 
|dsrl__4     | memory_reg[3]  | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__5     | memory_reg[3]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BIBUF   |   130|
|2     |CARRY4  |    18|
|3     |LUT1    |    39|
|4     |LUT2    |    58|
|5     |LUT3    |   239|
|6     |LUT4    |   118|
|7     |LUT5    |    93|
|8     |LUT6    |   166|
|9     |PS7     |     1|
|10    |SRL16   |     1|
|11    |SRL16E  |    18|
|12    |SRLC32E |    47|
|13    |FDR     |     4|
|14    |FDRE    |   699|
|15    |FDSE    |    27|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2690.508 ; gain = 128.613 ; free physical = 3140 ; free virtual = 9676
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2690.508 ; gain = 64.695 ; free physical = 3195 ; free virtual = 9731
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2690.516 ; gain = 128.613 ; free physical = 3195 ; free virtual = 9731
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2690.516 ; gain = 0.000 ; free physical = 3280 ; free virtual = 9818
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2735.398 ; gain = 0.000 ; free physical = 3213 ; free virtual = 9751
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  FDR => FDRE: 4 instances
  SRL16 => SRL16E: 1 instance 

Synth Design complete, checksum: 64b91225
INFO: [Common 17-83] Releasing license: Synthesis
239 Infos, 31 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.398 ; gain = 173.617 ; free physical = 3520 ; free virtual = 10059
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/ypwang/project_code/Xilinx_Summer_School/summter_lab/lab2/lab2.runs/synth_1/system_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_synth.rpt -pb system_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul 18 20:36:44 2022...
