<!-- HTML header for doxygen 1.9.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Yaul: Serial Communication Interface (SCI)</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="logo-text.svg"/></td>
  <td id="projectalign">
   <div id="projectname"><span id="projectnumber">0.3.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__CPU__SCI.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">Serial Communication Interface (SCI)<div class="ingroups"><a class="el" href="group__YAUL.html">libyaul</a> &raquo; <a class="el" href="group__CPU.html">CPU</a></div></div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:structcpu__sci__cfg"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__SCI.html#structcpu__sci__cfg">cpu_sci_cfg</a></td></tr>
<tr class="memdesc:structcpu__sci__cfg"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU-SCI configuration.  <a href="group__CPU__SCI.html#structcpu__sci__cfg">More...</a><br /></td></tr>
<tr class="separator:structcpu__sci__cfg"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="typedef-members" name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga55a3c32b5bec26488b4cfedb7cbfa092"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group__CPU__SCI.html#gad49931835d79032cf40f62ac9f607655">cpu_sci_mode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__SCI.html#ga55a3c32b5bec26488b4cfedb7cbfa092">cpu_sci_mode_t</a></td></tr>
<tr class="memdesc:ga55a3c32b5bec26488b4cfedb7cbfa092"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU-SCI communication mode.  <br /></td></tr>
<tr class="separator:ga55a3c32b5bec26488b4cfedb7cbfa092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac653652e9232b68aeda9bfe184b1479b"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group__CPU__SCI.html#ga17cfcfa981a089c68adb0741c2c530a9">cpu_sci_length</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__SCI.html#gac653652e9232b68aeda9bfe184b1479b">cpu_sci_length_t</a></td></tr>
<tr class="memdesc:gac653652e9232b68aeda9bfe184b1479b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single transfer length in bits.  <br /></td></tr>
<tr class="separator:gac653652e9232b68aeda9bfe184b1479b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98044eb86383501c425eb155e5360723"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group__CPU__SCI.html#ga095680de5546b3eedf5bd8e7fa5bf4ef">cpu_sci_parity</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__SCI.html#ga98044eb86383501c425eb155e5360723">cpu_sci_parity_t</a></td></tr>
<tr class="memdesc:ga98044eb86383501c425eb155e5360723"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parity.  <br /></td></tr>
<tr class="separator:ga98044eb86383501c425eb155e5360723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfbd2dbc40db2ede2ca55f0392f3a2c3"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group__CPU__SCI.html#gab9e2405d46dd622dee2a68deb79a9c7a">cpu_sci_parity_mode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__SCI.html#gacfbd2dbc40db2ede2ca55f0392f3a2c3">cpu_sci_parity_mode_t</a></td></tr>
<tr class="memdesc:gacfbd2dbc40db2ede2ca55f0392f3a2c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parity mode.  <br /></td></tr>
<tr class="separator:gacfbd2dbc40db2ede2ca55f0392f3a2c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dcddc131e64794633c7a1d7fe427b3a"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group__CPU__SCI.html#gaad57395db27f69fc9b0d75f60cdd4d5d">cpu_sci_stop_bit_length</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__SCI.html#ga0dcddc131e64794633c7a1d7fe427b3a">cpu_sci_stop_bit_length_t</a></td></tr>
<tr class="memdesc:ga0dcddc131e64794633c7a1d7fe427b3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop bit length.  <br /></td></tr>
<tr class="separator:ga0dcddc131e64794633c7a1d7fe427b3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa2df2c70051f2cd5fef41ee31dad23d"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group__CPU__SCI.html#gab332f56e3624de3309bce4e750969179">cpu_sci_mp</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__SCI.html#gafa2df2c70051f2cd5fef41ee31dad23d">cpu_sci_mp_t</a></td></tr>
<tr class="memdesc:gafa2df2c70051f2cd5fef41ee31dad23d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiprocessor mode.  <br /></td></tr>
<tr class="separator:gafa2df2c70051f2cd5fef41ee31dad23d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga194cb585d690af4cc95d63d7eea7127d"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group__CPU__SCI.html#ga2ffb10bcdf91143010690867c780d276">cpu_sci_clock_div</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__SCI.html#ga194cb585d690af4cc95d63d7eea7127d">cpu_sci_clock_div_t</a></td></tr>
<tr class="memdesc:ga194cb585d690af4cc95d63d7eea7127d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock divider for baudrate prescaler.  <br /></td></tr>
<tr class="separator:ga194cb585d690af4cc95d63d7eea7127d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86bed51e37e08a1390692881f628ac42"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group__CPU__SCI.html#ga9724483fbfa58afa5a6a57c9752a7982">cpu_sci_sck_cfg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__SCI.html#ga86bed51e37e08a1390692881f628ac42">cpu_sci_sck_cfg_t</a></td></tr>
<tr class="memdesc:ga86bed51e37e08a1390692881f628ac42"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCK pin configuration.  <br /></td></tr>
<tr class="separator:ga86bed51e37e08a1390692881f628ac42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ba46fbe0330d759a1434fd5c47ac3ff"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__SCI.html#ga3ba46fbe0330d759a1434fd5c47ac3ff">cpu_sci_ihr</a>) (void *ihr)</td></tr>
<tr class="memdesc:ga3ba46fbe0330d759a1434fd5c47ac3ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Callback type.  <br /></td></tr>
<tr class="separator:ga3ba46fbe0330d759a1434fd5c47ac3ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f24bd6a709fb829c8efe43d0f28cf9d"><td class="memItemLeft" align="right" valign="top"><a id="ga9f24bd6a709fb829c8efe43d0f28cf9d" name="ga9f24bd6a709fb829c8efe43d0f28cf9d"></a>
typedef struct <a class="el" href="group__CPU__SCI.html#structcpu__sci__cfg">cpu_sci_cfg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cpu_sci_cfg_t</b></td></tr>
<tr class="memdesc:ga9f24bd6a709fb829c8efe43d0f28cf9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU-SCI configuration. <br /></td></tr>
<tr class="separator:ga9f24bd6a709fb829c8efe43d0f28cf9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gad49931835d79032cf40f62ac9f607655"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__SCI.html#gad49931835d79032cf40f62ac9f607655">cpu_sci_mode</a> </td></tr>
<tr class="memdesc:gad49931835d79032cf40f62ac9f607655"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU-SCI communication mode.  <a href="group__CPU__SCI.html#gad49931835d79032cf40f62ac9f607655">More...</a><br /></td></tr>
<tr class="separator:gad49931835d79032cf40f62ac9f607655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17cfcfa981a089c68adb0741c2c530a9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__SCI.html#ga17cfcfa981a089c68adb0741c2c530a9">cpu_sci_length</a> </td></tr>
<tr class="memdesc:ga17cfcfa981a089c68adb0741c2c530a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single transfer length in bits.  <a href="group__CPU__SCI.html#ga17cfcfa981a089c68adb0741c2c530a9">More...</a><br /></td></tr>
<tr class="separator:ga17cfcfa981a089c68adb0741c2c530a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga095680de5546b3eedf5bd8e7fa5bf4ef"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__SCI.html#ga095680de5546b3eedf5bd8e7fa5bf4ef">cpu_sci_parity</a> </td></tr>
<tr class="memdesc:ga095680de5546b3eedf5bd8e7fa5bf4ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parity.  <a href="group__CPU__SCI.html#ga095680de5546b3eedf5bd8e7fa5bf4ef">More...</a><br /></td></tr>
<tr class="separator:ga095680de5546b3eedf5bd8e7fa5bf4ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9e2405d46dd622dee2a68deb79a9c7a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__SCI.html#gab9e2405d46dd622dee2a68deb79a9c7a">cpu_sci_parity_mode</a> </td></tr>
<tr class="memdesc:gab9e2405d46dd622dee2a68deb79a9c7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parity mode.  <a href="group__CPU__SCI.html#gab9e2405d46dd622dee2a68deb79a9c7a">More...</a><br /></td></tr>
<tr class="separator:gab9e2405d46dd622dee2a68deb79a9c7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad57395db27f69fc9b0d75f60cdd4d5d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__SCI.html#gaad57395db27f69fc9b0d75f60cdd4d5d">cpu_sci_stop_bit_length</a> </td></tr>
<tr class="memdesc:gaad57395db27f69fc9b0d75f60cdd4d5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop bit length.  <a href="group__CPU__SCI.html#gaad57395db27f69fc9b0d75f60cdd4d5d">More...</a><br /></td></tr>
<tr class="separator:gaad57395db27f69fc9b0d75f60cdd4d5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab332f56e3624de3309bce4e750969179"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__SCI.html#gab332f56e3624de3309bce4e750969179">cpu_sci_mp</a> </td></tr>
<tr class="memdesc:gab332f56e3624de3309bce4e750969179"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiprocessor mode.  <a href="group__CPU__SCI.html#gab332f56e3624de3309bce4e750969179">More...</a><br /></td></tr>
<tr class="separator:gab332f56e3624de3309bce4e750969179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ffb10bcdf91143010690867c780d276"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__SCI.html#ga2ffb10bcdf91143010690867c780d276">cpu_sci_clock_div</a> </td></tr>
<tr class="memdesc:ga2ffb10bcdf91143010690867c780d276"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock divider for baudrate prescaler.  <a href="group__CPU__SCI.html#ga2ffb10bcdf91143010690867c780d276">More...</a><br /></td></tr>
<tr class="separator:ga2ffb10bcdf91143010690867c780d276"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9724483fbfa58afa5a6a57c9752a7982"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__SCI.html#ga9724483fbfa58afa5a6a57c9752a7982">cpu_sci_sck_cfg</a> </td></tr>
<tr class="memdesc:ga9724483fbfa58afa5a6a57c9752a7982"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCK pin configuration.  <a href="group__CPU__SCI.html#ga9724483fbfa58afa5a6a57c9752a7982">More...</a><br /></td></tr>
<tr class="separator:ga9724483fbfa58afa5a6a57c9752a7982"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga94da99297a2ed4d296e9b2e1c8d918e9"><td class="memItemLeft" align="right" valign="top"><a id="ga94da99297a2ed4d296e9b2e1c8d918e9" name="ga94da99297a2ed4d296e9b2e1c8d918e9"></a>
static void&#160;</td><td class="memItemRight" valign="bottom"><b>cpu_sci_enable</b> (void)</td></tr>
<tr class="memdesc:ga94da99297a2ed4d296e9b2e1c8d918e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CPU-SCI. <br /></td></tr>
<tr class="separator:ga94da99297a2ed4d296e9b2e1c8d918e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dbafc0a4786d01ce5188a9a7405b12b"><td class="memItemLeft" align="right" valign="top"><a id="ga4dbafc0a4786d01ce5188a9a7405b12b" name="ga4dbafc0a4786d01ce5188a9a7405b12b"></a>
static void&#160;</td><td class="memItemRight" valign="bottom"><b>cpu_sci_disable</b> (void)</td></tr>
<tr class="memdesc:ga4dbafc0a4786d01ce5188a9a7405b12b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable CPU-SCI. <br /></td></tr>
<tr class="separator:ga4dbafc0a4786d01ce5188a9a7405b12b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a425096fc20de2c513d954755124412"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__SCI.html#ga9a425096fc20de2c513d954755124412">cpu_sci_interrupt_priority_set</a> (<a class="el" href="group__STD__LIBC.html#gae1affc9ca37cfb624959c866a73f83c2">uint8_t</a> priority)</td></tr>
<tr class="memdesc:ga9a425096fc20de2c513d954755124412"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the interrupt priority level for CPU-SCI.  <br /></td></tr>
<tr class="separator:ga9a425096fc20de2c513d954755124412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga680becbc0183d4de274df364668707bd"><td class="memItemLeft" align="right" valign="top"><a id="ga680becbc0183d4de274df364668707bd" name="ga680becbc0183d4de274df364668707bd"></a>
static void&#160;</td><td class="memItemRight" valign="bottom"><b>cpu_sci_status_reset</b> (void)</td></tr>
<tr class="memdesc:ga680becbc0183d4de274df364668707bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset CPU-SCI status. <br /></td></tr>
<tr class="separator:ga680becbc0183d4de274df364668707bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87856736bde65745ba4be7cad736e24b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__SCI.html#ga87856736bde65745ba4be7cad736e24b">cpu_sci_config_set</a> (const <a class="el" href="group__CPU__SCI.html#ga9f24bd6a709fb829c8efe43d0f28cf9d">cpu_sci_cfg_t</a> *cfg)</td></tr>
<tr class="memdesc:ga87856736bde65745ba4be7cad736e24b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure a CPU-SCI for transfer.  <br /></td></tr>
<tr class="separator:ga87856736bde65745ba4be7cad736e24b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa68a5fe1572154ea20b19873ba4e36db"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__SCI.html#gaa68a5fe1572154ea20b19873ba4e36db">cpu_sci_with_dmac_enable</a> (const <a class="el" href="group__CPU__SCI.html#ga9f24bd6a709fb829c8efe43d0f28cf9d">cpu_sci_cfg_t</a> *cfg)</td></tr>
<tr class="memdesc:gaa68a5fe1572154ea20b19873ba4e36db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Execute a CPU-SCI transfer in CPI+DMAC mode.  <br /></td></tr>
<tr class="separator:gaa68a5fe1572154ea20b19873ba4e36db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d531d6200691ce729db741de10bd177"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__SCI.html#ga6d531d6200691ce729db741de10bd177">cpu_sci_write_value_set</a> (<a class="el" href="group__STD__LIBC.html#gae1affc9ca37cfb624959c866a73f83c2">uint8_t</a> value)</td></tr>
<tr class="memdesc:ga6d531d6200691ce729db741de10bd177"><td class="mdescLeft">&#160;</td><td class="mdescRight">Execute a single byte CPU-SCI transfer in normal mode.  <br /></td></tr>
<tr class="separator:ga6d531d6200691ce729db741de10bd177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5024c1d2dcb3c6cc58315e2e63899294"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group__STD__LIBC.html#gae1affc9ca37cfb624959c866a73f83c2">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__SCI.html#ga5024c1d2dcb3c6cc58315e2e63899294">cpu_sci_read_value_get</a> (void)</td></tr>
<tr class="memdesc:ga5024c1d2dcb3c6cc58315e2e63899294"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the last value read during CPU-SCI transfer in normal mode.  <br /></td></tr>
<tr class="separator:ga5024c1d2dcb3c6cc58315e2e63899294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9252aa9e661da253b26a7c35205475e4"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__SCI.html#ga9252aa9e661da253b26a7c35205475e4">cpu_sci_wait</a> (void)</td></tr>
<tr class="memdesc:ga9252aa9e661da253b26a7c35205475e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Waits for CPU-SCI transfer end.  <br /></td></tr>
<tr class="separator:ga9252aa9e661da253b26a7c35205475e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Description goes here. </p>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="structcpu__sci__cfg" id="structcpu__sci__cfg"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structcpu__sci__cfg">&#9670;&#160;</a></span>cpu_sci_cfg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct cpu_sci_cfg</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>CPU-SCI configuration. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a6d2ddd7e7dde5a5af556f5be19794dde" name="a6d2ddd7e7dde5a5af556f5be19794dde"></a><a class="el" href="group__CPU__SCI.html#ga55a3c32b5bec26488b4cfedb7cbfa092">cpu_sci_mode_t</a></td>
<td class="fieldname">
mode:1</td>
<td class="fielddoc">
Communication mode. </td></tr>
<tr><td class="fieldtype">
<a id="ab8fc6033c8d5c75a0256a3337761fed6" name="ab8fc6033c8d5c75a0256a3337761fed6"></a><a class="el" href="group__CPU__SCI.html#gac653652e9232b68aeda9bfe184b1479b">cpu_sci_length_t</a></td>
<td class="fieldname">
length:1</td>
<td class="fielddoc">
Length. </td></tr>
<tr><td class="fieldtype">
<a id="a4a347cf78fdb271da96750c4f51e4e7a" name="a4a347cf78fdb271da96750c4f51e4e7a"></a><a class="el" href="group__CPU__SCI.html#ga98044eb86383501c425eb155e5360723">cpu_sci_parity_t</a></td>
<td class="fieldname">
parity:1</td>
<td class="fielddoc">
Parity. </td></tr>
<tr><td class="fieldtype">
<a id="ad6cfbedf46fc926cd13668f7a5986d9e" name="ad6cfbedf46fc926cd13668f7a5986d9e"></a><a class="el" href="group__CPU__SCI.html#gacfbd2dbc40db2ede2ca55f0392f3a2c3">cpu_sci_parity_mode_t</a></td>
<td class="fieldname">
parity_mode:1</td>
<td class="fielddoc">
Parity mode. </td></tr>
<tr><td class="fieldtype">
<a id="ae6f66afc5b2a16ce4cf3314889dd9ccb" name="ae6f66afc5b2a16ce4cf3314889dd9ccb"></a><a class="el" href="group__CPU__SCI.html#ga0dcddc131e64794633c7a1d7fe427b3a">cpu_sci_stop_bit_length_t</a></td>
<td class="fieldname">
stop_bit:1</td>
<td class="fielddoc">
Stop bit. </td></tr>
<tr><td class="fieldtype">
<a id="a03254cfa048915d7457477b81142a35d" name="a03254cfa048915d7457477b81142a35d"></a><a class="el" href="group__CPU__SCI.html#gafa2df2c70051f2cd5fef41ee31dad23d">cpu_sci_mp_t</a></td>
<td class="fieldname">
mp:1</td>
<td class="fielddoc">
Multiprocessor mode. </td></tr>
<tr><td class="fieldtype">
<a id="ac07972e822dfd5ca7a23f58e460cfb27" name="ac07972e822dfd5ca7a23f58e460cfb27"></a><a class="el" href="group__CPU__SCI.html#ga194cb585d690af4cc95d63d7eea7127d">cpu_sci_clock_div_t</a></td>
<td class="fieldname">
clock_div:2</td>
<td class="fielddoc">
Clock divider. </td></tr>
<tr><td class="fieldtype">
<a id="a80b589bb831ea678e584d26d067715ca" name="a80b589bb831ea678e584d26d067715ca"></a><a class="el" href="group__CPU__SCI.html#ga86bed51e37e08a1390692881f628ac42">cpu_sci_sck_cfg_t</a></td>
<td class="fieldname">
sck_config:2</td>
<td class="fielddoc">
SCK pin configuration. </td></tr>
<tr><td class="fieldtype">
<a id="a41ef593d75b0957babc819edb0904e5f" name="a41ef593d75b0957babc819edb0904e5f"></a><a class="el" href="group__STD__LIBC.html#gae1affc9ca37cfb624959c866a73f83c2">uint8_t</a></td>
<td class="fieldname">
baudrate</td>
<td class="fielddoc">
Baudrate. </td></tr>
<tr><td class="fieldtype">
<a id="gad0bdae52b62d1df84549e895e16c2718" name="gad0bdae52b62d1df84549e895e16c2718"></a><a class="el" href="group__CPU__SCI.html#ga3ba46fbe0330d759a1434fd5c47ac3ff">cpu_sci_ihr</a></td>
<td class="fieldname">
ihr_eri</td>
<td class="fielddoc">
Callback when receive error is encountered. <p>Set to <code>NULL</code> if no callback is desired. </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ga989c0ac8fe8d6a9b79432bb9c5f8ff7c" name="ga989c0ac8fe8d6a9b79432bb9c5f8ff7c"></a><a class="el" href="group__CPU__SCI.html#ga3ba46fbe0330d759a1434fd5c47ac3ff">cpu_sci_ihr</a></td>
<td class="fieldname">
ihr_rxi</td>
<td class="fielddoc">
Callback when new serial data is received in receive data register. <p>Set to <code>NULL</code> if no callback is desired. </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ga7b89c074611aac8c287ee5a71fe79e7f" name="ga7b89c074611aac8c287ee5a71fe79e7f"></a><a class="el" href="group__CPU__SCI.html#ga3ba46fbe0330d759a1434fd5c47ac3ff">cpu_sci_ihr</a></td>
<td class="fieldname">
ihr_txi</td>
<td class="fielddoc">
Callback when transmit data register content is dispatched for transfer. <p>Set to <code>NULL</code> if no callback is desired. </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ga8b706216062b915dfe43099ae7b872d7" name="ga8b706216062b915dfe43099ae7b872d7"></a><a class="el" href="group__CPU__SCI.html#ga3ba46fbe0330d759a1434fd5c47ac3ff">cpu_sci_ihr</a></td>
<td class="fieldname">
ihr_tei</td>
<td class="fielddoc">
Callback when transmit data register content is sent. <p>Set to <code>NULL</code> if no callback is desired. </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="ga55a3c32b5bec26488b4cfedb7cbfa092" name="ga55a3c32b5bec26488b4cfedb7cbfa092"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55a3c32b5bec26488b4cfedb7cbfa092">&#9670;&#160;</a></span>cpu_sci_mode_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group__CPU__SCI.html#gad49931835d79032cf40f62ac9f607655">cpu_sci_mode</a> <a class="el" href="group__CPU__SCI.html#ga55a3c32b5bec26488b4cfedb7cbfa092">cpu_sci_mode_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU-SCI communication mode. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__SCI.html#ga9f24bd6a709fb829c8efe43d0f28cf9d" title="CPU-SCI configuration.">cpu_sci_cfg_t</a> </dd></dl>

</div>
</div>
<a id="gac653652e9232b68aeda9bfe184b1479b" name="gac653652e9232b68aeda9bfe184b1479b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac653652e9232b68aeda9bfe184b1479b">&#9670;&#160;</a></span>cpu_sci_length_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group__CPU__SCI.html#ga17cfcfa981a089c68adb0741c2c530a9">cpu_sci_length</a> <a class="el" href="group__CPU__SCI.html#gac653652e9232b68aeda9bfe184b1479b">cpu_sci_length_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Single transfer length in bits. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__SCI.html#ga9f24bd6a709fb829c8efe43d0f28cf9d" title="CPU-SCI configuration.">cpu_sci_cfg_t</a> </dd></dl>

</div>
</div>
<a id="ga98044eb86383501c425eb155e5360723" name="ga98044eb86383501c425eb155e5360723"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98044eb86383501c425eb155e5360723">&#9670;&#160;</a></span>cpu_sci_parity_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group__CPU__SCI.html#ga095680de5546b3eedf5bd8e7fa5bf4ef">cpu_sci_parity</a> <a class="el" href="group__CPU__SCI.html#ga98044eb86383501c425eb155e5360723">cpu_sci_parity_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Parity. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__SCI.html#ga9f24bd6a709fb829c8efe43d0f28cf9d" title="CPU-SCI configuration.">cpu_sci_cfg_t</a> </dd></dl>

</div>
</div>
<a id="gacfbd2dbc40db2ede2ca55f0392f3a2c3" name="gacfbd2dbc40db2ede2ca55f0392f3a2c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacfbd2dbc40db2ede2ca55f0392f3a2c3">&#9670;&#160;</a></span>cpu_sci_parity_mode_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group__CPU__SCI.html#gab9e2405d46dd622dee2a68deb79a9c7a">cpu_sci_parity_mode</a> <a class="el" href="group__CPU__SCI.html#gacfbd2dbc40db2ede2ca55f0392f3a2c3">cpu_sci_parity_mode_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Parity mode. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__SCI.html#ga9f24bd6a709fb829c8efe43d0f28cf9d" title="CPU-SCI configuration.">cpu_sci_cfg_t</a> </dd></dl>

</div>
</div>
<a id="ga0dcddc131e64794633c7a1d7fe427b3a" name="ga0dcddc131e64794633c7a1d7fe427b3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0dcddc131e64794633c7a1d7fe427b3a">&#9670;&#160;</a></span>cpu_sci_stop_bit_length_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group__CPU__SCI.html#gaad57395db27f69fc9b0d75f60cdd4d5d">cpu_sci_stop_bit_length</a> <a class="el" href="group__CPU__SCI.html#ga0dcddc131e64794633c7a1d7fe427b3a">cpu_sci_stop_bit_length_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Stop bit length. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__SCI.html#ga9f24bd6a709fb829c8efe43d0f28cf9d" title="CPU-SCI configuration.">cpu_sci_cfg_t</a> </dd></dl>

</div>
</div>
<a id="gafa2df2c70051f2cd5fef41ee31dad23d" name="gafa2df2c70051f2cd5fef41ee31dad23d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa2df2c70051f2cd5fef41ee31dad23d">&#9670;&#160;</a></span>cpu_sci_mp_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group__CPU__SCI.html#gab332f56e3624de3309bce4e750969179">cpu_sci_mp</a> <a class="el" href="group__CPU__SCI.html#gafa2df2c70051f2cd5fef41ee31dad23d">cpu_sci_mp_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Multiprocessor mode. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__SCI.html#ga9f24bd6a709fb829c8efe43d0f28cf9d" title="CPU-SCI configuration.">cpu_sci_cfg_t</a> </dd></dl>

</div>
</div>
<a id="ga194cb585d690af4cc95d63d7eea7127d" name="ga194cb585d690af4cc95d63d7eea7127d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga194cb585d690af4cc95d63d7eea7127d">&#9670;&#160;</a></span>cpu_sci_clock_div_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group__CPU__SCI.html#ga2ffb10bcdf91143010690867c780d276">cpu_sci_clock_div</a> <a class="el" href="group__CPU__SCI.html#ga194cb585d690af4cc95d63d7eea7127d">cpu_sci_clock_div_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock divider for baudrate prescaler. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__SCI.html#ga9f24bd6a709fb829c8efe43d0f28cf9d" title="CPU-SCI configuration.">cpu_sci_cfg_t</a> </dd></dl>

</div>
</div>
<a id="ga86bed51e37e08a1390692881f628ac42" name="ga86bed51e37e08a1390692881f628ac42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86bed51e37e08a1390692881f628ac42">&#9670;&#160;</a></span>cpu_sci_sck_cfg_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group__CPU__SCI.html#ga9724483fbfa58afa5a6a57c9752a7982">cpu_sci_sck_cfg</a> <a class="el" href="group__CPU__SCI.html#ga86bed51e37e08a1390692881f628ac42">cpu_sci_sck_cfg_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCK pin configuration. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__SCI.html#ga9f24bd6a709fb829c8efe43d0f28cf9d" title="CPU-SCI configuration.">cpu_sci_cfg_t</a> </dd></dl>

</div>
</div>
<a id="ga3ba46fbe0330d759a1434fd5c47ac3ff" name="ga3ba46fbe0330d759a1434fd5c47ac3ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ba46fbe0330d759a1434fd5c47ac3ff">&#9670;&#160;</a></span>cpu_sci_ihr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef void(* cpu_sci_ihr) (void *ihr)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Callback type. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__INTC__HELPERS.html#gad0bdae52b62d1df84549e895e16c2718" title="Callback when receive error is encountered.">cpu_sci_cfg_t.ihr_eri</a> </dd>
<dd>
<a class="el" href="group__CPU__INTC__HELPERS.html#ga989c0ac8fe8d6a9b79432bb9c5f8ff7c" title="Callback when new serial data is received in receive data register.">cpu_sci_cfg_t.ihr_rxi</a> </dd>
<dd>
<a class="el" href="group__CPU__INTC__HELPERS.html#ga7b89c074611aac8c287ee5a71fe79e7f" title="Callback when transmit data register content is dispatched for transfer.">cpu_sci_cfg_t.ihr_txi</a> </dd>
<dd>
<a class="el" href="group__CPU__INTC__HELPERS.html#ga8b706216062b915dfe43099ae7b872d7" title="Callback when transmit data register content is sent.">cpu_sci_cfg_t.ihr_tei</a> </dd>
<dd>
cpu_sci_cfg_t.ihr_work </dd></dl>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="gad49931835d79032cf40f62ac9f607655" name="gad49931835d79032cf40f62ac9f607655"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad49931835d79032cf40f62ac9f607655">&#9670;&#160;</a></span>cpu_sci_mode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__CPU__SCI.html#gad49931835d79032cf40f62ac9f607655">cpu_sci_mode</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU-SCI communication mode. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__SCI.html#ga9f24bd6a709fb829c8efe43d0f28cf9d" title="CPU-SCI configuration.">cpu_sci_cfg_t</a> </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggad49931835d79032cf40f62ac9f607655a090a6f90aa9dcd274c44000b1e5ba467" name="ggad49931835d79032cf40f62ac9f607655a090a6f90aa9dcd274c44000b1e5ba467"></a>CPU_SCI_MODE_ASYNC&#160;</td><td class="fielddoc"><p>Asynchronous mode. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad49931835d79032cf40f62ac9f607655a2a9689bee1e5234142f514d560fe88b5" name="ggad49931835d79032cf40f62ac9f607655a2a9689bee1e5234142f514d560fe88b5"></a>CPU_SCI_MODE_SYNC&#160;</td><td class="fielddoc"><p>Clocked synchronous mode. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga17cfcfa981a089c68adb0741c2c530a9" name="ga17cfcfa981a089c68adb0741c2c530a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17cfcfa981a089c68adb0741c2c530a9">&#9670;&#160;</a></span>cpu_sci_length</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__CPU__SCI.html#ga17cfcfa981a089c68adb0741c2c530a9">cpu_sci_length</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Single transfer length in bits. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__SCI.html#ga9f24bd6a709fb829c8efe43d0f28cf9d" title="CPU-SCI configuration.">cpu_sci_cfg_t</a> </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga17cfcfa981a089c68adb0741c2c530a9a53c4949d5a490fad38fde6841f515a5e" name="gga17cfcfa981a089c68adb0741c2c530a9a53c4949d5a490fad38fde6841f515a5e"></a>CPU_SCI_LENGTH_8_BITS&#160;</td><td class="fielddoc"><p>8-bit data. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga17cfcfa981a089c68adb0741c2c530a9aacf1fadc9a7d2b2761fd4d40d8833850" name="gga17cfcfa981a089c68adb0741c2c530a9aacf1fadc9a7d2b2761fd4d40d8833850"></a>CPU_SCI_LENGTH_7_BITS&#160;</td><td class="fielddoc"><p>7-bit data. </p>
<p>When 7-bit data is selected, the MSB (bit 7) of the transmit data register is not transmitted. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga095680de5546b3eedf5bd8e7fa5bf4ef" name="ga095680de5546b3eedf5bd8e7fa5bf4ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga095680de5546b3eedf5bd8e7fa5bf4ef">&#9670;&#160;</a></span>cpu_sci_parity</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__CPU__SCI.html#ga095680de5546b3eedf5bd8e7fa5bf4ef">cpu_sci_parity</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Parity. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__SCI.html#ga9f24bd6a709fb829c8efe43d0f28cf9d" title="CPU-SCI configuration.">cpu_sci_cfg_t</a> </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga095680de5546b3eedf5bd8e7fa5bf4efaf3d794df2cd6c066ce6a89ec0d8b4595" name="gga095680de5546b3eedf5bd8e7fa5bf4efaf3d794df2cd6c066ce6a89ec0d8b4595"></a>CPU_SCI_PARITY_OFF&#160;</td><td class="fielddoc"><p>Parity bit not added or checked. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga095680de5546b3eedf5bd8e7fa5bf4efa7b77bf35d6925264b47e8cf6a60ed08e" name="gga095680de5546b3eedf5bd8e7fa5bf4efa7b77bf35d6925264b47e8cf6a60ed08e"></a>CPU_SCI_PARITY_ON&#160;</td><td class="fielddoc"><p>Parity bit added and checked. </p>
<p>When enabled, an even or odd parity bit is added to transmit data, depending on the parity mode setting. Receive data parity is checked according to the even/odd mode setting. </p>
</td></tr>
</table>

</div>
</div>
<a id="gab9e2405d46dd622dee2a68deb79a9c7a" name="gab9e2405d46dd622dee2a68deb79a9c7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9e2405d46dd622dee2a68deb79a9c7a">&#9670;&#160;</a></span>cpu_sci_parity_mode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__CPU__SCI.html#gab9e2405d46dd622dee2a68deb79a9c7a">cpu_sci_parity_mode</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Parity mode. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__SCI.html#ga9f24bd6a709fb829c8efe43d0f28cf9d" title="CPU-SCI configuration.">cpu_sci_cfg_t</a> </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggab9e2405d46dd622dee2a68deb79a9c7aad22023ffbf9a3e1ee60c8c2e16ab7550" name="ggab9e2405d46dd622dee2a68deb79a9c7aad22023ffbf9a3e1ee60c8c2e16ab7550"></a>CPU_SCI_PARITY_EVEN&#160;</td><td class="fielddoc"><p>Even parity. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab9e2405d46dd622dee2a68deb79a9c7aaeb9416a703d8bba1d61f5d57c0278b6a" name="ggab9e2405d46dd622dee2a68deb79a9c7aaeb9416a703d8bba1d61f5d57c0278b6a"></a>CPU_SCI_PARIT_ODD&#160;</td><td class="fielddoc"><p>Odd parity. </p>
</td></tr>
</table>

</div>
</div>
<a id="gaad57395db27f69fc9b0d75f60cdd4d5d" name="gaad57395db27f69fc9b0d75f60cdd4d5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad57395db27f69fc9b0d75f60cdd4d5d">&#9670;&#160;</a></span>cpu_sci_stop_bit_length</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__CPU__SCI.html#gaad57395db27f69fc9b0d75f60cdd4d5d">cpu_sci_stop_bit_length</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Stop bit length. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__SCI.html#ga9f24bd6a709fb829c8efe43d0f28cf9d" title="CPU-SCI configuration.">cpu_sci_cfg_t</a> </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaad57395db27f69fc9b0d75f60cdd4d5da435298258bc203d7655ae773b569a89a" name="ggaad57395db27f69fc9b0d75f60cdd4d5da435298258bc203d7655ae773b569a89a"></a>CPU_SCI_1_STOP_BIT&#160;</td><td class="fielddoc"><p>One stop bit. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaad57395db27f69fc9b0d75f60cdd4d5dad78d24452e997dc08974fa5a9920d76d" name="ggaad57395db27f69fc9b0d75f60cdd4d5dad78d24452e997dc08974fa5a9920d76d"></a>CPU_SCI_2_STOP_BITS&#160;</td><td class="fielddoc"><p>Two stop bits. </p>
</td></tr>
</table>

</div>
</div>
<a id="gab332f56e3624de3309bce4e750969179" name="gab332f56e3624de3309bce4e750969179"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab332f56e3624de3309bce4e750969179">&#9670;&#160;</a></span>cpu_sci_mp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__CPU__SCI.html#gab332f56e3624de3309bce4e750969179">cpu_sci_mp</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Multiprocessor mode. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__SCI.html#ga9f24bd6a709fb829c8efe43d0f28cf9d" title="CPU-SCI configuration.">cpu_sci_cfg_t</a> </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggab332f56e3624de3309bce4e750969179a5e3181e6fb8e118c2348976104bae0f5" name="ggab332f56e3624de3309bce4e750969179a5e3181e6fb8e118c2348976104bae0f5"></a>CPU_SCI_MP_OFF&#160;</td><td class="fielddoc"><p>Multiprocessor function disabled. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab332f56e3624de3309bce4e750969179a751b050cbc7675b3ace047b78b215fca" name="ggab332f56e3624de3309bce4e750969179a751b050cbc7675b3ace047b78b215fca"></a>CPU_SCI_MP_ON&#160;</td><td class="fielddoc"><p>Multiprocessor function enabled. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga2ffb10bcdf91143010690867c780d276" name="ga2ffb10bcdf91143010690867c780d276"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ffb10bcdf91143010690867c780d276">&#9670;&#160;</a></span>cpu_sci_clock_div</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__CPU__SCI.html#ga2ffb10bcdf91143010690867c780d276">cpu_sci_clock_div</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock divider for baudrate prescaler. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__SCI.html#ga9f24bd6a709fb829c8efe43d0f28cf9d" title="CPU-SCI configuration.">cpu_sci_cfg_t</a> </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga2ffb10bcdf91143010690867c780d276a399b57f34459ab8e16a0f4c96bc176c1" name="gga2ffb10bcdf91143010690867c780d276a399b57f34459ab8e16a0f4c96bc176c1"></a>CPU_SCI_CLOCK_DIV_4&#160;</td><td class="fielddoc"><p>1/4 clock division. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2ffb10bcdf91143010690867c780d276a4a60bc7931d358501498932a49bc37db" name="gga2ffb10bcdf91143010690867c780d276a4a60bc7931d358501498932a49bc37db"></a>CPU_SCI_CLOCK_DIV_16&#160;</td><td class="fielddoc"><p>1/16 clock division. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2ffb10bcdf91143010690867c780d276a914e38161ad3afc59c3e5d8593fce3cb" name="gga2ffb10bcdf91143010690867c780d276a914e38161ad3afc59c3e5d8593fce3cb"></a>CPU_SCI_CLOCK_DIV_64&#160;</td><td class="fielddoc"><p>1/64 clock division. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2ffb10bcdf91143010690867c780d276a2de4956b29b8810ee1ded947ae93cd4a" name="gga2ffb10bcdf91143010690867c780d276a2de4956b29b8810ee1ded947ae93cd4a"></a>CPU_SCI_CLOCK_DIV_256&#160;</td><td class="fielddoc"><p>1/256 clock division. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga9724483fbfa58afa5a6a57c9752a7982" name="ga9724483fbfa58afa5a6a57c9752a7982"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9724483fbfa58afa5a6a57c9752a7982">&#9670;&#160;</a></span>cpu_sci_sck_cfg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__CPU__SCI.html#ga9724483fbfa58afa5a6a57c9752a7982">cpu_sci_sck_cfg</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCK pin configuration. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__SCI.html#ga9f24bd6a709fb829c8efe43d0f28cf9d" title="CPU-SCI configuration.">cpu_sci_cfg_t</a> </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga9724483fbfa58afa5a6a57c9752a7982a01811207ece228ab6fbb95ba696678ce" name="gga9724483fbfa58afa5a6a57c9752a7982a01811207ece228ab6fbb95ba696678ce"></a>CPU_SCI_SCK_DONTCARE&#160;</td><td class="fielddoc"><p>SCK pin is unused. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga9724483fbfa58afa5a6a57c9752a7982ac557f28ea3d8e73de8b46087b765c659" name="gga9724483fbfa58afa5a6a57c9752a7982ac557f28ea3d8e73de8b46087b765c659"></a>CPU_SCI_SCK_OUTPUT&#160;</td><td class="fielddoc"><p>SCK pin is used as a clock output. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga9724483fbfa58afa5a6a57c9752a7982a6c52822cb0485023bb976acaf04224e7" name="gga9724483fbfa58afa5a6a57c9752a7982a6c52822cb0485023bb976acaf04224e7"></a>CPU_SCI_SCK_INPUT&#160;</td><td class="fielddoc"><p>SCK pin is used as a clock input. </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga9a425096fc20de2c513d954755124412" name="ga9a425096fc20de2c513d954755124412"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a425096fc20de2c513d954755124412">&#9670;&#160;</a></span>cpu_sci_interrupt_priority_set()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void cpu_sci_interrupt_priority_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__STD__LIBC.html#gae1affc9ca37cfb624959c866a73f83c2">uint8_t</a>&#160;</td>
          <td class="paramname"><em>priority</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Set the interrupt priority level for CPU-SCI. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">priority</td><td>The priority ranging from <code>0</code> to <code>15</code>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga87856736bde65745ba4be7cad736e24b" name="ga87856736bde65745ba4be7cad736e24b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87856736bde65745ba4be7cad736e24b">&#9670;&#160;</a></span>cpu_sci_config_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void cpu_sci_config_set </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="group__CPU__SCI.html#ga9f24bd6a709fb829c8efe43d0f28cf9d">cpu_sci_cfg_t</a> *&#160;</td>
          <td class="paramname"><em>cfg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure a CPU-SCI for transfer. </p>
<p>Configuring the CPU-SCI in <code>cfg</code> does not start the transfer. To start the transfer, use either <a class="el" href="group__CPU__SCI.html#gaa68a5fe1572154ea20b19873ba4e36db">cpu_sci_with_dmac_enable</a> (for SCI+DMAC mode) or <a class="el" href="group__CPU__SCI.html#ga6d531d6200691ce729db741de10bd177">cpu_sci_write_value_set</a> (for normal mode). The CPU-SCI is forcefully stopped upon starting the configuration. If the CPU_SCI is currently operating int SCI+DMAC mode, use <a class="el" href="group__CPU__DMAC.html#gaa25f9dd1ea61b12deaefec4f77d64131">cpu_dmac_channel_wait</a> with the corresponding CPU-DMAC channel to wait until the transfer is complete.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">cfg</td><td>The CPU-SCI transfer configuration.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__SCI.html#gaa68a5fe1572154ea20b19873ba4e36db" title="Execute a CPU-SCI transfer in CPI+DMAC mode.">cpu_sci_with_dmac_enable</a> </dd>
<dd>
<a class="el" href="group__CPU__SCI.html#ga6d531d6200691ce729db741de10bd177" title="Execute a single byte CPU-SCI transfer in normal mode.">cpu_sci_write_value_set</a> </dd>
<dd>
<a class="el" href="group__CPU__SCI.html#ga5024c1d2dcb3c6cc58315e2e63899294" title="Returns the last value read during CPU-SCI transfer in normal mode.">cpu_sci_read_value_get</a> </dd></dl>

</div>
</div>
<a id="gaa68a5fe1572154ea20b19873ba4e36db" name="gaa68a5fe1572154ea20b19873ba4e36db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa68a5fe1572154ea20b19873ba4e36db">&#9670;&#160;</a></span>cpu_sci_with_dmac_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void cpu_sci_with_dmac_enable </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="group__CPU__SCI.html#ga9f24bd6a709fb829c8efe43d0f28cf9d">cpu_sci_cfg_t</a> *&#160;</td>
          <td class="paramname"><em>cfg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Execute a CPU-SCI transfer in CPI+DMAC mode. </p>
<p>Every transfer should be configured with <a class="el" href="group__CPU__SCI.html#ga87856736bde65745ba4be7cad736e24b">cpu_sci_config_set</a> first. The corresponding DMAC channed should be started with <a class="el" href="group__CPU__DMAC.html#ga2b26ef48721710c7c902a5b7c22120f1">cpu_dmac_channel_start</a> as well.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">cfg</td><td>The CPU-SCI transfer configuration.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__SCI.html#ga87856736bde65745ba4be7cad736e24b" title="Configure a CPU-SCI for transfer.">cpu_sci_config_set</a> </dd>
<dd>
<a class="el" href="group__CPU__SCI.html#ga6d531d6200691ce729db741de10bd177" title="Execute a single byte CPU-SCI transfer in normal mode.">cpu_sci_write_value_set</a> </dd>
<dd>
<a class="el" href="group__CPU__SCI.html#ga5024c1d2dcb3c6cc58315e2e63899294" title="Returns the last value read during CPU-SCI transfer in normal mode.">cpu_sci_read_value_get</a> </dd></dl>

</div>
</div>
<a id="ga6d531d6200691ce729db741de10bd177" name="ga6d531d6200691ce729db741de10bd177"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d531d6200691ce729db741de10bd177">&#9670;&#160;</a></span>cpu_sci_write_value_set()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void cpu_sci_write_value_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__STD__LIBC.html#gae1affc9ca37cfb624959c866a73f83c2">uint8_t</a>&#160;</td>
          <td class="paramname"><em>value</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Execute a single byte CPU-SCI transfer in normal mode. </p>
<p>Every transfer is bidirectional, reading is done alowng with writing. To get the readen valuer call <a class="el" href="group__CPU__SCI.html#ga5024c1d2dcb3c6cc58315e2e63899294">cpu_sci_read_value_get</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">value</td><td>Value for transmitting.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__SCI.html#ga87856736bde65745ba4be7cad736e24b" title="Configure a CPU-SCI for transfer.">cpu_sci_config_set</a> </dd>
<dd>
<a class="el" href="group__CPU__SCI.html#ga5024c1d2dcb3c6cc58315e2e63899294" title="Returns the last value read during CPU-SCI transfer in normal mode.">cpu_sci_read_value_get</a> </dd></dl>

</div>
</div>
<a id="ga5024c1d2dcb3c6cc58315e2e63899294" name="ga5024c1d2dcb3c6cc58315e2e63899294"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5024c1d2dcb3c6cc58315e2e63899294">&#9670;&#160;</a></span>cpu_sci_read_value_get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="group__STD__LIBC.html#gae1affc9ca37cfb624959c866a73f83c2">uint8_t</a> cpu_sci_read_value_get </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the last value read during CPU-SCI transfer in normal mode. </p>
<p>This function returns the value readen diring last <a class="el" href="group__CPU__SCI.html#ga6d531d6200691ce729db741de10bd177">cpu_sci_write_value_set</a> call.</p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__SCI.html#ga87856736bde65745ba4be7cad736e24b" title="Configure a CPU-SCI for transfer.">cpu_sci_config_set</a> </dd>
<dd>
<a class="el" href="group__CPU__SCI.html#ga6d531d6200691ce729db741de10bd177" title="Execute a single byte CPU-SCI transfer in normal mode.">cpu_sci_write_value_set</a></dd></dl>
<dl class="section return"><dt>Returns</dt><dd>Not yet documented. </dd></dl>

</div>
</div>
<a id="ga9252aa9e661da253b26a7c35205475e4" name="ga9252aa9e661da253b26a7c35205475e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9252aa9e661da253b26a7c35205475e4">&#9670;&#160;</a></span>cpu_sci_wait()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void cpu_sci_wait </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Waits for CPU-SCI transfer end. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__SCI.html#ga87856736bde65745ba4be7cad736e24b" title="Configure a CPU-SCI for transfer.">cpu_sci_config_set</a> </dd>
<dd>
cpu_sci_value_write_set </dd></dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.9.6-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer"><a href="https://github.com/yaul-org"><img class="footer" src="GitHub-dark.svg" width="104" height="31" alt="GitHub"/></a></li>
  </ul>
</div>
</body>
</html>
