# TCL File Generated by Component Editor 16.0
# Mon Feb 18 00:41:44 GMT 2019
# DO NOT MODIFY


# 
# test_wrapper "test_wrapper" v1.2
# Zifan Wang 2019.02.18.00:41:44
# Testbench Wrapper
# 

# 
# request TCL package from ACDS 16.0
# 
package require -exact qsys 16.0


# 
# module test_wrapper
# 
set_module_property DESCRIPTION "Testbench Wrapper"
set_module_property NAME test_wrapper
set_module_property VERSION 1.2
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR "Zifan Wang"
set_module_property DISPLAY_NAME test_wrapper
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL test_wrapper
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file test_wrapper.v VERILOG PATH test_wrapper.v TOP_LEVEL_FILE
add_fileset_file randomiser.v VERILOG PATH randomiser.v
add_fileset_file driver.v VERILOG PATH driver.v
add_fileset_file monitor.v VERILOG PATH monitor.v


# 
# parameters
# 
add_parameter WIDTH INTEGER 32
set_parameter_property WIDTH DEFAULT_VALUE 32
set_parameter_property WIDTH DISPLAY_NAME WIDTH
set_parameter_property WIDTH TYPE INTEGER
set_parameter_property WIDTH UNITS None
set_parameter_property WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property WIDTH HDL_PARAMETER true


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset reset Input 1


# 
# connection point slave
# 
add_interface slave avalon end
set_interface_property slave addressUnits WORDS
set_interface_property slave associatedClock clock
set_interface_property slave associatedReset reset
set_interface_property slave bitsPerSymbol 8
set_interface_property slave burstOnBurstBoundariesOnly false
set_interface_property slave burstcountUnits WORDS
set_interface_property slave explicitAddressSpan 0
set_interface_property slave holdTime 0
set_interface_property slave linewrapBursts false
set_interface_property slave maximumPendingReadTransactions 0
set_interface_property slave maximumPendingWriteTransactions 0
set_interface_property slave readLatency 0
set_interface_property slave readWaitTime 1
set_interface_property slave setupTime 0
set_interface_property slave timingUnits Cycles
set_interface_property slave writeWaitTime 0
set_interface_property slave ENABLED true
set_interface_property slave EXPORT_OF ""
set_interface_property slave PORT_NAME_MAP ""
set_interface_property slave CMSIS_SVD_VARIABLES ""
set_interface_property slave SVD_ADDRESS_GROUP ""

add_interface_port slave slave_address address Input 4
add_interface_port slave slave_read read Input 1
add_interface_port slave slave_write write Input 1
add_interface_port slave slave_writedata writedata Input WIDTH
add_interface_port slave slave_readdata readdata Output WIDTH
set_interface_assignment slave embeddedsw.configuration.isFlash 0
set_interface_assignment slave embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment slave embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment slave embeddedsw.configuration.isPrintableDevice 0


# 
# connection point clock_tb
# 
add_interface clock_tb clock end
set_interface_property clock_tb clockRate 0
set_interface_property clock_tb ENABLED true
set_interface_property clock_tb EXPORT_OF ""
set_interface_property clock_tb PORT_NAME_MAP ""
set_interface_property clock_tb CMSIS_SVD_VARIABLES ""
set_interface_property clock_tb SVD_ADDRESS_GROUP ""

add_interface_port clock_tb clk_tb clk Input 1


# 
# connection point reset_tb
# 
add_interface reset_tb reset end
set_interface_property reset_tb associatedClock clock_tb
set_interface_property reset_tb synchronousEdges DEASSERT
set_interface_property reset_tb ENABLED true
set_interface_property reset_tb EXPORT_OF ""
set_interface_property reset_tb PORT_NAME_MAP ""
set_interface_property reset_tb CMSIS_SVD_VARIABLES ""
set_interface_property reset_tb SVD_ADDRESS_GROUP ""

add_interface_port reset_tb reset_tb reset Input 1


# 
# connection point dut_conduit
# 
add_interface dut_conduit conduit end
set_interface_property dut_conduit associatedClock clock_tb
set_interface_property dut_conduit associatedReset reset_tb
set_interface_property dut_conduit ENABLED true
set_interface_property dut_conduit EXPORT_OF ""
set_interface_property dut_conduit PORT_NAME_MAP ""
set_interface_property dut_conduit CMSIS_SVD_VARIABLES ""
set_interface_property dut_conduit SVD_ADDRESS_GROUP ""

add_interface_port dut_conduit dut_a dut_a Output WIDTH
add_interface_port dut_conduit dut_b dut_b Output WIDTH
add_interface_port dut_conduit dut_s dut_s Input WIDTH

