

@INPROCEEDINGS{microsoft, 
author={Putnam, A. and Caulfield, A.M. and Chung, E.S. and Chiou, D. and Constantinides, K. and Demme, J. and Esmaeilzadeh, H. and Fowers, J. and Gopal, G.P. and Gray, J. and Haselman, M. and Hauck, S. and Heil, S. and Hormati, A. and Kim, J.-Y. and Lanka, S. and Larus, J. and Peterson, E. and Pope, S. and Smith, A. and Thong, J. and Xiao, P.Y. and Burger, D.}, 
booktitle={2014 ACM/IEEE 41st International Symposium on Computer Architecture (ISCA)}, 
title="{A Reconfigurable Fabric for Accelerating Large-scale Datacenter Services}", 
year={2014}, 
pages={13-24}, 
month={June},}

@INPROCEEDINGS{candice, 
author={Junying Chen and Yu, A.C.H. and So, H.K.-H.}, 
booktitle={2012 International Conference on Field-Programmable Technology (FPT)}, 
title="{Design Considerations of Real-time Adaptive Beamformer for Medical Ultrasound Research using FPGA and GPU}", 
year={2012}, 
pages={198-205}, 
month={Dec},}

@INPROCEEDINGS{mingo, 
author={Yuk-Ming Choi and So, H.K.-H.}, 
booktitle={2014 IEEE 25th International Conference on Application-specific Systems, Architectures and Processors (ASAP)}, 
title="{Map-reduce Processing of K-means Algorithm with FPGA-accelerated Computer Cluster}", 
year={2014}, 
pages={9-16}, 
month={June},}


@INPROCEEDINGS{quickdough, 
    author={Cheng Liu and Ho-Cheung Ng and Hayden Kwok-Hay So}, 
    booktitle={2015 International Conference on Field Programmable Technology (FPT)}, 
    title="{QuickDough: A Rapid FPGA Loop Accelerator Design Framework Using Soft CGRA Overlay}", 
    year={2015}, 
	pages={56-63}, 
    month={Dec},
}

@INPROCEEDINGS{quickdough_fsp, 
    author={Cheng Liu and Ho-Cheung Ng and Hayden Kwok-Hay So}, 
    booktitle={2nd International Workshop on FPGAs for Software Programmers (FSP)}, 
    title="{Automatic Nested Loop Acceleration on FPGAs Using Soft CGRA Overlay}", 
    year={2015}, 
    month={Sep},
}

@incollection{haydenBook,
  author      = "Hayden Kwok-Hay So and Cheng Liu",
  title       = "{FPGA Overlays}",
  editor      = "F. Hannig, D. Koch and D. Ziener",
  booktitle   = "{FPGAs for Software Engineers}",
  publisher   = "Springer",
  year        = 2016,
}

@book{com_arc_book,
     author = {Patterson, David A. and Hennessy, John L.},
     title = {Computer Architecture: A Quantitative Approach},
     year = {2007},
     publisher = {Morgan Kaufmann Publishers Inc.},
     address = {San Francisco, CA, USA},
     edition = "Forth",
}

@book{com_arc_book_basic,
     author = {Patterson, David A. and Hennessy, John L.},
     title = {Computer Organization and Design:  The Hardware/Software Interface},
     year = {2009},
     publisher = {Morgan Kaufmann Publishers Inc.},
     address = {San Francisco, CA, USA},
     edition = "Forth",
} 


@INPROCEEDINGS{quku, 
author={Shukla, S. and Bergmann, N.W. and Becker, J.}, 
booktitle={IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures, 2006}, 
title={QUKU: a two-level reconfigurable architecture}, 
year={2006}, 
pages={6 pp.-},
month={March},}

@INPROCEEDINGS{Kissler,
    author = {Dmitrij Kissler and Frank Hannig and Alexey Kupriyanov and Jürgen Teich},
    title = "{A Dynamically Reconfigurable Weakly Programmable Processor Array Architecture Template}",
    booktitle = {Proceedings of the 2nd International Workshop on Reconfigurable Communication-centric Systems-on-Chip},
    year = {2006},
}

@INPROCEEDINGS{Ricardo, 
author={Ferreira, R. and Vendramini, J.G. and Mucida, L. and Pereira, M.M. and Carro, L.}, 
booktitle= {Proceedings of the 14th International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES) 2001}, 
title="{An FPGA-based Heterogeneous Coarse-Grained Dynamically Reconfigurable Architecture}", 
year={2011}, 
pages={195-204}, 
month={Oct},}

@incollection{adres,
    year={2003},
    booktitle={Field Programmable Logic and Application},
    editor={Peter Y. K. Cheung and GeorgeA Constantinides},
    title="{ADRES: An Architecture with Tightly Coupled VLIW Processor and Coarse-Grained Reconfigurable Matrix}",
    publisher={Springer Berlin Heidelberg},
    author={Bingfeng Mei and Serge Vernalde and Diederik Verkest and Hugo De Man and Rudy Lauwereins},
    pages={61-70},
}


@ARTICLE{microblaze, 
journal="{Xilinx Inc.}", 
title="{UG081: MicroBlaze Processor Reference Guide}", 
year={2011}, 
}

@misc{niosII,
      author = "{Altera Corporation}",
      title = "{Nios II Processor: Overview}",
      url = "http://www.altera.com/products/processors/overview.html",
}

@INPROCEEDINGS{idea, 
author={Hui Yan Cheah and Fahmy, S.A. and Maskell, D.L.}, 
booktitle={2012 International Conference on Field-Programmable Technology (FPT)}, 
title="{iDEA: A DSP block based FPGA soft processor}", 
year={2012}, 
pages={151-158},
month={Dec},}

@inproceedings{octavo,
 author = {LaForest, Charles Eric and Steffan, John Gregory},
 title = "{OCTAVO: An FPGA-centric Processor Family}",
 booktitle = {Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays},
 series = {FPGA '12},
 year = {2012},
 pages = {219--228},
 numpages = {10},
} 

@inproceedings{guy_vector,
 author = {Yu, Jason and Lemieux, Guy and Eagleston, Christpher},
 title = "{Vector Processing As a Soft-core CPU Accelerator}",
 booktitle = {Proceedings of the 16th International ACM/SIGDA Symposium on Field Programmable Gate Arrays},
 series = {FPGA '08},
 year = {2008},
 pages = {222--232},
 numpages = {11},
} 

@inproceedings{vespa,
 author = {Yiannacouras, Peter and Steffan, J. Gregory and Rose, Jonathan},
 title = "{VESPA: Portable, Scalable, and Flexible FPGA-based Vector Processors}",
 booktitle = {Proceedings of the 2008 International Conference on Compilers, Architectures and Synthesis for Embedded Systems},
 series = {CASES '08},
 year = {2008},
 pages = {61--70},
 numpages = {10},
} 

@inproceedings{vegas,
 author = {Chou, Christopher H. and Severance, Aaron and Brant, Alex D. and Liu, Zhiduo and Sant, Saurabh and Lemieux, Guy G.F.},
 title = "{VEGAS: Soft Vector Processor with Scratchpad Memory}",
 booktitle = {Proceedings of the 19th ACM/SIGDA International Symposium on Field Programmable Gate Arrays},
 series = {FPGA '11},
 year = {2011},
 pages = {15--24},
 numpages = {10},
}

@INPROCEEDINGS{delay_vliw, 
author={Anjam, F. and Nadeem, M. and Wong, S.}, 
booktitle={2010 International Conference on Field-Programmable Technology (FPT)}, 
title="{A VLIW Softcore Processor With Dynamically Adjustable Issue-slots}", 
year={2010}, 
pages={393-398},
month={Dec},}

@inproceedings{custom_vliw,
 author = {Jones, Alex K. and Hoare, Raymond and Kusic, Dara and Fazekas, Joshua and Foster, John},
 title = "{An FPGA-based VLIW Processor with Custom Hardware Execution}",
 booktitle = {Proceedings of the 2005 ACM/SIGDA 13th International Symposium on Field-programmable Gate Arrays},
 series = {FPGA '05},
 year = {2005},
 pages = {107--117},
 numpages = {11},
}

@INPROCEEDINGS{wayne_custard, 
author={Dimond, R. and Mencer, O. and Luk, W.}, 
booktitle={2005 International Conference on Field Programmable Logic and Applications}, 
title="{CUSTARD - A Customisable Threaded FPGA Soft Processor and Tools}", 
year={2005}, 
pages={1-6}, 
month={Aug},}

@INPROCEEDINGS{spree, 
author={Labrecque, M. and Steffan, J.G.}, 
booktitle={International Conference on Field Programmable Logic and Applications, 2007 (FPL 2007) }, 
title="{Improving Pipelined Soft Processors with Multithreading}", 
year={2007}, 
pages={210-215},
month={Aug},}

@INPROCEEDINGS{network_processor, 
author={Buciak, P. and Botwicz, J.}, 
booktitle={Design and Diagnostics of Electronic Circuits and Systems, 2007. DDECS '07. IEEE}, 
title="{Lightweight Multi-threaded Network Processor Core in FPGA}", 
year={2007}, 
pages={1-5}, 
month={April},}

@INPROCEEDINGS{network_processor_cn, 
author={Zhen Liu and Kai Zheng and Bin Liu}, 
booktitle={Proceedings of 2004 IEEE International Conference on Field-Programmable Technology}, 
title="{FPGA implementation of Hierarchical Memory Architecture for Network Processors}", 
year={2004}, 
pages={295-298},
month={Dec},}

@misc{plasma,
      author = "{OpenCores}",
      title = "{Plasma - most MIPS I(TM) opcodes}",
      url = "http://opencores.com/project,plasma",
}

@INPROCEEDINGS{mblite, 
author={Kranenburg, T. and van Leuken, R.}, 
booktitle={Design, Automation Test in Europe Conference Exhibition (DATE), 2010}, 
title="{MB-LITE: A Robust, light-weight soft-core implementation of the MicroBlaze architecture}", 
year={2010}, 
pages={997-1000}, 
month={March},}


@misc{mips,
      author = "{Imagination Technologies Limited}",
      title = "{MIPS Architectures}",
      url = "http://imgtec.com/mips/architectures/",
}

@misc{riscv,
      author = "{RISC-V Community}",
      title = "{The RISC-V Instruction Set Architecture}",
      url = "http://riscv.org/",
}

@misc{riscv_spec,
      author = "Andrew Waterman and Yunsup Lee and David Patterson and Krste Asanović",
      title = "{Volume I: User-Level ISA Version 2.0, The RISC-V Instruction Set Manual}",
      url = "http://riscv.org/spec/riscv-spec-v2.0.pdf",
}


@misc{zscale,
      author = "{UC Berkeley Architecture Research}",
      title = "{Verilog version of Z-scale}",
      url = "https://github.com/ucb-bar/vscale",
}

@INPROCEEDINGS{grvi, 
    author={Jan Gray}, 
    booktitle={2016 IEEE 24th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)}, 
    title="{GRVI Phalanx: A Massively Parallel RISC-V FPGA Accelerator Accelerator}", 
    year={2016},  
    month={May},
}

@webpage{vectorblox,
      author = "{VectorBlox Computing Inc.}",
      title = "{VectorBlox/risc-v}",
      url = "{https://github.com/VectorBlox/risc-v}",
}

@INPROCEEDINGS{murac, 
    author={B. K. Hamilton and M. Inggs and H. K. H. So}, 
    booktitle={2014 24th International Conference on Field Programmable Logic and Applications (FPL)}, 
    title="{Mixed-Architecture Process Scheduling on Tightly Coupled Reconfigurable Computers}", 
    year={2014}, 
    pages={1-4}, 
    month={Sept},
}

@inproceedings{dehon,
 author = {DeHon, Andr{\'e}},
 title = "{DPGA Utilization and Application}",
 booktitle = {Proceedings of the 1996 ACM Fourth International Symposium on Field-programmable Gate Arrays},
 series = {FPGA '96},
 year = {1996},
 location = {Monterey, California, USA},
 pages = {115--121},
 numpages = {7},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

