<!DOCTYPE html>
<html lang="en">
  
  <head>
  <meta charset="UTF-8">
  <title>Performance Modeling, Benchmarking and Simulation of High Performance Computer Systems</title>
  <meta name="viewport" content="width=device-width, initial-scale=1">
  <meta name="theme-color" content="#191919">
  <!--<link rel="stylesheet" href="/css/normalize.css">-->
  <link rel="stylesheet" href="css/normalize.css">
  <link href='https://fonts.googleapis.com/css?family=Open+Sans:400,700' rel='stylesheet' type='text/css'>
  <link rel="stylesheet" type="text/css" href="https://maxcdn.bootstrapcdn.com/font-awesome/4.7.0/css/font-awesome.min.css">
  <link rel="stylesheet" href="css/cayman.css">
</head>


  <body>
    <section class="page-header">
  
  
  
    
    
  
    
    
  
    
    
  
    
    
  
    
    
  
    
    
  
    
    
  
    
    
  
    
    
  
    
    
  
    
    
  
    
    
  
    
    
  
    
    
  
    
    
      <a class="btn" href="index.html">Welcome</a>
    
  
    
    
      <a class="btn" href="schedule.html">Schedule</a>
    
  
    
    
      <a class="btn" href="proceedings.html">Proceedings</a>
    
  
    
    
      <a class="btn" href="programmecommittee.html">Programme Committee</a>
    
  
    
    
      <a class="btn" href="submit.html">Submit Paper</a>
    
  

  <div class="site-title">
    <div class="site-logo"><img class="sclogo" src="assets/images/sclogo.png"></img></div>
    <div class="site-intro"><h2 class="project-introline">15th IEEE International Workshop on</h2></div>
    <div class="site-headline"><h1 class="project-name">Performance Modeling, Benchmarking and Simulation of High Performance Computer Systems</h1></div>
    <div class="site-subline"><h2 class="project-tagline">held in conjunction with SC24&#58; The International Conference for High Performance Computing, Networking, Storage and Analysis</h2></div>
    <!--<div class="site-coop"><h3 class="project-coop">In cooperation with <img class="tchpc-logo" src="assets/images/tchpc_logo.png"></img></h3></div>-->
  </div>

</section>


    <section class="main-content">
      
      <p><strong>10:50 - 11:10</strong><br />
<strong>Microarchitectural comparison and in-core modeling of state-of-the-art CPUs: Grace, Sapphire Rapids, and Zen 4</strong></p>

<p>Jan Laukemann, Georg Hager, Gerhard Wellein<br />
<em>University of Erlangen-Nuremberg, Germany</em></p>

<p><em>With NVIDIA’s release of the Grace Superchip, all three big semiconductor companies in HPC (AMD, Intel, NVIDIA) are currently competing in the race for the best CPU. In this work we analyze the performance of these state-of-the-art CPUs and create an accurate in-core performance model for their microarchitectures (Zen 4, Golden Cove, and Neoverse V2), extending the Open Source Architecture Code Analyzer (OSACA) tool and comparing it with LLVM-MCA. Starting from the peculiarities and upsides/downsides of a single core, we extend our comparison by a variety of microbenchmarks and the capabilities of a full node. The “write-allocate (WA) evasion” feature, which can automatically reduce the memory traffic caused by write misses, receives special attention; we show that the Grace Superchip has a next-to-optimal implementation of WA evasion, and that the only way to avoid write allocates on Zen 4 is the explicit use of non-temporal stores.</em></p>


      <footer class="site-footer">
  <span class="site-footer-owner">The <a href="https://pmbs-workshop.github.io">PMBS24</a> site is maintained by <a href="https://cs.york.ac.uk/~saw">Steven Wright</a>.</span>
</footer>


    </section>

  </body>
</html>
