
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//cut_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401500 <.init>:
  401500:	stp	x29, x30, [sp, #-16]!
  401504:	mov	x29, sp
  401508:	bl	401940 <ferror@plt+0x60>
  40150c:	ldp	x29, x30, [sp], #16
  401510:	ret

Disassembly of section .plt:

0000000000401520 <mbrtowc@plt-0x20>:
  401520:	stp	x16, x30, [sp, #-16]!
  401524:	adrp	x16, 41a000 <ferror@plt+0x18720>
  401528:	ldr	x17, [x16, #4088]
  40152c:	add	x16, x16, #0xff8
  401530:	br	x17
  401534:	nop
  401538:	nop
  40153c:	nop

0000000000401540 <mbrtowc@plt>:
  401540:	adrp	x16, 41b000 <ferror@plt+0x19720>
  401544:	ldr	x17, [x16]
  401548:	add	x16, x16, #0x0
  40154c:	br	x17

0000000000401550 <memcpy@plt>:
  401550:	adrp	x16, 41b000 <ferror@plt+0x19720>
  401554:	ldr	x17, [x16, #8]
  401558:	add	x16, x16, #0x8
  40155c:	br	x17

0000000000401560 <memmove@plt>:
  401560:	adrp	x16, 41b000 <ferror@plt+0x19720>
  401564:	ldr	x17, [x16, #16]
  401568:	add	x16, x16, #0x10
  40156c:	br	x17

0000000000401570 <_exit@plt>:
  401570:	adrp	x16, 41b000 <ferror@plt+0x19720>
  401574:	ldr	x17, [x16, #24]
  401578:	add	x16, x16, #0x18
  40157c:	br	x17

0000000000401580 <fwrite_unlocked@plt>:
  401580:	adrp	x16, 41b000 <ferror@plt+0x19720>
  401584:	ldr	x17, [x16, #32]
  401588:	add	x16, x16, #0x20
  40158c:	br	x17

0000000000401590 <strlen@plt>:
  401590:	adrp	x16, 41b000 <ferror@plt+0x19720>
  401594:	ldr	x17, [x16, #40]
  401598:	add	x16, x16, #0x28
  40159c:	br	x17

00000000004015a0 <exit@plt>:
  4015a0:	adrp	x16, 41b000 <ferror@plt+0x19720>
  4015a4:	ldr	x17, [x16, #48]
  4015a8:	add	x16, x16, #0x30
  4015ac:	br	x17

00000000004015b0 <error@plt>:
  4015b0:	adrp	x16, 41b000 <ferror@plt+0x19720>
  4015b4:	ldr	x17, [x16, #56]
  4015b8:	add	x16, x16, #0x38
  4015bc:	br	x17

00000000004015c0 <ferror_unlocked@plt>:
  4015c0:	adrp	x16, 41b000 <ferror@plt+0x19720>
  4015c4:	ldr	x17, [x16, #64]
  4015c8:	add	x16, x16, #0x40
  4015cc:	br	x17

00000000004015d0 <__cxa_atexit@plt>:
  4015d0:	adrp	x16, 41b000 <ferror@plt+0x19720>
  4015d4:	ldr	x17, [x16, #72]
  4015d8:	add	x16, x16, #0x48
  4015dc:	br	x17

00000000004015e0 <qsort@plt>:
  4015e0:	adrp	x16, 41b000 <ferror@plt+0x19720>
  4015e4:	ldr	x17, [x16, #80]
  4015e8:	add	x16, x16, #0x50
  4015ec:	br	x17

00000000004015f0 <lseek@plt>:
  4015f0:	adrp	x16, 41b000 <ferror@plt+0x19720>
  4015f4:	ldr	x17, [x16, #88]
  4015f8:	add	x16, x16, #0x58
  4015fc:	br	x17

0000000000401600 <__fpending@plt>:
  401600:	adrp	x16, 41b000 <ferror@plt+0x19720>
  401604:	ldr	x17, [x16, #96]
  401608:	add	x16, x16, #0x60
  40160c:	br	x17

0000000000401610 <fileno@plt>:
  401610:	adrp	x16, 41b000 <ferror@plt+0x19720>
  401614:	ldr	x17, [x16, #104]
  401618:	add	x16, x16, #0x68
  40161c:	br	x17

0000000000401620 <fclose@plt>:
  401620:	adrp	x16, 41b000 <ferror@plt+0x19720>
  401624:	ldr	x17, [x16, #112]
  401628:	add	x16, x16, #0x70
  40162c:	br	x17

0000000000401630 <nl_langinfo@plt>:
  401630:	adrp	x16, 41b000 <ferror@plt+0x19720>
  401634:	ldr	x17, [x16, #120]
  401638:	add	x16, x16, #0x78
  40163c:	br	x17

0000000000401640 <fopen@plt>:
  401640:	adrp	x16, 41b000 <ferror@plt+0x19720>
  401644:	ldr	x17, [x16, #128]
  401648:	add	x16, x16, #0x80
  40164c:	br	x17

0000000000401650 <malloc@plt>:
  401650:	adrp	x16, 41b000 <ferror@plt+0x19720>
  401654:	ldr	x17, [x16, #136]
  401658:	add	x16, x16, #0x88
  40165c:	br	x17

0000000000401660 <strncmp@plt>:
  401660:	adrp	x16, 41b000 <ferror@plt+0x19720>
  401664:	ldr	x17, [x16, #144]
  401668:	add	x16, x16, #0x90
  40166c:	br	x17

0000000000401670 <bindtextdomain@plt>:
  401670:	adrp	x16, 41b000 <ferror@plt+0x19720>
  401674:	ldr	x17, [x16, #152]
  401678:	add	x16, x16, #0x98
  40167c:	br	x17

0000000000401680 <__libc_start_main@plt>:
  401680:	adrp	x16, 41b000 <ferror@plt+0x19720>
  401684:	ldr	x17, [x16, #160]
  401688:	add	x16, x16, #0xa0
  40168c:	br	x17

0000000000401690 <fgetc@plt>:
  401690:	adrp	x16, 41b000 <ferror@plt+0x19720>
  401694:	ldr	x17, [x16, #168]
  401698:	add	x16, x16, #0xa8
  40169c:	br	x17

00000000004016a0 <memset@plt>:
  4016a0:	adrp	x16, 41b000 <ferror@plt+0x19720>
  4016a4:	ldr	x17, [x16, #176]
  4016a8:	add	x16, x16, #0xb0
  4016ac:	br	x17

00000000004016b0 <putchar_unlocked@plt>:
  4016b0:	adrp	x16, 41b000 <ferror@plt+0x19720>
  4016b4:	ldr	x17, [x16, #184]
  4016b8:	add	x16, x16, #0xb8
  4016bc:	br	x17

00000000004016c0 <calloc@plt>:
  4016c0:	adrp	x16, 41b000 <ferror@plt+0x19720>
  4016c4:	ldr	x17, [x16, #192]
  4016c8:	add	x16, x16, #0xc0
  4016cc:	br	x17

00000000004016d0 <realloc@plt>:
  4016d0:	adrp	x16, 41b000 <ferror@plt+0x19720>
  4016d4:	ldr	x17, [x16, #200]
  4016d8:	add	x16, x16, #0xc8
  4016dc:	br	x17

00000000004016e0 <getc_unlocked@plt>:
  4016e0:	adrp	x16, 41b000 <ferror@plt+0x19720>
  4016e4:	ldr	x17, [x16, #208]
  4016e8:	add	x16, x16, #0xd0
  4016ec:	br	x17

00000000004016f0 <strrchr@plt>:
  4016f0:	adrp	x16, 41b000 <ferror@plt+0x19720>
  4016f4:	ldr	x17, [x16, #216]
  4016f8:	add	x16, x16, #0xd8
  4016fc:	br	x17

0000000000401700 <__gmon_start__@plt>:
  401700:	adrp	x16, 41b000 <ferror@plt+0x19720>
  401704:	ldr	x17, [x16, #224]
  401708:	add	x16, x16, #0xe0
  40170c:	br	x17

0000000000401710 <abort@plt>:
  401710:	adrp	x16, 41b000 <ferror@plt+0x19720>
  401714:	ldr	x17, [x16, #232]
  401718:	add	x16, x16, #0xe8
  40171c:	br	x17

0000000000401720 <posix_fadvise@plt>:
  401720:	adrp	x16, 41b000 <ferror@plt+0x19720>
  401724:	ldr	x17, [x16, #240]
  401728:	add	x16, x16, #0xf0
  40172c:	br	x17

0000000000401730 <mbsinit@plt>:
  401730:	adrp	x16, 41b000 <ferror@plt+0x19720>
  401734:	ldr	x17, [x16, #248]
  401738:	add	x16, x16, #0xf8
  40173c:	br	x17

0000000000401740 <memcmp@plt>:
  401740:	adrp	x16, 41b000 <ferror@plt+0x19720>
  401744:	ldr	x17, [x16, #256]
  401748:	add	x16, x16, #0x100
  40174c:	br	x17

0000000000401750 <textdomain@plt>:
  401750:	adrp	x16, 41b000 <ferror@plt+0x19720>
  401754:	ldr	x17, [x16, #264]
  401758:	add	x16, x16, #0x108
  40175c:	br	x17

0000000000401760 <getopt_long@plt>:
  401760:	adrp	x16, 41b000 <ferror@plt+0x19720>
  401764:	ldr	x17, [x16, #272]
  401768:	add	x16, x16, #0x110
  40176c:	br	x17

0000000000401770 <strcmp@plt>:
  401770:	adrp	x16, 41b000 <ferror@plt+0x19720>
  401774:	ldr	x17, [x16, #280]
  401778:	add	x16, x16, #0x118
  40177c:	br	x17

0000000000401780 <__ctype_b_loc@plt>:
  401780:	adrp	x16, 41b000 <ferror@plt+0x19720>
  401784:	ldr	x17, [x16, #288]
  401788:	add	x16, x16, #0x120
  40178c:	br	x17

0000000000401790 <fseeko@plt>:
  401790:	adrp	x16, 41b000 <ferror@plt+0x19720>
  401794:	ldr	x17, [x16, #296]
  401798:	add	x16, x16, #0x128
  40179c:	br	x17

00000000004017a0 <fread@plt>:
  4017a0:	adrp	x16, 41b000 <ferror@plt+0x19720>
  4017a4:	ldr	x17, [x16, #304]
  4017a8:	add	x16, x16, #0x130
  4017ac:	br	x17

00000000004017b0 <free@plt>:
  4017b0:	adrp	x16, 41b000 <ferror@plt+0x19720>
  4017b4:	ldr	x17, [x16, #312]
  4017b8:	add	x16, x16, #0x138
  4017bc:	br	x17

00000000004017c0 <ungetc@plt>:
  4017c0:	adrp	x16, 41b000 <ferror@plt+0x19720>
  4017c4:	ldr	x17, [x16, #320]
  4017c8:	add	x16, x16, #0x140
  4017cc:	br	x17

00000000004017d0 <__ctype_get_mb_cur_max@plt>:
  4017d0:	adrp	x16, 41b000 <ferror@plt+0x19720>
  4017d4:	ldr	x17, [x16, #328]
  4017d8:	add	x16, x16, #0x148
  4017dc:	br	x17

00000000004017e0 <strndup@plt>:
  4017e0:	adrp	x16, 41b000 <ferror@plt+0x19720>
  4017e4:	ldr	x17, [x16, #336]
  4017e8:	add	x16, x16, #0x150
  4017ec:	br	x17

00000000004017f0 <strspn@plt>:
  4017f0:	adrp	x16, 41b000 <ferror@plt+0x19720>
  4017f4:	ldr	x17, [x16, #344]
  4017f8:	add	x16, x16, #0x158
  4017fc:	br	x17

0000000000401800 <feof_unlocked@plt>:
  401800:	adrp	x16, 41b000 <ferror@plt+0x19720>
  401804:	ldr	x17, [x16, #352]
  401808:	add	x16, x16, #0x160
  40180c:	br	x17

0000000000401810 <fwrite@plt>:
  401810:	adrp	x16, 41b000 <ferror@plt+0x19720>
  401814:	ldr	x17, [x16, #360]
  401818:	add	x16, x16, #0x168
  40181c:	br	x17

0000000000401820 <fflush@plt>:
  401820:	adrp	x16, 41b000 <ferror@plt+0x19720>
  401824:	ldr	x17, [x16, #368]
  401828:	add	x16, x16, #0x170
  40182c:	br	x17

0000000000401830 <clearerr_unlocked@plt>:
  401830:	adrp	x16, 41b000 <ferror@plt+0x19720>
  401834:	ldr	x17, [x16, #376]
  401838:	add	x16, x16, #0x178
  40183c:	br	x17

0000000000401840 <memchr@plt>:
  401840:	adrp	x16, 41b000 <ferror@plt+0x19720>
  401844:	ldr	x17, [x16, #384]
  401848:	add	x16, x16, #0x180
  40184c:	br	x17

0000000000401850 <fputs_unlocked@plt>:
  401850:	adrp	x16, 41b000 <ferror@plt+0x19720>
  401854:	ldr	x17, [x16, #392]
  401858:	add	x16, x16, #0x188
  40185c:	br	x17

0000000000401860 <__freading@plt>:
  401860:	adrp	x16, 41b000 <ferror@plt+0x19720>
  401864:	ldr	x17, [x16, #400]
  401868:	add	x16, x16, #0x190
  40186c:	br	x17

0000000000401870 <iswprint@plt>:
  401870:	adrp	x16, 41b000 <ferror@plt+0x19720>
  401874:	ldr	x17, [x16, #408]
  401878:	add	x16, x16, #0x198
  40187c:	br	x17

0000000000401880 <printf@plt>:
  401880:	adrp	x16, 41b000 <ferror@plt+0x19720>
  401884:	ldr	x17, [x16, #416]
  401888:	add	x16, x16, #0x1a0
  40188c:	br	x17

0000000000401890 <__assert_fail@plt>:
  401890:	adrp	x16, 41b000 <ferror@plt+0x19720>
  401894:	ldr	x17, [x16, #424]
  401898:	add	x16, x16, #0x1a8
  40189c:	br	x17

00000000004018a0 <__errno_location@plt>:
  4018a0:	adrp	x16, 41b000 <ferror@plt+0x19720>
  4018a4:	ldr	x17, [x16, #432]
  4018a8:	add	x16, x16, #0x1b0
  4018ac:	br	x17

00000000004018b0 <gettext@plt>:
  4018b0:	adrp	x16, 41b000 <ferror@plt+0x19720>
  4018b4:	ldr	x17, [x16, #440]
  4018b8:	add	x16, x16, #0x1b8
  4018bc:	br	x17

00000000004018c0 <fprintf@plt>:
  4018c0:	adrp	x16, 41b000 <ferror@plt+0x19720>
  4018c4:	ldr	x17, [x16, #448]
  4018c8:	add	x16, x16, #0x1c0
  4018cc:	br	x17

00000000004018d0 <setlocale@plt>:
  4018d0:	adrp	x16, 41b000 <ferror@plt+0x19720>
  4018d4:	ldr	x17, [x16, #456]
  4018d8:	add	x16, x16, #0x1c8
  4018dc:	br	x17

00000000004018e0 <ferror@plt>:
  4018e0:	adrp	x16, 41b000 <ferror@plt+0x19720>
  4018e4:	ldr	x17, [x16, #464]
  4018e8:	add	x16, x16, #0x1d0
  4018ec:	br	x17

Disassembly of section .text:

00000000004018f0 <.text>:
  4018f0:	mov	x29, #0x0                   	// #0
  4018f4:	mov	x30, #0x0                   	// #0
  4018f8:	mov	x5, x0
  4018fc:	ldr	x1, [sp]
  401900:	add	x2, sp, #0x8
  401904:	mov	x6, sp
  401908:	movz	x0, #0x0, lsl #48
  40190c:	movk	x0, #0x0, lsl #32
  401910:	movk	x0, #0x40, lsl #16
  401914:	movk	x0, #0x28ac
  401918:	movz	x3, #0x0, lsl #48
  40191c:	movk	x3, #0x0, lsl #32
  401920:	movk	x3, #0x40, lsl #16
  401924:	movk	x3, #0x7e80
  401928:	movz	x4, #0x0, lsl #48
  40192c:	movk	x4, #0x0, lsl #32
  401930:	movk	x4, #0x40, lsl #16
  401934:	movk	x4, #0x7f00
  401938:	bl	401680 <__libc_start_main@plt>
  40193c:	bl	401710 <abort@plt>
  401940:	adrp	x0, 41a000 <ferror@plt+0x18720>
  401944:	ldr	x0, [x0, #4064]
  401948:	cbz	x0, 401950 <ferror@plt+0x70>
  40194c:	b	401700 <__gmon_start__@plt>
  401950:	ret
  401954:	stp	x29, x30, [sp, #-32]!
  401958:	mov	x29, sp
  40195c:	adrp	x0, 41b000 <ferror@plt+0x19720>
  401960:	add	x0, x0, #0x258
  401964:	str	x0, [sp, #24]
  401968:	ldr	x0, [sp, #24]
  40196c:	str	x0, [sp, #24]
  401970:	ldr	x1, [sp, #24]
  401974:	adrp	x0, 41b000 <ferror@plt+0x19720>
  401978:	add	x0, x0, #0x258
  40197c:	cmp	x1, x0
  401980:	b.eq	4019bc <ferror@plt+0xdc>  // b.none
  401984:	adrp	x0, 407000 <ferror@plt+0x5720>
  401988:	add	x0, x0, #0xf30
  40198c:	ldr	x0, [x0]
  401990:	str	x0, [sp, #16]
  401994:	ldr	x0, [sp, #16]
  401998:	str	x0, [sp, #16]
  40199c:	ldr	x0, [sp, #16]
  4019a0:	cmp	x0, #0x0
  4019a4:	b.eq	4019c0 <ferror@plt+0xe0>  // b.none
  4019a8:	ldr	x1, [sp, #16]
  4019ac:	adrp	x0, 41b000 <ferror@plt+0x19720>
  4019b0:	add	x0, x0, #0x258
  4019b4:	blr	x1
  4019b8:	b	4019c0 <ferror@plt+0xe0>
  4019bc:	nop
  4019c0:	ldp	x29, x30, [sp], #32
  4019c4:	ret
  4019c8:	stp	x29, x30, [sp, #-48]!
  4019cc:	mov	x29, sp
  4019d0:	adrp	x0, 41b000 <ferror@plt+0x19720>
  4019d4:	add	x0, x0, #0x258
  4019d8:	str	x0, [sp, #40]
  4019dc:	ldr	x0, [sp, #40]
  4019e0:	str	x0, [sp, #40]
  4019e4:	ldr	x1, [sp, #40]
  4019e8:	adrp	x0, 41b000 <ferror@plt+0x19720>
  4019ec:	add	x0, x0, #0x258
  4019f0:	sub	x0, x1, x0
  4019f4:	asr	x0, x0, #3
  4019f8:	lsr	x1, x0, #63
  4019fc:	add	x0, x1, x0
  401a00:	asr	x0, x0, #1
  401a04:	str	x0, [sp, #32]
  401a08:	ldr	x0, [sp, #32]
  401a0c:	cmp	x0, #0x0
  401a10:	b.eq	401a50 <ferror@plt+0x170>  // b.none
  401a14:	adrp	x0, 407000 <ferror@plt+0x5720>
  401a18:	add	x0, x0, #0xf38
  401a1c:	ldr	x0, [x0]
  401a20:	str	x0, [sp, #24]
  401a24:	ldr	x0, [sp, #24]
  401a28:	str	x0, [sp, #24]
  401a2c:	ldr	x0, [sp, #24]
  401a30:	cmp	x0, #0x0
  401a34:	b.eq	401a54 <ferror@plt+0x174>  // b.none
  401a38:	ldr	x2, [sp, #24]
  401a3c:	ldr	x1, [sp, #32]
  401a40:	adrp	x0, 41b000 <ferror@plt+0x19720>
  401a44:	add	x0, x0, #0x258
  401a48:	blr	x2
  401a4c:	b	401a54 <ferror@plt+0x174>
  401a50:	nop
  401a54:	ldp	x29, x30, [sp], #48
  401a58:	ret
  401a5c:	stp	x29, x30, [sp, #-16]!
  401a60:	mov	x29, sp
  401a64:	adrp	x0, 41b000 <ferror@plt+0x19720>
  401a68:	add	x0, x0, #0x290
  401a6c:	ldrb	w0, [x0]
  401a70:	and	x0, x0, #0xff
  401a74:	cmp	x0, #0x0
  401a78:	b.ne	401a94 <ferror@plt+0x1b4>  // b.any
  401a7c:	bl	401954 <ferror@plt+0x74>
  401a80:	adrp	x0, 41b000 <ferror@plt+0x19720>
  401a84:	add	x0, x0, #0x290
  401a88:	mov	w1, #0x1                   	// #1
  401a8c:	strb	w1, [x0]
  401a90:	b	401a98 <ferror@plt+0x1b8>
  401a94:	nop
  401a98:	ldp	x29, x30, [sp], #16
  401a9c:	ret
  401aa0:	stp	x29, x30, [sp, #-16]!
  401aa4:	mov	x29, sp
  401aa8:	bl	4019c8 <ferror@plt+0xe8>
  401aac:	nop
  401ab0:	ldp	x29, x30, [sp], #16
  401ab4:	ret
  401ab8:	sub	sp, sp, #0x10
  401abc:	strb	w0, [sp, #15]
  401ac0:	ldrb	w0, [sp, #15]
  401ac4:	add	sp, sp, #0x10
  401ac8:	ret
  401acc:	stp	x29, x30, [sp, #-16]!
  401ad0:	mov	x29, sp
  401ad4:	adrp	x0, 407000 <ferror@plt+0x5720>
  401ad8:	add	x0, x0, #0xfd0
  401adc:	bl	4018b0 <gettext@plt>
  401ae0:	mov	x2, x0
  401ae4:	adrp	x0, 41b000 <ferror@plt+0x19720>
  401ae8:	add	x0, x0, #0x278
  401aec:	ldr	x0, [x0]
  401af0:	mov	x1, x0
  401af4:	mov	x0, x2
  401af8:	bl	401850 <fputs_unlocked@plt>
  401afc:	nop
  401b00:	ldp	x29, x30, [sp], #16
  401b04:	ret
  401b08:	stp	x29, x30, [sp, #-16]!
  401b0c:	mov	x29, sp
  401b10:	adrp	x0, 408000 <ferror@plt+0x6720>
  401b14:	add	x0, x0, #0x8
  401b18:	bl	4018b0 <gettext@plt>
  401b1c:	mov	x2, x0
  401b20:	adrp	x0, 41b000 <ferror@plt+0x19720>
  401b24:	add	x0, x0, #0x278
  401b28:	ldr	x0, [x0]
  401b2c:	mov	x1, x0
  401b30:	mov	x0, x2
  401b34:	bl	401850 <fputs_unlocked@plt>
  401b38:	nop
  401b3c:	ldp	x29, x30, [sp], #16
  401b40:	ret
  401b44:	stp	x29, x30, [sp, #-176]!
  401b48:	mov	x29, sp
  401b4c:	str	x0, [sp, #24]
  401b50:	adrp	x0, 408000 <ferror@plt+0x6720>
  401b54:	add	x1, x0, #0x168
  401b58:	add	x0, sp, #0x28
  401b5c:	ldp	x2, x3, [x1]
  401b60:	stp	x2, x3, [x0]
  401b64:	ldp	x2, x3, [x1, #16]
  401b68:	stp	x2, x3, [x0, #16]
  401b6c:	ldp	x2, x3, [x1, #32]
  401b70:	stp	x2, x3, [x0, #32]
  401b74:	ldp	x2, x3, [x1, #48]
  401b78:	stp	x2, x3, [x0, #48]
  401b7c:	ldp	x2, x3, [x1, #64]
  401b80:	stp	x2, x3, [x0, #64]
  401b84:	ldp	x2, x3, [x1, #80]
  401b88:	stp	x2, x3, [x0, #80]
  401b8c:	ldp	x2, x3, [x1, #96]
  401b90:	stp	x2, x3, [x0, #96]
  401b94:	ldr	x0, [sp, #24]
  401b98:	str	x0, [sp, #168]
  401b9c:	add	x0, sp, #0x28
  401ba0:	str	x0, [sp, #160]
  401ba4:	b	401bb4 <ferror@plt+0x2d4>
  401ba8:	ldr	x0, [sp, #160]
  401bac:	add	x0, x0, #0x10
  401bb0:	str	x0, [sp, #160]
  401bb4:	ldr	x0, [sp, #160]
  401bb8:	ldr	x0, [x0]
  401bbc:	cmp	x0, #0x0
  401bc0:	b.eq	401be0 <ferror@plt+0x300>  // b.none
  401bc4:	ldr	x0, [sp, #160]
  401bc8:	ldr	x0, [x0]
  401bcc:	mov	x1, x0
  401bd0:	ldr	x0, [sp, #24]
  401bd4:	bl	401770 <strcmp@plt>
  401bd8:	cmp	w0, #0x0
  401bdc:	b.ne	401ba8 <ferror@plt+0x2c8>  // b.any
  401be0:	ldr	x0, [sp, #160]
  401be4:	ldr	x0, [x0, #8]
  401be8:	cmp	x0, #0x0
  401bec:	b.eq	401bfc <ferror@plt+0x31c>  // b.none
  401bf0:	ldr	x0, [sp, #160]
  401bf4:	ldr	x0, [x0, #8]
  401bf8:	str	x0, [sp, #168]
  401bfc:	adrp	x0, 408000 <ferror@plt+0x6720>
  401c00:	add	x0, x0, #0x58
  401c04:	bl	4018b0 <gettext@plt>
  401c08:	mov	x3, x0
  401c0c:	adrp	x0, 408000 <ferror@plt+0x6720>
  401c10:	add	x2, x0, #0x70
  401c14:	adrp	x0, 408000 <ferror@plt+0x6720>
  401c18:	add	x1, x0, #0x98
  401c1c:	mov	x0, x3
  401c20:	bl	401880 <printf@plt>
  401c24:	mov	x1, #0x0                   	// #0
  401c28:	mov	w0, #0x5                   	// #5
  401c2c:	bl	4018d0 <setlocale@plt>
  401c30:	str	x0, [sp, #152]
  401c34:	ldr	x0, [sp, #152]
  401c38:	cmp	x0, #0x0
  401c3c:	b.eq	401c84 <ferror@plt+0x3a4>  // b.none
  401c40:	mov	x2, #0x3                   	// #3
  401c44:	adrp	x0, 408000 <ferror@plt+0x6720>
  401c48:	add	x1, x0, #0xa8
  401c4c:	ldr	x0, [sp, #152]
  401c50:	bl	401660 <strncmp@plt>
  401c54:	cmp	w0, #0x0
  401c58:	b.eq	401c84 <ferror@plt+0x3a4>  // b.none
  401c5c:	adrp	x0, 408000 <ferror@plt+0x6720>
  401c60:	add	x0, x0, #0xb0
  401c64:	bl	4018b0 <gettext@plt>
  401c68:	mov	x2, x0
  401c6c:	adrp	x0, 41b000 <ferror@plt+0x19720>
  401c70:	add	x0, x0, #0x278
  401c74:	ldr	x0, [x0]
  401c78:	mov	x1, x0
  401c7c:	mov	x0, x2
  401c80:	bl	401850 <fputs_unlocked@plt>
  401c84:	adrp	x0, 408000 <ferror@plt+0x6720>
  401c88:	add	x0, x0, #0xf8
  401c8c:	bl	4018b0 <gettext@plt>
  401c90:	mov	x3, x0
  401c94:	ldr	x2, [sp, #24]
  401c98:	adrp	x0, 408000 <ferror@plt+0x6720>
  401c9c:	add	x1, x0, #0x70
  401ca0:	mov	x0, x3
  401ca4:	bl	401880 <printf@plt>
  401ca8:	adrp	x0, 408000 <ferror@plt+0x6720>
  401cac:	add	x0, x0, #0x118
  401cb0:	bl	4018b0 <gettext@plt>
  401cb4:	mov	x3, x0
  401cb8:	ldr	x1, [sp, #168]
  401cbc:	ldr	x0, [sp, #24]
  401cc0:	cmp	x1, x0
  401cc4:	b.ne	401cd4 <ferror@plt+0x3f4>  // b.any
  401cc8:	adrp	x0, 408000 <ferror@plt+0x6720>
  401ccc:	add	x0, x0, #0x150
  401cd0:	b	401cdc <ferror@plt+0x3fc>
  401cd4:	adrp	x0, 408000 <ferror@plt+0x6720>
  401cd8:	add	x0, x0, #0x160
  401cdc:	mov	x2, x0
  401ce0:	ldr	x1, [sp, #168]
  401ce4:	mov	x0, x3
  401ce8:	bl	401880 <printf@plt>
  401cec:	nop
  401cf0:	ldp	x29, x30, [sp], #176
  401cf4:	ret
  401cf8:	stp	x29, x30, [sp, #-48]!
  401cfc:	mov	x29, sp
  401d00:	str	x19, [sp, #16]
  401d04:	str	w0, [sp, #44]
  401d08:	ldr	w0, [sp, #44]
  401d0c:	cmp	w0, #0x0
  401d10:	b.eq	401d4c <ferror@plt+0x46c>  // b.none
  401d14:	adrp	x0, 41b000 <ferror@plt+0x19720>
  401d18:	add	x0, x0, #0x260
  401d1c:	ldr	x19, [x0]
  401d20:	adrp	x0, 408000 <ferror@plt+0x6720>
  401d24:	add	x0, x0, #0x3c0
  401d28:	bl	4018b0 <gettext@plt>
  401d2c:	mov	x1, x0
  401d30:	adrp	x0, 41b000 <ferror@plt+0x19720>
  401d34:	add	x0, x0, #0x2f8
  401d38:	ldr	x0, [x0]
  401d3c:	mov	x2, x0
  401d40:	mov	x0, x19
  401d44:	bl	4018c0 <fprintf@plt>
  401d48:	b	401f18 <ferror@plt+0x638>
  401d4c:	adrp	x0, 408000 <ferror@plt+0x6720>
  401d50:	add	x0, x0, #0x3e8
  401d54:	bl	4018b0 <gettext@plt>
  401d58:	mov	x2, x0
  401d5c:	adrp	x0, 41b000 <ferror@plt+0x19720>
  401d60:	add	x0, x0, #0x2f8
  401d64:	ldr	x0, [x0]
  401d68:	mov	x1, x0
  401d6c:	mov	x0, x2
  401d70:	bl	401880 <printf@plt>
  401d74:	adrp	x0, 408000 <ferror@plt+0x6720>
  401d78:	add	x0, x0, #0x408
  401d7c:	bl	4018b0 <gettext@plt>
  401d80:	mov	x2, x0
  401d84:	adrp	x0, 41b000 <ferror@plt+0x19720>
  401d88:	add	x0, x0, #0x278
  401d8c:	ldr	x0, [x0]
  401d90:	mov	x1, x0
  401d94:	mov	x0, x2
  401d98:	bl	401850 <fputs_unlocked@plt>
  401d9c:	bl	401acc <ferror@plt+0x1ec>
  401da0:	bl	401b08 <ferror@plt+0x228>
  401da4:	adrp	x0, 408000 <ferror@plt+0x6720>
  401da8:	add	x0, x0, #0x450
  401dac:	bl	4018b0 <gettext@plt>
  401db0:	mov	x2, x0
  401db4:	adrp	x0, 41b000 <ferror@plt+0x19720>
  401db8:	add	x0, x0, #0x278
  401dbc:	ldr	x0, [x0]
  401dc0:	mov	x1, x0
  401dc4:	mov	x0, x2
  401dc8:	bl	401850 <fputs_unlocked@plt>
  401dcc:	adrp	x0, 408000 <ferror@plt+0x6720>
  401dd0:	add	x0, x0, #0x508
  401dd4:	bl	4018b0 <gettext@plt>
  401dd8:	mov	x2, x0
  401ddc:	adrp	x0, 41b000 <ferror@plt+0x19720>
  401de0:	add	x0, x0, #0x278
  401de4:	ldr	x0, [x0]
  401de8:	mov	x1, x0
  401dec:	mov	x0, x2
  401df0:	bl	401850 <fputs_unlocked@plt>
  401df4:	adrp	x0, 408000 <ferror@plt+0x6720>
  401df8:	add	x0, x0, #0x5f8
  401dfc:	bl	4018b0 <gettext@plt>
  401e00:	mov	x2, x0
  401e04:	adrp	x0, 41b000 <ferror@plt+0x19720>
  401e08:	add	x0, x0, #0x278
  401e0c:	ldr	x0, [x0]
  401e10:	mov	x1, x0
  401e14:	mov	x0, x2
  401e18:	bl	401850 <fputs_unlocked@plt>
  401e1c:	adrp	x0, 408000 <ferror@plt+0x6720>
  401e20:	add	x0, x0, #0x670
  401e24:	bl	4018b0 <gettext@plt>
  401e28:	mov	x2, x0
  401e2c:	adrp	x0, 41b000 <ferror@plt+0x19720>
  401e30:	add	x0, x0, #0x278
  401e34:	ldr	x0, [x0]
  401e38:	mov	x1, x0
  401e3c:	mov	x0, x2
  401e40:	bl	401850 <fputs_unlocked@plt>
  401e44:	adrp	x0, 408000 <ferror@plt+0x6720>
  401e48:	add	x0, x0, #0x748
  401e4c:	bl	4018b0 <gettext@plt>
  401e50:	mov	x2, x0
  401e54:	adrp	x0, 41b000 <ferror@plt+0x19720>
  401e58:	add	x0, x0, #0x278
  401e5c:	ldr	x0, [x0]
  401e60:	mov	x1, x0
  401e64:	mov	x0, x2
  401e68:	bl	401850 <fputs_unlocked@plt>
  401e6c:	adrp	x0, 408000 <ferror@plt+0x6720>
  401e70:	add	x0, x0, #0x788
  401e74:	bl	4018b0 <gettext@plt>
  401e78:	mov	x2, x0
  401e7c:	adrp	x0, 41b000 <ferror@plt+0x19720>
  401e80:	add	x0, x0, #0x278
  401e84:	ldr	x0, [x0]
  401e88:	mov	x1, x0
  401e8c:	mov	x0, x2
  401e90:	bl	401850 <fputs_unlocked@plt>
  401e94:	adrp	x0, 408000 <ferror@plt+0x6720>
  401e98:	add	x0, x0, #0x7b8
  401e9c:	bl	4018b0 <gettext@plt>
  401ea0:	mov	x2, x0
  401ea4:	adrp	x0, 41b000 <ferror@plt+0x19720>
  401ea8:	add	x0, x0, #0x278
  401eac:	ldr	x0, [x0]
  401eb0:	mov	x1, x0
  401eb4:	mov	x0, x2
  401eb8:	bl	401850 <fputs_unlocked@plt>
  401ebc:	adrp	x0, 408000 <ferror@plt+0x6720>
  401ec0:	add	x0, x0, #0x7f0
  401ec4:	bl	4018b0 <gettext@plt>
  401ec8:	mov	x2, x0
  401ecc:	adrp	x0, 41b000 <ferror@plt+0x19720>
  401ed0:	add	x0, x0, #0x278
  401ed4:	ldr	x0, [x0]
  401ed8:	mov	x1, x0
  401edc:	mov	x0, x2
  401ee0:	bl	401850 <fputs_unlocked@plt>
  401ee4:	adrp	x0, 408000 <ferror@plt+0x6720>
  401ee8:	add	x0, x0, #0x8c0
  401eec:	bl	4018b0 <gettext@plt>
  401ef0:	mov	x2, x0
  401ef4:	adrp	x0, 41b000 <ferror@plt+0x19720>
  401ef8:	add	x0, x0, #0x278
  401efc:	ldr	x0, [x0]
  401f00:	mov	x1, x0
  401f04:	mov	x0, x2
  401f08:	bl	401850 <fputs_unlocked@plt>
  401f0c:	adrp	x0, 408000 <ferror@plt+0x6720>
  401f10:	add	x0, x0, #0x9c8
  401f14:	bl	401b44 <ferror@plt+0x264>
  401f18:	ldr	w0, [sp, #44]
  401f1c:	bl	4015a0 <exit@plt>
  401f20:	sub	sp, sp, #0x10
  401f24:	str	x0, [sp, #8]
  401f28:	ldr	x0, [sp, #8]
  401f2c:	ldr	x0, [x0]
  401f30:	add	x1, x0, #0x1
  401f34:	ldr	x0, [sp, #8]
  401f38:	str	x1, [x0]
  401f3c:	ldr	x0, [sp, #8]
  401f40:	ldr	x1, [x0]
  401f44:	adrp	x0, 41b000 <ferror@plt+0x19720>
  401f48:	add	x0, x0, #0x298
  401f4c:	ldr	x0, [x0]
  401f50:	ldr	x0, [x0, #8]
  401f54:	cmp	x1, x0
  401f58:	b.ls	401f78 <ferror@plt+0x698>  // b.plast
  401f5c:	adrp	x0, 41b000 <ferror@plt+0x19720>
  401f60:	add	x0, x0, #0x298
  401f64:	ldr	x0, [x0]
  401f68:	add	x1, x0, #0x10
  401f6c:	adrp	x0, 41b000 <ferror@plt+0x19720>
  401f70:	add	x0, x0, #0x298
  401f74:	str	x1, [x0]
  401f78:	nop
  401f7c:	add	sp, sp, #0x10
  401f80:	ret
  401f84:	sub	sp, sp, #0x10
  401f88:	str	x0, [sp, #8]
  401f8c:	adrp	x0, 41b000 <ferror@plt+0x19720>
  401f90:	add	x0, x0, #0x298
  401f94:	ldr	x0, [x0]
  401f98:	ldr	x0, [x0]
  401f9c:	ldr	x1, [sp, #8]
  401fa0:	cmp	x1, x0
  401fa4:	cset	w0, cs  // cs = hs, nlast
  401fa8:	and	w0, w0, #0xff
  401fac:	add	sp, sp, #0x10
  401fb0:	ret
  401fb4:	sub	sp, sp, #0x10
  401fb8:	str	x0, [sp, #8]
  401fbc:	adrp	x0, 41b000 <ferror@plt+0x19720>
  401fc0:	add	x0, x0, #0x298
  401fc4:	ldr	x0, [x0]
  401fc8:	ldr	x0, [x0]
  401fcc:	ldr	x1, [sp, #8]
  401fd0:	cmp	x1, x0
  401fd4:	cset	w0, eq  // eq = none
  401fd8:	and	w0, w0, #0xff
  401fdc:	add	sp, sp, #0x10
  401fe0:	ret
  401fe4:	stp	x29, x30, [sp, #-48]!
  401fe8:	mov	x29, sp
  401fec:	str	x0, [sp, #24]
  401ff0:	str	xzr, [sp, #32]
  401ff4:	strb	wzr, [sp, #47]
  401ff8:	adrp	x0, 41b000 <ferror@plt+0x19720>
  401ffc:	add	x0, x0, #0x438
  402000:	ldr	x1, [x0]
  402004:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402008:	add	x0, x0, #0x298
  40200c:	str	x1, [x0]
  402010:	ldr	x0, [sp, #24]
  402014:	bl	4016e0 <getc_unlocked@plt>
  402018:	str	w0, [sp, #40]
  40201c:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402020:	add	x0, x0, #0x1e8
  402024:	ldrb	w0, [x0]
  402028:	mov	w1, w0
  40202c:	ldr	w0, [sp, #40]
  402030:	cmp	w0, w1
  402034:	b.ne	402064 <ferror@plt+0x784>  // b.any
  402038:	ldr	w0, [sp, #40]
  40203c:	bl	4016b0 <putchar_unlocked@plt>
  402040:	str	xzr, [sp, #32]
  402044:	strb	wzr, [sp, #47]
  402048:	adrp	x0, 41b000 <ferror@plt+0x19720>
  40204c:	add	x0, x0, #0x438
  402050:	ldr	x1, [x0]
  402054:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402058:	add	x0, x0, #0x298
  40205c:	str	x1, [x0]
  402060:	b	402010 <ferror@plt+0x730>
  402064:	ldr	w0, [sp, #40]
  402068:	cmn	w0, #0x1
  40206c:	b.ne	402090 <ferror@plt+0x7b0>  // b.any
  402070:	ldr	x0, [sp, #32]
  402074:	cmp	x0, #0x0
  402078:	b.eq	40212c <ferror@plt+0x84c>  // b.none
  40207c:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402080:	add	x0, x0, #0x1e8
  402084:	ldrb	w0, [x0]
  402088:	bl	4016b0 <putchar_unlocked@plt>
  40208c:	b	40212c <ferror@plt+0x84c>
  402090:	add	x0, sp, #0x20
  402094:	bl	401f20 <ferror@plt+0x640>
  402098:	ldr	x0, [sp, #32]
  40209c:	bl	401f84 <ferror@plt+0x6a4>
  4020a0:	and	w0, w0, #0xff
  4020a4:	cmp	w0, #0x0
  4020a8:	b.eq	402010 <ferror@plt+0x730>  // b.none
  4020ac:	adrp	x0, 41b000 <ferror@plt+0x19720>
  4020b0:	add	x0, x0, #0x2b7
  4020b4:	ldrb	w0, [x0]
  4020b8:	cmp	w0, #0x0
  4020bc:	b.eq	402120 <ferror@plt+0x840>  // b.none
  4020c0:	ldrb	w0, [sp, #47]
  4020c4:	cmp	w0, #0x0
  4020c8:	b.eq	402118 <ferror@plt+0x838>  // b.none
  4020cc:	ldr	x0, [sp, #32]
  4020d0:	bl	401fb4 <ferror@plt+0x6d4>
  4020d4:	and	w0, w0, #0xff
  4020d8:	cmp	w0, #0x0
  4020dc:	b.eq	402118 <ferror@plt+0x838>  // b.none
  4020e0:	adrp	x0, 41b000 <ferror@plt+0x19720>
  4020e4:	add	x0, x0, #0x2c0
  4020e8:	ldr	x4, [x0]
  4020ec:	adrp	x0, 41b000 <ferror@plt+0x19720>
  4020f0:	add	x0, x0, #0x2b8
  4020f4:	ldr	x1, [x0]
  4020f8:	adrp	x0, 41b000 <ferror@plt+0x19720>
  4020fc:	add	x0, x0, #0x278
  402100:	ldr	x0, [x0]
  402104:	mov	x3, x0
  402108:	mov	x2, x1
  40210c:	mov	x1, #0x1                   	// #1
  402110:	mov	x0, x4
  402114:	bl	401580 <fwrite_unlocked@plt>
  402118:	mov	w0, #0x1                   	// #1
  40211c:	strb	w0, [sp, #47]
  402120:	ldr	w0, [sp, #40]
  402124:	bl	4016b0 <putchar_unlocked@plt>
  402128:	b	402010 <ferror@plt+0x730>
  40212c:	nop
  402130:	nop
  402134:	ldp	x29, x30, [sp], #48
  402138:	ret
  40213c:	stp	x29, x30, [sp, #-80]!
  402140:	mov	x29, sp
  402144:	str	x0, [sp, #24]
  402148:	mov	x0, #0x1                   	// #1
  40214c:	str	x0, [sp, #32]
  402150:	strb	wzr, [sp, #75]
  402154:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402158:	add	x0, x0, #0x438
  40215c:	ldr	x1, [x0]
  402160:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402164:	add	x0, x0, #0x298
  402168:	str	x1, [x0]
  40216c:	ldr	x0, [sp, #24]
  402170:	bl	4016e0 <getc_unlocked@plt>
  402174:	str	w0, [sp, #76]
  402178:	ldr	w0, [sp, #76]
  40217c:	cmn	w0, #0x1
  402180:	b.eq	4026dc <ferror@plt+0xdfc>  // b.none
  402184:	ldr	x1, [sp, #24]
  402188:	ldr	w0, [sp, #76]
  40218c:	bl	4017c0 <ungetc@plt>
  402190:	str	wzr, [sp, #76]
  402194:	mov	x0, #0x1                   	// #1
  402198:	bl	401f84 <ferror@plt+0x6a4>
  40219c:	and	w0, w0, #0xff
  4021a0:	eor	w0, w0, #0x1
  4021a4:	and	w1, w0, #0xff
  4021a8:	adrp	x0, 41b000 <ferror@plt+0x19720>
  4021ac:	add	x0, x0, #0x2b4
  4021b0:	ldrb	w0, [x0]
  4021b4:	eor	w0, w1, w0
  4021b8:	and	w0, w0, #0xff
  4021bc:	cmp	w0, #0x0
  4021c0:	cset	w0, ne  // ne = any
  4021c4:	strb	w0, [sp, #67]
  4021c8:	ldr	x0, [sp, #32]
  4021cc:	cmp	x0, #0x1
  4021d0:	b.ne	402420 <ferror@plt+0xb40>  // b.any
  4021d4:	ldrb	w0, [sp, #67]
  4021d8:	cmp	w0, #0x0
  4021dc:	b.eq	402420 <ferror@plt+0xb40>  // b.none
  4021e0:	adrp	x0, 41b000 <ferror@plt+0x19720>
  4021e4:	add	x0, x0, #0x2b6
  4021e8:	ldrb	w0, [x0]
  4021ec:	mov	w1, w0
  4021f0:	adrp	x0, 41b000 <ferror@plt+0x19720>
  4021f4:	add	x0, x0, #0x1e8
  4021f8:	ldrb	w0, [x0]
  4021fc:	ldr	x6, [sp, #24]
  402200:	mov	w5, w0
  402204:	mov	w4, w1
  402208:	mov	x3, #0xffffffffffffffff    	// #-1
  40220c:	mov	x2, #0x0                   	// #0
  402210:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402214:	add	x1, x0, #0x2a8
  402218:	adrp	x0, 41b000 <ferror@plt+0x19720>
  40221c:	add	x0, x0, #0x2a0
  402220:	bl	403c28 <ferror@plt+0x2348>
  402224:	str	x0, [sp, #56]
  402228:	ldr	x0, [sp, #56]
  40222c:	cmp	x0, #0x0
  402230:	b.ge	402274 <ferror@plt+0x994>  // b.tcont
  402234:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402238:	add	x0, x0, #0x2a0
  40223c:	ldr	x0, [x0]
  402240:	bl	4017b0 <free@plt>
  402244:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402248:	add	x0, x0, #0x2a0
  40224c:	str	xzr, [x0]
  402250:	ldr	x0, [sp, #24]
  402254:	bl	4015c0 <ferror_unlocked@plt>
  402258:	cmp	w0, #0x0
  40225c:	b.ne	4026e8 <ferror@plt+0xe08>  // b.any
  402260:	ldr	x0, [sp, #24]
  402264:	bl	401800 <feof_unlocked@plt>
  402268:	cmp	w0, #0x0
  40226c:	b.ne	4026e8 <ferror@plt+0xe08>  // b.any
  402270:	bl	4072a8 <ferror@plt+0x59c8>
  402274:	ldr	x0, [sp, #56]
  402278:	str	x0, [sp, #48]
  40227c:	ldr	x0, [sp, #48]
  402280:	cmp	x0, #0x0
  402284:	b.ne	4022a8 <ferror@plt+0x9c8>  // b.any
  402288:	adrp	x0, 408000 <ferror@plt+0x6720>
  40228c:	add	x3, x0, #0xb88
  402290:	mov	w2, #0x149                 	// #329
  402294:	adrp	x0, 408000 <ferror@plt+0x6720>
  402298:	add	x1, x0, #0x9d0
  40229c:	adrp	x0, 408000 <ferror@plt+0x6720>
  4022a0:	add	x0, x0, #0x9e0
  4022a4:	bl	401890 <__assert_fail@plt>
  4022a8:	str	wzr, [sp, #76]
  4022ac:	adrp	x0, 41b000 <ferror@plt+0x19720>
  4022b0:	add	x0, x0, #0x2a0
  4022b4:	ldr	x1, [x0]
  4022b8:	ldr	x0, [sp, #48]
  4022bc:	sub	x0, x0, #0x1
  4022c0:	add	x0, x1, x0
  4022c4:	ldrb	w0, [x0]
  4022c8:	bl	401ab8 <ferror@plt+0x1d8>
  4022cc:	and	w1, w0, #0xff
  4022d0:	adrp	x0, 41b000 <ferror@plt+0x19720>
  4022d4:	add	x0, x0, #0x2b6
  4022d8:	ldrb	w0, [x0]
  4022dc:	cmp	w1, w0
  4022e0:	b.eq	402378 <ferror@plt+0xa98>  // b.none
  4022e4:	adrp	x0, 41b000 <ferror@plt+0x19720>
  4022e8:	add	x0, x0, #0x2b4
  4022ec:	ldrb	w0, [x0]
  4022f0:	cmp	w0, #0x0
  4022f4:	b.ne	4026d4 <ferror@plt+0xdf4>  // b.any
  4022f8:	adrp	x0, 41b000 <ferror@plt+0x19720>
  4022fc:	add	x0, x0, #0x2a0
  402300:	ldr	x4, [x0]
  402304:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402308:	add	x0, x0, #0x278
  40230c:	ldr	x0, [x0]
  402310:	mov	x3, x0
  402314:	ldr	x2, [sp, #48]
  402318:	mov	x1, #0x1                   	// #1
  40231c:	mov	x0, x4
  402320:	bl	401580 <fwrite_unlocked@plt>
  402324:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402328:	add	x0, x0, #0x2a0
  40232c:	ldr	x1, [x0]
  402330:	ldr	x0, [sp, #48]
  402334:	sub	x0, x0, #0x1
  402338:	add	x0, x1, x0
  40233c:	ldrb	w1, [x0]
  402340:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402344:	add	x0, x0, #0x1e8
  402348:	ldrb	w0, [x0]
  40234c:	cmp	w1, w0
  402350:	b.eq	402364 <ferror@plt+0xa84>  // b.none
  402354:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402358:	add	x0, x0, #0x1e8
  40235c:	ldrb	w0, [x0]
  402360:	bl	4016b0 <putchar_unlocked@plt>
  402364:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402368:	add	x0, x0, #0x1e8
  40236c:	ldrb	w0, [x0]
  402370:	str	w0, [sp, #76]
  402374:	b	4026d4 <ferror@plt+0xdf4>
  402378:	mov	x0, #0x1                   	// #1
  40237c:	bl	401f84 <ferror@plt+0x6a4>
  402380:	and	w0, w0, #0xff
  402384:	cmp	w0, #0x0
  402388:	b.eq	402418 <ferror@plt+0xb38>  // b.none
  40238c:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402390:	add	x0, x0, #0x2a0
  402394:	ldr	x4, [x0]
  402398:	ldr	x0, [sp, #48]
  40239c:	sub	x1, x0, #0x1
  4023a0:	adrp	x0, 41b000 <ferror@plt+0x19720>
  4023a4:	add	x0, x0, #0x278
  4023a8:	ldr	x0, [x0]
  4023ac:	mov	x3, x0
  4023b0:	mov	x2, x1
  4023b4:	mov	x1, #0x1                   	// #1
  4023b8:	mov	x0, x4
  4023bc:	bl	401580 <fwrite_unlocked@plt>
  4023c0:	adrp	x0, 41b000 <ferror@plt+0x19720>
  4023c4:	add	x0, x0, #0x2b6
  4023c8:	ldrb	w1, [x0]
  4023cc:	adrp	x0, 41b000 <ferror@plt+0x19720>
  4023d0:	add	x0, x0, #0x1e8
  4023d4:	ldrb	w0, [x0]
  4023d8:	cmp	w1, w0
  4023dc:	b.ne	402410 <ferror@plt+0xb30>  // b.any
  4023e0:	ldr	x0, [sp, #24]
  4023e4:	bl	4016e0 <getc_unlocked@plt>
  4023e8:	str	w0, [sp, #44]
  4023ec:	ldr	w0, [sp, #44]
  4023f0:	cmn	w0, #0x1
  4023f4:	b.eq	402418 <ferror@plt+0xb38>  // b.none
  4023f8:	ldr	x1, [sp, #24]
  4023fc:	ldr	w0, [sp, #44]
  402400:	bl	4017c0 <ungetc@plt>
  402404:	mov	w0, #0x1                   	// #1
  402408:	strb	w0, [sp, #75]
  40240c:	b	402418 <ferror@plt+0xb38>
  402410:	mov	w0, #0x1                   	// #1
  402414:	strb	w0, [sp, #75]
  402418:	add	x0, sp, #0x20
  40241c:	bl	401f20 <ferror@plt+0x640>
  402420:	ldr	w0, [sp, #76]
  402424:	str	w0, [sp, #68]
  402428:	ldr	x0, [sp, #32]
  40242c:	bl	401f84 <ferror@plt+0x6a4>
  402430:	and	w0, w0, #0xff
  402434:	cmp	w0, #0x0
  402438:	b.eq	4024f8 <ferror@plt+0xc18>  // b.none
  40243c:	ldrb	w0, [sp, #75]
  402440:	cmp	w0, #0x0
  402444:	b.eq	402480 <ferror@plt+0xba0>  // b.none
  402448:	adrp	x0, 41b000 <ferror@plt+0x19720>
  40244c:	add	x0, x0, #0x2c0
  402450:	ldr	x4, [x0]
  402454:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402458:	add	x0, x0, #0x2b8
  40245c:	ldr	x1, [x0]
  402460:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402464:	add	x0, x0, #0x278
  402468:	ldr	x0, [x0]
  40246c:	mov	x3, x0
  402470:	mov	x2, x1
  402474:	mov	x1, #0x1                   	// #1
  402478:	mov	x0, x4
  40247c:	bl	401580 <fwrite_unlocked@plt>
  402480:	mov	w0, #0x1                   	// #1
  402484:	strb	w0, [sp, #75]
  402488:	b	40249c <ferror@plt+0xbbc>
  40248c:	ldr	w0, [sp, #76]
  402490:	bl	4016b0 <putchar_unlocked@plt>
  402494:	ldr	w0, [sp, #76]
  402498:	str	w0, [sp, #68]
  40249c:	ldr	x0, [sp, #24]
  4024a0:	bl	4016e0 <getc_unlocked@plt>
  4024a4:	str	w0, [sp, #76]
  4024a8:	adrp	x0, 41b000 <ferror@plt+0x19720>
  4024ac:	add	x0, x0, #0x2b6
  4024b0:	ldrb	w0, [x0]
  4024b4:	mov	w1, w0
  4024b8:	ldr	w0, [sp, #76]
  4024bc:	cmp	w0, w1
  4024c0:	b.eq	402548 <ferror@plt+0xc68>  // b.none
  4024c4:	adrp	x0, 41b000 <ferror@plt+0x19720>
  4024c8:	add	x0, x0, #0x1e8
  4024cc:	ldrb	w0, [x0]
  4024d0:	mov	w1, w0
  4024d4:	ldr	w0, [sp, #76]
  4024d8:	cmp	w0, w1
  4024dc:	b.eq	402548 <ferror@plt+0xc68>  // b.none
  4024e0:	ldr	w0, [sp, #76]
  4024e4:	cmn	w0, #0x1
  4024e8:	b.ne	40248c <ferror@plt+0xbac>  // b.any
  4024ec:	b	402548 <ferror@plt+0xc68>
  4024f0:	ldr	w0, [sp, #76]
  4024f4:	str	w0, [sp, #68]
  4024f8:	ldr	x0, [sp, #24]
  4024fc:	bl	4016e0 <getc_unlocked@plt>
  402500:	str	w0, [sp, #76]
  402504:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402508:	add	x0, x0, #0x2b6
  40250c:	ldrb	w0, [x0]
  402510:	mov	w1, w0
  402514:	ldr	w0, [sp, #76]
  402518:	cmp	w0, w1
  40251c:	b.eq	402548 <ferror@plt+0xc68>  // b.none
  402520:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402524:	add	x0, x0, #0x1e8
  402528:	ldrb	w0, [x0]
  40252c:	mov	w1, w0
  402530:	ldr	w0, [sp, #76]
  402534:	cmp	w0, w1
  402538:	b.eq	402548 <ferror@plt+0xc68>  // b.none
  40253c:	ldr	w0, [sp, #76]
  402540:	cmn	w0, #0x1
  402544:	b.ne	4024f0 <ferror@plt+0xc10>  // b.any
  402548:	adrp	x0, 41b000 <ferror@plt+0x19720>
  40254c:	add	x0, x0, #0x2b6
  402550:	ldrb	w1, [x0]
  402554:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402558:	add	x0, x0, #0x1e8
  40255c:	ldrb	w0, [x0]
  402560:	cmp	w1, w0
  402564:	b.ne	4025b4 <ferror@plt+0xcd4>  // b.any
  402568:	adrp	x0, 41b000 <ferror@plt+0x19720>
  40256c:	add	x0, x0, #0x2b6
  402570:	ldrb	w0, [x0]
  402574:	mov	w1, w0
  402578:	ldr	w0, [sp, #76]
  40257c:	cmp	w0, w1
  402580:	b.ne	4025b4 <ferror@plt+0xcd4>  // b.any
  402584:	ldr	x0, [sp, #24]
  402588:	bl	4016e0 <getc_unlocked@plt>
  40258c:	str	w0, [sp, #40]
  402590:	ldr	w0, [sp, #40]
  402594:	cmn	w0, #0x1
  402598:	b.eq	4025ac <ferror@plt+0xccc>  // b.none
  40259c:	ldr	x1, [sp, #24]
  4025a0:	ldr	w0, [sp, #40]
  4025a4:	bl	4017c0 <ungetc@plt>
  4025a8:	b	4025b4 <ferror@plt+0xcd4>
  4025ac:	ldr	w0, [sp, #40]
  4025b0:	str	w0, [sp, #76]
  4025b4:	adrp	x0, 41b000 <ferror@plt+0x19720>
  4025b8:	add	x0, x0, #0x2b6
  4025bc:	ldrb	w0, [x0]
  4025c0:	mov	w1, w0
  4025c4:	ldr	w0, [sp, #76]
  4025c8:	cmp	w0, w1
  4025cc:	b.ne	4025dc <ferror@plt+0xcfc>  // b.any
  4025d0:	add	x0, sp, #0x20
  4025d4:	bl	401f20 <ferror@plt+0x640>
  4025d8:	b	4021c8 <ferror@plt+0x8e8>
  4025dc:	adrp	x0, 41b000 <ferror@plt+0x19720>
  4025e0:	add	x0, x0, #0x1e8
  4025e4:	ldrb	w0, [x0]
  4025e8:	mov	w1, w0
  4025ec:	ldr	w0, [sp, #76]
  4025f0:	cmp	w0, w1
  4025f4:	b.eq	402604 <ferror@plt+0xd24>  // b.none
  4025f8:	ldr	w0, [sp, #76]
  4025fc:	cmn	w0, #0x1
  402600:	b.ne	4021c8 <ferror@plt+0x8e8>  // b.any
  402604:	ldrb	w0, [sp, #75]
  402608:	cmp	w0, #0x0
  40260c:	b.ne	402638 <ferror@plt+0xd58>  // b.any
  402610:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402614:	add	x0, x0, #0x2b4
  402618:	ldrb	w0, [x0]
  40261c:	eor	w0, w0, #0x1
  402620:	and	w0, w0, #0xff
  402624:	cmp	w0, #0x0
  402628:	b.ne	402638 <ferror@plt+0xd58>  // b.any
  40262c:	ldr	x0, [sp, #32]
  402630:	cmp	x0, #0x1
  402634:	b.eq	4026a0 <ferror@plt+0xdc0>  // b.none
  402638:	adrp	x0, 41b000 <ferror@plt+0x19720>
  40263c:	add	x0, x0, #0x1e8
  402640:	ldrb	w0, [x0]
  402644:	mov	w1, w0
  402648:	ldr	w0, [sp, #76]
  40264c:	cmp	w0, w1
  402650:	b.eq	402690 <ferror@plt+0xdb0>  // b.none
  402654:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402658:	add	x0, x0, #0x1e8
  40265c:	ldrb	w0, [x0]
  402660:	mov	w1, w0
  402664:	ldr	w0, [sp, #68]
  402668:	cmp	w0, w1
  40266c:	b.ne	402690 <ferror@plt+0xdb0>  // b.any
  402670:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402674:	add	x0, x0, #0x2b6
  402678:	ldrb	w1, [x0]
  40267c:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402680:	add	x0, x0, #0x1e8
  402684:	ldrb	w0, [x0]
  402688:	cmp	w1, w0
  40268c:	b.ne	4026a0 <ferror@plt+0xdc0>  // b.any
  402690:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402694:	add	x0, x0, #0x1e8
  402698:	ldrb	w0, [x0]
  40269c:	bl	4016b0 <putchar_unlocked@plt>
  4026a0:	ldr	w0, [sp, #76]
  4026a4:	cmn	w0, #0x1
  4026a8:	b.eq	4026e4 <ferror@plt+0xe04>  // b.none
  4026ac:	mov	x0, #0x1                   	// #1
  4026b0:	str	x0, [sp, #32]
  4026b4:	adrp	x0, 41b000 <ferror@plt+0x19720>
  4026b8:	add	x0, x0, #0x438
  4026bc:	ldr	x1, [x0]
  4026c0:	adrp	x0, 41b000 <ferror@plt+0x19720>
  4026c4:	add	x0, x0, #0x298
  4026c8:	str	x1, [x0]
  4026cc:	strb	wzr, [sp, #75]
  4026d0:	b	4021c8 <ferror@plt+0x8e8>
  4026d4:	nop
  4026d8:	b	4021c8 <ferror@plt+0x8e8>
  4026dc:	nop
  4026e0:	b	4026e8 <ferror@plt+0xe08>
  4026e4:	nop
  4026e8:	ldp	x29, x30, [sp], #80
  4026ec:	ret
  4026f0:	stp	x29, x30, [sp, #-32]!
  4026f4:	mov	x29, sp
  4026f8:	str	x0, [sp, #24]
  4026fc:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402700:	add	x0, x0, #0x2b0
  402704:	ldr	w0, [x0]
  402708:	cmp	w0, #0x1
  40270c:	b.ne	40271c <ferror@plt+0xe3c>  // b.any
  402710:	ldr	x0, [sp, #24]
  402714:	bl	401fe4 <ferror@plt+0x704>
  402718:	b	402724 <ferror@plt+0xe44>
  40271c:	ldr	x0, [sp, #24]
  402720:	bl	40213c <ferror@plt+0x85c>
  402724:	nop
  402728:	ldp	x29, x30, [sp], #32
  40272c:	ret
  402730:	stp	x29, x30, [sp, #-64]!
  402734:	mov	x29, sp
  402738:	str	x19, [sp, #16]
  40273c:	str	x0, [sp, #40]
  402740:	adrp	x0, 408000 <ferror@plt+0x6720>
  402744:	add	x1, x0, #0x9f0
  402748:	ldr	x0, [sp, #40]
  40274c:	bl	401770 <strcmp@plt>
  402750:	cmp	w0, #0x0
  402754:	b.ne	40277c <ferror@plt+0xe9c>  // b.any
  402758:	adrp	x0, 41b000 <ferror@plt+0x19720>
  40275c:	add	x0, x0, #0x2c8
  402760:	mov	w1, #0x1                   	// #1
  402764:	strb	w1, [x0]
  402768:	adrp	x0, 41b000 <ferror@plt+0x19720>
  40276c:	add	x0, x0, #0x280
  402770:	ldr	x0, [x0]
  402774:	str	x0, [sp, #56]
  402778:	b	4027d4 <ferror@plt+0xef4>
  40277c:	adrp	x0, 408000 <ferror@plt+0x6720>
  402780:	add	x1, x0, #0x9f8
  402784:	ldr	x0, [sp, #40]
  402788:	bl	401640 <fopen@plt>
  40278c:	str	x0, [sp, #56]
  402790:	ldr	x0, [sp, #56]
  402794:	cmp	x0, #0x0
  402798:	b.ne	4027d4 <ferror@plt+0xef4>  // b.any
  40279c:	bl	4018a0 <__errno_location@plt>
  4027a0:	ldr	w19, [x0]
  4027a4:	ldr	x2, [sp, #40]
  4027a8:	mov	w1, #0x3                   	// #3
  4027ac:	mov	w0, #0x0                   	// #0
  4027b0:	bl	406408 <ferror@plt+0x4b28>
  4027b4:	mov	x3, x0
  4027b8:	adrp	x0, 408000 <ferror@plt+0x6720>
  4027bc:	add	x2, x0, #0xa00
  4027c0:	mov	w1, w19
  4027c4:	mov	w0, #0x0                   	// #0
  4027c8:	bl	4015b0 <error@plt>
  4027cc:	mov	w0, #0x0                   	// #0
  4027d0:	b	4028a0 <ferror@plt+0xfc0>
  4027d4:	mov	w1, #0x2                   	// #2
  4027d8:	ldr	x0, [sp, #56]
  4027dc:	bl	403be8 <ferror@plt+0x2308>
  4027e0:	ldr	x0, [sp, #56]
  4027e4:	bl	4026f0 <ferror@plt+0xe10>
  4027e8:	ldr	x0, [sp, #56]
  4027ec:	bl	4015c0 <ferror_unlocked@plt>
  4027f0:	cmp	w0, #0x0
  4027f4:	b.eq	402830 <ferror@plt+0xf50>  // b.none
  4027f8:	bl	4018a0 <__errno_location@plt>
  4027fc:	ldr	w19, [x0]
  402800:	ldr	x2, [sp, #40]
  402804:	mov	w1, #0x3                   	// #3
  402808:	mov	w0, #0x0                   	// #0
  40280c:	bl	406408 <ferror@plt+0x4b28>
  402810:	mov	x3, x0
  402814:	adrp	x0, 408000 <ferror@plt+0x6720>
  402818:	add	x2, x0, #0xa00
  40281c:	mov	w1, w19
  402820:	mov	w0, #0x0                   	// #0
  402824:	bl	4015b0 <error@plt>
  402828:	mov	w0, #0x0                   	// #0
  40282c:	b	4028a0 <ferror@plt+0xfc0>
  402830:	adrp	x0, 408000 <ferror@plt+0x6720>
  402834:	add	x1, x0, #0x9f0
  402838:	ldr	x0, [sp, #40]
  40283c:	bl	401770 <strcmp@plt>
  402840:	cmp	w0, #0x0
  402844:	b.ne	402854 <ferror@plt+0xf74>  // b.any
  402848:	ldr	x0, [sp, #56]
  40284c:	bl	401830 <clearerr_unlocked@plt>
  402850:	b	40289c <ferror@plt+0xfbc>
  402854:	ldr	x0, [sp, #56]
  402858:	bl	407324 <ferror@plt+0x5a44>
  40285c:	cmn	w0, #0x1
  402860:	b.ne	40289c <ferror@plt+0xfbc>  // b.any
  402864:	bl	4018a0 <__errno_location@plt>
  402868:	ldr	w19, [x0]
  40286c:	ldr	x2, [sp, #40]
  402870:	mov	w1, #0x3                   	// #3
  402874:	mov	w0, #0x0                   	// #0
  402878:	bl	406408 <ferror@plt+0x4b28>
  40287c:	mov	x3, x0
  402880:	adrp	x0, 408000 <ferror@plt+0x6720>
  402884:	add	x2, x0, #0xa00
  402888:	mov	w1, w19
  40288c:	mov	w0, #0x0                   	// #0
  402890:	bl	4015b0 <error@plt>
  402894:	mov	w0, #0x0                   	// #0
  402898:	b	4028a0 <ferror@plt+0xfc0>
  40289c:	mov	w0, #0x1                   	// #1
  4028a0:	ldr	x19, [sp, #16]
  4028a4:	ldp	x29, x30, [sp], #64
  4028a8:	ret
  4028ac:	stp	x29, x30, [sp, #-64]!
  4028b0:	mov	x29, sp
  4028b4:	str	w0, [sp, #28]
  4028b8:	str	x1, [sp, #16]
  4028bc:	strb	wzr, [sp, #62]
  4028c0:	ldr	x0, [sp, #16]
  4028c4:	ldr	x0, [x0]
  4028c8:	bl	404308 <ferror@plt+0x2a28>
  4028cc:	adrp	x0, 408000 <ferror@plt+0x6720>
  4028d0:	add	x1, x0, #0x160
  4028d4:	mov	w0, #0x6                   	// #6
  4028d8:	bl	4018d0 <setlocale@plt>
  4028dc:	adrp	x0, 408000 <ferror@plt+0x6720>
  4028e0:	add	x1, x0, #0xa08
  4028e4:	adrp	x0, 407000 <ferror@plt+0x5720>
  4028e8:	add	x0, x0, #0xf58
  4028ec:	bl	401670 <bindtextdomain@plt>
  4028f0:	adrp	x0, 407000 <ferror@plt+0x5720>
  4028f4:	add	x0, x0, #0xf58
  4028f8:	bl	401750 <textdomain@plt>
  4028fc:	adrp	x0, 403000 <ferror@plt+0x1720>
  402900:	add	x0, x0, #0xa98
  402904:	bl	407f08 <ferror@plt+0x6628>
  402908:	adrp	x0, 41b000 <ferror@plt+0x19720>
  40290c:	add	x0, x0, #0x2b0
  402910:	str	wzr, [x0]
  402914:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402918:	add	x0, x0, #0x2b4
  40291c:	strb	wzr, [x0]
  402920:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402924:	add	x0, x0, #0x2b6
  402928:	strb	wzr, [x0]
  40292c:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402930:	add	x0, x0, #0x2c8
  402934:	strb	wzr, [x0]
  402938:	b	402c60 <ferror@plt+0x1380>
  40293c:	ldr	w0, [sp, #44]
  402940:	cmp	w0, #0x101
  402944:	b.eq	402be4 <ferror@plt+0x1304>  // b.none
  402948:	ldr	w0, [sp, #44]
  40294c:	cmp	w0, #0x101
  402950:	b.gt	402c58 <ferror@plt+0x1378>
  402954:	ldr	w0, [sp, #44]
  402958:	cmp	w0, #0x100
  40295c:	b.eq	402b50 <ferror@plt+0x1270>  // b.none
  402960:	ldr	w0, [sp, #44]
  402964:	cmp	w0, #0x100
  402968:	b.gt	402c58 <ferror@plt+0x1378>
  40296c:	ldr	w0, [sp, #44]
  402970:	cmp	w0, #0x7a
  402974:	b.eq	402bd4 <ferror@plt+0x12f4>  // b.none
  402978:	ldr	w0, [sp, #44]
  40297c:	cmp	w0, #0x7a
  402980:	b.gt	402c58 <ferror@plt+0x1378>
  402984:	ldr	w0, [sp, #44]
  402988:	cmp	w0, #0x73
  40298c:	b.eq	402bc0 <ferror@plt+0x12e0>  // b.none
  402990:	ldr	w0, [sp, #44]
  402994:	cmp	w0, #0x73
  402998:	b.gt	402c58 <ferror@plt+0x1378>
  40299c:	ldr	w0, [sp, #44]
  4029a0:	cmp	w0, #0x6e
  4029a4:	b.eq	402c60 <ferror@plt+0x1380>  // b.none
  4029a8:	ldr	w0, [sp, #44]
  4029ac:	cmp	w0, #0x6e
  4029b0:	b.gt	402c58 <ferror@plt+0x1378>
  4029b4:	ldr	w0, [sp, #44]
  4029b8:	cmp	w0, #0x66
  4029bc:	b.eq	402a74 <ferror@plt+0x1194>  // b.none
  4029c0:	ldr	w0, [sp, #44]
  4029c4:	cmp	w0, #0x66
  4029c8:	b.gt	402c58 <ferror@plt+0x1378>
  4029cc:	ldr	w0, [sp, #44]
  4029d0:	cmp	w0, #0x64
  4029d4:	b.eq	402ad0 <ferror@plt+0x11f0>  // b.none
  4029d8:	ldr	w0, [sp, #44]
  4029dc:	cmp	w0, #0x64
  4029e0:	b.gt	402c58 <ferror@plt+0x1378>
  4029e4:	ldr	w0, [sp, #44]
  4029e8:	cmp	w0, #0x63
  4029ec:	b.gt	402c58 <ferror@plt+0x1378>
  4029f0:	ldr	w0, [sp, #44]
  4029f4:	cmp	w0, #0x62
  4029f8:	b.ge	402a18 <ferror@plt+0x1138>  // b.tcont
  4029fc:	ldr	w0, [sp, #44]
  402a00:	cmn	w0, #0x3
  402a04:	b.eq	402c00 <ferror@plt+0x1320>  // b.none
  402a08:	ldr	w0, [sp, #44]
  402a0c:	cmn	w0, #0x2
  402a10:	b.eq	402bf8 <ferror@plt+0x1318>  // b.none
  402a14:	b	402c58 <ferror@plt+0x1378>
  402a18:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402a1c:	add	x0, x0, #0x2b0
  402a20:	ldr	w0, [x0]
  402a24:	cmp	w0, #0x0
  402a28:	b.eq	402a50 <ferror@plt+0x1170>  // b.none
  402a2c:	adrp	x0, 408000 <ferror@plt+0x6720>
  402a30:	add	x0, x0, #0xa20
  402a34:	bl	4018b0 <gettext@plt>
  402a38:	mov	x2, x0
  402a3c:	mov	w1, #0x0                   	// #0
  402a40:	mov	w0, #0x0                   	// #0
  402a44:	bl	4015b0 <error@plt>
  402a48:	mov	w0, #0x1                   	// #1
  402a4c:	bl	401cf8 <ferror@plt+0x418>
  402a50:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402a54:	add	x0, x0, #0x2b0
  402a58:	mov	w1, #0x1                   	// #1
  402a5c:	str	w1, [x0]
  402a60:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402a64:	add	x0, x0, #0x268
  402a68:	ldr	x0, [x0]
  402a6c:	str	x0, [sp, #48]
  402a70:	b	402c60 <ferror@plt+0x1380>
  402a74:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402a78:	add	x0, x0, #0x2b0
  402a7c:	ldr	w0, [x0]
  402a80:	cmp	w0, #0x0
  402a84:	b.eq	402aac <ferror@plt+0x11cc>  // b.none
  402a88:	adrp	x0, 408000 <ferror@plt+0x6720>
  402a8c:	add	x0, x0, #0xa20
  402a90:	bl	4018b0 <gettext@plt>
  402a94:	mov	x2, x0
  402a98:	mov	w1, #0x0                   	// #0
  402a9c:	mov	w0, #0x0                   	// #0
  402aa0:	bl	4015b0 <error@plt>
  402aa4:	mov	w0, #0x1                   	// #1
  402aa8:	bl	401cf8 <ferror@plt+0x418>
  402aac:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402ab0:	add	x0, x0, #0x2b0
  402ab4:	mov	w1, #0x2                   	// #2
  402ab8:	str	w1, [x0]
  402abc:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402ac0:	add	x0, x0, #0x268
  402ac4:	ldr	x0, [x0]
  402ac8:	str	x0, [sp, #48]
  402acc:	b	402c60 <ferror@plt+0x1380>
  402ad0:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402ad4:	add	x0, x0, #0x268
  402ad8:	ldr	x0, [x0]
  402adc:	ldrb	w0, [x0]
  402ae0:	cmp	w0, #0x0
  402ae4:	b.eq	402b28 <ferror@plt+0x1248>  // b.none
  402ae8:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402aec:	add	x0, x0, #0x268
  402af0:	ldr	x0, [x0]
  402af4:	add	x0, x0, #0x1
  402af8:	ldrb	w0, [x0]
  402afc:	cmp	w0, #0x0
  402b00:	b.eq	402b28 <ferror@plt+0x1248>  // b.none
  402b04:	adrp	x0, 408000 <ferror@plt+0x6720>
  402b08:	add	x0, x0, #0xa48
  402b0c:	bl	4018b0 <gettext@plt>
  402b10:	mov	x2, x0
  402b14:	mov	w1, #0x0                   	// #0
  402b18:	mov	w0, #0x0                   	// #0
  402b1c:	bl	4015b0 <error@plt>
  402b20:	mov	w0, #0x1                   	// #1
  402b24:	bl	401cf8 <ferror@plt+0x418>
  402b28:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402b2c:	add	x0, x0, #0x268
  402b30:	ldr	x0, [x0]
  402b34:	ldrb	w1, [x0]
  402b38:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402b3c:	add	x0, x0, #0x2b6
  402b40:	strb	w1, [x0]
  402b44:	mov	w0, #0x1                   	// #1
  402b48:	strb	w0, [sp, #62]
  402b4c:	b	402c60 <ferror@plt+0x1380>
  402b50:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402b54:	add	x0, x0, #0x2b7
  402b58:	mov	w1, #0x1                   	// #1
  402b5c:	strb	w1, [x0]
  402b60:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402b64:	add	x0, x0, #0x268
  402b68:	ldr	x0, [x0]
  402b6c:	ldrb	w0, [x0]
  402b70:	cmp	w0, #0x0
  402b74:	b.eq	402b8c <ferror@plt+0x12ac>  // b.none
  402b78:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402b7c:	add	x0, x0, #0x268
  402b80:	ldr	x0, [x0]
  402b84:	bl	401590 <strlen@plt>
  402b88:	b	402b90 <ferror@plt+0x12b0>
  402b8c:	mov	x0, #0x1                   	// #1
  402b90:	adrp	x1, 41b000 <ferror@plt+0x19720>
  402b94:	add	x1, x1, #0x2b8
  402b98:	str	x0, [x1]
  402b9c:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402ba0:	add	x0, x0, #0x268
  402ba4:	ldr	x0, [x0]
  402ba8:	bl	40727c <ferror@plt+0x599c>
  402bac:	mov	x1, x0
  402bb0:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402bb4:	add	x0, x0, #0x2c0
  402bb8:	str	x1, [x0]
  402bbc:	b	402c60 <ferror@plt+0x1380>
  402bc0:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402bc4:	add	x0, x0, #0x2b4
  402bc8:	mov	w1, #0x1                   	// #1
  402bcc:	strb	w1, [x0]
  402bd0:	b	402c60 <ferror@plt+0x1380>
  402bd4:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402bd8:	add	x0, x0, #0x1e8
  402bdc:	strb	wzr, [x0]
  402be0:	b	402c60 <ferror@plt+0x1380>
  402be4:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402be8:	add	x0, x0, #0x2b5
  402bec:	mov	w1, #0x1                   	// #1
  402bf0:	strb	w1, [x0]
  402bf4:	b	402c60 <ferror@plt+0x1380>
  402bf8:	mov	w0, #0x0                   	// #0
  402bfc:	bl	401cf8 <ferror@plt+0x418>
  402c00:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402c04:	add	x0, x0, #0x278
  402c08:	ldr	x8, [x0]
  402c0c:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402c10:	add	x0, x0, #0x1f0
  402c14:	ldr	x1, [x0]
  402c18:	mov	x7, #0x0                   	// #0
  402c1c:	adrp	x0, 408000 <ferror@plt+0x6720>
  402c20:	add	x6, x0, #0xa78
  402c24:	adrp	x0, 408000 <ferror@plt+0x6720>
  402c28:	add	x5, x0, #0xa88
  402c2c:	adrp	x0, 408000 <ferror@plt+0x6720>
  402c30:	add	x4, x0, #0xa98
  402c34:	mov	x3, x1
  402c38:	adrp	x0, 408000 <ferror@plt+0x6720>
  402c3c:	add	x2, x0, #0x98
  402c40:	adrp	x0, 408000 <ferror@plt+0x6720>
  402c44:	add	x1, x0, #0x9c8
  402c48:	mov	x0, x8
  402c4c:	bl	406d60 <ferror@plt+0x5480>
  402c50:	mov	w0, #0x0                   	// #0
  402c54:	bl	4015a0 <exit@plt>
  402c58:	mov	w0, #0x1                   	// #1
  402c5c:	bl	401cf8 <ferror@plt+0x418>
  402c60:	mov	x4, #0x0                   	// #0
  402c64:	adrp	x0, 408000 <ferror@plt+0x6720>
  402c68:	add	x3, x0, #0x260
  402c6c:	adrp	x0, 408000 <ferror@plt+0x6720>
  402c70:	add	x2, x0, #0xaa8
  402c74:	ldr	x1, [sp, #16]
  402c78:	ldr	w0, [sp, #28]
  402c7c:	bl	401760 <getopt_long@plt>
  402c80:	str	w0, [sp, #44]
  402c84:	ldr	w0, [sp, #44]
  402c88:	cmn	w0, #0x1
  402c8c:	b.ne	40293c <ferror@plt+0x105c>  // b.any
  402c90:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402c94:	add	x0, x0, #0x2b0
  402c98:	ldr	w0, [x0]
  402c9c:	cmp	w0, #0x0
  402ca0:	b.ne	402cc8 <ferror@plt+0x13e8>  // b.any
  402ca4:	adrp	x0, 408000 <ferror@plt+0x6720>
  402ca8:	add	x0, x0, #0xab8
  402cac:	bl	4018b0 <gettext@plt>
  402cb0:	mov	x2, x0
  402cb4:	mov	w1, #0x0                   	// #0
  402cb8:	mov	w0, #0x0                   	// #0
  402cbc:	bl	4015b0 <error@plt>
  402cc0:	mov	w0, #0x1                   	// #1
  402cc4:	bl	401cf8 <ferror@plt+0x418>
  402cc8:	ldrb	w0, [sp, #62]
  402ccc:	cmp	w0, #0x0
  402cd0:	b.eq	402d0c <ferror@plt+0x142c>  // b.none
  402cd4:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402cd8:	add	x0, x0, #0x2b0
  402cdc:	ldr	w0, [x0]
  402ce0:	cmp	w0, #0x2
  402ce4:	b.eq	402d0c <ferror@plt+0x142c>  // b.none
  402ce8:	adrp	x0, 408000 <ferror@plt+0x6720>
  402cec:	add	x0, x0, #0xaf0
  402cf0:	bl	4018b0 <gettext@plt>
  402cf4:	mov	x2, x0
  402cf8:	mov	w1, #0x0                   	// #0
  402cfc:	mov	w0, #0x0                   	// #0
  402d00:	bl	4015b0 <error@plt>
  402d04:	mov	w0, #0x1                   	// #1
  402d08:	bl	401cf8 <ferror@plt+0x418>
  402d0c:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402d10:	add	x0, x0, #0x2b4
  402d14:	ldrb	w0, [x0]
  402d18:	cmp	w0, #0x0
  402d1c:	b.eq	402d58 <ferror@plt+0x1478>  // b.none
  402d20:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402d24:	add	x0, x0, #0x2b0
  402d28:	ldr	w0, [x0]
  402d2c:	cmp	w0, #0x2
  402d30:	b.eq	402d58 <ferror@plt+0x1478>  // b.none
  402d34:	adrp	x0, 408000 <ferror@plt+0x6720>
  402d38:	add	x0, x0, #0xb38
  402d3c:	bl	4018b0 <gettext@plt>
  402d40:	mov	x2, x0
  402d44:	mov	w1, #0x0                   	// #0
  402d48:	mov	w0, #0x0                   	// #0
  402d4c:	bl	4015b0 <error@plt>
  402d50:	mov	w0, #0x1                   	// #1
  402d54:	bl	401cf8 <ferror@plt+0x418>
  402d58:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402d5c:	add	x0, x0, #0x2b0
  402d60:	ldr	w0, [x0]
  402d64:	cmp	w0, #0x2
  402d68:	b.ne	402d74 <ferror@plt+0x1494>  // b.any
  402d6c:	mov	w1, #0x0                   	// #0
  402d70:	b	402d78 <ferror@plt+0x1498>
  402d74:	mov	w1, #0x4                   	// #4
  402d78:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402d7c:	add	x0, x0, #0x2b5
  402d80:	ldrb	w0, [x0]
  402d84:	cmp	w0, #0x0
  402d88:	b.eq	402d94 <ferror@plt+0x14b4>  // b.none
  402d8c:	mov	w0, #0x2                   	// #2
  402d90:	b	402d98 <ferror@plt+0x14b8>
  402d94:	mov	w0, #0x0                   	// #0
  402d98:	orr	w0, w1, w0
  402d9c:	mov	w1, w0
  402da0:	ldr	x0, [sp, #48]
  402da4:	bl	4031e4 <ferror@plt+0x1904>
  402da8:	ldrb	w0, [sp, #62]
  402dac:	eor	w0, w0, #0x1
  402db0:	and	w0, w0, #0xff
  402db4:	cmp	w0, #0x0
  402db8:	b.eq	402dcc <ferror@plt+0x14ec>  // b.none
  402dbc:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402dc0:	add	x0, x0, #0x2b6
  402dc4:	mov	w1, #0x9                   	// #9
  402dc8:	strb	w1, [x0]
  402dcc:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402dd0:	add	x0, x0, #0x2c0
  402dd4:	ldr	x0, [x0]
  402dd8:	cmp	x0, #0x0
  402ddc:	b.ne	402e28 <ferror@plt+0x1548>  // b.any
  402de0:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402de4:	add	x0, x0, #0x2b6
  402de8:	ldrb	w1, [x0]
  402dec:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402df0:	add	x0, x0, #0x2d0
  402df4:	strb	w1, [x0]
  402df8:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402dfc:	add	x0, x0, #0x2d0
  402e00:	strb	wzr, [x0, #1]
  402e04:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402e08:	add	x0, x0, #0x2c0
  402e0c:	adrp	x1, 41b000 <ferror@plt+0x19720>
  402e10:	add	x1, x1, #0x2d0
  402e14:	str	x1, [x0]
  402e18:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402e1c:	add	x0, x0, #0x2b8
  402e20:	mov	x1, #0x1                   	// #1
  402e24:	str	x1, [x0]
  402e28:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402e2c:	add	x0, x0, #0x270
  402e30:	ldr	w0, [x0]
  402e34:	ldr	w1, [sp, #28]
  402e38:	cmp	w1, w0
  402e3c:	b.ne	402e54 <ferror@plt+0x1574>  // b.any
  402e40:	adrp	x0, 408000 <ferror@plt+0x6720>
  402e44:	add	x0, x0, #0x9f0
  402e48:	bl	402730 <ferror@plt+0xe50>
  402e4c:	strb	w0, [sp, #63]
  402e50:	b	402ed0 <ferror@plt+0x15f0>
  402e54:	mov	w0, #0x1                   	// #1
  402e58:	strb	w0, [sp, #63]
  402e5c:	b	402eb8 <ferror@plt+0x15d8>
  402e60:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402e64:	add	x0, x0, #0x270
  402e68:	ldr	w0, [x0]
  402e6c:	sxtw	x0, w0
  402e70:	lsl	x0, x0, #3
  402e74:	ldr	x1, [sp, #16]
  402e78:	add	x0, x1, x0
  402e7c:	ldr	x0, [x0]
  402e80:	bl	402730 <ferror@plt+0xe50>
  402e84:	and	w1, w0, #0xff
  402e88:	ldrb	w0, [sp, #63]
  402e8c:	and	w0, w0, w1
  402e90:	cmp	w0, #0x0
  402e94:	cset	w0, ne  // ne = any
  402e98:	strb	w0, [sp, #63]
  402e9c:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402ea0:	add	x0, x0, #0x270
  402ea4:	ldr	w0, [x0]
  402ea8:	add	w1, w0, #0x1
  402eac:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402eb0:	add	x0, x0, #0x270
  402eb4:	str	w1, [x0]
  402eb8:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402ebc:	add	x0, x0, #0x270
  402ec0:	ldr	w0, [x0]
  402ec4:	ldr	w1, [sp, #28]
  402ec8:	cmp	w1, w0
  402ecc:	b.gt	402e60 <ferror@plt+0x1580>
  402ed0:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402ed4:	add	x0, x0, #0x2c8
  402ed8:	ldrb	w0, [x0]
  402edc:	cmp	w0, #0x0
  402ee0:	b.eq	402f18 <ferror@plt+0x1638>  // b.none
  402ee4:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402ee8:	add	x0, x0, #0x280
  402eec:	ldr	x0, [x0]
  402ef0:	bl	407324 <ferror@plt+0x5a44>
  402ef4:	cmn	w0, #0x1
  402ef8:	b.ne	402f18 <ferror@plt+0x1638>  // b.any
  402efc:	bl	4018a0 <__errno_location@plt>
  402f00:	ldr	w1, [x0]
  402f04:	adrp	x0, 408000 <ferror@plt+0x6720>
  402f08:	add	x2, x0, #0x9f0
  402f0c:	mov	w0, #0x0                   	// #0
  402f10:	bl	4015b0 <error@plt>
  402f14:	strb	wzr, [sp, #63]
  402f18:	ldrb	w0, [sp, #63]
  402f1c:	eor	w0, w0, #0x1
  402f20:	and	w0, w0, #0xff
  402f24:	ldp	x29, x30, [sp], #64
  402f28:	ret
  402f2c:	sub	sp, sp, #0x10
  402f30:	strb	w0, [sp, #15]
  402f34:	ldrb	w0, [sp, #15]
  402f38:	add	sp, sp, #0x10
  402f3c:	ret
  402f40:	stp	x29, x30, [sp, #-32]!
  402f44:	mov	x29, sp
  402f48:	str	x0, [sp, #24]
  402f4c:	str	x1, [sp, #16]
  402f50:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402f54:	add	x0, x0, #0x440
  402f58:	ldr	x1, [x0]
  402f5c:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402f60:	add	x0, x0, #0x2d8
  402f64:	ldr	x0, [x0]
  402f68:	cmp	x1, x0
  402f6c:	b.ne	402fa0 <ferror@plt+0x16c0>  // b.any
  402f70:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402f74:	add	x0, x0, #0x438
  402f78:	ldr	x3, [x0]
  402f7c:	mov	x2, #0x10                  	// #16
  402f80:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402f84:	add	x1, x0, #0x2d8
  402f88:	mov	x0, x3
  402f8c:	bl	406f90 <ferror@plt+0x56b0>
  402f90:	mov	x1, x0
  402f94:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402f98:	add	x0, x0, #0x438
  402f9c:	str	x1, [x0]
  402fa0:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402fa4:	add	x0, x0, #0x438
  402fa8:	ldr	x1, [x0]
  402fac:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402fb0:	add	x0, x0, #0x440
  402fb4:	ldr	x0, [x0]
  402fb8:	lsl	x0, x0, #4
  402fbc:	add	x0, x1, x0
  402fc0:	ldr	x1, [sp, #24]
  402fc4:	str	x1, [x0]
  402fc8:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402fcc:	add	x0, x0, #0x438
  402fd0:	ldr	x1, [x0]
  402fd4:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402fd8:	add	x0, x0, #0x440
  402fdc:	ldr	x0, [x0]
  402fe0:	lsl	x0, x0, #4
  402fe4:	add	x0, x1, x0
  402fe8:	ldr	x1, [sp, #16]
  402fec:	str	x1, [x0, #8]
  402ff0:	adrp	x0, 41b000 <ferror@plt+0x19720>
  402ff4:	add	x0, x0, #0x440
  402ff8:	ldr	x0, [x0]
  402ffc:	add	x1, x0, #0x1
  403000:	adrp	x0, 41b000 <ferror@plt+0x19720>
  403004:	add	x0, x0, #0x440
  403008:	str	x1, [x0]
  40300c:	nop
  403010:	ldp	x29, x30, [sp], #32
  403014:	ret
  403018:	sub	sp, sp, #0x20
  40301c:	str	x0, [sp, #8]
  403020:	str	x1, [sp]
  403024:	ldr	x0, [sp, #8]
  403028:	ldr	x0, [x0]
  40302c:	str	w0, [sp, #28]
  403030:	ldr	x0, [sp]
  403034:	ldr	x0, [x0]
  403038:	str	w0, [sp, #24]
  40303c:	ldr	w1, [sp, #28]
  403040:	ldr	w0, [sp, #24]
  403044:	cmp	w1, w0
  403048:	b.lt	403064 <ferror@plt+0x1784>  // b.tstop
  40304c:	ldr	w1, [sp, #28]
  403050:	ldr	w0, [sp, #24]
  403054:	cmp	w1, w0
  403058:	cset	w0, gt
  40305c:	and	w0, w0, #0xff
  403060:	b	403068 <ferror@plt+0x1788>
  403064:	mov	w0, #0xffffffff            	// #-1
  403068:	add	sp, sp, #0x20
  40306c:	ret
  403070:	stp	x29, x30, [sp, #-48]!
  403074:	mov	x29, sp
  403078:	adrp	x0, 41b000 <ferror@plt+0x19720>
  40307c:	add	x0, x0, #0x438
  403080:	ldr	x0, [x0]
  403084:	str	x0, [sp, #32]
  403088:	adrp	x0, 41b000 <ferror@plt+0x19720>
  40308c:	add	x0, x0, #0x440
  403090:	ldr	x0, [x0]
  403094:	str	x0, [sp, #24]
  403098:	adrp	x0, 41b000 <ferror@plt+0x19720>
  40309c:	add	x0, x0, #0x438
  4030a0:	str	xzr, [x0]
  4030a4:	adrp	x0, 41b000 <ferror@plt+0x19720>
  4030a8:	add	x0, x0, #0x440
  4030ac:	str	xzr, [x0]
  4030b0:	adrp	x0, 41b000 <ferror@plt+0x19720>
  4030b4:	add	x0, x0, #0x2d8
  4030b8:	str	xzr, [x0]
  4030bc:	ldr	x0, [sp, #32]
  4030c0:	ldr	x0, [x0]
  4030c4:	cmp	x0, #0x1
  4030c8:	b.ls	4030e4 <ferror@plt+0x1804>  // b.plast
  4030cc:	ldr	x0, [sp, #32]
  4030d0:	ldr	x0, [x0]
  4030d4:	sub	x0, x0, #0x1
  4030d8:	mov	x1, x0
  4030dc:	mov	x0, #0x1                   	// #1
  4030e0:	bl	402f40 <ferror@plt+0x1660>
  4030e4:	mov	x0, #0x1                   	// #1
  4030e8:	str	x0, [sp, #40]
  4030ec:	b	40317c <ferror@plt+0x189c>
  4030f0:	ldr	x0, [sp, #40]
  4030f4:	lsl	x0, x0, #4
  4030f8:	sub	x0, x0, #0x10
  4030fc:	ldr	x1, [sp, #32]
  403100:	add	x0, x1, x0
  403104:	ldr	x0, [x0, #8]
  403108:	add	x1, x0, #0x1
  40310c:	ldr	x0, [sp, #40]
  403110:	lsl	x0, x0, #4
  403114:	ldr	x2, [sp, #32]
  403118:	add	x0, x2, x0
  40311c:	ldr	x0, [x0]
  403120:	cmp	x1, x0
  403124:	b.eq	40316c <ferror@plt+0x188c>  // b.none
  403128:	ldr	x0, [sp, #40]
  40312c:	lsl	x0, x0, #4
  403130:	sub	x0, x0, #0x10
  403134:	ldr	x1, [sp, #32]
  403138:	add	x0, x1, x0
  40313c:	ldr	x0, [x0, #8]
  403140:	add	x2, x0, #0x1
  403144:	ldr	x0, [sp, #40]
  403148:	lsl	x0, x0, #4
  40314c:	ldr	x1, [sp, #32]
  403150:	add	x0, x1, x0
  403154:	ldr	x0, [x0]
  403158:	sub	x0, x0, #0x1
  40315c:	mov	x1, x0
  403160:	mov	x0, x2
  403164:	bl	402f40 <ferror@plt+0x1660>
  403168:	b	403170 <ferror@plt+0x1890>
  40316c:	nop
  403170:	ldr	x0, [sp, #40]
  403174:	add	x0, x0, #0x1
  403178:	str	x0, [sp, #40]
  40317c:	ldr	x1, [sp, #40]
  403180:	ldr	x0, [sp, #24]
  403184:	cmp	x1, x0
  403188:	b.cc	4030f0 <ferror@plt+0x1810>  // b.lo, b.ul, b.last
  40318c:	ldr	x0, [sp, #24]
  403190:	lsl	x0, x0, #4
  403194:	sub	x0, x0, #0x10
  403198:	ldr	x1, [sp, #32]
  40319c:	add	x0, x1, x0
  4031a0:	ldr	x0, [x0, #8]
  4031a4:	cmn	x0, #0x1
  4031a8:	b.eq	4031d0 <ferror@plt+0x18f0>  // b.none
  4031ac:	ldr	x0, [sp, #24]
  4031b0:	lsl	x0, x0, #4
  4031b4:	sub	x0, x0, #0x10
  4031b8:	ldr	x1, [sp, #32]
  4031bc:	add	x0, x1, x0
  4031c0:	ldr	x0, [x0, #8]
  4031c4:	add	x0, x0, #0x1
  4031c8:	mov	x1, #0xffffffffffffffff    	// #-1
  4031cc:	bl	402f40 <ferror@plt+0x1660>
  4031d0:	ldr	x0, [sp, #32]
  4031d4:	bl	4017b0 <free@plt>
  4031d8:	nop
  4031dc:	ldp	x29, x30, [sp], #48
  4031e0:	ret
  4031e4:	stp	x29, x30, [sp, #-112]!
  4031e8:	mov	x29, sp
  4031ec:	str	x19, [sp, #16]
  4031f0:	str	x0, [sp, #40]
  4031f4:	str	w1, [sp, #36]
  4031f8:	mov	x0, #0x1                   	// #1
  4031fc:	str	x0, [sp, #104]
  403200:	str	xzr, [sp, #56]
  403204:	strb	wzr, [sp, #103]
  403208:	strb	wzr, [sp, #102]
  40320c:	strb	wzr, [sp, #101]
  403210:	strb	wzr, [sp, #100]
  403214:	ldr	w0, [sp, #36]
  403218:	and	w0, w0, #0x1
  40321c:	cmp	w0, #0x0
  403220:	b.eq	403260 <ferror@plt+0x1980>  // b.none
  403224:	adrp	x0, 408000 <ferror@plt+0x6720>
  403228:	add	x1, x0, #0xb98
  40322c:	ldr	x0, [sp, #40]
  403230:	bl	401770 <strcmp@plt>
  403234:	cmp	w0, #0x0
  403238:	b.ne	403260 <ferror@plt+0x1980>  // b.any
  40323c:	mov	x0, #0x1                   	// #1
  403240:	str	x0, [sp, #56]
  403244:	mov	w0, #0x1                   	// #1
  403248:	strb	w0, [sp, #103]
  40324c:	mov	w0, #0x1                   	// #1
  403250:	strb	w0, [sp, #101]
  403254:	ldr	x0, [sp, #40]
  403258:	add	x0, x0, #0x1
  40325c:	str	x0, [sp, #40]
  403260:	ldr	x0, [sp, #40]
  403264:	ldrb	w0, [x0]
  403268:	cmp	w0, #0x2d
  40326c:	b.ne	403358 <ferror@plt+0x1a78>  // b.any
  403270:	strb	wzr, [sp, #100]
  403274:	ldrb	w0, [sp, #101]
  403278:	cmp	w0, #0x0
  40327c:	b.eq	4032c4 <ferror@plt+0x19e4>  // b.none
  403280:	ldr	w0, [sp, #36]
  403284:	and	w0, w0, #0x4
  403288:	cmp	w0, #0x0
  40328c:	b.eq	4032a0 <ferror@plt+0x19c0>  // b.none
  403290:	adrp	x0, 408000 <ferror@plt+0x6720>
  403294:	add	x0, x0, #0xba0
  403298:	bl	4018b0 <gettext@plt>
  40329c:	b	4032ac <ferror@plt+0x19cc>
  4032a0:	adrp	x0, 408000 <ferror@plt+0x6720>
  4032a4:	add	x0, x0, #0xbc0
  4032a8:	bl	4018b0 <gettext@plt>
  4032ac:	mov	x2, x0
  4032b0:	mov	w1, #0x0                   	// #0
  4032b4:	mov	w0, #0x0                   	// #0
  4032b8:	bl	4015b0 <error@plt>
  4032bc:	mov	w0, #0x1                   	// #1
  4032c0:	bl	401cf8 <ferror@plt+0x418>
  4032c4:	mov	w0, #0x1                   	// #1
  4032c8:	strb	w0, [sp, #101]
  4032cc:	ldr	x0, [sp, #40]
  4032d0:	add	x0, x0, #0x1
  4032d4:	str	x0, [sp, #40]
  4032d8:	ldrb	w0, [sp, #103]
  4032dc:	cmp	w0, #0x0
  4032e0:	b.eq	403334 <ferror@plt+0x1a54>  // b.none
  4032e4:	ldr	x0, [sp, #56]
  4032e8:	cmp	x0, #0x0
  4032ec:	b.ne	403334 <ferror@plt+0x1a54>  // b.any
  4032f0:	ldr	w0, [sp, #36]
  4032f4:	and	w0, w0, #0x4
  4032f8:	cmp	w0, #0x0
  4032fc:	b.eq	403310 <ferror@plt+0x1a30>  // b.none
  403300:	adrp	x0, 408000 <ferror@plt+0x6720>
  403304:	add	x0, x0, #0xbd8
  403308:	bl	4018b0 <gettext@plt>
  40330c:	b	40331c <ferror@plt+0x1a3c>
  403310:	adrp	x0, 408000 <ferror@plt+0x6720>
  403314:	add	x0, x0, #0xc08
  403318:	bl	4018b0 <gettext@plt>
  40331c:	mov	x2, x0
  403320:	mov	w1, #0x0                   	// #0
  403324:	mov	w0, #0x0                   	// #0
  403328:	bl	4015b0 <error@plt>
  40332c:	mov	w0, #0x1                   	// #1
  403330:	bl	401cf8 <ferror@plt+0x418>
  403334:	ldrb	w0, [sp, #103]
  403338:	cmp	w0, #0x0
  40333c:	b.eq	403348 <ferror@plt+0x1a68>  // b.none
  403340:	ldr	x0, [sp, #56]
  403344:	b	40334c <ferror@plt+0x1a6c>
  403348:	mov	x0, #0x1                   	// #1
  40334c:	str	x0, [sp, #104]
  403350:	str	xzr, [sp, #56]
  403354:	b	403260 <ferror@plt+0x1980>
  403358:	ldr	x0, [sp, #40]
  40335c:	ldrb	w0, [x0]
  403360:	cmp	w0, #0x2c
  403364:	b.eq	4033ac <ferror@plt+0x1acc>  // b.none
  403368:	bl	401780 <__ctype_b_loc@plt>
  40336c:	ldr	x19, [x0]
  403370:	ldr	x0, [sp, #40]
  403374:	ldrb	w0, [x0]
  403378:	bl	402f2c <ferror@plt+0x164c>
  40337c:	and	w0, w0, #0xff
  403380:	and	x0, x0, #0xff
  403384:	lsl	x0, x0, #1
  403388:	add	x0, x19, x0
  40338c:	ldrh	w0, [x0]
  403390:	and	w0, w0, #0x1
  403394:	cmp	w0, #0x0
  403398:	b.ne	4033ac <ferror@plt+0x1acc>  // b.any
  40339c:	ldr	x0, [sp, #40]
  4033a0:	ldrb	w0, [x0]
  4033a4:	cmp	w0, #0x0
  4033a8:	b.ne	403520 <ferror@plt+0x1c40>  // b.any
  4033ac:	strb	wzr, [sp, #100]
  4033b0:	ldrb	w0, [sp, #101]
  4033b4:	cmp	w0, #0x0
  4033b8:	b.eq	403498 <ferror@plt+0x1bb8>  // b.none
  4033bc:	strb	wzr, [sp, #101]
  4033c0:	ldrb	w0, [sp, #103]
  4033c4:	eor	w0, w0, #0x1
  4033c8:	and	w0, w0, #0xff
  4033cc:	cmp	w0, #0x0
  4033d0:	b.eq	403428 <ferror@plt+0x1b48>  // b.none
  4033d4:	ldrb	w0, [sp, #102]
  4033d8:	eor	w0, w0, #0x1
  4033dc:	and	w0, w0, #0xff
  4033e0:	cmp	w0, #0x0
  4033e4:	b.eq	403428 <ferror@plt+0x1b48>  // b.none
  4033e8:	ldr	w0, [sp, #36]
  4033ec:	and	w0, w0, #0x1
  4033f0:	cmp	w0, #0x0
  4033f4:	b.eq	403404 <ferror@plt+0x1b24>  // b.none
  4033f8:	mov	x0, #0x1                   	// #1
  4033fc:	str	x0, [sp, #104]
  403400:	b	403428 <ferror@plt+0x1b48>
  403404:	adrp	x0, 408000 <ferror@plt+0x6720>
  403408:	add	x0, x0, #0xc28
  40340c:	bl	4018b0 <gettext@plt>
  403410:	mov	x2, x0
  403414:	mov	w1, #0x0                   	// #0
  403418:	mov	w0, #0x0                   	// #0
  40341c:	bl	4015b0 <error@plt>
  403420:	mov	w0, #0x1                   	// #1
  403424:	bl	401cf8 <ferror@plt+0x418>
  403428:	ldrb	w0, [sp, #102]
  40342c:	eor	w0, w0, #0x1
  403430:	and	w0, w0, #0xff
  403434:	cmp	w0, #0x0
  403438:	b.eq	40344c <ferror@plt+0x1b6c>  // b.none
  40343c:	mov	x1, #0xffffffffffffffff    	// #-1
  403440:	ldr	x0, [sp, #104]
  403444:	bl	402f40 <ferror@plt+0x1660>
  403448:	b	403490 <ferror@plt+0x1bb0>
  40344c:	ldr	x0, [sp, #56]
  403450:	ldr	x1, [sp, #104]
  403454:	cmp	x1, x0
  403458:	b.ls	403480 <ferror@plt+0x1ba0>  // b.plast
  40345c:	adrp	x0, 408000 <ferror@plt+0x6720>
  403460:	add	x0, x0, #0xc50
  403464:	bl	4018b0 <gettext@plt>
  403468:	mov	x2, x0
  40346c:	mov	w1, #0x0                   	// #0
  403470:	mov	w0, #0x0                   	// #0
  403474:	bl	4015b0 <error@plt>
  403478:	mov	w0, #0x1                   	// #1
  40347c:	bl	401cf8 <ferror@plt+0x418>
  403480:	ldr	x0, [sp, #56]
  403484:	mov	x1, x0
  403488:	ldr	x0, [sp, #104]
  40348c:	bl	402f40 <ferror@plt+0x1660>
  403490:	str	xzr, [sp, #56]
  403494:	b	4034f8 <ferror@plt+0x1c18>
  403498:	ldr	x0, [sp, #56]
  40349c:	cmp	x0, #0x0
  4034a0:	b.ne	4034e8 <ferror@plt+0x1c08>  // b.any
  4034a4:	ldr	w0, [sp, #36]
  4034a8:	and	w0, w0, #0x4
  4034ac:	cmp	w0, #0x0
  4034b0:	b.eq	4034c4 <ferror@plt+0x1be4>  // b.none
  4034b4:	adrp	x0, 408000 <ferror@plt+0x6720>
  4034b8:	add	x0, x0, #0xbd8
  4034bc:	bl	4018b0 <gettext@plt>
  4034c0:	b	4034d0 <ferror@plt+0x1bf0>
  4034c4:	adrp	x0, 408000 <ferror@plt+0x6720>
  4034c8:	add	x0, x0, #0xc08
  4034cc:	bl	4018b0 <gettext@plt>
  4034d0:	mov	x2, x0
  4034d4:	mov	w1, #0x0                   	// #0
  4034d8:	mov	w0, #0x0                   	// #0
  4034dc:	bl	4015b0 <error@plt>
  4034e0:	mov	w0, #0x1                   	// #1
  4034e4:	bl	401cf8 <ferror@plt+0x418>
  4034e8:	ldr	x0, [sp, #56]
  4034ec:	ldr	x1, [sp, #56]
  4034f0:	bl	402f40 <ferror@plt+0x1660>
  4034f4:	str	xzr, [sp, #56]
  4034f8:	ldr	x0, [sp, #40]
  4034fc:	ldrb	w0, [x0]
  403500:	cmp	w0, #0x0
  403504:	b.eq	403724 <ferror@plt+0x1e44>  // b.none
  403508:	ldr	x0, [sp, #40]
  40350c:	add	x0, x0, #0x1
  403510:	str	x0, [sp, #40]
  403514:	strb	wzr, [sp, #103]
  403518:	strb	wzr, [sp, #102]
  40351c:	b	403720 <ferror@plt+0x1e40>
  403520:	ldr	x0, [sp, #40]
  403524:	ldrb	w0, [x0]
  403528:	sub	w0, w0, #0x30
  40352c:	cmp	w0, #0x9
  403530:	b.hi	4036c8 <ferror@plt+0x1de8>  // b.pmore
  403534:	ldrb	w0, [sp, #100]
  403538:	eor	w0, w0, #0x1
  40353c:	and	w0, w0, #0xff
  403540:	cmp	w0, #0x0
  403544:	b.ne	40355c <ferror@plt+0x1c7c>  // b.any
  403548:	adrp	x0, 41b000 <ferror@plt+0x19720>
  40354c:	add	x0, x0, #0x2e0
  403550:	ldr	x0, [x0]
  403554:	cmp	x0, #0x0
  403558:	b.ne	40356c <ferror@plt+0x1c8c>  // b.any
  40355c:	adrp	x0, 41b000 <ferror@plt+0x19720>
  403560:	add	x0, x0, #0x2e0
  403564:	ldr	x1, [sp, #40]
  403568:	str	x1, [x0]
  40356c:	mov	w0, #0x1                   	// #1
  403570:	strb	w0, [sp, #100]
  403574:	ldrb	w0, [sp, #101]
  403578:	cmp	w0, #0x0
  40357c:	b.eq	40358c <ferror@plt+0x1cac>  // b.none
  403580:	mov	w0, #0x1                   	// #1
  403584:	strb	w0, [sp, #102]
  403588:	b	403594 <ferror@plt+0x1cb4>
  40358c:	mov	w0, #0x1                   	// #1
  403590:	strb	w0, [sp, #103]
  403594:	ldr	x1, [sp, #56]
  403598:	mov	x0, #0x9999999999999999    	// #-7378697629483820647
  40359c:	movk	x0, #0x1999, lsl #48
  4035a0:	cmp	x1, x0
  4035a4:	b.hi	403620 <ferror@plt+0x1d40>  // b.pmore
  4035a8:	ldr	x1, [sp, #56]
  4035ac:	mov	x0, x1
  4035b0:	lsl	x0, x0, #2
  4035b4:	add	x0, x0, x1
  4035b8:	lsl	x0, x0, #1
  4035bc:	mov	x1, x0
  4035c0:	ldr	x0, [sp, #40]
  4035c4:	ldrb	w0, [x0]
  4035c8:	sub	w0, w0, #0x30
  4035cc:	sxtw	x0, w0
  4035d0:	add	x1, x1, x0
  4035d4:	ldr	x0, [sp, #56]
  4035d8:	cmp	x1, x0
  4035dc:	b.cc	403620 <ferror@plt+0x1d40>  // b.lo, b.ul, b.last
  4035e0:	ldr	x1, [sp, #56]
  4035e4:	mov	x0, x1
  4035e8:	lsl	x0, x0, #2
  4035ec:	add	x0, x0, x1
  4035f0:	lsl	x0, x0, #1
  4035f4:	mov	x1, x0
  4035f8:	ldr	x0, [sp, #40]
  4035fc:	ldrb	w0, [x0]
  403600:	sub	w0, w0, #0x30
  403604:	sxtw	x0, w0
  403608:	add	x0, x1, x0
  40360c:	str	x0, [sp, #56]
  403610:	nop
  403614:	ldr	x0, [sp, #56]
  403618:	cmn	x0, #0x1
  40361c:	b.ne	4036b8 <ferror@plt+0x1dd8>  // b.any
  403620:	adrp	x0, 41b000 <ferror@plt+0x19720>
  403624:	add	x0, x0, #0x2e0
  403628:	ldr	x2, [x0]
  40362c:	adrp	x0, 408000 <ferror@plt+0x6720>
  403630:	add	x1, x0, #0xc70
  403634:	mov	x0, x2
  403638:	bl	4017f0 <strspn@plt>
  40363c:	str	x0, [sp, #72]
  403640:	adrp	x0, 41b000 <ferror@plt+0x19720>
  403644:	add	x0, x0, #0x2e0
  403648:	ldr	x0, [x0]
  40364c:	ldr	x1, [sp, #72]
  403650:	bl	4072e8 <ferror@plt+0x5a08>
  403654:	str	x0, [sp, #64]
  403658:	ldr	w0, [sp, #36]
  40365c:	and	w0, w0, #0x4
  403660:	cmp	w0, #0x0
  403664:	b.eq	40367c <ferror@plt+0x1d9c>  // b.none
  403668:	adrp	x0, 408000 <ferror@plt+0x6720>
  40366c:	add	x0, x0, #0xc80
  403670:	bl	4018b0 <gettext@plt>
  403674:	mov	x19, x0
  403678:	b	40368c <ferror@plt+0x1dac>
  40367c:	adrp	x0, 408000 <ferror@plt+0x6720>
  403680:	add	x0, x0, #0xca8
  403684:	bl	4018b0 <gettext@plt>
  403688:	mov	x19, x0
  40368c:	ldr	x0, [sp, #64]
  403690:	bl	406620 <ferror@plt+0x4d40>
  403694:	mov	x3, x0
  403698:	mov	x2, x19
  40369c:	mov	w1, #0x0                   	// #0
  4036a0:	mov	w0, #0x0                   	// #0
  4036a4:	bl	4015b0 <error@plt>
  4036a8:	ldr	x0, [sp, #64]
  4036ac:	bl	4017b0 <free@plt>
  4036b0:	mov	w0, #0x1                   	// #1
  4036b4:	bl	401cf8 <ferror@plt+0x418>
  4036b8:	ldr	x0, [sp, #40]
  4036bc:	add	x0, x0, #0x1
  4036c0:	str	x0, [sp, #40]
  4036c4:	b	403260 <ferror@plt+0x1980>
  4036c8:	ldr	w0, [sp, #36]
  4036cc:	and	w0, w0, #0x4
  4036d0:	cmp	w0, #0x0
  4036d4:	b.eq	4036ec <ferror@plt+0x1e0c>  // b.none
  4036d8:	adrp	x0, 408000 <ferror@plt+0x6720>
  4036dc:	add	x0, x0, #0xcc8
  4036e0:	bl	4018b0 <gettext@plt>
  4036e4:	mov	x19, x0
  4036e8:	b	4036fc <ferror@plt+0x1e1c>
  4036ec:	adrp	x0, 408000 <ferror@plt+0x6720>
  4036f0:	add	x0, x0, #0xcf0
  4036f4:	bl	4018b0 <gettext@plt>
  4036f8:	mov	x19, x0
  4036fc:	ldr	x0, [sp, #40]
  403700:	bl	406620 <ferror@plt+0x4d40>
  403704:	mov	x3, x0
  403708:	mov	x2, x19
  40370c:	mov	w1, #0x0                   	// #0
  403710:	mov	w0, #0x0                   	// #0
  403714:	bl	4015b0 <error@plt>
  403718:	mov	w0, #0x1                   	// #1
  40371c:	bl	401cf8 <ferror@plt+0x418>
  403720:	b	403260 <ferror@plt+0x1980>
  403724:	nop
  403728:	adrp	x0, 41b000 <ferror@plt+0x19720>
  40372c:	add	x0, x0, #0x440
  403730:	ldr	x0, [x0]
  403734:	cmp	x0, #0x0
  403738:	b.ne	403780 <ferror@plt+0x1ea0>  // b.any
  40373c:	ldr	w0, [sp, #36]
  403740:	and	w0, w0, #0x4
  403744:	cmp	w0, #0x0
  403748:	b.eq	40375c <ferror@plt+0x1e7c>  // b.none
  40374c:	adrp	x0, 408000 <ferror@plt+0x6720>
  403750:	add	x0, x0, #0xd08
  403754:	bl	4018b0 <gettext@plt>
  403758:	b	403768 <ferror@plt+0x1e88>
  40375c:	adrp	x0, 408000 <ferror@plt+0x6720>
  403760:	add	x0, x0, #0xd38
  403764:	bl	4018b0 <gettext@plt>
  403768:	mov	x2, x0
  40376c:	mov	w1, #0x0                   	// #0
  403770:	mov	w0, #0x0                   	// #0
  403774:	bl	4015b0 <error@plt>
  403778:	mov	w0, #0x1                   	// #1
  40377c:	bl	401cf8 <ferror@plt+0x418>
  403780:	adrp	x0, 41b000 <ferror@plt+0x19720>
  403784:	add	x0, x0, #0x438
  403788:	ldr	x4, [x0]
  40378c:	adrp	x0, 41b000 <ferror@plt+0x19720>
  403790:	add	x0, x0, #0x440
  403794:	ldr	x1, [x0]
  403798:	adrp	x0, 403000 <ferror@plt+0x1720>
  40379c:	add	x3, x0, #0x18
  4037a0:	mov	x2, #0x10                  	// #16
  4037a4:	mov	x0, x4
  4037a8:	bl	4015e0 <qsort@plt>
  4037ac:	str	xzr, [sp, #88]
  4037b0:	b	403920 <ferror@plt+0x2040>
  4037b4:	ldr	x0, [sp, #88]
  4037b8:	add	x0, x0, #0x1
  4037bc:	str	x0, [sp, #80]
  4037c0:	b	4038f4 <ferror@plt+0x2014>
  4037c4:	adrp	x0, 41b000 <ferror@plt+0x19720>
  4037c8:	add	x0, x0, #0x438
  4037cc:	ldr	x1, [x0]
  4037d0:	ldr	x0, [sp, #80]
  4037d4:	lsl	x0, x0, #4
  4037d8:	add	x0, x1, x0
  4037dc:	ldr	x1, [x0]
  4037e0:	adrp	x0, 41b000 <ferror@plt+0x19720>
  4037e4:	add	x0, x0, #0x438
  4037e8:	ldr	x2, [x0]
  4037ec:	ldr	x0, [sp, #88]
  4037f0:	lsl	x0, x0, #4
  4037f4:	add	x0, x2, x0
  4037f8:	ldr	x0, [x0, #8]
  4037fc:	cmp	x1, x0
  403800:	b.hi	403910 <ferror@plt+0x2030>  // b.pmore
  403804:	adrp	x0, 41b000 <ferror@plt+0x19720>
  403808:	add	x0, x0, #0x438
  40380c:	ldr	x1, [x0]
  403810:	ldr	x0, [sp, #88]
  403814:	lsl	x0, x0, #4
  403818:	add	x0, x1, x0
  40381c:	ldr	x1, [x0, #8]
  403820:	adrp	x0, 41b000 <ferror@plt+0x19720>
  403824:	add	x0, x0, #0x438
  403828:	ldr	x2, [x0]
  40382c:	ldr	x0, [sp, #80]
  403830:	lsl	x0, x0, #4
  403834:	add	x0, x2, x0
  403838:	ldr	x0, [x0, #8]
  40383c:	adrp	x2, 41b000 <ferror@plt+0x19720>
  403840:	add	x2, x2, #0x438
  403844:	ldr	x3, [x2]
  403848:	ldr	x2, [sp, #88]
  40384c:	lsl	x2, x2, #4
  403850:	add	x2, x3, x2
  403854:	cmp	x1, x0
  403858:	csel	x0, x1, x0, cs  // cs = hs, nlast
  40385c:	str	x0, [x2, #8]
  403860:	adrp	x0, 41b000 <ferror@plt+0x19720>
  403864:	add	x0, x0, #0x438
  403868:	ldr	x1, [x0]
  40386c:	ldr	x0, [sp, #80]
  403870:	lsl	x0, x0, #4
  403874:	add	x3, x1, x0
  403878:	adrp	x0, 41b000 <ferror@plt+0x19720>
  40387c:	add	x0, x0, #0x438
  403880:	ldr	x1, [x0]
  403884:	ldr	x0, [sp, #80]
  403888:	add	x0, x0, #0x1
  40388c:	lsl	x0, x0, #4
  403890:	add	x4, x1, x0
  403894:	adrp	x0, 41b000 <ferror@plt+0x19720>
  403898:	add	x0, x0, #0x440
  40389c:	ldr	x1, [x0]
  4038a0:	ldr	x0, [sp, #80]
  4038a4:	sub	x0, x1, x0
  4038a8:	sub	x0, x0, #0x1
  4038ac:	lsl	x0, x0, #4
  4038b0:	mov	x2, x0
  4038b4:	mov	x1, x4
  4038b8:	mov	x0, x3
  4038bc:	bl	401560 <memmove@plt>
  4038c0:	adrp	x0, 41b000 <ferror@plt+0x19720>
  4038c4:	add	x0, x0, #0x440
  4038c8:	ldr	x0, [x0]
  4038cc:	sub	x1, x0, #0x1
  4038d0:	adrp	x0, 41b000 <ferror@plt+0x19720>
  4038d4:	add	x0, x0, #0x440
  4038d8:	str	x1, [x0]
  4038dc:	ldr	x0, [sp, #80]
  4038e0:	sub	x0, x0, #0x1
  4038e4:	str	x0, [sp, #80]
  4038e8:	ldr	x0, [sp, #80]
  4038ec:	add	x0, x0, #0x1
  4038f0:	str	x0, [sp, #80]
  4038f4:	adrp	x0, 41b000 <ferror@plt+0x19720>
  4038f8:	add	x0, x0, #0x440
  4038fc:	ldr	x0, [x0]
  403900:	ldr	x1, [sp, #80]
  403904:	cmp	x1, x0
  403908:	b.cc	4037c4 <ferror@plt+0x1ee4>  // b.lo, b.ul, b.last
  40390c:	b	403914 <ferror@plt+0x2034>
  403910:	nop
  403914:	ldr	x0, [sp, #88]
  403918:	add	x0, x0, #0x1
  40391c:	str	x0, [sp, #88]
  403920:	adrp	x0, 41b000 <ferror@plt+0x19720>
  403924:	add	x0, x0, #0x440
  403928:	ldr	x0, [x0]
  40392c:	ldr	x1, [sp, #88]
  403930:	cmp	x1, x0
  403934:	b.cc	4037b4 <ferror@plt+0x1ed4>  // b.lo, b.ul, b.last
  403938:	ldr	w0, [sp, #36]
  40393c:	and	w0, w0, #0x2
  403940:	cmp	w0, #0x0
  403944:	b.eq	40394c <ferror@plt+0x206c>  // b.none
  403948:	bl	403070 <ferror@plt+0x1790>
  40394c:	adrp	x0, 41b000 <ferror@plt+0x19720>
  403950:	add	x0, x0, #0x440
  403954:	ldr	x0, [x0]
  403958:	add	x1, x0, #0x1
  40395c:	adrp	x0, 41b000 <ferror@plt+0x19720>
  403960:	add	x0, x0, #0x440
  403964:	str	x1, [x0]
  403968:	adrp	x0, 41b000 <ferror@plt+0x19720>
  40396c:	add	x0, x0, #0x438
  403970:	ldr	x2, [x0]
  403974:	adrp	x0, 41b000 <ferror@plt+0x19720>
  403978:	add	x0, x0, #0x440
  40397c:	ldr	x0, [x0]
  403980:	lsl	x0, x0, #4
  403984:	mov	x1, x0
  403988:	mov	x0, x2
  40398c:	bl	407108 <ferror@plt+0x5828>
  403990:	mov	x1, x0
  403994:	adrp	x0, 41b000 <ferror@plt+0x19720>
  403998:	add	x0, x0, #0x438
  40399c:	str	x1, [x0]
  4039a0:	adrp	x0, 41b000 <ferror@plt+0x19720>
  4039a4:	add	x0, x0, #0x438
  4039a8:	ldr	x1, [x0]
  4039ac:	adrp	x0, 41b000 <ferror@plt+0x19720>
  4039b0:	add	x0, x0, #0x440
  4039b4:	ldr	x0, [x0]
  4039b8:	lsl	x0, x0, #4
  4039bc:	sub	x0, x0, #0x10
  4039c0:	add	x0, x1, x0
  4039c4:	mov	x1, #0xffffffffffffffff    	// #-1
  4039c8:	str	x1, [x0, #8]
  4039cc:	adrp	x1, 41b000 <ferror@plt+0x19720>
  4039d0:	add	x1, x1, #0x438
  4039d4:	ldr	x2, [x1]
  4039d8:	adrp	x1, 41b000 <ferror@plt+0x19720>
  4039dc:	add	x1, x1, #0x440
  4039e0:	ldr	x1, [x1]
  4039e4:	lsl	x1, x1, #4
  4039e8:	sub	x1, x1, #0x10
  4039ec:	add	x1, x2, x1
  4039f0:	ldr	x0, [x0, #8]
  4039f4:	str	x0, [x1]
  4039f8:	nop
  4039fc:	ldr	x19, [sp, #16]
  403a00:	ldp	x29, x30, [sp], #112
  403a04:	ret
  403a08:	stp	x29, x30, [sp, #-16]!
  403a0c:	mov	x29, sp
  403a10:	adrp	x0, 41b000 <ferror@plt+0x19720>
  403a14:	add	x0, x0, #0x440
  403a18:	str	xzr, [x0]
  403a1c:	adrp	x0, 41b000 <ferror@plt+0x19720>
  403a20:	add	x0, x0, #0x2d8
  403a24:	str	xzr, [x0]
  403a28:	adrp	x0, 41b000 <ferror@plt+0x19720>
  403a2c:	add	x0, x0, #0x438
  403a30:	ldr	x0, [x0]
  403a34:	bl	4017b0 <free@plt>
  403a38:	adrp	x0, 41b000 <ferror@plt+0x19720>
  403a3c:	add	x0, x0, #0x438
  403a40:	str	xzr, [x0]
  403a44:	nop
  403a48:	ldp	x29, x30, [sp], #16
  403a4c:	ret
  403a50:	sub	sp, sp, #0x10
  403a54:	str	x0, [sp, #8]
  403a58:	adrp	x0, 41b000 <ferror@plt+0x19720>
  403a5c:	add	x0, x0, #0x2e8
  403a60:	ldr	x1, [sp, #8]
  403a64:	str	x1, [x0]
  403a68:	nop
  403a6c:	add	sp, sp, #0x10
  403a70:	ret
  403a74:	sub	sp, sp, #0x10
  403a78:	strb	w0, [sp, #15]
  403a7c:	adrp	x0, 41b000 <ferror@plt+0x19720>
  403a80:	add	x0, x0, #0x2f0
  403a84:	ldrb	w1, [sp, #15]
  403a88:	strb	w1, [x0]
  403a8c:	nop
  403a90:	add	sp, sp, #0x10
  403a94:	ret
  403a98:	stp	x29, x30, [sp, #-48]!
  403a9c:	mov	x29, sp
  403aa0:	str	x19, [sp, #16]
  403aa4:	adrp	x0, 41b000 <ferror@plt+0x19720>
  403aa8:	add	x0, x0, #0x278
  403aac:	ldr	x0, [x0]
  403ab0:	bl	4076c8 <ferror@plt+0x5de8>
  403ab4:	cmp	w0, #0x0
  403ab8:	b.eq	403b70 <ferror@plt+0x2290>  // b.none
  403abc:	adrp	x0, 41b000 <ferror@plt+0x19720>
  403ac0:	add	x0, x0, #0x2f0
  403ac4:	ldrb	w0, [x0]
  403ac8:	eor	w0, w0, #0x1
  403acc:	and	w0, w0, #0xff
  403ad0:	cmp	w0, #0x0
  403ad4:	b.ne	403ae8 <ferror@plt+0x2208>  // b.any
  403ad8:	bl	4018a0 <__errno_location@plt>
  403adc:	ldr	w0, [x0]
  403ae0:	cmp	w0, #0x20
  403ae4:	b.eq	403b70 <ferror@plt+0x2290>  // b.none
  403ae8:	adrp	x0, 408000 <ferror@plt+0x6720>
  403aec:	add	x0, x0, #0xd58
  403af0:	bl	4018b0 <gettext@plt>
  403af4:	str	x0, [sp, #40]
  403af8:	adrp	x0, 41b000 <ferror@plt+0x19720>
  403afc:	add	x0, x0, #0x2e8
  403b00:	ldr	x0, [x0]
  403b04:	cmp	x0, #0x0
  403b08:	b.eq	403b44 <ferror@plt+0x2264>  // b.none
  403b0c:	bl	4018a0 <__errno_location@plt>
  403b10:	ldr	w19, [x0]
  403b14:	adrp	x0, 41b000 <ferror@plt+0x19720>
  403b18:	add	x0, x0, #0x2e8
  403b1c:	ldr	x0, [x0]
  403b20:	bl	4063c0 <ferror@plt+0x4ae0>
  403b24:	ldr	x4, [sp, #40]
  403b28:	mov	x3, x0
  403b2c:	adrp	x0, 408000 <ferror@plt+0x6720>
  403b30:	add	x2, x0, #0xd68
  403b34:	mov	w1, w19
  403b38:	mov	w0, #0x0                   	// #0
  403b3c:	bl	4015b0 <error@plt>
  403b40:	b	403b60 <ferror@plt+0x2280>
  403b44:	bl	4018a0 <__errno_location@plt>
  403b48:	ldr	w1, [x0]
  403b4c:	ldr	x3, [sp, #40]
  403b50:	adrp	x0, 408000 <ferror@plt+0x6720>
  403b54:	add	x2, x0, #0xd70
  403b58:	mov	w0, #0x0                   	// #0
  403b5c:	bl	4015b0 <error@plt>
  403b60:	adrp	x0, 41b000 <ferror@plt+0x19720>
  403b64:	add	x0, x0, #0x1f8
  403b68:	ldr	w0, [x0]
  403b6c:	bl	401570 <_exit@plt>
  403b70:	adrp	x0, 41b000 <ferror@plt+0x19720>
  403b74:	add	x0, x0, #0x260
  403b78:	ldr	x0, [x0]
  403b7c:	bl	4076c8 <ferror@plt+0x5de8>
  403b80:	cmp	w0, #0x0
  403b84:	b.eq	403b98 <ferror@plt+0x22b8>  // b.none
  403b88:	adrp	x0, 41b000 <ferror@plt+0x19720>
  403b8c:	add	x0, x0, #0x1f8
  403b90:	ldr	w0, [x0]
  403b94:	bl	401570 <_exit@plt>
  403b98:	nop
  403b9c:	ldr	x19, [sp, #16]
  403ba0:	ldp	x29, x30, [sp], #48
  403ba4:	ret
  403ba8:	stp	x29, x30, [sp, #-64]!
  403bac:	mov	x29, sp
  403bb0:	str	w0, [sp, #44]
  403bb4:	str	x1, [sp, #32]
  403bb8:	str	x2, [sp, #24]
  403bbc:	str	w3, [sp, #40]
  403bc0:	ldr	w0, [sp, #40]
  403bc4:	mov	w3, w0
  403bc8:	ldr	x2, [sp, #24]
  403bcc:	ldr	x1, [sp, #32]
  403bd0:	ldr	w0, [sp, #44]
  403bd4:	bl	401720 <posix_fadvise@plt>
  403bd8:	str	w0, [sp, #60]
  403bdc:	nop
  403be0:	ldp	x29, x30, [sp], #64
  403be4:	ret
  403be8:	stp	x29, x30, [sp, #-32]!
  403bec:	mov	x29, sp
  403bf0:	str	x0, [sp, #24]
  403bf4:	str	w1, [sp, #20]
  403bf8:	ldr	x0, [sp, #24]
  403bfc:	cmp	x0, #0x0
  403c00:	b.eq	403c1c <ferror@plt+0x233c>  // b.none
  403c04:	ldr	x0, [sp, #24]
  403c08:	bl	401610 <fileno@plt>
  403c0c:	ldr	w3, [sp, #20]
  403c10:	mov	x2, #0x0                   	// #0
  403c14:	mov	x1, #0x0                   	// #0
  403c18:	bl	403ba8 <ferror@plt+0x22c8>
  403c1c:	nop
  403c20:	ldp	x29, x30, [sp], #32
  403c24:	ret
  403c28:	stp	x29, x30, [sp, #-176]!
  403c2c:	mov	x29, sp
  403c30:	str	x0, [sp, #56]
  403c34:	str	x1, [sp, #48]
  403c38:	str	x2, [sp, #40]
  403c3c:	str	x3, [sp, #32]
  403c40:	str	w4, [sp, #28]
  403c44:	str	w5, [sp, #24]
  403c48:	str	x6, [sp, #16]
  403c4c:	mov	x0, #0xffffffffffffffff    	// #-1
  403c50:	str	x0, [sp, #152]
  403c54:	ldr	x0, [sp, #56]
  403c58:	ldr	x0, [x0]
  403c5c:	str	x0, [sp, #144]
  403c60:	ldr	x0, [sp, #48]
  403c64:	ldr	x0, [x0]
  403c68:	str	x0, [sp, #136]
  403c6c:	ldr	x0, [sp, #144]
  403c70:	cmp	x0, #0x0
  403c74:	b.ne	403cb0 <ferror@plt+0x23d0>  // b.any
  403c78:	ldr	x2, [sp, #32]
  403c7c:	ldr	x1, [sp, #32]
  403c80:	mov	x0, #0x40                  	// #64
  403c84:	cmp	x2, #0x40
  403c88:	csel	x0, x1, x0, ls  // ls = plast
  403c8c:	str	x0, [sp, #136]
  403c90:	ldr	x0, [sp, #136]
  403c94:	bl	401650 <malloc@plt>
  403c98:	str	x0, [sp, #144]
  403c9c:	ldr	x0, [sp, #144]
  403ca0:	cmp	x0, #0x0
  403ca4:	b.ne	403cb0 <ferror@plt+0x23d0>  // b.any
  403ca8:	mov	x0, #0xffffffffffffffff    	// #-1
  403cac:	b	404088 <ferror@plt+0x27a8>
  403cb0:	ldr	x1, [sp, #136]
  403cb4:	ldr	x0, [sp, #40]
  403cb8:	cmp	x1, x0
  403cbc:	b.cc	404034 <ferror@plt+0x2754>  // b.lo, b.ul, b.last
  403cc0:	ldr	x1, [sp, #136]
  403cc4:	ldr	x0, [sp, #40]
  403cc8:	sub	x0, x1, x0
  403ccc:	str	x0, [sp, #168]
  403cd0:	ldr	x1, [sp, #144]
  403cd4:	ldr	x0, [sp, #40]
  403cd8:	add	x0, x1, x0
  403cdc:	str	x0, [sp, #160]
  403ce0:	ldr	x0, [sp, #168]
  403ce4:	cmp	x0, #0x0
  403ce8:	b.ne	403cfc <ferror@plt+0x241c>  // b.any
  403cec:	ldr	x1, [sp, #32]
  403cf0:	ldr	x0, [sp, #136]
  403cf4:	cmp	x1, x0
  403cf8:	b.ls	40403c <ferror@plt+0x275c>  // b.plast
  403cfc:	ldr	w0, [sp, #28]
  403d00:	cmn	w0, #0x1
  403d04:	b.ne	403d14 <ferror@plt+0x2434>  // b.any
  403d08:	ldr	w0, [sp, #24]
  403d0c:	str	w0, [sp, #28]
  403d10:	b	403d28 <ferror@plt+0x2448>
  403d14:	ldr	w0, [sp, #24]
  403d18:	cmn	w0, #0x1
  403d1c:	b.ne	403d28 <ferror@plt+0x2448>  // b.any
  403d20:	ldr	w0, [sp, #28]
  403d24:	str	w0, [sp, #24]
  403d28:	strb	wzr, [sp, #135]
  403d2c:	add	x0, sp, #0x48
  403d30:	mov	x1, x0
  403d34:	ldr	x0, [sp, #16]
  403d38:	bl	407468 <ferror@plt+0x5b88>
  403d3c:	str	x0, [sp, #104]
  403d40:	ldr	x0, [sp, #104]
  403d44:	cmp	x0, #0x0
  403d48:	b.eq	403da0 <ferror@plt+0x24c0>  // b.none
  403d4c:	ldr	w0, [sp, #28]
  403d50:	cmn	w0, #0x1
  403d54:	b.eq	403dfc <ferror@plt+0x251c>  // b.none
  403d58:	ldr	x0, [sp, #72]
  403d5c:	mov	x3, x0
  403d60:	ldr	w2, [sp, #24]
  403d64:	ldr	w1, [sp, #28]
  403d68:	ldr	x0, [sp, #104]
  403d6c:	bl	404090 <ferror@plt+0x27b0>
  403d70:	str	x0, [sp, #96]
  403d74:	ldr	x0, [sp, #96]
  403d78:	cmp	x0, #0x0
  403d7c:	b.eq	403dfc <ferror@plt+0x251c>  // b.none
  403d80:	ldr	x1, [sp, #96]
  403d84:	ldr	x0, [sp, #104]
  403d88:	sub	x0, x1, x0
  403d8c:	add	x0, x0, #0x1
  403d90:	str	x0, [sp, #72]
  403d94:	mov	w0, #0x1                   	// #1
  403d98:	strb	w0, [sp, #135]
  403d9c:	b	403dfc <ferror@plt+0x251c>
  403da0:	ldr	x0, [sp, #16]
  403da4:	bl	4016e0 <getc_unlocked@plt>
  403da8:	str	w0, [sp, #128]
  403dac:	ldr	w0, [sp, #128]
  403db0:	cmn	w0, #0x1
  403db4:	b.ne	403dcc <ferror@plt+0x24ec>  // b.any
  403db8:	ldr	x1, [sp, #160]
  403dbc:	ldr	x0, [sp, #144]
  403dc0:	cmp	x1, x0
  403dc4:	b.ne	40400c <ferror@plt+0x272c>  // b.any
  403dc8:	b	404058 <ferror@plt+0x2778>
  403dcc:	ldr	w1, [sp, #128]
  403dd0:	ldr	w0, [sp, #28]
  403dd4:	cmp	w1, w0
  403dd8:	b.eq	403dec <ferror@plt+0x250c>  // b.none
  403ddc:	ldr	w1, [sp, #128]
  403de0:	ldr	w0, [sp, #24]
  403de4:	cmp	w1, w0
  403de8:	b.ne	403df4 <ferror@plt+0x2514>  // b.any
  403dec:	mov	w0, #0x1                   	// #1
  403df0:	strb	w0, [sp, #135]
  403df4:	mov	x0, #0x1                   	// #1
  403df8:	str	x0, [sp, #72]
  403dfc:	ldr	x0, [sp, #72]
  403e00:	add	x0, x0, #0x1
  403e04:	ldr	x1, [sp, #168]
  403e08:	cmp	x1, x0
  403e0c:	b.cs	403f50 <ferror@plt+0x2670>  // b.hs, b.nlast
  403e10:	ldr	x1, [sp, #136]
  403e14:	ldr	x0, [sp, #32]
  403e18:	cmp	x1, x0
  403e1c:	b.cs	403f50 <ferror@plt+0x2670>  // b.hs, b.nlast
  403e20:	ldr	x0, [sp, #136]
  403e24:	cmp	x0, #0x3f
  403e28:	b.hi	403e38 <ferror@plt+0x2558>  // b.pmore
  403e2c:	ldr	x0, [sp, #136]
  403e30:	add	x0, x0, #0x40
  403e34:	b	403e40 <ferror@plt+0x2560>
  403e38:	ldr	x0, [sp, #136]
  403e3c:	lsl	x0, x0, #1
  403e40:	str	x0, [sp, #120]
  403e44:	ldr	x1, [sp, #160]
  403e48:	ldr	x0, [sp, #144]
  403e4c:	sub	x0, x1, x0
  403e50:	mov	x1, x0
  403e54:	ldr	x0, [sp, #120]
  403e58:	sub	x1, x0, x1
  403e5c:	ldr	x0, [sp, #72]
  403e60:	add	x0, x0, #0x1
  403e64:	cmp	x1, x0
  403e68:	b.cs	403e8c <ferror@plt+0x25ac>  // b.hs, b.nlast
  403e6c:	ldr	x1, [sp, #160]
  403e70:	ldr	x0, [sp, #144]
  403e74:	sub	x0, x1, x0
  403e78:	mov	x1, x0
  403e7c:	ldr	x0, [sp, #72]
  403e80:	add	x0, x1, x0
  403e84:	add	x0, x0, #0x1
  403e88:	str	x0, [sp, #120]
  403e8c:	ldr	x1, [sp, #136]
  403e90:	ldr	x0, [sp, #120]
  403e94:	cmp	x1, x0
  403e98:	b.cs	403eac <ferror@plt+0x25cc>  // b.hs, b.nlast
  403e9c:	ldr	x1, [sp, #120]
  403ea0:	ldr	x0, [sp, #32]
  403ea4:	cmp	x1, x0
  403ea8:	b.ls	403eb4 <ferror@plt+0x25d4>  // b.plast
  403eac:	ldr	x0, [sp, #32]
  403eb0:	str	x0, [sp, #120]
  403eb4:	ldr	x1, [sp, #120]
  403eb8:	ldr	x0, [sp, #40]
  403ebc:	sub	x0, x1, x0
  403ec0:	cmp	x0, #0x0
  403ec4:	b.ge	403ef0 <ferror@plt+0x2610>  // b.tcont
  403ec8:	ldr	x1, [sp, #40]
  403ecc:	mov	x0, #0x8000000000000000    	// #-9223372036854775808
  403ed0:	add	x0, x1, x0
  403ed4:	str	x0, [sp, #88]
  403ed8:	ldr	x1, [sp, #136]
  403edc:	ldr	x0, [sp, #88]
  403ee0:	cmp	x1, x0
  403ee4:	b.eq	404044 <ferror@plt+0x2764>  // b.none
  403ee8:	ldr	x0, [sp, #88]
  403eec:	str	x0, [sp, #120]
  403ef0:	ldr	x1, [sp, #160]
  403ef4:	ldr	x0, [sp, #144]
  403ef8:	sub	x0, x1, x0
  403efc:	mov	x1, x0
  403f00:	ldr	x0, [sp, #120]
  403f04:	sub	x0, x0, x1
  403f08:	str	x0, [sp, #168]
  403f0c:	ldr	x1, [sp, #120]
  403f10:	ldr	x0, [sp, #144]
  403f14:	bl	4016d0 <realloc@plt>
  403f18:	str	x0, [sp, #80]
  403f1c:	ldr	x0, [sp, #80]
  403f20:	cmp	x0, #0x0
  403f24:	b.eq	40404c <ferror@plt+0x276c>  // b.none
  403f28:	ldr	x0, [sp, #80]
  403f2c:	str	x0, [sp, #144]
  403f30:	ldr	x0, [sp, #120]
  403f34:	str	x0, [sp, #136]
  403f38:	ldr	x1, [sp, #136]
  403f3c:	ldr	x0, [sp, #168]
  403f40:	sub	x0, x1, x0
  403f44:	ldr	x1, [sp, #144]
  403f48:	add	x0, x1, x0
  403f4c:	str	x0, [sp, #160]
  403f50:	ldr	x0, [sp, #168]
  403f54:	cmp	x0, #0x1
  403f58:	b.ls	403fd0 <ferror@plt+0x26f0>  // b.plast
  403f5c:	ldr	x0, [sp, #168]
  403f60:	sub	x0, x0, #0x1
  403f64:	str	x0, [sp, #112]
  403f68:	ldr	x0, [sp, #72]
  403f6c:	ldr	x1, [sp, #112]
  403f70:	cmp	x1, x0
  403f74:	b.ls	403f80 <ferror@plt+0x26a0>  // b.plast
  403f78:	ldr	x0, [sp, #72]
  403f7c:	str	x0, [sp, #112]
  403f80:	ldr	x0, [sp, #104]
  403f84:	cmp	x0, #0x0
  403f88:	b.eq	403fa0 <ferror@plt+0x26c0>  // b.none
  403f8c:	ldr	x2, [sp, #112]
  403f90:	ldr	x1, [sp, #104]
  403f94:	ldr	x0, [sp, #160]
  403f98:	bl	401550 <memcpy@plt>
  403f9c:	b	403fb0 <ferror@plt+0x26d0>
  403fa0:	ldr	w0, [sp, #128]
  403fa4:	and	w1, w0, #0xff
  403fa8:	ldr	x0, [sp, #160]
  403fac:	strb	w1, [x0]
  403fb0:	ldr	x1, [sp, #160]
  403fb4:	ldr	x0, [sp, #112]
  403fb8:	add	x0, x1, x0
  403fbc:	str	x0, [sp, #160]
  403fc0:	ldr	x1, [sp, #168]
  403fc4:	ldr	x0, [sp, #112]
  403fc8:	sub	x0, x1, x0
  403fcc:	str	x0, [sp, #168]
  403fd0:	ldr	x0, [sp, #104]
  403fd4:	cmp	x0, #0x0
  403fd8:	b.eq	403ff4 <ferror@plt+0x2714>  // b.none
  403fdc:	ldr	x0, [sp, #72]
  403fe0:	mov	x1, x0
  403fe4:	ldr	x0, [sp, #16]
  403fe8:	bl	4077a4 <ferror@plt+0x5ec4>
  403fec:	cmp	w0, #0x0
  403ff0:	b.ne	404054 <ferror@plt+0x2774>  // b.any
  403ff4:	ldrb	w0, [sp, #135]
  403ff8:	eor	w0, w0, #0x1
  403ffc:	and	w0, w0, #0xff
  404000:	cmp	w0, #0x0
  404004:	b.ne	403d2c <ferror@plt+0x244c>  // b.any
  404008:	b	404010 <ferror@plt+0x2730>
  40400c:	nop
  404010:	ldr	x0, [sp, #160]
  404014:	strb	wzr, [x0]
  404018:	ldr	x1, [sp, #144]
  40401c:	ldr	x0, [sp, #40]
  404020:	add	x0, x1, x0
  404024:	ldr	x1, [sp, #160]
  404028:	sub	x0, x1, x0
  40402c:	str	x0, [sp, #152]
  404030:	b	404058 <ferror@plt+0x2778>
  404034:	nop
  404038:	b	404058 <ferror@plt+0x2778>
  40403c:	nop
  404040:	b	404058 <ferror@plt+0x2778>
  404044:	nop
  404048:	b	404058 <ferror@plt+0x2778>
  40404c:	nop
  404050:	b	404058 <ferror@plt+0x2778>
  404054:	nop
  404058:	ldr	x0, [sp, #56]
  40405c:	ldr	x1, [sp, #144]
  404060:	str	x1, [x0]
  404064:	ldr	x0, [sp, #48]
  404068:	ldr	x1, [sp, #136]
  40406c:	str	x1, [x0]
  404070:	ldr	x0, [sp, #152]
  404074:	cmp	x0, #0x0
  404078:	b.eq	404084 <ferror@plt+0x27a4>  // b.none
  40407c:	ldr	x0, [sp, #152]
  404080:	b	404088 <ferror@plt+0x27a8>
  404084:	mov	x0, #0xffffffffffffffff    	// #-1
  404088:	ldp	x29, x30, [sp], #176
  40408c:	ret
  404090:	stp	x29, x30, [sp, #-128]!
  404094:	mov	x29, sp
  404098:	str	x0, [sp, #40]
  40409c:	str	w1, [sp, #36]
  4040a0:	str	w2, [sp, #32]
  4040a4:	str	x3, [sp, #24]
  4040a8:	ldr	w0, [sp, #36]
  4040ac:	strb	w0, [sp, #103]
  4040b0:	ldr	w0, [sp, #32]
  4040b4:	strb	w0, [sp, #102]
  4040b8:	ldrb	w1, [sp, #103]
  4040bc:	ldrb	w0, [sp, #102]
  4040c0:	cmp	w1, w0
  4040c4:	b.ne	4040e0 <ferror@plt+0x2800>  // b.any
  4040c8:	ldrb	w0, [sp, #103]
  4040cc:	ldr	x2, [sp, #24]
  4040d0:	mov	w1, w0
  4040d4:	ldr	x0, [sp, #40]
  4040d8:	bl	401840 <memchr@plt>
  4040dc:	b	404300 <ferror@plt+0x2a20>
  4040e0:	ldr	x0, [sp, #40]
  4040e4:	str	x0, [sp, #112]
  4040e8:	b	40413c <ferror@plt+0x285c>
  4040ec:	ldr	x0, [sp, #112]
  4040f0:	str	x0, [sp, #120]
  4040f4:	ldr	x0, [sp, #120]
  4040f8:	ldrb	w0, [x0]
  4040fc:	ldrb	w1, [sp, #103]
  404100:	cmp	w1, w0
  404104:	b.eq	40411c <ferror@plt+0x283c>  // b.none
  404108:	ldr	x0, [sp, #120]
  40410c:	ldrb	w0, [x0]
  404110:	ldrb	w1, [sp, #102]
  404114:	cmp	w1, w0
  404118:	b.ne	404124 <ferror@plt+0x2844>  // b.any
  40411c:	ldr	x0, [sp, #112]
  404120:	b	404300 <ferror@plt+0x2a20>
  404124:	ldr	x0, [sp, #120]
  404128:	add	x0, x0, #0x1
  40412c:	str	x0, [sp, #112]
  404130:	ldr	x0, [sp, #24]
  404134:	sub	x0, x0, #0x1
  404138:	str	x0, [sp, #24]
  40413c:	ldr	x0, [sp, #24]
  404140:	cmp	x0, #0x0
  404144:	b.eq	404158 <ferror@plt+0x2878>  // b.none
  404148:	ldr	x0, [sp, #112]
  40414c:	and	x0, x0, #0x7
  404150:	cmp	x0, #0x0
  404154:	b.ne	4040ec <ferror@plt+0x280c>  // b.any
  404158:	ldr	x0, [sp, #112]
  40415c:	str	x0, [sp, #104]
  404160:	mov	w0, #0x1010101             	// #16843009
  404164:	str	x0, [sp, #88]
  404168:	ldrb	w1, [sp, #103]
  40416c:	ldrb	w0, [sp, #103]
  404170:	lsl	w0, w0, #8
  404174:	orr	w0, w1, w0
  404178:	sxtw	x0, w0
  40417c:	str	x0, [sp, #80]
  404180:	ldrb	w1, [sp, #102]
  404184:	ldrb	w0, [sp, #102]
  404188:	lsl	w0, w0, #8
  40418c:	orr	w0, w1, w0
  404190:	sxtw	x0, w0
  404194:	str	x0, [sp, #72]
  404198:	ldr	x0, [sp, #80]
  40419c:	lsl	x0, x0, #16
  4041a0:	ldr	x1, [sp, #80]
  4041a4:	orr	x0, x1, x0
  4041a8:	str	x0, [sp, #80]
  4041ac:	ldr	x0, [sp, #72]
  4041b0:	lsl	x0, x0, #16
  4041b4:	ldr	x1, [sp, #72]
  4041b8:	orr	x0, x1, x0
  4041bc:	str	x0, [sp, #72]
  4041c0:	ldr	x0, [sp, #88]
  4041c4:	lsl	x0, x0, #32
  4041c8:	ldr	x1, [sp, #88]
  4041cc:	orr	x0, x1, x0
  4041d0:	str	x0, [sp, #88]
  4041d4:	ldr	x0, [sp, #80]
  4041d8:	lsl	x0, x0, #32
  4041dc:	ldr	x1, [sp, #80]
  4041e0:	orr	x0, x1, x0
  4041e4:	str	x0, [sp, #80]
  4041e8:	ldr	x0, [sp, #72]
  4041ec:	lsl	x0, x0, #32
  4041f0:	ldr	x1, [sp, #72]
  4041f4:	orr	x0, x1, x0
  4041f8:	str	x0, [sp, #72]
  4041fc:	b	404288 <ferror@plt+0x29a8>
  404200:	ldr	x0, [sp, #104]
  404204:	ldr	x0, [x0]
  404208:	ldr	x1, [sp, #80]
  40420c:	eor	x0, x1, x0
  404210:	str	x0, [sp, #64]
  404214:	ldr	x0, [sp, #104]
  404218:	ldr	x0, [x0]
  40421c:	ldr	x1, [sp, #72]
  404220:	eor	x0, x1, x0
  404224:	str	x0, [sp, #56]
  404228:	ldr	x1, [sp, #64]
  40422c:	ldr	x0, [sp, #88]
  404230:	sub	x1, x1, x0
  404234:	ldr	x0, [sp, #64]
  404238:	mvn	x0, x0
  40423c:	and	x1, x1, x0
  404240:	ldr	x2, [sp, #56]
  404244:	ldr	x0, [sp, #88]
  404248:	sub	x2, x2, x0
  40424c:	ldr	x0, [sp, #56]
  404250:	mvn	x0, x0
  404254:	and	x0, x2, x0
  404258:	orr	x1, x1, x0
  40425c:	ldr	x0, [sp, #88]
  404260:	lsl	x0, x0, #7
  404264:	and	x0, x1, x0
  404268:	cmp	x0, #0x0
  40426c:	b.ne	404298 <ferror@plt+0x29b8>  // b.any
  404270:	ldr	x0, [sp, #104]
  404274:	add	x0, x0, #0x8
  404278:	str	x0, [sp, #104]
  40427c:	ldr	x0, [sp, #24]
  404280:	sub	x0, x0, #0x8
  404284:	str	x0, [sp, #24]
  404288:	ldr	x0, [sp, #24]
  40428c:	cmp	x0, #0x7
  404290:	b.hi	404200 <ferror@plt+0x2920>  // b.pmore
  404294:	b	40429c <ferror@plt+0x29bc>
  404298:	nop
  40429c:	ldr	x0, [sp, #104]
  4042a0:	str	x0, [sp, #120]
  4042a4:	b	4042f0 <ferror@plt+0x2a10>
  4042a8:	ldr	x0, [sp, #120]
  4042ac:	ldrb	w0, [x0]
  4042b0:	ldrb	w1, [sp, #103]
  4042b4:	cmp	w1, w0
  4042b8:	b.eq	4042d0 <ferror@plt+0x29f0>  // b.none
  4042bc:	ldr	x0, [sp, #120]
  4042c0:	ldrb	w0, [x0]
  4042c4:	ldrb	w1, [sp, #102]
  4042c8:	cmp	w1, w0
  4042cc:	b.ne	4042d8 <ferror@plt+0x29f8>  // b.any
  4042d0:	ldr	x0, [sp, #120]
  4042d4:	b	404300 <ferror@plt+0x2a20>
  4042d8:	ldr	x0, [sp, #24]
  4042dc:	sub	x0, x0, #0x1
  4042e0:	str	x0, [sp, #24]
  4042e4:	ldr	x0, [sp, #120]
  4042e8:	add	x0, x0, #0x1
  4042ec:	str	x0, [sp, #120]
  4042f0:	ldr	x0, [sp, #24]
  4042f4:	cmp	x0, #0x0
  4042f8:	b.ne	4042a8 <ferror@plt+0x29c8>  // b.any
  4042fc:	mov	x0, #0x0                   	// #0
  404300:	ldp	x29, x30, [sp], #128
  404304:	ret
  404308:	stp	x29, x30, [sp, #-48]!
  40430c:	mov	x29, sp
  404310:	str	x0, [sp, #24]
  404314:	ldr	x0, [sp, #24]
  404318:	cmp	x0, #0x0
  40431c:	b.ne	404348 <ferror@plt+0x2a68>  // b.any
  404320:	adrp	x0, 41b000 <ferror@plt+0x19720>
  404324:	add	x0, x0, #0x260
  404328:	ldr	x0, [x0]
  40432c:	mov	x3, x0
  404330:	mov	x2, #0x37                  	// #55
  404334:	mov	x1, #0x1                   	// #1
  404338:	adrp	x0, 408000 <ferror@plt+0x6720>
  40433c:	add	x0, x0, #0xd78
  404340:	bl	401810 <fwrite@plt>
  404344:	bl	401710 <abort@plt>
  404348:	mov	w1, #0x2f                  	// #47
  40434c:	ldr	x0, [sp, #24]
  404350:	bl	4016f0 <strrchr@plt>
  404354:	str	x0, [sp, #40]
  404358:	ldr	x0, [sp, #40]
  40435c:	cmp	x0, #0x0
  404360:	b.eq	404370 <ferror@plt+0x2a90>  // b.none
  404364:	ldr	x0, [sp, #40]
  404368:	add	x0, x0, #0x1
  40436c:	b	404374 <ferror@plt+0x2a94>
  404370:	ldr	x0, [sp, #24]
  404374:	str	x0, [sp, #32]
  404378:	ldr	x1, [sp, #32]
  40437c:	ldr	x0, [sp, #24]
  404380:	sub	x0, x1, x0
  404384:	cmp	x0, #0x6
  404388:	b.le	4043f0 <ferror@plt+0x2b10>
  40438c:	ldr	x0, [sp, #32]
  404390:	sub	x3, x0, #0x7
  404394:	mov	x2, #0x7                   	// #7
  404398:	adrp	x0, 408000 <ferror@plt+0x6720>
  40439c:	add	x1, x0, #0xdb0
  4043a0:	mov	x0, x3
  4043a4:	bl	401660 <strncmp@plt>
  4043a8:	cmp	w0, #0x0
  4043ac:	b.ne	4043f0 <ferror@plt+0x2b10>  // b.any
  4043b0:	ldr	x0, [sp, #32]
  4043b4:	str	x0, [sp, #24]
  4043b8:	mov	x2, #0x3                   	// #3
  4043bc:	adrp	x0, 408000 <ferror@plt+0x6720>
  4043c0:	add	x1, x0, #0xdb8
  4043c4:	ldr	x0, [sp, #32]
  4043c8:	bl	401660 <strncmp@plt>
  4043cc:	cmp	w0, #0x0
  4043d0:	b.ne	4043f0 <ferror@plt+0x2b10>  // b.any
  4043d4:	ldr	x0, [sp, #32]
  4043d8:	add	x0, x0, #0x3
  4043dc:	str	x0, [sp, #24]
  4043e0:	adrp	x0, 41b000 <ferror@plt+0x19720>
  4043e4:	add	x0, x0, #0x288
  4043e8:	ldr	x1, [sp, #24]
  4043ec:	str	x1, [x0]
  4043f0:	adrp	x0, 41b000 <ferror@plt+0x19720>
  4043f4:	add	x0, x0, #0x2f8
  4043f8:	ldr	x1, [sp, #24]
  4043fc:	str	x1, [x0]
  404400:	adrp	x0, 41b000 <ferror@plt+0x19720>
  404404:	add	x0, x0, #0x258
  404408:	ldr	x1, [sp, #24]
  40440c:	str	x1, [x0]
  404410:	nop
  404414:	ldp	x29, x30, [sp], #48
  404418:	ret
  40441c:	stp	x29, x30, [sp, #-48]!
  404420:	mov	x29, sp
  404424:	str	x0, [sp, #24]
  404428:	bl	4018a0 <__errno_location@plt>
  40442c:	ldr	w0, [x0]
  404430:	str	w0, [sp, #44]
  404434:	ldr	x0, [sp, #24]
  404438:	cmp	x0, #0x0
  40443c:	b.eq	404448 <ferror@plt+0x2b68>  // b.none
  404440:	ldr	x0, [sp, #24]
  404444:	b	404450 <ferror@plt+0x2b70>
  404448:	adrp	x0, 41b000 <ferror@plt+0x19720>
  40444c:	add	x0, x0, #0x300
  404450:	mov	x1, #0x38                  	// #56
  404454:	bl	407250 <ferror@plt+0x5970>
  404458:	str	x0, [sp, #32]
  40445c:	bl	4018a0 <__errno_location@plt>
  404460:	mov	x1, x0
  404464:	ldr	w0, [sp, #44]
  404468:	str	w0, [x1]
  40446c:	ldr	x0, [sp, #32]
  404470:	ldp	x29, x30, [sp], #48
  404474:	ret
  404478:	sub	sp, sp, #0x10
  40447c:	str	x0, [sp, #8]
  404480:	ldr	x0, [sp, #8]
  404484:	cmp	x0, #0x0
  404488:	b.eq	404494 <ferror@plt+0x2bb4>  // b.none
  40448c:	ldr	x0, [sp, #8]
  404490:	b	40449c <ferror@plt+0x2bbc>
  404494:	adrp	x0, 41b000 <ferror@plt+0x19720>
  404498:	add	x0, x0, #0x300
  40449c:	ldr	w0, [x0]
  4044a0:	add	sp, sp, #0x10
  4044a4:	ret
  4044a8:	sub	sp, sp, #0x10
  4044ac:	str	x0, [sp, #8]
  4044b0:	str	w1, [sp, #4]
  4044b4:	ldr	x0, [sp, #8]
  4044b8:	cmp	x0, #0x0
  4044bc:	b.eq	4044c8 <ferror@plt+0x2be8>  // b.none
  4044c0:	ldr	x0, [sp, #8]
  4044c4:	b	4044d0 <ferror@plt+0x2bf0>
  4044c8:	adrp	x0, 41b000 <ferror@plt+0x19720>
  4044cc:	add	x0, x0, #0x300
  4044d0:	ldr	w1, [sp, #4]
  4044d4:	str	w1, [x0]
  4044d8:	nop
  4044dc:	add	sp, sp, #0x10
  4044e0:	ret
  4044e4:	sub	sp, sp, #0x30
  4044e8:	str	x0, [sp, #8]
  4044ec:	strb	w1, [sp, #7]
  4044f0:	str	w2, [sp]
  4044f4:	ldrb	w0, [sp, #7]
  4044f8:	strb	w0, [sp, #47]
  4044fc:	ldr	x0, [sp, #8]
  404500:	cmp	x0, #0x0
  404504:	b.eq	404510 <ferror@plt+0x2c30>  // b.none
  404508:	ldr	x0, [sp, #8]
  40450c:	b	404518 <ferror@plt+0x2c38>
  404510:	adrp	x0, 41b000 <ferror@plt+0x19720>
  404514:	add	x0, x0, #0x300
  404518:	add	x1, x0, #0x8
  40451c:	ldrb	w0, [sp, #47]
  404520:	lsr	w0, w0, #5
  404524:	and	w0, w0, #0xff
  404528:	and	x0, x0, #0xff
  40452c:	lsl	x0, x0, #2
  404530:	add	x0, x1, x0
  404534:	str	x0, [sp, #32]
  404538:	ldrb	w0, [sp, #47]
  40453c:	and	w0, w0, #0x1f
  404540:	str	w0, [sp, #28]
  404544:	ldr	x0, [sp, #32]
  404548:	ldr	w1, [x0]
  40454c:	ldr	w0, [sp, #28]
  404550:	lsr	w0, w1, w0
  404554:	and	w0, w0, #0x1
  404558:	str	w0, [sp, #24]
  40455c:	ldr	x0, [sp, #32]
  404560:	ldr	w0, [x0]
  404564:	ldr	w1, [sp]
  404568:	and	w2, w1, #0x1
  40456c:	ldr	w1, [sp, #24]
  404570:	eor	w2, w2, w1
  404574:	ldr	w1, [sp, #28]
  404578:	lsl	w1, w2, w1
  40457c:	eor	w1, w0, w1
  404580:	ldr	x0, [sp, #32]
  404584:	str	w1, [x0]
  404588:	ldr	w0, [sp, #24]
  40458c:	add	sp, sp, #0x30
  404590:	ret
  404594:	sub	sp, sp, #0x20
  404598:	str	x0, [sp, #8]
  40459c:	str	w1, [sp, #4]
  4045a0:	ldr	x0, [sp, #8]
  4045a4:	cmp	x0, #0x0
  4045a8:	b.ne	4045b8 <ferror@plt+0x2cd8>  // b.any
  4045ac:	adrp	x0, 41b000 <ferror@plt+0x19720>
  4045b0:	add	x0, x0, #0x300
  4045b4:	str	x0, [sp, #8]
  4045b8:	ldr	x0, [sp, #8]
  4045bc:	ldr	w0, [x0, #4]
  4045c0:	str	w0, [sp, #28]
  4045c4:	ldr	x0, [sp, #8]
  4045c8:	ldr	w1, [sp, #4]
  4045cc:	str	w1, [x0, #4]
  4045d0:	ldr	w0, [sp, #28]
  4045d4:	add	sp, sp, #0x20
  4045d8:	ret
  4045dc:	stp	x29, x30, [sp, #-48]!
  4045e0:	mov	x29, sp
  4045e4:	str	x0, [sp, #40]
  4045e8:	str	x1, [sp, #32]
  4045ec:	str	x2, [sp, #24]
  4045f0:	ldr	x0, [sp, #40]
  4045f4:	cmp	x0, #0x0
  4045f8:	b.ne	404608 <ferror@plt+0x2d28>  // b.any
  4045fc:	adrp	x0, 41b000 <ferror@plt+0x19720>
  404600:	add	x0, x0, #0x300
  404604:	str	x0, [sp, #40]
  404608:	ldr	x0, [sp, #40]
  40460c:	mov	w1, #0xa                   	// #10
  404610:	str	w1, [x0]
  404614:	ldr	x0, [sp, #32]
  404618:	cmp	x0, #0x0
  40461c:	b.eq	40462c <ferror@plt+0x2d4c>  // b.none
  404620:	ldr	x0, [sp, #24]
  404624:	cmp	x0, #0x0
  404628:	b.ne	404630 <ferror@plt+0x2d50>  // b.any
  40462c:	bl	401710 <abort@plt>
  404630:	ldr	x0, [sp, #40]
  404634:	ldr	x1, [sp, #32]
  404638:	str	x1, [x0, #40]
  40463c:	ldr	x0, [sp, #40]
  404640:	ldr	x1, [sp, #24]
  404644:	str	x1, [x0, #48]
  404648:	nop
  40464c:	ldp	x29, x30, [sp], #48
  404650:	ret
  404654:	stp	x29, x30, [sp, #-96]!
  404658:	mov	x29, sp
  40465c:	mov	x1, x8
  404660:	str	w0, [sp, #28]
  404664:	stp	xzr, xzr, [sp, #40]
  404668:	stp	xzr, xzr, [sp, #56]
  40466c:	stp	xzr, xzr, [sp, #72]
  404670:	str	xzr, [sp, #88]
  404674:	ldr	w0, [sp, #28]
  404678:	cmp	w0, #0xa
  40467c:	b.ne	404684 <ferror@plt+0x2da4>  // b.any
  404680:	bl	401710 <abort@plt>
  404684:	ldr	w0, [sp, #28]
  404688:	str	w0, [sp, #40]
  40468c:	add	x0, sp, #0x28
  404690:	ldp	x2, x3, [x0]
  404694:	stp	x2, x3, [x1]
  404698:	ldp	x2, x3, [x0, #16]
  40469c:	stp	x2, x3, [x1, #16]
  4046a0:	ldp	x2, x3, [x0, #32]
  4046a4:	stp	x2, x3, [x1, #32]
  4046a8:	ldr	x0, [x0, #48]
  4046ac:	str	x0, [x1, #48]
  4046b0:	ldp	x29, x30, [sp], #96
  4046b4:	ret
  4046b8:	stp	x29, x30, [sp, #-48]!
  4046bc:	mov	x29, sp
  4046c0:	str	x0, [sp, #24]
  4046c4:	str	w1, [sp, #20]
  4046c8:	ldr	x0, [sp, #24]
  4046cc:	bl	4018b0 <gettext@plt>
  4046d0:	str	x0, [sp, #40]
  4046d4:	ldr	x1, [sp, #40]
  4046d8:	ldr	x0, [sp, #24]
  4046dc:	cmp	x1, x0
  4046e0:	b.eq	4046ec <ferror@plt+0x2e0c>  // b.none
  4046e4:	ldr	x0, [sp, #40]
  4046e8:	b	404794 <ferror@plt+0x2eb4>
  4046ec:	bl	407a0c <ferror@plt+0x612c>
  4046f0:	str	x0, [sp, #32]
  4046f4:	adrp	x0, 408000 <ferror@plt+0x6720>
  4046f8:	add	x1, x0, #0xeb0
  4046fc:	ldr	x0, [sp, #32]
  404700:	bl	407640 <ferror@plt+0x5d60>
  404704:	cmp	w0, #0x0
  404708:	b.ne	404734 <ferror@plt+0x2e54>  // b.any
  40470c:	ldr	x0, [sp, #24]
  404710:	ldrb	w0, [x0]
  404714:	cmp	w0, #0x60
  404718:	b.ne	404728 <ferror@plt+0x2e48>  // b.any
  40471c:	adrp	x0, 408000 <ferror@plt+0x6720>
  404720:	add	x0, x0, #0xeb8
  404724:	b	404794 <ferror@plt+0x2eb4>
  404728:	adrp	x0, 408000 <ferror@plt+0x6720>
  40472c:	add	x0, x0, #0xec0
  404730:	b	404794 <ferror@plt+0x2eb4>
  404734:	adrp	x0, 408000 <ferror@plt+0x6720>
  404738:	add	x1, x0, #0xec8
  40473c:	ldr	x0, [sp, #32]
  404740:	bl	407640 <ferror@plt+0x5d60>
  404744:	cmp	w0, #0x0
  404748:	b.ne	404774 <ferror@plt+0x2e94>  // b.any
  40474c:	ldr	x0, [sp, #24]
  404750:	ldrb	w0, [x0]
  404754:	cmp	w0, #0x60
  404758:	b.ne	404768 <ferror@plt+0x2e88>  // b.any
  40475c:	adrp	x0, 408000 <ferror@plt+0x6720>
  404760:	add	x0, x0, #0xed0
  404764:	b	404794 <ferror@plt+0x2eb4>
  404768:	adrp	x0, 408000 <ferror@plt+0x6720>
  40476c:	add	x0, x0, #0xed8
  404770:	b	404794 <ferror@plt+0x2eb4>
  404774:	ldr	w0, [sp, #20]
  404778:	cmp	w0, #0x9
  40477c:	b.ne	40478c <ferror@plt+0x2eac>  // b.any
  404780:	adrp	x0, 408000 <ferror@plt+0x6720>
  404784:	add	x0, x0, #0xee0
  404788:	b	404794 <ferror@plt+0x2eb4>
  40478c:	adrp	x0, 408000 <ferror@plt+0x6720>
  404790:	add	x0, x0, #0xee8
  404794:	ldp	x29, x30, [sp], #48
  404798:	ret
  40479c:	sub	sp, sp, #0xf0
  4047a0:	stp	x29, x30, [sp, #16]
  4047a4:	add	x29, sp, #0x10
  4047a8:	str	x19, [sp, #32]
  4047ac:	str	x0, [sp, #104]
  4047b0:	str	x1, [sp, #96]
  4047b4:	str	x2, [sp, #88]
  4047b8:	str	x3, [sp, #80]
  4047bc:	str	w4, [sp, #76]
  4047c0:	str	w5, [sp, #72]
  4047c4:	str	x6, [sp, #64]
  4047c8:	str	x7, [sp, #56]
  4047cc:	str	xzr, [sp, #224]
  4047d0:	str	xzr, [sp, #216]
  4047d4:	str	xzr, [sp, #208]
  4047d8:	str	xzr, [sp, #200]
  4047dc:	strb	wzr, [sp, #199]
  4047e0:	bl	4017d0 <__ctype_get_mb_cur_max@plt>
  4047e4:	cmp	x0, #0x1
  4047e8:	cset	w0, eq  // eq = none
  4047ec:	strb	w0, [sp, #159]
  4047f0:	ldr	w0, [sp, #72]
  4047f4:	and	w0, w0, #0x2
  4047f8:	cmp	w0, #0x0
  4047fc:	cset	w0, ne  // ne = any
  404800:	strb	w0, [sp, #198]
  404804:	strb	wzr, [sp, #197]
  404808:	strb	wzr, [sp, #196]
  40480c:	mov	w0, #0x1                   	// #1
  404810:	strb	w0, [sp, #195]
  404814:	ldr	w0, [sp, #76]
  404818:	cmp	w0, #0xa
  40481c:	b.hi	404ab8 <ferror@plt+0x31d8>  // b.pmore
  404820:	ldr	w0, [sp, #76]
  404824:	cmp	w0, #0x8
  404828:	b.cs	40495c <ferror@plt+0x307c>  // b.hs, b.nlast
  40482c:	ldr	w0, [sp, #76]
  404830:	cmp	w0, #0x7
  404834:	b.eq	40494c <ferror@plt+0x306c>  // b.none
  404838:	ldr	w0, [sp, #76]
  40483c:	cmp	w0, #0x7
  404840:	b.hi	404ab8 <ferror@plt+0x31d8>  // b.pmore
  404844:	ldr	w0, [sp, #76]
  404848:	cmp	w0, #0x6
  40484c:	b.eq	4048d8 <ferror@plt+0x2ff8>  // b.none
  404850:	ldr	w0, [sp, #76]
  404854:	cmp	w0, #0x6
  404858:	b.hi	404ab8 <ferror@plt+0x31d8>  // b.pmore
  40485c:	ldr	w0, [sp, #76]
  404860:	cmp	w0, #0x5
  404864:	b.eq	4048e8 <ferror@plt+0x3008>  // b.none
  404868:	ldr	w0, [sp, #76]
  40486c:	cmp	w0, #0x5
  404870:	b.hi	404ab8 <ferror@plt+0x31d8>  // b.pmore
  404874:	ldr	w0, [sp, #76]
  404878:	cmp	w0, #0x4
  40487c:	b.eq	404a30 <ferror@plt+0x3150>  // b.none
  404880:	ldr	w0, [sp, #76]
  404884:	cmp	w0, #0x4
  404888:	b.hi	404ab8 <ferror@plt+0x31d8>  // b.pmore
  40488c:	ldr	w0, [sp, #76]
  404890:	cmp	w0, #0x3
  404894:	b.eq	404a20 <ferror@plt+0x3140>  // b.none
  404898:	ldr	w0, [sp, #76]
  40489c:	cmp	w0, #0x3
  4048a0:	b.hi	404ab8 <ferror@plt+0x31d8>  // b.pmore
  4048a4:	ldr	w0, [sp, #76]
  4048a8:	cmp	w0, #0x2
  4048ac:	b.eq	404a4c <ferror@plt+0x316c>  // b.none
  4048b0:	ldr	w0, [sp, #76]
  4048b4:	cmp	w0, #0x2
  4048b8:	b.hi	404ab8 <ferror@plt+0x31d8>  // b.pmore
  4048bc:	ldr	w0, [sp, #76]
  4048c0:	cmp	w0, #0x0
  4048c4:	b.eq	404ab0 <ferror@plt+0x31d0>  // b.none
  4048c8:	ldr	w0, [sp, #76]
  4048cc:	cmp	w0, #0x1
  4048d0:	b.eq	404a28 <ferror@plt+0x3148>  // b.none
  4048d4:	b	404ab8 <ferror@plt+0x31d8>
  4048d8:	mov	w0, #0x5                   	// #5
  4048dc:	str	w0, [sp, #76]
  4048e0:	mov	w0, #0x1                   	// #1
  4048e4:	strb	w0, [sp, #198]
  4048e8:	ldrb	w0, [sp, #198]
  4048ec:	eor	w0, w0, #0x1
  4048f0:	and	w0, w0, #0xff
  4048f4:	cmp	w0, #0x0
  4048f8:	b.eq	40492c <ferror@plt+0x304c>  // b.none
  4048fc:	ldr	x1, [sp, #224]
  404900:	ldr	x0, [sp, #96]
  404904:	cmp	x1, x0
  404908:	b.cs	404920 <ferror@plt+0x3040>  // b.hs, b.nlast
  40490c:	ldr	x1, [sp, #104]
  404910:	ldr	x0, [sp, #224]
  404914:	add	x0, x1, x0
  404918:	mov	w1, #0x22                  	// #34
  40491c:	strb	w1, [x0]
  404920:	ldr	x0, [sp, #224]
  404924:	add	x0, x0, #0x1
  404928:	str	x0, [sp, #224]
  40492c:	mov	w0, #0x1                   	// #1
  404930:	strb	w0, [sp, #199]
  404934:	adrp	x0, 408000 <ferror@plt+0x6720>
  404938:	add	x0, x0, #0xee0
  40493c:	str	x0, [sp, #208]
  404940:	mov	x0, #0x1                   	// #1
  404944:	str	x0, [sp, #200]
  404948:	b	404abc <ferror@plt+0x31dc>
  40494c:	mov	w0, #0x1                   	// #1
  404950:	strb	w0, [sp, #199]
  404954:	strb	wzr, [sp, #198]
  404958:	b	404abc <ferror@plt+0x31dc>
  40495c:	ldr	w0, [sp, #76]
  404960:	cmp	w0, #0xa
  404964:	b.eq	404990 <ferror@plt+0x30b0>  // b.none
  404968:	ldr	w1, [sp, #76]
  40496c:	adrp	x0, 408000 <ferror@plt+0x6720>
  404970:	add	x0, x0, #0xef0
  404974:	bl	4046b8 <ferror@plt+0x2dd8>
  404978:	str	x0, [sp, #56]
  40497c:	ldr	w1, [sp, #76]
  404980:	adrp	x0, 408000 <ferror@plt+0x6720>
  404984:	add	x0, x0, #0xee8
  404988:	bl	4046b8 <ferror@plt+0x2dd8>
  40498c:	str	x0, [sp, #240]
  404990:	ldrb	w0, [sp, #198]
  404994:	eor	w0, w0, #0x1
  404998:	and	w0, w0, #0xff
  40499c:	cmp	w0, #0x0
  4049a0:	b.eq	404a00 <ferror@plt+0x3120>  // b.none
  4049a4:	ldr	x0, [sp, #56]
  4049a8:	str	x0, [sp, #208]
  4049ac:	b	4049f0 <ferror@plt+0x3110>
  4049b0:	ldr	x1, [sp, #224]
  4049b4:	ldr	x0, [sp, #96]
  4049b8:	cmp	x1, x0
  4049bc:	b.cs	4049d8 <ferror@plt+0x30f8>  // b.hs, b.nlast
  4049c0:	ldr	x1, [sp, #104]
  4049c4:	ldr	x0, [sp, #224]
  4049c8:	add	x0, x1, x0
  4049cc:	ldr	x1, [sp, #208]
  4049d0:	ldrb	w1, [x1]
  4049d4:	strb	w1, [x0]
  4049d8:	ldr	x0, [sp, #224]
  4049dc:	add	x0, x0, #0x1
  4049e0:	str	x0, [sp, #224]
  4049e4:	ldr	x0, [sp, #208]
  4049e8:	add	x0, x0, #0x1
  4049ec:	str	x0, [sp, #208]
  4049f0:	ldr	x0, [sp, #208]
  4049f4:	ldrb	w0, [x0]
  4049f8:	cmp	w0, #0x0
  4049fc:	b.ne	4049b0 <ferror@plt+0x30d0>  // b.any
  404a00:	mov	w0, #0x1                   	// #1
  404a04:	strb	w0, [sp, #199]
  404a08:	ldr	x0, [sp, #240]
  404a0c:	str	x0, [sp, #208]
  404a10:	ldr	x0, [sp, #208]
  404a14:	bl	401590 <strlen@plt>
  404a18:	str	x0, [sp, #200]
  404a1c:	b	404abc <ferror@plt+0x31dc>
  404a20:	mov	w0, #0x1                   	// #1
  404a24:	strb	w0, [sp, #199]
  404a28:	mov	w0, #0x1                   	// #1
  404a2c:	strb	w0, [sp, #198]
  404a30:	ldrb	w0, [sp, #198]
  404a34:	eor	w0, w0, #0x1
  404a38:	and	w0, w0, #0xff
  404a3c:	cmp	w0, #0x0
  404a40:	b.eq	404a4c <ferror@plt+0x316c>  // b.none
  404a44:	mov	w0, #0x1                   	// #1
  404a48:	strb	w0, [sp, #199]
  404a4c:	mov	w0, #0x2                   	// #2
  404a50:	str	w0, [sp, #76]
  404a54:	ldrb	w0, [sp, #198]
  404a58:	eor	w0, w0, #0x1
  404a5c:	and	w0, w0, #0xff
  404a60:	cmp	w0, #0x0
  404a64:	b.eq	404a98 <ferror@plt+0x31b8>  // b.none
  404a68:	ldr	x1, [sp, #224]
  404a6c:	ldr	x0, [sp, #96]
  404a70:	cmp	x1, x0
  404a74:	b.cs	404a8c <ferror@plt+0x31ac>  // b.hs, b.nlast
  404a78:	ldr	x1, [sp, #104]
  404a7c:	ldr	x0, [sp, #224]
  404a80:	add	x0, x1, x0
  404a84:	mov	w1, #0x27                  	// #39
  404a88:	strb	w1, [x0]
  404a8c:	ldr	x0, [sp, #224]
  404a90:	add	x0, x0, #0x1
  404a94:	str	x0, [sp, #224]
  404a98:	adrp	x0, 408000 <ferror@plt+0x6720>
  404a9c:	add	x0, x0, #0xee8
  404aa0:	str	x0, [sp, #208]
  404aa4:	mov	x0, #0x1                   	// #1
  404aa8:	str	x0, [sp, #200]
  404aac:	b	404abc <ferror@plt+0x31dc>
  404ab0:	strb	wzr, [sp, #198]
  404ab4:	b	404abc <ferror@plt+0x31dc>
  404ab8:	bl	401710 <abort@plt>
  404abc:	str	xzr, [sp, #232]
  404ac0:	b	405978 <ferror@plt+0x4098>
  404ac4:	strb	wzr, [sp, #192]
  404ac8:	strb	wzr, [sp, #191]
  404acc:	strb	wzr, [sp, #190]
  404ad0:	ldrb	w0, [sp, #199]
  404ad4:	cmp	w0, #0x0
  404ad8:	b.eq	404b6c <ferror@plt+0x328c>  // b.none
  404adc:	ldr	w0, [sp, #76]
  404ae0:	cmp	w0, #0x2
  404ae4:	b.eq	404b6c <ferror@plt+0x328c>  // b.none
  404ae8:	ldr	x0, [sp, #200]
  404aec:	cmp	x0, #0x0
  404af0:	b.eq	404b6c <ferror@plt+0x328c>  // b.none
  404af4:	ldr	x1, [sp, #232]
  404af8:	ldr	x0, [sp, #200]
  404afc:	add	x19, x1, x0
  404b00:	ldr	x0, [sp, #80]
  404b04:	cmn	x0, #0x1
  404b08:	b.ne	404b2c <ferror@plt+0x324c>  // b.any
  404b0c:	ldr	x0, [sp, #200]
  404b10:	cmp	x0, #0x1
  404b14:	b.ls	404b2c <ferror@plt+0x324c>  // b.plast
  404b18:	ldr	x0, [sp, #88]
  404b1c:	bl	401590 <strlen@plt>
  404b20:	str	x0, [sp, #80]
  404b24:	ldr	x0, [sp, #80]
  404b28:	b	404b30 <ferror@plt+0x3250>
  404b2c:	ldr	x0, [sp, #80]
  404b30:	cmp	x0, x19
  404b34:	b.cc	404b6c <ferror@plt+0x328c>  // b.lo, b.ul, b.last
  404b38:	ldr	x1, [sp, #88]
  404b3c:	ldr	x0, [sp, #232]
  404b40:	add	x0, x1, x0
  404b44:	ldr	x2, [sp, #200]
  404b48:	ldr	x1, [sp, #208]
  404b4c:	bl	401740 <memcmp@plt>
  404b50:	cmp	w0, #0x0
  404b54:	b.ne	404b6c <ferror@plt+0x328c>  // b.any
  404b58:	ldrb	w0, [sp, #198]
  404b5c:	cmp	w0, #0x0
  404b60:	b.ne	405b10 <ferror@plt+0x4230>  // b.any
  404b64:	mov	w0, #0x1                   	// #1
  404b68:	strb	w0, [sp, #192]
  404b6c:	ldr	x1, [sp, #88]
  404b70:	ldr	x0, [sp, #232]
  404b74:	add	x0, x1, x0
  404b78:	ldrb	w0, [x0]
  404b7c:	strb	w0, [sp, #194]
  404b80:	ldrb	w0, [sp, #194]
  404b84:	cmp	w0, #0x7e
  404b88:	b.hi	405180 <ferror@plt+0x38a0>  // b.pmore
  404b8c:	adrp	x1, 408000 <ferror@plt+0x6720>
  404b90:	add	x1, x1, #0xef4
  404b94:	ldr	w0, [x1, w0, uxtw #2]
  404b98:	adr	x1, 404ba4 <ferror@plt+0x32c4>
  404b9c:	add	x0, x1, w0, sxtw #2
  404ba0:	br	x0
  404ba4:	ldrb	w0, [sp, #199]
  404ba8:	cmp	w0, #0x0
  404bac:	b.eq	404d70 <ferror@plt+0x3490>  // b.none
  404bb0:	ldrb	w0, [sp, #198]
  404bb4:	cmp	w0, #0x0
  404bb8:	b.ne	405b18 <ferror@plt+0x4238>  // b.any
  404bbc:	mov	w0, #0x1                   	// #1
  404bc0:	strb	w0, [sp, #191]
  404bc4:	ldr	w0, [sp, #76]
  404bc8:	cmp	w0, #0x2
  404bcc:	b.ne	404c7c <ferror@plt+0x339c>  // b.any
  404bd0:	ldrb	w0, [sp, #197]
  404bd4:	eor	w0, w0, #0x1
  404bd8:	and	w0, w0, #0xff
  404bdc:	cmp	w0, #0x0
  404be0:	b.eq	404c7c <ferror@plt+0x339c>  // b.none
  404be4:	ldr	x1, [sp, #224]
  404be8:	ldr	x0, [sp, #96]
  404bec:	cmp	x1, x0
  404bf0:	b.cs	404c08 <ferror@plt+0x3328>  // b.hs, b.nlast
  404bf4:	ldr	x1, [sp, #104]
  404bf8:	ldr	x0, [sp, #224]
  404bfc:	add	x0, x1, x0
  404c00:	mov	w1, #0x27                  	// #39
  404c04:	strb	w1, [x0]
  404c08:	ldr	x0, [sp, #224]
  404c0c:	add	x0, x0, #0x1
  404c10:	str	x0, [sp, #224]
  404c14:	ldr	x1, [sp, #224]
  404c18:	ldr	x0, [sp, #96]
  404c1c:	cmp	x1, x0
  404c20:	b.cs	404c38 <ferror@plt+0x3358>  // b.hs, b.nlast
  404c24:	ldr	x1, [sp, #104]
  404c28:	ldr	x0, [sp, #224]
  404c2c:	add	x0, x1, x0
  404c30:	mov	w1, #0x24                  	// #36
  404c34:	strb	w1, [x0]
  404c38:	ldr	x0, [sp, #224]
  404c3c:	add	x0, x0, #0x1
  404c40:	str	x0, [sp, #224]
  404c44:	ldr	x1, [sp, #224]
  404c48:	ldr	x0, [sp, #96]
  404c4c:	cmp	x1, x0
  404c50:	b.cs	404c68 <ferror@plt+0x3388>  // b.hs, b.nlast
  404c54:	ldr	x1, [sp, #104]
  404c58:	ldr	x0, [sp, #224]
  404c5c:	add	x0, x1, x0
  404c60:	mov	w1, #0x27                  	// #39
  404c64:	strb	w1, [x0]
  404c68:	ldr	x0, [sp, #224]
  404c6c:	add	x0, x0, #0x1
  404c70:	str	x0, [sp, #224]
  404c74:	mov	w0, #0x1                   	// #1
  404c78:	strb	w0, [sp, #197]
  404c7c:	ldr	x1, [sp, #224]
  404c80:	ldr	x0, [sp, #96]
  404c84:	cmp	x1, x0
  404c88:	b.cs	404ca0 <ferror@plt+0x33c0>  // b.hs, b.nlast
  404c8c:	ldr	x1, [sp, #104]
  404c90:	ldr	x0, [sp, #224]
  404c94:	add	x0, x1, x0
  404c98:	mov	w1, #0x5c                  	// #92
  404c9c:	strb	w1, [x0]
  404ca0:	ldr	x0, [sp, #224]
  404ca4:	add	x0, x0, #0x1
  404ca8:	str	x0, [sp, #224]
  404cac:	ldr	w0, [sp, #76]
  404cb0:	cmp	w0, #0x2
  404cb4:	b.eq	404d64 <ferror@plt+0x3484>  // b.none
  404cb8:	ldr	x0, [sp, #232]
  404cbc:	add	x0, x0, #0x1
  404cc0:	ldr	x1, [sp, #80]
  404cc4:	cmp	x1, x0
  404cc8:	b.ls	404d64 <ferror@plt+0x3484>  // b.plast
  404ccc:	ldr	x0, [sp, #232]
  404cd0:	add	x0, x0, #0x1
  404cd4:	ldr	x1, [sp, #88]
  404cd8:	add	x0, x1, x0
  404cdc:	ldrb	w0, [x0]
  404ce0:	cmp	w0, #0x2f
  404ce4:	b.ls	404d64 <ferror@plt+0x3484>  // b.plast
  404ce8:	ldr	x0, [sp, #232]
  404cec:	add	x0, x0, #0x1
  404cf0:	ldr	x1, [sp, #88]
  404cf4:	add	x0, x1, x0
  404cf8:	ldrb	w0, [x0]
  404cfc:	cmp	w0, #0x39
  404d00:	b.hi	404d64 <ferror@plt+0x3484>  // b.pmore
  404d04:	ldr	x1, [sp, #224]
  404d08:	ldr	x0, [sp, #96]
  404d0c:	cmp	x1, x0
  404d10:	b.cs	404d28 <ferror@plt+0x3448>  // b.hs, b.nlast
  404d14:	ldr	x1, [sp, #104]
  404d18:	ldr	x0, [sp, #224]
  404d1c:	add	x0, x1, x0
  404d20:	mov	w1, #0x30                  	// #48
  404d24:	strb	w1, [x0]
  404d28:	ldr	x0, [sp, #224]
  404d2c:	add	x0, x0, #0x1
  404d30:	str	x0, [sp, #224]
  404d34:	ldr	x1, [sp, #224]
  404d38:	ldr	x0, [sp, #96]
  404d3c:	cmp	x1, x0
  404d40:	b.cs	404d58 <ferror@plt+0x3478>  // b.hs, b.nlast
  404d44:	ldr	x1, [sp, #104]
  404d48:	ldr	x0, [sp, #224]
  404d4c:	add	x0, x1, x0
  404d50:	mov	w1, #0x30                  	// #48
  404d54:	strb	w1, [x0]
  404d58:	ldr	x0, [sp, #224]
  404d5c:	add	x0, x0, #0x1
  404d60:	str	x0, [sp, #224]
  404d64:	mov	w0, #0x30                  	// #48
  404d68:	strb	w0, [sp, #194]
  404d6c:	b	4056d0 <ferror@plt+0x3df0>
  404d70:	ldr	w0, [sp, #72]
  404d74:	and	w0, w0, #0x1
  404d78:	cmp	w0, #0x0
  404d7c:	b.eq	4056d0 <ferror@plt+0x3df0>  // b.none
  404d80:	b	40596c <ferror@plt+0x408c>
  404d84:	ldr	w0, [sp, #76]
  404d88:	cmp	w0, #0x2
  404d8c:	b.eq	404da0 <ferror@plt+0x34c0>  // b.none
  404d90:	ldr	w0, [sp, #76]
  404d94:	cmp	w0, #0x5
  404d98:	b.eq	404db0 <ferror@plt+0x34d0>  // b.none
  404d9c:	b	404f48 <ferror@plt+0x3668>
  404da0:	ldrb	w0, [sp, #198]
  404da4:	cmp	w0, #0x0
  404da8:	b.eq	404f3c <ferror@plt+0x365c>  // b.none
  404dac:	b	405b4c <ferror@plt+0x426c>
  404db0:	ldr	w0, [sp, #72]
  404db4:	and	w0, w0, #0x4
  404db8:	cmp	w0, #0x0
  404dbc:	b.eq	404f44 <ferror@plt+0x3664>  // b.none
  404dc0:	ldr	x0, [sp, #232]
  404dc4:	add	x0, x0, #0x2
  404dc8:	ldr	x1, [sp, #80]
  404dcc:	cmp	x1, x0
  404dd0:	b.ls	404f44 <ferror@plt+0x3664>  // b.plast
  404dd4:	ldr	x0, [sp, #232]
  404dd8:	add	x0, x0, #0x1
  404ddc:	ldr	x1, [sp, #88]
  404de0:	add	x0, x1, x0
  404de4:	ldrb	w0, [x0]
  404de8:	cmp	w0, #0x3f
  404dec:	b.ne	404f44 <ferror@plt+0x3664>  // b.any
  404df0:	ldr	x0, [sp, #232]
  404df4:	add	x0, x0, #0x2
  404df8:	ldr	x1, [sp, #88]
  404dfc:	add	x0, x1, x0
  404e00:	ldrb	w0, [x0]
  404e04:	cmp	w0, #0x3e
  404e08:	cset	w1, hi  // hi = pmore
  404e0c:	and	w1, w1, #0xff
  404e10:	cmp	w1, #0x0
  404e14:	b.ne	404f34 <ferror@plt+0x3654>  // b.any
  404e18:	mov	x1, #0x1                   	// #1
  404e1c:	lsl	x1, x1, x0
  404e20:	mov	x0, #0xa38200000000        	// #179778741075968
  404e24:	movk	x0, #0x7000, lsl #48
  404e28:	and	x0, x1, x0
  404e2c:	cmp	x0, #0x0
  404e30:	cset	w0, ne  // ne = any
  404e34:	and	w0, w0, #0xff
  404e38:	cmp	w0, #0x0
  404e3c:	b.eq	404f34 <ferror@plt+0x3654>  // b.none
  404e40:	ldrb	w0, [sp, #198]
  404e44:	cmp	w0, #0x0
  404e48:	b.ne	405b20 <ferror@plt+0x4240>  // b.any
  404e4c:	ldr	x0, [sp, #232]
  404e50:	add	x0, x0, #0x2
  404e54:	ldr	x1, [sp, #88]
  404e58:	add	x0, x1, x0
  404e5c:	ldrb	w0, [x0]
  404e60:	strb	w0, [sp, #194]
  404e64:	ldr	x0, [sp, #232]
  404e68:	add	x0, x0, #0x2
  404e6c:	str	x0, [sp, #232]
  404e70:	ldr	x1, [sp, #224]
  404e74:	ldr	x0, [sp, #96]
  404e78:	cmp	x1, x0
  404e7c:	b.cs	404e94 <ferror@plt+0x35b4>  // b.hs, b.nlast
  404e80:	ldr	x1, [sp, #104]
  404e84:	ldr	x0, [sp, #224]
  404e88:	add	x0, x1, x0
  404e8c:	mov	w1, #0x3f                  	// #63
  404e90:	strb	w1, [x0]
  404e94:	ldr	x0, [sp, #224]
  404e98:	add	x0, x0, #0x1
  404e9c:	str	x0, [sp, #224]
  404ea0:	ldr	x1, [sp, #224]
  404ea4:	ldr	x0, [sp, #96]
  404ea8:	cmp	x1, x0
  404eac:	b.cs	404ec4 <ferror@plt+0x35e4>  // b.hs, b.nlast
  404eb0:	ldr	x1, [sp, #104]
  404eb4:	ldr	x0, [sp, #224]
  404eb8:	add	x0, x1, x0
  404ebc:	mov	w1, #0x22                  	// #34
  404ec0:	strb	w1, [x0]
  404ec4:	ldr	x0, [sp, #224]
  404ec8:	add	x0, x0, #0x1
  404ecc:	str	x0, [sp, #224]
  404ed0:	ldr	x1, [sp, #224]
  404ed4:	ldr	x0, [sp, #96]
  404ed8:	cmp	x1, x0
  404edc:	b.cs	404ef4 <ferror@plt+0x3614>  // b.hs, b.nlast
  404ee0:	ldr	x1, [sp, #104]
  404ee4:	ldr	x0, [sp, #224]
  404ee8:	add	x0, x1, x0
  404eec:	mov	w1, #0x22                  	// #34
  404ef0:	strb	w1, [x0]
  404ef4:	ldr	x0, [sp, #224]
  404ef8:	add	x0, x0, #0x1
  404efc:	str	x0, [sp, #224]
  404f00:	ldr	x1, [sp, #224]
  404f04:	ldr	x0, [sp, #96]
  404f08:	cmp	x1, x0
  404f0c:	b.cs	404f24 <ferror@plt+0x3644>  // b.hs, b.nlast
  404f10:	ldr	x1, [sp, #104]
  404f14:	ldr	x0, [sp, #224]
  404f18:	add	x0, x1, x0
  404f1c:	mov	w1, #0x3f                  	// #63
  404f20:	strb	w1, [x0]
  404f24:	ldr	x0, [sp, #224]
  404f28:	add	x0, x0, #0x1
  404f2c:	str	x0, [sp, #224]
  404f30:	b	404f38 <ferror@plt+0x3658>
  404f34:	nop
  404f38:	b	404f44 <ferror@plt+0x3664>
  404f3c:	nop
  404f40:	b	4056fc <ferror@plt+0x3e1c>
  404f44:	nop
  404f48:	b	4056fc <ferror@plt+0x3e1c>
  404f4c:	mov	w0, #0x61                  	// #97
  404f50:	strb	w0, [sp, #193]
  404f54:	b	405008 <ferror@plt+0x3728>
  404f58:	mov	w0, #0x62                  	// #98
  404f5c:	strb	w0, [sp, #193]
  404f60:	b	405008 <ferror@plt+0x3728>
  404f64:	mov	w0, #0x66                  	// #102
  404f68:	strb	w0, [sp, #193]
  404f6c:	b	405008 <ferror@plt+0x3728>
  404f70:	mov	w0, #0x6e                  	// #110
  404f74:	strb	w0, [sp, #193]
  404f78:	b	404fec <ferror@plt+0x370c>
  404f7c:	mov	w0, #0x72                  	// #114
  404f80:	strb	w0, [sp, #193]
  404f84:	b	404fec <ferror@plt+0x370c>
  404f88:	mov	w0, #0x74                  	// #116
  404f8c:	strb	w0, [sp, #193]
  404f90:	b	404fec <ferror@plt+0x370c>
  404f94:	mov	w0, #0x76                  	// #118
  404f98:	strb	w0, [sp, #193]
  404f9c:	b	405008 <ferror@plt+0x3728>
  404fa0:	ldrb	w0, [sp, #194]
  404fa4:	strb	w0, [sp, #193]
  404fa8:	ldr	w0, [sp, #76]
  404fac:	cmp	w0, #0x2
  404fb0:	b.ne	404fc4 <ferror@plt+0x36e4>  // b.any
  404fb4:	ldrb	w0, [sp, #198]
  404fb8:	cmp	w0, #0x0
  404fbc:	b.eq	40588c <ferror@plt+0x3fac>  // b.none
  404fc0:	b	405b4c <ferror@plt+0x426c>
  404fc4:	ldrb	w0, [sp, #199]
  404fc8:	cmp	w0, #0x0
  404fcc:	b.eq	404fe8 <ferror@plt+0x3708>  // b.none
  404fd0:	ldrb	w0, [sp, #198]
  404fd4:	cmp	w0, #0x0
  404fd8:	b.eq	404fe8 <ferror@plt+0x3708>  // b.none
  404fdc:	ldr	x0, [sp, #200]
  404fe0:	cmp	x0, #0x0
  404fe4:	b.ne	405894 <ferror@plt+0x3fb4>  // b.any
  404fe8:	nop
  404fec:	ldr	w0, [sp, #76]
  404ff0:	cmp	w0, #0x2
  404ff4:	b.ne	405004 <ferror@plt+0x3724>  // b.any
  404ff8:	ldrb	w0, [sp, #198]
  404ffc:	cmp	w0, #0x0
  405000:	b.ne	405b28 <ferror@plt+0x4248>  // b.any
  405004:	nop
  405008:	ldrb	w0, [sp, #199]
  40500c:	cmp	w0, #0x0
  405010:	b.eq	4056d8 <ferror@plt+0x3df8>  // b.none
  405014:	ldrb	w0, [sp, #193]
  405018:	strb	w0, [sp, #194]
  40501c:	b	40578c <ferror@plt+0x3eac>
  405020:	ldr	x0, [sp, #80]
  405024:	cmn	x0, #0x1
  405028:	b.ne	405048 <ferror@plt+0x3768>  // b.any
  40502c:	ldr	x0, [sp, #88]
  405030:	add	x0, x0, #0x1
  405034:	ldrb	w0, [x0]
  405038:	cmp	w0, #0x0
  40503c:	cset	w0, ne  // ne = any
  405040:	and	w0, w0, #0xff
  405044:	b	405058 <ferror@plt+0x3778>
  405048:	ldr	x0, [sp, #80]
  40504c:	cmp	x0, #0x1
  405050:	cset	w0, ne  // ne = any
  405054:	and	w0, w0, #0xff
  405058:	cmp	w0, #0x0
  40505c:	b.ne	4056e0 <ferror@plt+0x3e00>  // b.any
  405060:	ldr	x0, [sp, #232]
  405064:	cmp	x0, #0x0
  405068:	b.ne	4056e8 <ferror@plt+0x3e08>  // b.any
  40506c:	mov	w0, #0x1                   	// #1
  405070:	strb	w0, [sp, #190]
  405074:	ldr	w0, [sp, #76]
  405078:	cmp	w0, #0x2
  40507c:	b.ne	4056f0 <ferror@plt+0x3e10>  // b.any
  405080:	ldrb	w0, [sp, #198]
  405084:	cmp	w0, #0x0
  405088:	b.eq	4056f0 <ferror@plt+0x3e10>  // b.none
  40508c:	b	405b4c <ferror@plt+0x426c>
  405090:	mov	w0, #0x1                   	// #1
  405094:	strb	w0, [sp, #196]
  405098:	mov	w0, #0x1                   	// #1
  40509c:	strb	w0, [sp, #190]
  4050a0:	ldr	w0, [sp, #76]
  4050a4:	cmp	w0, #0x2
  4050a8:	b.ne	4056f8 <ferror@plt+0x3e18>  // b.any
  4050ac:	ldrb	w0, [sp, #198]
  4050b0:	cmp	w0, #0x0
  4050b4:	b.ne	405b30 <ferror@plt+0x4250>  // b.any
  4050b8:	ldr	x0, [sp, #96]
  4050bc:	cmp	x0, #0x0
  4050c0:	b.eq	4050dc <ferror@plt+0x37fc>  // b.none
  4050c4:	ldr	x0, [sp, #216]
  4050c8:	cmp	x0, #0x0
  4050cc:	b.ne	4050dc <ferror@plt+0x37fc>  // b.any
  4050d0:	ldr	x0, [sp, #96]
  4050d4:	str	x0, [sp, #216]
  4050d8:	str	xzr, [sp, #96]
  4050dc:	ldr	x1, [sp, #224]
  4050e0:	ldr	x0, [sp, #96]
  4050e4:	cmp	x1, x0
  4050e8:	b.cs	405100 <ferror@plt+0x3820>  // b.hs, b.nlast
  4050ec:	ldr	x1, [sp, #104]
  4050f0:	ldr	x0, [sp, #224]
  4050f4:	add	x0, x1, x0
  4050f8:	mov	w1, #0x27                  	// #39
  4050fc:	strb	w1, [x0]
  405100:	ldr	x0, [sp, #224]
  405104:	add	x0, x0, #0x1
  405108:	str	x0, [sp, #224]
  40510c:	ldr	x1, [sp, #224]
  405110:	ldr	x0, [sp, #96]
  405114:	cmp	x1, x0
  405118:	b.cs	405130 <ferror@plt+0x3850>  // b.hs, b.nlast
  40511c:	ldr	x1, [sp, #104]
  405120:	ldr	x0, [sp, #224]
  405124:	add	x0, x1, x0
  405128:	mov	w1, #0x5c                  	// #92
  40512c:	strb	w1, [x0]
  405130:	ldr	x0, [sp, #224]
  405134:	add	x0, x0, #0x1
  405138:	str	x0, [sp, #224]
  40513c:	ldr	x1, [sp, #224]
  405140:	ldr	x0, [sp, #96]
  405144:	cmp	x1, x0
  405148:	b.cs	405160 <ferror@plt+0x3880>  // b.hs, b.nlast
  40514c:	ldr	x1, [sp, #104]
  405150:	ldr	x0, [sp, #224]
  405154:	add	x0, x1, x0
  405158:	mov	w1, #0x27                  	// #39
  40515c:	strb	w1, [x0]
  405160:	ldr	x0, [sp, #224]
  405164:	add	x0, x0, #0x1
  405168:	str	x0, [sp, #224]
  40516c:	strb	wzr, [sp, #197]
  405170:	b	4056f8 <ferror@plt+0x3e18>
  405174:	mov	w0, #0x1                   	// #1
  405178:	strb	w0, [sp, #190]
  40517c:	b	4056fc <ferror@plt+0x3e1c>
  405180:	ldrb	w0, [sp, #159]
  405184:	cmp	w0, #0x0
  405188:	b.eq	4051c0 <ferror@plt+0x38e0>  // b.none
  40518c:	mov	x0, #0x1                   	// #1
  405190:	str	x0, [sp, #176]
  405194:	bl	401780 <__ctype_b_loc@plt>
  405198:	ldr	x1, [x0]
  40519c:	ldrb	w0, [sp, #194]
  4051a0:	lsl	x0, x0, #1
  4051a4:	add	x0, x1, x0
  4051a8:	ldrh	w0, [x0]
  4051ac:	and	w0, w0, #0x4000
  4051b0:	cmp	w0, #0x0
  4051b4:	cset	w0, ne  // ne = any
  4051b8:	strb	w0, [sp, #175]
  4051bc:	b	40539c <ferror@plt+0x3abc>
  4051c0:	add	x0, sp, #0x80
  4051c4:	mov	x2, #0x8                   	// #8
  4051c8:	mov	w1, #0x0                   	// #0
  4051cc:	bl	4016a0 <memset@plt>
  4051d0:	str	xzr, [sp, #176]
  4051d4:	mov	w0, #0x1                   	// #1
  4051d8:	strb	w0, [sp, #175]
  4051dc:	ldr	x0, [sp, #80]
  4051e0:	cmn	x0, #0x1
  4051e4:	b.ne	4051f4 <ferror@plt+0x3914>  // b.any
  4051e8:	ldr	x0, [sp, #88]
  4051ec:	bl	401590 <strlen@plt>
  4051f0:	str	x0, [sp, #80]
  4051f4:	ldr	x1, [sp, #232]
  4051f8:	ldr	x0, [sp, #176]
  4051fc:	add	x0, x1, x0
  405200:	ldr	x1, [sp, #88]
  405204:	add	x4, x1, x0
  405208:	ldr	x1, [sp, #232]
  40520c:	ldr	x0, [sp, #176]
  405210:	add	x0, x1, x0
  405214:	ldr	x1, [sp, #80]
  405218:	sub	x1, x1, x0
  40521c:	add	x2, sp, #0x80
  405220:	add	x0, sp, #0x7c
  405224:	mov	x3, x2
  405228:	mov	x2, x1
  40522c:	mov	x1, x4
  405230:	bl	40759c <ferror@plt+0x5cbc>
  405234:	str	x0, [sp, #144]
  405238:	ldr	x0, [sp, #144]
  40523c:	cmp	x0, #0x0
  405240:	b.eq	405390 <ferror@plt+0x3ab0>  // b.none
  405244:	ldr	x0, [sp, #144]
  405248:	cmn	x0, #0x1
  40524c:	b.ne	405258 <ferror@plt+0x3978>  // b.any
  405250:	strb	wzr, [sp, #175]
  405254:	b	40539c <ferror@plt+0x3abc>
  405258:	ldr	x0, [sp, #144]
  40525c:	cmn	x0, #0x2
  405260:	b.ne	4052b4 <ferror@plt+0x39d4>  // b.any
  405264:	strb	wzr, [sp, #175]
  405268:	b	405278 <ferror@plt+0x3998>
  40526c:	ldr	x0, [sp, #176]
  405270:	add	x0, x0, #0x1
  405274:	str	x0, [sp, #176]
  405278:	ldr	x1, [sp, #232]
  40527c:	ldr	x0, [sp, #176]
  405280:	add	x0, x1, x0
  405284:	ldr	x1, [sp, #80]
  405288:	cmp	x1, x0
  40528c:	b.ls	405398 <ferror@plt+0x3ab8>  // b.plast
  405290:	ldr	x1, [sp, #232]
  405294:	ldr	x0, [sp, #176]
  405298:	add	x0, x1, x0
  40529c:	ldr	x1, [sp, #88]
  4052a0:	add	x0, x1, x0
  4052a4:	ldrb	w0, [x0]
  4052a8:	cmp	w0, #0x0
  4052ac:	b.ne	40526c <ferror@plt+0x398c>  // b.any
  4052b0:	b	405398 <ferror@plt+0x3ab8>
  4052b4:	ldrb	w0, [sp, #198]
  4052b8:	cmp	w0, #0x0
  4052bc:	b.eq	405358 <ferror@plt+0x3a78>  // b.none
  4052c0:	ldr	w0, [sp, #76]
  4052c4:	cmp	w0, #0x2
  4052c8:	b.ne	405358 <ferror@plt+0x3a78>  // b.any
  4052cc:	mov	x0, #0x1                   	// #1
  4052d0:	str	x0, [sp, #160]
  4052d4:	b	405348 <ferror@plt+0x3a68>
  4052d8:	ldr	x1, [sp, #232]
  4052dc:	ldr	x0, [sp, #176]
  4052e0:	add	x1, x1, x0
  4052e4:	ldr	x0, [sp, #160]
  4052e8:	add	x0, x1, x0
  4052ec:	ldr	x1, [sp, #88]
  4052f0:	add	x0, x1, x0
  4052f4:	ldrb	w0, [x0]
  4052f8:	sub	w0, w0, #0x5b
  4052fc:	cmp	w0, #0x21
  405300:	cset	w1, hi  // hi = pmore
  405304:	and	w1, w1, #0xff
  405308:	cmp	w1, #0x0
  40530c:	b.ne	405338 <ferror@plt+0x3a58>  // b.any
  405310:	mov	x1, #0x1                   	// #1
  405314:	lsl	x1, x1, x0
  405318:	mov	x0, #0x2b                  	// #43
  40531c:	movk	x0, #0x2, lsl #32
  405320:	and	x0, x1, x0
  405324:	cmp	x0, #0x0
  405328:	cset	w0, ne  // ne = any
  40532c:	and	w0, w0, #0xff
  405330:	cmp	w0, #0x0
  405334:	b.ne	405b4c <ferror@plt+0x426c>  // b.any
  405338:	nop
  40533c:	ldr	x0, [sp, #160]
  405340:	add	x0, x0, #0x1
  405344:	str	x0, [sp, #160]
  405348:	ldr	x1, [sp, #160]
  40534c:	ldr	x0, [sp, #144]
  405350:	cmp	x1, x0
  405354:	b.cc	4052d8 <ferror@plt+0x39f8>  // b.lo, b.ul, b.last
  405358:	ldr	w0, [sp, #124]
  40535c:	bl	401870 <iswprint@plt>
  405360:	cmp	w0, #0x0
  405364:	b.ne	40536c <ferror@plt+0x3a8c>  // b.any
  405368:	strb	wzr, [sp, #175]
  40536c:	ldr	x1, [sp, #176]
  405370:	ldr	x0, [sp, #144]
  405374:	add	x0, x1, x0
  405378:	str	x0, [sp, #176]
  40537c:	add	x0, sp, #0x80
  405380:	bl	401730 <mbsinit@plt>
  405384:	cmp	w0, #0x0
  405388:	b.eq	4051f4 <ferror@plt+0x3914>  // b.none
  40538c:	b	40539c <ferror@plt+0x3abc>
  405390:	nop
  405394:	b	40539c <ferror@plt+0x3abc>
  405398:	nop
  40539c:	ldrb	w0, [sp, #175]
  4053a0:	strb	w0, [sp, #190]
  4053a4:	ldr	x0, [sp, #176]
  4053a8:	cmp	x0, #0x1
  4053ac:	b.hi	4053d0 <ferror@plt+0x3af0>  // b.pmore
  4053b0:	ldrb	w0, [sp, #199]
  4053b4:	cmp	w0, #0x0
  4053b8:	b.eq	4056fc <ferror@plt+0x3e1c>  // b.none
  4053bc:	ldrb	w0, [sp, #175]
  4053c0:	eor	w0, w0, #0x1
  4053c4:	and	w0, w0, #0xff
  4053c8:	cmp	w0, #0x0
  4053cc:	b.eq	4056fc <ferror@plt+0x3e1c>  // b.none
  4053d0:	ldr	x1, [sp, #232]
  4053d4:	ldr	x0, [sp, #176]
  4053d8:	add	x0, x1, x0
  4053dc:	str	x0, [sp, #136]
  4053e0:	ldrb	w0, [sp, #199]
  4053e4:	cmp	w0, #0x0
  4053e8:	b.eq	40559c <ferror@plt+0x3cbc>  // b.none
  4053ec:	ldrb	w0, [sp, #175]
  4053f0:	eor	w0, w0, #0x1
  4053f4:	and	w0, w0, #0xff
  4053f8:	cmp	w0, #0x0
  4053fc:	b.eq	40559c <ferror@plt+0x3cbc>  // b.none
  405400:	ldrb	w0, [sp, #198]
  405404:	cmp	w0, #0x0
  405408:	b.ne	405b38 <ferror@plt+0x4258>  // b.any
  40540c:	mov	w0, #0x1                   	// #1
  405410:	strb	w0, [sp, #191]
  405414:	ldr	w0, [sp, #76]
  405418:	cmp	w0, #0x2
  40541c:	b.ne	4054cc <ferror@plt+0x3bec>  // b.any
  405420:	ldrb	w0, [sp, #197]
  405424:	eor	w0, w0, #0x1
  405428:	and	w0, w0, #0xff
  40542c:	cmp	w0, #0x0
  405430:	b.eq	4054cc <ferror@plt+0x3bec>  // b.none
  405434:	ldr	x1, [sp, #224]
  405438:	ldr	x0, [sp, #96]
  40543c:	cmp	x1, x0
  405440:	b.cs	405458 <ferror@plt+0x3b78>  // b.hs, b.nlast
  405444:	ldr	x1, [sp, #104]
  405448:	ldr	x0, [sp, #224]
  40544c:	add	x0, x1, x0
  405450:	mov	w1, #0x27                  	// #39
  405454:	strb	w1, [x0]
  405458:	ldr	x0, [sp, #224]
  40545c:	add	x0, x0, #0x1
  405460:	str	x0, [sp, #224]
  405464:	ldr	x1, [sp, #224]
  405468:	ldr	x0, [sp, #96]
  40546c:	cmp	x1, x0
  405470:	b.cs	405488 <ferror@plt+0x3ba8>  // b.hs, b.nlast
  405474:	ldr	x1, [sp, #104]
  405478:	ldr	x0, [sp, #224]
  40547c:	add	x0, x1, x0
  405480:	mov	w1, #0x24                  	// #36
  405484:	strb	w1, [x0]
  405488:	ldr	x0, [sp, #224]
  40548c:	add	x0, x0, #0x1
  405490:	str	x0, [sp, #224]
  405494:	ldr	x1, [sp, #224]
  405498:	ldr	x0, [sp, #96]
  40549c:	cmp	x1, x0
  4054a0:	b.cs	4054b8 <ferror@plt+0x3bd8>  // b.hs, b.nlast
  4054a4:	ldr	x1, [sp, #104]
  4054a8:	ldr	x0, [sp, #224]
  4054ac:	add	x0, x1, x0
  4054b0:	mov	w1, #0x27                  	// #39
  4054b4:	strb	w1, [x0]
  4054b8:	ldr	x0, [sp, #224]
  4054bc:	add	x0, x0, #0x1
  4054c0:	str	x0, [sp, #224]
  4054c4:	mov	w0, #0x1                   	// #1
  4054c8:	strb	w0, [sp, #197]
  4054cc:	ldr	x1, [sp, #224]
  4054d0:	ldr	x0, [sp, #96]
  4054d4:	cmp	x1, x0
  4054d8:	b.cs	4054f0 <ferror@plt+0x3c10>  // b.hs, b.nlast
  4054dc:	ldr	x1, [sp, #104]
  4054e0:	ldr	x0, [sp, #224]
  4054e4:	add	x0, x1, x0
  4054e8:	mov	w1, #0x5c                  	// #92
  4054ec:	strb	w1, [x0]
  4054f0:	ldr	x0, [sp, #224]
  4054f4:	add	x0, x0, #0x1
  4054f8:	str	x0, [sp, #224]
  4054fc:	ldr	x1, [sp, #224]
  405500:	ldr	x0, [sp, #96]
  405504:	cmp	x1, x0
  405508:	b.cs	405530 <ferror@plt+0x3c50>  // b.hs, b.nlast
  40550c:	ldrb	w0, [sp, #194]
  405510:	lsr	w0, w0, #6
  405514:	and	w1, w0, #0xff
  405518:	ldr	x2, [sp, #104]
  40551c:	ldr	x0, [sp, #224]
  405520:	add	x0, x2, x0
  405524:	add	w1, w1, #0x30
  405528:	and	w1, w1, #0xff
  40552c:	strb	w1, [x0]
  405530:	ldr	x0, [sp, #224]
  405534:	add	x0, x0, #0x1
  405538:	str	x0, [sp, #224]
  40553c:	ldr	x1, [sp, #224]
  405540:	ldr	x0, [sp, #96]
  405544:	cmp	x1, x0
  405548:	b.cs	405578 <ferror@plt+0x3c98>  // b.hs, b.nlast
  40554c:	ldrb	w0, [sp, #194]
  405550:	lsr	w0, w0, #3
  405554:	and	w0, w0, #0xff
  405558:	and	w0, w0, #0x7
  40555c:	and	w1, w0, #0xff
  405560:	ldr	x2, [sp, #104]
  405564:	ldr	x0, [sp, #224]
  405568:	add	x0, x2, x0
  40556c:	add	w1, w1, #0x30
  405570:	and	w1, w1, #0xff
  405574:	strb	w1, [x0]
  405578:	ldr	x0, [sp, #224]
  40557c:	add	x0, x0, #0x1
  405580:	str	x0, [sp, #224]
  405584:	ldrb	w0, [sp, #194]
  405588:	and	w0, w0, #0x7
  40558c:	and	w0, w0, #0xff
  405590:	add	w0, w0, #0x30
  405594:	strb	w0, [sp, #194]
  405598:	b	4055dc <ferror@plt+0x3cfc>
  40559c:	ldrb	w0, [sp, #192]
  4055a0:	cmp	w0, #0x0
  4055a4:	b.eq	4055dc <ferror@plt+0x3cfc>  // b.none
  4055a8:	ldr	x1, [sp, #224]
  4055ac:	ldr	x0, [sp, #96]
  4055b0:	cmp	x1, x0
  4055b4:	b.cs	4055cc <ferror@plt+0x3cec>  // b.hs, b.nlast
  4055b8:	ldr	x1, [sp, #104]
  4055bc:	ldr	x0, [sp, #224]
  4055c0:	add	x0, x1, x0
  4055c4:	mov	w1, #0x5c                  	// #92
  4055c8:	strb	w1, [x0]
  4055cc:	ldr	x0, [sp, #224]
  4055d0:	add	x0, x0, #0x1
  4055d4:	str	x0, [sp, #224]
  4055d8:	strb	wzr, [sp, #192]
  4055dc:	ldr	x0, [sp, #232]
  4055e0:	add	x0, x0, #0x1
  4055e4:	ldr	x1, [sp, #136]
  4055e8:	cmp	x1, x0
  4055ec:	b.ls	4056c8 <ferror@plt+0x3de8>  // b.plast
  4055f0:	ldrb	w0, [sp, #197]
  4055f4:	cmp	w0, #0x0
  4055f8:	b.eq	405674 <ferror@plt+0x3d94>  // b.none
  4055fc:	ldrb	w0, [sp, #191]
  405600:	eor	w0, w0, #0x1
  405604:	and	w0, w0, #0xff
  405608:	cmp	w0, #0x0
  40560c:	b.eq	405674 <ferror@plt+0x3d94>  // b.none
  405610:	ldr	x1, [sp, #224]
  405614:	ldr	x0, [sp, #96]
  405618:	cmp	x1, x0
  40561c:	b.cs	405634 <ferror@plt+0x3d54>  // b.hs, b.nlast
  405620:	ldr	x1, [sp, #104]
  405624:	ldr	x0, [sp, #224]
  405628:	add	x0, x1, x0
  40562c:	mov	w1, #0x27                  	// #39
  405630:	strb	w1, [x0]
  405634:	ldr	x0, [sp, #224]
  405638:	add	x0, x0, #0x1
  40563c:	str	x0, [sp, #224]
  405640:	ldr	x1, [sp, #224]
  405644:	ldr	x0, [sp, #96]
  405648:	cmp	x1, x0
  40564c:	b.cs	405664 <ferror@plt+0x3d84>  // b.hs, b.nlast
  405650:	ldr	x1, [sp, #104]
  405654:	ldr	x0, [sp, #224]
  405658:	add	x0, x1, x0
  40565c:	mov	w1, #0x27                  	// #39
  405660:	strb	w1, [x0]
  405664:	ldr	x0, [sp, #224]
  405668:	add	x0, x0, #0x1
  40566c:	str	x0, [sp, #224]
  405670:	strb	wzr, [sp, #197]
  405674:	ldr	x1, [sp, #224]
  405678:	ldr	x0, [sp, #96]
  40567c:	cmp	x1, x0
  405680:	b.cs	405698 <ferror@plt+0x3db8>  // b.hs, b.nlast
  405684:	ldr	x1, [sp, #104]
  405688:	ldr	x0, [sp, #224]
  40568c:	add	x0, x1, x0
  405690:	ldrb	w1, [sp, #194]
  405694:	strb	w1, [x0]
  405698:	ldr	x0, [sp, #224]
  40569c:	add	x0, x0, #0x1
  4056a0:	str	x0, [sp, #224]
  4056a4:	ldr	x0, [sp, #232]
  4056a8:	add	x0, x0, #0x1
  4056ac:	str	x0, [sp, #232]
  4056b0:	ldr	x1, [sp, #88]
  4056b4:	ldr	x0, [sp, #232]
  4056b8:	add	x0, x1, x0
  4056bc:	ldrb	w0, [x0]
  4056c0:	strb	w0, [sp, #194]
  4056c4:	b	4053e0 <ferror@plt+0x3b00>
  4056c8:	nop
  4056cc:	b	4058a0 <ferror@plt+0x3fc0>
  4056d0:	nop
  4056d4:	b	4056fc <ferror@plt+0x3e1c>
  4056d8:	nop
  4056dc:	b	4056fc <ferror@plt+0x3e1c>
  4056e0:	nop
  4056e4:	b	4056fc <ferror@plt+0x3e1c>
  4056e8:	nop
  4056ec:	b	4056fc <ferror@plt+0x3e1c>
  4056f0:	nop
  4056f4:	b	4056fc <ferror@plt+0x3e1c>
  4056f8:	nop
  4056fc:	ldrb	w0, [sp, #199]
  405700:	eor	w0, w0, #0x1
  405704:	and	w0, w0, #0xff
  405708:	cmp	w0, #0x0
  40570c:	b.ne	40571c <ferror@plt+0x3e3c>  // b.any
  405710:	ldr	w0, [sp, #76]
  405714:	cmp	w0, #0x2
  405718:	b.ne	405730 <ferror@plt+0x3e50>  // b.any
  40571c:	ldrb	w0, [sp, #198]
  405720:	eor	w0, w0, #0x1
  405724:	and	w0, w0, #0xff
  405728:	cmp	w0, #0x0
  40572c:	b.ne	405774 <ferror@plt+0x3e94>  // b.any
  405730:	ldr	x0, [sp, #64]
  405734:	cmp	x0, #0x0
  405738:	b.eq	405774 <ferror@plt+0x3e94>  // b.none
  40573c:	ldrb	w0, [sp, #194]
  405740:	lsr	w0, w0, #5
  405744:	and	w0, w0, #0xff
  405748:	and	x0, x0, #0xff
  40574c:	lsl	x0, x0, #2
  405750:	ldr	x1, [sp, #64]
  405754:	add	x0, x1, x0
  405758:	ldr	w1, [x0]
  40575c:	ldrb	w0, [sp, #194]
  405760:	and	w0, w0, #0x1f
  405764:	lsr	w0, w1, w0
  405768:	and	w0, w0, #0x1
  40576c:	cmp	w0, #0x0
  405770:	b.ne	405788 <ferror@plt+0x3ea8>  // b.any
  405774:	ldrb	w0, [sp, #192]
  405778:	eor	w0, w0, #0x1
  40577c:	and	w0, w0, #0xff
  405780:	cmp	w0, #0x0
  405784:	b.ne	40589c <ferror@plt+0x3fbc>  // b.any
  405788:	nop
  40578c:	ldrb	w0, [sp, #198]
  405790:	cmp	w0, #0x0
  405794:	b.ne	405b40 <ferror@plt+0x4260>  // b.any
  405798:	mov	w0, #0x1                   	// #1
  40579c:	strb	w0, [sp, #191]
  4057a0:	ldr	w0, [sp, #76]
  4057a4:	cmp	w0, #0x2
  4057a8:	b.ne	405858 <ferror@plt+0x3f78>  // b.any
  4057ac:	ldrb	w0, [sp, #197]
  4057b0:	eor	w0, w0, #0x1
  4057b4:	and	w0, w0, #0xff
  4057b8:	cmp	w0, #0x0
  4057bc:	b.eq	405858 <ferror@plt+0x3f78>  // b.none
  4057c0:	ldr	x1, [sp, #224]
  4057c4:	ldr	x0, [sp, #96]
  4057c8:	cmp	x1, x0
  4057cc:	b.cs	4057e4 <ferror@plt+0x3f04>  // b.hs, b.nlast
  4057d0:	ldr	x1, [sp, #104]
  4057d4:	ldr	x0, [sp, #224]
  4057d8:	add	x0, x1, x0
  4057dc:	mov	w1, #0x27                  	// #39
  4057e0:	strb	w1, [x0]
  4057e4:	ldr	x0, [sp, #224]
  4057e8:	add	x0, x0, #0x1
  4057ec:	str	x0, [sp, #224]
  4057f0:	ldr	x1, [sp, #224]
  4057f4:	ldr	x0, [sp, #96]
  4057f8:	cmp	x1, x0
  4057fc:	b.cs	405814 <ferror@plt+0x3f34>  // b.hs, b.nlast
  405800:	ldr	x1, [sp, #104]
  405804:	ldr	x0, [sp, #224]
  405808:	add	x0, x1, x0
  40580c:	mov	w1, #0x24                  	// #36
  405810:	strb	w1, [x0]
  405814:	ldr	x0, [sp, #224]
  405818:	add	x0, x0, #0x1
  40581c:	str	x0, [sp, #224]
  405820:	ldr	x1, [sp, #224]
  405824:	ldr	x0, [sp, #96]
  405828:	cmp	x1, x0
  40582c:	b.cs	405844 <ferror@plt+0x3f64>  // b.hs, b.nlast
  405830:	ldr	x1, [sp, #104]
  405834:	ldr	x0, [sp, #224]
  405838:	add	x0, x1, x0
  40583c:	mov	w1, #0x27                  	// #39
  405840:	strb	w1, [x0]
  405844:	ldr	x0, [sp, #224]
  405848:	add	x0, x0, #0x1
  40584c:	str	x0, [sp, #224]
  405850:	mov	w0, #0x1                   	// #1
  405854:	strb	w0, [sp, #197]
  405858:	ldr	x1, [sp, #224]
  40585c:	ldr	x0, [sp, #96]
  405860:	cmp	x1, x0
  405864:	b.cs	40587c <ferror@plt+0x3f9c>  // b.hs, b.nlast
  405868:	ldr	x1, [sp, #104]
  40586c:	ldr	x0, [sp, #224]
  405870:	add	x0, x1, x0
  405874:	mov	w1, #0x5c                  	// #92
  405878:	strb	w1, [x0]
  40587c:	ldr	x0, [sp, #224]
  405880:	add	x0, x0, #0x1
  405884:	str	x0, [sp, #224]
  405888:	b	4058a0 <ferror@plt+0x3fc0>
  40588c:	nop
  405890:	b	4058a0 <ferror@plt+0x3fc0>
  405894:	nop
  405898:	b	4058a0 <ferror@plt+0x3fc0>
  40589c:	nop
  4058a0:	ldrb	w0, [sp, #197]
  4058a4:	cmp	w0, #0x0
  4058a8:	b.eq	405924 <ferror@plt+0x4044>  // b.none
  4058ac:	ldrb	w0, [sp, #191]
  4058b0:	eor	w0, w0, #0x1
  4058b4:	and	w0, w0, #0xff
  4058b8:	cmp	w0, #0x0
  4058bc:	b.eq	405924 <ferror@plt+0x4044>  // b.none
  4058c0:	ldr	x1, [sp, #224]
  4058c4:	ldr	x0, [sp, #96]
  4058c8:	cmp	x1, x0
  4058cc:	b.cs	4058e4 <ferror@plt+0x4004>  // b.hs, b.nlast
  4058d0:	ldr	x1, [sp, #104]
  4058d4:	ldr	x0, [sp, #224]
  4058d8:	add	x0, x1, x0
  4058dc:	mov	w1, #0x27                  	// #39
  4058e0:	strb	w1, [x0]
  4058e4:	ldr	x0, [sp, #224]
  4058e8:	add	x0, x0, #0x1
  4058ec:	str	x0, [sp, #224]
  4058f0:	ldr	x1, [sp, #224]
  4058f4:	ldr	x0, [sp, #96]
  4058f8:	cmp	x1, x0
  4058fc:	b.cs	405914 <ferror@plt+0x4034>  // b.hs, b.nlast
  405900:	ldr	x1, [sp, #104]
  405904:	ldr	x0, [sp, #224]
  405908:	add	x0, x1, x0
  40590c:	mov	w1, #0x27                  	// #39
  405910:	strb	w1, [x0]
  405914:	ldr	x0, [sp, #224]
  405918:	add	x0, x0, #0x1
  40591c:	str	x0, [sp, #224]
  405920:	strb	wzr, [sp, #197]
  405924:	ldr	x1, [sp, #224]
  405928:	ldr	x0, [sp, #96]
  40592c:	cmp	x1, x0
  405930:	b.cs	405948 <ferror@plt+0x4068>  // b.hs, b.nlast
  405934:	ldr	x1, [sp, #104]
  405938:	ldr	x0, [sp, #224]
  40593c:	add	x0, x1, x0
  405940:	ldrb	w1, [sp, #194]
  405944:	strb	w1, [x0]
  405948:	ldr	x0, [sp, #224]
  40594c:	add	x0, x0, #0x1
  405950:	str	x0, [sp, #224]
  405954:	ldrb	w0, [sp, #190]
  405958:	eor	w0, w0, #0x1
  40595c:	and	w0, w0, #0xff
  405960:	cmp	w0, #0x0
  405964:	b.eq	40596c <ferror@plt+0x408c>  // b.none
  405968:	strb	wzr, [sp, #195]
  40596c:	ldr	x0, [sp, #232]
  405970:	add	x0, x0, #0x1
  405974:	str	x0, [sp, #232]
  405978:	ldr	x0, [sp, #80]
  40597c:	cmn	x0, #0x1
  405980:	b.ne	4059a4 <ferror@plt+0x40c4>  // b.any
  405984:	ldr	x1, [sp, #88]
  405988:	ldr	x0, [sp, #232]
  40598c:	add	x0, x1, x0
  405990:	ldrb	w0, [x0]
  405994:	cmp	w0, #0x0
  405998:	cset	w0, ne  // ne = any
  40599c:	and	w0, w0, #0xff
  4059a0:	b	4059b8 <ferror@plt+0x40d8>
  4059a4:	ldr	x1, [sp, #232]
  4059a8:	ldr	x0, [sp, #80]
  4059ac:	cmp	x1, x0
  4059b0:	cset	w0, ne  // ne = any
  4059b4:	and	w0, w0, #0xff
  4059b8:	cmp	w0, #0x0
  4059bc:	b.ne	404ac4 <ferror@plt+0x31e4>  // b.any
  4059c0:	ldr	x0, [sp, #224]
  4059c4:	cmp	x0, #0x0
  4059c8:	b.ne	4059e4 <ferror@plt+0x4104>  // b.any
  4059cc:	ldr	w0, [sp, #76]
  4059d0:	cmp	w0, #0x2
  4059d4:	b.ne	4059e4 <ferror@plt+0x4104>  // b.any
  4059d8:	ldrb	w0, [sp, #198]
  4059dc:	cmp	w0, #0x0
  4059e0:	b.ne	405b48 <ferror@plt+0x4268>  // b.any
  4059e4:	ldr	w0, [sp, #76]
  4059e8:	cmp	w0, #0x2
  4059ec:	b.ne	405a74 <ferror@plt+0x4194>  // b.any
  4059f0:	ldrb	w0, [sp, #198]
  4059f4:	eor	w0, w0, #0x1
  4059f8:	and	w0, w0, #0xff
  4059fc:	cmp	w0, #0x0
  405a00:	b.eq	405a74 <ferror@plt+0x4194>  // b.none
  405a04:	ldrb	w0, [sp, #196]
  405a08:	cmp	w0, #0x0
  405a0c:	b.eq	405a74 <ferror@plt+0x4194>  // b.none
  405a10:	ldrb	w0, [sp, #195]
  405a14:	cmp	w0, #0x0
  405a18:	b.eq	405a4c <ferror@plt+0x416c>  // b.none
  405a1c:	ldr	x0, [sp, #240]
  405a20:	str	x0, [sp]
  405a24:	ldr	x7, [sp, #56]
  405a28:	ldr	x6, [sp, #64]
  405a2c:	ldr	w5, [sp, #72]
  405a30:	mov	w4, #0x5                   	// #5
  405a34:	ldr	x3, [sp, #80]
  405a38:	ldr	x2, [sp, #88]
  405a3c:	ldr	x1, [sp, #216]
  405a40:	ldr	x0, [sp, #104]
  405a44:	bl	40479c <ferror@plt+0x2ebc>
  405a48:	b	405ba0 <ferror@plt+0x42c0>
  405a4c:	ldr	x0, [sp, #96]
  405a50:	cmp	x0, #0x0
  405a54:	b.ne	405a74 <ferror@plt+0x4194>  // b.any
  405a58:	ldr	x0, [sp, #216]
  405a5c:	cmp	x0, #0x0
  405a60:	b.eq	405a74 <ferror@plt+0x4194>  // b.none
  405a64:	ldr	x0, [sp, #216]
  405a68:	str	x0, [sp, #96]
  405a6c:	str	xzr, [sp, #224]
  405a70:	b	404814 <ferror@plt+0x2f34>
  405a74:	ldr	x0, [sp, #208]
  405a78:	cmp	x0, #0x0
  405a7c:	b.eq	405ae8 <ferror@plt+0x4208>  // b.none
  405a80:	ldrb	w0, [sp, #198]
  405a84:	eor	w0, w0, #0x1
  405a88:	and	w0, w0, #0xff
  405a8c:	cmp	w0, #0x0
  405a90:	b.eq	405ae8 <ferror@plt+0x4208>  // b.none
  405a94:	b	405ad8 <ferror@plt+0x41f8>
  405a98:	ldr	x1, [sp, #224]
  405a9c:	ldr	x0, [sp, #96]
  405aa0:	cmp	x1, x0
  405aa4:	b.cs	405ac0 <ferror@plt+0x41e0>  // b.hs, b.nlast
  405aa8:	ldr	x1, [sp, #104]
  405aac:	ldr	x0, [sp, #224]
  405ab0:	add	x0, x1, x0
  405ab4:	ldr	x1, [sp, #208]
  405ab8:	ldrb	w1, [x1]
  405abc:	strb	w1, [x0]
  405ac0:	ldr	x0, [sp, #224]
  405ac4:	add	x0, x0, #0x1
  405ac8:	str	x0, [sp, #224]
  405acc:	ldr	x0, [sp, #208]
  405ad0:	add	x0, x0, #0x1
  405ad4:	str	x0, [sp, #208]
  405ad8:	ldr	x0, [sp, #208]
  405adc:	ldrb	w0, [x0]
  405ae0:	cmp	w0, #0x0
  405ae4:	b.ne	405a98 <ferror@plt+0x41b8>  // b.any
  405ae8:	ldr	x1, [sp, #224]
  405aec:	ldr	x0, [sp, #96]
  405af0:	cmp	x1, x0
  405af4:	b.cs	405b08 <ferror@plt+0x4228>  // b.hs, b.nlast
  405af8:	ldr	x1, [sp, #104]
  405afc:	ldr	x0, [sp, #224]
  405b00:	add	x0, x1, x0
  405b04:	strb	wzr, [x0]
  405b08:	ldr	x0, [sp, #224]
  405b0c:	b	405ba0 <ferror@plt+0x42c0>
  405b10:	nop
  405b14:	b	405b4c <ferror@plt+0x426c>
  405b18:	nop
  405b1c:	b	405b4c <ferror@plt+0x426c>
  405b20:	nop
  405b24:	b	405b4c <ferror@plt+0x426c>
  405b28:	nop
  405b2c:	b	405b4c <ferror@plt+0x426c>
  405b30:	nop
  405b34:	b	405b4c <ferror@plt+0x426c>
  405b38:	nop
  405b3c:	b	405b4c <ferror@plt+0x426c>
  405b40:	nop
  405b44:	b	405b4c <ferror@plt+0x426c>
  405b48:	nop
  405b4c:	ldr	w0, [sp, #76]
  405b50:	cmp	w0, #0x2
  405b54:	b.ne	405b6c <ferror@plt+0x428c>  // b.any
  405b58:	ldrb	w0, [sp, #199]
  405b5c:	cmp	w0, #0x0
  405b60:	b.eq	405b6c <ferror@plt+0x428c>  // b.none
  405b64:	mov	w0, #0x4                   	// #4
  405b68:	str	w0, [sp, #76]
  405b6c:	ldr	w0, [sp, #72]
  405b70:	and	w1, w0, #0xfffffffd
  405b74:	ldr	x0, [sp, #240]
  405b78:	str	x0, [sp]
  405b7c:	ldr	x7, [sp, #56]
  405b80:	mov	x6, #0x0                   	// #0
  405b84:	mov	w5, w1
  405b88:	ldr	w4, [sp, #76]
  405b8c:	ldr	x3, [sp, #80]
  405b90:	ldr	x2, [sp, #88]
  405b94:	ldr	x1, [sp, #96]
  405b98:	ldr	x0, [sp, #104]
  405b9c:	bl	40479c <ferror@plt+0x2ebc>
  405ba0:	ldr	x19, [sp, #32]
  405ba4:	ldp	x29, x30, [sp, #16]
  405ba8:	add	sp, sp, #0xf0
  405bac:	ret
  405bb0:	sub	sp, sp, #0x70
  405bb4:	stp	x29, x30, [sp, #16]
  405bb8:	add	x29, sp, #0x10
  405bbc:	str	x0, [sp, #72]
  405bc0:	str	x1, [sp, #64]
  405bc4:	str	x2, [sp, #56]
  405bc8:	str	x3, [sp, #48]
  405bcc:	str	x4, [sp, #40]
  405bd0:	ldr	x0, [sp, #40]
  405bd4:	cmp	x0, #0x0
  405bd8:	b.eq	405be4 <ferror@plt+0x4304>  // b.none
  405bdc:	ldr	x0, [sp, #40]
  405be0:	b	405bec <ferror@plt+0x430c>
  405be4:	adrp	x0, 41b000 <ferror@plt+0x19720>
  405be8:	add	x0, x0, #0x300
  405bec:	str	x0, [sp, #104]
  405bf0:	bl	4018a0 <__errno_location@plt>
  405bf4:	ldr	w0, [x0]
  405bf8:	str	w0, [sp, #100]
  405bfc:	ldr	x0, [sp, #104]
  405c00:	ldr	w1, [x0]
  405c04:	ldr	x0, [sp, #104]
  405c08:	ldr	w2, [x0, #4]
  405c0c:	ldr	x0, [sp, #104]
  405c10:	add	x3, x0, #0x8
  405c14:	ldr	x0, [sp, #104]
  405c18:	ldr	x4, [x0, #40]
  405c1c:	ldr	x0, [sp, #104]
  405c20:	ldr	x0, [x0, #48]
  405c24:	str	x0, [sp]
  405c28:	mov	x7, x4
  405c2c:	mov	x6, x3
  405c30:	mov	w5, w2
  405c34:	mov	w4, w1
  405c38:	ldr	x3, [sp, #48]
  405c3c:	ldr	x2, [sp, #56]
  405c40:	ldr	x1, [sp, #64]
  405c44:	ldr	x0, [sp, #72]
  405c48:	bl	40479c <ferror@plt+0x2ebc>
  405c4c:	str	x0, [sp, #88]
  405c50:	bl	4018a0 <__errno_location@plt>
  405c54:	mov	x1, x0
  405c58:	ldr	w0, [sp, #100]
  405c5c:	str	w0, [x1]
  405c60:	ldr	x0, [sp, #88]
  405c64:	ldp	x29, x30, [sp, #16]
  405c68:	add	sp, sp, #0x70
  405c6c:	ret
  405c70:	stp	x29, x30, [sp, #-48]!
  405c74:	mov	x29, sp
  405c78:	str	x0, [sp, #40]
  405c7c:	str	x1, [sp, #32]
  405c80:	str	x2, [sp, #24]
  405c84:	ldr	x3, [sp, #24]
  405c88:	mov	x2, #0x0                   	// #0
  405c8c:	ldr	x1, [sp, #32]
  405c90:	ldr	x0, [sp, #40]
  405c94:	bl	405ca0 <ferror@plt+0x43c0>
  405c98:	ldp	x29, x30, [sp], #48
  405c9c:	ret
  405ca0:	sub	sp, sp, #0x60
  405ca4:	stp	x29, x30, [sp, #16]
  405ca8:	add	x29, sp, #0x10
  405cac:	str	x0, [sp, #56]
  405cb0:	str	x1, [sp, #48]
  405cb4:	str	x2, [sp, #40]
  405cb8:	str	x3, [sp, #32]
  405cbc:	ldr	x0, [sp, #32]
  405cc0:	cmp	x0, #0x0
  405cc4:	b.eq	405cd0 <ferror@plt+0x43f0>  // b.none
  405cc8:	ldr	x0, [sp, #32]
  405ccc:	b	405cd8 <ferror@plt+0x43f8>
  405cd0:	adrp	x0, 41b000 <ferror@plt+0x19720>
  405cd4:	add	x0, x0, #0x300
  405cd8:	str	x0, [sp, #88]
  405cdc:	bl	4018a0 <__errno_location@plt>
  405ce0:	ldr	w0, [x0]
  405ce4:	str	w0, [sp, #84]
  405ce8:	ldr	x0, [sp, #88]
  405cec:	ldr	w0, [x0, #4]
  405cf0:	ldr	x1, [sp, #40]
  405cf4:	cmp	x1, #0x0
  405cf8:	cset	w1, eq  // eq = none
  405cfc:	and	w1, w1, #0xff
  405d00:	orr	w0, w0, w1
  405d04:	str	w0, [sp, #80]
  405d08:	ldr	x0, [sp, #88]
  405d0c:	ldr	w1, [x0]
  405d10:	ldr	x0, [sp, #88]
  405d14:	add	x2, x0, #0x8
  405d18:	ldr	x0, [sp, #88]
  405d1c:	ldr	x3, [x0, #40]
  405d20:	ldr	x0, [sp, #88]
  405d24:	ldr	x0, [x0, #48]
  405d28:	str	x0, [sp]
  405d2c:	mov	x7, x3
  405d30:	mov	x6, x2
  405d34:	ldr	w5, [sp, #80]
  405d38:	mov	w4, w1
  405d3c:	ldr	x3, [sp, #48]
  405d40:	ldr	x2, [sp, #56]
  405d44:	mov	x1, #0x0                   	// #0
  405d48:	mov	x0, #0x0                   	// #0
  405d4c:	bl	40479c <ferror@plt+0x2ebc>
  405d50:	add	x0, x0, #0x1
  405d54:	str	x0, [sp, #72]
  405d58:	ldr	x0, [sp, #72]
  405d5c:	bl	4070ac <ferror@plt+0x57cc>
  405d60:	str	x0, [sp, #64]
  405d64:	ldr	x0, [sp, #88]
  405d68:	ldr	w1, [x0]
  405d6c:	ldr	x0, [sp, #88]
  405d70:	add	x2, x0, #0x8
  405d74:	ldr	x0, [sp, #88]
  405d78:	ldr	x3, [x0, #40]
  405d7c:	ldr	x0, [sp, #88]
  405d80:	ldr	x0, [x0, #48]
  405d84:	str	x0, [sp]
  405d88:	mov	x7, x3
  405d8c:	mov	x6, x2
  405d90:	ldr	w5, [sp, #80]
  405d94:	mov	w4, w1
  405d98:	ldr	x3, [sp, #48]
  405d9c:	ldr	x2, [sp, #56]
  405da0:	ldr	x1, [sp, #72]
  405da4:	ldr	x0, [sp, #64]
  405da8:	bl	40479c <ferror@plt+0x2ebc>
  405dac:	bl	4018a0 <__errno_location@plt>
  405db0:	mov	x1, x0
  405db4:	ldr	w0, [sp, #84]
  405db8:	str	w0, [x1]
  405dbc:	ldr	x0, [sp, #40]
  405dc0:	cmp	x0, #0x0
  405dc4:	b.eq	405dd8 <ferror@plt+0x44f8>  // b.none
  405dc8:	ldr	x0, [sp, #72]
  405dcc:	sub	x1, x0, #0x1
  405dd0:	ldr	x0, [sp, #40]
  405dd4:	str	x1, [x0]
  405dd8:	ldr	x0, [sp, #64]
  405ddc:	ldp	x29, x30, [sp, #16]
  405de0:	add	sp, sp, #0x60
  405de4:	ret
  405de8:	stp	x29, x30, [sp, #-32]!
  405dec:	mov	x29, sp
  405df0:	adrp	x0, 41b000 <ferror@plt+0x19720>
  405df4:	add	x0, x0, #0x218
  405df8:	ldr	x0, [x0]
  405dfc:	str	x0, [sp, #16]
  405e00:	mov	w0, #0x1                   	// #1
  405e04:	str	w0, [sp, #28]
  405e08:	b	405e30 <ferror@plt+0x4550>
  405e0c:	ldrsw	x0, [sp, #28]
  405e10:	lsl	x0, x0, #4
  405e14:	ldr	x1, [sp, #16]
  405e18:	add	x0, x1, x0
  405e1c:	ldr	x0, [x0, #8]
  405e20:	bl	4017b0 <free@plt>
  405e24:	ldr	w0, [sp, #28]
  405e28:	add	w0, w0, #0x1
  405e2c:	str	w0, [sp, #28]
  405e30:	adrp	x0, 41b000 <ferror@plt+0x19720>
  405e34:	add	x0, x0, #0x200
  405e38:	ldr	w0, [x0]
  405e3c:	ldr	w1, [sp, #28]
  405e40:	cmp	w1, w0
  405e44:	b.lt	405e0c <ferror@plt+0x452c>  // b.tstop
  405e48:	ldr	x0, [sp, #16]
  405e4c:	ldr	x1, [x0, #8]
  405e50:	adrp	x0, 41b000 <ferror@plt+0x19720>
  405e54:	add	x0, x0, #0x338
  405e58:	cmp	x1, x0
  405e5c:	b.eq	405e90 <ferror@plt+0x45b0>  // b.none
  405e60:	ldr	x0, [sp, #16]
  405e64:	ldr	x0, [x0, #8]
  405e68:	bl	4017b0 <free@plt>
  405e6c:	adrp	x0, 41b000 <ferror@plt+0x19720>
  405e70:	add	x0, x0, #0x208
  405e74:	mov	x1, #0x100                 	// #256
  405e78:	str	x1, [x0]
  405e7c:	adrp	x0, 41b000 <ferror@plt+0x19720>
  405e80:	add	x0, x0, #0x208
  405e84:	adrp	x1, 41b000 <ferror@plt+0x19720>
  405e88:	add	x1, x1, #0x338
  405e8c:	str	x1, [x0, #8]
  405e90:	ldr	x1, [sp, #16]
  405e94:	adrp	x0, 41b000 <ferror@plt+0x19720>
  405e98:	add	x0, x0, #0x208
  405e9c:	cmp	x1, x0
  405ea0:	b.eq	405ec0 <ferror@plt+0x45e0>  // b.none
  405ea4:	ldr	x0, [sp, #16]
  405ea8:	bl	4017b0 <free@plt>
  405eac:	adrp	x0, 41b000 <ferror@plt+0x19720>
  405eb0:	add	x0, x0, #0x218
  405eb4:	adrp	x1, 41b000 <ferror@plt+0x19720>
  405eb8:	add	x1, x1, #0x208
  405ebc:	str	x1, [x0]
  405ec0:	adrp	x0, 41b000 <ferror@plt+0x19720>
  405ec4:	add	x0, x0, #0x200
  405ec8:	mov	w1, #0x1                   	// #1
  405ecc:	str	w1, [x0]
  405ed0:	nop
  405ed4:	ldp	x29, x30, [sp], #32
  405ed8:	ret
  405edc:	sub	sp, sp, #0x80
  405ee0:	stp	x29, x30, [sp, #16]
  405ee4:	add	x29, sp, #0x10
  405ee8:	str	w0, [sp, #60]
  405eec:	str	x1, [sp, #48]
  405ef0:	str	x2, [sp, #40]
  405ef4:	str	x3, [sp, #32]
  405ef8:	bl	4018a0 <__errno_location@plt>
  405efc:	ldr	w0, [x0]
  405f00:	str	w0, [sp, #108]
  405f04:	adrp	x0, 41b000 <ferror@plt+0x19720>
  405f08:	add	x0, x0, #0x218
  405f0c:	ldr	x0, [x0]
  405f10:	str	x0, [sp, #120]
  405f14:	ldr	w0, [sp, #60]
  405f18:	cmp	w0, #0x0
  405f1c:	b.ge	405f24 <ferror@plt+0x4644>  // b.tcont
  405f20:	bl	401710 <abort@plt>
  405f24:	adrp	x0, 41b000 <ferror@plt+0x19720>
  405f28:	add	x0, x0, #0x200
  405f2c:	ldr	w0, [x0]
  405f30:	ldr	w1, [sp, #60]
  405f34:	cmp	w1, w0
  405f38:	b.lt	406030 <ferror@plt+0x4750>  // b.tstop
  405f3c:	ldr	x1, [sp, #120]
  405f40:	adrp	x0, 41b000 <ferror@plt+0x19720>
  405f44:	add	x0, x0, #0x208
  405f48:	cmp	x1, x0
  405f4c:	cset	w0, eq  // eq = none
  405f50:	strb	w0, [sp, #107]
  405f54:	mov	w0, #0x7ffffffe            	// #2147483646
  405f58:	str	w0, [sp, #100]
  405f5c:	ldr	w1, [sp, #100]
  405f60:	ldr	w0, [sp, #60]
  405f64:	cmp	w1, w0
  405f68:	b.ge	405f70 <ferror@plt+0x4690>  // b.tcont
  405f6c:	bl	4072a8 <ferror@plt+0x59c8>
  405f70:	ldrb	w0, [sp, #107]
  405f74:	cmp	w0, #0x0
  405f78:	b.eq	405f84 <ferror@plt+0x46a4>  // b.none
  405f7c:	mov	x0, #0x0                   	// #0
  405f80:	b	405f88 <ferror@plt+0x46a8>
  405f84:	ldr	x0, [sp, #120]
  405f88:	ldr	w1, [sp, #60]
  405f8c:	add	w1, w1, #0x1
  405f90:	sxtw	x1, w1
  405f94:	lsl	x1, x1, #4
  405f98:	bl	407108 <ferror@plt+0x5828>
  405f9c:	str	x0, [sp, #120]
  405fa0:	adrp	x0, 41b000 <ferror@plt+0x19720>
  405fa4:	add	x0, x0, #0x218
  405fa8:	ldr	x1, [sp, #120]
  405fac:	str	x1, [x0]
  405fb0:	ldrb	w0, [sp, #107]
  405fb4:	cmp	w0, #0x0
  405fb8:	b.eq	405fd0 <ferror@plt+0x46f0>  // b.none
  405fbc:	ldr	x2, [sp, #120]
  405fc0:	adrp	x0, 41b000 <ferror@plt+0x19720>
  405fc4:	add	x0, x0, #0x208
  405fc8:	ldp	x0, x1, [x0]
  405fcc:	stp	x0, x1, [x2]
  405fd0:	adrp	x0, 41b000 <ferror@plt+0x19720>
  405fd4:	add	x0, x0, #0x200
  405fd8:	ldr	w0, [x0]
  405fdc:	sxtw	x0, w0
  405fe0:	lsl	x0, x0, #4
  405fe4:	ldr	x1, [sp, #120]
  405fe8:	add	x3, x1, x0
  405fec:	ldr	w0, [sp, #60]
  405ff0:	add	w1, w0, #0x1
  405ff4:	adrp	x0, 41b000 <ferror@plt+0x19720>
  405ff8:	add	x0, x0, #0x200
  405ffc:	ldr	w0, [x0]
  406000:	sub	w0, w1, w0
  406004:	sxtw	x0, w0
  406008:	lsl	x0, x0, #4
  40600c:	mov	x2, x0
  406010:	mov	w1, #0x0                   	// #0
  406014:	mov	x0, x3
  406018:	bl	4016a0 <memset@plt>
  40601c:	ldr	w0, [sp, #60]
  406020:	add	w1, w0, #0x1
  406024:	adrp	x0, 41b000 <ferror@plt+0x19720>
  406028:	add	x0, x0, #0x200
  40602c:	str	w1, [x0]
  406030:	ldrsw	x0, [sp, #60]
  406034:	lsl	x0, x0, #4
  406038:	ldr	x1, [sp, #120]
  40603c:	add	x0, x1, x0
  406040:	ldr	x0, [x0]
  406044:	str	x0, [sp, #88]
  406048:	ldrsw	x0, [sp, #60]
  40604c:	lsl	x0, x0, #4
  406050:	ldr	x1, [sp, #120]
  406054:	add	x0, x1, x0
  406058:	ldr	x0, [x0, #8]
  40605c:	str	x0, [sp, #112]
  406060:	ldr	x0, [sp, #32]
  406064:	ldr	w0, [x0, #4]
  406068:	orr	w0, w0, #0x1
  40606c:	str	w0, [sp, #84]
  406070:	ldr	x0, [sp, #32]
  406074:	ldr	w1, [x0]
  406078:	ldr	x0, [sp, #32]
  40607c:	add	x2, x0, #0x8
  406080:	ldr	x0, [sp, #32]
  406084:	ldr	x3, [x0, #40]
  406088:	ldr	x0, [sp, #32]
  40608c:	ldr	x0, [x0, #48]
  406090:	str	x0, [sp]
  406094:	mov	x7, x3
  406098:	mov	x6, x2
  40609c:	ldr	w5, [sp, #84]
  4060a0:	mov	w4, w1
  4060a4:	ldr	x3, [sp, #40]
  4060a8:	ldr	x2, [sp, #48]
  4060ac:	ldr	x1, [sp, #88]
  4060b0:	ldr	x0, [sp, #112]
  4060b4:	bl	40479c <ferror@plt+0x2ebc>
  4060b8:	str	x0, [sp, #72]
  4060bc:	ldr	x1, [sp, #88]
  4060c0:	ldr	x0, [sp, #72]
  4060c4:	cmp	x1, x0
  4060c8:	b.hi	406178 <ferror@plt+0x4898>  // b.pmore
  4060cc:	ldr	x0, [sp, #72]
  4060d0:	add	x0, x0, #0x1
  4060d4:	str	x0, [sp, #88]
  4060d8:	ldrsw	x0, [sp, #60]
  4060dc:	lsl	x0, x0, #4
  4060e0:	ldr	x1, [sp, #120]
  4060e4:	add	x0, x1, x0
  4060e8:	ldr	x1, [sp, #88]
  4060ec:	str	x1, [x0]
  4060f0:	ldr	x1, [sp, #112]
  4060f4:	adrp	x0, 41b000 <ferror@plt+0x19720>
  4060f8:	add	x0, x0, #0x338
  4060fc:	cmp	x1, x0
  406100:	b.eq	40610c <ferror@plt+0x482c>  // b.none
  406104:	ldr	x0, [sp, #112]
  406108:	bl	4017b0 <free@plt>
  40610c:	ldr	x0, [sp, #88]
  406110:	bl	4070ac <ferror@plt+0x57cc>
  406114:	str	x0, [sp, #112]
  406118:	ldrsw	x0, [sp, #60]
  40611c:	lsl	x0, x0, #4
  406120:	ldr	x1, [sp, #120]
  406124:	add	x0, x1, x0
  406128:	ldr	x1, [sp, #112]
  40612c:	str	x1, [x0, #8]
  406130:	ldr	x0, [sp, #32]
  406134:	ldr	w1, [x0]
  406138:	ldr	x0, [sp, #32]
  40613c:	add	x2, x0, #0x8
  406140:	ldr	x0, [sp, #32]
  406144:	ldr	x3, [x0, #40]
  406148:	ldr	x0, [sp, #32]
  40614c:	ldr	x0, [x0, #48]
  406150:	str	x0, [sp]
  406154:	mov	x7, x3
  406158:	mov	x6, x2
  40615c:	ldr	w5, [sp, #84]
  406160:	mov	w4, w1
  406164:	ldr	x3, [sp, #40]
  406168:	ldr	x2, [sp, #48]
  40616c:	ldr	x1, [sp, #88]
  406170:	ldr	x0, [sp, #112]
  406174:	bl	40479c <ferror@plt+0x2ebc>
  406178:	bl	4018a0 <__errno_location@plt>
  40617c:	mov	x1, x0
  406180:	ldr	w0, [sp, #108]
  406184:	str	w0, [x1]
  406188:	ldr	x0, [sp, #112]
  40618c:	ldp	x29, x30, [sp, #16]
  406190:	add	sp, sp, #0x80
  406194:	ret
  406198:	stp	x29, x30, [sp, #-32]!
  40619c:	mov	x29, sp
  4061a0:	str	w0, [sp, #28]
  4061a4:	str	x1, [sp, #16]
  4061a8:	adrp	x0, 41b000 <ferror@plt+0x19720>
  4061ac:	add	x3, x0, #0x300
  4061b0:	mov	x2, #0xffffffffffffffff    	// #-1
  4061b4:	ldr	x1, [sp, #16]
  4061b8:	ldr	w0, [sp, #28]
  4061bc:	bl	405edc <ferror@plt+0x45fc>
  4061c0:	ldp	x29, x30, [sp], #32
  4061c4:	ret
  4061c8:	stp	x29, x30, [sp, #-48]!
  4061cc:	mov	x29, sp
  4061d0:	str	w0, [sp, #44]
  4061d4:	str	x1, [sp, #32]
  4061d8:	str	x2, [sp, #24]
  4061dc:	adrp	x0, 41b000 <ferror@plt+0x19720>
  4061e0:	add	x3, x0, #0x300
  4061e4:	ldr	x2, [sp, #24]
  4061e8:	ldr	x1, [sp, #32]
  4061ec:	ldr	w0, [sp, #44]
  4061f0:	bl	405edc <ferror@plt+0x45fc>
  4061f4:	ldp	x29, x30, [sp], #48
  4061f8:	ret
  4061fc:	stp	x29, x30, [sp, #-32]!
  406200:	mov	x29, sp
  406204:	str	x0, [sp, #24]
  406208:	ldr	x1, [sp, #24]
  40620c:	mov	w0, #0x0                   	// #0
  406210:	bl	406198 <ferror@plt+0x48b8>
  406214:	ldp	x29, x30, [sp], #32
  406218:	ret
  40621c:	stp	x29, x30, [sp, #-32]!
  406220:	mov	x29, sp
  406224:	str	x0, [sp, #24]
  406228:	str	x1, [sp, #16]
  40622c:	ldr	x2, [sp, #16]
  406230:	ldr	x1, [sp, #24]
  406234:	mov	w0, #0x0                   	// #0
  406238:	bl	4061c8 <ferror@plt+0x48e8>
  40623c:	ldp	x29, x30, [sp], #32
  406240:	ret
  406244:	stp	x29, x30, [sp, #-96]!
  406248:	mov	x29, sp
  40624c:	str	w0, [sp, #28]
  406250:	str	w1, [sp, #24]
  406254:	str	x2, [sp, #16]
  406258:	add	x0, sp, #0x28
  40625c:	mov	x8, x0
  406260:	ldr	w0, [sp, #24]
  406264:	bl	404654 <ferror@plt+0x2d74>
  406268:	add	x0, sp, #0x28
  40626c:	mov	x3, x0
  406270:	mov	x2, #0xffffffffffffffff    	// #-1
  406274:	ldr	x1, [sp, #16]
  406278:	ldr	w0, [sp, #28]
  40627c:	bl	405edc <ferror@plt+0x45fc>
  406280:	ldp	x29, x30, [sp], #96
  406284:	ret
  406288:	stp	x29, x30, [sp, #-112]!
  40628c:	mov	x29, sp
  406290:	str	w0, [sp, #44]
  406294:	str	w1, [sp, #40]
  406298:	str	x2, [sp, #32]
  40629c:	str	x3, [sp, #24]
  4062a0:	add	x0, sp, #0x38
  4062a4:	mov	x8, x0
  4062a8:	ldr	w0, [sp, #40]
  4062ac:	bl	404654 <ferror@plt+0x2d74>
  4062b0:	add	x0, sp, #0x38
  4062b4:	mov	x3, x0
  4062b8:	ldr	x2, [sp, #24]
  4062bc:	ldr	x1, [sp, #32]
  4062c0:	ldr	w0, [sp, #44]
  4062c4:	bl	405edc <ferror@plt+0x45fc>
  4062c8:	ldp	x29, x30, [sp], #112
  4062cc:	ret
  4062d0:	stp	x29, x30, [sp, #-32]!
  4062d4:	mov	x29, sp
  4062d8:	str	w0, [sp, #28]
  4062dc:	str	x1, [sp, #16]
  4062e0:	ldr	x2, [sp, #16]
  4062e4:	ldr	w1, [sp, #28]
  4062e8:	mov	w0, #0x0                   	// #0
  4062ec:	bl	406244 <ferror@plt+0x4964>
  4062f0:	ldp	x29, x30, [sp], #32
  4062f4:	ret
  4062f8:	stp	x29, x30, [sp, #-48]!
  4062fc:	mov	x29, sp
  406300:	str	w0, [sp, #44]
  406304:	str	x1, [sp, #32]
  406308:	str	x2, [sp, #24]
  40630c:	ldr	x3, [sp, #24]
  406310:	ldr	x2, [sp, #32]
  406314:	ldr	w1, [sp, #44]
  406318:	mov	w0, #0x0                   	// #0
  40631c:	bl	406288 <ferror@plt+0x49a8>
  406320:	ldp	x29, x30, [sp], #48
  406324:	ret
  406328:	stp	x29, x30, [sp, #-112]!
  40632c:	mov	x29, sp
  406330:	str	x0, [sp, #40]
  406334:	str	x1, [sp, #32]
  406338:	strb	w2, [sp, #31]
  40633c:	adrp	x0, 41b000 <ferror@plt+0x19720>
  406340:	add	x1, x0, #0x300
  406344:	add	x0, sp, #0x38
  406348:	ldp	x2, x3, [x1]
  40634c:	stp	x2, x3, [x0]
  406350:	ldp	x2, x3, [x1, #16]
  406354:	stp	x2, x3, [x0, #16]
  406358:	ldp	x2, x3, [x1, #32]
  40635c:	stp	x2, x3, [x0, #32]
  406360:	ldr	x1, [x1, #48]
  406364:	str	x1, [x0, #48]
  406368:	add	x0, sp, #0x38
  40636c:	mov	w2, #0x1                   	// #1
  406370:	ldrb	w1, [sp, #31]
  406374:	bl	4044e4 <ferror@plt+0x2c04>
  406378:	add	x0, sp, #0x38
  40637c:	mov	x3, x0
  406380:	ldr	x2, [sp, #32]
  406384:	ldr	x1, [sp, #40]
  406388:	mov	w0, #0x0                   	// #0
  40638c:	bl	405edc <ferror@plt+0x45fc>
  406390:	ldp	x29, x30, [sp], #112
  406394:	ret
  406398:	stp	x29, x30, [sp, #-32]!
  40639c:	mov	x29, sp
  4063a0:	str	x0, [sp, #24]
  4063a4:	strb	w1, [sp, #23]
  4063a8:	ldrb	w2, [sp, #23]
  4063ac:	mov	x1, #0xffffffffffffffff    	// #-1
  4063b0:	ldr	x0, [sp, #24]
  4063b4:	bl	406328 <ferror@plt+0x4a48>
  4063b8:	ldp	x29, x30, [sp], #32
  4063bc:	ret
  4063c0:	stp	x29, x30, [sp, #-32]!
  4063c4:	mov	x29, sp
  4063c8:	str	x0, [sp, #24]
  4063cc:	mov	w1, #0x3a                  	// #58
  4063d0:	ldr	x0, [sp, #24]
  4063d4:	bl	406398 <ferror@plt+0x4ab8>
  4063d8:	ldp	x29, x30, [sp], #32
  4063dc:	ret
  4063e0:	stp	x29, x30, [sp, #-32]!
  4063e4:	mov	x29, sp
  4063e8:	str	x0, [sp, #24]
  4063ec:	str	x1, [sp, #16]
  4063f0:	mov	w2, #0x3a                  	// #58
  4063f4:	ldr	x1, [sp, #16]
  4063f8:	ldr	x0, [sp, #24]
  4063fc:	bl	406328 <ferror@plt+0x4a48>
  406400:	ldp	x29, x30, [sp], #32
  406404:	ret
  406408:	stp	x29, x30, [sp, #-160]!
  40640c:	mov	x29, sp
  406410:	str	w0, [sp, #92]
  406414:	str	w1, [sp, #88]
  406418:	str	x2, [sp, #80]
  40641c:	add	x0, sp, #0x10
  406420:	mov	x8, x0
  406424:	ldr	w0, [sp, #88]
  406428:	bl	404654 <ferror@plt+0x2d74>
  40642c:	add	x0, sp, #0x68
  406430:	add	x1, sp, #0x10
  406434:	ldp	x2, x3, [x1]
  406438:	stp	x2, x3, [x0]
  40643c:	ldp	x2, x3, [x1, #16]
  406440:	stp	x2, x3, [x0, #16]
  406444:	ldp	x2, x3, [x1, #32]
  406448:	stp	x2, x3, [x0, #32]
  40644c:	ldr	x1, [x1, #48]
  406450:	str	x1, [x0, #48]
  406454:	add	x0, sp, #0x68
  406458:	mov	w2, #0x1                   	// #1
  40645c:	mov	w1, #0x3a                  	// #58
  406460:	bl	4044e4 <ferror@plt+0x2c04>
  406464:	add	x0, sp, #0x68
  406468:	mov	x3, x0
  40646c:	mov	x2, #0xffffffffffffffff    	// #-1
  406470:	ldr	x1, [sp, #80]
  406474:	ldr	w0, [sp, #92]
  406478:	bl	405edc <ferror@plt+0x45fc>
  40647c:	ldp	x29, x30, [sp], #160
  406480:	ret
  406484:	stp	x29, x30, [sp, #-48]!
  406488:	mov	x29, sp
  40648c:	str	w0, [sp, #44]
  406490:	str	x1, [sp, #32]
  406494:	str	x2, [sp, #24]
  406498:	str	x3, [sp, #16]
  40649c:	mov	x4, #0xffffffffffffffff    	// #-1
  4064a0:	ldr	x3, [sp, #16]
  4064a4:	ldr	x2, [sp, #24]
  4064a8:	ldr	x1, [sp, #32]
  4064ac:	ldr	w0, [sp, #44]
  4064b0:	bl	4064bc <ferror@plt+0x4bdc>
  4064b4:	ldp	x29, x30, [sp], #48
  4064b8:	ret
  4064bc:	stp	x29, x30, [sp, #-128]!
  4064c0:	mov	x29, sp
  4064c4:	str	w0, [sp, #60]
  4064c8:	str	x1, [sp, #48]
  4064cc:	str	x2, [sp, #40]
  4064d0:	str	x3, [sp, #32]
  4064d4:	str	x4, [sp, #24]
  4064d8:	adrp	x0, 41b000 <ferror@plt+0x19720>
  4064dc:	add	x1, x0, #0x300
  4064e0:	add	x0, sp, #0x48
  4064e4:	ldp	x2, x3, [x1]
  4064e8:	stp	x2, x3, [x0]
  4064ec:	ldp	x2, x3, [x1, #16]
  4064f0:	stp	x2, x3, [x0, #16]
  4064f4:	ldp	x2, x3, [x1, #32]
  4064f8:	stp	x2, x3, [x0, #32]
  4064fc:	ldr	x1, [x1, #48]
  406500:	str	x1, [x0, #48]
  406504:	add	x0, sp, #0x48
  406508:	ldr	x2, [sp, #40]
  40650c:	ldr	x1, [sp, #48]
  406510:	bl	4045dc <ferror@plt+0x2cfc>
  406514:	add	x0, sp, #0x48
  406518:	mov	x3, x0
  40651c:	ldr	x2, [sp, #24]
  406520:	ldr	x1, [sp, #32]
  406524:	ldr	w0, [sp, #60]
  406528:	bl	405edc <ferror@plt+0x45fc>
  40652c:	ldp	x29, x30, [sp], #128
  406530:	ret
  406534:	stp	x29, x30, [sp, #-48]!
  406538:	mov	x29, sp
  40653c:	str	x0, [sp, #40]
  406540:	str	x1, [sp, #32]
  406544:	str	x2, [sp, #24]
  406548:	ldr	x3, [sp, #24]
  40654c:	ldr	x2, [sp, #32]
  406550:	ldr	x1, [sp, #40]
  406554:	mov	w0, #0x0                   	// #0
  406558:	bl	406484 <ferror@plt+0x4ba4>
  40655c:	ldp	x29, x30, [sp], #48
  406560:	ret
  406564:	stp	x29, x30, [sp, #-48]!
  406568:	mov	x29, sp
  40656c:	str	x0, [sp, #40]
  406570:	str	x1, [sp, #32]
  406574:	str	x2, [sp, #24]
  406578:	str	x3, [sp, #16]
  40657c:	ldr	x4, [sp, #16]
  406580:	ldr	x3, [sp, #24]
  406584:	ldr	x2, [sp, #32]
  406588:	ldr	x1, [sp, #40]
  40658c:	mov	w0, #0x0                   	// #0
  406590:	bl	4064bc <ferror@plt+0x4bdc>
  406594:	ldp	x29, x30, [sp], #48
  406598:	ret
  40659c:	stp	x29, x30, [sp, #-48]!
  4065a0:	mov	x29, sp
  4065a4:	str	w0, [sp, #44]
  4065a8:	str	x1, [sp, #32]
  4065ac:	str	x2, [sp, #24]
  4065b0:	adrp	x0, 41b000 <ferror@plt+0x19720>
  4065b4:	add	x3, x0, #0x220
  4065b8:	ldr	x2, [sp, #24]
  4065bc:	ldr	x1, [sp, #32]
  4065c0:	ldr	w0, [sp, #44]
  4065c4:	bl	405edc <ferror@plt+0x45fc>
  4065c8:	ldp	x29, x30, [sp], #48
  4065cc:	ret
  4065d0:	stp	x29, x30, [sp, #-32]!
  4065d4:	mov	x29, sp
  4065d8:	str	x0, [sp, #24]
  4065dc:	str	x1, [sp, #16]
  4065e0:	ldr	x2, [sp, #16]
  4065e4:	ldr	x1, [sp, #24]
  4065e8:	mov	w0, #0x0                   	// #0
  4065ec:	bl	40659c <ferror@plt+0x4cbc>
  4065f0:	ldp	x29, x30, [sp], #32
  4065f4:	ret
  4065f8:	stp	x29, x30, [sp, #-32]!
  4065fc:	mov	x29, sp
  406600:	str	w0, [sp, #28]
  406604:	str	x1, [sp, #16]
  406608:	mov	x2, #0xffffffffffffffff    	// #-1
  40660c:	ldr	x1, [sp, #16]
  406610:	ldr	w0, [sp, #28]
  406614:	bl	40659c <ferror@plt+0x4cbc>
  406618:	ldp	x29, x30, [sp], #32
  40661c:	ret
  406620:	stp	x29, x30, [sp, #-32]!
  406624:	mov	x29, sp
  406628:	str	x0, [sp, #24]
  40662c:	ldr	x1, [sp, #24]
  406630:	mov	w0, #0x0                   	// #0
  406634:	bl	4065f8 <ferror@plt+0x4d18>
  406638:	ldp	x29, x30, [sp], #32
  40663c:	ret
  406640:	sub	sp, sp, #0x60
  406644:	stp	x29, x30, [sp, #32]
  406648:	add	x29, sp, #0x20
  40664c:	str	x0, [sp, #88]
  406650:	str	x1, [sp, #80]
  406654:	str	x2, [sp, #72]
  406658:	str	x3, [sp, #64]
  40665c:	str	x4, [sp, #56]
  406660:	str	x5, [sp, #48]
  406664:	ldr	x0, [sp, #80]
  406668:	cmp	x0, #0x0
  40666c:	b.eq	406690 <ferror@plt+0x4db0>  // b.none
  406670:	ldr	x4, [sp, #64]
  406674:	ldr	x3, [sp, #72]
  406678:	ldr	x2, [sp, #80]
  40667c:	adrp	x0, 409000 <ferror@plt+0x7720>
  406680:	add	x1, x0, #0xf0
  406684:	ldr	x0, [sp, #88]
  406688:	bl	4018c0 <fprintf@plt>
  40668c:	b	4066a8 <ferror@plt+0x4dc8>
  406690:	ldr	x3, [sp, #64]
  406694:	ldr	x2, [sp, #72]
  406698:	adrp	x0, 409000 <ferror@plt+0x7720>
  40669c:	add	x1, x0, #0x100
  4066a0:	ldr	x0, [sp, #88]
  4066a4:	bl	4018c0 <fprintf@plt>
  4066a8:	adrp	x0, 409000 <ferror@plt+0x7720>
  4066ac:	add	x0, x0, #0x108
  4066b0:	bl	4018b0 <gettext@plt>
  4066b4:	mov	w3, #0x7e3                 	// #2019
  4066b8:	mov	x2, x0
  4066bc:	adrp	x0, 409000 <ferror@plt+0x7720>
  4066c0:	add	x1, x0, #0x438
  4066c4:	ldr	x0, [sp, #88]
  4066c8:	bl	4018c0 <fprintf@plt>
  4066cc:	adrp	x0, 409000 <ferror@plt+0x7720>
  4066d0:	add	x0, x0, #0x110
  4066d4:	bl	4018b0 <gettext@plt>
  4066d8:	ldr	x1, [sp, #88]
  4066dc:	bl	401850 <fputs_unlocked@plt>
  4066e0:	ldr	x0, [sp, #48]
  4066e4:	cmp	x0, #0x9
  4066e8:	b.eq	406abc <ferror@plt+0x51dc>  // b.none
  4066ec:	ldr	x0, [sp, #48]
  4066f0:	cmp	x0, #0x9
  4066f4:	b.hi	406b54 <ferror@plt+0x5274>  // b.pmore
  4066f8:	ldr	x0, [sp, #48]
  4066fc:	cmp	x0, #0x8
  406700:	b.eq	406a38 <ferror@plt+0x5158>  // b.none
  406704:	ldr	x0, [sp, #48]
  406708:	cmp	x0, #0x8
  40670c:	b.hi	406b54 <ferror@plt+0x5274>  // b.pmore
  406710:	ldr	x0, [sp, #48]
  406714:	cmp	x0, #0x7
  406718:	b.eq	4069ac <ferror@plt+0x50cc>  // b.none
  40671c:	ldr	x0, [sp, #48]
  406720:	cmp	x0, #0x7
  406724:	b.hi	406b54 <ferror@plt+0x5274>  // b.pmore
  406728:	ldr	x0, [sp, #48]
  40672c:	cmp	x0, #0x6
  406730:	b.eq	406930 <ferror@plt+0x5050>  // b.none
  406734:	ldr	x0, [sp, #48]
  406738:	cmp	x0, #0x6
  40673c:	b.hi	406b54 <ferror@plt+0x5274>  // b.pmore
  406740:	ldr	x0, [sp, #48]
  406744:	cmp	x0, #0x5
  406748:	b.eq	4068c4 <ferror@plt+0x4fe4>  // b.none
  40674c:	ldr	x0, [sp, #48]
  406750:	cmp	x0, #0x5
  406754:	b.hi	406b54 <ferror@plt+0x5274>  // b.pmore
  406758:	ldr	x0, [sp, #48]
  40675c:	cmp	x0, #0x4
  406760:	b.eq	406868 <ferror@plt+0x4f88>  // b.none
  406764:	ldr	x0, [sp, #48]
  406768:	cmp	x0, #0x4
  40676c:	b.hi	406b54 <ferror@plt+0x5274>  // b.pmore
  406770:	ldr	x0, [sp, #48]
  406774:	cmp	x0, #0x3
  406778:	b.eq	40681c <ferror@plt+0x4f3c>  // b.none
  40677c:	ldr	x0, [sp, #48]
  406780:	cmp	x0, #0x3
  406784:	b.hi	406b54 <ferror@plt+0x5274>  // b.pmore
  406788:	ldr	x0, [sp, #48]
  40678c:	cmp	x0, #0x2
  406790:	b.eq	4067e0 <ferror@plt+0x4f00>  // b.none
  406794:	ldr	x0, [sp, #48]
  406798:	cmp	x0, #0x2
  40679c:	b.hi	406b54 <ferror@plt+0x5274>  // b.pmore
  4067a0:	ldr	x0, [sp, #48]
  4067a4:	cmp	x0, #0x0
  4067a8:	b.eq	406bec <ferror@plt+0x530c>  // b.none
  4067ac:	ldr	x0, [sp, #48]
  4067b0:	cmp	x0, #0x1
  4067b4:	b.ne	406b54 <ferror@plt+0x5274>  // b.any
  4067b8:	adrp	x0, 409000 <ferror@plt+0x7720>
  4067bc:	add	x0, x0, #0x1e0
  4067c0:	bl	4018b0 <gettext@plt>
  4067c4:	mov	x1, x0
  4067c8:	ldr	x0, [sp, #56]
  4067cc:	ldr	x0, [x0]
  4067d0:	mov	x2, x0
  4067d4:	ldr	x0, [sp, #88]
  4067d8:	bl	4018c0 <fprintf@plt>
  4067dc:	b	406bf0 <ferror@plt+0x5310>
  4067e0:	adrp	x0, 409000 <ferror@plt+0x7720>
  4067e4:	add	x0, x0, #0x1f0
  4067e8:	bl	4018b0 <gettext@plt>
  4067ec:	mov	x4, x0
  4067f0:	ldr	x0, [sp, #56]
  4067f4:	ldr	x1, [x0]
  4067f8:	ldr	x0, [sp, #56]
  4067fc:	add	x0, x0, #0x8
  406800:	ldr	x0, [x0]
  406804:	mov	x3, x0
  406808:	mov	x2, x1
  40680c:	mov	x1, x4
  406810:	ldr	x0, [sp, #88]
  406814:	bl	4018c0 <fprintf@plt>
  406818:	b	406bf0 <ferror@plt+0x5310>
  40681c:	adrp	x0, 409000 <ferror@plt+0x7720>
  406820:	add	x0, x0, #0x208
  406824:	bl	4018b0 <gettext@plt>
  406828:	mov	x5, x0
  40682c:	ldr	x0, [sp, #56]
  406830:	ldr	x1, [x0]
  406834:	ldr	x0, [sp, #56]
  406838:	add	x0, x0, #0x8
  40683c:	ldr	x2, [x0]
  406840:	ldr	x0, [sp, #56]
  406844:	add	x0, x0, #0x10
  406848:	ldr	x0, [x0]
  40684c:	mov	x4, x0
  406850:	mov	x3, x2
  406854:	mov	x2, x1
  406858:	mov	x1, x5
  40685c:	ldr	x0, [sp, #88]
  406860:	bl	4018c0 <fprintf@plt>
  406864:	b	406bf0 <ferror@plt+0x5310>
  406868:	adrp	x0, 409000 <ferror@plt+0x7720>
  40686c:	add	x0, x0, #0x228
  406870:	bl	4018b0 <gettext@plt>
  406874:	mov	x6, x0
  406878:	ldr	x0, [sp, #56]
  40687c:	ldr	x1, [x0]
  406880:	ldr	x0, [sp, #56]
  406884:	add	x0, x0, #0x8
  406888:	ldr	x2, [x0]
  40688c:	ldr	x0, [sp, #56]
  406890:	add	x0, x0, #0x10
  406894:	ldr	x3, [x0]
  406898:	ldr	x0, [sp, #56]
  40689c:	add	x0, x0, #0x18
  4068a0:	ldr	x0, [x0]
  4068a4:	mov	x5, x0
  4068a8:	mov	x4, x3
  4068ac:	mov	x3, x2
  4068b0:	mov	x2, x1
  4068b4:	mov	x1, x6
  4068b8:	ldr	x0, [sp, #88]
  4068bc:	bl	4018c0 <fprintf@plt>
  4068c0:	b	406bf0 <ferror@plt+0x5310>
  4068c4:	adrp	x0, 409000 <ferror@plt+0x7720>
  4068c8:	add	x0, x0, #0x248
  4068cc:	bl	4018b0 <gettext@plt>
  4068d0:	mov	x7, x0
  4068d4:	ldr	x0, [sp, #56]
  4068d8:	ldr	x1, [x0]
  4068dc:	ldr	x0, [sp, #56]
  4068e0:	add	x0, x0, #0x8
  4068e4:	ldr	x2, [x0]
  4068e8:	ldr	x0, [sp, #56]
  4068ec:	add	x0, x0, #0x10
  4068f0:	ldr	x3, [x0]
  4068f4:	ldr	x0, [sp, #56]
  4068f8:	add	x0, x0, #0x18
  4068fc:	ldr	x4, [x0]
  406900:	ldr	x0, [sp, #56]
  406904:	add	x0, x0, #0x20
  406908:	ldr	x0, [x0]
  40690c:	mov	x6, x0
  406910:	mov	x5, x4
  406914:	mov	x4, x3
  406918:	mov	x3, x2
  40691c:	mov	x2, x1
  406920:	mov	x1, x7
  406924:	ldr	x0, [sp, #88]
  406928:	bl	4018c0 <fprintf@plt>
  40692c:	b	406bf0 <ferror@plt+0x5310>
  406930:	adrp	x0, 409000 <ferror@plt+0x7720>
  406934:	add	x0, x0, #0x270
  406938:	bl	4018b0 <gettext@plt>
  40693c:	mov	x8, x0
  406940:	ldr	x0, [sp, #56]
  406944:	ldr	x1, [x0]
  406948:	ldr	x0, [sp, #56]
  40694c:	add	x0, x0, #0x8
  406950:	ldr	x2, [x0]
  406954:	ldr	x0, [sp, #56]
  406958:	add	x0, x0, #0x10
  40695c:	ldr	x3, [x0]
  406960:	ldr	x0, [sp, #56]
  406964:	add	x0, x0, #0x18
  406968:	ldr	x4, [x0]
  40696c:	ldr	x0, [sp, #56]
  406970:	add	x0, x0, #0x20
  406974:	ldr	x5, [x0]
  406978:	ldr	x0, [sp, #56]
  40697c:	add	x0, x0, #0x28
  406980:	ldr	x0, [x0]
  406984:	mov	x7, x0
  406988:	mov	x6, x5
  40698c:	mov	x5, x4
  406990:	mov	x4, x3
  406994:	mov	x3, x2
  406998:	mov	x2, x1
  40699c:	mov	x1, x8
  4069a0:	ldr	x0, [sp, #88]
  4069a4:	bl	4018c0 <fprintf@plt>
  4069a8:	b	406bf0 <ferror@plt+0x5310>
  4069ac:	adrp	x0, 409000 <ferror@plt+0x7720>
  4069b0:	add	x0, x0, #0x298
  4069b4:	bl	4018b0 <gettext@plt>
  4069b8:	mov	x8, x0
  4069bc:	ldr	x0, [sp, #56]
  4069c0:	ldr	x1, [x0]
  4069c4:	ldr	x0, [sp, #56]
  4069c8:	add	x0, x0, #0x8
  4069cc:	ldr	x2, [x0]
  4069d0:	ldr	x0, [sp, #56]
  4069d4:	add	x0, x0, #0x10
  4069d8:	ldr	x3, [x0]
  4069dc:	ldr	x0, [sp, #56]
  4069e0:	add	x0, x0, #0x18
  4069e4:	ldr	x4, [x0]
  4069e8:	ldr	x0, [sp, #56]
  4069ec:	add	x0, x0, #0x20
  4069f0:	ldr	x5, [x0]
  4069f4:	ldr	x0, [sp, #56]
  4069f8:	add	x0, x0, #0x28
  4069fc:	ldr	x6, [x0]
  406a00:	ldr	x0, [sp, #56]
  406a04:	add	x0, x0, #0x30
  406a08:	ldr	x0, [x0]
  406a0c:	str	x0, [sp]
  406a10:	mov	x7, x6
  406a14:	mov	x6, x5
  406a18:	mov	x5, x4
  406a1c:	mov	x4, x3
  406a20:	mov	x3, x2
  406a24:	mov	x2, x1
  406a28:	mov	x1, x8
  406a2c:	ldr	x0, [sp, #88]
  406a30:	bl	4018c0 <fprintf@plt>
  406a34:	b	406bf0 <ferror@plt+0x5310>
  406a38:	adrp	x0, 409000 <ferror@plt+0x7720>
  406a3c:	add	x0, x0, #0x2c8
  406a40:	bl	4018b0 <gettext@plt>
  406a44:	mov	x8, x0
  406a48:	ldr	x0, [sp, #56]
  406a4c:	ldr	x2, [x0]
  406a50:	ldr	x0, [sp, #56]
  406a54:	add	x0, x0, #0x8
  406a58:	ldr	x3, [x0]
  406a5c:	ldr	x0, [sp, #56]
  406a60:	add	x0, x0, #0x10
  406a64:	ldr	x4, [x0]
  406a68:	ldr	x0, [sp, #56]
  406a6c:	add	x0, x0, #0x18
  406a70:	ldr	x5, [x0]
  406a74:	ldr	x0, [sp, #56]
  406a78:	add	x0, x0, #0x20
  406a7c:	ldr	x6, [x0]
  406a80:	ldr	x0, [sp, #56]
  406a84:	add	x0, x0, #0x28
  406a88:	ldr	x7, [x0]
  406a8c:	ldr	x0, [sp, #56]
  406a90:	add	x0, x0, #0x30
  406a94:	ldr	x0, [x0]
  406a98:	ldr	x1, [sp, #56]
  406a9c:	add	x1, x1, #0x38
  406aa0:	ldr	x1, [x1]
  406aa4:	str	x1, [sp, #8]
  406aa8:	str	x0, [sp]
  406aac:	mov	x1, x8
  406ab0:	ldr	x0, [sp, #88]
  406ab4:	bl	4018c0 <fprintf@plt>
  406ab8:	b	406bf0 <ferror@plt+0x5310>
  406abc:	adrp	x0, 409000 <ferror@plt+0x7720>
  406ac0:	add	x0, x0, #0x2f8
  406ac4:	bl	4018b0 <gettext@plt>
  406ac8:	mov	x9, x0
  406acc:	ldr	x0, [sp, #56]
  406ad0:	ldr	x8, [x0]
  406ad4:	ldr	x0, [sp, #56]
  406ad8:	add	x0, x0, #0x8
  406adc:	ldr	x3, [x0]
  406ae0:	ldr	x0, [sp, #56]
  406ae4:	add	x0, x0, #0x10
  406ae8:	ldr	x4, [x0]
  406aec:	ldr	x0, [sp, #56]
  406af0:	add	x0, x0, #0x18
  406af4:	ldr	x5, [x0]
  406af8:	ldr	x0, [sp, #56]
  406afc:	add	x0, x0, #0x20
  406b00:	ldr	x6, [x0]
  406b04:	ldr	x0, [sp, #56]
  406b08:	add	x0, x0, #0x28
  406b0c:	ldr	x7, [x0]
  406b10:	ldr	x0, [sp, #56]
  406b14:	add	x0, x0, #0x30
  406b18:	ldr	x0, [x0]
  406b1c:	ldr	x1, [sp, #56]
  406b20:	add	x1, x1, #0x38
  406b24:	ldr	x1, [x1]
  406b28:	ldr	x2, [sp, #56]
  406b2c:	add	x2, x2, #0x40
  406b30:	ldr	x2, [x2]
  406b34:	str	x2, [sp, #16]
  406b38:	str	x1, [sp, #8]
  406b3c:	str	x0, [sp]
  406b40:	mov	x2, x8
  406b44:	mov	x1, x9
  406b48:	ldr	x0, [sp, #88]
  406b4c:	bl	4018c0 <fprintf@plt>
  406b50:	b	406bf0 <ferror@plt+0x5310>
  406b54:	adrp	x0, 409000 <ferror@plt+0x7720>
  406b58:	add	x0, x0, #0x330
  406b5c:	bl	4018b0 <gettext@plt>
  406b60:	mov	x9, x0
  406b64:	ldr	x0, [sp, #56]
  406b68:	ldr	x8, [x0]
  406b6c:	ldr	x0, [sp, #56]
  406b70:	add	x0, x0, #0x8
  406b74:	ldr	x3, [x0]
  406b78:	ldr	x0, [sp, #56]
  406b7c:	add	x0, x0, #0x10
  406b80:	ldr	x4, [x0]
  406b84:	ldr	x0, [sp, #56]
  406b88:	add	x0, x0, #0x18
  406b8c:	ldr	x5, [x0]
  406b90:	ldr	x0, [sp, #56]
  406b94:	add	x0, x0, #0x20
  406b98:	ldr	x6, [x0]
  406b9c:	ldr	x0, [sp, #56]
  406ba0:	add	x0, x0, #0x28
  406ba4:	ldr	x7, [x0]
  406ba8:	ldr	x0, [sp, #56]
  406bac:	add	x0, x0, #0x30
  406bb0:	ldr	x0, [x0]
  406bb4:	ldr	x1, [sp, #56]
  406bb8:	add	x1, x1, #0x38
  406bbc:	ldr	x1, [x1]
  406bc0:	ldr	x2, [sp, #56]
  406bc4:	add	x2, x2, #0x40
  406bc8:	ldr	x2, [x2]
  406bcc:	str	x2, [sp, #16]
  406bd0:	str	x1, [sp, #8]
  406bd4:	str	x0, [sp]
  406bd8:	mov	x2, x8
  406bdc:	mov	x1, x9
  406be0:	ldr	x0, [sp, #88]
  406be4:	bl	4018c0 <fprintf@plt>
  406be8:	b	406bf0 <ferror@plt+0x5310>
  406bec:	nop
  406bf0:	nop
  406bf4:	ldp	x29, x30, [sp, #32]
  406bf8:	add	sp, sp, #0x60
  406bfc:	ret
  406c00:	stp	x29, x30, [sp, #-80]!
  406c04:	mov	x29, sp
  406c08:	str	x0, [sp, #56]
  406c0c:	str	x1, [sp, #48]
  406c10:	str	x2, [sp, #40]
  406c14:	str	x3, [sp, #32]
  406c18:	str	x4, [sp, #24]
  406c1c:	str	xzr, [sp, #72]
  406c20:	b	406c30 <ferror@plt+0x5350>
  406c24:	ldr	x0, [sp, #72]
  406c28:	add	x0, x0, #0x1
  406c2c:	str	x0, [sp, #72]
  406c30:	ldr	x0, [sp, #72]
  406c34:	lsl	x0, x0, #3
  406c38:	ldr	x1, [sp, #24]
  406c3c:	add	x0, x1, x0
  406c40:	ldr	x0, [x0]
  406c44:	cmp	x0, #0x0
  406c48:	b.ne	406c24 <ferror@plt+0x5344>  // b.any
  406c4c:	ldr	x5, [sp, #72]
  406c50:	ldr	x4, [sp, #24]
  406c54:	ldr	x3, [sp, #32]
  406c58:	ldr	x2, [sp, #40]
  406c5c:	ldr	x1, [sp, #48]
  406c60:	ldr	x0, [sp, #56]
  406c64:	bl	406640 <ferror@plt+0x4d60>
  406c68:	nop
  406c6c:	ldp	x29, x30, [sp], #80
  406c70:	ret
  406c74:	stp	x29, x30, [sp, #-160]!
  406c78:	mov	x29, sp
  406c7c:	str	x19, [sp, #16]
  406c80:	str	x0, [sp, #56]
  406c84:	str	x1, [sp, #48]
  406c88:	str	x2, [sp, #40]
  406c8c:	str	x3, [sp, #32]
  406c90:	mov	x19, x4
  406c94:	str	xzr, [sp, #152]
  406c98:	b	406ca8 <ferror@plt+0x53c8>
  406c9c:	ldr	x0, [sp, #152]
  406ca0:	add	x0, x0, #0x1
  406ca4:	str	x0, [sp, #152]
  406ca8:	ldr	x0, [sp, #152]
  406cac:	cmp	x0, #0x9
  406cb0:	b.hi	406d30 <ferror@plt+0x5450>  // b.pmore
  406cb4:	ldr	w1, [x19, #24]
  406cb8:	ldr	x0, [x19]
  406cbc:	cmp	w1, #0x0
  406cc0:	b.lt	406cd4 <ferror@plt+0x53f4>  // b.tstop
  406cc4:	add	x1, x0, #0xf
  406cc8:	and	x1, x1, #0xfffffffffffffff8
  406ccc:	str	x1, [x19]
  406cd0:	b	406d04 <ferror@plt+0x5424>
  406cd4:	add	w2, w1, #0x8
  406cd8:	str	w2, [x19, #24]
  406cdc:	ldr	w2, [x19, #24]
  406ce0:	cmp	w2, #0x0
  406ce4:	b.le	406cf8 <ferror@plt+0x5418>
  406ce8:	add	x1, x0, #0xf
  406cec:	and	x1, x1, #0xfffffffffffffff8
  406cf0:	str	x1, [x19]
  406cf4:	b	406d04 <ferror@plt+0x5424>
  406cf8:	ldr	x2, [x19, #8]
  406cfc:	sxtw	x0, w1
  406d00:	add	x0, x2, x0
  406d04:	ldr	x2, [x0]
  406d08:	ldr	x0, [sp, #152]
  406d0c:	lsl	x0, x0, #3
  406d10:	add	x1, sp, #0x48
  406d14:	str	x2, [x1, x0]
  406d18:	ldr	x0, [sp, #152]
  406d1c:	lsl	x0, x0, #3
  406d20:	add	x1, sp, #0x48
  406d24:	ldr	x0, [x1, x0]
  406d28:	cmp	x0, #0x0
  406d2c:	b.ne	406c9c <ferror@plt+0x53bc>  // b.any
  406d30:	add	x0, sp, #0x48
  406d34:	ldr	x5, [sp, #152]
  406d38:	mov	x4, x0
  406d3c:	ldr	x3, [sp, #32]
  406d40:	ldr	x2, [sp, #40]
  406d44:	ldr	x1, [sp, #48]
  406d48:	ldr	x0, [sp, #56]
  406d4c:	bl	406640 <ferror@plt+0x4d60>
  406d50:	nop
  406d54:	ldr	x19, [sp, #16]
  406d58:	ldp	x29, x30, [sp], #160
  406d5c:	ret
  406d60:	stp	x29, x30, [sp, #-272]!
  406d64:	mov	x29, sp
  406d68:	str	x0, [sp, #72]
  406d6c:	str	x1, [sp, #64]
  406d70:	str	x2, [sp, #56]
  406d74:	str	x3, [sp, #48]
  406d78:	str	x4, [sp, #240]
  406d7c:	str	x5, [sp, #248]
  406d80:	str	x6, [sp, #256]
  406d84:	str	x7, [sp, #264]
  406d88:	str	q0, [sp, #112]
  406d8c:	str	q1, [sp, #128]
  406d90:	str	q2, [sp, #144]
  406d94:	str	q3, [sp, #160]
  406d98:	str	q4, [sp, #176]
  406d9c:	str	q5, [sp, #192]
  406da0:	str	q6, [sp, #208]
  406da4:	str	q7, [sp, #224]
  406da8:	add	x0, sp, #0x110
  406dac:	str	x0, [sp, #80]
  406db0:	add	x0, sp, #0x110
  406db4:	str	x0, [sp, #88]
  406db8:	add	x0, sp, #0xf0
  406dbc:	str	x0, [sp, #96]
  406dc0:	mov	w0, #0xffffffe0            	// #-32
  406dc4:	str	w0, [sp, #104]
  406dc8:	mov	w0, #0xffffff80            	// #-128
  406dcc:	str	w0, [sp, #108]
  406dd0:	add	x2, sp, #0x10
  406dd4:	add	x3, sp, #0x50
  406dd8:	ldp	x0, x1, [x3]
  406ddc:	stp	x0, x1, [x2]
  406de0:	ldp	x0, x1, [x3, #16]
  406de4:	stp	x0, x1, [x2, #16]
  406de8:	add	x0, sp, #0x10
  406dec:	mov	x4, x0
  406df0:	ldr	x3, [sp, #48]
  406df4:	ldr	x2, [sp, #56]
  406df8:	ldr	x1, [sp, #64]
  406dfc:	ldr	x0, [sp, #72]
  406e00:	bl	406c74 <ferror@plt+0x5394>
  406e04:	nop
  406e08:	ldp	x29, x30, [sp], #272
  406e0c:	ret
  406e10:	stp	x29, x30, [sp, #-16]!
  406e14:	mov	x29, sp
  406e18:	adrp	x0, 409000 <ferror@plt+0x7720>
  406e1c:	add	x0, x0, #0x370
  406e20:	bl	4018b0 <gettext@plt>
  406e24:	mov	x2, x0
  406e28:	adrp	x0, 409000 <ferror@plt+0x7720>
  406e2c:	add	x1, x0, #0x388
  406e30:	mov	x0, x2
  406e34:	bl	401880 <printf@plt>
  406e38:	adrp	x0, 409000 <ferror@plt+0x7720>
  406e3c:	add	x0, x0, #0x3a0
  406e40:	bl	4018b0 <gettext@plt>
  406e44:	mov	x3, x0
  406e48:	adrp	x0, 409000 <ferror@plt+0x7720>
  406e4c:	add	x2, x0, #0x3b8
  406e50:	adrp	x0, 409000 <ferror@plt+0x7720>
  406e54:	add	x1, x0, #0x3e0
  406e58:	mov	x0, x3
  406e5c:	bl	401880 <printf@plt>
  406e60:	adrp	x0, 409000 <ferror@plt+0x7720>
  406e64:	add	x0, x0, #0x3f0
  406e68:	bl	4018b0 <gettext@plt>
  406e6c:	mov	x2, x0
  406e70:	adrp	x0, 41b000 <ferror@plt+0x19720>
  406e74:	add	x0, x0, #0x278
  406e78:	ldr	x0, [x0]
  406e7c:	mov	x1, x0
  406e80:	mov	x0, x2
  406e84:	bl	401850 <fputs_unlocked@plt>
  406e88:	nop
  406e8c:	ldp	x29, x30, [sp], #16
  406e90:	ret
  406e94:	stp	x29, x30, [sp, #-32]!
  406e98:	mov	x29, sp
  406e9c:	str	x0, [sp, #24]
  406ea0:	str	x1, [sp, #16]
  406ea4:	mov	x0, #0x0                   	// #0
  406ea8:	ldr	x6, [sp, #24]
  406eac:	ldr	x1, [sp, #16]
  406eb0:	mul	x7, x6, x1
  406eb4:	umulh	x1, x6, x1
  406eb8:	mov	x2, x7
  406ebc:	mov	x3, x1
  406ec0:	mov	x4, x3
  406ec4:	mov	x5, #0x0                   	// #0
  406ec8:	cmp	x4, #0x0
  406ecc:	b.eq	406ed4 <ferror@plt+0x55f4>  // b.none
  406ed0:	mov	x0, #0x1                   	// #1
  406ed4:	cmp	x2, #0x0
  406ed8:	b.ge	406ee0 <ferror@plt+0x5600>  // b.tcont
  406edc:	mov	x0, #0x1                   	// #1
  406ee0:	and	w0, w0, #0x1
  406ee4:	and	w0, w0, #0xff
  406ee8:	cmp	w0, #0x0
  406eec:	b.eq	406ef4 <ferror@plt+0x5614>  // b.none
  406ef0:	bl	4072a8 <ferror@plt+0x59c8>
  406ef4:	ldr	x1, [sp, #24]
  406ef8:	ldr	x0, [sp, #16]
  406efc:	mul	x0, x1, x0
  406f00:	bl	4070c8 <ferror@plt+0x57e8>
  406f04:	ldp	x29, x30, [sp], #32
  406f08:	ret
  406f0c:	stp	x29, x30, [sp, #-48]!
  406f10:	mov	x29, sp
  406f14:	str	x0, [sp, #40]
  406f18:	str	x1, [sp, #32]
  406f1c:	str	x2, [sp, #24]
  406f20:	mov	x0, #0x0                   	// #0
  406f24:	ldr	x2, [sp, #32]
  406f28:	ldr	x1, [sp, #24]
  406f2c:	mul	x3, x2, x1
  406f30:	umulh	x1, x2, x1
  406f34:	mov	x4, x3
  406f38:	mov	x5, x1
  406f3c:	mov	x6, x5
  406f40:	mov	x7, #0x0                   	// #0
  406f44:	cmp	x6, #0x0
  406f48:	b.eq	406f50 <ferror@plt+0x5670>  // b.none
  406f4c:	mov	x0, #0x1                   	// #1
  406f50:	cmp	x4, #0x0
  406f54:	b.ge	406f5c <ferror@plt+0x567c>  // b.tcont
  406f58:	mov	x0, #0x1                   	// #1
  406f5c:	and	w0, w0, #0x1
  406f60:	and	w0, w0, #0xff
  406f64:	cmp	w0, #0x0
  406f68:	b.eq	406f70 <ferror@plt+0x5690>  // b.none
  406f6c:	bl	4072a8 <ferror@plt+0x59c8>
  406f70:	ldr	x1, [sp, #32]
  406f74:	ldr	x0, [sp, #24]
  406f78:	mul	x0, x1, x0
  406f7c:	mov	x1, x0
  406f80:	ldr	x0, [sp, #40]
  406f84:	bl	407108 <ferror@plt+0x5828>
  406f88:	ldp	x29, x30, [sp], #48
  406f8c:	ret
  406f90:	stp	x29, x30, [sp, #-64]!
  406f94:	mov	x29, sp
  406f98:	str	x0, [sp, #40]
  406f9c:	str	x1, [sp, #32]
  406fa0:	str	x2, [sp, #24]
  406fa4:	ldr	x0, [sp, #32]
  406fa8:	ldr	x0, [x0]
  406fac:	str	x0, [sp, #56]
  406fb0:	ldr	x0, [sp, #40]
  406fb4:	cmp	x0, #0x0
  406fb8:	b.ne	407048 <ferror@plt+0x5768>  // b.any
  406fbc:	ldr	x0, [sp, #56]
  406fc0:	cmp	x0, #0x0
  406fc4:	b.ne	406ff8 <ferror@plt+0x5718>  // b.any
  406fc8:	mov	x1, #0x80                  	// #128
  406fcc:	ldr	x0, [sp, #24]
  406fd0:	udiv	x0, x1, x0
  406fd4:	str	x0, [sp, #56]
  406fd8:	ldr	x0, [sp, #56]
  406fdc:	cmp	x0, #0x0
  406fe0:	cset	w0, eq  // eq = none
  406fe4:	and	w0, w0, #0xff
  406fe8:	and	x0, x0, #0xff
  406fec:	ldr	x1, [sp, #56]
  406ff0:	add	x0, x1, x0
  406ff4:	str	x0, [sp, #56]
  406ff8:	mov	x0, #0x0                   	// #0
  406ffc:	ldr	x2, [sp, #56]
  407000:	ldr	x1, [sp, #24]
  407004:	mul	x3, x2, x1
  407008:	umulh	x1, x2, x1
  40700c:	mov	x4, x3
  407010:	mov	x5, x1
  407014:	mov	x6, x5
  407018:	mov	x7, #0x0                   	// #0
  40701c:	cmp	x6, #0x0
  407020:	b.eq	407028 <ferror@plt+0x5748>  // b.none
  407024:	mov	x0, #0x1                   	// #1
  407028:	cmp	x4, #0x0
  40702c:	b.ge	407034 <ferror@plt+0x5754>  // b.tcont
  407030:	mov	x0, #0x1                   	// #1
  407034:	and	w0, w0, #0x1
  407038:	and	w0, w0, #0xff
  40703c:	cmp	w0, #0x0
  407040:	b.eq	407080 <ferror@plt+0x57a0>  // b.none
  407044:	bl	4072a8 <ferror@plt+0x59c8>
  407048:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  40704c:	movk	x1, #0x5554
  407050:	ldr	x0, [sp, #24]
  407054:	udiv	x0, x1, x0
  407058:	ldr	x1, [sp, #56]
  40705c:	cmp	x1, x0
  407060:	b.cc	407068 <ferror@plt+0x5788>  // b.lo, b.ul, b.last
  407064:	bl	4072a8 <ferror@plt+0x59c8>
  407068:	ldr	x0, [sp, #56]
  40706c:	lsr	x1, x0, #1
  407070:	ldr	x0, [sp, #56]
  407074:	add	x0, x1, x0
  407078:	add	x0, x0, #0x1
  40707c:	str	x0, [sp, #56]
  407080:	ldr	x0, [sp, #32]
  407084:	ldr	x1, [sp, #56]
  407088:	str	x1, [x0]
  40708c:	ldr	x1, [sp, #56]
  407090:	ldr	x0, [sp, #24]
  407094:	mul	x0, x1, x0
  407098:	mov	x1, x0
  40709c:	ldr	x0, [sp, #40]
  4070a0:	bl	407108 <ferror@plt+0x5828>
  4070a4:	ldp	x29, x30, [sp], #64
  4070a8:	ret
  4070ac:	stp	x29, x30, [sp, #-32]!
  4070b0:	mov	x29, sp
  4070b4:	str	x0, [sp, #24]
  4070b8:	ldr	x0, [sp, #24]
  4070bc:	bl	4070c8 <ferror@plt+0x57e8>
  4070c0:	ldp	x29, x30, [sp], #32
  4070c4:	ret
  4070c8:	stp	x29, x30, [sp, #-48]!
  4070cc:	mov	x29, sp
  4070d0:	str	x0, [sp, #24]
  4070d4:	ldr	x0, [sp, #24]
  4070d8:	bl	401650 <malloc@plt>
  4070dc:	str	x0, [sp, #40]
  4070e0:	ldr	x0, [sp, #40]
  4070e4:	cmp	x0, #0x0
  4070e8:	b.ne	4070fc <ferror@plt+0x581c>  // b.any
  4070ec:	ldr	x0, [sp, #24]
  4070f0:	cmp	x0, #0x0
  4070f4:	b.eq	4070fc <ferror@plt+0x581c>  // b.none
  4070f8:	bl	4072a8 <ferror@plt+0x59c8>
  4070fc:	ldr	x0, [sp, #40]
  407100:	ldp	x29, x30, [sp], #48
  407104:	ret
  407108:	stp	x29, x30, [sp, #-32]!
  40710c:	mov	x29, sp
  407110:	str	x0, [sp, #24]
  407114:	str	x1, [sp, #16]
  407118:	ldr	x0, [sp, #16]
  40711c:	cmp	x0, #0x0
  407120:	b.ne	407140 <ferror@plt+0x5860>  // b.any
  407124:	ldr	x0, [sp, #24]
  407128:	cmp	x0, #0x0
  40712c:	b.eq	407140 <ferror@plt+0x5860>  // b.none
  407130:	ldr	x0, [sp, #24]
  407134:	bl	4017b0 <free@plt>
  407138:	mov	x0, #0x0                   	// #0
  40713c:	b	407170 <ferror@plt+0x5890>
  407140:	ldr	x1, [sp, #16]
  407144:	ldr	x0, [sp, #24]
  407148:	bl	4016d0 <realloc@plt>
  40714c:	str	x0, [sp, #24]
  407150:	ldr	x0, [sp, #24]
  407154:	cmp	x0, #0x0
  407158:	b.ne	40716c <ferror@plt+0x588c>  // b.any
  40715c:	ldr	x0, [sp, #16]
  407160:	cmp	x0, #0x0
  407164:	b.eq	40716c <ferror@plt+0x588c>  // b.none
  407168:	bl	4072a8 <ferror@plt+0x59c8>
  40716c:	ldr	x0, [sp, #24]
  407170:	ldp	x29, x30, [sp], #32
  407174:	ret
  407178:	stp	x29, x30, [sp, #-32]!
  40717c:	mov	x29, sp
  407180:	str	x0, [sp, #24]
  407184:	str	x1, [sp, #16]
  407188:	mov	x2, #0x1                   	// #1
  40718c:	ldr	x1, [sp, #16]
  407190:	ldr	x0, [sp, #24]
  407194:	bl	406f90 <ferror@plt+0x56b0>
  407198:	ldp	x29, x30, [sp], #32
  40719c:	ret
  4071a0:	stp	x29, x30, [sp, #-32]!
  4071a4:	mov	x29, sp
  4071a8:	str	x0, [sp, #24]
  4071ac:	ldr	x0, [sp, #24]
  4071b0:	bl	4070c8 <ferror@plt+0x57e8>
  4071b4:	ldr	x2, [sp, #24]
  4071b8:	mov	w1, #0x0                   	// #0
  4071bc:	bl	4016a0 <memset@plt>
  4071c0:	ldp	x29, x30, [sp], #32
  4071c4:	ret
  4071c8:	stp	x29, x30, [sp, #-48]!
  4071cc:	mov	x29, sp
  4071d0:	str	x0, [sp, #24]
  4071d4:	str	x1, [sp, #16]
  4071d8:	mov	x0, #0x0                   	// #0
  4071dc:	ldr	x6, [sp, #24]
  4071e0:	ldr	x1, [sp, #16]
  4071e4:	mul	x7, x6, x1
  4071e8:	umulh	x1, x6, x1
  4071ec:	mov	x2, x7
  4071f0:	mov	x3, x1
  4071f4:	mov	x4, x3
  4071f8:	mov	x5, #0x0                   	// #0
  4071fc:	cmp	x4, #0x0
  407200:	b.eq	407208 <ferror@plt+0x5928>  // b.none
  407204:	mov	x0, #0x1                   	// #1
  407208:	cmp	x2, #0x0
  40720c:	b.ge	407214 <ferror@plt+0x5934>  // b.tcont
  407210:	mov	x0, #0x1                   	// #1
  407214:	and	w0, w0, #0x1
  407218:	and	w0, w0, #0xff
  40721c:	cmp	w0, #0x0
  407220:	b.ne	407240 <ferror@plt+0x5960>  // b.any
  407224:	ldr	x1, [sp, #16]
  407228:	ldr	x0, [sp, #24]
  40722c:	bl	4016c0 <calloc@plt>
  407230:	str	x0, [sp, #40]
  407234:	ldr	x0, [sp, #40]
  407238:	cmp	x0, #0x0
  40723c:	b.ne	407244 <ferror@plt+0x5964>  // b.any
  407240:	bl	4072a8 <ferror@plt+0x59c8>
  407244:	ldr	x0, [sp, #40]
  407248:	ldp	x29, x30, [sp], #48
  40724c:	ret
  407250:	stp	x29, x30, [sp, #-32]!
  407254:	mov	x29, sp
  407258:	str	x0, [sp, #24]
  40725c:	str	x1, [sp, #16]
  407260:	ldr	x0, [sp, #16]
  407264:	bl	4070c8 <ferror@plt+0x57e8>
  407268:	ldr	x2, [sp, #16]
  40726c:	ldr	x1, [sp, #24]
  407270:	bl	401550 <memcpy@plt>
  407274:	ldp	x29, x30, [sp], #32
  407278:	ret
  40727c:	stp	x29, x30, [sp, #-32]!
  407280:	mov	x29, sp
  407284:	str	x0, [sp, #24]
  407288:	ldr	x0, [sp, #24]
  40728c:	bl	401590 <strlen@plt>
  407290:	add	x0, x0, #0x1
  407294:	mov	x1, x0
  407298:	ldr	x0, [sp, #24]
  40729c:	bl	407250 <ferror@plt+0x5970>
  4072a0:	ldp	x29, x30, [sp], #32
  4072a4:	ret
  4072a8:	stp	x29, x30, [sp, #-32]!
  4072ac:	mov	x29, sp
  4072b0:	str	x19, [sp, #16]
  4072b4:	adrp	x0, 41b000 <ferror@plt+0x19720>
  4072b8:	add	x0, x0, #0x1f8
  4072bc:	ldr	w19, [x0]
  4072c0:	adrp	x0, 409000 <ferror@plt+0x7720>
  4072c4:	add	x0, x0, #0x468
  4072c8:	bl	4018b0 <gettext@plt>
  4072cc:	mov	x3, x0
  4072d0:	adrp	x0, 409000 <ferror@plt+0x7720>
  4072d4:	add	x2, x0, #0x480
  4072d8:	mov	w1, #0x0                   	// #0
  4072dc:	mov	w0, w19
  4072e0:	bl	4015b0 <error@plt>
  4072e4:	bl	401710 <abort@plt>
  4072e8:	stp	x29, x30, [sp, #-48]!
  4072ec:	mov	x29, sp
  4072f0:	str	x0, [sp, #24]
  4072f4:	str	x1, [sp, #16]
  4072f8:	ldr	x1, [sp, #16]
  4072fc:	ldr	x0, [sp, #24]
  407300:	bl	4017e0 <strndup@plt>
  407304:	str	x0, [sp, #40]
  407308:	ldr	x0, [sp, #40]
  40730c:	cmp	x0, #0x0
  407310:	b.ne	407318 <ferror@plt+0x5a38>  // b.any
  407314:	bl	4072a8 <ferror@plt+0x59c8>
  407318:	ldr	x0, [sp, #40]
  40731c:	ldp	x29, x30, [sp], #48
  407320:	ret
  407324:	stp	x29, x30, [sp, #-48]!
  407328:	mov	x29, sp
  40732c:	str	x0, [sp, #24]
  407330:	str	wzr, [sp, #44]
  407334:	str	wzr, [sp, #40]
  407338:	ldr	x0, [sp, #24]
  40733c:	bl	401610 <fileno@plt>
  407340:	str	w0, [sp, #36]
  407344:	ldr	w0, [sp, #36]
  407348:	cmp	w0, #0x0
  40734c:	b.ge	40735c <ferror@plt+0x5a7c>  // b.tcont
  407350:	ldr	x0, [sp, #24]
  407354:	bl	401620 <fclose@plt>
  407358:	b	4073d8 <ferror@plt+0x5af8>
  40735c:	ldr	x0, [sp, #24]
  407360:	bl	401860 <__freading@plt>
  407364:	cmp	w0, #0x0
  407368:	b.eq	407388 <ferror@plt+0x5aa8>  // b.none
  40736c:	ldr	x0, [sp, #24]
  407370:	bl	401610 <fileno@plt>
  407374:	mov	w2, #0x1                   	// #1
  407378:	mov	x1, #0x0                   	// #0
  40737c:	bl	4015f0 <lseek@plt>
  407380:	cmn	x0, #0x1
  407384:	b.eq	4073a4 <ferror@plt+0x5ac4>  // b.none
  407388:	ldr	x0, [sp, #24]
  40738c:	bl	40741c <ferror@plt+0x5b3c>
  407390:	cmp	w0, #0x0
  407394:	b.eq	4073a4 <ferror@plt+0x5ac4>  // b.none
  407398:	bl	4018a0 <__errno_location@plt>
  40739c:	ldr	w0, [x0]
  4073a0:	str	w0, [sp, #44]
  4073a4:	ldr	x0, [sp, #24]
  4073a8:	bl	401620 <fclose@plt>
  4073ac:	str	w0, [sp, #40]
  4073b0:	ldr	w0, [sp, #44]
  4073b4:	cmp	w0, #0x0
  4073b8:	b.eq	4073d4 <ferror@plt+0x5af4>  // b.none
  4073bc:	bl	4018a0 <__errno_location@plt>
  4073c0:	mov	x1, x0
  4073c4:	ldr	w0, [sp, #44]
  4073c8:	str	w0, [x1]
  4073cc:	mov	w0, #0xffffffff            	// #-1
  4073d0:	str	w0, [sp, #40]
  4073d4:	ldr	w0, [sp, #40]
  4073d8:	ldp	x29, x30, [sp], #48
  4073dc:	ret
  4073e0:	stp	x29, x30, [sp, #-32]!
  4073e4:	mov	x29, sp
  4073e8:	str	x0, [sp, #24]
  4073ec:	ldr	x0, [sp, #24]
  4073f0:	ldr	w0, [x0]
  4073f4:	and	w0, w0, #0x100
  4073f8:	cmp	w0, #0x0
  4073fc:	b.eq	407410 <ferror@plt+0x5b30>  // b.none
  407400:	mov	w2, #0x1                   	// #1
  407404:	mov	x1, #0x0                   	// #0
  407408:	ldr	x0, [sp, #24]
  40740c:	bl	4074dc <ferror@plt+0x5bfc>
  407410:	nop
  407414:	ldp	x29, x30, [sp], #32
  407418:	ret
  40741c:	stp	x29, x30, [sp, #-32]!
  407420:	mov	x29, sp
  407424:	str	x0, [sp, #24]
  407428:	ldr	x0, [sp, #24]
  40742c:	cmp	x0, #0x0
  407430:	b.eq	407444 <ferror@plt+0x5b64>  // b.none
  407434:	ldr	x0, [sp, #24]
  407438:	bl	401860 <__freading@plt>
  40743c:	cmp	w0, #0x0
  407440:	b.ne	407450 <ferror@plt+0x5b70>  // b.any
  407444:	ldr	x0, [sp, #24]
  407448:	bl	401820 <fflush@plt>
  40744c:	b	407460 <ferror@plt+0x5b80>
  407450:	ldr	x0, [sp, #24]
  407454:	bl	4073e0 <ferror@plt+0x5b00>
  407458:	ldr	x0, [sp, #24]
  40745c:	bl	401820 <fflush@plt>
  407460:	ldp	x29, x30, [sp], #32
  407464:	ret
  407468:	sub	sp, sp, #0x20
  40746c:	str	x0, [sp, #8]
  407470:	str	x1, [sp]
  407474:	ldr	x0, [sp, #8]
  407478:	ldr	x1, [x0, #40]
  40747c:	ldr	x0, [sp, #8]
  407480:	ldr	x0, [x0, #32]
  407484:	cmp	x1, x0
  407488:	b.ls	407494 <ferror@plt+0x5bb4>  // b.plast
  40748c:	mov	x0, #0x0                   	// #0
  407490:	b	4074d4 <ferror@plt+0x5bf4>
  407494:	ldr	x0, [sp, #8]
  407498:	ldr	x1, [x0, #16]
  40749c:	ldr	x0, [sp, #8]
  4074a0:	ldr	x0, [x0, #8]
  4074a4:	sub	x0, x1, x0
  4074a8:	str	x0, [sp, #24]
  4074ac:	ldr	x0, [sp, #24]
  4074b0:	cmp	x0, #0x0
  4074b4:	b.ne	4074c0 <ferror@plt+0x5be0>  // b.any
  4074b8:	mov	x0, #0x0                   	// #0
  4074bc:	b	4074d4 <ferror@plt+0x5bf4>
  4074c0:	ldr	x0, [sp]
  4074c4:	ldr	x1, [sp, #24]
  4074c8:	str	x1, [x0]
  4074cc:	ldr	x0, [sp, #8]
  4074d0:	ldr	x0, [x0, #8]
  4074d4:	add	sp, sp, #0x20
  4074d8:	ret
  4074dc:	stp	x29, x30, [sp, #-64]!
  4074e0:	mov	x29, sp
  4074e4:	str	x0, [sp, #40]
  4074e8:	str	x1, [sp, #32]
  4074ec:	str	w2, [sp, #28]
  4074f0:	ldr	x0, [sp, #40]
  4074f4:	ldr	x1, [x0, #16]
  4074f8:	ldr	x0, [sp, #40]
  4074fc:	ldr	x0, [x0, #8]
  407500:	cmp	x1, x0
  407504:	b.ne	407584 <ferror@plt+0x5ca4>  // b.any
  407508:	ldr	x0, [sp, #40]
  40750c:	ldr	x1, [x0, #40]
  407510:	ldr	x0, [sp, #40]
  407514:	ldr	x0, [x0, #32]
  407518:	cmp	x1, x0
  40751c:	b.ne	407584 <ferror@plt+0x5ca4>  // b.any
  407520:	ldr	x0, [sp, #40]
  407524:	ldr	x0, [x0, #72]
  407528:	cmp	x0, #0x0
  40752c:	b.ne	407584 <ferror@plt+0x5ca4>  // b.any
  407530:	ldr	x0, [sp, #40]
  407534:	bl	401610 <fileno@plt>
  407538:	ldr	w2, [sp, #28]
  40753c:	ldr	x1, [sp, #32]
  407540:	bl	4015f0 <lseek@plt>
  407544:	str	x0, [sp, #56]
  407548:	ldr	x0, [sp, #56]
  40754c:	cmn	x0, #0x1
  407550:	b.ne	40755c <ferror@plt+0x5c7c>  // b.any
  407554:	mov	w0, #0xffffffff            	// #-1
  407558:	b	407594 <ferror@plt+0x5cb4>
  40755c:	ldr	x0, [sp, #40]
  407560:	ldr	w0, [x0]
  407564:	and	w1, w0, #0xffffffef
  407568:	ldr	x0, [sp, #40]
  40756c:	str	w1, [x0]
  407570:	ldr	x0, [sp, #40]
  407574:	ldr	x1, [sp, #56]
  407578:	str	x1, [x0, #144]
  40757c:	mov	w0, #0x0                   	// #0
  407580:	b	407594 <ferror@plt+0x5cb4>
  407584:	ldr	w2, [sp, #28]
  407588:	ldr	x1, [sp, #32]
  40758c:	ldr	x0, [sp, #40]
  407590:	bl	401790 <fseeko@plt>
  407594:	ldp	x29, x30, [sp], #64
  407598:	ret
  40759c:	stp	x29, x30, [sp, #-64]!
  4075a0:	mov	x29, sp
  4075a4:	str	x0, [sp, #40]
  4075a8:	str	x1, [sp, #32]
  4075ac:	str	x2, [sp, #24]
  4075b0:	str	x3, [sp, #16]
  4075b4:	ldr	x0, [sp, #40]
  4075b8:	cmp	x0, #0x0
  4075bc:	b.ne	4075c8 <ferror@plt+0x5ce8>  // b.any
  4075c0:	add	x0, sp, #0x30
  4075c4:	str	x0, [sp, #40]
  4075c8:	ldr	x3, [sp, #16]
  4075cc:	ldr	x2, [sp, #24]
  4075d0:	ldr	x1, [sp, #32]
  4075d4:	ldr	x0, [sp, #40]
  4075d8:	bl	401540 <mbrtowc@plt>
  4075dc:	str	x0, [sp, #56]
  4075e0:	ldr	x0, [sp, #56]
  4075e4:	cmn	x0, #0x3
  4075e8:	b.ls	407634 <ferror@plt+0x5d54>  // b.plast
  4075ec:	ldr	x0, [sp, #24]
  4075f0:	cmp	x0, #0x0
  4075f4:	b.eq	407634 <ferror@plt+0x5d54>  // b.none
  4075f8:	mov	w0, #0x0                   	// #0
  4075fc:	bl	40799c <ferror@plt+0x60bc>
  407600:	and	w0, w0, #0xff
  407604:	eor	w0, w0, #0x1
  407608:	and	w0, w0, #0xff
  40760c:	cmp	w0, #0x0
  407610:	b.eq	407634 <ferror@plt+0x5d54>  // b.none
  407614:	ldr	x0, [sp, #32]
  407618:	ldrb	w0, [x0]
  40761c:	strb	w0, [sp, #55]
  407620:	ldrb	w1, [sp, #55]
  407624:	ldr	x0, [sp, #40]
  407628:	str	w1, [x0]
  40762c:	mov	x0, #0x1                   	// #1
  407630:	b	407638 <ferror@plt+0x5d58>
  407634:	ldr	x0, [sp, #56]
  407638:	ldp	x29, x30, [sp], #64
  40763c:	ret
  407640:	stp	x29, x30, [sp, #-64]!
  407644:	mov	x29, sp
  407648:	stp	x19, x20, [sp, #16]
  40764c:	str	x0, [sp, #40]
  407650:	str	x1, [sp, #32]
  407654:	ldr	x20, [sp, #40]
  407658:	ldr	x19, [sp, #32]
  40765c:	cmp	x20, x19
  407660:	b.ne	40766c <ferror@plt+0x5d8c>  // b.any
  407664:	mov	w0, #0x0                   	// #0
  407668:	b	4076bc <ferror@plt+0x5ddc>
  40766c:	ldrb	w0, [x20]
  407670:	bl	407e20 <ferror@plt+0x6540>
  407674:	strb	w0, [sp, #63]
  407678:	ldrb	w0, [x19]
  40767c:	bl	407e20 <ferror@plt+0x6540>
  407680:	strb	w0, [sp, #62]
  407684:	ldrb	w0, [sp, #63]
  407688:	cmp	w0, #0x0
  40768c:	b.eq	4076ac <ferror@plt+0x5dcc>  // b.none
  407690:	add	x20, x20, #0x1
  407694:	add	x19, x19, #0x1
  407698:	ldrb	w1, [sp, #63]
  40769c:	ldrb	w0, [sp, #62]
  4076a0:	cmp	w1, w0
  4076a4:	b.eq	40766c <ferror@plt+0x5d8c>  // b.none
  4076a8:	b	4076b0 <ferror@plt+0x5dd0>
  4076ac:	nop
  4076b0:	ldrb	w1, [sp, #63]
  4076b4:	ldrb	w0, [sp, #62]
  4076b8:	sub	w0, w1, w0
  4076bc:	ldp	x19, x20, [sp, #16]
  4076c0:	ldp	x29, x30, [sp], #64
  4076c4:	ret
  4076c8:	stp	x29, x30, [sp, #-48]!
  4076cc:	mov	x29, sp
  4076d0:	str	x0, [sp, #24]
  4076d4:	ldr	x0, [sp, #24]
  4076d8:	bl	401600 <__fpending@plt>
  4076dc:	cmp	x0, #0x0
  4076e0:	cset	w0, ne  // ne = any
  4076e4:	strb	w0, [sp, #47]
  4076e8:	ldr	x0, [sp, #24]
  4076ec:	bl	4015c0 <ferror_unlocked@plt>
  4076f0:	cmp	w0, #0x0
  4076f4:	cset	w0, ne  // ne = any
  4076f8:	strb	w0, [sp, #46]
  4076fc:	ldr	x0, [sp, #24]
  407700:	bl	407324 <ferror@plt+0x5a44>
  407704:	cmp	w0, #0x0
  407708:	cset	w0, ne  // ne = any
  40770c:	strb	w0, [sp, #45]
  407710:	ldrb	w0, [sp, #46]
  407714:	cmp	w0, #0x0
  407718:	b.ne	407744 <ferror@plt+0x5e64>  // b.any
  40771c:	ldrb	w0, [sp, #45]
  407720:	cmp	w0, #0x0
  407724:	b.eq	407768 <ferror@plt+0x5e88>  // b.none
  407728:	ldrb	w0, [sp, #47]
  40772c:	cmp	w0, #0x0
  407730:	b.ne	407744 <ferror@plt+0x5e64>  // b.any
  407734:	bl	4018a0 <__errno_location@plt>
  407738:	ldr	w0, [x0]
  40773c:	cmp	w0, #0x9
  407740:	b.eq	407768 <ferror@plt+0x5e88>  // b.none
  407744:	ldrb	w0, [sp, #45]
  407748:	eor	w0, w0, #0x1
  40774c:	and	w0, w0, #0xff
  407750:	cmp	w0, #0x0
  407754:	b.eq	407760 <ferror@plt+0x5e80>  // b.none
  407758:	bl	4018a0 <__errno_location@plt>
  40775c:	str	wzr, [x0]
  407760:	mov	w0, #0xffffffff            	// #-1
  407764:	b	40776c <ferror@plt+0x5e8c>
  407768:	mov	w0, #0x0                   	// #0
  40776c:	ldp	x29, x30, [sp], #48
  407770:	ret
  407774:	sub	sp, sp, #0x10
  407778:	str	x0, [sp, #8]
  40777c:	str	x1, [sp]
  407780:	ldr	x0, [sp, #8]
  407784:	ldr	x1, [x0, #8]
  407788:	ldr	x0, [sp]
  40778c:	add	x1, x1, x0
  407790:	ldr	x0, [sp, #8]
  407794:	str	x1, [x0, #8]
  407798:	nop
  40779c:	add	sp, sp, #0x10
  4077a0:	ret
  4077a4:	mov	x12, #0x1050                	// #4176
  4077a8:	sub	sp, sp, x12
  4077ac:	stp	x29, x30, [sp]
  4077b0:	mov	x29, sp
  4077b4:	str	x0, [sp, #24]
  4077b8:	str	x1, [sp, #16]
  4077bc:	ldr	x0, [sp, #16]
  4077c0:	cmp	x0, #0x0
  4077c4:	b.ne	4077d0 <ferror@plt+0x5ef0>  // b.any
  4077c8:	mov	w0, #0x0                   	// #0
  4077cc:	b	40798c <ferror@plt+0x60ac>
  4077d0:	ldr	x0, [sp, #24]
  4077d4:	bl	407a60 <ferror@plt+0x6180>
  4077d8:	str	x0, [sp, #4168]
  4077dc:	b	4078a8 <ferror@plt+0x5fc8>
  4077e0:	add	x0, sp, #0x1, lsl #12
  4077e4:	add	x0, x0, #0x28
  4077e8:	mov	x1, x0
  4077ec:	ldr	x0, [sp, #24]
  4077f0:	bl	407468 <ferror@plt+0x5b88>
  4077f4:	cmp	x0, #0x0
  4077f8:	b.eq	40786c <ferror@plt+0x5f8c>  // b.none
  4077fc:	ldr	x0, [sp, #4136]
  407800:	cmp	x0, #0x0
  407804:	b.eq	40786c <ferror@plt+0x5f8c>  // b.none
  407808:	ldr	x0, [sp, #4136]
  40780c:	ldr	x2, [sp, #16]
  407810:	ldr	x1, [sp, #16]
  407814:	cmp	x2, x0
  407818:	csel	x0, x1, x0, ls  // ls = plast
  40781c:	str	x0, [sp, #4160]
  407820:	ldr	x1, [sp, #4160]
  407824:	ldr	x0, [sp, #24]
  407828:	bl	407774 <ferror@plt+0x5e94>
  40782c:	ldr	x1, [sp, #16]
  407830:	ldr	x0, [sp, #4160]
  407834:	sub	x0, x1, x0
  407838:	str	x0, [sp, #16]
  40783c:	ldr	x0, [sp, #16]
  407840:	cmp	x0, #0x0
  407844:	b.ne	407850 <ferror@plt+0x5f70>  // b.any
  407848:	mov	w0, #0x0                   	// #0
  40784c:	b	40798c <ferror@plt+0x60ac>
  407850:	ldr	x1, [sp, #4168]
  407854:	ldr	x0, [sp, #4160]
  407858:	sub	x0, x1, x0
  40785c:	str	x0, [sp, #4168]
  407860:	ldr	x0, [sp, #4168]
  407864:	cmp	x0, #0x0
  407868:	b.eq	4078b8 <ferror@plt+0x5fd8>  // b.none
  40786c:	ldr	x0, [sp, #24]
  407870:	bl	401690 <fgetc@plt>
  407874:	cmn	w0, #0x1
  407878:	b.eq	407964 <ferror@plt+0x6084>  // b.none
  40787c:	ldr	x0, [sp, #16]
  407880:	sub	x0, x0, #0x1
  407884:	str	x0, [sp, #16]
  407888:	ldr	x0, [sp, #16]
  40788c:	cmp	x0, #0x0
  407890:	b.ne	40789c <ferror@plt+0x5fbc>  // b.any
  407894:	mov	w0, #0x0                   	// #0
  407898:	b	40798c <ferror@plt+0x60ac>
  40789c:	ldr	x0, [sp, #4168]
  4078a0:	sub	x0, x0, #0x1
  4078a4:	str	x0, [sp, #4168]
  4078a8:	ldr	x0, [sp, #4168]
  4078ac:	cmp	x0, #0x0
  4078b0:	b.ne	4077e0 <ferror@plt+0x5f00>  // b.any
  4078b4:	b	4078bc <ferror@plt+0x5fdc>
  4078b8:	nop
  4078bc:	ldr	x0, [sp, #24]
  4078c0:	bl	401610 <fileno@plt>
  4078c4:	str	w0, [sp, #4156]
  4078c8:	ldr	w0, [sp, #4156]
  4078cc:	cmp	w0, #0x0
  4078d0:	b.lt	407904 <ferror@plt+0x6024>  // b.tstop
  4078d4:	mov	w2, #0x1                   	// #1
  4078d8:	mov	x1, #0x0                   	// #0
  4078dc:	ldr	w0, [sp, #4156]
  4078e0:	bl	4015f0 <lseek@plt>
  4078e4:	cmp	x0, #0x0
  4078e8:	b.lt	407904 <ferror@plt+0x6024>  // b.tstop
  4078ec:	ldr	x0, [sp, #16]
  4078f0:	mov	w2, #0x1                   	// #1
  4078f4:	mov	x1, x0
  4078f8:	ldr	x0, [sp, #24]
  4078fc:	bl	4074dc <ferror@plt+0x5bfc>
  407900:	b	40798c <ferror@plt+0x60ac>
  407904:	ldr	x2, [sp, #16]
  407908:	ldr	x1, [sp, #16]
  40790c:	mov	x0, #0x1000                	// #4096
  407910:	cmp	x2, #0x1, lsl #12
  407914:	csel	x0, x1, x0, ls  // ls = plast
  407918:	str	x0, [sp, #4144]
  40791c:	add	x0, sp, #0x28
  407920:	ldr	x3, [sp, #24]
  407924:	ldr	x2, [sp, #4144]
  407928:	mov	x1, #0x1                   	// #1
  40792c:	bl	4017a0 <fread@plt>
  407930:	mov	x1, x0
  407934:	ldr	x0, [sp, #4144]
  407938:	cmp	x0, x1
  40793c:	b.hi	40796c <ferror@plt+0x608c>  // b.pmore
  407940:	ldr	x1, [sp, #16]
  407944:	ldr	x0, [sp, #4144]
  407948:	sub	x0, x1, x0
  40794c:	str	x0, [sp, #16]
  407950:	ldr	x0, [sp, #16]
  407954:	cmp	x0, #0x0
  407958:	b.ne	407904 <ferror@plt+0x6024>  // b.any
  40795c:	mov	w0, #0x0                   	// #0
  407960:	b	40798c <ferror@plt+0x60ac>
  407964:	nop
  407968:	b	407970 <ferror@plt+0x6090>
  40796c:	nop
  407970:	ldr	x0, [sp, #24]
  407974:	bl	4018e0 <ferror@plt>
  407978:	cmp	w0, #0x0
  40797c:	b.eq	407988 <ferror@plt+0x60a8>  // b.none
  407980:	mov	w0, #0xffffffff            	// #-1
  407984:	b	40798c <ferror@plt+0x60ac>
  407988:	mov	w0, #0x0                   	// #0
  40798c:	ldp	x29, x30, [sp]
  407990:	mov	x12, #0x1050                	// #4176
  407994:	add	sp, sp, x12
  407998:	ret
  40799c:	stp	x29, x30, [sp, #-48]!
  4079a0:	mov	x29, sp
  4079a4:	str	w0, [sp, #28]
  4079a8:	mov	w0, #0x1                   	// #1
  4079ac:	strb	w0, [sp, #47]
  4079b0:	mov	x1, #0x0                   	// #0
  4079b4:	ldr	w0, [sp, #28]
  4079b8:	bl	4018d0 <setlocale@plt>
  4079bc:	str	x0, [sp, #32]
  4079c0:	ldr	x0, [sp, #32]
  4079c4:	cmp	x0, #0x0
  4079c8:	b.eq	407a00 <ferror@plt+0x6120>  // b.none
  4079cc:	adrp	x0, 409000 <ferror@plt+0x7720>
  4079d0:	add	x1, x0, #0x488
  4079d4:	ldr	x0, [sp, #32]
  4079d8:	bl	401770 <strcmp@plt>
  4079dc:	cmp	w0, #0x0
  4079e0:	b.eq	4079fc <ferror@plt+0x611c>  // b.none
  4079e4:	adrp	x0, 409000 <ferror@plt+0x7720>
  4079e8:	add	x1, x0, #0x490
  4079ec:	ldr	x0, [sp, #32]
  4079f0:	bl	401770 <strcmp@plt>
  4079f4:	cmp	w0, #0x0
  4079f8:	b.ne	407a00 <ferror@plt+0x6120>  // b.any
  4079fc:	strb	wzr, [sp, #47]
  407a00:	ldrb	w0, [sp, #47]
  407a04:	ldp	x29, x30, [sp], #48
  407a08:	ret
  407a0c:	stp	x29, x30, [sp, #-32]!
  407a10:	mov	x29, sp
  407a14:	mov	w0, #0xe                   	// #14
  407a18:	bl	401630 <nl_langinfo@plt>
  407a1c:	str	x0, [sp, #24]
  407a20:	ldr	x0, [sp, #24]
  407a24:	cmp	x0, #0x0
  407a28:	b.ne	407a38 <ferror@plt+0x6158>  // b.any
  407a2c:	adrp	x0, 409000 <ferror@plt+0x7720>
  407a30:	add	x0, x0, #0x498
  407a34:	str	x0, [sp, #24]
  407a38:	ldr	x0, [sp, #24]
  407a3c:	ldrb	w0, [x0]
  407a40:	cmp	w0, #0x0
  407a44:	b.ne	407a54 <ferror@plt+0x6174>  // b.any
  407a48:	adrp	x0, 409000 <ferror@plt+0x7720>
  407a4c:	add	x0, x0, #0x4a0
  407a50:	str	x0, [sp, #24]
  407a54:	ldr	x0, [sp, #24]
  407a58:	ldp	x29, x30, [sp], #32
  407a5c:	ret
  407a60:	sub	sp, sp, #0x10
  407a64:	str	x0, [sp, #8]
  407a68:	ldr	x0, [sp, #8]
  407a6c:	ldr	x1, [x0, #40]
  407a70:	ldr	x0, [sp, #8]
  407a74:	ldr	x0, [x0, #32]
  407a78:	cmp	x1, x0
  407a7c:	b.ls	407a88 <ferror@plt+0x61a8>  // b.plast
  407a80:	mov	x0, #0x0                   	// #0
  407a84:	b	407ad0 <ferror@plt+0x61f0>
  407a88:	ldr	x0, [sp, #8]
  407a8c:	ldr	x1, [x0, #16]
  407a90:	ldr	x0, [sp, #8]
  407a94:	ldr	x0, [x0, #8]
  407a98:	sub	x1, x1, x0
  407a9c:	ldr	x0, [sp, #8]
  407aa0:	ldr	w0, [x0]
  407aa4:	and	w0, w0, #0x100
  407aa8:	cmp	w0, #0x0
  407aac:	b.eq	407ac8 <ferror@plt+0x61e8>  // b.none
  407ab0:	ldr	x0, [sp, #8]
  407ab4:	ldr	x2, [x0, #88]
  407ab8:	ldr	x0, [sp, #8]
  407abc:	ldr	x0, [x0, #72]
  407ac0:	sub	x0, x2, x0
  407ac4:	b	407acc <ferror@plt+0x61ec>
  407ac8:	mov	x0, #0x0                   	// #0
  407acc:	add	x0, x0, x1
  407ad0:	add	sp, sp, #0x10
  407ad4:	ret
  407ad8:	sub	sp, sp, #0x10
  407adc:	str	w0, [sp, #12]
  407ae0:	ldr	w0, [sp, #12]
  407ae4:	cmp	w0, #0x7a
  407ae8:	b.gt	407b2c <ferror@plt+0x624c>
  407aec:	ldr	w0, [sp, #12]
  407af0:	cmp	w0, #0x61
  407af4:	b.ge	407b24 <ferror@plt+0x6244>  // b.tcont
  407af8:	ldr	w0, [sp, #12]
  407afc:	cmp	w0, #0x39
  407b00:	b.gt	407b14 <ferror@plt+0x6234>
  407b04:	ldr	w0, [sp, #12]
  407b08:	cmp	w0, #0x30
  407b0c:	b.ge	407b24 <ferror@plt+0x6244>  // b.tcont
  407b10:	b	407b2c <ferror@plt+0x624c>
  407b14:	ldr	w0, [sp, #12]
  407b18:	sub	w0, w0, #0x41
  407b1c:	cmp	w0, #0x19
  407b20:	b.hi	407b2c <ferror@plt+0x624c>  // b.pmore
  407b24:	mov	w0, #0x1                   	// #1
  407b28:	b	407b30 <ferror@plt+0x6250>
  407b2c:	mov	w0, #0x0                   	// #0
  407b30:	add	sp, sp, #0x10
  407b34:	ret
  407b38:	sub	sp, sp, #0x10
  407b3c:	str	w0, [sp, #12]
  407b40:	ldr	w0, [sp, #12]
  407b44:	cmp	w0, #0x5a
  407b48:	b.gt	407b5c <ferror@plt+0x627c>
  407b4c:	ldr	w0, [sp, #12]
  407b50:	cmp	w0, #0x41
  407b54:	b.ge	407b6c <ferror@plt+0x628c>  // b.tcont
  407b58:	b	407b74 <ferror@plt+0x6294>
  407b5c:	ldr	w0, [sp, #12]
  407b60:	sub	w0, w0, #0x61
  407b64:	cmp	w0, #0x19
  407b68:	b.hi	407b74 <ferror@plt+0x6294>  // b.pmore
  407b6c:	mov	w0, #0x1                   	// #1
  407b70:	b	407b78 <ferror@plt+0x6298>
  407b74:	mov	w0, #0x0                   	// #0
  407b78:	add	sp, sp, #0x10
  407b7c:	ret
  407b80:	sub	sp, sp, #0x10
  407b84:	str	w0, [sp, #12]
  407b88:	ldr	w0, [sp, #12]
  407b8c:	cmp	w0, #0x7f
  407b90:	b.hi	407b9c <ferror@plt+0x62bc>  // b.pmore
  407b94:	mov	w0, #0x1                   	// #1
  407b98:	b	407ba0 <ferror@plt+0x62c0>
  407b9c:	mov	w0, #0x0                   	// #0
  407ba0:	add	sp, sp, #0x10
  407ba4:	ret
  407ba8:	sub	sp, sp, #0x10
  407bac:	str	w0, [sp, #12]
  407bb0:	ldr	w0, [sp, #12]
  407bb4:	cmp	w0, #0x20
  407bb8:	b.eq	407bc8 <ferror@plt+0x62e8>  // b.none
  407bbc:	ldr	w0, [sp, #12]
  407bc0:	cmp	w0, #0x9
  407bc4:	b.ne	407bd0 <ferror@plt+0x62f0>  // b.any
  407bc8:	mov	w0, #0x1                   	// #1
  407bcc:	b	407bd4 <ferror@plt+0x62f4>
  407bd0:	mov	w0, #0x0                   	// #0
  407bd4:	and	w0, w0, #0x1
  407bd8:	and	w0, w0, #0xff
  407bdc:	add	sp, sp, #0x10
  407be0:	ret
  407be4:	sub	sp, sp, #0x10
  407be8:	str	w0, [sp, #12]
  407bec:	ldr	w0, [sp, #12]
  407bf0:	cmp	w0, #0x1f
  407bf4:	b.gt	407c08 <ferror@plt+0x6328>
  407bf8:	ldr	w0, [sp, #12]
  407bfc:	cmp	w0, #0x0
  407c00:	b.ge	407c14 <ferror@plt+0x6334>  // b.tcont
  407c04:	b	407c1c <ferror@plt+0x633c>
  407c08:	ldr	w0, [sp, #12]
  407c0c:	cmp	w0, #0x7f
  407c10:	b.ne	407c1c <ferror@plt+0x633c>  // b.any
  407c14:	mov	w0, #0x1                   	// #1
  407c18:	b	407c20 <ferror@plt+0x6340>
  407c1c:	mov	w0, #0x0                   	// #0
  407c20:	add	sp, sp, #0x10
  407c24:	ret
  407c28:	sub	sp, sp, #0x10
  407c2c:	str	w0, [sp, #12]
  407c30:	ldr	w0, [sp, #12]
  407c34:	sub	w0, w0, #0x30
  407c38:	cmp	w0, #0x9
  407c3c:	b.hi	407c48 <ferror@plt+0x6368>  // b.pmore
  407c40:	mov	w0, #0x1                   	// #1
  407c44:	b	407c4c <ferror@plt+0x636c>
  407c48:	mov	w0, #0x0                   	// #0
  407c4c:	add	sp, sp, #0x10
  407c50:	ret
  407c54:	sub	sp, sp, #0x10
  407c58:	str	w0, [sp, #12]
  407c5c:	ldr	w0, [sp, #12]
  407c60:	sub	w0, w0, #0x21
  407c64:	cmp	w0, #0x5d
  407c68:	b.hi	407c74 <ferror@plt+0x6394>  // b.pmore
  407c6c:	mov	w0, #0x1                   	// #1
  407c70:	b	407c78 <ferror@plt+0x6398>
  407c74:	mov	w0, #0x0                   	// #0
  407c78:	add	sp, sp, #0x10
  407c7c:	ret
  407c80:	sub	sp, sp, #0x10
  407c84:	str	w0, [sp, #12]
  407c88:	ldr	w0, [sp, #12]
  407c8c:	sub	w0, w0, #0x61
  407c90:	cmp	w0, #0x19
  407c94:	b.hi	407ca0 <ferror@plt+0x63c0>  // b.pmore
  407c98:	mov	w0, #0x1                   	// #1
  407c9c:	b	407ca4 <ferror@plt+0x63c4>
  407ca0:	mov	w0, #0x0                   	// #0
  407ca4:	add	sp, sp, #0x10
  407ca8:	ret
  407cac:	sub	sp, sp, #0x10
  407cb0:	str	w0, [sp, #12]
  407cb4:	ldr	w0, [sp, #12]
  407cb8:	sub	w0, w0, #0x20
  407cbc:	cmp	w0, #0x5e
  407cc0:	b.hi	407ccc <ferror@plt+0x63ec>  // b.pmore
  407cc4:	mov	w0, #0x1                   	// #1
  407cc8:	b	407cd0 <ferror@plt+0x63f0>
  407ccc:	mov	w0, #0x0                   	// #0
  407cd0:	add	sp, sp, #0x10
  407cd4:	ret
  407cd8:	sub	sp, sp, #0x10
  407cdc:	str	w0, [sp, #12]
  407ce0:	ldr	w0, [sp, #12]
  407ce4:	cmp	w0, #0x7e
  407ce8:	b.gt	407d44 <ferror@plt+0x6464>
  407cec:	ldr	w0, [sp, #12]
  407cf0:	cmp	w0, #0x7b
  407cf4:	b.ge	407d3c <ferror@plt+0x645c>  // b.tcont
  407cf8:	ldr	w0, [sp, #12]
  407cfc:	cmp	w0, #0x60
  407d00:	b.gt	407d44 <ferror@plt+0x6464>
  407d04:	ldr	w0, [sp, #12]
  407d08:	cmp	w0, #0x5b
  407d0c:	b.ge	407d3c <ferror@plt+0x645c>  // b.tcont
  407d10:	ldr	w0, [sp, #12]
  407d14:	cmp	w0, #0x2f
  407d18:	b.gt	407d2c <ferror@plt+0x644c>
  407d1c:	ldr	w0, [sp, #12]
  407d20:	cmp	w0, #0x21
  407d24:	b.ge	407d3c <ferror@plt+0x645c>  // b.tcont
  407d28:	b	407d44 <ferror@plt+0x6464>
  407d2c:	ldr	w0, [sp, #12]
  407d30:	sub	w0, w0, #0x3a
  407d34:	cmp	w0, #0x6
  407d38:	b.hi	407d44 <ferror@plt+0x6464>  // b.pmore
  407d3c:	mov	w0, #0x1                   	// #1
  407d40:	b	407d48 <ferror@plt+0x6468>
  407d44:	mov	w0, #0x0                   	// #0
  407d48:	add	sp, sp, #0x10
  407d4c:	ret
  407d50:	sub	sp, sp, #0x10
  407d54:	str	w0, [sp, #12]
  407d58:	ldr	w0, [sp, #12]
  407d5c:	cmp	w0, #0xd
  407d60:	b.gt	407d74 <ferror@plt+0x6494>
  407d64:	ldr	w0, [sp, #12]
  407d68:	cmp	w0, #0x9
  407d6c:	b.ge	407d80 <ferror@plt+0x64a0>  // b.tcont
  407d70:	b	407d88 <ferror@plt+0x64a8>
  407d74:	ldr	w0, [sp, #12]
  407d78:	cmp	w0, #0x20
  407d7c:	b.ne	407d88 <ferror@plt+0x64a8>  // b.any
  407d80:	mov	w0, #0x1                   	// #1
  407d84:	b	407d8c <ferror@plt+0x64ac>
  407d88:	mov	w0, #0x0                   	// #0
  407d8c:	add	sp, sp, #0x10
  407d90:	ret
  407d94:	sub	sp, sp, #0x10
  407d98:	str	w0, [sp, #12]
  407d9c:	ldr	w0, [sp, #12]
  407da0:	sub	w0, w0, #0x41
  407da4:	cmp	w0, #0x19
  407da8:	b.hi	407db4 <ferror@plt+0x64d4>  // b.pmore
  407dac:	mov	w0, #0x1                   	// #1
  407db0:	b	407db8 <ferror@plt+0x64d8>
  407db4:	mov	w0, #0x0                   	// #0
  407db8:	add	sp, sp, #0x10
  407dbc:	ret
  407dc0:	sub	sp, sp, #0x10
  407dc4:	str	w0, [sp, #12]
  407dc8:	ldr	w0, [sp, #12]
  407dcc:	sub	w0, w0, #0x30
  407dd0:	cmp	w0, #0x36
  407dd4:	cset	w1, hi  // hi = pmore
  407dd8:	and	w1, w1, #0xff
  407ddc:	cmp	w1, #0x0
  407de0:	b.ne	407e14 <ferror@plt+0x6534>  // b.any
  407de4:	mov	x1, #0x1                   	// #1
  407de8:	lsl	x1, x1, x0
  407dec:	mov	x0, #0x7e0000007e0000      	// #35465847073800192
  407df0:	movk	x0, #0x3ff
  407df4:	and	x0, x1, x0
  407df8:	cmp	x0, #0x0
  407dfc:	cset	w0, ne  // ne = any
  407e00:	and	w0, w0, #0xff
  407e04:	cmp	w0, #0x0
  407e08:	b.eq	407e14 <ferror@plt+0x6534>  // b.none
  407e0c:	mov	w0, #0x1                   	// #1
  407e10:	b	407e18 <ferror@plt+0x6538>
  407e14:	mov	w0, #0x0                   	// #0
  407e18:	add	sp, sp, #0x10
  407e1c:	ret
  407e20:	sub	sp, sp, #0x10
  407e24:	str	w0, [sp, #12]
  407e28:	ldr	w0, [sp, #12]
  407e2c:	sub	w0, w0, #0x41
  407e30:	cmp	w0, #0x19
  407e34:	b.hi	407e44 <ferror@plt+0x6564>  // b.pmore
  407e38:	ldr	w0, [sp, #12]
  407e3c:	add	w0, w0, #0x20
  407e40:	b	407e48 <ferror@plt+0x6568>
  407e44:	ldr	w0, [sp, #12]
  407e48:	add	sp, sp, #0x10
  407e4c:	ret
  407e50:	sub	sp, sp, #0x10
  407e54:	str	w0, [sp, #12]
  407e58:	ldr	w0, [sp, #12]
  407e5c:	sub	w0, w0, #0x61
  407e60:	cmp	w0, #0x19
  407e64:	b.hi	407e74 <ferror@plt+0x6594>  // b.pmore
  407e68:	ldr	w0, [sp, #12]
  407e6c:	sub	w0, w0, #0x20
  407e70:	b	407e78 <ferror@plt+0x6598>
  407e74:	ldr	w0, [sp, #12]
  407e78:	add	sp, sp, #0x10
  407e7c:	ret
  407e80:	stp	x29, x30, [sp, #-64]!
  407e84:	mov	x29, sp
  407e88:	stp	x19, x20, [sp, #16]
  407e8c:	adrp	x20, 41a000 <ferror@plt+0x18720>
  407e90:	add	x20, x20, #0xdf0
  407e94:	stp	x21, x22, [sp, #32]
  407e98:	adrp	x21, 41a000 <ferror@plt+0x18720>
  407e9c:	add	x21, x21, #0xde8
  407ea0:	sub	x20, x20, x21
  407ea4:	mov	w22, w0
  407ea8:	stp	x23, x24, [sp, #48]
  407eac:	mov	x23, x1
  407eb0:	mov	x24, x2
  407eb4:	bl	401500 <mbrtowc@plt-0x40>
  407eb8:	cmp	xzr, x20, asr #3
  407ebc:	b.eq	407ee8 <ferror@plt+0x6608>  // b.none
  407ec0:	asr	x20, x20, #3
  407ec4:	mov	x19, #0x0                   	// #0
  407ec8:	ldr	x3, [x21, x19, lsl #3]
  407ecc:	mov	x2, x24
  407ed0:	add	x19, x19, #0x1
  407ed4:	mov	x1, x23
  407ed8:	mov	w0, w22
  407edc:	blr	x3
  407ee0:	cmp	x20, x19
  407ee4:	b.ne	407ec8 <ferror@plt+0x65e8>  // b.any
  407ee8:	ldp	x19, x20, [sp, #16]
  407eec:	ldp	x21, x22, [sp, #32]
  407ef0:	ldp	x23, x24, [sp, #48]
  407ef4:	ldp	x29, x30, [sp], #64
  407ef8:	ret
  407efc:	nop
  407f00:	ret
  407f04:	nop
  407f08:	adrp	x2, 41b000 <ferror@plt+0x19720>
  407f0c:	mov	x1, #0x0                   	// #0
  407f10:	ldr	x2, [x2, #480]
  407f14:	b	4015d0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000407f18 <.fini>:
  407f18:	stp	x29, x30, [sp, #-16]!
  407f1c:	mov	x29, sp
  407f20:	ldp	x29, x30, [sp], #16
  407f24:	ret
