
module control_unit(
  input clk, rst_b, bgn, q_1, q0, count7, // q_1 e q[-1] adica iesirea din reg_q_1, q0 e ultimul bit din Q adica q0 = Q[0] 
  output reg c0, c1, c2, c3, c4, c5, c6, stop // stop = end
);


localparam S0 = 3'b000;
localparam S1 = 3'b001;
localparam S2 = 3'b010;
localparam S3 = 3'b011;
localparam S4 = 3'b100;
localparam S5 = 3'b101;
localparam S6 = 3'b110;
localparam S7 = 3'b111;

reg [2:0] st;
reg [2:0] st_nxt;
  
  always@(*) begin
    stop = 0;
    c0=0;c1=0;c2=0;c3=0;c4=0;c5=0;c6=0;
    case(st)
      S0 : begin 
            if(bgn) begin st_nxt = S1; c0 = 1; end
              else st_nxt = S0;
            end
      S1 : begin
            c1=1;
            c0 = 0;
            st_nxt = S2;
          end 
      S2 : begin
            c0=0;  //acum sunt toti clks pe 0
            c1 = 0; 
            //c4 = 0;
            if(q0 == 0 && q_1 == 1) begin c2 = 1; st_nxt = S3; end
            else if(q0 == 1 && q_1 == 0) begin c2 = 1; c3 = 1; st_nxt = S4; end
            else begin st_nxt = S5; c4 = 1; end  
          end
      S3 : begin
            c1=0;
            c2 = 0;
            c4=1;
            st_nxt = S5;
          end
      S4 : begin
            c1=0;
            c2= 0;
            c3 = 0;
            c4 = 1;
            st_nxt = S5;
          end
      S5 : begin
            c1=0;
            c2 = 0;
            c3 = 0;
            c4 = 0;
            if(count7 == 0)begin
              st_nxt = S2;
              c1 = 1;
            end
            else begin st_nxt = S6; c5 = 1; end
          end
          
       S6 : begin
            c1=0;
            c2=0;
            c3=0;
            c4=0;
            c5=0;
            c6 = 1;
            st_nxt = S7;
          end
          
        S7 : begin
            c5=0;
            c6=0;
            stop = 1;
            //bgn = 0;
            st_nxt = S0;
          end
    endcase
    
end


always@(posedge clk, negedge rst_b) begin
  if(!rst_b) st <= S0; // rst_b asincton, if(rst_b==0)
  else st <= st_nxt;
end


endmodule