$date
	Date is omitted in quiet mode
$end
$version
	ucsim
$end
$timescale 1ns $end
$scope module ucsim_vcd_0 $end
$var wire 1 ! loc1.0 $end
$var wire 1 " loc1.1 $end
$var wire 1 # loc1.2 $end
$var wire 1 $ loc1.3 $end
$var wire 1 % loc1.4 $end
$var wire 1 & loc1.5 $end
$var wire 1 ' loc1.6 $end
$var wire 1 ( loc1.7 $end
$var wire 8 ) loc2 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0(
b00000000 )
$end
#1000
1!
0"
0#
0$
0%
0&
0'
0(
#2000
1!
0"
0#
0$
0%
0&
0'
0(
#3000
b00000001 )
#4000
1!
1"
0#
0$
0%
0&
0'
0(
#5000
0!
1"
0#
0$
0%
0&
0'
0(
#6000
b00000010 )
#7000
0!
1"
1#
0$
0%
0&
0'
0(
#8000
0!
0"
1#
0$
0%
0&
0'
0(
#9000
b00000011 )
#10000
0!
0"
1#
1$
0%
0&
0'
0(
#11000
0!
0"
0#
1$
0%
0&
0'
0(
#12000
b00000100 )
#13000
0!
0"
0#
1$
1%
0&
0'
0(
#14000
0!
0"
0#
0$
1%
0&
0'
0(
#15000
b00000101 )
#16000
0!
0"
0#
0$
1%
1&
0'
0(
#17000
0!
0"
0#
0$
0%
1&
0'
0(
#18000
b00000110 )
#19000
0!
0"
0#
0$
0%
1&
1'
0(
#20000
0!
0"
0#
0$
0%
0&
1'
0(
#21000
b00000111 )
#22000
0!
0"
0#
0$
0%
0&
1'
1(
#23000
0!
0"
0#
0$
0%
0&
0'
1(
#24000
b00001000 )
#25500
1!
0#
0%
0'
#26500
1!
0#
0%
0'
#27500
b00001001 )
#28500
1!
0#
0%
0'
#29500
0!
0#
0%
0'
#30500
b00001010 )
#31500
0!
1#
0%
0'
#32500
0!
1#
0%
0'
#33500
b00001011 )
#34500
0!
1#
0%
0'
#35500
0!
0#
0%
0'
#36500
b00001100 )
#37500
0!
0#
1%
0'
#38500
0!
0#
1%
0'
#39500
b00001101 )
#40500
0!
0#
1%
0'
#41500
0!
0#
0%
0'
#42500
b00001110 )
#43500
0!
0#
0%
1'
#44500
0!
0#
0%
1'
#45500
b00001111 )
#46500
0!
0#
0%
1'
#47500
0!
0#
0%
0'
#48500
b00010000 )
#49000
