
---------- Begin Simulation Statistics ----------
final_tick                                 1222920800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 191575                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406860                       # Number of bytes of host memory used
host_op_rate                                   344739                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.03                       # Real time elapsed on the host
host_tick_rate                               93861226                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2496026                       # Number of instructions simulated
sim_ops                                       4491612                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001223                       # Number of seconds simulated
sim_ticks                                  1222920800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               510248                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 10                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24586                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            530458                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             272190                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          510248                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           238058                       # Number of indirect misses.
system.cpu.branchPred.lookups                  571029                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   18493                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12327                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2855444                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2186796                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24700                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     425992                       # Number of branches committed
system.cpu.commit.bw_lim_events                755445                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             760                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          898459                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2496026                       # Number of instructions committed
system.cpu.commit.committedOps                4491612                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2650246                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.694791                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.738421                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1186056     44.75%     44.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       218927      8.26%     53.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       218549      8.25%     61.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       271269     10.24%     71.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       755445     28.50%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2650246                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     125881                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                16455                       # Number of function calls committed.
system.cpu.commit.int_insts                   4395165                       # Number of committed integer instructions.
system.cpu.commit.loads                        606061                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        24663      0.55%      0.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3482267     77.53%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            3552      0.08%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            38156      0.85%     79.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           4948      0.11%     79.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1248      0.03%     79.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6274      0.14%     79.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           19537      0.43%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           20454      0.46%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          25095      0.56%     80.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1242      0.03%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          580523     12.92%     93.68% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         243608      5.42%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        25538      0.57%     99.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        14507      0.32%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4491612                       # Class of committed instruction
system.cpu.commit.refs                         864176                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2496026                       # Number of Instructions Simulated
system.cpu.committedOps                       4491612                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.224868                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.224868                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8246                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34598                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        50377                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4535                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1038060                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                5608881                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   355921                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1382806                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24770                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 93215                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      691399                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1995                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      278107                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           167                       # TLB misses on write requests
system.cpu.fetch.Branches                      571029                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    295045                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2483091                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4735                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        3274157                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  158                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            8                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           766                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   49540                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.186775                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             385979                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             290683                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.070930                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2894772                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.034168                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.926738                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1297318     44.82%     44.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    89001      3.07%     47.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    70344      2.43%     50.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    93671      3.24%     53.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1344438     46.44%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2894772                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    208336                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   112316                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    261086400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    261086400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    261086400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    261086000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    261086000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    261086000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      9174400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      9173600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       783200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       783200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       782400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       782400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      7874400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      8046400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      8238800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      8060400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     98107200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     98243600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     98291200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     98189200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     2013047600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          162531                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                29202                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   456807                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.644762                       # Inst execution rate
system.cpu.iew.exec_refs                       969043                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     278094                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  696795                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                721760                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                961                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               560                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               288549                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             5390027                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                690949                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34915                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               5028536                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3407                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9686                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24770                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15968                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           620                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            54919                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          292                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           82                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       115697                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        30433                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             82                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20935                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8267                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   6871226                       # num instructions consuming a value
system.cpu.iew.wb_count                       5006312                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.571283                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3925416                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.637493                       # insts written-back per cycle
system.cpu.iew.wb_sent                        5013312                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  7742896                       # number of integer regfile reads
system.cpu.int_regfile_writes                 4236863                       # number of integer regfile writes
system.cpu.ipc                               0.816414                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.816414                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             30832      0.61%      0.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3916295     77.34%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 3587      0.07%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 42283      0.84%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                6534      0.13%     78.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1294      0.03%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6929      0.14%     79.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                23293      0.46%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                22331      0.44%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               25683      0.51%     80.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2314      0.05%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               669550     13.22%     93.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              264935      5.23%     99.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           31765      0.63%     99.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          15830      0.31%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                5063455                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  143181                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              287699                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       139654                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             186861                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4889442                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           12752160                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4866658                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           6101651                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    5388878                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   5063455                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1149                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          898404                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18181                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            389                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1338798                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2894772                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.749172                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.669152                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1189393     41.09%     41.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              202744      7.00%     48.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              362893     12.54%     60.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              424043     14.65%     75.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              715699     24.72%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2894772                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.656184                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      295177                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           386                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             12208                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             7650                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               721760                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              288549                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1925389                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                          3057303                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     57                       # Number of system calls
system.cpu.rename.BlockCycles                  846764                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5906864                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               54                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  50641                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   408665                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  14698                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4981                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              14390786                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                5532886                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             7322263                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1414075                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  75041                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24770                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                179769                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1415373                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            245862                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          8706388                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          20729                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                902                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    220222                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            954                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      7284872                       # The number of ROB reads
system.cpu.rob.rob_writes                    11025580                       # The number of ROB writes
system.cpu.timesIdled                            1629                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18644                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          440                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38568                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              440                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          696                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            696                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              100                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9501                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23121                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1222920800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12265                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1352                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8149                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1355                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1355                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12265                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36741                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36741                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36741                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       958208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       958208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  958208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13620                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13620    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13620                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11438587                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29573613                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.4                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1222920800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17800                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4163                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24067                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                972                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2124                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2124                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17800                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8414                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        50073                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58487                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       184960                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1269760                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1454720                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10563                       # Total snoops (count)
system.l2bus.snoopTraffic                       86848                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30482                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014861                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.120999                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    30029     98.51%     98.51% # Request fanout histogram
system.l2bus.snoop_fanout::1                      453      1.49%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30482                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20440398                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.7                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19121394                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3469998                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1222920800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1222920800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       291430                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           291430                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       291430                       # number of overall hits
system.cpu.icache.overall_hits::total          291430                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3614                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3614                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3614                       # number of overall misses
system.cpu.icache.overall_misses::total          3614                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    179483200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    179483200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    179483200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    179483200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       295044                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       295044                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       295044                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       295044                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.012249                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012249                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.012249                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012249                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49663.309353                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49663.309353                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49663.309353                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49663.309353                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           69                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           23                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.icache.writebacks::total                 2                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          723                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          723                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          723                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          723                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2891                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2891                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2891                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2891                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    143424800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    143424800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    143424800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    143424800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009799                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009799                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009799                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009799                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49610.792113                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49610.792113                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49610.792113                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49610.792113                       # average overall mshr miss latency
system.cpu.icache.replacements                   2635                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       291430                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          291430                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3614                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3614                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    179483200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    179483200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       295044                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       295044                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.012249                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012249                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49663.309353                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49663.309353                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          723                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          723                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2891                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2891                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    143424800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    143424800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009799                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009799                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49610.792113                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49610.792113                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1222920800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1222920800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.751790                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              265263                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2635                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            100.669070                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.751790                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991218                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991218                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          139                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            592979                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           592979                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1222920800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1222920800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1222920800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       858706                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           858706                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       858706                       # number of overall hits
system.cpu.dcache.overall_hits::total          858706                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34816                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34816                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34816                       # number of overall misses
system.cpu.dcache.overall_misses::total         34816                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1685789599                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1685789599                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1685789599                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1685789599                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       893522                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       893522                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       893522                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       893522                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.038965                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.038965                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.038965                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.038965                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48419.967802                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48419.967802                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48419.967802                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48419.967802                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28765                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          201                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               783                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.736909                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   100.500000                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1783                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2809                       # number of writebacks
system.cpu.dcache.writebacks::total              2809                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22171                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22171                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22171                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22171                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12645                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12645                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12645                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4388                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17033                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    580273999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    580273999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    580273999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    248677274                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    828951273                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014152                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014152                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.014152                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019063                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45889.600554                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45889.600554                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45889.600554                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56672.122607                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48667.367639                       # average overall mshr miss latency
system.cpu.dcache.replacements                  16009                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       602748                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          602748                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32651                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32651                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1579774000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1579774000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       635399                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       635399                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.051387                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.051387                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48383.632967                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48383.632967                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22129                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22129                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10522                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10522                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    477542800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    477542800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.016560                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016560                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45385.173921                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45385.173921                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       255958                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         255958                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2165                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2165                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    106015599                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    106015599                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       258123                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       258123                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008387                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008387                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 48967.944111                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48967.944111                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           42                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           42                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2123                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2123                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    102731199                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    102731199                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008225                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008225                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48389.636835                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48389.636835                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4388                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4388                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    248677274                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    248677274                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56672.122607                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 56672.122607                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1222920800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1222920800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           982.655122                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              641681                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             16009                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.082516                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   750.023420                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   232.631702                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.732445                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.227179                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.959624                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          202                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          822                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          188                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          745                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.197266                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.802734                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1804077                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1804077                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1222920800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             924                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4970                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          949                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6843                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            924                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4970                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          949                       # number of overall hits
system.l2cache.overall_hits::total               6843                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1964                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7673                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3439                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13076                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1964                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7673                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3439                       # number of overall misses
system.l2cache.overall_misses::total            13076                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    132162400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    523050000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    238261208                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    893473608                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    132162400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    523050000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    238261208                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    893473608                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2888                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12643                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4388                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19919                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2888                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12643                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4388                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19919                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.680055                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.606897                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.783728                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.656459                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.680055                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.606897                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.783728                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.656459                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67292.464358                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68167.600678                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69282.119221                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68329.275619                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67292.464358                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68167.600678                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69282.119221                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68329.275619                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    6                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1352                       # number of writebacks
system.l2cache.writebacks::total                 1352                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           12                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           19                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             31                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           12                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           19                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            31                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1964                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7661                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3420                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13045                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1964                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7661                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3420                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          575                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13620                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    116450400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    461379200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    210255227                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    788084827                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    116450400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    461379200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    210255227                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     34273862                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    822358689                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.680055                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.605948                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.779398                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.654902                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.680055                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.605948                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.779398                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.683769                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59292.464358                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60224.409346                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61478.136550                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60412.788578                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59292.464358                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60224.409346                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61478.136550                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59606.716522                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60378.758370                       # average overall mshr miss latency
system.l2cache.replacements                      9586                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2811                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2811                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2811                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2811                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          355                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          355                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          575                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          575                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     34273862                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     34273862                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59606.716522                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59606.716522                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          764                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              764                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1360                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1360                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     93772000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     93772000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2124                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2124                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.640301                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.640301                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        68950                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        68950                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            5                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            5                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1355                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1355                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     82776000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     82776000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.637947                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.637947                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61089.298893                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61089.298893                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          924                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4206                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          949                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6079                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1964                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6313                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3439                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11716                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    132162400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    429278000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    238261208                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    799701608                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2888                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10519                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4388                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17795                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.680055                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.600152                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.783728                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.658387                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67292.464358                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67999.049580                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69282.119221                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68257.221577                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           19                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           26                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1964                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6306                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3420                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11690                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    116450400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    378603200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    210255227                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    705308827                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.680055                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.599487                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.779398                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.656926                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59292.464358                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60038.566445                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61478.136550                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60334.373567                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1222920800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1222920800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3755.119888                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26082                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9586                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.720843                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    16.001256                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   359.555410                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2321.074660                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   914.941865                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   143.546698                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003907                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.087782                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.566669                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.223374                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.035046                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.916777                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1152                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2944                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           15                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1103                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           30                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2691                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          150                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.281250                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               322114                       # Number of tag accesses
system.l2cache.tags.data_accesses              322114                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1222920800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          125696                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          490304                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       218880                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        36800                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              871680                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       125696                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         125696                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86528                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86528                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1964                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7661                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3420                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          575                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13620                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1352                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1352                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          102783435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          400928662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    178981337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     30091891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              712785325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     102783435                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         102783435                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        70755195                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              70755195                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        70755195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         102783435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         400928662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    178981337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     30091891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             783540520                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                30894947200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 326775                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407884                       # Number of bytes of host memory used
host_op_rate                                   579591                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   364.68                       # Real time elapsed on the host
host_tick_rate                               81363956                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   119169237                       # Number of instructions simulated
sim_ops                                     211366856                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.029672                       # Number of seconds simulated
sim_ticks                                 29672026400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10848309                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             12499                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10848288                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           10836005                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        10848309                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            12304                       # Number of indirect misses.
system.cpu.branchPred.lookups                10848455                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      77                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          190                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 442880157                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 96119977                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             12499                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   10821012                       # Number of branches committed
system.cpu.commit.bw_lim_events              44321498                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              28                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          132268                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            116673211                       # Number of instructions committed
system.cpu.commit.committedOps              206875244                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     74143201                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.790212                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.486065                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1071673      1.45%      1.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     28186422     38.02%     39.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       287994      0.39%     39.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       275614      0.37%     40.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     44321498     59.78%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     74143201                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        659                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   45                       # Number of function calls committed.
system.cpu.commit.int_insts                 206863501                       # Number of committed integer instructions.
system.cpu.commit.loads                      10834633                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        11493      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        194969262     94.24%     94.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     94.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               60      0.00%     94.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             29      0.00%     94.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     94.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             48      0.00%     94.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     94.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     94.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     94.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     94.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     94.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              44      0.00%     94.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     94.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              65      0.00%     94.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     94.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              88      0.00%     94.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             44      0.00%     94.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     94.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     94.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            35      0.00%     94.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     94.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     94.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     94.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     94.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     94.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     94.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     94.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     94.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     94.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     94.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     94.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     94.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     94.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     94.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     94.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     94.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     94.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     94.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     94.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     94.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     94.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     94.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     94.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     94.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     94.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     94.25% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        10834439      5.24%     99.49% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1059335      0.51%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          194      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          108      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         206875244                       # Class of committed instruction
system.cpu.commit.refs                       11894076                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   116673211                       # Number of Instructions Simulated
system.cpu.committedOps                     206875244                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.635793                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.635793                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           23                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           22                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           50                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             2                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles              13142537                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              207152489                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  7876300                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  42695064                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  12516                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles              10451050                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    10847416                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            20                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     1059549                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                    10848455                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   4776333                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      69385299                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    94                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                      116994213                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   25032                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.146245                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            4779652                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           10836082                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.577165                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           74177467                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.796553                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.639743                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 15707494     21.18%     21.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1335320      1.80%     22.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 10552379     14.23%     37.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  1327987      1.79%     38.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 45254287     61.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             74177467                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1192                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      733                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)  13000505600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)  13000505600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)  13000505600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)  13000505600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)  13000505600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)  13000505600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        13200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        13200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        11200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        11200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        11600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        11200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        44400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        44000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        44000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        43600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)   1190702000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)   1190702400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)   1190702400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)   1190705600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total    82766093600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            2599                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                12551                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 10822253                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.789490                       # Inst execution rate
system.cpu.iew.exec_refs                     11906959                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1059549                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   23047                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              10848602                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 31                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              4112                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1059630                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           207007511                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              10847410                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              3341                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             206924539                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     11                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   438                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  12516                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   456                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             2166                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           18                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        13969                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          188                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             18                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          243                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          12308                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 457453489                       # num instructions consuming a value
system.cpu.iew.wb_count                     206913126                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.402325                       # average fanout of values written-back
system.cpu.iew.wb_producers                 184044883                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.789336                       # insts written-back per cycle
system.cpu.iew.wb_sent                      206922394                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                409050411                       # number of integer regfile reads
system.cpu.int_regfile_writes               195028544                       # number of integer regfile writes
system.cpu.ipc                               1.572838                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.572838                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             12646      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             195007583     94.24%     94.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     94.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    66      0.00%     94.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  65      0.00%     94.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     94.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  48      0.00%     94.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     94.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     94.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     94.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     94.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     94.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   58      0.00%     94.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     94.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  126      0.00%     94.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     94.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  124      0.00%     94.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  56      0.00%     94.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     94.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     94.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 76      0.00%     94.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     94.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     94.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     94.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     94.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     94.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     94.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     94.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     94.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     94.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     94.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     94.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     94.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     94.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     94.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     94.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     94.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     94.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     94.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     94.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     94.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     94.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     94.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     94.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     94.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     94.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     94.25% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             10847144      5.24%     99.49% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1059443      0.51%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             323      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            120      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              206927878                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1010                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                2030                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          947                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1775                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              206914222                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          488031283                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    206912179                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         207138022                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  207007479                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 206927878                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  32                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          132268                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                88                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              4                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       429299                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      74177467                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.789633                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.095807                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1066967      1.44%      1.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             9917250     13.37%     14.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            17825911     24.03%     38.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            20110550     27.11%     65.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            25256789     34.05%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        74177467                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.789535                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     4776333                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads           1056749                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1054691                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             10848602                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1059630                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                33551257                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     27                       # number of misc regfile writes
system.cpu.numCycles                         74180066                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                   23980                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             291078128                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                8460389                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 13091103                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     59                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    23                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             886209686                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              207096648                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           291402312                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  47924116                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    826                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  12516                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              13124607                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   324192                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1823                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        409399867                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1145                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 32                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  27133724                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             34                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    236829215                       # The number of ROB reads
system.cpu.rob.rob_writes                   414049290                       # The number of ROB writes
system.cpu.timesIdled                              28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          126                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            6                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            254                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                6                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           70                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           146                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  29672026400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 59                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            5                       # Transaction distribution
system.membus.trans_dist::CleanEvict               65                       # Transaction distribution
system.membus.trans_dist::ReadExReq                15                       # Transaction distribution
system.membus.trans_dist::ReadExResp               15                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            61                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          220                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          220                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    220                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         5056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         5056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    5056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                76                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      76    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  76                       # Request fanout histogram
system.membus.reqLayer2.occupancy               66405                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy             161495                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED  29672026400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 111                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            27                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               173                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 15                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                15                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            113                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          179                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          201                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     380                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         3776                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         5696                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     9472                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                74                       # Total snoops (count)
system.l2bus.snoopTraffic                         320                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                202                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.034653                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.183355                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      195     96.53%     96.53% # Request fanout histogram
system.l2bus.snoop_fanout::1                        7      3.47%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  202                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               80400                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               121190                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               70800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON     29672026400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  29672026400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      4776226                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4776226                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      4776226                       # number of overall hits
system.cpu.icache.overall_hits::total         4776226                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          107                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            107                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          107                       # number of overall misses
system.cpu.icache.overall_misses::total           107                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      4084000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4084000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      4084000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4084000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      4776333                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4776333                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      4776333                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4776333                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000022                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000022                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000022                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000022                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 38168.224299                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 38168.224299                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 38168.224299                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 38168.224299                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           46                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           46                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           46                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           46                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      2502000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2502000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      2502000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2502000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41016.393443                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41016.393443                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41016.393443                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41016.393443                       # average overall mshr miss latency
system.cpu.icache.replacements                     59                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      4776226                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4776226                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          107                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           107                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      4084000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4084000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      4776333                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4776333                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 38168.224299                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 38168.224299                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           46                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           46                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      2502000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2502000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41016.393443                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41016.393443                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED  29672026400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  29672026400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                1668                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                59                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             28.271186                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9552725                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9552725                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  29672026400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  29672026400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  29672026400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     11904573                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         11904573                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     11904573                       # number of overall hits
system.cpu.dcache.overall_hits::total        11904573                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          112                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            112                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          112                       # number of overall misses
system.cpu.dcache.overall_misses::total           112                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      4413600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      4413600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      4413600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      4413600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     11904685                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     11904685                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     11904685                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     11904685                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000009                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000009                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 39407.142857                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39407.142857                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 39407.142857                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39407.142857                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 4                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           22                       # number of writebacks
system.cpu.dcache.writebacks::total                22                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           53                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           53                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           53                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           53                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           59                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           59                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           59                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            8                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           67                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      2672000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      2672000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      2672000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       244390                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      2916390                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000005                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000005                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45288.135593                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45288.135593                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45288.135593                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 30548.750000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43528.208955                       # average overall mshr miss latency
system.cpu.dcache.replacements                     67                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     10845146                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10845146                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           96                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            96                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      3356800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      3356800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     10845242                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10845242                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000009                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 34966.666667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34966.666667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           52                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           52                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           44                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1674000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1674000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38045.454545                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38045.454545                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1059427                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1059427                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           16                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1056800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1056800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1059443                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1059443                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000015                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        66050                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        66050                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           15                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       998000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       998000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000014                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66533.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66533.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            8                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            8                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       244390                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       244390                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 30548.750000                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 30548.750000                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  29672026400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  29672026400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               18118                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                67                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            270.417910                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   831.000087                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   192.999913                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.811524                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.188476                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          193                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          831                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          193                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          831                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.188477                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.811523                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          23809437                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         23809437                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  29672026400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              25                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              22                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            5                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  52                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             25                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             22                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            5                       # number of overall hits
system.l2cache.overall_hits::total                 52                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            36                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            37                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            3                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                76                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           36                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           37                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            3                       # number of overall misses
system.l2cache.overall_misses::total               76                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      2218800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      2414000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       196795                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      4829595                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      2218800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      2414000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       196795                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      4829595                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           61                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           59                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            8                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             128                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           61                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           59                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            8                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            128                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.590164                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.627119                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.375000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.593750                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.590164                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.627119                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.375000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.593750                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 61633.333333                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65243.243243                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 65598.333333                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 63547.302632                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 61633.333333                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65243.243243                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 65598.333333                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 63547.302632                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              5                       # number of writebacks
system.l2cache.writebacks::total                    5                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           36                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           37                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            3                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           76                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           36                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           37                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            3                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           76                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1946800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      2118000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       172795                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      4237595                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1946800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      2118000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       172795                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      4237595                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.590164                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.627119                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.375000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.593750                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.590164                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.627119                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.375000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.593750                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 54077.777778                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 57243.243243                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57598.333333                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 55757.828947                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 54077.777778                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 57243.243243                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57598.333333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 55757.828947                       # average overall mshr miss latency
system.l2cache.replacements                        74                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           22                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           22                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           22                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           22                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            2                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_misses::.cpu.data           15                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             15                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       980000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       980000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           15                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 65333.333333                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 65333.333333                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           15                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           15                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       860000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       860000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 57333.333333                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 57333.333333                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           25                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           22                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            5                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           52                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           36                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           22                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           61                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      2218800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1434000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       196795                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      3849595                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           61                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           44                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            8                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          113                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.590164                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.375000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.539823                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 61633.333333                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 65181.818182                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 65598.333333                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 63108.114754                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           36                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           22                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           61                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1946800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1258000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       172795                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      3377595                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.590164                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.375000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.539823                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 54077.777778                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 57181.818182                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57598.333333                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 55370.409836                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED  29672026400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  29672026400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    281                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   74                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.797297                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    41.000081                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1067.991280                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1859.004342                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   977.004297                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          151                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010010                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.260740                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.453858                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.238526                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.036865                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1130                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2966                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4         1130                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2966                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.275879                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.724121                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 2098                       # Number of tag accesses
system.l2cache.tags.data_accesses                2098                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  29672026400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            2176                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            2368                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                4736                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         2176                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           2176                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          320                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              320                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               34                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               37                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            3                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   74                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             5                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   5                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst              73335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data              79806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher         6471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                 159612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst         73335                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total             73335                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           10785                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 10785                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           10785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst             73335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data             79806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher         6471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total                170396                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                30924324800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              379458764                       # Simulator instruction rate (inst/s)
host_mem_usage                                4413004                       # Number of bytes of host memory used
host_op_rate                                672889438                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.31                       # Real time elapsed on the host
host_tick_rate                               93495408                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   119194280                       # Number of instructions simulated
sim_ops                                     211418968                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000029                       # Number of seconds simulated
sim_ticks                                    29377600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 9209                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1041                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              8927                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3114                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            9209                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             6095                       # Number of indirect misses.
system.cpu.branchPred.lookups                    9963                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     378                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          882                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     35831                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    23463                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1063                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       5920                       # Number of branches committed
system.cpu.commit.bw_lim_events                  8958                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             128                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           21261                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                25043                       # Number of instructions committed
system.cpu.commit.committedOps                  52112                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        44688                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.166130                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.630602                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        27002     60.42%     60.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3613      8.08%     68.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2678      5.99%     74.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2437      5.45%     79.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         8958     20.05%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        44688                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       2780                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  226                       # Number of function calls committed.
system.cpu.commit.int_insts                     50961                       # Number of committed integer instructions.
system.cpu.commit.loads                          7018                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          284      0.54%      0.54% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            40026     76.81%     77.35% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              20      0.04%     77.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              227      0.44%     77.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            141      0.27%     78.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     78.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.43%     78.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     78.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     78.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     78.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     78.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     78.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.21%     78.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             204      0.39%     79.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             308      0.59%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            260      0.50%     80.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            81      0.16%     80.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.37% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            6168     11.84%     92.21% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2649      5.08%     97.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          850      1.63%     98.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          562      1.08%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             52112                       # Class of committed instruction
system.cpu.commit.refs                          10229                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       25043                       # Number of Instructions Simulated
system.cpu.committedOps                         52112                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.932716                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.932716                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          100                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          229                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          400                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            20                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 17535                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  81484                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    11047                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     19771                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1080                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1390                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        8965                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            99                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        4056                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                        9963                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      4390                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         36840                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   394                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          43391                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           142                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    2160                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.135654                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              12730                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               3492                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.590804                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              50823                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.750231                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.929544                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    26949     53.03%     53.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1096      2.16%     55.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1076      2.12%     57.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1104      2.17%     59.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    20598     40.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                50823                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      3836                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2327                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      3368800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      3368800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      3368400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      3368800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      3368800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      3368800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        58000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        58400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        44000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        43600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        44000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        44400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       128000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       129600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       128000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       126800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1351200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1349600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1356000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1346400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       26420400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           22621                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1299                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     6797                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.886553                       # Inst execution rate
system.cpu.iew.exec_refs                        12988                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       4047                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   10900                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 10018                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                202                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                37                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 4634                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               73364                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  8941                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1561                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 65112                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     38                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    54                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1080                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   122                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              388                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           20                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         3002                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1423                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             20                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1147                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            152                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     76359                       # num instructions consuming a value
system.cpu.iew.wb_count                         64339                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.613654                       # average fanout of values written-back
system.cpu.iew.wb_producers                     46858                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.876028                       # insts written-back per cycle
system.cpu.iew.wb_sent                          64664                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    91343                       # number of integer regfile reads
system.cpu.int_regfile_writes                   51419                       # number of integer regfile writes
system.cpu.ipc                               0.340981                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.340981                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               622      0.93%      0.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 50530     75.79%     76.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   21      0.03%     76.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   270      0.40%     77.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 194      0.29%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 246      0.37%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  132      0.20%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  346      0.52%     78.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  394      0.59%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 283      0.42%     79.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                126      0.19%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 8125     12.19%     91.93% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                3578      5.37%     97.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1164      1.75%     99.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            640      0.96%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  66671                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    3579                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                7209                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         3370                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               5622                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  62470                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             177360                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        60969                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             89023                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      73056                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     66671                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 308                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           21261                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               402                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            180                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        28199                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         50823                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.311827                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.657515                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               28452     55.98%     55.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3471      6.83%     62.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                4008      7.89%     70.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                4384      8.63%     79.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               10508     20.68%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           50823                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.907780                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        4415                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            58                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               124                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              129                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                10018                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                4634                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   27856                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                            73444                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      2                       # Number of system calls
system.cpu.rename.BlockCycles                   12455                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 63841                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    463                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    12038                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    261                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    34                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                198692                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  78681                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               93871                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     20097                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1490                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1080                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2508                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    30048                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              5580                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           113402                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2645                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                147                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2522                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            161                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       109103                       # The number of ROB reads
system.cpu.rob.rob_writes                      152939                       # The number of ROB writes
system.cpu.timesIdled                             261                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          731                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           53                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1461                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               53                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          373                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           775                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     29377600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                397                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           23                       # Transaction distribution
system.membus.trans_dist::CleanEvict              350                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 7                       # Transaction distribution
system.membus.trans_dist::ReadExResp                7                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           395                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1179                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1179                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1179                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        27328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        27328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   27328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               402                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     402    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 402                       # Request fanout histogram
system.membus.reqLayer2.occupancy              346840                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy             867760                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     29377600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 722                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           114                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1032                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  5                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                  9                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                 9                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            721                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1358                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          834                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2192                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        28992                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        23616                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    52608                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               420                       # Total snoops (count)
system.l2bus.snoopTraffic                        1472                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1150                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.046957                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.211638                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1096     95.30%     95.30% # Request fanout histogram
system.l2bus.snoop_fanout::1                       54      4.70%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1150                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              333600                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.1                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               671552                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              543600                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.9                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        29377600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     29377600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         3828                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3828                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3828                       # number of overall hits
system.cpu.icache.overall_hits::total            3828                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          562                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            562                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          562                       # number of overall misses
system.cpu.icache.overall_misses::total           562                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     24257200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     24257200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     24257200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     24257200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4390                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4390                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4390                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4390                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.128018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.128018                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.128018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.128018                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43162.277580                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43162.277580                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43162.277580                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43162.277580                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          126                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          126                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          110                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          110                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          110                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          110                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          452                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          452                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          452                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          452                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     18715200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     18715200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     18715200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     18715200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.102961                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.102961                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.102961                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.102961                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41405.309735                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41405.309735                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41405.309735                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41405.309735                       # average overall mshr miss latency
system.cpu.icache.replacements                    453                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3828                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3828                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          562                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           562                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     24257200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     24257200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4390                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4390                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.128018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.128018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43162.277580                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43162.277580                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          110                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          110                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          452                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          452                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     18715200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     18715200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.102961                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.102961                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41405.309735                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41405.309735                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     29377600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     29377600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4807956                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               709                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6781.320169                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           60                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              9233                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             9233                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     29377600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     29377600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     29377600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        11271                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            11271                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        11271                       # number of overall hits
system.cpu.dcache.overall_hits::total           11271                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          484                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            484                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          484                       # number of overall misses
system.cpu.dcache.overall_misses::total           484                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     20050400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     20050400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     20050400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     20050400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        11755                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        11755                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        11755                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        11755                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.041174                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.041174                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.041174                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.041174                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41426.446281                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41426.446281                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41426.446281                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41426.446281                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          113                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                28                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           91                       # number of writebacks
system.cpu.dcache.writebacks::total                91                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          250                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          250                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          250                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          250                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          234                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          234                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          234                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           44                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          278                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      9507600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9507600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      9507600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2847152                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     12354752                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019906                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019906                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019906                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023650                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 40630.769231                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40630.769231                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 40630.769231                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        64708                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44441.553957                       # average overall mshr miss latency
system.cpu.dcache.replacements                    278                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         8062                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            8062                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          475                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           475                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19579200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19579200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         8537                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         8537                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.055640                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.055640                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41219.368421                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41219.368421                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          250                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          250                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          225                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          225                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9043600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9043600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.026356                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.026356                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40193.777778                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40193.777778                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3209                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3209                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            9                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            9                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       471200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       471200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         3218                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3218                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002797                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002797                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 52355.555556                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52355.555556                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            9                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       464000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       464000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002797                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002797                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 51555.555556                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51555.555556                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           44                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           44                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2847152                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2847152                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        64708                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total        64708                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     29377600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     29377600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12132129                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1302                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           9318.071429                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   846.211631                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   177.788369                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.826379                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.173621                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          162                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          862                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          123                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          116                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          656                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.158203                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             23788                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            23788                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     29377600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             215                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             110                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            5                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 330                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            215                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            110                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            5                       # number of overall hits
system.l2cache.overall_hits::total                330                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           237                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           124                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           39                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               400                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          237                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          124                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           39                       # number of overall misses
system.l2cache.overall_misses::total              400                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     16361200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      8296000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2783560                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     27440760                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     16361200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      8296000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2783560                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     27440760                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          452                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          234                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           44                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             730                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          452                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          234                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           44                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            730                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.524336                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.529915                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.886364                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.547945                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.524336                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.529915                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.886364                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.547945                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 69034.599156                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 66903.225806                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 71373.333333                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68601.900000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 69034.599156                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 66903.225806                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 71373.333333                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68601.900000                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             23                       # number of writebacks
system.l2cache.writebacks::total                   23                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          237                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          124                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           39                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          400                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          237                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          124                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           39                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            3                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          403                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     14457200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      7304000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2471560                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     24232760                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     14457200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      7304000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2471560                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       165598                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     24398358                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.524336                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.529915                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.886364                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.547945                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.524336                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.529915                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.886364                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.552055                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 61000.843882                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 58903.225806                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 63373.333333                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60581.900000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 61000.843882                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 58903.225806                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 63373.333333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 55199.333333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60541.831266                       # average overall mshr miss latency
system.l2cache.replacements                       415                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           91                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           91                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           91                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           91                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           11                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           11                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            3                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       165598                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       165598                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 55199.333333                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 55199.333333                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            2                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                2                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            7                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              7                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       436400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       436400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total            9                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.777778                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.777778                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 62342.857143                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 62342.857143                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            7                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            7                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       380400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       380400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.777778                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.777778                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 54342.857143                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 54342.857143                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          215                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          108                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            5                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          328                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          237                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          117                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           39                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          393                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     16361200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      7859600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2783560                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     27004360                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          452                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          225                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           44                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          721                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.524336                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.520000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.886364                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.545076                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 69034.599156                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67176.068376                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 71373.333333                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68713.384224                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          237                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          117                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           39                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          393                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     14457200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      6923600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2471560                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     23852360                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.524336                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.520000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.886364                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.545076                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 61000.843882                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59176.068376                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 63373.333333                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60693.027990                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     29377600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     29377600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14082                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4511                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.121703                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    45.334922                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1136.452948                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1824.391290                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   943.287033                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   146.533808                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.011068                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.277454                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.445408                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.230295                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.035775                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1030                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3066                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           32                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4          987                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          176                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          196                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2694                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.251465                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.748535                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                12095                       # Number of tag accesses
system.l2cache.tags.data_accesses               12095                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     29377600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           15232                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            7936                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2496                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               25856                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        15232                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          15232                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1472                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1472                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              238                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              124                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           39                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            3                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  404                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            23                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  23                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          518490278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          270137792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     84962693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      6535592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              880126355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     518490278                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         518490278                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        50106203                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              50106203                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        50106203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         518490278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         270137792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     84962693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      6535592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             930232558                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
