
STM32F103C8T6_Structdemo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a9d8  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b6c  0800aae8  0800aae8  0000bae8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b654  0800b654  0000d1f0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b654  0800b654  0000c654  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b65c  0800b65c  0000d1f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b65c  0800b65c  0000c65c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b660  0800b660  0000c660  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f0  20000000  0800b664  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000334  200001f0  0800b854  0000d1f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000524  0800b854  0000d524  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000d1f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001245a  00000000  00000000  0000d219  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000323d  00000000  00000000  0001f673  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011d8  00000000  00000000  000228b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000dd7  00000000  00000000  00023a88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a4c3  00000000  00000000  0002485f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018f4e  00000000  00000000  0003ed22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f05a  00000000  00000000  00057c70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e6cca  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005f70  00000000  00000000  000e6d10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  000ecc80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001f0 	.word	0x200001f0
 800012c:	00000000 	.word	0x00000000
 8000130:	0800aad0 	.word	0x0800aad0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001f4 	.word	0x200001f4
 800014c:	0800aad0 	.word	0x0800aad0

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <__aeabi_drsub>:
 8000174:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000178:	e002      	b.n	8000180 <__adddf3>
 800017a:	bf00      	nop

0800017c <__aeabi_dsub>:
 800017c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000180 <__adddf3>:
 8000180:	b530      	push	{r4, r5, lr}
 8000182:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000186:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800018a:	ea94 0f05 	teq	r4, r5
 800018e:	bf08      	it	eq
 8000190:	ea90 0f02 	teqeq	r0, r2
 8000194:	bf1f      	itttt	ne
 8000196:	ea54 0c00 	orrsne.w	ip, r4, r0
 800019a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a6:	f000 80e2 	beq.w	800036e <__adddf3+0x1ee>
 80001aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001b2:	bfb8      	it	lt
 80001b4:	426d      	neglt	r5, r5
 80001b6:	dd0c      	ble.n	80001d2 <__adddf3+0x52>
 80001b8:	442c      	add	r4, r5
 80001ba:	ea80 0202 	eor.w	r2, r0, r2
 80001be:	ea81 0303 	eor.w	r3, r1, r3
 80001c2:	ea82 0000 	eor.w	r0, r2, r0
 80001c6:	ea83 0101 	eor.w	r1, r3, r1
 80001ca:	ea80 0202 	eor.w	r2, r0, r2
 80001ce:	ea81 0303 	eor.w	r3, r1, r3
 80001d2:	2d36      	cmp	r5, #54	@ 0x36
 80001d4:	bf88      	it	hi
 80001d6:	bd30      	pophi	{r4, r5, pc}
 80001d8:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e0:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x70>
 80001ea:	4240      	negs	r0, r0
 80001ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f0:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x84>
 80001fe:	4252      	negs	r2, r2
 8000200:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000204:	ea94 0f05 	teq	r4, r5
 8000208:	f000 80a7 	beq.w	800035a <__adddf3+0x1da>
 800020c:	f1a4 0401 	sub.w	r4, r4, #1
 8000210:	f1d5 0e20 	rsbs	lr, r5, #32
 8000214:	db0d      	blt.n	8000232 <__adddf3+0xb2>
 8000216:	fa02 fc0e 	lsl.w	ip, r2, lr
 800021a:	fa22 f205 	lsr.w	r2, r2, r5
 800021e:	1880      	adds	r0, r0, r2
 8000220:	f141 0100 	adc.w	r1, r1, #0
 8000224:	fa03 f20e 	lsl.w	r2, r3, lr
 8000228:	1880      	adds	r0, r0, r2
 800022a:	fa43 f305 	asr.w	r3, r3, r5
 800022e:	4159      	adcs	r1, r3
 8000230:	e00e      	b.n	8000250 <__adddf3+0xd0>
 8000232:	f1a5 0520 	sub.w	r5, r5, #32
 8000236:	f10e 0e20 	add.w	lr, lr, #32
 800023a:	2a01      	cmp	r2, #1
 800023c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000240:	bf28      	it	cs
 8000242:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	18c0      	adds	r0, r0, r3
 800024c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000250:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000254:	d507      	bpl.n	8000266 <__adddf3+0xe6>
 8000256:	f04f 0e00 	mov.w	lr, #0
 800025a:	f1dc 0c00 	rsbs	ip, ip, #0
 800025e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000262:	eb6e 0101 	sbc.w	r1, lr, r1
 8000266:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800026a:	d31b      	bcc.n	80002a4 <__adddf3+0x124>
 800026c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000270:	d30c      	bcc.n	800028c <__adddf3+0x10c>
 8000272:	0849      	lsrs	r1, r1, #1
 8000274:	ea5f 0030 	movs.w	r0, r0, rrx
 8000278:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800027c:	f104 0401 	add.w	r4, r4, #1
 8000280:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000284:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000288:	f080 809a 	bcs.w	80003c0 <__adddf3+0x240>
 800028c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000290:	bf08      	it	eq
 8000292:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000296:	f150 0000 	adcs.w	r0, r0, #0
 800029a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029e:	ea41 0105 	orr.w	r1, r1, r5
 80002a2:	bd30      	pop	{r4, r5, pc}
 80002a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a8:	4140      	adcs	r0, r0
 80002aa:	eb41 0101 	adc.w	r1, r1, r1
 80002ae:	3c01      	subs	r4, #1
 80002b0:	bf28      	it	cs
 80002b2:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002b6:	d2e9      	bcs.n	800028c <__adddf3+0x10c>
 80002b8:	f091 0f00 	teq	r1, #0
 80002bc:	bf04      	itt	eq
 80002be:	4601      	moveq	r1, r0
 80002c0:	2000      	moveq	r0, #0
 80002c2:	fab1 f381 	clz	r3, r1
 80002c6:	bf08      	it	eq
 80002c8:	3320      	addeq	r3, #32
 80002ca:	f1a3 030b 	sub.w	r3, r3, #11
 80002ce:	f1b3 0220 	subs.w	r2, r3, #32
 80002d2:	da0c      	bge.n	80002ee <__adddf3+0x16e>
 80002d4:	320c      	adds	r2, #12
 80002d6:	dd08      	ble.n	80002ea <__adddf3+0x16a>
 80002d8:	f102 0c14 	add.w	ip, r2, #20
 80002dc:	f1c2 020c 	rsb	r2, r2, #12
 80002e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e4:	fa21 f102 	lsr.w	r1, r1, r2
 80002e8:	e00c      	b.n	8000304 <__adddf3+0x184>
 80002ea:	f102 0214 	add.w	r2, r2, #20
 80002ee:	bfd8      	it	le
 80002f0:	f1c2 0c20 	rsble	ip, r2, #32
 80002f4:	fa01 f102 	lsl.w	r1, r1, r2
 80002f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002fc:	bfdc      	itt	le
 80002fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000302:	4090      	lslle	r0, r2
 8000304:	1ae4      	subs	r4, r4, r3
 8000306:	bfa2      	ittt	ge
 8000308:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800030c:	4329      	orrge	r1, r5
 800030e:	bd30      	popge	{r4, r5, pc}
 8000310:	ea6f 0404 	mvn.w	r4, r4
 8000314:	3c1f      	subs	r4, #31
 8000316:	da1c      	bge.n	8000352 <__adddf3+0x1d2>
 8000318:	340c      	adds	r4, #12
 800031a:	dc0e      	bgt.n	800033a <__adddf3+0x1ba>
 800031c:	f104 0414 	add.w	r4, r4, #20
 8000320:	f1c4 0220 	rsb	r2, r4, #32
 8000324:	fa20 f004 	lsr.w	r0, r0, r4
 8000328:	fa01 f302 	lsl.w	r3, r1, r2
 800032c:	ea40 0003 	orr.w	r0, r0, r3
 8000330:	fa21 f304 	lsr.w	r3, r1, r4
 8000334:	ea45 0103 	orr.w	r1, r5, r3
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	f1c4 040c 	rsb	r4, r4, #12
 800033e:	f1c4 0220 	rsb	r2, r4, #32
 8000342:	fa20 f002 	lsr.w	r0, r0, r2
 8000346:	fa01 f304 	lsl.w	r3, r1, r4
 800034a:	ea40 0003 	orr.w	r0, r0, r3
 800034e:	4629      	mov	r1, r5
 8000350:	bd30      	pop	{r4, r5, pc}
 8000352:	fa21 f004 	lsr.w	r0, r1, r4
 8000356:	4629      	mov	r1, r5
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	f094 0f00 	teq	r4, #0
 800035e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000362:	bf06      	itte	eq
 8000364:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000368:	3401      	addeq	r4, #1
 800036a:	3d01      	subne	r5, #1
 800036c:	e74e      	b.n	800020c <__adddf3+0x8c>
 800036e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000372:	bf18      	it	ne
 8000374:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000378:	d029      	beq.n	80003ce <__adddf3+0x24e>
 800037a:	ea94 0f05 	teq	r4, r5
 800037e:	bf08      	it	eq
 8000380:	ea90 0f02 	teqeq	r0, r2
 8000384:	d005      	beq.n	8000392 <__adddf3+0x212>
 8000386:	ea54 0c00 	orrs.w	ip, r4, r0
 800038a:	bf04      	itt	eq
 800038c:	4619      	moveq	r1, r3
 800038e:	4610      	moveq	r0, r2
 8000390:	bd30      	pop	{r4, r5, pc}
 8000392:	ea91 0f03 	teq	r1, r3
 8000396:	bf1e      	ittt	ne
 8000398:	2100      	movne	r1, #0
 800039a:	2000      	movne	r0, #0
 800039c:	bd30      	popne	{r4, r5, pc}
 800039e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003a2:	d105      	bne.n	80003b0 <__adddf3+0x230>
 80003a4:	0040      	lsls	r0, r0, #1
 80003a6:	4149      	adcs	r1, r1
 80003a8:	bf28      	it	cs
 80003aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003b4:	bf3c      	itt	cc
 80003b6:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003ba:	bd30      	popcc	{r4, r5, pc}
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003c4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d2:	bf1a      	itte	ne
 80003d4:	4619      	movne	r1, r3
 80003d6:	4610      	movne	r0, r2
 80003d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003dc:	bf1c      	itt	ne
 80003de:	460b      	movne	r3, r1
 80003e0:	4602      	movne	r2, r0
 80003e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e6:	bf06      	itte	eq
 80003e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003ec:	ea91 0f03 	teqeq	r1, r3
 80003f0:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	bf00      	nop

080003f8 <__aeabi_ui2d>:
 80003f8:	f090 0f00 	teq	r0, #0
 80003fc:	bf04      	itt	eq
 80003fe:	2100      	moveq	r1, #0
 8000400:	4770      	bxeq	lr
 8000402:	b530      	push	{r4, r5, lr}
 8000404:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000408:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800040c:	f04f 0500 	mov.w	r5, #0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e750      	b.n	80002b8 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_i2d>:
 8000418:	f090 0f00 	teq	r0, #0
 800041c:	bf04      	itt	eq
 800041e:	2100      	moveq	r1, #0
 8000420:	4770      	bxeq	lr
 8000422:	b530      	push	{r4, r5, lr}
 8000424:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000428:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800042c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000430:	bf48      	it	mi
 8000432:	4240      	negmi	r0, r0
 8000434:	f04f 0100 	mov.w	r1, #0
 8000438:	e73e      	b.n	80002b8 <__adddf3+0x138>
 800043a:	bf00      	nop

0800043c <__aeabi_f2d>:
 800043c:	0042      	lsls	r2, r0, #1
 800043e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000442:	ea4f 0131 	mov.w	r1, r1, rrx
 8000446:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800044a:	bf1f      	itttt	ne
 800044c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000450:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000454:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000458:	4770      	bxne	lr
 800045a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800045e:	bf08      	it	eq
 8000460:	4770      	bxeq	lr
 8000462:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000466:	bf04      	itt	eq
 8000468:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000474:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000478:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800047c:	e71c      	b.n	80002b8 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_ul2d>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	f04f 0500 	mov.w	r5, #0
 800048e:	e00a      	b.n	80004a6 <__aeabi_l2d+0x16>

08000490 <__aeabi_l2d>:
 8000490:	ea50 0201 	orrs.w	r2, r0, r1
 8000494:	bf08      	it	eq
 8000496:	4770      	bxeq	lr
 8000498:	b530      	push	{r4, r5, lr}
 800049a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800049e:	d502      	bpl.n	80004a6 <__aeabi_l2d+0x16>
 80004a0:	4240      	negs	r0, r0
 80004a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004aa:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b2:	f43f aed8 	beq.w	8000266 <__adddf3+0xe6>
 80004b6:	f04f 0203 	mov.w	r2, #3
 80004ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004be:	bf18      	it	ne
 80004c0:	3203      	addne	r2, #3
 80004c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c6:	bf18      	it	ne
 80004c8:	3203      	addne	r2, #3
 80004ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ce:	f1c2 0320 	rsb	r3, r2, #32
 80004d2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d6:	fa20 f002 	lsr.w	r0, r0, r2
 80004da:	fa01 fe03 	lsl.w	lr, r1, r3
 80004de:	ea40 000e 	orr.w	r0, r0, lr
 80004e2:	fa21 f102 	lsr.w	r1, r1, r2
 80004e6:	4414      	add	r4, r2
 80004e8:	e6bd      	b.n	8000266 <__adddf3+0xe6>
 80004ea:	bf00      	nop

080004ec <__aeabi_dmul>:
 80004ec:	b570      	push	{r4, r5, r6, lr}
 80004ee:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004f2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004fa:	bf1d      	ittte	ne
 80004fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000500:	ea94 0f0c 	teqne	r4, ip
 8000504:	ea95 0f0c 	teqne	r5, ip
 8000508:	f000 f8de 	bleq	80006c8 <__aeabi_dmul+0x1dc>
 800050c:	442c      	add	r4, r5
 800050e:	ea81 0603 	eor.w	r6, r1, r3
 8000512:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000516:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800051a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051e:	bf18      	it	ne
 8000520:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000524:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000528:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800052c:	d038      	beq.n	80005a0 <__aeabi_dmul+0xb4>
 800052e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000532:	f04f 0500 	mov.w	r5, #0
 8000536:	fbe1 e502 	umlal	lr, r5, r1, r2
 800053a:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800053e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000542:	f04f 0600 	mov.w	r6, #0
 8000546:	fbe1 5603 	umlal	r5, r6, r1, r3
 800054a:	f09c 0f00 	teq	ip, #0
 800054e:	bf18      	it	ne
 8000550:	f04e 0e01 	orrne.w	lr, lr, #1
 8000554:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000558:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 800055c:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000560:	d204      	bcs.n	800056c <__aeabi_dmul+0x80>
 8000562:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000566:	416d      	adcs	r5, r5
 8000568:	eb46 0606 	adc.w	r6, r6, r6
 800056c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000570:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000574:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000578:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800057c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000580:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000584:	bf88      	it	hi
 8000586:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800058a:	d81e      	bhi.n	80005ca <__aeabi_dmul+0xde>
 800058c:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000590:	bf08      	it	eq
 8000592:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000596:	f150 0000 	adcs.w	r0, r0, #0
 800059a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059e:	bd70      	pop	{r4, r5, r6, pc}
 80005a0:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005a4:	ea46 0101 	orr.w	r1, r6, r1
 80005a8:	ea40 0002 	orr.w	r0, r0, r2
 80005ac:	ea81 0103 	eor.w	r1, r1, r3
 80005b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b4:	bfc2      	ittt	gt
 80005b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005be:	bd70      	popgt	{r4, r5, r6, pc}
 80005c0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005c4:	f04f 0e00 	mov.w	lr, #0
 80005c8:	3c01      	subs	r4, #1
 80005ca:	f300 80ab 	bgt.w	8000724 <__aeabi_dmul+0x238>
 80005ce:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005d2:	bfde      	ittt	le
 80005d4:	2000      	movle	r0, #0
 80005d6:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005da:	bd70      	pople	{r4, r5, r6, pc}
 80005dc:	f1c4 0400 	rsb	r4, r4, #0
 80005e0:	3c20      	subs	r4, #32
 80005e2:	da35      	bge.n	8000650 <__aeabi_dmul+0x164>
 80005e4:	340c      	adds	r4, #12
 80005e6:	dc1b      	bgt.n	8000620 <__aeabi_dmul+0x134>
 80005e8:	f104 0414 	add.w	r4, r4, #20
 80005ec:	f1c4 0520 	rsb	r5, r4, #32
 80005f0:	fa00 f305 	lsl.w	r3, r0, r5
 80005f4:	fa20 f004 	lsr.w	r0, r0, r4
 80005f8:	fa01 f205 	lsl.w	r2, r1, r5
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000604:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000608:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800060c:	fa21 f604 	lsr.w	r6, r1, r4
 8000610:	eb42 0106 	adc.w	r1, r2, r6
 8000614:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000618:	bf08      	it	eq
 800061a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061e:	bd70      	pop	{r4, r5, r6, pc}
 8000620:	f1c4 040c 	rsb	r4, r4, #12
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f304 	lsl.w	r3, r0, r4
 800062c:	fa20 f005 	lsr.w	r0, r0, r5
 8000630:	fa01 f204 	lsl.w	r2, r1, r4
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800063c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000640:	f141 0100 	adc.w	r1, r1, #0
 8000644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000648:	bf08      	it	eq
 800064a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f205 	lsl.w	r2, r0, r5
 8000658:	ea4e 0e02 	orr.w	lr, lr, r2
 800065c:	fa20 f304 	lsr.w	r3, r0, r4
 8000660:	fa01 f205 	lsl.w	r2, r1, r5
 8000664:	ea43 0302 	orr.w	r3, r3, r2
 8000668:	fa21 f004 	lsr.w	r0, r1, r4
 800066c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000670:	fa21 f204 	lsr.w	r2, r1, r4
 8000674:	ea20 0002 	bic.w	r0, r0, r2
 8000678:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800067c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000680:	bf08      	it	eq
 8000682:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000686:	bd70      	pop	{r4, r5, r6, pc}
 8000688:	f094 0f00 	teq	r4, #0
 800068c:	d10f      	bne.n	80006ae <__aeabi_dmul+0x1c2>
 800068e:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000692:	0040      	lsls	r0, r0, #1
 8000694:	eb41 0101 	adc.w	r1, r1, r1
 8000698:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800069c:	bf08      	it	eq
 800069e:	3c01      	subeq	r4, #1
 80006a0:	d0f7      	beq.n	8000692 <__aeabi_dmul+0x1a6>
 80006a2:	ea41 0106 	orr.w	r1, r1, r6
 80006a6:	f095 0f00 	teq	r5, #0
 80006aa:	bf18      	it	ne
 80006ac:	4770      	bxne	lr
 80006ae:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80006b2:	0052      	lsls	r2, r2, #1
 80006b4:	eb43 0303 	adc.w	r3, r3, r3
 80006b8:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006bc:	bf08      	it	eq
 80006be:	3d01      	subeq	r5, #1
 80006c0:	d0f7      	beq.n	80006b2 <__aeabi_dmul+0x1c6>
 80006c2:	ea43 0306 	orr.w	r3, r3, r6
 80006c6:	4770      	bx	lr
 80006c8:	ea94 0f0c 	teq	r4, ip
 80006cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006d0:	bf18      	it	ne
 80006d2:	ea95 0f0c 	teqne	r5, ip
 80006d6:	d00c      	beq.n	80006f2 <__aeabi_dmul+0x206>
 80006d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006dc:	bf18      	it	ne
 80006de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e2:	d1d1      	bne.n	8000688 <__aeabi_dmul+0x19c>
 80006e4:	ea81 0103 	eor.w	r1, r1, r3
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006ec:	f04f 0000 	mov.w	r0, #0
 80006f0:	bd70      	pop	{r4, r5, r6, pc}
 80006f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f6:	bf06      	itte	eq
 80006f8:	4610      	moveq	r0, r2
 80006fa:	4619      	moveq	r1, r3
 80006fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000700:	d019      	beq.n	8000736 <__aeabi_dmul+0x24a>
 8000702:	ea94 0f0c 	teq	r4, ip
 8000706:	d102      	bne.n	800070e <__aeabi_dmul+0x222>
 8000708:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800070c:	d113      	bne.n	8000736 <__aeabi_dmul+0x24a>
 800070e:	ea95 0f0c 	teq	r5, ip
 8000712:	d105      	bne.n	8000720 <__aeabi_dmul+0x234>
 8000714:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000718:	bf1c      	itt	ne
 800071a:	4610      	movne	r0, r2
 800071c:	4619      	movne	r1, r3
 800071e:	d10a      	bne.n	8000736 <__aeabi_dmul+0x24a>
 8000720:	ea81 0103 	eor.w	r1, r1, r3
 8000724:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000728:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800072c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000730:	f04f 0000 	mov.w	r0, #0
 8000734:	bd70      	pop	{r4, r5, r6, pc}
 8000736:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800073a:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800073e:	bd70      	pop	{r4, r5, r6, pc}

08000740 <__aeabi_ddiv>:
 8000740:	b570      	push	{r4, r5, r6, lr}
 8000742:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000746:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800074a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074e:	bf1d      	ittte	ne
 8000750:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000754:	ea94 0f0c 	teqne	r4, ip
 8000758:	ea95 0f0c 	teqne	r5, ip
 800075c:	f000 f8a7 	bleq	80008ae <__aeabi_ddiv+0x16e>
 8000760:	eba4 0405 	sub.w	r4, r4, r5
 8000764:	ea81 0e03 	eor.w	lr, r1, r3
 8000768:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800076c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000770:	f000 8088 	beq.w	8000884 <__aeabi_ddiv+0x144>
 8000774:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000778:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 800077c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000780:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000784:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000788:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800078c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000790:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000794:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000798:	429d      	cmp	r5, r3
 800079a:	bf08      	it	eq
 800079c:	4296      	cmpeq	r6, r2
 800079e:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007a2:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007a6:	d202      	bcs.n	80007ae <__aeabi_ddiv+0x6e>
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	1ab6      	subs	r6, r6, r2
 80007b0:	eb65 0503 	sbc.w	r5, r5, r3
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007be:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	ebb6 0e02 	subs.w	lr, r6, r2
 800080e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000812:	bf22      	ittt	cs
 8000814:	1ab6      	subcs	r6, r6, r2
 8000816:	4675      	movcs	r5, lr
 8000818:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800081c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000820:	d018      	beq.n	8000854 <__aeabi_ddiv+0x114>
 8000822:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000826:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800082a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000832:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000836:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800083a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083e:	d1c0      	bne.n	80007c2 <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	d10b      	bne.n	800085e <__aeabi_ddiv+0x11e>
 8000846:	ea41 0100 	orr.w	r1, r1, r0
 800084a:	f04f 0000 	mov.w	r0, #0
 800084e:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000852:	e7b6      	b.n	80007c2 <__aeabi_ddiv+0x82>
 8000854:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000858:	bf04      	itt	eq
 800085a:	4301      	orreq	r1, r0
 800085c:	2000      	moveq	r0, #0
 800085e:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000862:	bf88      	it	hi
 8000864:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000868:	f63f aeaf 	bhi.w	80005ca <__aeabi_dmul+0xde>
 800086c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000870:	bf04      	itt	eq
 8000872:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000876:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800087a:	f150 0000 	adcs.w	r0, r0, #0
 800087e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000882:	bd70      	pop	{r4, r5, r6, pc}
 8000884:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000888:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800088c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000890:	bfc2      	ittt	gt
 8000892:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000896:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800089a:	bd70      	popgt	{r4, r5, r6, pc}
 800089c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008a0:	f04f 0e00 	mov.w	lr, #0
 80008a4:	3c01      	subs	r4, #1
 80008a6:	e690      	b.n	80005ca <__aeabi_dmul+0xde>
 80008a8:	ea45 0e06 	orr.w	lr, r5, r6
 80008ac:	e68d      	b.n	80005ca <__aeabi_dmul+0xde>
 80008ae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008b2:	ea94 0f0c 	teq	r4, ip
 80008b6:	bf08      	it	eq
 80008b8:	ea95 0f0c 	teqeq	r5, ip
 80008bc:	f43f af3b 	beq.w	8000736 <__aeabi_dmul+0x24a>
 80008c0:	ea94 0f0c 	teq	r4, ip
 80008c4:	d10a      	bne.n	80008dc <__aeabi_ddiv+0x19c>
 80008c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ca:	f47f af34 	bne.w	8000736 <__aeabi_dmul+0x24a>
 80008ce:	ea95 0f0c 	teq	r5, ip
 80008d2:	f47f af25 	bne.w	8000720 <__aeabi_dmul+0x234>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e72c      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008dc:	ea95 0f0c 	teq	r5, ip
 80008e0:	d106      	bne.n	80008f0 <__aeabi_ddiv+0x1b0>
 80008e2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e6:	f43f aefd 	beq.w	80006e4 <__aeabi_dmul+0x1f8>
 80008ea:	4610      	mov	r0, r2
 80008ec:	4619      	mov	r1, r3
 80008ee:	e722      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f4:	bf18      	it	ne
 80008f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fa:	f47f aec5 	bne.w	8000688 <__aeabi_dmul+0x19c>
 80008fe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000902:	f47f af0d 	bne.w	8000720 <__aeabi_dmul+0x234>
 8000906:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800090a:	f47f aeeb 	bne.w	80006e4 <__aeabi_dmul+0x1f8>
 800090e:	e712      	b.n	8000736 <__aeabi_dmul+0x24a>

08000910 <__gedf2>:
 8000910:	f04f 3cff 	mov.w	ip, #4294967295
 8000914:	e006      	b.n	8000924 <__cmpdf2+0x4>
 8000916:	bf00      	nop

08000918 <__ledf2>:
 8000918:	f04f 0c01 	mov.w	ip, #1
 800091c:	e002      	b.n	8000924 <__cmpdf2+0x4>
 800091e:	bf00      	nop

08000920 <__cmpdf2>:
 8000920:	f04f 0c01 	mov.w	ip, #1
 8000924:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000928:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800092c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000930:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000934:	bf18      	it	ne
 8000936:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800093a:	d01b      	beq.n	8000974 <__cmpdf2+0x54>
 800093c:	b001      	add	sp, #4
 800093e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000942:	bf0c      	ite	eq
 8000944:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000948:	ea91 0f03 	teqne	r1, r3
 800094c:	bf02      	ittt	eq
 800094e:	ea90 0f02 	teqeq	r0, r2
 8000952:	2000      	moveq	r0, #0
 8000954:	4770      	bxeq	lr
 8000956:	f110 0f00 	cmn.w	r0, #0
 800095a:	ea91 0f03 	teq	r1, r3
 800095e:	bf58      	it	pl
 8000960:	4299      	cmppl	r1, r3
 8000962:	bf08      	it	eq
 8000964:	4290      	cmpeq	r0, r2
 8000966:	bf2c      	ite	cs
 8000968:	17d8      	asrcs	r0, r3, #31
 800096a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800096e:	f040 0001 	orr.w	r0, r0, #1
 8000972:	4770      	bx	lr
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	d102      	bne.n	8000984 <__cmpdf2+0x64>
 800097e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000982:	d107      	bne.n	8000994 <__cmpdf2+0x74>
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	d1d6      	bne.n	800093c <__cmpdf2+0x1c>
 800098e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000992:	d0d3      	beq.n	800093c <__cmpdf2+0x1c>
 8000994:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <__aeabi_cdrcmple>:
 800099c:	4684      	mov	ip, r0
 800099e:	4610      	mov	r0, r2
 80009a0:	4662      	mov	r2, ip
 80009a2:	468c      	mov	ip, r1
 80009a4:	4619      	mov	r1, r3
 80009a6:	4663      	mov	r3, ip
 80009a8:	e000      	b.n	80009ac <__aeabi_cdcmpeq>
 80009aa:	bf00      	nop

080009ac <__aeabi_cdcmpeq>:
 80009ac:	b501      	push	{r0, lr}
 80009ae:	f7ff ffb7 	bl	8000920 <__cmpdf2>
 80009b2:	2800      	cmp	r0, #0
 80009b4:	bf48      	it	mi
 80009b6:	f110 0f00 	cmnmi.w	r0, #0
 80009ba:	bd01      	pop	{r0, pc}

080009bc <__aeabi_dcmpeq>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff fff4 	bl	80009ac <__aeabi_cdcmpeq>
 80009c4:	bf0c      	ite	eq
 80009c6:	2001      	moveq	r0, #1
 80009c8:	2000      	movne	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmplt>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffea 	bl	80009ac <__aeabi_cdcmpeq>
 80009d8:	bf34      	ite	cc
 80009da:	2001      	movcc	r0, #1
 80009dc:	2000      	movcs	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmple>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffe0 	bl	80009ac <__aeabi_cdcmpeq>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpge>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffce 	bl	800099c <__aeabi_cdrcmple>
 8000a00:	bf94      	ite	ls
 8000a02:	2001      	movls	r0, #1
 8000a04:	2000      	movhi	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpgt>:
 8000a0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a10:	f7ff ffc4 	bl	800099c <__aeabi_cdrcmple>
 8000a14:	bf34      	ite	cc
 8000a16:	2001      	movcc	r0, #1
 8000a18:	2000      	movcs	r0, #0
 8000a1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1e:	bf00      	nop

08000a20 <__aeabi_dcmpun>:
 8000a20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d102      	bne.n	8000a30 <__aeabi_dcmpun+0x10>
 8000a2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a2e:	d10a      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__aeabi_dcmpun+0x20>
 8000a3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a3e:	d102      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a40:	f04f 0000 	mov.w	r0, #0
 8000a44:	4770      	bx	lr
 8000a46:	f04f 0001 	mov.w	r0, #1
 8000a4a:	4770      	bx	lr

08000a4c <__aeabi_d2iz>:
 8000a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a54:	d215      	bcs.n	8000a82 <__aeabi_d2iz+0x36>
 8000a56:	d511      	bpl.n	8000a7c <__aeabi_d2iz+0x30>
 8000a58:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d912      	bls.n	8000a88 <__aeabi_d2iz+0x3c>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a72:	fa23 f002 	lsr.w	r0, r3, r2
 8000a76:	bf18      	it	ne
 8000a78:	4240      	negne	r0, r0
 8000a7a:	4770      	bx	lr
 8000a7c:	f04f 0000 	mov.w	r0, #0
 8000a80:	4770      	bx	lr
 8000a82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a86:	d105      	bne.n	8000a94 <__aeabi_d2iz+0x48>
 8000a88:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a8c:	bf08      	it	eq
 8000a8e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a92:	4770      	bx	lr
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop

08000a9c <__aeabi_d2uiz>:
 8000a9c:	004a      	lsls	r2, r1, #1
 8000a9e:	d211      	bcs.n	8000ac4 <__aeabi_d2uiz+0x28>
 8000aa0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000aa4:	d211      	bcs.n	8000aca <__aeabi_d2uiz+0x2e>
 8000aa6:	d50d      	bpl.n	8000ac4 <__aeabi_d2uiz+0x28>
 8000aa8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000aac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab0:	d40e      	bmi.n	8000ad0 <__aeabi_d2uiz+0x34>
 8000ab2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ab6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000abe:	fa23 f002 	lsr.w	r0, r3, r2
 8000ac2:	4770      	bx	lr
 8000ac4:	f04f 0000 	mov.w	r0, #0
 8000ac8:	4770      	bx	lr
 8000aca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ace:	d102      	bne.n	8000ad6 <__aeabi_d2uiz+0x3a>
 8000ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ad4:	4770      	bx	lr
 8000ad6:	f04f 0000 	mov.w	r0, #0
 8000ada:	4770      	bx	lr

08000adc <__aeabi_d2f>:
 8000adc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ae0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ae4:	bf24      	itt	cs
 8000ae6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000aea:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000aee:	d90d      	bls.n	8000b0c <__aeabi_d2f+0x30>
 8000af0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000af4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000af8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000afc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b00:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b04:	bf08      	it	eq
 8000b06:	f020 0001 	biceq.w	r0, r0, #1
 8000b0a:	4770      	bx	lr
 8000b0c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b10:	d121      	bne.n	8000b56 <__aeabi_d2f+0x7a>
 8000b12:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b16:	bfbc      	itt	lt
 8000b18:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b1c:	4770      	bxlt	lr
 8000b1e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b22:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b26:	f1c2 0218 	rsb	r2, r2, #24
 8000b2a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b2e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b32:	fa20 f002 	lsr.w	r0, r0, r2
 8000b36:	bf18      	it	ne
 8000b38:	f040 0001 	orrne.w	r0, r0, #1
 8000b3c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b40:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b44:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b48:	ea40 000c 	orr.w	r0, r0, ip
 8000b4c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b50:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b54:	e7cc      	b.n	8000af0 <__aeabi_d2f+0x14>
 8000b56:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b5a:	d107      	bne.n	8000b6c <__aeabi_d2f+0x90>
 8000b5c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b60:	bf1e      	ittt	ne
 8000b62:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b66:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b6a:	4770      	bxne	lr
 8000b6c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b70:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b74:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop

08000b7c <__aeabi_frsub>:
 8000b7c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b80:	e002      	b.n	8000b88 <__addsf3>
 8000b82:	bf00      	nop

08000b84 <__aeabi_fsub>:
 8000b84:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b88 <__addsf3>:
 8000b88:	0042      	lsls	r2, r0, #1
 8000b8a:	bf1f      	itttt	ne
 8000b8c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b90:	ea92 0f03 	teqne	r2, r3
 8000b94:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b98:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b9c:	d06a      	beq.n	8000c74 <__addsf3+0xec>
 8000b9e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000ba2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ba6:	bfc1      	itttt	gt
 8000ba8:	18d2      	addgt	r2, r2, r3
 8000baa:	4041      	eorgt	r1, r0
 8000bac:	4048      	eorgt	r0, r1
 8000bae:	4041      	eorgt	r1, r0
 8000bb0:	bfb8      	it	lt
 8000bb2:	425b      	neglt	r3, r3
 8000bb4:	2b19      	cmp	r3, #25
 8000bb6:	bf88      	it	hi
 8000bb8:	4770      	bxhi	lr
 8000bba:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000bbe:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bc2:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bc6:	bf18      	it	ne
 8000bc8:	4240      	negne	r0, r0
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bd2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bd6:	bf18      	it	ne
 8000bd8:	4249      	negne	r1, r1
 8000bda:	ea92 0f03 	teq	r2, r3
 8000bde:	d03f      	beq.n	8000c60 <__addsf3+0xd8>
 8000be0:	f1a2 0201 	sub.w	r2, r2, #1
 8000be4:	fa41 fc03 	asr.w	ip, r1, r3
 8000be8:	eb10 000c 	adds.w	r0, r0, ip
 8000bec:	f1c3 0320 	rsb	r3, r3, #32
 8000bf0:	fa01 f103 	lsl.w	r1, r1, r3
 8000bf4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bf8:	d502      	bpl.n	8000c00 <__addsf3+0x78>
 8000bfa:	4249      	negs	r1, r1
 8000bfc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c00:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000c04:	d313      	bcc.n	8000c2e <__addsf3+0xa6>
 8000c06:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000c0a:	d306      	bcc.n	8000c1a <__addsf3+0x92>
 8000c0c:	0840      	lsrs	r0, r0, #1
 8000c0e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c12:	f102 0201 	add.w	r2, r2, #1
 8000c16:	2afe      	cmp	r2, #254	@ 0xfe
 8000c18:	d251      	bcs.n	8000cbe <__addsf3+0x136>
 8000c1a:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c1e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c22:	bf08      	it	eq
 8000c24:	f020 0001 	biceq.w	r0, r0, #1
 8000c28:	ea40 0003 	orr.w	r0, r0, r3
 8000c2c:	4770      	bx	lr
 8000c2e:	0049      	lsls	r1, r1, #1
 8000c30:	eb40 0000 	adc.w	r0, r0, r0
 8000c34:	3a01      	subs	r2, #1
 8000c36:	bf28      	it	cs
 8000c38:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c3c:	d2ed      	bcs.n	8000c1a <__addsf3+0x92>
 8000c3e:	fab0 fc80 	clz	ip, r0
 8000c42:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c46:	ebb2 020c 	subs.w	r2, r2, ip
 8000c4a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c4e:	bfaa      	itet	ge
 8000c50:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c54:	4252      	neglt	r2, r2
 8000c56:	4318      	orrge	r0, r3
 8000c58:	bfbc      	itt	lt
 8000c5a:	40d0      	lsrlt	r0, r2
 8000c5c:	4318      	orrlt	r0, r3
 8000c5e:	4770      	bx	lr
 8000c60:	f092 0f00 	teq	r2, #0
 8000c64:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c68:	bf06      	itte	eq
 8000c6a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c6e:	3201      	addeq	r2, #1
 8000c70:	3b01      	subne	r3, #1
 8000c72:	e7b5      	b.n	8000be0 <__addsf3+0x58>
 8000c74:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c78:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c7c:	bf18      	it	ne
 8000c7e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c82:	d021      	beq.n	8000cc8 <__addsf3+0x140>
 8000c84:	ea92 0f03 	teq	r2, r3
 8000c88:	d004      	beq.n	8000c94 <__addsf3+0x10c>
 8000c8a:	f092 0f00 	teq	r2, #0
 8000c8e:	bf08      	it	eq
 8000c90:	4608      	moveq	r0, r1
 8000c92:	4770      	bx	lr
 8000c94:	ea90 0f01 	teq	r0, r1
 8000c98:	bf1c      	itt	ne
 8000c9a:	2000      	movne	r0, #0
 8000c9c:	4770      	bxne	lr
 8000c9e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000ca2:	d104      	bne.n	8000cae <__addsf3+0x126>
 8000ca4:	0040      	lsls	r0, r0, #1
 8000ca6:	bf28      	it	cs
 8000ca8:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000cac:	4770      	bx	lr
 8000cae:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000cb2:	bf3c      	itt	cc
 8000cb4:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000cb8:	4770      	bxcc	lr
 8000cba:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000cbe:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cc2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc6:	4770      	bx	lr
 8000cc8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ccc:	bf16      	itet	ne
 8000cce:	4608      	movne	r0, r1
 8000cd0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cd4:	4601      	movne	r1, r0
 8000cd6:	0242      	lsls	r2, r0, #9
 8000cd8:	bf06      	itte	eq
 8000cda:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cde:	ea90 0f01 	teqeq	r0, r1
 8000ce2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000ce6:	4770      	bx	lr

08000ce8 <__aeabi_ui2f>:
 8000ce8:	f04f 0300 	mov.w	r3, #0
 8000cec:	e004      	b.n	8000cf8 <__aeabi_i2f+0x8>
 8000cee:	bf00      	nop

08000cf0 <__aeabi_i2f>:
 8000cf0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000cf4:	bf48      	it	mi
 8000cf6:	4240      	negmi	r0, r0
 8000cf8:	ea5f 0c00 	movs.w	ip, r0
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000d04:	4601      	mov	r1, r0
 8000d06:	f04f 0000 	mov.w	r0, #0
 8000d0a:	e01c      	b.n	8000d46 <__aeabi_l2f+0x2a>

08000d0c <__aeabi_ul2f>:
 8000d0c:	ea50 0201 	orrs.w	r2, r0, r1
 8000d10:	bf08      	it	eq
 8000d12:	4770      	bxeq	lr
 8000d14:	f04f 0300 	mov.w	r3, #0
 8000d18:	e00a      	b.n	8000d30 <__aeabi_l2f+0x14>
 8000d1a:	bf00      	nop

08000d1c <__aeabi_l2f>:
 8000d1c:	ea50 0201 	orrs.w	r2, r0, r1
 8000d20:	bf08      	it	eq
 8000d22:	4770      	bxeq	lr
 8000d24:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d28:	d502      	bpl.n	8000d30 <__aeabi_l2f+0x14>
 8000d2a:	4240      	negs	r0, r0
 8000d2c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d30:	ea5f 0c01 	movs.w	ip, r1
 8000d34:	bf02      	ittt	eq
 8000d36:	4684      	moveq	ip, r0
 8000d38:	4601      	moveq	r1, r0
 8000d3a:	2000      	moveq	r0, #0
 8000d3c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d40:	bf08      	it	eq
 8000d42:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d46:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d4a:	fabc f28c 	clz	r2, ip
 8000d4e:	3a08      	subs	r2, #8
 8000d50:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d54:	db10      	blt.n	8000d78 <__aeabi_l2f+0x5c>
 8000d56:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d5a:	4463      	add	r3, ip
 8000d5c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d60:	f1c2 0220 	rsb	r2, r2, #32
 8000d64:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d68:	fa20 f202 	lsr.w	r2, r0, r2
 8000d6c:	eb43 0002 	adc.w	r0, r3, r2
 8000d70:	bf08      	it	eq
 8000d72:	f020 0001 	biceq.w	r0, r0, #1
 8000d76:	4770      	bx	lr
 8000d78:	f102 0220 	add.w	r2, r2, #32
 8000d7c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d80:	f1c2 0220 	rsb	r2, r2, #32
 8000d84:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d88:	fa21 f202 	lsr.w	r2, r1, r2
 8000d8c:	eb43 0002 	adc.w	r0, r3, r2
 8000d90:	bf08      	it	eq
 8000d92:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d96:	4770      	bx	lr

08000d98 <__aeabi_fmul>:
 8000d98:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d9c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000da0:	bf1e      	ittt	ne
 8000da2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000da6:	ea92 0f0c 	teqne	r2, ip
 8000daa:	ea93 0f0c 	teqne	r3, ip
 8000dae:	d06f      	beq.n	8000e90 <__aeabi_fmul+0xf8>
 8000db0:	441a      	add	r2, r3
 8000db2:	ea80 0c01 	eor.w	ip, r0, r1
 8000db6:	0240      	lsls	r0, r0, #9
 8000db8:	bf18      	it	ne
 8000dba:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000dbe:	d01e      	beq.n	8000dfe <__aeabi_fmul+0x66>
 8000dc0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000dc4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000dc8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000dcc:	fba0 3101 	umull	r3, r1, r0, r1
 8000dd0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000dd4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dd8:	bf3e      	ittt	cc
 8000dda:	0049      	lslcc	r1, r1, #1
 8000ddc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000de0:	005b      	lslcc	r3, r3, #1
 8000de2:	ea40 0001 	orr.w	r0, r0, r1
 8000de6:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dea:	2afd      	cmp	r2, #253	@ 0xfd
 8000dec:	d81d      	bhi.n	8000e2a <__aeabi_fmul+0x92>
 8000dee:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000df2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000df6:	bf08      	it	eq
 8000df8:	f020 0001 	biceq.w	r0, r0, #1
 8000dfc:	4770      	bx	lr
 8000dfe:	f090 0f00 	teq	r0, #0
 8000e02:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000e06:	bf08      	it	eq
 8000e08:	0249      	lsleq	r1, r1, #9
 8000e0a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e0e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e12:	3a7f      	subs	r2, #127	@ 0x7f
 8000e14:	bfc2      	ittt	gt
 8000e16:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e1a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e1e:	4770      	bxgt	lr
 8000e20:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e24:	f04f 0300 	mov.w	r3, #0
 8000e28:	3a01      	subs	r2, #1
 8000e2a:	dc5d      	bgt.n	8000ee8 <__aeabi_fmul+0x150>
 8000e2c:	f112 0f19 	cmn.w	r2, #25
 8000e30:	bfdc      	itt	le
 8000e32:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e36:	4770      	bxle	lr
 8000e38:	f1c2 0200 	rsb	r2, r2, #0
 8000e3c:	0041      	lsls	r1, r0, #1
 8000e3e:	fa21 f102 	lsr.w	r1, r1, r2
 8000e42:	f1c2 0220 	rsb	r2, r2, #32
 8000e46:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e4a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e4e:	f140 0000 	adc.w	r0, r0, #0
 8000e52:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e56:	bf08      	it	eq
 8000e58:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e5c:	4770      	bx	lr
 8000e5e:	f092 0f00 	teq	r2, #0
 8000e62:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e66:	bf02      	ittt	eq
 8000e68:	0040      	lsleq	r0, r0, #1
 8000e6a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e6e:	3a01      	subeq	r2, #1
 8000e70:	d0f9      	beq.n	8000e66 <__aeabi_fmul+0xce>
 8000e72:	ea40 000c 	orr.w	r0, r0, ip
 8000e76:	f093 0f00 	teq	r3, #0
 8000e7a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e7e:	bf02      	ittt	eq
 8000e80:	0049      	lsleq	r1, r1, #1
 8000e82:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e86:	3b01      	subeq	r3, #1
 8000e88:	d0f9      	beq.n	8000e7e <__aeabi_fmul+0xe6>
 8000e8a:	ea41 010c 	orr.w	r1, r1, ip
 8000e8e:	e78f      	b.n	8000db0 <__aeabi_fmul+0x18>
 8000e90:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e94:	ea92 0f0c 	teq	r2, ip
 8000e98:	bf18      	it	ne
 8000e9a:	ea93 0f0c 	teqne	r3, ip
 8000e9e:	d00a      	beq.n	8000eb6 <__aeabi_fmul+0x11e>
 8000ea0:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000ea4:	bf18      	it	ne
 8000ea6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000eaa:	d1d8      	bne.n	8000e5e <__aeabi_fmul+0xc6>
 8000eac:	ea80 0001 	eor.w	r0, r0, r1
 8000eb0:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000eb4:	4770      	bx	lr
 8000eb6:	f090 0f00 	teq	r0, #0
 8000eba:	bf17      	itett	ne
 8000ebc:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000ec0:	4608      	moveq	r0, r1
 8000ec2:	f091 0f00 	teqne	r1, #0
 8000ec6:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eca:	d014      	beq.n	8000ef6 <__aeabi_fmul+0x15e>
 8000ecc:	ea92 0f0c 	teq	r2, ip
 8000ed0:	d101      	bne.n	8000ed6 <__aeabi_fmul+0x13e>
 8000ed2:	0242      	lsls	r2, r0, #9
 8000ed4:	d10f      	bne.n	8000ef6 <__aeabi_fmul+0x15e>
 8000ed6:	ea93 0f0c 	teq	r3, ip
 8000eda:	d103      	bne.n	8000ee4 <__aeabi_fmul+0x14c>
 8000edc:	024b      	lsls	r3, r1, #9
 8000ede:	bf18      	it	ne
 8000ee0:	4608      	movne	r0, r1
 8000ee2:	d108      	bne.n	8000ef6 <__aeabi_fmul+0x15e>
 8000ee4:	ea80 0001 	eor.w	r0, r0, r1
 8000ee8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000eec:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ef0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ef4:	4770      	bx	lr
 8000ef6:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000efa:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000efe:	4770      	bx	lr

08000f00 <__aeabi_fdiv>:
 8000f00:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000f04:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f08:	bf1e      	ittt	ne
 8000f0a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f0e:	ea92 0f0c 	teqne	r2, ip
 8000f12:	ea93 0f0c 	teqne	r3, ip
 8000f16:	d069      	beq.n	8000fec <__aeabi_fdiv+0xec>
 8000f18:	eba2 0203 	sub.w	r2, r2, r3
 8000f1c:	ea80 0c01 	eor.w	ip, r0, r1
 8000f20:	0249      	lsls	r1, r1, #9
 8000f22:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f26:	d037      	beq.n	8000f98 <__aeabi_fdiv+0x98>
 8000f28:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f2c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f30:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f34:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f38:	428b      	cmp	r3, r1
 8000f3a:	bf38      	it	cc
 8000f3c:	005b      	lslcc	r3, r3, #1
 8000f3e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f42:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f46:	428b      	cmp	r3, r1
 8000f48:	bf24      	itt	cs
 8000f4a:	1a5b      	subcs	r3, r3, r1
 8000f4c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f50:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f54:	bf24      	itt	cs
 8000f56:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f5a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f5e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f62:	bf24      	itt	cs
 8000f64:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f68:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f6c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f70:	bf24      	itt	cs
 8000f72:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f76:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f7a:	011b      	lsls	r3, r3, #4
 8000f7c:	bf18      	it	ne
 8000f7e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f82:	d1e0      	bne.n	8000f46 <__aeabi_fdiv+0x46>
 8000f84:	2afd      	cmp	r2, #253	@ 0xfd
 8000f86:	f63f af50 	bhi.w	8000e2a <__aeabi_fmul+0x92>
 8000f8a:	428b      	cmp	r3, r1
 8000f8c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f90:	bf08      	it	eq
 8000f92:	f020 0001 	biceq.w	r0, r0, #1
 8000f96:	4770      	bx	lr
 8000f98:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f9c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000fa0:	327f      	adds	r2, #127	@ 0x7f
 8000fa2:	bfc2      	ittt	gt
 8000fa4:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000fa8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000fac:	4770      	bxgt	lr
 8000fae:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000fb2:	f04f 0300 	mov.w	r3, #0
 8000fb6:	3a01      	subs	r2, #1
 8000fb8:	e737      	b.n	8000e2a <__aeabi_fmul+0x92>
 8000fba:	f092 0f00 	teq	r2, #0
 8000fbe:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fc2:	bf02      	ittt	eq
 8000fc4:	0040      	lsleq	r0, r0, #1
 8000fc6:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fca:	3a01      	subeq	r2, #1
 8000fcc:	d0f9      	beq.n	8000fc2 <__aeabi_fdiv+0xc2>
 8000fce:	ea40 000c 	orr.w	r0, r0, ip
 8000fd2:	f093 0f00 	teq	r3, #0
 8000fd6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000fda:	bf02      	ittt	eq
 8000fdc:	0049      	lsleq	r1, r1, #1
 8000fde:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fe2:	3b01      	subeq	r3, #1
 8000fe4:	d0f9      	beq.n	8000fda <__aeabi_fdiv+0xda>
 8000fe6:	ea41 010c 	orr.w	r1, r1, ip
 8000fea:	e795      	b.n	8000f18 <__aeabi_fdiv+0x18>
 8000fec:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ff0:	ea92 0f0c 	teq	r2, ip
 8000ff4:	d108      	bne.n	8001008 <__aeabi_fdiv+0x108>
 8000ff6:	0242      	lsls	r2, r0, #9
 8000ff8:	f47f af7d 	bne.w	8000ef6 <__aeabi_fmul+0x15e>
 8000ffc:	ea93 0f0c 	teq	r3, ip
 8001000:	f47f af70 	bne.w	8000ee4 <__aeabi_fmul+0x14c>
 8001004:	4608      	mov	r0, r1
 8001006:	e776      	b.n	8000ef6 <__aeabi_fmul+0x15e>
 8001008:	ea93 0f0c 	teq	r3, ip
 800100c:	d104      	bne.n	8001018 <__aeabi_fdiv+0x118>
 800100e:	024b      	lsls	r3, r1, #9
 8001010:	f43f af4c 	beq.w	8000eac <__aeabi_fmul+0x114>
 8001014:	4608      	mov	r0, r1
 8001016:	e76e      	b.n	8000ef6 <__aeabi_fmul+0x15e>
 8001018:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 800101c:	bf18      	it	ne
 800101e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8001022:	d1ca      	bne.n	8000fba <__aeabi_fdiv+0xba>
 8001024:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001028:	f47f af5c 	bne.w	8000ee4 <__aeabi_fmul+0x14c>
 800102c:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8001030:	f47f af3c 	bne.w	8000eac <__aeabi_fmul+0x114>
 8001034:	e75f      	b.n	8000ef6 <__aeabi_fmul+0x15e>
 8001036:	bf00      	nop

08001038 <__aeabi_f2uiz>:
 8001038:	0042      	lsls	r2, r0, #1
 800103a:	d20e      	bcs.n	800105a <__aeabi_f2uiz+0x22>
 800103c:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001040:	d30b      	bcc.n	800105a <__aeabi_f2uiz+0x22>
 8001042:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8001046:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800104a:	d409      	bmi.n	8001060 <__aeabi_f2uiz+0x28>
 800104c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001050:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001054:	fa23 f002 	lsr.w	r0, r3, r2
 8001058:	4770      	bx	lr
 800105a:	f04f 0000 	mov.w	r0, #0
 800105e:	4770      	bx	lr
 8001060:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001064:	d101      	bne.n	800106a <__aeabi_f2uiz+0x32>
 8001066:	0242      	lsls	r2, r0, #9
 8001068:	d102      	bne.n	8001070 <__aeabi_f2uiz+0x38>
 800106a:	f04f 30ff 	mov.w	r0, #4294967295
 800106e:	4770      	bx	lr
 8001070:	f04f 0000 	mov.w	r0, #0
 8001074:	4770      	bx	lr
 8001076:	bf00      	nop

08001078 <__aeabi_d2lz>:
 8001078:	b538      	push	{r3, r4, r5, lr}
 800107a:	2200      	movs	r2, #0
 800107c:	2300      	movs	r3, #0
 800107e:	4604      	mov	r4, r0
 8001080:	460d      	mov	r5, r1
 8001082:	f7ff fca5 	bl	80009d0 <__aeabi_dcmplt>
 8001086:	b928      	cbnz	r0, 8001094 <__aeabi_d2lz+0x1c>
 8001088:	4620      	mov	r0, r4
 800108a:	4629      	mov	r1, r5
 800108c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001090:	f000 b80a 	b.w	80010a8 <__aeabi_d2ulz>
 8001094:	4620      	mov	r0, r4
 8001096:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 800109a:	f000 f805 	bl	80010a8 <__aeabi_d2ulz>
 800109e:	4240      	negs	r0, r0
 80010a0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80010a4:	bd38      	pop	{r3, r4, r5, pc}
 80010a6:	bf00      	nop

080010a8 <__aeabi_d2ulz>:
 80010a8:	b5d0      	push	{r4, r6, r7, lr}
 80010aa:	2200      	movs	r2, #0
 80010ac:	4b0b      	ldr	r3, [pc, #44]	@ (80010dc <__aeabi_d2ulz+0x34>)
 80010ae:	4606      	mov	r6, r0
 80010b0:	460f      	mov	r7, r1
 80010b2:	f7ff fa1b 	bl	80004ec <__aeabi_dmul>
 80010b6:	f7ff fcf1 	bl	8000a9c <__aeabi_d2uiz>
 80010ba:	4604      	mov	r4, r0
 80010bc:	f7ff f99c 	bl	80003f8 <__aeabi_ui2d>
 80010c0:	2200      	movs	r2, #0
 80010c2:	4b07      	ldr	r3, [pc, #28]	@ (80010e0 <__aeabi_d2ulz+0x38>)
 80010c4:	f7ff fa12 	bl	80004ec <__aeabi_dmul>
 80010c8:	4602      	mov	r2, r0
 80010ca:	460b      	mov	r3, r1
 80010cc:	4630      	mov	r0, r6
 80010ce:	4639      	mov	r1, r7
 80010d0:	f7ff f854 	bl	800017c <__aeabi_dsub>
 80010d4:	f7ff fce2 	bl	8000a9c <__aeabi_d2uiz>
 80010d8:	4621      	mov	r1, r4
 80010da:	bdd0      	pop	{r4, r6, r7, pc}
 80010dc:	3df00000 	.word	0x3df00000
 80010e0:	41f00000 	.word	0x41f00000

080010e4 <LED_Task_Init>:

/* =====  ===== */
static volatile uint32_t g_led_tick = 0;

/* ===== Init LED ===== */
void LED_Task_Init(LED_TaskCtx_t *ctx, LED_t *led, uint32_t LED_Period) {
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b084      	sub	sp, #16
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	60f8      	str	r0, [r7, #12]
 80010ec:	60b9      	str	r1, [r7, #8]
 80010ee:	607a      	str	r2, [r7, #4]
	ctx->led = led;
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	68ba      	ldr	r2, [r7, #8]
 80010f4:	601a      	str	r2, [r3, #0]
	ctx->mode = LED_MODE_OFF;
 80010f6:	68fb      	ldr	r3, [r7, #12]
 80010f8:	2200      	movs	r2, #0
 80010fa:	711a      	strb	r2, [r3, #4]
	ctx->last_tick = 0;
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	2200      	movs	r2, #0
 8001100:	609a      	str	r2, [r3, #8]
	ctx->period = LED_Period;
 8001102:	68fb      	ldr	r3, [r7, #12]
 8001104:	687a      	ldr	r2, [r7, #4]
 8001106:	60da      	str	r2, [r3, #12]

	ctx->error_code  = 0;
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	2200      	movs	r2, #0
 800110c:	741a      	strb	r2, [r3, #16]
	ctx->blink_count = 0;
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	2200      	movs	r2, #0
 8001112:	745a      	strb	r2, [r3, #17]
	ctx->err_sub     = LED_ERR_OFF;
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	2200      	movs	r2, #0
 8001118:	749a      	strb	r2, [r3, #18]

	LED_Off(led);
 800111a:	68b8      	ldr	r0, [r7, #8]
 800111c:	f001 f8bb 	bl	8002296 <LED_Off>
}
 8001120:	bf00      	nop
 8001122:	3710      	adds	r7, #16
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}

08001128 <LED_Task_SetMode>:

/* =====  ===== */
void LED_Task_SetMode(LED_TaskCtx_t *ctx, LED_Mode_t LED_Mode){
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
 8001130:	460b      	mov	r3, r1
 8001132:	70fb      	strb	r3, [r7, #3]
	ctx->mode = LED_Mode;
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	78fa      	ldrb	r2, [r7, #3]
 8001138:	711a      	strb	r2, [r3, #4]
	ctx->last_tick = g_led_tick;
 800113a:	4b0c      	ldr	r3, [pc, #48]	@ (800116c <LED_Task_SetMode+0x44>)
 800113c:	681a      	ldr	r2, [r3, #0]
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	609a      	str	r2, [r3, #8]

	if(LED_Mode == LED_MODE_ON){
 8001142:	78fb      	ldrb	r3, [r7, #3]
 8001144:	2b01      	cmp	r3, #1
 8001146:	d105      	bne.n	8001154 <LED_Task_SetMode+0x2c>
		LED_On(ctx->led);
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	4618      	mov	r0, r3
 800114e:	f001 f892 	bl	8002276 <LED_On>
	} else if(LED_Mode == LED_MODE_OFF){
		LED_Off(ctx->led);
	}
};
 8001152:	e007      	b.n	8001164 <LED_Task_SetMode+0x3c>
	} else if(LED_Mode == LED_MODE_OFF){
 8001154:	78fb      	ldrb	r3, [r7, #3]
 8001156:	2b00      	cmp	r3, #0
 8001158:	d104      	bne.n	8001164 <LED_Task_SetMode+0x3c>
		LED_Off(ctx->led);
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	4618      	mov	r0, r3
 8001160:	f001 f899 	bl	8002296 <LED_Off>
};
 8001164:	bf00      	nop
 8001166:	3708      	adds	r7, #8
 8001168:	46bd      	mov	sp, r7
 800116a:	bd80      	pop	{r7, pc}
 800116c:	2000020c 	.word	0x2000020c

08001170 <LED_Task_Tick>:
    ctx->error_code = code;
    LED_Task_SetMode(ctx, LED_MODE_ERROR);
}

//
void LED_Task_Tick(void) {
 8001170:	b480      	push	{r7}
 8001172:	af00      	add	r7, sp, #0
	g_led_tick++;
 8001174:	4b04      	ldr	r3, [pc, #16]	@ (8001188 <LED_Task_Tick+0x18>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	3301      	adds	r3, #1
 800117a:	4a03      	ldr	r2, [pc, #12]	@ (8001188 <LED_Task_Tick+0x18>)
 800117c:	6013      	str	r3, [r2, #0]
}
 800117e:	bf00      	nop
 8001180:	46bd      	mov	sp, r7
 8001182:	bc80      	pop	{r7}
 8001184:	4770      	bx	lr
 8001186:	bf00      	nop
 8001188:	2000020c 	.word	0x2000020c

0800118c <LED_Task_Loop>:

void LED_Task_Loop(LED_TaskCtx_t *ctx) {
 800118c:	b580      	push	{r7, lr}
 800118e:	b084      	sub	sp, #16
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
	uint32_t now = g_led_tick;
 8001194:	4b48      	ldr	r3, [pc, #288]	@ (80012b8 <LED_Task_Loop+0x12c>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	60fb      	str	r3, [r7, #12]

	switch(ctx->mode)
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	791b      	ldrb	r3, [r3, #4]
 800119e:	2b03      	cmp	r3, #3
 80011a0:	f200 8086 	bhi.w	80012b0 <LED_Task_Loop+0x124>
 80011a4:	a201      	add	r2, pc, #4	@ (adr r2, 80011ac <LED_Task_Loop+0x20>)
 80011a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011aa:	bf00      	nop
 80011ac:	080011bd 	.word	0x080011bd
 80011b0:	080011c9 	.word	0x080011c9
 80011b4:	080011d5 	.word	0x080011d5
 80011b8:	080011f7 	.word	0x080011f7
	{
	case LED_MODE_OFF:
		LED_Off(ctx->led);
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	4618      	mov	r0, r3
 80011c2:	f001 f868 	bl	8002296 <LED_Off>
		break;
 80011c6:	e073      	b.n	80012b0 <LED_Task_Loop+0x124>
	case LED_MODE_ON:
		LED_On(ctx->led);
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	4618      	mov	r0, r3
 80011ce:	f001 f852 	bl	8002276 <LED_On>
		break;
 80011d2:	e06d      	b.n	80012b0 <LED_Task_Loop+0x124>
	case LED_MODE_RUN:
		if(now - ctx->last_tick >= ctx->period){
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	689b      	ldr	r3, [r3, #8]
 80011d8:	68fa      	ldr	r2, [r7, #12]
 80011da:	1ad2      	subs	r2, r2, r3
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	68db      	ldr	r3, [r3, #12]
 80011e0:	429a      	cmp	r2, r3
 80011e2:	d362      	bcc.n	80012aa <LED_Task_Loop+0x11e>
			ctx->last_tick = now;
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	68fa      	ldr	r2, [r7, #12]
 80011e8:	609a      	str	r2, [r3, #8]
			LED_Toggle(ctx->led);
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	4618      	mov	r0, r3
 80011f0:	f001 f861 	bl	80022b6 <LED_Toggle>
		}
		break;
 80011f4:	e059      	b.n	80012aa <LED_Task_Loop+0x11e>
	case LED_MODE_ERROR:
	        /*  */
	        switch (ctx->err_sub)
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	7c9b      	ldrb	r3, [r3, #18]
 80011fa:	2b02      	cmp	r3, #2
 80011fc:	d039      	beq.n	8001272 <LED_Task_Loop+0xe6>
 80011fe:	2b02      	cmp	r3, #2
 8001200:	dc55      	bgt.n	80012ae <LED_Task_Loop+0x122>
 8001202:	2b00      	cmp	r3, #0
 8001204:	d013      	beq.n	800122e <LED_Task_Loop+0xa2>
 8001206:	2b01      	cmp	r3, #1
 8001208:	d151      	bne.n	80012ae <LED_Task_Loop+0x122>
	        {
	        case LED_ERR_ON:
	            if (now - ctx->last_tick >= 200)
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	689b      	ldr	r3, [r3, #8]
 800120e:	68fa      	ldr	r2, [r7, #12]
 8001210:	1ad3      	subs	r3, r2, r3
 8001212:	2bc7      	cmp	r3, #199	@ 0xc7
 8001214:	d943      	bls.n	800129e <LED_Task_Loop+0x112>
	            {
	                ctx->last_tick = now;
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	68fa      	ldr	r2, [r7, #12]
 800121a:	609a      	str	r2, [r3, #8]
	                LED_Off(ctx->led);
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	4618      	mov	r0, r3
 8001222:	f001 f838 	bl	8002296 <LED_Off>
	                ctx->err_sub = LED_ERR_OFF;
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	2200      	movs	r2, #0
 800122a:	749a      	strb	r2, [r3, #18]
	            }
	            break;
 800122c:	e037      	b.n	800129e <LED_Task_Loop+0x112>

	        case LED_ERR_OFF:
	            if (now - ctx->last_tick >= 200)
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	689b      	ldr	r3, [r3, #8]
 8001232:	68fa      	ldr	r2, [r7, #12]
 8001234:	1ad3      	subs	r3, r2, r3
 8001236:	2bc7      	cmp	r3, #199	@ 0xc7
 8001238:	d933      	bls.n	80012a2 <LED_Task_Loop+0x116>
	            {
	                ctx->last_tick = now;
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	68fa      	ldr	r2, [r7, #12]
 800123e:	609a      	str	r2, [r3, #8]
	                ctx->blink_count++;
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	7c5b      	ldrb	r3, [r3, #17]
 8001244:	3301      	adds	r3, #1
 8001246:	b2da      	uxtb	r2, r3
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	745a      	strb	r2, [r3, #17]

	                if (ctx->blink_count >= ctx->error_code)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	7c5a      	ldrb	r2, [r3, #17]
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	7c1b      	ldrb	r3, [r3, #16]
 8001254:	429a      	cmp	r2, r3
 8001256:	d303      	bcc.n	8001260 <LED_Task_Loop+0xd4>
	                {
	                    ctx->err_sub = LED_ERR_PAUSE;
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	2202      	movs	r2, #2
 800125c:	749a      	strb	r2, [r3, #18]
	                {
	                    LED_On(ctx->led);
	                    ctx->err_sub = LED_ERR_ON;
	                }
	            }
	            break;
 800125e:	e020      	b.n	80012a2 <LED_Task_Loop+0x116>
	                    LED_On(ctx->led);
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	4618      	mov	r0, r3
 8001266:	f001 f806 	bl	8002276 <LED_On>
	                    ctx->err_sub = LED_ERR_ON;
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	2201      	movs	r2, #1
 800126e:	749a      	strb	r2, [r3, #18]
	            break;
 8001270:	e017      	b.n	80012a2 <LED_Task_Loop+0x116>

	        case LED_ERR_PAUSE:
	            if (now - ctx->last_tick >= 1000)
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	689b      	ldr	r3, [r3, #8]
 8001276:	68fa      	ldr	r2, [r7, #12]
 8001278:	1ad3      	subs	r3, r2, r3
 800127a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800127e:	d312      	bcc.n	80012a6 <LED_Task_Loop+0x11a>
	            {
	                ctx->last_tick   = now;
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	68fa      	ldr	r2, [r7, #12]
 8001284:	609a      	str	r2, [r3, #8]
	                ctx->blink_count = 0;
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	2200      	movs	r2, #0
 800128a:	745a      	strb	r2, [r3, #17]
	                LED_On(ctx->led);
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	4618      	mov	r0, r3
 8001292:	f000 fff0 	bl	8002276 <LED_On>
	                ctx->err_sub = LED_ERR_ON;
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	2201      	movs	r2, #1
 800129a:	749a      	strb	r2, [r3, #18]
	            }
	            break;
 800129c:	e003      	b.n	80012a6 <LED_Task_Loop+0x11a>
	            break;
 800129e:	bf00      	nop
 80012a0:	e005      	b.n	80012ae <LED_Task_Loop+0x122>
	            break;
 80012a2:	bf00      	nop
 80012a4:	e003      	b.n	80012ae <LED_Task_Loop+0x122>
	            break;
 80012a6:	bf00      	nop
	        }
	        break;
 80012a8:	e001      	b.n	80012ae <LED_Task_Loop+0x122>
		break;
 80012aa:	bf00      	nop
 80012ac:	e000      	b.n	80012b0 <LED_Task_Loop+0x124>
	        break;
 80012ae:	bf00      	nop
	}
}
 80012b0:	bf00      	nop
 80012b2:	3710      	adds	r7, #16
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bd80      	pop	{r7, pc}
 80012b8:	2000020c 	.word	0x2000020c

080012bc <Uart1_ReceiveToIdle>:
uint16_t uart_rx_len;

volatile uint8_t uart_rx_flag = 0;

//
void Uart1_ReceiveToIdle() {
 80012bc:	b580      	push	{r7, lr}
 80012be:	af00      	add	r7, sp, #0
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, receiveData, sizeof(receiveData));
 80012c0:	2240      	movs	r2, #64	@ 0x40
 80012c2:	4907      	ldr	r1, [pc, #28]	@ (80012e0 <Uart1_ReceiveToIdle+0x24>)
 80012c4:	4807      	ldr	r0, [pc, #28]	@ (80012e4 <Uart1_ReceiveToIdle+0x28>)
 80012c6:	f004 f8ba 	bl	800543e <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 80012ca:	4b07      	ldr	r3, [pc, #28]	@ (80012e8 <Uart1_ReceiveToIdle+0x2c>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	681a      	ldr	r2, [r3, #0]
 80012d0:	4b05      	ldr	r3, [pc, #20]	@ (80012e8 <Uart1_ReceiveToIdle+0x2c>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	f022 0204 	bic.w	r2, r2, #4
 80012d8:	601a      	str	r2, [r3, #0]
}
 80012da:	bf00      	nop
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	20000210 	.word	0x20000210
 80012e4:	200002f4 	.word	0x200002f4
 80012e8:	2000033c 	.word	0x2000033c

080012ec <remove_crlf>:

static void remove_crlf(char *str) {
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b084      	sub	sp, #16
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
	char *p;
	p = strchr(str, '\r');
 80012f4:	210d      	movs	r1, #13
 80012f6:	6878      	ldr	r0, [r7, #4]
 80012f8:	f005 ffbb 	bl	8007272 <strchr>
 80012fc:	60f8      	str	r0, [r7, #12]
	if (p)
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	2b00      	cmp	r3, #0
 8001302:	d002      	beq.n	800130a <remove_crlf+0x1e>
		*p = '\0';
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	2200      	movs	r2, #0
 8001308:	701a      	strb	r2, [r3, #0]
	p = strchr(str, '\n');
 800130a:	210a      	movs	r1, #10
 800130c:	6878      	ldr	r0, [r7, #4]
 800130e:	f005 ffb0 	bl	8007272 <strchr>
 8001312:	60f8      	str	r0, [r7, #12]
	if (p)
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	2b00      	cmp	r3, #0
 8001318:	d002      	beq.n	8001320 <remove_crlf+0x34>
		*p = '\0';
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	2200      	movs	r2, #0
 800131e:	701a      	strb	r2, [r3, #0]
}
 8001320:	bf00      	nop
 8001322:	3710      	adds	r7, #16
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}

08001328 <Uart_CmdLed>:

void Uart_CmdLed(char *arg){
 8001328:	b580      	push	{r7, lr}
 800132a:	b082      	sub	sp, #8
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
	if(strcmp(arg, "ON") == 0){
 8001330:	4921      	ldr	r1, [pc, #132]	@ (80013b8 <Uart_CmdLed+0x90>)
 8001332:	6878      	ldr	r0, [r7, #4]
 8001334:	f7fe ff0c 	bl	8000150 <strcmp>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d107      	bne.n	800134e <Uart_CmdLed+0x26>
		LED_Task_SetMode(&LED_run_t, LED_MODE_ON);
 800133e:	2101      	movs	r1, #1
 8001340:	481e      	ldr	r0, [pc, #120]	@ (80013bc <Uart_CmdLed+0x94>)
 8001342:	f7ff fef1 	bl	8001128 <LED_Task_SetMode>
		UART_SendString("Led On Successfully\r\n");
 8001346:	481e      	ldr	r0, [pc, #120]	@ (80013c0 <Uart_CmdLed+0x98>)
 8001348:	f001 f964 	bl	8002614 <UART_SendString>
			LED_Task_SetMode(&LED_run_t, LED_MODE_ON);
			UART_SendString("Led Toggle Successfully\r\n");
		}else
			UART_SendString("$ERR#");
	}
}
 800134c:	e030      	b.n	80013b0 <Uart_CmdLed+0x88>
	}else if(strcmp(arg, "OFF") == 0){
 800134e:	491d      	ldr	r1, [pc, #116]	@ (80013c4 <Uart_CmdLed+0x9c>)
 8001350:	6878      	ldr	r0, [r7, #4]
 8001352:	f7fe fefd 	bl	8000150 <strcmp>
 8001356:	4603      	mov	r3, r0
 8001358:	2b00      	cmp	r3, #0
 800135a:	d107      	bne.n	800136c <Uart_CmdLed+0x44>
		LED_Task_SetMode(&LED_run_t, LED_MODE_OFF);
 800135c:	2100      	movs	r1, #0
 800135e:	4817      	ldr	r0, [pc, #92]	@ (80013bc <Uart_CmdLed+0x94>)
 8001360:	f7ff fee2 	bl	8001128 <LED_Task_SetMode>
		UART_SendString("Led Off Successfully\r\n");
 8001364:	4818      	ldr	r0, [pc, #96]	@ (80013c8 <Uart_CmdLed+0xa0>)
 8001366:	f001 f955 	bl	8002614 <UART_SendString>
}
 800136a:	e021      	b.n	80013b0 <Uart_CmdLed+0x88>
	}else if(strcmp(arg, "TOGGLE") == 0){
 800136c:	4917      	ldr	r1, [pc, #92]	@ (80013cc <Uart_CmdLed+0xa4>)
 800136e:	6878      	ldr	r0, [r7, #4]
 8001370:	f7fe feee 	bl	8000150 <strcmp>
 8001374:	4603      	mov	r3, r0
 8001376:	2b00      	cmp	r3, #0
 8001378:	d11a      	bne.n	80013b0 <Uart_CmdLed+0x88>
		if(LED_run_t.mode == LED_MODE_ON){
 800137a:	4b10      	ldr	r3, [pc, #64]	@ (80013bc <Uart_CmdLed+0x94>)
 800137c:	791b      	ldrb	r3, [r3, #4]
 800137e:	2b01      	cmp	r3, #1
 8001380:	d107      	bne.n	8001392 <Uart_CmdLed+0x6a>
			LED_Task_SetMode(&LED_run_t, LED_MODE_OFF);
 8001382:	2100      	movs	r1, #0
 8001384:	480d      	ldr	r0, [pc, #52]	@ (80013bc <Uart_CmdLed+0x94>)
 8001386:	f7ff fecf 	bl	8001128 <LED_Task_SetMode>
			UART_SendString("Led Toggle Successfully\r\n");
 800138a:	4811      	ldr	r0, [pc, #68]	@ (80013d0 <Uart_CmdLed+0xa8>)
 800138c:	f001 f942 	bl	8002614 <UART_SendString>
}
 8001390:	e00e      	b.n	80013b0 <Uart_CmdLed+0x88>
		}else if(LED_run_t.mode == LED_MODE_OFF){
 8001392:	4b0a      	ldr	r3, [pc, #40]	@ (80013bc <Uart_CmdLed+0x94>)
 8001394:	791b      	ldrb	r3, [r3, #4]
 8001396:	2b00      	cmp	r3, #0
 8001398:	d107      	bne.n	80013aa <Uart_CmdLed+0x82>
			LED_Task_SetMode(&LED_run_t, LED_MODE_ON);
 800139a:	2101      	movs	r1, #1
 800139c:	4807      	ldr	r0, [pc, #28]	@ (80013bc <Uart_CmdLed+0x94>)
 800139e:	f7ff fec3 	bl	8001128 <LED_Task_SetMode>
			UART_SendString("Led Toggle Successfully\r\n");
 80013a2:	480b      	ldr	r0, [pc, #44]	@ (80013d0 <Uart_CmdLed+0xa8>)
 80013a4:	f001 f936 	bl	8002614 <UART_SendString>
}
 80013a8:	e002      	b.n	80013b0 <Uart_CmdLed+0x88>
			UART_SendString("$ERR#");
 80013aa:	480a      	ldr	r0, [pc, #40]	@ (80013d4 <Uart_CmdLed+0xac>)
 80013ac:	f001 f932 	bl	8002614 <UART_SendString>
}
 80013b0:	bf00      	nop
 80013b2:	3708      	adds	r7, #8
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	0800aae8 	.word	0x0800aae8
 80013bc:	20000008 	.word	0x20000008
 80013c0:	0800aaec 	.word	0x0800aaec
 80013c4:	0800ab04 	.word	0x0800ab04
 80013c8:	0800ab08 	.word	0x0800ab08
 80013cc:	0800ab20 	.word	0x0800ab20
 80013d0:	0800ab28 	.word	0x0800ab28
 80013d4:	0800ab44 	.word	0x0800ab44

080013d8 <Uart_CmdGetTemp>:

void Uart_CmdGetTemp(void)
{
 80013d8:	b5b0      	push	{r4, r5, r7, lr}
 80013da:	b094      	sub	sp, #80	@ 0x50
 80013dc:	af04      	add	r7, sp, #16
  /*     */
    char tx_buf[64];

    snprintf(tx_buf, sizeof(tx_buf),
             "$TEMP:%.1f,HUM:%.1f#\r\n",
			 SHT31_Dev_t.temperature,
 80013de:	4b0f      	ldr	r3, [pc, #60]	@ (800141c <Uart_CmdGetTemp+0x44>)
 80013e0:	685b      	ldr	r3, [r3, #4]
    snprintf(tx_buf, sizeof(tx_buf),
 80013e2:	4618      	mov	r0, r3
 80013e4:	f7ff f82a 	bl	800043c <__aeabi_f2d>
 80013e8:	4604      	mov	r4, r0
 80013ea:	460d      	mov	r5, r1
			 SHT31_Dev_t.humidity);
 80013ec:	4b0b      	ldr	r3, [pc, #44]	@ (800141c <Uart_CmdGetTemp+0x44>)
 80013ee:	689b      	ldr	r3, [r3, #8]
    snprintf(tx_buf, sizeof(tx_buf),
 80013f0:	4618      	mov	r0, r3
 80013f2:	f7ff f823 	bl	800043c <__aeabi_f2d>
 80013f6:	4602      	mov	r2, r0
 80013f8:	460b      	mov	r3, r1
 80013fa:	4638      	mov	r0, r7
 80013fc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001400:	e9cd 4500 	strd	r4, r5, [sp]
 8001404:	4a06      	ldr	r2, [pc, #24]	@ (8001420 <Uart_CmdGetTemp+0x48>)
 8001406:	2140      	movs	r1, #64	@ 0x40
 8001408:	f005 fe90 	bl	800712c <sniprintf>

    UART_SendString(tx_buf);
 800140c:	463b      	mov	r3, r7
 800140e:	4618      	mov	r0, r3
 8001410:	f001 f900 	bl	8002614 <UART_SendString>
}
 8001414:	bf00      	nop
 8001416:	3740      	adds	r7, #64	@ 0x40
 8001418:	46bd      	mov	sp, r7
 800141a:	bdb0      	pop	{r4, r5, r7, pc}
 800141c:	200003c4 	.word	0x200003c4
 8001420:	0800ab4c 	.word	0x0800ab4c

08001424 <Uart_CmdDispatch>:


void Uart_CmdDispatch(char *cmd){
 8001424:	b580      	push	{r7, lr}
 8001426:	b082      	sub	sp, #8
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
	if(strncmp(cmd, "LED:", 4) == 0){
 800142c:	2204      	movs	r2, #4
 800142e:	490f      	ldr	r1, [pc, #60]	@ (800146c <Uart_CmdDispatch+0x48>)
 8001430:	6878      	ldr	r0, [r7, #4]
 8001432:	f005 ff2b 	bl	800728c <strncmp>
 8001436:	4603      	mov	r3, r0
 8001438:	2b00      	cmp	r3, #0
 800143a:	d105      	bne.n	8001448 <Uart_CmdDispatch+0x24>
		Uart_CmdLed(cmd + 4);
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	3304      	adds	r3, #4
 8001440:	4618      	mov	r0, r3
 8001442:	f7ff ff71 	bl	8001328 <Uart_CmdLed>
	}else if(strcmp(cmd, "GET:TEMP") == 0){
		Uart_CmdGetTemp();
	}else{
		UART_SendString("$ERR#");
	}
}
 8001446:	e00c      	b.n	8001462 <Uart_CmdDispatch+0x3e>
	}else if(strcmp(cmd, "GET:TEMP") == 0){
 8001448:	4909      	ldr	r1, [pc, #36]	@ (8001470 <Uart_CmdDispatch+0x4c>)
 800144a:	6878      	ldr	r0, [r7, #4]
 800144c:	f7fe fe80 	bl	8000150 <strcmp>
 8001450:	4603      	mov	r3, r0
 8001452:	2b00      	cmp	r3, #0
 8001454:	d102      	bne.n	800145c <Uart_CmdDispatch+0x38>
		Uart_CmdGetTemp();
 8001456:	f7ff ffbf 	bl	80013d8 <Uart_CmdGetTemp>
}
 800145a:	e002      	b.n	8001462 <Uart_CmdDispatch+0x3e>
		UART_SendString("$ERR#");
 800145c:	4805      	ldr	r0, [pc, #20]	@ (8001474 <Uart_CmdDispatch+0x50>)
 800145e:	f001 f8d9 	bl	8002614 <UART_SendString>
}
 8001462:	bf00      	nop
 8001464:	3708      	adds	r7, #8
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	0800ab64 	.word	0x0800ab64
 8001470:	0800ab6c 	.word	0x0800ab6c
 8001474:	0800ab44 	.word	0x0800ab44

08001478 <command_parse>:




void command_parse(char *buf, uint16_t len) {
 8001478:	b580      	push	{r7, lr}
 800147a:	b084      	sub	sp, #16
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
 8001480:	460b      	mov	r3, r1
 8001482:	807b      	strh	r3, [r7, #2]
	remove_crlf(buf);
 8001484:	6878      	ldr	r0, [r7, #4]
 8001486:	f7ff ff31 	bl	80012ec <remove_crlf>

	buf[uart_rx_len - 1] = '\0';	/*  */
 800148a:	4b0a      	ldr	r3, [pc, #40]	@ (80014b4 <command_parse+0x3c>)
 800148c:	881b      	ldrh	r3, [r3, #0]
 800148e:	3b01      	subs	r3, #1
 8001490:	687a      	ldr	r2, [r7, #4]
 8001492:	4413      	add	r3, r2
 8001494:	2200      	movs	r2, #0
 8001496:	701a      	strb	r2, [r3, #0]

	char *payload = (char *)&buf[1];	/*  '$' */
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	3301      	adds	r3, #1
 800149c:	60fb      	str	r3, [r7, #12]

	strtok(payload, "\r\n");	/*  \r\n */
 800149e:	4906      	ldr	r1, [pc, #24]	@ (80014b8 <command_parse+0x40>)
 80014a0:	68f8      	ldr	r0, [r7, #12]
 80014a2:	f005 ff05 	bl	80072b0 <strtok>

	Uart_CmdDispatch(payload);
 80014a6:	68f8      	ldr	r0, [r7, #12]
 80014a8:	f7ff ffbc 	bl	8001424 <Uart_CmdDispatch>

}
 80014ac:	bf00      	nop
 80014ae:	3710      	adds	r7, #16
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bd80      	pop	{r7, pc}
 80014b4:	20000250 	.word	0x20000250
 80014b8:	0800ab78 	.word	0x0800ab78

080014bc <Uart_Task>:

void Uart_Task(void) {
 80014bc:	b580      	push	{r7, lr}
 80014be:	af00      	add	r7, sp, #0
	if (uart_rx_flag) {
 80014c0:	4b0d      	ldr	r3, [pc, #52]	@ (80014f8 <Uart_Task+0x3c>)
 80014c2:	781b      	ldrb	r3, [r3, #0]
 80014c4:	b2db      	uxtb	r3, r3
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d002      	beq.n	80014d0 <Uart_Task+0x14>
		uart_rx_flag = 0;
 80014ca:	4b0b      	ldr	r3, [pc, #44]	@ (80014f8 <Uart_Task+0x3c>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	701a      	strb	r2, [r3, #0]
	}
	if (receiveData[0] != '$' || receiveData[uart_rx_len - 1] != '#')
 80014d0:	4b0a      	ldr	r3, [pc, #40]	@ (80014fc <Uart_Task+0x40>)
 80014d2:	781b      	ldrb	r3, [r3, #0]
 80014d4:	2b24      	cmp	r3, #36	@ 0x24
 80014d6:	d10d      	bne.n	80014f4 <Uart_Task+0x38>
 80014d8:	4b09      	ldr	r3, [pc, #36]	@ (8001500 <Uart_Task+0x44>)
 80014da:	881b      	ldrh	r3, [r3, #0]
 80014dc:	3b01      	subs	r3, #1
 80014de:	4a07      	ldr	r2, [pc, #28]	@ (80014fc <Uart_Task+0x40>)
 80014e0:	5cd3      	ldrb	r3, [r2, r3]
 80014e2:	2b23      	cmp	r3, #35	@ 0x23
 80014e4:	d106      	bne.n	80014f4 <Uart_Task+0x38>
	        return;

	command_parse((char*) receiveData, uart_rx_len);
 80014e6:	4b06      	ldr	r3, [pc, #24]	@ (8001500 <Uart_Task+0x44>)
 80014e8:	881b      	ldrh	r3, [r3, #0]
 80014ea:	4619      	mov	r1, r3
 80014ec:	4803      	ldr	r0, [pc, #12]	@ (80014fc <Uart_Task+0x40>)
 80014ee:	f7ff ffc3 	bl	8001478 <command_parse>
 80014f2:	e000      	b.n	80014f6 <Uart_Task+0x3a>
	        return;
 80014f4:	bf00      	nop
}
 80014f6:	bd80      	pop	{r7, pc}
 80014f8:	20000252 	.word	0x20000252
 80014fc:	20000210 	.word	0x20000210
 8001500:	20000250 	.word	0x20000250

08001504 <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8001504:	b580      	push	{r7, lr}
 8001506:	b082      	sub	sp, #8
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
 800150c:	460b      	mov	r3, r1
 800150e:	807b      	strh	r3, [r7, #2]
		if (huart == &huart1) {
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	4a0f      	ldr	r2, [pc, #60]	@ (8001550 <HAL_UARTEx_RxEventCallback+0x4c>)
 8001514:	4293      	cmp	r3, r2
 8001516:	d116      	bne.n	8001546 <HAL_UARTEx_RxEventCallback+0x42>
			receiveData[Size] = '\0';  //  \0
 8001518:	887b      	ldrh	r3, [r7, #2]
 800151a:	4a0e      	ldr	r2, [pc, #56]	@ (8001554 <HAL_UARTEx_RxEventCallback+0x50>)
 800151c:	2100      	movs	r1, #0
 800151e:	54d1      	strb	r1, [r2, r3]
			uart_rx_len = Size;
 8001520:	4a0d      	ldr	r2, [pc, #52]	@ (8001558 <HAL_UARTEx_RxEventCallback+0x54>)
 8001522:	887b      	ldrh	r3, [r7, #2]
 8001524:	8013      	strh	r3, [r2, #0]
			uart_rx_flag = 1; //
 8001526:	4b0d      	ldr	r3, [pc, #52]	@ (800155c <HAL_UARTEx_RxEventCallback+0x58>)
 8001528:	2201      	movs	r2, #1
 800152a:	701a      	strb	r2, [r3, #0]
			HAL_UARTEx_ReceiveToIdle_DMA(&huart1, receiveData, sizeof(receiveData));
 800152c:	2240      	movs	r2, #64	@ 0x40
 800152e:	4909      	ldr	r1, [pc, #36]	@ (8001554 <HAL_UARTEx_RxEventCallback+0x50>)
 8001530:	4807      	ldr	r0, [pc, #28]	@ (8001550 <HAL_UARTEx_RxEventCallback+0x4c>)
 8001532:	f003 ff84 	bl	800543e <HAL_UARTEx_ReceiveToIdle_DMA>
			__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 8001536:	4b0a      	ldr	r3, [pc, #40]	@ (8001560 <HAL_UARTEx_RxEventCallback+0x5c>)
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	681a      	ldr	r2, [r3, #0]
 800153c:	4b08      	ldr	r3, [pc, #32]	@ (8001560 <HAL_UARTEx_RxEventCallback+0x5c>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	f022 0204 	bic.w	r2, r2, #4
 8001544:	601a      	str	r2, [r3, #0]
		}
	}
 8001546:	bf00      	nop
 8001548:	3708      	adds	r7, #8
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	200002f4 	.word	0x200002f4
 8001554:	20000210 	.word	0x20000210
 8001558:	20000250 	.word	0x20000250
 800155c:	20000252 	.word	0x20000252
 8001560:	2000033c 	.word	0x2000033c

08001564 <OLED_W_SCL>:
#include "gpio.h"

/**/

void OLED_W_SCL(uint8_t value)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b082      	sub	sp, #8
 8001568:	af00      	add	r7, sp, #0
 800156a:	4603      	mov	r3, r0
 800156c:	71fb      	strb	r3, [r7, #7]
	if (value)
 800156e:	79fb      	ldrb	r3, [r7, #7]
 8001570:	2b00      	cmp	r3, #0
 8001572:	d006      	beq.n	8001582 <OLED_W_SCL+0x1e>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 8001574:	2201      	movs	r2, #1
 8001576:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800157a:	4807      	ldr	r0, [pc, #28]	@ (8001598 <OLED_W_SCL+0x34>)
 800157c:	f001 fe1c 	bl	80031b8 <HAL_GPIO_WritePin>
	}
	else
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
	}
}
 8001580:	e005      	b.n	800158e <OLED_W_SCL+0x2a>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 8001582:	2200      	movs	r2, #0
 8001584:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001588:	4803      	ldr	r0, [pc, #12]	@ (8001598 <OLED_W_SCL+0x34>)
 800158a:	f001 fe15 	bl	80031b8 <HAL_GPIO_WritePin>
}
 800158e:	bf00      	nop
 8001590:	3708      	adds	r7, #8
 8001592:	46bd      	mov	sp, r7
 8001594:	bd80      	pop	{r7, pc}
 8001596:	bf00      	nop
 8001598:	40010c00 	.word	0x40010c00

0800159c <OLED_W_SDA>:

void OLED_W_SDA(uint8_t value)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b082      	sub	sp, #8
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	4603      	mov	r3, r0
 80015a4:	71fb      	strb	r3, [r7, #7]
	if (value)
 80015a6:	79fb      	ldrb	r3, [r7, #7]
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d006      	beq.n	80015ba <OLED_W_SDA+0x1e>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 80015ac:	2201      	movs	r2, #1
 80015ae:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80015b2:	4807      	ldr	r0, [pc, #28]	@ (80015d0 <OLED_W_SDA+0x34>)
 80015b4:	f001 fe00 	bl	80031b8 <HAL_GPIO_WritePin>
	}
	else
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
	}
}
 80015b8:	e005      	b.n	80015c6 <OLED_W_SDA+0x2a>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 80015ba:	2200      	movs	r2, #0
 80015bc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80015c0:	4803      	ldr	r0, [pc, #12]	@ (80015d0 <OLED_W_SDA+0x34>)
 80015c2:	f001 fdf9 	bl	80031b8 <HAL_GPIO_WritePin>
}
 80015c6:	bf00      	nop
 80015c8:	3708      	adds	r7, #8
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	bf00      	nop
 80015d0:	40010c00 	.word	0x40010c00

080015d4 <OLED_I2C_Start>:
  * @brief  I2C
  * @param  
  * @retval 
  */
void OLED_I2C_Start(void)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	af00      	add	r7, sp, #0
	OLED_W_SDA(1);
 80015d8:	2001      	movs	r0, #1
 80015da:	f7ff ffdf 	bl	800159c <OLED_W_SDA>
	OLED_W_SCL(1);
 80015de:	2001      	movs	r0, #1
 80015e0:	f7ff ffc0 	bl	8001564 <OLED_W_SCL>
	OLED_W_SDA(0);
 80015e4:	2000      	movs	r0, #0
 80015e6:	f7ff ffd9 	bl	800159c <OLED_W_SDA>
	OLED_W_SCL(0);
 80015ea:	2000      	movs	r0, #0
 80015ec:	f7ff ffba 	bl	8001564 <OLED_W_SCL>
}
 80015f0:	bf00      	nop
 80015f2:	bd80      	pop	{r7, pc}

080015f4 <OLED_I2C_Stop>:
  * @brief  I2C
  * @param  
  * @retval 
  */
void OLED_I2C_Stop(void)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	af00      	add	r7, sp, #0
	OLED_W_SDA(0);
 80015f8:	2000      	movs	r0, #0
 80015fa:	f7ff ffcf 	bl	800159c <OLED_W_SDA>
	OLED_W_SCL(1);
 80015fe:	2001      	movs	r0, #1
 8001600:	f7ff ffb0 	bl	8001564 <OLED_W_SCL>
	OLED_W_SDA(1);
 8001604:	2001      	movs	r0, #1
 8001606:	f7ff ffc9 	bl	800159c <OLED_W_SDA>
}
 800160a:	bf00      	nop
 800160c:	bd80      	pop	{r7, pc}

0800160e <OLED_I2C_SendByte>:
  * @brief  I2C
  * @param  Byte 
  * @retval 
  */
void OLED_I2C_SendByte(uint8_t Byte)
{
 800160e:	b580      	push	{r7, lr}
 8001610:	b084      	sub	sp, #16
 8001612:	af00      	add	r7, sp, #0
 8001614:	4603      	mov	r3, r0
 8001616:	71fb      	strb	r3, [r7, #7]
	uint8_t i;
	for (i = 0; i < 8; i++)
 8001618:	2300      	movs	r3, #0
 800161a:	73fb      	strb	r3, [r7, #15]
 800161c:	e016      	b.n	800164c <OLED_I2C_SendByte+0x3e>
	{
		OLED_W_SDA(!!(Byte & (0x80 >> i)));
 800161e:	79fa      	ldrb	r2, [r7, #7]
 8001620:	7bfb      	ldrb	r3, [r7, #15]
 8001622:	2180      	movs	r1, #128	@ 0x80
 8001624:	fa41 f303 	asr.w	r3, r1, r3
 8001628:	4013      	ands	r3, r2
 800162a:	2b00      	cmp	r3, #0
 800162c:	bf14      	ite	ne
 800162e:	2301      	movne	r3, #1
 8001630:	2300      	moveq	r3, #0
 8001632:	b2db      	uxtb	r3, r3
 8001634:	4618      	mov	r0, r3
 8001636:	f7ff ffb1 	bl	800159c <OLED_W_SDA>
		OLED_W_SCL(1);
 800163a:	2001      	movs	r0, #1
 800163c:	f7ff ff92 	bl	8001564 <OLED_W_SCL>
		OLED_W_SCL(0);
 8001640:	2000      	movs	r0, #0
 8001642:	f7ff ff8f 	bl	8001564 <OLED_W_SCL>
	for (i = 0; i < 8; i++)
 8001646:	7bfb      	ldrb	r3, [r7, #15]
 8001648:	3301      	adds	r3, #1
 800164a:	73fb      	strb	r3, [r7, #15]
 800164c:	7bfb      	ldrb	r3, [r7, #15]
 800164e:	2b07      	cmp	r3, #7
 8001650:	d9e5      	bls.n	800161e <OLED_I2C_SendByte+0x10>
	}
	OLED_W_SCL(1);	//
 8001652:	2001      	movs	r0, #1
 8001654:	f7ff ff86 	bl	8001564 <OLED_W_SCL>
	OLED_W_SCL(0);
 8001658:	2000      	movs	r0, #0
 800165a:	f7ff ff83 	bl	8001564 <OLED_W_SCL>
}
 800165e:	bf00      	nop
 8001660:	3710      	adds	r7, #16
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}

08001666 <OLED_WriteCommand>:
  * @brief  OLED
  * @param  Command 
  * @retval 
  */
void OLED_WriteCommand(uint8_t Command)
{
 8001666:	b580      	push	{r7, lr}
 8001668:	b082      	sub	sp, #8
 800166a:	af00      	add	r7, sp, #0
 800166c:	4603      	mov	r3, r0
 800166e:	71fb      	strb	r3, [r7, #7]
	OLED_I2C_Start();
 8001670:	f7ff ffb0 	bl	80015d4 <OLED_I2C_Start>
	OLED_I2C_SendByte(0x78);		//
 8001674:	2078      	movs	r0, #120	@ 0x78
 8001676:	f7ff ffca 	bl	800160e <OLED_I2C_SendByte>
	OLED_I2C_SendByte(0x00);		//
 800167a:	2000      	movs	r0, #0
 800167c:	f7ff ffc7 	bl	800160e <OLED_I2C_SendByte>
	OLED_I2C_SendByte(Command); 
 8001680:	79fb      	ldrb	r3, [r7, #7]
 8001682:	4618      	mov	r0, r3
 8001684:	f7ff ffc3 	bl	800160e <OLED_I2C_SendByte>
	OLED_I2C_Stop();
 8001688:	f7ff ffb4 	bl	80015f4 <OLED_I2C_Stop>
}
 800168c:	bf00      	nop
 800168e:	3708      	adds	r7, #8
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}

08001694 <OLED_WriteData>:
  * @brief  OLED
  * @param  Data 
  * @retval 
  */
void OLED_WriteData(uint8_t Data)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b082      	sub	sp, #8
 8001698:	af00      	add	r7, sp, #0
 800169a:	4603      	mov	r3, r0
 800169c:	71fb      	strb	r3, [r7, #7]
	OLED_I2C_Start();
 800169e:	f7ff ff99 	bl	80015d4 <OLED_I2C_Start>
	OLED_I2C_SendByte(0x78);		//
 80016a2:	2078      	movs	r0, #120	@ 0x78
 80016a4:	f7ff ffb3 	bl	800160e <OLED_I2C_SendByte>
	OLED_I2C_SendByte(0x40);		//
 80016a8:	2040      	movs	r0, #64	@ 0x40
 80016aa:	f7ff ffb0 	bl	800160e <OLED_I2C_SendByte>
	OLED_I2C_SendByte(Data);
 80016ae:	79fb      	ldrb	r3, [r7, #7]
 80016b0:	4618      	mov	r0, r3
 80016b2:	f7ff ffac 	bl	800160e <OLED_I2C_SendByte>
	OLED_I2C_Stop();
 80016b6:	f7ff ff9d 	bl	80015f4 <OLED_I2C_Stop>
}
 80016ba:	bf00      	nop
 80016bc:	3708      	adds	r7, #8
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}

080016c2 <OLED_SetCursor>:
  * @param  Y 0~7
  * @param  X 0~127
  * @retval 
  */
void OLED_SetCursor(uint8_t Y, uint8_t X)
{
 80016c2:	b580      	push	{r7, lr}
 80016c4:	b082      	sub	sp, #8
 80016c6:	af00      	add	r7, sp, #0
 80016c8:	4603      	mov	r3, r0
 80016ca:	460a      	mov	r2, r1
 80016cc:	71fb      	strb	r3, [r7, #7]
 80016ce:	4613      	mov	r3, r2
 80016d0:	71bb      	strb	r3, [r7, #6]
	OLED_WriteCommand(0xB0 | Y);					//Y
 80016d2:	79fb      	ldrb	r3, [r7, #7]
 80016d4:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 80016d8:	b2db      	uxtb	r3, r3
 80016da:	4618      	mov	r0, r3
 80016dc:	f7ff ffc3 	bl	8001666 <OLED_WriteCommand>
	OLED_WriteCommand(0x10 | ((X & 0xF0) >> 4));	//X4
 80016e0:	79bb      	ldrb	r3, [r7, #6]
 80016e2:	091b      	lsrs	r3, r3, #4
 80016e4:	b2db      	uxtb	r3, r3
 80016e6:	f043 0310 	orr.w	r3, r3, #16
 80016ea:	b2db      	uxtb	r3, r3
 80016ec:	4618      	mov	r0, r3
 80016ee:	f7ff ffba 	bl	8001666 <OLED_WriteCommand>
	OLED_WriteCommand(0x00 | (X & 0x0F));			//X4
 80016f2:	79bb      	ldrb	r3, [r7, #6]
 80016f4:	f003 030f 	and.w	r3, r3, #15
 80016f8:	b2db      	uxtb	r3, r3
 80016fa:	4618      	mov	r0, r3
 80016fc:	f7ff ffb3 	bl	8001666 <OLED_WriteCommand>
}
 8001700:	bf00      	nop
 8001702:	3708      	adds	r7, #8
 8001704:	46bd      	mov	sp, r7
 8001706:	bd80      	pop	{r7, pc}

08001708 <OLED_Clear>:
  * @brief  OLED
  * @param  
  * @retval 
  */
void OLED_Clear(void)
{  
 8001708:	b580      	push	{r7, lr}
 800170a:	b082      	sub	sp, #8
 800170c:	af00      	add	r7, sp, #0
	uint8_t i, j;
	for (j = 0; j < 8; j++)
 800170e:	2300      	movs	r3, #0
 8001710:	71bb      	strb	r3, [r7, #6]
 8001712:	e014      	b.n	800173e <OLED_Clear+0x36>
	{
		OLED_SetCursor(j, 0);
 8001714:	79bb      	ldrb	r3, [r7, #6]
 8001716:	2100      	movs	r1, #0
 8001718:	4618      	mov	r0, r3
 800171a:	f7ff ffd2 	bl	80016c2 <OLED_SetCursor>
		for(i = 0; i < 128; i++)
 800171e:	2300      	movs	r3, #0
 8001720:	71fb      	strb	r3, [r7, #7]
 8001722:	e005      	b.n	8001730 <OLED_Clear+0x28>
		{
			OLED_WriteData(0x00);
 8001724:	2000      	movs	r0, #0
 8001726:	f7ff ffb5 	bl	8001694 <OLED_WriteData>
		for(i = 0; i < 128; i++)
 800172a:	79fb      	ldrb	r3, [r7, #7]
 800172c:	3301      	adds	r3, #1
 800172e:	71fb      	strb	r3, [r7, #7]
 8001730:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001734:	2b00      	cmp	r3, #0
 8001736:	daf5      	bge.n	8001724 <OLED_Clear+0x1c>
	for (j = 0; j < 8; j++)
 8001738:	79bb      	ldrb	r3, [r7, #6]
 800173a:	3301      	adds	r3, #1
 800173c:	71bb      	strb	r3, [r7, #6]
 800173e:	79bb      	ldrb	r3, [r7, #6]
 8001740:	2b07      	cmp	r3, #7
 8001742:	d9e7      	bls.n	8001714 <OLED_Clear+0xc>
		}
	}
}
 8001744:	bf00      	nop
 8001746:	bf00      	nop
 8001748:	3708      	adds	r7, #8
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}
	...

08001750 <OLED_ShowChar>:
  * @param  Column 1~16
  * @param  Char ASCII
  * @retval 
  */
void OLED_ShowChar(uint8_t Line, uint8_t Column, char Char)
{      	
 8001750:	b580      	push	{r7, lr}
 8001752:	b084      	sub	sp, #16
 8001754:	af00      	add	r7, sp, #0
 8001756:	4603      	mov	r3, r0
 8001758:	71fb      	strb	r3, [r7, #7]
 800175a:	460b      	mov	r3, r1
 800175c:	71bb      	strb	r3, [r7, #6]
 800175e:	4613      	mov	r3, r2
 8001760:	717b      	strb	r3, [r7, #5]
	uint8_t i;
	OLED_SetCursor((Line - 1) * 2, (Column - 1) * 8);		//
 8001762:	79fb      	ldrb	r3, [r7, #7]
 8001764:	3b01      	subs	r3, #1
 8001766:	b2db      	uxtb	r3, r3
 8001768:	005b      	lsls	r3, r3, #1
 800176a:	b2da      	uxtb	r2, r3
 800176c:	79bb      	ldrb	r3, [r7, #6]
 800176e:	3b01      	subs	r3, #1
 8001770:	b2db      	uxtb	r3, r3
 8001772:	00db      	lsls	r3, r3, #3
 8001774:	b2db      	uxtb	r3, r3
 8001776:	4619      	mov	r1, r3
 8001778:	4610      	mov	r0, r2
 800177a:	f7ff ffa2 	bl	80016c2 <OLED_SetCursor>
	for (i = 0; i < 8; i++)
 800177e:	2300      	movs	r3, #0
 8001780:	73fb      	strb	r3, [r7, #15]
 8001782:	e00e      	b.n	80017a2 <OLED_ShowChar+0x52>
	{
		OLED_WriteData(OLED_F8x16[Char - ' '][i]);			//
 8001784:	797b      	ldrb	r3, [r7, #5]
 8001786:	f1a3 0220 	sub.w	r2, r3, #32
 800178a:	7bfb      	ldrb	r3, [r7, #15]
 800178c:	491b      	ldr	r1, [pc, #108]	@ (80017fc <OLED_ShowChar+0xac>)
 800178e:	0112      	lsls	r2, r2, #4
 8001790:	440a      	add	r2, r1
 8001792:	4413      	add	r3, r2
 8001794:	781b      	ldrb	r3, [r3, #0]
 8001796:	4618      	mov	r0, r3
 8001798:	f7ff ff7c 	bl	8001694 <OLED_WriteData>
	for (i = 0; i < 8; i++)
 800179c:	7bfb      	ldrb	r3, [r7, #15]
 800179e:	3301      	adds	r3, #1
 80017a0:	73fb      	strb	r3, [r7, #15]
 80017a2:	7bfb      	ldrb	r3, [r7, #15]
 80017a4:	2b07      	cmp	r3, #7
 80017a6:	d9ed      	bls.n	8001784 <OLED_ShowChar+0x34>
	}
	OLED_SetCursor((Line - 1) * 2 + 1, (Column - 1) * 8);	//
 80017a8:	79fb      	ldrb	r3, [r7, #7]
 80017aa:	005b      	lsls	r3, r3, #1
 80017ac:	b2db      	uxtb	r3, r3
 80017ae:	3b01      	subs	r3, #1
 80017b0:	b2da      	uxtb	r2, r3
 80017b2:	79bb      	ldrb	r3, [r7, #6]
 80017b4:	3b01      	subs	r3, #1
 80017b6:	b2db      	uxtb	r3, r3
 80017b8:	00db      	lsls	r3, r3, #3
 80017ba:	b2db      	uxtb	r3, r3
 80017bc:	4619      	mov	r1, r3
 80017be:	4610      	mov	r0, r2
 80017c0:	f7ff ff7f 	bl	80016c2 <OLED_SetCursor>
	for (i = 0; i < 8; i++)
 80017c4:	2300      	movs	r3, #0
 80017c6:	73fb      	strb	r3, [r7, #15]
 80017c8:	e00f      	b.n	80017ea <OLED_ShowChar+0x9a>
	{
		OLED_WriteData(OLED_F8x16[Char - ' '][i + 8]);		//
 80017ca:	797b      	ldrb	r3, [r7, #5]
 80017cc:	f1a3 0220 	sub.w	r2, r3, #32
 80017d0:	7bfb      	ldrb	r3, [r7, #15]
 80017d2:	3308      	adds	r3, #8
 80017d4:	4909      	ldr	r1, [pc, #36]	@ (80017fc <OLED_ShowChar+0xac>)
 80017d6:	0112      	lsls	r2, r2, #4
 80017d8:	440a      	add	r2, r1
 80017da:	4413      	add	r3, r2
 80017dc:	781b      	ldrb	r3, [r3, #0]
 80017de:	4618      	mov	r0, r3
 80017e0:	f7ff ff58 	bl	8001694 <OLED_WriteData>
	for (i = 0; i < 8; i++)
 80017e4:	7bfb      	ldrb	r3, [r7, #15]
 80017e6:	3301      	adds	r3, #1
 80017e8:	73fb      	strb	r3, [r7, #15]
 80017ea:	7bfb      	ldrb	r3, [r7, #15]
 80017ec:	2b07      	cmp	r3, #7
 80017ee:	d9ec      	bls.n	80017ca <OLED_ShowChar+0x7a>
	}
}
 80017f0:	bf00      	nop
 80017f2:	bf00      	nop
 80017f4:	3710      	adds	r7, #16
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	bf00      	nop
 80017fc:	0800abb8 	.word	0x0800abb8

08001800 <OLED_ShowString>:
  * @param  Column 1~16
  * @param  String ASCII
  * @retval 
  */
void OLED_ShowString(uint8_t Line, uint8_t Column, char *String)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b084      	sub	sp, #16
 8001804:	af00      	add	r7, sp, #0
 8001806:	4603      	mov	r3, r0
 8001808:	603a      	str	r2, [r7, #0]
 800180a:	71fb      	strb	r3, [r7, #7]
 800180c:	460b      	mov	r3, r1
 800180e:	71bb      	strb	r3, [r7, #6]
	uint8_t i;
	for (i = 0; String[i] != '\0'; i++)
 8001810:	2300      	movs	r3, #0
 8001812:	73fb      	strb	r3, [r7, #15]
 8001814:	e00e      	b.n	8001834 <OLED_ShowString+0x34>
	{
		OLED_ShowChar(Line, Column + i, String[i]);
 8001816:	79ba      	ldrb	r2, [r7, #6]
 8001818:	7bfb      	ldrb	r3, [r7, #15]
 800181a:	4413      	add	r3, r2
 800181c:	b2d9      	uxtb	r1, r3
 800181e:	7bfb      	ldrb	r3, [r7, #15]
 8001820:	683a      	ldr	r2, [r7, #0]
 8001822:	4413      	add	r3, r2
 8001824:	781a      	ldrb	r2, [r3, #0]
 8001826:	79fb      	ldrb	r3, [r7, #7]
 8001828:	4618      	mov	r0, r3
 800182a:	f7ff ff91 	bl	8001750 <OLED_ShowChar>
	for (i = 0; String[i] != '\0'; i++)
 800182e:	7bfb      	ldrb	r3, [r7, #15]
 8001830:	3301      	adds	r3, #1
 8001832:	73fb      	strb	r3, [r7, #15]
 8001834:	7bfb      	ldrb	r3, [r7, #15]
 8001836:	683a      	ldr	r2, [r7, #0]
 8001838:	4413      	add	r3, r2
 800183a:	781b      	ldrb	r3, [r3, #0]
 800183c:	2b00      	cmp	r3, #0
 800183e:	d1ea      	bne.n	8001816 <OLED_ShowString+0x16>
	}
}
 8001840:	bf00      	nop
 8001842:	bf00      	nop
 8001844:	3710      	adds	r7, #16
 8001846:	46bd      	mov	sp, r7
 8001848:	bd80      	pop	{r7, pc}

0800184a <OLED_Pow>:
/**
  * @brief  OLED
  * @retval XY
  */
uint32_t OLED_Pow(uint32_t X, uint32_t Y)
{
 800184a:	b480      	push	{r7}
 800184c:	b085      	sub	sp, #20
 800184e:	af00      	add	r7, sp, #0
 8001850:	6078      	str	r0, [r7, #4]
 8001852:	6039      	str	r1, [r7, #0]
	uint32_t Result = 1;
 8001854:	2301      	movs	r3, #1
 8001856:	60fb      	str	r3, [r7, #12]
	while (Y--)
 8001858:	e004      	b.n	8001864 <OLED_Pow+0x1a>
	{
		Result *= X;
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	687a      	ldr	r2, [r7, #4]
 800185e:	fb02 f303 	mul.w	r3, r2, r3
 8001862:	60fb      	str	r3, [r7, #12]
	while (Y--)
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	1e5a      	subs	r2, r3, #1
 8001868:	603a      	str	r2, [r7, #0]
 800186a:	2b00      	cmp	r3, #0
 800186c:	d1f5      	bne.n	800185a <OLED_Pow+0x10>
	}
	return Result;
 800186e:	68fb      	ldr	r3, [r7, #12]
}
 8001870:	4618      	mov	r0, r3
 8001872:	3714      	adds	r7, #20
 8001874:	46bd      	mov	sp, r7
 8001876:	bc80      	pop	{r7}
 8001878:	4770      	bx	lr
	...

0800187c <OLED_ShowNum>:
  * @param  Number 0~4294967295
  * @param  Length 1~10
  * @retval 
  */
void OLED_ShowNum(uint8_t Line, uint8_t Column, uint32_t Number, uint8_t Length)
{
 800187c:	b590      	push	{r4, r7, lr}
 800187e:	b085      	sub	sp, #20
 8001880:	af00      	add	r7, sp, #0
 8001882:	603a      	str	r2, [r7, #0]
 8001884:	461a      	mov	r2, r3
 8001886:	4603      	mov	r3, r0
 8001888:	71fb      	strb	r3, [r7, #7]
 800188a:	460b      	mov	r3, r1
 800188c:	71bb      	strb	r3, [r7, #6]
 800188e:	4613      	mov	r3, r2
 8001890:	717b      	strb	r3, [r7, #5]
	uint8_t i;
	for (i = 0; i < Length; i++)							
 8001892:	2300      	movs	r3, #0
 8001894:	73fb      	strb	r3, [r7, #15]
 8001896:	e023      	b.n	80018e0 <OLED_ShowNum+0x64>
	{
		OLED_ShowChar(Line, Column + i, Number / OLED_Pow(10, Length - i - 1) % 10 + '0');
 8001898:	79ba      	ldrb	r2, [r7, #6]
 800189a:	7bfb      	ldrb	r3, [r7, #15]
 800189c:	4413      	add	r3, r2
 800189e:	b2dc      	uxtb	r4, r3
 80018a0:	797a      	ldrb	r2, [r7, #5]
 80018a2:	7bfb      	ldrb	r3, [r7, #15]
 80018a4:	1ad3      	subs	r3, r2, r3
 80018a6:	3b01      	subs	r3, #1
 80018a8:	4619      	mov	r1, r3
 80018aa:	200a      	movs	r0, #10
 80018ac:	f7ff ffcd 	bl	800184a <OLED_Pow>
 80018b0:	4602      	mov	r2, r0
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	fbb3 f1f2 	udiv	r1, r3, r2
 80018b8:	4b0e      	ldr	r3, [pc, #56]	@ (80018f4 <OLED_ShowNum+0x78>)
 80018ba:	fba3 2301 	umull	r2, r3, r3, r1
 80018be:	08da      	lsrs	r2, r3, #3
 80018c0:	4613      	mov	r3, r2
 80018c2:	009b      	lsls	r3, r3, #2
 80018c4:	4413      	add	r3, r2
 80018c6:	005b      	lsls	r3, r3, #1
 80018c8:	1aca      	subs	r2, r1, r3
 80018ca:	b2d3      	uxtb	r3, r2
 80018cc:	3330      	adds	r3, #48	@ 0x30
 80018ce:	b2da      	uxtb	r2, r3
 80018d0:	79fb      	ldrb	r3, [r7, #7]
 80018d2:	4621      	mov	r1, r4
 80018d4:	4618      	mov	r0, r3
 80018d6:	f7ff ff3b 	bl	8001750 <OLED_ShowChar>
	for (i = 0; i < Length; i++)							
 80018da:	7bfb      	ldrb	r3, [r7, #15]
 80018dc:	3301      	adds	r3, #1
 80018de:	73fb      	strb	r3, [r7, #15]
 80018e0:	7bfa      	ldrb	r2, [r7, #15]
 80018e2:	797b      	ldrb	r3, [r7, #5]
 80018e4:	429a      	cmp	r2, r3
 80018e6:	d3d7      	bcc.n	8001898 <OLED_ShowNum+0x1c>
	}
}
 80018e8:	bf00      	nop
 80018ea:	bf00      	nop
 80018ec:	3714      	adds	r7, #20
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd90      	pop	{r4, r7, pc}
 80018f2:	bf00      	nop
 80018f4:	cccccccd 	.word	0xcccccccd

080018f8 <OLED_Init>:
  * @brief  OLED
  * @param  
  * @retval 
  */
void OLED_Init(void)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b082      	sub	sp, #8
 80018fc:	af00      	add	r7, sp, #0
	uint32_t i, j;
	
	for (i = 0; i < 1000; i++)			//
 80018fe:	2300      	movs	r3, #0
 8001900:	607b      	str	r3, [r7, #4]
 8001902:	e00c      	b.n	800191e <OLED_Init+0x26>
	{
		for (j = 0; j < 1000; j++);
 8001904:	2300      	movs	r3, #0
 8001906:	603b      	str	r3, [r7, #0]
 8001908:	e002      	b.n	8001910 <OLED_Init+0x18>
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	3301      	adds	r3, #1
 800190e:	603b      	str	r3, [r7, #0]
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001916:	d3f8      	bcc.n	800190a <OLED_Init+0x12>
	for (i = 0; i < 1000; i++)			//
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	3301      	adds	r3, #1
 800191c:	607b      	str	r3, [r7, #4]
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001924:	d3ee      	bcc.n	8001904 <OLED_Init+0xc>
	}
	
	MX_GPIO_Init();			//
 8001926:	f000 f871 	bl	8001a0c <MX_GPIO_Init>
	
	OLED_WriteCommand(0xAE);	//
 800192a:	20ae      	movs	r0, #174	@ 0xae
 800192c:	f7ff fe9b 	bl	8001666 <OLED_WriteCommand>
	
	OLED_WriteCommand(0xD5);	///
 8001930:	20d5      	movs	r0, #213	@ 0xd5
 8001932:	f7ff fe98 	bl	8001666 <OLED_WriteCommand>
	OLED_WriteCommand(0x80);
 8001936:	2080      	movs	r0, #128	@ 0x80
 8001938:	f7ff fe95 	bl	8001666 <OLED_WriteCommand>
	
	OLED_WriteCommand(0xA8);	//
 800193c:	20a8      	movs	r0, #168	@ 0xa8
 800193e:	f7ff fe92 	bl	8001666 <OLED_WriteCommand>
	OLED_WriteCommand(0x3F);
 8001942:	203f      	movs	r0, #63	@ 0x3f
 8001944:	f7ff fe8f 	bl	8001666 <OLED_WriteCommand>
	
	OLED_WriteCommand(0xD3);	//
 8001948:	20d3      	movs	r0, #211	@ 0xd3
 800194a:	f7ff fe8c 	bl	8001666 <OLED_WriteCommand>
	OLED_WriteCommand(0x00);
 800194e:	2000      	movs	r0, #0
 8001950:	f7ff fe89 	bl	8001666 <OLED_WriteCommand>
	
	OLED_WriteCommand(0x40);	//
 8001954:	2040      	movs	r0, #64	@ 0x40
 8001956:	f7ff fe86 	bl	8001666 <OLED_WriteCommand>
	
	OLED_WriteCommand(0xA1);	//0xA1 0xA0
 800195a:	20a1      	movs	r0, #161	@ 0xa1
 800195c:	f7ff fe83 	bl	8001666 <OLED_WriteCommand>
	
	OLED_WriteCommand(0xC8);	//0xC8 0xC0
 8001960:	20c8      	movs	r0, #200	@ 0xc8
 8001962:	f7ff fe80 	bl	8001666 <OLED_WriteCommand>

	OLED_WriteCommand(0xDA);	//COM
 8001966:	20da      	movs	r0, #218	@ 0xda
 8001968:	f7ff fe7d 	bl	8001666 <OLED_WriteCommand>
	OLED_WriteCommand(0x12);
 800196c:	2012      	movs	r0, #18
 800196e:	f7ff fe7a 	bl	8001666 <OLED_WriteCommand>
	
	OLED_WriteCommand(0x81);	//
 8001972:	2081      	movs	r0, #129	@ 0x81
 8001974:	f7ff fe77 	bl	8001666 <OLED_WriteCommand>
	OLED_WriteCommand(0xCF);
 8001978:	20cf      	movs	r0, #207	@ 0xcf
 800197a:	f7ff fe74 	bl	8001666 <OLED_WriteCommand>

	OLED_WriteCommand(0xD9);	//
 800197e:	20d9      	movs	r0, #217	@ 0xd9
 8001980:	f7ff fe71 	bl	8001666 <OLED_WriteCommand>
	OLED_WriteCommand(0xF1);
 8001984:	20f1      	movs	r0, #241	@ 0xf1
 8001986:	f7ff fe6e 	bl	8001666 <OLED_WriteCommand>

	OLED_WriteCommand(0xDB);	//VCOMH
 800198a:	20db      	movs	r0, #219	@ 0xdb
 800198c:	f7ff fe6b 	bl	8001666 <OLED_WriteCommand>
	OLED_WriteCommand(0x30);
 8001990:	2030      	movs	r0, #48	@ 0x30
 8001992:	f7ff fe68 	bl	8001666 <OLED_WriteCommand>

	OLED_WriteCommand(0xA4);	///
 8001996:	20a4      	movs	r0, #164	@ 0xa4
 8001998:	f7ff fe65 	bl	8001666 <OLED_WriteCommand>

	OLED_WriteCommand(0xA6);	///
 800199c:	20a6      	movs	r0, #166	@ 0xa6
 800199e:	f7ff fe62 	bl	8001666 <OLED_WriteCommand>

	OLED_WriteCommand(0x8D);	//
 80019a2:	208d      	movs	r0, #141	@ 0x8d
 80019a4:	f7ff fe5f 	bl	8001666 <OLED_WriteCommand>
	OLED_WriteCommand(0x14);
 80019a8:	2014      	movs	r0, #20
 80019aa:	f7ff fe5c 	bl	8001666 <OLED_WriteCommand>

	OLED_WriteCommand(0xAF);	//
 80019ae:	20af      	movs	r0, #175	@ 0xaf
 80019b0:	f7ff fe59 	bl	8001666 <OLED_WriteCommand>
		
	OLED_Clear();				//OLED
 80019b4:	f7ff fea8 	bl	8001708 <OLED_Clear>
}
 80019b8:	bf00      	nop
 80019ba:	3708      	adds	r7, #8
 80019bc:	46bd      	mov	sp, r7
 80019be:	bd80      	pop	{r7, pc}

080019c0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b082      	sub	sp, #8
 80019c4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80019c6:	4b10      	ldr	r3, [pc, #64]	@ (8001a08 <MX_DMA_Init+0x48>)
 80019c8:	695b      	ldr	r3, [r3, #20]
 80019ca:	4a0f      	ldr	r2, [pc, #60]	@ (8001a08 <MX_DMA_Init+0x48>)
 80019cc:	f043 0301 	orr.w	r3, r3, #1
 80019d0:	6153      	str	r3, [r2, #20]
 80019d2:	4b0d      	ldr	r3, [pc, #52]	@ (8001a08 <MX_DMA_Init+0x48>)
 80019d4:	695b      	ldr	r3, [r3, #20]
 80019d6:	f003 0301 	and.w	r3, r3, #1
 80019da:	607b      	str	r3, [r7, #4]
 80019dc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80019de:	2200      	movs	r2, #0
 80019e0:	2100      	movs	r1, #0
 80019e2:	200e      	movs	r0, #14
 80019e4:	f000 ff8b 	bl	80028fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80019e8:	200e      	movs	r0, #14
 80019ea:	f000 ffa4 	bl	8002936 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80019ee:	2200      	movs	r2, #0
 80019f0:	2100      	movs	r1, #0
 80019f2:	200f      	movs	r0, #15
 80019f4:	f000 ff83 	bl	80028fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80019f8:	200f      	movs	r0, #15
 80019fa:	f000 ff9c 	bl	8002936 <HAL_NVIC_EnableIRQ>

}
 80019fe:	bf00      	nop
 8001a00:	3708      	adds	r7, #8
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}
 8001a06:	bf00      	nop
 8001a08:	40021000 	.word	0x40021000

08001a0c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b088      	sub	sp, #32
 8001a10:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a12:	f107 0310 	add.w	r3, r7, #16
 8001a16:	2200      	movs	r2, #0
 8001a18:	601a      	str	r2, [r3, #0]
 8001a1a:	605a      	str	r2, [r3, #4]
 8001a1c:	609a      	str	r2, [r3, #8]
 8001a1e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a20:	4b31      	ldr	r3, [pc, #196]	@ (8001ae8 <MX_GPIO_Init+0xdc>)
 8001a22:	699b      	ldr	r3, [r3, #24]
 8001a24:	4a30      	ldr	r2, [pc, #192]	@ (8001ae8 <MX_GPIO_Init+0xdc>)
 8001a26:	f043 0320 	orr.w	r3, r3, #32
 8001a2a:	6193      	str	r3, [r2, #24]
 8001a2c:	4b2e      	ldr	r3, [pc, #184]	@ (8001ae8 <MX_GPIO_Init+0xdc>)
 8001a2e:	699b      	ldr	r3, [r3, #24]
 8001a30:	f003 0320 	and.w	r3, r3, #32
 8001a34:	60fb      	str	r3, [r7, #12]
 8001a36:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a38:	4b2b      	ldr	r3, [pc, #172]	@ (8001ae8 <MX_GPIO_Init+0xdc>)
 8001a3a:	699b      	ldr	r3, [r3, #24]
 8001a3c:	4a2a      	ldr	r2, [pc, #168]	@ (8001ae8 <MX_GPIO_Init+0xdc>)
 8001a3e:	f043 0304 	orr.w	r3, r3, #4
 8001a42:	6193      	str	r3, [r2, #24]
 8001a44:	4b28      	ldr	r3, [pc, #160]	@ (8001ae8 <MX_GPIO_Init+0xdc>)
 8001a46:	699b      	ldr	r3, [r3, #24]
 8001a48:	f003 0304 	and.w	r3, r3, #4
 8001a4c:	60bb      	str	r3, [r7, #8]
 8001a4e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a50:	4b25      	ldr	r3, [pc, #148]	@ (8001ae8 <MX_GPIO_Init+0xdc>)
 8001a52:	699b      	ldr	r3, [r3, #24]
 8001a54:	4a24      	ldr	r2, [pc, #144]	@ (8001ae8 <MX_GPIO_Init+0xdc>)
 8001a56:	f043 0308 	orr.w	r3, r3, #8
 8001a5a:	6193      	str	r3, [r2, #24]
 8001a5c:	4b22      	ldr	r3, [pc, #136]	@ (8001ae8 <MX_GPIO_Init+0xdc>)
 8001a5e:	699b      	ldr	r3, [r3, #24]
 8001a60:	f003 0308 	and.w	r3, r3, #8
 8001a64:	607b      	str	r3, [r7, #4]
 8001a66:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8001a68:	2200      	movs	r2, #0
 8001a6a:	2101      	movs	r1, #1
 8001a6c:	481f      	ldr	r0, [pc, #124]	@ (8001aec <MX_GPIO_Init+0xe0>)
 8001a6e:	f001 fba3 	bl	80031b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 8001a72:	2201      	movs	r2, #1
 8001a74:	2102      	movs	r1, #2
 8001a76:	481d      	ldr	r0, [pc, #116]	@ (8001aec <MX_GPIO_Init+0xe0>)
 8001a78:	f001 fb9e 	bl	80031b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, OLED_SCL_Pin|OLED_SDA_Pin, GPIO_PIN_SET);
 8001a7c:	2201      	movs	r2, #1
 8001a7e:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8001a82:	481b      	ldr	r0, [pc, #108]	@ (8001af0 <MX_GPIO_Init+0xe4>)
 8001a84:	f001 fb98 	bl	80031b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8001a88:	2301      	movs	r3, #1
 8001a8a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a8c:	2301      	movs	r3, #1
 8001a8e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001a90:	2302      	movs	r3, #2
 8001a92:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a94:	2302      	movs	r3, #2
 8001a96:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8001a98:	f107 0310 	add.w	r3, r7, #16
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	4813      	ldr	r0, [pc, #76]	@ (8001aec <MX_GPIO_Init+0xe0>)
 8001aa0:	f001 fa06 	bl	8002eb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED2_Pin */
  GPIO_InitStruct.Pin = LED2_Pin;
 8001aa4:	2302      	movs	r3, #2
 8001aa6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001aa8:	2301      	movs	r3, #1
 8001aaa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001aac:	2301      	movs	r3, #1
 8001aae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ab0:	2302      	movs	r3, #2
 8001ab2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 8001ab4:	f107 0310 	add.w	r3, r7, #16
 8001ab8:	4619      	mov	r1, r3
 8001aba:	480c      	ldr	r0, [pc, #48]	@ (8001aec <MX_GPIO_Init+0xe0>)
 8001abc:	f001 f9f8 	bl	8002eb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : OLED_SCL_Pin OLED_SDA_Pin */
  GPIO_InitStruct.Pin = OLED_SCL_Pin|OLED_SDA_Pin;
 8001ac0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001ac4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001ac6:	2311      	movs	r3, #17
 8001ac8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001aca:	2301      	movs	r3, #1
 8001acc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001ace:	2301      	movs	r3, #1
 8001ad0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ad2:	f107 0310 	add.w	r3, r7, #16
 8001ad6:	4619      	mov	r1, r3
 8001ad8:	4805      	ldr	r0, [pc, #20]	@ (8001af0 <MX_GPIO_Init+0xe4>)
 8001ada:	f001 f9e9 	bl	8002eb0 <HAL_GPIO_Init>

}
 8001ade:	bf00      	nop
 8001ae0:	3720      	adds	r7, #32
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	40021000 	.word	0x40021000
 8001aec:	40010800 	.word	0x40010800
 8001af0:	40010c00 	.word	0x40010c00

08001af4 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001af8:	4b12      	ldr	r3, [pc, #72]	@ (8001b44 <MX_I2C2_Init+0x50>)
 8001afa:	4a13      	ldr	r2, [pc, #76]	@ (8001b48 <MX_I2C2_Init+0x54>)
 8001afc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001afe:	4b11      	ldr	r3, [pc, #68]	@ (8001b44 <MX_I2C2_Init+0x50>)
 8001b00:	4a12      	ldr	r2, [pc, #72]	@ (8001b4c <MX_I2C2_Init+0x58>)
 8001b02:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001b04:	4b0f      	ldr	r3, [pc, #60]	@ (8001b44 <MX_I2C2_Init+0x50>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001b0a:	4b0e      	ldr	r3, [pc, #56]	@ (8001b44 <MX_I2C2_Init+0x50>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001b10:	4b0c      	ldr	r3, [pc, #48]	@ (8001b44 <MX_I2C2_Init+0x50>)
 8001b12:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001b16:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001b18:	4b0a      	ldr	r3, [pc, #40]	@ (8001b44 <MX_I2C2_Init+0x50>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001b1e:	4b09      	ldr	r3, [pc, #36]	@ (8001b44 <MX_I2C2_Init+0x50>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001b24:	4b07      	ldr	r3, [pc, #28]	@ (8001b44 <MX_I2C2_Init+0x50>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001b2a:	4b06      	ldr	r3, [pc, #24]	@ (8001b44 <MX_I2C2_Init+0x50>)
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001b30:	4804      	ldr	r0, [pc, #16]	@ (8001b44 <MX_I2C2_Init+0x50>)
 8001b32:	f001 fb73 	bl	800321c <HAL_I2C_Init>
 8001b36:	4603      	mov	r3, r0
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d001      	beq.n	8001b40 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001b3c:	f000 f8cf 	bl	8001cde <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001b40:	bf00      	nop
 8001b42:	bd80      	pop	{r7, pc}
 8001b44:	20000254 	.word	0x20000254
 8001b48:	40005800 	.word	0x40005800
 8001b4c:	000186a0 	.word	0x000186a0

08001b50 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b088      	sub	sp, #32
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b58:	f107 0310 	add.w	r3, r7, #16
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	601a      	str	r2, [r3, #0]
 8001b60:	605a      	str	r2, [r3, #4]
 8001b62:	609a      	str	r2, [r3, #8]
 8001b64:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C2)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	4a16      	ldr	r2, [pc, #88]	@ (8001bc4 <HAL_I2C_MspInit+0x74>)
 8001b6c:	4293      	cmp	r3, r2
 8001b6e:	d124      	bne.n	8001bba <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b70:	4b15      	ldr	r3, [pc, #84]	@ (8001bc8 <HAL_I2C_MspInit+0x78>)
 8001b72:	699b      	ldr	r3, [r3, #24]
 8001b74:	4a14      	ldr	r2, [pc, #80]	@ (8001bc8 <HAL_I2C_MspInit+0x78>)
 8001b76:	f043 0308 	orr.w	r3, r3, #8
 8001b7a:	6193      	str	r3, [r2, #24]
 8001b7c:	4b12      	ldr	r3, [pc, #72]	@ (8001bc8 <HAL_I2C_MspInit+0x78>)
 8001b7e:	699b      	ldr	r3, [r3, #24]
 8001b80:	f003 0308 	and.w	r3, r3, #8
 8001b84:	60fb      	str	r3, [r7, #12]
 8001b86:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001b88:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001b8c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b8e:	2312      	movs	r3, #18
 8001b90:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b92:	2303      	movs	r3, #3
 8001b94:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b96:	f107 0310 	add.w	r3, r7, #16
 8001b9a:	4619      	mov	r1, r3
 8001b9c:	480b      	ldr	r0, [pc, #44]	@ (8001bcc <HAL_I2C_MspInit+0x7c>)
 8001b9e:	f001 f987 	bl	8002eb0 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001ba2:	4b09      	ldr	r3, [pc, #36]	@ (8001bc8 <HAL_I2C_MspInit+0x78>)
 8001ba4:	69db      	ldr	r3, [r3, #28]
 8001ba6:	4a08      	ldr	r2, [pc, #32]	@ (8001bc8 <HAL_I2C_MspInit+0x78>)
 8001ba8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001bac:	61d3      	str	r3, [r2, #28]
 8001bae:	4b06      	ldr	r3, [pc, #24]	@ (8001bc8 <HAL_I2C_MspInit+0x78>)
 8001bb0:	69db      	ldr	r3, [r3, #28]
 8001bb2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001bb6:	60bb      	str	r3, [r7, #8]
 8001bb8:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8001bba:	bf00      	nop
 8001bbc:	3720      	adds	r7, #32
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bd80      	pop	{r7, pc}
 8001bc2:	bf00      	nop
 8001bc4:	40005800 	.word	0x40005800
 8001bc8:	40021000 	.word	0x40021000
 8001bcc:	40010c00 	.word	0x40010c00

08001bd0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001bd4:	f000 fd36 	bl	8002644 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001bd8:	f000 f83c 	bl	8001c54 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001bdc:	f7ff ff16 	bl	8001a0c <MX_GPIO_Init>
  MX_DMA_Init();
 8001be0:	f7ff feee 	bl	80019c0 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8001be4:	f000 fa4e 	bl	8002084 <MX_USART1_UART_Init>
  MX_I2C2_Init();
 8001be8:	f7ff ff84 	bl	8001af4 <MX_I2C2_Init>
  MX_TIM2_Init();
 8001bec:	f000 f9da 	bl	8001fa4 <MX_TIM2_Init>

  /* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start_IT(&htim2);
 8001bf0:	4812      	ldr	r0, [pc, #72]	@ (8001c3c <main+0x6c>)
 8001bf2:	f002 ffa7 	bl	8004b44 <HAL_TIM_Base_Start_IT>

	OLED_Init();
 8001bf6:	f7ff fe7f 	bl	80018f8 <OLED_Init>
	OLED_ShowString(1, 1, "HelloWorld!!");
 8001bfa:	4a11      	ldr	r2, [pc, #68]	@ (8001c40 <main+0x70>)
 8001bfc:	2101      	movs	r1, #1
 8001bfe:	2001      	movs	r0, #1
 8001c00:	f7ff fdfe 	bl	8001800 <OLED_ShowString>

	LED_Task_Init(&LED_run_t, &led_run, 500);
 8001c04:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001c08:	490e      	ldr	r1, [pc, #56]	@ (8001c44 <main+0x74>)
 8001c0a:	480f      	ldr	r0, [pc, #60]	@ (8001c48 <main+0x78>)
 8001c0c:	f7ff fa6a 	bl	80010e4 <LED_Task_Init>

//	LED_Task_SetMode(&LED_run_t, LED_MODE_RUN);
//	LED_Task_SetError(&LED_run_t, 8);

	//UART 
	Uart1_ReceiveToIdle ();
 8001c10:	f7ff fb54 	bl	80012bc <Uart1_ReceiveToIdle>

	//SHT31 
	SHT31_Init(&SHT31_Dev_t, &hi2c2, FastPeriodicDataModa);
 8001c14:	2202      	movs	r2, #2
 8001c16:	490d      	ldr	r1, [pc, #52]	@ (8001c4c <main+0x7c>)
 8001c18:	480d      	ldr	r0, [pc, #52]	@ (8001c50 <main+0x80>)
 8001c1a:	f000 fbb7 	bl	800238c <SHT31_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
		LED_Task_Loop(&LED_run_t);
 8001c1e:	480a      	ldr	r0, [pc, #40]	@ (8001c48 <main+0x78>)
 8001c20:	f7ff fab4 	bl	800118c <LED_Task_Loop>
		SHT31_Task(&SHT31_Dev_t);
 8001c24:	480a      	ldr	r0, [pc, #40]	@ (8001c50 <main+0x80>)
 8001c26:	f000 fc95 	bl	8002554 <SHT31_Task>
		Uart_Task();
 8001c2a:	f7ff fc47 	bl	80014bc <Uart_Task>
		HAL_Delay(300);
 8001c2e:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001c32:	f000 fd69 	bl	8002708 <HAL_Delay>
		LED_Task_Loop(&LED_run_t);
 8001c36:	bf00      	nop
 8001c38:	e7f1      	b.n	8001c1e <main+0x4e>
 8001c3a:	bf00      	nop
 8001c3c:	200002ac 	.word	0x200002ac
 8001c40:	0800ab7c 	.word	0x0800ab7c
 8001c44:	20000000 	.word	0x20000000
 8001c48:	20000008 	.word	0x20000008
 8001c4c:	20000254 	.word	0x20000254
 8001c50:	200003c4 	.word	0x200003c4

08001c54 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b090      	sub	sp, #64	@ 0x40
 8001c58:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c5a:	f107 0318 	add.w	r3, r7, #24
 8001c5e:	2228      	movs	r2, #40	@ 0x28
 8001c60:	2100      	movs	r1, #0
 8001c62:	4618      	mov	r0, r3
 8001c64:	f005 fafd 	bl	8007262 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c68:	1d3b      	adds	r3, r7, #4
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	601a      	str	r2, [r3, #0]
 8001c6e:	605a      	str	r2, [r3, #4]
 8001c70:	609a      	str	r2, [r3, #8]
 8001c72:	60da      	str	r2, [r3, #12]
 8001c74:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001c76:	2301      	movs	r3, #1
 8001c78:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001c7a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001c7e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001c80:	2300      	movs	r3, #0
 8001c82:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001c84:	2301      	movs	r3, #1
 8001c86:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c88:	2302      	movs	r3, #2
 8001c8a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001c8c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001c90:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001c92:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001c96:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c98:	f107 0318 	add.w	r3, r7, #24
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	f002 faf1 	bl	8004284 <HAL_RCC_OscConfig>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d001      	beq.n	8001cac <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001ca8:	f000 f819 	bl	8001cde <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001cac:	230f      	movs	r3, #15
 8001cae:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001cb0:	2302      	movs	r3, #2
 8001cb2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001cb8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001cbc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001cc2:	1d3b      	adds	r3, r7, #4
 8001cc4:	2102      	movs	r1, #2
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f002 fd5e 	bl	8004788 <HAL_RCC_ClockConfig>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d001      	beq.n	8001cd6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001cd2:	f000 f804 	bl	8001cde <Error_Handler>
  }
}
 8001cd6:	bf00      	nop
 8001cd8:	3740      	adds	r7, #64	@ 0x40
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}

08001cde <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001cde:	b480      	push	{r7}
 8001ce0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ce2:	b672      	cpsid	i
}
 8001ce4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001ce6:	bf00      	nop
 8001ce8:	e7fd      	b.n	8001ce6 <Error_Handler+0x8>
	...

08001cec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001cec:	b480      	push	{r7}
 8001cee:	b085      	sub	sp, #20
 8001cf0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001cf2:	4b15      	ldr	r3, [pc, #84]	@ (8001d48 <HAL_MspInit+0x5c>)
 8001cf4:	699b      	ldr	r3, [r3, #24]
 8001cf6:	4a14      	ldr	r2, [pc, #80]	@ (8001d48 <HAL_MspInit+0x5c>)
 8001cf8:	f043 0301 	orr.w	r3, r3, #1
 8001cfc:	6193      	str	r3, [r2, #24]
 8001cfe:	4b12      	ldr	r3, [pc, #72]	@ (8001d48 <HAL_MspInit+0x5c>)
 8001d00:	699b      	ldr	r3, [r3, #24]
 8001d02:	f003 0301 	and.w	r3, r3, #1
 8001d06:	60bb      	str	r3, [r7, #8]
 8001d08:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d0a:	4b0f      	ldr	r3, [pc, #60]	@ (8001d48 <HAL_MspInit+0x5c>)
 8001d0c:	69db      	ldr	r3, [r3, #28]
 8001d0e:	4a0e      	ldr	r2, [pc, #56]	@ (8001d48 <HAL_MspInit+0x5c>)
 8001d10:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d14:	61d3      	str	r3, [r2, #28]
 8001d16:	4b0c      	ldr	r3, [pc, #48]	@ (8001d48 <HAL_MspInit+0x5c>)
 8001d18:	69db      	ldr	r3, [r3, #28]
 8001d1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d1e:	607b      	str	r3, [r7, #4]
 8001d20:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001d22:	4b0a      	ldr	r3, [pc, #40]	@ (8001d4c <HAL_MspInit+0x60>)
 8001d24:	685b      	ldr	r3, [r3, #4]
 8001d26:	60fb      	str	r3, [r7, #12]
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001d2e:	60fb      	str	r3, [r7, #12]
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001d36:	60fb      	str	r3, [r7, #12]
 8001d38:	4a04      	ldr	r2, [pc, #16]	@ (8001d4c <HAL_MspInit+0x60>)
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d3e:	bf00      	nop
 8001d40:	3714      	adds	r7, #20
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bc80      	pop	{r7}
 8001d46:	4770      	bx	lr
 8001d48:	40021000 	.word	0x40021000
 8001d4c:	40010000 	.word	0x40010000

08001d50 <NMI_Handler>:
/*           Cortex-M3 Processor Interruption and Exception Handlers          */
/******************************************************************************/
/**
 * @brief This function handles Non maskable interrupt.
 */
void NMI_Handler(void) {
 8001d50:	b480      	push	{r7}
 8001d52:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN NonMaskableInt_IRQn 0 */

	/* USER CODE END NonMaskableInt_IRQn 0 */
	/* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 8001d54:	bf00      	nop
 8001d56:	e7fd      	b.n	8001d54 <NMI_Handler+0x4>

08001d58 <HardFault_Handler>:
}

/**
 * @brief This function handles Hard fault interrupt.
 */
void HardFault_Handler(void) {
 8001d58:	b480      	push	{r7}
 8001d5a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN HardFault_IRQn 0 */

	/* USER CODE END HardFault_IRQn 0 */
	while (1) {
 8001d5c:	bf00      	nop
 8001d5e:	e7fd      	b.n	8001d5c <HardFault_Handler+0x4>

08001d60 <MemManage_Handler>:
}

/**
 * @brief This function handles Memory management fault.
 */
void MemManage_Handler(void) {
 8001d60:	b480      	push	{r7}
 8001d62:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MemoryManagement_IRQn 0 */

	/* USER CODE END MemoryManagement_IRQn 0 */
	while (1) {
 8001d64:	bf00      	nop
 8001d66:	e7fd      	b.n	8001d64 <MemManage_Handler+0x4>

08001d68 <BusFault_Handler>:
}

/**
 * @brief This function handles Prefetch fault, memory access fault.
 */
void BusFault_Handler(void) {
 8001d68:	b480      	push	{r7}
 8001d6a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN BusFault_IRQn 0 */

	/* USER CODE END BusFault_IRQn 0 */
	while (1) {
 8001d6c:	bf00      	nop
 8001d6e:	e7fd      	b.n	8001d6c <BusFault_Handler+0x4>

08001d70 <UsageFault_Handler>:
}

/**
 * @brief This function handles Undefined instruction or illegal state.
 */
void UsageFault_Handler(void) {
 8001d70:	b480      	push	{r7}
 8001d72:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN UsageFault_IRQn 0 */

	/* USER CODE END UsageFault_IRQn 0 */
	while (1) {
 8001d74:	bf00      	nop
 8001d76:	e7fd      	b.n	8001d74 <UsageFault_Handler+0x4>

08001d78 <SVC_Handler>:
}

/**
 * @brief This function handles System service call via SWI instruction.
 */
void SVC_Handler(void) {
 8001d78:	b480      	push	{r7}
 8001d7a:	af00      	add	r7, sp, #0

	/* USER CODE END SVCall_IRQn 0 */
	/* USER CODE BEGIN SVCall_IRQn 1 */

	/* USER CODE END SVCall_IRQn 1 */
}
 8001d7c:	bf00      	nop
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bc80      	pop	{r7}
 8001d82:	4770      	bx	lr

08001d84 <DebugMon_Handler>:

/**
 * @brief This function handles Debug monitor.
 */
void DebugMon_Handler(void) {
 8001d84:	b480      	push	{r7}
 8001d86:	af00      	add	r7, sp, #0

	/* USER CODE END DebugMonitor_IRQn 0 */
	/* USER CODE BEGIN DebugMonitor_IRQn 1 */

	/* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d88:	bf00      	nop
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bc80      	pop	{r7}
 8001d8e:	4770      	bx	lr

08001d90 <PendSV_Handler>:

/**
 * @brief This function handles Pendable request for system service.
 */
void PendSV_Handler(void) {
 8001d90:	b480      	push	{r7}
 8001d92:	af00      	add	r7, sp, #0

	/* USER CODE END PendSV_IRQn 0 */
	/* USER CODE BEGIN PendSV_IRQn 1 */

	/* USER CODE END PendSV_IRQn 1 */
}
 8001d94:	bf00      	nop
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bc80      	pop	{r7}
 8001d9a:	4770      	bx	lr

08001d9c <SysTick_Handler>:

/**
 * @brief This function handles System tick timer.
 */
void SysTick_Handler(void) {
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN SysTick_IRQn 0 */

	/* USER CODE END SysTick_IRQn 0 */
	HAL_IncTick();
 8001da0:	f000 fc96 	bl	80026d0 <HAL_IncTick>
	/* USER CODE BEGIN SysTick_IRQn 1 */

	/* USER CODE END SysTick_IRQn 1 */
}
 8001da4:	bf00      	nop
 8001da6:	bd80      	pop	{r7, pc}

08001da8 <DMA1_Channel4_IRQHandler>:
/******************************************************************************/

/**
 * @brief This function handles DMA1 channel4 global interrupt.
 */
void DMA1_Channel4_IRQHandler(void) {
 8001da8:	b580      	push	{r7, lr}
 8001daa:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

	/* USER CODE END DMA1_Channel4_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001dac:	4802      	ldr	r0, [pc, #8]	@ (8001db8 <DMA1_Channel4_IRQHandler+0x10>)
 8001dae:	f000 ff4b 	bl	8002c48 <HAL_DMA_IRQHandler>
	/* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

	/* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8001db2:	bf00      	nop
 8001db4:	bd80      	pop	{r7, pc}
 8001db6:	bf00      	nop
 8001db8:	20000380 	.word	0x20000380

08001dbc <DMA1_Channel5_IRQHandler>:

/**
 * @brief This function handles DMA1 channel5 global interrupt.
 */
void DMA1_Channel5_IRQHandler(void) {
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

	/* USER CODE END DMA1_Channel5_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001dc0:	4802      	ldr	r0, [pc, #8]	@ (8001dcc <DMA1_Channel5_IRQHandler+0x10>)
 8001dc2:	f000 ff41 	bl	8002c48 <HAL_DMA_IRQHandler>
	/* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

	/* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8001dc6:	bf00      	nop
 8001dc8:	bd80      	pop	{r7, pc}
 8001dca:	bf00      	nop
 8001dcc:	2000033c 	.word	0x2000033c

08001dd0 <TIM2_IRQHandler>:

/**
 * @brief This function handles TIM2 global interrupt.
 */
void TIM2_IRQHandler(void) {
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN TIM2_IRQn 0 */

	/* USER CODE END TIM2_IRQn 0 */
	HAL_TIM_IRQHandler(&htim2);
 8001dd4:	4802      	ldr	r0, [pc, #8]	@ (8001de0 <TIM2_IRQHandler+0x10>)
 8001dd6:	f002 ff07 	bl	8004be8 <HAL_TIM_IRQHandler>
	/* USER CODE BEGIN TIM2_IRQn 1 */

	/* USER CODE END TIM2_IRQn 1 */
}
 8001dda:	bf00      	nop
 8001ddc:	bd80      	pop	{r7, pc}
 8001dde:	bf00      	nop
 8001de0:	200002ac 	.word	0x200002ac

08001de4 <USART1_IRQHandler>:

/**
 * @brief This function handles USART1 global interrupt.
 */
void USART1_IRQHandler(void) {
 8001de4:	b580      	push	{r7, lr}
 8001de6:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN USART1_IRQn 0 */

	/* USER CODE END USART1_IRQn 0 */
	HAL_UART_IRQHandler(&huart1);
 8001de8:	4802      	ldr	r0, [pc, #8]	@ (8001df4 <USART1_IRQHandler+0x10>)
 8001dea:	f003 fb81 	bl	80054f0 <HAL_UART_IRQHandler>
	/* USER CODE BEGIN USART1_IRQn 1 */

	/* USER CODE END USART1_IRQn 1 */
}
 8001dee:	bf00      	nop
 8001df0:	bd80      	pop	{r7, pc}
 8001df2:	bf00      	nop
 8001df4:	200002f4 	.word	0x200002f4

08001df8 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 1 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b082      	sub	sp, #8
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2) {
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001e08:	d101      	bne.n	8001e0e <HAL_TIM_PeriodElapsedCallback+0x16>
		LED_Task_Tick();
 8001e0a:	f7ff f9b1 	bl	8001170 <LED_Task_Tick>
	}};
 8001e0e:	bf00      	nop
 8001e10:	3708      	adds	r7, #8
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bd80      	pop	{r7, pc}

08001e16 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e16:	b480      	push	{r7}
 8001e18:	af00      	add	r7, sp, #0
  return 1;
 8001e1a:	2301      	movs	r3, #1
}
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bc80      	pop	{r7}
 8001e22:	4770      	bx	lr

08001e24 <_kill>:

int _kill(int pid, int sig)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b082      	sub	sp, #8
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
 8001e2c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001e2e:	f005 fae5 	bl	80073fc <__errno>
 8001e32:	4603      	mov	r3, r0
 8001e34:	2216      	movs	r2, #22
 8001e36:	601a      	str	r2, [r3, #0]
  return -1;
 8001e38:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	3708      	adds	r7, #8
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bd80      	pop	{r7, pc}

08001e44 <_exit>:

void _exit (int status)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b082      	sub	sp, #8
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001e4c:	f04f 31ff 	mov.w	r1, #4294967295
 8001e50:	6878      	ldr	r0, [r7, #4]
 8001e52:	f7ff ffe7 	bl	8001e24 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001e56:	bf00      	nop
 8001e58:	e7fd      	b.n	8001e56 <_exit+0x12>

08001e5a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e5a:	b580      	push	{r7, lr}
 8001e5c:	b086      	sub	sp, #24
 8001e5e:	af00      	add	r7, sp, #0
 8001e60:	60f8      	str	r0, [r7, #12]
 8001e62:	60b9      	str	r1, [r7, #8]
 8001e64:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e66:	2300      	movs	r3, #0
 8001e68:	617b      	str	r3, [r7, #20]
 8001e6a:	e00a      	b.n	8001e82 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001e6c:	f3af 8000 	nop.w
 8001e70:	4601      	mov	r1, r0
 8001e72:	68bb      	ldr	r3, [r7, #8]
 8001e74:	1c5a      	adds	r2, r3, #1
 8001e76:	60ba      	str	r2, [r7, #8]
 8001e78:	b2ca      	uxtb	r2, r1
 8001e7a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e7c:	697b      	ldr	r3, [r7, #20]
 8001e7e:	3301      	adds	r3, #1
 8001e80:	617b      	str	r3, [r7, #20]
 8001e82:	697a      	ldr	r2, [r7, #20]
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	429a      	cmp	r2, r3
 8001e88:	dbf0      	blt.n	8001e6c <_read+0x12>
  }

  return len;
 8001e8a:	687b      	ldr	r3, [r7, #4]
}
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	3718      	adds	r7, #24
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}

08001e94 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b086      	sub	sp, #24
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	60f8      	str	r0, [r7, #12]
 8001e9c:	60b9      	str	r1, [r7, #8]
 8001e9e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	617b      	str	r3, [r7, #20]
 8001ea4:	e009      	b.n	8001eba <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001ea6:	68bb      	ldr	r3, [r7, #8]
 8001ea8:	1c5a      	adds	r2, r3, #1
 8001eaa:	60ba      	str	r2, [r7, #8]
 8001eac:	781b      	ldrb	r3, [r3, #0]
 8001eae:	4618      	mov	r0, r3
 8001eb0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001eb4:	697b      	ldr	r3, [r7, #20]
 8001eb6:	3301      	adds	r3, #1
 8001eb8:	617b      	str	r3, [r7, #20]
 8001eba:	697a      	ldr	r2, [r7, #20]
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	429a      	cmp	r2, r3
 8001ec0:	dbf1      	blt.n	8001ea6 <_write+0x12>
  }
  return len;
 8001ec2:	687b      	ldr	r3, [r7, #4]
}
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	3718      	adds	r7, #24
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}

08001ecc <_close>:

int _close(int file)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	b083      	sub	sp, #12
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ed4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ed8:	4618      	mov	r0, r3
 8001eda:	370c      	adds	r7, #12
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bc80      	pop	{r7}
 8001ee0:	4770      	bx	lr

08001ee2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ee2:	b480      	push	{r7}
 8001ee4:	b083      	sub	sp, #12
 8001ee6:	af00      	add	r7, sp, #0
 8001ee8:	6078      	str	r0, [r7, #4]
 8001eea:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001ef2:	605a      	str	r2, [r3, #4]
  return 0;
 8001ef4:	2300      	movs	r3, #0
}
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	370c      	adds	r7, #12
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bc80      	pop	{r7}
 8001efe:	4770      	bx	lr

08001f00 <_isatty>:

int _isatty(int file)
{
 8001f00:	b480      	push	{r7}
 8001f02:	b083      	sub	sp, #12
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001f08:	2301      	movs	r3, #1
}
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	370c      	adds	r7, #12
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bc80      	pop	{r7}
 8001f12:	4770      	bx	lr

08001f14 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f14:	b480      	push	{r7}
 8001f16:	b085      	sub	sp, #20
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	60f8      	str	r0, [r7, #12]
 8001f1c:	60b9      	str	r1, [r7, #8]
 8001f1e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001f20:	2300      	movs	r3, #0
}
 8001f22:	4618      	mov	r0, r3
 8001f24:	3714      	adds	r7, #20
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bc80      	pop	{r7}
 8001f2a:	4770      	bx	lr

08001f2c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b086      	sub	sp, #24
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f34:	4a14      	ldr	r2, [pc, #80]	@ (8001f88 <_sbrk+0x5c>)
 8001f36:	4b15      	ldr	r3, [pc, #84]	@ (8001f8c <_sbrk+0x60>)
 8001f38:	1ad3      	subs	r3, r2, r3
 8001f3a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f3c:	697b      	ldr	r3, [r7, #20]
 8001f3e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f40:	4b13      	ldr	r3, [pc, #76]	@ (8001f90 <_sbrk+0x64>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d102      	bne.n	8001f4e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f48:	4b11      	ldr	r3, [pc, #68]	@ (8001f90 <_sbrk+0x64>)
 8001f4a:	4a12      	ldr	r2, [pc, #72]	@ (8001f94 <_sbrk+0x68>)
 8001f4c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f4e:	4b10      	ldr	r3, [pc, #64]	@ (8001f90 <_sbrk+0x64>)
 8001f50:	681a      	ldr	r2, [r3, #0]
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	4413      	add	r3, r2
 8001f56:	693a      	ldr	r2, [r7, #16]
 8001f58:	429a      	cmp	r2, r3
 8001f5a:	d207      	bcs.n	8001f6c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f5c:	f005 fa4e 	bl	80073fc <__errno>
 8001f60:	4603      	mov	r3, r0
 8001f62:	220c      	movs	r2, #12
 8001f64:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f66:	f04f 33ff 	mov.w	r3, #4294967295
 8001f6a:	e009      	b.n	8001f80 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f6c:	4b08      	ldr	r3, [pc, #32]	@ (8001f90 <_sbrk+0x64>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f72:	4b07      	ldr	r3, [pc, #28]	@ (8001f90 <_sbrk+0x64>)
 8001f74:	681a      	ldr	r2, [r3, #0]
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	4413      	add	r3, r2
 8001f7a:	4a05      	ldr	r2, [pc, #20]	@ (8001f90 <_sbrk+0x64>)
 8001f7c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f7e:	68fb      	ldr	r3, [r7, #12]
}
 8001f80:	4618      	mov	r0, r3
 8001f82:	3718      	adds	r7, #24
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}
 8001f88:	20005000 	.word	0x20005000
 8001f8c:	00000400 	.word	0x00000400
 8001f90:	200002a8 	.word	0x200002a8
 8001f94:	20000528 	.word	0x20000528

08001f98 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f9c:	bf00      	nop
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bc80      	pop	{r7}
 8001fa2:	4770      	bx	lr

08001fa4 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b086      	sub	sp, #24
 8001fa8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001faa:	f107 0308 	add.w	r3, r7, #8
 8001fae:	2200      	movs	r2, #0
 8001fb0:	601a      	str	r2, [r3, #0]
 8001fb2:	605a      	str	r2, [r3, #4]
 8001fb4:	609a      	str	r2, [r3, #8]
 8001fb6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fb8:	463b      	mov	r3, r7
 8001fba:	2200      	movs	r2, #0
 8001fbc:	601a      	str	r2, [r3, #0]
 8001fbe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001fc0:	4b1d      	ldr	r3, [pc, #116]	@ (8002038 <MX_TIM2_Init+0x94>)
 8001fc2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001fc6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7200;
 8001fc8:	4b1b      	ldr	r3, [pc, #108]	@ (8002038 <MX_TIM2_Init+0x94>)
 8001fca:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 8001fce:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fd0:	4b19      	ldr	r3, [pc, #100]	@ (8002038 <MX_TIM2_Init+0x94>)
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10;
 8001fd6:	4b18      	ldr	r3, [pc, #96]	@ (8002038 <MX_TIM2_Init+0x94>)
 8001fd8:	220a      	movs	r2, #10
 8001fda:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fdc:	4b16      	ldr	r3, [pc, #88]	@ (8002038 <MX_TIM2_Init+0x94>)
 8001fde:	2200      	movs	r2, #0
 8001fe0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fe2:	4b15      	ldr	r3, [pc, #84]	@ (8002038 <MX_TIM2_Init+0x94>)
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001fe8:	4813      	ldr	r0, [pc, #76]	@ (8002038 <MX_TIM2_Init+0x94>)
 8001fea:	f002 fd5b 	bl	8004aa4 <HAL_TIM_Base_Init>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d001      	beq.n	8001ff8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001ff4:	f7ff fe73 	bl	8001cde <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ff8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ffc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001ffe:	f107 0308 	add.w	r3, r7, #8
 8002002:	4619      	mov	r1, r3
 8002004:	480c      	ldr	r0, [pc, #48]	@ (8002038 <MX_TIM2_Init+0x94>)
 8002006:	f002 fedf 	bl	8004dc8 <HAL_TIM_ConfigClockSource>
 800200a:	4603      	mov	r3, r0
 800200c:	2b00      	cmp	r3, #0
 800200e:	d001      	beq.n	8002014 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002010:	f7ff fe65 	bl	8001cde <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002014:	2300      	movs	r3, #0
 8002016:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002018:	2300      	movs	r3, #0
 800201a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800201c:	463b      	mov	r3, r7
 800201e:	4619      	mov	r1, r3
 8002020:	4805      	ldr	r0, [pc, #20]	@ (8002038 <MX_TIM2_Init+0x94>)
 8002022:	f003 f8c1 	bl	80051a8 <HAL_TIMEx_MasterConfigSynchronization>
 8002026:	4603      	mov	r3, r0
 8002028:	2b00      	cmp	r3, #0
 800202a:	d001      	beq.n	8002030 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800202c:	f7ff fe57 	bl	8001cde <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002030:	bf00      	nop
 8002032:	3718      	adds	r7, #24
 8002034:	46bd      	mov	sp, r7
 8002036:	bd80      	pop	{r7, pc}
 8002038:	200002ac 	.word	0x200002ac

0800203c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b084      	sub	sp, #16
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800204c:	d113      	bne.n	8002076 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800204e:	4b0c      	ldr	r3, [pc, #48]	@ (8002080 <HAL_TIM_Base_MspInit+0x44>)
 8002050:	69db      	ldr	r3, [r3, #28]
 8002052:	4a0b      	ldr	r2, [pc, #44]	@ (8002080 <HAL_TIM_Base_MspInit+0x44>)
 8002054:	f043 0301 	orr.w	r3, r3, #1
 8002058:	61d3      	str	r3, [r2, #28]
 800205a:	4b09      	ldr	r3, [pc, #36]	@ (8002080 <HAL_TIM_Base_MspInit+0x44>)
 800205c:	69db      	ldr	r3, [r3, #28]
 800205e:	f003 0301 	and.w	r3, r3, #1
 8002062:	60fb      	str	r3, [r7, #12]
 8002064:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002066:	2200      	movs	r2, #0
 8002068:	2100      	movs	r1, #0
 800206a:	201c      	movs	r0, #28
 800206c:	f000 fc47 	bl	80028fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002070:	201c      	movs	r0, #28
 8002072:	f000 fc60 	bl	8002936 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8002076:	bf00      	nop
 8002078:	3710      	adds	r7, #16
 800207a:	46bd      	mov	sp, r7
 800207c:	bd80      	pop	{r7, pc}
 800207e:	bf00      	nop
 8002080:	40021000 	.word	0x40021000

08002084 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002088:	4b11      	ldr	r3, [pc, #68]	@ (80020d0 <MX_USART1_UART_Init+0x4c>)
 800208a:	4a12      	ldr	r2, [pc, #72]	@ (80020d4 <MX_USART1_UART_Init+0x50>)
 800208c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800208e:	4b10      	ldr	r3, [pc, #64]	@ (80020d0 <MX_USART1_UART_Init+0x4c>)
 8002090:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002094:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002096:	4b0e      	ldr	r3, [pc, #56]	@ (80020d0 <MX_USART1_UART_Init+0x4c>)
 8002098:	2200      	movs	r2, #0
 800209a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800209c:	4b0c      	ldr	r3, [pc, #48]	@ (80020d0 <MX_USART1_UART_Init+0x4c>)
 800209e:	2200      	movs	r2, #0
 80020a0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80020a2:	4b0b      	ldr	r3, [pc, #44]	@ (80020d0 <MX_USART1_UART_Init+0x4c>)
 80020a4:	2200      	movs	r2, #0
 80020a6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80020a8:	4b09      	ldr	r3, [pc, #36]	@ (80020d0 <MX_USART1_UART_Init+0x4c>)
 80020aa:	220c      	movs	r2, #12
 80020ac:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80020ae:	4b08      	ldr	r3, [pc, #32]	@ (80020d0 <MX_USART1_UART_Init+0x4c>)
 80020b0:	2200      	movs	r2, #0
 80020b2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80020b4:	4b06      	ldr	r3, [pc, #24]	@ (80020d0 <MX_USART1_UART_Init+0x4c>)
 80020b6:	2200      	movs	r2, #0
 80020b8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80020ba:	4805      	ldr	r0, [pc, #20]	@ (80020d0 <MX_USART1_UART_Init+0x4c>)
 80020bc:	f003 f8e4 	bl	8005288 <HAL_UART_Init>
 80020c0:	4603      	mov	r3, r0
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d001      	beq.n	80020ca <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80020c6:	f7ff fe0a 	bl	8001cde <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80020ca:	bf00      	nop
 80020cc:	bd80      	pop	{r7, pc}
 80020ce:	bf00      	nop
 80020d0:	200002f4 	.word	0x200002f4
 80020d4:	40013800 	.word	0x40013800

080020d8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b088      	sub	sp, #32
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020e0:	f107 0310 	add.w	r3, r7, #16
 80020e4:	2200      	movs	r2, #0
 80020e6:	601a      	str	r2, [r3, #0]
 80020e8:	605a      	str	r2, [r3, #4]
 80020ea:	609a      	str	r2, [r3, #8]
 80020ec:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	4a47      	ldr	r2, [pc, #284]	@ (8002210 <HAL_UART_MspInit+0x138>)
 80020f4:	4293      	cmp	r3, r2
 80020f6:	f040 8086 	bne.w	8002206 <HAL_UART_MspInit+0x12e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80020fa:	4b46      	ldr	r3, [pc, #280]	@ (8002214 <HAL_UART_MspInit+0x13c>)
 80020fc:	699b      	ldr	r3, [r3, #24]
 80020fe:	4a45      	ldr	r2, [pc, #276]	@ (8002214 <HAL_UART_MspInit+0x13c>)
 8002100:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002104:	6193      	str	r3, [r2, #24]
 8002106:	4b43      	ldr	r3, [pc, #268]	@ (8002214 <HAL_UART_MspInit+0x13c>)
 8002108:	699b      	ldr	r3, [r3, #24]
 800210a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800210e:	60fb      	str	r3, [r7, #12]
 8002110:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002112:	4b40      	ldr	r3, [pc, #256]	@ (8002214 <HAL_UART_MspInit+0x13c>)
 8002114:	699b      	ldr	r3, [r3, #24]
 8002116:	4a3f      	ldr	r2, [pc, #252]	@ (8002214 <HAL_UART_MspInit+0x13c>)
 8002118:	f043 0304 	orr.w	r3, r3, #4
 800211c:	6193      	str	r3, [r2, #24]
 800211e:	4b3d      	ldr	r3, [pc, #244]	@ (8002214 <HAL_UART_MspInit+0x13c>)
 8002120:	699b      	ldr	r3, [r3, #24]
 8002122:	f003 0304 	and.w	r3, r3, #4
 8002126:	60bb      	str	r3, [r7, #8]
 8002128:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800212a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800212e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002130:	2302      	movs	r3, #2
 8002132:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002134:	2303      	movs	r3, #3
 8002136:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002138:	f107 0310 	add.w	r3, r7, #16
 800213c:	4619      	mov	r1, r3
 800213e:	4836      	ldr	r0, [pc, #216]	@ (8002218 <HAL_UART_MspInit+0x140>)
 8002140:	f000 feb6 	bl	8002eb0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002144:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002148:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800214a:	2300      	movs	r3, #0
 800214c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800214e:	2300      	movs	r3, #0
 8002150:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002152:	f107 0310 	add.w	r3, r7, #16
 8002156:	4619      	mov	r1, r3
 8002158:	482f      	ldr	r0, [pc, #188]	@ (8002218 <HAL_UART_MspInit+0x140>)
 800215a:	f000 fea9 	bl	8002eb0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 800215e:	4b2f      	ldr	r3, [pc, #188]	@ (800221c <HAL_UART_MspInit+0x144>)
 8002160:	4a2f      	ldr	r2, [pc, #188]	@ (8002220 <HAL_UART_MspInit+0x148>)
 8002162:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002164:	4b2d      	ldr	r3, [pc, #180]	@ (800221c <HAL_UART_MspInit+0x144>)
 8002166:	2200      	movs	r2, #0
 8002168:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800216a:	4b2c      	ldr	r3, [pc, #176]	@ (800221c <HAL_UART_MspInit+0x144>)
 800216c:	2200      	movs	r2, #0
 800216e:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002170:	4b2a      	ldr	r3, [pc, #168]	@ (800221c <HAL_UART_MspInit+0x144>)
 8002172:	2280      	movs	r2, #128	@ 0x80
 8002174:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002176:	4b29      	ldr	r3, [pc, #164]	@ (800221c <HAL_UART_MspInit+0x144>)
 8002178:	2200      	movs	r2, #0
 800217a:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800217c:	4b27      	ldr	r3, [pc, #156]	@ (800221c <HAL_UART_MspInit+0x144>)
 800217e:	2200      	movs	r2, #0
 8002180:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8002182:	4b26      	ldr	r3, [pc, #152]	@ (800221c <HAL_UART_MspInit+0x144>)
 8002184:	2200      	movs	r2, #0
 8002186:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002188:	4b24      	ldr	r3, [pc, #144]	@ (800221c <HAL_UART_MspInit+0x144>)
 800218a:	2200      	movs	r2, #0
 800218c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800218e:	4823      	ldr	r0, [pc, #140]	@ (800221c <HAL_UART_MspInit+0x144>)
 8002190:	f000 fbec 	bl	800296c <HAL_DMA_Init>
 8002194:	4603      	mov	r3, r0
 8002196:	2b00      	cmp	r3, #0
 8002198:	d001      	beq.n	800219e <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 800219a:	f7ff fda0 	bl	8001cde <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	4a1e      	ldr	r2, [pc, #120]	@ (800221c <HAL_UART_MspInit+0x144>)
 80021a2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80021a4:	4a1d      	ldr	r2, [pc, #116]	@ (800221c <HAL_UART_MspInit+0x144>)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 80021aa:	4b1e      	ldr	r3, [pc, #120]	@ (8002224 <HAL_UART_MspInit+0x14c>)
 80021ac:	4a1e      	ldr	r2, [pc, #120]	@ (8002228 <HAL_UART_MspInit+0x150>)
 80021ae:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80021b0:	4b1c      	ldr	r3, [pc, #112]	@ (8002224 <HAL_UART_MspInit+0x14c>)
 80021b2:	2210      	movs	r2, #16
 80021b4:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80021b6:	4b1b      	ldr	r3, [pc, #108]	@ (8002224 <HAL_UART_MspInit+0x14c>)
 80021b8:	2200      	movs	r2, #0
 80021ba:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80021bc:	4b19      	ldr	r3, [pc, #100]	@ (8002224 <HAL_UART_MspInit+0x14c>)
 80021be:	2280      	movs	r2, #128	@ 0x80
 80021c0:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80021c2:	4b18      	ldr	r3, [pc, #96]	@ (8002224 <HAL_UART_MspInit+0x14c>)
 80021c4:	2200      	movs	r2, #0
 80021c6:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80021c8:	4b16      	ldr	r3, [pc, #88]	@ (8002224 <HAL_UART_MspInit+0x14c>)
 80021ca:	2200      	movs	r2, #0
 80021cc:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80021ce:	4b15      	ldr	r3, [pc, #84]	@ (8002224 <HAL_UART_MspInit+0x14c>)
 80021d0:	2200      	movs	r2, #0
 80021d2:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80021d4:	4b13      	ldr	r3, [pc, #76]	@ (8002224 <HAL_UART_MspInit+0x14c>)
 80021d6:	2200      	movs	r2, #0
 80021d8:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80021da:	4812      	ldr	r0, [pc, #72]	@ (8002224 <HAL_UART_MspInit+0x14c>)
 80021dc:	f000 fbc6 	bl	800296c <HAL_DMA_Init>
 80021e0:	4603      	mov	r3, r0
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d001      	beq.n	80021ea <HAL_UART_MspInit+0x112>
    {
      Error_Handler();
 80021e6:	f7ff fd7a 	bl	8001cde <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	4a0d      	ldr	r2, [pc, #52]	@ (8002224 <HAL_UART_MspInit+0x14c>)
 80021ee:	639a      	str	r2, [r3, #56]	@ 0x38
 80021f0:	4a0c      	ldr	r2, [pc, #48]	@ (8002224 <HAL_UART_MspInit+0x14c>)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80021f6:	2200      	movs	r2, #0
 80021f8:	2100      	movs	r1, #0
 80021fa:	2025      	movs	r0, #37	@ 0x25
 80021fc:	f000 fb7f 	bl	80028fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002200:	2025      	movs	r0, #37	@ 0x25
 8002202:	f000 fb98 	bl	8002936 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002206:	bf00      	nop
 8002208:	3720      	adds	r7, #32
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}
 800220e:	bf00      	nop
 8002210:	40013800 	.word	0x40013800
 8002214:	40021000 	.word	0x40021000
 8002218:	40010800 	.word	0x40010800
 800221c:	2000033c 	.word	0x2000033c
 8002220:	40020058 	.word	0x40020058
 8002224:	20000380 	.word	0x20000380
 8002228:	40020044 	.word	0x40020044

0800222c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800222c:	f7ff feb4 	bl	8001f98 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002230:	480b      	ldr	r0, [pc, #44]	@ (8002260 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002232:	490c      	ldr	r1, [pc, #48]	@ (8002264 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002234:	4a0c      	ldr	r2, [pc, #48]	@ (8002268 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002236:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002238:	e002      	b.n	8002240 <LoopCopyDataInit>

0800223a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800223a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800223c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800223e:	3304      	adds	r3, #4

08002240 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002240:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002242:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002244:	d3f9      	bcc.n	800223a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002246:	4a09      	ldr	r2, [pc, #36]	@ (800226c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002248:	4c09      	ldr	r4, [pc, #36]	@ (8002270 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800224a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800224c:	e001      	b.n	8002252 <LoopFillZerobss>

0800224e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800224e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002250:	3204      	adds	r2, #4

08002252 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002252:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002254:	d3fb      	bcc.n	800224e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002256:	f005 f8d7 	bl	8007408 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800225a:	f7ff fcb9 	bl	8001bd0 <main>
  bx lr
 800225e:	4770      	bx	lr
  ldr r0, =_sdata
 8002260:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002264:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 8002268:	0800b664 	.word	0x0800b664
  ldr r2, =_sbss
 800226c:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8002270:	20000524 	.word	0x20000524

08002274 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002274:	e7fe      	b.n	8002274 <ADC1_2_IRQHandler>

08002276 <LED_On>:
#include "LED.h"
#include "main.h"


void LED_On(LED_t* led_t)
{
 8002276:	b580      	push	{r7, lr}
 8002278:	b082      	sub	sp, #8
 800227a:	af00      	add	r7, sp, #0
 800227c:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(led_t->LED_GPIO, led_t->LED_Pin, GPIO_PIN_RESET);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6818      	ldr	r0, [r3, #0]
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	889b      	ldrh	r3, [r3, #4]
 8002286:	2200      	movs	r2, #0
 8002288:	4619      	mov	r1, r3
 800228a:	f000 ff95 	bl	80031b8 <HAL_GPIO_WritePin>
}
 800228e:	bf00      	nop
 8002290:	3708      	adds	r7, #8
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}

08002296 <LED_Off>:

void LED_Off(LED_t* led_t)
{
 8002296:	b580      	push	{r7, lr}
 8002298:	b082      	sub	sp, #8
 800229a:	af00      	add	r7, sp, #0
 800229c:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(led_t->LED_GPIO, led_t->LED_Pin, GPIO_PIN_SET);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6818      	ldr	r0, [r3, #0]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	889b      	ldrh	r3, [r3, #4]
 80022a6:	2201      	movs	r2, #1
 80022a8:	4619      	mov	r1, r3
 80022aa:	f000 ff85 	bl	80031b8 <HAL_GPIO_WritePin>
}
 80022ae:	bf00      	nop
 80022b0:	3708      	adds	r7, #8
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bd80      	pop	{r7, pc}

080022b6 <LED_Toggle>:

void LED_Toggle(LED_t* led_t)
{
 80022b6:	b580      	push	{r7, lr}
 80022b8:	b082      	sub	sp, #8
 80022ba:	af00      	add	r7, sp, #0
 80022bc:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(led_t->LED_GPIO, led_t->LED_Pin);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681a      	ldr	r2, [r3, #0]
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	889b      	ldrh	r3, [r3, #4]
 80022c6:	4619      	mov	r1, r3
 80022c8:	4610      	mov	r0, r2
 80022ca:	f000 ff8d 	bl	80031e8 <HAL_GPIO_TogglePin>
}
 80022ce:	bf00      	nop
 80022d0:	3708      	adds	r7, #8
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bd80      	pop	{r7, pc}
	...

080022d8 <SHT31_SendTwoCmd>:

SHT31_t	SHT31_Dev_t;



void SHT31_SendTwoCmd(uint8_t MSB, uint8_t LSB){
 80022d8:	b580      	push	{r7, lr}
 80022da:	b086      	sub	sp, #24
 80022dc:	af02      	add	r7, sp, #8
 80022de:	4603      	mov	r3, r0
 80022e0:	460a      	mov	r2, r1
 80022e2:	71fb      	strb	r3, [r7, #7]
 80022e4:	4613      	mov	r3, r2
 80022e6:	71bb      	strb	r3, [r7, #6]
	uint8_t CmdData[2] = {MSB, LSB};
 80022e8:	79fb      	ldrb	r3, [r7, #7]
 80022ea:	733b      	strb	r3, [r7, #12]
 80022ec:	79bb      	ldrb	r3, [r7, #6]
 80022ee:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(SHT31_I2C, SHT31_ADDRESS << 1, CmdData, sizeof(CmdData), 0xff);
 80022f0:	f107 020c 	add.w	r2, r7, #12
 80022f4:	23ff      	movs	r3, #255	@ 0xff
 80022f6:	9300      	str	r3, [sp, #0]
 80022f8:	2302      	movs	r3, #2
 80022fa:	2188      	movs	r1, #136	@ 0x88
 80022fc:	4804      	ldr	r0, [pc, #16]	@ (8002310 <SHT31_SendTwoCmd+0x38>)
 80022fe:	f001 f8d1 	bl	80034a4 <HAL_I2C_Master_Transmit>
	HAL_Delay(20);
 8002302:	2014      	movs	r0, #20
 8002304:	f000 fa00 	bl	8002708 <HAL_Delay>
}
 8002308:	bf00      	nop
 800230a:	3710      	adds	r7, #16
 800230c:	46bd      	mov	sp, r7
 800230e:	bd80      	pop	{r7, pc}
 8002310:	20000254 	.word	0x20000254

08002314 <SHT31_NormalPeriodicDataModa>:



void SHT31_NormalPeriodicDataModa(void){
 8002314:	b580      	push	{r7, lr}
 8002316:	b084      	sub	sp, #16
 8002318:	af02      	add	r7, sp, #8
	uint8_t CmdData[2] = {0x21, 0x30};
 800231a:	f243 0321 	movw	r3, #12321	@ 0x3021
 800231e:	80bb      	strh	r3, [r7, #4]
	HAL_I2C_Master_Transmit(SHT31_I2C, SHT31_ADDRESS << 1, CmdData, sizeof(CmdData), 0xff);
 8002320:	1d3a      	adds	r2, r7, #4
 8002322:	23ff      	movs	r3, #255	@ 0xff
 8002324:	9300      	str	r3, [sp, #0]
 8002326:	2302      	movs	r3, #2
 8002328:	2188      	movs	r1, #136	@ 0x88
 800232a:	4803      	ldr	r0, [pc, #12]	@ (8002338 <SHT31_NormalPeriodicDataModa+0x24>)
 800232c:	f001 f8ba 	bl	80034a4 <HAL_I2C_Master_Transmit>
}
 8002330:	bf00      	nop
 8002332:	3708      	adds	r7, #8
 8002334:	46bd      	mov	sp, r7
 8002336:	bd80      	pop	{r7, pc}
 8002338:	20000254 	.word	0x20000254

0800233c <SHT31_FastPeriodicDataModa>:

void SHT31_FastPeriodicDataModa(void){
 800233c:	b580      	push	{r7, lr}
 800233e:	b084      	sub	sp, #16
 8002340:	af02      	add	r7, sp, #8
	uint8_t CmdData[2] = {0x27, 0x37};
 8002342:	f243 7327 	movw	r3, #14119	@ 0x3727
 8002346:	80bb      	strh	r3, [r7, #4]
	HAL_I2C_Master_Transmit(SHT31_I2C, SHT31_ADDRESS << 1, CmdData, sizeof(CmdData), 0xff);
 8002348:	1d3a      	adds	r2, r7, #4
 800234a:	23ff      	movs	r3, #255	@ 0xff
 800234c:	9300      	str	r3, [sp, #0]
 800234e:	2302      	movs	r3, #2
 8002350:	2188      	movs	r1, #136	@ 0x88
 8002352:	4803      	ldr	r0, [pc, #12]	@ (8002360 <SHT31_FastPeriodicDataModa+0x24>)
 8002354:	f001 f8a6 	bl	80034a4 <HAL_I2C_Master_Transmit>
}
 8002358:	bf00      	nop
 800235a:	3708      	adds	r7, #8
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}
 8002360:	20000254 	.word	0x20000254

08002364 <SHT31_SlowPeriodicDataModa>:

void SHT31_SlowPeriodicDataModa(void){
 8002364:	b580      	push	{r7, lr}
 8002366:	b084      	sub	sp, #16
 8002368:	af02      	add	r7, sp, #8
	uint8_t CmdData[2] = {0x20, 0x32};
 800236a:	f243 2320 	movw	r3, #12832	@ 0x3220
 800236e:	80bb      	strh	r3, [r7, #4]
	HAL_I2C_Master_Transmit(SHT31_I2C, SHT31_ADDRESS << 1, CmdData, sizeof(CmdData), 0xff);
 8002370:	1d3a      	adds	r2, r7, #4
 8002372:	23ff      	movs	r3, #255	@ 0xff
 8002374:	9300      	str	r3, [sp, #0]
 8002376:	2302      	movs	r3, #2
 8002378:	2188      	movs	r1, #136	@ 0x88
 800237a:	4803      	ldr	r0, [pc, #12]	@ (8002388 <SHT31_SlowPeriodicDataModa+0x24>)
 800237c:	f001 f892 	bl	80034a4 <HAL_I2C_Master_Transmit>
}
 8002380:	bf00      	nop
 8002382:	3708      	adds	r7, #8
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}
 8002388:	20000254 	.word	0x20000254

0800238c <SHT31_Init>:

void SHT31_Init(SHT31_t *dev, I2C_HandleTypeDef *hi2c, SHT31_PeriodicData_t	PeriodicData){
 800238c:	b580      	push	{r7, lr}
 800238e:	b084      	sub	sp, #16
 8002390:	af00      	add	r7, sp, #0
 8002392:	60f8      	str	r0, [r7, #12]
 8002394:	60b9      	str	r1, [r7, #8]
 8002396:	4613      	mov	r3, r2
 8002398:	71fb      	strb	r3, [r7, #7]
	dev->hi2c 			= hi2c;
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	68ba      	ldr	r2, [r7, #8]
 800239e:	601a      	str	r2, [r3, #0]
	dev->temperature 	= 0.0f;
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	f04f 0200 	mov.w	r2, #0
 80023a6:	605a      	str	r2, [r3, #4]
	dev->humidity 		= 0.0f;
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	f04f 0200 	mov.w	r2, #0
 80023ae:	609a      	str	r2, [r3, #8]
	dev->PeriodicData 	= PeriodicData;
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	79fa      	ldrb	r2, [r7, #7]
 80023b4:	731a      	strb	r2, [r3, #12]
	dev->status 		= SHT31_OK;
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	2200      	movs	r2, #0
 80023ba:	735a      	strb	r2, [r3, #13]

	if(dev->PeriodicData == SlowPeriodicDataModa){
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	7b1b      	ldrb	r3, [r3, #12]
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d102      	bne.n	80023ca <SHT31_Init+0x3e>
		SHT31_SlowPeriodicDataModa();
 80023c4:	f7ff ffce 	bl	8002364 <SHT31_SlowPeriodicDataModa>
 80023c8:	e00c      	b.n	80023e4 <SHT31_Init+0x58>
	}else if(dev->PeriodicData == NormalPeriodicDataModa){
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	7b1b      	ldrb	r3, [r3, #12]
 80023ce:	2b01      	cmp	r3, #1
 80023d0:	d102      	bne.n	80023d8 <SHT31_Init+0x4c>
		SHT31_NormalPeriodicDataModa();
 80023d2:	f7ff ff9f 	bl	8002314 <SHT31_NormalPeriodicDataModa>
 80023d6:	e005      	b.n	80023e4 <SHT31_Init+0x58>
	}else if(dev->PeriodicData == FastPeriodicDataModa){
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	7b1b      	ldrb	r3, [r3, #12]
 80023dc:	2b02      	cmp	r3, #2
 80023de:	d106      	bne.n	80023ee <SHT31_Init+0x62>
		SHT31_FastPeriodicDataModa();
 80023e0:	f7ff ffac 	bl	800233c <SHT31_FastPeriodicDataModa>
	}else{
		return;
	}


	SHT31_SendTwoCmd(0xE0, 0x00);	//SHT31
 80023e4:	2100      	movs	r1, #0
 80023e6:	20e0      	movs	r0, #224	@ 0xe0
 80023e8:	f7ff ff76 	bl	80022d8 <SHT31_SendTwoCmd>
 80023ec:	e000      	b.n	80023f0 <SHT31_Init+0x64>
		return;
 80023ee:	bf00      	nop
}
 80023f0:	3710      	adds	r7, #16
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}

080023f6 <CheckCrc8>:

uint8_t static CheckCrc8(uint8_t *const message, uint8_t initial_value) {
 80023f6:	b480      	push	{r7}
 80023f8:	b085      	sub	sp, #20
 80023fa:	af00      	add	r7, sp, #0
 80023fc:	6078      	str	r0, [r7, #4]
 80023fe:	460b      	mov	r3, r1
 8002400:	70fb      	strb	r3, [r7, #3]
	uint8_t remainder;        //
	uint8_t i = 0, j = 0;  //
 8002402:	2300      	movs	r3, #0
 8002404:	73bb      	strb	r3, [r7, #14]
 8002406:	2300      	movs	r3, #0
 8002408:	737b      	strb	r3, [r7, #13]

	/*  */
	remainder = initial_value;
 800240a:	78fb      	ldrb	r3, [r7, #3]
 800240c:	73fb      	strb	r3, [r7, #15]
	for (j = 0; j < 2; j++) {
 800240e:	2300      	movs	r3, #0
 8002410:	737b      	strb	r3, [r7, #13]
 8002412:	e022      	b.n	800245a <CheckCrc8+0x64>
		remainder ^= message[j];
 8002414:	7b7b      	ldrb	r3, [r7, #13]
 8002416:	687a      	ldr	r2, [r7, #4]
 8002418:	4413      	add	r3, r2
 800241a:	781a      	ldrb	r2, [r3, #0]
 800241c:	7bfb      	ldrb	r3, [r7, #15]
 800241e:	4053      	eors	r3, r2
 8002420:	73fb      	strb	r3, [r7, #15]
		/*   */
		for (i = 0; i < 8; i++) {
 8002422:	2300      	movs	r3, #0
 8002424:	73bb      	strb	r3, [r7, #14]
 8002426:	e012      	b.n	800244e <CheckCrc8+0x58>
			if (remainder & 0x80) {
 8002428:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800242c:	2b00      	cmp	r3, #0
 800242e:	da08      	bge.n	8002442 <CheckCrc8+0x4c>
				remainder = (remainder << 1) ^ CRC8_POLYNOMIAL;
 8002430:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002434:	005b      	lsls	r3, r3, #1
 8002436:	b25b      	sxtb	r3, r3
 8002438:	f083 0331 	eor.w	r3, r3, #49	@ 0x31
 800243c:	b25b      	sxtb	r3, r3
 800243e:	73fb      	strb	r3, [r7, #15]
 8002440:	e002      	b.n	8002448 <CheckCrc8+0x52>
			} else {
				remainder = (remainder << 1);
 8002442:	7bfb      	ldrb	r3, [r7, #15]
 8002444:	005b      	lsls	r3, r3, #1
 8002446:	73fb      	strb	r3, [r7, #15]
		for (i = 0; i < 8; i++) {
 8002448:	7bbb      	ldrb	r3, [r7, #14]
 800244a:	3301      	adds	r3, #1
 800244c:	73bb      	strb	r3, [r7, #14]
 800244e:	7bbb      	ldrb	r3, [r7, #14]
 8002450:	2b07      	cmp	r3, #7
 8002452:	d9e9      	bls.n	8002428 <CheckCrc8+0x32>
	for (j = 0; j < 2; j++) {
 8002454:	7b7b      	ldrb	r3, [r7, #13]
 8002456:	3301      	adds	r3, #1
 8002458:	737b      	strb	r3, [r7, #13]
 800245a:	7b7b      	ldrb	r3, [r7, #13]
 800245c:	2b01      	cmp	r3, #1
 800245e:	d9d9      	bls.n	8002414 <CheckCrc8+0x1e>
			}
		}
	}
	/* CRC */
	return remainder;
 8002460:	7bfb      	ldrb	r3, [r7, #15]
}
 8002462:	4618      	mov	r0, r3
 8002464:	3714      	adds	r7, #20
 8002466:	46bd      	mov	sp, r7
 8002468:	bc80      	pop	{r7}
 800246a:	4770      	bx	lr

0800246c <GXHT3L_Dat_To_Float>:

uint8_t static GXHT3L_Dat_To_Float(uint8_t *const dat, float *temperature,
		float *humidity) {
 800246c:	b580      	push	{r7, lr}
 800246e:	b086      	sub	sp, #24
 8002470:	af00      	add	r7, sp, #0
 8002472:	60f8      	str	r0, [r7, #12]
 8002474:	60b9      	str	r1, [r7, #8]
 8002476:	607a      	str	r2, [r7, #4]
	uint16_t recv_temperature = 0;
 8002478:	2300      	movs	r3, #0
 800247a:	82fb      	strh	r3, [r7, #22]
	uint16_t recv_humidity = 0;
 800247c:	2300      	movs	r3, #0
 800247e:	82bb      	strh	r3, [r7, #20]

	/*  */
	if (CheckCrc8(dat, 0xFF) != dat[2] || CheckCrc8(&dat[3], 0xFF) != dat[5])
 8002480:	21ff      	movs	r1, #255	@ 0xff
 8002482:	68f8      	ldr	r0, [r7, #12]
 8002484:	f7ff ffb7 	bl	80023f6 <CheckCrc8>
 8002488:	4603      	mov	r3, r0
 800248a:	461a      	mov	r2, r3
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	3302      	adds	r3, #2
 8002490:	781b      	ldrb	r3, [r3, #0]
 8002492:	429a      	cmp	r2, r3
 8002494:	d10c      	bne.n	80024b0 <GXHT3L_Dat_To_Float+0x44>
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	3303      	adds	r3, #3
 800249a:	21ff      	movs	r1, #255	@ 0xff
 800249c:	4618      	mov	r0, r3
 800249e:	f7ff ffaa 	bl	80023f6 <CheckCrc8>
 80024a2:	4603      	mov	r3, r0
 80024a4:	461a      	mov	r2, r3
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	3305      	adds	r3, #5
 80024aa:	781b      	ldrb	r3, [r3, #0]
 80024ac:	429a      	cmp	r2, r3
 80024ae:	d001      	beq.n	80024b4 <GXHT3L_Dat_To_Float+0x48>
		return 1;
 80024b0:	2301      	movs	r3, #1
 80024b2:	e042      	b.n	800253a <GXHT3L_Dat_To_Float+0xce>

	/*  */
	recv_temperature = ((uint16_t) dat[0] << 8) | dat[1];
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	781b      	ldrb	r3, [r3, #0]
 80024b8:	b21b      	sxth	r3, r3
 80024ba:	021b      	lsls	r3, r3, #8
 80024bc:	b21a      	sxth	r2, r3
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	3301      	adds	r3, #1
 80024c2:	781b      	ldrb	r3, [r3, #0]
 80024c4:	b21b      	sxth	r3, r3
 80024c6:	4313      	orrs	r3, r2
 80024c8:	b21b      	sxth	r3, r3
 80024ca:	82fb      	strh	r3, [r7, #22]
	*temperature = -45 + 175 * ((float) recv_temperature / 65535);
 80024cc:	8afb      	ldrh	r3, [r7, #22]
 80024ce:	4618      	mov	r0, r3
 80024d0:	f7fe fc0a 	bl	8000ce8 <__aeabi_ui2f>
 80024d4:	4603      	mov	r3, r0
 80024d6:	491b      	ldr	r1, [pc, #108]	@ (8002544 <GXHT3L_Dat_To_Float+0xd8>)
 80024d8:	4618      	mov	r0, r3
 80024da:	f7fe fd11 	bl	8000f00 <__aeabi_fdiv>
 80024de:	4603      	mov	r3, r0
 80024e0:	4919      	ldr	r1, [pc, #100]	@ (8002548 <GXHT3L_Dat_To_Float+0xdc>)
 80024e2:	4618      	mov	r0, r3
 80024e4:	f7fe fc58 	bl	8000d98 <__aeabi_fmul>
 80024e8:	4603      	mov	r3, r0
 80024ea:	4918      	ldr	r1, [pc, #96]	@ (800254c <GXHT3L_Dat_To_Float+0xe0>)
 80024ec:	4618      	mov	r0, r3
 80024ee:	f7fe fb49 	bl	8000b84 <__aeabi_fsub>
 80024f2:	4603      	mov	r3, r0
 80024f4:	461a      	mov	r2, r3
 80024f6:	68bb      	ldr	r3, [r7, #8]
 80024f8:	601a      	str	r2, [r3, #0]

	/*  */
	recv_humidity = ((uint16_t) dat[3] << 8) | dat[4];
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	3303      	adds	r3, #3
 80024fe:	781b      	ldrb	r3, [r3, #0]
 8002500:	b21b      	sxth	r3, r3
 8002502:	021b      	lsls	r3, r3, #8
 8002504:	b21a      	sxth	r2, r3
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	3304      	adds	r3, #4
 800250a:	781b      	ldrb	r3, [r3, #0]
 800250c:	b21b      	sxth	r3, r3
 800250e:	4313      	orrs	r3, r2
 8002510:	b21b      	sxth	r3, r3
 8002512:	82bb      	strh	r3, [r7, #20]
	*humidity = 100 * ((float) recv_humidity / 65535);
 8002514:	8abb      	ldrh	r3, [r7, #20]
 8002516:	4618      	mov	r0, r3
 8002518:	f7fe fbe6 	bl	8000ce8 <__aeabi_ui2f>
 800251c:	4603      	mov	r3, r0
 800251e:	4909      	ldr	r1, [pc, #36]	@ (8002544 <GXHT3L_Dat_To_Float+0xd8>)
 8002520:	4618      	mov	r0, r3
 8002522:	f7fe fced 	bl	8000f00 <__aeabi_fdiv>
 8002526:	4603      	mov	r3, r0
 8002528:	4909      	ldr	r1, [pc, #36]	@ (8002550 <GXHT3L_Dat_To_Float+0xe4>)
 800252a:	4618      	mov	r0, r3
 800252c:	f7fe fc34 	bl	8000d98 <__aeabi_fmul>
 8002530:	4603      	mov	r3, r0
 8002532:	461a      	mov	r2, r3
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	601a      	str	r2, [r3, #0]

	return 0;
 8002538:	2300      	movs	r3, #0
}
 800253a:	4618      	mov	r0, r3
 800253c:	3718      	adds	r7, #24
 800253e:	46bd      	mov	sp, r7
 8002540:	bd80      	pop	{r7, pc}
 8002542:	bf00      	nop
 8002544:	477fff00 	.word	0x477fff00
 8002548:	432f0000 	.word	0x432f0000
 800254c:	42340000 	.word	0x42340000
 8002550:	42c80000 	.word	0x42c80000

08002554 <SHT31_Task>:

void SHT31_Task(SHT31_t *dev){
 8002554:	b580      	push	{r7, lr}
 8002556:	b086      	sub	sp, #24
 8002558:	af02      	add	r7, sp, #8
 800255a:	6078      	str	r0, [r7, #4]
	uint8_t rbuf[6];
		if (HAL_OK == HAL_I2C_Master_Receive(SHT31_I2C, (SHT31_ADDRESS << 1) + 1, rbuf,
 800255c:	f107 0208 	add.w	r2, r7, #8
 8002560:	f04f 33ff 	mov.w	r3, #4294967295
 8002564:	9300      	str	r3, [sp, #0]
 8002566:	2306      	movs	r3, #6
 8002568:	2189      	movs	r1, #137	@ 0x89
 800256a:	4825      	ldr	r0, [pc, #148]	@ (8002600 <SHT31_Task+0xac>)
 800256c:	f001 f898 	bl	80036a0 <HAL_I2C_Master_Receive>
 8002570:	4603      	mov	r3, r0
 8002572:	2b00      	cmp	r3, #0
 8002574:	d133      	bne.n	80025de <SHT31_Task+0x8a>
		sizeof(rbuf), HAL_MAX_DELAY)) {
		if (GXHT3L_Dat_To_Float(rbuf, &dev->temperature, &dev->humidity) == 0) {
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	1d19      	adds	r1, r3, #4
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	f103 0208 	add.w	r2, r3, #8
 8002580:	f107 0308 	add.w	r3, r7, #8
 8002584:	4618      	mov	r0, r3
 8002586:	f7ff ff71 	bl	800246c <GXHT3L_Dat_To_Float>
 800258a:	4603      	mov	r3, r0
 800258c:	2b00      	cmp	r3, #0
 800258e:	d11b      	bne.n	80025c8 <SHT31_Task+0x74>
			//printf("temperature = %f, humidity = %f\n", temperature, humidity);
			OLED_ShowNum(3, 2, dev->humidity, 2);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	689b      	ldr	r3, [r3, #8]
 8002594:	4618      	mov	r0, r3
 8002596:	f7fe fd4f 	bl	8001038 <__aeabi_f2uiz>
 800259a:	4602      	mov	r2, r0
 800259c:	2302      	movs	r3, #2
 800259e:	2102      	movs	r1, #2
 80025a0:	2003      	movs	r0, #3
 80025a2:	f7ff f96b 	bl	800187c <OLED_ShowNum>
			OLED_ShowNum(2, 2, dev->temperature, 2);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	685b      	ldr	r3, [r3, #4]
 80025aa:	4618      	mov	r0, r3
 80025ac:	f7fe fd44 	bl	8001038 <__aeabi_f2uiz>
 80025b0:	4602      	mov	r2, r0
 80025b2:	2302      	movs	r3, #2
 80025b4:	2102      	movs	r1, #2
 80025b6:	2002      	movs	r0, #2
 80025b8:	f7ff f960 	bl	800187c <OLED_ShowNum>

			OLED_ShowString(4, 1, "success!");
 80025bc:	4a11      	ldr	r2, [pc, #68]	@ (8002604 <SHT31_Task+0xb0>)
 80025be:	2101      	movs	r1, #1
 80025c0:	2004      	movs	r0, #4
 80025c2:	f7ff f91d 	bl	8001800 <OLED_ShowString>
 80025c6:	e014      	b.n	80025f2 <SHT31_Task+0x9e>
		} else {
			OLED_ShowString(4, 1, "          ");
 80025c8:	4a0f      	ldr	r2, [pc, #60]	@ (8002608 <SHT31_Task+0xb4>)
 80025ca:	2101      	movs	r1, #1
 80025cc:	2004      	movs	r0, #4
 80025ce:	f7ff f917 	bl	8001800 <OLED_ShowString>
			OLED_ShowString(4, 1, "CRC Wrong!");
 80025d2:	4a0e      	ldr	r2, [pc, #56]	@ (800260c <SHT31_Task+0xb8>)
 80025d4:	2101      	movs	r1, #1
 80025d6:	2004      	movs	r0, #4
 80025d8:	f7ff f912 	bl	8001800 <OLED_ShowString>
 80025dc:	e009      	b.n	80025f2 <SHT31_Task+0x9e>
		}
	} else {
		OLED_ShowString(4, 1, "          ");
 80025de:	4a0a      	ldr	r2, [pc, #40]	@ (8002608 <SHT31_Task+0xb4>)
 80025e0:	2101      	movs	r1, #1
 80025e2:	2004      	movs	r0, #4
 80025e4:	f7ff f90c 	bl	8001800 <OLED_ShowString>
		OLED_ShowString(4, 1, "Error");
 80025e8:	4a09      	ldr	r2, [pc, #36]	@ (8002610 <SHT31_Task+0xbc>)
 80025ea:	2101      	movs	r1, #1
 80025ec:	2004      	movs	r0, #4
 80025ee:	f7ff f907 	bl	8001800 <OLED_ShowString>
	}

	dev->status = SHT31_OK;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	2200      	movs	r2, #0
 80025f6:	735a      	strb	r2, [r3, #13]
}
 80025f8:	bf00      	nop
 80025fa:	3710      	adds	r7, #16
 80025fc:	46bd      	mov	sp, r7
 80025fe:	bd80      	pop	{r7, pc}
 8002600:	20000254 	.word	0x20000254
 8002604:	0800ab8c 	.word	0x0800ab8c
 8002608:	0800ab98 	.word	0x0800ab98
 800260c:	0800aba4 	.word	0x0800aba4
 8002610:	0800abb0 	.word	0x0800abb0

08002614 <UART_SendString>:
	status = HAL_UART_Receive(&huart1, (uint8_t *)ReceiveString , 2, HAL_MAX_DELAY);
	return status;
}

HAL_StatusTypeDef UART_SendString(char *SendString)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b084      	sub	sp, #16
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef status;
	status = HAL_UART_Transmit(&huart1, (uint8_t *)SendString , strlen(SendString), HAL_MAX_DELAY);
 800261c:	6878      	ldr	r0, [r7, #4]
 800261e:	f7fd fda1 	bl	8000164 <strlen>
 8002622:	4603      	mov	r3, r0
 8002624:	b29a      	uxth	r2, r3
 8002626:	f04f 33ff 	mov.w	r3, #4294967295
 800262a:	6879      	ldr	r1, [r7, #4]
 800262c:	4804      	ldr	r0, [pc, #16]	@ (8002640 <UART_SendString+0x2c>)
 800262e:	f002 fe7b 	bl	8005328 <HAL_UART_Transmit>
 8002632:	4603      	mov	r3, r0
 8002634:	73fb      	strb	r3, [r7, #15]
	return status;
 8002636:	7bfb      	ldrb	r3, [r7, #15]
}
 8002638:	4618      	mov	r0, r3
 800263a:	3710      	adds	r7, #16
 800263c:	46bd      	mov	sp, r7
 800263e:	bd80      	pop	{r7, pc}
 8002640:	200002f4 	.word	0x200002f4

08002644 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002648:	4b08      	ldr	r3, [pc, #32]	@ (800266c <HAL_Init+0x28>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4a07      	ldr	r2, [pc, #28]	@ (800266c <HAL_Init+0x28>)
 800264e:	f043 0310 	orr.w	r3, r3, #16
 8002652:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002654:	2003      	movs	r0, #3
 8002656:	f000 f947 	bl	80028e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800265a:	200f      	movs	r0, #15
 800265c:	f000 f808 	bl	8002670 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002660:	f7ff fb44 	bl	8001cec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002664:	2300      	movs	r3, #0
}
 8002666:	4618      	mov	r0, r3
 8002668:	bd80      	pop	{r7, pc}
 800266a:	bf00      	nop
 800266c:	40022000 	.word	0x40022000

08002670 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b082      	sub	sp, #8
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002678:	4b12      	ldr	r3, [pc, #72]	@ (80026c4 <HAL_InitTick+0x54>)
 800267a:	681a      	ldr	r2, [r3, #0]
 800267c:	4b12      	ldr	r3, [pc, #72]	@ (80026c8 <HAL_InitTick+0x58>)
 800267e:	781b      	ldrb	r3, [r3, #0]
 8002680:	4619      	mov	r1, r3
 8002682:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002686:	fbb3 f3f1 	udiv	r3, r3, r1
 800268a:	fbb2 f3f3 	udiv	r3, r2, r3
 800268e:	4618      	mov	r0, r3
 8002690:	f000 f95f 	bl	8002952 <HAL_SYSTICK_Config>
 8002694:	4603      	mov	r3, r0
 8002696:	2b00      	cmp	r3, #0
 8002698:	d001      	beq.n	800269e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800269a:	2301      	movs	r3, #1
 800269c:	e00e      	b.n	80026bc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	2b0f      	cmp	r3, #15
 80026a2:	d80a      	bhi.n	80026ba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80026a4:	2200      	movs	r2, #0
 80026a6:	6879      	ldr	r1, [r7, #4]
 80026a8:	f04f 30ff 	mov.w	r0, #4294967295
 80026ac:	f000 f927 	bl	80028fe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80026b0:	4a06      	ldr	r2, [pc, #24]	@ (80026cc <HAL_InitTick+0x5c>)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80026b6:	2300      	movs	r3, #0
 80026b8:	e000      	b.n	80026bc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80026ba:	2301      	movs	r3, #1
}
 80026bc:	4618      	mov	r0, r3
 80026be:	3708      	adds	r7, #8
 80026c0:	46bd      	mov	sp, r7
 80026c2:	bd80      	pop	{r7, pc}
 80026c4:	2000001c 	.word	0x2000001c
 80026c8:	20000024 	.word	0x20000024
 80026cc:	20000020 	.word	0x20000020

080026d0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80026d0:	b480      	push	{r7}
 80026d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80026d4:	4b05      	ldr	r3, [pc, #20]	@ (80026ec <HAL_IncTick+0x1c>)
 80026d6:	781b      	ldrb	r3, [r3, #0]
 80026d8:	461a      	mov	r2, r3
 80026da:	4b05      	ldr	r3, [pc, #20]	@ (80026f0 <HAL_IncTick+0x20>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	4413      	add	r3, r2
 80026e0:	4a03      	ldr	r2, [pc, #12]	@ (80026f0 <HAL_IncTick+0x20>)
 80026e2:	6013      	str	r3, [r2, #0]
}
 80026e4:	bf00      	nop
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bc80      	pop	{r7}
 80026ea:	4770      	bx	lr
 80026ec:	20000024 	.word	0x20000024
 80026f0:	200003d4 	.word	0x200003d4

080026f4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026f4:	b480      	push	{r7}
 80026f6:	af00      	add	r7, sp, #0
  return uwTick;
 80026f8:	4b02      	ldr	r3, [pc, #8]	@ (8002704 <HAL_GetTick+0x10>)
 80026fa:	681b      	ldr	r3, [r3, #0]
}
 80026fc:	4618      	mov	r0, r3
 80026fe:	46bd      	mov	sp, r7
 8002700:	bc80      	pop	{r7}
 8002702:	4770      	bx	lr
 8002704:	200003d4 	.word	0x200003d4

08002708 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b084      	sub	sp, #16
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002710:	f7ff fff0 	bl	80026f4 <HAL_GetTick>
 8002714:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002720:	d005      	beq.n	800272e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002722:	4b0a      	ldr	r3, [pc, #40]	@ (800274c <HAL_Delay+0x44>)
 8002724:	781b      	ldrb	r3, [r3, #0]
 8002726:	461a      	mov	r2, r3
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	4413      	add	r3, r2
 800272c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800272e:	bf00      	nop
 8002730:	f7ff ffe0 	bl	80026f4 <HAL_GetTick>
 8002734:	4602      	mov	r2, r0
 8002736:	68bb      	ldr	r3, [r7, #8]
 8002738:	1ad3      	subs	r3, r2, r3
 800273a:	68fa      	ldr	r2, [r7, #12]
 800273c:	429a      	cmp	r2, r3
 800273e:	d8f7      	bhi.n	8002730 <HAL_Delay+0x28>
  {
  }
}
 8002740:	bf00      	nop
 8002742:	bf00      	nop
 8002744:	3710      	adds	r7, #16
 8002746:	46bd      	mov	sp, r7
 8002748:	bd80      	pop	{r7, pc}
 800274a:	bf00      	nop
 800274c:	20000024 	.word	0x20000024

08002750 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002750:	b480      	push	{r7}
 8002752:	b085      	sub	sp, #20
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	f003 0307 	and.w	r3, r3, #7
 800275e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002760:	4b0c      	ldr	r3, [pc, #48]	@ (8002794 <__NVIC_SetPriorityGrouping+0x44>)
 8002762:	68db      	ldr	r3, [r3, #12]
 8002764:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002766:	68ba      	ldr	r2, [r7, #8]
 8002768:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800276c:	4013      	ands	r3, r2
 800276e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002774:	68bb      	ldr	r3, [r7, #8]
 8002776:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002778:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800277c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002780:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002782:	4a04      	ldr	r2, [pc, #16]	@ (8002794 <__NVIC_SetPriorityGrouping+0x44>)
 8002784:	68bb      	ldr	r3, [r7, #8]
 8002786:	60d3      	str	r3, [r2, #12]
}
 8002788:	bf00      	nop
 800278a:	3714      	adds	r7, #20
 800278c:	46bd      	mov	sp, r7
 800278e:	bc80      	pop	{r7}
 8002790:	4770      	bx	lr
 8002792:	bf00      	nop
 8002794:	e000ed00 	.word	0xe000ed00

08002798 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002798:	b480      	push	{r7}
 800279a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800279c:	4b04      	ldr	r3, [pc, #16]	@ (80027b0 <__NVIC_GetPriorityGrouping+0x18>)
 800279e:	68db      	ldr	r3, [r3, #12]
 80027a0:	0a1b      	lsrs	r3, r3, #8
 80027a2:	f003 0307 	and.w	r3, r3, #7
}
 80027a6:	4618      	mov	r0, r3
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bc80      	pop	{r7}
 80027ac:	4770      	bx	lr
 80027ae:	bf00      	nop
 80027b0:	e000ed00 	.word	0xe000ed00

080027b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027b4:	b480      	push	{r7}
 80027b6:	b083      	sub	sp, #12
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	4603      	mov	r3, r0
 80027bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	db0b      	blt.n	80027de <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80027c6:	79fb      	ldrb	r3, [r7, #7]
 80027c8:	f003 021f 	and.w	r2, r3, #31
 80027cc:	4906      	ldr	r1, [pc, #24]	@ (80027e8 <__NVIC_EnableIRQ+0x34>)
 80027ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027d2:	095b      	lsrs	r3, r3, #5
 80027d4:	2001      	movs	r0, #1
 80027d6:	fa00 f202 	lsl.w	r2, r0, r2
 80027da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80027de:	bf00      	nop
 80027e0:	370c      	adds	r7, #12
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bc80      	pop	{r7}
 80027e6:	4770      	bx	lr
 80027e8:	e000e100 	.word	0xe000e100

080027ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027ec:	b480      	push	{r7}
 80027ee:	b083      	sub	sp, #12
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	4603      	mov	r3, r0
 80027f4:	6039      	str	r1, [r7, #0]
 80027f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	db0a      	blt.n	8002816 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	b2da      	uxtb	r2, r3
 8002804:	490c      	ldr	r1, [pc, #48]	@ (8002838 <__NVIC_SetPriority+0x4c>)
 8002806:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800280a:	0112      	lsls	r2, r2, #4
 800280c:	b2d2      	uxtb	r2, r2
 800280e:	440b      	add	r3, r1
 8002810:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002814:	e00a      	b.n	800282c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	b2da      	uxtb	r2, r3
 800281a:	4908      	ldr	r1, [pc, #32]	@ (800283c <__NVIC_SetPriority+0x50>)
 800281c:	79fb      	ldrb	r3, [r7, #7]
 800281e:	f003 030f 	and.w	r3, r3, #15
 8002822:	3b04      	subs	r3, #4
 8002824:	0112      	lsls	r2, r2, #4
 8002826:	b2d2      	uxtb	r2, r2
 8002828:	440b      	add	r3, r1
 800282a:	761a      	strb	r2, [r3, #24]
}
 800282c:	bf00      	nop
 800282e:	370c      	adds	r7, #12
 8002830:	46bd      	mov	sp, r7
 8002832:	bc80      	pop	{r7}
 8002834:	4770      	bx	lr
 8002836:	bf00      	nop
 8002838:	e000e100 	.word	0xe000e100
 800283c:	e000ed00 	.word	0xe000ed00

08002840 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002840:	b480      	push	{r7}
 8002842:	b089      	sub	sp, #36	@ 0x24
 8002844:	af00      	add	r7, sp, #0
 8002846:	60f8      	str	r0, [r7, #12]
 8002848:	60b9      	str	r1, [r7, #8]
 800284a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	f003 0307 	and.w	r3, r3, #7
 8002852:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002854:	69fb      	ldr	r3, [r7, #28]
 8002856:	f1c3 0307 	rsb	r3, r3, #7
 800285a:	2b04      	cmp	r3, #4
 800285c:	bf28      	it	cs
 800285e:	2304      	movcs	r3, #4
 8002860:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002862:	69fb      	ldr	r3, [r7, #28]
 8002864:	3304      	adds	r3, #4
 8002866:	2b06      	cmp	r3, #6
 8002868:	d902      	bls.n	8002870 <NVIC_EncodePriority+0x30>
 800286a:	69fb      	ldr	r3, [r7, #28]
 800286c:	3b03      	subs	r3, #3
 800286e:	e000      	b.n	8002872 <NVIC_EncodePriority+0x32>
 8002870:	2300      	movs	r3, #0
 8002872:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002874:	f04f 32ff 	mov.w	r2, #4294967295
 8002878:	69bb      	ldr	r3, [r7, #24]
 800287a:	fa02 f303 	lsl.w	r3, r2, r3
 800287e:	43da      	mvns	r2, r3
 8002880:	68bb      	ldr	r3, [r7, #8]
 8002882:	401a      	ands	r2, r3
 8002884:	697b      	ldr	r3, [r7, #20]
 8002886:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002888:	f04f 31ff 	mov.w	r1, #4294967295
 800288c:	697b      	ldr	r3, [r7, #20]
 800288e:	fa01 f303 	lsl.w	r3, r1, r3
 8002892:	43d9      	mvns	r1, r3
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002898:	4313      	orrs	r3, r2
         );
}
 800289a:	4618      	mov	r0, r3
 800289c:	3724      	adds	r7, #36	@ 0x24
 800289e:	46bd      	mov	sp, r7
 80028a0:	bc80      	pop	{r7}
 80028a2:	4770      	bx	lr

080028a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b082      	sub	sp, #8
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	3b01      	subs	r3, #1
 80028b0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80028b4:	d301      	bcc.n	80028ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80028b6:	2301      	movs	r3, #1
 80028b8:	e00f      	b.n	80028da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80028ba:	4a0a      	ldr	r2, [pc, #40]	@ (80028e4 <SysTick_Config+0x40>)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	3b01      	subs	r3, #1
 80028c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80028c2:	210f      	movs	r1, #15
 80028c4:	f04f 30ff 	mov.w	r0, #4294967295
 80028c8:	f7ff ff90 	bl	80027ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80028cc:	4b05      	ldr	r3, [pc, #20]	@ (80028e4 <SysTick_Config+0x40>)
 80028ce:	2200      	movs	r2, #0
 80028d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80028d2:	4b04      	ldr	r3, [pc, #16]	@ (80028e4 <SysTick_Config+0x40>)
 80028d4:	2207      	movs	r2, #7
 80028d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80028d8:	2300      	movs	r3, #0
}
 80028da:	4618      	mov	r0, r3
 80028dc:	3708      	adds	r7, #8
 80028de:	46bd      	mov	sp, r7
 80028e0:	bd80      	pop	{r7, pc}
 80028e2:	bf00      	nop
 80028e4:	e000e010 	.word	0xe000e010

080028e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b082      	sub	sp, #8
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80028f0:	6878      	ldr	r0, [r7, #4]
 80028f2:	f7ff ff2d 	bl	8002750 <__NVIC_SetPriorityGrouping>
}
 80028f6:	bf00      	nop
 80028f8:	3708      	adds	r7, #8
 80028fa:	46bd      	mov	sp, r7
 80028fc:	bd80      	pop	{r7, pc}

080028fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80028fe:	b580      	push	{r7, lr}
 8002900:	b086      	sub	sp, #24
 8002902:	af00      	add	r7, sp, #0
 8002904:	4603      	mov	r3, r0
 8002906:	60b9      	str	r1, [r7, #8]
 8002908:	607a      	str	r2, [r7, #4]
 800290a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800290c:	2300      	movs	r3, #0
 800290e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002910:	f7ff ff42 	bl	8002798 <__NVIC_GetPriorityGrouping>
 8002914:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002916:	687a      	ldr	r2, [r7, #4]
 8002918:	68b9      	ldr	r1, [r7, #8]
 800291a:	6978      	ldr	r0, [r7, #20]
 800291c:	f7ff ff90 	bl	8002840 <NVIC_EncodePriority>
 8002920:	4602      	mov	r2, r0
 8002922:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002926:	4611      	mov	r1, r2
 8002928:	4618      	mov	r0, r3
 800292a:	f7ff ff5f 	bl	80027ec <__NVIC_SetPriority>
}
 800292e:	bf00      	nop
 8002930:	3718      	adds	r7, #24
 8002932:	46bd      	mov	sp, r7
 8002934:	bd80      	pop	{r7, pc}

08002936 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002936:	b580      	push	{r7, lr}
 8002938:	b082      	sub	sp, #8
 800293a:	af00      	add	r7, sp, #0
 800293c:	4603      	mov	r3, r0
 800293e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002940:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002944:	4618      	mov	r0, r3
 8002946:	f7ff ff35 	bl	80027b4 <__NVIC_EnableIRQ>
}
 800294a:	bf00      	nop
 800294c:	3708      	adds	r7, #8
 800294e:	46bd      	mov	sp, r7
 8002950:	bd80      	pop	{r7, pc}

08002952 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002952:	b580      	push	{r7, lr}
 8002954:	b082      	sub	sp, #8
 8002956:	af00      	add	r7, sp, #0
 8002958:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800295a:	6878      	ldr	r0, [r7, #4]
 800295c:	f7ff ffa2 	bl	80028a4 <SysTick_Config>
 8002960:	4603      	mov	r3, r0
}
 8002962:	4618      	mov	r0, r3
 8002964:	3708      	adds	r7, #8
 8002966:	46bd      	mov	sp, r7
 8002968:	bd80      	pop	{r7, pc}
	...

0800296c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800296c:	b480      	push	{r7}
 800296e:	b085      	sub	sp, #20
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002974:	2300      	movs	r3, #0
 8002976:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	2b00      	cmp	r3, #0
 800297c:	d101      	bne.n	8002982 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800297e:	2301      	movs	r3, #1
 8002980:	e043      	b.n	8002a0a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	461a      	mov	r2, r3
 8002988:	4b22      	ldr	r3, [pc, #136]	@ (8002a14 <HAL_DMA_Init+0xa8>)
 800298a:	4413      	add	r3, r2
 800298c:	4a22      	ldr	r2, [pc, #136]	@ (8002a18 <HAL_DMA_Init+0xac>)
 800298e:	fba2 2303 	umull	r2, r3, r2, r3
 8002992:	091b      	lsrs	r3, r3, #4
 8002994:	009a      	lsls	r2, r3, #2
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	4a1f      	ldr	r2, [pc, #124]	@ (8002a1c <HAL_DMA_Init+0xb0>)
 800299e:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2202      	movs	r2, #2
 80029a4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80029b6:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80029ba:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80029c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	68db      	ldr	r3, [r3, #12]
 80029ca:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80029d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	695b      	ldr	r3, [r3, #20]
 80029d6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80029dc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	69db      	ldr	r3, [r3, #28]
 80029e2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80029e4:	68fa      	ldr	r2, [r7, #12]
 80029e6:	4313      	orrs	r3, r2
 80029e8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	68fa      	ldr	r2, [r7, #12]
 80029f0:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2200      	movs	r2, #0
 80029f6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2201      	movs	r2, #1
 80029fc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2200      	movs	r2, #0
 8002a04:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002a08:	2300      	movs	r3, #0
}
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	3714      	adds	r7, #20
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	bc80      	pop	{r7}
 8002a12:	4770      	bx	lr
 8002a14:	bffdfff8 	.word	0xbffdfff8
 8002a18:	cccccccd 	.word	0xcccccccd
 8002a1c:	40020000 	.word	0x40020000

08002a20 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b086      	sub	sp, #24
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	60f8      	str	r0, [r7, #12]
 8002a28:	60b9      	str	r1, [r7, #8]
 8002a2a:	607a      	str	r2, [r7, #4]
 8002a2c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002a2e:	2300      	movs	r3, #0
 8002a30:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a38:	2b01      	cmp	r3, #1
 8002a3a:	d101      	bne.n	8002a40 <HAL_DMA_Start_IT+0x20>
 8002a3c:	2302      	movs	r3, #2
 8002a3e:	e04b      	b.n	8002ad8 <HAL_DMA_Start_IT+0xb8>
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	2201      	movs	r2, #1
 8002a44:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002a4e:	b2db      	uxtb	r3, r3
 8002a50:	2b01      	cmp	r3, #1
 8002a52:	d13a      	bne.n	8002aca <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	2202      	movs	r2, #2
 8002a58:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	2200      	movs	r2, #0
 8002a60:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	681a      	ldr	r2, [r3, #0]
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f022 0201 	bic.w	r2, r2, #1
 8002a70:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	687a      	ldr	r2, [r7, #4]
 8002a76:	68b9      	ldr	r1, [r7, #8]
 8002a78:	68f8      	ldr	r0, [r7, #12]
 8002a7a:	f000 f9eb 	bl	8002e54 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d008      	beq.n	8002a98 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	681a      	ldr	r2, [r3, #0]
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f042 020e 	orr.w	r2, r2, #14
 8002a94:	601a      	str	r2, [r3, #0]
 8002a96:	e00f      	b.n	8002ab8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	681a      	ldr	r2, [r3, #0]
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f022 0204 	bic.w	r2, r2, #4
 8002aa6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	681a      	ldr	r2, [r3, #0]
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f042 020a 	orr.w	r2, r2, #10
 8002ab6:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	681a      	ldr	r2, [r3, #0]
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f042 0201 	orr.w	r2, r2, #1
 8002ac6:	601a      	str	r2, [r3, #0]
 8002ac8:	e005      	b.n	8002ad6 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	2200      	movs	r2, #0
 8002ace:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002ad2:	2302      	movs	r3, #2
 8002ad4:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002ad6:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ad8:	4618      	mov	r0, r3
 8002ada:	3718      	adds	r7, #24
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bd80      	pop	{r7, pc}

08002ae0 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	b085      	sub	sp, #20
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ae8:	2300      	movs	r3, #0
 8002aea:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002af2:	b2db      	uxtb	r3, r3
 8002af4:	2b02      	cmp	r3, #2
 8002af6:	d008      	beq.n	8002b0a <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2204      	movs	r2, #4
 8002afc:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	2200      	movs	r2, #0
 8002b02:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002b06:	2301      	movs	r3, #1
 8002b08:	e020      	b.n	8002b4c <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	681a      	ldr	r2, [r3, #0]
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f022 020e 	bic.w	r2, r2, #14
 8002b18:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	681a      	ldr	r2, [r3, #0]
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f022 0201 	bic.w	r2, r2, #1
 8002b28:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b32:	2101      	movs	r1, #1
 8002b34:	fa01 f202 	lsl.w	r2, r1, r2
 8002b38:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	2201      	movs	r2, #1
 8002b3e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	2200      	movs	r2, #0
 8002b46:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002b4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	3714      	adds	r7, #20
 8002b50:	46bd      	mov	sp, r7
 8002b52:	bc80      	pop	{r7}
 8002b54:	4770      	bx	lr
	...

08002b58 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b084      	sub	sp, #16
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b60:	2300      	movs	r3, #0
 8002b62:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002b6a:	b2db      	uxtb	r3, r3
 8002b6c:	2b02      	cmp	r3, #2
 8002b6e:	d005      	beq.n	8002b7c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	2204      	movs	r2, #4
 8002b74:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002b76:	2301      	movs	r3, #1
 8002b78:	73fb      	strb	r3, [r7, #15]
 8002b7a:	e051      	b.n	8002c20 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	681a      	ldr	r2, [r3, #0]
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f022 020e 	bic.w	r2, r2, #14
 8002b8a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	681a      	ldr	r2, [r3, #0]
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f022 0201 	bic.w	r2, r2, #1
 8002b9a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	4a22      	ldr	r2, [pc, #136]	@ (8002c2c <HAL_DMA_Abort_IT+0xd4>)
 8002ba2:	4293      	cmp	r3, r2
 8002ba4:	d029      	beq.n	8002bfa <HAL_DMA_Abort_IT+0xa2>
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	4a21      	ldr	r2, [pc, #132]	@ (8002c30 <HAL_DMA_Abort_IT+0xd8>)
 8002bac:	4293      	cmp	r3, r2
 8002bae:	d022      	beq.n	8002bf6 <HAL_DMA_Abort_IT+0x9e>
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	4a1f      	ldr	r2, [pc, #124]	@ (8002c34 <HAL_DMA_Abort_IT+0xdc>)
 8002bb6:	4293      	cmp	r3, r2
 8002bb8:	d01a      	beq.n	8002bf0 <HAL_DMA_Abort_IT+0x98>
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	4a1e      	ldr	r2, [pc, #120]	@ (8002c38 <HAL_DMA_Abort_IT+0xe0>)
 8002bc0:	4293      	cmp	r3, r2
 8002bc2:	d012      	beq.n	8002bea <HAL_DMA_Abort_IT+0x92>
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	4a1c      	ldr	r2, [pc, #112]	@ (8002c3c <HAL_DMA_Abort_IT+0xe4>)
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d00a      	beq.n	8002be4 <HAL_DMA_Abort_IT+0x8c>
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	4a1b      	ldr	r2, [pc, #108]	@ (8002c40 <HAL_DMA_Abort_IT+0xe8>)
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	d102      	bne.n	8002bde <HAL_DMA_Abort_IT+0x86>
 8002bd8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002bdc:	e00e      	b.n	8002bfc <HAL_DMA_Abort_IT+0xa4>
 8002bde:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002be2:	e00b      	b.n	8002bfc <HAL_DMA_Abort_IT+0xa4>
 8002be4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002be8:	e008      	b.n	8002bfc <HAL_DMA_Abort_IT+0xa4>
 8002bea:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002bee:	e005      	b.n	8002bfc <HAL_DMA_Abort_IT+0xa4>
 8002bf0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002bf4:	e002      	b.n	8002bfc <HAL_DMA_Abort_IT+0xa4>
 8002bf6:	2310      	movs	r3, #16
 8002bf8:	e000      	b.n	8002bfc <HAL_DMA_Abort_IT+0xa4>
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	4a11      	ldr	r2, [pc, #68]	@ (8002c44 <HAL_DMA_Abort_IT+0xec>)
 8002bfe:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2201      	movs	r2, #1
 8002c04:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d003      	beq.n	8002c20 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c1c:	6878      	ldr	r0, [r7, #4]
 8002c1e:	4798      	blx	r3
    } 
  }
  return status;
 8002c20:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c22:	4618      	mov	r0, r3
 8002c24:	3710      	adds	r7, #16
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bd80      	pop	{r7, pc}
 8002c2a:	bf00      	nop
 8002c2c:	40020008 	.word	0x40020008
 8002c30:	4002001c 	.word	0x4002001c
 8002c34:	40020030 	.word	0x40020030
 8002c38:	40020044 	.word	0x40020044
 8002c3c:	40020058 	.word	0x40020058
 8002c40:	4002006c 	.word	0x4002006c
 8002c44:	40020000 	.word	0x40020000

08002c48 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b084      	sub	sp, #16
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c64:	2204      	movs	r2, #4
 8002c66:	409a      	lsls	r2, r3
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	4013      	ands	r3, r2
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d04f      	beq.n	8002d10 <HAL_DMA_IRQHandler+0xc8>
 8002c70:	68bb      	ldr	r3, [r7, #8]
 8002c72:	f003 0304 	and.w	r3, r3, #4
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d04a      	beq.n	8002d10 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f003 0320 	and.w	r3, r3, #32
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d107      	bne.n	8002c98 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	681a      	ldr	r2, [r3, #0]
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f022 0204 	bic.w	r2, r2, #4
 8002c96:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	4a66      	ldr	r2, [pc, #408]	@ (8002e38 <HAL_DMA_IRQHandler+0x1f0>)
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d029      	beq.n	8002cf6 <HAL_DMA_IRQHandler+0xae>
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	4a65      	ldr	r2, [pc, #404]	@ (8002e3c <HAL_DMA_IRQHandler+0x1f4>)
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	d022      	beq.n	8002cf2 <HAL_DMA_IRQHandler+0xaa>
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	4a63      	ldr	r2, [pc, #396]	@ (8002e40 <HAL_DMA_IRQHandler+0x1f8>)
 8002cb2:	4293      	cmp	r3, r2
 8002cb4:	d01a      	beq.n	8002cec <HAL_DMA_IRQHandler+0xa4>
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4a62      	ldr	r2, [pc, #392]	@ (8002e44 <HAL_DMA_IRQHandler+0x1fc>)
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d012      	beq.n	8002ce6 <HAL_DMA_IRQHandler+0x9e>
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a60      	ldr	r2, [pc, #384]	@ (8002e48 <HAL_DMA_IRQHandler+0x200>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d00a      	beq.n	8002ce0 <HAL_DMA_IRQHandler+0x98>
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	4a5f      	ldr	r2, [pc, #380]	@ (8002e4c <HAL_DMA_IRQHandler+0x204>)
 8002cd0:	4293      	cmp	r3, r2
 8002cd2:	d102      	bne.n	8002cda <HAL_DMA_IRQHandler+0x92>
 8002cd4:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002cd8:	e00e      	b.n	8002cf8 <HAL_DMA_IRQHandler+0xb0>
 8002cda:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002cde:	e00b      	b.n	8002cf8 <HAL_DMA_IRQHandler+0xb0>
 8002ce0:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002ce4:	e008      	b.n	8002cf8 <HAL_DMA_IRQHandler+0xb0>
 8002ce6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002cea:	e005      	b.n	8002cf8 <HAL_DMA_IRQHandler+0xb0>
 8002cec:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002cf0:	e002      	b.n	8002cf8 <HAL_DMA_IRQHandler+0xb0>
 8002cf2:	2340      	movs	r3, #64	@ 0x40
 8002cf4:	e000      	b.n	8002cf8 <HAL_DMA_IRQHandler+0xb0>
 8002cf6:	2304      	movs	r3, #4
 8002cf8:	4a55      	ldr	r2, [pc, #340]	@ (8002e50 <HAL_DMA_IRQHandler+0x208>)
 8002cfa:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	f000 8094 	beq.w	8002e2e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d0a:	6878      	ldr	r0, [r7, #4]
 8002d0c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002d0e:	e08e      	b.n	8002e2e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d14:	2202      	movs	r2, #2
 8002d16:	409a      	lsls	r2, r3
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	4013      	ands	r3, r2
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d056      	beq.n	8002dce <HAL_DMA_IRQHandler+0x186>
 8002d20:	68bb      	ldr	r3, [r7, #8]
 8002d22:	f003 0302 	and.w	r3, r3, #2
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d051      	beq.n	8002dce <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f003 0320 	and.w	r3, r3, #32
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d10b      	bne.n	8002d50 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	681a      	ldr	r2, [r3, #0]
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f022 020a 	bic.w	r2, r2, #10
 8002d46:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	2201      	movs	r2, #1
 8002d4c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4a38      	ldr	r2, [pc, #224]	@ (8002e38 <HAL_DMA_IRQHandler+0x1f0>)
 8002d56:	4293      	cmp	r3, r2
 8002d58:	d029      	beq.n	8002dae <HAL_DMA_IRQHandler+0x166>
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4a37      	ldr	r2, [pc, #220]	@ (8002e3c <HAL_DMA_IRQHandler+0x1f4>)
 8002d60:	4293      	cmp	r3, r2
 8002d62:	d022      	beq.n	8002daa <HAL_DMA_IRQHandler+0x162>
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4a35      	ldr	r2, [pc, #212]	@ (8002e40 <HAL_DMA_IRQHandler+0x1f8>)
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	d01a      	beq.n	8002da4 <HAL_DMA_IRQHandler+0x15c>
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	4a34      	ldr	r2, [pc, #208]	@ (8002e44 <HAL_DMA_IRQHandler+0x1fc>)
 8002d74:	4293      	cmp	r3, r2
 8002d76:	d012      	beq.n	8002d9e <HAL_DMA_IRQHandler+0x156>
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	4a32      	ldr	r2, [pc, #200]	@ (8002e48 <HAL_DMA_IRQHandler+0x200>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d00a      	beq.n	8002d98 <HAL_DMA_IRQHandler+0x150>
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	4a31      	ldr	r2, [pc, #196]	@ (8002e4c <HAL_DMA_IRQHandler+0x204>)
 8002d88:	4293      	cmp	r3, r2
 8002d8a:	d102      	bne.n	8002d92 <HAL_DMA_IRQHandler+0x14a>
 8002d8c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002d90:	e00e      	b.n	8002db0 <HAL_DMA_IRQHandler+0x168>
 8002d92:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002d96:	e00b      	b.n	8002db0 <HAL_DMA_IRQHandler+0x168>
 8002d98:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002d9c:	e008      	b.n	8002db0 <HAL_DMA_IRQHandler+0x168>
 8002d9e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002da2:	e005      	b.n	8002db0 <HAL_DMA_IRQHandler+0x168>
 8002da4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002da8:	e002      	b.n	8002db0 <HAL_DMA_IRQHandler+0x168>
 8002daa:	2320      	movs	r3, #32
 8002dac:	e000      	b.n	8002db0 <HAL_DMA_IRQHandler+0x168>
 8002dae:	2302      	movs	r3, #2
 8002db0:	4a27      	ldr	r2, [pc, #156]	@ (8002e50 <HAL_DMA_IRQHandler+0x208>)
 8002db2:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2200      	movs	r2, #0
 8002db8:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d034      	beq.n	8002e2e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dc8:	6878      	ldr	r0, [r7, #4]
 8002dca:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002dcc:	e02f      	b.n	8002e2e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dd2:	2208      	movs	r2, #8
 8002dd4:	409a      	lsls	r2, r3
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	4013      	ands	r3, r2
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d028      	beq.n	8002e30 <HAL_DMA_IRQHandler+0x1e8>
 8002dde:	68bb      	ldr	r3, [r7, #8]
 8002de0:	f003 0308 	and.w	r3, r3, #8
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d023      	beq.n	8002e30 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	681a      	ldr	r2, [r3, #0]
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f022 020e 	bic.w	r2, r2, #14
 8002df6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e00:	2101      	movs	r1, #1
 8002e02:	fa01 f202 	lsl.w	r2, r1, r2
 8002e06:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2201      	movs	r2, #1
 8002e0c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	2201      	movs	r2, #1
 8002e12:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2200      	movs	r2, #0
 8002e1a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d004      	beq.n	8002e30 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e2a:	6878      	ldr	r0, [r7, #4]
 8002e2c:	4798      	blx	r3
    }
  }
  return;
 8002e2e:	bf00      	nop
 8002e30:	bf00      	nop
}
 8002e32:	3710      	adds	r7, #16
 8002e34:	46bd      	mov	sp, r7
 8002e36:	bd80      	pop	{r7, pc}
 8002e38:	40020008 	.word	0x40020008
 8002e3c:	4002001c 	.word	0x4002001c
 8002e40:	40020030 	.word	0x40020030
 8002e44:	40020044 	.word	0x40020044
 8002e48:	40020058 	.word	0x40020058
 8002e4c:	4002006c 	.word	0x4002006c
 8002e50:	40020000 	.word	0x40020000

08002e54 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e54:	b480      	push	{r7}
 8002e56:	b085      	sub	sp, #20
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	60f8      	str	r0, [r7, #12]
 8002e5c:	60b9      	str	r1, [r7, #8]
 8002e5e:	607a      	str	r2, [r7, #4]
 8002e60:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e6a:	2101      	movs	r1, #1
 8002e6c:	fa01 f202 	lsl.w	r2, r1, r2
 8002e70:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	683a      	ldr	r2, [r7, #0]
 8002e78:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	685b      	ldr	r3, [r3, #4]
 8002e7e:	2b10      	cmp	r3, #16
 8002e80:	d108      	bne.n	8002e94 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	687a      	ldr	r2, [r7, #4]
 8002e88:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	68ba      	ldr	r2, [r7, #8]
 8002e90:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002e92:	e007      	b.n	8002ea4 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	68ba      	ldr	r2, [r7, #8]
 8002e9a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	687a      	ldr	r2, [r7, #4]
 8002ea2:	60da      	str	r2, [r3, #12]
}
 8002ea4:	bf00      	nop
 8002ea6:	3714      	adds	r7, #20
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	bc80      	pop	{r7}
 8002eac:	4770      	bx	lr
	...

08002eb0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	b08b      	sub	sp, #44	@ 0x2c
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
 8002eb8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002eba:	2300      	movs	r3, #0
 8002ebc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ec2:	e169      	b.n	8003198 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002ec4:	2201      	movs	r2, #1
 8002ec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ecc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	69fa      	ldr	r2, [r7, #28]
 8002ed4:	4013      	ands	r3, r2
 8002ed6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002ed8:	69ba      	ldr	r2, [r7, #24]
 8002eda:	69fb      	ldr	r3, [r7, #28]
 8002edc:	429a      	cmp	r2, r3
 8002ede:	f040 8158 	bne.w	8003192 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	685b      	ldr	r3, [r3, #4]
 8002ee6:	4a9a      	ldr	r2, [pc, #616]	@ (8003150 <HAL_GPIO_Init+0x2a0>)
 8002ee8:	4293      	cmp	r3, r2
 8002eea:	d05e      	beq.n	8002faa <HAL_GPIO_Init+0xfa>
 8002eec:	4a98      	ldr	r2, [pc, #608]	@ (8003150 <HAL_GPIO_Init+0x2a0>)
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d875      	bhi.n	8002fde <HAL_GPIO_Init+0x12e>
 8002ef2:	4a98      	ldr	r2, [pc, #608]	@ (8003154 <HAL_GPIO_Init+0x2a4>)
 8002ef4:	4293      	cmp	r3, r2
 8002ef6:	d058      	beq.n	8002faa <HAL_GPIO_Init+0xfa>
 8002ef8:	4a96      	ldr	r2, [pc, #600]	@ (8003154 <HAL_GPIO_Init+0x2a4>)
 8002efa:	4293      	cmp	r3, r2
 8002efc:	d86f      	bhi.n	8002fde <HAL_GPIO_Init+0x12e>
 8002efe:	4a96      	ldr	r2, [pc, #600]	@ (8003158 <HAL_GPIO_Init+0x2a8>)
 8002f00:	4293      	cmp	r3, r2
 8002f02:	d052      	beq.n	8002faa <HAL_GPIO_Init+0xfa>
 8002f04:	4a94      	ldr	r2, [pc, #592]	@ (8003158 <HAL_GPIO_Init+0x2a8>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d869      	bhi.n	8002fde <HAL_GPIO_Init+0x12e>
 8002f0a:	4a94      	ldr	r2, [pc, #592]	@ (800315c <HAL_GPIO_Init+0x2ac>)
 8002f0c:	4293      	cmp	r3, r2
 8002f0e:	d04c      	beq.n	8002faa <HAL_GPIO_Init+0xfa>
 8002f10:	4a92      	ldr	r2, [pc, #584]	@ (800315c <HAL_GPIO_Init+0x2ac>)
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d863      	bhi.n	8002fde <HAL_GPIO_Init+0x12e>
 8002f16:	4a92      	ldr	r2, [pc, #584]	@ (8003160 <HAL_GPIO_Init+0x2b0>)
 8002f18:	4293      	cmp	r3, r2
 8002f1a:	d046      	beq.n	8002faa <HAL_GPIO_Init+0xfa>
 8002f1c:	4a90      	ldr	r2, [pc, #576]	@ (8003160 <HAL_GPIO_Init+0x2b0>)
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	d85d      	bhi.n	8002fde <HAL_GPIO_Init+0x12e>
 8002f22:	2b12      	cmp	r3, #18
 8002f24:	d82a      	bhi.n	8002f7c <HAL_GPIO_Init+0xcc>
 8002f26:	2b12      	cmp	r3, #18
 8002f28:	d859      	bhi.n	8002fde <HAL_GPIO_Init+0x12e>
 8002f2a:	a201      	add	r2, pc, #4	@ (adr r2, 8002f30 <HAL_GPIO_Init+0x80>)
 8002f2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f30:	08002fab 	.word	0x08002fab
 8002f34:	08002f85 	.word	0x08002f85
 8002f38:	08002f97 	.word	0x08002f97
 8002f3c:	08002fd9 	.word	0x08002fd9
 8002f40:	08002fdf 	.word	0x08002fdf
 8002f44:	08002fdf 	.word	0x08002fdf
 8002f48:	08002fdf 	.word	0x08002fdf
 8002f4c:	08002fdf 	.word	0x08002fdf
 8002f50:	08002fdf 	.word	0x08002fdf
 8002f54:	08002fdf 	.word	0x08002fdf
 8002f58:	08002fdf 	.word	0x08002fdf
 8002f5c:	08002fdf 	.word	0x08002fdf
 8002f60:	08002fdf 	.word	0x08002fdf
 8002f64:	08002fdf 	.word	0x08002fdf
 8002f68:	08002fdf 	.word	0x08002fdf
 8002f6c:	08002fdf 	.word	0x08002fdf
 8002f70:	08002fdf 	.word	0x08002fdf
 8002f74:	08002f8d 	.word	0x08002f8d
 8002f78:	08002fa1 	.word	0x08002fa1
 8002f7c:	4a79      	ldr	r2, [pc, #484]	@ (8003164 <HAL_GPIO_Init+0x2b4>)
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d013      	beq.n	8002faa <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002f82:	e02c      	b.n	8002fde <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	68db      	ldr	r3, [r3, #12]
 8002f88:	623b      	str	r3, [r7, #32]
          break;
 8002f8a:	e029      	b.n	8002fe0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	68db      	ldr	r3, [r3, #12]
 8002f90:	3304      	adds	r3, #4
 8002f92:	623b      	str	r3, [r7, #32]
          break;
 8002f94:	e024      	b.n	8002fe0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	68db      	ldr	r3, [r3, #12]
 8002f9a:	3308      	adds	r3, #8
 8002f9c:	623b      	str	r3, [r7, #32]
          break;
 8002f9e:	e01f      	b.n	8002fe0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	68db      	ldr	r3, [r3, #12]
 8002fa4:	330c      	adds	r3, #12
 8002fa6:	623b      	str	r3, [r7, #32]
          break;
 8002fa8:	e01a      	b.n	8002fe0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	689b      	ldr	r3, [r3, #8]
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d102      	bne.n	8002fb8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002fb2:	2304      	movs	r3, #4
 8002fb4:	623b      	str	r3, [r7, #32]
          break;
 8002fb6:	e013      	b.n	8002fe0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	689b      	ldr	r3, [r3, #8]
 8002fbc:	2b01      	cmp	r3, #1
 8002fbe:	d105      	bne.n	8002fcc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002fc0:	2308      	movs	r3, #8
 8002fc2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	69fa      	ldr	r2, [r7, #28]
 8002fc8:	611a      	str	r2, [r3, #16]
          break;
 8002fca:	e009      	b.n	8002fe0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002fcc:	2308      	movs	r3, #8
 8002fce:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	69fa      	ldr	r2, [r7, #28]
 8002fd4:	615a      	str	r2, [r3, #20]
          break;
 8002fd6:	e003      	b.n	8002fe0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002fd8:	2300      	movs	r3, #0
 8002fda:	623b      	str	r3, [r7, #32]
          break;
 8002fdc:	e000      	b.n	8002fe0 <HAL_GPIO_Init+0x130>
          break;
 8002fde:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002fe0:	69bb      	ldr	r3, [r7, #24]
 8002fe2:	2bff      	cmp	r3, #255	@ 0xff
 8002fe4:	d801      	bhi.n	8002fea <HAL_GPIO_Init+0x13a>
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	e001      	b.n	8002fee <HAL_GPIO_Init+0x13e>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	3304      	adds	r3, #4
 8002fee:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002ff0:	69bb      	ldr	r3, [r7, #24]
 8002ff2:	2bff      	cmp	r3, #255	@ 0xff
 8002ff4:	d802      	bhi.n	8002ffc <HAL_GPIO_Init+0x14c>
 8002ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ff8:	009b      	lsls	r3, r3, #2
 8002ffa:	e002      	b.n	8003002 <HAL_GPIO_Init+0x152>
 8002ffc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ffe:	3b08      	subs	r3, #8
 8003000:	009b      	lsls	r3, r3, #2
 8003002:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003004:	697b      	ldr	r3, [r7, #20]
 8003006:	681a      	ldr	r2, [r3, #0]
 8003008:	210f      	movs	r1, #15
 800300a:	693b      	ldr	r3, [r7, #16]
 800300c:	fa01 f303 	lsl.w	r3, r1, r3
 8003010:	43db      	mvns	r3, r3
 8003012:	401a      	ands	r2, r3
 8003014:	6a39      	ldr	r1, [r7, #32]
 8003016:	693b      	ldr	r3, [r7, #16]
 8003018:	fa01 f303 	lsl.w	r3, r1, r3
 800301c:	431a      	orrs	r2, r3
 800301e:	697b      	ldr	r3, [r7, #20]
 8003020:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800302a:	2b00      	cmp	r3, #0
 800302c:	f000 80b1 	beq.w	8003192 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003030:	4b4d      	ldr	r3, [pc, #308]	@ (8003168 <HAL_GPIO_Init+0x2b8>)
 8003032:	699b      	ldr	r3, [r3, #24]
 8003034:	4a4c      	ldr	r2, [pc, #304]	@ (8003168 <HAL_GPIO_Init+0x2b8>)
 8003036:	f043 0301 	orr.w	r3, r3, #1
 800303a:	6193      	str	r3, [r2, #24]
 800303c:	4b4a      	ldr	r3, [pc, #296]	@ (8003168 <HAL_GPIO_Init+0x2b8>)
 800303e:	699b      	ldr	r3, [r3, #24]
 8003040:	f003 0301 	and.w	r3, r3, #1
 8003044:	60bb      	str	r3, [r7, #8]
 8003046:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003048:	4a48      	ldr	r2, [pc, #288]	@ (800316c <HAL_GPIO_Init+0x2bc>)
 800304a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800304c:	089b      	lsrs	r3, r3, #2
 800304e:	3302      	adds	r3, #2
 8003050:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003054:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003058:	f003 0303 	and.w	r3, r3, #3
 800305c:	009b      	lsls	r3, r3, #2
 800305e:	220f      	movs	r2, #15
 8003060:	fa02 f303 	lsl.w	r3, r2, r3
 8003064:	43db      	mvns	r3, r3
 8003066:	68fa      	ldr	r2, [r7, #12]
 8003068:	4013      	ands	r3, r2
 800306a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	4a40      	ldr	r2, [pc, #256]	@ (8003170 <HAL_GPIO_Init+0x2c0>)
 8003070:	4293      	cmp	r3, r2
 8003072:	d013      	beq.n	800309c <HAL_GPIO_Init+0x1ec>
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	4a3f      	ldr	r2, [pc, #252]	@ (8003174 <HAL_GPIO_Init+0x2c4>)
 8003078:	4293      	cmp	r3, r2
 800307a:	d00d      	beq.n	8003098 <HAL_GPIO_Init+0x1e8>
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	4a3e      	ldr	r2, [pc, #248]	@ (8003178 <HAL_GPIO_Init+0x2c8>)
 8003080:	4293      	cmp	r3, r2
 8003082:	d007      	beq.n	8003094 <HAL_GPIO_Init+0x1e4>
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	4a3d      	ldr	r2, [pc, #244]	@ (800317c <HAL_GPIO_Init+0x2cc>)
 8003088:	4293      	cmp	r3, r2
 800308a:	d101      	bne.n	8003090 <HAL_GPIO_Init+0x1e0>
 800308c:	2303      	movs	r3, #3
 800308e:	e006      	b.n	800309e <HAL_GPIO_Init+0x1ee>
 8003090:	2304      	movs	r3, #4
 8003092:	e004      	b.n	800309e <HAL_GPIO_Init+0x1ee>
 8003094:	2302      	movs	r3, #2
 8003096:	e002      	b.n	800309e <HAL_GPIO_Init+0x1ee>
 8003098:	2301      	movs	r3, #1
 800309a:	e000      	b.n	800309e <HAL_GPIO_Init+0x1ee>
 800309c:	2300      	movs	r3, #0
 800309e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80030a0:	f002 0203 	and.w	r2, r2, #3
 80030a4:	0092      	lsls	r2, r2, #2
 80030a6:	4093      	lsls	r3, r2
 80030a8:	68fa      	ldr	r2, [r7, #12]
 80030aa:	4313      	orrs	r3, r2
 80030ac:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80030ae:	492f      	ldr	r1, [pc, #188]	@ (800316c <HAL_GPIO_Init+0x2bc>)
 80030b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030b2:	089b      	lsrs	r3, r3, #2
 80030b4:	3302      	adds	r3, #2
 80030b6:	68fa      	ldr	r2, [r7, #12]
 80030b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d006      	beq.n	80030d6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80030c8:	4b2d      	ldr	r3, [pc, #180]	@ (8003180 <HAL_GPIO_Init+0x2d0>)
 80030ca:	689a      	ldr	r2, [r3, #8]
 80030cc:	492c      	ldr	r1, [pc, #176]	@ (8003180 <HAL_GPIO_Init+0x2d0>)
 80030ce:	69bb      	ldr	r3, [r7, #24]
 80030d0:	4313      	orrs	r3, r2
 80030d2:	608b      	str	r3, [r1, #8]
 80030d4:	e006      	b.n	80030e4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80030d6:	4b2a      	ldr	r3, [pc, #168]	@ (8003180 <HAL_GPIO_Init+0x2d0>)
 80030d8:	689a      	ldr	r2, [r3, #8]
 80030da:	69bb      	ldr	r3, [r7, #24]
 80030dc:	43db      	mvns	r3, r3
 80030de:	4928      	ldr	r1, [pc, #160]	@ (8003180 <HAL_GPIO_Init+0x2d0>)
 80030e0:	4013      	ands	r3, r2
 80030e2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d006      	beq.n	80030fe <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80030f0:	4b23      	ldr	r3, [pc, #140]	@ (8003180 <HAL_GPIO_Init+0x2d0>)
 80030f2:	68da      	ldr	r2, [r3, #12]
 80030f4:	4922      	ldr	r1, [pc, #136]	@ (8003180 <HAL_GPIO_Init+0x2d0>)
 80030f6:	69bb      	ldr	r3, [r7, #24]
 80030f8:	4313      	orrs	r3, r2
 80030fa:	60cb      	str	r3, [r1, #12]
 80030fc:	e006      	b.n	800310c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80030fe:	4b20      	ldr	r3, [pc, #128]	@ (8003180 <HAL_GPIO_Init+0x2d0>)
 8003100:	68da      	ldr	r2, [r3, #12]
 8003102:	69bb      	ldr	r3, [r7, #24]
 8003104:	43db      	mvns	r3, r3
 8003106:	491e      	ldr	r1, [pc, #120]	@ (8003180 <HAL_GPIO_Init+0x2d0>)
 8003108:	4013      	ands	r3, r2
 800310a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	685b      	ldr	r3, [r3, #4]
 8003110:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003114:	2b00      	cmp	r3, #0
 8003116:	d006      	beq.n	8003126 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003118:	4b19      	ldr	r3, [pc, #100]	@ (8003180 <HAL_GPIO_Init+0x2d0>)
 800311a:	685a      	ldr	r2, [r3, #4]
 800311c:	4918      	ldr	r1, [pc, #96]	@ (8003180 <HAL_GPIO_Init+0x2d0>)
 800311e:	69bb      	ldr	r3, [r7, #24]
 8003120:	4313      	orrs	r3, r2
 8003122:	604b      	str	r3, [r1, #4]
 8003124:	e006      	b.n	8003134 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003126:	4b16      	ldr	r3, [pc, #88]	@ (8003180 <HAL_GPIO_Init+0x2d0>)
 8003128:	685a      	ldr	r2, [r3, #4]
 800312a:	69bb      	ldr	r3, [r7, #24]
 800312c:	43db      	mvns	r3, r3
 800312e:	4914      	ldr	r1, [pc, #80]	@ (8003180 <HAL_GPIO_Init+0x2d0>)
 8003130:	4013      	ands	r3, r2
 8003132:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800313c:	2b00      	cmp	r3, #0
 800313e:	d021      	beq.n	8003184 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003140:	4b0f      	ldr	r3, [pc, #60]	@ (8003180 <HAL_GPIO_Init+0x2d0>)
 8003142:	681a      	ldr	r2, [r3, #0]
 8003144:	490e      	ldr	r1, [pc, #56]	@ (8003180 <HAL_GPIO_Init+0x2d0>)
 8003146:	69bb      	ldr	r3, [r7, #24]
 8003148:	4313      	orrs	r3, r2
 800314a:	600b      	str	r3, [r1, #0]
 800314c:	e021      	b.n	8003192 <HAL_GPIO_Init+0x2e2>
 800314e:	bf00      	nop
 8003150:	10320000 	.word	0x10320000
 8003154:	10310000 	.word	0x10310000
 8003158:	10220000 	.word	0x10220000
 800315c:	10210000 	.word	0x10210000
 8003160:	10120000 	.word	0x10120000
 8003164:	10110000 	.word	0x10110000
 8003168:	40021000 	.word	0x40021000
 800316c:	40010000 	.word	0x40010000
 8003170:	40010800 	.word	0x40010800
 8003174:	40010c00 	.word	0x40010c00
 8003178:	40011000 	.word	0x40011000
 800317c:	40011400 	.word	0x40011400
 8003180:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003184:	4b0b      	ldr	r3, [pc, #44]	@ (80031b4 <HAL_GPIO_Init+0x304>)
 8003186:	681a      	ldr	r2, [r3, #0]
 8003188:	69bb      	ldr	r3, [r7, #24]
 800318a:	43db      	mvns	r3, r3
 800318c:	4909      	ldr	r1, [pc, #36]	@ (80031b4 <HAL_GPIO_Init+0x304>)
 800318e:	4013      	ands	r3, r2
 8003190:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003194:	3301      	adds	r3, #1
 8003196:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	681a      	ldr	r2, [r3, #0]
 800319c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800319e:	fa22 f303 	lsr.w	r3, r2, r3
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	f47f ae8e 	bne.w	8002ec4 <HAL_GPIO_Init+0x14>
  }
}
 80031a8:	bf00      	nop
 80031aa:	bf00      	nop
 80031ac:	372c      	adds	r7, #44	@ 0x2c
 80031ae:	46bd      	mov	sp, r7
 80031b0:	bc80      	pop	{r7}
 80031b2:	4770      	bx	lr
 80031b4:	40010400 	.word	0x40010400

080031b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80031b8:	b480      	push	{r7}
 80031ba:	b083      	sub	sp, #12
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
 80031c0:	460b      	mov	r3, r1
 80031c2:	807b      	strh	r3, [r7, #2]
 80031c4:	4613      	mov	r3, r2
 80031c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80031c8:	787b      	ldrb	r3, [r7, #1]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d003      	beq.n	80031d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80031ce:	887a      	ldrh	r2, [r7, #2]
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80031d4:	e003      	b.n	80031de <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80031d6:	887b      	ldrh	r3, [r7, #2]
 80031d8:	041a      	lsls	r2, r3, #16
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	611a      	str	r2, [r3, #16]
}
 80031de:	bf00      	nop
 80031e0:	370c      	adds	r7, #12
 80031e2:	46bd      	mov	sp, r7
 80031e4:	bc80      	pop	{r7}
 80031e6:	4770      	bx	lr

080031e8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80031e8:	b480      	push	{r7}
 80031ea:	b085      	sub	sp, #20
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
 80031f0:	460b      	mov	r3, r1
 80031f2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	68db      	ldr	r3, [r3, #12]
 80031f8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80031fa:	887a      	ldrh	r2, [r7, #2]
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	4013      	ands	r3, r2
 8003200:	041a      	lsls	r2, r3, #16
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	43d9      	mvns	r1, r3
 8003206:	887b      	ldrh	r3, [r7, #2]
 8003208:	400b      	ands	r3, r1
 800320a:	431a      	orrs	r2, r3
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	611a      	str	r2, [r3, #16]
}
 8003210:	bf00      	nop
 8003212:	3714      	adds	r7, #20
 8003214:	46bd      	mov	sp, r7
 8003216:	bc80      	pop	{r7}
 8003218:	4770      	bx	lr
	...

0800321c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b084      	sub	sp, #16
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2b00      	cmp	r3, #0
 8003228:	d101      	bne.n	800322e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800322a:	2301      	movs	r3, #1
 800322c:	e12b      	b.n	8003486 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003234:	b2db      	uxtb	r3, r3
 8003236:	2b00      	cmp	r3, #0
 8003238:	d106      	bne.n	8003248 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	2200      	movs	r2, #0
 800323e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003242:	6878      	ldr	r0, [r7, #4]
 8003244:	f7fe fc84 	bl	8001b50 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2224      	movs	r2, #36	@ 0x24
 800324c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	681a      	ldr	r2, [r3, #0]
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f022 0201 	bic.w	r2, r2, #1
 800325e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	681a      	ldr	r2, [r3, #0]
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800326e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	681a      	ldr	r2, [r3, #0]
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800327e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003280:	f001 fbca 	bl	8004a18 <HAL_RCC_GetPCLK1Freq>
 8003284:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	685b      	ldr	r3, [r3, #4]
 800328a:	4a81      	ldr	r2, [pc, #516]	@ (8003490 <HAL_I2C_Init+0x274>)
 800328c:	4293      	cmp	r3, r2
 800328e:	d807      	bhi.n	80032a0 <HAL_I2C_Init+0x84>
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	4a80      	ldr	r2, [pc, #512]	@ (8003494 <HAL_I2C_Init+0x278>)
 8003294:	4293      	cmp	r3, r2
 8003296:	bf94      	ite	ls
 8003298:	2301      	movls	r3, #1
 800329a:	2300      	movhi	r3, #0
 800329c:	b2db      	uxtb	r3, r3
 800329e:	e006      	b.n	80032ae <HAL_I2C_Init+0x92>
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	4a7d      	ldr	r2, [pc, #500]	@ (8003498 <HAL_I2C_Init+0x27c>)
 80032a4:	4293      	cmp	r3, r2
 80032a6:	bf94      	ite	ls
 80032a8:	2301      	movls	r3, #1
 80032aa:	2300      	movhi	r3, #0
 80032ac:	b2db      	uxtb	r3, r3
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d001      	beq.n	80032b6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80032b2:	2301      	movs	r3, #1
 80032b4:	e0e7      	b.n	8003486 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	4a78      	ldr	r2, [pc, #480]	@ (800349c <HAL_I2C_Init+0x280>)
 80032ba:	fba2 2303 	umull	r2, r3, r2, r3
 80032be:	0c9b      	lsrs	r3, r3, #18
 80032c0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	68ba      	ldr	r2, [r7, #8]
 80032d2:	430a      	orrs	r2, r1
 80032d4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	6a1b      	ldr	r3, [r3, #32]
 80032dc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	4a6a      	ldr	r2, [pc, #424]	@ (8003490 <HAL_I2C_Init+0x274>)
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d802      	bhi.n	80032f0 <HAL_I2C_Init+0xd4>
 80032ea:	68bb      	ldr	r3, [r7, #8]
 80032ec:	3301      	adds	r3, #1
 80032ee:	e009      	b.n	8003304 <HAL_I2C_Init+0xe8>
 80032f0:	68bb      	ldr	r3, [r7, #8]
 80032f2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80032f6:	fb02 f303 	mul.w	r3, r2, r3
 80032fa:	4a69      	ldr	r2, [pc, #420]	@ (80034a0 <HAL_I2C_Init+0x284>)
 80032fc:	fba2 2303 	umull	r2, r3, r2, r3
 8003300:	099b      	lsrs	r3, r3, #6
 8003302:	3301      	adds	r3, #1
 8003304:	687a      	ldr	r2, [r7, #4]
 8003306:	6812      	ldr	r2, [r2, #0]
 8003308:	430b      	orrs	r3, r1
 800330a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	69db      	ldr	r3, [r3, #28]
 8003312:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003316:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	685b      	ldr	r3, [r3, #4]
 800331e:	495c      	ldr	r1, [pc, #368]	@ (8003490 <HAL_I2C_Init+0x274>)
 8003320:	428b      	cmp	r3, r1
 8003322:	d819      	bhi.n	8003358 <HAL_I2C_Init+0x13c>
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	1e59      	subs	r1, r3, #1
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	685b      	ldr	r3, [r3, #4]
 800332c:	005b      	lsls	r3, r3, #1
 800332e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003332:	1c59      	adds	r1, r3, #1
 8003334:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003338:	400b      	ands	r3, r1
 800333a:	2b00      	cmp	r3, #0
 800333c:	d00a      	beq.n	8003354 <HAL_I2C_Init+0x138>
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	1e59      	subs	r1, r3, #1
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	685b      	ldr	r3, [r3, #4]
 8003346:	005b      	lsls	r3, r3, #1
 8003348:	fbb1 f3f3 	udiv	r3, r1, r3
 800334c:	3301      	adds	r3, #1
 800334e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003352:	e051      	b.n	80033f8 <HAL_I2C_Init+0x1dc>
 8003354:	2304      	movs	r3, #4
 8003356:	e04f      	b.n	80033f8 <HAL_I2C_Init+0x1dc>
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	689b      	ldr	r3, [r3, #8]
 800335c:	2b00      	cmp	r3, #0
 800335e:	d111      	bne.n	8003384 <HAL_I2C_Init+0x168>
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	1e58      	subs	r0, r3, #1
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6859      	ldr	r1, [r3, #4]
 8003368:	460b      	mov	r3, r1
 800336a:	005b      	lsls	r3, r3, #1
 800336c:	440b      	add	r3, r1
 800336e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003372:	3301      	adds	r3, #1
 8003374:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003378:	2b00      	cmp	r3, #0
 800337a:	bf0c      	ite	eq
 800337c:	2301      	moveq	r3, #1
 800337e:	2300      	movne	r3, #0
 8003380:	b2db      	uxtb	r3, r3
 8003382:	e012      	b.n	80033aa <HAL_I2C_Init+0x18e>
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	1e58      	subs	r0, r3, #1
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6859      	ldr	r1, [r3, #4]
 800338c:	460b      	mov	r3, r1
 800338e:	009b      	lsls	r3, r3, #2
 8003390:	440b      	add	r3, r1
 8003392:	0099      	lsls	r1, r3, #2
 8003394:	440b      	add	r3, r1
 8003396:	fbb0 f3f3 	udiv	r3, r0, r3
 800339a:	3301      	adds	r3, #1
 800339c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	bf0c      	ite	eq
 80033a4:	2301      	moveq	r3, #1
 80033a6:	2300      	movne	r3, #0
 80033a8:	b2db      	uxtb	r3, r3
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d001      	beq.n	80033b2 <HAL_I2C_Init+0x196>
 80033ae:	2301      	movs	r3, #1
 80033b0:	e022      	b.n	80033f8 <HAL_I2C_Init+0x1dc>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	689b      	ldr	r3, [r3, #8]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d10e      	bne.n	80033d8 <HAL_I2C_Init+0x1bc>
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	1e58      	subs	r0, r3, #1
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6859      	ldr	r1, [r3, #4]
 80033c2:	460b      	mov	r3, r1
 80033c4:	005b      	lsls	r3, r3, #1
 80033c6:	440b      	add	r3, r1
 80033c8:	fbb0 f3f3 	udiv	r3, r0, r3
 80033cc:	3301      	adds	r3, #1
 80033ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033d2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80033d6:	e00f      	b.n	80033f8 <HAL_I2C_Init+0x1dc>
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	1e58      	subs	r0, r3, #1
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6859      	ldr	r1, [r3, #4]
 80033e0:	460b      	mov	r3, r1
 80033e2:	009b      	lsls	r3, r3, #2
 80033e4:	440b      	add	r3, r1
 80033e6:	0099      	lsls	r1, r3, #2
 80033e8:	440b      	add	r3, r1
 80033ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80033ee:	3301      	adds	r3, #1
 80033f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033f4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80033f8:	6879      	ldr	r1, [r7, #4]
 80033fa:	6809      	ldr	r1, [r1, #0]
 80033fc:	4313      	orrs	r3, r2
 80033fe:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	69da      	ldr	r2, [r3, #28]
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6a1b      	ldr	r3, [r3, #32]
 8003412:	431a      	orrs	r2, r3
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	430a      	orrs	r2, r1
 800341a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	689b      	ldr	r3, [r3, #8]
 8003422:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003426:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800342a:	687a      	ldr	r2, [r7, #4]
 800342c:	6911      	ldr	r1, [r2, #16]
 800342e:	687a      	ldr	r2, [r7, #4]
 8003430:	68d2      	ldr	r2, [r2, #12]
 8003432:	4311      	orrs	r1, r2
 8003434:	687a      	ldr	r2, [r7, #4]
 8003436:	6812      	ldr	r2, [r2, #0]
 8003438:	430b      	orrs	r3, r1
 800343a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	68db      	ldr	r3, [r3, #12]
 8003442:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	695a      	ldr	r2, [r3, #20]
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	699b      	ldr	r3, [r3, #24]
 800344e:	431a      	orrs	r2, r3
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	430a      	orrs	r2, r1
 8003456:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	681a      	ldr	r2, [r3, #0]
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f042 0201 	orr.w	r2, r2, #1
 8003466:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2200      	movs	r2, #0
 800346c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	2220      	movs	r2, #32
 8003472:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2200      	movs	r2, #0
 800347a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2200      	movs	r2, #0
 8003480:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003484:	2300      	movs	r3, #0
}
 8003486:	4618      	mov	r0, r3
 8003488:	3710      	adds	r7, #16
 800348a:	46bd      	mov	sp, r7
 800348c:	bd80      	pop	{r7, pc}
 800348e:	bf00      	nop
 8003490:	000186a0 	.word	0x000186a0
 8003494:	001e847f 	.word	0x001e847f
 8003498:	003d08ff 	.word	0x003d08ff
 800349c:	431bde83 	.word	0x431bde83
 80034a0:	10624dd3 	.word	0x10624dd3

080034a4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b088      	sub	sp, #32
 80034a8:	af02      	add	r7, sp, #8
 80034aa:	60f8      	str	r0, [r7, #12]
 80034ac:	607a      	str	r2, [r7, #4]
 80034ae:	461a      	mov	r2, r3
 80034b0:	460b      	mov	r3, r1
 80034b2:	817b      	strh	r3, [r7, #10]
 80034b4:	4613      	mov	r3, r2
 80034b6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80034b8:	f7ff f91c 	bl	80026f4 <HAL_GetTick>
 80034bc:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034c4:	b2db      	uxtb	r3, r3
 80034c6:	2b20      	cmp	r3, #32
 80034c8:	f040 80e0 	bne.w	800368c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80034cc:	697b      	ldr	r3, [r7, #20]
 80034ce:	9300      	str	r3, [sp, #0]
 80034d0:	2319      	movs	r3, #25
 80034d2:	2201      	movs	r2, #1
 80034d4:	4970      	ldr	r1, [pc, #448]	@ (8003698 <HAL_I2C_Master_Transmit+0x1f4>)
 80034d6:	68f8      	ldr	r0, [r7, #12]
 80034d8:	f000 fc9e 	bl	8003e18 <I2C_WaitOnFlagUntilTimeout>
 80034dc:	4603      	mov	r3, r0
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d001      	beq.n	80034e6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80034e2:	2302      	movs	r3, #2
 80034e4:	e0d3      	b.n	800368e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80034ec:	2b01      	cmp	r3, #1
 80034ee:	d101      	bne.n	80034f4 <HAL_I2C_Master_Transmit+0x50>
 80034f0:	2302      	movs	r3, #2
 80034f2:	e0cc      	b.n	800368e <HAL_I2C_Master_Transmit+0x1ea>
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	2201      	movs	r2, #1
 80034f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f003 0301 	and.w	r3, r3, #1
 8003506:	2b01      	cmp	r3, #1
 8003508:	d007      	beq.n	800351a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	681a      	ldr	r2, [r3, #0]
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f042 0201 	orr.w	r2, r2, #1
 8003518:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	681a      	ldr	r2, [r3, #0]
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003528:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	2221      	movs	r2, #33	@ 0x21
 800352e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	2210      	movs	r2, #16
 8003536:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	2200      	movs	r2, #0
 800353e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	687a      	ldr	r2, [r7, #4]
 8003544:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	893a      	ldrh	r2, [r7, #8]
 800354a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003550:	b29a      	uxth	r2, r3
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	4a50      	ldr	r2, [pc, #320]	@ (800369c <HAL_I2C_Master_Transmit+0x1f8>)
 800355a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800355c:	8979      	ldrh	r1, [r7, #10]
 800355e:	697b      	ldr	r3, [r7, #20]
 8003560:	6a3a      	ldr	r2, [r7, #32]
 8003562:	68f8      	ldr	r0, [r7, #12]
 8003564:	f000 fb08 	bl	8003b78 <I2C_MasterRequestWrite>
 8003568:	4603      	mov	r3, r0
 800356a:	2b00      	cmp	r3, #0
 800356c:	d001      	beq.n	8003572 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800356e:	2301      	movs	r3, #1
 8003570:	e08d      	b.n	800368e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003572:	2300      	movs	r3, #0
 8003574:	613b      	str	r3, [r7, #16]
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	695b      	ldr	r3, [r3, #20]
 800357c:	613b      	str	r3, [r7, #16]
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	699b      	ldr	r3, [r3, #24]
 8003584:	613b      	str	r3, [r7, #16]
 8003586:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003588:	e066      	b.n	8003658 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800358a:	697a      	ldr	r2, [r7, #20]
 800358c:	6a39      	ldr	r1, [r7, #32]
 800358e:	68f8      	ldr	r0, [r7, #12]
 8003590:	f000 fd5c 	bl	800404c <I2C_WaitOnTXEFlagUntilTimeout>
 8003594:	4603      	mov	r3, r0
 8003596:	2b00      	cmp	r3, #0
 8003598:	d00d      	beq.n	80035b6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800359e:	2b04      	cmp	r3, #4
 80035a0:	d107      	bne.n	80035b2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	681a      	ldr	r2, [r3, #0]
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80035b0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80035b2:	2301      	movs	r3, #1
 80035b4:	e06b      	b.n	800368e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035ba:	781a      	ldrb	r2, [r3, #0]
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035c6:	1c5a      	adds	r2, r3, #1
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035d0:	b29b      	uxth	r3, r3
 80035d2:	3b01      	subs	r3, #1
 80035d4:	b29a      	uxth	r2, r3
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035de:	3b01      	subs	r3, #1
 80035e0:	b29a      	uxth	r2, r3
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	695b      	ldr	r3, [r3, #20]
 80035ec:	f003 0304 	and.w	r3, r3, #4
 80035f0:	2b04      	cmp	r3, #4
 80035f2:	d11b      	bne.n	800362c <HAL_I2C_Master_Transmit+0x188>
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d017      	beq.n	800362c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003600:	781a      	ldrb	r2, [r3, #0]
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800360c:	1c5a      	adds	r2, r3, #1
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003616:	b29b      	uxth	r3, r3
 8003618:	3b01      	subs	r3, #1
 800361a:	b29a      	uxth	r2, r3
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003624:	3b01      	subs	r3, #1
 8003626:	b29a      	uxth	r2, r3
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800362c:	697a      	ldr	r2, [r7, #20]
 800362e:	6a39      	ldr	r1, [r7, #32]
 8003630:	68f8      	ldr	r0, [r7, #12]
 8003632:	f000 fd53 	bl	80040dc <I2C_WaitOnBTFFlagUntilTimeout>
 8003636:	4603      	mov	r3, r0
 8003638:	2b00      	cmp	r3, #0
 800363a:	d00d      	beq.n	8003658 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003640:	2b04      	cmp	r3, #4
 8003642:	d107      	bne.n	8003654 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	681a      	ldr	r2, [r3, #0]
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003652:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003654:	2301      	movs	r3, #1
 8003656:	e01a      	b.n	800368e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800365c:	2b00      	cmp	r3, #0
 800365e:	d194      	bne.n	800358a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	681a      	ldr	r2, [r3, #0]
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800366e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	2220      	movs	r2, #32
 8003674:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	2200      	movs	r2, #0
 800367c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	2200      	movs	r2, #0
 8003684:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003688:	2300      	movs	r3, #0
 800368a:	e000      	b.n	800368e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800368c:	2302      	movs	r3, #2
  }
}
 800368e:	4618      	mov	r0, r3
 8003690:	3718      	adds	r7, #24
 8003692:	46bd      	mov	sp, r7
 8003694:	bd80      	pop	{r7, pc}
 8003696:	bf00      	nop
 8003698:	00100002 	.word	0x00100002
 800369c:	ffff0000 	.word	0xffff0000

080036a0 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b08c      	sub	sp, #48	@ 0x30
 80036a4:	af02      	add	r7, sp, #8
 80036a6:	60f8      	str	r0, [r7, #12]
 80036a8:	607a      	str	r2, [r7, #4]
 80036aa:	461a      	mov	r2, r3
 80036ac:	460b      	mov	r3, r1
 80036ae:	817b      	strh	r3, [r7, #10]
 80036b0:	4613      	mov	r3, r2
 80036b2:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 80036b4:	2300      	movs	r3, #0
 80036b6:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80036b8:	f7ff f81c 	bl	80026f4 <HAL_GetTick>
 80036bc:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80036c4:	b2db      	uxtb	r3, r3
 80036c6:	2b20      	cmp	r3, #32
 80036c8:	f040 824b 	bne.w	8003b62 <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80036cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036ce:	9300      	str	r3, [sp, #0]
 80036d0:	2319      	movs	r3, #25
 80036d2:	2201      	movs	r2, #1
 80036d4:	497f      	ldr	r1, [pc, #508]	@ (80038d4 <HAL_I2C_Master_Receive+0x234>)
 80036d6:	68f8      	ldr	r0, [r7, #12]
 80036d8:	f000 fb9e 	bl	8003e18 <I2C_WaitOnFlagUntilTimeout>
 80036dc:	4603      	mov	r3, r0
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d001      	beq.n	80036e6 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 80036e2:	2302      	movs	r3, #2
 80036e4:	e23e      	b.n	8003b64 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80036ec:	2b01      	cmp	r3, #1
 80036ee:	d101      	bne.n	80036f4 <HAL_I2C_Master_Receive+0x54>
 80036f0:	2302      	movs	r3, #2
 80036f2:	e237      	b.n	8003b64 <HAL_I2C_Master_Receive+0x4c4>
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	2201      	movs	r2, #1
 80036f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f003 0301 	and.w	r3, r3, #1
 8003706:	2b01      	cmp	r3, #1
 8003708:	d007      	beq.n	800371a <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	681a      	ldr	r2, [r3, #0]
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f042 0201 	orr.w	r2, r2, #1
 8003718:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	681a      	ldr	r2, [r3, #0]
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003728:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	2222      	movs	r2, #34	@ 0x22
 800372e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	2210      	movs	r2, #16
 8003736:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	2200      	movs	r2, #0
 800373e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	687a      	ldr	r2, [r7, #4]
 8003744:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	893a      	ldrh	r2, [r7, #8]
 800374a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003750:	b29a      	uxth	r2, r3
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	4a5f      	ldr	r2, [pc, #380]	@ (80038d8 <HAL_I2C_Master_Receive+0x238>)
 800375a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800375c:	8979      	ldrh	r1, [r7, #10]
 800375e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003760:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003762:	68f8      	ldr	r0, [r7, #12]
 8003764:	f000 fa8a 	bl	8003c7c <I2C_MasterRequestRead>
 8003768:	4603      	mov	r3, r0
 800376a:	2b00      	cmp	r3, #0
 800376c:	d001      	beq.n	8003772 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 800376e:	2301      	movs	r3, #1
 8003770:	e1f8      	b.n	8003b64 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003776:	2b00      	cmp	r3, #0
 8003778:	d113      	bne.n	80037a2 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800377a:	2300      	movs	r3, #0
 800377c:	61fb      	str	r3, [r7, #28]
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	695b      	ldr	r3, [r3, #20]
 8003784:	61fb      	str	r3, [r7, #28]
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	699b      	ldr	r3, [r3, #24]
 800378c:	61fb      	str	r3, [r7, #28]
 800378e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	681a      	ldr	r2, [r3, #0]
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800379e:	601a      	str	r2, [r3, #0]
 80037a0:	e1cc      	b.n	8003b3c <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037a6:	2b01      	cmp	r3, #1
 80037a8:	d11e      	bne.n	80037e8 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	681a      	ldr	r2, [r3, #0]
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80037b8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80037ba:	b672      	cpsid	i
}
 80037bc:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037be:	2300      	movs	r3, #0
 80037c0:	61bb      	str	r3, [r7, #24]
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	695b      	ldr	r3, [r3, #20]
 80037c8:	61bb      	str	r3, [r7, #24]
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	699b      	ldr	r3, [r3, #24]
 80037d0:	61bb      	str	r3, [r7, #24]
 80037d2:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	681a      	ldr	r2, [r3, #0]
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80037e2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80037e4:	b662      	cpsie	i
}
 80037e6:	e035      	b.n	8003854 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037ec:	2b02      	cmp	r3, #2
 80037ee:	d11e      	bne.n	800382e <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	681a      	ldr	r2, [r3, #0]
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80037fe:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003800:	b672      	cpsid	i
}
 8003802:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003804:	2300      	movs	r3, #0
 8003806:	617b      	str	r3, [r7, #20]
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	695b      	ldr	r3, [r3, #20]
 800380e:	617b      	str	r3, [r7, #20]
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	699b      	ldr	r3, [r3, #24]
 8003816:	617b      	str	r3, [r7, #20]
 8003818:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	681a      	ldr	r2, [r3, #0]
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003828:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800382a:	b662      	cpsie	i
}
 800382c:	e012      	b.n	8003854 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	681a      	ldr	r2, [r3, #0]
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800383c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800383e:	2300      	movs	r3, #0
 8003840:	613b      	str	r3, [r7, #16]
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	695b      	ldr	r3, [r3, #20]
 8003848:	613b      	str	r3, [r7, #16]
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	699b      	ldr	r3, [r3, #24]
 8003850:	613b      	str	r3, [r7, #16]
 8003852:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8003854:	e172      	b.n	8003b3c <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800385a:	2b03      	cmp	r3, #3
 800385c:	f200 811f 	bhi.w	8003a9e <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003864:	2b01      	cmp	r3, #1
 8003866:	d123      	bne.n	80038b0 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003868:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800386a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800386c:	68f8      	ldr	r0, [r7, #12]
 800386e:	f000 fc7d 	bl	800416c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003872:	4603      	mov	r3, r0
 8003874:	2b00      	cmp	r3, #0
 8003876:	d001      	beq.n	800387c <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8003878:	2301      	movs	r3, #1
 800387a:	e173      	b.n	8003b64 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	691a      	ldr	r2, [r3, #16]
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003886:	b2d2      	uxtb	r2, r2
 8003888:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800388e:	1c5a      	adds	r2, r3, #1
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003898:	3b01      	subs	r3, #1
 800389a:	b29a      	uxth	r2, r3
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038a4:	b29b      	uxth	r3, r3
 80038a6:	3b01      	subs	r3, #1
 80038a8:	b29a      	uxth	r2, r3
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80038ae:	e145      	b.n	8003b3c <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038b4:	2b02      	cmp	r3, #2
 80038b6:	d152      	bne.n	800395e <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80038b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038ba:	9300      	str	r3, [sp, #0]
 80038bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038be:	2200      	movs	r2, #0
 80038c0:	4906      	ldr	r1, [pc, #24]	@ (80038dc <HAL_I2C_Master_Receive+0x23c>)
 80038c2:	68f8      	ldr	r0, [r7, #12]
 80038c4:	f000 faa8 	bl	8003e18 <I2C_WaitOnFlagUntilTimeout>
 80038c8:	4603      	mov	r3, r0
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d008      	beq.n	80038e0 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 80038ce:	2301      	movs	r3, #1
 80038d0:	e148      	b.n	8003b64 <HAL_I2C_Master_Receive+0x4c4>
 80038d2:	bf00      	nop
 80038d4:	00100002 	.word	0x00100002
 80038d8:	ffff0000 	.word	0xffff0000
 80038dc:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80038e0:	b672      	cpsid	i
}
 80038e2:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	681a      	ldr	r2, [r3, #0]
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038f2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	691a      	ldr	r2, [r3, #16]
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038fe:	b2d2      	uxtb	r2, r2
 8003900:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003906:	1c5a      	adds	r2, r3, #1
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003910:	3b01      	subs	r3, #1
 8003912:	b29a      	uxth	r2, r3
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800391c:	b29b      	uxth	r3, r3
 800391e:	3b01      	subs	r3, #1
 8003920:	b29a      	uxth	r2, r3
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003926:	b662      	cpsie	i
}
 8003928:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	691a      	ldr	r2, [r3, #16]
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003934:	b2d2      	uxtb	r2, r2
 8003936:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800393c:	1c5a      	adds	r2, r3, #1
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003946:	3b01      	subs	r3, #1
 8003948:	b29a      	uxth	r2, r3
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003952:	b29b      	uxth	r3, r3
 8003954:	3b01      	subs	r3, #1
 8003956:	b29a      	uxth	r2, r3
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800395c:	e0ee      	b.n	8003b3c <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800395e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003960:	9300      	str	r3, [sp, #0]
 8003962:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003964:	2200      	movs	r2, #0
 8003966:	4981      	ldr	r1, [pc, #516]	@ (8003b6c <HAL_I2C_Master_Receive+0x4cc>)
 8003968:	68f8      	ldr	r0, [r7, #12]
 800396a:	f000 fa55 	bl	8003e18 <I2C_WaitOnFlagUntilTimeout>
 800396e:	4603      	mov	r3, r0
 8003970:	2b00      	cmp	r3, #0
 8003972:	d001      	beq.n	8003978 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8003974:	2301      	movs	r3, #1
 8003976:	e0f5      	b.n	8003b64 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	681a      	ldr	r2, [r3, #0]
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003986:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003988:	b672      	cpsid	i
}
 800398a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	691a      	ldr	r2, [r3, #16]
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003996:	b2d2      	uxtb	r2, r2
 8003998:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800399e:	1c5a      	adds	r2, r3, #1
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039a8:	3b01      	subs	r3, #1
 80039aa:	b29a      	uxth	r2, r3
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039b4:	b29b      	uxth	r3, r3
 80039b6:	3b01      	subs	r3, #1
 80039b8:	b29a      	uxth	r2, r3
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80039be:	4b6c      	ldr	r3, [pc, #432]	@ (8003b70 <HAL_I2C_Master_Receive+0x4d0>)
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	08db      	lsrs	r3, r3, #3
 80039c4:	4a6b      	ldr	r2, [pc, #428]	@ (8003b74 <HAL_I2C_Master_Receive+0x4d4>)
 80039c6:	fba2 2303 	umull	r2, r3, r2, r3
 80039ca:	0a1a      	lsrs	r2, r3, #8
 80039cc:	4613      	mov	r3, r2
 80039ce:	009b      	lsls	r3, r3, #2
 80039d0:	4413      	add	r3, r2
 80039d2:	00da      	lsls	r2, r3, #3
 80039d4:	1ad3      	subs	r3, r2, r3
 80039d6:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80039d8:	6a3b      	ldr	r3, [r7, #32]
 80039da:	3b01      	subs	r3, #1
 80039dc:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80039de:	6a3b      	ldr	r3, [r7, #32]
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d118      	bne.n	8003a16 <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	2200      	movs	r2, #0
 80039e8:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	2220      	movs	r2, #32
 80039ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	2200      	movs	r2, #0
 80039f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039fe:	f043 0220 	orr.w	r2, r3, #32
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8003a06:	b662      	cpsie	i
}
 8003a08:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8003a12:	2301      	movs	r3, #1
 8003a14:	e0a6      	b.n	8003b64 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	695b      	ldr	r3, [r3, #20]
 8003a1c:	f003 0304 	and.w	r3, r3, #4
 8003a20:	2b04      	cmp	r3, #4
 8003a22:	d1d9      	bne.n	80039d8 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	681a      	ldr	r2, [r3, #0]
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a32:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	691a      	ldr	r2, [r3, #16]
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a3e:	b2d2      	uxtb	r2, r2
 8003a40:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a46:	1c5a      	adds	r2, r3, #1
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a50:	3b01      	subs	r3, #1
 8003a52:	b29a      	uxth	r2, r3
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a5c:	b29b      	uxth	r3, r3
 8003a5e:	3b01      	subs	r3, #1
 8003a60:	b29a      	uxth	r2, r3
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003a66:	b662      	cpsie	i
}
 8003a68:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	691a      	ldr	r2, [r3, #16]
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a74:	b2d2      	uxtb	r2, r2
 8003a76:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a7c:	1c5a      	adds	r2, r3, #1
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a86:	3b01      	subs	r3, #1
 8003a88:	b29a      	uxth	r2, r3
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a92:	b29b      	uxth	r3, r3
 8003a94:	3b01      	subs	r3, #1
 8003a96:	b29a      	uxth	r2, r3
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003a9c:	e04e      	b.n	8003b3c <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003aa0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003aa2:	68f8      	ldr	r0, [r7, #12]
 8003aa4:	f000 fb62 	bl	800416c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003aa8:	4603      	mov	r3, r0
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d001      	beq.n	8003ab2 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8003aae:	2301      	movs	r3, #1
 8003ab0:	e058      	b.n	8003b64 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	691a      	ldr	r2, [r3, #16]
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003abc:	b2d2      	uxtb	r2, r2
 8003abe:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ac4:	1c5a      	adds	r2, r3, #1
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ace:	3b01      	subs	r3, #1
 8003ad0:	b29a      	uxth	r2, r3
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ada:	b29b      	uxth	r3, r3
 8003adc:	3b01      	subs	r3, #1
 8003ade:	b29a      	uxth	r2, r3
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	695b      	ldr	r3, [r3, #20]
 8003aea:	f003 0304 	and.w	r3, r3, #4
 8003aee:	2b04      	cmp	r3, #4
 8003af0:	d124      	bne.n	8003b3c <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003af6:	2b03      	cmp	r3, #3
 8003af8:	d107      	bne.n	8003b0a <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	681a      	ldr	r2, [r3, #0]
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b08:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	691a      	ldr	r2, [r3, #16]
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b14:	b2d2      	uxtb	r2, r2
 8003b16:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b1c:	1c5a      	adds	r2, r3, #1
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b26:	3b01      	subs	r3, #1
 8003b28:	b29a      	uxth	r2, r3
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b32:	b29b      	uxth	r3, r3
 8003b34:	3b01      	subs	r3, #1
 8003b36:	b29a      	uxth	r2, r3
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	f47f ae88 	bne.w	8003856 <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	2220      	movs	r2, #32
 8003b4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	2200      	movs	r2, #0
 8003b52:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	2200      	movs	r2, #0
 8003b5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003b5e:	2300      	movs	r3, #0
 8003b60:	e000      	b.n	8003b64 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 8003b62:	2302      	movs	r3, #2
  }
}
 8003b64:	4618      	mov	r0, r3
 8003b66:	3728      	adds	r7, #40	@ 0x28
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	bd80      	pop	{r7, pc}
 8003b6c:	00010004 	.word	0x00010004
 8003b70:	2000001c 	.word	0x2000001c
 8003b74:	14f8b589 	.word	0x14f8b589

08003b78 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b088      	sub	sp, #32
 8003b7c:	af02      	add	r7, sp, #8
 8003b7e:	60f8      	str	r0, [r7, #12]
 8003b80:	607a      	str	r2, [r7, #4]
 8003b82:	603b      	str	r3, [r7, #0]
 8003b84:	460b      	mov	r3, r1
 8003b86:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b8c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003b8e:	697b      	ldr	r3, [r7, #20]
 8003b90:	2b08      	cmp	r3, #8
 8003b92:	d006      	beq.n	8003ba2 <I2C_MasterRequestWrite+0x2a>
 8003b94:	697b      	ldr	r3, [r7, #20]
 8003b96:	2b01      	cmp	r3, #1
 8003b98:	d003      	beq.n	8003ba2 <I2C_MasterRequestWrite+0x2a>
 8003b9a:	697b      	ldr	r3, [r7, #20]
 8003b9c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003ba0:	d108      	bne.n	8003bb4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	681a      	ldr	r2, [r3, #0]
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003bb0:	601a      	str	r2, [r3, #0]
 8003bb2:	e00b      	b.n	8003bcc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bb8:	2b12      	cmp	r3, #18
 8003bba:	d107      	bne.n	8003bcc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	681a      	ldr	r2, [r3, #0]
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003bca:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	9300      	str	r3, [sp, #0]
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003bd8:	68f8      	ldr	r0, [r7, #12]
 8003bda:	f000 f91d 	bl	8003e18 <I2C_WaitOnFlagUntilTimeout>
 8003bde:	4603      	mov	r3, r0
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d00d      	beq.n	8003c00 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003bf2:	d103      	bne.n	8003bfc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003bfa:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003bfc:	2303      	movs	r3, #3
 8003bfe:	e035      	b.n	8003c6c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	691b      	ldr	r3, [r3, #16]
 8003c04:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003c08:	d108      	bne.n	8003c1c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003c0a:	897b      	ldrh	r3, [r7, #10]
 8003c0c:	b2db      	uxtb	r3, r3
 8003c0e:	461a      	mov	r2, r3
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003c18:	611a      	str	r2, [r3, #16]
 8003c1a:	e01b      	b.n	8003c54 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003c1c:	897b      	ldrh	r3, [r7, #10]
 8003c1e:	11db      	asrs	r3, r3, #7
 8003c20:	b2db      	uxtb	r3, r3
 8003c22:	f003 0306 	and.w	r3, r3, #6
 8003c26:	b2db      	uxtb	r3, r3
 8003c28:	f063 030f 	orn	r3, r3, #15
 8003c2c:	b2da      	uxtb	r2, r3
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003c34:	683b      	ldr	r3, [r7, #0]
 8003c36:	687a      	ldr	r2, [r7, #4]
 8003c38:	490e      	ldr	r1, [pc, #56]	@ (8003c74 <I2C_MasterRequestWrite+0xfc>)
 8003c3a:	68f8      	ldr	r0, [r7, #12]
 8003c3c:	f000 f966 	bl	8003f0c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003c40:	4603      	mov	r3, r0
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d001      	beq.n	8003c4a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003c46:	2301      	movs	r3, #1
 8003c48:	e010      	b.n	8003c6c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003c4a:	897b      	ldrh	r3, [r7, #10]
 8003c4c:	b2da      	uxtb	r2, r3
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	687a      	ldr	r2, [r7, #4]
 8003c58:	4907      	ldr	r1, [pc, #28]	@ (8003c78 <I2C_MasterRequestWrite+0x100>)
 8003c5a:	68f8      	ldr	r0, [r7, #12]
 8003c5c:	f000 f956 	bl	8003f0c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003c60:	4603      	mov	r3, r0
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d001      	beq.n	8003c6a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003c66:	2301      	movs	r3, #1
 8003c68:	e000      	b.n	8003c6c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003c6a:	2300      	movs	r3, #0
}
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	3718      	adds	r7, #24
 8003c70:	46bd      	mov	sp, r7
 8003c72:	bd80      	pop	{r7, pc}
 8003c74:	00010008 	.word	0x00010008
 8003c78:	00010002 	.word	0x00010002

08003c7c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b088      	sub	sp, #32
 8003c80:	af02      	add	r7, sp, #8
 8003c82:	60f8      	str	r0, [r7, #12]
 8003c84:	607a      	str	r2, [r7, #4]
 8003c86:	603b      	str	r3, [r7, #0]
 8003c88:	460b      	mov	r3, r1
 8003c8a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c90:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	681a      	ldr	r2, [r3, #0]
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003ca0:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003ca2:	697b      	ldr	r3, [r7, #20]
 8003ca4:	2b08      	cmp	r3, #8
 8003ca6:	d006      	beq.n	8003cb6 <I2C_MasterRequestRead+0x3a>
 8003ca8:	697b      	ldr	r3, [r7, #20]
 8003caa:	2b01      	cmp	r3, #1
 8003cac:	d003      	beq.n	8003cb6 <I2C_MasterRequestRead+0x3a>
 8003cae:	697b      	ldr	r3, [r7, #20]
 8003cb0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003cb4:	d108      	bne.n	8003cc8 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	681a      	ldr	r2, [r3, #0]
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003cc4:	601a      	str	r2, [r3, #0]
 8003cc6:	e00b      	b.n	8003ce0 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ccc:	2b11      	cmp	r3, #17
 8003cce:	d107      	bne.n	8003ce0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	681a      	ldr	r2, [r3, #0]
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003cde:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	9300      	str	r3, [sp, #0]
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003cec:	68f8      	ldr	r0, [r7, #12]
 8003cee:	f000 f893 	bl	8003e18 <I2C_WaitOnFlagUntilTimeout>
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d00d      	beq.n	8003d14 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d02:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d06:	d103      	bne.n	8003d10 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003d0e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003d10:	2303      	movs	r3, #3
 8003d12:	e079      	b.n	8003e08 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	691b      	ldr	r3, [r3, #16]
 8003d18:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003d1c:	d108      	bne.n	8003d30 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003d1e:	897b      	ldrh	r3, [r7, #10]
 8003d20:	b2db      	uxtb	r3, r3
 8003d22:	f043 0301 	orr.w	r3, r3, #1
 8003d26:	b2da      	uxtb	r2, r3
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	611a      	str	r2, [r3, #16]
 8003d2e:	e05f      	b.n	8003df0 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003d30:	897b      	ldrh	r3, [r7, #10]
 8003d32:	11db      	asrs	r3, r3, #7
 8003d34:	b2db      	uxtb	r3, r3
 8003d36:	f003 0306 	and.w	r3, r3, #6
 8003d3a:	b2db      	uxtb	r3, r3
 8003d3c:	f063 030f 	orn	r3, r3, #15
 8003d40:	b2da      	uxtb	r2, r3
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	687a      	ldr	r2, [r7, #4]
 8003d4c:	4930      	ldr	r1, [pc, #192]	@ (8003e10 <I2C_MasterRequestRead+0x194>)
 8003d4e:	68f8      	ldr	r0, [r7, #12]
 8003d50:	f000 f8dc 	bl	8003f0c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003d54:	4603      	mov	r3, r0
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d001      	beq.n	8003d5e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	e054      	b.n	8003e08 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003d5e:	897b      	ldrh	r3, [r7, #10]
 8003d60:	b2da      	uxtb	r2, r3
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	687a      	ldr	r2, [r7, #4]
 8003d6c:	4929      	ldr	r1, [pc, #164]	@ (8003e14 <I2C_MasterRequestRead+0x198>)
 8003d6e:	68f8      	ldr	r0, [r7, #12]
 8003d70:	f000 f8cc 	bl	8003f0c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003d74:	4603      	mov	r3, r0
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d001      	beq.n	8003d7e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8003d7a:	2301      	movs	r3, #1
 8003d7c:	e044      	b.n	8003e08 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d7e:	2300      	movs	r3, #0
 8003d80:	613b      	str	r3, [r7, #16]
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	695b      	ldr	r3, [r3, #20]
 8003d88:	613b      	str	r3, [r7, #16]
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	699b      	ldr	r3, [r3, #24]
 8003d90:	613b      	str	r3, [r7, #16]
 8003d92:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	681a      	ldr	r2, [r3, #0]
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003da2:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	9300      	str	r3, [sp, #0]
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2200      	movs	r2, #0
 8003dac:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003db0:	68f8      	ldr	r0, [r7, #12]
 8003db2:	f000 f831 	bl	8003e18 <I2C_WaitOnFlagUntilTimeout>
 8003db6:	4603      	mov	r3, r0
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d00d      	beq.n	8003dd8 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003dc6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003dca:	d103      	bne.n	8003dd4 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003dd2:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8003dd4:	2303      	movs	r3, #3
 8003dd6:	e017      	b.n	8003e08 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003dd8:	897b      	ldrh	r3, [r7, #10]
 8003dda:	11db      	asrs	r3, r3, #7
 8003ddc:	b2db      	uxtb	r3, r3
 8003dde:	f003 0306 	and.w	r3, r3, #6
 8003de2:	b2db      	uxtb	r3, r3
 8003de4:	f063 030e 	orn	r3, r3, #14
 8003de8:	b2da      	uxtb	r2, r3
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	687a      	ldr	r2, [r7, #4]
 8003df4:	4907      	ldr	r1, [pc, #28]	@ (8003e14 <I2C_MasterRequestRead+0x198>)
 8003df6:	68f8      	ldr	r0, [r7, #12]
 8003df8:	f000 f888 	bl	8003f0c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003dfc:	4603      	mov	r3, r0
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d001      	beq.n	8003e06 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8003e02:	2301      	movs	r3, #1
 8003e04:	e000      	b.n	8003e08 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8003e06:	2300      	movs	r3, #0
}
 8003e08:	4618      	mov	r0, r3
 8003e0a:	3718      	adds	r7, #24
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	bd80      	pop	{r7, pc}
 8003e10:	00010008 	.word	0x00010008
 8003e14:	00010002 	.word	0x00010002

08003e18 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b084      	sub	sp, #16
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	60f8      	str	r0, [r7, #12]
 8003e20:	60b9      	str	r1, [r7, #8]
 8003e22:	603b      	str	r3, [r7, #0]
 8003e24:	4613      	mov	r3, r2
 8003e26:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003e28:	e048      	b.n	8003ebc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e2a:	683b      	ldr	r3, [r7, #0]
 8003e2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e30:	d044      	beq.n	8003ebc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e32:	f7fe fc5f 	bl	80026f4 <HAL_GetTick>
 8003e36:	4602      	mov	r2, r0
 8003e38:	69bb      	ldr	r3, [r7, #24]
 8003e3a:	1ad3      	subs	r3, r2, r3
 8003e3c:	683a      	ldr	r2, [r7, #0]
 8003e3e:	429a      	cmp	r2, r3
 8003e40:	d302      	bcc.n	8003e48 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003e42:	683b      	ldr	r3, [r7, #0]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d139      	bne.n	8003ebc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003e48:	68bb      	ldr	r3, [r7, #8]
 8003e4a:	0c1b      	lsrs	r3, r3, #16
 8003e4c:	b2db      	uxtb	r3, r3
 8003e4e:	2b01      	cmp	r3, #1
 8003e50:	d10d      	bne.n	8003e6e <I2C_WaitOnFlagUntilTimeout+0x56>
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	695b      	ldr	r3, [r3, #20]
 8003e58:	43da      	mvns	r2, r3
 8003e5a:	68bb      	ldr	r3, [r7, #8]
 8003e5c:	4013      	ands	r3, r2
 8003e5e:	b29b      	uxth	r3, r3
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	bf0c      	ite	eq
 8003e64:	2301      	moveq	r3, #1
 8003e66:	2300      	movne	r3, #0
 8003e68:	b2db      	uxtb	r3, r3
 8003e6a:	461a      	mov	r2, r3
 8003e6c:	e00c      	b.n	8003e88 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	699b      	ldr	r3, [r3, #24]
 8003e74:	43da      	mvns	r2, r3
 8003e76:	68bb      	ldr	r3, [r7, #8]
 8003e78:	4013      	ands	r3, r2
 8003e7a:	b29b      	uxth	r3, r3
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	bf0c      	ite	eq
 8003e80:	2301      	moveq	r3, #1
 8003e82:	2300      	movne	r3, #0
 8003e84:	b2db      	uxtb	r3, r3
 8003e86:	461a      	mov	r2, r3
 8003e88:	79fb      	ldrb	r3, [r7, #7]
 8003e8a:	429a      	cmp	r2, r3
 8003e8c:	d116      	bne.n	8003ebc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	2200      	movs	r2, #0
 8003e92:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	2220      	movs	r2, #32
 8003e98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ea8:	f043 0220 	orr.w	r2, r3, #32
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003eb8:	2301      	movs	r3, #1
 8003eba:	e023      	b.n	8003f04 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003ebc:	68bb      	ldr	r3, [r7, #8]
 8003ebe:	0c1b      	lsrs	r3, r3, #16
 8003ec0:	b2db      	uxtb	r3, r3
 8003ec2:	2b01      	cmp	r3, #1
 8003ec4:	d10d      	bne.n	8003ee2 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	695b      	ldr	r3, [r3, #20]
 8003ecc:	43da      	mvns	r2, r3
 8003ece:	68bb      	ldr	r3, [r7, #8]
 8003ed0:	4013      	ands	r3, r2
 8003ed2:	b29b      	uxth	r3, r3
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	bf0c      	ite	eq
 8003ed8:	2301      	moveq	r3, #1
 8003eda:	2300      	movne	r3, #0
 8003edc:	b2db      	uxtb	r3, r3
 8003ede:	461a      	mov	r2, r3
 8003ee0:	e00c      	b.n	8003efc <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	699b      	ldr	r3, [r3, #24]
 8003ee8:	43da      	mvns	r2, r3
 8003eea:	68bb      	ldr	r3, [r7, #8]
 8003eec:	4013      	ands	r3, r2
 8003eee:	b29b      	uxth	r3, r3
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	bf0c      	ite	eq
 8003ef4:	2301      	moveq	r3, #1
 8003ef6:	2300      	movne	r3, #0
 8003ef8:	b2db      	uxtb	r3, r3
 8003efa:	461a      	mov	r2, r3
 8003efc:	79fb      	ldrb	r3, [r7, #7]
 8003efe:	429a      	cmp	r2, r3
 8003f00:	d093      	beq.n	8003e2a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003f02:	2300      	movs	r3, #0
}
 8003f04:	4618      	mov	r0, r3
 8003f06:	3710      	adds	r7, #16
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	bd80      	pop	{r7, pc}

08003f0c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b084      	sub	sp, #16
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	60f8      	str	r0, [r7, #12]
 8003f14:	60b9      	str	r1, [r7, #8]
 8003f16:	607a      	str	r2, [r7, #4]
 8003f18:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003f1a:	e071      	b.n	8004000 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	695b      	ldr	r3, [r3, #20]
 8003f22:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f26:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f2a:	d123      	bne.n	8003f74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	681a      	ldr	r2, [r3, #0]
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f3a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003f44:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	2200      	movs	r2, #0
 8003f4a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	2220      	movs	r2, #32
 8003f50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	2200      	movs	r2, #0
 8003f58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f60:	f043 0204 	orr.w	r2, r3, #4
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003f70:	2301      	movs	r3, #1
 8003f72:	e067      	b.n	8004044 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f7a:	d041      	beq.n	8004000 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f7c:	f7fe fbba 	bl	80026f4 <HAL_GetTick>
 8003f80:	4602      	mov	r2, r0
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	1ad3      	subs	r3, r2, r3
 8003f86:	687a      	ldr	r2, [r7, #4]
 8003f88:	429a      	cmp	r2, r3
 8003f8a:	d302      	bcc.n	8003f92 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d136      	bne.n	8004000 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003f92:	68bb      	ldr	r3, [r7, #8]
 8003f94:	0c1b      	lsrs	r3, r3, #16
 8003f96:	b2db      	uxtb	r3, r3
 8003f98:	2b01      	cmp	r3, #1
 8003f9a:	d10c      	bne.n	8003fb6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	695b      	ldr	r3, [r3, #20]
 8003fa2:	43da      	mvns	r2, r3
 8003fa4:	68bb      	ldr	r3, [r7, #8]
 8003fa6:	4013      	ands	r3, r2
 8003fa8:	b29b      	uxth	r3, r3
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	bf14      	ite	ne
 8003fae:	2301      	movne	r3, #1
 8003fb0:	2300      	moveq	r3, #0
 8003fb2:	b2db      	uxtb	r3, r3
 8003fb4:	e00b      	b.n	8003fce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	699b      	ldr	r3, [r3, #24]
 8003fbc:	43da      	mvns	r2, r3
 8003fbe:	68bb      	ldr	r3, [r7, #8]
 8003fc0:	4013      	ands	r3, r2
 8003fc2:	b29b      	uxth	r3, r3
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	bf14      	ite	ne
 8003fc8:	2301      	movne	r3, #1
 8003fca:	2300      	moveq	r3, #0
 8003fcc:	b2db      	uxtb	r3, r3
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d016      	beq.n	8004000 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	2220      	movs	r2, #32
 8003fdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fec:	f043 0220 	orr.w	r2, r3, #32
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003ffc:	2301      	movs	r3, #1
 8003ffe:	e021      	b.n	8004044 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004000:	68bb      	ldr	r3, [r7, #8]
 8004002:	0c1b      	lsrs	r3, r3, #16
 8004004:	b2db      	uxtb	r3, r3
 8004006:	2b01      	cmp	r3, #1
 8004008:	d10c      	bne.n	8004024 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	695b      	ldr	r3, [r3, #20]
 8004010:	43da      	mvns	r2, r3
 8004012:	68bb      	ldr	r3, [r7, #8]
 8004014:	4013      	ands	r3, r2
 8004016:	b29b      	uxth	r3, r3
 8004018:	2b00      	cmp	r3, #0
 800401a:	bf14      	ite	ne
 800401c:	2301      	movne	r3, #1
 800401e:	2300      	moveq	r3, #0
 8004020:	b2db      	uxtb	r3, r3
 8004022:	e00b      	b.n	800403c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	699b      	ldr	r3, [r3, #24]
 800402a:	43da      	mvns	r2, r3
 800402c:	68bb      	ldr	r3, [r7, #8]
 800402e:	4013      	ands	r3, r2
 8004030:	b29b      	uxth	r3, r3
 8004032:	2b00      	cmp	r3, #0
 8004034:	bf14      	ite	ne
 8004036:	2301      	movne	r3, #1
 8004038:	2300      	moveq	r3, #0
 800403a:	b2db      	uxtb	r3, r3
 800403c:	2b00      	cmp	r3, #0
 800403e:	f47f af6d 	bne.w	8003f1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004042:	2300      	movs	r3, #0
}
 8004044:	4618      	mov	r0, r3
 8004046:	3710      	adds	r7, #16
 8004048:	46bd      	mov	sp, r7
 800404a:	bd80      	pop	{r7, pc}

0800404c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800404c:	b580      	push	{r7, lr}
 800404e:	b084      	sub	sp, #16
 8004050:	af00      	add	r7, sp, #0
 8004052:	60f8      	str	r0, [r7, #12]
 8004054:	60b9      	str	r1, [r7, #8]
 8004056:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004058:	e034      	b.n	80040c4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800405a:	68f8      	ldr	r0, [r7, #12]
 800405c:	f000 f8e3 	bl	8004226 <I2C_IsAcknowledgeFailed>
 8004060:	4603      	mov	r3, r0
 8004062:	2b00      	cmp	r3, #0
 8004064:	d001      	beq.n	800406a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004066:	2301      	movs	r3, #1
 8004068:	e034      	b.n	80040d4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800406a:	68bb      	ldr	r3, [r7, #8]
 800406c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004070:	d028      	beq.n	80040c4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004072:	f7fe fb3f 	bl	80026f4 <HAL_GetTick>
 8004076:	4602      	mov	r2, r0
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	1ad3      	subs	r3, r2, r3
 800407c:	68ba      	ldr	r2, [r7, #8]
 800407e:	429a      	cmp	r2, r3
 8004080:	d302      	bcc.n	8004088 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004082:	68bb      	ldr	r3, [r7, #8]
 8004084:	2b00      	cmp	r3, #0
 8004086:	d11d      	bne.n	80040c4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	695b      	ldr	r3, [r3, #20]
 800408e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004092:	2b80      	cmp	r3, #128	@ 0x80
 8004094:	d016      	beq.n	80040c4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	2200      	movs	r2, #0
 800409a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	2220      	movs	r2, #32
 80040a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	2200      	movs	r2, #0
 80040a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040b0:	f043 0220 	orr.w	r2, r3, #32
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	2200      	movs	r2, #0
 80040bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80040c0:	2301      	movs	r3, #1
 80040c2:	e007      	b.n	80040d4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	695b      	ldr	r3, [r3, #20]
 80040ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040ce:	2b80      	cmp	r3, #128	@ 0x80
 80040d0:	d1c3      	bne.n	800405a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80040d2:	2300      	movs	r3, #0
}
 80040d4:	4618      	mov	r0, r3
 80040d6:	3710      	adds	r7, #16
 80040d8:	46bd      	mov	sp, r7
 80040da:	bd80      	pop	{r7, pc}

080040dc <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	b084      	sub	sp, #16
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	60f8      	str	r0, [r7, #12]
 80040e4:	60b9      	str	r1, [r7, #8]
 80040e6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80040e8:	e034      	b.n	8004154 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80040ea:	68f8      	ldr	r0, [r7, #12]
 80040ec:	f000 f89b 	bl	8004226 <I2C_IsAcknowledgeFailed>
 80040f0:	4603      	mov	r3, r0
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d001      	beq.n	80040fa <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80040f6:	2301      	movs	r3, #1
 80040f8:	e034      	b.n	8004164 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040fa:	68bb      	ldr	r3, [r7, #8]
 80040fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004100:	d028      	beq.n	8004154 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004102:	f7fe faf7 	bl	80026f4 <HAL_GetTick>
 8004106:	4602      	mov	r2, r0
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	1ad3      	subs	r3, r2, r3
 800410c:	68ba      	ldr	r2, [r7, #8]
 800410e:	429a      	cmp	r2, r3
 8004110:	d302      	bcc.n	8004118 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004112:	68bb      	ldr	r3, [r7, #8]
 8004114:	2b00      	cmp	r3, #0
 8004116:	d11d      	bne.n	8004154 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	695b      	ldr	r3, [r3, #20]
 800411e:	f003 0304 	and.w	r3, r3, #4
 8004122:	2b04      	cmp	r3, #4
 8004124:	d016      	beq.n	8004154 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	2200      	movs	r2, #0
 800412a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	2220      	movs	r2, #32
 8004130:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	2200      	movs	r2, #0
 8004138:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004140:	f043 0220 	orr.w	r2, r3, #32
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	2200      	movs	r2, #0
 800414c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004150:	2301      	movs	r3, #1
 8004152:	e007      	b.n	8004164 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	695b      	ldr	r3, [r3, #20]
 800415a:	f003 0304 	and.w	r3, r3, #4
 800415e:	2b04      	cmp	r3, #4
 8004160:	d1c3      	bne.n	80040ea <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004162:	2300      	movs	r3, #0
}
 8004164:	4618      	mov	r0, r3
 8004166:	3710      	adds	r7, #16
 8004168:	46bd      	mov	sp, r7
 800416a:	bd80      	pop	{r7, pc}

0800416c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	b084      	sub	sp, #16
 8004170:	af00      	add	r7, sp, #0
 8004172:	60f8      	str	r0, [r7, #12]
 8004174:	60b9      	str	r1, [r7, #8]
 8004176:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004178:	e049      	b.n	800420e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	695b      	ldr	r3, [r3, #20]
 8004180:	f003 0310 	and.w	r3, r3, #16
 8004184:	2b10      	cmp	r3, #16
 8004186:	d119      	bne.n	80041bc <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f06f 0210 	mvn.w	r2, #16
 8004190:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	2200      	movs	r2, #0
 8004196:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	2220      	movs	r2, #32
 800419c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	2200      	movs	r2, #0
 80041a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	2200      	movs	r2, #0
 80041b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80041b8:	2301      	movs	r3, #1
 80041ba:	e030      	b.n	800421e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041bc:	f7fe fa9a 	bl	80026f4 <HAL_GetTick>
 80041c0:	4602      	mov	r2, r0
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	1ad3      	subs	r3, r2, r3
 80041c6:	68ba      	ldr	r2, [r7, #8]
 80041c8:	429a      	cmp	r2, r3
 80041ca:	d302      	bcc.n	80041d2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80041cc:	68bb      	ldr	r3, [r7, #8]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d11d      	bne.n	800420e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	695b      	ldr	r3, [r3, #20]
 80041d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041dc:	2b40      	cmp	r3, #64	@ 0x40
 80041de:	d016      	beq.n	800420e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	2200      	movs	r2, #0
 80041e4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	2220      	movs	r2, #32
 80041ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	2200      	movs	r2, #0
 80041f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041fa:	f043 0220 	orr.w	r2, r3, #32
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	2200      	movs	r2, #0
 8004206:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800420a:	2301      	movs	r3, #1
 800420c:	e007      	b.n	800421e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	695b      	ldr	r3, [r3, #20]
 8004214:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004218:	2b40      	cmp	r3, #64	@ 0x40
 800421a:	d1ae      	bne.n	800417a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800421c:	2300      	movs	r3, #0
}
 800421e:	4618      	mov	r0, r3
 8004220:	3710      	adds	r7, #16
 8004222:	46bd      	mov	sp, r7
 8004224:	bd80      	pop	{r7, pc}

08004226 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004226:	b480      	push	{r7}
 8004228:	b083      	sub	sp, #12
 800422a:	af00      	add	r7, sp, #0
 800422c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	695b      	ldr	r3, [r3, #20]
 8004234:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004238:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800423c:	d11b      	bne.n	8004276 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004246:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2200      	movs	r2, #0
 800424c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	2220      	movs	r2, #32
 8004252:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	2200      	movs	r2, #0
 800425a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004262:	f043 0204 	orr.w	r2, r3, #4
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2200      	movs	r2, #0
 800426e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004272:	2301      	movs	r3, #1
 8004274:	e000      	b.n	8004278 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004276:	2300      	movs	r3, #0
}
 8004278:	4618      	mov	r0, r3
 800427a:	370c      	adds	r7, #12
 800427c:	46bd      	mov	sp, r7
 800427e:	bc80      	pop	{r7}
 8004280:	4770      	bx	lr
	...

08004284 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b086      	sub	sp, #24
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2b00      	cmp	r3, #0
 8004290:	d101      	bne.n	8004296 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004292:	2301      	movs	r3, #1
 8004294:	e272      	b.n	800477c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f003 0301 	and.w	r3, r3, #1
 800429e:	2b00      	cmp	r3, #0
 80042a0:	f000 8087 	beq.w	80043b2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80042a4:	4b92      	ldr	r3, [pc, #584]	@ (80044f0 <HAL_RCC_OscConfig+0x26c>)
 80042a6:	685b      	ldr	r3, [r3, #4]
 80042a8:	f003 030c 	and.w	r3, r3, #12
 80042ac:	2b04      	cmp	r3, #4
 80042ae:	d00c      	beq.n	80042ca <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80042b0:	4b8f      	ldr	r3, [pc, #572]	@ (80044f0 <HAL_RCC_OscConfig+0x26c>)
 80042b2:	685b      	ldr	r3, [r3, #4]
 80042b4:	f003 030c 	and.w	r3, r3, #12
 80042b8:	2b08      	cmp	r3, #8
 80042ba:	d112      	bne.n	80042e2 <HAL_RCC_OscConfig+0x5e>
 80042bc:	4b8c      	ldr	r3, [pc, #560]	@ (80044f0 <HAL_RCC_OscConfig+0x26c>)
 80042be:	685b      	ldr	r3, [r3, #4]
 80042c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80042c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80042c8:	d10b      	bne.n	80042e2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042ca:	4b89      	ldr	r3, [pc, #548]	@ (80044f0 <HAL_RCC_OscConfig+0x26c>)
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d06c      	beq.n	80043b0 <HAL_RCC_OscConfig+0x12c>
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	685b      	ldr	r3, [r3, #4]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d168      	bne.n	80043b0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80042de:	2301      	movs	r3, #1
 80042e0:	e24c      	b.n	800477c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	685b      	ldr	r3, [r3, #4]
 80042e6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80042ea:	d106      	bne.n	80042fa <HAL_RCC_OscConfig+0x76>
 80042ec:	4b80      	ldr	r3, [pc, #512]	@ (80044f0 <HAL_RCC_OscConfig+0x26c>)
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	4a7f      	ldr	r2, [pc, #508]	@ (80044f0 <HAL_RCC_OscConfig+0x26c>)
 80042f2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80042f6:	6013      	str	r3, [r2, #0]
 80042f8:	e02e      	b.n	8004358 <HAL_RCC_OscConfig+0xd4>
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	685b      	ldr	r3, [r3, #4]
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d10c      	bne.n	800431c <HAL_RCC_OscConfig+0x98>
 8004302:	4b7b      	ldr	r3, [pc, #492]	@ (80044f0 <HAL_RCC_OscConfig+0x26c>)
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4a7a      	ldr	r2, [pc, #488]	@ (80044f0 <HAL_RCC_OscConfig+0x26c>)
 8004308:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800430c:	6013      	str	r3, [r2, #0]
 800430e:	4b78      	ldr	r3, [pc, #480]	@ (80044f0 <HAL_RCC_OscConfig+0x26c>)
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	4a77      	ldr	r2, [pc, #476]	@ (80044f0 <HAL_RCC_OscConfig+0x26c>)
 8004314:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004318:	6013      	str	r3, [r2, #0]
 800431a:	e01d      	b.n	8004358 <HAL_RCC_OscConfig+0xd4>
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	685b      	ldr	r3, [r3, #4]
 8004320:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004324:	d10c      	bne.n	8004340 <HAL_RCC_OscConfig+0xbc>
 8004326:	4b72      	ldr	r3, [pc, #456]	@ (80044f0 <HAL_RCC_OscConfig+0x26c>)
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	4a71      	ldr	r2, [pc, #452]	@ (80044f0 <HAL_RCC_OscConfig+0x26c>)
 800432c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004330:	6013      	str	r3, [r2, #0]
 8004332:	4b6f      	ldr	r3, [pc, #444]	@ (80044f0 <HAL_RCC_OscConfig+0x26c>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	4a6e      	ldr	r2, [pc, #440]	@ (80044f0 <HAL_RCC_OscConfig+0x26c>)
 8004338:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800433c:	6013      	str	r3, [r2, #0]
 800433e:	e00b      	b.n	8004358 <HAL_RCC_OscConfig+0xd4>
 8004340:	4b6b      	ldr	r3, [pc, #428]	@ (80044f0 <HAL_RCC_OscConfig+0x26c>)
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	4a6a      	ldr	r2, [pc, #424]	@ (80044f0 <HAL_RCC_OscConfig+0x26c>)
 8004346:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800434a:	6013      	str	r3, [r2, #0]
 800434c:	4b68      	ldr	r3, [pc, #416]	@ (80044f0 <HAL_RCC_OscConfig+0x26c>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	4a67      	ldr	r2, [pc, #412]	@ (80044f0 <HAL_RCC_OscConfig+0x26c>)
 8004352:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004356:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	685b      	ldr	r3, [r3, #4]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d013      	beq.n	8004388 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004360:	f7fe f9c8 	bl	80026f4 <HAL_GetTick>
 8004364:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004366:	e008      	b.n	800437a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004368:	f7fe f9c4 	bl	80026f4 <HAL_GetTick>
 800436c:	4602      	mov	r2, r0
 800436e:	693b      	ldr	r3, [r7, #16]
 8004370:	1ad3      	subs	r3, r2, r3
 8004372:	2b64      	cmp	r3, #100	@ 0x64
 8004374:	d901      	bls.n	800437a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004376:	2303      	movs	r3, #3
 8004378:	e200      	b.n	800477c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800437a:	4b5d      	ldr	r3, [pc, #372]	@ (80044f0 <HAL_RCC_OscConfig+0x26c>)
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004382:	2b00      	cmp	r3, #0
 8004384:	d0f0      	beq.n	8004368 <HAL_RCC_OscConfig+0xe4>
 8004386:	e014      	b.n	80043b2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004388:	f7fe f9b4 	bl	80026f4 <HAL_GetTick>
 800438c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800438e:	e008      	b.n	80043a2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004390:	f7fe f9b0 	bl	80026f4 <HAL_GetTick>
 8004394:	4602      	mov	r2, r0
 8004396:	693b      	ldr	r3, [r7, #16]
 8004398:	1ad3      	subs	r3, r2, r3
 800439a:	2b64      	cmp	r3, #100	@ 0x64
 800439c:	d901      	bls.n	80043a2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800439e:	2303      	movs	r3, #3
 80043a0:	e1ec      	b.n	800477c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80043a2:	4b53      	ldr	r3, [pc, #332]	@ (80044f0 <HAL_RCC_OscConfig+0x26c>)
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d1f0      	bne.n	8004390 <HAL_RCC_OscConfig+0x10c>
 80043ae:	e000      	b.n	80043b2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f003 0302 	and.w	r3, r3, #2
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d063      	beq.n	8004486 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80043be:	4b4c      	ldr	r3, [pc, #304]	@ (80044f0 <HAL_RCC_OscConfig+0x26c>)
 80043c0:	685b      	ldr	r3, [r3, #4]
 80043c2:	f003 030c 	and.w	r3, r3, #12
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d00b      	beq.n	80043e2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80043ca:	4b49      	ldr	r3, [pc, #292]	@ (80044f0 <HAL_RCC_OscConfig+0x26c>)
 80043cc:	685b      	ldr	r3, [r3, #4]
 80043ce:	f003 030c 	and.w	r3, r3, #12
 80043d2:	2b08      	cmp	r3, #8
 80043d4:	d11c      	bne.n	8004410 <HAL_RCC_OscConfig+0x18c>
 80043d6:	4b46      	ldr	r3, [pc, #280]	@ (80044f0 <HAL_RCC_OscConfig+0x26c>)
 80043d8:	685b      	ldr	r3, [r3, #4]
 80043da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d116      	bne.n	8004410 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043e2:	4b43      	ldr	r3, [pc, #268]	@ (80044f0 <HAL_RCC_OscConfig+0x26c>)
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f003 0302 	and.w	r3, r3, #2
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d005      	beq.n	80043fa <HAL_RCC_OscConfig+0x176>
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	691b      	ldr	r3, [r3, #16]
 80043f2:	2b01      	cmp	r3, #1
 80043f4:	d001      	beq.n	80043fa <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80043f6:	2301      	movs	r3, #1
 80043f8:	e1c0      	b.n	800477c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043fa:	4b3d      	ldr	r3, [pc, #244]	@ (80044f0 <HAL_RCC_OscConfig+0x26c>)
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	695b      	ldr	r3, [r3, #20]
 8004406:	00db      	lsls	r3, r3, #3
 8004408:	4939      	ldr	r1, [pc, #228]	@ (80044f0 <HAL_RCC_OscConfig+0x26c>)
 800440a:	4313      	orrs	r3, r2
 800440c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800440e:	e03a      	b.n	8004486 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	691b      	ldr	r3, [r3, #16]
 8004414:	2b00      	cmp	r3, #0
 8004416:	d020      	beq.n	800445a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004418:	4b36      	ldr	r3, [pc, #216]	@ (80044f4 <HAL_RCC_OscConfig+0x270>)
 800441a:	2201      	movs	r2, #1
 800441c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800441e:	f7fe f969 	bl	80026f4 <HAL_GetTick>
 8004422:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004424:	e008      	b.n	8004438 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004426:	f7fe f965 	bl	80026f4 <HAL_GetTick>
 800442a:	4602      	mov	r2, r0
 800442c:	693b      	ldr	r3, [r7, #16]
 800442e:	1ad3      	subs	r3, r2, r3
 8004430:	2b02      	cmp	r3, #2
 8004432:	d901      	bls.n	8004438 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004434:	2303      	movs	r3, #3
 8004436:	e1a1      	b.n	800477c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004438:	4b2d      	ldr	r3, [pc, #180]	@ (80044f0 <HAL_RCC_OscConfig+0x26c>)
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f003 0302 	and.w	r3, r3, #2
 8004440:	2b00      	cmp	r3, #0
 8004442:	d0f0      	beq.n	8004426 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004444:	4b2a      	ldr	r3, [pc, #168]	@ (80044f0 <HAL_RCC_OscConfig+0x26c>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	695b      	ldr	r3, [r3, #20]
 8004450:	00db      	lsls	r3, r3, #3
 8004452:	4927      	ldr	r1, [pc, #156]	@ (80044f0 <HAL_RCC_OscConfig+0x26c>)
 8004454:	4313      	orrs	r3, r2
 8004456:	600b      	str	r3, [r1, #0]
 8004458:	e015      	b.n	8004486 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800445a:	4b26      	ldr	r3, [pc, #152]	@ (80044f4 <HAL_RCC_OscConfig+0x270>)
 800445c:	2200      	movs	r2, #0
 800445e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004460:	f7fe f948 	bl	80026f4 <HAL_GetTick>
 8004464:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004466:	e008      	b.n	800447a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004468:	f7fe f944 	bl	80026f4 <HAL_GetTick>
 800446c:	4602      	mov	r2, r0
 800446e:	693b      	ldr	r3, [r7, #16]
 8004470:	1ad3      	subs	r3, r2, r3
 8004472:	2b02      	cmp	r3, #2
 8004474:	d901      	bls.n	800447a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004476:	2303      	movs	r3, #3
 8004478:	e180      	b.n	800477c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800447a:	4b1d      	ldr	r3, [pc, #116]	@ (80044f0 <HAL_RCC_OscConfig+0x26c>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f003 0302 	and.w	r3, r3, #2
 8004482:	2b00      	cmp	r3, #0
 8004484:	d1f0      	bne.n	8004468 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f003 0308 	and.w	r3, r3, #8
 800448e:	2b00      	cmp	r3, #0
 8004490:	d03a      	beq.n	8004508 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	699b      	ldr	r3, [r3, #24]
 8004496:	2b00      	cmp	r3, #0
 8004498:	d019      	beq.n	80044ce <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800449a:	4b17      	ldr	r3, [pc, #92]	@ (80044f8 <HAL_RCC_OscConfig+0x274>)
 800449c:	2201      	movs	r2, #1
 800449e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044a0:	f7fe f928 	bl	80026f4 <HAL_GetTick>
 80044a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80044a6:	e008      	b.n	80044ba <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80044a8:	f7fe f924 	bl	80026f4 <HAL_GetTick>
 80044ac:	4602      	mov	r2, r0
 80044ae:	693b      	ldr	r3, [r7, #16]
 80044b0:	1ad3      	subs	r3, r2, r3
 80044b2:	2b02      	cmp	r3, #2
 80044b4:	d901      	bls.n	80044ba <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80044b6:	2303      	movs	r3, #3
 80044b8:	e160      	b.n	800477c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80044ba:	4b0d      	ldr	r3, [pc, #52]	@ (80044f0 <HAL_RCC_OscConfig+0x26c>)
 80044bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044be:	f003 0302 	and.w	r3, r3, #2
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d0f0      	beq.n	80044a8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80044c6:	2001      	movs	r0, #1
 80044c8:	f000 face 	bl	8004a68 <RCC_Delay>
 80044cc:	e01c      	b.n	8004508 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80044ce:	4b0a      	ldr	r3, [pc, #40]	@ (80044f8 <HAL_RCC_OscConfig+0x274>)
 80044d0:	2200      	movs	r2, #0
 80044d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044d4:	f7fe f90e 	bl	80026f4 <HAL_GetTick>
 80044d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044da:	e00f      	b.n	80044fc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80044dc:	f7fe f90a 	bl	80026f4 <HAL_GetTick>
 80044e0:	4602      	mov	r2, r0
 80044e2:	693b      	ldr	r3, [r7, #16]
 80044e4:	1ad3      	subs	r3, r2, r3
 80044e6:	2b02      	cmp	r3, #2
 80044e8:	d908      	bls.n	80044fc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80044ea:	2303      	movs	r3, #3
 80044ec:	e146      	b.n	800477c <HAL_RCC_OscConfig+0x4f8>
 80044ee:	bf00      	nop
 80044f0:	40021000 	.word	0x40021000
 80044f4:	42420000 	.word	0x42420000
 80044f8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044fc:	4b92      	ldr	r3, [pc, #584]	@ (8004748 <HAL_RCC_OscConfig+0x4c4>)
 80044fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004500:	f003 0302 	and.w	r3, r3, #2
 8004504:	2b00      	cmp	r3, #0
 8004506:	d1e9      	bne.n	80044dc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f003 0304 	and.w	r3, r3, #4
 8004510:	2b00      	cmp	r3, #0
 8004512:	f000 80a6 	beq.w	8004662 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004516:	2300      	movs	r3, #0
 8004518:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800451a:	4b8b      	ldr	r3, [pc, #556]	@ (8004748 <HAL_RCC_OscConfig+0x4c4>)
 800451c:	69db      	ldr	r3, [r3, #28]
 800451e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004522:	2b00      	cmp	r3, #0
 8004524:	d10d      	bne.n	8004542 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004526:	4b88      	ldr	r3, [pc, #544]	@ (8004748 <HAL_RCC_OscConfig+0x4c4>)
 8004528:	69db      	ldr	r3, [r3, #28]
 800452a:	4a87      	ldr	r2, [pc, #540]	@ (8004748 <HAL_RCC_OscConfig+0x4c4>)
 800452c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004530:	61d3      	str	r3, [r2, #28]
 8004532:	4b85      	ldr	r3, [pc, #532]	@ (8004748 <HAL_RCC_OscConfig+0x4c4>)
 8004534:	69db      	ldr	r3, [r3, #28]
 8004536:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800453a:	60bb      	str	r3, [r7, #8]
 800453c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800453e:	2301      	movs	r3, #1
 8004540:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004542:	4b82      	ldr	r3, [pc, #520]	@ (800474c <HAL_RCC_OscConfig+0x4c8>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800454a:	2b00      	cmp	r3, #0
 800454c:	d118      	bne.n	8004580 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800454e:	4b7f      	ldr	r3, [pc, #508]	@ (800474c <HAL_RCC_OscConfig+0x4c8>)
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	4a7e      	ldr	r2, [pc, #504]	@ (800474c <HAL_RCC_OscConfig+0x4c8>)
 8004554:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004558:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800455a:	f7fe f8cb 	bl	80026f4 <HAL_GetTick>
 800455e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004560:	e008      	b.n	8004574 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004562:	f7fe f8c7 	bl	80026f4 <HAL_GetTick>
 8004566:	4602      	mov	r2, r0
 8004568:	693b      	ldr	r3, [r7, #16]
 800456a:	1ad3      	subs	r3, r2, r3
 800456c:	2b64      	cmp	r3, #100	@ 0x64
 800456e:	d901      	bls.n	8004574 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004570:	2303      	movs	r3, #3
 8004572:	e103      	b.n	800477c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004574:	4b75      	ldr	r3, [pc, #468]	@ (800474c <HAL_RCC_OscConfig+0x4c8>)
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800457c:	2b00      	cmp	r3, #0
 800457e:	d0f0      	beq.n	8004562 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	68db      	ldr	r3, [r3, #12]
 8004584:	2b01      	cmp	r3, #1
 8004586:	d106      	bne.n	8004596 <HAL_RCC_OscConfig+0x312>
 8004588:	4b6f      	ldr	r3, [pc, #444]	@ (8004748 <HAL_RCC_OscConfig+0x4c4>)
 800458a:	6a1b      	ldr	r3, [r3, #32]
 800458c:	4a6e      	ldr	r2, [pc, #440]	@ (8004748 <HAL_RCC_OscConfig+0x4c4>)
 800458e:	f043 0301 	orr.w	r3, r3, #1
 8004592:	6213      	str	r3, [r2, #32]
 8004594:	e02d      	b.n	80045f2 <HAL_RCC_OscConfig+0x36e>
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	68db      	ldr	r3, [r3, #12]
 800459a:	2b00      	cmp	r3, #0
 800459c:	d10c      	bne.n	80045b8 <HAL_RCC_OscConfig+0x334>
 800459e:	4b6a      	ldr	r3, [pc, #424]	@ (8004748 <HAL_RCC_OscConfig+0x4c4>)
 80045a0:	6a1b      	ldr	r3, [r3, #32]
 80045a2:	4a69      	ldr	r2, [pc, #420]	@ (8004748 <HAL_RCC_OscConfig+0x4c4>)
 80045a4:	f023 0301 	bic.w	r3, r3, #1
 80045a8:	6213      	str	r3, [r2, #32]
 80045aa:	4b67      	ldr	r3, [pc, #412]	@ (8004748 <HAL_RCC_OscConfig+0x4c4>)
 80045ac:	6a1b      	ldr	r3, [r3, #32]
 80045ae:	4a66      	ldr	r2, [pc, #408]	@ (8004748 <HAL_RCC_OscConfig+0x4c4>)
 80045b0:	f023 0304 	bic.w	r3, r3, #4
 80045b4:	6213      	str	r3, [r2, #32]
 80045b6:	e01c      	b.n	80045f2 <HAL_RCC_OscConfig+0x36e>
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	68db      	ldr	r3, [r3, #12]
 80045bc:	2b05      	cmp	r3, #5
 80045be:	d10c      	bne.n	80045da <HAL_RCC_OscConfig+0x356>
 80045c0:	4b61      	ldr	r3, [pc, #388]	@ (8004748 <HAL_RCC_OscConfig+0x4c4>)
 80045c2:	6a1b      	ldr	r3, [r3, #32]
 80045c4:	4a60      	ldr	r2, [pc, #384]	@ (8004748 <HAL_RCC_OscConfig+0x4c4>)
 80045c6:	f043 0304 	orr.w	r3, r3, #4
 80045ca:	6213      	str	r3, [r2, #32]
 80045cc:	4b5e      	ldr	r3, [pc, #376]	@ (8004748 <HAL_RCC_OscConfig+0x4c4>)
 80045ce:	6a1b      	ldr	r3, [r3, #32]
 80045d0:	4a5d      	ldr	r2, [pc, #372]	@ (8004748 <HAL_RCC_OscConfig+0x4c4>)
 80045d2:	f043 0301 	orr.w	r3, r3, #1
 80045d6:	6213      	str	r3, [r2, #32]
 80045d8:	e00b      	b.n	80045f2 <HAL_RCC_OscConfig+0x36e>
 80045da:	4b5b      	ldr	r3, [pc, #364]	@ (8004748 <HAL_RCC_OscConfig+0x4c4>)
 80045dc:	6a1b      	ldr	r3, [r3, #32]
 80045de:	4a5a      	ldr	r2, [pc, #360]	@ (8004748 <HAL_RCC_OscConfig+0x4c4>)
 80045e0:	f023 0301 	bic.w	r3, r3, #1
 80045e4:	6213      	str	r3, [r2, #32]
 80045e6:	4b58      	ldr	r3, [pc, #352]	@ (8004748 <HAL_RCC_OscConfig+0x4c4>)
 80045e8:	6a1b      	ldr	r3, [r3, #32]
 80045ea:	4a57      	ldr	r2, [pc, #348]	@ (8004748 <HAL_RCC_OscConfig+0x4c4>)
 80045ec:	f023 0304 	bic.w	r3, r3, #4
 80045f0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	68db      	ldr	r3, [r3, #12]
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d015      	beq.n	8004626 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045fa:	f7fe f87b 	bl	80026f4 <HAL_GetTick>
 80045fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004600:	e00a      	b.n	8004618 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004602:	f7fe f877 	bl	80026f4 <HAL_GetTick>
 8004606:	4602      	mov	r2, r0
 8004608:	693b      	ldr	r3, [r7, #16]
 800460a:	1ad3      	subs	r3, r2, r3
 800460c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004610:	4293      	cmp	r3, r2
 8004612:	d901      	bls.n	8004618 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004614:	2303      	movs	r3, #3
 8004616:	e0b1      	b.n	800477c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004618:	4b4b      	ldr	r3, [pc, #300]	@ (8004748 <HAL_RCC_OscConfig+0x4c4>)
 800461a:	6a1b      	ldr	r3, [r3, #32]
 800461c:	f003 0302 	and.w	r3, r3, #2
 8004620:	2b00      	cmp	r3, #0
 8004622:	d0ee      	beq.n	8004602 <HAL_RCC_OscConfig+0x37e>
 8004624:	e014      	b.n	8004650 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004626:	f7fe f865 	bl	80026f4 <HAL_GetTick>
 800462a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800462c:	e00a      	b.n	8004644 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800462e:	f7fe f861 	bl	80026f4 <HAL_GetTick>
 8004632:	4602      	mov	r2, r0
 8004634:	693b      	ldr	r3, [r7, #16]
 8004636:	1ad3      	subs	r3, r2, r3
 8004638:	f241 3288 	movw	r2, #5000	@ 0x1388
 800463c:	4293      	cmp	r3, r2
 800463e:	d901      	bls.n	8004644 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004640:	2303      	movs	r3, #3
 8004642:	e09b      	b.n	800477c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004644:	4b40      	ldr	r3, [pc, #256]	@ (8004748 <HAL_RCC_OscConfig+0x4c4>)
 8004646:	6a1b      	ldr	r3, [r3, #32]
 8004648:	f003 0302 	and.w	r3, r3, #2
 800464c:	2b00      	cmp	r3, #0
 800464e:	d1ee      	bne.n	800462e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004650:	7dfb      	ldrb	r3, [r7, #23]
 8004652:	2b01      	cmp	r3, #1
 8004654:	d105      	bne.n	8004662 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004656:	4b3c      	ldr	r3, [pc, #240]	@ (8004748 <HAL_RCC_OscConfig+0x4c4>)
 8004658:	69db      	ldr	r3, [r3, #28]
 800465a:	4a3b      	ldr	r2, [pc, #236]	@ (8004748 <HAL_RCC_OscConfig+0x4c4>)
 800465c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004660:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	69db      	ldr	r3, [r3, #28]
 8004666:	2b00      	cmp	r3, #0
 8004668:	f000 8087 	beq.w	800477a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800466c:	4b36      	ldr	r3, [pc, #216]	@ (8004748 <HAL_RCC_OscConfig+0x4c4>)
 800466e:	685b      	ldr	r3, [r3, #4]
 8004670:	f003 030c 	and.w	r3, r3, #12
 8004674:	2b08      	cmp	r3, #8
 8004676:	d061      	beq.n	800473c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	69db      	ldr	r3, [r3, #28]
 800467c:	2b02      	cmp	r3, #2
 800467e:	d146      	bne.n	800470e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004680:	4b33      	ldr	r3, [pc, #204]	@ (8004750 <HAL_RCC_OscConfig+0x4cc>)
 8004682:	2200      	movs	r2, #0
 8004684:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004686:	f7fe f835 	bl	80026f4 <HAL_GetTick>
 800468a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800468c:	e008      	b.n	80046a0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800468e:	f7fe f831 	bl	80026f4 <HAL_GetTick>
 8004692:	4602      	mov	r2, r0
 8004694:	693b      	ldr	r3, [r7, #16]
 8004696:	1ad3      	subs	r3, r2, r3
 8004698:	2b02      	cmp	r3, #2
 800469a:	d901      	bls.n	80046a0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800469c:	2303      	movs	r3, #3
 800469e:	e06d      	b.n	800477c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80046a0:	4b29      	ldr	r3, [pc, #164]	@ (8004748 <HAL_RCC_OscConfig+0x4c4>)
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d1f0      	bne.n	800468e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	6a1b      	ldr	r3, [r3, #32]
 80046b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80046b4:	d108      	bne.n	80046c8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80046b6:	4b24      	ldr	r3, [pc, #144]	@ (8004748 <HAL_RCC_OscConfig+0x4c4>)
 80046b8:	685b      	ldr	r3, [r3, #4]
 80046ba:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	689b      	ldr	r3, [r3, #8]
 80046c2:	4921      	ldr	r1, [pc, #132]	@ (8004748 <HAL_RCC_OscConfig+0x4c4>)
 80046c4:	4313      	orrs	r3, r2
 80046c6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80046c8:	4b1f      	ldr	r3, [pc, #124]	@ (8004748 <HAL_RCC_OscConfig+0x4c4>)
 80046ca:	685b      	ldr	r3, [r3, #4]
 80046cc:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	6a19      	ldr	r1, [r3, #32]
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046d8:	430b      	orrs	r3, r1
 80046da:	491b      	ldr	r1, [pc, #108]	@ (8004748 <HAL_RCC_OscConfig+0x4c4>)
 80046dc:	4313      	orrs	r3, r2
 80046de:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80046e0:	4b1b      	ldr	r3, [pc, #108]	@ (8004750 <HAL_RCC_OscConfig+0x4cc>)
 80046e2:	2201      	movs	r2, #1
 80046e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046e6:	f7fe f805 	bl	80026f4 <HAL_GetTick>
 80046ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80046ec:	e008      	b.n	8004700 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046ee:	f7fe f801 	bl	80026f4 <HAL_GetTick>
 80046f2:	4602      	mov	r2, r0
 80046f4:	693b      	ldr	r3, [r7, #16]
 80046f6:	1ad3      	subs	r3, r2, r3
 80046f8:	2b02      	cmp	r3, #2
 80046fa:	d901      	bls.n	8004700 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80046fc:	2303      	movs	r3, #3
 80046fe:	e03d      	b.n	800477c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004700:	4b11      	ldr	r3, [pc, #68]	@ (8004748 <HAL_RCC_OscConfig+0x4c4>)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004708:	2b00      	cmp	r3, #0
 800470a:	d0f0      	beq.n	80046ee <HAL_RCC_OscConfig+0x46a>
 800470c:	e035      	b.n	800477a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800470e:	4b10      	ldr	r3, [pc, #64]	@ (8004750 <HAL_RCC_OscConfig+0x4cc>)
 8004710:	2200      	movs	r2, #0
 8004712:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004714:	f7fd ffee 	bl	80026f4 <HAL_GetTick>
 8004718:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800471a:	e008      	b.n	800472e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800471c:	f7fd ffea 	bl	80026f4 <HAL_GetTick>
 8004720:	4602      	mov	r2, r0
 8004722:	693b      	ldr	r3, [r7, #16]
 8004724:	1ad3      	subs	r3, r2, r3
 8004726:	2b02      	cmp	r3, #2
 8004728:	d901      	bls.n	800472e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800472a:	2303      	movs	r3, #3
 800472c:	e026      	b.n	800477c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800472e:	4b06      	ldr	r3, [pc, #24]	@ (8004748 <HAL_RCC_OscConfig+0x4c4>)
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004736:	2b00      	cmp	r3, #0
 8004738:	d1f0      	bne.n	800471c <HAL_RCC_OscConfig+0x498>
 800473a:	e01e      	b.n	800477a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	69db      	ldr	r3, [r3, #28]
 8004740:	2b01      	cmp	r3, #1
 8004742:	d107      	bne.n	8004754 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004744:	2301      	movs	r3, #1
 8004746:	e019      	b.n	800477c <HAL_RCC_OscConfig+0x4f8>
 8004748:	40021000 	.word	0x40021000
 800474c:	40007000 	.word	0x40007000
 8004750:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004754:	4b0b      	ldr	r3, [pc, #44]	@ (8004784 <HAL_RCC_OscConfig+0x500>)
 8004756:	685b      	ldr	r3, [r3, #4]
 8004758:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6a1b      	ldr	r3, [r3, #32]
 8004764:	429a      	cmp	r2, r3
 8004766:	d106      	bne.n	8004776 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004772:	429a      	cmp	r2, r3
 8004774:	d001      	beq.n	800477a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004776:	2301      	movs	r3, #1
 8004778:	e000      	b.n	800477c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800477a:	2300      	movs	r3, #0
}
 800477c:	4618      	mov	r0, r3
 800477e:	3718      	adds	r7, #24
 8004780:	46bd      	mov	sp, r7
 8004782:	bd80      	pop	{r7, pc}
 8004784:	40021000 	.word	0x40021000

08004788 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004788:	b580      	push	{r7, lr}
 800478a:	b084      	sub	sp, #16
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
 8004790:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2b00      	cmp	r3, #0
 8004796:	d101      	bne.n	800479c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004798:	2301      	movs	r3, #1
 800479a:	e0d0      	b.n	800493e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800479c:	4b6a      	ldr	r3, [pc, #424]	@ (8004948 <HAL_RCC_ClockConfig+0x1c0>)
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f003 0307 	and.w	r3, r3, #7
 80047a4:	683a      	ldr	r2, [r7, #0]
 80047a6:	429a      	cmp	r2, r3
 80047a8:	d910      	bls.n	80047cc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047aa:	4b67      	ldr	r3, [pc, #412]	@ (8004948 <HAL_RCC_ClockConfig+0x1c0>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f023 0207 	bic.w	r2, r3, #7
 80047b2:	4965      	ldr	r1, [pc, #404]	@ (8004948 <HAL_RCC_ClockConfig+0x1c0>)
 80047b4:	683b      	ldr	r3, [r7, #0]
 80047b6:	4313      	orrs	r3, r2
 80047b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80047ba:	4b63      	ldr	r3, [pc, #396]	@ (8004948 <HAL_RCC_ClockConfig+0x1c0>)
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f003 0307 	and.w	r3, r3, #7
 80047c2:	683a      	ldr	r2, [r7, #0]
 80047c4:	429a      	cmp	r2, r3
 80047c6:	d001      	beq.n	80047cc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80047c8:	2301      	movs	r3, #1
 80047ca:	e0b8      	b.n	800493e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f003 0302 	and.w	r3, r3, #2
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d020      	beq.n	800481a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f003 0304 	and.w	r3, r3, #4
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d005      	beq.n	80047f0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80047e4:	4b59      	ldr	r3, [pc, #356]	@ (800494c <HAL_RCC_ClockConfig+0x1c4>)
 80047e6:	685b      	ldr	r3, [r3, #4]
 80047e8:	4a58      	ldr	r2, [pc, #352]	@ (800494c <HAL_RCC_ClockConfig+0x1c4>)
 80047ea:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80047ee:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f003 0308 	and.w	r3, r3, #8
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d005      	beq.n	8004808 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80047fc:	4b53      	ldr	r3, [pc, #332]	@ (800494c <HAL_RCC_ClockConfig+0x1c4>)
 80047fe:	685b      	ldr	r3, [r3, #4]
 8004800:	4a52      	ldr	r2, [pc, #328]	@ (800494c <HAL_RCC_ClockConfig+0x1c4>)
 8004802:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8004806:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004808:	4b50      	ldr	r3, [pc, #320]	@ (800494c <HAL_RCC_ClockConfig+0x1c4>)
 800480a:	685b      	ldr	r3, [r3, #4]
 800480c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	689b      	ldr	r3, [r3, #8]
 8004814:	494d      	ldr	r1, [pc, #308]	@ (800494c <HAL_RCC_ClockConfig+0x1c4>)
 8004816:	4313      	orrs	r3, r2
 8004818:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f003 0301 	and.w	r3, r3, #1
 8004822:	2b00      	cmp	r3, #0
 8004824:	d040      	beq.n	80048a8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	685b      	ldr	r3, [r3, #4]
 800482a:	2b01      	cmp	r3, #1
 800482c:	d107      	bne.n	800483e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800482e:	4b47      	ldr	r3, [pc, #284]	@ (800494c <HAL_RCC_ClockConfig+0x1c4>)
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004836:	2b00      	cmp	r3, #0
 8004838:	d115      	bne.n	8004866 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800483a:	2301      	movs	r3, #1
 800483c:	e07f      	b.n	800493e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	685b      	ldr	r3, [r3, #4]
 8004842:	2b02      	cmp	r3, #2
 8004844:	d107      	bne.n	8004856 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004846:	4b41      	ldr	r3, [pc, #260]	@ (800494c <HAL_RCC_ClockConfig+0x1c4>)
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800484e:	2b00      	cmp	r3, #0
 8004850:	d109      	bne.n	8004866 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004852:	2301      	movs	r3, #1
 8004854:	e073      	b.n	800493e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004856:	4b3d      	ldr	r3, [pc, #244]	@ (800494c <HAL_RCC_ClockConfig+0x1c4>)
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f003 0302 	and.w	r3, r3, #2
 800485e:	2b00      	cmp	r3, #0
 8004860:	d101      	bne.n	8004866 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004862:	2301      	movs	r3, #1
 8004864:	e06b      	b.n	800493e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004866:	4b39      	ldr	r3, [pc, #228]	@ (800494c <HAL_RCC_ClockConfig+0x1c4>)
 8004868:	685b      	ldr	r3, [r3, #4]
 800486a:	f023 0203 	bic.w	r2, r3, #3
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	685b      	ldr	r3, [r3, #4]
 8004872:	4936      	ldr	r1, [pc, #216]	@ (800494c <HAL_RCC_ClockConfig+0x1c4>)
 8004874:	4313      	orrs	r3, r2
 8004876:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004878:	f7fd ff3c 	bl	80026f4 <HAL_GetTick>
 800487c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800487e:	e00a      	b.n	8004896 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004880:	f7fd ff38 	bl	80026f4 <HAL_GetTick>
 8004884:	4602      	mov	r2, r0
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	1ad3      	subs	r3, r2, r3
 800488a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800488e:	4293      	cmp	r3, r2
 8004890:	d901      	bls.n	8004896 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004892:	2303      	movs	r3, #3
 8004894:	e053      	b.n	800493e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004896:	4b2d      	ldr	r3, [pc, #180]	@ (800494c <HAL_RCC_ClockConfig+0x1c4>)
 8004898:	685b      	ldr	r3, [r3, #4]
 800489a:	f003 020c 	and.w	r2, r3, #12
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	685b      	ldr	r3, [r3, #4]
 80048a2:	009b      	lsls	r3, r3, #2
 80048a4:	429a      	cmp	r2, r3
 80048a6:	d1eb      	bne.n	8004880 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80048a8:	4b27      	ldr	r3, [pc, #156]	@ (8004948 <HAL_RCC_ClockConfig+0x1c0>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f003 0307 	and.w	r3, r3, #7
 80048b0:	683a      	ldr	r2, [r7, #0]
 80048b2:	429a      	cmp	r2, r3
 80048b4:	d210      	bcs.n	80048d8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048b6:	4b24      	ldr	r3, [pc, #144]	@ (8004948 <HAL_RCC_ClockConfig+0x1c0>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f023 0207 	bic.w	r2, r3, #7
 80048be:	4922      	ldr	r1, [pc, #136]	@ (8004948 <HAL_RCC_ClockConfig+0x1c0>)
 80048c0:	683b      	ldr	r3, [r7, #0]
 80048c2:	4313      	orrs	r3, r2
 80048c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80048c6:	4b20      	ldr	r3, [pc, #128]	@ (8004948 <HAL_RCC_ClockConfig+0x1c0>)
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f003 0307 	and.w	r3, r3, #7
 80048ce:	683a      	ldr	r2, [r7, #0]
 80048d0:	429a      	cmp	r2, r3
 80048d2:	d001      	beq.n	80048d8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80048d4:	2301      	movs	r3, #1
 80048d6:	e032      	b.n	800493e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f003 0304 	and.w	r3, r3, #4
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d008      	beq.n	80048f6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80048e4:	4b19      	ldr	r3, [pc, #100]	@ (800494c <HAL_RCC_ClockConfig+0x1c4>)
 80048e6:	685b      	ldr	r3, [r3, #4]
 80048e8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	68db      	ldr	r3, [r3, #12]
 80048f0:	4916      	ldr	r1, [pc, #88]	@ (800494c <HAL_RCC_ClockConfig+0x1c4>)
 80048f2:	4313      	orrs	r3, r2
 80048f4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f003 0308 	and.w	r3, r3, #8
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d009      	beq.n	8004916 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004902:	4b12      	ldr	r3, [pc, #72]	@ (800494c <HAL_RCC_ClockConfig+0x1c4>)
 8004904:	685b      	ldr	r3, [r3, #4]
 8004906:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	691b      	ldr	r3, [r3, #16]
 800490e:	00db      	lsls	r3, r3, #3
 8004910:	490e      	ldr	r1, [pc, #56]	@ (800494c <HAL_RCC_ClockConfig+0x1c4>)
 8004912:	4313      	orrs	r3, r2
 8004914:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004916:	f000 f821 	bl	800495c <HAL_RCC_GetSysClockFreq>
 800491a:	4602      	mov	r2, r0
 800491c:	4b0b      	ldr	r3, [pc, #44]	@ (800494c <HAL_RCC_ClockConfig+0x1c4>)
 800491e:	685b      	ldr	r3, [r3, #4]
 8004920:	091b      	lsrs	r3, r3, #4
 8004922:	f003 030f 	and.w	r3, r3, #15
 8004926:	490a      	ldr	r1, [pc, #40]	@ (8004950 <HAL_RCC_ClockConfig+0x1c8>)
 8004928:	5ccb      	ldrb	r3, [r1, r3]
 800492a:	fa22 f303 	lsr.w	r3, r2, r3
 800492e:	4a09      	ldr	r2, [pc, #36]	@ (8004954 <HAL_RCC_ClockConfig+0x1cc>)
 8004930:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004932:	4b09      	ldr	r3, [pc, #36]	@ (8004958 <HAL_RCC_ClockConfig+0x1d0>)
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	4618      	mov	r0, r3
 8004938:	f7fd fe9a 	bl	8002670 <HAL_InitTick>

  return HAL_OK;
 800493c:	2300      	movs	r3, #0
}
 800493e:	4618      	mov	r0, r3
 8004940:	3710      	adds	r7, #16
 8004942:	46bd      	mov	sp, r7
 8004944:	bd80      	pop	{r7, pc}
 8004946:	bf00      	nop
 8004948:	40022000 	.word	0x40022000
 800494c:	40021000 	.word	0x40021000
 8004950:	0800b1a8 	.word	0x0800b1a8
 8004954:	2000001c 	.word	0x2000001c
 8004958:	20000020 	.word	0x20000020

0800495c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800495c:	b480      	push	{r7}
 800495e:	b087      	sub	sp, #28
 8004960:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004962:	2300      	movs	r3, #0
 8004964:	60fb      	str	r3, [r7, #12]
 8004966:	2300      	movs	r3, #0
 8004968:	60bb      	str	r3, [r7, #8]
 800496a:	2300      	movs	r3, #0
 800496c:	617b      	str	r3, [r7, #20]
 800496e:	2300      	movs	r3, #0
 8004970:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004972:	2300      	movs	r3, #0
 8004974:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004976:	4b1e      	ldr	r3, [pc, #120]	@ (80049f0 <HAL_RCC_GetSysClockFreq+0x94>)
 8004978:	685b      	ldr	r3, [r3, #4]
 800497a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	f003 030c 	and.w	r3, r3, #12
 8004982:	2b04      	cmp	r3, #4
 8004984:	d002      	beq.n	800498c <HAL_RCC_GetSysClockFreq+0x30>
 8004986:	2b08      	cmp	r3, #8
 8004988:	d003      	beq.n	8004992 <HAL_RCC_GetSysClockFreq+0x36>
 800498a:	e027      	b.n	80049dc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800498c:	4b19      	ldr	r3, [pc, #100]	@ (80049f4 <HAL_RCC_GetSysClockFreq+0x98>)
 800498e:	613b      	str	r3, [r7, #16]
      break;
 8004990:	e027      	b.n	80049e2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	0c9b      	lsrs	r3, r3, #18
 8004996:	f003 030f 	and.w	r3, r3, #15
 800499a:	4a17      	ldr	r2, [pc, #92]	@ (80049f8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800499c:	5cd3      	ldrb	r3, [r2, r3]
 800499e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d010      	beq.n	80049cc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80049aa:	4b11      	ldr	r3, [pc, #68]	@ (80049f0 <HAL_RCC_GetSysClockFreq+0x94>)
 80049ac:	685b      	ldr	r3, [r3, #4]
 80049ae:	0c5b      	lsrs	r3, r3, #17
 80049b0:	f003 0301 	and.w	r3, r3, #1
 80049b4:	4a11      	ldr	r2, [pc, #68]	@ (80049fc <HAL_RCC_GetSysClockFreq+0xa0>)
 80049b6:	5cd3      	ldrb	r3, [r2, r3]
 80049b8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	4a0d      	ldr	r2, [pc, #52]	@ (80049f4 <HAL_RCC_GetSysClockFreq+0x98>)
 80049be:	fb03 f202 	mul.w	r2, r3, r2
 80049c2:	68bb      	ldr	r3, [r7, #8]
 80049c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80049c8:	617b      	str	r3, [r7, #20]
 80049ca:	e004      	b.n	80049d6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	4a0c      	ldr	r2, [pc, #48]	@ (8004a00 <HAL_RCC_GetSysClockFreq+0xa4>)
 80049d0:	fb02 f303 	mul.w	r3, r2, r3
 80049d4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80049d6:	697b      	ldr	r3, [r7, #20]
 80049d8:	613b      	str	r3, [r7, #16]
      break;
 80049da:	e002      	b.n	80049e2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80049dc:	4b05      	ldr	r3, [pc, #20]	@ (80049f4 <HAL_RCC_GetSysClockFreq+0x98>)
 80049de:	613b      	str	r3, [r7, #16]
      break;
 80049e0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80049e2:	693b      	ldr	r3, [r7, #16]
}
 80049e4:	4618      	mov	r0, r3
 80049e6:	371c      	adds	r7, #28
 80049e8:	46bd      	mov	sp, r7
 80049ea:	bc80      	pop	{r7}
 80049ec:	4770      	bx	lr
 80049ee:	bf00      	nop
 80049f0:	40021000 	.word	0x40021000
 80049f4:	007a1200 	.word	0x007a1200
 80049f8:	0800b1c0 	.word	0x0800b1c0
 80049fc:	0800b1d0 	.word	0x0800b1d0
 8004a00:	003d0900 	.word	0x003d0900

08004a04 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004a04:	b480      	push	{r7}
 8004a06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004a08:	4b02      	ldr	r3, [pc, #8]	@ (8004a14 <HAL_RCC_GetHCLKFreq+0x10>)
 8004a0a:	681b      	ldr	r3, [r3, #0]
}
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	bc80      	pop	{r7}
 8004a12:	4770      	bx	lr
 8004a14:	2000001c 	.word	0x2000001c

08004a18 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004a1c:	f7ff fff2 	bl	8004a04 <HAL_RCC_GetHCLKFreq>
 8004a20:	4602      	mov	r2, r0
 8004a22:	4b05      	ldr	r3, [pc, #20]	@ (8004a38 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004a24:	685b      	ldr	r3, [r3, #4]
 8004a26:	0a1b      	lsrs	r3, r3, #8
 8004a28:	f003 0307 	and.w	r3, r3, #7
 8004a2c:	4903      	ldr	r1, [pc, #12]	@ (8004a3c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004a2e:	5ccb      	ldrb	r3, [r1, r3]
 8004a30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a34:	4618      	mov	r0, r3
 8004a36:	bd80      	pop	{r7, pc}
 8004a38:	40021000 	.word	0x40021000
 8004a3c:	0800b1b8 	.word	0x0800b1b8

08004a40 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004a44:	f7ff ffde 	bl	8004a04 <HAL_RCC_GetHCLKFreq>
 8004a48:	4602      	mov	r2, r0
 8004a4a:	4b05      	ldr	r3, [pc, #20]	@ (8004a60 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004a4c:	685b      	ldr	r3, [r3, #4]
 8004a4e:	0adb      	lsrs	r3, r3, #11
 8004a50:	f003 0307 	and.w	r3, r3, #7
 8004a54:	4903      	ldr	r1, [pc, #12]	@ (8004a64 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004a56:	5ccb      	ldrb	r3, [r1, r3]
 8004a58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	bd80      	pop	{r7, pc}
 8004a60:	40021000 	.word	0x40021000
 8004a64:	0800b1b8 	.word	0x0800b1b8

08004a68 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004a68:	b480      	push	{r7}
 8004a6a:	b085      	sub	sp, #20
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004a70:	4b0a      	ldr	r3, [pc, #40]	@ (8004a9c <RCC_Delay+0x34>)
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	4a0a      	ldr	r2, [pc, #40]	@ (8004aa0 <RCC_Delay+0x38>)
 8004a76:	fba2 2303 	umull	r2, r3, r2, r3
 8004a7a:	0a5b      	lsrs	r3, r3, #9
 8004a7c:	687a      	ldr	r2, [r7, #4]
 8004a7e:	fb02 f303 	mul.w	r3, r2, r3
 8004a82:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004a84:	bf00      	nop
  }
  while (Delay --);
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	1e5a      	subs	r2, r3, #1
 8004a8a:	60fa      	str	r2, [r7, #12]
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d1f9      	bne.n	8004a84 <RCC_Delay+0x1c>
}
 8004a90:	bf00      	nop
 8004a92:	bf00      	nop
 8004a94:	3714      	adds	r7, #20
 8004a96:	46bd      	mov	sp, r7
 8004a98:	bc80      	pop	{r7}
 8004a9a:	4770      	bx	lr
 8004a9c:	2000001c 	.word	0x2000001c
 8004aa0:	10624dd3 	.word	0x10624dd3

08004aa4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b082      	sub	sp, #8
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d101      	bne.n	8004ab6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004ab2:	2301      	movs	r3, #1
 8004ab4:	e041      	b.n	8004b3a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004abc:	b2db      	uxtb	r3, r3
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d106      	bne.n	8004ad0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004aca:	6878      	ldr	r0, [r7, #4]
 8004acc:	f7fd fab6 	bl	800203c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2202      	movs	r2, #2
 8004ad4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681a      	ldr	r2, [r3, #0]
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	3304      	adds	r3, #4
 8004ae0:	4619      	mov	r1, r3
 8004ae2:	4610      	mov	r0, r2
 8004ae4:	f000 fa5c 	bl	8004fa0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2201      	movs	r2, #1
 8004aec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2201      	movs	r2, #1
 8004af4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2201      	movs	r2, #1
 8004afc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2201      	movs	r2, #1
 8004b04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2201      	movs	r2, #1
 8004b0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2201      	movs	r2, #1
 8004b14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2201      	movs	r2, #1
 8004b1c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2201      	movs	r2, #1
 8004b24:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2201      	movs	r2, #1
 8004b2c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2201      	movs	r2, #1
 8004b34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004b38:	2300      	movs	r3, #0
}
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	3708      	adds	r7, #8
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	bd80      	pop	{r7, pc}
	...

08004b44 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004b44:	b480      	push	{r7}
 8004b46:	b085      	sub	sp, #20
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b52:	b2db      	uxtb	r3, r3
 8004b54:	2b01      	cmp	r3, #1
 8004b56:	d001      	beq.n	8004b5c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004b58:	2301      	movs	r3, #1
 8004b5a:	e03a      	b.n	8004bd2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2202      	movs	r2, #2
 8004b60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	68da      	ldr	r2, [r3, #12]
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f042 0201 	orr.w	r2, r2, #1
 8004b72:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	4a18      	ldr	r2, [pc, #96]	@ (8004bdc <HAL_TIM_Base_Start_IT+0x98>)
 8004b7a:	4293      	cmp	r3, r2
 8004b7c:	d00e      	beq.n	8004b9c <HAL_TIM_Base_Start_IT+0x58>
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b86:	d009      	beq.n	8004b9c <HAL_TIM_Base_Start_IT+0x58>
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	4a14      	ldr	r2, [pc, #80]	@ (8004be0 <HAL_TIM_Base_Start_IT+0x9c>)
 8004b8e:	4293      	cmp	r3, r2
 8004b90:	d004      	beq.n	8004b9c <HAL_TIM_Base_Start_IT+0x58>
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	4a13      	ldr	r2, [pc, #76]	@ (8004be4 <HAL_TIM_Base_Start_IT+0xa0>)
 8004b98:	4293      	cmp	r3, r2
 8004b9a:	d111      	bne.n	8004bc0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	689b      	ldr	r3, [r3, #8]
 8004ba2:	f003 0307 	and.w	r3, r3, #7
 8004ba6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	2b06      	cmp	r3, #6
 8004bac:	d010      	beq.n	8004bd0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	681a      	ldr	r2, [r3, #0]
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f042 0201 	orr.w	r2, r2, #1
 8004bbc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bbe:	e007      	b.n	8004bd0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	681a      	ldr	r2, [r3, #0]
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f042 0201 	orr.w	r2, r2, #1
 8004bce:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004bd0:	2300      	movs	r3, #0
}
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	3714      	adds	r7, #20
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	bc80      	pop	{r7}
 8004bda:	4770      	bx	lr
 8004bdc:	40012c00 	.word	0x40012c00
 8004be0:	40000400 	.word	0x40000400
 8004be4:	40000800 	.word	0x40000800

08004be8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	b084      	sub	sp, #16
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	68db      	ldr	r3, [r3, #12]
 8004bf6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	691b      	ldr	r3, [r3, #16]
 8004bfe:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004c00:	68bb      	ldr	r3, [r7, #8]
 8004c02:	f003 0302 	and.w	r3, r3, #2
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d020      	beq.n	8004c4c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	f003 0302 	and.w	r3, r3, #2
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d01b      	beq.n	8004c4c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f06f 0202 	mvn.w	r2, #2
 8004c1c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	2201      	movs	r2, #1
 8004c22:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	699b      	ldr	r3, [r3, #24]
 8004c2a:	f003 0303 	and.w	r3, r3, #3
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d003      	beq.n	8004c3a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004c32:	6878      	ldr	r0, [r7, #4]
 8004c34:	f000 f998 	bl	8004f68 <HAL_TIM_IC_CaptureCallback>
 8004c38:	e005      	b.n	8004c46 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c3a:	6878      	ldr	r0, [r7, #4]
 8004c3c:	f000 f98b 	bl	8004f56 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c40:	6878      	ldr	r0, [r7, #4]
 8004c42:	f000 f99a 	bl	8004f7a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	2200      	movs	r2, #0
 8004c4a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004c4c:	68bb      	ldr	r3, [r7, #8]
 8004c4e:	f003 0304 	and.w	r3, r3, #4
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d020      	beq.n	8004c98 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	f003 0304 	and.w	r3, r3, #4
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d01b      	beq.n	8004c98 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f06f 0204 	mvn.w	r2, #4
 8004c68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2202      	movs	r2, #2
 8004c6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	699b      	ldr	r3, [r3, #24]
 8004c76:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d003      	beq.n	8004c86 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c7e:	6878      	ldr	r0, [r7, #4]
 8004c80:	f000 f972 	bl	8004f68 <HAL_TIM_IC_CaptureCallback>
 8004c84:	e005      	b.n	8004c92 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c86:	6878      	ldr	r0, [r7, #4]
 8004c88:	f000 f965 	bl	8004f56 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c8c:	6878      	ldr	r0, [r7, #4]
 8004c8e:	f000 f974 	bl	8004f7a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	2200      	movs	r2, #0
 8004c96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004c98:	68bb      	ldr	r3, [r7, #8]
 8004c9a:	f003 0308 	and.w	r3, r3, #8
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d020      	beq.n	8004ce4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	f003 0308 	and.w	r3, r3, #8
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d01b      	beq.n	8004ce4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f06f 0208 	mvn.w	r2, #8
 8004cb4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	2204      	movs	r2, #4
 8004cba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	69db      	ldr	r3, [r3, #28]
 8004cc2:	f003 0303 	and.w	r3, r3, #3
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d003      	beq.n	8004cd2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004cca:	6878      	ldr	r0, [r7, #4]
 8004ccc:	f000 f94c 	bl	8004f68 <HAL_TIM_IC_CaptureCallback>
 8004cd0:	e005      	b.n	8004cde <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cd2:	6878      	ldr	r0, [r7, #4]
 8004cd4:	f000 f93f 	bl	8004f56 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cd8:	6878      	ldr	r0, [r7, #4]
 8004cda:	f000 f94e 	bl	8004f7a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	2200      	movs	r2, #0
 8004ce2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004ce4:	68bb      	ldr	r3, [r7, #8]
 8004ce6:	f003 0310 	and.w	r3, r3, #16
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d020      	beq.n	8004d30 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	f003 0310 	and.w	r3, r3, #16
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d01b      	beq.n	8004d30 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f06f 0210 	mvn.w	r2, #16
 8004d00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2208      	movs	r2, #8
 8004d06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	69db      	ldr	r3, [r3, #28]
 8004d0e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d003      	beq.n	8004d1e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d16:	6878      	ldr	r0, [r7, #4]
 8004d18:	f000 f926 	bl	8004f68 <HAL_TIM_IC_CaptureCallback>
 8004d1c:	e005      	b.n	8004d2a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d1e:	6878      	ldr	r0, [r7, #4]
 8004d20:	f000 f919 	bl	8004f56 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d24:	6878      	ldr	r0, [r7, #4]
 8004d26:	f000 f928 	bl	8004f7a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	2200      	movs	r2, #0
 8004d2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004d30:	68bb      	ldr	r3, [r7, #8]
 8004d32:	f003 0301 	and.w	r3, r3, #1
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d00c      	beq.n	8004d54 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	f003 0301 	and.w	r3, r3, #1
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d007      	beq.n	8004d54 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f06f 0201 	mvn.w	r2, #1
 8004d4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004d4e:	6878      	ldr	r0, [r7, #4]
 8004d50:	f7fd f852 	bl	8001df8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004d54:	68bb      	ldr	r3, [r7, #8]
 8004d56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d00c      	beq.n	8004d78 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d007      	beq.n	8004d78 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004d70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004d72:	6878      	ldr	r0, [r7, #4]
 8004d74:	f000 fa7f 	bl	8005276 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004d78:	68bb      	ldr	r3, [r7, #8]
 8004d7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d00c      	beq.n	8004d9c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d007      	beq.n	8004d9c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004d94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004d96:	6878      	ldr	r0, [r7, #4]
 8004d98:	f000 f8f8 	bl	8004f8c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004d9c:	68bb      	ldr	r3, [r7, #8]
 8004d9e:	f003 0320 	and.w	r3, r3, #32
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d00c      	beq.n	8004dc0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	f003 0320 	and.w	r3, r3, #32
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d007      	beq.n	8004dc0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f06f 0220 	mvn.w	r2, #32
 8004db8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004dba:	6878      	ldr	r0, [r7, #4]
 8004dbc:	f000 fa52 	bl	8005264 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004dc0:	bf00      	nop
 8004dc2:	3710      	adds	r7, #16
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	bd80      	pop	{r7, pc}

08004dc8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b084      	sub	sp, #16
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
 8004dd0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ddc:	2b01      	cmp	r3, #1
 8004dde:	d101      	bne.n	8004de4 <HAL_TIM_ConfigClockSource+0x1c>
 8004de0:	2302      	movs	r3, #2
 8004de2:	e0b4      	b.n	8004f4e <HAL_TIM_ConfigClockSource+0x186>
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2201      	movs	r2, #1
 8004de8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2202      	movs	r2, #2
 8004df0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	689b      	ldr	r3, [r3, #8]
 8004dfa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004dfc:	68bb      	ldr	r3, [r7, #8]
 8004dfe:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004e02:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e04:	68bb      	ldr	r3, [r7, #8]
 8004e06:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004e0a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	68ba      	ldr	r2, [r7, #8]
 8004e12:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004e14:	683b      	ldr	r3, [r7, #0]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e1c:	d03e      	beq.n	8004e9c <HAL_TIM_ConfigClockSource+0xd4>
 8004e1e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e22:	f200 8087 	bhi.w	8004f34 <HAL_TIM_ConfigClockSource+0x16c>
 8004e26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e2a:	f000 8086 	beq.w	8004f3a <HAL_TIM_ConfigClockSource+0x172>
 8004e2e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e32:	d87f      	bhi.n	8004f34 <HAL_TIM_ConfigClockSource+0x16c>
 8004e34:	2b70      	cmp	r3, #112	@ 0x70
 8004e36:	d01a      	beq.n	8004e6e <HAL_TIM_ConfigClockSource+0xa6>
 8004e38:	2b70      	cmp	r3, #112	@ 0x70
 8004e3a:	d87b      	bhi.n	8004f34 <HAL_TIM_ConfigClockSource+0x16c>
 8004e3c:	2b60      	cmp	r3, #96	@ 0x60
 8004e3e:	d050      	beq.n	8004ee2 <HAL_TIM_ConfigClockSource+0x11a>
 8004e40:	2b60      	cmp	r3, #96	@ 0x60
 8004e42:	d877      	bhi.n	8004f34 <HAL_TIM_ConfigClockSource+0x16c>
 8004e44:	2b50      	cmp	r3, #80	@ 0x50
 8004e46:	d03c      	beq.n	8004ec2 <HAL_TIM_ConfigClockSource+0xfa>
 8004e48:	2b50      	cmp	r3, #80	@ 0x50
 8004e4a:	d873      	bhi.n	8004f34 <HAL_TIM_ConfigClockSource+0x16c>
 8004e4c:	2b40      	cmp	r3, #64	@ 0x40
 8004e4e:	d058      	beq.n	8004f02 <HAL_TIM_ConfigClockSource+0x13a>
 8004e50:	2b40      	cmp	r3, #64	@ 0x40
 8004e52:	d86f      	bhi.n	8004f34 <HAL_TIM_ConfigClockSource+0x16c>
 8004e54:	2b30      	cmp	r3, #48	@ 0x30
 8004e56:	d064      	beq.n	8004f22 <HAL_TIM_ConfigClockSource+0x15a>
 8004e58:	2b30      	cmp	r3, #48	@ 0x30
 8004e5a:	d86b      	bhi.n	8004f34 <HAL_TIM_ConfigClockSource+0x16c>
 8004e5c:	2b20      	cmp	r3, #32
 8004e5e:	d060      	beq.n	8004f22 <HAL_TIM_ConfigClockSource+0x15a>
 8004e60:	2b20      	cmp	r3, #32
 8004e62:	d867      	bhi.n	8004f34 <HAL_TIM_ConfigClockSource+0x16c>
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d05c      	beq.n	8004f22 <HAL_TIM_ConfigClockSource+0x15a>
 8004e68:	2b10      	cmp	r3, #16
 8004e6a:	d05a      	beq.n	8004f22 <HAL_TIM_ConfigClockSource+0x15a>
 8004e6c:	e062      	b.n	8004f34 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004e7a:	683b      	ldr	r3, [r7, #0]
 8004e7c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004e7e:	f000 f974 	bl	800516a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	689b      	ldr	r3, [r3, #8]
 8004e88:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004e8a:	68bb      	ldr	r3, [r7, #8]
 8004e8c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004e90:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	68ba      	ldr	r2, [r7, #8]
 8004e98:	609a      	str	r2, [r3, #8]
      break;
 8004e9a:	e04f      	b.n	8004f3c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004eac:	f000 f95d 	bl	800516a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	689a      	ldr	r2, [r3, #8]
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004ebe:	609a      	str	r2, [r3, #8]
      break;
 8004ec0:	e03c      	b.n	8004f3c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ece:	461a      	mov	r2, r3
 8004ed0:	f000 f8d4 	bl	800507c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	2150      	movs	r1, #80	@ 0x50
 8004eda:	4618      	mov	r0, r3
 8004edc:	f000 f92b 	bl	8005136 <TIM_ITRx_SetConfig>
      break;
 8004ee0:	e02c      	b.n	8004f3c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004eee:	461a      	mov	r2, r3
 8004ef0:	f000 f8f2 	bl	80050d8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	2160      	movs	r1, #96	@ 0x60
 8004efa:	4618      	mov	r0, r3
 8004efc:	f000 f91b 	bl	8005136 <TIM_ITRx_SetConfig>
      break;
 8004f00:	e01c      	b.n	8004f3c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f0a:	683b      	ldr	r3, [r7, #0]
 8004f0c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f0e:	461a      	mov	r2, r3
 8004f10:	f000 f8b4 	bl	800507c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	2140      	movs	r1, #64	@ 0x40
 8004f1a:	4618      	mov	r0, r3
 8004f1c:	f000 f90b 	bl	8005136 <TIM_ITRx_SetConfig>
      break;
 8004f20:	e00c      	b.n	8004f3c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681a      	ldr	r2, [r3, #0]
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	4619      	mov	r1, r3
 8004f2c:	4610      	mov	r0, r2
 8004f2e:	f000 f902 	bl	8005136 <TIM_ITRx_SetConfig>
      break;
 8004f32:	e003      	b.n	8004f3c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004f34:	2301      	movs	r3, #1
 8004f36:	73fb      	strb	r3, [r7, #15]
      break;
 8004f38:	e000      	b.n	8004f3c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004f3a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2201      	movs	r2, #1
 8004f40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2200      	movs	r2, #0
 8004f48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004f4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f4e:	4618      	mov	r0, r3
 8004f50:	3710      	adds	r7, #16
 8004f52:	46bd      	mov	sp, r7
 8004f54:	bd80      	pop	{r7, pc}

08004f56 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004f56:	b480      	push	{r7}
 8004f58:	b083      	sub	sp, #12
 8004f5a:	af00      	add	r7, sp, #0
 8004f5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004f5e:	bf00      	nop
 8004f60:	370c      	adds	r7, #12
 8004f62:	46bd      	mov	sp, r7
 8004f64:	bc80      	pop	{r7}
 8004f66:	4770      	bx	lr

08004f68 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004f68:	b480      	push	{r7}
 8004f6a:	b083      	sub	sp, #12
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004f70:	bf00      	nop
 8004f72:	370c      	adds	r7, #12
 8004f74:	46bd      	mov	sp, r7
 8004f76:	bc80      	pop	{r7}
 8004f78:	4770      	bx	lr

08004f7a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004f7a:	b480      	push	{r7}
 8004f7c:	b083      	sub	sp, #12
 8004f7e:	af00      	add	r7, sp, #0
 8004f80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004f82:	bf00      	nop
 8004f84:	370c      	adds	r7, #12
 8004f86:	46bd      	mov	sp, r7
 8004f88:	bc80      	pop	{r7}
 8004f8a:	4770      	bx	lr

08004f8c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004f8c:	b480      	push	{r7}
 8004f8e:	b083      	sub	sp, #12
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004f94:	bf00      	nop
 8004f96:	370c      	adds	r7, #12
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	bc80      	pop	{r7}
 8004f9c:	4770      	bx	lr
	...

08004fa0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004fa0:	b480      	push	{r7}
 8004fa2:	b085      	sub	sp, #20
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
 8004fa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	4a2f      	ldr	r2, [pc, #188]	@ (8005070 <TIM_Base_SetConfig+0xd0>)
 8004fb4:	4293      	cmp	r3, r2
 8004fb6:	d00b      	beq.n	8004fd0 <TIM_Base_SetConfig+0x30>
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004fbe:	d007      	beq.n	8004fd0 <TIM_Base_SetConfig+0x30>
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	4a2c      	ldr	r2, [pc, #176]	@ (8005074 <TIM_Base_SetConfig+0xd4>)
 8004fc4:	4293      	cmp	r3, r2
 8004fc6:	d003      	beq.n	8004fd0 <TIM_Base_SetConfig+0x30>
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	4a2b      	ldr	r2, [pc, #172]	@ (8005078 <TIM_Base_SetConfig+0xd8>)
 8004fcc:	4293      	cmp	r3, r2
 8004fce:	d108      	bne.n	8004fe2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004fd6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004fd8:	683b      	ldr	r3, [r7, #0]
 8004fda:	685b      	ldr	r3, [r3, #4]
 8004fdc:	68fa      	ldr	r2, [r7, #12]
 8004fde:	4313      	orrs	r3, r2
 8004fe0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	4a22      	ldr	r2, [pc, #136]	@ (8005070 <TIM_Base_SetConfig+0xd0>)
 8004fe6:	4293      	cmp	r3, r2
 8004fe8:	d00b      	beq.n	8005002 <TIM_Base_SetConfig+0x62>
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ff0:	d007      	beq.n	8005002 <TIM_Base_SetConfig+0x62>
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	4a1f      	ldr	r2, [pc, #124]	@ (8005074 <TIM_Base_SetConfig+0xd4>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d003      	beq.n	8005002 <TIM_Base_SetConfig+0x62>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	4a1e      	ldr	r2, [pc, #120]	@ (8005078 <TIM_Base_SetConfig+0xd8>)
 8004ffe:	4293      	cmp	r3, r2
 8005000:	d108      	bne.n	8005014 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005008:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800500a:	683b      	ldr	r3, [r7, #0]
 800500c:	68db      	ldr	r3, [r3, #12]
 800500e:	68fa      	ldr	r2, [r7, #12]
 8005010:	4313      	orrs	r3, r2
 8005012:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	695b      	ldr	r3, [r3, #20]
 800501e:	4313      	orrs	r3, r2
 8005020:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	68fa      	ldr	r2, [r7, #12]
 8005026:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	689a      	ldr	r2, [r3, #8]
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005030:	683b      	ldr	r3, [r7, #0]
 8005032:	681a      	ldr	r2, [r3, #0]
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	4a0d      	ldr	r2, [pc, #52]	@ (8005070 <TIM_Base_SetConfig+0xd0>)
 800503c:	4293      	cmp	r3, r2
 800503e:	d103      	bne.n	8005048 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005040:	683b      	ldr	r3, [r7, #0]
 8005042:	691a      	ldr	r2, [r3, #16]
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2201      	movs	r2, #1
 800504c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	691b      	ldr	r3, [r3, #16]
 8005052:	f003 0301 	and.w	r3, r3, #1
 8005056:	2b00      	cmp	r3, #0
 8005058:	d005      	beq.n	8005066 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	691b      	ldr	r3, [r3, #16]
 800505e:	f023 0201 	bic.w	r2, r3, #1
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	611a      	str	r2, [r3, #16]
  }
}
 8005066:	bf00      	nop
 8005068:	3714      	adds	r7, #20
 800506a:	46bd      	mov	sp, r7
 800506c:	bc80      	pop	{r7}
 800506e:	4770      	bx	lr
 8005070:	40012c00 	.word	0x40012c00
 8005074:	40000400 	.word	0x40000400
 8005078:	40000800 	.word	0x40000800

0800507c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800507c:	b480      	push	{r7}
 800507e:	b087      	sub	sp, #28
 8005080:	af00      	add	r7, sp, #0
 8005082:	60f8      	str	r0, [r7, #12]
 8005084:	60b9      	str	r1, [r7, #8]
 8005086:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	6a1b      	ldr	r3, [r3, #32]
 800508c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	6a1b      	ldr	r3, [r3, #32]
 8005092:	f023 0201 	bic.w	r2, r3, #1
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	699b      	ldr	r3, [r3, #24]
 800509e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80050a0:	693b      	ldr	r3, [r7, #16]
 80050a2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80050a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	011b      	lsls	r3, r3, #4
 80050ac:	693a      	ldr	r2, [r7, #16]
 80050ae:	4313      	orrs	r3, r2
 80050b0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80050b2:	697b      	ldr	r3, [r7, #20]
 80050b4:	f023 030a 	bic.w	r3, r3, #10
 80050b8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80050ba:	697a      	ldr	r2, [r7, #20]
 80050bc:	68bb      	ldr	r3, [r7, #8]
 80050be:	4313      	orrs	r3, r2
 80050c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	693a      	ldr	r2, [r7, #16]
 80050c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	697a      	ldr	r2, [r7, #20]
 80050cc:	621a      	str	r2, [r3, #32]
}
 80050ce:	bf00      	nop
 80050d0:	371c      	adds	r7, #28
 80050d2:	46bd      	mov	sp, r7
 80050d4:	bc80      	pop	{r7}
 80050d6:	4770      	bx	lr

080050d8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80050d8:	b480      	push	{r7}
 80050da:	b087      	sub	sp, #28
 80050dc:	af00      	add	r7, sp, #0
 80050de:	60f8      	str	r0, [r7, #12]
 80050e0:	60b9      	str	r1, [r7, #8]
 80050e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	6a1b      	ldr	r3, [r3, #32]
 80050e8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	6a1b      	ldr	r3, [r3, #32]
 80050ee:	f023 0210 	bic.w	r2, r3, #16
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	699b      	ldr	r3, [r3, #24]
 80050fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80050fc:	693b      	ldr	r3, [r7, #16]
 80050fe:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005102:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	031b      	lsls	r3, r3, #12
 8005108:	693a      	ldr	r2, [r7, #16]
 800510a:	4313      	orrs	r3, r2
 800510c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800510e:	697b      	ldr	r3, [r7, #20]
 8005110:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005114:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005116:	68bb      	ldr	r3, [r7, #8]
 8005118:	011b      	lsls	r3, r3, #4
 800511a:	697a      	ldr	r2, [r7, #20]
 800511c:	4313      	orrs	r3, r2
 800511e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	693a      	ldr	r2, [r7, #16]
 8005124:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	697a      	ldr	r2, [r7, #20]
 800512a:	621a      	str	r2, [r3, #32]
}
 800512c:	bf00      	nop
 800512e:	371c      	adds	r7, #28
 8005130:	46bd      	mov	sp, r7
 8005132:	bc80      	pop	{r7}
 8005134:	4770      	bx	lr

08005136 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005136:	b480      	push	{r7}
 8005138:	b085      	sub	sp, #20
 800513a:	af00      	add	r7, sp, #0
 800513c:	6078      	str	r0, [r7, #4]
 800513e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	689b      	ldr	r3, [r3, #8]
 8005144:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800514c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800514e:	683a      	ldr	r2, [r7, #0]
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	4313      	orrs	r3, r2
 8005154:	f043 0307 	orr.w	r3, r3, #7
 8005158:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	68fa      	ldr	r2, [r7, #12]
 800515e:	609a      	str	r2, [r3, #8]
}
 8005160:	bf00      	nop
 8005162:	3714      	adds	r7, #20
 8005164:	46bd      	mov	sp, r7
 8005166:	bc80      	pop	{r7}
 8005168:	4770      	bx	lr

0800516a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800516a:	b480      	push	{r7}
 800516c:	b087      	sub	sp, #28
 800516e:	af00      	add	r7, sp, #0
 8005170:	60f8      	str	r0, [r7, #12]
 8005172:	60b9      	str	r1, [r7, #8]
 8005174:	607a      	str	r2, [r7, #4]
 8005176:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	689b      	ldr	r3, [r3, #8]
 800517c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800517e:	697b      	ldr	r3, [r7, #20]
 8005180:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005184:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005186:	683b      	ldr	r3, [r7, #0]
 8005188:	021a      	lsls	r2, r3, #8
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	431a      	orrs	r2, r3
 800518e:	68bb      	ldr	r3, [r7, #8]
 8005190:	4313      	orrs	r3, r2
 8005192:	697a      	ldr	r2, [r7, #20]
 8005194:	4313      	orrs	r3, r2
 8005196:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	697a      	ldr	r2, [r7, #20]
 800519c:	609a      	str	r2, [r3, #8]
}
 800519e:	bf00      	nop
 80051a0:	371c      	adds	r7, #28
 80051a2:	46bd      	mov	sp, r7
 80051a4:	bc80      	pop	{r7}
 80051a6:	4770      	bx	lr

080051a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80051a8:	b480      	push	{r7}
 80051aa:	b085      	sub	sp, #20
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
 80051b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80051b8:	2b01      	cmp	r3, #1
 80051ba:	d101      	bne.n	80051c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80051bc:	2302      	movs	r3, #2
 80051be:	e046      	b.n	800524e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2201      	movs	r2, #1
 80051c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2202      	movs	r2, #2
 80051cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	685b      	ldr	r3, [r3, #4]
 80051d6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	689b      	ldr	r3, [r3, #8]
 80051de:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80051e6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	68fa      	ldr	r2, [r7, #12]
 80051ee:	4313      	orrs	r3, r2
 80051f0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	68fa      	ldr	r2, [r7, #12]
 80051f8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	4a16      	ldr	r2, [pc, #88]	@ (8005258 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005200:	4293      	cmp	r3, r2
 8005202:	d00e      	beq.n	8005222 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800520c:	d009      	beq.n	8005222 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	4a12      	ldr	r2, [pc, #72]	@ (800525c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005214:	4293      	cmp	r3, r2
 8005216:	d004      	beq.n	8005222 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	4a10      	ldr	r2, [pc, #64]	@ (8005260 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800521e:	4293      	cmp	r3, r2
 8005220:	d10c      	bne.n	800523c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005222:	68bb      	ldr	r3, [r7, #8]
 8005224:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005228:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800522a:	683b      	ldr	r3, [r7, #0]
 800522c:	685b      	ldr	r3, [r3, #4]
 800522e:	68ba      	ldr	r2, [r7, #8]
 8005230:	4313      	orrs	r3, r2
 8005232:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	68ba      	ldr	r2, [r7, #8]
 800523a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2201      	movs	r2, #1
 8005240:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2200      	movs	r2, #0
 8005248:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800524c:	2300      	movs	r3, #0
}
 800524e:	4618      	mov	r0, r3
 8005250:	3714      	adds	r7, #20
 8005252:	46bd      	mov	sp, r7
 8005254:	bc80      	pop	{r7}
 8005256:	4770      	bx	lr
 8005258:	40012c00 	.word	0x40012c00
 800525c:	40000400 	.word	0x40000400
 8005260:	40000800 	.word	0x40000800

08005264 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005264:	b480      	push	{r7}
 8005266:	b083      	sub	sp, #12
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800526c:	bf00      	nop
 800526e:	370c      	adds	r7, #12
 8005270:	46bd      	mov	sp, r7
 8005272:	bc80      	pop	{r7}
 8005274:	4770      	bx	lr

08005276 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005276:	b480      	push	{r7}
 8005278:	b083      	sub	sp, #12
 800527a:	af00      	add	r7, sp, #0
 800527c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800527e:	bf00      	nop
 8005280:	370c      	adds	r7, #12
 8005282:	46bd      	mov	sp, r7
 8005284:	bc80      	pop	{r7}
 8005286:	4770      	bx	lr

08005288 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005288:	b580      	push	{r7, lr}
 800528a:	b082      	sub	sp, #8
 800528c:	af00      	add	r7, sp, #0
 800528e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d101      	bne.n	800529a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005296:	2301      	movs	r3, #1
 8005298:	e042      	b.n	8005320 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80052a0:	b2db      	uxtb	r3, r3
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d106      	bne.n	80052b4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	2200      	movs	r2, #0
 80052aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80052ae:	6878      	ldr	r0, [r7, #4]
 80052b0:	f7fc ff12 	bl	80020d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2224      	movs	r2, #36	@ 0x24
 80052b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	68da      	ldr	r2, [r3, #12]
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80052ca:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80052cc:	6878      	ldr	r0, [r7, #4]
 80052ce:	f000 ff79 	bl	80061c4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	691a      	ldr	r2, [r3, #16]
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80052e0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	695a      	ldr	r2, [r3, #20]
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80052f0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	68da      	ldr	r2, [r3, #12]
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005300:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2200      	movs	r2, #0
 8005306:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2220      	movs	r2, #32
 800530c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2220      	movs	r2, #32
 8005314:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2200      	movs	r2, #0
 800531c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800531e:	2300      	movs	r3, #0
}
 8005320:	4618      	mov	r0, r3
 8005322:	3708      	adds	r7, #8
 8005324:	46bd      	mov	sp, r7
 8005326:	bd80      	pop	{r7, pc}

08005328 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005328:	b580      	push	{r7, lr}
 800532a:	b08a      	sub	sp, #40	@ 0x28
 800532c:	af02      	add	r7, sp, #8
 800532e:	60f8      	str	r0, [r7, #12]
 8005330:	60b9      	str	r1, [r7, #8]
 8005332:	603b      	str	r3, [r7, #0]
 8005334:	4613      	mov	r3, r2
 8005336:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005338:	2300      	movs	r3, #0
 800533a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005342:	b2db      	uxtb	r3, r3
 8005344:	2b20      	cmp	r3, #32
 8005346:	d175      	bne.n	8005434 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005348:	68bb      	ldr	r3, [r7, #8]
 800534a:	2b00      	cmp	r3, #0
 800534c:	d002      	beq.n	8005354 <HAL_UART_Transmit+0x2c>
 800534e:	88fb      	ldrh	r3, [r7, #6]
 8005350:	2b00      	cmp	r3, #0
 8005352:	d101      	bne.n	8005358 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005354:	2301      	movs	r3, #1
 8005356:	e06e      	b.n	8005436 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	2200      	movs	r2, #0
 800535c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	2221      	movs	r2, #33	@ 0x21
 8005362:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005366:	f7fd f9c5 	bl	80026f4 <HAL_GetTick>
 800536a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	88fa      	ldrh	r2, [r7, #6]
 8005370:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	88fa      	ldrh	r2, [r7, #6]
 8005376:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	689b      	ldr	r3, [r3, #8]
 800537c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005380:	d108      	bne.n	8005394 <HAL_UART_Transmit+0x6c>
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	691b      	ldr	r3, [r3, #16]
 8005386:	2b00      	cmp	r3, #0
 8005388:	d104      	bne.n	8005394 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800538a:	2300      	movs	r3, #0
 800538c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800538e:	68bb      	ldr	r3, [r7, #8]
 8005390:	61bb      	str	r3, [r7, #24]
 8005392:	e003      	b.n	800539c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005394:	68bb      	ldr	r3, [r7, #8]
 8005396:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005398:	2300      	movs	r3, #0
 800539a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800539c:	e02e      	b.n	80053fc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	9300      	str	r3, [sp, #0]
 80053a2:	697b      	ldr	r3, [r7, #20]
 80053a4:	2200      	movs	r2, #0
 80053a6:	2180      	movs	r1, #128	@ 0x80
 80053a8:	68f8      	ldr	r0, [r7, #12]
 80053aa:	f000 fc55 	bl	8005c58 <UART_WaitOnFlagUntilTimeout>
 80053ae:	4603      	mov	r3, r0
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d005      	beq.n	80053c0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	2220      	movs	r2, #32
 80053b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80053bc:	2303      	movs	r3, #3
 80053be:	e03a      	b.n	8005436 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80053c0:	69fb      	ldr	r3, [r7, #28]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d10b      	bne.n	80053de <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80053c6:	69bb      	ldr	r3, [r7, #24]
 80053c8:	881b      	ldrh	r3, [r3, #0]
 80053ca:	461a      	mov	r2, r3
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80053d4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80053d6:	69bb      	ldr	r3, [r7, #24]
 80053d8:	3302      	adds	r3, #2
 80053da:	61bb      	str	r3, [r7, #24]
 80053dc:	e007      	b.n	80053ee <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80053de:	69fb      	ldr	r3, [r7, #28]
 80053e0:	781a      	ldrb	r2, [r3, #0]
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80053e8:	69fb      	ldr	r3, [r7, #28]
 80053ea:	3301      	adds	r3, #1
 80053ec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80053f2:	b29b      	uxth	r3, r3
 80053f4:	3b01      	subs	r3, #1
 80053f6:	b29a      	uxth	r2, r3
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005400:	b29b      	uxth	r3, r3
 8005402:	2b00      	cmp	r3, #0
 8005404:	d1cb      	bne.n	800539e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005406:	683b      	ldr	r3, [r7, #0]
 8005408:	9300      	str	r3, [sp, #0]
 800540a:	697b      	ldr	r3, [r7, #20]
 800540c:	2200      	movs	r2, #0
 800540e:	2140      	movs	r1, #64	@ 0x40
 8005410:	68f8      	ldr	r0, [r7, #12]
 8005412:	f000 fc21 	bl	8005c58 <UART_WaitOnFlagUntilTimeout>
 8005416:	4603      	mov	r3, r0
 8005418:	2b00      	cmp	r3, #0
 800541a:	d005      	beq.n	8005428 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	2220      	movs	r2, #32
 8005420:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005424:	2303      	movs	r3, #3
 8005426:	e006      	b.n	8005436 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	2220      	movs	r2, #32
 800542c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005430:	2300      	movs	r3, #0
 8005432:	e000      	b.n	8005436 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005434:	2302      	movs	r3, #2
  }
}
 8005436:	4618      	mov	r0, r3
 8005438:	3720      	adds	r7, #32
 800543a:	46bd      	mov	sp, r7
 800543c:	bd80      	pop	{r7, pc}

0800543e <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800543e:	b580      	push	{r7, lr}
 8005440:	b08c      	sub	sp, #48	@ 0x30
 8005442:	af00      	add	r7, sp, #0
 8005444:	60f8      	str	r0, [r7, #12]
 8005446:	60b9      	str	r1, [r7, #8]
 8005448:	4613      	mov	r3, r2
 800544a:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005452:	b2db      	uxtb	r3, r3
 8005454:	2b20      	cmp	r3, #32
 8005456:	d146      	bne.n	80054e6 <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 8005458:	68bb      	ldr	r3, [r7, #8]
 800545a:	2b00      	cmp	r3, #0
 800545c:	d002      	beq.n	8005464 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 800545e:	88fb      	ldrh	r3, [r7, #6]
 8005460:	2b00      	cmp	r3, #0
 8005462:	d101      	bne.n	8005468 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8005464:	2301      	movs	r3, #1
 8005466:	e03f      	b.n	80054e8 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	2201      	movs	r2, #1
 800546c:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	2200      	movs	r2, #0
 8005472:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8005474:	88fb      	ldrh	r3, [r7, #6]
 8005476:	461a      	mov	r2, r3
 8005478:	68b9      	ldr	r1, [r7, #8]
 800547a:	68f8      	ldr	r0, [r7, #12]
 800547c:	f000 fc46 	bl	8005d0c <UART_Start_Receive_DMA>
 8005480:	4603      	mov	r3, r0
 8005482:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800548a:	2b01      	cmp	r3, #1
 800548c:	d125      	bne.n	80054da <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 800548e:	2300      	movs	r3, #0
 8005490:	613b      	str	r3, [r7, #16]
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	613b      	str	r3, [r7, #16]
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	685b      	ldr	r3, [r3, #4]
 80054a0:	613b      	str	r3, [r7, #16]
 80054a2:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	330c      	adds	r3, #12
 80054aa:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054ac:	69bb      	ldr	r3, [r7, #24]
 80054ae:	e853 3f00 	ldrex	r3, [r3]
 80054b2:	617b      	str	r3, [r7, #20]
   return(result);
 80054b4:	697b      	ldr	r3, [r7, #20]
 80054b6:	f043 0310 	orr.w	r3, r3, #16
 80054ba:	62bb      	str	r3, [r7, #40]	@ 0x28
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	330c      	adds	r3, #12
 80054c2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80054c4:	627a      	str	r2, [r7, #36]	@ 0x24
 80054c6:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054c8:	6a39      	ldr	r1, [r7, #32]
 80054ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054cc:	e841 2300 	strex	r3, r2, [r1]
 80054d0:	61fb      	str	r3, [r7, #28]
   return(result);
 80054d2:	69fb      	ldr	r3, [r7, #28]
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d1e5      	bne.n	80054a4 <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 80054d8:	e002      	b.n	80054e0 <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 80054da:	2301      	movs	r3, #1
 80054dc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 80054e0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80054e4:	e000      	b.n	80054e8 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 80054e6:	2302      	movs	r3, #2
  }
}
 80054e8:	4618      	mov	r0, r3
 80054ea:	3730      	adds	r7, #48	@ 0x30
 80054ec:	46bd      	mov	sp, r7
 80054ee:	bd80      	pop	{r7, pc}

080054f0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b0ba      	sub	sp, #232	@ 0xe8
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	68db      	ldr	r3, [r3, #12]
 8005508:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	695b      	ldr	r3, [r3, #20]
 8005512:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005516:	2300      	movs	r3, #0
 8005518:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800551c:	2300      	movs	r3, #0
 800551e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005522:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005526:	f003 030f 	and.w	r3, r3, #15
 800552a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800552e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005532:	2b00      	cmp	r3, #0
 8005534:	d10f      	bne.n	8005556 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005536:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800553a:	f003 0320 	and.w	r3, r3, #32
 800553e:	2b00      	cmp	r3, #0
 8005540:	d009      	beq.n	8005556 <HAL_UART_IRQHandler+0x66>
 8005542:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005546:	f003 0320 	and.w	r3, r3, #32
 800554a:	2b00      	cmp	r3, #0
 800554c:	d003      	beq.n	8005556 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800554e:	6878      	ldr	r0, [r7, #4]
 8005550:	f000 fd7a 	bl	8006048 <UART_Receive_IT>
      return;
 8005554:	e25b      	b.n	8005a0e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005556:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800555a:	2b00      	cmp	r3, #0
 800555c:	f000 80de 	beq.w	800571c <HAL_UART_IRQHandler+0x22c>
 8005560:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005564:	f003 0301 	and.w	r3, r3, #1
 8005568:	2b00      	cmp	r3, #0
 800556a:	d106      	bne.n	800557a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800556c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005570:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005574:	2b00      	cmp	r3, #0
 8005576:	f000 80d1 	beq.w	800571c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800557a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800557e:	f003 0301 	and.w	r3, r3, #1
 8005582:	2b00      	cmp	r3, #0
 8005584:	d00b      	beq.n	800559e <HAL_UART_IRQHandler+0xae>
 8005586:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800558a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800558e:	2b00      	cmp	r3, #0
 8005590:	d005      	beq.n	800559e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005596:	f043 0201 	orr.w	r2, r3, #1
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800559e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055a2:	f003 0304 	and.w	r3, r3, #4
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d00b      	beq.n	80055c2 <HAL_UART_IRQHandler+0xd2>
 80055aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80055ae:	f003 0301 	and.w	r3, r3, #1
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d005      	beq.n	80055c2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055ba:	f043 0202 	orr.w	r2, r3, #2
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80055c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055c6:	f003 0302 	and.w	r3, r3, #2
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d00b      	beq.n	80055e6 <HAL_UART_IRQHandler+0xf6>
 80055ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80055d2:	f003 0301 	and.w	r3, r3, #1
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d005      	beq.n	80055e6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055de:	f043 0204 	orr.w	r2, r3, #4
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80055e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055ea:	f003 0308 	and.w	r3, r3, #8
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d011      	beq.n	8005616 <HAL_UART_IRQHandler+0x126>
 80055f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80055f6:	f003 0320 	and.w	r3, r3, #32
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d105      	bne.n	800560a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80055fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005602:	f003 0301 	and.w	r3, r3, #1
 8005606:	2b00      	cmp	r3, #0
 8005608:	d005      	beq.n	8005616 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800560e:	f043 0208 	orr.w	r2, r3, #8
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800561a:	2b00      	cmp	r3, #0
 800561c:	f000 81f2 	beq.w	8005a04 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005620:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005624:	f003 0320 	and.w	r3, r3, #32
 8005628:	2b00      	cmp	r3, #0
 800562a:	d008      	beq.n	800563e <HAL_UART_IRQHandler+0x14e>
 800562c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005630:	f003 0320 	and.w	r3, r3, #32
 8005634:	2b00      	cmp	r3, #0
 8005636:	d002      	beq.n	800563e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005638:	6878      	ldr	r0, [r7, #4]
 800563a:	f000 fd05 	bl	8006048 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	695b      	ldr	r3, [r3, #20]
 8005644:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005648:	2b00      	cmp	r3, #0
 800564a:	bf14      	ite	ne
 800564c:	2301      	movne	r3, #1
 800564e:	2300      	moveq	r3, #0
 8005650:	b2db      	uxtb	r3, r3
 8005652:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800565a:	f003 0308 	and.w	r3, r3, #8
 800565e:	2b00      	cmp	r3, #0
 8005660:	d103      	bne.n	800566a <HAL_UART_IRQHandler+0x17a>
 8005662:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005666:	2b00      	cmp	r3, #0
 8005668:	d04f      	beq.n	800570a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800566a:	6878      	ldr	r0, [r7, #4]
 800566c:	f000 fc0f 	bl	8005e8e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	695b      	ldr	r3, [r3, #20]
 8005676:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800567a:	2b00      	cmp	r3, #0
 800567c:	d041      	beq.n	8005702 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	3314      	adds	r3, #20
 8005684:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005688:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800568c:	e853 3f00 	ldrex	r3, [r3]
 8005690:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005694:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005698:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800569c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	3314      	adds	r3, #20
 80056a6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80056aa:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80056ae:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056b2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80056b6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80056ba:	e841 2300 	strex	r3, r2, [r1]
 80056be:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80056c2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d1d9      	bne.n	800567e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d013      	beq.n	80056fa <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056d6:	4a7e      	ldr	r2, [pc, #504]	@ (80058d0 <HAL_UART_IRQHandler+0x3e0>)
 80056d8:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056de:	4618      	mov	r0, r3
 80056e0:	f7fd fa3a 	bl	8002b58 <HAL_DMA_Abort_IT>
 80056e4:	4603      	mov	r3, r0
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d016      	beq.n	8005718 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056f0:	687a      	ldr	r2, [r7, #4]
 80056f2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80056f4:	4610      	mov	r0, r2
 80056f6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056f8:	e00e      	b.n	8005718 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80056fa:	6878      	ldr	r0, [r7, #4]
 80056fc:	f000 f9a5 	bl	8005a4a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005700:	e00a      	b.n	8005718 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005702:	6878      	ldr	r0, [r7, #4]
 8005704:	f000 f9a1 	bl	8005a4a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005708:	e006      	b.n	8005718 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800570a:	6878      	ldr	r0, [r7, #4]
 800570c:	f000 f99d 	bl	8005a4a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2200      	movs	r2, #0
 8005714:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005716:	e175      	b.n	8005a04 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005718:	bf00      	nop
    return;
 800571a:	e173      	b.n	8005a04 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005720:	2b01      	cmp	r3, #1
 8005722:	f040 814f 	bne.w	80059c4 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005726:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800572a:	f003 0310 	and.w	r3, r3, #16
 800572e:	2b00      	cmp	r3, #0
 8005730:	f000 8148 	beq.w	80059c4 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005734:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005738:	f003 0310 	and.w	r3, r3, #16
 800573c:	2b00      	cmp	r3, #0
 800573e:	f000 8141 	beq.w	80059c4 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005742:	2300      	movs	r3, #0
 8005744:	60bb      	str	r3, [r7, #8]
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	60bb      	str	r3, [r7, #8]
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	685b      	ldr	r3, [r3, #4]
 8005754:	60bb      	str	r3, [r7, #8]
 8005756:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	695b      	ldr	r3, [r3, #20]
 800575e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005762:	2b00      	cmp	r3, #0
 8005764:	f000 80b6 	beq.w	80058d4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	685b      	ldr	r3, [r3, #4]
 8005770:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005774:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005778:	2b00      	cmp	r3, #0
 800577a:	f000 8145 	beq.w	8005a08 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005782:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005786:	429a      	cmp	r2, r3
 8005788:	f080 813e 	bcs.w	8005a08 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005792:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005798:	699b      	ldr	r3, [r3, #24]
 800579a:	2b20      	cmp	r3, #32
 800579c:	f000 8088 	beq.w	80058b0 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	330c      	adds	r3, #12
 80057a6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057aa:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80057ae:	e853 3f00 	ldrex	r3, [r3]
 80057b2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80057b6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80057ba:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80057be:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	330c      	adds	r3, #12
 80057c8:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80057cc:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80057d0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057d4:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80057d8:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80057dc:	e841 2300 	strex	r3, r2, [r1]
 80057e0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80057e4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d1d9      	bne.n	80057a0 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	3314      	adds	r3, #20
 80057f2:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057f4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80057f6:	e853 3f00 	ldrex	r3, [r3]
 80057fa:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80057fc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80057fe:	f023 0301 	bic.w	r3, r3, #1
 8005802:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	3314      	adds	r3, #20
 800580c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005810:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005814:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005816:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005818:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800581c:	e841 2300 	strex	r3, r2, [r1]
 8005820:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005822:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005824:	2b00      	cmp	r3, #0
 8005826:	d1e1      	bne.n	80057ec <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	3314      	adds	r3, #20
 800582e:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005830:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005832:	e853 3f00 	ldrex	r3, [r3]
 8005836:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005838:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800583a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800583e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	3314      	adds	r3, #20
 8005848:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800584c:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800584e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005850:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005852:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005854:	e841 2300 	strex	r3, r2, [r1]
 8005858:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800585a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800585c:	2b00      	cmp	r3, #0
 800585e:	d1e3      	bne.n	8005828 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2220      	movs	r2, #32
 8005864:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2200      	movs	r2, #0
 800586c:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	330c      	adds	r3, #12
 8005874:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005876:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005878:	e853 3f00 	ldrex	r3, [r3]
 800587c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800587e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005880:	f023 0310 	bic.w	r3, r3, #16
 8005884:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	330c      	adds	r3, #12
 800588e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005892:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005894:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005896:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005898:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800589a:	e841 2300 	strex	r3, r2, [r1]
 800589e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80058a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d1e3      	bne.n	800586e <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058aa:	4618      	mov	r0, r3
 80058ac:	f7fd f918 	bl	8002ae0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2202      	movs	r2, #2
 80058b4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80058be:	b29b      	uxth	r3, r3
 80058c0:	1ad3      	subs	r3, r2, r3
 80058c2:	b29b      	uxth	r3, r3
 80058c4:	4619      	mov	r1, r3
 80058c6:	6878      	ldr	r0, [r7, #4]
 80058c8:	f7fb fe1c 	bl	8001504 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80058cc:	e09c      	b.n	8005a08 <HAL_UART_IRQHandler+0x518>
 80058ce:	bf00      	nop
 80058d0:	08005f53 	.word	0x08005f53
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80058dc:	b29b      	uxth	r3, r3
 80058de:	1ad3      	subs	r3, r2, r3
 80058e0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80058e8:	b29b      	uxth	r3, r3
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	f000 808e 	beq.w	8005a0c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80058f0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	f000 8089 	beq.w	8005a0c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	330c      	adds	r3, #12
 8005900:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005902:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005904:	e853 3f00 	ldrex	r3, [r3]
 8005908:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800590a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800590c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005910:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	330c      	adds	r3, #12
 800591a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800591e:	647a      	str	r2, [r7, #68]	@ 0x44
 8005920:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005922:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005924:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005926:	e841 2300 	strex	r3, r2, [r1]
 800592a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800592c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800592e:	2b00      	cmp	r3, #0
 8005930:	d1e3      	bne.n	80058fa <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	3314      	adds	r3, #20
 8005938:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800593a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800593c:	e853 3f00 	ldrex	r3, [r3]
 8005940:	623b      	str	r3, [r7, #32]
   return(result);
 8005942:	6a3b      	ldr	r3, [r7, #32]
 8005944:	f023 0301 	bic.w	r3, r3, #1
 8005948:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	3314      	adds	r3, #20
 8005952:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005956:	633a      	str	r2, [r7, #48]	@ 0x30
 8005958:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800595a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800595c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800595e:	e841 2300 	strex	r3, r2, [r1]
 8005962:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005964:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005966:	2b00      	cmp	r3, #0
 8005968:	d1e3      	bne.n	8005932 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	2220      	movs	r2, #32
 800596e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	2200      	movs	r2, #0
 8005976:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	330c      	adds	r3, #12
 800597e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005980:	693b      	ldr	r3, [r7, #16]
 8005982:	e853 3f00 	ldrex	r3, [r3]
 8005986:	60fb      	str	r3, [r7, #12]
   return(result);
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	f023 0310 	bic.w	r3, r3, #16
 800598e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	330c      	adds	r3, #12
 8005998:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800599c:	61fa      	str	r2, [r7, #28]
 800599e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059a0:	69b9      	ldr	r1, [r7, #24]
 80059a2:	69fa      	ldr	r2, [r7, #28]
 80059a4:	e841 2300 	strex	r3, r2, [r1]
 80059a8:	617b      	str	r3, [r7, #20]
   return(result);
 80059aa:	697b      	ldr	r3, [r7, #20]
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d1e3      	bne.n	8005978 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2202      	movs	r2, #2
 80059b4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80059b6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80059ba:	4619      	mov	r1, r3
 80059bc:	6878      	ldr	r0, [r7, #4]
 80059be:	f7fb fda1 	bl	8001504 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80059c2:	e023      	b.n	8005a0c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80059c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d009      	beq.n	80059e4 <HAL_UART_IRQHandler+0x4f4>
 80059d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80059d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d003      	beq.n	80059e4 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80059dc:	6878      	ldr	r0, [r7, #4]
 80059de:	f000 facc 	bl	8005f7a <UART_Transmit_IT>
    return;
 80059e2:	e014      	b.n	8005a0e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80059e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d00e      	beq.n	8005a0e <HAL_UART_IRQHandler+0x51e>
 80059f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80059f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d008      	beq.n	8005a0e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80059fc:	6878      	ldr	r0, [r7, #4]
 80059fe:	f000 fb0b 	bl	8006018 <UART_EndTransmit_IT>
    return;
 8005a02:	e004      	b.n	8005a0e <HAL_UART_IRQHandler+0x51e>
    return;
 8005a04:	bf00      	nop
 8005a06:	e002      	b.n	8005a0e <HAL_UART_IRQHandler+0x51e>
      return;
 8005a08:	bf00      	nop
 8005a0a:	e000      	b.n	8005a0e <HAL_UART_IRQHandler+0x51e>
      return;
 8005a0c:	bf00      	nop
  }
}
 8005a0e:	37e8      	adds	r7, #232	@ 0xe8
 8005a10:	46bd      	mov	sp, r7
 8005a12:	bd80      	pop	{r7, pc}

08005a14 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005a14:	b480      	push	{r7}
 8005a16:	b083      	sub	sp, #12
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005a1c:	bf00      	nop
 8005a1e:	370c      	adds	r7, #12
 8005a20:	46bd      	mov	sp, r7
 8005a22:	bc80      	pop	{r7}
 8005a24:	4770      	bx	lr

08005a26 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005a26:	b480      	push	{r7}
 8005a28:	b083      	sub	sp, #12
 8005a2a:	af00      	add	r7, sp, #0
 8005a2c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005a2e:	bf00      	nop
 8005a30:	370c      	adds	r7, #12
 8005a32:	46bd      	mov	sp, r7
 8005a34:	bc80      	pop	{r7}
 8005a36:	4770      	bx	lr

08005a38 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005a38:	b480      	push	{r7}
 8005a3a:	b083      	sub	sp, #12
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005a40:	bf00      	nop
 8005a42:	370c      	adds	r7, #12
 8005a44:	46bd      	mov	sp, r7
 8005a46:	bc80      	pop	{r7}
 8005a48:	4770      	bx	lr

08005a4a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005a4a:	b480      	push	{r7}
 8005a4c:	b083      	sub	sp, #12
 8005a4e:	af00      	add	r7, sp, #0
 8005a50:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005a52:	bf00      	nop
 8005a54:	370c      	adds	r7, #12
 8005a56:	46bd      	mov	sp, r7
 8005a58:	bc80      	pop	{r7}
 8005a5a:	4770      	bx	lr

08005a5c <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005a5c:	b580      	push	{r7, lr}
 8005a5e:	b09c      	sub	sp, #112	@ 0x70
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a68:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	f003 0320 	and.w	r3, r3, #32
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d172      	bne.n	8005b5e <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8005a78:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005a7e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	330c      	adds	r3, #12
 8005a84:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a86:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005a88:	e853 3f00 	ldrex	r3, [r3]
 8005a8c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005a8e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005a90:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005a94:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005a96:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	330c      	adds	r3, #12
 8005a9c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8005a9e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005aa0:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005aa2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005aa4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005aa6:	e841 2300 	strex	r3, r2, [r1]
 8005aaa:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005aac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d1e5      	bne.n	8005a7e <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ab2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	3314      	adds	r3, #20
 8005ab8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005aba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005abc:	e853 3f00 	ldrex	r3, [r3]
 8005ac0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005ac2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ac4:	f023 0301 	bic.w	r3, r3, #1
 8005ac8:	667b      	str	r3, [r7, #100]	@ 0x64
 8005aca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	3314      	adds	r3, #20
 8005ad0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005ad2:	647a      	str	r2, [r7, #68]	@ 0x44
 8005ad4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ad6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005ad8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005ada:	e841 2300 	strex	r3, r2, [r1]
 8005ade:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005ae0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d1e5      	bne.n	8005ab2 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005ae6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	3314      	adds	r3, #20
 8005aec:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005aee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005af0:	e853 3f00 	ldrex	r3, [r3]
 8005af4:	623b      	str	r3, [r7, #32]
   return(result);
 8005af6:	6a3b      	ldr	r3, [r7, #32]
 8005af8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005afc:	663b      	str	r3, [r7, #96]	@ 0x60
 8005afe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	3314      	adds	r3, #20
 8005b04:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005b06:	633a      	str	r2, [r7, #48]	@ 0x30
 8005b08:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b0a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005b0c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005b0e:	e841 2300 	strex	r3, r2, [r1]
 8005b12:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005b14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d1e5      	bne.n	8005ae6 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005b1a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005b1c:	2220      	movs	r2, #32
 8005b1e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b22:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005b24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b26:	2b01      	cmp	r3, #1
 8005b28:	d119      	bne.n	8005b5e <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b2a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	330c      	adds	r3, #12
 8005b30:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b32:	693b      	ldr	r3, [r7, #16]
 8005b34:	e853 3f00 	ldrex	r3, [r3]
 8005b38:	60fb      	str	r3, [r7, #12]
   return(result);
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	f023 0310 	bic.w	r3, r3, #16
 8005b40:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005b42:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	330c      	adds	r3, #12
 8005b48:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8005b4a:	61fa      	str	r2, [r7, #28]
 8005b4c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b4e:	69b9      	ldr	r1, [r7, #24]
 8005b50:	69fa      	ldr	r2, [r7, #28]
 8005b52:	e841 2300 	strex	r3, r2, [r1]
 8005b56:	617b      	str	r3, [r7, #20]
   return(result);
 8005b58:	697b      	ldr	r3, [r7, #20]
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d1e5      	bne.n	8005b2a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005b5e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005b60:	2200      	movs	r2, #0
 8005b62:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b64:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005b66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b68:	2b01      	cmp	r3, #1
 8005b6a:	d106      	bne.n	8005b7a <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005b6c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005b6e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005b70:	4619      	mov	r1, r3
 8005b72:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8005b74:	f7fb fcc6 	bl	8001504 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005b78:	e002      	b.n	8005b80 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8005b7a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8005b7c:	f7ff ff53 	bl	8005a26 <HAL_UART_RxCpltCallback>
}
 8005b80:	bf00      	nop
 8005b82:	3770      	adds	r7, #112	@ 0x70
 8005b84:	46bd      	mov	sp, r7
 8005b86:	bd80      	pop	{r7, pc}

08005b88 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005b88:	b580      	push	{r7, lr}
 8005b8a:	b084      	sub	sp, #16
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b94:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	2201      	movs	r2, #1
 8005b9a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ba0:	2b01      	cmp	r3, #1
 8005ba2:	d108      	bne.n	8005bb6 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005ba8:	085b      	lsrs	r3, r3, #1
 8005baa:	b29b      	uxth	r3, r3
 8005bac:	4619      	mov	r1, r3
 8005bae:	68f8      	ldr	r0, [r7, #12]
 8005bb0:	f7fb fca8 	bl	8001504 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005bb4:	e002      	b.n	8005bbc <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8005bb6:	68f8      	ldr	r0, [r7, #12]
 8005bb8:	f7ff ff3e 	bl	8005a38 <HAL_UART_RxHalfCpltCallback>
}
 8005bbc:	bf00      	nop
 8005bbe:	3710      	adds	r7, #16
 8005bc0:	46bd      	mov	sp, r7
 8005bc2:	bd80      	pop	{r7, pc}

08005bc4 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	b084      	sub	sp, #16
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005bcc:	2300      	movs	r3, #0
 8005bce:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bd4:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005bd6:	68bb      	ldr	r3, [r7, #8]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	695b      	ldr	r3, [r3, #20]
 8005bdc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	bf14      	ite	ne
 8005be4:	2301      	movne	r3, #1
 8005be6:	2300      	moveq	r3, #0
 8005be8:	b2db      	uxtb	r3, r3
 8005bea:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005bec:	68bb      	ldr	r3, [r7, #8]
 8005bee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005bf2:	b2db      	uxtb	r3, r3
 8005bf4:	2b21      	cmp	r3, #33	@ 0x21
 8005bf6:	d108      	bne.n	8005c0a <UART_DMAError+0x46>
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d005      	beq.n	8005c0a <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8005bfe:	68bb      	ldr	r3, [r7, #8]
 8005c00:	2200      	movs	r2, #0
 8005c02:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8005c04:	68b8      	ldr	r0, [r7, #8]
 8005c06:	f000 f91b 	bl	8005e40 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005c0a:	68bb      	ldr	r3, [r7, #8]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	695b      	ldr	r3, [r3, #20]
 8005c10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	bf14      	ite	ne
 8005c18:	2301      	movne	r3, #1
 8005c1a:	2300      	moveq	r3, #0
 8005c1c:	b2db      	uxtb	r3, r3
 8005c1e:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005c20:	68bb      	ldr	r3, [r7, #8]
 8005c22:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005c26:	b2db      	uxtb	r3, r3
 8005c28:	2b22      	cmp	r3, #34	@ 0x22
 8005c2a:	d108      	bne.n	8005c3e <UART_DMAError+0x7a>
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d005      	beq.n	8005c3e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005c32:	68bb      	ldr	r3, [r7, #8]
 8005c34:	2200      	movs	r2, #0
 8005c36:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8005c38:	68b8      	ldr	r0, [r7, #8]
 8005c3a:	f000 f928 	bl	8005e8e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005c3e:	68bb      	ldr	r3, [r7, #8]
 8005c40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c42:	f043 0210 	orr.w	r2, r3, #16
 8005c46:	68bb      	ldr	r3, [r7, #8]
 8005c48:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005c4a:	68b8      	ldr	r0, [r7, #8]
 8005c4c:	f7ff fefd 	bl	8005a4a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005c50:	bf00      	nop
 8005c52:	3710      	adds	r7, #16
 8005c54:	46bd      	mov	sp, r7
 8005c56:	bd80      	pop	{r7, pc}

08005c58 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005c58:	b580      	push	{r7, lr}
 8005c5a:	b086      	sub	sp, #24
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	60f8      	str	r0, [r7, #12]
 8005c60:	60b9      	str	r1, [r7, #8]
 8005c62:	603b      	str	r3, [r7, #0]
 8005c64:	4613      	mov	r3, r2
 8005c66:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c68:	e03b      	b.n	8005ce2 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c6a:	6a3b      	ldr	r3, [r7, #32]
 8005c6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c70:	d037      	beq.n	8005ce2 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c72:	f7fc fd3f 	bl	80026f4 <HAL_GetTick>
 8005c76:	4602      	mov	r2, r0
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	1ad3      	subs	r3, r2, r3
 8005c7c:	6a3a      	ldr	r2, [r7, #32]
 8005c7e:	429a      	cmp	r2, r3
 8005c80:	d302      	bcc.n	8005c88 <UART_WaitOnFlagUntilTimeout+0x30>
 8005c82:	6a3b      	ldr	r3, [r7, #32]
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d101      	bne.n	8005c8c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005c88:	2303      	movs	r3, #3
 8005c8a:	e03a      	b.n	8005d02 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	68db      	ldr	r3, [r3, #12]
 8005c92:	f003 0304 	and.w	r3, r3, #4
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d023      	beq.n	8005ce2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005c9a:	68bb      	ldr	r3, [r7, #8]
 8005c9c:	2b80      	cmp	r3, #128	@ 0x80
 8005c9e:	d020      	beq.n	8005ce2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005ca0:	68bb      	ldr	r3, [r7, #8]
 8005ca2:	2b40      	cmp	r3, #64	@ 0x40
 8005ca4:	d01d      	beq.n	8005ce2 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f003 0308 	and.w	r3, r3, #8
 8005cb0:	2b08      	cmp	r3, #8
 8005cb2:	d116      	bne.n	8005ce2 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005cb4:	2300      	movs	r3, #0
 8005cb6:	617b      	str	r3, [r7, #20]
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	617b      	str	r3, [r7, #20]
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	685b      	ldr	r3, [r3, #4]
 8005cc6:	617b      	str	r3, [r7, #20]
 8005cc8:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005cca:	68f8      	ldr	r0, [r7, #12]
 8005ccc:	f000 f8df 	bl	8005e8e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	2208      	movs	r2, #8
 8005cd4:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	2200      	movs	r2, #0
 8005cda:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005cde:	2301      	movs	r3, #1
 8005ce0:	e00f      	b.n	8005d02 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	681a      	ldr	r2, [r3, #0]
 8005ce8:	68bb      	ldr	r3, [r7, #8]
 8005cea:	4013      	ands	r3, r2
 8005cec:	68ba      	ldr	r2, [r7, #8]
 8005cee:	429a      	cmp	r2, r3
 8005cf0:	bf0c      	ite	eq
 8005cf2:	2301      	moveq	r3, #1
 8005cf4:	2300      	movne	r3, #0
 8005cf6:	b2db      	uxtb	r3, r3
 8005cf8:	461a      	mov	r2, r3
 8005cfa:	79fb      	ldrb	r3, [r7, #7]
 8005cfc:	429a      	cmp	r2, r3
 8005cfe:	d0b4      	beq.n	8005c6a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005d00:	2300      	movs	r3, #0
}
 8005d02:	4618      	mov	r0, r3
 8005d04:	3718      	adds	r7, #24
 8005d06:	46bd      	mov	sp, r7
 8005d08:	bd80      	pop	{r7, pc}
	...

08005d0c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005d0c:	b580      	push	{r7, lr}
 8005d0e:	b098      	sub	sp, #96	@ 0x60
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	60f8      	str	r0, [r7, #12]
 8005d14:	60b9      	str	r1, [r7, #8]
 8005d16:	4613      	mov	r3, r2
 8005d18:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8005d1a:	68ba      	ldr	r2, [r7, #8]
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	88fa      	ldrh	r2, [r7, #6]
 8005d24:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	2200      	movs	r2, #0
 8005d2a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	2222      	movs	r2, #34	@ 0x22
 8005d30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d38:	4a3e      	ldr	r2, [pc, #248]	@ (8005e34 <UART_Start_Receive_DMA+0x128>)
 8005d3a:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d40:	4a3d      	ldr	r2, [pc, #244]	@ (8005e38 <UART_Start_Receive_DMA+0x12c>)
 8005d42:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d48:	4a3c      	ldr	r2, [pc, #240]	@ (8005e3c <UART_Start_Receive_DMA+0x130>)
 8005d4a:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d50:	2200      	movs	r2, #0
 8005d52:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8005d54:	f107 0308 	add.w	r3, r7, #8
 8005d58:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	3304      	adds	r3, #4
 8005d64:	4619      	mov	r1, r3
 8005d66:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005d68:	681a      	ldr	r2, [r3, #0]
 8005d6a:	88fb      	ldrh	r3, [r7, #6]
 8005d6c:	f7fc fe58 	bl	8002a20 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8005d70:	2300      	movs	r3, #0
 8005d72:	613b      	str	r3, [r7, #16]
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	613b      	str	r3, [r7, #16]
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	685b      	ldr	r3, [r3, #4]
 8005d82:	613b      	str	r3, [r7, #16]
 8005d84:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	691b      	ldr	r3, [r3, #16]
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d019      	beq.n	8005dc2 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	330c      	adds	r3, #12
 8005d94:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d96:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005d98:	e853 3f00 	ldrex	r3, [r3]
 8005d9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005d9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005da0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005da4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	330c      	adds	r3, #12
 8005dac:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005dae:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8005db0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005db2:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8005db4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005db6:	e841 2300 	strex	r3, r2, [r1]
 8005dba:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005dbc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d1e5      	bne.n	8005d8e <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	3314      	adds	r3, #20
 8005dc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dcc:	e853 3f00 	ldrex	r3, [r3]
 8005dd0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005dd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dd4:	f043 0301 	orr.w	r3, r3, #1
 8005dd8:	657b      	str	r3, [r7, #84]	@ 0x54
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	3314      	adds	r3, #20
 8005de0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005de2:	63ba      	str	r2, [r7, #56]	@ 0x38
 8005de4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005de6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8005de8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005dea:	e841 2300 	strex	r3, r2, [r1]
 8005dee:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005df0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d1e5      	bne.n	8005dc2 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	3314      	adds	r3, #20
 8005dfc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dfe:	69bb      	ldr	r3, [r7, #24]
 8005e00:	e853 3f00 	ldrex	r3, [r3]
 8005e04:	617b      	str	r3, [r7, #20]
   return(result);
 8005e06:	697b      	ldr	r3, [r7, #20]
 8005e08:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005e0c:	653b      	str	r3, [r7, #80]	@ 0x50
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	3314      	adds	r3, #20
 8005e14:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005e16:	627a      	str	r2, [r7, #36]	@ 0x24
 8005e18:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e1a:	6a39      	ldr	r1, [r7, #32]
 8005e1c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e1e:	e841 2300 	strex	r3, r2, [r1]
 8005e22:	61fb      	str	r3, [r7, #28]
   return(result);
 8005e24:	69fb      	ldr	r3, [r7, #28]
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d1e5      	bne.n	8005df6 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8005e2a:	2300      	movs	r3, #0
}
 8005e2c:	4618      	mov	r0, r3
 8005e2e:	3760      	adds	r7, #96	@ 0x60
 8005e30:	46bd      	mov	sp, r7
 8005e32:	bd80      	pop	{r7, pc}
 8005e34:	08005a5d 	.word	0x08005a5d
 8005e38:	08005b89 	.word	0x08005b89
 8005e3c:	08005bc5 	.word	0x08005bc5

08005e40 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005e40:	b480      	push	{r7}
 8005e42:	b089      	sub	sp, #36	@ 0x24
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	330c      	adds	r3, #12
 8005e4e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	e853 3f00 	ldrex	r3, [r3]
 8005e56:	60bb      	str	r3, [r7, #8]
   return(result);
 8005e58:	68bb      	ldr	r3, [r7, #8]
 8005e5a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005e5e:	61fb      	str	r3, [r7, #28]
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	330c      	adds	r3, #12
 8005e66:	69fa      	ldr	r2, [r7, #28]
 8005e68:	61ba      	str	r2, [r7, #24]
 8005e6a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e6c:	6979      	ldr	r1, [r7, #20]
 8005e6e:	69ba      	ldr	r2, [r7, #24]
 8005e70:	e841 2300 	strex	r3, r2, [r1]
 8005e74:	613b      	str	r3, [r7, #16]
   return(result);
 8005e76:	693b      	ldr	r3, [r7, #16]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d1e5      	bne.n	8005e48 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	2220      	movs	r2, #32
 8005e80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8005e84:	bf00      	nop
 8005e86:	3724      	adds	r7, #36	@ 0x24
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	bc80      	pop	{r7}
 8005e8c:	4770      	bx	lr

08005e8e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005e8e:	b480      	push	{r7}
 8005e90:	b095      	sub	sp, #84	@ 0x54
 8005e92:	af00      	add	r7, sp, #0
 8005e94:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	330c      	adds	r3, #12
 8005e9c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ea0:	e853 3f00 	ldrex	r3, [r3]
 8005ea4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005ea6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ea8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005eac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	330c      	adds	r3, #12
 8005eb4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005eb6:	643a      	str	r2, [r7, #64]	@ 0x40
 8005eb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eba:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005ebc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005ebe:	e841 2300 	strex	r3, r2, [r1]
 8005ec2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005ec4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d1e5      	bne.n	8005e96 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	3314      	adds	r3, #20
 8005ed0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ed2:	6a3b      	ldr	r3, [r7, #32]
 8005ed4:	e853 3f00 	ldrex	r3, [r3]
 8005ed8:	61fb      	str	r3, [r7, #28]
   return(result);
 8005eda:	69fb      	ldr	r3, [r7, #28]
 8005edc:	f023 0301 	bic.w	r3, r3, #1
 8005ee0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	3314      	adds	r3, #20
 8005ee8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005eea:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005eec:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eee:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005ef0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005ef2:	e841 2300 	strex	r3, r2, [r1]
 8005ef6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005ef8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d1e5      	bne.n	8005eca <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f02:	2b01      	cmp	r3, #1
 8005f04:	d119      	bne.n	8005f3a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	330c      	adds	r3, #12
 8005f0c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	e853 3f00 	ldrex	r3, [r3]
 8005f14:	60bb      	str	r3, [r7, #8]
   return(result);
 8005f16:	68bb      	ldr	r3, [r7, #8]
 8005f18:	f023 0310 	bic.w	r3, r3, #16
 8005f1c:	647b      	str	r3, [r7, #68]	@ 0x44
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	330c      	adds	r3, #12
 8005f24:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005f26:	61ba      	str	r2, [r7, #24]
 8005f28:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f2a:	6979      	ldr	r1, [r7, #20]
 8005f2c:	69ba      	ldr	r2, [r7, #24]
 8005f2e:	e841 2300 	strex	r3, r2, [r1]
 8005f32:	613b      	str	r3, [r7, #16]
   return(result);
 8005f34:	693b      	ldr	r3, [r7, #16]
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d1e5      	bne.n	8005f06 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	2220      	movs	r2, #32
 8005f3e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	2200      	movs	r2, #0
 8005f46:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005f48:	bf00      	nop
 8005f4a:	3754      	adds	r7, #84	@ 0x54
 8005f4c:	46bd      	mov	sp, r7
 8005f4e:	bc80      	pop	{r7}
 8005f50:	4770      	bx	lr

08005f52 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005f52:	b580      	push	{r7, lr}
 8005f54:	b084      	sub	sp, #16
 8005f56:	af00      	add	r7, sp, #0
 8005f58:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f5e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	2200      	movs	r2, #0
 8005f64:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	2200      	movs	r2, #0
 8005f6a:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005f6c:	68f8      	ldr	r0, [r7, #12]
 8005f6e:	f7ff fd6c 	bl	8005a4a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005f72:	bf00      	nop
 8005f74:	3710      	adds	r7, #16
 8005f76:	46bd      	mov	sp, r7
 8005f78:	bd80      	pop	{r7, pc}

08005f7a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005f7a:	b480      	push	{r7}
 8005f7c:	b085      	sub	sp, #20
 8005f7e:	af00      	add	r7, sp, #0
 8005f80:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005f88:	b2db      	uxtb	r3, r3
 8005f8a:	2b21      	cmp	r3, #33	@ 0x21
 8005f8c:	d13e      	bne.n	800600c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	689b      	ldr	r3, [r3, #8]
 8005f92:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f96:	d114      	bne.n	8005fc2 <UART_Transmit_IT+0x48>
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	691b      	ldr	r3, [r3, #16]
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d110      	bne.n	8005fc2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	6a1b      	ldr	r3, [r3, #32]
 8005fa4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	881b      	ldrh	r3, [r3, #0]
 8005faa:	461a      	mov	r2, r3
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005fb4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	6a1b      	ldr	r3, [r3, #32]
 8005fba:	1c9a      	adds	r2, r3, #2
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	621a      	str	r2, [r3, #32]
 8005fc0:	e008      	b.n	8005fd4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	6a1b      	ldr	r3, [r3, #32]
 8005fc6:	1c59      	adds	r1, r3, #1
 8005fc8:	687a      	ldr	r2, [r7, #4]
 8005fca:	6211      	str	r1, [r2, #32]
 8005fcc:	781a      	ldrb	r2, [r3, #0]
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005fd8:	b29b      	uxth	r3, r3
 8005fda:	3b01      	subs	r3, #1
 8005fdc:	b29b      	uxth	r3, r3
 8005fde:	687a      	ldr	r2, [r7, #4]
 8005fe0:	4619      	mov	r1, r3
 8005fe2:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d10f      	bne.n	8006008 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	68da      	ldr	r2, [r3, #12]
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005ff6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	68da      	ldr	r2, [r3, #12]
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006006:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006008:	2300      	movs	r3, #0
 800600a:	e000      	b.n	800600e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800600c:	2302      	movs	r3, #2
  }
}
 800600e:	4618      	mov	r0, r3
 8006010:	3714      	adds	r7, #20
 8006012:	46bd      	mov	sp, r7
 8006014:	bc80      	pop	{r7}
 8006016:	4770      	bx	lr

08006018 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006018:	b580      	push	{r7, lr}
 800601a:	b082      	sub	sp, #8
 800601c:	af00      	add	r7, sp, #0
 800601e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	68da      	ldr	r2, [r3, #12]
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800602e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2220      	movs	r2, #32
 8006034:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006038:	6878      	ldr	r0, [r7, #4]
 800603a:	f7ff fceb 	bl	8005a14 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800603e:	2300      	movs	r3, #0
}
 8006040:	4618      	mov	r0, r3
 8006042:	3708      	adds	r7, #8
 8006044:	46bd      	mov	sp, r7
 8006046:	bd80      	pop	{r7, pc}

08006048 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006048:	b580      	push	{r7, lr}
 800604a:	b08c      	sub	sp, #48	@ 0x30
 800604c:	af00      	add	r7, sp, #0
 800604e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006056:	b2db      	uxtb	r3, r3
 8006058:	2b22      	cmp	r3, #34	@ 0x22
 800605a:	f040 80ae 	bne.w	80061ba <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	689b      	ldr	r3, [r3, #8]
 8006062:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006066:	d117      	bne.n	8006098 <UART_Receive_IT+0x50>
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	691b      	ldr	r3, [r3, #16]
 800606c:	2b00      	cmp	r3, #0
 800606e:	d113      	bne.n	8006098 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006070:	2300      	movs	r3, #0
 8006072:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006078:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	685b      	ldr	r3, [r3, #4]
 8006080:	b29b      	uxth	r3, r3
 8006082:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006086:	b29a      	uxth	r2, r3
 8006088:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800608a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006090:	1c9a      	adds	r2, r3, #2
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	629a      	str	r2, [r3, #40]	@ 0x28
 8006096:	e026      	b.n	80060e6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800609c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800609e:	2300      	movs	r3, #0
 80060a0:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	689b      	ldr	r3, [r3, #8]
 80060a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80060aa:	d007      	beq.n	80060bc <UART_Receive_IT+0x74>
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	689b      	ldr	r3, [r3, #8]
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d10a      	bne.n	80060ca <UART_Receive_IT+0x82>
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	691b      	ldr	r3, [r3, #16]
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d106      	bne.n	80060ca <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	685b      	ldr	r3, [r3, #4]
 80060c2:	b2da      	uxtb	r2, r3
 80060c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060c6:	701a      	strb	r2, [r3, #0]
 80060c8:	e008      	b.n	80060dc <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	685b      	ldr	r3, [r3, #4]
 80060d0:	b2db      	uxtb	r3, r3
 80060d2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80060d6:	b2da      	uxtb	r2, r3
 80060d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060da:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060e0:	1c5a      	adds	r2, r3, #1
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80060ea:	b29b      	uxth	r3, r3
 80060ec:	3b01      	subs	r3, #1
 80060ee:	b29b      	uxth	r3, r3
 80060f0:	687a      	ldr	r2, [r7, #4]
 80060f2:	4619      	mov	r1, r3
 80060f4:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d15d      	bne.n	80061b6 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	68da      	ldr	r2, [r3, #12]
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	f022 0220 	bic.w	r2, r2, #32
 8006108:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	68da      	ldr	r2, [r3, #12]
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006118:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	695a      	ldr	r2, [r3, #20]
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f022 0201 	bic.w	r2, r2, #1
 8006128:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	2220      	movs	r2, #32
 800612e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	2200      	movs	r2, #0
 8006136:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800613c:	2b01      	cmp	r3, #1
 800613e:	d135      	bne.n	80061ac <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2200      	movs	r2, #0
 8006144:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	330c      	adds	r3, #12
 800614c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800614e:	697b      	ldr	r3, [r7, #20]
 8006150:	e853 3f00 	ldrex	r3, [r3]
 8006154:	613b      	str	r3, [r7, #16]
   return(result);
 8006156:	693b      	ldr	r3, [r7, #16]
 8006158:	f023 0310 	bic.w	r3, r3, #16
 800615c:	627b      	str	r3, [r7, #36]	@ 0x24
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	330c      	adds	r3, #12
 8006164:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006166:	623a      	str	r2, [r7, #32]
 8006168:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800616a:	69f9      	ldr	r1, [r7, #28]
 800616c:	6a3a      	ldr	r2, [r7, #32]
 800616e:	e841 2300 	strex	r3, r2, [r1]
 8006172:	61bb      	str	r3, [r7, #24]
   return(result);
 8006174:	69bb      	ldr	r3, [r7, #24]
 8006176:	2b00      	cmp	r3, #0
 8006178:	d1e5      	bne.n	8006146 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f003 0310 	and.w	r3, r3, #16
 8006184:	2b10      	cmp	r3, #16
 8006186:	d10a      	bne.n	800619e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006188:	2300      	movs	r3, #0
 800618a:	60fb      	str	r3, [r7, #12]
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	60fb      	str	r3, [r7, #12]
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	685b      	ldr	r3, [r3, #4]
 800619a:	60fb      	str	r3, [r7, #12]
 800619c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80061a2:	4619      	mov	r1, r3
 80061a4:	6878      	ldr	r0, [r7, #4]
 80061a6:	f7fb f9ad 	bl	8001504 <HAL_UARTEx_RxEventCallback>
 80061aa:	e002      	b.n	80061b2 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80061ac:	6878      	ldr	r0, [r7, #4]
 80061ae:	f7ff fc3a 	bl	8005a26 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80061b2:	2300      	movs	r3, #0
 80061b4:	e002      	b.n	80061bc <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80061b6:	2300      	movs	r3, #0
 80061b8:	e000      	b.n	80061bc <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80061ba:	2302      	movs	r3, #2
  }
}
 80061bc:	4618      	mov	r0, r3
 80061be:	3730      	adds	r7, #48	@ 0x30
 80061c0:	46bd      	mov	sp, r7
 80061c2:	bd80      	pop	{r7, pc}

080061c4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80061c4:	b580      	push	{r7, lr}
 80061c6:	b084      	sub	sp, #16
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	691b      	ldr	r3, [r3, #16]
 80061d2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	68da      	ldr	r2, [r3, #12]
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	430a      	orrs	r2, r1
 80061e0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	689a      	ldr	r2, [r3, #8]
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	691b      	ldr	r3, [r3, #16]
 80061ea:	431a      	orrs	r2, r3
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	695b      	ldr	r3, [r3, #20]
 80061f0:	4313      	orrs	r3, r2
 80061f2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	68db      	ldr	r3, [r3, #12]
 80061fa:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80061fe:	f023 030c 	bic.w	r3, r3, #12
 8006202:	687a      	ldr	r2, [r7, #4]
 8006204:	6812      	ldr	r2, [r2, #0]
 8006206:	68b9      	ldr	r1, [r7, #8]
 8006208:	430b      	orrs	r3, r1
 800620a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	695b      	ldr	r3, [r3, #20]
 8006212:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	699a      	ldr	r2, [r3, #24]
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	430a      	orrs	r2, r1
 8006220:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	4a2c      	ldr	r2, [pc, #176]	@ (80062d8 <UART_SetConfig+0x114>)
 8006228:	4293      	cmp	r3, r2
 800622a:	d103      	bne.n	8006234 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800622c:	f7fe fc08 	bl	8004a40 <HAL_RCC_GetPCLK2Freq>
 8006230:	60f8      	str	r0, [r7, #12]
 8006232:	e002      	b.n	800623a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006234:	f7fe fbf0 	bl	8004a18 <HAL_RCC_GetPCLK1Freq>
 8006238:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800623a:	68fa      	ldr	r2, [r7, #12]
 800623c:	4613      	mov	r3, r2
 800623e:	009b      	lsls	r3, r3, #2
 8006240:	4413      	add	r3, r2
 8006242:	009a      	lsls	r2, r3, #2
 8006244:	441a      	add	r2, r3
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	685b      	ldr	r3, [r3, #4]
 800624a:	009b      	lsls	r3, r3, #2
 800624c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006250:	4a22      	ldr	r2, [pc, #136]	@ (80062dc <UART_SetConfig+0x118>)
 8006252:	fba2 2303 	umull	r2, r3, r2, r3
 8006256:	095b      	lsrs	r3, r3, #5
 8006258:	0119      	lsls	r1, r3, #4
 800625a:	68fa      	ldr	r2, [r7, #12]
 800625c:	4613      	mov	r3, r2
 800625e:	009b      	lsls	r3, r3, #2
 8006260:	4413      	add	r3, r2
 8006262:	009a      	lsls	r2, r3, #2
 8006264:	441a      	add	r2, r3
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	685b      	ldr	r3, [r3, #4]
 800626a:	009b      	lsls	r3, r3, #2
 800626c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006270:	4b1a      	ldr	r3, [pc, #104]	@ (80062dc <UART_SetConfig+0x118>)
 8006272:	fba3 0302 	umull	r0, r3, r3, r2
 8006276:	095b      	lsrs	r3, r3, #5
 8006278:	2064      	movs	r0, #100	@ 0x64
 800627a:	fb00 f303 	mul.w	r3, r0, r3
 800627e:	1ad3      	subs	r3, r2, r3
 8006280:	011b      	lsls	r3, r3, #4
 8006282:	3332      	adds	r3, #50	@ 0x32
 8006284:	4a15      	ldr	r2, [pc, #84]	@ (80062dc <UART_SetConfig+0x118>)
 8006286:	fba2 2303 	umull	r2, r3, r2, r3
 800628a:	095b      	lsrs	r3, r3, #5
 800628c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006290:	4419      	add	r1, r3
 8006292:	68fa      	ldr	r2, [r7, #12]
 8006294:	4613      	mov	r3, r2
 8006296:	009b      	lsls	r3, r3, #2
 8006298:	4413      	add	r3, r2
 800629a:	009a      	lsls	r2, r3, #2
 800629c:	441a      	add	r2, r3
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	685b      	ldr	r3, [r3, #4]
 80062a2:	009b      	lsls	r3, r3, #2
 80062a4:	fbb2 f2f3 	udiv	r2, r2, r3
 80062a8:	4b0c      	ldr	r3, [pc, #48]	@ (80062dc <UART_SetConfig+0x118>)
 80062aa:	fba3 0302 	umull	r0, r3, r3, r2
 80062ae:	095b      	lsrs	r3, r3, #5
 80062b0:	2064      	movs	r0, #100	@ 0x64
 80062b2:	fb00 f303 	mul.w	r3, r0, r3
 80062b6:	1ad3      	subs	r3, r2, r3
 80062b8:	011b      	lsls	r3, r3, #4
 80062ba:	3332      	adds	r3, #50	@ 0x32
 80062bc:	4a07      	ldr	r2, [pc, #28]	@ (80062dc <UART_SetConfig+0x118>)
 80062be:	fba2 2303 	umull	r2, r3, r2, r3
 80062c2:	095b      	lsrs	r3, r3, #5
 80062c4:	f003 020f 	and.w	r2, r3, #15
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	440a      	add	r2, r1
 80062ce:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80062d0:	bf00      	nop
 80062d2:	3710      	adds	r7, #16
 80062d4:	46bd      	mov	sp, r7
 80062d6:	bd80      	pop	{r7, pc}
 80062d8:	40013800 	.word	0x40013800
 80062dc:	51eb851f 	.word	0x51eb851f

080062e0 <__cvt>:
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80062e6:	461d      	mov	r5, r3
 80062e8:	bfbb      	ittet	lt
 80062ea:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 80062ee:	461d      	movlt	r5, r3
 80062f0:	2300      	movge	r3, #0
 80062f2:	232d      	movlt	r3, #45	@ 0x2d
 80062f4:	b088      	sub	sp, #32
 80062f6:	4614      	mov	r4, r2
 80062f8:	bfb8      	it	lt
 80062fa:	4614      	movlt	r4, r2
 80062fc:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80062fe:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8006300:	7013      	strb	r3, [r2, #0]
 8006302:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006304:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8006308:	f023 0820 	bic.w	r8, r3, #32
 800630c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006310:	d005      	beq.n	800631e <__cvt+0x3e>
 8006312:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006316:	d100      	bne.n	800631a <__cvt+0x3a>
 8006318:	3601      	adds	r6, #1
 800631a:	2302      	movs	r3, #2
 800631c:	e000      	b.n	8006320 <__cvt+0x40>
 800631e:	2303      	movs	r3, #3
 8006320:	aa07      	add	r2, sp, #28
 8006322:	9204      	str	r2, [sp, #16]
 8006324:	aa06      	add	r2, sp, #24
 8006326:	e9cd a202 	strd	sl, r2, [sp, #8]
 800632a:	e9cd 3600 	strd	r3, r6, [sp]
 800632e:	4622      	mov	r2, r4
 8006330:	462b      	mov	r3, r5
 8006332:	f001 f949 	bl	80075c8 <_dtoa_r>
 8006336:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800633a:	4607      	mov	r7, r0
 800633c:	d119      	bne.n	8006372 <__cvt+0x92>
 800633e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006340:	07db      	lsls	r3, r3, #31
 8006342:	d50e      	bpl.n	8006362 <__cvt+0x82>
 8006344:	eb00 0906 	add.w	r9, r0, r6
 8006348:	2200      	movs	r2, #0
 800634a:	2300      	movs	r3, #0
 800634c:	4620      	mov	r0, r4
 800634e:	4629      	mov	r1, r5
 8006350:	f7fa fb34 	bl	80009bc <__aeabi_dcmpeq>
 8006354:	b108      	cbz	r0, 800635a <__cvt+0x7a>
 8006356:	f8cd 901c 	str.w	r9, [sp, #28]
 800635a:	2230      	movs	r2, #48	@ 0x30
 800635c:	9b07      	ldr	r3, [sp, #28]
 800635e:	454b      	cmp	r3, r9
 8006360:	d31e      	bcc.n	80063a0 <__cvt+0xc0>
 8006362:	4638      	mov	r0, r7
 8006364:	9b07      	ldr	r3, [sp, #28]
 8006366:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8006368:	1bdb      	subs	r3, r3, r7
 800636a:	6013      	str	r3, [r2, #0]
 800636c:	b008      	add	sp, #32
 800636e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006372:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006376:	eb00 0906 	add.w	r9, r0, r6
 800637a:	d1e5      	bne.n	8006348 <__cvt+0x68>
 800637c:	7803      	ldrb	r3, [r0, #0]
 800637e:	2b30      	cmp	r3, #48	@ 0x30
 8006380:	d10a      	bne.n	8006398 <__cvt+0xb8>
 8006382:	2200      	movs	r2, #0
 8006384:	2300      	movs	r3, #0
 8006386:	4620      	mov	r0, r4
 8006388:	4629      	mov	r1, r5
 800638a:	f7fa fb17 	bl	80009bc <__aeabi_dcmpeq>
 800638e:	b918      	cbnz	r0, 8006398 <__cvt+0xb8>
 8006390:	f1c6 0601 	rsb	r6, r6, #1
 8006394:	f8ca 6000 	str.w	r6, [sl]
 8006398:	f8da 3000 	ldr.w	r3, [sl]
 800639c:	4499      	add	r9, r3
 800639e:	e7d3      	b.n	8006348 <__cvt+0x68>
 80063a0:	1c59      	adds	r1, r3, #1
 80063a2:	9107      	str	r1, [sp, #28]
 80063a4:	701a      	strb	r2, [r3, #0]
 80063a6:	e7d9      	b.n	800635c <__cvt+0x7c>

080063a8 <__exponent>:
 80063a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80063aa:	2900      	cmp	r1, #0
 80063ac:	bfb6      	itet	lt
 80063ae:	232d      	movlt	r3, #45	@ 0x2d
 80063b0:	232b      	movge	r3, #43	@ 0x2b
 80063b2:	4249      	neglt	r1, r1
 80063b4:	2909      	cmp	r1, #9
 80063b6:	7002      	strb	r2, [r0, #0]
 80063b8:	7043      	strb	r3, [r0, #1]
 80063ba:	dd29      	ble.n	8006410 <__exponent+0x68>
 80063bc:	f10d 0307 	add.w	r3, sp, #7
 80063c0:	461d      	mov	r5, r3
 80063c2:	270a      	movs	r7, #10
 80063c4:	fbb1 f6f7 	udiv	r6, r1, r7
 80063c8:	461a      	mov	r2, r3
 80063ca:	fb07 1416 	mls	r4, r7, r6, r1
 80063ce:	3430      	adds	r4, #48	@ 0x30
 80063d0:	f802 4c01 	strb.w	r4, [r2, #-1]
 80063d4:	460c      	mov	r4, r1
 80063d6:	2c63      	cmp	r4, #99	@ 0x63
 80063d8:	4631      	mov	r1, r6
 80063da:	f103 33ff 	add.w	r3, r3, #4294967295
 80063de:	dcf1      	bgt.n	80063c4 <__exponent+0x1c>
 80063e0:	3130      	adds	r1, #48	@ 0x30
 80063e2:	1e94      	subs	r4, r2, #2
 80063e4:	f803 1c01 	strb.w	r1, [r3, #-1]
 80063e8:	4623      	mov	r3, r4
 80063ea:	1c41      	adds	r1, r0, #1
 80063ec:	42ab      	cmp	r3, r5
 80063ee:	d30a      	bcc.n	8006406 <__exponent+0x5e>
 80063f0:	f10d 0309 	add.w	r3, sp, #9
 80063f4:	1a9b      	subs	r3, r3, r2
 80063f6:	42ac      	cmp	r4, r5
 80063f8:	bf88      	it	hi
 80063fa:	2300      	movhi	r3, #0
 80063fc:	3302      	adds	r3, #2
 80063fe:	4403      	add	r3, r0
 8006400:	1a18      	subs	r0, r3, r0
 8006402:	b003      	add	sp, #12
 8006404:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006406:	f813 6b01 	ldrb.w	r6, [r3], #1
 800640a:	f801 6f01 	strb.w	r6, [r1, #1]!
 800640e:	e7ed      	b.n	80063ec <__exponent+0x44>
 8006410:	2330      	movs	r3, #48	@ 0x30
 8006412:	3130      	adds	r1, #48	@ 0x30
 8006414:	7083      	strb	r3, [r0, #2]
 8006416:	70c1      	strb	r1, [r0, #3]
 8006418:	1d03      	adds	r3, r0, #4
 800641a:	e7f1      	b.n	8006400 <__exponent+0x58>

0800641c <_printf_float>:
 800641c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006420:	b091      	sub	sp, #68	@ 0x44
 8006422:	460c      	mov	r4, r1
 8006424:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8006428:	4616      	mov	r6, r2
 800642a:	461f      	mov	r7, r3
 800642c:	4605      	mov	r5, r0
 800642e:	f000 ff9b 	bl	8007368 <_localeconv_r>
 8006432:	6803      	ldr	r3, [r0, #0]
 8006434:	4618      	mov	r0, r3
 8006436:	9308      	str	r3, [sp, #32]
 8006438:	f7f9 fe94 	bl	8000164 <strlen>
 800643c:	2300      	movs	r3, #0
 800643e:	930e      	str	r3, [sp, #56]	@ 0x38
 8006440:	f8d8 3000 	ldr.w	r3, [r8]
 8006444:	9009      	str	r0, [sp, #36]	@ 0x24
 8006446:	3307      	adds	r3, #7
 8006448:	f023 0307 	bic.w	r3, r3, #7
 800644c:	f103 0208 	add.w	r2, r3, #8
 8006450:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006454:	f8d4 b000 	ldr.w	fp, [r4]
 8006458:	f8c8 2000 	str.w	r2, [r8]
 800645c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006460:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006464:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006466:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800646a:	f04f 32ff 	mov.w	r2, #4294967295
 800646e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006472:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006476:	4b9c      	ldr	r3, [pc, #624]	@ (80066e8 <_printf_float+0x2cc>)
 8006478:	f7fa fad2 	bl	8000a20 <__aeabi_dcmpun>
 800647c:	bb70      	cbnz	r0, 80064dc <_printf_float+0xc0>
 800647e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006482:	f04f 32ff 	mov.w	r2, #4294967295
 8006486:	4b98      	ldr	r3, [pc, #608]	@ (80066e8 <_printf_float+0x2cc>)
 8006488:	f7fa faac 	bl	80009e4 <__aeabi_dcmple>
 800648c:	bb30      	cbnz	r0, 80064dc <_printf_float+0xc0>
 800648e:	2200      	movs	r2, #0
 8006490:	2300      	movs	r3, #0
 8006492:	4640      	mov	r0, r8
 8006494:	4649      	mov	r1, r9
 8006496:	f7fa fa9b 	bl	80009d0 <__aeabi_dcmplt>
 800649a:	b110      	cbz	r0, 80064a2 <_printf_float+0x86>
 800649c:	232d      	movs	r3, #45	@ 0x2d
 800649e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80064a2:	4a92      	ldr	r2, [pc, #584]	@ (80066ec <_printf_float+0x2d0>)
 80064a4:	4b92      	ldr	r3, [pc, #584]	@ (80066f0 <_printf_float+0x2d4>)
 80064a6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80064aa:	bf8c      	ite	hi
 80064ac:	4690      	movhi	r8, r2
 80064ae:	4698      	movls	r8, r3
 80064b0:	2303      	movs	r3, #3
 80064b2:	f04f 0900 	mov.w	r9, #0
 80064b6:	6123      	str	r3, [r4, #16]
 80064b8:	f02b 0304 	bic.w	r3, fp, #4
 80064bc:	6023      	str	r3, [r4, #0]
 80064be:	4633      	mov	r3, r6
 80064c0:	4621      	mov	r1, r4
 80064c2:	4628      	mov	r0, r5
 80064c4:	9700      	str	r7, [sp, #0]
 80064c6:	aa0f      	add	r2, sp, #60	@ 0x3c
 80064c8:	f000 f9d4 	bl	8006874 <_printf_common>
 80064cc:	3001      	adds	r0, #1
 80064ce:	f040 8090 	bne.w	80065f2 <_printf_float+0x1d6>
 80064d2:	f04f 30ff 	mov.w	r0, #4294967295
 80064d6:	b011      	add	sp, #68	@ 0x44
 80064d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064dc:	4642      	mov	r2, r8
 80064de:	464b      	mov	r3, r9
 80064e0:	4640      	mov	r0, r8
 80064e2:	4649      	mov	r1, r9
 80064e4:	f7fa fa9c 	bl	8000a20 <__aeabi_dcmpun>
 80064e8:	b148      	cbz	r0, 80064fe <_printf_float+0xe2>
 80064ea:	464b      	mov	r3, r9
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	bfb8      	it	lt
 80064f0:	232d      	movlt	r3, #45	@ 0x2d
 80064f2:	4a80      	ldr	r2, [pc, #512]	@ (80066f4 <_printf_float+0x2d8>)
 80064f4:	bfb8      	it	lt
 80064f6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80064fa:	4b7f      	ldr	r3, [pc, #508]	@ (80066f8 <_printf_float+0x2dc>)
 80064fc:	e7d3      	b.n	80064a6 <_printf_float+0x8a>
 80064fe:	6863      	ldr	r3, [r4, #4]
 8006500:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8006504:	1c5a      	adds	r2, r3, #1
 8006506:	d13f      	bne.n	8006588 <_printf_float+0x16c>
 8006508:	2306      	movs	r3, #6
 800650a:	6063      	str	r3, [r4, #4]
 800650c:	2200      	movs	r2, #0
 800650e:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8006512:	6023      	str	r3, [r4, #0]
 8006514:	9206      	str	r2, [sp, #24]
 8006516:	aa0e      	add	r2, sp, #56	@ 0x38
 8006518:	e9cd a204 	strd	sl, r2, [sp, #16]
 800651c:	aa0d      	add	r2, sp, #52	@ 0x34
 800651e:	9203      	str	r2, [sp, #12]
 8006520:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8006524:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8006528:	6863      	ldr	r3, [r4, #4]
 800652a:	4642      	mov	r2, r8
 800652c:	9300      	str	r3, [sp, #0]
 800652e:	4628      	mov	r0, r5
 8006530:	464b      	mov	r3, r9
 8006532:	910a      	str	r1, [sp, #40]	@ 0x28
 8006534:	f7ff fed4 	bl	80062e0 <__cvt>
 8006538:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800653a:	4680      	mov	r8, r0
 800653c:	2947      	cmp	r1, #71	@ 0x47
 800653e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8006540:	d128      	bne.n	8006594 <_printf_float+0x178>
 8006542:	1cc8      	adds	r0, r1, #3
 8006544:	db02      	blt.n	800654c <_printf_float+0x130>
 8006546:	6863      	ldr	r3, [r4, #4]
 8006548:	4299      	cmp	r1, r3
 800654a:	dd40      	ble.n	80065ce <_printf_float+0x1b2>
 800654c:	f1aa 0a02 	sub.w	sl, sl, #2
 8006550:	fa5f fa8a 	uxtb.w	sl, sl
 8006554:	4652      	mov	r2, sl
 8006556:	3901      	subs	r1, #1
 8006558:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800655c:	910d      	str	r1, [sp, #52]	@ 0x34
 800655e:	f7ff ff23 	bl	80063a8 <__exponent>
 8006562:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006564:	4681      	mov	r9, r0
 8006566:	1813      	adds	r3, r2, r0
 8006568:	2a01      	cmp	r2, #1
 800656a:	6123      	str	r3, [r4, #16]
 800656c:	dc02      	bgt.n	8006574 <_printf_float+0x158>
 800656e:	6822      	ldr	r2, [r4, #0]
 8006570:	07d2      	lsls	r2, r2, #31
 8006572:	d501      	bpl.n	8006578 <_printf_float+0x15c>
 8006574:	3301      	adds	r3, #1
 8006576:	6123      	str	r3, [r4, #16]
 8006578:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800657c:	2b00      	cmp	r3, #0
 800657e:	d09e      	beq.n	80064be <_printf_float+0xa2>
 8006580:	232d      	movs	r3, #45	@ 0x2d
 8006582:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006586:	e79a      	b.n	80064be <_printf_float+0xa2>
 8006588:	2947      	cmp	r1, #71	@ 0x47
 800658a:	d1bf      	bne.n	800650c <_printf_float+0xf0>
 800658c:	2b00      	cmp	r3, #0
 800658e:	d1bd      	bne.n	800650c <_printf_float+0xf0>
 8006590:	2301      	movs	r3, #1
 8006592:	e7ba      	b.n	800650a <_printf_float+0xee>
 8006594:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006598:	d9dc      	bls.n	8006554 <_printf_float+0x138>
 800659a:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800659e:	d118      	bne.n	80065d2 <_printf_float+0x1b6>
 80065a0:	2900      	cmp	r1, #0
 80065a2:	6863      	ldr	r3, [r4, #4]
 80065a4:	dd0b      	ble.n	80065be <_printf_float+0x1a2>
 80065a6:	6121      	str	r1, [r4, #16]
 80065a8:	b913      	cbnz	r3, 80065b0 <_printf_float+0x194>
 80065aa:	6822      	ldr	r2, [r4, #0]
 80065ac:	07d0      	lsls	r0, r2, #31
 80065ae:	d502      	bpl.n	80065b6 <_printf_float+0x19a>
 80065b0:	3301      	adds	r3, #1
 80065b2:	440b      	add	r3, r1
 80065b4:	6123      	str	r3, [r4, #16]
 80065b6:	f04f 0900 	mov.w	r9, #0
 80065ba:	65a1      	str	r1, [r4, #88]	@ 0x58
 80065bc:	e7dc      	b.n	8006578 <_printf_float+0x15c>
 80065be:	b913      	cbnz	r3, 80065c6 <_printf_float+0x1aa>
 80065c0:	6822      	ldr	r2, [r4, #0]
 80065c2:	07d2      	lsls	r2, r2, #31
 80065c4:	d501      	bpl.n	80065ca <_printf_float+0x1ae>
 80065c6:	3302      	adds	r3, #2
 80065c8:	e7f4      	b.n	80065b4 <_printf_float+0x198>
 80065ca:	2301      	movs	r3, #1
 80065cc:	e7f2      	b.n	80065b4 <_printf_float+0x198>
 80065ce:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80065d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80065d4:	4299      	cmp	r1, r3
 80065d6:	db05      	blt.n	80065e4 <_printf_float+0x1c8>
 80065d8:	6823      	ldr	r3, [r4, #0]
 80065da:	6121      	str	r1, [r4, #16]
 80065dc:	07d8      	lsls	r0, r3, #31
 80065de:	d5ea      	bpl.n	80065b6 <_printf_float+0x19a>
 80065e0:	1c4b      	adds	r3, r1, #1
 80065e2:	e7e7      	b.n	80065b4 <_printf_float+0x198>
 80065e4:	2900      	cmp	r1, #0
 80065e6:	bfcc      	ite	gt
 80065e8:	2201      	movgt	r2, #1
 80065ea:	f1c1 0202 	rsble	r2, r1, #2
 80065ee:	4413      	add	r3, r2
 80065f0:	e7e0      	b.n	80065b4 <_printf_float+0x198>
 80065f2:	6823      	ldr	r3, [r4, #0]
 80065f4:	055a      	lsls	r2, r3, #21
 80065f6:	d407      	bmi.n	8006608 <_printf_float+0x1ec>
 80065f8:	6923      	ldr	r3, [r4, #16]
 80065fa:	4642      	mov	r2, r8
 80065fc:	4631      	mov	r1, r6
 80065fe:	4628      	mov	r0, r5
 8006600:	47b8      	blx	r7
 8006602:	3001      	adds	r0, #1
 8006604:	d12b      	bne.n	800665e <_printf_float+0x242>
 8006606:	e764      	b.n	80064d2 <_printf_float+0xb6>
 8006608:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800660c:	f240 80dc 	bls.w	80067c8 <_printf_float+0x3ac>
 8006610:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006614:	2200      	movs	r2, #0
 8006616:	2300      	movs	r3, #0
 8006618:	f7fa f9d0 	bl	80009bc <__aeabi_dcmpeq>
 800661c:	2800      	cmp	r0, #0
 800661e:	d033      	beq.n	8006688 <_printf_float+0x26c>
 8006620:	2301      	movs	r3, #1
 8006622:	4631      	mov	r1, r6
 8006624:	4628      	mov	r0, r5
 8006626:	4a35      	ldr	r2, [pc, #212]	@ (80066fc <_printf_float+0x2e0>)
 8006628:	47b8      	blx	r7
 800662a:	3001      	adds	r0, #1
 800662c:	f43f af51 	beq.w	80064d2 <_printf_float+0xb6>
 8006630:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8006634:	4543      	cmp	r3, r8
 8006636:	db02      	blt.n	800663e <_printf_float+0x222>
 8006638:	6823      	ldr	r3, [r4, #0]
 800663a:	07d8      	lsls	r0, r3, #31
 800663c:	d50f      	bpl.n	800665e <_printf_float+0x242>
 800663e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006642:	4631      	mov	r1, r6
 8006644:	4628      	mov	r0, r5
 8006646:	47b8      	blx	r7
 8006648:	3001      	adds	r0, #1
 800664a:	f43f af42 	beq.w	80064d2 <_printf_float+0xb6>
 800664e:	f04f 0900 	mov.w	r9, #0
 8006652:	f108 38ff 	add.w	r8, r8, #4294967295
 8006656:	f104 0a1a 	add.w	sl, r4, #26
 800665a:	45c8      	cmp	r8, r9
 800665c:	dc09      	bgt.n	8006672 <_printf_float+0x256>
 800665e:	6823      	ldr	r3, [r4, #0]
 8006660:	079b      	lsls	r3, r3, #30
 8006662:	f100 8102 	bmi.w	800686a <_printf_float+0x44e>
 8006666:	68e0      	ldr	r0, [r4, #12]
 8006668:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800666a:	4298      	cmp	r0, r3
 800666c:	bfb8      	it	lt
 800666e:	4618      	movlt	r0, r3
 8006670:	e731      	b.n	80064d6 <_printf_float+0xba>
 8006672:	2301      	movs	r3, #1
 8006674:	4652      	mov	r2, sl
 8006676:	4631      	mov	r1, r6
 8006678:	4628      	mov	r0, r5
 800667a:	47b8      	blx	r7
 800667c:	3001      	adds	r0, #1
 800667e:	f43f af28 	beq.w	80064d2 <_printf_float+0xb6>
 8006682:	f109 0901 	add.w	r9, r9, #1
 8006686:	e7e8      	b.n	800665a <_printf_float+0x23e>
 8006688:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800668a:	2b00      	cmp	r3, #0
 800668c:	dc38      	bgt.n	8006700 <_printf_float+0x2e4>
 800668e:	2301      	movs	r3, #1
 8006690:	4631      	mov	r1, r6
 8006692:	4628      	mov	r0, r5
 8006694:	4a19      	ldr	r2, [pc, #100]	@ (80066fc <_printf_float+0x2e0>)
 8006696:	47b8      	blx	r7
 8006698:	3001      	adds	r0, #1
 800669a:	f43f af1a 	beq.w	80064d2 <_printf_float+0xb6>
 800669e:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 80066a2:	ea59 0303 	orrs.w	r3, r9, r3
 80066a6:	d102      	bne.n	80066ae <_printf_float+0x292>
 80066a8:	6823      	ldr	r3, [r4, #0]
 80066aa:	07d9      	lsls	r1, r3, #31
 80066ac:	d5d7      	bpl.n	800665e <_printf_float+0x242>
 80066ae:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80066b2:	4631      	mov	r1, r6
 80066b4:	4628      	mov	r0, r5
 80066b6:	47b8      	blx	r7
 80066b8:	3001      	adds	r0, #1
 80066ba:	f43f af0a 	beq.w	80064d2 <_printf_float+0xb6>
 80066be:	f04f 0a00 	mov.w	sl, #0
 80066c2:	f104 0b1a 	add.w	fp, r4, #26
 80066c6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80066c8:	425b      	negs	r3, r3
 80066ca:	4553      	cmp	r3, sl
 80066cc:	dc01      	bgt.n	80066d2 <_printf_float+0x2b6>
 80066ce:	464b      	mov	r3, r9
 80066d0:	e793      	b.n	80065fa <_printf_float+0x1de>
 80066d2:	2301      	movs	r3, #1
 80066d4:	465a      	mov	r2, fp
 80066d6:	4631      	mov	r1, r6
 80066d8:	4628      	mov	r0, r5
 80066da:	47b8      	blx	r7
 80066dc:	3001      	adds	r0, #1
 80066de:	f43f aef8 	beq.w	80064d2 <_printf_float+0xb6>
 80066e2:	f10a 0a01 	add.w	sl, sl, #1
 80066e6:	e7ee      	b.n	80066c6 <_printf_float+0x2aa>
 80066e8:	7fefffff 	.word	0x7fefffff
 80066ec:	0800b1d6 	.word	0x0800b1d6
 80066f0:	0800b1d2 	.word	0x0800b1d2
 80066f4:	0800b1de 	.word	0x0800b1de
 80066f8:	0800b1da 	.word	0x0800b1da
 80066fc:	0800b1e2 	.word	0x0800b1e2
 8006700:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006702:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8006706:	4553      	cmp	r3, sl
 8006708:	bfa8      	it	ge
 800670a:	4653      	movge	r3, sl
 800670c:	2b00      	cmp	r3, #0
 800670e:	4699      	mov	r9, r3
 8006710:	dc36      	bgt.n	8006780 <_printf_float+0x364>
 8006712:	f04f 0b00 	mov.w	fp, #0
 8006716:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800671a:	f104 021a 	add.w	r2, r4, #26
 800671e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006720:	930a      	str	r3, [sp, #40]	@ 0x28
 8006722:	eba3 0309 	sub.w	r3, r3, r9
 8006726:	455b      	cmp	r3, fp
 8006728:	dc31      	bgt.n	800678e <_printf_float+0x372>
 800672a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800672c:	459a      	cmp	sl, r3
 800672e:	dc3a      	bgt.n	80067a6 <_printf_float+0x38a>
 8006730:	6823      	ldr	r3, [r4, #0]
 8006732:	07da      	lsls	r2, r3, #31
 8006734:	d437      	bmi.n	80067a6 <_printf_float+0x38a>
 8006736:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006738:	ebaa 0903 	sub.w	r9, sl, r3
 800673c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800673e:	ebaa 0303 	sub.w	r3, sl, r3
 8006742:	4599      	cmp	r9, r3
 8006744:	bfa8      	it	ge
 8006746:	4699      	movge	r9, r3
 8006748:	f1b9 0f00 	cmp.w	r9, #0
 800674c:	dc33      	bgt.n	80067b6 <_printf_float+0x39a>
 800674e:	f04f 0800 	mov.w	r8, #0
 8006752:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006756:	f104 0b1a 	add.w	fp, r4, #26
 800675a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800675c:	ebaa 0303 	sub.w	r3, sl, r3
 8006760:	eba3 0309 	sub.w	r3, r3, r9
 8006764:	4543      	cmp	r3, r8
 8006766:	f77f af7a 	ble.w	800665e <_printf_float+0x242>
 800676a:	2301      	movs	r3, #1
 800676c:	465a      	mov	r2, fp
 800676e:	4631      	mov	r1, r6
 8006770:	4628      	mov	r0, r5
 8006772:	47b8      	blx	r7
 8006774:	3001      	adds	r0, #1
 8006776:	f43f aeac 	beq.w	80064d2 <_printf_float+0xb6>
 800677a:	f108 0801 	add.w	r8, r8, #1
 800677e:	e7ec      	b.n	800675a <_printf_float+0x33e>
 8006780:	4642      	mov	r2, r8
 8006782:	4631      	mov	r1, r6
 8006784:	4628      	mov	r0, r5
 8006786:	47b8      	blx	r7
 8006788:	3001      	adds	r0, #1
 800678a:	d1c2      	bne.n	8006712 <_printf_float+0x2f6>
 800678c:	e6a1      	b.n	80064d2 <_printf_float+0xb6>
 800678e:	2301      	movs	r3, #1
 8006790:	4631      	mov	r1, r6
 8006792:	4628      	mov	r0, r5
 8006794:	920a      	str	r2, [sp, #40]	@ 0x28
 8006796:	47b8      	blx	r7
 8006798:	3001      	adds	r0, #1
 800679a:	f43f ae9a 	beq.w	80064d2 <_printf_float+0xb6>
 800679e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80067a0:	f10b 0b01 	add.w	fp, fp, #1
 80067a4:	e7bb      	b.n	800671e <_printf_float+0x302>
 80067a6:	4631      	mov	r1, r6
 80067a8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80067ac:	4628      	mov	r0, r5
 80067ae:	47b8      	blx	r7
 80067b0:	3001      	adds	r0, #1
 80067b2:	d1c0      	bne.n	8006736 <_printf_float+0x31a>
 80067b4:	e68d      	b.n	80064d2 <_printf_float+0xb6>
 80067b6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80067b8:	464b      	mov	r3, r9
 80067ba:	4631      	mov	r1, r6
 80067bc:	4628      	mov	r0, r5
 80067be:	4442      	add	r2, r8
 80067c0:	47b8      	blx	r7
 80067c2:	3001      	adds	r0, #1
 80067c4:	d1c3      	bne.n	800674e <_printf_float+0x332>
 80067c6:	e684      	b.n	80064d2 <_printf_float+0xb6>
 80067c8:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80067cc:	f1ba 0f01 	cmp.w	sl, #1
 80067d0:	dc01      	bgt.n	80067d6 <_printf_float+0x3ba>
 80067d2:	07db      	lsls	r3, r3, #31
 80067d4:	d536      	bpl.n	8006844 <_printf_float+0x428>
 80067d6:	2301      	movs	r3, #1
 80067d8:	4642      	mov	r2, r8
 80067da:	4631      	mov	r1, r6
 80067dc:	4628      	mov	r0, r5
 80067de:	47b8      	blx	r7
 80067e0:	3001      	adds	r0, #1
 80067e2:	f43f ae76 	beq.w	80064d2 <_printf_float+0xb6>
 80067e6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80067ea:	4631      	mov	r1, r6
 80067ec:	4628      	mov	r0, r5
 80067ee:	47b8      	blx	r7
 80067f0:	3001      	adds	r0, #1
 80067f2:	f43f ae6e 	beq.w	80064d2 <_printf_float+0xb6>
 80067f6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80067fa:	2200      	movs	r2, #0
 80067fc:	2300      	movs	r3, #0
 80067fe:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006802:	f7fa f8db 	bl	80009bc <__aeabi_dcmpeq>
 8006806:	b9c0      	cbnz	r0, 800683a <_printf_float+0x41e>
 8006808:	4653      	mov	r3, sl
 800680a:	f108 0201 	add.w	r2, r8, #1
 800680e:	4631      	mov	r1, r6
 8006810:	4628      	mov	r0, r5
 8006812:	47b8      	blx	r7
 8006814:	3001      	adds	r0, #1
 8006816:	d10c      	bne.n	8006832 <_printf_float+0x416>
 8006818:	e65b      	b.n	80064d2 <_printf_float+0xb6>
 800681a:	2301      	movs	r3, #1
 800681c:	465a      	mov	r2, fp
 800681e:	4631      	mov	r1, r6
 8006820:	4628      	mov	r0, r5
 8006822:	47b8      	blx	r7
 8006824:	3001      	adds	r0, #1
 8006826:	f43f ae54 	beq.w	80064d2 <_printf_float+0xb6>
 800682a:	f108 0801 	add.w	r8, r8, #1
 800682e:	45d0      	cmp	r8, sl
 8006830:	dbf3      	blt.n	800681a <_printf_float+0x3fe>
 8006832:	464b      	mov	r3, r9
 8006834:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006838:	e6e0      	b.n	80065fc <_printf_float+0x1e0>
 800683a:	f04f 0800 	mov.w	r8, #0
 800683e:	f104 0b1a 	add.w	fp, r4, #26
 8006842:	e7f4      	b.n	800682e <_printf_float+0x412>
 8006844:	2301      	movs	r3, #1
 8006846:	4642      	mov	r2, r8
 8006848:	e7e1      	b.n	800680e <_printf_float+0x3f2>
 800684a:	2301      	movs	r3, #1
 800684c:	464a      	mov	r2, r9
 800684e:	4631      	mov	r1, r6
 8006850:	4628      	mov	r0, r5
 8006852:	47b8      	blx	r7
 8006854:	3001      	adds	r0, #1
 8006856:	f43f ae3c 	beq.w	80064d2 <_printf_float+0xb6>
 800685a:	f108 0801 	add.w	r8, r8, #1
 800685e:	68e3      	ldr	r3, [r4, #12]
 8006860:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8006862:	1a5b      	subs	r3, r3, r1
 8006864:	4543      	cmp	r3, r8
 8006866:	dcf0      	bgt.n	800684a <_printf_float+0x42e>
 8006868:	e6fd      	b.n	8006666 <_printf_float+0x24a>
 800686a:	f04f 0800 	mov.w	r8, #0
 800686e:	f104 0919 	add.w	r9, r4, #25
 8006872:	e7f4      	b.n	800685e <_printf_float+0x442>

08006874 <_printf_common>:
 8006874:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006878:	4616      	mov	r6, r2
 800687a:	4698      	mov	r8, r3
 800687c:	688a      	ldr	r2, [r1, #8]
 800687e:	690b      	ldr	r3, [r1, #16]
 8006880:	4607      	mov	r7, r0
 8006882:	4293      	cmp	r3, r2
 8006884:	bfb8      	it	lt
 8006886:	4613      	movlt	r3, r2
 8006888:	6033      	str	r3, [r6, #0]
 800688a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800688e:	460c      	mov	r4, r1
 8006890:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006894:	b10a      	cbz	r2, 800689a <_printf_common+0x26>
 8006896:	3301      	adds	r3, #1
 8006898:	6033      	str	r3, [r6, #0]
 800689a:	6823      	ldr	r3, [r4, #0]
 800689c:	0699      	lsls	r1, r3, #26
 800689e:	bf42      	ittt	mi
 80068a0:	6833      	ldrmi	r3, [r6, #0]
 80068a2:	3302      	addmi	r3, #2
 80068a4:	6033      	strmi	r3, [r6, #0]
 80068a6:	6825      	ldr	r5, [r4, #0]
 80068a8:	f015 0506 	ands.w	r5, r5, #6
 80068ac:	d106      	bne.n	80068bc <_printf_common+0x48>
 80068ae:	f104 0a19 	add.w	sl, r4, #25
 80068b2:	68e3      	ldr	r3, [r4, #12]
 80068b4:	6832      	ldr	r2, [r6, #0]
 80068b6:	1a9b      	subs	r3, r3, r2
 80068b8:	42ab      	cmp	r3, r5
 80068ba:	dc2b      	bgt.n	8006914 <_printf_common+0xa0>
 80068bc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80068c0:	6822      	ldr	r2, [r4, #0]
 80068c2:	3b00      	subs	r3, #0
 80068c4:	bf18      	it	ne
 80068c6:	2301      	movne	r3, #1
 80068c8:	0692      	lsls	r2, r2, #26
 80068ca:	d430      	bmi.n	800692e <_printf_common+0xba>
 80068cc:	4641      	mov	r1, r8
 80068ce:	4638      	mov	r0, r7
 80068d0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80068d4:	47c8      	blx	r9
 80068d6:	3001      	adds	r0, #1
 80068d8:	d023      	beq.n	8006922 <_printf_common+0xae>
 80068da:	6823      	ldr	r3, [r4, #0]
 80068dc:	6922      	ldr	r2, [r4, #16]
 80068de:	f003 0306 	and.w	r3, r3, #6
 80068e2:	2b04      	cmp	r3, #4
 80068e4:	bf14      	ite	ne
 80068e6:	2500      	movne	r5, #0
 80068e8:	6833      	ldreq	r3, [r6, #0]
 80068ea:	f04f 0600 	mov.w	r6, #0
 80068ee:	bf08      	it	eq
 80068f0:	68e5      	ldreq	r5, [r4, #12]
 80068f2:	f104 041a 	add.w	r4, r4, #26
 80068f6:	bf08      	it	eq
 80068f8:	1aed      	subeq	r5, r5, r3
 80068fa:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80068fe:	bf08      	it	eq
 8006900:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006904:	4293      	cmp	r3, r2
 8006906:	bfc4      	itt	gt
 8006908:	1a9b      	subgt	r3, r3, r2
 800690a:	18ed      	addgt	r5, r5, r3
 800690c:	42b5      	cmp	r5, r6
 800690e:	d11a      	bne.n	8006946 <_printf_common+0xd2>
 8006910:	2000      	movs	r0, #0
 8006912:	e008      	b.n	8006926 <_printf_common+0xb2>
 8006914:	2301      	movs	r3, #1
 8006916:	4652      	mov	r2, sl
 8006918:	4641      	mov	r1, r8
 800691a:	4638      	mov	r0, r7
 800691c:	47c8      	blx	r9
 800691e:	3001      	adds	r0, #1
 8006920:	d103      	bne.n	800692a <_printf_common+0xb6>
 8006922:	f04f 30ff 	mov.w	r0, #4294967295
 8006926:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800692a:	3501      	adds	r5, #1
 800692c:	e7c1      	b.n	80068b2 <_printf_common+0x3e>
 800692e:	2030      	movs	r0, #48	@ 0x30
 8006930:	18e1      	adds	r1, r4, r3
 8006932:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006936:	1c5a      	adds	r2, r3, #1
 8006938:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800693c:	4422      	add	r2, r4
 800693e:	3302      	adds	r3, #2
 8006940:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006944:	e7c2      	b.n	80068cc <_printf_common+0x58>
 8006946:	2301      	movs	r3, #1
 8006948:	4622      	mov	r2, r4
 800694a:	4641      	mov	r1, r8
 800694c:	4638      	mov	r0, r7
 800694e:	47c8      	blx	r9
 8006950:	3001      	adds	r0, #1
 8006952:	d0e6      	beq.n	8006922 <_printf_common+0xae>
 8006954:	3601      	adds	r6, #1
 8006956:	e7d9      	b.n	800690c <_printf_common+0x98>

08006958 <_printf_i>:
 8006958:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800695c:	7e0f      	ldrb	r7, [r1, #24]
 800695e:	4691      	mov	r9, r2
 8006960:	2f78      	cmp	r7, #120	@ 0x78
 8006962:	4680      	mov	r8, r0
 8006964:	460c      	mov	r4, r1
 8006966:	469a      	mov	sl, r3
 8006968:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800696a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800696e:	d807      	bhi.n	8006980 <_printf_i+0x28>
 8006970:	2f62      	cmp	r7, #98	@ 0x62
 8006972:	d80a      	bhi.n	800698a <_printf_i+0x32>
 8006974:	2f00      	cmp	r7, #0
 8006976:	f000 80d1 	beq.w	8006b1c <_printf_i+0x1c4>
 800697a:	2f58      	cmp	r7, #88	@ 0x58
 800697c:	f000 80b8 	beq.w	8006af0 <_printf_i+0x198>
 8006980:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006984:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006988:	e03a      	b.n	8006a00 <_printf_i+0xa8>
 800698a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800698e:	2b15      	cmp	r3, #21
 8006990:	d8f6      	bhi.n	8006980 <_printf_i+0x28>
 8006992:	a101      	add	r1, pc, #4	@ (adr r1, 8006998 <_printf_i+0x40>)
 8006994:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006998:	080069f1 	.word	0x080069f1
 800699c:	08006a05 	.word	0x08006a05
 80069a0:	08006981 	.word	0x08006981
 80069a4:	08006981 	.word	0x08006981
 80069a8:	08006981 	.word	0x08006981
 80069ac:	08006981 	.word	0x08006981
 80069b0:	08006a05 	.word	0x08006a05
 80069b4:	08006981 	.word	0x08006981
 80069b8:	08006981 	.word	0x08006981
 80069bc:	08006981 	.word	0x08006981
 80069c0:	08006981 	.word	0x08006981
 80069c4:	08006b03 	.word	0x08006b03
 80069c8:	08006a2f 	.word	0x08006a2f
 80069cc:	08006abd 	.word	0x08006abd
 80069d0:	08006981 	.word	0x08006981
 80069d4:	08006981 	.word	0x08006981
 80069d8:	08006b25 	.word	0x08006b25
 80069dc:	08006981 	.word	0x08006981
 80069e0:	08006a2f 	.word	0x08006a2f
 80069e4:	08006981 	.word	0x08006981
 80069e8:	08006981 	.word	0x08006981
 80069ec:	08006ac5 	.word	0x08006ac5
 80069f0:	6833      	ldr	r3, [r6, #0]
 80069f2:	1d1a      	adds	r2, r3, #4
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	6032      	str	r2, [r6, #0]
 80069f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80069fc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006a00:	2301      	movs	r3, #1
 8006a02:	e09c      	b.n	8006b3e <_printf_i+0x1e6>
 8006a04:	6833      	ldr	r3, [r6, #0]
 8006a06:	6820      	ldr	r0, [r4, #0]
 8006a08:	1d19      	adds	r1, r3, #4
 8006a0a:	6031      	str	r1, [r6, #0]
 8006a0c:	0606      	lsls	r6, r0, #24
 8006a0e:	d501      	bpl.n	8006a14 <_printf_i+0xbc>
 8006a10:	681d      	ldr	r5, [r3, #0]
 8006a12:	e003      	b.n	8006a1c <_printf_i+0xc4>
 8006a14:	0645      	lsls	r5, r0, #25
 8006a16:	d5fb      	bpl.n	8006a10 <_printf_i+0xb8>
 8006a18:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006a1c:	2d00      	cmp	r5, #0
 8006a1e:	da03      	bge.n	8006a28 <_printf_i+0xd0>
 8006a20:	232d      	movs	r3, #45	@ 0x2d
 8006a22:	426d      	negs	r5, r5
 8006a24:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006a28:	230a      	movs	r3, #10
 8006a2a:	4858      	ldr	r0, [pc, #352]	@ (8006b8c <_printf_i+0x234>)
 8006a2c:	e011      	b.n	8006a52 <_printf_i+0xfa>
 8006a2e:	6821      	ldr	r1, [r4, #0]
 8006a30:	6833      	ldr	r3, [r6, #0]
 8006a32:	0608      	lsls	r0, r1, #24
 8006a34:	f853 5b04 	ldr.w	r5, [r3], #4
 8006a38:	d402      	bmi.n	8006a40 <_printf_i+0xe8>
 8006a3a:	0649      	lsls	r1, r1, #25
 8006a3c:	bf48      	it	mi
 8006a3e:	b2ad      	uxthmi	r5, r5
 8006a40:	2f6f      	cmp	r7, #111	@ 0x6f
 8006a42:	6033      	str	r3, [r6, #0]
 8006a44:	bf14      	ite	ne
 8006a46:	230a      	movne	r3, #10
 8006a48:	2308      	moveq	r3, #8
 8006a4a:	4850      	ldr	r0, [pc, #320]	@ (8006b8c <_printf_i+0x234>)
 8006a4c:	2100      	movs	r1, #0
 8006a4e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006a52:	6866      	ldr	r6, [r4, #4]
 8006a54:	2e00      	cmp	r6, #0
 8006a56:	60a6      	str	r6, [r4, #8]
 8006a58:	db05      	blt.n	8006a66 <_printf_i+0x10e>
 8006a5a:	6821      	ldr	r1, [r4, #0]
 8006a5c:	432e      	orrs	r6, r5
 8006a5e:	f021 0104 	bic.w	r1, r1, #4
 8006a62:	6021      	str	r1, [r4, #0]
 8006a64:	d04b      	beq.n	8006afe <_printf_i+0x1a6>
 8006a66:	4616      	mov	r6, r2
 8006a68:	fbb5 f1f3 	udiv	r1, r5, r3
 8006a6c:	fb03 5711 	mls	r7, r3, r1, r5
 8006a70:	5dc7      	ldrb	r7, [r0, r7]
 8006a72:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006a76:	462f      	mov	r7, r5
 8006a78:	42bb      	cmp	r3, r7
 8006a7a:	460d      	mov	r5, r1
 8006a7c:	d9f4      	bls.n	8006a68 <_printf_i+0x110>
 8006a7e:	2b08      	cmp	r3, #8
 8006a80:	d10b      	bne.n	8006a9a <_printf_i+0x142>
 8006a82:	6823      	ldr	r3, [r4, #0]
 8006a84:	07df      	lsls	r7, r3, #31
 8006a86:	d508      	bpl.n	8006a9a <_printf_i+0x142>
 8006a88:	6923      	ldr	r3, [r4, #16]
 8006a8a:	6861      	ldr	r1, [r4, #4]
 8006a8c:	4299      	cmp	r1, r3
 8006a8e:	bfde      	ittt	le
 8006a90:	2330      	movle	r3, #48	@ 0x30
 8006a92:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006a96:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006a9a:	1b92      	subs	r2, r2, r6
 8006a9c:	6122      	str	r2, [r4, #16]
 8006a9e:	464b      	mov	r3, r9
 8006aa0:	4621      	mov	r1, r4
 8006aa2:	4640      	mov	r0, r8
 8006aa4:	f8cd a000 	str.w	sl, [sp]
 8006aa8:	aa03      	add	r2, sp, #12
 8006aaa:	f7ff fee3 	bl	8006874 <_printf_common>
 8006aae:	3001      	adds	r0, #1
 8006ab0:	d14a      	bne.n	8006b48 <_printf_i+0x1f0>
 8006ab2:	f04f 30ff 	mov.w	r0, #4294967295
 8006ab6:	b004      	add	sp, #16
 8006ab8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006abc:	6823      	ldr	r3, [r4, #0]
 8006abe:	f043 0320 	orr.w	r3, r3, #32
 8006ac2:	6023      	str	r3, [r4, #0]
 8006ac4:	2778      	movs	r7, #120	@ 0x78
 8006ac6:	4832      	ldr	r0, [pc, #200]	@ (8006b90 <_printf_i+0x238>)
 8006ac8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006acc:	6823      	ldr	r3, [r4, #0]
 8006ace:	6831      	ldr	r1, [r6, #0]
 8006ad0:	061f      	lsls	r7, r3, #24
 8006ad2:	f851 5b04 	ldr.w	r5, [r1], #4
 8006ad6:	d402      	bmi.n	8006ade <_printf_i+0x186>
 8006ad8:	065f      	lsls	r7, r3, #25
 8006ada:	bf48      	it	mi
 8006adc:	b2ad      	uxthmi	r5, r5
 8006ade:	6031      	str	r1, [r6, #0]
 8006ae0:	07d9      	lsls	r1, r3, #31
 8006ae2:	bf44      	itt	mi
 8006ae4:	f043 0320 	orrmi.w	r3, r3, #32
 8006ae8:	6023      	strmi	r3, [r4, #0]
 8006aea:	b11d      	cbz	r5, 8006af4 <_printf_i+0x19c>
 8006aec:	2310      	movs	r3, #16
 8006aee:	e7ad      	b.n	8006a4c <_printf_i+0xf4>
 8006af0:	4826      	ldr	r0, [pc, #152]	@ (8006b8c <_printf_i+0x234>)
 8006af2:	e7e9      	b.n	8006ac8 <_printf_i+0x170>
 8006af4:	6823      	ldr	r3, [r4, #0]
 8006af6:	f023 0320 	bic.w	r3, r3, #32
 8006afa:	6023      	str	r3, [r4, #0]
 8006afc:	e7f6      	b.n	8006aec <_printf_i+0x194>
 8006afe:	4616      	mov	r6, r2
 8006b00:	e7bd      	b.n	8006a7e <_printf_i+0x126>
 8006b02:	6833      	ldr	r3, [r6, #0]
 8006b04:	6825      	ldr	r5, [r4, #0]
 8006b06:	1d18      	adds	r0, r3, #4
 8006b08:	6961      	ldr	r1, [r4, #20]
 8006b0a:	6030      	str	r0, [r6, #0]
 8006b0c:	062e      	lsls	r6, r5, #24
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	d501      	bpl.n	8006b16 <_printf_i+0x1be>
 8006b12:	6019      	str	r1, [r3, #0]
 8006b14:	e002      	b.n	8006b1c <_printf_i+0x1c4>
 8006b16:	0668      	lsls	r0, r5, #25
 8006b18:	d5fb      	bpl.n	8006b12 <_printf_i+0x1ba>
 8006b1a:	8019      	strh	r1, [r3, #0]
 8006b1c:	2300      	movs	r3, #0
 8006b1e:	4616      	mov	r6, r2
 8006b20:	6123      	str	r3, [r4, #16]
 8006b22:	e7bc      	b.n	8006a9e <_printf_i+0x146>
 8006b24:	6833      	ldr	r3, [r6, #0]
 8006b26:	2100      	movs	r1, #0
 8006b28:	1d1a      	adds	r2, r3, #4
 8006b2a:	6032      	str	r2, [r6, #0]
 8006b2c:	681e      	ldr	r6, [r3, #0]
 8006b2e:	6862      	ldr	r2, [r4, #4]
 8006b30:	4630      	mov	r0, r6
 8006b32:	f000 fc90 	bl	8007456 <memchr>
 8006b36:	b108      	cbz	r0, 8006b3c <_printf_i+0x1e4>
 8006b38:	1b80      	subs	r0, r0, r6
 8006b3a:	6060      	str	r0, [r4, #4]
 8006b3c:	6863      	ldr	r3, [r4, #4]
 8006b3e:	6123      	str	r3, [r4, #16]
 8006b40:	2300      	movs	r3, #0
 8006b42:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006b46:	e7aa      	b.n	8006a9e <_printf_i+0x146>
 8006b48:	4632      	mov	r2, r6
 8006b4a:	4649      	mov	r1, r9
 8006b4c:	4640      	mov	r0, r8
 8006b4e:	6923      	ldr	r3, [r4, #16]
 8006b50:	47d0      	blx	sl
 8006b52:	3001      	adds	r0, #1
 8006b54:	d0ad      	beq.n	8006ab2 <_printf_i+0x15a>
 8006b56:	6823      	ldr	r3, [r4, #0]
 8006b58:	079b      	lsls	r3, r3, #30
 8006b5a:	d413      	bmi.n	8006b84 <_printf_i+0x22c>
 8006b5c:	68e0      	ldr	r0, [r4, #12]
 8006b5e:	9b03      	ldr	r3, [sp, #12]
 8006b60:	4298      	cmp	r0, r3
 8006b62:	bfb8      	it	lt
 8006b64:	4618      	movlt	r0, r3
 8006b66:	e7a6      	b.n	8006ab6 <_printf_i+0x15e>
 8006b68:	2301      	movs	r3, #1
 8006b6a:	4632      	mov	r2, r6
 8006b6c:	4649      	mov	r1, r9
 8006b6e:	4640      	mov	r0, r8
 8006b70:	47d0      	blx	sl
 8006b72:	3001      	adds	r0, #1
 8006b74:	d09d      	beq.n	8006ab2 <_printf_i+0x15a>
 8006b76:	3501      	adds	r5, #1
 8006b78:	68e3      	ldr	r3, [r4, #12]
 8006b7a:	9903      	ldr	r1, [sp, #12]
 8006b7c:	1a5b      	subs	r3, r3, r1
 8006b7e:	42ab      	cmp	r3, r5
 8006b80:	dcf2      	bgt.n	8006b68 <_printf_i+0x210>
 8006b82:	e7eb      	b.n	8006b5c <_printf_i+0x204>
 8006b84:	2500      	movs	r5, #0
 8006b86:	f104 0619 	add.w	r6, r4, #25
 8006b8a:	e7f5      	b.n	8006b78 <_printf_i+0x220>
 8006b8c:	0800b1e4 	.word	0x0800b1e4
 8006b90:	0800b1f5 	.word	0x0800b1f5

08006b94 <_scanf_float>:
 8006b94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b98:	b087      	sub	sp, #28
 8006b9a:	9303      	str	r3, [sp, #12]
 8006b9c:	688b      	ldr	r3, [r1, #8]
 8006b9e:	4691      	mov	r9, r2
 8006ba0:	1e5a      	subs	r2, r3, #1
 8006ba2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8006ba6:	bf82      	ittt	hi
 8006ba8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8006bac:	eb03 0b05 	addhi.w	fp, r3, r5
 8006bb0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8006bb4:	460a      	mov	r2, r1
 8006bb6:	f04f 0500 	mov.w	r5, #0
 8006bba:	bf88      	it	hi
 8006bbc:	608b      	strhi	r3, [r1, #8]
 8006bbe:	680b      	ldr	r3, [r1, #0]
 8006bc0:	4680      	mov	r8, r0
 8006bc2:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8006bc6:	f842 3b1c 	str.w	r3, [r2], #28
 8006bca:	460c      	mov	r4, r1
 8006bcc:	bf98      	it	ls
 8006bce:	f04f 0b00 	movls.w	fp, #0
 8006bd2:	4616      	mov	r6, r2
 8006bd4:	46aa      	mov	sl, r5
 8006bd6:	462f      	mov	r7, r5
 8006bd8:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006bdc:	9201      	str	r2, [sp, #4]
 8006bde:	9502      	str	r5, [sp, #8]
 8006be0:	68a2      	ldr	r2, [r4, #8]
 8006be2:	b15a      	cbz	r2, 8006bfc <_scanf_float+0x68>
 8006be4:	f8d9 3000 	ldr.w	r3, [r9]
 8006be8:	781b      	ldrb	r3, [r3, #0]
 8006bea:	2b4e      	cmp	r3, #78	@ 0x4e
 8006bec:	d862      	bhi.n	8006cb4 <_scanf_float+0x120>
 8006bee:	2b40      	cmp	r3, #64	@ 0x40
 8006bf0:	d83a      	bhi.n	8006c68 <_scanf_float+0xd4>
 8006bf2:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8006bf6:	b2c8      	uxtb	r0, r1
 8006bf8:	280e      	cmp	r0, #14
 8006bfa:	d938      	bls.n	8006c6e <_scanf_float+0xda>
 8006bfc:	b11f      	cbz	r7, 8006c06 <_scanf_float+0x72>
 8006bfe:	6823      	ldr	r3, [r4, #0]
 8006c00:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006c04:	6023      	str	r3, [r4, #0]
 8006c06:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006c0a:	f1ba 0f01 	cmp.w	sl, #1
 8006c0e:	f200 8114 	bhi.w	8006e3a <_scanf_float+0x2a6>
 8006c12:	9b01      	ldr	r3, [sp, #4]
 8006c14:	429e      	cmp	r6, r3
 8006c16:	f200 8105 	bhi.w	8006e24 <_scanf_float+0x290>
 8006c1a:	2001      	movs	r0, #1
 8006c1c:	b007      	add	sp, #28
 8006c1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c22:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8006c26:	2a0d      	cmp	r2, #13
 8006c28:	d8e8      	bhi.n	8006bfc <_scanf_float+0x68>
 8006c2a:	a101      	add	r1, pc, #4	@ (adr r1, 8006c30 <_scanf_float+0x9c>)
 8006c2c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006c30:	08006d79 	.word	0x08006d79
 8006c34:	08006bfd 	.word	0x08006bfd
 8006c38:	08006bfd 	.word	0x08006bfd
 8006c3c:	08006bfd 	.word	0x08006bfd
 8006c40:	08006dd5 	.word	0x08006dd5
 8006c44:	08006daf 	.word	0x08006daf
 8006c48:	08006bfd 	.word	0x08006bfd
 8006c4c:	08006bfd 	.word	0x08006bfd
 8006c50:	08006d87 	.word	0x08006d87
 8006c54:	08006bfd 	.word	0x08006bfd
 8006c58:	08006bfd 	.word	0x08006bfd
 8006c5c:	08006bfd 	.word	0x08006bfd
 8006c60:	08006bfd 	.word	0x08006bfd
 8006c64:	08006d43 	.word	0x08006d43
 8006c68:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8006c6c:	e7db      	b.n	8006c26 <_scanf_float+0x92>
 8006c6e:	290e      	cmp	r1, #14
 8006c70:	d8c4      	bhi.n	8006bfc <_scanf_float+0x68>
 8006c72:	a001      	add	r0, pc, #4	@ (adr r0, 8006c78 <_scanf_float+0xe4>)
 8006c74:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006c78:	08006d33 	.word	0x08006d33
 8006c7c:	08006bfd 	.word	0x08006bfd
 8006c80:	08006d33 	.word	0x08006d33
 8006c84:	08006dc3 	.word	0x08006dc3
 8006c88:	08006bfd 	.word	0x08006bfd
 8006c8c:	08006cd5 	.word	0x08006cd5
 8006c90:	08006d19 	.word	0x08006d19
 8006c94:	08006d19 	.word	0x08006d19
 8006c98:	08006d19 	.word	0x08006d19
 8006c9c:	08006d19 	.word	0x08006d19
 8006ca0:	08006d19 	.word	0x08006d19
 8006ca4:	08006d19 	.word	0x08006d19
 8006ca8:	08006d19 	.word	0x08006d19
 8006cac:	08006d19 	.word	0x08006d19
 8006cb0:	08006d19 	.word	0x08006d19
 8006cb4:	2b6e      	cmp	r3, #110	@ 0x6e
 8006cb6:	d809      	bhi.n	8006ccc <_scanf_float+0x138>
 8006cb8:	2b60      	cmp	r3, #96	@ 0x60
 8006cba:	d8b2      	bhi.n	8006c22 <_scanf_float+0x8e>
 8006cbc:	2b54      	cmp	r3, #84	@ 0x54
 8006cbe:	d07b      	beq.n	8006db8 <_scanf_float+0x224>
 8006cc0:	2b59      	cmp	r3, #89	@ 0x59
 8006cc2:	d19b      	bne.n	8006bfc <_scanf_float+0x68>
 8006cc4:	2d07      	cmp	r5, #7
 8006cc6:	d199      	bne.n	8006bfc <_scanf_float+0x68>
 8006cc8:	2508      	movs	r5, #8
 8006cca:	e02f      	b.n	8006d2c <_scanf_float+0x198>
 8006ccc:	2b74      	cmp	r3, #116	@ 0x74
 8006cce:	d073      	beq.n	8006db8 <_scanf_float+0x224>
 8006cd0:	2b79      	cmp	r3, #121	@ 0x79
 8006cd2:	e7f6      	b.n	8006cc2 <_scanf_float+0x12e>
 8006cd4:	6821      	ldr	r1, [r4, #0]
 8006cd6:	05c8      	lsls	r0, r1, #23
 8006cd8:	d51e      	bpl.n	8006d18 <_scanf_float+0x184>
 8006cda:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8006cde:	6021      	str	r1, [r4, #0]
 8006ce0:	3701      	adds	r7, #1
 8006ce2:	f1bb 0f00 	cmp.w	fp, #0
 8006ce6:	d003      	beq.n	8006cf0 <_scanf_float+0x15c>
 8006ce8:	3201      	adds	r2, #1
 8006cea:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006cee:	60a2      	str	r2, [r4, #8]
 8006cf0:	68a3      	ldr	r3, [r4, #8]
 8006cf2:	3b01      	subs	r3, #1
 8006cf4:	60a3      	str	r3, [r4, #8]
 8006cf6:	6923      	ldr	r3, [r4, #16]
 8006cf8:	3301      	adds	r3, #1
 8006cfa:	6123      	str	r3, [r4, #16]
 8006cfc:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8006d00:	3b01      	subs	r3, #1
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	f8c9 3004 	str.w	r3, [r9, #4]
 8006d08:	f340 8083 	ble.w	8006e12 <_scanf_float+0x27e>
 8006d0c:	f8d9 3000 	ldr.w	r3, [r9]
 8006d10:	3301      	adds	r3, #1
 8006d12:	f8c9 3000 	str.w	r3, [r9]
 8006d16:	e763      	b.n	8006be0 <_scanf_float+0x4c>
 8006d18:	eb1a 0105 	adds.w	r1, sl, r5
 8006d1c:	f47f af6e 	bne.w	8006bfc <_scanf_float+0x68>
 8006d20:	460d      	mov	r5, r1
 8006d22:	468a      	mov	sl, r1
 8006d24:	6822      	ldr	r2, [r4, #0]
 8006d26:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8006d2a:	6022      	str	r2, [r4, #0]
 8006d2c:	f806 3b01 	strb.w	r3, [r6], #1
 8006d30:	e7de      	b.n	8006cf0 <_scanf_float+0x15c>
 8006d32:	6822      	ldr	r2, [r4, #0]
 8006d34:	0610      	lsls	r0, r2, #24
 8006d36:	f57f af61 	bpl.w	8006bfc <_scanf_float+0x68>
 8006d3a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006d3e:	6022      	str	r2, [r4, #0]
 8006d40:	e7f4      	b.n	8006d2c <_scanf_float+0x198>
 8006d42:	f1ba 0f00 	cmp.w	sl, #0
 8006d46:	d10c      	bne.n	8006d62 <_scanf_float+0x1ce>
 8006d48:	b977      	cbnz	r7, 8006d68 <_scanf_float+0x1d4>
 8006d4a:	6822      	ldr	r2, [r4, #0]
 8006d4c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006d50:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006d54:	d108      	bne.n	8006d68 <_scanf_float+0x1d4>
 8006d56:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006d5a:	f04f 0a01 	mov.w	sl, #1
 8006d5e:	6022      	str	r2, [r4, #0]
 8006d60:	e7e4      	b.n	8006d2c <_scanf_float+0x198>
 8006d62:	f1ba 0f02 	cmp.w	sl, #2
 8006d66:	d051      	beq.n	8006e0c <_scanf_float+0x278>
 8006d68:	2d01      	cmp	r5, #1
 8006d6a:	d002      	beq.n	8006d72 <_scanf_float+0x1de>
 8006d6c:	2d04      	cmp	r5, #4
 8006d6e:	f47f af45 	bne.w	8006bfc <_scanf_float+0x68>
 8006d72:	3501      	adds	r5, #1
 8006d74:	b2ed      	uxtb	r5, r5
 8006d76:	e7d9      	b.n	8006d2c <_scanf_float+0x198>
 8006d78:	f1ba 0f01 	cmp.w	sl, #1
 8006d7c:	f47f af3e 	bne.w	8006bfc <_scanf_float+0x68>
 8006d80:	f04f 0a02 	mov.w	sl, #2
 8006d84:	e7d2      	b.n	8006d2c <_scanf_float+0x198>
 8006d86:	b975      	cbnz	r5, 8006da6 <_scanf_float+0x212>
 8006d88:	2f00      	cmp	r7, #0
 8006d8a:	f47f af38 	bne.w	8006bfe <_scanf_float+0x6a>
 8006d8e:	6822      	ldr	r2, [r4, #0]
 8006d90:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006d94:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006d98:	f040 80ff 	bne.w	8006f9a <_scanf_float+0x406>
 8006d9c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006da0:	2501      	movs	r5, #1
 8006da2:	6022      	str	r2, [r4, #0]
 8006da4:	e7c2      	b.n	8006d2c <_scanf_float+0x198>
 8006da6:	2d03      	cmp	r5, #3
 8006da8:	d0e3      	beq.n	8006d72 <_scanf_float+0x1de>
 8006daa:	2d05      	cmp	r5, #5
 8006dac:	e7df      	b.n	8006d6e <_scanf_float+0x1da>
 8006dae:	2d02      	cmp	r5, #2
 8006db0:	f47f af24 	bne.w	8006bfc <_scanf_float+0x68>
 8006db4:	2503      	movs	r5, #3
 8006db6:	e7b9      	b.n	8006d2c <_scanf_float+0x198>
 8006db8:	2d06      	cmp	r5, #6
 8006dba:	f47f af1f 	bne.w	8006bfc <_scanf_float+0x68>
 8006dbe:	2507      	movs	r5, #7
 8006dc0:	e7b4      	b.n	8006d2c <_scanf_float+0x198>
 8006dc2:	6822      	ldr	r2, [r4, #0]
 8006dc4:	0591      	lsls	r1, r2, #22
 8006dc6:	f57f af19 	bpl.w	8006bfc <_scanf_float+0x68>
 8006dca:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8006dce:	6022      	str	r2, [r4, #0]
 8006dd0:	9702      	str	r7, [sp, #8]
 8006dd2:	e7ab      	b.n	8006d2c <_scanf_float+0x198>
 8006dd4:	6822      	ldr	r2, [r4, #0]
 8006dd6:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8006dda:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8006dde:	d005      	beq.n	8006dec <_scanf_float+0x258>
 8006de0:	0550      	lsls	r0, r2, #21
 8006de2:	f57f af0b 	bpl.w	8006bfc <_scanf_float+0x68>
 8006de6:	2f00      	cmp	r7, #0
 8006de8:	f000 80d7 	beq.w	8006f9a <_scanf_float+0x406>
 8006dec:	0591      	lsls	r1, r2, #22
 8006dee:	bf58      	it	pl
 8006df0:	9902      	ldrpl	r1, [sp, #8]
 8006df2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006df6:	bf58      	it	pl
 8006df8:	1a79      	subpl	r1, r7, r1
 8006dfa:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8006dfe:	f04f 0700 	mov.w	r7, #0
 8006e02:	bf58      	it	pl
 8006e04:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006e08:	6022      	str	r2, [r4, #0]
 8006e0a:	e78f      	b.n	8006d2c <_scanf_float+0x198>
 8006e0c:	f04f 0a03 	mov.w	sl, #3
 8006e10:	e78c      	b.n	8006d2c <_scanf_float+0x198>
 8006e12:	4649      	mov	r1, r9
 8006e14:	4640      	mov	r0, r8
 8006e16:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8006e1a:	4798      	blx	r3
 8006e1c:	2800      	cmp	r0, #0
 8006e1e:	f43f aedf 	beq.w	8006be0 <_scanf_float+0x4c>
 8006e22:	e6eb      	b.n	8006bfc <_scanf_float+0x68>
 8006e24:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006e28:	464a      	mov	r2, r9
 8006e2a:	4640      	mov	r0, r8
 8006e2c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006e30:	4798      	blx	r3
 8006e32:	6923      	ldr	r3, [r4, #16]
 8006e34:	3b01      	subs	r3, #1
 8006e36:	6123      	str	r3, [r4, #16]
 8006e38:	e6eb      	b.n	8006c12 <_scanf_float+0x7e>
 8006e3a:	1e6b      	subs	r3, r5, #1
 8006e3c:	2b06      	cmp	r3, #6
 8006e3e:	d824      	bhi.n	8006e8a <_scanf_float+0x2f6>
 8006e40:	2d02      	cmp	r5, #2
 8006e42:	d836      	bhi.n	8006eb2 <_scanf_float+0x31e>
 8006e44:	9b01      	ldr	r3, [sp, #4]
 8006e46:	429e      	cmp	r6, r3
 8006e48:	f67f aee7 	bls.w	8006c1a <_scanf_float+0x86>
 8006e4c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006e50:	464a      	mov	r2, r9
 8006e52:	4640      	mov	r0, r8
 8006e54:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006e58:	4798      	blx	r3
 8006e5a:	6923      	ldr	r3, [r4, #16]
 8006e5c:	3b01      	subs	r3, #1
 8006e5e:	6123      	str	r3, [r4, #16]
 8006e60:	e7f0      	b.n	8006e44 <_scanf_float+0x2b0>
 8006e62:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006e66:	464a      	mov	r2, r9
 8006e68:	4640      	mov	r0, r8
 8006e6a:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8006e6e:	4798      	blx	r3
 8006e70:	6923      	ldr	r3, [r4, #16]
 8006e72:	3b01      	subs	r3, #1
 8006e74:	6123      	str	r3, [r4, #16]
 8006e76:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006e7a:	fa5f fa8a 	uxtb.w	sl, sl
 8006e7e:	f1ba 0f02 	cmp.w	sl, #2
 8006e82:	d1ee      	bne.n	8006e62 <_scanf_float+0x2ce>
 8006e84:	3d03      	subs	r5, #3
 8006e86:	b2ed      	uxtb	r5, r5
 8006e88:	1b76      	subs	r6, r6, r5
 8006e8a:	6823      	ldr	r3, [r4, #0]
 8006e8c:	05da      	lsls	r2, r3, #23
 8006e8e:	d530      	bpl.n	8006ef2 <_scanf_float+0x35e>
 8006e90:	055b      	lsls	r3, r3, #21
 8006e92:	d511      	bpl.n	8006eb8 <_scanf_float+0x324>
 8006e94:	9b01      	ldr	r3, [sp, #4]
 8006e96:	429e      	cmp	r6, r3
 8006e98:	f67f aebf 	bls.w	8006c1a <_scanf_float+0x86>
 8006e9c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006ea0:	464a      	mov	r2, r9
 8006ea2:	4640      	mov	r0, r8
 8006ea4:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006ea8:	4798      	blx	r3
 8006eaa:	6923      	ldr	r3, [r4, #16]
 8006eac:	3b01      	subs	r3, #1
 8006eae:	6123      	str	r3, [r4, #16]
 8006eb0:	e7f0      	b.n	8006e94 <_scanf_float+0x300>
 8006eb2:	46aa      	mov	sl, r5
 8006eb4:	46b3      	mov	fp, r6
 8006eb6:	e7de      	b.n	8006e76 <_scanf_float+0x2e2>
 8006eb8:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006ebc:	6923      	ldr	r3, [r4, #16]
 8006ebe:	2965      	cmp	r1, #101	@ 0x65
 8006ec0:	f103 33ff 	add.w	r3, r3, #4294967295
 8006ec4:	f106 35ff 	add.w	r5, r6, #4294967295
 8006ec8:	6123      	str	r3, [r4, #16]
 8006eca:	d00c      	beq.n	8006ee6 <_scanf_float+0x352>
 8006ecc:	2945      	cmp	r1, #69	@ 0x45
 8006ece:	d00a      	beq.n	8006ee6 <_scanf_float+0x352>
 8006ed0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006ed4:	464a      	mov	r2, r9
 8006ed6:	4640      	mov	r0, r8
 8006ed8:	4798      	blx	r3
 8006eda:	6923      	ldr	r3, [r4, #16]
 8006edc:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006ee0:	3b01      	subs	r3, #1
 8006ee2:	1eb5      	subs	r5, r6, #2
 8006ee4:	6123      	str	r3, [r4, #16]
 8006ee6:	464a      	mov	r2, r9
 8006ee8:	4640      	mov	r0, r8
 8006eea:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006eee:	4798      	blx	r3
 8006ef0:	462e      	mov	r6, r5
 8006ef2:	6822      	ldr	r2, [r4, #0]
 8006ef4:	f012 0210 	ands.w	r2, r2, #16
 8006ef8:	d001      	beq.n	8006efe <_scanf_float+0x36a>
 8006efa:	2000      	movs	r0, #0
 8006efc:	e68e      	b.n	8006c1c <_scanf_float+0x88>
 8006efe:	7032      	strb	r2, [r6, #0]
 8006f00:	6823      	ldr	r3, [r4, #0]
 8006f02:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006f06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006f0a:	d125      	bne.n	8006f58 <_scanf_float+0x3c4>
 8006f0c:	9b02      	ldr	r3, [sp, #8]
 8006f0e:	429f      	cmp	r7, r3
 8006f10:	d00a      	beq.n	8006f28 <_scanf_float+0x394>
 8006f12:	1bda      	subs	r2, r3, r7
 8006f14:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8006f18:	429e      	cmp	r6, r3
 8006f1a:	bf28      	it	cs
 8006f1c:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8006f20:	4630      	mov	r0, r6
 8006f22:	491f      	ldr	r1, [pc, #124]	@ (8006fa0 <_scanf_float+0x40c>)
 8006f24:	f000 f938 	bl	8007198 <siprintf>
 8006f28:	2200      	movs	r2, #0
 8006f2a:	4640      	mov	r0, r8
 8006f2c:	9901      	ldr	r1, [sp, #4]
 8006f2e:	f002 fcb7 	bl	80098a0 <_strtod_r>
 8006f32:	9b03      	ldr	r3, [sp, #12]
 8006f34:	6825      	ldr	r5, [r4, #0]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	f015 0f02 	tst.w	r5, #2
 8006f3c:	4606      	mov	r6, r0
 8006f3e:	460f      	mov	r7, r1
 8006f40:	f103 0204 	add.w	r2, r3, #4
 8006f44:	d015      	beq.n	8006f72 <_scanf_float+0x3de>
 8006f46:	9903      	ldr	r1, [sp, #12]
 8006f48:	600a      	str	r2, [r1, #0]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	e9c3 6700 	strd	r6, r7, [r3]
 8006f50:	68e3      	ldr	r3, [r4, #12]
 8006f52:	3301      	adds	r3, #1
 8006f54:	60e3      	str	r3, [r4, #12]
 8006f56:	e7d0      	b.n	8006efa <_scanf_float+0x366>
 8006f58:	9b04      	ldr	r3, [sp, #16]
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d0e4      	beq.n	8006f28 <_scanf_float+0x394>
 8006f5e:	9905      	ldr	r1, [sp, #20]
 8006f60:	230a      	movs	r3, #10
 8006f62:	4640      	mov	r0, r8
 8006f64:	3101      	adds	r1, #1
 8006f66:	f002 fd1b 	bl	80099a0 <_strtol_r>
 8006f6a:	9b04      	ldr	r3, [sp, #16]
 8006f6c:	9e05      	ldr	r6, [sp, #20]
 8006f6e:	1ac2      	subs	r2, r0, r3
 8006f70:	e7d0      	b.n	8006f14 <_scanf_float+0x380>
 8006f72:	076d      	lsls	r5, r5, #29
 8006f74:	d4e7      	bmi.n	8006f46 <_scanf_float+0x3b2>
 8006f76:	9d03      	ldr	r5, [sp, #12]
 8006f78:	602a      	str	r2, [r5, #0]
 8006f7a:	681d      	ldr	r5, [r3, #0]
 8006f7c:	4602      	mov	r2, r0
 8006f7e:	460b      	mov	r3, r1
 8006f80:	f7f9 fd4e 	bl	8000a20 <__aeabi_dcmpun>
 8006f84:	b120      	cbz	r0, 8006f90 <_scanf_float+0x3fc>
 8006f86:	4807      	ldr	r0, [pc, #28]	@ (8006fa4 <_scanf_float+0x410>)
 8006f88:	f000 fa74 	bl	8007474 <nanf>
 8006f8c:	6028      	str	r0, [r5, #0]
 8006f8e:	e7df      	b.n	8006f50 <_scanf_float+0x3bc>
 8006f90:	4630      	mov	r0, r6
 8006f92:	4639      	mov	r1, r7
 8006f94:	f7f9 fda2 	bl	8000adc <__aeabi_d2f>
 8006f98:	e7f8      	b.n	8006f8c <_scanf_float+0x3f8>
 8006f9a:	2700      	movs	r7, #0
 8006f9c:	e633      	b.n	8006c06 <_scanf_float+0x72>
 8006f9e:	bf00      	nop
 8006fa0:	0800b206 	.word	0x0800b206
 8006fa4:	0800b2b7 	.word	0x0800b2b7

08006fa8 <std>:
 8006fa8:	2300      	movs	r3, #0
 8006faa:	b510      	push	{r4, lr}
 8006fac:	4604      	mov	r4, r0
 8006fae:	e9c0 3300 	strd	r3, r3, [r0]
 8006fb2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006fb6:	6083      	str	r3, [r0, #8]
 8006fb8:	8181      	strh	r1, [r0, #12]
 8006fba:	6643      	str	r3, [r0, #100]	@ 0x64
 8006fbc:	81c2      	strh	r2, [r0, #14]
 8006fbe:	6183      	str	r3, [r0, #24]
 8006fc0:	4619      	mov	r1, r3
 8006fc2:	2208      	movs	r2, #8
 8006fc4:	305c      	adds	r0, #92	@ 0x5c
 8006fc6:	f000 f94c 	bl	8007262 <memset>
 8006fca:	4b0d      	ldr	r3, [pc, #52]	@ (8007000 <std+0x58>)
 8006fcc:	6224      	str	r4, [r4, #32]
 8006fce:	6263      	str	r3, [r4, #36]	@ 0x24
 8006fd0:	4b0c      	ldr	r3, [pc, #48]	@ (8007004 <std+0x5c>)
 8006fd2:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006fd4:	4b0c      	ldr	r3, [pc, #48]	@ (8007008 <std+0x60>)
 8006fd6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006fd8:	4b0c      	ldr	r3, [pc, #48]	@ (800700c <std+0x64>)
 8006fda:	6323      	str	r3, [r4, #48]	@ 0x30
 8006fdc:	4b0c      	ldr	r3, [pc, #48]	@ (8007010 <std+0x68>)
 8006fde:	429c      	cmp	r4, r3
 8006fe0:	d006      	beq.n	8006ff0 <std+0x48>
 8006fe2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006fe6:	4294      	cmp	r4, r2
 8006fe8:	d002      	beq.n	8006ff0 <std+0x48>
 8006fea:	33d0      	adds	r3, #208	@ 0xd0
 8006fec:	429c      	cmp	r4, r3
 8006fee:	d105      	bne.n	8006ffc <std+0x54>
 8006ff0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006ff4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ff8:	f000 ba2a 	b.w	8007450 <__retarget_lock_init_recursive>
 8006ffc:	bd10      	pop	{r4, pc}
 8006ffe:	bf00      	nop
 8007000:	080071dd 	.word	0x080071dd
 8007004:	080071ff 	.word	0x080071ff
 8007008:	08007237 	.word	0x08007237
 800700c:	0800725b 	.word	0x0800725b
 8007010:	200003d8 	.word	0x200003d8

08007014 <stdio_exit_handler>:
 8007014:	4a02      	ldr	r2, [pc, #8]	@ (8007020 <stdio_exit_handler+0xc>)
 8007016:	4903      	ldr	r1, [pc, #12]	@ (8007024 <stdio_exit_handler+0x10>)
 8007018:	4803      	ldr	r0, [pc, #12]	@ (8007028 <stdio_exit_handler+0x14>)
 800701a:	f000 b869 	b.w	80070f0 <_fwalk_sglue>
 800701e:	bf00      	nop
 8007020:	20000028 	.word	0x20000028
 8007024:	08009d55 	.word	0x08009d55
 8007028:	20000038 	.word	0x20000038

0800702c <cleanup_stdio>:
 800702c:	6841      	ldr	r1, [r0, #4]
 800702e:	4b0c      	ldr	r3, [pc, #48]	@ (8007060 <cleanup_stdio+0x34>)
 8007030:	b510      	push	{r4, lr}
 8007032:	4299      	cmp	r1, r3
 8007034:	4604      	mov	r4, r0
 8007036:	d001      	beq.n	800703c <cleanup_stdio+0x10>
 8007038:	f002 fe8c 	bl	8009d54 <_fflush_r>
 800703c:	68a1      	ldr	r1, [r4, #8]
 800703e:	4b09      	ldr	r3, [pc, #36]	@ (8007064 <cleanup_stdio+0x38>)
 8007040:	4299      	cmp	r1, r3
 8007042:	d002      	beq.n	800704a <cleanup_stdio+0x1e>
 8007044:	4620      	mov	r0, r4
 8007046:	f002 fe85 	bl	8009d54 <_fflush_r>
 800704a:	68e1      	ldr	r1, [r4, #12]
 800704c:	4b06      	ldr	r3, [pc, #24]	@ (8007068 <cleanup_stdio+0x3c>)
 800704e:	4299      	cmp	r1, r3
 8007050:	d004      	beq.n	800705c <cleanup_stdio+0x30>
 8007052:	4620      	mov	r0, r4
 8007054:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007058:	f002 be7c 	b.w	8009d54 <_fflush_r>
 800705c:	bd10      	pop	{r4, pc}
 800705e:	bf00      	nop
 8007060:	200003d8 	.word	0x200003d8
 8007064:	20000440 	.word	0x20000440
 8007068:	200004a8 	.word	0x200004a8

0800706c <global_stdio_init.part.0>:
 800706c:	b510      	push	{r4, lr}
 800706e:	4b0b      	ldr	r3, [pc, #44]	@ (800709c <global_stdio_init.part.0+0x30>)
 8007070:	4c0b      	ldr	r4, [pc, #44]	@ (80070a0 <global_stdio_init.part.0+0x34>)
 8007072:	4a0c      	ldr	r2, [pc, #48]	@ (80070a4 <global_stdio_init.part.0+0x38>)
 8007074:	4620      	mov	r0, r4
 8007076:	601a      	str	r2, [r3, #0]
 8007078:	2104      	movs	r1, #4
 800707a:	2200      	movs	r2, #0
 800707c:	f7ff ff94 	bl	8006fa8 <std>
 8007080:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007084:	2201      	movs	r2, #1
 8007086:	2109      	movs	r1, #9
 8007088:	f7ff ff8e 	bl	8006fa8 <std>
 800708c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007090:	2202      	movs	r2, #2
 8007092:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007096:	2112      	movs	r1, #18
 8007098:	f7ff bf86 	b.w	8006fa8 <std>
 800709c:	20000510 	.word	0x20000510
 80070a0:	200003d8 	.word	0x200003d8
 80070a4:	08007015 	.word	0x08007015

080070a8 <__sfp_lock_acquire>:
 80070a8:	4801      	ldr	r0, [pc, #4]	@ (80070b0 <__sfp_lock_acquire+0x8>)
 80070aa:	f000 b9d2 	b.w	8007452 <__retarget_lock_acquire_recursive>
 80070ae:	bf00      	nop
 80070b0:	20000519 	.word	0x20000519

080070b4 <__sfp_lock_release>:
 80070b4:	4801      	ldr	r0, [pc, #4]	@ (80070bc <__sfp_lock_release+0x8>)
 80070b6:	f000 b9cd 	b.w	8007454 <__retarget_lock_release_recursive>
 80070ba:	bf00      	nop
 80070bc:	20000519 	.word	0x20000519

080070c0 <__sinit>:
 80070c0:	b510      	push	{r4, lr}
 80070c2:	4604      	mov	r4, r0
 80070c4:	f7ff fff0 	bl	80070a8 <__sfp_lock_acquire>
 80070c8:	6a23      	ldr	r3, [r4, #32]
 80070ca:	b11b      	cbz	r3, 80070d4 <__sinit+0x14>
 80070cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80070d0:	f7ff bff0 	b.w	80070b4 <__sfp_lock_release>
 80070d4:	4b04      	ldr	r3, [pc, #16]	@ (80070e8 <__sinit+0x28>)
 80070d6:	6223      	str	r3, [r4, #32]
 80070d8:	4b04      	ldr	r3, [pc, #16]	@ (80070ec <__sinit+0x2c>)
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d1f5      	bne.n	80070cc <__sinit+0xc>
 80070e0:	f7ff ffc4 	bl	800706c <global_stdio_init.part.0>
 80070e4:	e7f2      	b.n	80070cc <__sinit+0xc>
 80070e6:	bf00      	nop
 80070e8:	0800702d 	.word	0x0800702d
 80070ec:	20000510 	.word	0x20000510

080070f0 <_fwalk_sglue>:
 80070f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80070f4:	4607      	mov	r7, r0
 80070f6:	4688      	mov	r8, r1
 80070f8:	4614      	mov	r4, r2
 80070fa:	2600      	movs	r6, #0
 80070fc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007100:	f1b9 0901 	subs.w	r9, r9, #1
 8007104:	d505      	bpl.n	8007112 <_fwalk_sglue+0x22>
 8007106:	6824      	ldr	r4, [r4, #0]
 8007108:	2c00      	cmp	r4, #0
 800710a:	d1f7      	bne.n	80070fc <_fwalk_sglue+0xc>
 800710c:	4630      	mov	r0, r6
 800710e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007112:	89ab      	ldrh	r3, [r5, #12]
 8007114:	2b01      	cmp	r3, #1
 8007116:	d907      	bls.n	8007128 <_fwalk_sglue+0x38>
 8007118:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800711c:	3301      	adds	r3, #1
 800711e:	d003      	beq.n	8007128 <_fwalk_sglue+0x38>
 8007120:	4629      	mov	r1, r5
 8007122:	4638      	mov	r0, r7
 8007124:	47c0      	blx	r8
 8007126:	4306      	orrs	r6, r0
 8007128:	3568      	adds	r5, #104	@ 0x68
 800712a:	e7e9      	b.n	8007100 <_fwalk_sglue+0x10>

0800712c <sniprintf>:
 800712c:	b40c      	push	{r2, r3}
 800712e:	b530      	push	{r4, r5, lr}
 8007130:	4b18      	ldr	r3, [pc, #96]	@ (8007194 <sniprintf+0x68>)
 8007132:	1e0c      	subs	r4, r1, #0
 8007134:	681d      	ldr	r5, [r3, #0]
 8007136:	b09d      	sub	sp, #116	@ 0x74
 8007138:	da08      	bge.n	800714c <sniprintf+0x20>
 800713a:	238b      	movs	r3, #139	@ 0x8b
 800713c:	f04f 30ff 	mov.w	r0, #4294967295
 8007140:	602b      	str	r3, [r5, #0]
 8007142:	b01d      	add	sp, #116	@ 0x74
 8007144:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007148:	b002      	add	sp, #8
 800714a:	4770      	bx	lr
 800714c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007150:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007154:	f04f 0300 	mov.w	r3, #0
 8007158:	931b      	str	r3, [sp, #108]	@ 0x6c
 800715a:	bf0c      	ite	eq
 800715c:	4623      	moveq	r3, r4
 800715e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007162:	9304      	str	r3, [sp, #16]
 8007164:	9307      	str	r3, [sp, #28]
 8007166:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800716a:	9002      	str	r0, [sp, #8]
 800716c:	9006      	str	r0, [sp, #24]
 800716e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007172:	4628      	mov	r0, r5
 8007174:	ab21      	add	r3, sp, #132	@ 0x84
 8007176:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007178:	a902      	add	r1, sp, #8
 800717a:	9301      	str	r3, [sp, #4]
 800717c:	f002 fc6e 	bl	8009a5c <_svfiprintf_r>
 8007180:	1c43      	adds	r3, r0, #1
 8007182:	bfbc      	itt	lt
 8007184:	238b      	movlt	r3, #139	@ 0x8b
 8007186:	602b      	strlt	r3, [r5, #0]
 8007188:	2c00      	cmp	r4, #0
 800718a:	d0da      	beq.n	8007142 <sniprintf+0x16>
 800718c:	2200      	movs	r2, #0
 800718e:	9b02      	ldr	r3, [sp, #8]
 8007190:	701a      	strb	r2, [r3, #0]
 8007192:	e7d6      	b.n	8007142 <sniprintf+0x16>
 8007194:	20000034 	.word	0x20000034

08007198 <siprintf>:
 8007198:	b40e      	push	{r1, r2, r3}
 800719a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800719e:	b510      	push	{r4, lr}
 80071a0:	2400      	movs	r4, #0
 80071a2:	b09d      	sub	sp, #116	@ 0x74
 80071a4:	ab1f      	add	r3, sp, #124	@ 0x7c
 80071a6:	9002      	str	r0, [sp, #8]
 80071a8:	9006      	str	r0, [sp, #24]
 80071aa:	9107      	str	r1, [sp, #28]
 80071ac:	9104      	str	r1, [sp, #16]
 80071ae:	4809      	ldr	r0, [pc, #36]	@ (80071d4 <siprintf+0x3c>)
 80071b0:	4909      	ldr	r1, [pc, #36]	@ (80071d8 <siprintf+0x40>)
 80071b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80071b6:	9105      	str	r1, [sp, #20]
 80071b8:	6800      	ldr	r0, [r0, #0]
 80071ba:	a902      	add	r1, sp, #8
 80071bc:	9301      	str	r3, [sp, #4]
 80071be:	941b      	str	r4, [sp, #108]	@ 0x6c
 80071c0:	f002 fc4c 	bl	8009a5c <_svfiprintf_r>
 80071c4:	9b02      	ldr	r3, [sp, #8]
 80071c6:	701c      	strb	r4, [r3, #0]
 80071c8:	b01d      	add	sp, #116	@ 0x74
 80071ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80071ce:	b003      	add	sp, #12
 80071d0:	4770      	bx	lr
 80071d2:	bf00      	nop
 80071d4:	20000034 	.word	0x20000034
 80071d8:	ffff0208 	.word	0xffff0208

080071dc <__sread>:
 80071dc:	b510      	push	{r4, lr}
 80071de:	460c      	mov	r4, r1
 80071e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071e4:	f000 f8e6 	bl	80073b4 <_read_r>
 80071e8:	2800      	cmp	r0, #0
 80071ea:	bfab      	itete	ge
 80071ec:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80071ee:	89a3      	ldrhlt	r3, [r4, #12]
 80071f0:	181b      	addge	r3, r3, r0
 80071f2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80071f6:	bfac      	ite	ge
 80071f8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80071fa:	81a3      	strhlt	r3, [r4, #12]
 80071fc:	bd10      	pop	{r4, pc}

080071fe <__swrite>:
 80071fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007202:	461f      	mov	r7, r3
 8007204:	898b      	ldrh	r3, [r1, #12]
 8007206:	4605      	mov	r5, r0
 8007208:	05db      	lsls	r3, r3, #23
 800720a:	460c      	mov	r4, r1
 800720c:	4616      	mov	r6, r2
 800720e:	d505      	bpl.n	800721c <__swrite+0x1e>
 8007210:	2302      	movs	r3, #2
 8007212:	2200      	movs	r2, #0
 8007214:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007218:	f000 f8ba 	bl	8007390 <_lseek_r>
 800721c:	89a3      	ldrh	r3, [r4, #12]
 800721e:	4632      	mov	r2, r6
 8007220:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007224:	81a3      	strh	r3, [r4, #12]
 8007226:	4628      	mov	r0, r5
 8007228:	463b      	mov	r3, r7
 800722a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800722e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007232:	f000 b8d1 	b.w	80073d8 <_write_r>

08007236 <__sseek>:
 8007236:	b510      	push	{r4, lr}
 8007238:	460c      	mov	r4, r1
 800723a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800723e:	f000 f8a7 	bl	8007390 <_lseek_r>
 8007242:	1c43      	adds	r3, r0, #1
 8007244:	89a3      	ldrh	r3, [r4, #12]
 8007246:	bf15      	itete	ne
 8007248:	6560      	strne	r0, [r4, #84]	@ 0x54
 800724a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800724e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007252:	81a3      	strheq	r3, [r4, #12]
 8007254:	bf18      	it	ne
 8007256:	81a3      	strhne	r3, [r4, #12]
 8007258:	bd10      	pop	{r4, pc}

0800725a <__sclose>:
 800725a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800725e:	f000 b887 	b.w	8007370 <_close_r>

08007262 <memset>:
 8007262:	4603      	mov	r3, r0
 8007264:	4402      	add	r2, r0
 8007266:	4293      	cmp	r3, r2
 8007268:	d100      	bne.n	800726c <memset+0xa>
 800726a:	4770      	bx	lr
 800726c:	f803 1b01 	strb.w	r1, [r3], #1
 8007270:	e7f9      	b.n	8007266 <memset+0x4>

08007272 <strchr>:
 8007272:	4603      	mov	r3, r0
 8007274:	b2c9      	uxtb	r1, r1
 8007276:	4618      	mov	r0, r3
 8007278:	f813 2b01 	ldrb.w	r2, [r3], #1
 800727c:	b112      	cbz	r2, 8007284 <strchr+0x12>
 800727e:	428a      	cmp	r2, r1
 8007280:	d1f9      	bne.n	8007276 <strchr+0x4>
 8007282:	4770      	bx	lr
 8007284:	2900      	cmp	r1, #0
 8007286:	bf18      	it	ne
 8007288:	2000      	movne	r0, #0
 800728a:	4770      	bx	lr

0800728c <strncmp>:
 800728c:	b510      	push	{r4, lr}
 800728e:	b16a      	cbz	r2, 80072ac <strncmp+0x20>
 8007290:	3901      	subs	r1, #1
 8007292:	1884      	adds	r4, r0, r2
 8007294:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007298:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800729c:	429a      	cmp	r2, r3
 800729e:	d103      	bne.n	80072a8 <strncmp+0x1c>
 80072a0:	42a0      	cmp	r0, r4
 80072a2:	d001      	beq.n	80072a8 <strncmp+0x1c>
 80072a4:	2a00      	cmp	r2, #0
 80072a6:	d1f5      	bne.n	8007294 <strncmp+0x8>
 80072a8:	1ad0      	subs	r0, r2, r3
 80072aa:	bd10      	pop	{r4, pc}
 80072ac:	4610      	mov	r0, r2
 80072ae:	e7fc      	b.n	80072aa <strncmp+0x1e>

080072b0 <strtok>:
 80072b0:	4b16      	ldr	r3, [pc, #88]	@ (800730c <strtok+0x5c>)
 80072b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072b6:	681f      	ldr	r7, [r3, #0]
 80072b8:	4605      	mov	r5, r0
 80072ba:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 80072bc:	460e      	mov	r6, r1
 80072be:	b9ec      	cbnz	r4, 80072fc <strtok+0x4c>
 80072c0:	2050      	movs	r0, #80	@ 0x50
 80072c2:	f000 ff9d 	bl	8008200 <malloc>
 80072c6:	4602      	mov	r2, r0
 80072c8:	6478      	str	r0, [r7, #68]	@ 0x44
 80072ca:	b920      	cbnz	r0, 80072d6 <strtok+0x26>
 80072cc:	215b      	movs	r1, #91	@ 0x5b
 80072ce:	4b10      	ldr	r3, [pc, #64]	@ (8007310 <strtok+0x60>)
 80072d0:	4810      	ldr	r0, [pc, #64]	@ (8007314 <strtok+0x64>)
 80072d2:	f000 f8d3 	bl	800747c <__assert_func>
 80072d6:	e9c0 4400 	strd	r4, r4, [r0]
 80072da:	e9c0 4402 	strd	r4, r4, [r0, #8]
 80072de:	e9c0 4404 	strd	r4, r4, [r0, #16]
 80072e2:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 80072e6:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 80072ea:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 80072ee:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 80072f2:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 80072f6:	6184      	str	r4, [r0, #24]
 80072f8:	7704      	strb	r4, [r0, #28]
 80072fa:	6244      	str	r4, [r0, #36]	@ 0x24
 80072fc:	4631      	mov	r1, r6
 80072fe:	4628      	mov	r0, r5
 8007300:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007302:	2301      	movs	r3, #1
 8007304:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007308:	f000 b806 	b.w	8007318 <__strtok_r>
 800730c:	20000034 	.word	0x20000034
 8007310:	0800b20b 	.word	0x0800b20b
 8007314:	0800b222 	.word	0x0800b222

08007318 <__strtok_r>:
 8007318:	b5f0      	push	{r4, r5, r6, r7, lr}
 800731a:	4604      	mov	r4, r0
 800731c:	b908      	cbnz	r0, 8007322 <__strtok_r+0xa>
 800731e:	6814      	ldr	r4, [r2, #0]
 8007320:	b144      	cbz	r4, 8007334 <__strtok_r+0x1c>
 8007322:	460f      	mov	r7, r1
 8007324:	4620      	mov	r0, r4
 8007326:	f814 5b01 	ldrb.w	r5, [r4], #1
 800732a:	f817 6b01 	ldrb.w	r6, [r7], #1
 800732e:	b91e      	cbnz	r6, 8007338 <__strtok_r+0x20>
 8007330:	b965      	cbnz	r5, 800734c <__strtok_r+0x34>
 8007332:	6015      	str	r5, [r2, #0]
 8007334:	2000      	movs	r0, #0
 8007336:	e005      	b.n	8007344 <__strtok_r+0x2c>
 8007338:	42b5      	cmp	r5, r6
 800733a:	d1f6      	bne.n	800732a <__strtok_r+0x12>
 800733c:	2b00      	cmp	r3, #0
 800733e:	d1f0      	bne.n	8007322 <__strtok_r+0xa>
 8007340:	6014      	str	r4, [r2, #0]
 8007342:	7003      	strb	r3, [r0, #0]
 8007344:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007346:	461c      	mov	r4, r3
 8007348:	e00c      	b.n	8007364 <__strtok_r+0x4c>
 800734a:	b91d      	cbnz	r5, 8007354 <__strtok_r+0x3c>
 800734c:	460e      	mov	r6, r1
 800734e:	4627      	mov	r7, r4
 8007350:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007354:	f816 5b01 	ldrb.w	r5, [r6], #1
 8007358:	42ab      	cmp	r3, r5
 800735a:	d1f6      	bne.n	800734a <__strtok_r+0x32>
 800735c:	2b00      	cmp	r3, #0
 800735e:	d0f2      	beq.n	8007346 <__strtok_r+0x2e>
 8007360:	2300      	movs	r3, #0
 8007362:	703b      	strb	r3, [r7, #0]
 8007364:	6014      	str	r4, [r2, #0]
 8007366:	e7ed      	b.n	8007344 <__strtok_r+0x2c>

08007368 <_localeconv_r>:
 8007368:	4800      	ldr	r0, [pc, #0]	@ (800736c <_localeconv_r+0x4>)
 800736a:	4770      	bx	lr
 800736c:	20000174 	.word	0x20000174

08007370 <_close_r>:
 8007370:	b538      	push	{r3, r4, r5, lr}
 8007372:	2300      	movs	r3, #0
 8007374:	4d05      	ldr	r5, [pc, #20]	@ (800738c <_close_r+0x1c>)
 8007376:	4604      	mov	r4, r0
 8007378:	4608      	mov	r0, r1
 800737a:	602b      	str	r3, [r5, #0]
 800737c:	f7fa fda6 	bl	8001ecc <_close>
 8007380:	1c43      	adds	r3, r0, #1
 8007382:	d102      	bne.n	800738a <_close_r+0x1a>
 8007384:	682b      	ldr	r3, [r5, #0]
 8007386:	b103      	cbz	r3, 800738a <_close_r+0x1a>
 8007388:	6023      	str	r3, [r4, #0]
 800738a:	bd38      	pop	{r3, r4, r5, pc}
 800738c:	20000514 	.word	0x20000514

08007390 <_lseek_r>:
 8007390:	b538      	push	{r3, r4, r5, lr}
 8007392:	4604      	mov	r4, r0
 8007394:	4608      	mov	r0, r1
 8007396:	4611      	mov	r1, r2
 8007398:	2200      	movs	r2, #0
 800739a:	4d05      	ldr	r5, [pc, #20]	@ (80073b0 <_lseek_r+0x20>)
 800739c:	602a      	str	r2, [r5, #0]
 800739e:	461a      	mov	r2, r3
 80073a0:	f7fa fdb8 	bl	8001f14 <_lseek>
 80073a4:	1c43      	adds	r3, r0, #1
 80073a6:	d102      	bne.n	80073ae <_lseek_r+0x1e>
 80073a8:	682b      	ldr	r3, [r5, #0]
 80073aa:	b103      	cbz	r3, 80073ae <_lseek_r+0x1e>
 80073ac:	6023      	str	r3, [r4, #0]
 80073ae:	bd38      	pop	{r3, r4, r5, pc}
 80073b0:	20000514 	.word	0x20000514

080073b4 <_read_r>:
 80073b4:	b538      	push	{r3, r4, r5, lr}
 80073b6:	4604      	mov	r4, r0
 80073b8:	4608      	mov	r0, r1
 80073ba:	4611      	mov	r1, r2
 80073bc:	2200      	movs	r2, #0
 80073be:	4d05      	ldr	r5, [pc, #20]	@ (80073d4 <_read_r+0x20>)
 80073c0:	602a      	str	r2, [r5, #0]
 80073c2:	461a      	mov	r2, r3
 80073c4:	f7fa fd49 	bl	8001e5a <_read>
 80073c8:	1c43      	adds	r3, r0, #1
 80073ca:	d102      	bne.n	80073d2 <_read_r+0x1e>
 80073cc:	682b      	ldr	r3, [r5, #0]
 80073ce:	b103      	cbz	r3, 80073d2 <_read_r+0x1e>
 80073d0:	6023      	str	r3, [r4, #0]
 80073d2:	bd38      	pop	{r3, r4, r5, pc}
 80073d4:	20000514 	.word	0x20000514

080073d8 <_write_r>:
 80073d8:	b538      	push	{r3, r4, r5, lr}
 80073da:	4604      	mov	r4, r0
 80073dc:	4608      	mov	r0, r1
 80073de:	4611      	mov	r1, r2
 80073e0:	2200      	movs	r2, #0
 80073e2:	4d05      	ldr	r5, [pc, #20]	@ (80073f8 <_write_r+0x20>)
 80073e4:	602a      	str	r2, [r5, #0]
 80073e6:	461a      	mov	r2, r3
 80073e8:	f7fa fd54 	bl	8001e94 <_write>
 80073ec:	1c43      	adds	r3, r0, #1
 80073ee:	d102      	bne.n	80073f6 <_write_r+0x1e>
 80073f0:	682b      	ldr	r3, [r5, #0]
 80073f2:	b103      	cbz	r3, 80073f6 <_write_r+0x1e>
 80073f4:	6023      	str	r3, [r4, #0]
 80073f6:	bd38      	pop	{r3, r4, r5, pc}
 80073f8:	20000514 	.word	0x20000514

080073fc <__errno>:
 80073fc:	4b01      	ldr	r3, [pc, #4]	@ (8007404 <__errno+0x8>)
 80073fe:	6818      	ldr	r0, [r3, #0]
 8007400:	4770      	bx	lr
 8007402:	bf00      	nop
 8007404:	20000034 	.word	0x20000034

08007408 <__libc_init_array>:
 8007408:	b570      	push	{r4, r5, r6, lr}
 800740a:	2600      	movs	r6, #0
 800740c:	4d0c      	ldr	r5, [pc, #48]	@ (8007440 <__libc_init_array+0x38>)
 800740e:	4c0d      	ldr	r4, [pc, #52]	@ (8007444 <__libc_init_array+0x3c>)
 8007410:	1b64      	subs	r4, r4, r5
 8007412:	10a4      	asrs	r4, r4, #2
 8007414:	42a6      	cmp	r6, r4
 8007416:	d109      	bne.n	800742c <__libc_init_array+0x24>
 8007418:	f003 fb5a 	bl	800aad0 <_init>
 800741c:	2600      	movs	r6, #0
 800741e:	4d0a      	ldr	r5, [pc, #40]	@ (8007448 <__libc_init_array+0x40>)
 8007420:	4c0a      	ldr	r4, [pc, #40]	@ (800744c <__libc_init_array+0x44>)
 8007422:	1b64      	subs	r4, r4, r5
 8007424:	10a4      	asrs	r4, r4, #2
 8007426:	42a6      	cmp	r6, r4
 8007428:	d105      	bne.n	8007436 <__libc_init_array+0x2e>
 800742a:	bd70      	pop	{r4, r5, r6, pc}
 800742c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007430:	4798      	blx	r3
 8007432:	3601      	adds	r6, #1
 8007434:	e7ee      	b.n	8007414 <__libc_init_array+0xc>
 8007436:	f855 3b04 	ldr.w	r3, [r5], #4
 800743a:	4798      	blx	r3
 800743c:	3601      	adds	r6, #1
 800743e:	e7f2      	b.n	8007426 <__libc_init_array+0x1e>
 8007440:	0800b65c 	.word	0x0800b65c
 8007444:	0800b65c 	.word	0x0800b65c
 8007448:	0800b65c 	.word	0x0800b65c
 800744c:	0800b660 	.word	0x0800b660

08007450 <__retarget_lock_init_recursive>:
 8007450:	4770      	bx	lr

08007452 <__retarget_lock_acquire_recursive>:
 8007452:	4770      	bx	lr

08007454 <__retarget_lock_release_recursive>:
 8007454:	4770      	bx	lr

08007456 <memchr>:
 8007456:	4603      	mov	r3, r0
 8007458:	b510      	push	{r4, lr}
 800745a:	b2c9      	uxtb	r1, r1
 800745c:	4402      	add	r2, r0
 800745e:	4293      	cmp	r3, r2
 8007460:	4618      	mov	r0, r3
 8007462:	d101      	bne.n	8007468 <memchr+0x12>
 8007464:	2000      	movs	r0, #0
 8007466:	e003      	b.n	8007470 <memchr+0x1a>
 8007468:	7804      	ldrb	r4, [r0, #0]
 800746a:	3301      	adds	r3, #1
 800746c:	428c      	cmp	r4, r1
 800746e:	d1f6      	bne.n	800745e <memchr+0x8>
 8007470:	bd10      	pop	{r4, pc}
	...

08007474 <nanf>:
 8007474:	4800      	ldr	r0, [pc, #0]	@ (8007478 <nanf+0x4>)
 8007476:	4770      	bx	lr
 8007478:	7fc00000 	.word	0x7fc00000

0800747c <__assert_func>:
 800747c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800747e:	4614      	mov	r4, r2
 8007480:	461a      	mov	r2, r3
 8007482:	4b09      	ldr	r3, [pc, #36]	@ (80074a8 <__assert_func+0x2c>)
 8007484:	4605      	mov	r5, r0
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	68d8      	ldr	r0, [r3, #12]
 800748a:	b14c      	cbz	r4, 80074a0 <__assert_func+0x24>
 800748c:	4b07      	ldr	r3, [pc, #28]	@ (80074ac <__assert_func+0x30>)
 800748e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007492:	9100      	str	r1, [sp, #0]
 8007494:	462b      	mov	r3, r5
 8007496:	4906      	ldr	r1, [pc, #24]	@ (80074b0 <__assert_func+0x34>)
 8007498:	f002 fc84 	bl	8009da4 <fiprintf>
 800749c:	f002 fcd2 	bl	8009e44 <abort>
 80074a0:	4b04      	ldr	r3, [pc, #16]	@ (80074b4 <__assert_func+0x38>)
 80074a2:	461c      	mov	r4, r3
 80074a4:	e7f3      	b.n	800748e <__assert_func+0x12>
 80074a6:	bf00      	nop
 80074a8:	20000034 	.word	0x20000034
 80074ac:	0800b27c 	.word	0x0800b27c
 80074b0:	0800b289 	.word	0x0800b289
 80074b4:	0800b2b7 	.word	0x0800b2b7

080074b8 <quorem>:
 80074b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074bc:	6903      	ldr	r3, [r0, #16]
 80074be:	690c      	ldr	r4, [r1, #16]
 80074c0:	4607      	mov	r7, r0
 80074c2:	42a3      	cmp	r3, r4
 80074c4:	db7e      	blt.n	80075c4 <quorem+0x10c>
 80074c6:	3c01      	subs	r4, #1
 80074c8:	00a3      	lsls	r3, r4, #2
 80074ca:	f100 0514 	add.w	r5, r0, #20
 80074ce:	f101 0814 	add.w	r8, r1, #20
 80074d2:	9300      	str	r3, [sp, #0]
 80074d4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80074d8:	9301      	str	r3, [sp, #4]
 80074da:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80074de:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80074e2:	3301      	adds	r3, #1
 80074e4:	429a      	cmp	r2, r3
 80074e6:	fbb2 f6f3 	udiv	r6, r2, r3
 80074ea:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80074ee:	d32e      	bcc.n	800754e <quorem+0x96>
 80074f0:	f04f 0a00 	mov.w	sl, #0
 80074f4:	46c4      	mov	ip, r8
 80074f6:	46ae      	mov	lr, r5
 80074f8:	46d3      	mov	fp, sl
 80074fa:	f85c 3b04 	ldr.w	r3, [ip], #4
 80074fe:	b298      	uxth	r0, r3
 8007500:	fb06 a000 	mla	r0, r6, r0, sl
 8007504:	0c1b      	lsrs	r3, r3, #16
 8007506:	0c02      	lsrs	r2, r0, #16
 8007508:	fb06 2303 	mla	r3, r6, r3, r2
 800750c:	f8de 2000 	ldr.w	r2, [lr]
 8007510:	b280      	uxth	r0, r0
 8007512:	b292      	uxth	r2, r2
 8007514:	1a12      	subs	r2, r2, r0
 8007516:	445a      	add	r2, fp
 8007518:	f8de 0000 	ldr.w	r0, [lr]
 800751c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007520:	b29b      	uxth	r3, r3
 8007522:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007526:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800752a:	b292      	uxth	r2, r2
 800752c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007530:	45e1      	cmp	r9, ip
 8007532:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007536:	f84e 2b04 	str.w	r2, [lr], #4
 800753a:	d2de      	bcs.n	80074fa <quorem+0x42>
 800753c:	9b00      	ldr	r3, [sp, #0]
 800753e:	58eb      	ldr	r3, [r5, r3]
 8007540:	b92b      	cbnz	r3, 800754e <quorem+0x96>
 8007542:	9b01      	ldr	r3, [sp, #4]
 8007544:	3b04      	subs	r3, #4
 8007546:	429d      	cmp	r5, r3
 8007548:	461a      	mov	r2, r3
 800754a:	d32f      	bcc.n	80075ac <quorem+0xf4>
 800754c:	613c      	str	r4, [r7, #16]
 800754e:	4638      	mov	r0, r7
 8007550:	f001 f9c8 	bl	80088e4 <__mcmp>
 8007554:	2800      	cmp	r0, #0
 8007556:	db25      	blt.n	80075a4 <quorem+0xec>
 8007558:	4629      	mov	r1, r5
 800755a:	2000      	movs	r0, #0
 800755c:	f858 2b04 	ldr.w	r2, [r8], #4
 8007560:	f8d1 c000 	ldr.w	ip, [r1]
 8007564:	fa1f fe82 	uxth.w	lr, r2
 8007568:	fa1f f38c 	uxth.w	r3, ip
 800756c:	eba3 030e 	sub.w	r3, r3, lr
 8007570:	4403      	add	r3, r0
 8007572:	0c12      	lsrs	r2, r2, #16
 8007574:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007578:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800757c:	b29b      	uxth	r3, r3
 800757e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007582:	45c1      	cmp	r9, r8
 8007584:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007588:	f841 3b04 	str.w	r3, [r1], #4
 800758c:	d2e6      	bcs.n	800755c <quorem+0xa4>
 800758e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007592:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007596:	b922      	cbnz	r2, 80075a2 <quorem+0xea>
 8007598:	3b04      	subs	r3, #4
 800759a:	429d      	cmp	r5, r3
 800759c:	461a      	mov	r2, r3
 800759e:	d30b      	bcc.n	80075b8 <quorem+0x100>
 80075a0:	613c      	str	r4, [r7, #16]
 80075a2:	3601      	adds	r6, #1
 80075a4:	4630      	mov	r0, r6
 80075a6:	b003      	add	sp, #12
 80075a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075ac:	6812      	ldr	r2, [r2, #0]
 80075ae:	3b04      	subs	r3, #4
 80075b0:	2a00      	cmp	r2, #0
 80075b2:	d1cb      	bne.n	800754c <quorem+0x94>
 80075b4:	3c01      	subs	r4, #1
 80075b6:	e7c6      	b.n	8007546 <quorem+0x8e>
 80075b8:	6812      	ldr	r2, [r2, #0]
 80075ba:	3b04      	subs	r3, #4
 80075bc:	2a00      	cmp	r2, #0
 80075be:	d1ef      	bne.n	80075a0 <quorem+0xe8>
 80075c0:	3c01      	subs	r4, #1
 80075c2:	e7ea      	b.n	800759a <quorem+0xe2>
 80075c4:	2000      	movs	r0, #0
 80075c6:	e7ee      	b.n	80075a6 <quorem+0xee>

080075c8 <_dtoa_r>:
 80075c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075cc:	4614      	mov	r4, r2
 80075ce:	461d      	mov	r5, r3
 80075d0:	69c7      	ldr	r7, [r0, #28]
 80075d2:	b097      	sub	sp, #92	@ 0x5c
 80075d4:	4681      	mov	r9, r0
 80075d6:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80075da:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 80075dc:	b97f      	cbnz	r7, 80075fe <_dtoa_r+0x36>
 80075de:	2010      	movs	r0, #16
 80075e0:	f000 fe0e 	bl	8008200 <malloc>
 80075e4:	4602      	mov	r2, r0
 80075e6:	f8c9 001c 	str.w	r0, [r9, #28]
 80075ea:	b920      	cbnz	r0, 80075f6 <_dtoa_r+0x2e>
 80075ec:	21ef      	movs	r1, #239	@ 0xef
 80075ee:	4bac      	ldr	r3, [pc, #688]	@ (80078a0 <_dtoa_r+0x2d8>)
 80075f0:	48ac      	ldr	r0, [pc, #688]	@ (80078a4 <_dtoa_r+0x2dc>)
 80075f2:	f7ff ff43 	bl	800747c <__assert_func>
 80075f6:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80075fa:	6007      	str	r7, [r0, #0]
 80075fc:	60c7      	str	r7, [r0, #12]
 80075fe:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007602:	6819      	ldr	r1, [r3, #0]
 8007604:	b159      	cbz	r1, 800761e <_dtoa_r+0x56>
 8007606:	685a      	ldr	r2, [r3, #4]
 8007608:	2301      	movs	r3, #1
 800760a:	4093      	lsls	r3, r2
 800760c:	604a      	str	r2, [r1, #4]
 800760e:	608b      	str	r3, [r1, #8]
 8007610:	4648      	mov	r0, r9
 8007612:	f000 feeb 	bl	80083ec <_Bfree>
 8007616:	2200      	movs	r2, #0
 8007618:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800761c:	601a      	str	r2, [r3, #0]
 800761e:	1e2b      	subs	r3, r5, #0
 8007620:	bfaf      	iteee	ge
 8007622:	2300      	movge	r3, #0
 8007624:	2201      	movlt	r2, #1
 8007626:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800762a:	9307      	strlt	r3, [sp, #28]
 800762c:	bfa8      	it	ge
 800762e:	6033      	strge	r3, [r6, #0]
 8007630:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8007634:	4b9c      	ldr	r3, [pc, #624]	@ (80078a8 <_dtoa_r+0x2e0>)
 8007636:	bfb8      	it	lt
 8007638:	6032      	strlt	r2, [r6, #0]
 800763a:	ea33 0308 	bics.w	r3, r3, r8
 800763e:	d112      	bne.n	8007666 <_dtoa_r+0x9e>
 8007640:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007644:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8007646:	6013      	str	r3, [r2, #0]
 8007648:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800764c:	4323      	orrs	r3, r4
 800764e:	f000 855e 	beq.w	800810e <_dtoa_r+0xb46>
 8007652:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007654:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80078ac <_dtoa_r+0x2e4>
 8007658:	2b00      	cmp	r3, #0
 800765a:	f000 8560 	beq.w	800811e <_dtoa_r+0xb56>
 800765e:	f10a 0303 	add.w	r3, sl, #3
 8007662:	f000 bd5a 	b.w	800811a <_dtoa_r+0xb52>
 8007666:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800766a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800766e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007672:	2200      	movs	r2, #0
 8007674:	2300      	movs	r3, #0
 8007676:	f7f9 f9a1 	bl	80009bc <__aeabi_dcmpeq>
 800767a:	4607      	mov	r7, r0
 800767c:	b158      	cbz	r0, 8007696 <_dtoa_r+0xce>
 800767e:	2301      	movs	r3, #1
 8007680:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8007682:	6013      	str	r3, [r2, #0]
 8007684:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007686:	b113      	cbz	r3, 800768e <_dtoa_r+0xc6>
 8007688:	4b89      	ldr	r3, [pc, #548]	@ (80078b0 <_dtoa_r+0x2e8>)
 800768a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800768c:	6013      	str	r3, [r2, #0]
 800768e:	f8df a224 	ldr.w	sl, [pc, #548]	@ 80078b4 <_dtoa_r+0x2ec>
 8007692:	f000 bd44 	b.w	800811e <_dtoa_r+0xb56>
 8007696:	ab14      	add	r3, sp, #80	@ 0x50
 8007698:	9301      	str	r3, [sp, #4]
 800769a:	ab15      	add	r3, sp, #84	@ 0x54
 800769c:	9300      	str	r3, [sp, #0]
 800769e:	4648      	mov	r0, r9
 80076a0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80076a4:	f001 fa36 	bl	8008b14 <__d2b>
 80076a8:	f3c8 560a 	ubfx	r6, r8, #20, #11
 80076ac:	9003      	str	r0, [sp, #12]
 80076ae:	2e00      	cmp	r6, #0
 80076b0:	d078      	beq.n	80077a4 <_dtoa_r+0x1dc>
 80076b2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80076b6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80076b8:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80076bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80076c0:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80076c4:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80076c8:	9712      	str	r7, [sp, #72]	@ 0x48
 80076ca:	4619      	mov	r1, r3
 80076cc:	2200      	movs	r2, #0
 80076ce:	4b7a      	ldr	r3, [pc, #488]	@ (80078b8 <_dtoa_r+0x2f0>)
 80076d0:	f7f8 fd54 	bl	800017c <__aeabi_dsub>
 80076d4:	a36c      	add	r3, pc, #432	@ (adr r3, 8007888 <_dtoa_r+0x2c0>)
 80076d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076da:	f7f8 ff07 	bl	80004ec <__aeabi_dmul>
 80076de:	a36c      	add	r3, pc, #432	@ (adr r3, 8007890 <_dtoa_r+0x2c8>)
 80076e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076e4:	f7f8 fd4c 	bl	8000180 <__adddf3>
 80076e8:	4604      	mov	r4, r0
 80076ea:	4630      	mov	r0, r6
 80076ec:	460d      	mov	r5, r1
 80076ee:	f7f8 fe93 	bl	8000418 <__aeabi_i2d>
 80076f2:	a369      	add	r3, pc, #420	@ (adr r3, 8007898 <_dtoa_r+0x2d0>)
 80076f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076f8:	f7f8 fef8 	bl	80004ec <__aeabi_dmul>
 80076fc:	4602      	mov	r2, r0
 80076fe:	460b      	mov	r3, r1
 8007700:	4620      	mov	r0, r4
 8007702:	4629      	mov	r1, r5
 8007704:	f7f8 fd3c 	bl	8000180 <__adddf3>
 8007708:	4604      	mov	r4, r0
 800770a:	460d      	mov	r5, r1
 800770c:	f7f9 f99e 	bl	8000a4c <__aeabi_d2iz>
 8007710:	2200      	movs	r2, #0
 8007712:	4607      	mov	r7, r0
 8007714:	2300      	movs	r3, #0
 8007716:	4620      	mov	r0, r4
 8007718:	4629      	mov	r1, r5
 800771a:	f7f9 f959 	bl	80009d0 <__aeabi_dcmplt>
 800771e:	b140      	cbz	r0, 8007732 <_dtoa_r+0x16a>
 8007720:	4638      	mov	r0, r7
 8007722:	f7f8 fe79 	bl	8000418 <__aeabi_i2d>
 8007726:	4622      	mov	r2, r4
 8007728:	462b      	mov	r3, r5
 800772a:	f7f9 f947 	bl	80009bc <__aeabi_dcmpeq>
 800772e:	b900      	cbnz	r0, 8007732 <_dtoa_r+0x16a>
 8007730:	3f01      	subs	r7, #1
 8007732:	2f16      	cmp	r7, #22
 8007734:	d854      	bhi.n	80077e0 <_dtoa_r+0x218>
 8007736:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800773a:	4b60      	ldr	r3, [pc, #384]	@ (80078bc <_dtoa_r+0x2f4>)
 800773c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007740:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007744:	f7f9 f944 	bl	80009d0 <__aeabi_dcmplt>
 8007748:	2800      	cmp	r0, #0
 800774a:	d04b      	beq.n	80077e4 <_dtoa_r+0x21c>
 800774c:	2300      	movs	r3, #0
 800774e:	3f01      	subs	r7, #1
 8007750:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007752:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007754:	1b9b      	subs	r3, r3, r6
 8007756:	1e5a      	subs	r2, r3, #1
 8007758:	bf49      	itett	mi
 800775a:	f1c3 0301 	rsbmi	r3, r3, #1
 800775e:	2300      	movpl	r3, #0
 8007760:	9304      	strmi	r3, [sp, #16]
 8007762:	2300      	movmi	r3, #0
 8007764:	9209      	str	r2, [sp, #36]	@ 0x24
 8007766:	bf54      	ite	pl
 8007768:	9304      	strpl	r3, [sp, #16]
 800776a:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800776c:	2f00      	cmp	r7, #0
 800776e:	db3b      	blt.n	80077e8 <_dtoa_r+0x220>
 8007770:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007772:	970e      	str	r7, [sp, #56]	@ 0x38
 8007774:	443b      	add	r3, r7
 8007776:	9309      	str	r3, [sp, #36]	@ 0x24
 8007778:	2300      	movs	r3, #0
 800777a:	930a      	str	r3, [sp, #40]	@ 0x28
 800777c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800777e:	2b09      	cmp	r3, #9
 8007780:	d865      	bhi.n	800784e <_dtoa_r+0x286>
 8007782:	2b05      	cmp	r3, #5
 8007784:	bfc4      	itt	gt
 8007786:	3b04      	subgt	r3, #4
 8007788:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800778a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800778c:	bfc8      	it	gt
 800778e:	2400      	movgt	r4, #0
 8007790:	f1a3 0302 	sub.w	r3, r3, #2
 8007794:	bfd8      	it	le
 8007796:	2401      	movle	r4, #1
 8007798:	2b03      	cmp	r3, #3
 800779a:	d864      	bhi.n	8007866 <_dtoa_r+0x29e>
 800779c:	e8df f003 	tbb	[pc, r3]
 80077a0:	2c385553 	.word	0x2c385553
 80077a4:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80077a8:	441e      	add	r6, r3
 80077aa:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80077ae:	2b20      	cmp	r3, #32
 80077b0:	bfc1      	itttt	gt
 80077b2:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80077b6:	fa08 f803 	lslgt.w	r8, r8, r3
 80077ba:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80077be:	fa24 f303 	lsrgt.w	r3, r4, r3
 80077c2:	bfd6      	itet	le
 80077c4:	f1c3 0320 	rsble	r3, r3, #32
 80077c8:	ea48 0003 	orrgt.w	r0, r8, r3
 80077cc:	fa04 f003 	lslle.w	r0, r4, r3
 80077d0:	f7f8 fe12 	bl	80003f8 <__aeabi_ui2d>
 80077d4:	2201      	movs	r2, #1
 80077d6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80077da:	3e01      	subs	r6, #1
 80077dc:	9212      	str	r2, [sp, #72]	@ 0x48
 80077de:	e774      	b.n	80076ca <_dtoa_r+0x102>
 80077e0:	2301      	movs	r3, #1
 80077e2:	e7b5      	b.n	8007750 <_dtoa_r+0x188>
 80077e4:	900f      	str	r0, [sp, #60]	@ 0x3c
 80077e6:	e7b4      	b.n	8007752 <_dtoa_r+0x18a>
 80077e8:	9b04      	ldr	r3, [sp, #16]
 80077ea:	1bdb      	subs	r3, r3, r7
 80077ec:	9304      	str	r3, [sp, #16]
 80077ee:	427b      	negs	r3, r7
 80077f0:	930a      	str	r3, [sp, #40]	@ 0x28
 80077f2:	2300      	movs	r3, #0
 80077f4:	930e      	str	r3, [sp, #56]	@ 0x38
 80077f6:	e7c1      	b.n	800777c <_dtoa_r+0x1b4>
 80077f8:	2301      	movs	r3, #1
 80077fa:	930b      	str	r3, [sp, #44]	@ 0x2c
 80077fc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80077fe:	eb07 0b03 	add.w	fp, r7, r3
 8007802:	f10b 0301 	add.w	r3, fp, #1
 8007806:	2b01      	cmp	r3, #1
 8007808:	9308      	str	r3, [sp, #32]
 800780a:	bfb8      	it	lt
 800780c:	2301      	movlt	r3, #1
 800780e:	e006      	b.n	800781e <_dtoa_r+0x256>
 8007810:	2301      	movs	r3, #1
 8007812:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007814:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007816:	2b00      	cmp	r3, #0
 8007818:	dd28      	ble.n	800786c <_dtoa_r+0x2a4>
 800781a:	469b      	mov	fp, r3
 800781c:	9308      	str	r3, [sp, #32]
 800781e:	2100      	movs	r1, #0
 8007820:	2204      	movs	r2, #4
 8007822:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8007826:	f102 0514 	add.w	r5, r2, #20
 800782a:	429d      	cmp	r5, r3
 800782c:	d926      	bls.n	800787c <_dtoa_r+0x2b4>
 800782e:	6041      	str	r1, [r0, #4]
 8007830:	4648      	mov	r0, r9
 8007832:	f000 fd9b 	bl	800836c <_Balloc>
 8007836:	4682      	mov	sl, r0
 8007838:	2800      	cmp	r0, #0
 800783a:	d143      	bne.n	80078c4 <_dtoa_r+0x2fc>
 800783c:	4602      	mov	r2, r0
 800783e:	f240 11af 	movw	r1, #431	@ 0x1af
 8007842:	4b1f      	ldr	r3, [pc, #124]	@ (80078c0 <_dtoa_r+0x2f8>)
 8007844:	e6d4      	b.n	80075f0 <_dtoa_r+0x28>
 8007846:	2300      	movs	r3, #0
 8007848:	e7e3      	b.n	8007812 <_dtoa_r+0x24a>
 800784a:	2300      	movs	r3, #0
 800784c:	e7d5      	b.n	80077fa <_dtoa_r+0x232>
 800784e:	2401      	movs	r4, #1
 8007850:	2300      	movs	r3, #0
 8007852:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007854:	9320      	str	r3, [sp, #128]	@ 0x80
 8007856:	f04f 3bff 	mov.w	fp, #4294967295
 800785a:	2200      	movs	r2, #0
 800785c:	2312      	movs	r3, #18
 800785e:	f8cd b020 	str.w	fp, [sp, #32]
 8007862:	9221      	str	r2, [sp, #132]	@ 0x84
 8007864:	e7db      	b.n	800781e <_dtoa_r+0x256>
 8007866:	2301      	movs	r3, #1
 8007868:	930b      	str	r3, [sp, #44]	@ 0x2c
 800786a:	e7f4      	b.n	8007856 <_dtoa_r+0x28e>
 800786c:	f04f 0b01 	mov.w	fp, #1
 8007870:	465b      	mov	r3, fp
 8007872:	f8cd b020 	str.w	fp, [sp, #32]
 8007876:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 800787a:	e7d0      	b.n	800781e <_dtoa_r+0x256>
 800787c:	3101      	adds	r1, #1
 800787e:	0052      	lsls	r2, r2, #1
 8007880:	e7d1      	b.n	8007826 <_dtoa_r+0x25e>
 8007882:	bf00      	nop
 8007884:	f3af 8000 	nop.w
 8007888:	636f4361 	.word	0x636f4361
 800788c:	3fd287a7 	.word	0x3fd287a7
 8007890:	8b60c8b3 	.word	0x8b60c8b3
 8007894:	3fc68a28 	.word	0x3fc68a28
 8007898:	509f79fb 	.word	0x509f79fb
 800789c:	3fd34413 	.word	0x3fd34413
 80078a0:	0800b20b 	.word	0x0800b20b
 80078a4:	0800b2c5 	.word	0x0800b2c5
 80078a8:	7ff00000 	.word	0x7ff00000
 80078ac:	0800b2c1 	.word	0x0800b2c1
 80078b0:	0800b1e3 	.word	0x0800b1e3
 80078b4:	0800b1e2 	.word	0x0800b1e2
 80078b8:	3ff80000 	.word	0x3ff80000
 80078bc:	0800b438 	.word	0x0800b438
 80078c0:	0800b31d 	.word	0x0800b31d
 80078c4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80078c8:	6018      	str	r0, [r3, #0]
 80078ca:	9b08      	ldr	r3, [sp, #32]
 80078cc:	2b0e      	cmp	r3, #14
 80078ce:	f200 80a1 	bhi.w	8007a14 <_dtoa_r+0x44c>
 80078d2:	2c00      	cmp	r4, #0
 80078d4:	f000 809e 	beq.w	8007a14 <_dtoa_r+0x44c>
 80078d8:	2f00      	cmp	r7, #0
 80078da:	dd33      	ble.n	8007944 <_dtoa_r+0x37c>
 80078dc:	4b9c      	ldr	r3, [pc, #624]	@ (8007b50 <_dtoa_r+0x588>)
 80078de:	f007 020f 	and.w	r2, r7, #15
 80078e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80078e6:	05f8      	lsls	r0, r7, #23
 80078e8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80078ec:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 80078f0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80078f4:	d516      	bpl.n	8007924 <_dtoa_r+0x35c>
 80078f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80078fa:	4b96      	ldr	r3, [pc, #600]	@ (8007b54 <_dtoa_r+0x58c>)
 80078fc:	2603      	movs	r6, #3
 80078fe:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007902:	f7f8 ff1d 	bl	8000740 <__aeabi_ddiv>
 8007906:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800790a:	f004 040f 	and.w	r4, r4, #15
 800790e:	4d91      	ldr	r5, [pc, #580]	@ (8007b54 <_dtoa_r+0x58c>)
 8007910:	b954      	cbnz	r4, 8007928 <_dtoa_r+0x360>
 8007912:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007916:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800791a:	f7f8 ff11 	bl	8000740 <__aeabi_ddiv>
 800791e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007922:	e028      	b.n	8007976 <_dtoa_r+0x3ae>
 8007924:	2602      	movs	r6, #2
 8007926:	e7f2      	b.n	800790e <_dtoa_r+0x346>
 8007928:	07e1      	lsls	r1, r4, #31
 800792a:	d508      	bpl.n	800793e <_dtoa_r+0x376>
 800792c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007930:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007934:	f7f8 fdda 	bl	80004ec <__aeabi_dmul>
 8007938:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800793c:	3601      	adds	r6, #1
 800793e:	1064      	asrs	r4, r4, #1
 8007940:	3508      	adds	r5, #8
 8007942:	e7e5      	b.n	8007910 <_dtoa_r+0x348>
 8007944:	f000 80af 	beq.w	8007aa6 <_dtoa_r+0x4de>
 8007948:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800794c:	427c      	negs	r4, r7
 800794e:	4b80      	ldr	r3, [pc, #512]	@ (8007b50 <_dtoa_r+0x588>)
 8007950:	f004 020f 	and.w	r2, r4, #15
 8007954:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007958:	e9d3 2300 	ldrd	r2, r3, [r3]
 800795c:	f7f8 fdc6 	bl	80004ec <__aeabi_dmul>
 8007960:	2602      	movs	r6, #2
 8007962:	2300      	movs	r3, #0
 8007964:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007968:	4d7a      	ldr	r5, [pc, #488]	@ (8007b54 <_dtoa_r+0x58c>)
 800796a:	1124      	asrs	r4, r4, #4
 800796c:	2c00      	cmp	r4, #0
 800796e:	f040 808f 	bne.w	8007a90 <_dtoa_r+0x4c8>
 8007972:	2b00      	cmp	r3, #0
 8007974:	d1d3      	bne.n	800791e <_dtoa_r+0x356>
 8007976:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800797a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800797c:	2b00      	cmp	r3, #0
 800797e:	f000 8094 	beq.w	8007aaa <_dtoa_r+0x4e2>
 8007982:	2200      	movs	r2, #0
 8007984:	4620      	mov	r0, r4
 8007986:	4629      	mov	r1, r5
 8007988:	4b73      	ldr	r3, [pc, #460]	@ (8007b58 <_dtoa_r+0x590>)
 800798a:	f7f9 f821 	bl	80009d0 <__aeabi_dcmplt>
 800798e:	2800      	cmp	r0, #0
 8007990:	f000 808b 	beq.w	8007aaa <_dtoa_r+0x4e2>
 8007994:	9b08      	ldr	r3, [sp, #32]
 8007996:	2b00      	cmp	r3, #0
 8007998:	f000 8087 	beq.w	8007aaa <_dtoa_r+0x4e2>
 800799c:	f1bb 0f00 	cmp.w	fp, #0
 80079a0:	dd34      	ble.n	8007a0c <_dtoa_r+0x444>
 80079a2:	4620      	mov	r0, r4
 80079a4:	2200      	movs	r2, #0
 80079a6:	4629      	mov	r1, r5
 80079a8:	4b6c      	ldr	r3, [pc, #432]	@ (8007b5c <_dtoa_r+0x594>)
 80079aa:	f7f8 fd9f 	bl	80004ec <__aeabi_dmul>
 80079ae:	465c      	mov	r4, fp
 80079b0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80079b4:	f107 38ff 	add.w	r8, r7, #4294967295
 80079b8:	3601      	adds	r6, #1
 80079ba:	4630      	mov	r0, r6
 80079bc:	f7f8 fd2c 	bl	8000418 <__aeabi_i2d>
 80079c0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80079c4:	f7f8 fd92 	bl	80004ec <__aeabi_dmul>
 80079c8:	2200      	movs	r2, #0
 80079ca:	4b65      	ldr	r3, [pc, #404]	@ (8007b60 <_dtoa_r+0x598>)
 80079cc:	f7f8 fbd8 	bl	8000180 <__adddf3>
 80079d0:	4605      	mov	r5, r0
 80079d2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80079d6:	2c00      	cmp	r4, #0
 80079d8:	d16a      	bne.n	8007ab0 <_dtoa_r+0x4e8>
 80079da:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80079de:	2200      	movs	r2, #0
 80079e0:	4b60      	ldr	r3, [pc, #384]	@ (8007b64 <_dtoa_r+0x59c>)
 80079e2:	f7f8 fbcb 	bl	800017c <__aeabi_dsub>
 80079e6:	4602      	mov	r2, r0
 80079e8:	460b      	mov	r3, r1
 80079ea:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80079ee:	462a      	mov	r2, r5
 80079f0:	4633      	mov	r3, r6
 80079f2:	f7f9 f80b 	bl	8000a0c <__aeabi_dcmpgt>
 80079f6:	2800      	cmp	r0, #0
 80079f8:	f040 8298 	bne.w	8007f2c <_dtoa_r+0x964>
 80079fc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007a00:	462a      	mov	r2, r5
 8007a02:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007a06:	f7f8 ffe3 	bl	80009d0 <__aeabi_dcmplt>
 8007a0a:	bb38      	cbnz	r0, 8007a5c <_dtoa_r+0x494>
 8007a0c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8007a10:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8007a14:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	f2c0 8157 	blt.w	8007cca <_dtoa_r+0x702>
 8007a1c:	2f0e      	cmp	r7, #14
 8007a1e:	f300 8154 	bgt.w	8007cca <_dtoa_r+0x702>
 8007a22:	4b4b      	ldr	r3, [pc, #300]	@ (8007b50 <_dtoa_r+0x588>)
 8007a24:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007a28:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007a2c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007a30:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	f280 80e5 	bge.w	8007c02 <_dtoa_r+0x63a>
 8007a38:	9b08      	ldr	r3, [sp, #32]
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	f300 80e1 	bgt.w	8007c02 <_dtoa_r+0x63a>
 8007a40:	d10c      	bne.n	8007a5c <_dtoa_r+0x494>
 8007a42:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a46:	2200      	movs	r2, #0
 8007a48:	4b46      	ldr	r3, [pc, #280]	@ (8007b64 <_dtoa_r+0x59c>)
 8007a4a:	f7f8 fd4f 	bl	80004ec <__aeabi_dmul>
 8007a4e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007a52:	f7f8 ffd1 	bl	80009f8 <__aeabi_dcmpge>
 8007a56:	2800      	cmp	r0, #0
 8007a58:	f000 8266 	beq.w	8007f28 <_dtoa_r+0x960>
 8007a5c:	2400      	movs	r4, #0
 8007a5e:	4625      	mov	r5, r4
 8007a60:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007a62:	4656      	mov	r6, sl
 8007a64:	ea6f 0803 	mvn.w	r8, r3
 8007a68:	2700      	movs	r7, #0
 8007a6a:	4621      	mov	r1, r4
 8007a6c:	4648      	mov	r0, r9
 8007a6e:	f000 fcbd 	bl	80083ec <_Bfree>
 8007a72:	2d00      	cmp	r5, #0
 8007a74:	f000 80bd 	beq.w	8007bf2 <_dtoa_r+0x62a>
 8007a78:	b12f      	cbz	r7, 8007a86 <_dtoa_r+0x4be>
 8007a7a:	42af      	cmp	r7, r5
 8007a7c:	d003      	beq.n	8007a86 <_dtoa_r+0x4be>
 8007a7e:	4639      	mov	r1, r7
 8007a80:	4648      	mov	r0, r9
 8007a82:	f000 fcb3 	bl	80083ec <_Bfree>
 8007a86:	4629      	mov	r1, r5
 8007a88:	4648      	mov	r0, r9
 8007a8a:	f000 fcaf 	bl	80083ec <_Bfree>
 8007a8e:	e0b0      	b.n	8007bf2 <_dtoa_r+0x62a>
 8007a90:	07e2      	lsls	r2, r4, #31
 8007a92:	d505      	bpl.n	8007aa0 <_dtoa_r+0x4d8>
 8007a94:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007a98:	f7f8 fd28 	bl	80004ec <__aeabi_dmul>
 8007a9c:	2301      	movs	r3, #1
 8007a9e:	3601      	adds	r6, #1
 8007aa0:	1064      	asrs	r4, r4, #1
 8007aa2:	3508      	adds	r5, #8
 8007aa4:	e762      	b.n	800796c <_dtoa_r+0x3a4>
 8007aa6:	2602      	movs	r6, #2
 8007aa8:	e765      	b.n	8007976 <_dtoa_r+0x3ae>
 8007aaa:	46b8      	mov	r8, r7
 8007aac:	9c08      	ldr	r4, [sp, #32]
 8007aae:	e784      	b.n	80079ba <_dtoa_r+0x3f2>
 8007ab0:	4b27      	ldr	r3, [pc, #156]	@ (8007b50 <_dtoa_r+0x588>)
 8007ab2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007ab4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007ab8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007abc:	4454      	add	r4, sl
 8007abe:	2900      	cmp	r1, #0
 8007ac0:	d054      	beq.n	8007b6c <_dtoa_r+0x5a4>
 8007ac2:	2000      	movs	r0, #0
 8007ac4:	4928      	ldr	r1, [pc, #160]	@ (8007b68 <_dtoa_r+0x5a0>)
 8007ac6:	f7f8 fe3b 	bl	8000740 <__aeabi_ddiv>
 8007aca:	4633      	mov	r3, r6
 8007acc:	462a      	mov	r2, r5
 8007ace:	f7f8 fb55 	bl	800017c <__aeabi_dsub>
 8007ad2:	4656      	mov	r6, sl
 8007ad4:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007ad8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007adc:	f7f8 ffb6 	bl	8000a4c <__aeabi_d2iz>
 8007ae0:	4605      	mov	r5, r0
 8007ae2:	f7f8 fc99 	bl	8000418 <__aeabi_i2d>
 8007ae6:	4602      	mov	r2, r0
 8007ae8:	460b      	mov	r3, r1
 8007aea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007aee:	f7f8 fb45 	bl	800017c <__aeabi_dsub>
 8007af2:	4602      	mov	r2, r0
 8007af4:	460b      	mov	r3, r1
 8007af6:	3530      	adds	r5, #48	@ 0x30
 8007af8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007afc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007b00:	f806 5b01 	strb.w	r5, [r6], #1
 8007b04:	f7f8 ff64 	bl	80009d0 <__aeabi_dcmplt>
 8007b08:	2800      	cmp	r0, #0
 8007b0a:	d172      	bne.n	8007bf2 <_dtoa_r+0x62a>
 8007b0c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007b10:	2000      	movs	r0, #0
 8007b12:	4911      	ldr	r1, [pc, #68]	@ (8007b58 <_dtoa_r+0x590>)
 8007b14:	f7f8 fb32 	bl	800017c <__aeabi_dsub>
 8007b18:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007b1c:	f7f8 ff58 	bl	80009d0 <__aeabi_dcmplt>
 8007b20:	2800      	cmp	r0, #0
 8007b22:	f040 80b4 	bne.w	8007c8e <_dtoa_r+0x6c6>
 8007b26:	42a6      	cmp	r6, r4
 8007b28:	f43f af70 	beq.w	8007a0c <_dtoa_r+0x444>
 8007b2c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007b30:	2200      	movs	r2, #0
 8007b32:	4b0a      	ldr	r3, [pc, #40]	@ (8007b5c <_dtoa_r+0x594>)
 8007b34:	f7f8 fcda 	bl	80004ec <__aeabi_dmul>
 8007b38:	2200      	movs	r2, #0
 8007b3a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007b3e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007b42:	4b06      	ldr	r3, [pc, #24]	@ (8007b5c <_dtoa_r+0x594>)
 8007b44:	f7f8 fcd2 	bl	80004ec <__aeabi_dmul>
 8007b48:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007b4c:	e7c4      	b.n	8007ad8 <_dtoa_r+0x510>
 8007b4e:	bf00      	nop
 8007b50:	0800b438 	.word	0x0800b438
 8007b54:	0800b410 	.word	0x0800b410
 8007b58:	3ff00000 	.word	0x3ff00000
 8007b5c:	40240000 	.word	0x40240000
 8007b60:	401c0000 	.word	0x401c0000
 8007b64:	40140000 	.word	0x40140000
 8007b68:	3fe00000 	.word	0x3fe00000
 8007b6c:	4631      	mov	r1, r6
 8007b6e:	4628      	mov	r0, r5
 8007b70:	f7f8 fcbc 	bl	80004ec <__aeabi_dmul>
 8007b74:	4656      	mov	r6, sl
 8007b76:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007b7a:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007b7c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007b80:	f7f8 ff64 	bl	8000a4c <__aeabi_d2iz>
 8007b84:	4605      	mov	r5, r0
 8007b86:	f7f8 fc47 	bl	8000418 <__aeabi_i2d>
 8007b8a:	4602      	mov	r2, r0
 8007b8c:	460b      	mov	r3, r1
 8007b8e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007b92:	f7f8 faf3 	bl	800017c <__aeabi_dsub>
 8007b96:	4602      	mov	r2, r0
 8007b98:	460b      	mov	r3, r1
 8007b9a:	3530      	adds	r5, #48	@ 0x30
 8007b9c:	f806 5b01 	strb.w	r5, [r6], #1
 8007ba0:	42a6      	cmp	r6, r4
 8007ba2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007ba6:	f04f 0200 	mov.w	r2, #0
 8007baa:	d124      	bne.n	8007bf6 <_dtoa_r+0x62e>
 8007bac:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007bb0:	4bae      	ldr	r3, [pc, #696]	@ (8007e6c <_dtoa_r+0x8a4>)
 8007bb2:	f7f8 fae5 	bl	8000180 <__adddf3>
 8007bb6:	4602      	mov	r2, r0
 8007bb8:	460b      	mov	r3, r1
 8007bba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007bbe:	f7f8 ff25 	bl	8000a0c <__aeabi_dcmpgt>
 8007bc2:	2800      	cmp	r0, #0
 8007bc4:	d163      	bne.n	8007c8e <_dtoa_r+0x6c6>
 8007bc6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007bca:	2000      	movs	r0, #0
 8007bcc:	49a7      	ldr	r1, [pc, #668]	@ (8007e6c <_dtoa_r+0x8a4>)
 8007bce:	f7f8 fad5 	bl	800017c <__aeabi_dsub>
 8007bd2:	4602      	mov	r2, r0
 8007bd4:	460b      	mov	r3, r1
 8007bd6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007bda:	f7f8 fef9 	bl	80009d0 <__aeabi_dcmplt>
 8007bde:	2800      	cmp	r0, #0
 8007be0:	f43f af14 	beq.w	8007a0c <_dtoa_r+0x444>
 8007be4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007be6:	1e73      	subs	r3, r6, #1
 8007be8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007bea:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007bee:	2b30      	cmp	r3, #48	@ 0x30
 8007bf0:	d0f8      	beq.n	8007be4 <_dtoa_r+0x61c>
 8007bf2:	4647      	mov	r7, r8
 8007bf4:	e03b      	b.n	8007c6e <_dtoa_r+0x6a6>
 8007bf6:	4b9e      	ldr	r3, [pc, #632]	@ (8007e70 <_dtoa_r+0x8a8>)
 8007bf8:	f7f8 fc78 	bl	80004ec <__aeabi_dmul>
 8007bfc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007c00:	e7bc      	b.n	8007b7c <_dtoa_r+0x5b4>
 8007c02:	4656      	mov	r6, sl
 8007c04:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8007c08:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007c0c:	4620      	mov	r0, r4
 8007c0e:	4629      	mov	r1, r5
 8007c10:	f7f8 fd96 	bl	8000740 <__aeabi_ddiv>
 8007c14:	f7f8 ff1a 	bl	8000a4c <__aeabi_d2iz>
 8007c18:	4680      	mov	r8, r0
 8007c1a:	f7f8 fbfd 	bl	8000418 <__aeabi_i2d>
 8007c1e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007c22:	f7f8 fc63 	bl	80004ec <__aeabi_dmul>
 8007c26:	4602      	mov	r2, r0
 8007c28:	460b      	mov	r3, r1
 8007c2a:	4620      	mov	r0, r4
 8007c2c:	4629      	mov	r1, r5
 8007c2e:	f7f8 faa5 	bl	800017c <__aeabi_dsub>
 8007c32:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007c36:	9d08      	ldr	r5, [sp, #32]
 8007c38:	f806 4b01 	strb.w	r4, [r6], #1
 8007c3c:	eba6 040a 	sub.w	r4, r6, sl
 8007c40:	42a5      	cmp	r5, r4
 8007c42:	4602      	mov	r2, r0
 8007c44:	460b      	mov	r3, r1
 8007c46:	d133      	bne.n	8007cb0 <_dtoa_r+0x6e8>
 8007c48:	f7f8 fa9a 	bl	8000180 <__adddf3>
 8007c4c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007c50:	4604      	mov	r4, r0
 8007c52:	460d      	mov	r5, r1
 8007c54:	f7f8 feda 	bl	8000a0c <__aeabi_dcmpgt>
 8007c58:	b9c0      	cbnz	r0, 8007c8c <_dtoa_r+0x6c4>
 8007c5a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007c5e:	4620      	mov	r0, r4
 8007c60:	4629      	mov	r1, r5
 8007c62:	f7f8 feab 	bl	80009bc <__aeabi_dcmpeq>
 8007c66:	b110      	cbz	r0, 8007c6e <_dtoa_r+0x6a6>
 8007c68:	f018 0f01 	tst.w	r8, #1
 8007c6c:	d10e      	bne.n	8007c8c <_dtoa_r+0x6c4>
 8007c6e:	4648      	mov	r0, r9
 8007c70:	9903      	ldr	r1, [sp, #12]
 8007c72:	f000 fbbb 	bl	80083ec <_Bfree>
 8007c76:	2300      	movs	r3, #0
 8007c78:	7033      	strb	r3, [r6, #0]
 8007c7a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8007c7c:	3701      	adds	r7, #1
 8007c7e:	601f      	str	r7, [r3, #0]
 8007c80:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	f000 824b 	beq.w	800811e <_dtoa_r+0xb56>
 8007c88:	601e      	str	r6, [r3, #0]
 8007c8a:	e248      	b.n	800811e <_dtoa_r+0xb56>
 8007c8c:	46b8      	mov	r8, r7
 8007c8e:	4633      	mov	r3, r6
 8007c90:	461e      	mov	r6, r3
 8007c92:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007c96:	2a39      	cmp	r2, #57	@ 0x39
 8007c98:	d106      	bne.n	8007ca8 <_dtoa_r+0x6e0>
 8007c9a:	459a      	cmp	sl, r3
 8007c9c:	d1f8      	bne.n	8007c90 <_dtoa_r+0x6c8>
 8007c9e:	2230      	movs	r2, #48	@ 0x30
 8007ca0:	f108 0801 	add.w	r8, r8, #1
 8007ca4:	f88a 2000 	strb.w	r2, [sl]
 8007ca8:	781a      	ldrb	r2, [r3, #0]
 8007caa:	3201      	adds	r2, #1
 8007cac:	701a      	strb	r2, [r3, #0]
 8007cae:	e7a0      	b.n	8007bf2 <_dtoa_r+0x62a>
 8007cb0:	2200      	movs	r2, #0
 8007cb2:	4b6f      	ldr	r3, [pc, #444]	@ (8007e70 <_dtoa_r+0x8a8>)
 8007cb4:	f7f8 fc1a 	bl	80004ec <__aeabi_dmul>
 8007cb8:	2200      	movs	r2, #0
 8007cba:	2300      	movs	r3, #0
 8007cbc:	4604      	mov	r4, r0
 8007cbe:	460d      	mov	r5, r1
 8007cc0:	f7f8 fe7c 	bl	80009bc <__aeabi_dcmpeq>
 8007cc4:	2800      	cmp	r0, #0
 8007cc6:	d09f      	beq.n	8007c08 <_dtoa_r+0x640>
 8007cc8:	e7d1      	b.n	8007c6e <_dtoa_r+0x6a6>
 8007cca:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007ccc:	2a00      	cmp	r2, #0
 8007cce:	f000 80ea 	beq.w	8007ea6 <_dtoa_r+0x8de>
 8007cd2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007cd4:	2a01      	cmp	r2, #1
 8007cd6:	f300 80cd 	bgt.w	8007e74 <_dtoa_r+0x8ac>
 8007cda:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007cdc:	2a00      	cmp	r2, #0
 8007cde:	f000 80c1 	beq.w	8007e64 <_dtoa_r+0x89c>
 8007ce2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007ce6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007ce8:	9e04      	ldr	r6, [sp, #16]
 8007cea:	9a04      	ldr	r2, [sp, #16]
 8007cec:	2101      	movs	r1, #1
 8007cee:	441a      	add	r2, r3
 8007cf0:	9204      	str	r2, [sp, #16]
 8007cf2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007cf4:	4648      	mov	r0, r9
 8007cf6:	441a      	add	r2, r3
 8007cf8:	9209      	str	r2, [sp, #36]	@ 0x24
 8007cfa:	f000 fc75 	bl	80085e8 <__i2b>
 8007cfe:	4605      	mov	r5, r0
 8007d00:	b166      	cbz	r6, 8007d1c <_dtoa_r+0x754>
 8007d02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	dd09      	ble.n	8007d1c <_dtoa_r+0x754>
 8007d08:	42b3      	cmp	r3, r6
 8007d0a:	bfa8      	it	ge
 8007d0c:	4633      	movge	r3, r6
 8007d0e:	9a04      	ldr	r2, [sp, #16]
 8007d10:	1af6      	subs	r6, r6, r3
 8007d12:	1ad2      	subs	r2, r2, r3
 8007d14:	9204      	str	r2, [sp, #16]
 8007d16:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007d18:	1ad3      	subs	r3, r2, r3
 8007d1a:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d1c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007d1e:	b30b      	cbz	r3, 8007d64 <_dtoa_r+0x79c>
 8007d20:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	f000 80c6 	beq.w	8007eb4 <_dtoa_r+0x8ec>
 8007d28:	2c00      	cmp	r4, #0
 8007d2a:	f000 80c0 	beq.w	8007eae <_dtoa_r+0x8e6>
 8007d2e:	4629      	mov	r1, r5
 8007d30:	4622      	mov	r2, r4
 8007d32:	4648      	mov	r0, r9
 8007d34:	f000 fd10 	bl	8008758 <__pow5mult>
 8007d38:	9a03      	ldr	r2, [sp, #12]
 8007d3a:	4601      	mov	r1, r0
 8007d3c:	4605      	mov	r5, r0
 8007d3e:	4648      	mov	r0, r9
 8007d40:	f000 fc68 	bl	8008614 <__multiply>
 8007d44:	9903      	ldr	r1, [sp, #12]
 8007d46:	4680      	mov	r8, r0
 8007d48:	4648      	mov	r0, r9
 8007d4a:	f000 fb4f 	bl	80083ec <_Bfree>
 8007d4e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007d50:	1b1b      	subs	r3, r3, r4
 8007d52:	930a      	str	r3, [sp, #40]	@ 0x28
 8007d54:	f000 80b1 	beq.w	8007eba <_dtoa_r+0x8f2>
 8007d58:	4641      	mov	r1, r8
 8007d5a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007d5c:	4648      	mov	r0, r9
 8007d5e:	f000 fcfb 	bl	8008758 <__pow5mult>
 8007d62:	9003      	str	r0, [sp, #12]
 8007d64:	2101      	movs	r1, #1
 8007d66:	4648      	mov	r0, r9
 8007d68:	f000 fc3e 	bl	80085e8 <__i2b>
 8007d6c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007d6e:	4604      	mov	r4, r0
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	f000 81d8 	beq.w	8008126 <_dtoa_r+0xb5e>
 8007d76:	461a      	mov	r2, r3
 8007d78:	4601      	mov	r1, r0
 8007d7a:	4648      	mov	r0, r9
 8007d7c:	f000 fcec 	bl	8008758 <__pow5mult>
 8007d80:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007d82:	4604      	mov	r4, r0
 8007d84:	2b01      	cmp	r3, #1
 8007d86:	f300 809f 	bgt.w	8007ec8 <_dtoa_r+0x900>
 8007d8a:	9b06      	ldr	r3, [sp, #24]
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	f040 8097 	bne.w	8007ec0 <_dtoa_r+0x8f8>
 8007d92:	9b07      	ldr	r3, [sp, #28]
 8007d94:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	f040 8093 	bne.w	8007ec4 <_dtoa_r+0x8fc>
 8007d9e:	9b07      	ldr	r3, [sp, #28]
 8007da0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007da4:	0d1b      	lsrs	r3, r3, #20
 8007da6:	051b      	lsls	r3, r3, #20
 8007da8:	b133      	cbz	r3, 8007db8 <_dtoa_r+0x7f0>
 8007daa:	9b04      	ldr	r3, [sp, #16]
 8007dac:	3301      	adds	r3, #1
 8007dae:	9304      	str	r3, [sp, #16]
 8007db0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007db2:	3301      	adds	r3, #1
 8007db4:	9309      	str	r3, [sp, #36]	@ 0x24
 8007db6:	2301      	movs	r3, #1
 8007db8:	930a      	str	r3, [sp, #40]	@ 0x28
 8007dba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	f000 81b8 	beq.w	8008132 <_dtoa_r+0xb6a>
 8007dc2:	6923      	ldr	r3, [r4, #16]
 8007dc4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007dc8:	6918      	ldr	r0, [r3, #16]
 8007dca:	f000 fbc1 	bl	8008550 <__hi0bits>
 8007dce:	f1c0 0020 	rsb	r0, r0, #32
 8007dd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007dd4:	4418      	add	r0, r3
 8007dd6:	f010 001f 	ands.w	r0, r0, #31
 8007dda:	f000 8082 	beq.w	8007ee2 <_dtoa_r+0x91a>
 8007dde:	f1c0 0320 	rsb	r3, r0, #32
 8007de2:	2b04      	cmp	r3, #4
 8007de4:	dd73      	ble.n	8007ece <_dtoa_r+0x906>
 8007de6:	9b04      	ldr	r3, [sp, #16]
 8007de8:	f1c0 001c 	rsb	r0, r0, #28
 8007dec:	4403      	add	r3, r0
 8007dee:	9304      	str	r3, [sp, #16]
 8007df0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007df2:	4406      	add	r6, r0
 8007df4:	4403      	add	r3, r0
 8007df6:	9309      	str	r3, [sp, #36]	@ 0x24
 8007df8:	9b04      	ldr	r3, [sp, #16]
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	dd05      	ble.n	8007e0a <_dtoa_r+0x842>
 8007dfe:	461a      	mov	r2, r3
 8007e00:	4648      	mov	r0, r9
 8007e02:	9903      	ldr	r1, [sp, #12]
 8007e04:	f000 fd02 	bl	800880c <__lshift>
 8007e08:	9003      	str	r0, [sp, #12]
 8007e0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	dd05      	ble.n	8007e1c <_dtoa_r+0x854>
 8007e10:	4621      	mov	r1, r4
 8007e12:	461a      	mov	r2, r3
 8007e14:	4648      	mov	r0, r9
 8007e16:	f000 fcf9 	bl	800880c <__lshift>
 8007e1a:	4604      	mov	r4, r0
 8007e1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d061      	beq.n	8007ee6 <_dtoa_r+0x91e>
 8007e22:	4621      	mov	r1, r4
 8007e24:	9803      	ldr	r0, [sp, #12]
 8007e26:	f000 fd5d 	bl	80088e4 <__mcmp>
 8007e2a:	2800      	cmp	r0, #0
 8007e2c:	da5b      	bge.n	8007ee6 <_dtoa_r+0x91e>
 8007e2e:	2300      	movs	r3, #0
 8007e30:	220a      	movs	r2, #10
 8007e32:	4648      	mov	r0, r9
 8007e34:	9903      	ldr	r1, [sp, #12]
 8007e36:	f000 fafb 	bl	8008430 <__multadd>
 8007e3a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007e3c:	f107 38ff 	add.w	r8, r7, #4294967295
 8007e40:	9003      	str	r0, [sp, #12]
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	f000 8177 	beq.w	8008136 <_dtoa_r+0xb6e>
 8007e48:	4629      	mov	r1, r5
 8007e4a:	2300      	movs	r3, #0
 8007e4c:	220a      	movs	r2, #10
 8007e4e:	4648      	mov	r0, r9
 8007e50:	f000 faee 	bl	8008430 <__multadd>
 8007e54:	f1bb 0f00 	cmp.w	fp, #0
 8007e58:	4605      	mov	r5, r0
 8007e5a:	dc6f      	bgt.n	8007f3c <_dtoa_r+0x974>
 8007e5c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007e5e:	2b02      	cmp	r3, #2
 8007e60:	dc49      	bgt.n	8007ef6 <_dtoa_r+0x92e>
 8007e62:	e06b      	b.n	8007f3c <_dtoa_r+0x974>
 8007e64:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007e66:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007e6a:	e73c      	b.n	8007ce6 <_dtoa_r+0x71e>
 8007e6c:	3fe00000 	.word	0x3fe00000
 8007e70:	40240000 	.word	0x40240000
 8007e74:	9b08      	ldr	r3, [sp, #32]
 8007e76:	1e5c      	subs	r4, r3, #1
 8007e78:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007e7a:	42a3      	cmp	r3, r4
 8007e7c:	db09      	blt.n	8007e92 <_dtoa_r+0x8ca>
 8007e7e:	1b1c      	subs	r4, r3, r4
 8007e80:	9b08      	ldr	r3, [sp, #32]
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	f6bf af30 	bge.w	8007ce8 <_dtoa_r+0x720>
 8007e88:	9b04      	ldr	r3, [sp, #16]
 8007e8a:	9a08      	ldr	r2, [sp, #32]
 8007e8c:	1a9e      	subs	r6, r3, r2
 8007e8e:	2300      	movs	r3, #0
 8007e90:	e72b      	b.n	8007cea <_dtoa_r+0x722>
 8007e92:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007e94:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007e96:	1ae3      	subs	r3, r4, r3
 8007e98:	441a      	add	r2, r3
 8007e9a:	940a      	str	r4, [sp, #40]	@ 0x28
 8007e9c:	9e04      	ldr	r6, [sp, #16]
 8007e9e:	2400      	movs	r4, #0
 8007ea0:	9b08      	ldr	r3, [sp, #32]
 8007ea2:	920e      	str	r2, [sp, #56]	@ 0x38
 8007ea4:	e721      	b.n	8007cea <_dtoa_r+0x722>
 8007ea6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007ea8:	9e04      	ldr	r6, [sp, #16]
 8007eaa:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007eac:	e728      	b.n	8007d00 <_dtoa_r+0x738>
 8007eae:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007eb2:	e751      	b.n	8007d58 <_dtoa_r+0x790>
 8007eb4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007eb6:	9903      	ldr	r1, [sp, #12]
 8007eb8:	e750      	b.n	8007d5c <_dtoa_r+0x794>
 8007eba:	f8cd 800c 	str.w	r8, [sp, #12]
 8007ebe:	e751      	b.n	8007d64 <_dtoa_r+0x79c>
 8007ec0:	2300      	movs	r3, #0
 8007ec2:	e779      	b.n	8007db8 <_dtoa_r+0x7f0>
 8007ec4:	9b06      	ldr	r3, [sp, #24]
 8007ec6:	e777      	b.n	8007db8 <_dtoa_r+0x7f0>
 8007ec8:	2300      	movs	r3, #0
 8007eca:	930a      	str	r3, [sp, #40]	@ 0x28
 8007ecc:	e779      	b.n	8007dc2 <_dtoa_r+0x7fa>
 8007ece:	d093      	beq.n	8007df8 <_dtoa_r+0x830>
 8007ed0:	9a04      	ldr	r2, [sp, #16]
 8007ed2:	331c      	adds	r3, #28
 8007ed4:	441a      	add	r2, r3
 8007ed6:	9204      	str	r2, [sp, #16]
 8007ed8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007eda:	441e      	add	r6, r3
 8007edc:	441a      	add	r2, r3
 8007ede:	9209      	str	r2, [sp, #36]	@ 0x24
 8007ee0:	e78a      	b.n	8007df8 <_dtoa_r+0x830>
 8007ee2:	4603      	mov	r3, r0
 8007ee4:	e7f4      	b.n	8007ed0 <_dtoa_r+0x908>
 8007ee6:	9b08      	ldr	r3, [sp, #32]
 8007ee8:	46b8      	mov	r8, r7
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	dc20      	bgt.n	8007f30 <_dtoa_r+0x968>
 8007eee:	469b      	mov	fp, r3
 8007ef0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007ef2:	2b02      	cmp	r3, #2
 8007ef4:	dd1e      	ble.n	8007f34 <_dtoa_r+0x96c>
 8007ef6:	f1bb 0f00 	cmp.w	fp, #0
 8007efa:	f47f adb1 	bne.w	8007a60 <_dtoa_r+0x498>
 8007efe:	4621      	mov	r1, r4
 8007f00:	465b      	mov	r3, fp
 8007f02:	2205      	movs	r2, #5
 8007f04:	4648      	mov	r0, r9
 8007f06:	f000 fa93 	bl	8008430 <__multadd>
 8007f0a:	4601      	mov	r1, r0
 8007f0c:	4604      	mov	r4, r0
 8007f0e:	9803      	ldr	r0, [sp, #12]
 8007f10:	f000 fce8 	bl	80088e4 <__mcmp>
 8007f14:	2800      	cmp	r0, #0
 8007f16:	f77f ada3 	ble.w	8007a60 <_dtoa_r+0x498>
 8007f1a:	4656      	mov	r6, sl
 8007f1c:	2331      	movs	r3, #49	@ 0x31
 8007f1e:	f108 0801 	add.w	r8, r8, #1
 8007f22:	f806 3b01 	strb.w	r3, [r6], #1
 8007f26:	e59f      	b.n	8007a68 <_dtoa_r+0x4a0>
 8007f28:	46b8      	mov	r8, r7
 8007f2a:	9c08      	ldr	r4, [sp, #32]
 8007f2c:	4625      	mov	r5, r4
 8007f2e:	e7f4      	b.n	8007f1a <_dtoa_r+0x952>
 8007f30:	f8dd b020 	ldr.w	fp, [sp, #32]
 8007f34:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	f000 8101 	beq.w	800813e <_dtoa_r+0xb76>
 8007f3c:	2e00      	cmp	r6, #0
 8007f3e:	dd05      	ble.n	8007f4c <_dtoa_r+0x984>
 8007f40:	4629      	mov	r1, r5
 8007f42:	4632      	mov	r2, r6
 8007f44:	4648      	mov	r0, r9
 8007f46:	f000 fc61 	bl	800880c <__lshift>
 8007f4a:	4605      	mov	r5, r0
 8007f4c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d05c      	beq.n	800800c <_dtoa_r+0xa44>
 8007f52:	4648      	mov	r0, r9
 8007f54:	6869      	ldr	r1, [r5, #4]
 8007f56:	f000 fa09 	bl	800836c <_Balloc>
 8007f5a:	4606      	mov	r6, r0
 8007f5c:	b928      	cbnz	r0, 8007f6a <_dtoa_r+0x9a2>
 8007f5e:	4602      	mov	r2, r0
 8007f60:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007f64:	4b80      	ldr	r3, [pc, #512]	@ (8008168 <_dtoa_r+0xba0>)
 8007f66:	f7ff bb43 	b.w	80075f0 <_dtoa_r+0x28>
 8007f6a:	692a      	ldr	r2, [r5, #16]
 8007f6c:	f105 010c 	add.w	r1, r5, #12
 8007f70:	3202      	adds	r2, #2
 8007f72:	0092      	lsls	r2, r2, #2
 8007f74:	300c      	adds	r0, #12
 8007f76:	f001 ff51 	bl	8009e1c <memcpy>
 8007f7a:	2201      	movs	r2, #1
 8007f7c:	4631      	mov	r1, r6
 8007f7e:	4648      	mov	r0, r9
 8007f80:	f000 fc44 	bl	800880c <__lshift>
 8007f84:	462f      	mov	r7, r5
 8007f86:	4605      	mov	r5, r0
 8007f88:	f10a 0301 	add.w	r3, sl, #1
 8007f8c:	9304      	str	r3, [sp, #16]
 8007f8e:	eb0a 030b 	add.w	r3, sl, fp
 8007f92:	930a      	str	r3, [sp, #40]	@ 0x28
 8007f94:	9b06      	ldr	r3, [sp, #24]
 8007f96:	f003 0301 	and.w	r3, r3, #1
 8007f9a:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f9c:	9b04      	ldr	r3, [sp, #16]
 8007f9e:	4621      	mov	r1, r4
 8007fa0:	9803      	ldr	r0, [sp, #12]
 8007fa2:	f103 3bff 	add.w	fp, r3, #4294967295
 8007fa6:	f7ff fa87 	bl	80074b8 <quorem>
 8007faa:	4603      	mov	r3, r0
 8007fac:	4639      	mov	r1, r7
 8007fae:	3330      	adds	r3, #48	@ 0x30
 8007fb0:	9006      	str	r0, [sp, #24]
 8007fb2:	9803      	ldr	r0, [sp, #12]
 8007fb4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007fb6:	f000 fc95 	bl	80088e4 <__mcmp>
 8007fba:	462a      	mov	r2, r5
 8007fbc:	9008      	str	r0, [sp, #32]
 8007fbe:	4621      	mov	r1, r4
 8007fc0:	4648      	mov	r0, r9
 8007fc2:	f000 fcab 	bl	800891c <__mdiff>
 8007fc6:	68c2      	ldr	r2, [r0, #12]
 8007fc8:	4606      	mov	r6, r0
 8007fca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007fcc:	bb02      	cbnz	r2, 8008010 <_dtoa_r+0xa48>
 8007fce:	4601      	mov	r1, r0
 8007fd0:	9803      	ldr	r0, [sp, #12]
 8007fd2:	f000 fc87 	bl	80088e4 <__mcmp>
 8007fd6:	4602      	mov	r2, r0
 8007fd8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007fda:	4631      	mov	r1, r6
 8007fdc:	4648      	mov	r0, r9
 8007fde:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8007fe2:	f000 fa03 	bl	80083ec <_Bfree>
 8007fe6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007fe8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007fea:	9e04      	ldr	r6, [sp, #16]
 8007fec:	ea42 0103 	orr.w	r1, r2, r3
 8007ff0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ff2:	4319      	orrs	r1, r3
 8007ff4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007ff6:	d10d      	bne.n	8008014 <_dtoa_r+0xa4c>
 8007ff8:	2b39      	cmp	r3, #57	@ 0x39
 8007ffa:	d027      	beq.n	800804c <_dtoa_r+0xa84>
 8007ffc:	9a08      	ldr	r2, [sp, #32]
 8007ffe:	2a00      	cmp	r2, #0
 8008000:	dd01      	ble.n	8008006 <_dtoa_r+0xa3e>
 8008002:	9b06      	ldr	r3, [sp, #24]
 8008004:	3331      	adds	r3, #49	@ 0x31
 8008006:	f88b 3000 	strb.w	r3, [fp]
 800800a:	e52e      	b.n	8007a6a <_dtoa_r+0x4a2>
 800800c:	4628      	mov	r0, r5
 800800e:	e7b9      	b.n	8007f84 <_dtoa_r+0x9bc>
 8008010:	2201      	movs	r2, #1
 8008012:	e7e2      	b.n	8007fda <_dtoa_r+0xa12>
 8008014:	9908      	ldr	r1, [sp, #32]
 8008016:	2900      	cmp	r1, #0
 8008018:	db04      	blt.n	8008024 <_dtoa_r+0xa5c>
 800801a:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800801c:	4301      	orrs	r1, r0
 800801e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008020:	4301      	orrs	r1, r0
 8008022:	d120      	bne.n	8008066 <_dtoa_r+0xa9e>
 8008024:	2a00      	cmp	r2, #0
 8008026:	ddee      	ble.n	8008006 <_dtoa_r+0xa3e>
 8008028:	2201      	movs	r2, #1
 800802a:	9903      	ldr	r1, [sp, #12]
 800802c:	4648      	mov	r0, r9
 800802e:	9304      	str	r3, [sp, #16]
 8008030:	f000 fbec 	bl	800880c <__lshift>
 8008034:	4621      	mov	r1, r4
 8008036:	9003      	str	r0, [sp, #12]
 8008038:	f000 fc54 	bl	80088e4 <__mcmp>
 800803c:	2800      	cmp	r0, #0
 800803e:	9b04      	ldr	r3, [sp, #16]
 8008040:	dc02      	bgt.n	8008048 <_dtoa_r+0xa80>
 8008042:	d1e0      	bne.n	8008006 <_dtoa_r+0xa3e>
 8008044:	07da      	lsls	r2, r3, #31
 8008046:	d5de      	bpl.n	8008006 <_dtoa_r+0xa3e>
 8008048:	2b39      	cmp	r3, #57	@ 0x39
 800804a:	d1da      	bne.n	8008002 <_dtoa_r+0xa3a>
 800804c:	2339      	movs	r3, #57	@ 0x39
 800804e:	f88b 3000 	strb.w	r3, [fp]
 8008052:	4633      	mov	r3, r6
 8008054:	461e      	mov	r6, r3
 8008056:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800805a:	3b01      	subs	r3, #1
 800805c:	2a39      	cmp	r2, #57	@ 0x39
 800805e:	d04e      	beq.n	80080fe <_dtoa_r+0xb36>
 8008060:	3201      	adds	r2, #1
 8008062:	701a      	strb	r2, [r3, #0]
 8008064:	e501      	b.n	8007a6a <_dtoa_r+0x4a2>
 8008066:	2a00      	cmp	r2, #0
 8008068:	dd03      	ble.n	8008072 <_dtoa_r+0xaaa>
 800806a:	2b39      	cmp	r3, #57	@ 0x39
 800806c:	d0ee      	beq.n	800804c <_dtoa_r+0xa84>
 800806e:	3301      	adds	r3, #1
 8008070:	e7c9      	b.n	8008006 <_dtoa_r+0xa3e>
 8008072:	9a04      	ldr	r2, [sp, #16]
 8008074:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008076:	f802 3c01 	strb.w	r3, [r2, #-1]
 800807a:	428a      	cmp	r2, r1
 800807c:	d028      	beq.n	80080d0 <_dtoa_r+0xb08>
 800807e:	2300      	movs	r3, #0
 8008080:	220a      	movs	r2, #10
 8008082:	9903      	ldr	r1, [sp, #12]
 8008084:	4648      	mov	r0, r9
 8008086:	f000 f9d3 	bl	8008430 <__multadd>
 800808a:	42af      	cmp	r7, r5
 800808c:	9003      	str	r0, [sp, #12]
 800808e:	f04f 0300 	mov.w	r3, #0
 8008092:	f04f 020a 	mov.w	r2, #10
 8008096:	4639      	mov	r1, r7
 8008098:	4648      	mov	r0, r9
 800809a:	d107      	bne.n	80080ac <_dtoa_r+0xae4>
 800809c:	f000 f9c8 	bl	8008430 <__multadd>
 80080a0:	4607      	mov	r7, r0
 80080a2:	4605      	mov	r5, r0
 80080a4:	9b04      	ldr	r3, [sp, #16]
 80080a6:	3301      	adds	r3, #1
 80080a8:	9304      	str	r3, [sp, #16]
 80080aa:	e777      	b.n	8007f9c <_dtoa_r+0x9d4>
 80080ac:	f000 f9c0 	bl	8008430 <__multadd>
 80080b0:	4629      	mov	r1, r5
 80080b2:	4607      	mov	r7, r0
 80080b4:	2300      	movs	r3, #0
 80080b6:	220a      	movs	r2, #10
 80080b8:	4648      	mov	r0, r9
 80080ba:	f000 f9b9 	bl	8008430 <__multadd>
 80080be:	4605      	mov	r5, r0
 80080c0:	e7f0      	b.n	80080a4 <_dtoa_r+0xadc>
 80080c2:	f1bb 0f00 	cmp.w	fp, #0
 80080c6:	bfcc      	ite	gt
 80080c8:	465e      	movgt	r6, fp
 80080ca:	2601      	movle	r6, #1
 80080cc:	2700      	movs	r7, #0
 80080ce:	4456      	add	r6, sl
 80080d0:	2201      	movs	r2, #1
 80080d2:	9903      	ldr	r1, [sp, #12]
 80080d4:	4648      	mov	r0, r9
 80080d6:	9304      	str	r3, [sp, #16]
 80080d8:	f000 fb98 	bl	800880c <__lshift>
 80080dc:	4621      	mov	r1, r4
 80080de:	9003      	str	r0, [sp, #12]
 80080e0:	f000 fc00 	bl	80088e4 <__mcmp>
 80080e4:	2800      	cmp	r0, #0
 80080e6:	dcb4      	bgt.n	8008052 <_dtoa_r+0xa8a>
 80080e8:	d102      	bne.n	80080f0 <_dtoa_r+0xb28>
 80080ea:	9b04      	ldr	r3, [sp, #16]
 80080ec:	07db      	lsls	r3, r3, #31
 80080ee:	d4b0      	bmi.n	8008052 <_dtoa_r+0xa8a>
 80080f0:	4633      	mov	r3, r6
 80080f2:	461e      	mov	r6, r3
 80080f4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80080f8:	2a30      	cmp	r2, #48	@ 0x30
 80080fa:	d0fa      	beq.n	80080f2 <_dtoa_r+0xb2a>
 80080fc:	e4b5      	b.n	8007a6a <_dtoa_r+0x4a2>
 80080fe:	459a      	cmp	sl, r3
 8008100:	d1a8      	bne.n	8008054 <_dtoa_r+0xa8c>
 8008102:	2331      	movs	r3, #49	@ 0x31
 8008104:	f108 0801 	add.w	r8, r8, #1
 8008108:	f88a 3000 	strb.w	r3, [sl]
 800810c:	e4ad      	b.n	8007a6a <_dtoa_r+0x4a2>
 800810e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008110:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800816c <_dtoa_r+0xba4>
 8008114:	b11b      	cbz	r3, 800811e <_dtoa_r+0xb56>
 8008116:	f10a 0308 	add.w	r3, sl, #8
 800811a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800811c:	6013      	str	r3, [r2, #0]
 800811e:	4650      	mov	r0, sl
 8008120:	b017      	add	sp, #92	@ 0x5c
 8008122:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008126:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008128:	2b01      	cmp	r3, #1
 800812a:	f77f ae2e 	ble.w	8007d8a <_dtoa_r+0x7c2>
 800812e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008130:	930a      	str	r3, [sp, #40]	@ 0x28
 8008132:	2001      	movs	r0, #1
 8008134:	e64d      	b.n	8007dd2 <_dtoa_r+0x80a>
 8008136:	f1bb 0f00 	cmp.w	fp, #0
 800813a:	f77f aed9 	ble.w	8007ef0 <_dtoa_r+0x928>
 800813e:	4656      	mov	r6, sl
 8008140:	4621      	mov	r1, r4
 8008142:	9803      	ldr	r0, [sp, #12]
 8008144:	f7ff f9b8 	bl	80074b8 <quorem>
 8008148:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800814c:	f806 3b01 	strb.w	r3, [r6], #1
 8008150:	eba6 020a 	sub.w	r2, r6, sl
 8008154:	4593      	cmp	fp, r2
 8008156:	ddb4      	ble.n	80080c2 <_dtoa_r+0xafa>
 8008158:	2300      	movs	r3, #0
 800815a:	220a      	movs	r2, #10
 800815c:	4648      	mov	r0, r9
 800815e:	9903      	ldr	r1, [sp, #12]
 8008160:	f000 f966 	bl	8008430 <__multadd>
 8008164:	9003      	str	r0, [sp, #12]
 8008166:	e7eb      	b.n	8008140 <_dtoa_r+0xb78>
 8008168:	0800b31d 	.word	0x0800b31d
 800816c:	0800b2b8 	.word	0x0800b2b8

08008170 <_free_r>:
 8008170:	b538      	push	{r3, r4, r5, lr}
 8008172:	4605      	mov	r5, r0
 8008174:	2900      	cmp	r1, #0
 8008176:	d040      	beq.n	80081fa <_free_r+0x8a>
 8008178:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800817c:	1f0c      	subs	r4, r1, #4
 800817e:	2b00      	cmp	r3, #0
 8008180:	bfb8      	it	lt
 8008182:	18e4      	addlt	r4, r4, r3
 8008184:	f000 f8e6 	bl	8008354 <__malloc_lock>
 8008188:	4a1c      	ldr	r2, [pc, #112]	@ (80081fc <_free_r+0x8c>)
 800818a:	6813      	ldr	r3, [r2, #0]
 800818c:	b933      	cbnz	r3, 800819c <_free_r+0x2c>
 800818e:	6063      	str	r3, [r4, #4]
 8008190:	6014      	str	r4, [r2, #0]
 8008192:	4628      	mov	r0, r5
 8008194:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008198:	f000 b8e2 	b.w	8008360 <__malloc_unlock>
 800819c:	42a3      	cmp	r3, r4
 800819e:	d908      	bls.n	80081b2 <_free_r+0x42>
 80081a0:	6820      	ldr	r0, [r4, #0]
 80081a2:	1821      	adds	r1, r4, r0
 80081a4:	428b      	cmp	r3, r1
 80081a6:	bf01      	itttt	eq
 80081a8:	6819      	ldreq	r1, [r3, #0]
 80081aa:	685b      	ldreq	r3, [r3, #4]
 80081ac:	1809      	addeq	r1, r1, r0
 80081ae:	6021      	streq	r1, [r4, #0]
 80081b0:	e7ed      	b.n	800818e <_free_r+0x1e>
 80081b2:	461a      	mov	r2, r3
 80081b4:	685b      	ldr	r3, [r3, #4]
 80081b6:	b10b      	cbz	r3, 80081bc <_free_r+0x4c>
 80081b8:	42a3      	cmp	r3, r4
 80081ba:	d9fa      	bls.n	80081b2 <_free_r+0x42>
 80081bc:	6811      	ldr	r1, [r2, #0]
 80081be:	1850      	adds	r0, r2, r1
 80081c0:	42a0      	cmp	r0, r4
 80081c2:	d10b      	bne.n	80081dc <_free_r+0x6c>
 80081c4:	6820      	ldr	r0, [r4, #0]
 80081c6:	4401      	add	r1, r0
 80081c8:	1850      	adds	r0, r2, r1
 80081ca:	4283      	cmp	r3, r0
 80081cc:	6011      	str	r1, [r2, #0]
 80081ce:	d1e0      	bne.n	8008192 <_free_r+0x22>
 80081d0:	6818      	ldr	r0, [r3, #0]
 80081d2:	685b      	ldr	r3, [r3, #4]
 80081d4:	4408      	add	r0, r1
 80081d6:	6010      	str	r0, [r2, #0]
 80081d8:	6053      	str	r3, [r2, #4]
 80081da:	e7da      	b.n	8008192 <_free_r+0x22>
 80081dc:	d902      	bls.n	80081e4 <_free_r+0x74>
 80081de:	230c      	movs	r3, #12
 80081e0:	602b      	str	r3, [r5, #0]
 80081e2:	e7d6      	b.n	8008192 <_free_r+0x22>
 80081e4:	6820      	ldr	r0, [r4, #0]
 80081e6:	1821      	adds	r1, r4, r0
 80081e8:	428b      	cmp	r3, r1
 80081ea:	bf01      	itttt	eq
 80081ec:	6819      	ldreq	r1, [r3, #0]
 80081ee:	685b      	ldreq	r3, [r3, #4]
 80081f0:	1809      	addeq	r1, r1, r0
 80081f2:	6021      	streq	r1, [r4, #0]
 80081f4:	6063      	str	r3, [r4, #4]
 80081f6:	6054      	str	r4, [r2, #4]
 80081f8:	e7cb      	b.n	8008192 <_free_r+0x22>
 80081fa:	bd38      	pop	{r3, r4, r5, pc}
 80081fc:	20000520 	.word	0x20000520

08008200 <malloc>:
 8008200:	4b02      	ldr	r3, [pc, #8]	@ (800820c <malloc+0xc>)
 8008202:	4601      	mov	r1, r0
 8008204:	6818      	ldr	r0, [r3, #0]
 8008206:	f000 b825 	b.w	8008254 <_malloc_r>
 800820a:	bf00      	nop
 800820c:	20000034 	.word	0x20000034

08008210 <sbrk_aligned>:
 8008210:	b570      	push	{r4, r5, r6, lr}
 8008212:	4e0f      	ldr	r6, [pc, #60]	@ (8008250 <sbrk_aligned+0x40>)
 8008214:	460c      	mov	r4, r1
 8008216:	6831      	ldr	r1, [r6, #0]
 8008218:	4605      	mov	r5, r0
 800821a:	b911      	cbnz	r1, 8008222 <sbrk_aligned+0x12>
 800821c:	f001 fdee 	bl	8009dfc <_sbrk_r>
 8008220:	6030      	str	r0, [r6, #0]
 8008222:	4621      	mov	r1, r4
 8008224:	4628      	mov	r0, r5
 8008226:	f001 fde9 	bl	8009dfc <_sbrk_r>
 800822a:	1c43      	adds	r3, r0, #1
 800822c:	d103      	bne.n	8008236 <sbrk_aligned+0x26>
 800822e:	f04f 34ff 	mov.w	r4, #4294967295
 8008232:	4620      	mov	r0, r4
 8008234:	bd70      	pop	{r4, r5, r6, pc}
 8008236:	1cc4      	adds	r4, r0, #3
 8008238:	f024 0403 	bic.w	r4, r4, #3
 800823c:	42a0      	cmp	r0, r4
 800823e:	d0f8      	beq.n	8008232 <sbrk_aligned+0x22>
 8008240:	1a21      	subs	r1, r4, r0
 8008242:	4628      	mov	r0, r5
 8008244:	f001 fdda 	bl	8009dfc <_sbrk_r>
 8008248:	3001      	adds	r0, #1
 800824a:	d1f2      	bne.n	8008232 <sbrk_aligned+0x22>
 800824c:	e7ef      	b.n	800822e <sbrk_aligned+0x1e>
 800824e:	bf00      	nop
 8008250:	2000051c 	.word	0x2000051c

08008254 <_malloc_r>:
 8008254:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008258:	1ccd      	adds	r5, r1, #3
 800825a:	f025 0503 	bic.w	r5, r5, #3
 800825e:	3508      	adds	r5, #8
 8008260:	2d0c      	cmp	r5, #12
 8008262:	bf38      	it	cc
 8008264:	250c      	movcc	r5, #12
 8008266:	2d00      	cmp	r5, #0
 8008268:	4606      	mov	r6, r0
 800826a:	db01      	blt.n	8008270 <_malloc_r+0x1c>
 800826c:	42a9      	cmp	r1, r5
 800826e:	d904      	bls.n	800827a <_malloc_r+0x26>
 8008270:	230c      	movs	r3, #12
 8008272:	6033      	str	r3, [r6, #0]
 8008274:	2000      	movs	r0, #0
 8008276:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800827a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008350 <_malloc_r+0xfc>
 800827e:	f000 f869 	bl	8008354 <__malloc_lock>
 8008282:	f8d8 3000 	ldr.w	r3, [r8]
 8008286:	461c      	mov	r4, r3
 8008288:	bb44      	cbnz	r4, 80082dc <_malloc_r+0x88>
 800828a:	4629      	mov	r1, r5
 800828c:	4630      	mov	r0, r6
 800828e:	f7ff ffbf 	bl	8008210 <sbrk_aligned>
 8008292:	1c43      	adds	r3, r0, #1
 8008294:	4604      	mov	r4, r0
 8008296:	d158      	bne.n	800834a <_malloc_r+0xf6>
 8008298:	f8d8 4000 	ldr.w	r4, [r8]
 800829c:	4627      	mov	r7, r4
 800829e:	2f00      	cmp	r7, #0
 80082a0:	d143      	bne.n	800832a <_malloc_r+0xd6>
 80082a2:	2c00      	cmp	r4, #0
 80082a4:	d04b      	beq.n	800833e <_malloc_r+0xea>
 80082a6:	6823      	ldr	r3, [r4, #0]
 80082a8:	4639      	mov	r1, r7
 80082aa:	4630      	mov	r0, r6
 80082ac:	eb04 0903 	add.w	r9, r4, r3
 80082b0:	f001 fda4 	bl	8009dfc <_sbrk_r>
 80082b4:	4581      	cmp	r9, r0
 80082b6:	d142      	bne.n	800833e <_malloc_r+0xea>
 80082b8:	6821      	ldr	r1, [r4, #0]
 80082ba:	4630      	mov	r0, r6
 80082bc:	1a6d      	subs	r5, r5, r1
 80082be:	4629      	mov	r1, r5
 80082c0:	f7ff ffa6 	bl	8008210 <sbrk_aligned>
 80082c4:	3001      	adds	r0, #1
 80082c6:	d03a      	beq.n	800833e <_malloc_r+0xea>
 80082c8:	6823      	ldr	r3, [r4, #0]
 80082ca:	442b      	add	r3, r5
 80082cc:	6023      	str	r3, [r4, #0]
 80082ce:	f8d8 3000 	ldr.w	r3, [r8]
 80082d2:	685a      	ldr	r2, [r3, #4]
 80082d4:	bb62      	cbnz	r2, 8008330 <_malloc_r+0xdc>
 80082d6:	f8c8 7000 	str.w	r7, [r8]
 80082da:	e00f      	b.n	80082fc <_malloc_r+0xa8>
 80082dc:	6822      	ldr	r2, [r4, #0]
 80082de:	1b52      	subs	r2, r2, r5
 80082e0:	d420      	bmi.n	8008324 <_malloc_r+0xd0>
 80082e2:	2a0b      	cmp	r2, #11
 80082e4:	d917      	bls.n	8008316 <_malloc_r+0xc2>
 80082e6:	1961      	adds	r1, r4, r5
 80082e8:	42a3      	cmp	r3, r4
 80082ea:	6025      	str	r5, [r4, #0]
 80082ec:	bf18      	it	ne
 80082ee:	6059      	strne	r1, [r3, #4]
 80082f0:	6863      	ldr	r3, [r4, #4]
 80082f2:	bf08      	it	eq
 80082f4:	f8c8 1000 	streq.w	r1, [r8]
 80082f8:	5162      	str	r2, [r4, r5]
 80082fa:	604b      	str	r3, [r1, #4]
 80082fc:	4630      	mov	r0, r6
 80082fe:	f000 f82f 	bl	8008360 <__malloc_unlock>
 8008302:	f104 000b 	add.w	r0, r4, #11
 8008306:	1d23      	adds	r3, r4, #4
 8008308:	f020 0007 	bic.w	r0, r0, #7
 800830c:	1ac2      	subs	r2, r0, r3
 800830e:	bf1c      	itt	ne
 8008310:	1a1b      	subne	r3, r3, r0
 8008312:	50a3      	strne	r3, [r4, r2]
 8008314:	e7af      	b.n	8008276 <_malloc_r+0x22>
 8008316:	6862      	ldr	r2, [r4, #4]
 8008318:	42a3      	cmp	r3, r4
 800831a:	bf0c      	ite	eq
 800831c:	f8c8 2000 	streq.w	r2, [r8]
 8008320:	605a      	strne	r2, [r3, #4]
 8008322:	e7eb      	b.n	80082fc <_malloc_r+0xa8>
 8008324:	4623      	mov	r3, r4
 8008326:	6864      	ldr	r4, [r4, #4]
 8008328:	e7ae      	b.n	8008288 <_malloc_r+0x34>
 800832a:	463c      	mov	r4, r7
 800832c:	687f      	ldr	r7, [r7, #4]
 800832e:	e7b6      	b.n	800829e <_malloc_r+0x4a>
 8008330:	461a      	mov	r2, r3
 8008332:	685b      	ldr	r3, [r3, #4]
 8008334:	42a3      	cmp	r3, r4
 8008336:	d1fb      	bne.n	8008330 <_malloc_r+0xdc>
 8008338:	2300      	movs	r3, #0
 800833a:	6053      	str	r3, [r2, #4]
 800833c:	e7de      	b.n	80082fc <_malloc_r+0xa8>
 800833e:	230c      	movs	r3, #12
 8008340:	4630      	mov	r0, r6
 8008342:	6033      	str	r3, [r6, #0]
 8008344:	f000 f80c 	bl	8008360 <__malloc_unlock>
 8008348:	e794      	b.n	8008274 <_malloc_r+0x20>
 800834a:	6005      	str	r5, [r0, #0]
 800834c:	e7d6      	b.n	80082fc <_malloc_r+0xa8>
 800834e:	bf00      	nop
 8008350:	20000520 	.word	0x20000520

08008354 <__malloc_lock>:
 8008354:	4801      	ldr	r0, [pc, #4]	@ (800835c <__malloc_lock+0x8>)
 8008356:	f7ff b87c 	b.w	8007452 <__retarget_lock_acquire_recursive>
 800835a:	bf00      	nop
 800835c:	20000518 	.word	0x20000518

08008360 <__malloc_unlock>:
 8008360:	4801      	ldr	r0, [pc, #4]	@ (8008368 <__malloc_unlock+0x8>)
 8008362:	f7ff b877 	b.w	8007454 <__retarget_lock_release_recursive>
 8008366:	bf00      	nop
 8008368:	20000518 	.word	0x20000518

0800836c <_Balloc>:
 800836c:	b570      	push	{r4, r5, r6, lr}
 800836e:	69c6      	ldr	r6, [r0, #28]
 8008370:	4604      	mov	r4, r0
 8008372:	460d      	mov	r5, r1
 8008374:	b976      	cbnz	r6, 8008394 <_Balloc+0x28>
 8008376:	2010      	movs	r0, #16
 8008378:	f7ff ff42 	bl	8008200 <malloc>
 800837c:	4602      	mov	r2, r0
 800837e:	61e0      	str	r0, [r4, #28]
 8008380:	b920      	cbnz	r0, 800838c <_Balloc+0x20>
 8008382:	216b      	movs	r1, #107	@ 0x6b
 8008384:	4b17      	ldr	r3, [pc, #92]	@ (80083e4 <_Balloc+0x78>)
 8008386:	4818      	ldr	r0, [pc, #96]	@ (80083e8 <_Balloc+0x7c>)
 8008388:	f7ff f878 	bl	800747c <__assert_func>
 800838c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008390:	6006      	str	r6, [r0, #0]
 8008392:	60c6      	str	r6, [r0, #12]
 8008394:	69e6      	ldr	r6, [r4, #28]
 8008396:	68f3      	ldr	r3, [r6, #12]
 8008398:	b183      	cbz	r3, 80083bc <_Balloc+0x50>
 800839a:	69e3      	ldr	r3, [r4, #28]
 800839c:	68db      	ldr	r3, [r3, #12]
 800839e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80083a2:	b9b8      	cbnz	r0, 80083d4 <_Balloc+0x68>
 80083a4:	2101      	movs	r1, #1
 80083a6:	fa01 f605 	lsl.w	r6, r1, r5
 80083aa:	1d72      	adds	r2, r6, #5
 80083ac:	4620      	mov	r0, r4
 80083ae:	0092      	lsls	r2, r2, #2
 80083b0:	f001 fd4f 	bl	8009e52 <_calloc_r>
 80083b4:	b160      	cbz	r0, 80083d0 <_Balloc+0x64>
 80083b6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80083ba:	e00e      	b.n	80083da <_Balloc+0x6e>
 80083bc:	2221      	movs	r2, #33	@ 0x21
 80083be:	2104      	movs	r1, #4
 80083c0:	4620      	mov	r0, r4
 80083c2:	f001 fd46 	bl	8009e52 <_calloc_r>
 80083c6:	69e3      	ldr	r3, [r4, #28]
 80083c8:	60f0      	str	r0, [r6, #12]
 80083ca:	68db      	ldr	r3, [r3, #12]
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d1e4      	bne.n	800839a <_Balloc+0x2e>
 80083d0:	2000      	movs	r0, #0
 80083d2:	bd70      	pop	{r4, r5, r6, pc}
 80083d4:	6802      	ldr	r2, [r0, #0]
 80083d6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80083da:	2300      	movs	r3, #0
 80083dc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80083e0:	e7f7      	b.n	80083d2 <_Balloc+0x66>
 80083e2:	bf00      	nop
 80083e4:	0800b20b 	.word	0x0800b20b
 80083e8:	0800b32e 	.word	0x0800b32e

080083ec <_Bfree>:
 80083ec:	b570      	push	{r4, r5, r6, lr}
 80083ee:	69c6      	ldr	r6, [r0, #28]
 80083f0:	4605      	mov	r5, r0
 80083f2:	460c      	mov	r4, r1
 80083f4:	b976      	cbnz	r6, 8008414 <_Bfree+0x28>
 80083f6:	2010      	movs	r0, #16
 80083f8:	f7ff ff02 	bl	8008200 <malloc>
 80083fc:	4602      	mov	r2, r0
 80083fe:	61e8      	str	r0, [r5, #28]
 8008400:	b920      	cbnz	r0, 800840c <_Bfree+0x20>
 8008402:	218f      	movs	r1, #143	@ 0x8f
 8008404:	4b08      	ldr	r3, [pc, #32]	@ (8008428 <_Bfree+0x3c>)
 8008406:	4809      	ldr	r0, [pc, #36]	@ (800842c <_Bfree+0x40>)
 8008408:	f7ff f838 	bl	800747c <__assert_func>
 800840c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008410:	6006      	str	r6, [r0, #0]
 8008412:	60c6      	str	r6, [r0, #12]
 8008414:	b13c      	cbz	r4, 8008426 <_Bfree+0x3a>
 8008416:	69eb      	ldr	r3, [r5, #28]
 8008418:	6862      	ldr	r2, [r4, #4]
 800841a:	68db      	ldr	r3, [r3, #12]
 800841c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008420:	6021      	str	r1, [r4, #0]
 8008422:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008426:	bd70      	pop	{r4, r5, r6, pc}
 8008428:	0800b20b 	.word	0x0800b20b
 800842c:	0800b32e 	.word	0x0800b32e

08008430 <__multadd>:
 8008430:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008434:	4607      	mov	r7, r0
 8008436:	460c      	mov	r4, r1
 8008438:	461e      	mov	r6, r3
 800843a:	2000      	movs	r0, #0
 800843c:	690d      	ldr	r5, [r1, #16]
 800843e:	f101 0c14 	add.w	ip, r1, #20
 8008442:	f8dc 3000 	ldr.w	r3, [ip]
 8008446:	3001      	adds	r0, #1
 8008448:	b299      	uxth	r1, r3
 800844a:	fb02 6101 	mla	r1, r2, r1, r6
 800844e:	0c1e      	lsrs	r6, r3, #16
 8008450:	0c0b      	lsrs	r3, r1, #16
 8008452:	fb02 3306 	mla	r3, r2, r6, r3
 8008456:	b289      	uxth	r1, r1
 8008458:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800845c:	4285      	cmp	r5, r0
 800845e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008462:	f84c 1b04 	str.w	r1, [ip], #4
 8008466:	dcec      	bgt.n	8008442 <__multadd+0x12>
 8008468:	b30e      	cbz	r6, 80084ae <__multadd+0x7e>
 800846a:	68a3      	ldr	r3, [r4, #8]
 800846c:	42ab      	cmp	r3, r5
 800846e:	dc19      	bgt.n	80084a4 <__multadd+0x74>
 8008470:	6861      	ldr	r1, [r4, #4]
 8008472:	4638      	mov	r0, r7
 8008474:	3101      	adds	r1, #1
 8008476:	f7ff ff79 	bl	800836c <_Balloc>
 800847a:	4680      	mov	r8, r0
 800847c:	b928      	cbnz	r0, 800848a <__multadd+0x5a>
 800847e:	4602      	mov	r2, r0
 8008480:	21ba      	movs	r1, #186	@ 0xba
 8008482:	4b0c      	ldr	r3, [pc, #48]	@ (80084b4 <__multadd+0x84>)
 8008484:	480c      	ldr	r0, [pc, #48]	@ (80084b8 <__multadd+0x88>)
 8008486:	f7fe fff9 	bl	800747c <__assert_func>
 800848a:	6922      	ldr	r2, [r4, #16]
 800848c:	f104 010c 	add.w	r1, r4, #12
 8008490:	3202      	adds	r2, #2
 8008492:	0092      	lsls	r2, r2, #2
 8008494:	300c      	adds	r0, #12
 8008496:	f001 fcc1 	bl	8009e1c <memcpy>
 800849a:	4621      	mov	r1, r4
 800849c:	4638      	mov	r0, r7
 800849e:	f7ff ffa5 	bl	80083ec <_Bfree>
 80084a2:	4644      	mov	r4, r8
 80084a4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80084a8:	3501      	adds	r5, #1
 80084aa:	615e      	str	r6, [r3, #20]
 80084ac:	6125      	str	r5, [r4, #16]
 80084ae:	4620      	mov	r0, r4
 80084b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80084b4:	0800b31d 	.word	0x0800b31d
 80084b8:	0800b32e 	.word	0x0800b32e

080084bc <__s2b>:
 80084bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80084c0:	4615      	mov	r5, r2
 80084c2:	2209      	movs	r2, #9
 80084c4:	461f      	mov	r7, r3
 80084c6:	3308      	adds	r3, #8
 80084c8:	460c      	mov	r4, r1
 80084ca:	fb93 f3f2 	sdiv	r3, r3, r2
 80084ce:	4606      	mov	r6, r0
 80084d0:	2201      	movs	r2, #1
 80084d2:	2100      	movs	r1, #0
 80084d4:	429a      	cmp	r2, r3
 80084d6:	db09      	blt.n	80084ec <__s2b+0x30>
 80084d8:	4630      	mov	r0, r6
 80084da:	f7ff ff47 	bl	800836c <_Balloc>
 80084de:	b940      	cbnz	r0, 80084f2 <__s2b+0x36>
 80084e0:	4602      	mov	r2, r0
 80084e2:	21d3      	movs	r1, #211	@ 0xd3
 80084e4:	4b18      	ldr	r3, [pc, #96]	@ (8008548 <__s2b+0x8c>)
 80084e6:	4819      	ldr	r0, [pc, #100]	@ (800854c <__s2b+0x90>)
 80084e8:	f7fe ffc8 	bl	800747c <__assert_func>
 80084ec:	0052      	lsls	r2, r2, #1
 80084ee:	3101      	adds	r1, #1
 80084f0:	e7f0      	b.n	80084d4 <__s2b+0x18>
 80084f2:	9b08      	ldr	r3, [sp, #32]
 80084f4:	2d09      	cmp	r5, #9
 80084f6:	6143      	str	r3, [r0, #20]
 80084f8:	f04f 0301 	mov.w	r3, #1
 80084fc:	6103      	str	r3, [r0, #16]
 80084fe:	dd16      	ble.n	800852e <__s2b+0x72>
 8008500:	f104 0909 	add.w	r9, r4, #9
 8008504:	46c8      	mov	r8, r9
 8008506:	442c      	add	r4, r5
 8008508:	f818 3b01 	ldrb.w	r3, [r8], #1
 800850c:	4601      	mov	r1, r0
 800850e:	220a      	movs	r2, #10
 8008510:	4630      	mov	r0, r6
 8008512:	3b30      	subs	r3, #48	@ 0x30
 8008514:	f7ff ff8c 	bl	8008430 <__multadd>
 8008518:	45a0      	cmp	r8, r4
 800851a:	d1f5      	bne.n	8008508 <__s2b+0x4c>
 800851c:	f1a5 0408 	sub.w	r4, r5, #8
 8008520:	444c      	add	r4, r9
 8008522:	1b2d      	subs	r5, r5, r4
 8008524:	1963      	adds	r3, r4, r5
 8008526:	42bb      	cmp	r3, r7
 8008528:	db04      	blt.n	8008534 <__s2b+0x78>
 800852a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800852e:	2509      	movs	r5, #9
 8008530:	340a      	adds	r4, #10
 8008532:	e7f6      	b.n	8008522 <__s2b+0x66>
 8008534:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008538:	4601      	mov	r1, r0
 800853a:	220a      	movs	r2, #10
 800853c:	4630      	mov	r0, r6
 800853e:	3b30      	subs	r3, #48	@ 0x30
 8008540:	f7ff ff76 	bl	8008430 <__multadd>
 8008544:	e7ee      	b.n	8008524 <__s2b+0x68>
 8008546:	bf00      	nop
 8008548:	0800b31d 	.word	0x0800b31d
 800854c:	0800b32e 	.word	0x0800b32e

08008550 <__hi0bits>:
 8008550:	4603      	mov	r3, r0
 8008552:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008556:	bf3a      	itte	cc
 8008558:	0403      	lslcc	r3, r0, #16
 800855a:	2010      	movcc	r0, #16
 800855c:	2000      	movcs	r0, #0
 800855e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008562:	bf3c      	itt	cc
 8008564:	021b      	lslcc	r3, r3, #8
 8008566:	3008      	addcc	r0, #8
 8008568:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800856c:	bf3c      	itt	cc
 800856e:	011b      	lslcc	r3, r3, #4
 8008570:	3004      	addcc	r0, #4
 8008572:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008576:	bf3c      	itt	cc
 8008578:	009b      	lslcc	r3, r3, #2
 800857a:	3002      	addcc	r0, #2
 800857c:	2b00      	cmp	r3, #0
 800857e:	db05      	blt.n	800858c <__hi0bits+0x3c>
 8008580:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008584:	f100 0001 	add.w	r0, r0, #1
 8008588:	bf08      	it	eq
 800858a:	2020      	moveq	r0, #32
 800858c:	4770      	bx	lr

0800858e <__lo0bits>:
 800858e:	6803      	ldr	r3, [r0, #0]
 8008590:	4602      	mov	r2, r0
 8008592:	f013 0007 	ands.w	r0, r3, #7
 8008596:	d00b      	beq.n	80085b0 <__lo0bits+0x22>
 8008598:	07d9      	lsls	r1, r3, #31
 800859a:	d421      	bmi.n	80085e0 <__lo0bits+0x52>
 800859c:	0798      	lsls	r0, r3, #30
 800859e:	bf49      	itett	mi
 80085a0:	085b      	lsrmi	r3, r3, #1
 80085a2:	089b      	lsrpl	r3, r3, #2
 80085a4:	2001      	movmi	r0, #1
 80085a6:	6013      	strmi	r3, [r2, #0]
 80085a8:	bf5c      	itt	pl
 80085aa:	2002      	movpl	r0, #2
 80085ac:	6013      	strpl	r3, [r2, #0]
 80085ae:	4770      	bx	lr
 80085b0:	b299      	uxth	r1, r3
 80085b2:	b909      	cbnz	r1, 80085b8 <__lo0bits+0x2a>
 80085b4:	2010      	movs	r0, #16
 80085b6:	0c1b      	lsrs	r3, r3, #16
 80085b8:	b2d9      	uxtb	r1, r3
 80085ba:	b909      	cbnz	r1, 80085c0 <__lo0bits+0x32>
 80085bc:	3008      	adds	r0, #8
 80085be:	0a1b      	lsrs	r3, r3, #8
 80085c0:	0719      	lsls	r1, r3, #28
 80085c2:	bf04      	itt	eq
 80085c4:	091b      	lsreq	r3, r3, #4
 80085c6:	3004      	addeq	r0, #4
 80085c8:	0799      	lsls	r1, r3, #30
 80085ca:	bf04      	itt	eq
 80085cc:	089b      	lsreq	r3, r3, #2
 80085ce:	3002      	addeq	r0, #2
 80085d0:	07d9      	lsls	r1, r3, #31
 80085d2:	d403      	bmi.n	80085dc <__lo0bits+0x4e>
 80085d4:	085b      	lsrs	r3, r3, #1
 80085d6:	f100 0001 	add.w	r0, r0, #1
 80085da:	d003      	beq.n	80085e4 <__lo0bits+0x56>
 80085dc:	6013      	str	r3, [r2, #0]
 80085de:	4770      	bx	lr
 80085e0:	2000      	movs	r0, #0
 80085e2:	4770      	bx	lr
 80085e4:	2020      	movs	r0, #32
 80085e6:	4770      	bx	lr

080085e8 <__i2b>:
 80085e8:	b510      	push	{r4, lr}
 80085ea:	460c      	mov	r4, r1
 80085ec:	2101      	movs	r1, #1
 80085ee:	f7ff febd 	bl	800836c <_Balloc>
 80085f2:	4602      	mov	r2, r0
 80085f4:	b928      	cbnz	r0, 8008602 <__i2b+0x1a>
 80085f6:	f240 1145 	movw	r1, #325	@ 0x145
 80085fa:	4b04      	ldr	r3, [pc, #16]	@ (800860c <__i2b+0x24>)
 80085fc:	4804      	ldr	r0, [pc, #16]	@ (8008610 <__i2b+0x28>)
 80085fe:	f7fe ff3d 	bl	800747c <__assert_func>
 8008602:	2301      	movs	r3, #1
 8008604:	6144      	str	r4, [r0, #20]
 8008606:	6103      	str	r3, [r0, #16]
 8008608:	bd10      	pop	{r4, pc}
 800860a:	bf00      	nop
 800860c:	0800b31d 	.word	0x0800b31d
 8008610:	0800b32e 	.word	0x0800b32e

08008614 <__multiply>:
 8008614:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008618:	4617      	mov	r7, r2
 800861a:	690a      	ldr	r2, [r1, #16]
 800861c:	693b      	ldr	r3, [r7, #16]
 800861e:	4689      	mov	r9, r1
 8008620:	429a      	cmp	r2, r3
 8008622:	bfa2      	ittt	ge
 8008624:	463b      	movge	r3, r7
 8008626:	460f      	movge	r7, r1
 8008628:	4699      	movge	r9, r3
 800862a:	693d      	ldr	r5, [r7, #16]
 800862c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008630:	68bb      	ldr	r3, [r7, #8]
 8008632:	6879      	ldr	r1, [r7, #4]
 8008634:	eb05 060a 	add.w	r6, r5, sl
 8008638:	42b3      	cmp	r3, r6
 800863a:	b085      	sub	sp, #20
 800863c:	bfb8      	it	lt
 800863e:	3101      	addlt	r1, #1
 8008640:	f7ff fe94 	bl	800836c <_Balloc>
 8008644:	b930      	cbnz	r0, 8008654 <__multiply+0x40>
 8008646:	4602      	mov	r2, r0
 8008648:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800864c:	4b40      	ldr	r3, [pc, #256]	@ (8008750 <__multiply+0x13c>)
 800864e:	4841      	ldr	r0, [pc, #260]	@ (8008754 <__multiply+0x140>)
 8008650:	f7fe ff14 	bl	800747c <__assert_func>
 8008654:	f100 0414 	add.w	r4, r0, #20
 8008658:	4623      	mov	r3, r4
 800865a:	2200      	movs	r2, #0
 800865c:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008660:	4573      	cmp	r3, lr
 8008662:	d320      	bcc.n	80086a6 <__multiply+0x92>
 8008664:	f107 0814 	add.w	r8, r7, #20
 8008668:	f109 0114 	add.w	r1, r9, #20
 800866c:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008670:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008674:	9302      	str	r3, [sp, #8]
 8008676:	1beb      	subs	r3, r5, r7
 8008678:	3b15      	subs	r3, #21
 800867a:	f023 0303 	bic.w	r3, r3, #3
 800867e:	3304      	adds	r3, #4
 8008680:	3715      	adds	r7, #21
 8008682:	42bd      	cmp	r5, r7
 8008684:	bf38      	it	cc
 8008686:	2304      	movcc	r3, #4
 8008688:	9301      	str	r3, [sp, #4]
 800868a:	9b02      	ldr	r3, [sp, #8]
 800868c:	9103      	str	r1, [sp, #12]
 800868e:	428b      	cmp	r3, r1
 8008690:	d80c      	bhi.n	80086ac <__multiply+0x98>
 8008692:	2e00      	cmp	r6, #0
 8008694:	dd03      	ble.n	800869e <__multiply+0x8a>
 8008696:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800869a:	2b00      	cmp	r3, #0
 800869c:	d055      	beq.n	800874a <__multiply+0x136>
 800869e:	6106      	str	r6, [r0, #16]
 80086a0:	b005      	add	sp, #20
 80086a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086a6:	f843 2b04 	str.w	r2, [r3], #4
 80086aa:	e7d9      	b.n	8008660 <__multiply+0x4c>
 80086ac:	f8b1 a000 	ldrh.w	sl, [r1]
 80086b0:	f1ba 0f00 	cmp.w	sl, #0
 80086b4:	d01f      	beq.n	80086f6 <__multiply+0xe2>
 80086b6:	46c4      	mov	ip, r8
 80086b8:	46a1      	mov	r9, r4
 80086ba:	2700      	movs	r7, #0
 80086bc:	f85c 2b04 	ldr.w	r2, [ip], #4
 80086c0:	f8d9 3000 	ldr.w	r3, [r9]
 80086c4:	fa1f fb82 	uxth.w	fp, r2
 80086c8:	b29b      	uxth	r3, r3
 80086ca:	fb0a 330b 	mla	r3, sl, fp, r3
 80086ce:	443b      	add	r3, r7
 80086d0:	f8d9 7000 	ldr.w	r7, [r9]
 80086d4:	0c12      	lsrs	r2, r2, #16
 80086d6:	0c3f      	lsrs	r7, r7, #16
 80086d8:	fb0a 7202 	mla	r2, sl, r2, r7
 80086dc:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80086e0:	b29b      	uxth	r3, r3
 80086e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80086e6:	4565      	cmp	r5, ip
 80086e8:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80086ec:	f849 3b04 	str.w	r3, [r9], #4
 80086f0:	d8e4      	bhi.n	80086bc <__multiply+0xa8>
 80086f2:	9b01      	ldr	r3, [sp, #4]
 80086f4:	50e7      	str	r7, [r4, r3]
 80086f6:	9b03      	ldr	r3, [sp, #12]
 80086f8:	3104      	adds	r1, #4
 80086fa:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80086fe:	f1b9 0f00 	cmp.w	r9, #0
 8008702:	d020      	beq.n	8008746 <__multiply+0x132>
 8008704:	4647      	mov	r7, r8
 8008706:	46a4      	mov	ip, r4
 8008708:	f04f 0a00 	mov.w	sl, #0
 800870c:	6823      	ldr	r3, [r4, #0]
 800870e:	f8b7 b000 	ldrh.w	fp, [r7]
 8008712:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008716:	b29b      	uxth	r3, r3
 8008718:	fb09 220b 	mla	r2, r9, fp, r2
 800871c:	4452      	add	r2, sl
 800871e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008722:	f84c 3b04 	str.w	r3, [ip], #4
 8008726:	f857 3b04 	ldr.w	r3, [r7], #4
 800872a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800872e:	f8bc 3000 	ldrh.w	r3, [ip]
 8008732:	42bd      	cmp	r5, r7
 8008734:	fb09 330a 	mla	r3, r9, sl, r3
 8008738:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800873c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008740:	d8e5      	bhi.n	800870e <__multiply+0xfa>
 8008742:	9a01      	ldr	r2, [sp, #4]
 8008744:	50a3      	str	r3, [r4, r2]
 8008746:	3404      	adds	r4, #4
 8008748:	e79f      	b.n	800868a <__multiply+0x76>
 800874a:	3e01      	subs	r6, #1
 800874c:	e7a1      	b.n	8008692 <__multiply+0x7e>
 800874e:	bf00      	nop
 8008750:	0800b31d 	.word	0x0800b31d
 8008754:	0800b32e 	.word	0x0800b32e

08008758 <__pow5mult>:
 8008758:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800875c:	4615      	mov	r5, r2
 800875e:	f012 0203 	ands.w	r2, r2, #3
 8008762:	4607      	mov	r7, r0
 8008764:	460e      	mov	r6, r1
 8008766:	d007      	beq.n	8008778 <__pow5mult+0x20>
 8008768:	4c25      	ldr	r4, [pc, #148]	@ (8008800 <__pow5mult+0xa8>)
 800876a:	3a01      	subs	r2, #1
 800876c:	2300      	movs	r3, #0
 800876e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008772:	f7ff fe5d 	bl	8008430 <__multadd>
 8008776:	4606      	mov	r6, r0
 8008778:	10ad      	asrs	r5, r5, #2
 800877a:	d03d      	beq.n	80087f8 <__pow5mult+0xa0>
 800877c:	69fc      	ldr	r4, [r7, #28]
 800877e:	b97c      	cbnz	r4, 80087a0 <__pow5mult+0x48>
 8008780:	2010      	movs	r0, #16
 8008782:	f7ff fd3d 	bl	8008200 <malloc>
 8008786:	4602      	mov	r2, r0
 8008788:	61f8      	str	r0, [r7, #28]
 800878a:	b928      	cbnz	r0, 8008798 <__pow5mult+0x40>
 800878c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008790:	4b1c      	ldr	r3, [pc, #112]	@ (8008804 <__pow5mult+0xac>)
 8008792:	481d      	ldr	r0, [pc, #116]	@ (8008808 <__pow5mult+0xb0>)
 8008794:	f7fe fe72 	bl	800747c <__assert_func>
 8008798:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800879c:	6004      	str	r4, [r0, #0]
 800879e:	60c4      	str	r4, [r0, #12]
 80087a0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80087a4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80087a8:	b94c      	cbnz	r4, 80087be <__pow5mult+0x66>
 80087aa:	f240 2171 	movw	r1, #625	@ 0x271
 80087ae:	4638      	mov	r0, r7
 80087b0:	f7ff ff1a 	bl	80085e8 <__i2b>
 80087b4:	2300      	movs	r3, #0
 80087b6:	4604      	mov	r4, r0
 80087b8:	f8c8 0008 	str.w	r0, [r8, #8]
 80087bc:	6003      	str	r3, [r0, #0]
 80087be:	f04f 0900 	mov.w	r9, #0
 80087c2:	07eb      	lsls	r3, r5, #31
 80087c4:	d50a      	bpl.n	80087dc <__pow5mult+0x84>
 80087c6:	4631      	mov	r1, r6
 80087c8:	4622      	mov	r2, r4
 80087ca:	4638      	mov	r0, r7
 80087cc:	f7ff ff22 	bl	8008614 <__multiply>
 80087d0:	4680      	mov	r8, r0
 80087d2:	4631      	mov	r1, r6
 80087d4:	4638      	mov	r0, r7
 80087d6:	f7ff fe09 	bl	80083ec <_Bfree>
 80087da:	4646      	mov	r6, r8
 80087dc:	106d      	asrs	r5, r5, #1
 80087de:	d00b      	beq.n	80087f8 <__pow5mult+0xa0>
 80087e0:	6820      	ldr	r0, [r4, #0]
 80087e2:	b938      	cbnz	r0, 80087f4 <__pow5mult+0x9c>
 80087e4:	4622      	mov	r2, r4
 80087e6:	4621      	mov	r1, r4
 80087e8:	4638      	mov	r0, r7
 80087ea:	f7ff ff13 	bl	8008614 <__multiply>
 80087ee:	6020      	str	r0, [r4, #0]
 80087f0:	f8c0 9000 	str.w	r9, [r0]
 80087f4:	4604      	mov	r4, r0
 80087f6:	e7e4      	b.n	80087c2 <__pow5mult+0x6a>
 80087f8:	4630      	mov	r0, r6
 80087fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80087fe:	bf00      	nop
 8008800:	0800b404 	.word	0x0800b404
 8008804:	0800b20b 	.word	0x0800b20b
 8008808:	0800b32e 	.word	0x0800b32e

0800880c <__lshift>:
 800880c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008810:	460c      	mov	r4, r1
 8008812:	4607      	mov	r7, r0
 8008814:	4691      	mov	r9, r2
 8008816:	6923      	ldr	r3, [r4, #16]
 8008818:	6849      	ldr	r1, [r1, #4]
 800881a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800881e:	68a3      	ldr	r3, [r4, #8]
 8008820:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008824:	f108 0601 	add.w	r6, r8, #1
 8008828:	42b3      	cmp	r3, r6
 800882a:	db0b      	blt.n	8008844 <__lshift+0x38>
 800882c:	4638      	mov	r0, r7
 800882e:	f7ff fd9d 	bl	800836c <_Balloc>
 8008832:	4605      	mov	r5, r0
 8008834:	b948      	cbnz	r0, 800884a <__lshift+0x3e>
 8008836:	4602      	mov	r2, r0
 8008838:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800883c:	4b27      	ldr	r3, [pc, #156]	@ (80088dc <__lshift+0xd0>)
 800883e:	4828      	ldr	r0, [pc, #160]	@ (80088e0 <__lshift+0xd4>)
 8008840:	f7fe fe1c 	bl	800747c <__assert_func>
 8008844:	3101      	adds	r1, #1
 8008846:	005b      	lsls	r3, r3, #1
 8008848:	e7ee      	b.n	8008828 <__lshift+0x1c>
 800884a:	2300      	movs	r3, #0
 800884c:	f100 0114 	add.w	r1, r0, #20
 8008850:	f100 0210 	add.w	r2, r0, #16
 8008854:	4618      	mov	r0, r3
 8008856:	4553      	cmp	r3, sl
 8008858:	db33      	blt.n	80088c2 <__lshift+0xb6>
 800885a:	6920      	ldr	r0, [r4, #16]
 800885c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008860:	f104 0314 	add.w	r3, r4, #20
 8008864:	f019 091f 	ands.w	r9, r9, #31
 8008868:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800886c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008870:	d02b      	beq.n	80088ca <__lshift+0xbe>
 8008872:	468a      	mov	sl, r1
 8008874:	2200      	movs	r2, #0
 8008876:	f1c9 0e20 	rsb	lr, r9, #32
 800887a:	6818      	ldr	r0, [r3, #0]
 800887c:	fa00 f009 	lsl.w	r0, r0, r9
 8008880:	4310      	orrs	r0, r2
 8008882:	f84a 0b04 	str.w	r0, [sl], #4
 8008886:	f853 2b04 	ldr.w	r2, [r3], #4
 800888a:	459c      	cmp	ip, r3
 800888c:	fa22 f20e 	lsr.w	r2, r2, lr
 8008890:	d8f3      	bhi.n	800887a <__lshift+0x6e>
 8008892:	ebac 0304 	sub.w	r3, ip, r4
 8008896:	3b15      	subs	r3, #21
 8008898:	f023 0303 	bic.w	r3, r3, #3
 800889c:	3304      	adds	r3, #4
 800889e:	f104 0015 	add.w	r0, r4, #21
 80088a2:	4560      	cmp	r0, ip
 80088a4:	bf88      	it	hi
 80088a6:	2304      	movhi	r3, #4
 80088a8:	50ca      	str	r2, [r1, r3]
 80088aa:	b10a      	cbz	r2, 80088b0 <__lshift+0xa4>
 80088ac:	f108 0602 	add.w	r6, r8, #2
 80088b0:	3e01      	subs	r6, #1
 80088b2:	4638      	mov	r0, r7
 80088b4:	4621      	mov	r1, r4
 80088b6:	612e      	str	r6, [r5, #16]
 80088b8:	f7ff fd98 	bl	80083ec <_Bfree>
 80088bc:	4628      	mov	r0, r5
 80088be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088c2:	f842 0f04 	str.w	r0, [r2, #4]!
 80088c6:	3301      	adds	r3, #1
 80088c8:	e7c5      	b.n	8008856 <__lshift+0x4a>
 80088ca:	3904      	subs	r1, #4
 80088cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80088d0:	459c      	cmp	ip, r3
 80088d2:	f841 2f04 	str.w	r2, [r1, #4]!
 80088d6:	d8f9      	bhi.n	80088cc <__lshift+0xc0>
 80088d8:	e7ea      	b.n	80088b0 <__lshift+0xa4>
 80088da:	bf00      	nop
 80088dc:	0800b31d 	.word	0x0800b31d
 80088e0:	0800b32e 	.word	0x0800b32e

080088e4 <__mcmp>:
 80088e4:	4603      	mov	r3, r0
 80088e6:	690a      	ldr	r2, [r1, #16]
 80088e8:	6900      	ldr	r0, [r0, #16]
 80088ea:	b530      	push	{r4, r5, lr}
 80088ec:	1a80      	subs	r0, r0, r2
 80088ee:	d10e      	bne.n	800890e <__mcmp+0x2a>
 80088f0:	3314      	adds	r3, #20
 80088f2:	3114      	adds	r1, #20
 80088f4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80088f8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80088fc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008900:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008904:	4295      	cmp	r5, r2
 8008906:	d003      	beq.n	8008910 <__mcmp+0x2c>
 8008908:	d205      	bcs.n	8008916 <__mcmp+0x32>
 800890a:	f04f 30ff 	mov.w	r0, #4294967295
 800890e:	bd30      	pop	{r4, r5, pc}
 8008910:	42a3      	cmp	r3, r4
 8008912:	d3f3      	bcc.n	80088fc <__mcmp+0x18>
 8008914:	e7fb      	b.n	800890e <__mcmp+0x2a>
 8008916:	2001      	movs	r0, #1
 8008918:	e7f9      	b.n	800890e <__mcmp+0x2a>
	...

0800891c <__mdiff>:
 800891c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008920:	4689      	mov	r9, r1
 8008922:	4606      	mov	r6, r0
 8008924:	4611      	mov	r1, r2
 8008926:	4648      	mov	r0, r9
 8008928:	4614      	mov	r4, r2
 800892a:	f7ff ffdb 	bl	80088e4 <__mcmp>
 800892e:	1e05      	subs	r5, r0, #0
 8008930:	d112      	bne.n	8008958 <__mdiff+0x3c>
 8008932:	4629      	mov	r1, r5
 8008934:	4630      	mov	r0, r6
 8008936:	f7ff fd19 	bl	800836c <_Balloc>
 800893a:	4602      	mov	r2, r0
 800893c:	b928      	cbnz	r0, 800894a <__mdiff+0x2e>
 800893e:	f240 2137 	movw	r1, #567	@ 0x237
 8008942:	4b3e      	ldr	r3, [pc, #248]	@ (8008a3c <__mdiff+0x120>)
 8008944:	483e      	ldr	r0, [pc, #248]	@ (8008a40 <__mdiff+0x124>)
 8008946:	f7fe fd99 	bl	800747c <__assert_func>
 800894a:	2301      	movs	r3, #1
 800894c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008950:	4610      	mov	r0, r2
 8008952:	b003      	add	sp, #12
 8008954:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008958:	bfbc      	itt	lt
 800895a:	464b      	movlt	r3, r9
 800895c:	46a1      	movlt	r9, r4
 800895e:	4630      	mov	r0, r6
 8008960:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008964:	bfba      	itte	lt
 8008966:	461c      	movlt	r4, r3
 8008968:	2501      	movlt	r5, #1
 800896a:	2500      	movge	r5, #0
 800896c:	f7ff fcfe 	bl	800836c <_Balloc>
 8008970:	4602      	mov	r2, r0
 8008972:	b918      	cbnz	r0, 800897c <__mdiff+0x60>
 8008974:	f240 2145 	movw	r1, #581	@ 0x245
 8008978:	4b30      	ldr	r3, [pc, #192]	@ (8008a3c <__mdiff+0x120>)
 800897a:	e7e3      	b.n	8008944 <__mdiff+0x28>
 800897c:	f100 0b14 	add.w	fp, r0, #20
 8008980:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008984:	f109 0310 	add.w	r3, r9, #16
 8008988:	60c5      	str	r5, [r0, #12]
 800898a:	f04f 0c00 	mov.w	ip, #0
 800898e:	f109 0514 	add.w	r5, r9, #20
 8008992:	46d9      	mov	r9, fp
 8008994:	6926      	ldr	r6, [r4, #16]
 8008996:	f104 0e14 	add.w	lr, r4, #20
 800899a:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800899e:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80089a2:	9301      	str	r3, [sp, #4]
 80089a4:	9b01      	ldr	r3, [sp, #4]
 80089a6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80089aa:	f853 af04 	ldr.w	sl, [r3, #4]!
 80089ae:	b281      	uxth	r1, r0
 80089b0:	9301      	str	r3, [sp, #4]
 80089b2:	fa1f f38a 	uxth.w	r3, sl
 80089b6:	1a5b      	subs	r3, r3, r1
 80089b8:	0c00      	lsrs	r0, r0, #16
 80089ba:	4463      	add	r3, ip
 80089bc:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80089c0:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80089c4:	b29b      	uxth	r3, r3
 80089c6:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80089ca:	4576      	cmp	r6, lr
 80089cc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80089d0:	f849 3b04 	str.w	r3, [r9], #4
 80089d4:	d8e6      	bhi.n	80089a4 <__mdiff+0x88>
 80089d6:	1b33      	subs	r3, r6, r4
 80089d8:	3b15      	subs	r3, #21
 80089da:	f023 0303 	bic.w	r3, r3, #3
 80089de:	3415      	adds	r4, #21
 80089e0:	3304      	adds	r3, #4
 80089e2:	42a6      	cmp	r6, r4
 80089e4:	bf38      	it	cc
 80089e6:	2304      	movcc	r3, #4
 80089e8:	441d      	add	r5, r3
 80089ea:	445b      	add	r3, fp
 80089ec:	461e      	mov	r6, r3
 80089ee:	462c      	mov	r4, r5
 80089f0:	4544      	cmp	r4, r8
 80089f2:	d30e      	bcc.n	8008a12 <__mdiff+0xf6>
 80089f4:	f108 0103 	add.w	r1, r8, #3
 80089f8:	1b49      	subs	r1, r1, r5
 80089fa:	f021 0103 	bic.w	r1, r1, #3
 80089fe:	3d03      	subs	r5, #3
 8008a00:	45a8      	cmp	r8, r5
 8008a02:	bf38      	it	cc
 8008a04:	2100      	movcc	r1, #0
 8008a06:	440b      	add	r3, r1
 8008a08:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008a0c:	b199      	cbz	r1, 8008a36 <__mdiff+0x11a>
 8008a0e:	6117      	str	r7, [r2, #16]
 8008a10:	e79e      	b.n	8008950 <__mdiff+0x34>
 8008a12:	46e6      	mov	lr, ip
 8008a14:	f854 1b04 	ldr.w	r1, [r4], #4
 8008a18:	fa1f fc81 	uxth.w	ip, r1
 8008a1c:	44f4      	add	ip, lr
 8008a1e:	0c08      	lsrs	r0, r1, #16
 8008a20:	4471      	add	r1, lr
 8008a22:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008a26:	b289      	uxth	r1, r1
 8008a28:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008a2c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008a30:	f846 1b04 	str.w	r1, [r6], #4
 8008a34:	e7dc      	b.n	80089f0 <__mdiff+0xd4>
 8008a36:	3f01      	subs	r7, #1
 8008a38:	e7e6      	b.n	8008a08 <__mdiff+0xec>
 8008a3a:	bf00      	nop
 8008a3c:	0800b31d 	.word	0x0800b31d
 8008a40:	0800b32e 	.word	0x0800b32e

08008a44 <__ulp>:
 8008a44:	4b0e      	ldr	r3, [pc, #56]	@ (8008a80 <__ulp+0x3c>)
 8008a46:	400b      	ands	r3, r1
 8008a48:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	dc08      	bgt.n	8008a62 <__ulp+0x1e>
 8008a50:	425b      	negs	r3, r3
 8008a52:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8008a56:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008a5a:	da04      	bge.n	8008a66 <__ulp+0x22>
 8008a5c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8008a60:	4113      	asrs	r3, r2
 8008a62:	2200      	movs	r2, #0
 8008a64:	e008      	b.n	8008a78 <__ulp+0x34>
 8008a66:	f1a2 0314 	sub.w	r3, r2, #20
 8008a6a:	2b1e      	cmp	r3, #30
 8008a6c:	bfd6      	itet	le
 8008a6e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8008a72:	2201      	movgt	r2, #1
 8008a74:	40da      	lsrle	r2, r3
 8008a76:	2300      	movs	r3, #0
 8008a78:	4619      	mov	r1, r3
 8008a7a:	4610      	mov	r0, r2
 8008a7c:	4770      	bx	lr
 8008a7e:	bf00      	nop
 8008a80:	7ff00000 	.word	0x7ff00000

08008a84 <__b2d>:
 8008a84:	6902      	ldr	r2, [r0, #16]
 8008a86:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a88:	f100 0614 	add.w	r6, r0, #20
 8008a8c:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8008a90:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8008a94:	4f1e      	ldr	r7, [pc, #120]	@ (8008b10 <__b2d+0x8c>)
 8008a96:	4620      	mov	r0, r4
 8008a98:	f7ff fd5a 	bl	8008550 <__hi0bits>
 8008a9c:	4603      	mov	r3, r0
 8008a9e:	f1c0 0020 	rsb	r0, r0, #32
 8008aa2:	2b0a      	cmp	r3, #10
 8008aa4:	f1a2 0504 	sub.w	r5, r2, #4
 8008aa8:	6008      	str	r0, [r1, #0]
 8008aaa:	dc12      	bgt.n	8008ad2 <__b2d+0x4e>
 8008aac:	42ae      	cmp	r6, r5
 8008aae:	bf2c      	ite	cs
 8008ab0:	2200      	movcs	r2, #0
 8008ab2:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8008ab6:	f1c3 0c0b 	rsb	ip, r3, #11
 8008aba:	3315      	adds	r3, #21
 8008abc:	fa24 fe0c 	lsr.w	lr, r4, ip
 8008ac0:	fa04 f303 	lsl.w	r3, r4, r3
 8008ac4:	fa22 f20c 	lsr.w	r2, r2, ip
 8008ac8:	ea4e 0107 	orr.w	r1, lr, r7
 8008acc:	431a      	orrs	r2, r3
 8008ace:	4610      	mov	r0, r2
 8008ad0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008ad2:	42ae      	cmp	r6, r5
 8008ad4:	bf36      	itet	cc
 8008ad6:	f1a2 0508 	subcc.w	r5, r2, #8
 8008ada:	2200      	movcs	r2, #0
 8008adc:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8008ae0:	3b0b      	subs	r3, #11
 8008ae2:	d012      	beq.n	8008b0a <__b2d+0x86>
 8008ae4:	f1c3 0720 	rsb	r7, r3, #32
 8008ae8:	fa22 f107 	lsr.w	r1, r2, r7
 8008aec:	409c      	lsls	r4, r3
 8008aee:	430c      	orrs	r4, r1
 8008af0:	42b5      	cmp	r5, r6
 8008af2:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8008af6:	bf94      	ite	ls
 8008af8:	2400      	movls	r4, #0
 8008afa:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8008afe:	409a      	lsls	r2, r3
 8008b00:	40fc      	lsrs	r4, r7
 8008b02:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8008b06:	4322      	orrs	r2, r4
 8008b08:	e7e1      	b.n	8008ace <__b2d+0x4a>
 8008b0a:	ea44 0107 	orr.w	r1, r4, r7
 8008b0e:	e7de      	b.n	8008ace <__b2d+0x4a>
 8008b10:	3ff00000 	.word	0x3ff00000

08008b14 <__d2b>:
 8008b14:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8008b18:	2101      	movs	r1, #1
 8008b1a:	4690      	mov	r8, r2
 8008b1c:	4699      	mov	r9, r3
 8008b1e:	9e08      	ldr	r6, [sp, #32]
 8008b20:	f7ff fc24 	bl	800836c <_Balloc>
 8008b24:	4604      	mov	r4, r0
 8008b26:	b930      	cbnz	r0, 8008b36 <__d2b+0x22>
 8008b28:	4602      	mov	r2, r0
 8008b2a:	f240 310f 	movw	r1, #783	@ 0x30f
 8008b2e:	4b23      	ldr	r3, [pc, #140]	@ (8008bbc <__d2b+0xa8>)
 8008b30:	4823      	ldr	r0, [pc, #140]	@ (8008bc0 <__d2b+0xac>)
 8008b32:	f7fe fca3 	bl	800747c <__assert_func>
 8008b36:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008b3a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008b3e:	b10d      	cbz	r5, 8008b44 <__d2b+0x30>
 8008b40:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008b44:	9301      	str	r3, [sp, #4]
 8008b46:	f1b8 0300 	subs.w	r3, r8, #0
 8008b4a:	d024      	beq.n	8008b96 <__d2b+0x82>
 8008b4c:	4668      	mov	r0, sp
 8008b4e:	9300      	str	r3, [sp, #0]
 8008b50:	f7ff fd1d 	bl	800858e <__lo0bits>
 8008b54:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008b58:	b1d8      	cbz	r0, 8008b92 <__d2b+0x7e>
 8008b5a:	f1c0 0320 	rsb	r3, r0, #32
 8008b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8008b62:	430b      	orrs	r3, r1
 8008b64:	40c2      	lsrs	r2, r0
 8008b66:	6163      	str	r3, [r4, #20]
 8008b68:	9201      	str	r2, [sp, #4]
 8008b6a:	9b01      	ldr	r3, [sp, #4]
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	bf0c      	ite	eq
 8008b70:	2201      	moveq	r2, #1
 8008b72:	2202      	movne	r2, #2
 8008b74:	61a3      	str	r3, [r4, #24]
 8008b76:	6122      	str	r2, [r4, #16]
 8008b78:	b1ad      	cbz	r5, 8008ba6 <__d2b+0x92>
 8008b7a:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008b7e:	4405      	add	r5, r0
 8008b80:	6035      	str	r5, [r6, #0]
 8008b82:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008b86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b88:	6018      	str	r0, [r3, #0]
 8008b8a:	4620      	mov	r0, r4
 8008b8c:	b002      	add	sp, #8
 8008b8e:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8008b92:	6161      	str	r1, [r4, #20]
 8008b94:	e7e9      	b.n	8008b6a <__d2b+0x56>
 8008b96:	a801      	add	r0, sp, #4
 8008b98:	f7ff fcf9 	bl	800858e <__lo0bits>
 8008b9c:	9b01      	ldr	r3, [sp, #4]
 8008b9e:	2201      	movs	r2, #1
 8008ba0:	6163      	str	r3, [r4, #20]
 8008ba2:	3020      	adds	r0, #32
 8008ba4:	e7e7      	b.n	8008b76 <__d2b+0x62>
 8008ba6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008baa:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008bae:	6030      	str	r0, [r6, #0]
 8008bb0:	6918      	ldr	r0, [r3, #16]
 8008bb2:	f7ff fccd 	bl	8008550 <__hi0bits>
 8008bb6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008bba:	e7e4      	b.n	8008b86 <__d2b+0x72>
 8008bbc:	0800b31d 	.word	0x0800b31d
 8008bc0:	0800b32e 	.word	0x0800b32e

08008bc4 <__ratio>:
 8008bc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bc8:	b085      	sub	sp, #20
 8008bca:	e9cd 1000 	strd	r1, r0, [sp]
 8008bce:	a902      	add	r1, sp, #8
 8008bd0:	f7ff ff58 	bl	8008a84 <__b2d>
 8008bd4:	468b      	mov	fp, r1
 8008bd6:	4606      	mov	r6, r0
 8008bd8:	460f      	mov	r7, r1
 8008bda:	9800      	ldr	r0, [sp, #0]
 8008bdc:	a903      	add	r1, sp, #12
 8008bde:	f7ff ff51 	bl	8008a84 <__b2d>
 8008be2:	460d      	mov	r5, r1
 8008be4:	9b01      	ldr	r3, [sp, #4]
 8008be6:	4689      	mov	r9, r1
 8008be8:	6919      	ldr	r1, [r3, #16]
 8008bea:	9b00      	ldr	r3, [sp, #0]
 8008bec:	4604      	mov	r4, r0
 8008bee:	691b      	ldr	r3, [r3, #16]
 8008bf0:	4630      	mov	r0, r6
 8008bf2:	1ac9      	subs	r1, r1, r3
 8008bf4:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8008bf8:	1a9b      	subs	r3, r3, r2
 8008bfa:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	bfcd      	iteet	gt
 8008c02:	463a      	movgt	r2, r7
 8008c04:	462a      	movle	r2, r5
 8008c06:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008c0a:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8008c0e:	bfd8      	it	le
 8008c10:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8008c14:	464b      	mov	r3, r9
 8008c16:	4622      	mov	r2, r4
 8008c18:	4659      	mov	r1, fp
 8008c1a:	f7f7 fd91 	bl	8000740 <__aeabi_ddiv>
 8008c1e:	b005      	add	sp, #20
 8008c20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008c24 <__copybits>:
 8008c24:	3901      	subs	r1, #1
 8008c26:	b570      	push	{r4, r5, r6, lr}
 8008c28:	1149      	asrs	r1, r1, #5
 8008c2a:	6914      	ldr	r4, [r2, #16]
 8008c2c:	3101      	adds	r1, #1
 8008c2e:	f102 0314 	add.w	r3, r2, #20
 8008c32:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008c36:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008c3a:	1f05      	subs	r5, r0, #4
 8008c3c:	42a3      	cmp	r3, r4
 8008c3e:	d30c      	bcc.n	8008c5a <__copybits+0x36>
 8008c40:	1aa3      	subs	r3, r4, r2
 8008c42:	3b11      	subs	r3, #17
 8008c44:	f023 0303 	bic.w	r3, r3, #3
 8008c48:	3211      	adds	r2, #17
 8008c4a:	42a2      	cmp	r2, r4
 8008c4c:	bf88      	it	hi
 8008c4e:	2300      	movhi	r3, #0
 8008c50:	4418      	add	r0, r3
 8008c52:	2300      	movs	r3, #0
 8008c54:	4288      	cmp	r0, r1
 8008c56:	d305      	bcc.n	8008c64 <__copybits+0x40>
 8008c58:	bd70      	pop	{r4, r5, r6, pc}
 8008c5a:	f853 6b04 	ldr.w	r6, [r3], #4
 8008c5e:	f845 6f04 	str.w	r6, [r5, #4]!
 8008c62:	e7eb      	b.n	8008c3c <__copybits+0x18>
 8008c64:	f840 3b04 	str.w	r3, [r0], #4
 8008c68:	e7f4      	b.n	8008c54 <__copybits+0x30>

08008c6a <__any_on>:
 8008c6a:	f100 0214 	add.w	r2, r0, #20
 8008c6e:	6900      	ldr	r0, [r0, #16]
 8008c70:	114b      	asrs	r3, r1, #5
 8008c72:	4298      	cmp	r0, r3
 8008c74:	b510      	push	{r4, lr}
 8008c76:	db11      	blt.n	8008c9c <__any_on+0x32>
 8008c78:	dd0a      	ble.n	8008c90 <__any_on+0x26>
 8008c7a:	f011 011f 	ands.w	r1, r1, #31
 8008c7e:	d007      	beq.n	8008c90 <__any_on+0x26>
 8008c80:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008c84:	fa24 f001 	lsr.w	r0, r4, r1
 8008c88:	fa00 f101 	lsl.w	r1, r0, r1
 8008c8c:	428c      	cmp	r4, r1
 8008c8e:	d10b      	bne.n	8008ca8 <__any_on+0x3e>
 8008c90:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008c94:	4293      	cmp	r3, r2
 8008c96:	d803      	bhi.n	8008ca0 <__any_on+0x36>
 8008c98:	2000      	movs	r0, #0
 8008c9a:	bd10      	pop	{r4, pc}
 8008c9c:	4603      	mov	r3, r0
 8008c9e:	e7f7      	b.n	8008c90 <__any_on+0x26>
 8008ca0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008ca4:	2900      	cmp	r1, #0
 8008ca6:	d0f5      	beq.n	8008c94 <__any_on+0x2a>
 8008ca8:	2001      	movs	r0, #1
 8008caa:	e7f6      	b.n	8008c9a <__any_on+0x30>

08008cac <sulp>:
 8008cac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008cb0:	460f      	mov	r7, r1
 8008cb2:	4690      	mov	r8, r2
 8008cb4:	f7ff fec6 	bl	8008a44 <__ulp>
 8008cb8:	4604      	mov	r4, r0
 8008cba:	460d      	mov	r5, r1
 8008cbc:	f1b8 0f00 	cmp.w	r8, #0
 8008cc0:	d011      	beq.n	8008ce6 <sulp+0x3a>
 8008cc2:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8008cc6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	dd0b      	ble.n	8008ce6 <sulp+0x3a>
 8008cce:	2400      	movs	r4, #0
 8008cd0:	051b      	lsls	r3, r3, #20
 8008cd2:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8008cd6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8008cda:	4622      	mov	r2, r4
 8008cdc:	462b      	mov	r3, r5
 8008cde:	f7f7 fc05 	bl	80004ec <__aeabi_dmul>
 8008ce2:	4604      	mov	r4, r0
 8008ce4:	460d      	mov	r5, r1
 8008ce6:	4620      	mov	r0, r4
 8008ce8:	4629      	mov	r1, r5
 8008cea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08008cf0 <_strtod_l>:
 8008cf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cf4:	b09f      	sub	sp, #124	@ 0x7c
 8008cf6:	9217      	str	r2, [sp, #92]	@ 0x5c
 8008cf8:	2200      	movs	r2, #0
 8008cfa:	460c      	mov	r4, r1
 8008cfc:	921a      	str	r2, [sp, #104]	@ 0x68
 8008cfe:	f04f 0a00 	mov.w	sl, #0
 8008d02:	f04f 0b00 	mov.w	fp, #0
 8008d06:	460a      	mov	r2, r1
 8008d08:	9005      	str	r0, [sp, #20]
 8008d0a:	9219      	str	r2, [sp, #100]	@ 0x64
 8008d0c:	7811      	ldrb	r1, [r2, #0]
 8008d0e:	292b      	cmp	r1, #43	@ 0x2b
 8008d10:	d048      	beq.n	8008da4 <_strtod_l+0xb4>
 8008d12:	d836      	bhi.n	8008d82 <_strtod_l+0x92>
 8008d14:	290d      	cmp	r1, #13
 8008d16:	d830      	bhi.n	8008d7a <_strtod_l+0x8a>
 8008d18:	2908      	cmp	r1, #8
 8008d1a:	d830      	bhi.n	8008d7e <_strtod_l+0x8e>
 8008d1c:	2900      	cmp	r1, #0
 8008d1e:	d039      	beq.n	8008d94 <_strtod_l+0xa4>
 8008d20:	2200      	movs	r2, #0
 8008d22:	920e      	str	r2, [sp, #56]	@ 0x38
 8008d24:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8008d26:	782a      	ldrb	r2, [r5, #0]
 8008d28:	2a30      	cmp	r2, #48	@ 0x30
 8008d2a:	f040 80b0 	bne.w	8008e8e <_strtod_l+0x19e>
 8008d2e:	786a      	ldrb	r2, [r5, #1]
 8008d30:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008d34:	2a58      	cmp	r2, #88	@ 0x58
 8008d36:	d16c      	bne.n	8008e12 <_strtod_l+0x122>
 8008d38:	9302      	str	r3, [sp, #8]
 8008d3a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008d3c:	4a8f      	ldr	r2, [pc, #572]	@ (8008f7c <_strtod_l+0x28c>)
 8008d3e:	9301      	str	r3, [sp, #4]
 8008d40:	ab1a      	add	r3, sp, #104	@ 0x68
 8008d42:	9300      	str	r3, [sp, #0]
 8008d44:	9805      	ldr	r0, [sp, #20]
 8008d46:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008d48:	a919      	add	r1, sp, #100	@ 0x64
 8008d4a:	f001 f8ff 	bl	8009f4c <__gethex>
 8008d4e:	f010 060f 	ands.w	r6, r0, #15
 8008d52:	4604      	mov	r4, r0
 8008d54:	d005      	beq.n	8008d62 <_strtod_l+0x72>
 8008d56:	2e06      	cmp	r6, #6
 8008d58:	d126      	bne.n	8008da8 <_strtod_l+0xb8>
 8008d5a:	2300      	movs	r3, #0
 8008d5c:	3501      	adds	r5, #1
 8008d5e:	9519      	str	r5, [sp, #100]	@ 0x64
 8008d60:	930e      	str	r3, [sp, #56]	@ 0x38
 8008d62:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	f040 8582 	bne.w	800986e <_strtod_l+0xb7e>
 8008d6a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008d6c:	b1bb      	cbz	r3, 8008d9e <_strtod_l+0xae>
 8008d6e:	4650      	mov	r0, sl
 8008d70:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 8008d74:	b01f      	add	sp, #124	@ 0x7c
 8008d76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d7a:	2920      	cmp	r1, #32
 8008d7c:	d1d0      	bne.n	8008d20 <_strtod_l+0x30>
 8008d7e:	3201      	adds	r2, #1
 8008d80:	e7c3      	b.n	8008d0a <_strtod_l+0x1a>
 8008d82:	292d      	cmp	r1, #45	@ 0x2d
 8008d84:	d1cc      	bne.n	8008d20 <_strtod_l+0x30>
 8008d86:	2101      	movs	r1, #1
 8008d88:	910e      	str	r1, [sp, #56]	@ 0x38
 8008d8a:	1c51      	adds	r1, r2, #1
 8008d8c:	9119      	str	r1, [sp, #100]	@ 0x64
 8008d8e:	7852      	ldrb	r2, [r2, #1]
 8008d90:	2a00      	cmp	r2, #0
 8008d92:	d1c7      	bne.n	8008d24 <_strtod_l+0x34>
 8008d94:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008d96:	9419      	str	r4, [sp, #100]	@ 0x64
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	f040 8566 	bne.w	800986a <_strtod_l+0xb7a>
 8008d9e:	4650      	mov	r0, sl
 8008da0:	4659      	mov	r1, fp
 8008da2:	e7e7      	b.n	8008d74 <_strtod_l+0x84>
 8008da4:	2100      	movs	r1, #0
 8008da6:	e7ef      	b.n	8008d88 <_strtod_l+0x98>
 8008da8:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008daa:	b13a      	cbz	r2, 8008dbc <_strtod_l+0xcc>
 8008dac:	2135      	movs	r1, #53	@ 0x35
 8008dae:	a81c      	add	r0, sp, #112	@ 0x70
 8008db0:	f7ff ff38 	bl	8008c24 <__copybits>
 8008db4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008db6:	9805      	ldr	r0, [sp, #20]
 8008db8:	f7ff fb18 	bl	80083ec <_Bfree>
 8008dbc:	3e01      	subs	r6, #1
 8008dbe:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8008dc0:	2e04      	cmp	r6, #4
 8008dc2:	d806      	bhi.n	8008dd2 <_strtod_l+0xe2>
 8008dc4:	e8df f006 	tbb	[pc, r6]
 8008dc8:	201d0314 	.word	0x201d0314
 8008dcc:	14          	.byte	0x14
 8008dcd:	00          	.byte	0x00
 8008dce:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8008dd2:	05e1      	lsls	r1, r4, #23
 8008dd4:	bf48      	it	mi
 8008dd6:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8008dda:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008dde:	0d1b      	lsrs	r3, r3, #20
 8008de0:	051b      	lsls	r3, r3, #20
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d1bd      	bne.n	8008d62 <_strtod_l+0x72>
 8008de6:	f7fe fb09 	bl	80073fc <__errno>
 8008dea:	2322      	movs	r3, #34	@ 0x22
 8008dec:	6003      	str	r3, [r0, #0]
 8008dee:	e7b8      	b.n	8008d62 <_strtod_l+0x72>
 8008df0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8008df4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8008df8:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8008dfc:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008e00:	e7e7      	b.n	8008dd2 <_strtod_l+0xe2>
 8008e02:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8008f80 <_strtod_l+0x290>
 8008e06:	e7e4      	b.n	8008dd2 <_strtod_l+0xe2>
 8008e08:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8008e0c:	f04f 3aff 	mov.w	sl, #4294967295
 8008e10:	e7df      	b.n	8008dd2 <_strtod_l+0xe2>
 8008e12:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008e14:	1c5a      	adds	r2, r3, #1
 8008e16:	9219      	str	r2, [sp, #100]	@ 0x64
 8008e18:	785b      	ldrb	r3, [r3, #1]
 8008e1a:	2b30      	cmp	r3, #48	@ 0x30
 8008e1c:	d0f9      	beq.n	8008e12 <_strtod_l+0x122>
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d09f      	beq.n	8008d62 <_strtod_l+0x72>
 8008e22:	2301      	movs	r3, #1
 8008e24:	2700      	movs	r7, #0
 8008e26:	220a      	movs	r2, #10
 8008e28:	46b9      	mov	r9, r7
 8008e2a:	9308      	str	r3, [sp, #32]
 8008e2c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008e2e:	970b      	str	r7, [sp, #44]	@ 0x2c
 8008e30:	930c      	str	r3, [sp, #48]	@ 0x30
 8008e32:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8008e34:	7805      	ldrb	r5, [r0, #0]
 8008e36:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8008e3a:	b2d9      	uxtb	r1, r3
 8008e3c:	2909      	cmp	r1, #9
 8008e3e:	d928      	bls.n	8008e92 <_strtod_l+0x1a2>
 8008e40:	2201      	movs	r2, #1
 8008e42:	4950      	ldr	r1, [pc, #320]	@ (8008f84 <_strtod_l+0x294>)
 8008e44:	f7fe fa22 	bl	800728c <strncmp>
 8008e48:	2800      	cmp	r0, #0
 8008e4a:	d032      	beq.n	8008eb2 <_strtod_l+0x1c2>
 8008e4c:	2000      	movs	r0, #0
 8008e4e:	462a      	mov	r2, r5
 8008e50:	4603      	mov	r3, r0
 8008e52:	464d      	mov	r5, r9
 8008e54:	900a      	str	r0, [sp, #40]	@ 0x28
 8008e56:	2a65      	cmp	r2, #101	@ 0x65
 8008e58:	d001      	beq.n	8008e5e <_strtod_l+0x16e>
 8008e5a:	2a45      	cmp	r2, #69	@ 0x45
 8008e5c:	d114      	bne.n	8008e88 <_strtod_l+0x198>
 8008e5e:	b91d      	cbnz	r5, 8008e68 <_strtod_l+0x178>
 8008e60:	9a08      	ldr	r2, [sp, #32]
 8008e62:	4302      	orrs	r2, r0
 8008e64:	d096      	beq.n	8008d94 <_strtod_l+0xa4>
 8008e66:	2500      	movs	r5, #0
 8008e68:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8008e6a:	1c62      	adds	r2, r4, #1
 8008e6c:	9219      	str	r2, [sp, #100]	@ 0x64
 8008e6e:	7862      	ldrb	r2, [r4, #1]
 8008e70:	2a2b      	cmp	r2, #43	@ 0x2b
 8008e72:	d07a      	beq.n	8008f6a <_strtod_l+0x27a>
 8008e74:	2a2d      	cmp	r2, #45	@ 0x2d
 8008e76:	d07e      	beq.n	8008f76 <_strtod_l+0x286>
 8008e78:	f04f 0c00 	mov.w	ip, #0
 8008e7c:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8008e80:	2909      	cmp	r1, #9
 8008e82:	f240 8085 	bls.w	8008f90 <_strtod_l+0x2a0>
 8008e86:	9419      	str	r4, [sp, #100]	@ 0x64
 8008e88:	f04f 0800 	mov.w	r8, #0
 8008e8c:	e0a5      	b.n	8008fda <_strtod_l+0x2ea>
 8008e8e:	2300      	movs	r3, #0
 8008e90:	e7c8      	b.n	8008e24 <_strtod_l+0x134>
 8008e92:	f1b9 0f08 	cmp.w	r9, #8
 8008e96:	bfd8      	it	le
 8008e98:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8008e9a:	f100 0001 	add.w	r0, r0, #1
 8008e9e:	bfd6      	itet	le
 8008ea0:	fb02 3301 	mlale	r3, r2, r1, r3
 8008ea4:	fb02 3707 	mlagt	r7, r2, r7, r3
 8008ea8:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8008eaa:	f109 0901 	add.w	r9, r9, #1
 8008eae:	9019      	str	r0, [sp, #100]	@ 0x64
 8008eb0:	e7bf      	b.n	8008e32 <_strtod_l+0x142>
 8008eb2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008eb4:	1c5a      	adds	r2, r3, #1
 8008eb6:	9219      	str	r2, [sp, #100]	@ 0x64
 8008eb8:	785a      	ldrb	r2, [r3, #1]
 8008eba:	f1b9 0f00 	cmp.w	r9, #0
 8008ebe:	d03b      	beq.n	8008f38 <_strtod_l+0x248>
 8008ec0:	464d      	mov	r5, r9
 8008ec2:	900a      	str	r0, [sp, #40]	@ 0x28
 8008ec4:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8008ec8:	2b09      	cmp	r3, #9
 8008eca:	d912      	bls.n	8008ef2 <_strtod_l+0x202>
 8008ecc:	2301      	movs	r3, #1
 8008ece:	e7c2      	b.n	8008e56 <_strtod_l+0x166>
 8008ed0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008ed2:	3001      	adds	r0, #1
 8008ed4:	1c5a      	adds	r2, r3, #1
 8008ed6:	9219      	str	r2, [sp, #100]	@ 0x64
 8008ed8:	785a      	ldrb	r2, [r3, #1]
 8008eda:	2a30      	cmp	r2, #48	@ 0x30
 8008edc:	d0f8      	beq.n	8008ed0 <_strtod_l+0x1e0>
 8008ede:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8008ee2:	2b08      	cmp	r3, #8
 8008ee4:	f200 84c8 	bhi.w	8009878 <_strtod_l+0xb88>
 8008ee8:	900a      	str	r0, [sp, #40]	@ 0x28
 8008eea:	2000      	movs	r0, #0
 8008eec:	4605      	mov	r5, r0
 8008eee:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008ef0:	930c      	str	r3, [sp, #48]	@ 0x30
 8008ef2:	3a30      	subs	r2, #48	@ 0x30
 8008ef4:	f100 0301 	add.w	r3, r0, #1
 8008ef8:	d018      	beq.n	8008f2c <_strtod_l+0x23c>
 8008efa:	462e      	mov	r6, r5
 8008efc:	f04f 0e0a 	mov.w	lr, #10
 8008f00:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008f02:	4419      	add	r1, r3
 8008f04:	910a      	str	r1, [sp, #40]	@ 0x28
 8008f06:	1c71      	adds	r1, r6, #1
 8008f08:	eba1 0c05 	sub.w	ip, r1, r5
 8008f0c:	4563      	cmp	r3, ip
 8008f0e:	dc15      	bgt.n	8008f3c <_strtod_l+0x24c>
 8008f10:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8008f14:	182b      	adds	r3, r5, r0
 8008f16:	2b08      	cmp	r3, #8
 8008f18:	f105 0501 	add.w	r5, r5, #1
 8008f1c:	4405      	add	r5, r0
 8008f1e:	dc1a      	bgt.n	8008f56 <_strtod_l+0x266>
 8008f20:	230a      	movs	r3, #10
 8008f22:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008f24:	fb03 2301 	mla	r3, r3, r1, r2
 8008f28:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008f2a:	2300      	movs	r3, #0
 8008f2c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008f2e:	4618      	mov	r0, r3
 8008f30:	1c51      	adds	r1, r2, #1
 8008f32:	9119      	str	r1, [sp, #100]	@ 0x64
 8008f34:	7852      	ldrb	r2, [r2, #1]
 8008f36:	e7c5      	b.n	8008ec4 <_strtod_l+0x1d4>
 8008f38:	4648      	mov	r0, r9
 8008f3a:	e7ce      	b.n	8008eda <_strtod_l+0x1ea>
 8008f3c:	2e08      	cmp	r6, #8
 8008f3e:	dc05      	bgt.n	8008f4c <_strtod_l+0x25c>
 8008f40:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8008f42:	fb0e f606 	mul.w	r6, lr, r6
 8008f46:	960b      	str	r6, [sp, #44]	@ 0x2c
 8008f48:	460e      	mov	r6, r1
 8008f4a:	e7dc      	b.n	8008f06 <_strtod_l+0x216>
 8008f4c:	2910      	cmp	r1, #16
 8008f4e:	bfd8      	it	le
 8008f50:	fb0e f707 	mulle.w	r7, lr, r7
 8008f54:	e7f8      	b.n	8008f48 <_strtod_l+0x258>
 8008f56:	2b0f      	cmp	r3, #15
 8008f58:	bfdc      	itt	le
 8008f5a:	230a      	movle	r3, #10
 8008f5c:	fb03 2707 	mlale	r7, r3, r7, r2
 8008f60:	e7e3      	b.n	8008f2a <_strtod_l+0x23a>
 8008f62:	2300      	movs	r3, #0
 8008f64:	930a      	str	r3, [sp, #40]	@ 0x28
 8008f66:	2301      	movs	r3, #1
 8008f68:	e77a      	b.n	8008e60 <_strtod_l+0x170>
 8008f6a:	f04f 0c00 	mov.w	ip, #0
 8008f6e:	1ca2      	adds	r2, r4, #2
 8008f70:	9219      	str	r2, [sp, #100]	@ 0x64
 8008f72:	78a2      	ldrb	r2, [r4, #2]
 8008f74:	e782      	b.n	8008e7c <_strtod_l+0x18c>
 8008f76:	f04f 0c01 	mov.w	ip, #1
 8008f7a:	e7f8      	b.n	8008f6e <_strtod_l+0x27e>
 8008f7c:	0800b514 	.word	0x0800b514
 8008f80:	7ff00000 	.word	0x7ff00000
 8008f84:	0800b387 	.word	0x0800b387
 8008f88:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008f8a:	1c51      	adds	r1, r2, #1
 8008f8c:	9119      	str	r1, [sp, #100]	@ 0x64
 8008f8e:	7852      	ldrb	r2, [r2, #1]
 8008f90:	2a30      	cmp	r2, #48	@ 0x30
 8008f92:	d0f9      	beq.n	8008f88 <_strtod_l+0x298>
 8008f94:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8008f98:	2908      	cmp	r1, #8
 8008f9a:	f63f af75 	bhi.w	8008e88 <_strtod_l+0x198>
 8008f9e:	f04f 080a 	mov.w	r8, #10
 8008fa2:	3a30      	subs	r2, #48	@ 0x30
 8008fa4:	9209      	str	r2, [sp, #36]	@ 0x24
 8008fa6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008fa8:	920f      	str	r2, [sp, #60]	@ 0x3c
 8008faa:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008fac:	1c56      	adds	r6, r2, #1
 8008fae:	9619      	str	r6, [sp, #100]	@ 0x64
 8008fb0:	7852      	ldrb	r2, [r2, #1]
 8008fb2:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8008fb6:	f1be 0f09 	cmp.w	lr, #9
 8008fba:	d939      	bls.n	8009030 <_strtod_l+0x340>
 8008fbc:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008fbe:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8008fc2:	1a76      	subs	r6, r6, r1
 8008fc4:	2e08      	cmp	r6, #8
 8008fc6:	dc03      	bgt.n	8008fd0 <_strtod_l+0x2e0>
 8008fc8:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008fca:	4588      	cmp	r8, r1
 8008fcc:	bfa8      	it	ge
 8008fce:	4688      	movge	r8, r1
 8008fd0:	f1bc 0f00 	cmp.w	ip, #0
 8008fd4:	d001      	beq.n	8008fda <_strtod_l+0x2ea>
 8008fd6:	f1c8 0800 	rsb	r8, r8, #0
 8008fda:	2d00      	cmp	r5, #0
 8008fdc:	d14e      	bne.n	800907c <_strtod_l+0x38c>
 8008fde:	9908      	ldr	r1, [sp, #32]
 8008fe0:	4308      	orrs	r0, r1
 8008fe2:	f47f aebe 	bne.w	8008d62 <_strtod_l+0x72>
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	f47f aed4 	bne.w	8008d94 <_strtod_l+0xa4>
 8008fec:	2a69      	cmp	r2, #105	@ 0x69
 8008fee:	d028      	beq.n	8009042 <_strtod_l+0x352>
 8008ff0:	dc25      	bgt.n	800903e <_strtod_l+0x34e>
 8008ff2:	2a49      	cmp	r2, #73	@ 0x49
 8008ff4:	d025      	beq.n	8009042 <_strtod_l+0x352>
 8008ff6:	2a4e      	cmp	r2, #78	@ 0x4e
 8008ff8:	f47f aecc 	bne.w	8008d94 <_strtod_l+0xa4>
 8008ffc:	4999      	ldr	r1, [pc, #612]	@ (8009264 <_strtod_l+0x574>)
 8008ffe:	a819      	add	r0, sp, #100	@ 0x64
 8009000:	f001 f9c6 	bl	800a390 <__match>
 8009004:	2800      	cmp	r0, #0
 8009006:	f43f aec5 	beq.w	8008d94 <_strtod_l+0xa4>
 800900a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800900c:	781b      	ldrb	r3, [r3, #0]
 800900e:	2b28      	cmp	r3, #40	@ 0x28
 8009010:	d12e      	bne.n	8009070 <_strtod_l+0x380>
 8009012:	4995      	ldr	r1, [pc, #596]	@ (8009268 <_strtod_l+0x578>)
 8009014:	aa1c      	add	r2, sp, #112	@ 0x70
 8009016:	a819      	add	r0, sp, #100	@ 0x64
 8009018:	f001 f9ce 	bl	800a3b8 <__hexnan>
 800901c:	2805      	cmp	r0, #5
 800901e:	d127      	bne.n	8009070 <_strtod_l+0x380>
 8009020:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009022:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8009026:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800902a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800902e:	e698      	b.n	8008d62 <_strtod_l+0x72>
 8009030:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009032:	fb08 2101 	mla	r1, r8, r1, r2
 8009036:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800903a:	9209      	str	r2, [sp, #36]	@ 0x24
 800903c:	e7b5      	b.n	8008faa <_strtod_l+0x2ba>
 800903e:	2a6e      	cmp	r2, #110	@ 0x6e
 8009040:	e7da      	b.n	8008ff8 <_strtod_l+0x308>
 8009042:	498a      	ldr	r1, [pc, #552]	@ (800926c <_strtod_l+0x57c>)
 8009044:	a819      	add	r0, sp, #100	@ 0x64
 8009046:	f001 f9a3 	bl	800a390 <__match>
 800904a:	2800      	cmp	r0, #0
 800904c:	f43f aea2 	beq.w	8008d94 <_strtod_l+0xa4>
 8009050:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009052:	4987      	ldr	r1, [pc, #540]	@ (8009270 <_strtod_l+0x580>)
 8009054:	3b01      	subs	r3, #1
 8009056:	a819      	add	r0, sp, #100	@ 0x64
 8009058:	9319      	str	r3, [sp, #100]	@ 0x64
 800905a:	f001 f999 	bl	800a390 <__match>
 800905e:	b910      	cbnz	r0, 8009066 <_strtod_l+0x376>
 8009060:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009062:	3301      	adds	r3, #1
 8009064:	9319      	str	r3, [sp, #100]	@ 0x64
 8009066:	f04f 0a00 	mov.w	sl, #0
 800906a:	f8df b208 	ldr.w	fp, [pc, #520]	@ 8009274 <_strtod_l+0x584>
 800906e:	e678      	b.n	8008d62 <_strtod_l+0x72>
 8009070:	4881      	ldr	r0, [pc, #516]	@ (8009278 <_strtod_l+0x588>)
 8009072:	f000 fee1 	bl	8009e38 <nan>
 8009076:	4682      	mov	sl, r0
 8009078:	468b      	mov	fp, r1
 800907a:	e672      	b.n	8008d62 <_strtod_l+0x72>
 800907c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800907e:	f1b9 0f00 	cmp.w	r9, #0
 8009082:	bf08      	it	eq
 8009084:	46a9      	moveq	r9, r5
 8009086:	eba8 0303 	sub.w	r3, r8, r3
 800908a:	2d10      	cmp	r5, #16
 800908c:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800908e:	462c      	mov	r4, r5
 8009090:	9309      	str	r3, [sp, #36]	@ 0x24
 8009092:	bfa8      	it	ge
 8009094:	2410      	movge	r4, #16
 8009096:	f7f7 f9af 	bl	80003f8 <__aeabi_ui2d>
 800909a:	2d09      	cmp	r5, #9
 800909c:	4682      	mov	sl, r0
 800909e:	468b      	mov	fp, r1
 80090a0:	dc11      	bgt.n	80090c6 <_strtod_l+0x3d6>
 80090a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	f43f ae5c 	beq.w	8008d62 <_strtod_l+0x72>
 80090aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090ac:	dd76      	ble.n	800919c <_strtod_l+0x4ac>
 80090ae:	2b16      	cmp	r3, #22
 80090b0:	dc5d      	bgt.n	800916e <_strtod_l+0x47e>
 80090b2:	4972      	ldr	r1, [pc, #456]	@ (800927c <_strtod_l+0x58c>)
 80090b4:	4652      	mov	r2, sl
 80090b6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80090ba:	465b      	mov	r3, fp
 80090bc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80090c0:	f7f7 fa14 	bl	80004ec <__aeabi_dmul>
 80090c4:	e7d7      	b.n	8009076 <_strtod_l+0x386>
 80090c6:	4b6d      	ldr	r3, [pc, #436]	@ (800927c <_strtod_l+0x58c>)
 80090c8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80090cc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80090d0:	f7f7 fa0c 	bl	80004ec <__aeabi_dmul>
 80090d4:	4682      	mov	sl, r0
 80090d6:	4638      	mov	r0, r7
 80090d8:	468b      	mov	fp, r1
 80090da:	f7f7 f98d 	bl	80003f8 <__aeabi_ui2d>
 80090de:	4602      	mov	r2, r0
 80090e0:	460b      	mov	r3, r1
 80090e2:	4650      	mov	r0, sl
 80090e4:	4659      	mov	r1, fp
 80090e6:	f7f7 f84b 	bl	8000180 <__adddf3>
 80090ea:	2d0f      	cmp	r5, #15
 80090ec:	4682      	mov	sl, r0
 80090ee:	468b      	mov	fp, r1
 80090f0:	ddd7      	ble.n	80090a2 <_strtod_l+0x3b2>
 80090f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090f4:	1b2c      	subs	r4, r5, r4
 80090f6:	441c      	add	r4, r3
 80090f8:	2c00      	cmp	r4, #0
 80090fa:	f340 8093 	ble.w	8009224 <_strtod_l+0x534>
 80090fe:	f014 030f 	ands.w	r3, r4, #15
 8009102:	d00a      	beq.n	800911a <_strtod_l+0x42a>
 8009104:	495d      	ldr	r1, [pc, #372]	@ (800927c <_strtod_l+0x58c>)
 8009106:	4652      	mov	r2, sl
 8009108:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800910c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009110:	465b      	mov	r3, fp
 8009112:	f7f7 f9eb 	bl	80004ec <__aeabi_dmul>
 8009116:	4682      	mov	sl, r0
 8009118:	468b      	mov	fp, r1
 800911a:	f034 040f 	bics.w	r4, r4, #15
 800911e:	d073      	beq.n	8009208 <_strtod_l+0x518>
 8009120:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8009124:	dd49      	ble.n	80091ba <_strtod_l+0x4ca>
 8009126:	2400      	movs	r4, #0
 8009128:	46a0      	mov	r8, r4
 800912a:	46a1      	mov	r9, r4
 800912c:	940b      	str	r4, [sp, #44]	@ 0x2c
 800912e:	2322      	movs	r3, #34	@ 0x22
 8009130:	f04f 0a00 	mov.w	sl, #0
 8009134:	9a05      	ldr	r2, [sp, #20]
 8009136:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 8009274 <_strtod_l+0x584>
 800913a:	6013      	str	r3, [r2, #0]
 800913c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800913e:	2b00      	cmp	r3, #0
 8009140:	f43f ae0f 	beq.w	8008d62 <_strtod_l+0x72>
 8009144:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009146:	9805      	ldr	r0, [sp, #20]
 8009148:	f7ff f950 	bl	80083ec <_Bfree>
 800914c:	4649      	mov	r1, r9
 800914e:	9805      	ldr	r0, [sp, #20]
 8009150:	f7ff f94c 	bl	80083ec <_Bfree>
 8009154:	4641      	mov	r1, r8
 8009156:	9805      	ldr	r0, [sp, #20]
 8009158:	f7ff f948 	bl	80083ec <_Bfree>
 800915c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800915e:	9805      	ldr	r0, [sp, #20]
 8009160:	f7ff f944 	bl	80083ec <_Bfree>
 8009164:	4621      	mov	r1, r4
 8009166:	9805      	ldr	r0, [sp, #20]
 8009168:	f7ff f940 	bl	80083ec <_Bfree>
 800916c:	e5f9      	b.n	8008d62 <_strtod_l+0x72>
 800916e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009170:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8009174:	4293      	cmp	r3, r2
 8009176:	dbbc      	blt.n	80090f2 <_strtod_l+0x402>
 8009178:	4c40      	ldr	r4, [pc, #256]	@ (800927c <_strtod_l+0x58c>)
 800917a:	f1c5 050f 	rsb	r5, r5, #15
 800917e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8009182:	4652      	mov	r2, sl
 8009184:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009188:	465b      	mov	r3, fp
 800918a:	f7f7 f9af 	bl	80004ec <__aeabi_dmul>
 800918e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009190:	1b5d      	subs	r5, r3, r5
 8009192:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8009196:	e9d4 2300 	ldrd	r2, r3, [r4]
 800919a:	e791      	b.n	80090c0 <_strtod_l+0x3d0>
 800919c:	3316      	adds	r3, #22
 800919e:	dba8      	blt.n	80090f2 <_strtod_l+0x402>
 80091a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80091a2:	4650      	mov	r0, sl
 80091a4:	eba3 0808 	sub.w	r8, r3, r8
 80091a8:	4b34      	ldr	r3, [pc, #208]	@ (800927c <_strtod_l+0x58c>)
 80091aa:	4659      	mov	r1, fp
 80091ac:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80091b0:	e9d8 2300 	ldrd	r2, r3, [r8]
 80091b4:	f7f7 fac4 	bl	8000740 <__aeabi_ddiv>
 80091b8:	e75d      	b.n	8009076 <_strtod_l+0x386>
 80091ba:	2300      	movs	r3, #0
 80091bc:	4650      	mov	r0, sl
 80091be:	4659      	mov	r1, fp
 80091c0:	461e      	mov	r6, r3
 80091c2:	4f2f      	ldr	r7, [pc, #188]	@ (8009280 <_strtod_l+0x590>)
 80091c4:	1124      	asrs	r4, r4, #4
 80091c6:	2c01      	cmp	r4, #1
 80091c8:	dc21      	bgt.n	800920e <_strtod_l+0x51e>
 80091ca:	b10b      	cbz	r3, 80091d0 <_strtod_l+0x4e0>
 80091cc:	4682      	mov	sl, r0
 80091ce:	468b      	mov	fp, r1
 80091d0:	492b      	ldr	r1, [pc, #172]	@ (8009280 <_strtod_l+0x590>)
 80091d2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80091d6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80091da:	4652      	mov	r2, sl
 80091dc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80091e0:	465b      	mov	r3, fp
 80091e2:	f7f7 f983 	bl	80004ec <__aeabi_dmul>
 80091e6:	4b23      	ldr	r3, [pc, #140]	@ (8009274 <_strtod_l+0x584>)
 80091e8:	460a      	mov	r2, r1
 80091ea:	400b      	ands	r3, r1
 80091ec:	4925      	ldr	r1, [pc, #148]	@ (8009284 <_strtod_l+0x594>)
 80091ee:	4682      	mov	sl, r0
 80091f0:	428b      	cmp	r3, r1
 80091f2:	d898      	bhi.n	8009126 <_strtod_l+0x436>
 80091f4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80091f8:	428b      	cmp	r3, r1
 80091fa:	bf86      	itte	hi
 80091fc:	f04f 3aff 	movhi.w	sl, #4294967295
 8009200:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 8009288 <_strtod_l+0x598>
 8009204:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8009208:	2300      	movs	r3, #0
 800920a:	9308      	str	r3, [sp, #32]
 800920c:	e076      	b.n	80092fc <_strtod_l+0x60c>
 800920e:	07e2      	lsls	r2, r4, #31
 8009210:	d504      	bpl.n	800921c <_strtod_l+0x52c>
 8009212:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009216:	f7f7 f969 	bl	80004ec <__aeabi_dmul>
 800921a:	2301      	movs	r3, #1
 800921c:	3601      	adds	r6, #1
 800921e:	1064      	asrs	r4, r4, #1
 8009220:	3708      	adds	r7, #8
 8009222:	e7d0      	b.n	80091c6 <_strtod_l+0x4d6>
 8009224:	d0f0      	beq.n	8009208 <_strtod_l+0x518>
 8009226:	4264      	negs	r4, r4
 8009228:	f014 020f 	ands.w	r2, r4, #15
 800922c:	d00a      	beq.n	8009244 <_strtod_l+0x554>
 800922e:	4b13      	ldr	r3, [pc, #76]	@ (800927c <_strtod_l+0x58c>)
 8009230:	4650      	mov	r0, sl
 8009232:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009236:	4659      	mov	r1, fp
 8009238:	e9d3 2300 	ldrd	r2, r3, [r3]
 800923c:	f7f7 fa80 	bl	8000740 <__aeabi_ddiv>
 8009240:	4682      	mov	sl, r0
 8009242:	468b      	mov	fp, r1
 8009244:	1124      	asrs	r4, r4, #4
 8009246:	d0df      	beq.n	8009208 <_strtod_l+0x518>
 8009248:	2c1f      	cmp	r4, #31
 800924a:	dd1f      	ble.n	800928c <_strtod_l+0x59c>
 800924c:	2400      	movs	r4, #0
 800924e:	46a0      	mov	r8, r4
 8009250:	46a1      	mov	r9, r4
 8009252:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009254:	2322      	movs	r3, #34	@ 0x22
 8009256:	9a05      	ldr	r2, [sp, #20]
 8009258:	f04f 0a00 	mov.w	sl, #0
 800925c:	f04f 0b00 	mov.w	fp, #0
 8009260:	6013      	str	r3, [r2, #0]
 8009262:	e76b      	b.n	800913c <_strtod_l+0x44c>
 8009264:	0800b1df 	.word	0x0800b1df
 8009268:	0800b500 	.word	0x0800b500
 800926c:	0800b1d7 	.word	0x0800b1d7
 8009270:	0800b2bb 	.word	0x0800b2bb
 8009274:	7ff00000 	.word	0x7ff00000
 8009278:	0800b2b7 	.word	0x0800b2b7
 800927c:	0800b438 	.word	0x0800b438
 8009280:	0800b410 	.word	0x0800b410
 8009284:	7ca00000 	.word	0x7ca00000
 8009288:	7fefffff 	.word	0x7fefffff
 800928c:	f014 0310 	ands.w	r3, r4, #16
 8009290:	bf18      	it	ne
 8009292:	236a      	movne	r3, #106	@ 0x6a
 8009294:	4650      	mov	r0, sl
 8009296:	9308      	str	r3, [sp, #32]
 8009298:	4659      	mov	r1, fp
 800929a:	2300      	movs	r3, #0
 800929c:	4e77      	ldr	r6, [pc, #476]	@ (800947c <_strtod_l+0x78c>)
 800929e:	07e7      	lsls	r7, r4, #31
 80092a0:	d504      	bpl.n	80092ac <_strtod_l+0x5bc>
 80092a2:	e9d6 2300 	ldrd	r2, r3, [r6]
 80092a6:	f7f7 f921 	bl	80004ec <__aeabi_dmul>
 80092aa:	2301      	movs	r3, #1
 80092ac:	1064      	asrs	r4, r4, #1
 80092ae:	f106 0608 	add.w	r6, r6, #8
 80092b2:	d1f4      	bne.n	800929e <_strtod_l+0x5ae>
 80092b4:	b10b      	cbz	r3, 80092ba <_strtod_l+0x5ca>
 80092b6:	4682      	mov	sl, r0
 80092b8:	468b      	mov	fp, r1
 80092ba:	9b08      	ldr	r3, [sp, #32]
 80092bc:	b1b3      	cbz	r3, 80092ec <_strtod_l+0x5fc>
 80092be:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80092c2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	4659      	mov	r1, fp
 80092ca:	dd0f      	ble.n	80092ec <_strtod_l+0x5fc>
 80092cc:	2b1f      	cmp	r3, #31
 80092ce:	dd58      	ble.n	8009382 <_strtod_l+0x692>
 80092d0:	2b34      	cmp	r3, #52	@ 0x34
 80092d2:	bfd8      	it	le
 80092d4:	f04f 33ff 	movle.w	r3, #4294967295
 80092d8:	f04f 0a00 	mov.w	sl, #0
 80092dc:	bfcf      	iteee	gt
 80092de:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80092e2:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80092e6:	4093      	lslle	r3, r2
 80092e8:	ea03 0b01 	andle.w	fp, r3, r1
 80092ec:	2200      	movs	r2, #0
 80092ee:	2300      	movs	r3, #0
 80092f0:	4650      	mov	r0, sl
 80092f2:	4659      	mov	r1, fp
 80092f4:	f7f7 fb62 	bl	80009bc <__aeabi_dcmpeq>
 80092f8:	2800      	cmp	r0, #0
 80092fa:	d1a7      	bne.n	800924c <_strtod_l+0x55c>
 80092fc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80092fe:	464a      	mov	r2, r9
 8009300:	9300      	str	r3, [sp, #0]
 8009302:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8009304:	462b      	mov	r3, r5
 8009306:	9805      	ldr	r0, [sp, #20]
 8009308:	f7ff f8d8 	bl	80084bc <__s2b>
 800930c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800930e:	2800      	cmp	r0, #0
 8009310:	f43f af09 	beq.w	8009126 <_strtod_l+0x436>
 8009314:	2400      	movs	r4, #0
 8009316:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009318:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800931a:	2a00      	cmp	r2, #0
 800931c:	eba3 0308 	sub.w	r3, r3, r8
 8009320:	bfa8      	it	ge
 8009322:	2300      	movge	r3, #0
 8009324:	46a0      	mov	r8, r4
 8009326:	9312      	str	r3, [sp, #72]	@ 0x48
 8009328:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800932c:	9316      	str	r3, [sp, #88]	@ 0x58
 800932e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009330:	9805      	ldr	r0, [sp, #20]
 8009332:	6859      	ldr	r1, [r3, #4]
 8009334:	f7ff f81a 	bl	800836c <_Balloc>
 8009338:	4681      	mov	r9, r0
 800933a:	2800      	cmp	r0, #0
 800933c:	f43f aef7 	beq.w	800912e <_strtod_l+0x43e>
 8009340:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009342:	300c      	adds	r0, #12
 8009344:	691a      	ldr	r2, [r3, #16]
 8009346:	f103 010c 	add.w	r1, r3, #12
 800934a:	3202      	adds	r2, #2
 800934c:	0092      	lsls	r2, r2, #2
 800934e:	f000 fd65 	bl	8009e1c <memcpy>
 8009352:	ab1c      	add	r3, sp, #112	@ 0x70
 8009354:	9301      	str	r3, [sp, #4]
 8009356:	ab1b      	add	r3, sp, #108	@ 0x6c
 8009358:	9300      	str	r3, [sp, #0]
 800935a:	4652      	mov	r2, sl
 800935c:	465b      	mov	r3, fp
 800935e:	9805      	ldr	r0, [sp, #20]
 8009360:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8009364:	f7ff fbd6 	bl	8008b14 <__d2b>
 8009368:	901a      	str	r0, [sp, #104]	@ 0x68
 800936a:	2800      	cmp	r0, #0
 800936c:	f43f aedf 	beq.w	800912e <_strtod_l+0x43e>
 8009370:	2101      	movs	r1, #1
 8009372:	9805      	ldr	r0, [sp, #20]
 8009374:	f7ff f938 	bl	80085e8 <__i2b>
 8009378:	4680      	mov	r8, r0
 800937a:	b948      	cbnz	r0, 8009390 <_strtod_l+0x6a0>
 800937c:	f04f 0800 	mov.w	r8, #0
 8009380:	e6d5      	b.n	800912e <_strtod_l+0x43e>
 8009382:	f04f 32ff 	mov.w	r2, #4294967295
 8009386:	fa02 f303 	lsl.w	r3, r2, r3
 800938a:	ea03 0a0a 	and.w	sl, r3, sl
 800938e:	e7ad      	b.n	80092ec <_strtod_l+0x5fc>
 8009390:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8009392:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009394:	2d00      	cmp	r5, #0
 8009396:	bfab      	itete	ge
 8009398:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800939a:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800939c:	18ef      	addge	r7, r5, r3
 800939e:	1b5e      	sublt	r6, r3, r5
 80093a0:	9b08      	ldr	r3, [sp, #32]
 80093a2:	bfa8      	it	ge
 80093a4:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80093a6:	eba5 0503 	sub.w	r5, r5, r3
 80093aa:	4415      	add	r5, r2
 80093ac:	4b34      	ldr	r3, [pc, #208]	@ (8009480 <_strtod_l+0x790>)
 80093ae:	f105 35ff 	add.w	r5, r5, #4294967295
 80093b2:	bfb8      	it	lt
 80093b4:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80093b6:	429d      	cmp	r5, r3
 80093b8:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80093bc:	da50      	bge.n	8009460 <_strtod_l+0x770>
 80093be:	1b5b      	subs	r3, r3, r5
 80093c0:	2b1f      	cmp	r3, #31
 80093c2:	f04f 0101 	mov.w	r1, #1
 80093c6:	eba2 0203 	sub.w	r2, r2, r3
 80093ca:	dc3d      	bgt.n	8009448 <_strtod_l+0x758>
 80093cc:	fa01 f303 	lsl.w	r3, r1, r3
 80093d0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80093d2:	2300      	movs	r3, #0
 80093d4:	9310      	str	r3, [sp, #64]	@ 0x40
 80093d6:	18bd      	adds	r5, r7, r2
 80093d8:	9b08      	ldr	r3, [sp, #32]
 80093da:	42af      	cmp	r7, r5
 80093dc:	4416      	add	r6, r2
 80093de:	441e      	add	r6, r3
 80093e0:	463b      	mov	r3, r7
 80093e2:	bfa8      	it	ge
 80093e4:	462b      	movge	r3, r5
 80093e6:	42b3      	cmp	r3, r6
 80093e8:	bfa8      	it	ge
 80093ea:	4633      	movge	r3, r6
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	bfc2      	ittt	gt
 80093f0:	1aed      	subgt	r5, r5, r3
 80093f2:	1af6      	subgt	r6, r6, r3
 80093f4:	1aff      	subgt	r7, r7, r3
 80093f6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	dd16      	ble.n	800942a <_strtod_l+0x73a>
 80093fc:	4641      	mov	r1, r8
 80093fe:	461a      	mov	r2, r3
 8009400:	9805      	ldr	r0, [sp, #20]
 8009402:	f7ff f9a9 	bl	8008758 <__pow5mult>
 8009406:	4680      	mov	r8, r0
 8009408:	2800      	cmp	r0, #0
 800940a:	d0b7      	beq.n	800937c <_strtod_l+0x68c>
 800940c:	4601      	mov	r1, r0
 800940e:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009410:	9805      	ldr	r0, [sp, #20]
 8009412:	f7ff f8ff 	bl	8008614 <__multiply>
 8009416:	900a      	str	r0, [sp, #40]	@ 0x28
 8009418:	2800      	cmp	r0, #0
 800941a:	f43f ae88 	beq.w	800912e <_strtod_l+0x43e>
 800941e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009420:	9805      	ldr	r0, [sp, #20]
 8009422:	f7fe ffe3 	bl	80083ec <_Bfree>
 8009426:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009428:	931a      	str	r3, [sp, #104]	@ 0x68
 800942a:	2d00      	cmp	r5, #0
 800942c:	dc1d      	bgt.n	800946a <_strtod_l+0x77a>
 800942e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009430:	2b00      	cmp	r3, #0
 8009432:	dd27      	ble.n	8009484 <_strtod_l+0x794>
 8009434:	4649      	mov	r1, r9
 8009436:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8009438:	9805      	ldr	r0, [sp, #20]
 800943a:	f7ff f98d 	bl	8008758 <__pow5mult>
 800943e:	4681      	mov	r9, r0
 8009440:	bb00      	cbnz	r0, 8009484 <_strtod_l+0x794>
 8009442:	f04f 0900 	mov.w	r9, #0
 8009446:	e672      	b.n	800912e <_strtod_l+0x43e>
 8009448:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800944c:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8009450:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8009454:	35e2      	adds	r5, #226	@ 0xe2
 8009456:	fa01 f305 	lsl.w	r3, r1, r5
 800945a:	9310      	str	r3, [sp, #64]	@ 0x40
 800945c:	9113      	str	r1, [sp, #76]	@ 0x4c
 800945e:	e7ba      	b.n	80093d6 <_strtod_l+0x6e6>
 8009460:	2300      	movs	r3, #0
 8009462:	9310      	str	r3, [sp, #64]	@ 0x40
 8009464:	2301      	movs	r3, #1
 8009466:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009468:	e7b5      	b.n	80093d6 <_strtod_l+0x6e6>
 800946a:	462a      	mov	r2, r5
 800946c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800946e:	9805      	ldr	r0, [sp, #20]
 8009470:	f7ff f9cc 	bl	800880c <__lshift>
 8009474:	901a      	str	r0, [sp, #104]	@ 0x68
 8009476:	2800      	cmp	r0, #0
 8009478:	d1d9      	bne.n	800942e <_strtod_l+0x73e>
 800947a:	e658      	b.n	800912e <_strtod_l+0x43e>
 800947c:	0800b528 	.word	0x0800b528
 8009480:	fffffc02 	.word	0xfffffc02
 8009484:	2e00      	cmp	r6, #0
 8009486:	dd07      	ble.n	8009498 <_strtod_l+0x7a8>
 8009488:	4649      	mov	r1, r9
 800948a:	4632      	mov	r2, r6
 800948c:	9805      	ldr	r0, [sp, #20]
 800948e:	f7ff f9bd 	bl	800880c <__lshift>
 8009492:	4681      	mov	r9, r0
 8009494:	2800      	cmp	r0, #0
 8009496:	d0d4      	beq.n	8009442 <_strtod_l+0x752>
 8009498:	2f00      	cmp	r7, #0
 800949a:	dd08      	ble.n	80094ae <_strtod_l+0x7be>
 800949c:	4641      	mov	r1, r8
 800949e:	463a      	mov	r2, r7
 80094a0:	9805      	ldr	r0, [sp, #20]
 80094a2:	f7ff f9b3 	bl	800880c <__lshift>
 80094a6:	4680      	mov	r8, r0
 80094a8:	2800      	cmp	r0, #0
 80094aa:	f43f ae40 	beq.w	800912e <_strtod_l+0x43e>
 80094ae:	464a      	mov	r2, r9
 80094b0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80094b2:	9805      	ldr	r0, [sp, #20]
 80094b4:	f7ff fa32 	bl	800891c <__mdiff>
 80094b8:	4604      	mov	r4, r0
 80094ba:	2800      	cmp	r0, #0
 80094bc:	f43f ae37 	beq.w	800912e <_strtod_l+0x43e>
 80094c0:	68c3      	ldr	r3, [r0, #12]
 80094c2:	4641      	mov	r1, r8
 80094c4:	930f      	str	r3, [sp, #60]	@ 0x3c
 80094c6:	2300      	movs	r3, #0
 80094c8:	60c3      	str	r3, [r0, #12]
 80094ca:	f7ff fa0b 	bl	80088e4 <__mcmp>
 80094ce:	2800      	cmp	r0, #0
 80094d0:	da3d      	bge.n	800954e <_strtod_l+0x85e>
 80094d2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80094d4:	ea53 030a 	orrs.w	r3, r3, sl
 80094d8:	d163      	bne.n	80095a2 <_strtod_l+0x8b2>
 80094da:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d15f      	bne.n	80095a2 <_strtod_l+0x8b2>
 80094e2:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80094e6:	0d1b      	lsrs	r3, r3, #20
 80094e8:	051b      	lsls	r3, r3, #20
 80094ea:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80094ee:	d958      	bls.n	80095a2 <_strtod_l+0x8b2>
 80094f0:	6963      	ldr	r3, [r4, #20]
 80094f2:	b913      	cbnz	r3, 80094fa <_strtod_l+0x80a>
 80094f4:	6923      	ldr	r3, [r4, #16]
 80094f6:	2b01      	cmp	r3, #1
 80094f8:	dd53      	ble.n	80095a2 <_strtod_l+0x8b2>
 80094fa:	4621      	mov	r1, r4
 80094fc:	2201      	movs	r2, #1
 80094fe:	9805      	ldr	r0, [sp, #20]
 8009500:	f7ff f984 	bl	800880c <__lshift>
 8009504:	4641      	mov	r1, r8
 8009506:	4604      	mov	r4, r0
 8009508:	f7ff f9ec 	bl	80088e4 <__mcmp>
 800950c:	2800      	cmp	r0, #0
 800950e:	dd48      	ble.n	80095a2 <_strtod_l+0x8b2>
 8009510:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009514:	9a08      	ldr	r2, [sp, #32]
 8009516:	0d1b      	lsrs	r3, r3, #20
 8009518:	051b      	lsls	r3, r3, #20
 800951a:	2a00      	cmp	r2, #0
 800951c:	d062      	beq.n	80095e4 <_strtod_l+0x8f4>
 800951e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009522:	d85f      	bhi.n	80095e4 <_strtod_l+0x8f4>
 8009524:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8009528:	f67f ae94 	bls.w	8009254 <_strtod_l+0x564>
 800952c:	4650      	mov	r0, sl
 800952e:	4659      	mov	r1, fp
 8009530:	4ba3      	ldr	r3, [pc, #652]	@ (80097c0 <_strtod_l+0xad0>)
 8009532:	2200      	movs	r2, #0
 8009534:	f7f6 ffda 	bl	80004ec <__aeabi_dmul>
 8009538:	4ba2      	ldr	r3, [pc, #648]	@ (80097c4 <_strtod_l+0xad4>)
 800953a:	4682      	mov	sl, r0
 800953c:	400b      	ands	r3, r1
 800953e:	468b      	mov	fp, r1
 8009540:	2b00      	cmp	r3, #0
 8009542:	f47f adff 	bne.w	8009144 <_strtod_l+0x454>
 8009546:	2322      	movs	r3, #34	@ 0x22
 8009548:	9a05      	ldr	r2, [sp, #20]
 800954a:	6013      	str	r3, [r2, #0]
 800954c:	e5fa      	b.n	8009144 <_strtod_l+0x454>
 800954e:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009552:	d165      	bne.n	8009620 <_strtod_l+0x930>
 8009554:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009556:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800955a:	b35a      	cbz	r2, 80095b4 <_strtod_l+0x8c4>
 800955c:	4a9a      	ldr	r2, [pc, #616]	@ (80097c8 <_strtod_l+0xad8>)
 800955e:	4293      	cmp	r3, r2
 8009560:	d12b      	bne.n	80095ba <_strtod_l+0x8ca>
 8009562:	9b08      	ldr	r3, [sp, #32]
 8009564:	4651      	mov	r1, sl
 8009566:	b303      	cbz	r3, 80095aa <_strtod_l+0x8ba>
 8009568:	465a      	mov	r2, fp
 800956a:	4b96      	ldr	r3, [pc, #600]	@ (80097c4 <_strtod_l+0xad4>)
 800956c:	4013      	ands	r3, r2
 800956e:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009572:	f04f 32ff 	mov.w	r2, #4294967295
 8009576:	d81b      	bhi.n	80095b0 <_strtod_l+0x8c0>
 8009578:	0d1b      	lsrs	r3, r3, #20
 800957a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800957e:	fa02 f303 	lsl.w	r3, r2, r3
 8009582:	4299      	cmp	r1, r3
 8009584:	d119      	bne.n	80095ba <_strtod_l+0x8ca>
 8009586:	4b91      	ldr	r3, [pc, #580]	@ (80097cc <_strtod_l+0xadc>)
 8009588:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800958a:	429a      	cmp	r2, r3
 800958c:	d102      	bne.n	8009594 <_strtod_l+0x8a4>
 800958e:	3101      	adds	r1, #1
 8009590:	f43f adcd 	beq.w	800912e <_strtod_l+0x43e>
 8009594:	f04f 0a00 	mov.w	sl, #0
 8009598:	4b8a      	ldr	r3, [pc, #552]	@ (80097c4 <_strtod_l+0xad4>)
 800959a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800959c:	401a      	ands	r2, r3
 800959e:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80095a2:	9b08      	ldr	r3, [sp, #32]
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d1c1      	bne.n	800952c <_strtod_l+0x83c>
 80095a8:	e5cc      	b.n	8009144 <_strtod_l+0x454>
 80095aa:	f04f 33ff 	mov.w	r3, #4294967295
 80095ae:	e7e8      	b.n	8009582 <_strtod_l+0x892>
 80095b0:	4613      	mov	r3, r2
 80095b2:	e7e6      	b.n	8009582 <_strtod_l+0x892>
 80095b4:	ea53 030a 	orrs.w	r3, r3, sl
 80095b8:	d0aa      	beq.n	8009510 <_strtod_l+0x820>
 80095ba:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80095bc:	b1db      	cbz	r3, 80095f6 <_strtod_l+0x906>
 80095be:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80095c0:	4213      	tst	r3, r2
 80095c2:	d0ee      	beq.n	80095a2 <_strtod_l+0x8b2>
 80095c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80095c6:	4650      	mov	r0, sl
 80095c8:	4659      	mov	r1, fp
 80095ca:	9a08      	ldr	r2, [sp, #32]
 80095cc:	b1bb      	cbz	r3, 80095fe <_strtod_l+0x90e>
 80095ce:	f7ff fb6d 	bl	8008cac <sulp>
 80095d2:	4602      	mov	r2, r0
 80095d4:	460b      	mov	r3, r1
 80095d6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80095da:	f7f6 fdd1 	bl	8000180 <__adddf3>
 80095de:	4682      	mov	sl, r0
 80095e0:	468b      	mov	fp, r1
 80095e2:	e7de      	b.n	80095a2 <_strtod_l+0x8b2>
 80095e4:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80095e8:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80095ec:	f04f 3aff 	mov.w	sl, #4294967295
 80095f0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80095f4:	e7d5      	b.n	80095a2 <_strtod_l+0x8b2>
 80095f6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80095f8:	ea13 0f0a 	tst.w	r3, sl
 80095fc:	e7e1      	b.n	80095c2 <_strtod_l+0x8d2>
 80095fe:	f7ff fb55 	bl	8008cac <sulp>
 8009602:	4602      	mov	r2, r0
 8009604:	460b      	mov	r3, r1
 8009606:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800960a:	f7f6 fdb7 	bl	800017c <__aeabi_dsub>
 800960e:	2200      	movs	r2, #0
 8009610:	2300      	movs	r3, #0
 8009612:	4682      	mov	sl, r0
 8009614:	468b      	mov	fp, r1
 8009616:	f7f7 f9d1 	bl	80009bc <__aeabi_dcmpeq>
 800961a:	2800      	cmp	r0, #0
 800961c:	d0c1      	beq.n	80095a2 <_strtod_l+0x8b2>
 800961e:	e619      	b.n	8009254 <_strtod_l+0x564>
 8009620:	4641      	mov	r1, r8
 8009622:	4620      	mov	r0, r4
 8009624:	f7ff face 	bl	8008bc4 <__ratio>
 8009628:	2200      	movs	r2, #0
 800962a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800962e:	4606      	mov	r6, r0
 8009630:	460f      	mov	r7, r1
 8009632:	f7f7 f9d7 	bl	80009e4 <__aeabi_dcmple>
 8009636:	2800      	cmp	r0, #0
 8009638:	d06d      	beq.n	8009716 <_strtod_l+0xa26>
 800963a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800963c:	2b00      	cmp	r3, #0
 800963e:	d178      	bne.n	8009732 <_strtod_l+0xa42>
 8009640:	f1ba 0f00 	cmp.w	sl, #0
 8009644:	d156      	bne.n	80096f4 <_strtod_l+0xa04>
 8009646:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009648:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800964c:	2b00      	cmp	r3, #0
 800964e:	d158      	bne.n	8009702 <_strtod_l+0xa12>
 8009650:	2200      	movs	r2, #0
 8009652:	4630      	mov	r0, r6
 8009654:	4639      	mov	r1, r7
 8009656:	4b5e      	ldr	r3, [pc, #376]	@ (80097d0 <_strtod_l+0xae0>)
 8009658:	f7f7 f9ba 	bl	80009d0 <__aeabi_dcmplt>
 800965c:	2800      	cmp	r0, #0
 800965e:	d157      	bne.n	8009710 <_strtod_l+0xa20>
 8009660:	4630      	mov	r0, r6
 8009662:	4639      	mov	r1, r7
 8009664:	2200      	movs	r2, #0
 8009666:	4b5b      	ldr	r3, [pc, #364]	@ (80097d4 <_strtod_l+0xae4>)
 8009668:	f7f6 ff40 	bl	80004ec <__aeabi_dmul>
 800966c:	4606      	mov	r6, r0
 800966e:	460f      	mov	r7, r1
 8009670:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8009674:	9606      	str	r6, [sp, #24]
 8009676:	9307      	str	r3, [sp, #28]
 8009678:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800967c:	4d51      	ldr	r5, [pc, #324]	@ (80097c4 <_strtod_l+0xad4>)
 800967e:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009682:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009684:	401d      	ands	r5, r3
 8009686:	4b54      	ldr	r3, [pc, #336]	@ (80097d8 <_strtod_l+0xae8>)
 8009688:	429d      	cmp	r5, r3
 800968a:	f040 80ab 	bne.w	80097e4 <_strtod_l+0xaf4>
 800968e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009690:	4650      	mov	r0, sl
 8009692:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8009696:	4659      	mov	r1, fp
 8009698:	f7ff f9d4 	bl	8008a44 <__ulp>
 800969c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80096a0:	f7f6 ff24 	bl	80004ec <__aeabi_dmul>
 80096a4:	4652      	mov	r2, sl
 80096a6:	465b      	mov	r3, fp
 80096a8:	f7f6 fd6a 	bl	8000180 <__adddf3>
 80096ac:	460b      	mov	r3, r1
 80096ae:	4945      	ldr	r1, [pc, #276]	@ (80097c4 <_strtod_l+0xad4>)
 80096b0:	4a4a      	ldr	r2, [pc, #296]	@ (80097dc <_strtod_l+0xaec>)
 80096b2:	4019      	ands	r1, r3
 80096b4:	4291      	cmp	r1, r2
 80096b6:	4682      	mov	sl, r0
 80096b8:	d942      	bls.n	8009740 <_strtod_l+0xa50>
 80096ba:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80096bc:	4b43      	ldr	r3, [pc, #268]	@ (80097cc <_strtod_l+0xadc>)
 80096be:	429a      	cmp	r2, r3
 80096c0:	d103      	bne.n	80096ca <_strtod_l+0x9da>
 80096c2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80096c4:	3301      	adds	r3, #1
 80096c6:	f43f ad32 	beq.w	800912e <_strtod_l+0x43e>
 80096ca:	f04f 3aff 	mov.w	sl, #4294967295
 80096ce:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 80097cc <_strtod_l+0xadc>
 80096d2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80096d4:	9805      	ldr	r0, [sp, #20]
 80096d6:	f7fe fe89 	bl	80083ec <_Bfree>
 80096da:	4649      	mov	r1, r9
 80096dc:	9805      	ldr	r0, [sp, #20]
 80096de:	f7fe fe85 	bl	80083ec <_Bfree>
 80096e2:	4641      	mov	r1, r8
 80096e4:	9805      	ldr	r0, [sp, #20]
 80096e6:	f7fe fe81 	bl	80083ec <_Bfree>
 80096ea:	4621      	mov	r1, r4
 80096ec:	9805      	ldr	r0, [sp, #20]
 80096ee:	f7fe fe7d 	bl	80083ec <_Bfree>
 80096f2:	e61c      	b.n	800932e <_strtod_l+0x63e>
 80096f4:	f1ba 0f01 	cmp.w	sl, #1
 80096f8:	d103      	bne.n	8009702 <_strtod_l+0xa12>
 80096fa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	f43f ada9 	beq.w	8009254 <_strtod_l+0x564>
 8009702:	2200      	movs	r2, #0
 8009704:	4b36      	ldr	r3, [pc, #216]	@ (80097e0 <_strtod_l+0xaf0>)
 8009706:	2600      	movs	r6, #0
 8009708:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800970c:	4f30      	ldr	r7, [pc, #192]	@ (80097d0 <_strtod_l+0xae0>)
 800970e:	e7b3      	b.n	8009678 <_strtod_l+0x988>
 8009710:	2600      	movs	r6, #0
 8009712:	4f30      	ldr	r7, [pc, #192]	@ (80097d4 <_strtod_l+0xae4>)
 8009714:	e7ac      	b.n	8009670 <_strtod_l+0x980>
 8009716:	4630      	mov	r0, r6
 8009718:	4639      	mov	r1, r7
 800971a:	4b2e      	ldr	r3, [pc, #184]	@ (80097d4 <_strtod_l+0xae4>)
 800971c:	2200      	movs	r2, #0
 800971e:	f7f6 fee5 	bl	80004ec <__aeabi_dmul>
 8009722:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009724:	4606      	mov	r6, r0
 8009726:	460f      	mov	r7, r1
 8009728:	2b00      	cmp	r3, #0
 800972a:	d0a1      	beq.n	8009670 <_strtod_l+0x980>
 800972c:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009730:	e7a2      	b.n	8009678 <_strtod_l+0x988>
 8009732:	2200      	movs	r2, #0
 8009734:	4b26      	ldr	r3, [pc, #152]	@ (80097d0 <_strtod_l+0xae0>)
 8009736:	4616      	mov	r6, r2
 8009738:	461f      	mov	r7, r3
 800973a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800973e:	e79b      	b.n	8009678 <_strtod_l+0x988>
 8009740:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8009744:	9b08      	ldr	r3, [sp, #32]
 8009746:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800974a:	2b00      	cmp	r3, #0
 800974c:	d1c1      	bne.n	80096d2 <_strtod_l+0x9e2>
 800974e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009752:	0d1b      	lsrs	r3, r3, #20
 8009754:	051b      	lsls	r3, r3, #20
 8009756:	429d      	cmp	r5, r3
 8009758:	d1bb      	bne.n	80096d2 <_strtod_l+0x9e2>
 800975a:	4630      	mov	r0, r6
 800975c:	4639      	mov	r1, r7
 800975e:	f7f7 fc8b 	bl	8001078 <__aeabi_d2lz>
 8009762:	f7f6 fe95 	bl	8000490 <__aeabi_l2d>
 8009766:	4602      	mov	r2, r0
 8009768:	460b      	mov	r3, r1
 800976a:	4630      	mov	r0, r6
 800976c:	4639      	mov	r1, r7
 800976e:	f7f6 fd05 	bl	800017c <__aeabi_dsub>
 8009772:	460b      	mov	r3, r1
 8009774:	4602      	mov	r2, r0
 8009776:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800977a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800977e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009780:	ea46 060a 	orr.w	r6, r6, sl
 8009784:	431e      	orrs	r6, r3
 8009786:	d06a      	beq.n	800985e <_strtod_l+0xb6e>
 8009788:	a309      	add	r3, pc, #36	@ (adr r3, 80097b0 <_strtod_l+0xac0>)
 800978a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800978e:	f7f7 f91f 	bl	80009d0 <__aeabi_dcmplt>
 8009792:	2800      	cmp	r0, #0
 8009794:	f47f acd6 	bne.w	8009144 <_strtod_l+0x454>
 8009798:	a307      	add	r3, pc, #28	@ (adr r3, 80097b8 <_strtod_l+0xac8>)
 800979a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800979e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80097a2:	f7f7 f933 	bl	8000a0c <__aeabi_dcmpgt>
 80097a6:	2800      	cmp	r0, #0
 80097a8:	d093      	beq.n	80096d2 <_strtod_l+0x9e2>
 80097aa:	e4cb      	b.n	8009144 <_strtod_l+0x454>
 80097ac:	f3af 8000 	nop.w
 80097b0:	94a03595 	.word	0x94a03595
 80097b4:	3fdfffff 	.word	0x3fdfffff
 80097b8:	35afe535 	.word	0x35afe535
 80097bc:	3fe00000 	.word	0x3fe00000
 80097c0:	39500000 	.word	0x39500000
 80097c4:	7ff00000 	.word	0x7ff00000
 80097c8:	000fffff 	.word	0x000fffff
 80097cc:	7fefffff 	.word	0x7fefffff
 80097d0:	3ff00000 	.word	0x3ff00000
 80097d4:	3fe00000 	.word	0x3fe00000
 80097d8:	7fe00000 	.word	0x7fe00000
 80097dc:	7c9fffff 	.word	0x7c9fffff
 80097e0:	bff00000 	.word	0xbff00000
 80097e4:	9b08      	ldr	r3, [sp, #32]
 80097e6:	b323      	cbz	r3, 8009832 <_strtod_l+0xb42>
 80097e8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80097ec:	d821      	bhi.n	8009832 <_strtod_l+0xb42>
 80097ee:	a328      	add	r3, pc, #160	@ (adr r3, 8009890 <_strtod_l+0xba0>)
 80097f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097f4:	4630      	mov	r0, r6
 80097f6:	4639      	mov	r1, r7
 80097f8:	f7f7 f8f4 	bl	80009e4 <__aeabi_dcmple>
 80097fc:	b1a0      	cbz	r0, 8009828 <_strtod_l+0xb38>
 80097fe:	4639      	mov	r1, r7
 8009800:	4630      	mov	r0, r6
 8009802:	f7f7 f94b 	bl	8000a9c <__aeabi_d2uiz>
 8009806:	2801      	cmp	r0, #1
 8009808:	bf38      	it	cc
 800980a:	2001      	movcc	r0, #1
 800980c:	f7f6 fdf4 	bl	80003f8 <__aeabi_ui2d>
 8009810:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009812:	4606      	mov	r6, r0
 8009814:	460f      	mov	r7, r1
 8009816:	b9fb      	cbnz	r3, 8009858 <_strtod_l+0xb68>
 8009818:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800981c:	9014      	str	r0, [sp, #80]	@ 0x50
 800981e:	9315      	str	r3, [sp, #84]	@ 0x54
 8009820:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8009824:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009828:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800982a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800982e:	1b5b      	subs	r3, r3, r5
 8009830:	9311      	str	r3, [sp, #68]	@ 0x44
 8009832:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009836:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800983a:	f7ff f903 	bl	8008a44 <__ulp>
 800983e:	4602      	mov	r2, r0
 8009840:	460b      	mov	r3, r1
 8009842:	4650      	mov	r0, sl
 8009844:	4659      	mov	r1, fp
 8009846:	f7f6 fe51 	bl	80004ec <__aeabi_dmul>
 800984a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800984e:	f7f6 fc97 	bl	8000180 <__adddf3>
 8009852:	4682      	mov	sl, r0
 8009854:	468b      	mov	fp, r1
 8009856:	e775      	b.n	8009744 <_strtod_l+0xa54>
 8009858:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800985c:	e7e0      	b.n	8009820 <_strtod_l+0xb30>
 800985e:	a30e      	add	r3, pc, #56	@ (adr r3, 8009898 <_strtod_l+0xba8>)
 8009860:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009864:	f7f7 f8b4 	bl	80009d0 <__aeabi_dcmplt>
 8009868:	e79d      	b.n	80097a6 <_strtod_l+0xab6>
 800986a:	2300      	movs	r3, #0
 800986c:	930e      	str	r3, [sp, #56]	@ 0x38
 800986e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009870:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009872:	6013      	str	r3, [r2, #0]
 8009874:	f7ff ba79 	b.w	8008d6a <_strtod_l+0x7a>
 8009878:	2a65      	cmp	r2, #101	@ 0x65
 800987a:	f43f ab72 	beq.w	8008f62 <_strtod_l+0x272>
 800987e:	2a45      	cmp	r2, #69	@ 0x45
 8009880:	f43f ab6f 	beq.w	8008f62 <_strtod_l+0x272>
 8009884:	2301      	movs	r3, #1
 8009886:	f7ff bbaa 	b.w	8008fde <_strtod_l+0x2ee>
 800988a:	bf00      	nop
 800988c:	f3af 8000 	nop.w
 8009890:	ffc00000 	.word	0xffc00000
 8009894:	41dfffff 	.word	0x41dfffff
 8009898:	94a03595 	.word	0x94a03595
 800989c:	3fcfffff 	.word	0x3fcfffff

080098a0 <_strtod_r>:
 80098a0:	4b01      	ldr	r3, [pc, #4]	@ (80098a8 <_strtod_r+0x8>)
 80098a2:	f7ff ba25 	b.w	8008cf0 <_strtod_l>
 80098a6:	bf00      	nop
 80098a8:	20000084 	.word	0x20000084

080098ac <_strtol_l.isra.0>:
 80098ac:	2b24      	cmp	r3, #36	@ 0x24
 80098ae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80098b2:	4686      	mov	lr, r0
 80098b4:	4690      	mov	r8, r2
 80098b6:	d801      	bhi.n	80098bc <_strtol_l.isra.0+0x10>
 80098b8:	2b01      	cmp	r3, #1
 80098ba:	d106      	bne.n	80098ca <_strtol_l.isra.0+0x1e>
 80098bc:	f7fd fd9e 	bl	80073fc <__errno>
 80098c0:	2316      	movs	r3, #22
 80098c2:	6003      	str	r3, [r0, #0]
 80098c4:	2000      	movs	r0, #0
 80098c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80098ca:	460d      	mov	r5, r1
 80098cc:	4833      	ldr	r0, [pc, #204]	@ (800999c <_strtol_l.isra.0+0xf0>)
 80098ce:	462a      	mov	r2, r5
 80098d0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80098d4:	5d06      	ldrb	r6, [r0, r4]
 80098d6:	f016 0608 	ands.w	r6, r6, #8
 80098da:	d1f8      	bne.n	80098ce <_strtol_l.isra.0+0x22>
 80098dc:	2c2d      	cmp	r4, #45	@ 0x2d
 80098de:	d110      	bne.n	8009902 <_strtol_l.isra.0+0x56>
 80098e0:	2601      	movs	r6, #1
 80098e2:	782c      	ldrb	r4, [r5, #0]
 80098e4:	1c95      	adds	r5, r2, #2
 80098e6:	f033 0210 	bics.w	r2, r3, #16
 80098ea:	d115      	bne.n	8009918 <_strtol_l.isra.0+0x6c>
 80098ec:	2c30      	cmp	r4, #48	@ 0x30
 80098ee:	d10d      	bne.n	800990c <_strtol_l.isra.0+0x60>
 80098f0:	782a      	ldrb	r2, [r5, #0]
 80098f2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80098f6:	2a58      	cmp	r2, #88	@ 0x58
 80098f8:	d108      	bne.n	800990c <_strtol_l.isra.0+0x60>
 80098fa:	786c      	ldrb	r4, [r5, #1]
 80098fc:	3502      	adds	r5, #2
 80098fe:	2310      	movs	r3, #16
 8009900:	e00a      	b.n	8009918 <_strtol_l.isra.0+0x6c>
 8009902:	2c2b      	cmp	r4, #43	@ 0x2b
 8009904:	bf04      	itt	eq
 8009906:	782c      	ldrbeq	r4, [r5, #0]
 8009908:	1c95      	addeq	r5, r2, #2
 800990a:	e7ec      	b.n	80098e6 <_strtol_l.isra.0+0x3a>
 800990c:	2b00      	cmp	r3, #0
 800990e:	d1f6      	bne.n	80098fe <_strtol_l.isra.0+0x52>
 8009910:	2c30      	cmp	r4, #48	@ 0x30
 8009912:	bf14      	ite	ne
 8009914:	230a      	movne	r3, #10
 8009916:	2308      	moveq	r3, #8
 8009918:	2200      	movs	r2, #0
 800991a:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800991e:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009922:	fbbc f9f3 	udiv	r9, ip, r3
 8009926:	4610      	mov	r0, r2
 8009928:	fb03 ca19 	mls	sl, r3, r9, ip
 800992c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8009930:	2f09      	cmp	r7, #9
 8009932:	d80f      	bhi.n	8009954 <_strtol_l.isra.0+0xa8>
 8009934:	463c      	mov	r4, r7
 8009936:	42a3      	cmp	r3, r4
 8009938:	dd1b      	ble.n	8009972 <_strtol_l.isra.0+0xc6>
 800993a:	1c57      	adds	r7, r2, #1
 800993c:	d007      	beq.n	800994e <_strtol_l.isra.0+0xa2>
 800993e:	4581      	cmp	r9, r0
 8009940:	d314      	bcc.n	800996c <_strtol_l.isra.0+0xc0>
 8009942:	d101      	bne.n	8009948 <_strtol_l.isra.0+0x9c>
 8009944:	45a2      	cmp	sl, r4
 8009946:	db11      	blt.n	800996c <_strtol_l.isra.0+0xc0>
 8009948:	2201      	movs	r2, #1
 800994a:	fb00 4003 	mla	r0, r0, r3, r4
 800994e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009952:	e7eb      	b.n	800992c <_strtol_l.isra.0+0x80>
 8009954:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009958:	2f19      	cmp	r7, #25
 800995a:	d801      	bhi.n	8009960 <_strtol_l.isra.0+0xb4>
 800995c:	3c37      	subs	r4, #55	@ 0x37
 800995e:	e7ea      	b.n	8009936 <_strtol_l.isra.0+0x8a>
 8009960:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8009964:	2f19      	cmp	r7, #25
 8009966:	d804      	bhi.n	8009972 <_strtol_l.isra.0+0xc6>
 8009968:	3c57      	subs	r4, #87	@ 0x57
 800996a:	e7e4      	b.n	8009936 <_strtol_l.isra.0+0x8a>
 800996c:	f04f 32ff 	mov.w	r2, #4294967295
 8009970:	e7ed      	b.n	800994e <_strtol_l.isra.0+0xa2>
 8009972:	1c53      	adds	r3, r2, #1
 8009974:	d108      	bne.n	8009988 <_strtol_l.isra.0+0xdc>
 8009976:	2322      	movs	r3, #34	@ 0x22
 8009978:	4660      	mov	r0, ip
 800997a:	f8ce 3000 	str.w	r3, [lr]
 800997e:	f1b8 0f00 	cmp.w	r8, #0
 8009982:	d0a0      	beq.n	80098c6 <_strtol_l.isra.0+0x1a>
 8009984:	1e69      	subs	r1, r5, #1
 8009986:	e006      	b.n	8009996 <_strtol_l.isra.0+0xea>
 8009988:	b106      	cbz	r6, 800998c <_strtol_l.isra.0+0xe0>
 800998a:	4240      	negs	r0, r0
 800998c:	f1b8 0f00 	cmp.w	r8, #0
 8009990:	d099      	beq.n	80098c6 <_strtol_l.isra.0+0x1a>
 8009992:	2a00      	cmp	r2, #0
 8009994:	d1f6      	bne.n	8009984 <_strtol_l.isra.0+0xd8>
 8009996:	f8c8 1000 	str.w	r1, [r8]
 800999a:	e794      	b.n	80098c6 <_strtol_l.isra.0+0x1a>
 800999c:	0800b551 	.word	0x0800b551

080099a0 <_strtol_r>:
 80099a0:	f7ff bf84 	b.w	80098ac <_strtol_l.isra.0>

080099a4 <__ssputs_r>:
 80099a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80099a8:	461f      	mov	r7, r3
 80099aa:	688e      	ldr	r6, [r1, #8]
 80099ac:	4682      	mov	sl, r0
 80099ae:	42be      	cmp	r6, r7
 80099b0:	460c      	mov	r4, r1
 80099b2:	4690      	mov	r8, r2
 80099b4:	680b      	ldr	r3, [r1, #0]
 80099b6:	d82d      	bhi.n	8009a14 <__ssputs_r+0x70>
 80099b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80099bc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80099c0:	d026      	beq.n	8009a10 <__ssputs_r+0x6c>
 80099c2:	6965      	ldr	r5, [r4, #20]
 80099c4:	6909      	ldr	r1, [r1, #16]
 80099c6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80099ca:	eba3 0901 	sub.w	r9, r3, r1
 80099ce:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80099d2:	1c7b      	adds	r3, r7, #1
 80099d4:	444b      	add	r3, r9
 80099d6:	106d      	asrs	r5, r5, #1
 80099d8:	429d      	cmp	r5, r3
 80099da:	bf38      	it	cc
 80099dc:	461d      	movcc	r5, r3
 80099de:	0553      	lsls	r3, r2, #21
 80099e0:	d527      	bpl.n	8009a32 <__ssputs_r+0x8e>
 80099e2:	4629      	mov	r1, r5
 80099e4:	f7fe fc36 	bl	8008254 <_malloc_r>
 80099e8:	4606      	mov	r6, r0
 80099ea:	b360      	cbz	r0, 8009a46 <__ssputs_r+0xa2>
 80099ec:	464a      	mov	r2, r9
 80099ee:	6921      	ldr	r1, [r4, #16]
 80099f0:	f000 fa14 	bl	8009e1c <memcpy>
 80099f4:	89a3      	ldrh	r3, [r4, #12]
 80099f6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80099fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80099fe:	81a3      	strh	r3, [r4, #12]
 8009a00:	6126      	str	r6, [r4, #16]
 8009a02:	444e      	add	r6, r9
 8009a04:	6026      	str	r6, [r4, #0]
 8009a06:	463e      	mov	r6, r7
 8009a08:	6165      	str	r5, [r4, #20]
 8009a0a:	eba5 0509 	sub.w	r5, r5, r9
 8009a0e:	60a5      	str	r5, [r4, #8]
 8009a10:	42be      	cmp	r6, r7
 8009a12:	d900      	bls.n	8009a16 <__ssputs_r+0x72>
 8009a14:	463e      	mov	r6, r7
 8009a16:	4632      	mov	r2, r6
 8009a18:	4641      	mov	r1, r8
 8009a1a:	6820      	ldr	r0, [r4, #0]
 8009a1c:	f000 f9d4 	bl	8009dc8 <memmove>
 8009a20:	2000      	movs	r0, #0
 8009a22:	68a3      	ldr	r3, [r4, #8]
 8009a24:	1b9b      	subs	r3, r3, r6
 8009a26:	60a3      	str	r3, [r4, #8]
 8009a28:	6823      	ldr	r3, [r4, #0]
 8009a2a:	4433      	add	r3, r6
 8009a2c:	6023      	str	r3, [r4, #0]
 8009a2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a32:	462a      	mov	r2, r5
 8009a34:	f000 fd6d 	bl	800a512 <_realloc_r>
 8009a38:	4606      	mov	r6, r0
 8009a3a:	2800      	cmp	r0, #0
 8009a3c:	d1e0      	bne.n	8009a00 <__ssputs_r+0x5c>
 8009a3e:	4650      	mov	r0, sl
 8009a40:	6921      	ldr	r1, [r4, #16]
 8009a42:	f7fe fb95 	bl	8008170 <_free_r>
 8009a46:	230c      	movs	r3, #12
 8009a48:	f8ca 3000 	str.w	r3, [sl]
 8009a4c:	89a3      	ldrh	r3, [r4, #12]
 8009a4e:	f04f 30ff 	mov.w	r0, #4294967295
 8009a52:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009a56:	81a3      	strh	r3, [r4, #12]
 8009a58:	e7e9      	b.n	8009a2e <__ssputs_r+0x8a>
	...

08009a5c <_svfiprintf_r>:
 8009a5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a60:	4698      	mov	r8, r3
 8009a62:	898b      	ldrh	r3, [r1, #12]
 8009a64:	4607      	mov	r7, r0
 8009a66:	061b      	lsls	r3, r3, #24
 8009a68:	460d      	mov	r5, r1
 8009a6a:	4614      	mov	r4, r2
 8009a6c:	b09d      	sub	sp, #116	@ 0x74
 8009a6e:	d510      	bpl.n	8009a92 <_svfiprintf_r+0x36>
 8009a70:	690b      	ldr	r3, [r1, #16]
 8009a72:	b973      	cbnz	r3, 8009a92 <_svfiprintf_r+0x36>
 8009a74:	2140      	movs	r1, #64	@ 0x40
 8009a76:	f7fe fbed 	bl	8008254 <_malloc_r>
 8009a7a:	6028      	str	r0, [r5, #0]
 8009a7c:	6128      	str	r0, [r5, #16]
 8009a7e:	b930      	cbnz	r0, 8009a8e <_svfiprintf_r+0x32>
 8009a80:	230c      	movs	r3, #12
 8009a82:	603b      	str	r3, [r7, #0]
 8009a84:	f04f 30ff 	mov.w	r0, #4294967295
 8009a88:	b01d      	add	sp, #116	@ 0x74
 8009a8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a8e:	2340      	movs	r3, #64	@ 0x40
 8009a90:	616b      	str	r3, [r5, #20]
 8009a92:	2300      	movs	r3, #0
 8009a94:	9309      	str	r3, [sp, #36]	@ 0x24
 8009a96:	2320      	movs	r3, #32
 8009a98:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009a9c:	2330      	movs	r3, #48	@ 0x30
 8009a9e:	f04f 0901 	mov.w	r9, #1
 8009aa2:	f8cd 800c 	str.w	r8, [sp, #12]
 8009aa6:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8009c40 <_svfiprintf_r+0x1e4>
 8009aaa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009aae:	4623      	mov	r3, r4
 8009ab0:	469a      	mov	sl, r3
 8009ab2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009ab6:	b10a      	cbz	r2, 8009abc <_svfiprintf_r+0x60>
 8009ab8:	2a25      	cmp	r2, #37	@ 0x25
 8009aba:	d1f9      	bne.n	8009ab0 <_svfiprintf_r+0x54>
 8009abc:	ebba 0b04 	subs.w	fp, sl, r4
 8009ac0:	d00b      	beq.n	8009ada <_svfiprintf_r+0x7e>
 8009ac2:	465b      	mov	r3, fp
 8009ac4:	4622      	mov	r2, r4
 8009ac6:	4629      	mov	r1, r5
 8009ac8:	4638      	mov	r0, r7
 8009aca:	f7ff ff6b 	bl	80099a4 <__ssputs_r>
 8009ace:	3001      	adds	r0, #1
 8009ad0:	f000 80a7 	beq.w	8009c22 <_svfiprintf_r+0x1c6>
 8009ad4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009ad6:	445a      	add	r2, fp
 8009ad8:	9209      	str	r2, [sp, #36]	@ 0x24
 8009ada:	f89a 3000 	ldrb.w	r3, [sl]
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	f000 809f 	beq.w	8009c22 <_svfiprintf_r+0x1c6>
 8009ae4:	2300      	movs	r3, #0
 8009ae6:	f04f 32ff 	mov.w	r2, #4294967295
 8009aea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009aee:	f10a 0a01 	add.w	sl, sl, #1
 8009af2:	9304      	str	r3, [sp, #16]
 8009af4:	9307      	str	r3, [sp, #28]
 8009af6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009afa:	931a      	str	r3, [sp, #104]	@ 0x68
 8009afc:	4654      	mov	r4, sl
 8009afe:	2205      	movs	r2, #5
 8009b00:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b04:	484e      	ldr	r0, [pc, #312]	@ (8009c40 <_svfiprintf_r+0x1e4>)
 8009b06:	f7fd fca6 	bl	8007456 <memchr>
 8009b0a:	9a04      	ldr	r2, [sp, #16]
 8009b0c:	b9d8      	cbnz	r0, 8009b46 <_svfiprintf_r+0xea>
 8009b0e:	06d0      	lsls	r0, r2, #27
 8009b10:	bf44      	itt	mi
 8009b12:	2320      	movmi	r3, #32
 8009b14:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009b18:	0711      	lsls	r1, r2, #28
 8009b1a:	bf44      	itt	mi
 8009b1c:	232b      	movmi	r3, #43	@ 0x2b
 8009b1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009b22:	f89a 3000 	ldrb.w	r3, [sl]
 8009b26:	2b2a      	cmp	r3, #42	@ 0x2a
 8009b28:	d015      	beq.n	8009b56 <_svfiprintf_r+0xfa>
 8009b2a:	4654      	mov	r4, sl
 8009b2c:	2000      	movs	r0, #0
 8009b2e:	f04f 0c0a 	mov.w	ip, #10
 8009b32:	9a07      	ldr	r2, [sp, #28]
 8009b34:	4621      	mov	r1, r4
 8009b36:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009b3a:	3b30      	subs	r3, #48	@ 0x30
 8009b3c:	2b09      	cmp	r3, #9
 8009b3e:	d94b      	bls.n	8009bd8 <_svfiprintf_r+0x17c>
 8009b40:	b1b0      	cbz	r0, 8009b70 <_svfiprintf_r+0x114>
 8009b42:	9207      	str	r2, [sp, #28]
 8009b44:	e014      	b.n	8009b70 <_svfiprintf_r+0x114>
 8009b46:	eba0 0308 	sub.w	r3, r0, r8
 8009b4a:	fa09 f303 	lsl.w	r3, r9, r3
 8009b4e:	4313      	orrs	r3, r2
 8009b50:	46a2      	mov	sl, r4
 8009b52:	9304      	str	r3, [sp, #16]
 8009b54:	e7d2      	b.n	8009afc <_svfiprintf_r+0xa0>
 8009b56:	9b03      	ldr	r3, [sp, #12]
 8009b58:	1d19      	adds	r1, r3, #4
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	9103      	str	r1, [sp, #12]
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	bfbb      	ittet	lt
 8009b62:	425b      	neglt	r3, r3
 8009b64:	f042 0202 	orrlt.w	r2, r2, #2
 8009b68:	9307      	strge	r3, [sp, #28]
 8009b6a:	9307      	strlt	r3, [sp, #28]
 8009b6c:	bfb8      	it	lt
 8009b6e:	9204      	strlt	r2, [sp, #16]
 8009b70:	7823      	ldrb	r3, [r4, #0]
 8009b72:	2b2e      	cmp	r3, #46	@ 0x2e
 8009b74:	d10a      	bne.n	8009b8c <_svfiprintf_r+0x130>
 8009b76:	7863      	ldrb	r3, [r4, #1]
 8009b78:	2b2a      	cmp	r3, #42	@ 0x2a
 8009b7a:	d132      	bne.n	8009be2 <_svfiprintf_r+0x186>
 8009b7c:	9b03      	ldr	r3, [sp, #12]
 8009b7e:	3402      	adds	r4, #2
 8009b80:	1d1a      	adds	r2, r3, #4
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	9203      	str	r2, [sp, #12]
 8009b86:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009b8a:	9305      	str	r3, [sp, #20]
 8009b8c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8009c44 <_svfiprintf_r+0x1e8>
 8009b90:	2203      	movs	r2, #3
 8009b92:	4650      	mov	r0, sl
 8009b94:	7821      	ldrb	r1, [r4, #0]
 8009b96:	f7fd fc5e 	bl	8007456 <memchr>
 8009b9a:	b138      	cbz	r0, 8009bac <_svfiprintf_r+0x150>
 8009b9c:	2240      	movs	r2, #64	@ 0x40
 8009b9e:	9b04      	ldr	r3, [sp, #16]
 8009ba0:	eba0 000a 	sub.w	r0, r0, sl
 8009ba4:	4082      	lsls	r2, r0
 8009ba6:	4313      	orrs	r3, r2
 8009ba8:	3401      	adds	r4, #1
 8009baa:	9304      	str	r3, [sp, #16]
 8009bac:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009bb0:	2206      	movs	r2, #6
 8009bb2:	4825      	ldr	r0, [pc, #148]	@ (8009c48 <_svfiprintf_r+0x1ec>)
 8009bb4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009bb8:	f7fd fc4d 	bl	8007456 <memchr>
 8009bbc:	2800      	cmp	r0, #0
 8009bbe:	d036      	beq.n	8009c2e <_svfiprintf_r+0x1d2>
 8009bc0:	4b22      	ldr	r3, [pc, #136]	@ (8009c4c <_svfiprintf_r+0x1f0>)
 8009bc2:	bb1b      	cbnz	r3, 8009c0c <_svfiprintf_r+0x1b0>
 8009bc4:	9b03      	ldr	r3, [sp, #12]
 8009bc6:	3307      	adds	r3, #7
 8009bc8:	f023 0307 	bic.w	r3, r3, #7
 8009bcc:	3308      	adds	r3, #8
 8009bce:	9303      	str	r3, [sp, #12]
 8009bd0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009bd2:	4433      	add	r3, r6
 8009bd4:	9309      	str	r3, [sp, #36]	@ 0x24
 8009bd6:	e76a      	b.n	8009aae <_svfiprintf_r+0x52>
 8009bd8:	460c      	mov	r4, r1
 8009bda:	2001      	movs	r0, #1
 8009bdc:	fb0c 3202 	mla	r2, ip, r2, r3
 8009be0:	e7a8      	b.n	8009b34 <_svfiprintf_r+0xd8>
 8009be2:	2300      	movs	r3, #0
 8009be4:	f04f 0c0a 	mov.w	ip, #10
 8009be8:	4619      	mov	r1, r3
 8009bea:	3401      	adds	r4, #1
 8009bec:	9305      	str	r3, [sp, #20]
 8009bee:	4620      	mov	r0, r4
 8009bf0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009bf4:	3a30      	subs	r2, #48	@ 0x30
 8009bf6:	2a09      	cmp	r2, #9
 8009bf8:	d903      	bls.n	8009c02 <_svfiprintf_r+0x1a6>
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d0c6      	beq.n	8009b8c <_svfiprintf_r+0x130>
 8009bfe:	9105      	str	r1, [sp, #20]
 8009c00:	e7c4      	b.n	8009b8c <_svfiprintf_r+0x130>
 8009c02:	4604      	mov	r4, r0
 8009c04:	2301      	movs	r3, #1
 8009c06:	fb0c 2101 	mla	r1, ip, r1, r2
 8009c0a:	e7f0      	b.n	8009bee <_svfiprintf_r+0x192>
 8009c0c:	ab03      	add	r3, sp, #12
 8009c0e:	9300      	str	r3, [sp, #0]
 8009c10:	462a      	mov	r2, r5
 8009c12:	4638      	mov	r0, r7
 8009c14:	4b0e      	ldr	r3, [pc, #56]	@ (8009c50 <_svfiprintf_r+0x1f4>)
 8009c16:	a904      	add	r1, sp, #16
 8009c18:	f7fc fc00 	bl	800641c <_printf_float>
 8009c1c:	1c42      	adds	r2, r0, #1
 8009c1e:	4606      	mov	r6, r0
 8009c20:	d1d6      	bne.n	8009bd0 <_svfiprintf_r+0x174>
 8009c22:	89ab      	ldrh	r3, [r5, #12]
 8009c24:	065b      	lsls	r3, r3, #25
 8009c26:	f53f af2d 	bmi.w	8009a84 <_svfiprintf_r+0x28>
 8009c2a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009c2c:	e72c      	b.n	8009a88 <_svfiprintf_r+0x2c>
 8009c2e:	ab03      	add	r3, sp, #12
 8009c30:	9300      	str	r3, [sp, #0]
 8009c32:	462a      	mov	r2, r5
 8009c34:	4638      	mov	r0, r7
 8009c36:	4b06      	ldr	r3, [pc, #24]	@ (8009c50 <_svfiprintf_r+0x1f4>)
 8009c38:	a904      	add	r1, sp, #16
 8009c3a:	f7fc fe8d 	bl	8006958 <_printf_i>
 8009c3e:	e7ed      	b.n	8009c1c <_svfiprintf_r+0x1c0>
 8009c40:	0800b389 	.word	0x0800b389
 8009c44:	0800b38f 	.word	0x0800b38f
 8009c48:	0800b393 	.word	0x0800b393
 8009c4c:	0800641d 	.word	0x0800641d
 8009c50:	080099a5 	.word	0x080099a5

08009c54 <__sflush_r>:
 8009c54:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009c58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c5a:	0716      	lsls	r6, r2, #28
 8009c5c:	4605      	mov	r5, r0
 8009c5e:	460c      	mov	r4, r1
 8009c60:	d454      	bmi.n	8009d0c <__sflush_r+0xb8>
 8009c62:	684b      	ldr	r3, [r1, #4]
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	dc02      	bgt.n	8009c6e <__sflush_r+0x1a>
 8009c68:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	dd48      	ble.n	8009d00 <__sflush_r+0xac>
 8009c6e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009c70:	2e00      	cmp	r6, #0
 8009c72:	d045      	beq.n	8009d00 <__sflush_r+0xac>
 8009c74:	2300      	movs	r3, #0
 8009c76:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009c7a:	682f      	ldr	r7, [r5, #0]
 8009c7c:	6a21      	ldr	r1, [r4, #32]
 8009c7e:	602b      	str	r3, [r5, #0]
 8009c80:	d030      	beq.n	8009ce4 <__sflush_r+0x90>
 8009c82:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009c84:	89a3      	ldrh	r3, [r4, #12]
 8009c86:	0759      	lsls	r1, r3, #29
 8009c88:	d505      	bpl.n	8009c96 <__sflush_r+0x42>
 8009c8a:	6863      	ldr	r3, [r4, #4]
 8009c8c:	1ad2      	subs	r2, r2, r3
 8009c8e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009c90:	b10b      	cbz	r3, 8009c96 <__sflush_r+0x42>
 8009c92:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009c94:	1ad2      	subs	r2, r2, r3
 8009c96:	2300      	movs	r3, #0
 8009c98:	4628      	mov	r0, r5
 8009c9a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009c9c:	6a21      	ldr	r1, [r4, #32]
 8009c9e:	47b0      	blx	r6
 8009ca0:	1c43      	adds	r3, r0, #1
 8009ca2:	89a3      	ldrh	r3, [r4, #12]
 8009ca4:	d106      	bne.n	8009cb4 <__sflush_r+0x60>
 8009ca6:	6829      	ldr	r1, [r5, #0]
 8009ca8:	291d      	cmp	r1, #29
 8009caa:	d82b      	bhi.n	8009d04 <__sflush_r+0xb0>
 8009cac:	4a28      	ldr	r2, [pc, #160]	@ (8009d50 <__sflush_r+0xfc>)
 8009cae:	40ca      	lsrs	r2, r1
 8009cb0:	07d6      	lsls	r6, r2, #31
 8009cb2:	d527      	bpl.n	8009d04 <__sflush_r+0xb0>
 8009cb4:	2200      	movs	r2, #0
 8009cb6:	6062      	str	r2, [r4, #4]
 8009cb8:	6922      	ldr	r2, [r4, #16]
 8009cba:	04d9      	lsls	r1, r3, #19
 8009cbc:	6022      	str	r2, [r4, #0]
 8009cbe:	d504      	bpl.n	8009cca <__sflush_r+0x76>
 8009cc0:	1c42      	adds	r2, r0, #1
 8009cc2:	d101      	bne.n	8009cc8 <__sflush_r+0x74>
 8009cc4:	682b      	ldr	r3, [r5, #0]
 8009cc6:	b903      	cbnz	r3, 8009cca <__sflush_r+0x76>
 8009cc8:	6560      	str	r0, [r4, #84]	@ 0x54
 8009cca:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009ccc:	602f      	str	r7, [r5, #0]
 8009cce:	b1b9      	cbz	r1, 8009d00 <__sflush_r+0xac>
 8009cd0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009cd4:	4299      	cmp	r1, r3
 8009cd6:	d002      	beq.n	8009cde <__sflush_r+0x8a>
 8009cd8:	4628      	mov	r0, r5
 8009cda:	f7fe fa49 	bl	8008170 <_free_r>
 8009cde:	2300      	movs	r3, #0
 8009ce0:	6363      	str	r3, [r4, #52]	@ 0x34
 8009ce2:	e00d      	b.n	8009d00 <__sflush_r+0xac>
 8009ce4:	2301      	movs	r3, #1
 8009ce6:	4628      	mov	r0, r5
 8009ce8:	47b0      	blx	r6
 8009cea:	4602      	mov	r2, r0
 8009cec:	1c50      	adds	r0, r2, #1
 8009cee:	d1c9      	bne.n	8009c84 <__sflush_r+0x30>
 8009cf0:	682b      	ldr	r3, [r5, #0]
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d0c6      	beq.n	8009c84 <__sflush_r+0x30>
 8009cf6:	2b1d      	cmp	r3, #29
 8009cf8:	d001      	beq.n	8009cfe <__sflush_r+0xaa>
 8009cfa:	2b16      	cmp	r3, #22
 8009cfc:	d11d      	bne.n	8009d3a <__sflush_r+0xe6>
 8009cfe:	602f      	str	r7, [r5, #0]
 8009d00:	2000      	movs	r0, #0
 8009d02:	e021      	b.n	8009d48 <__sflush_r+0xf4>
 8009d04:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009d08:	b21b      	sxth	r3, r3
 8009d0a:	e01a      	b.n	8009d42 <__sflush_r+0xee>
 8009d0c:	690f      	ldr	r7, [r1, #16]
 8009d0e:	2f00      	cmp	r7, #0
 8009d10:	d0f6      	beq.n	8009d00 <__sflush_r+0xac>
 8009d12:	0793      	lsls	r3, r2, #30
 8009d14:	bf18      	it	ne
 8009d16:	2300      	movne	r3, #0
 8009d18:	680e      	ldr	r6, [r1, #0]
 8009d1a:	bf08      	it	eq
 8009d1c:	694b      	ldreq	r3, [r1, #20]
 8009d1e:	1bf6      	subs	r6, r6, r7
 8009d20:	600f      	str	r7, [r1, #0]
 8009d22:	608b      	str	r3, [r1, #8]
 8009d24:	2e00      	cmp	r6, #0
 8009d26:	ddeb      	ble.n	8009d00 <__sflush_r+0xac>
 8009d28:	4633      	mov	r3, r6
 8009d2a:	463a      	mov	r2, r7
 8009d2c:	4628      	mov	r0, r5
 8009d2e:	6a21      	ldr	r1, [r4, #32]
 8009d30:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8009d34:	47e0      	blx	ip
 8009d36:	2800      	cmp	r0, #0
 8009d38:	dc07      	bgt.n	8009d4a <__sflush_r+0xf6>
 8009d3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d3e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009d42:	f04f 30ff 	mov.w	r0, #4294967295
 8009d46:	81a3      	strh	r3, [r4, #12]
 8009d48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009d4a:	4407      	add	r7, r0
 8009d4c:	1a36      	subs	r6, r6, r0
 8009d4e:	e7e9      	b.n	8009d24 <__sflush_r+0xd0>
 8009d50:	20400001 	.word	0x20400001

08009d54 <_fflush_r>:
 8009d54:	b538      	push	{r3, r4, r5, lr}
 8009d56:	690b      	ldr	r3, [r1, #16]
 8009d58:	4605      	mov	r5, r0
 8009d5a:	460c      	mov	r4, r1
 8009d5c:	b913      	cbnz	r3, 8009d64 <_fflush_r+0x10>
 8009d5e:	2500      	movs	r5, #0
 8009d60:	4628      	mov	r0, r5
 8009d62:	bd38      	pop	{r3, r4, r5, pc}
 8009d64:	b118      	cbz	r0, 8009d6e <_fflush_r+0x1a>
 8009d66:	6a03      	ldr	r3, [r0, #32]
 8009d68:	b90b      	cbnz	r3, 8009d6e <_fflush_r+0x1a>
 8009d6a:	f7fd f9a9 	bl	80070c0 <__sinit>
 8009d6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d0f3      	beq.n	8009d5e <_fflush_r+0xa>
 8009d76:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009d78:	07d0      	lsls	r0, r2, #31
 8009d7a:	d404      	bmi.n	8009d86 <_fflush_r+0x32>
 8009d7c:	0599      	lsls	r1, r3, #22
 8009d7e:	d402      	bmi.n	8009d86 <_fflush_r+0x32>
 8009d80:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009d82:	f7fd fb66 	bl	8007452 <__retarget_lock_acquire_recursive>
 8009d86:	4628      	mov	r0, r5
 8009d88:	4621      	mov	r1, r4
 8009d8a:	f7ff ff63 	bl	8009c54 <__sflush_r>
 8009d8e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009d90:	4605      	mov	r5, r0
 8009d92:	07da      	lsls	r2, r3, #31
 8009d94:	d4e4      	bmi.n	8009d60 <_fflush_r+0xc>
 8009d96:	89a3      	ldrh	r3, [r4, #12]
 8009d98:	059b      	lsls	r3, r3, #22
 8009d9a:	d4e1      	bmi.n	8009d60 <_fflush_r+0xc>
 8009d9c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009d9e:	f7fd fb59 	bl	8007454 <__retarget_lock_release_recursive>
 8009da2:	e7dd      	b.n	8009d60 <_fflush_r+0xc>

08009da4 <fiprintf>:
 8009da4:	b40e      	push	{r1, r2, r3}
 8009da6:	b503      	push	{r0, r1, lr}
 8009da8:	4601      	mov	r1, r0
 8009daa:	ab03      	add	r3, sp, #12
 8009dac:	4805      	ldr	r0, [pc, #20]	@ (8009dc4 <fiprintf+0x20>)
 8009dae:	f853 2b04 	ldr.w	r2, [r3], #4
 8009db2:	6800      	ldr	r0, [r0, #0]
 8009db4:	9301      	str	r3, [sp, #4]
 8009db6:	f000 fc0f 	bl	800a5d8 <_vfiprintf_r>
 8009dba:	b002      	add	sp, #8
 8009dbc:	f85d eb04 	ldr.w	lr, [sp], #4
 8009dc0:	b003      	add	sp, #12
 8009dc2:	4770      	bx	lr
 8009dc4:	20000034 	.word	0x20000034

08009dc8 <memmove>:
 8009dc8:	4288      	cmp	r0, r1
 8009dca:	b510      	push	{r4, lr}
 8009dcc:	eb01 0402 	add.w	r4, r1, r2
 8009dd0:	d902      	bls.n	8009dd8 <memmove+0x10>
 8009dd2:	4284      	cmp	r4, r0
 8009dd4:	4623      	mov	r3, r4
 8009dd6:	d807      	bhi.n	8009de8 <memmove+0x20>
 8009dd8:	1e43      	subs	r3, r0, #1
 8009dda:	42a1      	cmp	r1, r4
 8009ddc:	d008      	beq.n	8009df0 <memmove+0x28>
 8009dde:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009de2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009de6:	e7f8      	b.n	8009dda <memmove+0x12>
 8009de8:	4601      	mov	r1, r0
 8009dea:	4402      	add	r2, r0
 8009dec:	428a      	cmp	r2, r1
 8009dee:	d100      	bne.n	8009df2 <memmove+0x2a>
 8009df0:	bd10      	pop	{r4, pc}
 8009df2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009df6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009dfa:	e7f7      	b.n	8009dec <memmove+0x24>

08009dfc <_sbrk_r>:
 8009dfc:	b538      	push	{r3, r4, r5, lr}
 8009dfe:	2300      	movs	r3, #0
 8009e00:	4d05      	ldr	r5, [pc, #20]	@ (8009e18 <_sbrk_r+0x1c>)
 8009e02:	4604      	mov	r4, r0
 8009e04:	4608      	mov	r0, r1
 8009e06:	602b      	str	r3, [r5, #0]
 8009e08:	f7f8 f890 	bl	8001f2c <_sbrk>
 8009e0c:	1c43      	adds	r3, r0, #1
 8009e0e:	d102      	bne.n	8009e16 <_sbrk_r+0x1a>
 8009e10:	682b      	ldr	r3, [r5, #0]
 8009e12:	b103      	cbz	r3, 8009e16 <_sbrk_r+0x1a>
 8009e14:	6023      	str	r3, [r4, #0]
 8009e16:	bd38      	pop	{r3, r4, r5, pc}
 8009e18:	20000514 	.word	0x20000514

08009e1c <memcpy>:
 8009e1c:	440a      	add	r2, r1
 8009e1e:	4291      	cmp	r1, r2
 8009e20:	f100 33ff 	add.w	r3, r0, #4294967295
 8009e24:	d100      	bne.n	8009e28 <memcpy+0xc>
 8009e26:	4770      	bx	lr
 8009e28:	b510      	push	{r4, lr}
 8009e2a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009e2e:	4291      	cmp	r1, r2
 8009e30:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009e34:	d1f9      	bne.n	8009e2a <memcpy+0xe>
 8009e36:	bd10      	pop	{r4, pc}

08009e38 <nan>:
 8009e38:	2000      	movs	r0, #0
 8009e3a:	4901      	ldr	r1, [pc, #4]	@ (8009e40 <nan+0x8>)
 8009e3c:	4770      	bx	lr
 8009e3e:	bf00      	nop
 8009e40:	7ff80000 	.word	0x7ff80000

08009e44 <abort>:
 8009e44:	2006      	movs	r0, #6
 8009e46:	b508      	push	{r3, lr}
 8009e48:	f000 fd9a 	bl	800a980 <raise>
 8009e4c:	2001      	movs	r0, #1
 8009e4e:	f7f7 fff9 	bl	8001e44 <_exit>

08009e52 <_calloc_r>:
 8009e52:	b570      	push	{r4, r5, r6, lr}
 8009e54:	fba1 5402 	umull	r5, r4, r1, r2
 8009e58:	b934      	cbnz	r4, 8009e68 <_calloc_r+0x16>
 8009e5a:	4629      	mov	r1, r5
 8009e5c:	f7fe f9fa 	bl	8008254 <_malloc_r>
 8009e60:	4606      	mov	r6, r0
 8009e62:	b928      	cbnz	r0, 8009e70 <_calloc_r+0x1e>
 8009e64:	4630      	mov	r0, r6
 8009e66:	bd70      	pop	{r4, r5, r6, pc}
 8009e68:	220c      	movs	r2, #12
 8009e6a:	2600      	movs	r6, #0
 8009e6c:	6002      	str	r2, [r0, #0]
 8009e6e:	e7f9      	b.n	8009e64 <_calloc_r+0x12>
 8009e70:	462a      	mov	r2, r5
 8009e72:	4621      	mov	r1, r4
 8009e74:	f7fd f9f5 	bl	8007262 <memset>
 8009e78:	e7f4      	b.n	8009e64 <_calloc_r+0x12>

08009e7a <rshift>:
 8009e7a:	6903      	ldr	r3, [r0, #16]
 8009e7c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009e80:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009e84:	f100 0414 	add.w	r4, r0, #20
 8009e88:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009e8c:	dd46      	ble.n	8009f1c <rshift+0xa2>
 8009e8e:	f011 011f 	ands.w	r1, r1, #31
 8009e92:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009e96:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009e9a:	d10c      	bne.n	8009eb6 <rshift+0x3c>
 8009e9c:	4629      	mov	r1, r5
 8009e9e:	f100 0710 	add.w	r7, r0, #16
 8009ea2:	42b1      	cmp	r1, r6
 8009ea4:	d335      	bcc.n	8009f12 <rshift+0x98>
 8009ea6:	1a9b      	subs	r3, r3, r2
 8009ea8:	009b      	lsls	r3, r3, #2
 8009eaa:	1eea      	subs	r2, r5, #3
 8009eac:	4296      	cmp	r6, r2
 8009eae:	bf38      	it	cc
 8009eb0:	2300      	movcc	r3, #0
 8009eb2:	4423      	add	r3, r4
 8009eb4:	e015      	b.n	8009ee2 <rshift+0x68>
 8009eb6:	46a1      	mov	r9, r4
 8009eb8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009ebc:	f1c1 0820 	rsb	r8, r1, #32
 8009ec0:	40cf      	lsrs	r7, r1
 8009ec2:	f105 0e04 	add.w	lr, r5, #4
 8009ec6:	4576      	cmp	r6, lr
 8009ec8:	46f4      	mov	ip, lr
 8009eca:	d816      	bhi.n	8009efa <rshift+0x80>
 8009ecc:	1a9a      	subs	r2, r3, r2
 8009ece:	0092      	lsls	r2, r2, #2
 8009ed0:	3a04      	subs	r2, #4
 8009ed2:	3501      	adds	r5, #1
 8009ed4:	42ae      	cmp	r6, r5
 8009ed6:	bf38      	it	cc
 8009ed8:	2200      	movcc	r2, #0
 8009eda:	18a3      	adds	r3, r4, r2
 8009edc:	50a7      	str	r7, [r4, r2]
 8009ede:	b107      	cbz	r7, 8009ee2 <rshift+0x68>
 8009ee0:	3304      	adds	r3, #4
 8009ee2:	42a3      	cmp	r3, r4
 8009ee4:	eba3 0204 	sub.w	r2, r3, r4
 8009ee8:	bf08      	it	eq
 8009eea:	2300      	moveq	r3, #0
 8009eec:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009ef0:	6102      	str	r2, [r0, #16]
 8009ef2:	bf08      	it	eq
 8009ef4:	6143      	streq	r3, [r0, #20]
 8009ef6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009efa:	f8dc c000 	ldr.w	ip, [ip]
 8009efe:	fa0c fc08 	lsl.w	ip, ip, r8
 8009f02:	ea4c 0707 	orr.w	r7, ip, r7
 8009f06:	f849 7b04 	str.w	r7, [r9], #4
 8009f0a:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009f0e:	40cf      	lsrs	r7, r1
 8009f10:	e7d9      	b.n	8009ec6 <rshift+0x4c>
 8009f12:	f851 cb04 	ldr.w	ip, [r1], #4
 8009f16:	f847 cf04 	str.w	ip, [r7, #4]!
 8009f1a:	e7c2      	b.n	8009ea2 <rshift+0x28>
 8009f1c:	4623      	mov	r3, r4
 8009f1e:	e7e0      	b.n	8009ee2 <rshift+0x68>

08009f20 <__hexdig_fun>:
 8009f20:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8009f24:	2b09      	cmp	r3, #9
 8009f26:	d802      	bhi.n	8009f2e <__hexdig_fun+0xe>
 8009f28:	3820      	subs	r0, #32
 8009f2a:	b2c0      	uxtb	r0, r0
 8009f2c:	4770      	bx	lr
 8009f2e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8009f32:	2b05      	cmp	r3, #5
 8009f34:	d801      	bhi.n	8009f3a <__hexdig_fun+0x1a>
 8009f36:	3847      	subs	r0, #71	@ 0x47
 8009f38:	e7f7      	b.n	8009f2a <__hexdig_fun+0xa>
 8009f3a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8009f3e:	2b05      	cmp	r3, #5
 8009f40:	d801      	bhi.n	8009f46 <__hexdig_fun+0x26>
 8009f42:	3827      	subs	r0, #39	@ 0x27
 8009f44:	e7f1      	b.n	8009f2a <__hexdig_fun+0xa>
 8009f46:	2000      	movs	r0, #0
 8009f48:	4770      	bx	lr
	...

08009f4c <__gethex>:
 8009f4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f50:	468a      	mov	sl, r1
 8009f52:	4690      	mov	r8, r2
 8009f54:	b085      	sub	sp, #20
 8009f56:	9302      	str	r3, [sp, #8]
 8009f58:	680b      	ldr	r3, [r1, #0]
 8009f5a:	9001      	str	r0, [sp, #4]
 8009f5c:	1c9c      	adds	r4, r3, #2
 8009f5e:	46a1      	mov	r9, r4
 8009f60:	f814 0b01 	ldrb.w	r0, [r4], #1
 8009f64:	2830      	cmp	r0, #48	@ 0x30
 8009f66:	d0fa      	beq.n	8009f5e <__gethex+0x12>
 8009f68:	eba9 0303 	sub.w	r3, r9, r3
 8009f6c:	f1a3 0b02 	sub.w	fp, r3, #2
 8009f70:	f7ff ffd6 	bl	8009f20 <__hexdig_fun>
 8009f74:	4605      	mov	r5, r0
 8009f76:	2800      	cmp	r0, #0
 8009f78:	d168      	bne.n	800a04c <__gethex+0x100>
 8009f7a:	2201      	movs	r2, #1
 8009f7c:	4648      	mov	r0, r9
 8009f7e:	499f      	ldr	r1, [pc, #636]	@ (800a1fc <__gethex+0x2b0>)
 8009f80:	f7fd f984 	bl	800728c <strncmp>
 8009f84:	4607      	mov	r7, r0
 8009f86:	2800      	cmp	r0, #0
 8009f88:	d167      	bne.n	800a05a <__gethex+0x10e>
 8009f8a:	f899 0001 	ldrb.w	r0, [r9, #1]
 8009f8e:	4626      	mov	r6, r4
 8009f90:	f7ff ffc6 	bl	8009f20 <__hexdig_fun>
 8009f94:	2800      	cmp	r0, #0
 8009f96:	d062      	beq.n	800a05e <__gethex+0x112>
 8009f98:	4623      	mov	r3, r4
 8009f9a:	7818      	ldrb	r0, [r3, #0]
 8009f9c:	4699      	mov	r9, r3
 8009f9e:	2830      	cmp	r0, #48	@ 0x30
 8009fa0:	f103 0301 	add.w	r3, r3, #1
 8009fa4:	d0f9      	beq.n	8009f9a <__gethex+0x4e>
 8009fa6:	f7ff ffbb 	bl	8009f20 <__hexdig_fun>
 8009faa:	fab0 f580 	clz	r5, r0
 8009fae:	f04f 0b01 	mov.w	fp, #1
 8009fb2:	096d      	lsrs	r5, r5, #5
 8009fb4:	464a      	mov	r2, r9
 8009fb6:	4616      	mov	r6, r2
 8009fb8:	7830      	ldrb	r0, [r6, #0]
 8009fba:	3201      	adds	r2, #1
 8009fbc:	f7ff ffb0 	bl	8009f20 <__hexdig_fun>
 8009fc0:	2800      	cmp	r0, #0
 8009fc2:	d1f8      	bne.n	8009fb6 <__gethex+0x6a>
 8009fc4:	2201      	movs	r2, #1
 8009fc6:	4630      	mov	r0, r6
 8009fc8:	498c      	ldr	r1, [pc, #560]	@ (800a1fc <__gethex+0x2b0>)
 8009fca:	f7fd f95f 	bl	800728c <strncmp>
 8009fce:	2800      	cmp	r0, #0
 8009fd0:	d13f      	bne.n	800a052 <__gethex+0x106>
 8009fd2:	b944      	cbnz	r4, 8009fe6 <__gethex+0x9a>
 8009fd4:	1c74      	adds	r4, r6, #1
 8009fd6:	4622      	mov	r2, r4
 8009fd8:	4616      	mov	r6, r2
 8009fda:	7830      	ldrb	r0, [r6, #0]
 8009fdc:	3201      	adds	r2, #1
 8009fde:	f7ff ff9f 	bl	8009f20 <__hexdig_fun>
 8009fe2:	2800      	cmp	r0, #0
 8009fe4:	d1f8      	bne.n	8009fd8 <__gethex+0x8c>
 8009fe6:	1ba4      	subs	r4, r4, r6
 8009fe8:	00a7      	lsls	r7, r4, #2
 8009fea:	7833      	ldrb	r3, [r6, #0]
 8009fec:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8009ff0:	2b50      	cmp	r3, #80	@ 0x50
 8009ff2:	d13e      	bne.n	800a072 <__gethex+0x126>
 8009ff4:	7873      	ldrb	r3, [r6, #1]
 8009ff6:	2b2b      	cmp	r3, #43	@ 0x2b
 8009ff8:	d033      	beq.n	800a062 <__gethex+0x116>
 8009ffa:	2b2d      	cmp	r3, #45	@ 0x2d
 8009ffc:	d034      	beq.n	800a068 <__gethex+0x11c>
 8009ffe:	2400      	movs	r4, #0
 800a000:	1c71      	adds	r1, r6, #1
 800a002:	7808      	ldrb	r0, [r1, #0]
 800a004:	f7ff ff8c 	bl	8009f20 <__hexdig_fun>
 800a008:	1e43      	subs	r3, r0, #1
 800a00a:	b2db      	uxtb	r3, r3
 800a00c:	2b18      	cmp	r3, #24
 800a00e:	d830      	bhi.n	800a072 <__gethex+0x126>
 800a010:	f1a0 0210 	sub.w	r2, r0, #16
 800a014:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a018:	f7ff ff82 	bl	8009f20 <__hexdig_fun>
 800a01c:	f100 3cff 	add.w	ip, r0, #4294967295
 800a020:	fa5f fc8c 	uxtb.w	ip, ip
 800a024:	f1bc 0f18 	cmp.w	ip, #24
 800a028:	f04f 030a 	mov.w	r3, #10
 800a02c:	d91e      	bls.n	800a06c <__gethex+0x120>
 800a02e:	b104      	cbz	r4, 800a032 <__gethex+0xe6>
 800a030:	4252      	negs	r2, r2
 800a032:	4417      	add	r7, r2
 800a034:	f8ca 1000 	str.w	r1, [sl]
 800a038:	b1ed      	cbz	r5, 800a076 <__gethex+0x12a>
 800a03a:	f1bb 0f00 	cmp.w	fp, #0
 800a03e:	bf0c      	ite	eq
 800a040:	2506      	moveq	r5, #6
 800a042:	2500      	movne	r5, #0
 800a044:	4628      	mov	r0, r5
 800a046:	b005      	add	sp, #20
 800a048:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a04c:	2500      	movs	r5, #0
 800a04e:	462c      	mov	r4, r5
 800a050:	e7b0      	b.n	8009fb4 <__gethex+0x68>
 800a052:	2c00      	cmp	r4, #0
 800a054:	d1c7      	bne.n	8009fe6 <__gethex+0x9a>
 800a056:	4627      	mov	r7, r4
 800a058:	e7c7      	b.n	8009fea <__gethex+0x9e>
 800a05a:	464e      	mov	r6, r9
 800a05c:	462f      	mov	r7, r5
 800a05e:	2501      	movs	r5, #1
 800a060:	e7c3      	b.n	8009fea <__gethex+0x9e>
 800a062:	2400      	movs	r4, #0
 800a064:	1cb1      	adds	r1, r6, #2
 800a066:	e7cc      	b.n	800a002 <__gethex+0xb6>
 800a068:	2401      	movs	r4, #1
 800a06a:	e7fb      	b.n	800a064 <__gethex+0x118>
 800a06c:	fb03 0002 	mla	r0, r3, r2, r0
 800a070:	e7ce      	b.n	800a010 <__gethex+0xc4>
 800a072:	4631      	mov	r1, r6
 800a074:	e7de      	b.n	800a034 <__gethex+0xe8>
 800a076:	4629      	mov	r1, r5
 800a078:	eba6 0309 	sub.w	r3, r6, r9
 800a07c:	3b01      	subs	r3, #1
 800a07e:	2b07      	cmp	r3, #7
 800a080:	dc0a      	bgt.n	800a098 <__gethex+0x14c>
 800a082:	9801      	ldr	r0, [sp, #4]
 800a084:	f7fe f972 	bl	800836c <_Balloc>
 800a088:	4604      	mov	r4, r0
 800a08a:	b940      	cbnz	r0, 800a09e <__gethex+0x152>
 800a08c:	4602      	mov	r2, r0
 800a08e:	21e4      	movs	r1, #228	@ 0xe4
 800a090:	4b5b      	ldr	r3, [pc, #364]	@ (800a200 <__gethex+0x2b4>)
 800a092:	485c      	ldr	r0, [pc, #368]	@ (800a204 <__gethex+0x2b8>)
 800a094:	f7fd f9f2 	bl	800747c <__assert_func>
 800a098:	3101      	adds	r1, #1
 800a09a:	105b      	asrs	r3, r3, #1
 800a09c:	e7ef      	b.n	800a07e <__gethex+0x132>
 800a09e:	2300      	movs	r3, #0
 800a0a0:	f100 0a14 	add.w	sl, r0, #20
 800a0a4:	4655      	mov	r5, sl
 800a0a6:	469b      	mov	fp, r3
 800a0a8:	45b1      	cmp	r9, r6
 800a0aa:	d337      	bcc.n	800a11c <__gethex+0x1d0>
 800a0ac:	f845 bb04 	str.w	fp, [r5], #4
 800a0b0:	eba5 050a 	sub.w	r5, r5, sl
 800a0b4:	10ad      	asrs	r5, r5, #2
 800a0b6:	6125      	str	r5, [r4, #16]
 800a0b8:	4658      	mov	r0, fp
 800a0ba:	f7fe fa49 	bl	8008550 <__hi0bits>
 800a0be:	016d      	lsls	r5, r5, #5
 800a0c0:	f8d8 6000 	ldr.w	r6, [r8]
 800a0c4:	1a2d      	subs	r5, r5, r0
 800a0c6:	42b5      	cmp	r5, r6
 800a0c8:	dd54      	ble.n	800a174 <__gethex+0x228>
 800a0ca:	1bad      	subs	r5, r5, r6
 800a0cc:	4629      	mov	r1, r5
 800a0ce:	4620      	mov	r0, r4
 800a0d0:	f7fe fdcb 	bl	8008c6a <__any_on>
 800a0d4:	4681      	mov	r9, r0
 800a0d6:	b178      	cbz	r0, 800a0f8 <__gethex+0x1ac>
 800a0d8:	f04f 0901 	mov.w	r9, #1
 800a0dc:	1e6b      	subs	r3, r5, #1
 800a0de:	1159      	asrs	r1, r3, #5
 800a0e0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800a0e4:	f003 021f 	and.w	r2, r3, #31
 800a0e8:	fa09 f202 	lsl.w	r2, r9, r2
 800a0ec:	420a      	tst	r2, r1
 800a0ee:	d003      	beq.n	800a0f8 <__gethex+0x1ac>
 800a0f0:	454b      	cmp	r3, r9
 800a0f2:	dc36      	bgt.n	800a162 <__gethex+0x216>
 800a0f4:	f04f 0902 	mov.w	r9, #2
 800a0f8:	4629      	mov	r1, r5
 800a0fa:	4620      	mov	r0, r4
 800a0fc:	f7ff febd 	bl	8009e7a <rshift>
 800a100:	442f      	add	r7, r5
 800a102:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a106:	42bb      	cmp	r3, r7
 800a108:	da42      	bge.n	800a190 <__gethex+0x244>
 800a10a:	4621      	mov	r1, r4
 800a10c:	9801      	ldr	r0, [sp, #4]
 800a10e:	f7fe f96d 	bl	80083ec <_Bfree>
 800a112:	2300      	movs	r3, #0
 800a114:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a116:	25a3      	movs	r5, #163	@ 0xa3
 800a118:	6013      	str	r3, [r2, #0]
 800a11a:	e793      	b.n	800a044 <__gethex+0xf8>
 800a11c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800a120:	2a2e      	cmp	r2, #46	@ 0x2e
 800a122:	d012      	beq.n	800a14a <__gethex+0x1fe>
 800a124:	2b20      	cmp	r3, #32
 800a126:	d104      	bne.n	800a132 <__gethex+0x1e6>
 800a128:	f845 bb04 	str.w	fp, [r5], #4
 800a12c:	f04f 0b00 	mov.w	fp, #0
 800a130:	465b      	mov	r3, fp
 800a132:	7830      	ldrb	r0, [r6, #0]
 800a134:	9303      	str	r3, [sp, #12]
 800a136:	f7ff fef3 	bl	8009f20 <__hexdig_fun>
 800a13a:	9b03      	ldr	r3, [sp, #12]
 800a13c:	f000 000f 	and.w	r0, r0, #15
 800a140:	4098      	lsls	r0, r3
 800a142:	ea4b 0b00 	orr.w	fp, fp, r0
 800a146:	3304      	adds	r3, #4
 800a148:	e7ae      	b.n	800a0a8 <__gethex+0x15c>
 800a14a:	45b1      	cmp	r9, r6
 800a14c:	d8ea      	bhi.n	800a124 <__gethex+0x1d8>
 800a14e:	2201      	movs	r2, #1
 800a150:	4630      	mov	r0, r6
 800a152:	492a      	ldr	r1, [pc, #168]	@ (800a1fc <__gethex+0x2b0>)
 800a154:	9303      	str	r3, [sp, #12]
 800a156:	f7fd f899 	bl	800728c <strncmp>
 800a15a:	9b03      	ldr	r3, [sp, #12]
 800a15c:	2800      	cmp	r0, #0
 800a15e:	d1e1      	bne.n	800a124 <__gethex+0x1d8>
 800a160:	e7a2      	b.n	800a0a8 <__gethex+0x15c>
 800a162:	4620      	mov	r0, r4
 800a164:	1ea9      	subs	r1, r5, #2
 800a166:	f7fe fd80 	bl	8008c6a <__any_on>
 800a16a:	2800      	cmp	r0, #0
 800a16c:	d0c2      	beq.n	800a0f4 <__gethex+0x1a8>
 800a16e:	f04f 0903 	mov.w	r9, #3
 800a172:	e7c1      	b.n	800a0f8 <__gethex+0x1ac>
 800a174:	da09      	bge.n	800a18a <__gethex+0x23e>
 800a176:	1b75      	subs	r5, r6, r5
 800a178:	4621      	mov	r1, r4
 800a17a:	462a      	mov	r2, r5
 800a17c:	9801      	ldr	r0, [sp, #4]
 800a17e:	f7fe fb45 	bl	800880c <__lshift>
 800a182:	4604      	mov	r4, r0
 800a184:	1b7f      	subs	r7, r7, r5
 800a186:	f100 0a14 	add.w	sl, r0, #20
 800a18a:	f04f 0900 	mov.w	r9, #0
 800a18e:	e7b8      	b.n	800a102 <__gethex+0x1b6>
 800a190:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800a194:	42bd      	cmp	r5, r7
 800a196:	dd6f      	ble.n	800a278 <__gethex+0x32c>
 800a198:	1bed      	subs	r5, r5, r7
 800a19a:	42ae      	cmp	r6, r5
 800a19c:	dc34      	bgt.n	800a208 <__gethex+0x2bc>
 800a19e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a1a2:	2b02      	cmp	r3, #2
 800a1a4:	d022      	beq.n	800a1ec <__gethex+0x2a0>
 800a1a6:	2b03      	cmp	r3, #3
 800a1a8:	d024      	beq.n	800a1f4 <__gethex+0x2a8>
 800a1aa:	2b01      	cmp	r3, #1
 800a1ac:	d115      	bne.n	800a1da <__gethex+0x28e>
 800a1ae:	42ae      	cmp	r6, r5
 800a1b0:	d113      	bne.n	800a1da <__gethex+0x28e>
 800a1b2:	2e01      	cmp	r6, #1
 800a1b4:	d10b      	bne.n	800a1ce <__gethex+0x282>
 800a1b6:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800a1ba:	9a02      	ldr	r2, [sp, #8]
 800a1bc:	2562      	movs	r5, #98	@ 0x62
 800a1be:	6013      	str	r3, [r2, #0]
 800a1c0:	2301      	movs	r3, #1
 800a1c2:	6123      	str	r3, [r4, #16]
 800a1c4:	f8ca 3000 	str.w	r3, [sl]
 800a1c8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a1ca:	601c      	str	r4, [r3, #0]
 800a1cc:	e73a      	b.n	800a044 <__gethex+0xf8>
 800a1ce:	4620      	mov	r0, r4
 800a1d0:	1e71      	subs	r1, r6, #1
 800a1d2:	f7fe fd4a 	bl	8008c6a <__any_on>
 800a1d6:	2800      	cmp	r0, #0
 800a1d8:	d1ed      	bne.n	800a1b6 <__gethex+0x26a>
 800a1da:	4621      	mov	r1, r4
 800a1dc:	9801      	ldr	r0, [sp, #4]
 800a1de:	f7fe f905 	bl	80083ec <_Bfree>
 800a1e2:	2300      	movs	r3, #0
 800a1e4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a1e6:	2550      	movs	r5, #80	@ 0x50
 800a1e8:	6013      	str	r3, [r2, #0]
 800a1ea:	e72b      	b.n	800a044 <__gethex+0xf8>
 800a1ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	d1f3      	bne.n	800a1da <__gethex+0x28e>
 800a1f2:	e7e0      	b.n	800a1b6 <__gethex+0x26a>
 800a1f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d1dd      	bne.n	800a1b6 <__gethex+0x26a>
 800a1fa:	e7ee      	b.n	800a1da <__gethex+0x28e>
 800a1fc:	0800b387 	.word	0x0800b387
 800a200:	0800b31d 	.word	0x0800b31d
 800a204:	0800b3a2 	.word	0x0800b3a2
 800a208:	1e6f      	subs	r7, r5, #1
 800a20a:	f1b9 0f00 	cmp.w	r9, #0
 800a20e:	d130      	bne.n	800a272 <__gethex+0x326>
 800a210:	b127      	cbz	r7, 800a21c <__gethex+0x2d0>
 800a212:	4639      	mov	r1, r7
 800a214:	4620      	mov	r0, r4
 800a216:	f7fe fd28 	bl	8008c6a <__any_on>
 800a21a:	4681      	mov	r9, r0
 800a21c:	2301      	movs	r3, #1
 800a21e:	4629      	mov	r1, r5
 800a220:	1b76      	subs	r6, r6, r5
 800a222:	2502      	movs	r5, #2
 800a224:	117a      	asrs	r2, r7, #5
 800a226:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800a22a:	f007 071f 	and.w	r7, r7, #31
 800a22e:	40bb      	lsls	r3, r7
 800a230:	4213      	tst	r3, r2
 800a232:	4620      	mov	r0, r4
 800a234:	bf18      	it	ne
 800a236:	f049 0902 	orrne.w	r9, r9, #2
 800a23a:	f7ff fe1e 	bl	8009e7a <rshift>
 800a23e:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800a242:	f1b9 0f00 	cmp.w	r9, #0
 800a246:	d047      	beq.n	800a2d8 <__gethex+0x38c>
 800a248:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a24c:	2b02      	cmp	r3, #2
 800a24e:	d015      	beq.n	800a27c <__gethex+0x330>
 800a250:	2b03      	cmp	r3, #3
 800a252:	d017      	beq.n	800a284 <__gethex+0x338>
 800a254:	2b01      	cmp	r3, #1
 800a256:	d109      	bne.n	800a26c <__gethex+0x320>
 800a258:	f019 0f02 	tst.w	r9, #2
 800a25c:	d006      	beq.n	800a26c <__gethex+0x320>
 800a25e:	f8da 3000 	ldr.w	r3, [sl]
 800a262:	ea49 0903 	orr.w	r9, r9, r3
 800a266:	f019 0f01 	tst.w	r9, #1
 800a26a:	d10e      	bne.n	800a28a <__gethex+0x33e>
 800a26c:	f045 0510 	orr.w	r5, r5, #16
 800a270:	e032      	b.n	800a2d8 <__gethex+0x38c>
 800a272:	f04f 0901 	mov.w	r9, #1
 800a276:	e7d1      	b.n	800a21c <__gethex+0x2d0>
 800a278:	2501      	movs	r5, #1
 800a27a:	e7e2      	b.n	800a242 <__gethex+0x2f6>
 800a27c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a27e:	f1c3 0301 	rsb	r3, r3, #1
 800a282:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a284:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a286:	2b00      	cmp	r3, #0
 800a288:	d0f0      	beq.n	800a26c <__gethex+0x320>
 800a28a:	f04f 0c00 	mov.w	ip, #0
 800a28e:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a292:	f104 0314 	add.w	r3, r4, #20
 800a296:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800a29a:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800a29e:	4618      	mov	r0, r3
 800a2a0:	f853 2b04 	ldr.w	r2, [r3], #4
 800a2a4:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a2a8:	d01b      	beq.n	800a2e2 <__gethex+0x396>
 800a2aa:	3201      	adds	r2, #1
 800a2ac:	6002      	str	r2, [r0, #0]
 800a2ae:	2d02      	cmp	r5, #2
 800a2b0:	f104 0314 	add.w	r3, r4, #20
 800a2b4:	d13c      	bne.n	800a330 <__gethex+0x3e4>
 800a2b6:	f8d8 2000 	ldr.w	r2, [r8]
 800a2ba:	3a01      	subs	r2, #1
 800a2bc:	42b2      	cmp	r2, r6
 800a2be:	d109      	bne.n	800a2d4 <__gethex+0x388>
 800a2c0:	2201      	movs	r2, #1
 800a2c2:	1171      	asrs	r1, r6, #5
 800a2c4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a2c8:	f006 061f 	and.w	r6, r6, #31
 800a2cc:	fa02 f606 	lsl.w	r6, r2, r6
 800a2d0:	421e      	tst	r6, r3
 800a2d2:	d13a      	bne.n	800a34a <__gethex+0x3fe>
 800a2d4:	f045 0520 	orr.w	r5, r5, #32
 800a2d8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a2da:	601c      	str	r4, [r3, #0]
 800a2dc:	9b02      	ldr	r3, [sp, #8]
 800a2de:	601f      	str	r7, [r3, #0]
 800a2e0:	e6b0      	b.n	800a044 <__gethex+0xf8>
 800a2e2:	4299      	cmp	r1, r3
 800a2e4:	f843 cc04 	str.w	ip, [r3, #-4]
 800a2e8:	d8d9      	bhi.n	800a29e <__gethex+0x352>
 800a2ea:	68a3      	ldr	r3, [r4, #8]
 800a2ec:	459b      	cmp	fp, r3
 800a2ee:	db17      	blt.n	800a320 <__gethex+0x3d4>
 800a2f0:	6861      	ldr	r1, [r4, #4]
 800a2f2:	9801      	ldr	r0, [sp, #4]
 800a2f4:	3101      	adds	r1, #1
 800a2f6:	f7fe f839 	bl	800836c <_Balloc>
 800a2fa:	4681      	mov	r9, r0
 800a2fc:	b918      	cbnz	r0, 800a306 <__gethex+0x3ba>
 800a2fe:	4602      	mov	r2, r0
 800a300:	2184      	movs	r1, #132	@ 0x84
 800a302:	4b19      	ldr	r3, [pc, #100]	@ (800a368 <__gethex+0x41c>)
 800a304:	e6c5      	b.n	800a092 <__gethex+0x146>
 800a306:	6922      	ldr	r2, [r4, #16]
 800a308:	f104 010c 	add.w	r1, r4, #12
 800a30c:	3202      	adds	r2, #2
 800a30e:	0092      	lsls	r2, r2, #2
 800a310:	300c      	adds	r0, #12
 800a312:	f7ff fd83 	bl	8009e1c <memcpy>
 800a316:	4621      	mov	r1, r4
 800a318:	9801      	ldr	r0, [sp, #4]
 800a31a:	f7fe f867 	bl	80083ec <_Bfree>
 800a31e:	464c      	mov	r4, r9
 800a320:	6923      	ldr	r3, [r4, #16]
 800a322:	1c5a      	adds	r2, r3, #1
 800a324:	6122      	str	r2, [r4, #16]
 800a326:	2201      	movs	r2, #1
 800a328:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a32c:	615a      	str	r2, [r3, #20]
 800a32e:	e7be      	b.n	800a2ae <__gethex+0x362>
 800a330:	6922      	ldr	r2, [r4, #16]
 800a332:	455a      	cmp	r2, fp
 800a334:	dd0b      	ble.n	800a34e <__gethex+0x402>
 800a336:	2101      	movs	r1, #1
 800a338:	4620      	mov	r0, r4
 800a33a:	f7ff fd9e 	bl	8009e7a <rshift>
 800a33e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a342:	3701      	adds	r7, #1
 800a344:	42bb      	cmp	r3, r7
 800a346:	f6ff aee0 	blt.w	800a10a <__gethex+0x1be>
 800a34a:	2501      	movs	r5, #1
 800a34c:	e7c2      	b.n	800a2d4 <__gethex+0x388>
 800a34e:	f016 061f 	ands.w	r6, r6, #31
 800a352:	d0fa      	beq.n	800a34a <__gethex+0x3fe>
 800a354:	4453      	add	r3, sl
 800a356:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800a35a:	f7fe f8f9 	bl	8008550 <__hi0bits>
 800a35e:	f1c6 0620 	rsb	r6, r6, #32
 800a362:	42b0      	cmp	r0, r6
 800a364:	dbe7      	blt.n	800a336 <__gethex+0x3ea>
 800a366:	e7f0      	b.n	800a34a <__gethex+0x3fe>
 800a368:	0800b31d 	.word	0x0800b31d

0800a36c <L_shift>:
 800a36c:	f1c2 0208 	rsb	r2, r2, #8
 800a370:	0092      	lsls	r2, r2, #2
 800a372:	b570      	push	{r4, r5, r6, lr}
 800a374:	f1c2 0620 	rsb	r6, r2, #32
 800a378:	6843      	ldr	r3, [r0, #4]
 800a37a:	6804      	ldr	r4, [r0, #0]
 800a37c:	fa03 f506 	lsl.w	r5, r3, r6
 800a380:	432c      	orrs	r4, r5
 800a382:	40d3      	lsrs	r3, r2
 800a384:	6004      	str	r4, [r0, #0]
 800a386:	f840 3f04 	str.w	r3, [r0, #4]!
 800a38a:	4288      	cmp	r0, r1
 800a38c:	d3f4      	bcc.n	800a378 <L_shift+0xc>
 800a38e:	bd70      	pop	{r4, r5, r6, pc}

0800a390 <__match>:
 800a390:	b530      	push	{r4, r5, lr}
 800a392:	6803      	ldr	r3, [r0, #0]
 800a394:	3301      	adds	r3, #1
 800a396:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a39a:	b914      	cbnz	r4, 800a3a2 <__match+0x12>
 800a39c:	6003      	str	r3, [r0, #0]
 800a39e:	2001      	movs	r0, #1
 800a3a0:	bd30      	pop	{r4, r5, pc}
 800a3a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a3a6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800a3aa:	2d19      	cmp	r5, #25
 800a3ac:	bf98      	it	ls
 800a3ae:	3220      	addls	r2, #32
 800a3b0:	42a2      	cmp	r2, r4
 800a3b2:	d0f0      	beq.n	800a396 <__match+0x6>
 800a3b4:	2000      	movs	r0, #0
 800a3b6:	e7f3      	b.n	800a3a0 <__match+0x10>

0800a3b8 <__hexnan>:
 800a3b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3bc:	2500      	movs	r5, #0
 800a3be:	680b      	ldr	r3, [r1, #0]
 800a3c0:	4682      	mov	sl, r0
 800a3c2:	115e      	asrs	r6, r3, #5
 800a3c4:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a3c8:	f013 031f 	ands.w	r3, r3, #31
 800a3cc:	bf18      	it	ne
 800a3ce:	3604      	addne	r6, #4
 800a3d0:	1f37      	subs	r7, r6, #4
 800a3d2:	4690      	mov	r8, r2
 800a3d4:	46b9      	mov	r9, r7
 800a3d6:	463c      	mov	r4, r7
 800a3d8:	46ab      	mov	fp, r5
 800a3da:	b087      	sub	sp, #28
 800a3dc:	6801      	ldr	r1, [r0, #0]
 800a3de:	9301      	str	r3, [sp, #4]
 800a3e0:	f846 5c04 	str.w	r5, [r6, #-4]
 800a3e4:	9502      	str	r5, [sp, #8]
 800a3e6:	784a      	ldrb	r2, [r1, #1]
 800a3e8:	1c4b      	adds	r3, r1, #1
 800a3ea:	9303      	str	r3, [sp, #12]
 800a3ec:	b342      	cbz	r2, 800a440 <__hexnan+0x88>
 800a3ee:	4610      	mov	r0, r2
 800a3f0:	9105      	str	r1, [sp, #20]
 800a3f2:	9204      	str	r2, [sp, #16]
 800a3f4:	f7ff fd94 	bl	8009f20 <__hexdig_fun>
 800a3f8:	2800      	cmp	r0, #0
 800a3fa:	d151      	bne.n	800a4a0 <__hexnan+0xe8>
 800a3fc:	9a04      	ldr	r2, [sp, #16]
 800a3fe:	9905      	ldr	r1, [sp, #20]
 800a400:	2a20      	cmp	r2, #32
 800a402:	d818      	bhi.n	800a436 <__hexnan+0x7e>
 800a404:	9b02      	ldr	r3, [sp, #8]
 800a406:	459b      	cmp	fp, r3
 800a408:	dd13      	ble.n	800a432 <__hexnan+0x7a>
 800a40a:	454c      	cmp	r4, r9
 800a40c:	d206      	bcs.n	800a41c <__hexnan+0x64>
 800a40e:	2d07      	cmp	r5, #7
 800a410:	dc04      	bgt.n	800a41c <__hexnan+0x64>
 800a412:	462a      	mov	r2, r5
 800a414:	4649      	mov	r1, r9
 800a416:	4620      	mov	r0, r4
 800a418:	f7ff ffa8 	bl	800a36c <L_shift>
 800a41c:	4544      	cmp	r4, r8
 800a41e:	d952      	bls.n	800a4c6 <__hexnan+0x10e>
 800a420:	2300      	movs	r3, #0
 800a422:	f1a4 0904 	sub.w	r9, r4, #4
 800a426:	f844 3c04 	str.w	r3, [r4, #-4]
 800a42a:	461d      	mov	r5, r3
 800a42c:	464c      	mov	r4, r9
 800a42e:	f8cd b008 	str.w	fp, [sp, #8]
 800a432:	9903      	ldr	r1, [sp, #12]
 800a434:	e7d7      	b.n	800a3e6 <__hexnan+0x2e>
 800a436:	2a29      	cmp	r2, #41	@ 0x29
 800a438:	d157      	bne.n	800a4ea <__hexnan+0x132>
 800a43a:	3102      	adds	r1, #2
 800a43c:	f8ca 1000 	str.w	r1, [sl]
 800a440:	f1bb 0f00 	cmp.w	fp, #0
 800a444:	d051      	beq.n	800a4ea <__hexnan+0x132>
 800a446:	454c      	cmp	r4, r9
 800a448:	d206      	bcs.n	800a458 <__hexnan+0xa0>
 800a44a:	2d07      	cmp	r5, #7
 800a44c:	dc04      	bgt.n	800a458 <__hexnan+0xa0>
 800a44e:	462a      	mov	r2, r5
 800a450:	4649      	mov	r1, r9
 800a452:	4620      	mov	r0, r4
 800a454:	f7ff ff8a 	bl	800a36c <L_shift>
 800a458:	4544      	cmp	r4, r8
 800a45a:	d936      	bls.n	800a4ca <__hexnan+0x112>
 800a45c:	4623      	mov	r3, r4
 800a45e:	f1a8 0204 	sub.w	r2, r8, #4
 800a462:	f853 1b04 	ldr.w	r1, [r3], #4
 800a466:	429f      	cmp	r7, r3
 800a468:	f842 1f04 	str.w	r1, [r2, #4]!
 800a46c:	d2f9      	bcs.n	800a462 <__hexnan+0xaa>
 800a46e:	1b3b      	subs	r3, r7, r4
 800a470:	f023 0303 	bic.w	r3, r3, #3
 800a474:	3304      	adds	r3, #4
 800a476:	3401      	adds	r4, #1
 800a478:	3e03      	subs	r6, #3
 800a47a:	42b4      	cmp	r4, r6
 800a47c:	bf88      	it	hi
 800a47e:	2304      	movhi	r3, #4
 800a480:	2200      	movs	r2, #0
 800a482:	4443      	add	r3, r8
 800a484:	f843 2b04 	str.w	r2, [r3], #4
 800a488:	429f      	cmp	r7, r3
 800a48a:	d2fb      	bcs.n	800a484 <__hexnan+0xcc>
 800a48c:	683b      	ldr	r3, [r7, #0]
 800a48e:	b91b      	cbnz	r3, 800a498 <__hexnan+0xe0>
 800a490:	4547      	cmp	r7, r8
 800a492:	d128      	bne.n	800a4e6 <__hexnan+0x12e>
 800a494:	2301      	movs	r3, #1
 800a496:	603b      	str	r3, [r7, #0]
 800a498:	2005      	movs	r0, #5
 800a49a:	b007      	add	sp, #28
 800a49c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4a0:	3501      	adds	r5, #1
 800a4a2:	2d08      	cmp	r5, #8
 800a4a4:	f10b 0b01 	add.w	fp, fp, #1
 800a4a8:	dd06      	ble.n	800a4b8 <__hexnan+0x100>
 800a4aa:	4544      	cmp	r4, r8
 800a4ac:	d9c1      	bls.n	800a432 <__hexnan+0x7a>
 800a4ae:	2300      	movs	r3, #0
 800a4b0:	2501      	movs	r5, #1
 800a4b2:	f844 3c04 	str.w	r3, [r4, #-4]
 800a4b6:	3c04      	subs	r4, #4
 800a4b8:	6822      	ldr	r2, [r4, #0]
 800a4ba:	f000 000f 	and.w	r0, r0, #15
 800a4be:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800a4c2:	6020      	str	r0, [r4, #0]
 800a4c4:	e7b5      	b.n	800a432 <__hexnan+0x7a>
 800a4c6:	2508      	movs	r5, #8
 800a4c8:	e7b3      	b.n	800a432 <__hexnan+0x7a>
 800a4ca:	9b01      	ldr	r3, [sp, #4]
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d0dd      	beq.n	800a48c <__hexnan+0xd4>
 800a4d0:	f04f 32ff 	mov.w	r2, #4294967295
 800a4d4:	f1c3 0320 	rsb	r3, r3, #32
 800a4d8:	40da      	lsrs	r2, r3
 800a4da:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800a4de:	4013      	ands	r3, r2
 800a4e0:	f846 3c04 	str.w	r3, [r6, #-4]
 800a4e4:	e7d2      	b.n	800a48c <__hexnan+0xd4>
 800a4e6:	3f04      	subs	r7, #4
 800a4e8:	e7d0      	b.n	800a48c <__hexnan+0xd4>
 800a4ea:	2004      	movs	r0, #4
 800a4ec:	e7d5      	b.n	800a49a <__hexnan+0xe2>

0800a4ee <__ascii_mbtowc>:
 800a4ee:	b082      	sub	sp, #8
 800a4f0:	b901      	cbnz	r1, 800a4f4 <__ascii_mbtowc+0x6>
 800a4f2:	a901      	add	r1, sp, #4
 800a4f4:	b142      	cbz	r2, 800a508 <__ascii_mbtowc+0x1a>
 800a4f6:	b14b      	cbz	r3, 800a50c <__ascii_mbtowc+0x1e>
 800a4f8:	7813      	ldrb	r3, [r2, #0]
 800a4fa:	600b      	str	r3, [r1, #0]
 800a4fc:	7812      	ldrb	r2, [r2, #0]
 800a4fe:	1e10      	subs	r0, r2, #0
 800a500:	bf18      	it	ne
 800a502:	2001      	movne	r0, #1
 800a504:	b002      	add	sp, #8
 800a506:	4770      	bx	lr
 800a508:	4610      	mov	r0, r2
 800a50a:	e7fb      	b.n	800a504 <__ascii_mbtowc+0x16>
 800a50c:	f06f 0001 	mvn.w	r0, #1
 800a510:	e7f8      	b.n	800a504 <__ascii_mbtowc+0x16>

0800a512 <_realloc_r>:
 800a512:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a516:	4607      	mov	r7, r0
 800a518:	4614      	mov	r4, r2
 800a51a:	460d      	mov	r5, r1
 800a51c:	b921      	cbnz	r1, 800a528 <_realloc_r+0x16>
 800a51e:	4611      	mov	r1, r2
 800a520:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a524:	f7fd be96 	b.w	8008254 <_malloc_r>
 800a528:	b92a      	cbnz	r2, 800a536 <_realloc_r+0x24>
 800a52a:	f7fd fe21 	bl	8008170 <_free_r>
 800a52e:	4625      	mov	r5, r4
 800a530:	4628      	mov	r0, r5
 800a532:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a536:	f000 fa3f 	bl	800a9b8 <_malloc_usable_size_r>
 800a53a:	4284      	cmp	r4, r0
 800a53c:	4606      	mov	r6, r0
 800a53e:	d802      	bhi.n	800a546 <_realloc_r+0x34>
 800a540:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a544:	d8f4      	bhi.n	800a530 <_realloc_r+0x1e>
 800a546:	4621      	mov	r1, r4
 800a548:	4638      	mov	r0, r7
 800a54a:	f7fd fe83 	bl	8008254 <_malloc_r>
 800a54e:	4680      	mov	r8, r0
 800a550:	b908      	cbnz	r0, 800a556 <_realloc_r+0x44>
 800a552:	4645      	mov	r5, r8
 800a554:	e7ec      	b.n	800a530 <_realloc_r+0x1e>
 800a556:	42b4      	cmp	r4, r6
 800a558:	4622      	mov	r2, r4
 800a55a:	4629      	mov	r1, r5
 800a55c:	bf28      	it	cs
 800a55e:	4632      	movcs	r2, r6
 800a560:	f7ff fc5c 	bl	8009e1c <memcpy>
 800a564:	4629      	mov	r1, r5
 800a566:	4638      	mov	r0, r7
 800a568:	f7fd fe02 	bl	8008170 <_free_r>
 800a56c:	e7f1      	b.n	800a552 <_realloc_r+0x40>

0800a56e <__ascii_wctomb>:
 800a56e:	4603      	mov	r3, r0
 800a570:	4608      	mov	r0, r1
 800a572:	b141      	cbz	r1, 800a586 <__ascii_wctomb+0x18>
 800a574:	2aff      	cmp	r2, #255	@ 0xff
 800a576:	d904      	bls.n	800a582 <__ascii_wctomb+0x14>
 800a578:	228a      	movs	r2, #138	@ 0x8a
 800a57a:	f04f 30ff 	mov.w	r0, #4294967295
 800a57e:	601a      	str	r2, [r3, #0]
 800a580:	4770      	bx	lr
 800a582:	2001      	movs	r0, #1
 800a584:	700a      	strb	r2, [r1, #0]
 800a586:	4770      	bx	lr

0800a588 <__sfputc_r>:
 800a588:	6893      	ldr	r3, [r2, #8]
 800a58a:	b410      	push	{r4}
 800a58c:	3b01      	subs	r3, #1
 800a58e:	2b00      	cmp	r3, #0
 800a590:	6093      	str	r3, [r2, #8]
 800a592:	da07      	bge.n	800a5a4 <__sfputc_r+0x1c>
 800a594:	6994      	ldr	r4, [r2, #24]
 800a596:	42a3      	cmp	r3, r4
 800a598:	db01      	blt.n	800a59e <__sfputc_r+0x16>
 800a59a:	290a      	cmp	r1, #10
 800a59c:	d102      	bne.n	800a5a4 <__sfputc_r+0x1c>
 800a59e:	bc10      	pop	{r4}
 800a5a0:	f000 b932 	b.w	800a808 <__swbuf_r>
 800a5a4:	6813      	ldr	r3, [r2, #0]
 800a5a6:	1c58      	adds	r0, r3, #1
 800a5a8:	6010      	str	r0, [r2, #0]
 800a5aa:	7019      	strb	r1, [r3, #0]
 800a5ac:	4608      	mov	r0, r1
 800a5ae:	bc10      	pop	{r4}
 800a5b0:	4770      	bx	lr

0800a5b2 <__sfputs_r>:
 800a5b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5b4:	4606      	mov	r6, r0
 800a5b6:	460f      	mov	r7, r1
 800a5b8:	4614      	mov	r4, r2
 800a5ba:	18d5      	adds	r5, r2, r3
 800a5bc:	42ac      	cmp	r4, r5
 800a5be:	d101      	bne.n	800a5c4 <__sfputs_r+0x12>
 800a5c0:	2000      	movs	r0, #0
 800a5c2:	e007      	b.n	800a5d4 <__sfputs_r+0x22>
 800a5c4:	463a      	mov	r2, r7
 800a5c6:	4630      	mov	r0, r6
 800a5c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a5cc:	f7ff ffdc 	bl	800a588 <__sfputc_r>
 800a5d0:	1c43      	adds	r3, r0, #1
 800a5d2:	d1f3      	bne.n	800a5bc <__sfputs_r+0xa>
 800a5d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a5d8 <_vfiprintf_r>:
 800a5d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5dc:	460d      	mov	r5, r1
 800a5de:	4614      	mov	r4, r2
 800a5e0:	4698      	mov	r8, r3
 800a5e2:	4606      	mov	r6, r0
 800a5e4:	b09d      	sub	sp, #116	@ 0x74
 800a5e6:	b118      	cbz	r0, 800a5f0 <_vfiprintf_r+0x18>
 800a5e8:	6a03      	ldr	r3, [r0, #32]
 800a5ea:	b90b      	cbnz	r3, 800a5f0 <_vfiprintf_r+0x18>
 800a5ec:	f7fc fd68 	bl	80070c0 <__sinit>
 800a5f0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a5f2:	07d9      	lsls	r1, r3, #31
 800a5f4:	d405      	bmi.n	800a602 <_vfiprintf_r+0x2a>
 800a5f6:	89ab      	ldrh	r3, [r5, #12]
 800a5f8:	059a      	lsls	r2, r3, #22
 800a5fa:	d402      	bmi.n	800a602 <_vfiprintf_r+0x2a>
 800a5fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a5fe:	f7fc ff28 	bl	8007452 <__retarget_lock_acquire_recursive>
 800a602:	89ab      	ldrh	r3, [r5, #12]
 800a604:	071b      	lsls	r3, r3, #28
 800a606:	d501      	bpl.n	800a60c <_vfiprintf_r+0x34>
 800a608:	692b      	ldr	r3, [r5, #16]
 800a60a:	b99b      	cbnz	r3, 800a634 <_vfiprintf_r+0x5c>
 800a60c:	4629      	mov	r1, r5
 800a60e:	4630      	mov	r0, r6
 800a610:	f000 f938 	bl	800a884 <__swsetup_r>
 800a614:	b170      	cbz	r0, 800a634 <_vfiprintf_r+0x5c>
 800a616:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a618:	07dc      	lsls	r4, r3, #31
 800a61a:	d504      	bpl.n	800a626 <_vfiprintf_r+0x4e>
 800a61c:	f04f 30ff 	mov.w	r0, #4294967295
 800a620:	b01d      	add	sp, #116	@ 0x74
 800a622:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a626:	89ab      	ldrh	r3, [r5, #12]
 800a628:	0598      	lsls	r0, r3, #22
 800a62a:	d4f7      	bmi.n	800a61c <_vfiprintf_r+0x44>
 800a62c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a62e:	f7fc ff11 	bl	8007454 <__retarget_lock_release_recursive>
 800a632:	e7f3      	b.n	800a61c <_vfiprintf_r+0x44>
 800a634:	2300      	movs	r3, #0
 800a636:	9309      	str	r3, [sp, #36]	@ 0x24
 800a638:	2320      	movs	r3, #32
 800a63a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a63e:	2330      	movs	r3, #48	@ 0x30
 800a640:	f04f 0901 	mov.w	r9, #1
 800a644:	f8cd 800c 	str.w	r8, [sp, #12]
 800a648:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800a7f4 <_vfiprintf_r+0x21c>
 800a64c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a650:	4623      	mov	r3, r4
 800a652:	469a      	mov	sl, r3
 800a654:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a658:	b10a      	cbz	r2, 800a65e <_vfiprintf_r+0x86>
 800a65a:	2a25      	cmp	r2, #37	@ 0x25
 800a65c:	d1f9      	bne.n	800a652 <_vfiprintf_r+0x7a>
 800a65e:	ebba 0b04 	subs.w	fp, sl, r4
 800a662:	d00b      	beq.n	800a67c <_vfiprintf_r+0xa4>
 800a664:	465b      	mov	r3, fp
 800a666:	4622      	mov	r2, r4
 800a668:	4629      	mov	r1, r5
 800a66a:	4630      	mov	r0, r6
 800a66c:	f7ff ffa1 	bl	800a5b2 <__sfputs_r>
 800a670:	3001      	adds	r0, #1
 800a672:	f000 80a7 	beq.w	800a7c4 <_vfiprintf_r+0x1ec>
 800a676:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a678:	445a      	add	r2, fp
 800a67a:	9209      	str	r2, [sp, #36]	@ 0x24
 800a67c:	f89a 3000 	ldrb.w	r3, [sl]
 800a680:	2b00      	cmp	r3, #0
 800a682:	f000 809f 	beq.w	800a7c4 <_vfiprintf_r+0x1ec>
 800a686:	2300      	movs	r3, #0
 800a688:	f04f 32ff 	mov.w	r2, #4294967295
 800a68c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a690:	f10a 0a01 	add.w	sl, sl, #1
 800a694:	9304      	str	r3, [sp, #16]
 800a696:	9307      	str	r3, [sp, #28]
 800a698:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a69c:	931a      	str	r3, [sp, #104]	@ 0x68
 800a69e:	4654      	mov	r4, sl
 800a6a0:	2205      	movs	r2, #5
 800a6a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a6a6:	4853      	ldr	r0, [pc, #332]	@ (800a7f4 <_vfiprintf_r+0x21c>)
 800a6a8:	f7fc fed5 	bl	8007456 <memchr>
 800a6ac:	9a04      	ldr	r2, [sp, #16]
 800a6ae:	b9d8      	cbnz	r0, 800a6e8 <_vfiprintf_r+0x110>
 800a6b0:	06d1      	lsls	r1, r2, #27
 800a6b2:	bf44      	itt	mi
 800a6b4:	2320      	movmi	r3, #32
 800a6b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a6ba:	0713      	lsls	r3, r2, #28
 800a6bc:	bf44      	itt	mi
 800a6be:	232b      	movmi	r3, #43	@ 0x2b
 800a6c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a6c4:	f89a 3000 	ldrb.w	r3, [sl]
 800a6c8:	2b2a      	cmp	r3, #42	@ 0x2a
 800a6ca:	d015      	beq.n	800a6f8 <_vfiprintf_r+0x120>
 800a6cc:	4654      	mov	r4, sl
 800a6ce:	2000      	movs	r0, #0
 800a6d0:	f04f 0c0a 	mov.w	ip, #10
 800a6d4:	9a07      	ldr	r2, [sp, #28]
 800a6d6:	4621      	mov	r1, r4
 800a6d8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a6dc:	3b30      	subs	r3, #48	@ 0x30
 800a6de:	2b09      	cmp	r3, #9
 800a6e0:	d94b      	bls.n	800a77a <_vfiprintf_r+0x1a2>
 800a6e2:	b1b0      	cbz	r0, 800a712 <_vfiprintf_r+0x13a>
 800a6e4:	9207      	str	r2, [sp, #28]
 800a6e6:	e014      	b.n	800a712 <_vfiprintf_r+0x13a>
 800a6e8:	eba0 0308 	sub.w	r3, r0, r8
 800a6ec:	fa09 f303 	lsl.w	r3, r9, r3
 800a6f0:	4313      	orrs	r3, r2
 800a6f2:	46a2      	mov	sl, r4
 800a6f4:	9304      	str	r3, [sp, #16]
 800a6f6:	e7d2      	b.n	800a69e <_vfiprintf_r+0xc6>
 800a6f8:	9b03      	ldr	r3, [sp, #12]
 800a6fa:	1d19      	adds	r1, r3, #4
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	9103      	str	r1, [sp, #12]
 800a700:	2b00      	cmp	r3, #0
 800a702:	bfbb      	ittet	lt
 800a704:	425b      	neglt	r3, r3
 800a706:	f042 0202 	orrlt.w	r2, r2, #2
 800a70a:	9307      	strge	r3, [sp, #28]
 800a70c:	9307      	strlt	r3, [sp, #28]
 800a70e:	bfb8      	it	lt
 800a710:	9204      	strlt	r2, [sp, #16]
 800a712:	7823      	ldrb	r3, [r4, #0]
 800a714:	2b2e      	cmp	r3, #46	@ 0x2e
 800a716:	d10a      	bne.n	800a72e <_vfiprintf_r+0x156>
 800a718:	7863      	ldrb	r3, [r4, #1]
 800a71a:	2b2a      	cmp	r3, #42	@ 0x2a
 800a71c:	d132      	bne.n	800a784 <_vfiprintf_r+0x1ac>
 800a71e:	9b03      	ldr	r3, [sp, #12]
 800a720:	3402      	adds	r4, #2
 800a722:	1d1a      	adds	r2, r3, #4
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	9203      	str	r2, [sp, #12]
 800a728:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a72c:	9305      	str	r3, [sp, #20]
 800a72e:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800a7f8 <_vfiprintf_r+0x220>
 800a732:	2203      	movs	r2, #3
 800a734:	4650      	mov	r0, sl
 800a736:	7821      	ldrb	r1, [r4, #0]
 800a738:	f7fc fe8d 	bl	8007456 <memchr>
 800a73c:	b138      	cbz	r0, 800a74e <_vfiprintf_r+0x176>
 800a73e:	2240      	movs	r2, #64	@ 0x40
 800a740:	9b04      	ldr	r3, [sp, #16]
 800a742:	eba0 000a 	sub.w	r0, r0, sl
 800a746:	4082      	lsls	r2, r0
 800a748:	4313      	orrs	r3, r2
 800a74a:	3401      	adds	r4, #1
 800a74c:	9304      	str	r3, [sp, #16]
 800a74e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a752:	2206      	movs	r2, #6
 800a754:	4829      	ldr	r0, [pc, #164]	@ (800a7fc <_vfiprintf_r+0x224>)
 800a756:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a75a:	f7fc fe7c 	bl	8007456 <memchr>
 800a75e:	2800      	cmp	r0, #0
 800a760:	d03f      	beq.n	800a7e2 <_vfiprintf_r+0x20a>
 800a762:	4b27      	ldr	r3, [pc, #156]	@ (800a800 <_vfiprintf_r+0x228>)
 800a764:	bb1b      	cbnz	r3, 800a7ae <_vfiprintf_r+0x1d6>
 800a766:	9b03      	ldr	r3, [sp, #12]
 800a768:	3307      	adds	r3, #7
 800a76a:	f023 0307 	bic.w	r3, r3, #7
 800a76e:	3308      	adds	r3, #8
 800a770:	9303      	str	r3, [sp, #12]
 800a772:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a774:	443b      	add	r3, r7
 800a776:	9309      	str	r3, [sp, #36]	@ 0x24
 800a778:	e76a      	b.n	800a650 <_vfiprintf_r+0x78>
 800a77a:	460c      	mov	r4, r1
 800a77c:	2001      	movs	r0, #1
 800a77e:	fb0c 3202 	mla	r2, ip, r2, r3
 800a782:	e7a8      	b.n	800a6d6 <_vfiprintf_r+0xfe>
 800a784:	2300      	movs	r3, #0
 800a786:	f04f 0c0a 	mov.w	ip, #10
 800a78a:	4619      	mov	r1, r3
 800a78c:	3401      	adds	r4, #1
 800a78e:	9305      	str	r3, [sp, #20]
 800a790:	4620      	mov	r0, r4
 800a792:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a796:	3a30      	subs	r2, #48	@ 0x30
 800a798:	2a09      	cmp	r2, #9
 800a79a:	d903      	bls.n	800a7a4 <_vfiprintf_r+0x1cc>
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d0c6      	beq.n	800a72e <_vfiprintf_r+0x156>
 800a7a0:	9105      	str	r1, [sp, #20]
 800a7a2:	e7c4      	b.n	800a72e <_vfiprintf_r+0x156>
 800a7a4:	4604      	mov	r4, r0
 800a7a6:	2301      	movs	r3, #1
 800a7a8:	fb0c 2101 	mla	r1, ip, r1, r2
 800a7ac:	e7f0      	b.n	800a790 <_vfiprintf_r+0x1b8>
 800a7ae:	ab03      	add	r3, sp, #12
 800a7b0:	9300      	str	r3, [sp, #0]
 800a7b2:	462a      	mov	r2, r5
 800a7b4:	4630      	mov	r0, r6
 800a7b6:	4b13      	ldr	r3, [pc, #76]	@ (800a804 <_vfiprintf_r+0x22c>)
 800a7b8:	a904      	add	r1, sp, #16
 800a7ba:	f7fb fe2f 	bl	800641c <_printf_float>
 800a7be:	4607      	mov	r7, r0
 800a7c0:	1c78      	adds	r0, r7, #1
 800a7c2:	d1d6      	bne.n	800a772 <_vfiprintf_r+0x19a>
 800a7c4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a7c6:	07d9      	lsls	r1, r3, #31
 800a7c8:	d405      	bmi.n	800a7d6 <_vfiprintf_r+0x1fe>
 800a7ca:	89ab      	ldrh	r3, [r5, #12]
 800a7cc:	059a      	lsls	r2, r3, #22
 800a7ce:	d402      	bmi.n	800a7d6 <_vfiprintf_r+0x1fe>
 800a7d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a7d2:	f7fc fe3f 	bl	8007454 <__retarget_lock_release_recursive>
 800a7d6:	89ab      	ldrh	r3, [r5, #12]
 800a7d8:	065b      	lsls	r3, r3, #25
 800a7da:	f53f af1f 	bmi.w	800a61c <_vfiprintf_r+0x44>
 800a7de:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a7e0:	e71e      	b.n	800a620 <_vfiprintf_r+0x48>
 800a7e2:	ab03      	add	r3, sp, #12
 800a7e4:	9300      	str	r3, [sp, #0]
 800a7e6:	462a      	mov	r2, r5
 800a7e8:	4630      	mov	r0, r6
 800a7ea:	4b06      	ldr	r3, [pc, #24]	@ (800a804 <_vfiprintf_r+0x22c>)
 800a7ec:	a904      	add	r1, sp, #16
 800a7ee:	f7fc f8b3 	bl	8006958 <_printf_i>
 800a7f2:	e7e4      	b.n	800a7be <_vfiprintf_r+0x1e6>
 800a7f4:	0800b389 	.word	0x0800b389
 800a7f8:	0800b38f 	.word	0x0800b38f
 800a7fc:	0800b393 	.word	0x0800b393
 800a800:	0800641d 	.word	0x0800641d
 800a804:	0800a5b3 	.word	0x0800a5b3

0800a808 <__swbuf_r>:
 800a808:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a80a:	460e      	mov	r6, r1
 800a80c:	4614      	mov	r4, r2
 800a80e:	4605      	mov	r5, r0
 800a810:	b118      	cbz	r0, 800a81a <__swbuf_r+0x12>
 800a812:	6a03      	ldr	r3, [r0, #32]
 800a814:	b90b      	cbnz	r3, 800a81a <__swbuf_r+0x12>
 800a816:	f7fc fc53 	bl	80070c0 <__sinit>
 800a81a:	69a3      	ldr	r3, [r4, #24]
 800a81c:	60a3      	str	r3, [r4, #8]
 800a81e:	89a3      	ldrh	r3, [r4, #12]
 800a820:	071a      	lsls	r2, r3, #28
 800a822:	d501      	bpl.n	800a828 <__swbuf_r+0x20>
 800a824:	6923      	ldr	r3, [r4, #16]
 800a826:	b943      	cbnz	r3, 800a83a <__swbuf_r+0x32>
 800a828:	4621      	mov	r1, r4
 800a82a:	4628      	mov	r0, r5
 800a82c:	f000 f82a 	bl	800a884 <__swsetup_r>
 800a830:	b118      	cbz	r0, 800a83a <__swbuf_r+0x32>
 800a832:	f04f 37ff 	mov.w	r7, #4294967295
 800a836:	4638      	mov	r0, r7
 800a838:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a83a:	6823      	ldr	r3, [r4, #0]
 800a83c:	6922      	ldr	r2, [r4, #16]
 800a83e:	b2f6      	uxtb	r6, r6
 800a840:	1a98      	subs	r0, r3, r2
 800a842:	6963      	ldr	r3, [r4, #20]
 800a844:	4637      	mov	r7, r6
 800a846:	4283      	cmp	r3, r0
 800a848:	dc05      	bgt.n	800a856 <__swbuf_r+0x4e>
 800a84a:	4621      	mov	r1, r4
 800a84c:	4628      	mov	r0, r5
 800a84e:	f7ff fa81 	bl	8009d54 <_fflush_r>
 800a852:	2800      	cmp	r0, #0
 800a854:	d1ed      	bne.n	800a832 <__swbuf_r+0x2a>
 800a856:	68a3      	ldr	r3, [r4, #8]
 800a858:	3b01      	subs	r3, #1
 800a85a:	60a3      	str	r3, [r4, #8]
 800a85c:	6823      	ldr	r3, [r4, #0]
 800a85e:	1c5a      	adds	r2, r3, #1
 800a860:	6022      	str	r2, [r4, #0]
 800a862:	701e      	strb	r6, [r3, #0]
 800a864:	6962      	ldr	r2, [r4, #20]
 800a866:	1c43      	adds	r3, r0, #1
 800a868:	429a      	cmp	r2, r3
 800a86a:	d004      	beq.n	800a876 <__swbuf_r+0x6e>
 800a86c:	89a3      	ldrh	r3, [r4, #12]
 800a86e:	07db      	lsls	r3, r3, #31
 800a870:	d5e1      	bpl.n	800a836 <__swbuf_r+0x2e>
 800a872:	2e0a      	cmp	r6, #10
 800a874:	d1df      	bne.n	800a836 <__swbuf_r+0x2e>
 800a876:	4621      	mov	r1, r4
 800a878:	4628      	mov	r0, r5
 800a87a:	f7ff fa6b 	bl	8009d54 <_fflush_r>
 800a87e:	2800      	cmp	r0, #0
 800a880:	d0d9      	beq.n	800a836 <__swbuf_r+0x2e>
 800a882:	e7d6      	b.n	800a832 <__swbuf_r+0x2a>

0800a884 <__swsetup_r>:
 800a884:	b538      	push	{r3, r4, r5, lr}
 800a886:	4b29      	ldr	r3, [pc, #164]	@ (800a92c <__swsetup_r+0xa8>)
 800a888:	4605      	mov	r5, r0
 800a88a:	6818      	ldr	r0, [r3, #0]
 800a88c:	460c      	mov	r4, r1
 800a88e:	b118      	cbz	r0, 800a898 <__swsetup_r+0x14>
 800a890:	6a03      	ldr	r3, [r0, #32]
 800a892:	b90b      	cbnz	r3, 800a898 <__swsetup_r+0x14>
 800a894:	f7fc fc14 	bl	80070c0 <__sinit>
 800a898:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a89c:	0719      	lsls	r1, r3, #28
 800a89e:	d422      	bmi.n	800a8e6 <__swsetup_r+0x62>
 800a8a0:	06da      	lsls	r2, r3, #27
 800a8a2:	d407      	bmi.n	800a8b4 <__swsetup_r+0x30>
 800a8a4:	2209      	movs	r2, #9
 800a8a6:	602a      	str	r2, [r5, #0]
 800a8a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a8ac:	f04f 30ff 	mov.w	r0, #4294967295
 800a8b0:	81a3      	strh	r3, [r4, #12]
 800a8b2:	e033      	b.n	800a91c <__swsetup_r+0x98>
 800a8b4:	0758      	lsls	r0, r3, #29
 800a8b6:	d512      	bpl.n	800a8de <__swsetup_r+0x5a>
 800a8b8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a8ba:	b141      	cbz	r1, 800a8ce <__swsetup_r+0x4a>
 800a8bc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a8c0:	4299      	cmp	r1, r3
 800a8c2:	d002      	beq.n	800a8ca <__swsetup_r+0x46>
 800a8c4:	4628      	mov	r0, r5
 800a8c6:	f7fd fc53 	bl	8008170 <_free_r>
 800a8ca:	2300      	movs	r3, #0
 800a8cc:	6363      	str	r3, [r4, #52]	@ 0x34
 800a8ce:	89a3      	ldrh	r3, [r4, #12]
 800a8d0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a8d4:	81a3      	strh	r3, [r4, #12]
 800a8d6:	2300      	movs	r3, #0
 800a8d8:	6063      	str	r3, [r4, #4]
 800a8da:	6923      	ldr	r3, [r4, #16]
 800a8dc:	6023      	str	r3, [r4, #0]
 800a8de:	89a3      	ldrh	r3, [r4, #12]
 800a8e0:	f043 0308 	orr.w	r3, r3, #8
 800a8e4:	81a3      	strh	r3, [r4, #12]
 800a8e6:	6923      	ldr	r3, [r4, #16]
 800a8e8:	b94b      	cbnz	r3, 800a8fe <__swsetup_r+0x7a>
 800a8ea:	89a3      	ldrh	r3, [r4, #12]
 800a8ec:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a8f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a8f4:	d003      	beq.n	800a8fe <__swsetup_r+0x7a>
 800a8f6:	4621      	mov	r1, r4
 800a8f8:	4628      	mov	r0, r5
 800a8fa:	f000 f88a 	bl	800aa12 <__smakebuf_r>
 800a8fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a902:	f013 0201 	ands.w	r2, r3, #1
 800a906:	d00a      	beq.n	800a91e <__swsetup_r+0x9a>
 800a908:	2200      	movs	r2, #0
 800a90a:	60a2      	str	r2, [r4, #8]
 800a90c:	6962      	ldr	r2, [r4, #20]
 800a90e:	4252      	negs	r2, r2
 800a910:	61a2      	str	r2, [r4, #24]
 800a912:	6922      	ldr	r2, [r4, #16]
 800a914:	b942      	cbnz	r2, 800a928 <__swsetup_r+0xa4>
 800a916:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a91a:	d1c5      	bne.n	800a8a8 <__swsetup_r+0x24>
 800a91c:	bd38      	pop	{r3, r4, r5, pc}
 800a91e:	0799      	lsls	r1, r3, #30
 800a920:	bf58      	it	pl
 800a922:	6962      	ldrpl	r2, [r4, #20]
 800a924:	60a2      	str	r2, [r4, #8]
 800a926:	e7f4      	b.n	800a912 <__swsetup_r+0x8e>
 800a928:	2000      	movs	r0, #0
 800a92a:	e7f7      	b.n	800a91c <__swsetup_r+0x98>
 800a92c:	20000034 	.word	0x20000034

0800a930 <_raise_r>:
 800a930:	291f      	cmp	r1, #31
 800a932:	b538      	push	{r3, r4, r5, lr}
 800a934:	4605      	mov	r5, r0
 800a936:	460c      	mov	r4, r1
 800a938:	d904      	bls.n	800a944 <_raise_r+0x14>
 800a93a:	2316      	movs	r3, #22
 800a93c:	6003      	str	r3, [r0, #0]
 800a93e:	f04f 30ff 	mov.w	r0, #4294967295
 800a942:	bd38      	pop	{r3, r4, r5, pc}
 800a944:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a946:	b112      	cbz	r2, 800a94e <_raise_r+0x1e>
 800a948:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a94c:	b94b      	cbnz	r3, 800a962 <_raise_r+0x32>
 800a94e:	4628      	mov	r0, r5
 800a950:	f000 f830 	bl	800a9b4 <_getpid_r>
 800a954:	4622      	mov	r2, r4
 800a956:	4601      	mov	r1, r0
 800a958:	4628      	mov	r0, r5
 800a95a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a95e:	f000 b817 	b.w	800a990 <_kill_r>
 800a962:	2b01      	cmp	r3, #1
 800a964:	d00a      	beq.n	800a97c <_raise_r+0x4c>
 800a966:	1c59      	adds	r1, r3, #1
 800a968:	d103      	bne.n	800a972 <_raise_r+0x42>
 800a96a:	2316      	movs	r3, #22
 800a96c:	6003      	str	r3, [r0, #0]
 800a96e:	2001      	movs	r0, #1
 800a970:	e7e7      	b.n	800a942 <_raise_r+0x12>
 800a972:	2100      	movs	r1, #0
 800a974:	4620      	mov	r0, r4
 800a976:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a97a:	4798      	blx	r3
 800a97c:	2000      	movs	r0, #0
 800a97e:	e7e0      	b.n	800a942 <_raise_r+0x12>

0800a980 <raise>:
 800a980:	4b02      	ldr	r3, [pc, #8]	@ (800a98c <raise+0xc>)
 800a982:	4601      	mov	r1, r0
 800a984:	6818      	ldr	r0, [r3, #0]
 800a986:	f7ff bfd3 	b.w	800a930 <_raise_r>
 800a98a:	bf00      	nop
 800a98c:	20000034 	.word	0x20000034

0800a990 <_kill_r>:
 800a990:	b538      	push	{r3, r4, r5, lr}
 800a992:	2300      	movs	r3, #0
 800a994:	4d06      	ldr	r5, [pc, #24]	@ (800a9b0 <_kill_r+0x20>)
 800a996:	4604      	mov	r4, r0
 800a998:	4608      	mov	r0, r1
 800a99a:	4611      	mov	r1, r2
 800a99c:	602b      	str	r3, [r5, #0]
 800a99e:	f7f7 fa41 	bl	8001e24 <_kill>
 800a9a2:	1c43      	adds	r3, r0, #1
 800a9a4:	d102      	bne.n	800a9ac <_kill_r+0x1c>
 800a9a6:	682b      	ldr	r3, [r5, #0]
 800a9a8:	b103      	cbz	r3, 800a9ac <_kill_r+0x1c>
 800a9aa:	6023      	str	r3, [r4, #0]
 800a9ac:	bd38      	pop	{r3, r4, r5, pc}
 800a9ae:	bf00      	nop
 800a9b0:	20000514 	.word	0x20000514

0800a9b4 <_getpid_r>:
 800a9b4:	f7f7 ba2f 	b.w	8001e16 <_getpid>

0800a9b8 <_malloc_usable_size_r>:
 800a9b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a9bc:	1f18      	subs	r0, r3, #4
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	bfbc      	itt	lt
 800a9c2:	580b      	ldrlt	r3, [r1, r0]
 800a9c4:	18c0      	addlt	r0, r0, r3
 800a9c6:	4770      	bx	lr

0800a9c8 <__swhatbuf_r>:
 800a9c8:	b570      	push	{r4, r5, r6, lr}
 800a9ca:	460c      	mov	r4, r1
 800a9cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a9d0:	4615      	mov	r5, r2
 800a9d2:	2900      	cmp	r1, #0
 800a9d4:	461e      	mov	r6, r3
 800a9d6:	b096      	sub	sp, #88	@ 0x58
 800a9d8:	da0c      	bge.n	800a9f4 <__swhatbuf_r+0x2c>
 800a9da:	89a3      	ldrh	r3, [r4, #12]
 800a9dc:	2100      	movs	r1, #0
 800a9de:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a9e2:	bf14      	ite	ne
 800a9e4:	2340      	movne	r3, #64	@ 0x40
 800a9e6:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a9ea:	2000      	movs	r0, #0
 800a9ec:	6031      	str	r1, [r6, #0]
 800a9ee:	602b      	str	r3, [r5, #0]
 800a9f0:	b016      	add	sp, #88	@ 0x58
 800a9f2:	bd70      	pop	{r4, r5, r6, pc}
 800a9f4:	466a      	mov	r2, sp
 800a9f6:	f000 f849 	bl	800aa8c <_fstat_r>
 800a9fa:	2800      	cmp	r0, #0
 800a9fc:	dbed      	blt.n	800a9da <__swhatbuf_r+0x12>
 800a9fe:	9901      	ldr	r1, [sp, #4]
 800aa00:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800aa04:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800aa08:	4259      	negs	r1, r3
 800aa0a:	4159      	adcs	r1, r3
 800aa0c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800aa10:	e7eb      	b.n	800a9ea <__swhatbuf_r+0x22>

0800aa12 <__smakebuf_r>:
 800aa12:	898b      	ldrh	r3, [r1, #12]
 800aa14:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800aa16:	079d      	lsls	r5, r3, #30
 800aa18:	4606      	mov	r6, r0
 800aa1a:	460c      	mov	r4, r1
 800aa1c:	d507      	bpl.n	800aa2e <__smakebuf_r+0x1c>
 800aa1e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800aa22:	6023      	str	r3, [r4, #0]
 800aa24:	6123      	str	r3, [r4, #16]
 800aa26:	2301      	movs	r3, #1
 800aa28:	6163      	str	r3, [r4, #20]
 800aa2a:	b003      	add	sp, #12
 800aa2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aa2e:	466a      	mov	r2, sp
 800aa30:	ab01      	add	r3, sp, #4
 800aa32:	f7ff ffc9 	bl	800a9c8 <__swhatbuf_r>
 800aa36:	9f00      	ldr	r7, [sp, #0]
 800aa38:	4605      	mov	r5, r0
 800aa3a:	4639      	mov	r1, r7
 800aa3c:	4630      	mov	r0, r6
 800aa3e:	f7fd fc09 	bl	8008254 <_malloc_r>
 800aa42:	b948      	cbnz	r0, 800aa58 <__smakebuf_r+0x46>
 800aa44:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aa48:	059a      	lsls	r2, r3, #22
 800aa4a:	d4ee      	bmi.n	800aa2a <__smakebuf_r+0x18>
 800aa4c:	f023 0303 	bic.w	r3, r3, #3
 800aa50:	f043 0302 	orr.w	r3, r3, #2
 800aa54:	81a3      	strh	r3, [r4, #12]
 800aa56:	e7e2      	b.n	800aa1e <__smakebuf_r+0xc>
 800aa58:	89a3      	ldrh	r3, [r4, #12]
 800aa5a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800aa5e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aa62:	81a3      	strh	r3, [r4, #12]
 800aa64:	9b01      	ldr	r3, [sp, #4]
 800aa66:	6020      	str	r0, [r4, #0]
 800aa68:	b15b      	cbz	r3, 800aa82 <__smakebuf_r+0x70>
 800aa6a:	4630      	mov	r0, r6
 800aa6c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aa70:	f000 f81e 	bl	800aab0 <_isatty_r>
 800aa74:	b128      	cbz	r0, 800aa82 <__smakebuf_r+0x70>
 800aa76:	89a3      	ldrh	r3, [r4, #12]
 800aa78:	f023 0303 	bic.w	r3, r3, #3
 800aa7c:	f043 0301 	orr.w	r3, r3, #1
 800aa80:	81a3      	strh	r3, [r4, #12]
 800aa82:	89a3      	ldrh	r3, [r4, #12]
 800aa84:	431d      	orrs	r5, r3
 800aa86:	81a5      	strh	r5, [r4, #12]
 800aa88:	e7cf      	b.n	800aa2a <__smakebuf_r+0x18>
	...

0800aa8c <_fstat_r>:
 800aa8c:	b538      	push	{r3, r4, r5, lr}
 800aa8e:	2300      	movs	r3, #0
 800aa90:	4d06      	ldr	r5, [pc, #24]	@ (800aaac <_fstat_r+0x20>)
 800aa92:	4604      	mov	r4, r0
 800aa94:	4608      	mov	r0, r1
 800aa96:	4611      	mov	r1, r2
 800aa98:	602b      	str	r3, [r5, #0]
 800aa9a:	f7f7 fa22 	bl	8001ee2 <_fstat>
 800aa9e:	1c43      	adds	r3, r0, #1
 800aaa0:	d102      	bne.n	800aaa8 <_fstat_r+0x1c>
 800aaa2:	682b      	ldr	r3, [r5, #0]
 800aaa4:	b103      	cbz	r3, 800aaa8 <_fstat_r+0x1c>
 800aaa6:	6023      	str	r3, [r4, #0]
 800aaa8:	bd38      	pop	{r3, r4, r5, pc}
 800aaaa:	bf00      	nop
 800aaac:	20000514 	.word	0x20000514

0800aab0 <_isatty_r>:
 800aab0:	b538      	push	{r3, r4, r5, lr}
 800aab2:	2300      	movs	r3, #0
 800aab4:	4d05      	ldr	r5, [pc, #20]	@ (800aacc <_isatty_r+0x1c>)
 800aab6:	4604      	mov	r4, r0
 800aab8:	4608      	mov	r0, r1
 800aaba:	602b      	str	r3, [r5, #0]
 800aabc:	f7f7 fa20 	bl	8001f00 <_isatty>
 800aac0:	1c43      	adds	r3, r0, #1
 800aac2:	d102      	bne.n	800aaca <_isatty_r+0x1a>
 800aac4:	682b      	ldr	r3, [r5, #0]
 800aac6:	b103      	cbz	r3, 800aaca <_isatty_r+0x1a>
 800aac8:	6023      	str	r3, [r4, #0]
 800aaca:	bd38      	pop	{r3, r4, r5, pc}
 800aacc:	20000514 	.word	0x20000514

0800aad0 <_init>:
 800aad0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aad2:	bf00      	nop
 800aad4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aad6:	bc08      	pop	{r3}
 800aad8:	469e      	mov	lr, r3
 800aada:	4770      	bx	lr

0800aadc <_fini>:
 800aadc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aade:	bf00      	nop
 800aae0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aae2:	bc08      	pop	{r3}
 800aae4:	469e      	mov	lr, r3
 800aae6:	4770      	bx	lr
