Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 14:42:01 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/UniformILPNew/iir_sos16_UniformILPNew_74_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 Delay1No21_instance/Y_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.424ns  (logic 0.976ns (28.505%)  route 2.448ns (71.495%))
  Logic Levels:           9  (CARRY8=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 5.685 - 4.000 ) 
    Source Clock Delay      (SCD):    2.229ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.278ns (routing 0.170ns, distribution 1.108ns)
  Clock Net Delay (Destination): 1.025ns (routing 0.155ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=14005, routed)       1.278     2.229    Delay1No21_instance/clk_IBUF_BUFG
    SLICE_X146Y467       FDCE                                         r  Delay1No21_instance/Y_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y467       FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.308 r  Delay1No21_instance/Y_reg[25]/Q
                         net (fo=6, routed)           0.806     3.114    Delay1No20_instance/Y_reg[33]_0[25]
    SLICE_X126Y452       LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.091     3.205 r  Delay1No20_instance/geqOp_carry__0_i_12/O
                         net (fo=1, routed)           0.014     3.219    Sum1_0_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[4]
    SLICE_X126Y452       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     3.375 r  Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.401    Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X126Y453       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.453 r  Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.211     3.664    Delay1No21_instance/CO[0]
    SLICE_X126Y454       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.097     3.761 f  Delay1No21_instance/shiftedFracY_d1[12]_i_4/O
                         net (fo=3, routed)           0.361     4.122    Delay1No20_instance/Y_reg[23]_0[0]
    SLICE_X128Y455       LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088     4.210 f  Delay1No20_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.100     4.310    Delay1No20_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X128Y454       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.123     4.433 r  Delay1No20_instance/shiftedFracY_d1[45]_i_4/O
                         net (fo=31, routed)          0.392     4.825    Delay1No21_instance/Y_reg[23]_0
    SLICE_X126Y453       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088     4.913 r  Delay1No21_instance/shiftedFracY_d1[41]_i_3/O
                         net (fo=4, routed)           0.315     5.228    Delay1No21_instance/shiftedFracY_d1_reg[38][10]
    SLICE_X125Y446       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     5.378 r  Delay1No21_instance/shiftedFracY_d1[33]_i_4/O
                         net (fo=2, routed)           0.164     5.542    Delay1No20_instance/Y_reg[26]_0[10]
    SLICE_X126Y446       LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.052     5.594 r  Delay1No20_instance/shiftedFracY_d1[33]_i_1/O
                         net (fo=1, routed)           0.059     5.653    Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY[22]
    SLICE_X126Y446       FDRE                                         r  Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=14005, routed)       1.025     5.685    Sum1_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X126Y446       FDRE                                         r  Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[33]/C
                         clock pessimism              0.362     6.046    
                         clock uncertainty           -0.035     6.011    
    SLICE_X126Y446       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     6.036    Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[33]
  -------------------------------------------------------------------
                         required time                          6.036    
                         arrival time                          -5.653    
  -------------------------------------------------------------------
                         slack                                  0.383    




