library IEEE;
use IEEE.STD_LOGIC.1164.all;

entity Mux2_1 is
	port( dataln  : in std_logic_vector(3 downto 0);
			sel     : in std_logic_vector(1 downto 0);
			dataOut : out std_logic);
end Mux2_1;

architecture BehavProcess of Mux2_1 is
begin
	
	process(sel, dataln)
	begin 
		if(sel="00") then
			dataOut <= dataln(0);
		elsif(sel="01") then 
			dataOut <= dataln(1);
		elsif(sel="10") then
			dataOut <= dataln(2);
		else
			dataOut <= dataln(3);
		end if;
	end process;
end BehavProcess;
	
