{
  "ecosystem": "homebrew",
  "name": "uhdm",
  "description": "Universal Hardware Data Model, modeling of the SystemVerilog Object Model",
  "version": "1.86",
  "homepage": "https://github.com/chipsalliance/UHDM",
  "repository": {
    "platform": "github",
    "owner": "chipsalliance",
    "repo": "UHDM",
    "subpath": null
  },
  "install_count_30d": 13,
  "data_availability": "available",
  "unavailable_reason": null,
  "scores": {
    "overall": 64.6,
    "grade": "D",
    "percentile": null,
    "risk_tier": "conditional",
    "update_urgency": "low",
    "confidence": "high",
    "confidence_factors": [],
    "project_age_band": "mature",
    "security": {
      "score": 68.0,
      "weight": 30,
      "key_factors": [
        "Weak code review",
        "Weak branch protection"
      ]
    },
    "maintenance": {
      "score": 75.47945892713486,
      "weight": 25,
      "key_factors": []
    },
    "community": {
      "score": 70.0,
      "weight": 15,
      "key_factors": []
    },
    "bus_factor": {
      "score": 20.2,
      "weight": 10,
      "key_factors": [
        "Low contributor diversity (Scorecard)",
        "Project may be unmaintained (Scorecard)"
      ]
    },
    "documentation": {
      "score": 43.5,
      "weight": 10,
      "key_factors": []
    },
    "stability": {
      "score": 85.0,
      "weight": 10,
      "key_factors": []
    }
  },
  "github_data": {
    "repo": {
      "owner": "chipsalliance",
      "name": "UHDM",
      "description": "Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, Visitor and Listener. Used as a compiled interchange format in between SystemVerilog tools. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX",
      "stars": 240,
      "forks": 43,
      "open_issues": 14,
      "watchers": 240,
      "created_at": "2019-12-13T04:25:50Z",
      "updated_at": "2026-01-06T16:26:43Z",
      "pushed_at": "2025-09-06T21:29:00Z",
      "default_branch": "master",
      "license": "Apache-2.0",
      "language": "C++",
      "topics": [
        "ieee-standard",
        "listener",
        "serialization",
        "systemverilog",
        "vpi-api",
        "vpi-interface"
      ],
      "is_archived": false,
      "is_fork": false,
      "has_discussions": true,
      "is_deprecated": false
    },
    "contributors": {
      "total_contributors": 22,
      "active_contributors_6mo": 1,
      "top_contributor_pct": 77.1,
      "contributors_over_5pct": 3,
      "contributors_prev_6mo": 5,
      "contributor_trend": "declining",
      "first_time_contributors_6mo": 0,
      "contributor_entropy": 1.27
    },
    "commits": {
      "last_commit_date": "2025-09-06T21:29:00Z",
      "commits_last_6mo": 27,
      "commits_last_year": 61
    },
    "issues": {
      "open_issues": 14,
      "closed_issues_6mo": 3,
      "avg_response_time_hours": 3.0,
      "avg_close_time_hours": 8469.9,
      "good_first_issue_count": 0,
      "regression_issue_count": 0
    },
    "prs": {
      "open_prs": 0,
      "merged_prs_6mo": 10,
      "closed_prs_6mo": 11,
      "stale_prs": 0,
      "avg_merge_time_hours": null
    },
    "releases": {
      "total_releases": 4,
      "releases_last_year": 2,
      "last_release_date": "2025-08-30T03:52:33Z",
      "latest_version": "v1.86",
      "has_signed_releases": false,
      "prerelease_ratio": 0.0
    },
    "security": {
      "has_security_md": false,
      "has_security_policy": false,
      "signed_commits_pct": 45.0,
      "has_dependabot": false,
      "has_codeql": false,
      "has_security_ci": false,
      "has_snyk": false,
      "has_renovate": false,
      "has_trivy": false,
      "has_semgrep": false,
      "slsa_level": null,
      "has_sigstore": false,
      "has_sbom": false,
      "has_reproducible_builds": false,
      "known_cves": 0,
      "vulnerable_deps": 0,
      "cve_history": {
        "total_cves": 0,
        "cves": [],
        "avg_days_to_patch": null,
        "has_unpatched": false
      }
    },
    "files": {
      "has_readme": true,
      "readme_size_bytes": 10932,
      "has_license": true,
      "has_changelog": false,
      "has_contributing": false,
      "has_code_of_conduct": false,
      "has_codeowners": false,
      "has_governance": false,
      "has_docs_dir": false,
      "has_examples_dir": false,
      "has_tests_dir": true,
      "has_ci_config": true,
      "has_issue_templates": false,
      "has_pr_template": false,
      "has_funding": false
    },
    "ci": {
      "has_github_actions": true,
      "workflow_count": 1,
      "recent_runs_pass_rate": 68.0,
      "has_tests_workflow": false,
      "has_lint_workflow": false,
      "has_security_workflow": false,
      "has_release_workflow": false,
      "has_multi_platform": true
    }
  },
  "llm_assessments": {
    "readme": {
      "clarity": 6,
      "installation": 8,
      "quick_start": 4,
      "examples": 7,
      "configuration": 5,
      "troubleshooting": 2,
      "overall": 5,
      "summary": "The README provides detailed information about the UHDM package, but its complexity and lack of clear structure make it difficult for new users to quickly understand how to use it.",
      "top_issue": "Lack of a concise and easy-to-follow quick start guide"
    },
    "security": {
      "overall_score": 7,
      "injection_risks": [],
      "input_validation_score": 5,
      "secrets_found": [],
      "critical_findings": [],
      "summary": "The provided SystemVerilog VPI extensions header file does not exhibit any critical security vulnerabilities, but lacks input validation and may be vulnerable to issues outside of the given code snippet."
    },
    "sentiment": {
      "sentiment": "neutral",
      "frustration_level": 3,
      "maintainer_responsiveness": "active",
      "common_complaints": [],
      "praise_themes": [
        "Maintaining compatibility with Surelog",
        "Efficient backtracking implementation"
      ],
      "abandonment_signals": false,
      "summary": "The community is actively engaged, focusing on maintaining compatibility and improving functionality without significant complaints or signs of abandonment."
    },
    "communication": {
      "helpfulness": 7,
      "clarity": 8,
      "patience": 9,
      "technical_depth": 8,
      "welcomingness": 8,
      "communication_style": "good",
      "red_flags": [],
      "summary": "Maintainer responses are generally clear and helpful, showing a good level of technical depth and patience."
    },
    "maintenance": {
      "status": "maintained",
      "confidence": 7,
      "concerns": [
        "Low number of contributors",
        "No open PRs"
      ],
      "positive_signals": [
        "Recent commits and releases",
        "Moderate number of merged PRs in the past six months"
      ],
      "summary": "The package is maintained with recent activity, but could benefit from more contributor involvement."
    },
    "changelog": null,
    "governance": null
  },
  "supply_chain": null,
  "aggregator_data": {
    "scorecard": {
      "overall_score": 4.1,
      "score_date": "2025-12-29T00:00:00Z",
      "checks": {
        "Maintained": 0.0,
        "Code-Review": 0.0,
        "Dangerous-Workflow": 10.0,
        "Packaging": -1.0,
        "Token-Permissions": 0.0,
        "CII-Best-Practices": 0.0,
        "Binary-Artifacts": 10.0,
        "Pinned-Dependencies": 0.0,
        "Fuzzing": 0.0,
        "License": 10.0,
        "Vulnerabilities": 10.0,
        "Signed-Releases": -1.0,
        "Branch-Protection": 0.0,
        "Security-Policy": 10.0,
        "SAST": 0.0
      },
      "code_review_score": 0.0,
      "maintained_score": 0.0,
      "branch_protection_score": 0.0,
      "dangerous_workflow_score": 10.0,
      "token_permissions_score": 0.0,
      "fuzzing_enabled": false,
      "sast_enabled": false,
      "cii_badge": false
    },
    "project_metrics": {
      "stars": 239,
      "forks": 42,
      "open_issues": 14,
      "license": "Apache-2.0",
      "description": "Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, Visitor and Listener. Used as a compiled interchange format in between SystemVerilog tools. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX",
      "oss_fuzz_line_count": null,
      "oss_fuzz_line_cover_count": null
    },
    "dependency_graph": null,
    "slsa_attestation": false,
    "slsa_level": null,
    "fetched_at": "2026-01-07T20:49:52.086755Z",
    "sources_available": [
      "deps.dev:project"
    ]
  },
  "analysis_summary": {
    "maintenance_status": "maintained",
    "security_summary": "No issues",
    "doc_summary": "The README provides detailed information about the UHDM package, but its complexity and lack of clear structure make it difficult for new users to quickly understand how to use it.",
    "concerns": [
      "Low number of contributors",
      "No open PRs",
      "Docs: Lack of a concise and easy-to-follow quick start guide",
      "Weak branch protection settings"
    ],
    "highlights": [
      "Recent commits and releases",
      "Moderate number of merged PRs in the past six months",
      "Actively maintained",
      "CI/CD configured"
    ],
    "community_sentiment": "neutral",
    "communication_style": "good",
    "scorecard_score": 4.1
  },
  "analyzed_at": "2026-01-07T20:51:01.492159Z",
  "data_fetched_at": "2026-01-07T20:51:01.492160Z"
}