<profile>

<section name = "Vivado HLS Report for 'operator_mul_assign_float'" level="0">
<item name = "Date">Sat Aug  1 17:20:04 2020
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">deblur_IP</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 7.256, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">9, 9, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 8</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 16, 982, 2064</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 18</column>
<column name="Register">-, -, 266, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 7, 1, 3</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="WienerDeblur_faddibs_U121">WienerDeblur_faddibs, 0, 2, 205, 390</column>
<column name="WienerDeblur_fmuljbC_U122">WienerDeblur_fmuljbC, 0, 3, 143, 321</column>
<column name="WienerDeblur_fmuljbC_U123">WienerDeblur_fmuljbC, 0, 3, 143, 321</column>
<column name="WienerDeblur_fmuljbC_U124">WienerDeblur_fmuljbC, 0, 3, 143, 321</column>
<column name="WienerDeblur_fmuljbC_U125">WienerDeblur_fmuljbC, 0, 3, 143, 321</column>
<column name="WienerDeblur_fsubbkb_U120">WienerDeblur_fsubbkb, 0, 2, 205, 390</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_subdone">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="p_z_M_imag_blk_n">9, 2, 1, 2</column>
<column name="p_z_M_real_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="complex_M_imag_read_reg_84">32, 0, 32, 0</column>
<column name="complex_M_real_read_reg_90">32, 0, 32, 0</column>
<column name="p_t_imag_reg_102">32, 0, 32, 0</column>
<column name="p_t_real_reg_96">32, 0, 32, 0</column>
<column name="tmp_2_reg_118">32, 0, 32, 0</column>
<column name="tmp_3_reg_123">32, 0, 32, 0</column>
<column name="tmp_reg_108">32, 0, 32, 0</column>
<column name="tmp_s_reg_113">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, operator*=&lt;float&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, operator*=&lt;float&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, operator*=&lt;float&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, operator*=&lt;float&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, operator*=&lt;float&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, operator*=&lt;float&gt;, return value</column>
<column name="ap_ce">in, 1, ap_ctrl_hs, operator*=&lt;float&gt;, return value</column>
<column name="ap_return_0">out, 32, ap_ctrl_hs, operator*=&lt;float&gt;, return value</column>
<column name="ap_return_1">out, 32, ap_ctrl_hs, operator*=&lt;float&gt;, return value</column>
<column name="p_z_M_real_blk_n">out, 1, ap_ctrl_hs, operator*=&lt;float&gt;, return value</column>
<column name="p_z_M_imag_blk_n">out, 1, ap_ctrl_hs, operator*=&lt;float&gt;, return value</column>
<column name="p_z_M_real_dout">in, 32, ap_fifo, p_z_M_real, pointer</column>
<column name="p_z_M_real_empty_n">in, 1, ap_fifo, p_z_M_real, pointer</column>
<column name="p_z_M_real_read">out, 1, ap_fifo, p_z_M_real, pointer</column>
<column name="p_z_M_imag_dout">in, 32, ap_fifo, p_z_M_imag, pointer</column>
<column name="p_z_M_imag_empty_n">in, 1, ap_fifo, p_z_M_imag, pointer</column>
<column name="p_z_M_imag_read">out, 1, ap_fifo, p_z_M_imag, pointer</column>
<column name="complex_float_M_real_read">in, 32, ap_none, complex_float_M_real_read, scalar</column>
<column name="complex_float_M_imag_read">in, 32, ap_none, complex_float_M_imag_read, scalar</column>
</table>
</item>
</section>
</profile>
