<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Apr 23 09:02:16 2019" VIVADOVERSION="2017.4">

  <SYSTEMINFO ARCH="artix7" DEVICE="7a100t" NAME="mulx8" PACKAGE="fgg484" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" LEFT="7" NAME="a" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mul_0" PORT="a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="b" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mul_0" PORT="b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="c" RIGHT="0" SIGIS="undef" SIGNAME="mul_0_c">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mul_0" PORT="c"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE FULLNAME="/mul_0" HWVERSION="1.0" INSTANCE="mul_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mul" VLNV="CSE:CSE:mul:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="mulx8_mul_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="a" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="b" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="c" RIGHT="0" SIGIS="undef" SIGNAME="mul_0_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
