============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Daggal
   Run Date =   Wed May 15 17:05:29 2024

   Run on =     DESKTOP-I7CAGU2
============================================================
RUN-1002 : start command "open_project CortexM0_SoC.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(89)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file ../../al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../al_ip/RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(1360)
HDL-1007 : analyze verilog file ../../../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../../../rtl/smg.v
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../../rtl/HDMI/DVITransmitter.enc.vhd(13)
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../../rtl/HDMI/video_driver.v
HDL-5007 WARNING: redeclaration of ANSI port 'data_req' is not allowed in ../../../rtl/HDMI/video_driver.v(39)
HDL-1007 : analyze verilog file ../../../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../../../rtl/DDR/sdram_cmd.v' in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../../../rtl/DDR/sdram_ctrl.v' in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../../../rtl/DDR/sdram_data.v' in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SD.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Bayer2RGB.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_HistEQ.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_PINTO.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/Bayer2RGB.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/PINTO.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/line_shift.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/line_shift_5x5.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/med_filter_proc.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/vip_matrix_generate_3x3_8bit.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/vip_matrix_generate_5x5_8bit.v
HDL-1007 : analyze verilog file ../../../rtl/UART/UART_RX.v
HDL-1007 : analyze verilog file ../../../rtl/UART/UART_TX.v
HDL-1007 : analyze verilog file ../../../rtl/UART/clkuart_pwm.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_MedFilter.v
HDL-1007 : analyze verilog file ../../../rtl/UART/FIFO.v
RUN-1001 : Project manager successfully analyzed 56 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/CortexM0_SoC_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db ../syn_1/CortexM0_SoC_gate.db" in  1.633368s wall, 1.593750s user + 0.046875s system = 1.640625s CPU (100.4%)

RUN-1004 : used memory is 273 MB, reserved memory is 248 MB, peak memory is 278 MB
RUN-1002 : start command "read_sdc ../../sysclk_adc.sdc"
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_ports System_clk"
RUN-1002 : start command "get_nets pixel_clk"
RUN-1002 : start command "create_generated_clock -name pclk -source  -master_clock System_clk -multiply_by 1 "
RUN-1002 : start command "get_ports System_clk"
RUN-1002 : start command "get_nets pixel_clk_5x"
RUN-1002 : start command "create_generated_clock -name sclk5 -source  -master_clock System_clk -multiply_by 5 "
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb(med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb_syn_1)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[10]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[10]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[10]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[10]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: u3_hdmi_tx/PXLCLK_5X_I(u3_hdmi_tx/PXLCLK_5X_I_syn_1)
SYN-1001 : 	kept net: u_logic/SCLK(u_logic/SCLK_syn_1)
RUN-1104 : Import SDC file ../../sysclk_adc.sdc finished, there are 79 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net PIXEL_PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref driven by BUFG (305 clock/control pins, 1 other pins).
SYN-4027 : Net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb is clkc1 of pll PIXEL_PLL_inst/pll_inst.
SYN-4027 : Net u3_hdmi_tx/PXLCLK_5X_I is clkc2 of pll PIXEL_PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PIXEL_PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PIXEL_PLL_inst/pll_inst.
SYN-4027 : Net u_logic/SCLK is clkc1 of pll PLL_inst/pll_inst.
SYN-4027 : Net SD_CLK_dup_1 is clkc2 of pll PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PLL_inst/pll_inst.
SYN-4027 : Net sdram_rw_top_inst/clk_sdram is clkc1 of pll SDRAM_PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll SDRAM_PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll SDRAM_PLL_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drives clk pins.
SYN-4024 : Net "SEG_Interface/smg_inst/cnt_1ms[0]" drives clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net PIXEL_PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net SD_CLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net SEG_Interface/smg_inst/cnt_1ms[0] as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net System_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/clk_sdram as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref as clock net
SYN-4025 : Tag rtl::Net u3_hdmi_tx/PXLCLK_5X_I as clock net
SYN-4025 : Tag rtl::Net u_logic/SCLK as clock net
SYN-4026 : Tagged 12 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
SYN-4015 : Create BUFG instance for clk Net SEG_Interface/smg_inst/cnt_1ms[0] to drive 2 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 11686 instances
RUN-0007 : 7046 luts, 3689 seqs, 512 mslices, 283 lslices, 115 pads, 24 brams, 3 dsps
RUN-1001 : There are total 12854 nets
RUN-1001 : 7522 nets have 2 pins
RUN-1001 : 3931 nets have [3 - 5] pins
RUN-1001 : 873 nets have [6 - 10] pins
RUN-1001 : 295 nets have [11 - 20] pins
RUN-1001 : 224 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     983     
RUN-1001 :   No   |  No   |  Yes  |    1458     
RUN-1001 :   No   |  Yes  |  No   |     89      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     377     
RUN-1001 :   Yes  |  Yes  |  No   |     11      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    40   |  52   |     80     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 175
PHY-3001 : Initial placement ...
PHY-3001 : design contains 11682 instances, 7046 luts, 3689 seqs, 795 slices, 170 macros(795 instances: 512 mslices 283 lslices)
PHY-3001 : Huge net cpuresetn with 1172 pins
PHY-0007 : Cell area utilization is 44%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 52796, tnet num: 12806, tinst num: 11682, tnode num: 63456, tedge num: 84962.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.174567s wall, 1.171875s user + 0.000000s system = 1.171875s CPU (99.8%)

RUN-1004 : used memory is 396 MB, reserved memory is 374 MB, peak memory is 396 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12806 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.577276s wall, 1.562500s user + 0.015625s system = 1.578125s CPU (100.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.08297e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 11682.
PHY-3001 : Level 1 #clusters 1634.
PHY-3001 : End clustering;  0.073608s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (84.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 44%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 849707, overlap = 403.125
PHY-3002 : Step(2): len = 732230, overlap = 421
PHY-3002 : Step(3): len = 563349, overlap = 509.312
PHY-3002 : Step(4): len = 480053, overlap = 585.344
PHY-3002 : Step(5): len = 396099, overlap = 625.438
PHY-3002 : Step(6): len = 337924, overlap = 661.844
PHY-3002 : Step(7): len = 292699, overlap = 735.406
PHY-3002 : Step(8): len = 265975, overlap = 770.844
PHY-3002 : Step(9): len = 235797, overlap = 799.062
PHY-3002 : Step(10): len = 220306, overlap = 820.125
PHY-3002 : Step(11): len = 197216, overlap = 849.219
PHY-3002 : Step(12): len = 181335, overlap = 869.281
PHY-3002 : Step(13): len = 168126, overlap = 885.156
PHY-3002 : Step(14): len = 164986, overlap = 892.125
PHY-3002 : Step(15): len = 154895, overlap = 905.531
PHY-3002 : Step(16): len = 153443, overlap = 907.438
PHY-3002 : Step(17): len = 134918, overlap = 940.969
PHY-3002 : Step(18): len = 129786, overlap = 946.719
PHY-3002 : Step(19): len = 117693, overlap = 979.312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.48364e-06
PHY-3002 : Step(20): len = 124255, overlap = 945.844
PHY-3002 : Step(21): len = 159390, overlap = 872.031
PHY-3002 : Step(22): len = 168346, overlap = 824.062
PHY-3002 : Step(23): len = 173128, overlap = 785.344
PHY-3002 : Step(24): len = 172578, overlap = 773.969
PHY-3002 : Step(25): len = 174479, overlap = 730.844
PHY-3002 : Step(26): len = 172540, overlap = 715.156
PHY-3002 : Step(27): len = 172343, overlap = 723.188
PHY-3002 : Step(28): len = 170591, overlap = 717.375
PHY-3002 : Step(29): len = 170205, overlap = 708.5
PHY-3002 : Step(30): len = 169216, overlap = 710.094
PHY-3002 : Step(31): len = 168695, overlap = 699.531
PHY-3002 : Step(32): len = 166901, overlap = 699.031
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.96728e-06
PHY-3002 : Step(33): len = 181913, overlap = 667.344
PHY-3002 : Step(34): len = 197964, overlap = 613.688
PHY-3002 : Step(35): len = 207190, overlap = 573.781
PHY-3002 : Step(36): len = 211347, overlap = 558.438
PHY-3002 : Step(37): len = 210159, overlap = 555.281
PHY-3002 : Step(38): len = 208549, overlap = 552.906
PHY-3002 : Step(39): len = 206445, overlap = 548.969
PHY-3002 : Step(40): len = 204896, overlap = 544.094
PHY-3002 : Step(41): len = 203149, overlap = 549.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.93457e-06
PHY-3002 : Step(42): len = 219521, overlap = 508.125
PHY-3002 : Step(43): len = 234466, overlap = 492.938
PHY-3002 : Step(44): len = 240052, overlap = 477.812
PHY-3002 : Step(45): len = 243057, overlap = 472.625
PHY-3002 : Step(46): len = 239994, overlap = 474.219
PHY-3002 : Step(47): len = 238583, overlap = 465.375
PHY-3002 : Step(48): len = 238040, overlap = 486.75
PHY-3002 : Step(49): len = 237329, overlap = 488.719
PHY-3002 : Step(50): len = 237016, overlap = 481.188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.18691e-05
PHY-3002 : Step(51): len = 258979, overlap = 445.188
PHY-3002 : Step(52): len = 274730, overlap = 417.75
PHY-3002 : Step(53): len = 280155, overlap = 412.312
PHY-3002 : Step(54): len = 282090, overlap = 402.25
PHY-3002 : Step(55): len = 281105, overlap = 393.406
PHY-3002 : Step(56): len = 280067, overlap = 402.406
PHY-3002 : Step(57): len = 279110, overlap = 408.656
PHY-3002 : Step(58): len = 278535, overlap = 420.875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.37383e-05
PHY-3002 : Step(59): len = 301074, overlap = 389.188
PHY-3002 : Step(60): len = 317181, overlap = 336.719
PHY-3002 : Step(61): len = 323418, overlap = 289.969
PHY-3002 : Step(62): len = 327976, overlap = 289.75
PHY-3002 : Step(63): len = 329339, overlap = 284.906
PHY-3002 : Step(64): len = 329112, overlap = 280.406
PHY-3002 : Step(65): len = 326493, overlap = 280.375
PHY-3002 : Step(66): len = 325360, overlap = 271.938
PHY-3002 : Step(67): len = 325996, overlap = 275.969
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.74765e-05
PHY-3002 : Step(68): len = 349886, overlap = 245.625
PHY-3002 : Step(69): len = 366379, overlap = 225.688
PHY-3002 : Step(70): len = 371127, overlap = 197.75
PHY-3002 : Step(71): len = 374184, overlap = 185.625
PHY-3002 : Step(72): len = 374147, overlap = 186.375
PHY-3002 : Step(73): len = 374850, overlap = 186.625
PHY-3002 : Step(74): len = 373452, overlap = 197.219
PHY-3002 : Step(75): len = 373599, overlap = 186.344
PHY-3002 : Step(76): len = 373465, overlap = 182.844
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 9.4953e-05
PHY-3002 : Step(77): len = 396452, overlap = 188.094
PHY-3002 : Step(78): len = 409910, overlap = 177.094
PHY-3002 : Step(79): len = 412500, overlap = 156.688
PHY-3002 : Step(80): len = 414745, overlap = 149.062
PHY-3002 : Step(81): len = 416224, overlap = 150.938
PHY-3002 : Step(82): len = 418131, overlap = 145.719
PHY-3002 : Step(83): len = 417087, overlap = 141.281
PHY-3002 : Step(84): len = 416510, overlap = 146.812
PHY-3002 : Step(85): len = 415385, overlap = 146.688
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000189906
PHY-3002 : Step(86): len = 432226, overlap = 133.25
PHY-3002 : Step(87): len = 443599, overlap = 127.469
PHY-3002 : Step(88): len = 445820, overlap = 131.531
PHY-3002 : Step(89): len = 448461, overlap = 129.156
PHY-3002 : Step(90): len = 454272, overlap = 113
PHY-3002 : Step(91): len = 458245, overlap = 109.344
PHY-3002 : Step(92): len = 456888, overlap = 109.5
PHY-3002 : Step(93): len = 456041, overlap = 102.062
PHY-3002 : Step(94): len = 455403, overlap = 99.8125
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000379812
PHY-3002 : Step(95): len = 464267, overlap = 92.9062
PHY-3002 : Step(96): len = 471046, overlap = 88.75
PHY-3002 : Step(97): len = 475176, overlap = 84.5938
PHY-3002 : Step(98): len = 478152, overlap = 82.6562
PHY-3002 : Step(99): len = 480976, overlap = 82.6562
PHY-3002 : Step(100): len = 482514, overlap = 85.25
PHY-3002 : Step(101): len = 482707, overlap = 83.125
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000744099
PHY-3002 : Step(102): len = 489222, overlap = 81.8438
PHY-3002 : Step(103): len = 494787, overlap = 72.5625
PHY-3002 : Step(104): len = 497116, overlap = 71.3125
PHY-3002 : Step(105): len = 498225, overlap = 69.625
PHY-3002 : Step(106): len = 499887, overlap = 71.75
PHY-3002 : Step(107): len = 501434, overlap = 67.3125
PHY-3002 : Step(108): len = 502356, overlap = 67.0625
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00141333
PHY-3002 : Step(109): len = 505596, overlap = 67.5
PHY-3002 : Step(110): len = 508394, overlap = 67.375
PHY-3002 : Step(111): len = 510319, overlap = 69
PHY-3002 : Step(112): len = 511865, overlap = 69
PHY-3002 : Step(113): len = 513176, overlap = 68.6875
PHY-3002 : Step(114): len = 514071, overlap = 68.75
PHY-3002 : Step(115): len = 514593, overlap = 66.0625
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00255667
PHY-3002 : Step(116): len = 516646, overlap = 68.25
PHY-3002 : Step(117): len = 519961, overlap = 64
PHY-3002 : Step(118): len = 521939, overlap = 65.75
PHY-3002 : Step(119): len = 523303, overlap = 65.125
PHY-3002 : Step(120): len = 524568, overlap = 64.6562
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018620s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (251.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/12854.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 670752, over cnt = 1464(4%), over = 7210, worst = 29
PHY-1001 : End global iterations;  0.586089s wall, 0.890625s user + 0.125000s system = 1.015625s CPU (173.3%)

PHY-1001 : Congestion index: top1 = 84.01, top5 = 64.17, top10 = 54.24, top15 = 47.99.
PHY-3001 : End congestion estimation;  0.751257s wall, 1.046875s user + 0.125000s system = 1.171875s CPU (156.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12806 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.469224s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (99.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000226075
PHY-3002 : Step(121): len = 563205, overlap = 16.5
PHY-3002 : Step(122): len = 561593, overlap = 19.625
PHY-3002 : Step(123): len = 559434, overlap = 18.1562
PHY-3002 : Step(124): len = 557614, overlap = 19.4375
PHY-3002 : Step(125): len = 556326, overlap = 19.5938
PHY-3002 : Step(126): len = 554978, overlap = 16.5938
PHY-3002 : Step(127): len = 553061, overlap = 15.9062
PHY-3002 : Step(128): len = 549931, overlap = 17.7188
PHY-3002 : Step(129): len = 546662, overlap = 14.5938
PHY-3002 : Step(130): len = 542631, overlap = 16.3125
PHY-3002 : Step(131): len = 539050, overlap = 15.6875
PHY-3002 : Step(132): len = 534834, overlap = 15.625
PHY-3002 : Step(133): len = 530674, overlap = 14.6875
PHY-3002 : Step(134): len = 528140, overlap = 15.75
PHY-3002 : Step(135): len = 525480, overlap = 18.0625
PHY-3002 : Step(136): len = 522446, overlap = 18
PHY-3002 : Step(137): len = 520168, overlap = 18.7188
PHY-3002 : Step(138): len = 518549, overlap = 22.75
PHY-3002 : Step(139): len = 516860, overlap = 25.1562
PHY-3002 : Step(140): len = 514481, overlap = 23.25
PHY-3002 : Step(141): len = 513170, overlap = 25.2812
PHY-3002 : Step(142): len = 511778, overlap = 24.6562
PHY-3002 : Step(143): len = 510446, overlap = 24.9062
PHY-3002 : Step(144): len = 509467, overlap = 24.9062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00045215
PHY-3002 : Step(145): len = 511001, overlap = 22.5938
PHY-3002 : Step(146): len = 514049, overlap = 19.7812
PHY-3002 : Step(147): len = 517147, overlap = 18.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000904299
PHY-3002 : Step(148): len = 519149, overlap = 19.25
PHY-3002 : Step(149): len = 531360, overlap = 13.8438
PHY-3002 : Step(150): len = 536333, overlap = 13.8438
PHY-3002 : Step(151): len = 536605, overlap = 14.25
PHY-3002 : Step(152): len = 536609, overlap = 14.7812
PHY-3002 : Step(153): len = 536932, overlap = 15.5
PHY-3002 : Step(154): len = 536838, overlap = 15.75
PHY-3002 : Step(155): len = 536298, overlap = 16.75
PHY-3002 : Step(156): len = 536573, overlap = 16
PHY-3002 : Step(157): len = 537003, overlap = 16.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0018086
PHY-3002 : Step(158): len = 537693, overlap = 17.4688
PHY-3002 : Step(159): len = 538097, overlap = 16.8438
PHY-3002 : Step(160): len = 539618, overlap = 17.3125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 103/12854.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 643352, over cnt = 1944(5%), over = 7882, worst = 46
PHY-1001 : End global iterations;  0.787114s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (170.7%)

PHY-1001 : Congestion index: top1 = 78.17, top5 = 59.43, top10 = 51.49, top15 = 46.74.
PHY-3001 : End congestion estimation;  0.991218s wall, 1.546875s user + 0.000000s system = 1.546875s CPU (156.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12806 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.485498s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (99.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000312958
PHY-3002 : Step(161): len = 551977, overlap = 136.344
PHY-3002 : Step(162): len = 551509, overlap = 118.438
PHY-3002 : Step(163): len = 548012, overlap = 99
PHY-3002 : Step(164): len = 546730, overlap = 83.9375
PHY-3002 : Step(165): len = 546644, overlap = 83.8438
PHY-3002 : Step(166): len = 545548, overlap = 78.125
PHY-3002 : Step(167): len = 544437, overlap = 74.6875
PHY-3002 : Step(168): len = 543295, overlap = 72.9375
PHY-3002 : Step(169): len = 540984, overlap = 70.0938
PHY-3002 : Step(170): len = 538429, overlap = 67.7812
PHY-3002 : Step(171): len = 535695, overlap = 72.1562
PHY-3002 : Step(172): len = 532360, overlap = 76.4375
PHY-3002 : Step(173): len = 528425, overlap = 75.125
PHY-3002 : Step(174): len = 525032, overlap = 74.7188
PHY-3002 : Step(175): len = 521853, overlap = 75.1875
PHY-3002 : Step(176): len = 519719, overlap = 78.5
PHY-3002 : Step(177): len = 517940, overlap = 79.8438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000625916
PHY-3002 : Step(178): len = 521294, overlap = 78.6562
PHY-3002 : Step(179): len = 524496, overlap = 74.6562
PHY-3002 : Step(180): len = 527692, overlap = 71.0625
PHY-3002 : Step(181): len = 530940, overlap = 67.9062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00125183
PHY-3002 : Step(182): len = 533350, overlap = 65.4375
PHY-3002 : Step(183): len = 537977, overlap = 64.5938
PHY-3002 : Step(184): len = 542003, overlap = 60.6875
PHY-3002 : Step(185): len = 546043, overlap = 58.9375
PHY-3002 : Step(186): len = 549743, overlap = 54.5625
PHY-3002 : Step(187): len = 554412, overlap = 49.8438
PHY-3002 : Step(188): len = 556815, overlap = 50.25
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 52796, tnet num: 12806, tinst num: 11682, tnode num: 63456, tedge num: 84962.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.327442s wall, 1.296875s user + 0.031250s system = 1.328125s CPU (100.1%)

RUN-1004 : used memory is 441 MB, reserved memory is 423 MB, peak memory is 515 MB
OPT-1001 : Total overflow 313.16 peak overflow 5.31
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 331/12854.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 670592, over cnt = 2269(6%), over = 7412, worst = 24
PHY-1001 : End global iterations;  0.897664s wall, 1.531250s user + 0.031250s system = 1.562500s CPU (174.1%)

PHY-1001 : Congestion index: top1 = 67.84, top5 = 56.03, top10 = 49.48, top15 = 45.43.
PHY-1001 : End incremental global routing;  1.073670s wall, 1.718750s user + 0.031250s system = 1.750000s CPU (163.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12806 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.491575s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (98.5%)

OPT-1001 : 10 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 11547 has valid locations, 85 needs to be replaced
PHY-3001 : design contains 11757 instances, 7051 luts, 3759 seqs, 795 slices, 170 macros(795 instances: 512 mslices 283 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 563645
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10843/12929.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 676024, over cnt = 2286(6%), over = 7438, worst = 24
PHY-1001 : End global iterations;  0.118650s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (131.7%)

PHY-1001 : Congestion index: top1 = 67.91, top5 = 56.14, top10 = 49.59, top15 = 45.55.
PHY-3001 : End congestion estimation;  0.297993s wall, 0.296875s user + 0.031250s system = 0.328125s CPU (110.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 53097, tnet num: 12881, tinst num: 11757, tnode num: 63967, tedge num: 85414.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.432510s wall, 1.390625s user + 0.015625s system = 1.406250s CPU (98.2%)

RUN-1004 : used memory is 473 MB, reserved memory is 464 MB, peak memory is 521 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12881 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.956361s wall, 1.921875s user + 0.015625s system = 1.937500s CPU (99.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(189): len = 563232, overlap = 0
PHY-3002 : Step(190): len = 563078, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 10895/12929.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 675184, over cnt = 2284(6%), over = 7455, worst = 24
PHY-1001 : End global iterations;  0.090404s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (138.3%)

PHY-1001 : Congestion index: top1 = 68.06, top5 = 56.29, top10 = 49.66, top15 = 45.59.
PHY-3001 : End congestion estimation;  0.268027s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (110.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12881 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.770382s wall, 0.750000s user + 0.031250s system = 0.781250s CPU (101.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00244711
PHY-3002 : Step(191): len = 563098, overlap = 50.25
PHY-3002 : Step(192): len = 563093, overlap = 50.25
PHY-3001 : Final: Len = 563093, Over = 50.25
PHY-3001 : End incremental placement;  3.669810s wall, 3.625000s user + 0.125000s system = 3.750000s CPU (102.2%)

OPT-1001 : Total overflow 314.09 peak overflow 5.31
OPT-1001 : End high-fanout net optimization;  5.541198s wall, 6.281250s user + 0.171875s system = 6.453125s CPU (116.5%)

OPT-1001 : Current memory(MB): used = 519, reserve = 505, peak = 531.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10895/12929.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 675504, over cnt = 2281(6%), over = 7369, worst = 24
PHY-1002 : len = 708256, over cnt = 1554(4%), over = 4033, worst = 20
PHY-1002 : len = 728712, over cnt = 821(2%), over = 2096, worst = 15
PHY-1002 : len = 745384, over cnt = 199(0%), over = 507, worst = 14
PHY-1002 : len = 751360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.097163s wall, 1.515625s user + 0.000000s system = 1.515625s CPU (138.1%)

PHY-1001 : Congestion index: top1 = 56.10, top5 = 49.47, top10 = 45.62, top15 = 43.03.
OPT-1001 : End congestion update;  1.281136s wall, 1.703125s user + 0.000000s system = 1.703125s CPU (132.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12881 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.412697s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (94.7%)

OPT-0007 : Start: WNS 2012 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 2012 TNS 0 NUM_FEPS 0 with 4 cells processed and 500 slack improved
OPT-0007 : Iter 2: improved WNS 2012 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  1.709656s wall, 2.109375s user + 0.000000s system = 2.109375s CPU (123.4%)

OPT-1001 : Current memory(MB): used = 520, reserve = 505, peak = 531.
OPT-1001 : End physical optimization;  8.784916s wall, 9.890625s user + 0.203125s system = 10.093750s CPU (114.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 7051 LUT to BLE ...
SYN-4008 : Packed 7051 LUT and 1897 SEQ to BLE.
SYN-4003 : Packing 1862 remaining SEQ's ...
SYN-4005 : Packed 1489 SEQ with LUT/SLICE
SYN-4006 : 3808 single LUT's are left
SYN-4006 : 373 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 7424/8533 primitive instances ...
PHY-3001 : End packing;  0.815524s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (97.7%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 5049 instances
RUN-1001 : 2447 mslices, 2446 lslices, 115 pads, 24 brams, 3 dsps
RUN-1001 : There are total 11303 nets
RUN-1001 : 5729 nets have 2 pins
RUN-1001 : 4000 nets have [3 - 5] pins
RUN-1001 : 952 nets have [6 - 10] pins
RUN-1001 : 355 nets have [11 - 20] pins
RUN-1001 : 261 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 5045 instances, 4893 slices, 170 macros(795 instances: 512 mslices 283 lslices)
PHY-3001 : Cell area utilization is 57%
PHY-3001 : After packing: Len = 583766, Over = 122.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5697/11303.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 740256, over cnt = 1352(3%), over = 2213, worst = 7
PHY-1002 : len = 745808, over cnt = 803(2%), over = 1151, worst = 7
PHY-1002 : len = 754808, over cnt = 269(0%), over = 350, worst = 7
PHY-1002 : len = 757208, over cnt = 122(0%), over = 165, worst = 7
PHY-1002 : len = 759808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.151615s wall, 1.625000s user + 0.015625s system = 1.640625s CPU (142.5%)

PHY-1001 : Congestion index: top1 = 59.18, top5 = 51.21, top10 = 46.71, top15 = 43.73.
PHY-3001 : End congestion estimation;  1.392593s wall, 1.859375s user + 0.015625s system = 1.875000s CPU (134.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 48826, tnet num: 11255, tinst num: 5045, tnode num: 57591, tedge num: 82189.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.606337s wall, 1.609375s user + 0.000000s system = 1.609375s CPU (100.2%)

RUN-1004 : used memory is 473 MB, reserved memory is 458 MB, peak memory is 531 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11255 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.107526s wall, 2.078125s user + 0.031250s system = 2.109375s CPU (100.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.18656e-05
PHY-3002 : Step(193): len = 567704, overlap = 130.5
PHY-3002 : Step(194): len = 559786, overlap = 134
PHY-3002 : Step(195): len = 555291, overlap = 138.5
PHY-3002 : Step(196): len = 551624, overlap = 143.75
PHY-3002 : Step(197): len = 548233, overlap = 147.75
PHY-3002 : Step(198): len = 545837, overlap = 157.25
PHY-3002 : Step(199): len = 543689, overlap = 156
PHY-3002 : Step(200): len = 541793, overlap = 151.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000163731
PHY-3002 : Step(201): len = 551394, overlap = 135.75
PHY-3002 : Step(202): len = 556312, overlap = 131.75
PHY-3002 : Step(203): len = 560561, overlap = 125
PHY-3002 : Step(204): len = 565259, overlap = 120
PHY-3002 : Step(205): len = 566029, overlap = 118.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000327462
PHY-3002 : Step(206): len = 577808, overlap = 99.25
PHY-3002 : Step(207): len = 587611, overlap = 96.75
PHY-3002 : Step(208): len = 593003, overlap = 93.25
PHY-3002 : Step(209): len = 596053, overlap = 91.5
PHY-3002 : Step(210): len = 599326, overlap = 91.25
PHY-3002 : Step(211): len = 600605, overlap = 90.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000644531
PHY-3002 : Step(212): len = 608072, overlap = 79.25
PHY-3002 : Step(213): len = 614176, overlap = 78.5
PHY-3002 : Step(214): len = 621848, overlap = 77
PHY-3002 : Step(215): len = 626867, overlap = 75.5
PHY-3002 : Step(216): len = 629875, overlap = 73.25
PHY-3002 : Step(217): len = 629664, overlap = 74.75
PHY-3002 : Step(218): len = 629090, overlap = 71
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00128906
PHY-3002 : Step(219): len = 634621, overlap = 66.5
PHY-3002 : Step(220): len = 639060, overlap = 63.25
PHY-3002 : Step(221): len = 642515, overlap = 61.5
PHY-3002 : Step(222): len = 644859, overlap = 59
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.269046s wall, 1.406250s user + 2.156250s system = 3.562500s CPU (280.7%)

PHY-3001 : Trial Legalized: Len = 673492
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 322/11303.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 808472, over cnt = 1619(4%), over = 2652, worst = 7
PHY-1002 : len = 817400, over cnt = 959(2%), over = 1386, worst = 6
PHY-1002 : len = 828288, over cnt = 335(0%), over = 455, worst = 5
PHY-1002 : len = 833112, over cnt = 80(0%), over = 100, worst = 3
PHY-1002 : len = 834264, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.572002s wall, 2.515625s user + 0.093750s system = 2.609375s CPU (166.0%)

PHY-1001 : Congestion index: top1 = 55.82, top5 = 49.45, top10 = 45.83, top15 = 43.30.
PHY-3001 : End congestion estimation;  1.837612s wall, 2.765625s user + 0.109375s system = 2.875000s CPU (156.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11255 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.490899s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (101.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000264896
PHY-3002 : Step(223): len = 645914, overlap = 25
PHY-3002 : Step(224): len = 632618, overlap = 38
PHY-3002 : Step(225): len = 620612, overlap = 45.25
PHY-3002 : Step(226): len = 613398, overlap = 52
PHY-3002 : Step(227): len = 608995, overlap = 61
PHY-3002 : Step(228): len = 606332, overlap = 61
PHY-3002 : Step(229): len = 605131, overlap = 63.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019685s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (79.4%)

PHY-3001 : Legalized: Len = 620133, Over = 0
PHY-3001 : Spreading special nets. 85 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.038248s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (81.7%)

PHY-3001 : 112 instances has been re-located, deltaX = 26, deltaY = 69, maxDist = 2.
PHY-3001 : Final: Len = 621749, Over = 0
PHY-3001 : BANK 6 DIFFRESISTOR:NONE VOD:350M VCM:1.2
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 48826, tnet num: 11255, tinst num: 5046, tnode num: 57591, tedge num: 82189.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.714896s wall, 1.718750s user + 0.000000s system = 1.718750s CPU (100.2%)

RUN-1004 : used memory is 488 MB, reserved memory is 483 MB, peak memory is 541 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1852/11303.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 755856, over cnt = 1686(4%), over = 2730, worst = 8
PHY-1002 : len = 766328, over cnt = 1026(2%), over = 1398, worst = 5
PHY-1002 : len = 778400, over cnt = 284(0%), over = 385, worst = 5
PHY-1002 : len = 782296, over cnt = 69(0%), over = 92, worst = 4
PHY-1002 : len = 783312, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  1.664132s wall, 2.343750s user + 0.062500s system = 2.406250s CPU (144.6%)

PHY-1001 : Congestion index: top1 = 55.45, top5 = 50.06, top10 = 46.38, top15 = 43.77.
PHY-1001 : End incremental global routing;  1.888875s wall, 2.546875s user + 0.062500s system = 2.609375s CPU (138.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11255 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.490957s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (101.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  2.686839s wall, 3.328125s user + 0.078125s system = 3.406250s CPU (126.8%)

OPT-1001 : Current memory(MB): used = 524, reserve = 517, peak = 541.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10429/11303.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 783312, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 783320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.245710s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (101.7%)

PHY-1001 : Congestion index: top1 = 55.45, top5 = 50.06, top10 = 46.38, top15 = 43.77.
OPT-1001 : End congestion update;  0.460195s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (101.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11255 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.382030s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (98.2%)

OPT-0007 : Start: WNS 2139 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4920 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 5046 instances, 4893 slices, 170 macros(795 instances: 512 mslices 283 lslices)
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Initial: Len = 624336, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.030446s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (102.6%)

PHY-3001 : 4 instances has been re-located, deltaX = 2, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 624306, Over = 0
PHY-3001 : End incremental legalization;  0.259576s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (102.3%)

OPT-0007 : Iter 1: improved WNS 2637 TNS 0 NUM_FEPS 0 with 14 cells processed and 3547 slack improved
OPT-0007 : Iter 2: improved WNS 2637 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.166540s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (115.2%)

OPT-1001 : Current memory(MB): used = 544, reserve = 535, peak = 546.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11255 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.412017s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (102.4%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10360/11303.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 785848, over cnt = 27(0%), over = 28, worst = 2
PHY-1002 : len = 785832, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 786024, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 786032, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.403627s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (104.5%)

PHY-1001 : Congestion index: top1 = 55.47, top5 = 50.05, top10 = 46.40, top15 = 43.79.
PHY-1001 : End incremental global routing;  0.617968s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (101.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11255 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.480093s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (100.9%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10434/11303.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 786032, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.090369s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (103.7%)

PHY-1001 : Congestion index: top1 = 55.47, top5 = 50.05, top10 = 46.40, top15 = 43.79.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11255 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.388328s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (100.6%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2637 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 55.000000
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 2637ps with logic level 1 
RUN-1001 :       #2 path slack 2672ps with logic level 1 
RUN-1001 :       #3 path slack 2717ps with logic level 1 
RUN-1001 :       #4 path slack 2737ps with logic level 1 
RUN-1001 :       #5 path slack 2737ps with logic level 1 
RUN-1001 :       #6 path slack 2737ps with logic level 1 
RUN-1001 :       #7 path slack 2737ps with logic level 1 
OPT-1001 : End physical optimization;  7.911288s wall, 8.781250s user + 0.093750s system = 8.875000s CPU (112.2%)

RUN-1003 : finish command "place" in  36.755098s wall, 60.281250s user + 8.718750s system = 69.000000s CPU (187.7%)

RUN-1004 : used memory is 474 MB, reserved memory is 459 MB, peak memory is 546 MB
RUN-1002 : start command "export_db CortexM0_SoC_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_place.db" in  1.352813s wall, 2.296875s user + 0.031250s system = 2.328125s CPU (172.1%)

RUN-1004 : used memory is 475 MB, reserved memory is 460 MB, peak memory is 546 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 5050 instances
RUN-1001 : 2447 mslices, 2446 lslices, 115 pads, 24 brams, 3 dsps
RUN-1001 : There are total 11303 nets
RUN-1001 : 5729 nets have 2 pins
RUN-1001 : 4000 nets have [3 - 5] pins
RUN-1001 : 952 nets have [6 - 10] pins
RUN-1001 : 355 nets have [11 - 20] pins
RUN-1001 : 261 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 48826, tnet num: 11255, tinst num: 5046, tnode num: 57591, tedge num: 82189.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.580610s wall, 1.578125s user + 0.000000s system = 1.578125s CPU (99.8%)

RUN-1004 : used memory is 490 MB, reserved memory is 482 MB, peak memory is 546 MB
PHY-1001 : 2447 mslices, 2446 lslices, 115 pads, 24 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11255 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 745928, over cnt = 1705(4%), over = 2895, worst = 7
PHY-1002 : len = 759128, over cnt = 943(2%), over = 1333, worst = 7
PHY-1002 : len = 769336, over cnt = 390(1%), over = 546, worst = 7
PHY-1002 : len = 777032, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 777064, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.601373s wall, 2.437500s user + 0.031250s system = 2.468750s CPU (154.2%)

PHY-1001 : Congestion index: top1 = 55.78, top5 = 50.33, top10 = 46.38, top15 = 43.67.
PHY-1001 : End global routing;  1.856879s wall, 2.687500s user + 0.031250s system = 2.718750s CPU (146.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 543, reserve = 532, peak = 546.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SD_CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net LED_Interface/light_clk_syn_4 will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net PIXEL_PLL_inst/clk0_out will be merged with clock PIXEL_PLL_inst/clk0_buf
PHY-1001 : clock net PLL_inst/clk0_out will be merged with clock PLL_inst/clk0_buf
PHY-1001 : clock net SEG_Interface/smg_inst/cnt_1ms[0]_syn_6 will be merged with clock SEG_Interface/smg_inst/cnt_1ms[0]
PHY-1001 : net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb will be routed on clock mesh
PHY-1001 : net sdram_rw_top_inst/clk_sdram will be routed on clock mesh
PHY-1001 : clock net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock SDRAM_PLL_inst/clk0_buf
PHY-1001 : net u3_hdmi_tx/PXLCLK_5X_I will be routed on clock mesh
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 799, reserve = 792, peak = 799.
PHY-1001 : End build detailed router design. 4.426296s wall, 4.359375s user + 0.046875s system = 4.406250s CPU (99.5%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 151592, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 2.819230s wall, 2.812500s user + 0.000000s system = 2.812500s CPU (99.8%)

PHY-1001 : Current memory(MB): used = 835, reserve = 828, peak = 835.
PHY-1001 : End phase 1; 2.824738s wall, 2.812500s user + 0.000000s system = 2.812500s CPU (99.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Patch 5910 net; 27.969190s wall, 27.906250s user + 0.015625s system = 27.921875s CPU (99.8%)

PHY-1022 : len = 1.59095e+06, over cnt = 1602(0%), over = 1616, worst = 3, crit = 0
PHY-1001 : Current memory(MB): used = 844, reserve = 836, peak = 844.
PHY-1001 : End initial routed; 50.289288s wall, 64.296875s user + 0.171875s system = 64.468750s CPU (128.2%)

PHY-1001 : Update timing.....
PHY-1001 : 0/10584(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   2.292   |   0.000   |   0   
RUN-1001 :   Hold   |   0.067   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 2.564567s wall, 2.562500s user + 0.000000s system = 2.562500s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 850, reserve = 843, peak = 850.
PHY-1001 : End phase 2; 52.853932s wall, 66.859375s user + 0.171875s system = 67.031250s CPU (126.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.59095e+06, over cnt = 1602(0%), over = 1616, worst = 3, crit = 0
PHY-1001 : End optimize timing; 0.118214s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (92.5%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.57273e+06, over cnt = 651(0%), over = 651, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 2.128622s wall, 2.921875s user + 0.000000s system = 2.921875s CPU (137.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.56822e+06, over cnt = 166(0%), over = 166, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 1.009678s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (113.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.56849e+06, over cnt = 27(0%), over = 27, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.465355s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (97.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.56917e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.262220s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (101.3%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.5692e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.168620s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (101.9%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 1.56928e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.191961s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (97.7%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 1.56928e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.257334s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (97.1%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 1.5693e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.118260s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (118.9%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 1.56928e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.118790s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (105.2%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 1.56928e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.129475s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (96.5%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 1.56928e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 0.213814s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (102.3%)

PHY-1001 : ==== DR Iter 12 ====
PHY-1022 : len = 1.56928e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 0.252286s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (99.1%)

PHY-1001 : ===== DR Iter 13 =====
PHY-1022 : len = 1.56929e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 0.127365s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (98.1%)

PHY-1001 : ==== DR Iter 14 ====
PHY-1022 : len = 1.56931e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 14; 0.109153s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (128.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/10584(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   2.292   |   0.000   |   0   
RUN-1001 :   Hold   |   0.067   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 2.518435s wall, 2.515625s user + 0.000000s system = 2.515625s CPU (99.9%)

PHY-1001 : Commit to database.....
PHY-1001 : 549 feed throughs used by 343 nets
PHY-1001 : End commit to database; 1.811965s wall, 1.812500s user + 0.000000s system = 1.812500s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 920, reserve = 915, peak = 920.
PHY-1001 : End phase 3; 10.368132s wall, 11.328125s user + 0.015625s system = 11.343750s CPU (109.4%)

PHY-1003 : Routed, final wirelength = 1.56931e+06
PHY-1001 : Current memory(MB): used = 923, reserve = 918, peak = 923.
PHY-1001 : End export database. 0.039597s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (118.4%)

PHY-1001 : End detail routing;  70.853517s wall, 85.734375s user + 0.234375s system = 85.968750s CPU (121.3%)

RUN-1003 : finish command "route" in  74.914944s wall, 90.609375s user + 0.281250s system = 90.890625s CPU (121.3%)

RUN-1004 : used memory is 919 MB, reserved memory is 915 MB, peak memory is 923 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SoC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        56
  #input                   19
  #output                  36
  #inout                    1

Utilization Statistics
#lut                     8980   out of  19600   45.82%
#reg                     3777   out of  19600   19.27%
#le                      9351
  #lut only              5574   out of   9351   59.61%
  #reg only               371   out of   9351    3.97%
  #lut&reg               3406   out of   9351   36.42%
#dsp                        3   out of     29   10.34%
#bram                      16   out of     64   25.00%
  #bram9k                  16
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       60   out of    188   31.91%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        3   out of      4   75.00%
#gclk                      12   out of     16   75.00%

Clock Resource Statistics
Index     ClockNet                                                                                    Type               DriverType         Driver                                    Fanout
#1        u_logic/SCLK                                                                                GCLK               pll                PLL_inst/pll_inst.clkc1                   1510
#2        med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb    GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc1             728
#3        SDRAM_PLL_inst/clk0_buf                                                                     GCLK               pll                SDRAM_PLL_inst/pll_inst.clkc0             195
#4        SWCLK_dup_1                                                                                 GCLK               io                 SWCLK_syn_2.di                            83
#5        SD_CLK_dup_1                                                                                GCLK               pll                PLL_inst/pll_inst.clkc2                   55
#6        u3_hdmi_tx/PXLCLK_5X_I                                                                      GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc2             35
#7        LED_Interface/light_clk                                                                     GCLK               mslice             LED_Interface/light_clk_reg_syn_9.q0      17
#8        System_clk_dup_1                                                                            GCLK               io                 System_clk_syn_2.di                       3
#9        SEG_Interface/smg_inst/cnt_1ms[0]                                                           GCLK               mslice             SEG_Interface/smg_inst/reg0_syn_126.q1    1
#10       PIXEL_PLL_inst/clk0_buf                                                                     GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc0             0
#11       PLL_inst/clk0_buf                                                                           GCLK               pll                PLL_inst/pll_inst.clkc0                   0
#12       sdram_rw_top_inst/clk_sdram                                                                 GCLK               pll                SDRAM_PLL_inst/pll_inst.clkc1             0


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS25          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS25          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS25          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS25          N/A          PULLUP      NONE    
      RSTn           INPUT        P15        LVCMOS25          N/A          PULLUP      NONE    
      RXD_1          INPUT        H16        LVCMOS25          N/A           N/A        NONE    
      SWCLK          INPUT         P2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
     key[7]          INPUT        A14        LVCMOS25          N/A          PULLUP      NONE    
     key[6]          INPUT        A13        LVCMOS25          N/A          PULLUP      NONE    
     key[5]          INPUT        B12        LVCMOS25          N/A          PULLUP      NONE    
     key[4]          INPUT        A12        LVCMOS25          N/A          PULLUP      NONE    
     key[3]          INPUT        A11        LVCMOS25          N/A          PULLUP      NONE    
     key[2]          INPUT        B10        LVCMOS25          N/A          PULLUP      NONE    
     key[1]          INPUT        A10        LVCMOS25          N/A          PULLUP      NONE    
     key[0]          INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
      miso           INPUT         G1        LVCMOS33          N/A          PULLUP      NONE    
   HDMI_CLK_P       OUTPUT         P4         LVDS33           NA            NONE      ODDRX1   
  HDMI_CLK_P(n)     OUTPUT         N4         LVDS33           NA            NONE      ODDRX1   
    HDMI_D0_P       OUTPUT         J3         LVDS33           NA            NONE      ODDRX1   
  HDMI_D0_P(n)      OUTPUT         J4         LVDS33           NA            NONE      ODDRX1   
    HDMI_D1_P       OUTPUT         N1         LVDS33           NA            NONE      ODDRX1   
  HDMI_D1_P(n)      OUTPUT         M1         LVDS33           NA            NONE      ODDRX1   
    HDMI_D2_P       OUTPUT         P1         LVDS33           NA            NONE      ODDRX1   
  HDMI_D2_P(n)      OUTPUT         R1         LVDS33           NA            NONE      ODDRX1   
     LED[7]         OUTPUT        F16        LVCMOS25           8            NONE       NONE    
     LED[6]         OUTPUT        E16        LVCMOS25           8            NONE       NONE    
     LED[5]         OUTPUT        E13        LVCMOS25           8            NONE       NONE    
     LED[4]         OUTPUT        C16        LVCMOS25           8            NONE       NONE    
     LED[3]         OUTPUT        C15        LVCMOS25           8            NONE       NONE    
     LED[2]         OUTPUT        B16        LVCMOS25           8            NONE       NONE    
     LED[1]         OUTPUT        B15        LVCMOS25           8            NONE       NONE    
     LED[0]         OUTPUT        B14        LVCMOS25           8            NONE       NONE    
     Row[3]         OUTPUT         D9        LVCMOS25           8            NONE       NONE    
     Row[2]         OUTPUT         F9        LVCMOS25           8            NONE       NONE    
     Row[1]         OUTPUT        C10        LVCMOS25           8            NONE       NONE    
     Row[0]         OUTPUT        E10        LVCMOS25           8            NONE       NONE    
     SD_CLK         OUTPUT         J1        LVCMOS33           8            NONE       NONE    
      TXD_1         OUTPUT        N16        LVCMOS25           8            N/A        NONE    
      cs_n          OUTPUT         K2        LVCMOS33           8            NONE       NONE    
      mosi          OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   seg_led[7]       OUTPUT         C8        LVCMOS25           8            NONE       NONE    
   seg_led[6]       OUTPUT         A8        LVCMOS25           8            NONE       NONE    
   seg_led[5]       OUTPUT         B5        LVCMOS25           8            NONE       NONE    
   seg_led[4]       OUTPUT         A7        LVCMOS25           8            NONE       NONE    
   seg_led[3]       OUTPUT         E8        LVCMOS25           8            NONE       NONE    
   seg_led[2]       OUTPUT         B8        LVCMOS25           8            NONE       NONE    
   seg_led[1]       OUTPUT         A6        LVCMOS25           8            NONE       NONE    
   seg_led[0]       OUTPUT         A4        LVCMOS25           8            NONE       NONE    
   seg_sel[3]       OUTPUT         A3        LVCMOS25           8            NONE       NONE    
   seg_sel[2]       OUTPUT         A5        LVCMOS25           8            NONE       NONE    
   seg_sel[1]       OUTPUT         B6        LVCMOS25           8            NONE       NONE    
   seg_sel[0]       OUTPUT         C9        LVCMOS25           8            NONE       NONE    
  signal_LED[3]     OUTPUT         C2        LVCMOS33           8            NONE       NONE    
  signal_LED[2]     OUTPUT         C1        LVCMOS33           8            NONE       NONE    
  signal_LED[1]     OUTPUT         E4        LVCMOS33           8            NONE       NONE    
  signal_LED[0]     OUTPUT         D3        LVCMOS33           8            NONE       NONE    
      SWDIO          INOUT         R2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                          |Module                                             |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------------------------------------------------+
|top                               |CortexM0_SoC                                       |9351   |8197    |783     |3781    |24      |3       |
|  AHBlite_SD_Interface            |AHBlite_SD                                         |558    |458     |75      |325     |0       |0       |
|    SD_top_inst                   |SD_top                                             |533    |435     |75      |302     |0       |0       |
|      sd_init_inst                |sd_init                                            |140    |105     |18      |78      |0       |0       |
|      sd_rd_ctrl_inst             |sd_rd_ctrl                                         |151    |128     |17      |108     |0       |0       |
|      sd_read_inst                |sd_read                                            |242    |202     |40      |116     |0       |0       |
|  Bayer2RGB_Interface             |AHBlite_Bayer2RGB                                  |8      |8       |0       |2       |0       |0       |
|  Bayer2RGB_inst                  |Bayer2RGB                                          |432    |283     |71      |301     |4       |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |140    |107     |3       |136     |4       |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |59     |34      |3       |55      |4       |0       |
|        DRAM_inst1                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst2                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|  Gamma_Interface                 |AHBlite_Gamma                                      |2      |2       |0       |2       |0       |0       |
|  HistEQ_Interface                |AHBlite_HistEQ                                     |4      |4       |0       |4       |0       |0       |
|  Interconncet                    |AHBlite_Interconnect                               |16     |16      |0       |16      |0       |0       |
|    SlaveMUX                      |AHBlite_SlaveMUX                                   |16     |16      |0       |16      |0       |0       |
|  LED_Interface                   |AHBlite_LED                                        |87     |74      |9       |56      |0       |0       |
|  Matrix_Key_Interface            |AHBlite_Matrix_Key                                 |4      |4       |0       |4       |0       |0       |
|  MedFilter_Interface             |AHBlite_MedFilter                                  |2      |2       |0       |0       |0       |0       |
|  PINTO_Interface                 |AHBlite_PINTO                                      |2      |2       |0       |0       |0       |0       |
|  PINTO_inst                      |PINTO                                              |1240   |796     |283     |683     |8       |0       |
|    vip_matrix_generate_5x5_8bit  |vip_matrix_generate_5x5_8bit                       |313    |220     |3       |309     |8       |0       |
|      u_line_shift_5x5_ram_8bit   |line_shift_5x5                                     |105    |27      |3       |101     |8       |0       |
|        DRAM_inst1                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst2                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst3                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst4                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|  PIXEL_PLL_inst                  |PIXEL_PLL                                          |0      |0       |0       |0       |0       |0       |
|  PLL_inst                        |PLL                                                |0      |0       |0       |0       |0       |0       |
|  RAMCODE_Interface               |AHBlite_Block_RAM                                  |16     |16      |0       |14      |0       |0       |
|  RAMDATA_Interface               |AHBlite_Block_RAM                                  |22     |22      |0       |15      |0       |0       |
|  RAM_CODE                        |Block_RAM                                          |2      |2       |0       |0       |4       |0       |
|  RAM_DATA                        |Block_RAM                                          |4      |4       |0       |0       |4       |0       |
|  SDRAM_PLL_inst                  |SDRAM_PLL                                          |0      |0       |0       |0       |0       |0       |
|  SEG_Interface                   |AHBlite_SEG                                        |41     |36      |5       |28      |0       |0       |
|    smg_inst                      |smg                                                |31     |26      |5       |19      |0       |0       |
|  Timer_Interface                 |AHBlite_Timer                                      |84     |66      |18      |51      |0       |0       |
|  UART1_RX                        |UART_RX                                            |22     |22      |0       |21      |0       |0       |
|  UART1_TX                        |UART_TX                                            |61     |61      |0       |20      |0       |0       |
|    FIFO                          |FIFO                                               |50     |50      |0       |12      |0       |0       |
|  UART_Interface                  |AHBlite_UART                                       |24     |24      |0       |7       |0       |0       |
|  clkuart1_pwm                    |clkuart_pwm                                        |20     |15      |5       |10      |0       |0       |
|  kb                              |Keyboard                                           |290    |242     |48      |146     |0       |0       |
|  sdram_rw_top_inst               |sdram_rw_top                                       |659    |486     |101     |391     |4       |0       |
|    SDRAM_inst                    |SDRAM                                              |0      |0       |0       |0       |0       |0       |
|    u_sdram_top                   |sdram_top                                          |659    |486     |101     |391     |4       |0       |
|      u_sdram_controller          |sdram_controller                                   |269    |220     |40      |131     |0       |0       |
|        u_sdram_cmd               |sdram_cmd                                          |52     |51      |0       |25      |0       |0       |
|        u_sdram_ctrl              |sdram_ctrl                                         |165    |122     |40      |55      |0       |0       |
|        u_sdram_data              |sdram_data                                         |52     |47      |0       |51      |0       |0       |
|      u_sdram_fifo_ctrl           |sdram_fifo_ctrl                                    |390    |266     |61      |260     |4       |0       |
|        rdfifo                    |SDRAM_READ_FIFO                                    |130    |83      |17      |105     |2       |0       |
|          ram_inst                |ram_infer_SDRAM_READ_FIFO                          |6      |2       |0       |6       |2       |0       |
|          rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO  |32     |22      |0       |32      |0       |0       |
|          wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO  |33     |30      |0       |33      |0       |0       |
|        wrfifo                    |SDRAM_WRITE_FIFO                                   |143    |92      |18      |118     |2       |0       |
|          ram_inst                |ram_infer_SDRAM_WRITE_FIFO                         |24     |17      |0       |24      |2       |0       |
|          rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO |34     |23      |0       |34      |0       |0       |
|          wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO |32     |25      |0       |32      |0       |0       |
|  u3_hdmi_tx                      |hdmi_tx                                            |365    |304     |54      |183     |0       |0       |
|    Inst_DVITransmitter           |DVITransmitter                                     |365    |304     |54      |183     |0       |0       |
|      Inst_TMDSEncoder_blue       |TMDSEncoder                                        |109    |91      |18      |46      |0       |0       |
|      Inst_TMDSEncoder_green      |TMDSEncoder                                        |96     |78      |18      |44      |0       |0       |
|      Inst_TMDSEncoder_red        |TMDSEncoder                                        |108    |90      |18      |41      |0       |0       |
|      Inst_blue_serializer_10_1   |Serial_N_1_lvds_dat                                |20     |17      |0       |20      |0       |0       |
|      Inst_clk_serializer_10_1    |Serial_N_1_lvds                                    |6      |2       |0       |6       |0       |0       |
|      Inst_green_serializer_10_1  |Serial_N_1_lvds_dat                                |11     |11      |0       |11      |0       |0       |
|      Inst_red_serializer_10_1    |Serial_N_1_lvds_dat                                |15     |15      |0       |15      |0       |0       |
|  u_logic                         |cortexm0ds_logic                                   |5190   |5133    |46      |1446    |0       |3       |
|  video_driver_inst               |video_driver                                       |157    |89      |68      |29      |0       |0       |
+-------------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5669  
    #2          2       2505  
    #3          3       827   
    #4          4       635   
    #5        5-10      1020  
    #6        11-50     529   
    #7       51-100      15   
    #8       101-500     1    
  Average     3.11            

RUN-1002 : start command "export_db CortexM0_SoC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_pr.db" in  1.656735s wall, 2.765625s user + 0.031250s system = 2.796875s CPU (168.8%)

RUN-1004 : used memory is 916 MB, reserved memory is 911 MB, peak memory is 974 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 48826, tnet num: 11255, tinst num: 5046, tnode num: 57591, tedge num: 82189.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.609286s wall, 1.609375s user + 0.000000s system = 1.609375s CPU (100.0%)

RUN-1004 : used memory is 916 MB, reserved memory is 911 MB, peak memory is 974 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file CortexM0_SoC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 11255 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 12 (8 unconstrainted).
TMR-5009 WARNING: No clock constraint on 8 clock net(s): 
		LED_Interface/light_clk_syn_4
		PIXEL_PLL_inst/clk0_out
		PLL_inst/clk0_out
		SD_CLK_dup_1
		SEG_Interface/smg_inst/cnt_1ms[0]_syn_6
		SWCLK_syn_4
		sdram_rw_top_inst/clk_sdram
		sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SoC_phy.timing, timing summary in CortexM0_SoC_phy.tsm.
RUN-1002 : start command "export_bid CortexM0_SoC_inst.bid"
RUN-1002 : start command "bitgen -bit CortexM0_SoC.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 5046
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 11303, pip num: 120282
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 549
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 3146 valid insts, and 340399 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110001110000000000000000
BIT-1004 : PLL setting string = 0111
BIT-1004 : Generate bits file CortexM0_SoC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SoC.bit" in  11.492164s wall, 117.203125s user + 0.171875s system = 117.375000s CPU (1021.3%)

RUN-1004 : used memory is 937 MB, reserved memory is 935 MB, peak memory is 1105 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240515_170529.log"
