

================================================================
== Vivado HLS Report for 'PartitionCheckII'
================================================================
* Date:           Mon Nov 23 01:20:31 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        PartitionCheckII
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- memcpy.buff.array  |        ?|        ?|         3|          1|          1|     ?|    yes   |
        |- Loop 2             |        ?|        ?|         1|          1|          1|     ?|    yes   |
        |- Loop 3             |        ?|        ?|         ?|          -|          -|     ?|    no    |
        | + Loop 3.1          |        ?|        ?|         2|          1|          1|     ?|    yes   |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 3
  Pipeline-0 : II = 1, D = 3, States = { 18 19 20 }
  Pipeline-1 : II = 1, D = 1, States = { 22 }
  Pipeline-2 : II = 1, D = 2, States = { 25 26 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 21 19 
19 --> 20 
20 --> 18 
21 --> 22 
22 --> 23 22 
23 --> 24 
24 --> 27 25 
25 --> 27 26 
26 --> 25 
27 --> 24 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%array_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %array_r)"   --->   Operation 28 'read' 'array_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%array1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %array_read, i32 2, i32 31)"   --->   Operation 29 'partselect' 'array1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%buff = alloca [100 x i32], align 16" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:16]   --->   Operation 30 'alloca' 'buff' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty = zext i30 %array1 to i64"   --->   Operation 31 'zext' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i32* %output_r, i64 %empty"   --->   Operation 32 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [7/7] (8.75ns)   --->   "%n_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %output_addr, i32 1)" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:19]   --->   Operation 33 'readreq' 'n_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 34 [6/7] (8.75ns)   --->   "%n_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %output_addr, i32 1)" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:19]   --->   Operation 34 'readreq' 'n_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 35 [5/7] (8.75ns)   --->   "%n_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %output_addr, i32 1)" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:19]   --->   Operation 35 'readreq' 'n_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 36 [4/7] (8.75ns)   --->   "%n_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %output_addr, i32 1)" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:19]   --->   Operation 36 'readreq' 'n_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 37 [3/7] (8.75ns)   --->   "%n_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %output_addr, i32 1)" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:19]   --->   Operation 37 'readreq' 'n_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 38 [2/7] (8.75ns)   --->   "%n_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %output_addr, i32 1)" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:19]   --->   Operation 38 'readreq' 'n_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 39 [1/7] (8.75ns)   --->   "%n_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %output_addr, i32 1)" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:19]   --->   Operation 39 'readreq' 'n_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 40 [1/1] (8.75ns)   --->   "%n = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %output_addr)" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:19]   --->   Operation 40 'read' 'n' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.55>
ST_10 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node add_ln21)   --->   "%shl_ln21 = shl i32 %n, 2" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:21]   --->   Operation 41 'shl' 'shl_ln21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 42 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln21 = add i32 4, %shl_ln21" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:21]   --->   Operation 42 'add' 'add_ln21' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "%lshr_ln = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln21, i32 2, i32 31)" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:21]   --->   Operation 43 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i30 %lshr_ln to i32" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:21]   --->   Operation 44 'zext' 'zext_ln21_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 45 [7/7] (8.75ns)   --->   "%output_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %output_addr, i32 %zext_ln21_1)" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:21]   --->   Operation 45 'readreq' 'output_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 8.75>
ST_12 : Operation 46 [6/7] (8.75ns)   --->   "%output_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %output_addr, i32 %zext_ln21_1)" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:21]   --->   Operation 46 'readreq' 'output_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 8.75>
ST_13 : Operation 47 [5/7] (8.75ns)   --->   "%output_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %output_addr, i32 %zext_ln21_1)" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:21]   --->   Operation 47 'readreq' 'output_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 8.75>
ST_14 : Operation 48 [4/7] (8.75ns)   --->   "%output_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %output_addr, i32 %zext_ln21_1)" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:21]   --->   Operation 48 'readreq' 'output_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 8.75>
ST_15 : Operation 49 [3/7] (8.75ns)   --->   "%output_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %output_addr, i32 %zext_ln21_1)" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:21]   --->   Operation 49 'readreq' 'output_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 8.75>
ST_16 : Operation 50 [2/7] (8.75ns)   --->   "%output_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %output_addr, i32 %zext_ln21_1)" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:21]   --->   Operation 50 'readreq' 'output_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 8.75>
ST_17 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_r), !map !14"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !20"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @PartitionCheckII_str) nounwind"   --->   Operation 53 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:9]   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %output_r, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 50, [7 x i8]* @p_str4, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:13]   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %array_r, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:14]   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 57 [1/7] (8.75ns)   --->   "%output_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %output_addr, i32 %zext_ln21_1)" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:21]   --->   Operation 57 'readreq' 'output_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 58 [1/1] (1.76ns)   --->   "br label %burst.rd.header" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:21]   --->   Operation 58 'br' <Predicate = true> <Delay = 1.76>

State 18 <SV = 17> <Delay = 2.49>
ST_18 : Operation 59 [1/1] (0.00ns)   --->   "%phi_ln21 = phi i30 [ 0, %0 ], [ %add_ln21_1, %burstread.region ]" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:21]   --->   Operation 59 'phi' 'phi_ln21' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 60 [1/1] (2.46ns)   --->   "%icmp_ln21 = icmp eq i30 %phi_ln21, %lshr_ln" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:21]   --->   Operation 60 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 2.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 61 [1/1] (2.49ns)   --->   "%add_ln21_1 = add i30 %phi_ln21, 1" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:21]   --->   Operation 61 'add' 'add_ln21_1' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %burst.rd.end.preheader, label %burstread.region" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:21]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 8.75>
ST_19 : Operation 63 [1/1] (8.75ns)   --->   "%output_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %output_addr)" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:21]   --->   Operation 63 'read' 'output_addr_read' <Predicate = (!icmp_ln21)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 3.25>
ST_20 : Operation 64 [1/1] (0.00ns)   --->   "%burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:21]   --->   Operation 64 'specregionbegin' 'burstread_rbegin' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_20 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str9)" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:21]   --->   Operation 65 'specpipeline' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_20 : Operation 66 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopName([18 x i8]* @memcpy_OC_buff_OC_ar) nounwind" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:21]   --->   Operation 66 'specloopname' 'empty_7' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_20 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i30 %phi_ln21 to i64" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:21]   --->   Operation 67 'zext' 'zext_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_20 : Operation 68 [1/1] (0.00ns)   --->   "%buff_addr = getelementptr [100 x i32]* %buff, i64 0, i64 %zext_ln21" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:21]   --->   Operation 68 'getelementptr' 'buff_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_20 : Operation 69 [1/1] (3.25ns)   --->   "store i32 %output_addr_read, i32* %buff_addr, align 4" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:21]   --->   Operation 69 'store' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_20 : Operation 70 [1/1] (0.00ns)   --->   "%burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin) nounwind" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:21]   --->   Operation 70 'specregionend' 'burstread_rend' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_20 : Operation 71 [1/1] (0.00ns)   --->   "br label %burst.rd.header" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:21]   --->   Operation 71 'br' <Predicate = (!icmp_ln21)> <Delay = 0.00>

State 21 <SV = 18> <Delay = 1.76>
ST_21 : Operation 72 [1/1] (1.76ns)   --->   "br label %burst.rd.end" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:23]   --->   Operation 72 'br' <Predicate = true> <Delay = 1.76>

State 22 <SV = 19> <Delay = 2.55>
ST_22 : Operation 73 [1/1] (0.00ns)   --->   "%i_0 = phi i32 [ %i, %hls_label_0 ], [ 0, %burst.rd.end.preheader ]"   --->   Operation 73 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 74 [1/1] (0.00ns)   --->   "%nPartitions_0 = phi i32 [ %nPartitions_2, %hls_label_0 ], [ 1, %burst.rd.end.preheader ]"   --->   Operation 74 'phi' 'nPartitions_0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 75 [1/1] (2.47ns)   --->   "%icmp_ln23 = icmp eq i32 %i_0, %n" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:23]   --->   Operation 75 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 76 [1/1] (2.55ns)   --->   "%i = add nsw i32 %i_0, 1" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:23]   --->   Operation 76 'add' 'i' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %1, label %hls_label_0" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:23]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 78 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:23]   --->   Operation 78 'specregionbegin' 'tmp' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_22 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:24]   --->   Operation 79 'specpipeline' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_22 : Operation 80 [1/1] (0.00ns)   --->   "%nPartitions_2 = shl i32 %nPartitions_0, 1" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:25]   --->   Operation 80 'shl' 'nPartitions_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_22 : Operation 81 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp) nounwind" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:26]   --->   Operation 81 'specregionend' 'empty_8' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_22 : Operation 82 [1/1] (0.00ns)   --->   "br label %burst.rd.end" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:23]   --->   Operation 82 'br' <Predicate = (!icmp_ln23)> <Delay = 0.00>

State 23 <SV = 20> <Delay = 2.55>
ST_23 : Operation 83 [1/1] (0.00ns)   --->   "%nPartitions = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %nPartitions_0, i32 1, i32 31)" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:28]   --->   Operation 83 'partselect' 'nPartitions' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 84 [1/1] (0.00ns)   --->   "%nPartitions_1 = zext i31 %nPartitions to i32" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:28]   --->   Operation 84 'zext' 'nPartitions_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 85 [1/1] (2.55ns)   --->   "%add_ln57 = add i32 %n, 1" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:57->C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34]   --->   Operation 85 'add' 'add_ln57' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 86 [1/1] (1.76ns)   --->   "br label %2" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:32]   --->   Operation 86 'br' <Predicate = true> <Delay = 1.76>

State 24 <SV = 21> <Delay = 4.24>
ST_24 : Operation 87 [1/1] (0.00ns)   --->   "%solution = phi i32 [ 1, %1 ], [ %i_2, %hls_label_1_end ]"   --->   Operation 87 'phi' 'solution' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 88 [1/1] (2.47ns)   --->   "%icmp_ln32 = icmp ult i32 %solution, %nPartitions_1" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:32]   --->   Operation 88 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 89 [1/1] (1.76ns)   --->   "br i1 %icmp_ln32, label %hls_label_1_begin, label %.loopexit" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:32]   --->   Operation 89 'br' <Predicate = true> <Delay = 1.76>
ST_24 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7) nounwind" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:32]   --->   Operation 90 'specregionbegin' 'tmp_1' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_24 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:33]   --->   Operation 91 'specpipeline' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_24 : Operation 92 [1/1] (1.76ns)   --->   "br label %3" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:57->C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34]   --->   Operation 92 'br' <Predicate = (icmp_ln32)> <Delay = 1.76>

State 25 <SV = 22> <Delay = 3.46>
ST_25 : Operation 93 [1/1] (0.00ns)   --->   "%sum0s_0_i = phi i32 [ 0, %hls_label_1_begin ], [ %sum0s_1, %hls_label_2 ]"   --->   Operation 93 'phi' 'sum0s_0_i' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 94 [1/1] (0.00ns)   --->   "%sum1s_0_i = phi i32 [ 0, %hls_label_1_begin ], [ %sum1s_1, %hls_label_2 ]"   --->   Operation 94 'phi' 'sum1s_0_i' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 95 [1/1] (0.00ns)   --->   "%mask_0_i = phi i32 [ 1, %hls_label_1_begin ], [ %mask, %hls_label_2 ]"   --->   Operation 95 'phi' 'mask_0_i' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 96 [1/1] (0.00ns)   --->   "%i_0_i = phi i32 [ 1, %hls_label_1_begin ], [ %i_1, %hls_label_2 ]"   --->   Operation 96 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 97 [1/1] (2.47ns)   --->   "%icmp_ln57 = icmp eq i32 %i_0_i, %add_ln57" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:57->C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34]   --->   Operation 97 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 98 [1/1] (0.00ns)   --->   "br i1 %icmp_ln57, label %CheckPartition.exit, label %hls_label_2" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:57->C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln59)   --->   "%and_ln59 = and i32 %mask_0_i, %solution" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:59->C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34]   --->   Operation 99 'and' 'and_ln59' <Predicate = (!icmp_ln57)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 100 [1/1] (2.47ns) (out node of the LUT)   --->   "%icmp_ln59 = icmp eq i32 %and_ln59, 0" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:59->C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34]   --->   Operation 100 'icmp' 'icmp_ln59' <Predicate = (!icmp_ln57)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln63 = sext i32 %i_0_i to i64" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:63->C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34]   --->   Operation 101 'sext' 'sext_ln63' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_25 : Operation 102 [1/1] (0.00ns)   --->   "%buff_addr_1 = getelementptr [100 x i32]* %buff, i64 0, i64 %sext_ln63" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:63->C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34]   --->   Operation 102 'getelementptr' 'buff_addr_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_25 : Operation 103 [2/2] (3.25ns)   --->   "%buff_load = load i32* %buff_addr_1, align 4" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:63->C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34]   --->   Operation 103 'load' 'buff_load' <Predicate = (!icmp_ln57)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_25 : Operation 104 [1/1] (0.00ns)   --->   "%mask = shl i32 %mask_0_i, 1" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:65->C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34]   --->   Operation 104 'shl' 'mask' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_25 : Operation 105 [1/1] (2.55ns)   --->   "%i_1 = add nsw i32 1, %i_0_i" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:57->C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34]   --->   Operation 105 'add' 'i_1' <Predicate = (!icmp_ln57)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 23> <Delay = 6.50>
ST_26 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8) nounwind" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:57->C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34]   --->   Operation 106 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_26 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:58->C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34]   --->   Operation 107 'specpipeline' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_26 : Operation 108 [1/2] (3.25ns)   --->   "%buff_load = load i32* %buff_addr_1, align 4" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:63->C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34]   --->   Operation 108 'load' 'buff_load' <Predicate = (!icmp_ln57)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_26 : Operation 109 [1/1] (2.55ns)   --->   "%sum1s = add nsw i32 %buff_load, %sum1s_0_i" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:60->C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34]   --->   Operation 109 'add' 'sum1s' <Predicate = (!icmp_ln57 & !icmp_ln59)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 110 [1/1] (2.55ns)   --->   "%sum0s = add nsw i32 %buff_load, %sum0s_0_i" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:63->C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34]   --->   Operation 110 'add' 'sum0s' <Predicate = (!icmp_ln57 & icmp_ln59)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 111 [1/1] (0.69ns)   --->   "%sum0s_1 = select i1 %icmp_ln59, i32 %sum0s, i32 %sum0s_0_i" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:59->C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34]   --->   Operation 111 'select' 'sum0s_1' <Predicate = (!icmp_ln57)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 112 [1/1] (0.69ns)   --->   "%sum1s_1 = select i1 %icmp_ln59, i32 %sum1s_0_i, i32 %sum1s" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:59->C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34]   --->   Operation 112 'select' 'sum1s_1' <Predicate = (!icmp_ln57)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 113 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_i) nounwind" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:67->C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34]   --->   Operation 113 'specregionend' 'empty_9' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_26 : Operation 114 [1/1] (0.00ns)   --->   "br label %3" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:57->C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34]   --->   Operation 114 'br' <Predicate = (!icmp_ln57)> <Delay = 0.00>

State 27 <SV = 23> <Delay = 4.24>
ST_27 : Operation 115 [1/1] (2.47ns)   --->   "%icmp_ln68 = icmp eq i32 %sum0s_0_i, %sum1s_0_i" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:68->C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34]   --->   Operation 115 'icmp' 'icmp_ln68' <Predicate = (icmp_ln32)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 116 [1/1] (1.76ns)   --->   "br i1 %icmp_ln68, label %.loopexit, label %hls_label_1_end" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34]   --->   Operation 116 'br' <Predicate = (icmp_ln32)> <Delay = 1.76>
ST_27 : Operation 117 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_1) nounwind" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:39]   --->   Operation 117 'specregionend' 'empty_10' <Predicate = (icmp_ln32 & !icmp_ln68)> <Delay = 0.00>
ST_27 : Operation 118 [1/1] (2.55ns)   --->   "%i_2 = add i32 %solution, 1" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:32]   --->   Operation 118 'add' 'i_2' <Predicate = (icmp_ln32 & !icmp_ln68)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 119 [1/1] (0.00ns)   --->   "br label %2" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:32]   --->   Operation 119 'br' <Predicate = (icmp_ln32 & !icmp_ln68)> <Delay = 0.00>
ST_27 : Operation 120 [1/1] (0.00ns)   --->   "%p_0 = phi i1 [ false, %2 ], [ true, %CheckPartition.exit ]"   --->   Operation 120 'phi' 'p_0' <Predicate = (icmp_ln68) | (!icmp_ln32)> <Delay = 0.00>
ST_27 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i1 %p_0 to i32" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:49]   --->   Operation 121 'zext' 'zext_ln49' <Predicate = (icmp_ln68) | (!icmp_ln32)> <Delay = 0.00>
ST_27 : Operation 122 [1/1] (0.00ns)   --->   "ret i32 %zext_ln49" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:49]   --->   Operation 122 'ret' <Predicate = (icmp_ln68) | (!icmp_ln32)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'array_r' [3]  (1 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('output_addr') [6]  (0 ns)
	bus request on port 'output_r' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:19) [14]  (8.75 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus request on port 'output_r' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:19) [14]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus request on port 'output_r' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:19) [14]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 'output_r' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:19) [14]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'output_r' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:19) [14]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'output_r' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:19) [14]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus request on port 'output_r' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:19) [14]  (8.75 ns)

 <State 9>: 8.75ns
The critical path consists of the following:
	bus read on port 'output_r' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:19) [15]  (8.75 ns)

 <State 10>: 2.55ns
The critical path consists of the following:
	'shl' operation ('shl_ln21', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:21) [16]  (0 ns)
	'add' operation ('add_ln21', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:21) [17]  (2.55 ns)

 <State 11>: 8.75ns
The critical path consists of the following:
	bus request on port 'output_r' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:21) [20]  (8.75 ns)

 <State 12>: 8.75ns
The critical path consists of the following:
	bus request on port 'output_r' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:21) [20]  (8.75 ns)

 <State 13>: 8.75ns
The critical path consists of the following:
	bus request on port 'output_r' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:21) [20]  (8.75 ns)

 <State 14>: 8.75ns
The critical path consists of the following:
	bus request on port 'output_r' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:21) [20]  (8.75 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	bus request on port 'output_r' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:21) [20]  (8.75 ns)

 <State 16>: 8.75ns
The critical path consists of the following:
	bus request on port 'output_r' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:21) [20]  (8.75 ns)

 <State 17>: 8.75ns
The critical path consists of the following:
	bus request on port 'output_r' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:21) [20]  (8.75 ns)

 <State 18>: 2.49ns
The critical path consists of the following:
	'phi' operation ('phi_ln21', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:21) with incoming values : ('add_ln21_1', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:21) [23]  (0 ns)
	'add' operation ('add_ln21_1', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:21) [25]  (2.49 ns)

 <State 19>: 8.75ns
The critical path consists of the following:
	bus read on port 'output_r' (C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:21) [32]  (8.75 ns)

 <State 20>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('buff_addr', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:21) [33]  (0 ns)
	'store' operation ('store_ln21', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:21) of variable 'output_addr_read', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:21 on array 'buff', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:16 [34]  (3.25 ns)

 <State 21>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:23) [40]  (1.77 ns)

 <State 22>: 2.55ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:23) [40]  (0 ns)
	'add' operation ('i', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:23) [43]  (2.55 ns)

 <State 23>: 2.55ns
The critical path consists of the following:
	'add' operation ('add_ln57', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:57->C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34) [54]  (2.55 ns)

 <State 24>: 4.24ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:32) [57]  (0 ns)
	'icmp' operation ('icmp_ln32', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:32) [58]  (2.47 ns)
	multiplexor before 'phi' operation ('p_0') [95]  (1.77 ns)

 <State 25>: 3.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln57', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:57->C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34) [69]  (2.47 ns)
	blocking operation 0.993 ns on control path)

 <State 26>: 6.5ns
The critical path consists of the following:
	'load' operation ('buff_load', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:63->C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34) on array 'buff', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:16 [78]  (3.25 ns)
	'add' operation ('sum0s', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:63->C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34) [80]  (2.55 ns)
	'select' operation ('sum0s', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:59->C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34) [81]  (0.698 ns)

 <State 27>: 4.24ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln68', C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:68->C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:34) [88]  (2.47 ns)
	multiplexor before 'phi' operation ('p_0') [95]  (1.77 ns)
	'phi' operation ('p_0') [95]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
