# Testbench-Simple
In this protocol, write data is provided in a single clock along with the address while read data is received on the next clock, and no transactions can be started during that time indicated by "ready" signal.