Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 297b914c74b1409cb02ea5456df1acc2 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot project_screentest_behav xil_defaultlib.project_screentest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port addr [C:/Users/crmbi/Comp541/projectA/projectA.srcs/sources_1/new/memIO.sv:46]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 13 for port mipAddr [C:/Users/crmbi/Comp541/projectA/projectA.srcs/sources_1/new/memIO.sv:47]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/crmbi/Comp541/projectA/projectA.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/adder.sv" Line 1. Module adder(N=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/crmbi/Comp541/projectA/projectA.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/adder.sv" Line 1. Module adder(N=32) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.register_file(Dbits=32,Nloc=32)
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.addsub(N=32)
Compiling module xil_defaultlib.shifter(N=32)
Compiling module xil_defaultlib.logical(N=32)
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem(Nloc=128,initfile="imem_scr...
Compiling module xil_defaultlib.dmem(initfile="dmem_screentest.m...
Compiling module xil_defaultlib.screenmem(Dbits=4,initfile="smem...
Compiling module xil_defaultlib.memIO(dmem_init="dmem_screentest...
Compiling module xil_defaultlib.xycounter(width=800,height=525)
Compiling module xil_defaultlib.vgatimer
Compiling module xil_defaultlib.bitmapmem(initfile="bmem_screent...
Compiling module xil_defaultlib.vgadisplaydriver(initfile="bmem_...
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.selfcheck_nopause
Compiling module xil_defaultlib.project_screentest
Compiling module xil_defaultlib.glbl
Built simulation snapshot project_screentest_behav
