<def f='luajit/lj_asm_x86.h' l='2857' ll='2876' type='RegSet asm_head_side_base(ASMState * as, IRIns * irp, RegSet allow)'/>
<use f='luajit/lj_asm.c' l='1884' u='c' c='asm_head_side'/>
<doc f='luajit/lj_asm_x86.h' l='2856'>/* Coalesce or reload BASE register for a side trace. */</doc>
