// Seed: 1565046815
module module_0;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  assign id_1 = id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  tri0  id_0,
    input  tri0  id_1,
    input  tri0  id_2,
    input  wand  id_3,
    output tri0  id_4,
    input  wire  id_5,
    input  wor   id_6,
    input  wor   id_7,
    input  wor   id_8,
    input  wand  id_9,
    output uwire id_10,
    output wire  id_11
);
endmodule
module module_3 (
    input tri id_0,
    output tri id_1,
    output supply0 id_2,
    input wor id_3,
    output logic id_4,
    input uwire id_5,
    input wor id_6,
    input uwire id_7,
    output uwire id_8,
    output wand id_9,
    input supply0 id_10,
    output supply0 id_11,
    input supply1 id_12,
    output supply0 id_13,
    input tri0 id_14,
    input tri id_15,
    output supply0 id_16,
    input logic id_17
);
  always_comb begin : LABEL_0
    id_4 <= id_17;
  end
  module_2 modCall_1 (
      id_15,
      id_15,
      id_6,
      id_3,
      id_2,
      id_3,
      id_6,
      id_10,
      id_6,
      id_10,
      id_2,
      id_16
  );
  assign modCall_1.type_1 = 0;
endmodule
