\doxysubsubsubsection{PWR Status Flags}
\hypertarget{group__PWREx__Flag}{}\label{group__PWREx__Flag}\index{PWR Status Flags@{PWR Status Flags}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__PWREx__Flag_gaa3527e755c08ac2b2d95edd7adc4ee70}{PWR\+\_\+\+FLAG\+\_\+\+WUF1}}~(\mbox{\hyperlink{group__PWR__FLAG__REG_ga878473edd2a2873080d0d2f662052f99}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+SR1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c48cb5a0f8b86dc09d5ce1d496d795c}{PWR\+\_\+\+SR1\+\_\+\+WUF1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__PWREx__Flag_ga6be7514eb20788bbd92e78eed13c551c}{PWR\+\_\+\+FLAG\+\_\+\+WUF2}}~(\mbox{\hyperlink{group__PWR__FLAG__REG_ga878473edd2a2873080d0d2f662052f99}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+SR1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaebe957f4d65ef6b7f263b1f0924a30f8}{PWR\+\_\+\+SR1\+\_\+\+WUF2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__PWREx__Flag_ga76716079ff7849bddcbbe8f429d70db3}{PWR\+\_\+\+FLAG\+\_\+\+WUF3}}~(\mbox{\hyperlink{group__PWR__FLAG__REG_ga878473edd2a2873080d0d2f662052f99}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+SR1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga848c1f7ed3fc5a18315fb48944fcc096}{PWR\+\_\+\+SR1\+\_\+\+WUF3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__PWREx__Flag_ga2d06760a5769e729b06d41e37036d58e}{PWR\+\_\+\+FLAG\+\_\+\+WU}}~(\mbox{\hyperlink{group__PWR__FLAG__REG_ga878473edd2a2873080d0d2f662052f99}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+SR1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3cee25727108665face0ac2f709fcb72}{PWR\+\_\+\+SR1\+\_\+\+WUF}})
\item 
\#define \mbox{\hyperlink{group__PWREx__Flag_gaa8d92d29871f45b1acbd5abe71800731}{PWR\+\_\+\+FLAG\+\_\+\+WPVD}}~(\mbox{\hyperlink{group__PWR__FLAG__REG_ga878473edd2a2873080d0d2f662052f99}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+SR1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad437f61dfc852f21b3bbd440077e8e93}{PWR\+\_\+\+SR1\+\_\+\+WPVDF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__PWREx__Flag_gae121679d71bf4c0980094e8041f9c848}{PWR\+\_\+\+FLAG\+\_\+\+HOLDC2I}}~(\mbox{\hyperlink{group__PWR__FLAG__REG_ga878473edd2a2873080d0d2f662052f99}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+SR1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga004bb090c39affe15cf9aa0a400b651e}{PWR\+\_\+\+SR1\+\_\+\+C2\+HF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__PWREx__Flag_ga6be01d28369a777d1d372baa9ed5b488}{PWR\+\_\+\+FLAG\+\_\+\+WUFI}}~(\mbox{\hyperlink{group__PWR__FLAG__REG_ga878473edd2a2873080d0d2f662052f99}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+SR1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa17e157e6252e1503b6c6bb528c8776e}{PWR\+\_\+\+SR1\+\_\+\+WUFI\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__PWREx__Flag_ga946500132dce659c21ab499d30186998}{PWR\+\_\+\+FLAG\+\_\+\+WRFBUSY}}~(\mbox{\hyperlink{group__PWR__FLAG__REG_ga878473edd2a2873080d0d2f662052f99}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+SR1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaec4a4fafb2dd0331c0c513ec173743d3}{PWR\+\_\+\+SR1\+\_\+\+WRFBUSYF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__PWREx__Flag_gaf6d8938f2c783359d5928161100594e0}{PWR\+\_\+\+FLAG\+\_\+\+LDORDY}}~(\mbox{\hyperlink{group__PWR__FLAG__REG_gaf998ce81a8491a45d47084069f9c599d}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+SR2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa981b650cb50e500286405c2788ea2f7}{PWR\+\_\+\+SR2\+\_\+\+LDORDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__PWREx__Flag_ga5c52ed8a1758ffed0f47e57b19a17898}{PWR\+\_\+\+FLAG\+\_\+\+SMPSRDY}}~(\mbox{\hyperlink{group__PWR__FLAG__REG_gaf998ce81a8491a45d47084069f9c599d}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+SR2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf027d4ae1d888ffa6aadee3dfa9d2f6}{PWR\+\_\+\+SR2\+\_\+\+SMPSRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__PWREx__Flag_ga83a0e30086ec21630b8a175ae48a2672}{PWR\+\_\+\+FLAG\+\_\+\+REGLPS}}~(\mbox{\hyperlink{group__PWR__FLAG__REG_gaf998ce81a8491a45d47084069f9c599d}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+SR2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaec5679fae132b06386690a6008210ab8}{PWR\+\_\+\+SR2\+\_\+\+REGLPS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__PWREx__Flag_ga8ed9097fdb76809257ecc0e398a2904f}{PWR\+\_\+\+FLAG\+\_\+\+REGLPF}}~(\mbox{\hyperlink{group__PWR__FLAG__REG_gaf998ce81a8491a45d47084069f9c599d}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+SR2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff23f66315da4c825502c360b7855988}{PWR\+\_\+\+SR2\+\_\+\+REGLPF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__PWREx__Flag_gacf40639ccc37047134236f3576c357d5}{PWR\+\_\+\+FLAG\+\_\+\+REGMRS}}~(\mbox{\hyperlink{group__PWR__FLAG__REG_gaf998ce81a8491a45d47084069f9c599d}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+SR2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae11f1f8e8216fb1472f2ad97cf1a8c9e}{PWR\+\_\+\+SR2\+\_\+\+REGMRS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__PWREx__Flag_gaf2e433473a2382cc4c752abaaeb1d3bc}{PWR\+\_\+\+FLAG\+\_\+\+FLASHRDY}}~(\mbox{\hyperlink{group__PWR__FLAG__REG_gaf998ce81a8491a45d47084069f9c599d}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+SR2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf53b0ecf9d437268ff9fe3bc773e228}{PWR\+\_\+\+SR2\+\_\+\+FLASHRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__PWREx__Flag_gadad469c6c3a277918f869cd20613b3a9}{PWR\+\_\+\+FLAG\+\_\+\+VOSF}}~(\mbox{\hyperlink{group__PWR__FLAG__REG_gaf998ce81a8491a45d47084069f9c599d}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+SR2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadb351da51286ac6ecef463e03c665e85}{PWR\+\_\+\+SR2\+\_\+\+VOSF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__PWREx__Flag_gaefd05d58cc050eeef83a1b5c520b2c2a}{PWR\+\_\+\+FLAG\+\_\+\+PVDO}}~(\mbox{\hyperlink{group__PWR__FLAG__REG_gaf998ce81a8491a45d47084069f9c599d}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+SR2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeee1497d70f726a937ae20688e75f23a}{PWR\+\_\+\+SR2\+\_\+\+PVDO\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__PWREx__Flag_ga383cf87db3c18c7e15cf048ecc4a329e}{PWR\+\_\+\+FLAG\+\_\+\+PVMO3}}~(\mbox{\hyperlink{group__PWR__FLAG__REG_gaf998ce81a8491a45d47084069f9c599d}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+SR2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae8f456297caa1bdf56316aeaeeb2eae4}{PWR\+\_\+\+SR2\+\_\+\+PVMO3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__PWREx__Flag_ga52b0d56fa90b07d7495ee544f79f34f1}{PWR\+\_\+\+FLAG\+\_\+\+RFEOL}}~(\mbox{\hyperlink{group__PWR__FLAG__REG_gaf998ce81a8491a45d47084069f9c599d}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+SR2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadb45c348423b8662b0768e6886caf5bc}{PWR\+\_\+\+SR2\+\_\+\+RFEOLF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__PWREx__Flag_ga19e7388c109b5211fb4efef6860b6478}{PWR\+\_\+\+FLAG\+\_\+\+RFBUSYS}}~(\mbox{\hyperlink{group__PWR__FLAG__REG_gaf998ce81a8491a45d47084069f9c599d}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+SR2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga89b01f500621789caca89283dccaa5e6}{PWR\+\_\+\+SR2\+\_\+\+RFBUSYS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__PWREx__Flag_gae12f694849470ff6b579dfcb33c4d7cd}{PWR\+\_\+\+FLAG\+\_\+\+RFBUSYMS}}~(\mbox{\hyperlink{group__PWR__FLAG__REG_gaf998ce81a8491a45d47084069f9c599d}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+SR2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga75b5668f5effb0d9d1415ed1d11eb181}{PWR\+\_\+\+SR2\+\_\+\+RFBUSYMS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__PWREx__Flag_ga93f5155b54198ad94729e62bdc4614c3}{PWR\+\_\+\+FLAG\+\_\+\+C2\+BOOTS}}~(\mbox{\hyperlink{group__PWR__FLAG__REG_gaf998ce81a8491a45d47084069f9c599d}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+SR2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeea9719ea888fbfaa014399a04e22c6a}{PWR\+\_\+\+SR2\+\_\+\+C2\+BOOTS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__PWREx__Flag_ga9e55f0b5dec2346d5c8dee3ab3c0c2df}{PWR\+\_\+\+FLAG\+\_\+\+SB}}~(\mbox{\hyperlink{group__PWR__FLAG__REG_ga06165d132b35b848eddcad074dda3deb}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+EXTSCR}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf96740b96b58c5cb9696c5ca1a62cefa}{PWR\+\_\+\+EXTSCR\+\_\+\+C1\+SBF\+\_\+\+Pos}} \texorpdfstring{$\vert$}{|} (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99a4231ad1f5c78ad4ab251316ce891b}{PWR\+\_\+\+EXTSCR\+\_\+\+C1\+CSSF\+\_\+\+Pos}} $<$$<$ \mbox{\hyperlink{group__PWR__FLAG__REG_gaa4bb234689287bec1d3d988accb2db28}{PWR\+\_\+\+FLAG\+\_\+\+EXTSCR\+\_\+\+CLR\+\_\+\+POS}}))
\item 
\#define \mbox{\hyperlink{group__PWREx__Flag_ga9b4b3a082c0903f872ee9f19af3e29bc}{PWR\+\_\+\+FLAG\+\_\+\+STOP2}}~(\mbox{\hyperlink{group__PWR__FLAG__REG_ga06165d132b35b848eddcad074dda3deb}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+EXTSCR}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6eaa453ab7127f1a916733ee64ea38e6}{PWR\+\_\+\+EXTSCR\+\_\+\+C1\+STOP2\+F\+\_\+\+Pos}} \texorpdfstring{$\vert$}{|} (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99a4231ad1f5c78ad4ab251316ce891b}{PWR\+\_\+\+EXTSCR\+\_\+\+C1\+CSSF\+\_\+\+Pos}} $<$$<$ \mbox{\hyperlink{group__PWR__FLAG__REG_gaa4bb234689287bec1d3d988accb2db28}{PWR\+\_\+\+FLAG\+\_\+\+EXTSCR\+\_\+\+CLR\+\_\+\+POS}}))
\item 
\#define \mbox{\hyperlink{group__PWREx__Flag_ga57b0807c3ba84a4195679c06afc79ad2}{PWR\+\_\+\+FLAG\+\_\+\+STOP}}~(\mbox{\hyperlink{group__PWR__FLAG__REG_ga06165d132b35b848eddcad074dda3deb}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+EXTSCR}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga947c79ff9864f33d3def7b8f93c48d89}{PWR\+\_\+\+EXTSCR\+\_\+\+C1\+STOPF\+\_\+\+Pos}} \texorpdfstring{$\vert$}{|} (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99a4231ad1f5c78ad4ab251316ce891b}{PWR\+\_\+\+EXTSCR\+\_\+\+C1\+CSSF\+\_\+\+Pos}} $<$$<$ \mbox{\hyperlink{group__PWR__FLAG__REG_gaa4bb234689287bec1d3d988accb2db28}{PWR\+\_\+\+FLAG\+\_\+\+EXTSCR\+\_\+\+CLR\+\_\+\+POS}}))
\item 
\#define \mbox{\hyperlink{group__PWREx__Flag_gaef17b2925b605d3d32fc5e1bf4efb657}{PWR\+\_\+\+FLAG\+\_\+\+LPMODES}}~(\mbox{\hyperlink{group__PWREx__Flag_ga9e55f0b5dec2346d5c8dee3ab3c0c2df}{PWR\+\_\+\+FLAG\+\_\+\+SB}})
\item 
\#define \mbox{\hyperlink{group__PWREx__Flag_ga1236c74287e27b01dd1dffa49870b7aa}{PWR\+\_\+\+FLAG\+\_\+\+C1\+DEEPSLEEP}}~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa4a374cf461e3d4aef4c1e189960fb47}{PWR\+\_\+\+EXTSCR\+\_\+\+C1\+DS\+\_\+\+Pos}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__PWR__FLAG__REG_ga06165d132b35b848eddcad074dda3deb}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+EXTSCR}})
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}
Elements values convention\+: 0000 0000 0XXY YYYYb
\begin{DoxyItemize}
\item Y YYYY \+: Flag position in the XX register (5 bits)
\item XX \+: Status register (2 bits)
\begin{DoxyItemize}
\item 01\+: SR1 register
\item 10\+: SR2 register
\item 11\+: EXTSCR register 
\end{DoxyItemize}
\end{DoxyItemize}

\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__PWREx__Flag_ga1236c74287e27b01dd1dffa49870b7aa}\label{group__PWREx__Flag_ga1236c74287e27b01dd1dffa49870b7aa} 
\index{PWR Status Flags@{PWR Status Flags}!PWR\_FLAG\_C1DEEPSLEEP@{PWR\_FLAG\_C1DEEPSLEEP}}
\index{PWR\_FLAG\_C1DEEPSLEEP@{PWR\_FLAG\_C1DEEPSLEEP}!PWR Status Flags@{PWR Status Flags}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_FLAG\_C1DEEPSLEEP}{PWR\_FLAG\_C1DEEPSLEEP}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+FLAG\+\_\+\+C1\+DEEPSLEEP~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa4a374cf461e3d4aef4c1e189960fb47}{PWR\+\_\+\+EXTSCR\+\_\+\+C1\+DS\+\_\+\+Pos}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__PWR__FLAG__REG_ga06165d132b35b848eddcad074dda3deb}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+EXTSCR}})}

CPU1 Deep\+Sleep Flag 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source_l00314}{314}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group__PWREx__Flag_ga93f5155b54198ad94729e62bdc4614c3}\label{group__PWREx__Flag_ga93f5155b54198ad94729e62bdc4614c3} 
\index{PWR Status Flags@{PWR Status Flags}!PWR\_FLAG\_C2BOOTS@{PWR\_FLAG\_C2BOOTS}}
\index{PWR\_FLAG\_C2BOOTS@{PWR\_FLAG\_C2BOOTS}!PWR Status Flags@{PWR Status Flags}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_FLAG\_C2BOOTS}{PWR\_FLAG\_C2BOOTS}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+FLAG\+\_\+\+C2\+BOOTS~(\mbox{\hyperlink{group__PWR__FLAG__REG_gaf998ce81a8491a45d47084069f9c599d}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+SR2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeea9719ea888fbfaa014399a04e22c6a}{PWR\+\_\+\+SR2\+\_\+\+C2\+BOOTS\+\_\+\+Pos}})}

CPU2 boot request source information flag 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source_l00298}{298}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group__PWREx__Flag_gaf2e433473a2382cc4c752abaaeb1d3bc}\label{group__PWREx__Flag_gaf2e433473a2382cc4c752abaaeb1d3bc} 
\index{PWR Status Flags@{PWR Status Flags}!PWR\_FLAG\_FLASHRDY@{PWR\_FLAG\_FLASHRDY}}
\index{PWR\_FLAG\_FLASHRDY@{PWR\_FLAG\_FLASHRDY}!PWR Status Flags@{PWR Status Flags}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_FLAG\_FLASHRDY}{PWR\_FLAG\_FLASHRDY}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+FLAG\+\_\+\+FLASHRDY~(\mbox{\hyperlink{group__PWR__FLAG__REG_gaf998ce81a8491a45d47084069f9c599d}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+SR2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf53b0ecf9d437268ff9fe3bc773e228}{PWR\+\_\+\+SR2\+\_\+\+FLASHRDY\+\_\+\+Pos}})}

Flash ready flag 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source_l00291}{291}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group__PWREx__Flag_gae121679d71bf4c0980094e8041f9c848}\label{group__PWREx__Flag_gae121679d71bf4c0980094e8041f9c848} 
\index{PWR Status Flags@{PWR Status Flags}!PWR\_FLAG\_HOLDC2I@{PWR\_FLAG\_HOLDC2I}}
\index{PWR\_FLAG\_HOLDC2I@{PWR\_FLAG\_HOLDC2I}!PWR Status Flags@{PWR Status Flags}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_FLAG\_HOLDC2I}{PWR\_FLAG\_HOLDC2I}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+FLAG\+\_\+\+HOLDC2I~(\mbox{\hyperlink{group__PWR__FLAG__REG_ga878473edd2a2873080d0d2f662052f99}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+SR1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga004bb090c39affe15cf9aa0a400b651e}{PWR\+\_\+\+SR1\+\_\+\+C2\+HF\+\_\+\+Pos}})}

CPU2 on-\/\+Hold Interrupt Flag 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source_l00282}{282}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group__PWREx__Flag_gaf6d8938f2c783359d5928161100594e0}\label{group__PWREx__Flag_gaf6d8938f2c783359d5928161100594e0} 
\index{PWR Status Flags@{PWR Status Flags}!PWR\_FLAG\_LDORDY@{PWR\_FLAG\_LDORDY}}
\index{PWR\_FLAG\_LDORDY@{PWR\_FLAG\_LDORDY}!PWR Status Flags@{PWR Status Flags}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_FLAG\_LDORDY}{PWR\_FLAG\_LDORDY}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+FLAG\+\_\+\+LDORDY~(\mbox{\hyperlink{group__PWR__FLAG__REG_gaf998ce81a8491a45d47084069f9c599d}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+SR2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa981b650cb50e500286405c2788ea2f7}{PWR\+\_\+\+SR2\+\_\+\+LDORDY\+\_\+\+Pos}})}

Main LDO ready flag 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source_l00286}{286}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group__PWREx__Flag_gaef17b2925b605d3d32fc5e1bf4efb657}\label{group__PWREx__Flag_gaef17b2925b605d3d32fc5e1bf4efb657} 
\index{PWR Status Flags@{PWR Status Flags}!PWR\_FLAG\_LPMODES@{PWR\_FLAG\_LPMODES}}
\index{PWR\_FLAG\_LPMODES@{PWR\_FLAG\_LPMODES}!PWR Status Flags@{PWR Status Flags}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_FLAG\_LPMODES}{PWR\_FLAG\_LPMODES}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+FLAG\+\_\+\+LPMODES~(\mbox{\hyperlink{group__PWREx__Flag_ga9e55f0b5dec2346d5c8dee3ab3c0c2df}{PWR\+\_\+\+FLAG\+\_\+\+SB}})}

System flag encompassing all low-\/powers flags (Stop0, 1, 2 and Standby) for CPU1, used when clearing flags 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source_l00309}{309}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group__PWREx__Flag_gaefd05d58cc050eeef83a1b5c520b2c2a}\label{group__PWREx__Flag_gaefd05d58cc050eeef83a1b5c520b2c2a} 
\index{PWR Status Flags@{PWR Status Flags}!PWR\_FLAG\_PVDO@{PWR\_FLAG\_PVDO}}
\index{PWR\_FLAG\_PVDO@{PWR\_FLAG\_PVDO}!PWR Status Flags@{PWR Status Flags}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_FLAG\_PVDO}{PWR\_FLAG\_PVDO}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+FLAG\+\_\+\+PVDO~(\mbox{\hyperlink{group__PWR__FLAG__REG_gaf998ce81a8491a45d47084069f9c599d}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+SR2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeee1497d70f726a937ae20688e75f23a}{PWR\+\_\+\+SR2\+\_\+\+PVDO\+\_\+\+Pos}})}

Power Voltage Detector output flag 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source_l00293}{293}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group__PWREx__Flag_ga383cf87db3c18c7e15cf048ecc4a329e}\label{group__PWREx__Flag_ga383cf87db3c18c7e15cf048ecc4a329e} 
\index{PWR Status Flags@{PWR Status Flags}!PWR\_FLAG\_PVMO3@{PWR\_FLAG\_PVMO3}}
\index{PWR\_FLAG\_PVMO3@{PWR\_FLAG\_PVMO3}!PWR Status Flags@{PWR Status Flags}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_FLAG\_PVMO3}{PWR\_FLAG\_PVMO3}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+FLAG\+\_\+\+PVMO3~(\mbox{\hyperlink{group__PWR__FLAG__REG_gaf998ce81a8491a45d47084069f9c599d}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+SR2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae8f456297caa1bdf56316aeaeeb2eae4}{PWR\+\_\+\+SR2\+\_\+\+PVMO3\+\_\+\+Pos}})}

Power Voltage Monitoring 3 output flag 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source_l00294}{294}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group__PWREx__Flag_ga8ed9097fdb76809257ecc0e398a2904f}\label{group__PWREx__Flag_ga8ed9097fdb76809257ecc0e398a2904f} 
\index{PWR Status Flags@{PWR Status Flags}!PWR\_FLAG\_REGLPF@{PWR\_FLAG\_REGLPF}}
\index{PWR\_FLAG\_REGLPF@{PWR\_FLAG\_REGLPF}!PWR Status Flags@{PWR Status Flags}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_FLAG\_REGLPF}{PWR\_FLAG\_REGLPF}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+FLAG\+\_\+\+REGLPF~(\mbox{\hyperlink{group__PWR__FLAG__REG_gaf998ce81a8491a45d47084069f9c599d}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+SR2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff23f66315da4c825502c360b7855988}{PWR\+\_\+\+SR2\+\_\+\+REGLPF\+\_\+\+Pos}})}

Low-\/power regulator (main regulator or low-\/power regulator used) flag 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source_l00289}{289}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group__PWREx__Flag_ga83a0e30086ec21630b8a175ae48a2672}\label{group__PWREx__Flag_ga83a0e30086ec21630b8a175ae48a2672} 
\index{PWR Status Flags@{PWR Status Flags}!PWR\_FLAG\_REGLPS@{PWR\_FLAG\_REGLPS}}
\index{PWR\_FLAG\_REGLPS@{PWR\_FLAG\_REGLPS}!PWR Status Flags@{PWR Status Flags}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_FLAG\_REGLPS}{PWR\_FLAG\_REGLPS}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+FLAG\+\_\+\+REGLPS~(\mbox{\hyperlink{group__PWR__FLAG__REG_gaf998ce81a8491a45d47084069f9c599d}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+SR2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaec5679fae132b06386690a6008210ab8}{PWR\+\_\+\+SR2\+\_\+\+REGLPS\+\_\+\+Pos}})}

Low-\/power regulator started and ready flag 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source_l00288}{288}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group__PWREx__Flag_gacf40639ccc37047134236f3576c357d5}\label{group__PWREx__Flag_gacf40639ccc37047134236f3576c357d5} 
\index{PWR Status Flags@{PWR Status Flags}!PWR\_FLAG\_REGMRS@{PWR\_FLAG\_REGMRS}}
\index{PWR\_FLAG\_REGMRS@{PWR\_FLAG\_REGMRS}!PWR Status Flags@{PWR Status Flags}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_FLAG\_REGMRS}{PWR\_FLAG\_REGMRS}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+FLAG\+\_\+\+REGMRS~(\mbox{\hyperlink{group__PWR__FLAG__REG_gaf998ce81a8491a45d47084069f9c599d}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+SR2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae11f1f8e8216fb1472f2ad97cf1a8c9e}{PWR\+\_\+\+SR2\+\_\+\+REGMRS\+\_\+\+Pos}})}

Main regulator supply from LDO or SMPS or directly from VDD 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source_l00290}{290}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group__PWREx__Flag_gae12f694849470ff6b579dfcb33c4d7cd}\label{group__PWREx__Flag_gae12f694849470ff6b579dfcb33c4d7cd} 
\index{PWR Status Flags@{PWR Status Flags}!PWR\_FLAG\_RFBUSYMS@{PWR\_FLAG\_RFBUSYMS}}
\index{PWR\_FLAG\_RFBUSYMS@{PWR\_FLAG\_RFBUSYMS}!PWR Status Flags@{PWR Status Flags}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_FLAG\_RFBUSYMS}{PWR\_FLAG\_RFBUSYMS}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+FLAG\+\_\+\+RFBUSYMS~(\mbox{\hyperlink{group__PWR__FLAG__REG_gaf998ce81a8491a45d47084069f9c599d}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+SR2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga75b5668f5effb0d9d1415ed1d11eb181}{PWR\+\_\+\+SR2\+\_\+\+RFBUSYMS\+\_\+\+Pos}})}

Radio busy masked signal flag (current status) 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source_l00297}{297}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group__PWREx__Flag_ga19e7388c109b5211fb4efef6860b6478}\label{group__PWREx__Flag_ga19e7388c109b5211fb4efef6860b6478} 
\index{PWR Status Flags@{PWR Status Flags}!PWR\_FLAG\_RFBUSYS@{PWR\_FLAG\_RFBUSYS}}
\index{PWR\_FLAG\_RFBUSYS@{PWR\_FLAG\_RFBUSYS}!PWR Status Flags@{PWR Status Flags}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_FLAG\_RFBUSYS}{PWR\_FLAG\_RFBUSYS}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+FLAG\+\_\+\+RFBUSYS~(\mbox{\hyperlink{group__PWR__FLAG__REG_gaf998ce81a8491a45d47084069f9c599d}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+SR2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga89b01f500621789caca89283dccaa5e6}{PWR\+\_\+\+SR2\+\_\+\+RFBUSYS\+\_\+\+Pos}})}

Radio busy signal flag (current status) 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source_l00296}{296}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group__PWREx__Flag_ga52b0d56fa90b07d7495ee544f79f34f1}\label{group__PWREx__Flag_ga52b0d56fa90b07d7495ee544f79f34f1} 
\index{PWR Status Flags@{PWR Status Flags}!PWR\_FLAG\_RFEOL@{PWR\_FLAG\_RFEOL}}
\index{PWR\_FLAG\_RFEOL@{PWR\_FLAG\_RFEOL}!PWR Status Flags@{PWR Status Flags}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_FLAG\_RFEOL}{PWR\_FLAG\_RFEOL}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+FLAG\+\_\+\+RFEOL~(\mbox{\hyperlink{group__PWR__FLAG__REG_gaf998ce81a8491a45d47084069f9c599d}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+SR2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadb45c348423b8662b0768e6886caf5bc}{PWR\+\_\+\+SR2\+\_\+\+RFEOLF\+\_\+\+Pos}})}

Power Voltage Monitoring Radio end of life flag 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source_l00295}{295}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group__PWREx__Flag_ga9e55f0b5dec2346d5c8dee3ab3c0c2df}\label{group__PWREx__Flag_ga9e55f0b5dec2346d5c8dee3ab3c0c2df} 
\index{PWR Status Flags@{PWR Status Flags}!PWR\_FLAG\_SB@{PWR\_FLAG\_SB}}
\index{PWR\_FLAG\_SB@{PWR\_FLAG\_SB}!PWR Status Flags@{PWR Status Flags}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_FLAG\_SB}{PWR\_FLAG\_SB}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+FLAG\+\_\+\+SB~(\mbox{\hyperlink{group__PWR__FLAG__REG_ga06165d132b35b848eddcad074dda3deb}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+EXTSCR}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf96740b96b58c5cb9696c5ca1a62cefa}{PWR\+\_\+\+EXTSCR\+\_\+\+C1\+SBF\+\_\+\+Pos}} \texorpdfstring{$\vert$}{|} (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99a4231ad1f5c78ad4ab251316ce891b}{PWR\+\_\+\+EXTSCR\+\_\+\+C1\+CSSF\+\_\+\+Pos}} $<$$<$ \mbox{\hyperlink{group__PWR__FLAG__REG_gaa4bb234689287bec1d3d988accb2db28}{PWR\+\_\+\+FLAG\+\_\+\+EXTSCR\+\_\+\+CLR\+\_\+\+POS}}))}

System Standby flag for CPU1 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source_l00300}{300}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group__PWREx__Flag_ga5c52ed8a1758ffed0f47e57b19a17898}\label{group__PWREx__Flag_ga5c52ed8a1758ffed0f47e57b19a17898} 
\index{PWR Status Flags@{PWR Status Flags}!PWR\_FLAG\_SMPSRDY@{PWR\_FLAG\_SMPSRDY}}
\index{PWR\_FLAG\_SMPSRDY@{PWR\_FLAG\_SMPSRDY}!PWR Status Flags@{PWR Status Flags}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_FLAG\_SMPSRDY}{PWR\_FLAG\_SMPSRDY}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+FLAG\+\_\+\+SMPSRDY~(\mbox{\hyperlink{group__PWR__FLAG__REG_gaf998ce81a8491a45d47084069f9c599d}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+SR2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf027d4ae1d888ffa6aadee3dfa9d2f6}{PWR\+\_\+\+SR2\+\_\+\+SMPSRDY\+\_\+\+Pos}})}

SMPS ready Flag 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source_l00287}{287}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group__PWREx__Flag_ga57b0807c3ba84a4195679c06afc79ad2}\label{group__PWREx__Flag_ga57b0807c3ba84a4195679c06afc79ad2} 
\index{PWR Status Flags@{PWR Status Flags}!PWR\_FLAG\_STOP@{PWR\_FLAG\_STOP}}
\index{PWR\_FLAG\_STOP@{PWR\_FLAG\_STOP}!PWR Status Flags@{PWR Status Flags}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_FLAG\_STOP}{PWR\_FLAG\_STOP}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+FLAG\+\_\+\+STOP~(\mbox{\hyperlink{group__PWR__FLAG__REG_ga06165d132b35b848eddcad074dda3deb}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+EXTSCR}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga947c79ff9864f33d3def7b8f93c48d89}{PWR\+\_\+\+EXTSCR\+\_\+\+C1\+STOPF\+\_\+\+Pos}} \texorpdfstring{$\vert$}{|} (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99a4231ad1f5c78ad4ab251316ce891b}{PWR\+\_\+\+EXTSCR\+\_\+\+C1\+CSSF\+\_\+\+Pos}} $<$$<$ \mbox{\hyperlink{group__PWR__FLAG__REG_gaa4bb234689287bec1d3d988accb2db28}{PWR\+\_\+\+FLAG\+\_\+\+EXTSCR\+\_\+\+CLR\+\_\+\+POS}}))}

System Stop 0 or Stop 1 flag for CPU1 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source_l00302}{302}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group__PWREx__Flag_ga9b4b3a082c0903f872ee9f19af3e29bc}\label{group__PWREx__Flag_ga9b4b3a082c0903f872ee9f19af3e29bc} 
\index{PWR Status Flags@{PWR Status Flags}!PWR\_FLAG\_STOP2@{PWR\_FLAG\_STOP2}}
\index{PWR\_FLAG\_STOP2@{PWR\_FLAG\_STOP2}!PWR Status Flags@{PWR Status Flags}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_FLAG\_STOP2}{PWR\_FLAG\_STOP2}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+FLAG\+\_\+\+STOP2~(\mbox{\hyperlink{group__PWR__FLAG__REG_ga06165d132b35b848eddcad074dda3deb}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+EXTSCR}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6eaa453ab7127f1a916733ee64ea38e6}{PWR\+\_\+\+EXTSCR\+\_\+\+C1\+STOP2\+F\+\_\+\+Pos}} \texorpdfstring{$\vert$}{|} (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99a4231ad1f5c78ad4ab251316ce891b}{PWR\+\_\+\+EXTSCR\+\_\+\+C1\+CSSF\+\_\+\+Pos}} $<$$<$ \mbox{\hyperlink{group__PWR__FLAG__REG_gaa4bb234689287bec1d3d988accb2db28}{PWR\+\_\+\+FLAG\+\_\+\+EXTSCR\+\_\+\+CLR\+\_\+\+POS}}))}

System Stop 2 flag for CPU1 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source_l00301}{301}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group__PWREx__Flag_gadad469c6c3a277918f869cd20613b3a9}\label{group__PWREx__Flag_gadad469c6c3a277918f869cd20613b3a9} 
\index{PWR Status Flags@{PWR Status Flags}!PWR\_FLAG\_VOSF@{PWR\_FLAG\_VOSF}}
\index{PWR\_FLAG\_VOSF@{PWR\_FLAG\_VOSF}!PWR Status Flags@{PWR Status Flags}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_FLAG\_VOSF}{PWR\_FLAG\_VOSF}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+FLAG\+\_\+\+VOSF~(\mbox{\hyperlink{group__PWR__FLAG__REG_gaf998ce81a8491a45d47084069f9c599d}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+SR2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadb351da51286ac6ecef463e03c665e85}{PWR\+\_\+\+SR2\+\_\+\+VOSF\+\_\+\+Pos}})}

Voltage scaling flag 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source_l00292}{292}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group__PWREx__Flag_gaa8d92d29871f45b1acbd5abe71800731}\label{group__PWREx__Flag_gaa8d92d29871f45b1acbd5abe71800731} 
\index{PWR Status Flags@{PWR Status Flags}!PWR\_FLAG\_WPVD@{PWR\_FLAG\_WPVD}}
\index{PWR\_FLAG\_WPVD@{PWR\_FLAG\_WPVD}!PWR Status Flags@{PWR Status Flags}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_FLAG\_WPVD}{PWR\_FLAG\_WPVD}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+FLAG\+\_\+\+WPVD~(\mbox{\hyperlink{group__PWR__FLAG__REG_ga878473edd2a2873080d0d2f662052f99}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+SR1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad437f61dfc852f21b3bbd440077e8e93}{PWR\+\_\+\+SR1\+\_\+\+WPVDF\+\_\+\+Pos}})}

Wakeup PVD flag 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source_l00281}{281}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group__PWREx__Flag_ga946500132dce659c21ab499d30186998}\label{group__PWREx__Flag_ga946500132dce659c21ab499d30186998} 
\index{PWR Status Flags@{PWR Status Flags}!PWR\_FLAG\_WRFBUSY@{PWR\_FLAG\_WRFBUSY}}
\index{PWR\_FLAG\_WRFBUSY@{PWR\_FLAG\_WRFBUSY}!PWR Status Flags@{PWR Status Flags}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_FLAG\_WRFBUSY}{PWR\_FLAG\_WRFBUSY}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+FLAG\+\_\+\+WRFBUSY~(\mbox{\hyperlink{group__PWR__FLAG__REG_ga878473edd2a2873080d0d2f662052f99}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+SR1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaec4a4fafb2dd0331c0c513ec173743d3}{PWR\+\_\+\+SR1\+\_\+\+WRFBUSYF\+\_\+\+Pos}})}

Wakeup radio busy flag (triggered status\+: wake-\/up event or interruption occurred at least once. Can be cleared by software) 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source_l00284}{284}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group__PWREx__Flag_ga2d06760a5769e729b06d41e37036d58e}\label{group__PWREx__Flag_ga2d06760a5769e729b06d41e37036d58e} 
\index{PWR Status Flags@{PWR Status Flags}!PWR\_FLAG\_WU@{PWR\_FLAG\_WU}}
\index{PWR\_FLAG\_WU@{PWR\_FLAG\_WU}!PWR Status Flags@{PWR Status Flags}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_FLAG\_WU}{PWR\_FLAG\_WU}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+FLAG\+\_\+\+WU~(\mbox{\hyperlink{group__PWR__FLAG__REG_ga878473edd2a2873080d0d2f662052f99}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+SR1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3cee25727108665face0ac2f709fcb72}{PWR\+\_\+\+SR1\+\_\+\+WUF}})}

Encompass wakeup event on all wakeup pins 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source_l00280}{280}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group__PWREx__Flag_gaa3527e755c08ac2b2d95edd7adc4ee70}\label{group__PWREx__Flag_gaa3527e755c08ac2b2d95edd7adc4ee70} 
\index{PWR Status Flags@{PWR Status Flags}!PWR\_FLAG\_WUF1@{PWR\_FLAG\_WUF1}}
\index{PWR\_FLAG\_WUF1@{PWR\_FLAG\_WUF1}!PWR Status Flags@{PWR Status Flags}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_FLAG\_WUF1}{PWR\_FLAG\_WUF1}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+FLAG\+\_\+\+WUF1~(\mbox{\hyperlink{group__PWR__FLAG__REG_ga878473edd2a2873080d0d2f662052f99}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+SR1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c48cb5a0f8b86dc09d5ce1d496d795c}{PWR\+\_\+\+SR1\+\_\+\+WUF1\+\_\+\+Pos}})}

Wakeup event on wakeup pin 1 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source_l00277}{277}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group__PWREx__Flag_ga6be7514eb20788bbd92e78eed13c551c}\label{group__PWREx__Flag_ga6be7514eb20788bbd92e78eed13c551c} 
\index{PWR Status Flags@{PWR Status Flags}!PWR\_FLAG\_WUF2@{PWR\_FLAG\_WUF2}}
\index{PWR\_FLAG\_WUF2@{PWR\_FLAG\_WUF2}!PWR Status Flags@{PWR Status Flags}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_FLAG\_WUF2}{PWR\_FLAG\_WUF2}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+FLAG\+\_\+\+WUF2~(\mbox{\hyperlink{group__PWR__FLAG__REG_ga878473edd2a2873080d0d2f662052f99}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+SR1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaebe957f4d65ef6b7f263b1f0924a30f8}{PWR\+\_\+\+SR1\+\_\+\+WUF2\+\_\+\+Pos}})}

Wakeup event on wakeup pin 2 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source_l00278}{278}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group__PWREx__Flag_ga76716079ff7849bddcbbe8f429d70db3}\label{group__PWREx__Flag_ga76716079ff7849bddcbbe8f429d70db3} 
\index{PWR Status Flags@{PWR Status Flags}!PWR\_FLAG\_WUF3@{PWR\_FLAG\_WUF3}}
\index{PWR\_FLAG\_WUF3@{PWR\_FLAG\_WUF3}!PWR Status Flags@{PWR Status Flags}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_FLAG\_WUF3}{PWR\_FLAG\_WUF3}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+FLAG\+\_\+\+WUF3~(\mbox{\hyperlink{group__PWR__FLAG__REG_ga878473edd2a2873080d0d2f662052f99}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+SR1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga848c1f7ed3fc5a18315fb48944fcc096}{PWR\+\_\+\+SR1\+\_\+\+WUF3\+\_\+\+Pos}})}

Wakeup event on wakeup pin 3 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source_l00279}{279}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group__PWREx__Flag_ga6be01d28369a777d1d372baa9ed5b488}\label{group__PWREx__Flag_ga6be01d28369a777d1d372baa9ed5b488} 
\index{PWR Status Flags@{PWR Status Flags}!PWR\_FLAG\_WUFI@{PWR\_FLAG\_WUFI}}
\index{PWR\_FLAG\_WUFI@{PWR\_FLAG\_WUFI}!PWR Status Flags@{PWR Status Flags}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_FLAG\_WUFI}{PWR\_FLAG\_WUFI}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+FLAG\+\_\+\+WUFI~(\mbox{\hyperlink{group__PWR__FLAG__REG_ga878473edd2a2873080d0d2f662052f99}{PWR\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+SR1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa17e157e6252e1503b6c6bb528c8776e}{PWR\+\_\+\+SR1\+\_\+\+WUFI\+\_\+\+Pos}})}

Wakeup on internal wakeup line 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source_l00283}{283}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

