-- Data Subsystems

library ieee ;
use ieee.std_logic_1164.all ;

entity datapath is
port (
--Data Inputs, Control Signals: in stadard_logic or standard_logic_vector;
--Conditions, Data Outpus: out standard_logic or standard_logic_vector;
clk : in std_logic) ;
end datapath ;

architecture rtl of datapath is
-- Signal definitions;

begin
--Combination Logic;

process(clk)

begin

if clk’event and clk = ’1’ then
--Register Transfer;

end if ;
end process ;
--entity output is register output
Send outputs to Conditions, Data Outputs ;
end rtl ;