C:/Users/jiz011/Desktop/CSE141L/CSE-141l/data_mem.sv {1 {vlog -work work -sv -stats=none C:/Users/jiz011/Desktop/CSE141L/CSE-141l/data_mem.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module data_mem

Top level modules:
	data_mem

} {} {}} C:/Users/jiz011/Desktop/CSE141L/CSE-141l/TopLevel_tb.sv {1 {vlog -work work -sv -stats=none C:/Users/jiz011/Desktop/CSE141L/CSE-141l/TopLevel_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module TopLevel_tb

Top level modules:
	TopLevel_tb

} {} {}} C:/Users/jiz011/Desktop/CSE141L/CSE-141l/InstROM.sv {1 {vlog -work work -sv -stats=none C:/Users/jiz011/Desktop/CSE141L/CSE-141l/InstROM.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module InstROM

Top level modules:
	InstROM

} {} {}} C:/Users/jiz011/Desktop/CSE141L/CSE-141l/reg_file.sv {1 {vlog -work work -sv -stats=none C:/Users/jiz011/Desktop/CSE141L/CSE-141l/reg_file.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module reg_file

Top level modules:
	reg_file

} {} {}} C:/Users/jiz011/Desktop/CSE141L/CSE-141l/Ctrl.sv {1 {vlog -work work -sv -stats=none C:/Users/jiz011/Desktop/CSE141L/CSE-141l/Ctrl.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Ctrl

Top level modules:
	Ctrl

} {} {}} C:/Users/jiz011/Desktop/CSE141L/CSE-141l/parity.sv {1 {vlog -work work -sv -stats=none C:/Users/jiz011/Desktop/CSE141L/CSE-141l/parity.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module parity

Top level modules:
	parity

} {} {}} C:/Users/jiz011/Desktop/CSE141L/CSE-141l/LUT.sv {1 {vlog -work work -sv -stats=none C:/Users/jiz011/Desktop/CSE141L/CSE-141l/LUT.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module LUT

Top level modules:
	LUT

} {} {}} C:/Users/jiz011/Desktop/CSE141L/CSE-141l/ALU.sv {1 {vlog -work work -sv -stats=none C:/Users/jiz011/Desktop/CSE141L/CSE-141l/ALU.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ALU

Top level modules:
	ALU

} {} {}} C:/Users/jiz011/Desktop/CSE141L/CSE-141l/TopLevel.sv {1 {vlog -work work -sv -stats=none C:/Users/jiz011/Desktop/CSE141L/CSE-141l/TopLevel.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module TopLevel

Top level modules:
	TopLevel

} {} {}} C:/Users/jiz011/Desktop/CSE141L/CSE-141l/PC.sv {1 {vlog -work work -sv -stats=none C:/Users/jiz011/Desktop/CSE141L/CSE-141l/PC.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module PC

Top level modules:
	PC

} {} {}} C:/Users/jiz011/Desktop/CSE141L/CSE-141l/prog123_tb.sv {1 {vlog -work work -sv -stats=none C:/Users/jiz011/Desktop/CSE141L/CSE-141l/prog123_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module prog123_tb

Top level modules:
	prog123_tb

} {} {}}
