<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>uart-loopback: I/O Ports Register Definitions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.3 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>I/O Ports Register Definitions<br/>
<small>
[<a class="el" href="group__regs__group.html">Internal Register Definitions</a>]</small>
</h1>
<p><div class="dynheader">
Collaboration diagram for I/O Ports Register Definitions:</div>
<div class="dynsection">
<center><table><tr><td><img src="group__port__regs__group.png" border="0" alt="" usemap="#group____port____regs____group_map"/>
<map name="group____port____regs____group_map" id="group____port____regs____group">
<area shape="rect" href="group__regs__group.html" title="Internal Register Definitions" alt="" coords="5,5,187,35"/></map></td></tr></table></center>
</div>
</p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Register Offsets</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrp665a126a077bee4fbd71ca638bc0a265"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga6035774ef51a86241d190f29e881368d">PORT_DIR</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data Direction.  <a href="#ga6035774ef51a86241d190f29e881368d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#gaff5eb975774079cf5c23b54693cdd571">PORT_DIRSET</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data Direction Set.  <a href="#gaff5eb975774079cf5c23b54693cdd571"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#gad8fb119fafd3532d518d97b63a82cad8">PORT_DIRCLR</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data Direction Clear.  <a href="#gad8fb119fafd3532d518d97b63a82cad8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga932912f5a6af2579a9782eae01a5469b">PORT_DIRTGL</a>&nbsp;&nbsp;&nbsp;0x03</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data Direction Toggle.  <a href="#ga932912f5a6af2579a9782eae01a5469b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga0fda9ae06cc668afc95a2b2a79dd696a">PORT_OUT</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data Output Value.  <a href="#ga0fda9ae06cc668afc95a2b2a79dd696a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#gaa41cbfbbb7d7e35233974ba96bbf99f0">PORT_OUTSET</a>&nbsp;&nbsp;&nbsp;0x05</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data Output Value Set.  <a href="#gaa41cbfbbb7d7e35233974ba96bbf99f0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga0addcf5e908ef42b2bf6f845ad62c68e">PORT_OUTCLR</a>&nbsp;&nbsp;&nbsp;0x06</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data Output Value Clear.  <a href="#ga0addcf5e908ef42b2bf6f845ad62c68e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga2fb62cc12ad006549dff5c4cd541f3e9">PORT_OUTTGL</a>&nbsp;&nbsp;&nbsp;0x07</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data Output Value Toggle.  <a href="#ga2fb62cc12ad006549dff5c4cd541f3e9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga0011d72ffaee9df08d2b91d768621593">PORT_IN</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data Input Value.  <a href="#ga0011d72ffaee9df08d2b91d768621593"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#gad187eb10993a93ca2c5d76c7dfbae5b3">PORT_INTCTRL</a>&nbsp;&nbsp;&nbsp;0x09</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt Control.  <a href="#gad187eb10993a93ca2c5d76c7dfbae5b3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#gae69a778efa89be62b4ef320c30f8cf0c">PORT_INT0MASK</a>&nbsp;&nbsp;&nbsp;0x0A</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt 0 Mask.  <a href="#gae69a778efa89be62b4ef320c30f8cf0c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#gad12d3d5db253d69e1c97a85557a474d8">PORT_INT1MASK</a>&nbsp;&nbsp;&nbsp;0x0B</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt 1 Mask.  <a href="#gad12d3d5db253d69e1c97a85557a474d8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga327892d4aedc523ab1e5f1ddfcf0e7a6">PORT_INTFLAGS</a>&nbsp;&nbsp;&nbsp;0x0C</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt Flags.  <a href="#ga327892d4aedc523ab1e5f1ddfcf0e7a6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#gaced56a46ec811831674f8d14ba9c2fb8">PORT_PIN0CTRL</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pin 0 Configuration.  <a href="#gaced56a46ec811831674f8d14ba9c2fb8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga35dd2976730a87ff389c1834e8579911">PORT_PIN1CTRL</a>&nbsp;&nbsp;&nbsp;0x11</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pin 1 Configuration.  <a href="#ga35dd2976730a87ff389c1834e8579911"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga5ddd4fac70263c7bdaa3374fd76d6f86">PORT_PIN2CTRL</a>&nbsp;&nbsp;&nbsp;0x12</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pin 2 Configuration.  <a href="#ga5ddd4fac70263c7bdaa3374fd76d6f86"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga174ca84f3e22e13b6175be3fe918e345">PORT_PIN3CTRL</a>&nbsp;&nbsp;&nbsp;0x13</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pin 3 Configuration.  <a href="#ga174ca84f3e22e13b6175be3fe918e345"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#gaadc2e910c2208b660e8d4695092b185f">PORT_PIN4CTRL</a>&nbsp;&nbsp;&nbsp;0x14</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pin 4 Configuration.  <a href="#gaadc2e910c2208b660e8d4695092b185f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga6abe2460fd4a30519ab30274660b576a">PORT_PIN5CTRL</a>&nbsp;&nbsp;&nbsp;0x15</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pin 5 Configuration.  <a href="#ga6abe2460fd4a30519ab30274660b576a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#gafa52ac2042ec7c4ee46b7306793e99a0">PORT_PIN6CTRL</a>&nbsp;&nbsp;&nbsp;0x16</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pin 6 Configuration.  <a href="#gafa52ac2042ec7c4ee46b7306793e99a0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga8927b189b59e6d24e6cb4048b3e7abad">PORT_PIN7CTRL</a>&nbsp;&nbsp;&nbsp;0x17</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pin 7 Configuration.  <a href="#ga8927b189b59e6d24e6cb4048b3e7abad"></a><br/></td></tr>
<tr><td colspan="2"><h2>Bitfields in INTCTRL</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrpd85f1119370138deaa39ca769a04cf28"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga1a618ed5929a2bc622e30a2f016a20a4">PORT_INTCTRL_INT0LVL_START</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt 0 Level.  <a href="#ga1a618ed5929a2bc622e30a2f016a20a4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga077bd5e39abb8338b3975dde933cc24d">PORT_INTCTRL_INT0LVL_SIZE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt 0 Level.  <a href="#ga077bd5e39abb8338b3975dde933cc24d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga440d8368c9d60d9092b1f52b5d9b1cad">PORT_INTCTRL_INT1LVL_START</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt 1 Level.  <a href="#ga440d8368c9d60d9092b1f52b5d9b1cad"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#gae183de18c0153c622e0a20e890a21262">PORT_INTCTRL_INT1LVL_SIZE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt 1 Level.  <a href="#gae183de18c0153c622e0a20e890a21262"></a><br/></td></tr>
<tr><td colspan="2"><h2>Bitfields in INTFLAGS</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrp109e4b8ee3cad2584e31cbf2d13c853e"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga8ccc54c533c94b1c75e3b5b319257604">PORT_INTFLAGS_INT0IF_BIT</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt 0 Flag.  <a href="#ga8ccc54c533c94b1c75e3b5b319257604"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga80850f116b2abb1abedb5d707cab8a64">PORT_INTFLAGS_INT1IF_BIT</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt 1 Flag.  <a href="#ga80850f116b2abb1abedb5d707cab8a64"></a><br/></td></tr>
<tr><td colspan="2"><h2>Bitfields in PINCTRL</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrpcaafc9b179b1fbf251dfae7b879d0906"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga1a28617ee93bb902e2d99d933da3a97f">PORT_PINCTRL_ISC_START</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Input/Sense Configuration.  <a href="#ga1a28617ee93bb902e2d99d933da3a97f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#gad9f25a2b7a4f4a28ffe84d9063b222b6">PORT_PINCTRL_ISC_SIZE</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Input/Sense Configuration.  <a href="#gad9f25a2b7a4f4a28ffe84d9063b222b6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga7d908305851555bc7089d0e2f7650d1d">PORT_PINCTRL_OPC_START</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Output and Pull Configuration.  <a href="#ga7d908305851555bc7089d0e2f7650d1d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga622a138d93566e435ea58497c27420ac">PORT_PINCTRL_OPC_SIZE</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Output and Pull Configuration.  <a href="#ga622a138d93566e435ea58497c27420ac"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga218dc91d2c4a60e8593686d3a788c66a">PORT_PINCTRL_INVEN_BIT</a>&nbsp;&nbsp;&nbsp;6</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Inverted I/O Enable.  <a href="#ga218dc91d2c4a60e8593686d3a788c66a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga15df372fe3701ca232482c5ad23829f2">PORT_PINCTRL_SRLEN_BIT</a>&nbsp;&nbsp;&nbsp;7</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Slew Rate Limit Enable.  <a href="#ga15df372fe3701ca232482c5ad23829f2"></a><br/></td></tr>
<tr><td colspan="2"><h2>PINCTRL_OPC Bitfield Values</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrp83f520420eab93501de180c512ba537d"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga330f5f6cb73e6431c8c7d0fc4e532894">PORT_PINCTRL_TOTEM</a>&nbsp;&nbsp;&nbsp;0x0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Totempole/(N/A).  <a href="#ga330f5f6cb73e6431c8c7d0fc4e532894"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga0c172a589a5ca7055e9d0fd1d1940055">PORT_PINCTRL_BUSKEEPER</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Totempole/Bus keeper.  <a href="#ga0c172a589a5ca7055e9d0fd1d1940055"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga6276bcbb46b1ba9c442a6aef1da78a29">PORT_PINCTRL_PULLDOWN</a>&nbsp;&nbsp;&nbsp;0x2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Totempole/Pull-down (on input).  <a href="#ga6276bcbb46b1ba9c442a6aef1da78a29"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#gaa1aaf4d43e0768329341387c05279219">PORT_PINCTRL_PULLUP</a>&nbsp;&nbsp;&nbsp;0x3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Totempole/Pull-up (on input).  <a href="#gaa1aaf4d43e0768329341387c05279219"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga9361994f0fc8ea08d2f50a6bb10ca48a">PORT_PINCTRL_WIREDOR</a>&nbsp;&nbsp;&nbsp;0x4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Wired OR/(N/A).  <a href="#ga9361994f0fc8ea08d2f50a6bb10ca48a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga515aa82176ee2aae065273b20ccbbe22">PORT_PINCTRL_WIREDAND</a>&nbsp;&nbsp;&nbsp;0x5</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Wired AND/(N/A).  <a href="#ga515aa82176ee2aae065273b20ccbbe22"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#gad41d440b2aa061ff2643e990de94e51c">PORT_PINCTRL_WIREDORPULL</a>&nbsp;&nbsp;&nbsp;0x6</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Wired OR/Pull-down.  <a href="#gad41d440b2aa061ff2643e990de94e51c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#gab51a17ebf4776e527a13d85a1bcff6e8">PORT_PINCTRL_WIREDANDPULL</a>&nbsp;&nbsp;&nbsp;0x7</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Wired AND/Pull-up.  <a href="#gab51a17ebf4776e527a13d85a1bcff6e8"></a><br/></td></tr>
<tr><td colspan="2"><h2>PINCTRL_ISC Bitfield Values</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrp28ef56a6e9925298c1fbafb322d8580a"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga04dfb70aa2dfa7af1ce3c86dd9e74cc1">PORT_PINCTRL_ISC_BOTHEDGES</a>&nbsp;&nbsp;&nbsp;0x0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sense Both Edges.  <a href="#ga04dfb70aa2dfa7af1ce3c86dd9e74cc1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga0ab0ab455c03026a6477bfe2fe037493">PORT_PINCTRL_ISC_RISING</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sense Rising Edge.  <a href="#ga0ab0ab455c03026a6477bfe2fe037493"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#gaec13de968289845184ba78c9759c4319">PORT_PINCTRL_ISC_FALLING</a>&nbsp;&nbsp;&nbsp;0x2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sense Falling Edge.  <a href="#gaec13de968289845184ba78c9759c4319"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga33457250a198609f7c0c320b1174373b">PORT_PINCTRL_ISC_LEVEL</a>&nbsp;&nbsp;&nbsp;0x3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sense Low Level.  <a href="#ga33457250a198609f7c0c320b1174373b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#gaf7a23a0606fa9abfc7b136b1fe595003">PORT_PINCTRL_ISC_INPUT_DISABLE</a>&nbsp;&nbsp;&nbsp;0x7</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Input Buffer Disabled.  <a href="#gaf7a23a0606fa9abfc7b136b1fe595003"></a><br/></td></tr>
<tr><td colspan="2"><h2>Bit manipulation macros</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrp985364f9862511c06835e6b4d720df5f"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga77a2dcd3817796b11c89fa569b530db2">PORT_BIT</a>(name)&nbsp;&nbsp;&nbsp;(1U &lt;&lt; PORT_##name##_BIT)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Create a mask with bit <em>name</em> set.  <a href="#ga77a2dcd3817796b11c89fa569b530db2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#gaa06e5e7115a7bfb56fd26fe3502bf9f0">PORT_BF</a>(name, value)&nbsp;&nbsp;&nbsp;((value) &lt;&lt; PORT_##name##_START)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Create a mask with bitfield <em>name</em> set to <em>value</em>.  <a href="#gaa06e5e7115a7bfb56fd26fe3502bf9f0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga8dcd7e85923e7959a6d1a430e36d3307">PORT_BFMASK</a>(name)&nbsp;&nbsp;&nbsp;(((1U &lt;&lt; %s_##name##_SIZE) - 1) &lt;&lt; %s_##name##_START)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Create a mask of the bitfield <em>name</em>.  <a href="#ga8dcd7e85923e7959a6d1a430e36d3307"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#gae4be40d0bbd707e489e69a357af2379d">PORT_BFEXT</a>(name, regval)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Extract the value of bitfield <em>name</em> from <em>regval</em>.  <a href="#gae4be40d0bbd707e489e69a357af2379d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#gab53316f2a0cf1b8441fb62e2f64655a7">PORT_BFINS</a>(name, value, regval)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return <em>regval</em> with bitfield <em>name</em> set to <em>value</em>.  <a href="#gab53316f2a0cf1b8441fb62e2f64655a7"></a><br/></td></tr>
<tr><td colspan="2"><h2>Register access macros</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrp7dbcd9758a0808fd96aaaf6d942fa607"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga8a5870afaf0ce75886ad3914fc6677e8">port_read_reg</a>(base, reg)&nbsp;&nbsp;&nbsp;mmio_read8((void *)((<a class="el" href="group__stdint__group.html#ga2f2d463af0e2a9da3ecdd102ce312832">uintptr_t</a>)(base) + PORT_##reg))</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read the value of PORT register <em>reg</em>.  <a href="#ga8a5870afaf0ce75886ad3914fc6677e8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#gae7c624eb3df89b64e2320a685bf9d7b1">port_write_reg</a>(base, reg, value)&nbsp;&nbsp;&nbsp;mmio_write8((void *)((<a class="el" href="group__stdint__group.html#ga2f2d463af0e2a9da3ecdd102ce312832">uintptr_t</a>)(base) + PORT_##reg), (value))</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write <em>value</em> to PORT register <em>reg</em>.  <a href="#gae7c624eb3df89b64e2320a685bf9d7b1"></a><br/></td></tr>
</table>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="gaa06e5e7115a7bfb56fd26fe3502bf9f0"></a><!-- doxytag: member="xmega_port.h::PORT_BF" ref="gaa06e5e7115a7bfb56fd26fe3502bf9f0" args="(name, value)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_BF</td>
          <td>(</td>
          <td class="paramtype">name, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">value&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((value) &lt;&lt; PORT_##name##_START)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Create a mask with bitfield <em>name</em> set to <em>value</em>. </p>

<p>Definition at line <a class="el" href="xmega__port_8h_source.html#l00127">127</a> of file <a class="el" href="xmega__port_8h_source.html">xmega_port.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae4be40d0bbd707e489e69a357af2379d"></a><!-- doxytag: member="xmega_port.h::PORT_BFEXT" ref="gae4be40d0bbd707e489e69a357af2379d" args="(name, regval)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_BFEXT</td>
          <td>(</td>
          <td class="paramtype">name, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">regval&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">(((regval) &gt;&gt; PORT_##name##_START)                              \
                &amp; ((1U &lt;&lt; PORT_##name##_SIZE) - 1))
</pre></div>
<p>Extract the value of bitfield <em>name</em> from <em>regval</em>. </p>

<p>Definition at line <a class="el" href="xmega__port_8h_source.html#l00133">133</a> of file <a class="el" href="xmega__port_8h_source.html">xmega_port.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab53316f2a0cf1b8441fb62e2f64655a7"></a><!-- doxytag: member="xmega_port.h::PORT_BFINS" ref="gab53316f2a0cf1b8441fb62e2f64655a7" args="(name, value, regval)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_BFINS</td>
          <td>(</td>
          <td class="paramtype">name, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">value, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">regval&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">(((regval) &amp; ~(((1U &lt;&lt; PORT_##name##_SIZE) - 1)         \
                        &lt;&lt; PORT_##name##_START))                        \
                | <a class="code" href="group__port__regs__group.html#gaa06e5e7115a7bfb56fd26fe3502bf9f0" title="Create a mask with bitfield name set to value.">PORT_BF</a>(name, value))
</pre></div>
<p>Return <em>regval</em> with bitfield <em>name</em> set to <em>value</em>. </p>

<p>Definition at line <a class="el" href="xmega__port_8h_source.html#l00137">137</a> of file <a class="el" href="xmega__port_8h_source.html">xmega_port.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8dcd7e85923e7959a6d1a430e36d3307"></a><!-- doxytag: member="xmega_port.h::PORT_BFMASK" ref="ga8dcd7e85923e7959a6d1a430e36d3307" args="(name)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_BFMASK</td>
          <td>(</td>
          <td class="paramtype">name&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(((1U &lt;&lt; %s_##name##_SIZE) - 1) &lt;&lt; %s_##name##_START)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Create a mask of the bitfield <em>name</em>. </p>

<p>Definition at line <a class="el" href="xmega__port_8h_source.html#l00130">130</a> of file <a class="el" href="xmega__port_8h_source.html">xmega_port.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga77a2dcd3817796b11c89fa569b530db2"></a><!-- doxytag: member="xmega_port.h::PORT_BIT" ref="ga77a2dcd3817796b11c89fa569b530db2" args="(name)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_BIT</td>
          <td>(</td>
          <td class="paramtype">name&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(1U &lt;&lt; PORT_##name##_BIT)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Create a mask with bit <em>name</em> set. </p>

<p>Definition at line <a class="el" href="xmega__port_8h_source.html#l00124">124</a> of file <a class="el" href="xmega__port_8h_source.html">xmega_port.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6035774ef51a86241d190f29e881368d"></a><!-- doxytag: member="xmega_port.h::PORT_DIR" ref="ga6035774ef51a86241d190f29e881368d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_DIR&nbsp;&nbsp;&nbsp;0x00</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Data Direction. </p>

<p>Definition at line <a class="el" href="xmega__port_8h_source.html#l00053">53</a> of file <a class="el" href="xmega__port_8h_source.html">xmega_port.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad8fb119fafd3532d518d97b63a82cad8"></a><!-- doxytag: member="xmega_port.h::PORT_DIRCLR" ref="gad8fb119fafd3532d518d97b63a82cad8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_DIRCLR&nbsp;&nbsp;&nbsp;0x02</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Data Direction Clear. </p>

<p>Definition at line <a class="el" href="xmega__port_8h_source.html#l00055">55</a> of file <a class="el" href="xmega__port_8h_source.html">xmega_port.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaff5eb975774079cf5c23b54693cdd571"></a><!-- doxytag: member="xmega_port.h::PORT_DIRSET" ref="gaff5eb975774079cf5c23b54693cdd571" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_DIRSET&nbsp;&nbsp;&nbsp;0x01</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Data Direction Set. </p>

<p>Definition at line <a class="el" href="xmega__port_8h_source.html#l00054">54</a> of file <a class="el" href="xmega__port_8h_source.html">xmega_port.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga932912f5a6af2579a9782eae01a5469b"></a><!-- doxytag: member="xmega_port.h::PORT_DIRTGL" ref="ga932912f5a6af2579a9782eae01a5469b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_DIRTGL&nbsp;&nbsp;&nbsp;0x03</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Data Direction Toggle. </p>

<p>Definition at line <a class="el" href="xmega__port_8h_source.html#l00056">56</a> of file <a class="el" href="xmega__port_8h_source.html">xmega_port.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0011d72ffaee9df08d2b91d768621593"></a><!-- doxytag: member="xmega_port.h::PORT_IN" ref="ga0011d72ffaee9df08d2b91d768621593" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_IN&nbsp;&nbsp;&nbsp;0x08</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Data Input Value. </p>

<p>Definition at line <a class="el" href="xmega__port_8h_source.html#l00061">61</a> of file <a class="el" href="xmega__port_8h_source.html">xmega_port.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae69a778efa89be62b4ef320c30f8cf0c"></a><!-- doxytag: member="xmega_port.h::PORT_INT0MASK" ref="gae69a778efa89be62b4ef320c30f8cf0c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_INT0MASK&nbsp;&nbsp;&nbsp;0x0A</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Interrupt 0 Mask. </p>

<p>Definition at line <a class="el" href="xmega__port_8h_source.html#l00063">63</a> of file <a class="el" href="xmega__port_8h_source.html">xmega_port.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad12d3d5db253d69e1c97a85557a474d8"></a><!-- doxytag: member="xmega_port.h::PORT_INT1MASK" ref="gad12d3d5db253d69e1c97a85557a474d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_INT1MASK&nbsp;&nbsp;&nbsp;0x0B</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Interrupt 1 Mask. </p>

<p>Definition at line <a class="el" href="xmega__port_8h_source.html#l00064">64</a> of file <a class="el" href="xmega__port_8h_source.html">xmega_port.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad187eb10993a93ca2c5d76c7dfbae5b3"></a><!-- doxytag: member="xmega_port.h::PORT_INTCTRL" ref="gad187eb10993a93ca2c5d76c7dfbae5b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_INTCTRL&nbsp;&nbsp;&nbsp;0x09</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Interrupt Control. </p>

<p>Definition at line <a class="el" href="xmega__port_8h_source.html#l00062">62</a> of file <a class="el" href="xmega__port_8h_source.html">xmega_port.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga077bd5e39abb8338b3975dde933cc24d"></a><!-- doxytag: member="xmega_port.h::PORT_INTCTRL_INT0LVL_SIZE" ref="ga077bd5e39abb8338b3975dde933cc24d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_INTCTRL_INT0LVL_SIZE&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Interrupt 0 Level. </p>

<p>Definition at line <a class="el" href="xmega__port_8h_source.html#l00079">79</a> of file <a class="el" href="xmega__port_8h_source.html">xmega_port.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1a618ed5929a2bc622e30a2f016a20a4"></a><!-- doxytag: member="xmega_port.h::PORT_INTCTRL_INT0LVL_START" ref="ga1a618ed5929a2bc622e30a2f016a20a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_INTCTRL_INT0LVL_START&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Interrupt 0 Level. </p>

<p>Definition at line <a class="el" href="xmega__port_8h_source.html#l00078">78</a> of file <a class="el" href="xmega__port_8h_source.html">xmega_port.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae183de18c0153c622e0a20e890a21262"></a><!-- doxytag: member="xmega_port.h::PORT_INTCTRL_INT1LVL_SIZE" ref="gae183de18c0153c622e0a20e890a21262" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_INTCTRL_INT1LVL_SIZE&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Interrupt 1 Level. </p>

<p>Definition at line <a class="el" href="xmega__port_8h_source.html#l00081">81</a> of file <a class="el" href="xmega__port_8h_source.html">xmega_port.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga440d8368c9d60d9092b1f52b5d9b1cad"></a><!-- doxytag: member="xmega_port.h::PORT_INTCTRL_INT1LVL_START" ref="ga440d8368c9d60d9092b1f52b5d9b1cad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_INTCTRL_INT1LVL_START&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Interrupt 1 Level. </p>

<p>Definition at line <a class="el" href="xmega__port_8h_source.html#l00080">80</a> of file <a class="el" href="xmega__port_8h_source.html">xmega_port.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga327892d4aedc523ab1e5f1ddfcf0e7a6"></a><!-- doxytag: member="xmega_port.h::PORT_INTFLAGS" ref="ga327892d4aedc523ab1e5f1ddfcf0e7a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_INTFLAGS&nbsp;&nbsp;&nbsp;0x0C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Interrupt Flags. </p>

<p>Definition at line <a class="el" href="xmega__port_8h_source.html#l00065">65</a> of file <a class="el" href="xmega__port_8h_source.html">xmega_port.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8ccc54c533c94b1c75e3b5b319257604"></a><!-- doxytag: member="xmega_port.h::PORT_INTFLAGS_INT0IF_BIT" ref="ga8ccc54c533c94b1c75e3b5b319257604" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_INTFLAGS_INT0IF_BIT&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Interrupt 0 Flag. </p>

<p>Definition at line <a class="el" href="xmega__port_8h_source.html#l00086">86</a> of file <a class="el" href="xmega__port_8h_source.html">xmega_port.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga80850f116b2abb1abedb5d707cab8a64"></a><!-- doxytag: member="xmega_port.h::PORT_INTFLAGS_INT1IF_BIT" ref="ga80850f116b2abb1abedb5d707cab8a64" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_INTFLAGS_INT1IF_BIT&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Interrupt 1 Flag. </p>

<p>Definition at line <a class="el" href="xmega__port_8h_source.html#l00087">87</a> of file <a class="el" href="xmega__port_8h_source.html">xmega_port.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0fda9ae06cc668afc95a2b2a79dd696a"></a><!-- doxytag: member="xmega_port.h::PORT_OUT" ref="ga0fda9ae06cc668afc95a2b2a79dd696a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_OUT&nbsp;&nbsp;&nbsp;0x04</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Data Output Value. </p>

<p>Definition at line <a class="el" href="xmega__port_8h_source.html#l00057">57</a> of file <a class="el" href="xmega__port_8h_source.html">xmega_port.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0addcf5e908ef42b2bf6f845ad62c68e"></a><!-- doxytag: member="xmega_port.h::PORT_OUTCLR" ref="ga0addcf5e908ef42b2bf6f845ad62c68e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_OUTCLR&nbsp;&nbsp;&nbsp;0x06</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Data Output Value Clear. </p>

<p>Definition at line <a class="el" href="xmega__port_8h_source.html#l00059">59</a> of file <a class="el" href="xmega__port_8h_source.html">xmega_port.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa41cbfbbb7d7e35233974ba96bbf99f0"></a><!-- doxytag: member="xmega_port.h::PORT_OUTSET" ref="gaa41cbfbbb7d7e35233974ba96bbf99f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_OUTSET&nbsp;&nbsp;&nbsp;0x05</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Data Output Value Set. </p>

<p>Definition at line <a class="el" href="xmega__port_8h_source.html#l00058">58</a> of file <a class="el" href="xmega__port_8h_source.html">xmega_port.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2fb62cc12ad006549dff5c4cd541f3e9"></a><!-- doxytag: member="xmega_port.h::PORT_OUTTGL" ref="ga2fb62cc12ad006549dff5c4cd541f3e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_OUTTGL&nbsp;&nbsp;&nbsp;0x07</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Data Output Value Toggle. </p>

<p>Definition at line <a class="el" href="xmega__port_8h_source.html#l00060">60</a> of file <a class="el" href="xmega__port_8h_source.html">xmega_port.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaced56a46ec811831674f8d14ba9c2fb8"></a><!-- doxytag: member="xmega_port.h::PORT_PIN0CTRL" ref="gaced56a46ec811831674f8d14ba9c2fb8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_PIN0CTRL&nbsp;&nbsp;&nbsp;0x10</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Pin 0 Configuration. </p>

<p>Definition at line <a class="el" href="xmega__port_8h_source.html#l00066">66</a> of file <a class="el" href="xmega__port_8h_source.html">xmega_port.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga35dd2976730a87ff389c1834e8579911"></a><!-- doxytag: member="xmega_port.h::PORT_PIN1CTRL" ref="ga35dd2976730a87ff389c1834e8579911" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_PIN1CTRL&nbsp;&nbsp;&nbsp;0x11</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Pin 1 Configuration. </p>

<p>Definition at line <a class="el" href="xmega__port_8h_source.html#l00067">67</a> of file <a class="el" href="xmega__port_8h_source.html">xmega_port.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5ddd4fac70263c7bdaa3374fd76d6f86"></a><!-- doxytag: member="xmega_port.h::PORT_PIN2CTRL" ref="ga5ddd4fac70263c7bdaa3374fd76d6f86" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_PIN2CTRL&nbsp;&nbsp;&nbsp;0x12</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Pin 2 Configuration. </p>

<p>Definition at line <a class="el" href="xmega__port_8h_source.html#l00068">68</a> of file <a class="el" href="xmega__port_8h_source.html">xmega_port.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga174ca84f3e22e13b6175be3fe918e345"></a><!-- doxytag: member="xmega_port.h::PORT_PIN3CTRL" ref="ga174ca84f3e22e13b6175be3fe918e345" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_PIN3CTRL&nbsp;&nbsp;&nbsp;0x13</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Pin 3 Configuration. </p>

<p>Definition at line <a class="el" href="xmega__port_8h_source.html#l00069">69</a> of file <a class="el" href="xmega__port_8h_source.html">xmega_port.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaadc2e910c2208b660e8d4695092b185f"></a><!-- doxytag: member="xmega_port.h::PORT_PIN4CTRL" ref="gaadc2e910c2208b660e8d4695092b185f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_PIN4CTRL&nbsp;&nbsp;&nbsp;0x14</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Pin 4 Configuration. </p>

<p>Definition at line <a class="el" href="xmega__port_8h_source.html#l00070">70</a> of file <a class="el" href="xmega__port_8h_source.html">xmega_port.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6abe2460fd4a30519ab30274660b576a"></a><!-- doxytag: member="xmega_port.h::PORT_PIN5CTRL" ref="ga6abe2460fd4a30519ab30274660b576a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_PIN5CTRL&nbsp;&nbsp;&nbsp;0x15</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Pin 5 Configuration. </p>

<p>Definition at line <a class="el" href="xmega__port_8h_source.html#l00071">71</a> of file <a class="el" href="xmega__port_8h_source.html">xmega_port.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafa52ac2042ec7c4ee46b7306793e99a0"></a><!-- doxytag: member="xmega_port.h::PORT_PIN6CTRL" ref="gafa52ac2042ec7c4ee46b7306793e99a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_PIN6CTRL&nbsp;&nbsp;&nbsp;0x16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Pin 6 Configuration. </p>

<p>Definition at line <a class="el" href="xmega__port_8h_source.html#l00072">72</a> of file <a class="el" href="xmega__port_8h_source.html">xmega_port.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8927b189b59e6d24e6cb4048b3e7abad"></a><!-- doxytag: member="xmega_port.h::PORT_PIN7CTRL" ref="ga8927b189b59e6d24e6cb4048b3e7abad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_PIN7CTRL&nbsp;&nbsp;&nbsp;0x17</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Pin 7 Configuration. </p>

<p>Definition at line <a class="el" href="xmega__port_8h_source.html#l00073">73</a> of file <a class="el" href="xmega__port_8h_source.html">xmega_port.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0c172a589a5ca7055e9d0fd1d1940055"></a><!-- doxytag: member="xmega_port.h::PORT_PINCTRL_BUSKEEPER" ref="ga0c172a589a5ca7055e9d0fd1d1940055" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_PINCTRL_BUSKEEPER&nbsp;&nbsp;&nbsp;0x1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Totempole/Bus keeper. </p>

<p>Definition at line <a class="el" href="xmega__port_8h_source.html#l00103">103</a> of file <a class="el" href="xmega__port_8h_source.html">xmega_port.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga218dc91d2c4a60e8593686d3a788c66a"></a><!-- doxytag: member="xmega_port.h::PORT_PINCTRL_INVEN_BIT" ref="ga218dc91d2c4a60e8593686d3a788c66a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_PINCTRL_INVEN_BIT&nbsp;&nbsp;&nbsp;6</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Inverted I/O Enable. </p>

<p>Definition at line <a class="el" href="xmega__port_8h_source.html#l00096">96</a> of file <a class="el" href="xmega__port_8h_source.html">xmega_port.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga04dfb70aa2dfa7af1ce3c86dd9e74cc1"></a><!-- doxytag: member="xmega_port.h::PORT_PINCTRL_ISC_BOTHEDGES" ref="ga04dfb70aa2dfa7af1ce3c86dd9e74cc1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_PINCTRL_ISC_BOTHEDGES&nbsp;&nbsp;&nbsp;0x0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sense Both Edges. </p>

<p>Definition at line <a class="el" href="xmega__port_8h_source.html#l00114">114</a> of file <a class="el" href="xmega__port_8h_source.html">xmega_port.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaec13de968289845184ba78c9759c4319"></a><!-- doxytag: member="xmega_port.h::PORT_PINCTRL_ISC_FALLING" ref="gaec13de968289845184ba78c9759c4319" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_PINCTRL_ISC_FALLING&nbsp;&nbsp;&nbsp;0x2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sense Falling Edge. </p>

<p>Definition at line <a class="el" href="xmega__port_8h_source.html#l00116">116</a> of file <a class="el" href="xmega__port_8h_source.html">xmega_port.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf7a23a0606fa9abfc7b136b1fe595003"></a><!-- doxytag: member="xmega_port.h::PORT_PINCTRL_ISC_INPUT_DISABLE" ref="gaf7a23a0606fa9abfc7b136b1fe595003" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_PINCTRL_ISC_INPUT_DISABLE&nbsp;&nbsp;&nbsp;0x7</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Input Buffer Disabled. </p>

<p>Definition at line <a class="el" href="xmega__port_8h_source.html#l00118">118</a> of file <a class="el" href="xmega__port_8h_source.html">xmega_port.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga33457250a198609f7c0c320b1174373b"></a><!-- doxytag: member="xmega_port.h::PORT_PINCTRL_ISC_LEVEL" ref="ga33457250a198609f7c0c320b1174373b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_PINCTRL_ISC_LEVEL&nbsp;&nbsp;&nbsp;0x3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sense Low Level. </p>

<p>Definition at line <a class="el" href="xmega__port_8h_source.html#l00117">117</a> of file <a class="el" href="xmega__port_8h_source.html">xmega_port.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0ab0ab455c03026a6477bfe2fe037493"></a><!-- doxytag: member="xmega_port.h::PORT_PINCTRL_ISC_RISING" ref="ga0ab0ab455c03026a6477bfe2fe037493" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_PINCTRL_ISC_RISING&nbsp;&nbsp;&nbsp;0x1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sense Rising Edge. </p>

<p>Definition at line <a class="el" href="xmega__port_8h_source.html#l00115">115</a> of file <a class="el" href="xmega__port_8h_source.html">xmega_port.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad9f25a2b7a4f4a28ffe84d9063b222b6"></a><!-- doxytag: member="xmega_port.h::PORT_PINCTRL_ISC_SIZE" ref="gad9f25a2b7a4f4a28ffe84d9063b222b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_PINCTRL_ISC_SIZE&nbsp;&nbsp;&nbsp;3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Input/Sense Configuration. </p>

<p>Definition at line <a class="el" href="xmega__port_8h_source.html#l00093">93</a> of file <a class="el" href="xmega__port_8h_source.html">xmega_port.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1a28617ee93bb902e2d99d933da3a97f"></a><!-- doxytag: member="xmega_port.h::PORT_PINCTRL_ISC_START" ref="ga1a28617ee93bb902e2d99d933da3a97f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_PINCTRL_ISC_START&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Input/Sense Configuration. </p>

<p>Definition at line <a class="el" href="xmega__port_8h_source.html#l00092">92</a> of file <a class="el" href="xmega__port_8h_source.html">xmega_port.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga622a138d93566e435ea58497c27420ac"></a><!-- doxytag: member="xmega_port.h::PORT_PINCTRL_OPC_SIZE" ref="ga622a138d93566e435ea58497c27420ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_PINCTRL_OPC_SIZE&nbsp;&nbsp;&nbsp;3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Output and Pull Configuration. </p>

<p>Definition at line <a class="el" href="xmega__port_8h_source.html#l00095">95</a> of file <a class="el" href="xmega__port_8h_source.html">xmega_port.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7d908305851555bc7089d0e2f7650d1d"></a><!-- doxytag: member="xmega_port.h::PORT_PINCTRL_OPC_START" ref="ga7d908305851555bc7089d0e2f7650d1d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_PINCTRL_OPC_START&nbsp;&nbsp;&nbsp;3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Output and Pull Configuration. </p>

<p>Definition at line <a class="el" href="xmega__port_8h_source.html#l00094">94</a> of file <a class="el" href="xmega__port_8h_source.html">xmega_port.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6276bcbb46b1ba9c442a6aef1da78a29"></a><!-- doxytag: member="xmega_port.h::PORT_PINCTRL_PULLDOWN" ref="ga6276bcbb46b1ba9c442a6aef1da78a29" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_PINCTRL_PULLDOWN&nbsp;&nbsp;&nbsp;0x2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Totempole/Pull-down (on input). </p>

<p>Definition at line <a class="el" href="xmega__port_8h_source.html#l00104">104</a> of file <a class="el" href="xmega__port_8h_source.html">xmega_port.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa1aaf4d43e0768329341387c05279219"></a><!-- doxytag: member="xmega_port.h::PORT_PINCTRL_PULLUP" ref="gaa1aaf4d43e0768329341387c05279219" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_PINCTRL_PULLUP&nbsp;&nbsp;&nbsp;0x3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Totempole/Pull-up (on input). </p>

<p>Definition at line <a class="el" href="xmega__port_8h_source.html#l00105">105</a> of file <a class="el" href="xmega__port_8h_source.html">xmega_port.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga15df372fe3701ca232482c5ad23829f2"></a><!-- doxytag: member="xmega_port.h::PORT_PINCTRL_SRLEN_BIT" ref="ga15df372fe3701ca232482c5ad23829f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_PINCTRL_SRLEN_BIT&nbsp;&nbsp;&nbsp;7</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Slew Rate Limit Enable. </p>

<p>Definition at line <a class="el" href="xmega__port_8h_source.html#l00097">97</a> of file <a class="el" href="xmega__port_8h_source.html">xmega_port.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga330f5f6cb73e6431c8c7d0fc4e532894"></a><!-- doxytag: member="xmega_port.h::PORT_PINCTRL_TOTEM" ref="ga330f5f6cb73e6431c8c7d0fc4e532894" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_PINCTRL_TOTEM&nbsp;&nbsp;&nbsp;0x0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Totempole/(N/A). </p>

<p>Definition at line <a class="el" href="xmega__port_8h_source.html#l00102">102</a> of file <a class="el" href="xmega__port_8h_source.html">xmega_port.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga515aa82176ee2aae065273b20ccbbe22"></a><!-- doxytag: member="xmega_port.h::PORT_PINCTRL_WIREDAND" ref="ga515aa82176ee2aae065273b20ccbbe22" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_PINCTRL_WIREDAND&nbsp;&nbsp;&nbsp;0x5</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Wired AND/(N/A). </p>

<p>Definition at line <a class="el" href="xmega__port_8h_source.html#l00107">107</a> of file <a class="el" href="xmega__port_8h_source.html">xmega_port.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab51a17ebf4776e527a13d85a1bcff6e8"></a><!-- doxytag: member="xmega_port.h::PORT_PINCTRL_WIREDANDPULL" ref="gab51a17ebf4776e527a13d85a1bcff6e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_PINCTRL_WIREDANDPULL&nbsp;&nbsp;&nbsp;0x7</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Wired AND/Pull-up. </p>

<p>Definition at line <a class="el" href="xmega__port_8h_source.html#l00109">109</a> of file <a class="el" href="xmega__port_8h_source.html">xmega_port.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9361994f0fc8ea08d2f50a6bb10ca48a"></a><!-- doxytag: member="xmega_port.h::PORT_PINCTRL_WIREDOR" ref="ga9361994f0fc8ea08d2f50a6bb10ca48a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_PINCTRL_WIREDOR&nbsp;&nbsp;&nbsp;0x4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Wired OR/(N/A). </p>

<p>Definition at line <a class="el" href="xmega__port_8h_source.html#l00106">106</a> of file <a class="el" href="xmega__port_8h_source.html">xmega_port.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad41d440b2aa061ff2643e990de94e51c"></a><!-- doxytag: member="xmega_port.h::PORT_PINCTRL_WIREDORPULL" ref="gad41d440b2aa061ff2643e990de94e51c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_PINCTRL_WIREDORPULL&nbsp;&nbsp;&nbsp;0x6</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Wired OR/Pull-down. </p>

<p>Definition at line <a class="el" href="xmega__port_8h_source.html#l00108">108</a> of file <a class="el" href="xmega__port_8h_source.html">xmega_port.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8a5870afaf0ce75886ad3914fc6677e8"></a><!-- doxytag: member="xmega_port.h::port_read_reg" ref="ga8a5870afaf0ce75886ad3914fc6677e8" args="(base, reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define port_read_reg</td>
          <td>(</td>
          <td class="paramtype">base, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">reg&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;mmio_read8((void *)((<a class="el" href="group__stdint__group.html#ga2f2d463af0e2a9da3ecdd102ce312832">uintptr_t</a>)(base) + PORT_##reg))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Read the value of PORT register <em>reg</em>. </p>

<p>Definition at line <a class="el" href="xmega__port_8h_source.html#l00146">146</a> of file <a class="el" href="xmega__port_8h_source.html">xmega_port.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae7c624eb3df89b64e2320a685bf9d7b1"></a><!-- doxytag: member="xmega_port.h::port_write_reg" ref="gae7c624eb3df89b64e2320a685bf9d7b1" args="(base, reg, value)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define port_write_reg</td>
          <td>(</td>
          <td class="paramtype">base, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">value&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;mmio_write8((void *)((<a class="el" href="group__stdint__group.html#ga2f2d463af0e2a9da3ecdd102ce312832">uintptr_t</a>)(base) + PORT_##reg), (value))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Write <em>value</em> to PORT register <em>reg</em>. </p>

<p>Definition at line <a class="el" href="xmega__port_8h_source.html#l00149">149</a> of file <a class="el" href="xmega__port_8h_source.html">xmega_port.h</a>.</p>

<p>Referenced by <a class="el" href="port_8h_source.html#l00281">gpio_toggle_value()</a>, and <a class="el" href="port_8c_source.html#l00042">port_select_gpio()</a>.</p>

</div>
</div>
</div>
<hr class="footer"/><address style="text-align: right;"><small>Generated on Thu Apr 29 14:09:43 2010 for uart-loopback by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.3 </small></address>
</body>
</html>
