// Seed: 474305537
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input wor   id_2,
    input tri   id_3,
    input wand  id_4
);
  wire id_6 = 1;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    output logic id_2
);
  reg id_4;
  reg id_5;
  assign id_1 = id_0 - id_4;
  always @(posedge 1 or posedge id_4)
    if (1) begin : LABEL_0
      id_2 <= 1'd0;
    end else id_4 <= id_5;
  assign id_1 = ~id_5;
  genvar id_6;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_0
  );
  wire id_7;
endmodule
