Analysis & Synthesis report for LED_ON
Thu May 13 22:12:35 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: clockM:fS1
 14. Parameter Settings for Inferred Entity Instance: EtatFeu:fs2|lpm_divide:Mod0
 15. Parameter Settings for Inferred Entity Instance: EtatFeu:fs2|lpm_divide:Div0
 16. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult4
 17. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult5
 18. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult3
 19. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1
 20. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult7
 21. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult14
 22. lpm_mult Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "max_value:fs2_value|afficheur:fState2"
 24. Port Connectivity Checks: "max_value:fs2_value|afficheur:fState"
 25. Port Connectivity Checks: "VGA:VGA_Sub"
 26. Post-Synthesis Netlist Statistics for Top Partition
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May 13 22:12:35 2021       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; LED_ON                                      ;
; Top-level Entity Name              ; LED_ON                                      ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 3,951                                       ;
;     Total combinational functions  ; 3,948                                       ;
;     Dedicated logic registers      ; 182                                         ;
; Total registers                    ; 182                                         ;
; Total pins                         ; 71                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 10                                          ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; LED_ON             ; LED_ON             ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; LED_ON.vhd                       ; yes             ; User VHDL File               ; C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd                                 ;         ;
; afficheur.vhd                    ; yes             ; User VHDL File               ; C:/Users/VHDLING2/Desktop/VHDL-ING2/afficheur.vhd                              ;         ;
; clock.vhd                        ; yes             ; User VHDL File               ; C:/Users/VHDLING2/Desktop/VHDL-ING2/clock.vhd                                  ;         ;
; clock_afficheur.vhd              ; yes             ; User VHDL File               ; C:/Users/VHDLING2/Desktop/VHDL-ING2/clock_afficheur.vhd                        ;         ;
; EtatFeu.vhd                      ; yes             ; User VHDL File               ; C:/Users/VHDLING2/Desktop/VHDL-ING2/EtatFeu.vhd                                ;         ;
; max_value.vhd                    ; yes             ; User VHDL File               ; C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd                              ;         ;
; AffichageTemps.vhd               ; yes             ; User VHDL File               ; C:/Users/VHDLING2/Desktop/VHDL-ING2/AffichageTemps.vhd                         ;         ;
; VGA.vhd                          ; yes             ; User VHDL File               ; C:/Users/VHDLING2/Desktop/VHDL-ING2/VGA.vhd                                    ;         ;
; RegisterLED.vhd                  ; yes             ; User VHDL File               ; C:/Users/VHDLING2/Desktop/VHDL-ING2/RegisterLED.vhd                            ;         ;
; Button.vhd                       ; yes             ; User VHDL File               ; C:/Users/VHDLING2/Desktop/VHDL-ING2/Button.vhd                                 ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf          ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc         ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc     ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc          ;         ;
; db/lpm_divide_25o.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/VHDLING2/Desktop/VHDL-ING2/db/lpm_divide_25o.tdf                      ;         ;
; db/abs_divider_4dg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/VHDLING2/Desktop/VHDL-ING2/db/abs_divider_4dg.tdf                     ;         ;
; db/alt_u_div_ske.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/VHDLING2/Desktop/VHDL-ING2/db/alt_u_div_ske.tdf                       ;         ;
; db/add_sub_t3c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/VHDLING2/Desktop/VHDL-ING2/db/add_sub_t3c.tdf                         ;         ;
; db/add_sub_u3c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/VHDLING2/Desktop/VHDL-ING2/db/add_sub_u3c.tdf                         ;         ;
; db/lpm_abs_8b9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/VHDLING2/Desktop/VHDL-ING2/db/lpm_abs_8b9.tdf                         ;         ;
; db/lpm_divide_fbo.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/VHDLING2/Desktop/VHDL-ING2/db/lpm_divide_fbo.tdf                      ;         ;
; db/abs_divider_kbg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/VHDLING2/Desktop/VHDL-ING2/db/abs_divider_kbg.tdf                     ;         ;
; db/alt_u_div_she.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/VHDLING2/Desktop/VHDL-ING2/db/alt_u_div_she.tdf                       ;         ;
; db/lpm_abs_o99.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/VHDLING2/Desktop/VHDL-ING2/db/lpm_abs_o99.tdf                         ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; db/mult_fgs.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/VHDLING2/Desktop/VHDL-ING2/db/mult_fgs.tdf                            ;         ;
; db/mult_bgs.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/VHDLING2/Desktop/VHDL-ING2/db/mult_bgs.tdf                            ;         ;
; multcore.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_7kg.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/VHDLING2/Desktop/VHDL-ING2/db/add_sub_7kg.tdf                         ;         ;
; db/add_sub_5vg.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/VHDLING2/Desktop/VHDL-ING2/db/add_sub_5vg.tdf                         ;         ;
; altshift.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.tdf            ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                          ;
+---------------------------------------------+------------------------+
; Resource                                    ; Usage                  ;
+---------------------------------------------+------------------------+
; Estimated Total logic elements              ; 3,951                  ;
;                                             ;                        ;
; Total combinational functions               ; 3948                   ;
; Logic element usage by number of LUT inputs ;                        ;
;     -- 4 input functions                    ; 1666                   ;
;     -- 3 input functions                    ; 1149                   ;
;     -- <=2 input functions                  ; 1133                   ;
;                                             ;                        ;
; Logic elements by mode                      ;                        ;
;     -- normal mode                          ; 2869                   ;
;     -- arithmetic mode                      ; 1079                   ;
;                                             ;                        ;
; Total registers                             ; 182                    ;
;     -- Dedicated logic registers            ; 182                    ;
;     -- I/O registers                        ; 0                      ;
;                                             ;                        ;
; I/O pins                                    ; 71                     ;
;                                             ;                        ;
; Embedded Multiplier 9-bit elements          ; 10                     ;
;                                             ;                        ;
; Maximum fan-out node                        ; EtatFeu:fs2|count2[31] ;
; Maximum fan-out                             ; 155                    ;
; Total fan-out                               ; 12885                  ;
; Average fan-out                             ; 3.01                   ;
+---------------------------------------------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                     ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                            ; Entity Name     ; Library Name ;
+------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |LED_ON                                        ; 3948 (1376)         ; 182 (1)                   ; 0           ; 0          ; 10           ; 0       ; 5         ; 71   ; 0            ; 0          ; |LED_ON                                                                                                                        ; LED_ON          ; work         ;
;    |AffichageTemps:fs3_Temps|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|AffichageTemps:fs3_Temps                                                                                               ; AffichageTemps  ; work         ;
;    |EtatFeu:fs2|                               ; 2181 (166)          ; 65 (65)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|EtatFeu:fs2                                                                                                            ; EtatFeu         ; work         ;
;       |lpm_divide:Div0|                        ; 481 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|EtatFeu:fs2|lpm_divide:Div0                                                                                            ; lpm_divide      ; work         ;
;          |lpm_divide_fbo:auto_generated|       ; 481 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|EtatFeu:fs2|lpm_divide:Div0|lpm_divide_fbo:auto_generated                                                              ; lpm_divide_fbo  ; work         ;
;             |abs_divider_kbg:divider|          ; 481 (8)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|EtatFeu:fs2|lpm_divide:Div0|lpm_divide_fbo:auto_generated|abs_divider_kbg:divider                                      ; abs_divider_kbg ; work         ;
;                |alt_u_div_she:divider|         ; 449 (449)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|EtatFeu:fs2|lpm_divide:Div0|lpm_divide_fbo:auto_generated|abs_divider_kbg:divider|alt_u_div_she:divider                ; alt_u_div_she   ; work         ;
;                |lpm_abs_8b9:my_abs_num|        ; 24 (24)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|EtatFeu:fs2|lpm_divide:Div0|lpm_divide_fbo:auto_generated|abs_divider_kbg:divider|lpm_abs_8b9:my_abs_num               ; lpm_abs_8b9     ; work         ;
;       |lpm_divide:Mod0|                        ; 1534 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|EtatFeu:fs2|lpm_divide:Mod0                                                                                            ; lpm_divide      ; work         ;
;          |lpm_divide_25o:auto_generated|       ; 1534 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|EtatFeu:fs2|lpm_divide:Mod0|lpm_divide_25o:auto_generated                                                              ; lpm_divide_25o  ; work         ;
;             |abs_divider_4dg:divider|          ; 1534 (8)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|EtatFeu:fs2|lpm_divide:Mod0|lpm_divide_25o:auto_generated|abs_divider_4dg:divider                                      ; abs_divider_4dg ; work         ;
;                |alt_u_div_ske:divider|         ; 1510 (1510)         ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|EtatFeu:fs2|lpm_divide:Mod0|lpm_divide_25o:auto_generated|abs_divider_4dg:divider|alt_u_div_ske:divider                ; alt_u_div_ske   ; work         ;
;                |lpm_abs_8b9:my_abs_num|        ; 16 (16)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|EtatFeu:fs2|lpm_divide:Mod0|lpm_divide_25o:auto_generated|abs_divider_4dg:divider|lpm_abs_8b9:my_abs_num               ; lpm_abs_8b9     ; work         ;
;    |VGA:VGA_Sub|                               ; 89 (89)             ; 55 (55)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|VGA:VGA_Sub                                                                                                            ; VGA             ; work         ;
;    |afficheur:fs3_affichage_dizaine_feu1|      ; 29 (29)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|afficheur:fs3_affichage_dizaine_feu1                                                                                   ; afficheur       ; work         ;
;    |afficheur:fs3_affichage_dizaine_feu2|      ; 21 (21)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|afficheur:fs3_affichage_dizaine_feu2                                                                                   ; afficheur       ; work         ;
;    |afficheur:fs3_affichage_unite_feu1|        ; 31 (31)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|afficheur:fs3_affichage_unite_feu1                                                                                     ; afficheur       ; work         ;
;    |afficheur:fs3_affichage_unite_feu2|        ; 23 (23)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|afficheur:fs3_affichage_unite_feu2                                                                                     ; afficheur       ; work         ;
;    |clockM:fS1|                                ; 47 (47)             ; 27 (27)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|clockM:fS1                                                                                                             ; clockM          ; work         ;
;    |debounce:fs3_debounce|                     ; 3 (3)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|debounce:fs3_debounce                                                                                                  ; debounce        ; work         ;
;    |lpm_mult:Mult14|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |LED_ON|lpm_mult:Mult14                                                                                                        ; lpm_mult        ; work         ;
;       |mult_fgs:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |LED_ON|lpm_mult:Mult14|mult_fgs:auto_generated                                                                                ; mult_fgs        ; work         ;
;    |lpm_mult:Mult1|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |LED_ON|lpm_mult:Mult1                                                                                                         ; lpm_mult        ; work         ;
;       |mult_bgs:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |LED_ON|lpm_mult:Mult1|mult_bgs:auto_generated                                                                                 ; mult_bgs        ; work         ;
;    |lpm_mult:Mult3|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |LED_ON|lpm_mult:Mult3                                                                                                         ; lpm_mult        ; work         ;
;       |mult_bgs:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |LED_ON|lpm_mult:Mult3|mult_bgs:auto_generated                                                                                 ; mult_bgs        ; work         ;
;    |lpm_mult:Mult4|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |LED_ON|lpm_mult:Mult4                                                                                                         ; lpm_mult        ; work         ;
;       |mult_fgs:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |LED_ON|lpm_mult:Mult4|mult_fgs:auto_generated                                                                                 ; mult_fgs        ; work         ;
;    |lpm_mult:Mult5|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |LED_ON|lpm_mult:Mult5                                                                                                         ; lpm_mult        ; work         ;
;       |mult_bgs:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |LED_ON|lpm_mult:Mult5|mult_bgs:auto_generated                                                                                 ; mult_bgs        ; work         ;
;    |lpm_mult:Mult7|                            ; 29 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|lpm_mult:Mult7                                                                                                         ; lpm_mult        ; work         ;
;       |multcore:mult_core|                     ; 29 (17)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|lpm_mult:Mult7|multcore:mult_core                                                                                      ; multcore        ; work         ;
;          |mpar_add:padder|                     ; 12 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add        ; work         ;
;             |lpm_add_sub:adder[0]|             ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub     ; work         ;
;                |add_sub_7kg:auto_generated|    ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_7kg:auto_generated                      ; add_sub_7kg     ; work         ;
;             |mpar_add:sub_par_add|             ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add        ; work         ;
;                |lpm_add_sub:adder[0]|          ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub     ; work         ;
;                   |add_sub_5vg:auto_generated| ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5vg:auto_generated ; add_sub_5vg     ; work         ;
;    |max_value:fs2_value|                       ; 117 (110)           ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|max_value:fs2_value                                                                                                    ; max_value       ; work         ;
;       |afficheur:fState|                       ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|max_value:fs2_value|afficheur:fState                                                                                   ; afficheur       ; work         ;
+------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 5           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 10          ;
; Signed Embedded Multipliers           ; 5           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                         ;
+-----------------------------------------------------+------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal          ; Free of Timing Hazards ;
+-----------------------------------------------------+------------------------------+------------------------+
; afficheur:fs3_affichage_unite_feu1|resultS[0]       ; GND                          ; yes                    ;
; afficheur:fs3_affichage_unite_feu1|resultS[1]       ; GND                          ; yes                    ;
; afficheur:fs3_affichage_unite_feu1|resultS[2]       ; GND                          ; yes                    ;
; afficheur:fs3_affichage_unite_feu1|resultS[3]       ; GND                          ; yes                    ;
; afficheur:fs3_affichage_unite_feu1|resultS[4]       ; GND                          ; yes                    ;
; afficheur:fs3_affichage_unite_feu1|resultS[5]       ; GND                          ; yes                    ;
; afficheur:fs3_affichage_unite_feu1|resultS[6]       ; GND                          ; yes                    ;
; afficheur:fs3_affichage_dizaine_feu1|resultS[0]     ; GND                          ; yes                    ;
; afficheur:fs3_affichage_dizaine_feu1|resultS[1]     ; GND                          ; yes                    ;
; afficheur:fs3_affichage_dizaine_feu1|resultS[2]     ; GND                          ; yes                    ;
; afficheur:fs3_affichage_dizaine_feu1|resultS[3]     ; GND                          ; yes                    ;
; afficheur:fs3_affichage_dizaine_feu1|resultS[4]     ; GND                          ; yes                    ;
; afficheur:fs3_affichage_dizaine_feu1|resultS[5]     ; GND                          ; yes                    ;
; afficheur:fs3_affichage_dizaine_feu1|resultS[6]     ; GND                          ; yes                    ;
; afficheur:fs3_affichage_unite_feu2|resultS[0]       ; GND                          ; yes                    ;
; afficheur:fs3_affichage_unite_feu2|resultS[1]       ; GND                          ; yes                    ;
; afficheur:fs3_affichage_unite_feu2|resultS[2]       ; GND                          ; yes                    ;
; afficheur:fs3_affichage_unite_feu2|resultS[3]       ; GND                          ; yes                    ;
; afficheur:fs3_affichage_unite_feu2|resultS[4]       ; GND                          ; yes                    ;
; afficheur:fs3_affichage_unite_feu2|resultS[5]       ; GND                          ; yes                    ;
; afficheur:fs3_affichage_unite_feu2|resultS[6]       ; GND                          ; yes                    ;
; afficheur:fs3_affichage_dizaine_feu2|resultS[0]     ; GND                          ; yes                    ;
; afficheur:fs3_affichage_dizaine_feu2|resultS[1]     ; GND                          ; yes                    ;
; afficheur:fs3_affichage_dizaine_feu2|resultS[2]     ; GND                          ; yes                    ;
; afficheur:fs3_affichage_dizaine_feu2|resultS[3]     ; GND                          ; yes                    ;
; afficheur:fs3_affichage_dizaine_feu2|resultS[4]     ; GND                          ; yes                    ;
; afficheur:fs3_affichage_dizaine_feu2|resultS[5]     ; GND                          ; yes                    ;
; afficheur:fs3_affichage_dizaine_feu2|resultS[6]     ; GND                          ; yes                    ;
; max_value:fs2_value|temp[2]                         ; max_value:fs2_value|temp[2]  ; yes                    ;
; max_value:fs2_value|temp[1]                         ; max_value:fs2_value|temp[2]  ; yes                    ;
; max_value:fs2_value|temp[3]                         ; max_value:fs2_value|temp[2]  ; yes                    ;
; AffichageTemps:fs3_Temps|enable1                    ; GND                          ; yes                    ;
; AffichageTemps:fs3_Temps|enable2                    ; GND                          ; yes                    ;
; max_value:fs2_value|maxV[0]                         ; max_value:fs2_value|maxV[31] ; yes                    ;
; max_value:fs2_value|maxV[1]                         ; max_value:fs2_value|maxV[31] ; yes                    ;
; max_value:fs2_value|maxV[3]                         ; max_value:fs2_value|maxV[31] ; yes                    ;
; max_value:fs2_value|maxV[4]                         ; max_value:fs2_value|maxV[31] ; yes                    ;
; max_value:fs2_value|maxV[5]                         ; max_value:fs2_value|maxV[31] ; yes                    ;
; Number of user-specified and inferred latches = 38  ;                              ;                        ;
+-----------------------------------------------------+------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; debounce:fs3_debounce|count[1..31]     ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 31 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 182   ;
; Number of registers using Synchronous Clear  ; 53    ;
; Number of registers using Synchronous Load   ; 5     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 65    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |LED_ON|max_value:fs2_value|counter[20]~reg0            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |LED_ON|color                                           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |LED_ON|max_value:fs2_value|afficheur:fState|resultS[1] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |LED_ON|max_value:fs2_value|temp[1]                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |LED_ON|afficheur:fs3_affichage_unite_feu1|resultS[6]   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |LED_ON|afficheur:fs3_affichage_dizaine_feu1|resultS[5] ;
; 31:1               ; 2 bits    ; 40 LEs        ; 6 LEs                ; 34 LEs                 ; No         ; |LED_ON|color                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: clockM:fS1 ;
+----------------+----------+-----------------------------+
; Parameter Name ; Value    ; Type                        ;
+----------------+----------+-----------------------------+
; max            ; 50000000 ; Signed Integer              ;
+----------------+----------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: EtatFeu:fs2|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                            ;
; LPM_WIDTHD             ; 32             ; Untyped                            ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                            ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_25o ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: EtatFeu:fs2|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                            ;
; LPM_WIDTHD             ; 5              ; Untyped                            ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                            ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_fbo ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult4                 ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 11       ; Untyped             ;
; LPM_WIDTHB                                     ; 11       ; Untyped             ;
; LPM_WIDTHP                                     ; 22       ; Untyped             ;
; LPM_WIDTHR                                     ; 22       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_fgs ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult5                 ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 10       ; Untyped             ;
; LPM_WIDTHB                                     ; 10       ; Untyped             ;
; LPM_WIDTHP                                     ; 20       ; Untyped             ;
; LPM_WIDTHR                                     ; 20       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_bgs ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult3                 ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 10       ; Untyped             ;
; LPM_WIDTHB                                     ; 10       ; Untyped             ;
; LPM_WIDTHP                                     ; 20       ; Untyped             ;
; LPM_WIDTHR                                     ; 20       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_bgs ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1                 ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 10       ; Untyped             ;
; LPM_WIDTHB                                     ; 10       ; Untyped             ;
; LPM_WIDTHP                                     ; 20       ; Untyped             ;
; LPM_WIDTHR                                     ; 20       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_bgs ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult7                ;
+------------------------------------------------+---------+---------------------+
; Parameter Name                                 ; Value   ; Type                ;
+------------------------------------------------+---------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON      ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF     ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON      ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF     ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 10      ; Untyped             ;
; LPM_WIDTHB                                     ; 7       ; Untyped             ;
; LPM_WIDTHP                                     ; 17      ; Untyped             ;
; LPM_WIDTHR                                     ; 17      ; Untyped             ;
; LPM_WIDTHS                                     ; 1       ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED  ; Untyped             ;
; LPM_PIPELINE                                   ; 0       ; Untyped             ;
; LATENCY                                        ; 0       ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO      ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES     ; Untyped             ;
; USE_EAB                                        ; OFF     ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6       ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10  ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL  ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT     ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO    ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0       ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx      ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx      ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF     ; Untyped             ;
+------------------------------------------------+---------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult14                ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 11       ; Untyped             ;
; LPM_WIDTHB                                     ; 11       ; Untyped             ;
; LPM_WIDTHP                                     ; 22       ; Untyped             ;
; LPM_WIDTHR                                     ; 22       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_fgs ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance          ;
+---------------------------------------+-----------------+
; Name                                  ; Value           ;
+---------------------------------------+-----------------+
; Number of entity instances            ; 6               ;
; Entity Instance                       ; lpm_mult:Mult4  ;
;     -- LPM_WIDTHA                     ; 11              ;
;     -- LPM_WIDTHB                     ; 11              ;
;     -- LPM_WIDTHP                     ; 22              ;
;     -- LPM_REPRESENTATION             ; SIGNED          ;
;     -- INPUT_A_IS_CONSTANT            ; NO              ;
;     -- INPUT_B_IS_CONSTANT            ; NO              ;
;     -- USE_EAB                        ; OFF             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx              ;
; Entity Instance                       ; lpm_mult:Mult5  ;
;     -- LPM_WIDTHA                     ; 10              ;
;     -- LPM_WIDTHB                     ; 10              ;
;     -- LPM_WIDTHP                     ; 20              ;
;     -- LPM_REPRESENTATION             ; SIGNED          ;
;     -- INPUT_A_IS_CONSTANT            ; NO              ;
;     -- INPUT_B_IS_CONSTANT            ; NO              ;
;     -- USE_EAB                        ; OFF             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx              ;
; Entity Instance                       ; lpm_mult:Mult3  ;
;     -- LPM_WIDTHA                     ; 10              ;
;     -- LPM_WIDTHB                     ; 10              ;
;     -- LPM_WIDTHP                     ; 20              ;
;     -- LPM_REPRESENTATION             ; SIGNED          ;
;     -- INPUT_A_IS_CONSTANT            ; NO              ;
;     -- INPUT_B_IS_CONSTANT            ; NO              ;
;     -- USE_EAB                        ; OFF             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx              ;
; Entity Instance                       ; lpm_mult:Mult1  ;
;     -- LPM_WIDTHA                     ; 10              ;
;     -- LPM_WIDTHB                     ; 10              ;
;     -- LPM_WIDTHP                     ; 20              ;
;     -- LPM_REPRESENTATION             ; SIGNED          ;
;     -- INPUT_A_IS_CONSTANT            ; NO              ;
;     -- INPUT_B_IS_CONSTANT            ; NO              ;
;     -- USE_EAB                        ; OFF             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx              ;
; Entity Instance                       ; lpm_mult:Mult7  ;
;     -- LPM_WIDTHA                     ; 10              ;
;     -- LPM_WIDTHB                     ; 7               ;
;     -- LPM_WIDTHP                     ; 17              ;
;     -- LPM_REPRESENTATION             ; SIGNED          ;
;     -- INPUT_A_IS_CONSTANT            ; NO              ;
;     -- INPUT_B_IS_CONSTANT            ; YES             ;
;     -- USE_EAB                        ; OFF             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx              ;
; Entity Instance                       ; lpm_mult:Mult14 ;
;     -- LPM_WIDTHA                     ; 11              ;
;     -- LPM_WIDTHB                     ; 11              ;
;     -- LPM_WIDTHP                     ; 22              ;
;     -- LPM_REPRESENTATION             ; SIGNED          ;
;     -- INPUT_A_IS_CONSTANT            ; NO              ;
;     -- INPUT_B_IS_CONSTANT            ; NO              ;
;     -- USE_EAB                        ; OFF             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx              ;
+---------------------------------------+-----------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "max_value:fs2_value|afficheur:fState2" ;
+--------+-------+----------+---------------------------------------+
; Port   ; Type  ; Severity ; Details                               ;
+--------+-------+----------+---------------------------------------+
; valeur ; Input ; Info     ; Stuck at GND                          ;
; enable ; Input ; Info     ; Stuck at VCC                          ;
+--------+-------+----------+---------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "max_value:fs2_value|afficheur:fState" ;
+-----------+-------+----------+-----------------------------------+
; Port      ; Type  ; Severity ; Details                           ;
+-----------+-------+----------+-----------------------------------+
; valeur[0] ; Input ; Info     ; Stuck at GND                      ;
; enable    ; Input ; Info     ; Stuck at VCC                      ;
+-----------+-------+----------+-----------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "VGA:VGA_Sub"      ;
+------------+-------+----------+--------------+
; Port       ; Type  ; Severity ; Details      ;
+------------+-------+----------+--------------+
; rgb_in[12] ; Input ; Info     ; Stuck at GND ;
; pixel      ; Input ; Info     ; Stuck at GND ;
+------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 71                          ;
; cycloneiii_ff         ; 182                         ;
;     ENA               ; 33                          ;
;     ENA SCLR          ; 32                          ;
;     SCLR              ; 16                          ;
;     SCLR SLD          ; 5                           ;
;     plain             ; 96                          ;
; cycloneiii_lcell_comb ; 3950                        ;
;     arith             ; 1079                        ;
;         2 data inputs ; 237                         ;
;         3 data inputs ; 842                         ;
;     normal            ; 2871                        ;
;         0 data inputs ; 76                          ;
;         1 data inputs ; 14                          ;
;         2 data inputs ; 808                         ;
;         3 data inputs ; 307                         ;
;         4 data inputs ; 1666                        ;
; cycloneiii_mac_mult   ; 5                           ;
; cycloneiii_mac_out    ; 5                           ;
;                       ;                             ;
; Max LUT depth         ; 127.50                      ;
; Average LUT depth     ; 65.28                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:39     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu May 13 22:11:21 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LED_ON -c LED_ON
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file led_on.vhd
    Info (12022): Found design unit 1: LED_ON-structural File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 21
    Info (12023): Found entity 1: LED_ON File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file afficheur.vhd
    Info (12022): Found design unit 1: afficheur-structural File: C:/Users/VHDLING2/Desktop/VHDL-ING2/afficheur.vhd Line: 12
    Info (12023): Found entity 1: afficheur File: C:/Users/VHDLING2/Desktop/VHDL-ING2/afficheur.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file clock.vhd
    Info (12022): Found design unit 1: clockM-structural File: C:/Users/VHDLING2/Desktop/VHDL-ING2/clock.vhd Line: 15
    Info (12023): Found entity 1: clockM File: C:/Users/VHDLING2/Desktop/VHDL-ING2/clock.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file clock_afficheur.vhd
    Info (12022): Found design unit 1: clock_afficheur-structural File: C:/Users/VHDLING2/Desktop/VHDL-ING2/clock_afficheur.vhd Line: 16
    Info (12023): Found entity 1: clock_afficheur File: C:/Users/VHDLING2/Desktop/VHDL-ING2/clock_afficheur.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file etatfeu.vhd
    Info (12022): Found design unit 1: EtatFeu-structural File: C:/Users/VHDLING2/Desktop/VHDL-ING2/EtatFeu.vhd Line: 15
    Info (12023): Found entity 1: EtatFeu File: C:/Users/VHDLING2/Desktop/VHDL-ING2/EtatFeu.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file max_value.vhd
    Info (12022): Found design unit 1: max_value-structural File: C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd Line: 17
    Info (12023): Found entity 1: max_value File: C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file affichagetemps.vhd
    Info (12022): Found design unit 1: AffichageTemps-structural File: C:/Users/VHDLING2/Desktop/VHDL-ING2/AffichageTemps.vhd Line: 13
    Info (12023): Found entity 1: AffichageTemps File: C:/Users/VHDLING2/Desktop/VHDL-ING2/AffichageTemps.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file vga.vhd
    Info (12022): Found design unit 1: VGA-description File: C:/Users/VHDLING2/Desktop/VHDL-ING2/VGA.vhd Line: 33
    Info (12023): Found entity 1: VGA File: C:/Users/VHDLING2/Desktop/VHDL-ING2/VGA.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file registerled.vhd
    Info (12022): Found design unit 1: registerLED-structural File: C:/Users/VHDLING2/Desktop/VHDL-ING2/RegisterLED.vhd Line: 10
    Info (12023): Found entity 1: RegisterLED File: C:/Users/VHDLING2/Desktop/VHDL-ING2/RegisterLED.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file button.vhd
    Info (12022): Found design unit 1: debounce-structural File: C:/Users/VHDLING2/Desktop/VHDL-ING2/Button.vhd Line: 13
    Info (12023): Found entity 1: debounce File: C:/Users/VHDLING2/Desktop/VHDL-ING2/Button.vhd Line: 5
Info (12127): Elaborating entity "LED_ON" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at LED_ON.vhd(10): used implicit default value for signal "SER1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 10
Warning (10541): VHDL Signal Declaration warning at LED_ON.vhd(10): used implicit default value for signal "SCLK1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 10
Warning (10541): VHDL Signal Declaration warning at LED_ON.vhd(10): used implicit default value for signal "SRCLK1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 10
Warning (10541): VHDL Signal Declaration warning at LED_ON.vhd(10): used implicit default value for signal "SER2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 10
Warning (10541): VHDL Signal Declaration warning at LED_ON.vhd(10): used implicit default value for signal "SCLK2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 10
Warning (10541): VHDL Signal Declaration warning at LED_ON.vhd(10): used implicit default value for signal "SRCLK2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 10
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(330): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 330
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(332): signal "segment2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 332
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(336): signal "segment4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 336
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(343): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 343
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(345): signal "segment2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 345
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(349): signal "segment4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 349
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(355): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 355
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(357): signal "segment2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 357
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(361): signal "segment4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 361
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(368): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 368
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(370): signal "segment2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 370
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(374): signal "segment4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 374
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(380): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 380
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(382): signal "segment2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 382
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(386): signal "segment4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 386
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(392): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 392
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(394): signal "segment2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 394
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(398): signal "segment4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 398
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(404): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 404
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(406): signal "segment2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 406
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(410): signal "segment4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 410
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(417): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 417
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(419): signal "segment" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 419
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(423): signal "segment3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 423
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(429): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 429
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(431): signal "segment" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 431
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(435): signal "segment3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 435
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(441): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 441
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(443): signal "segment" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 443
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(447): signal "segment3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 447
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(454): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 454
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(456): signal "segment" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 456
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(460): signal "segment3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 460
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(466): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 466
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(468): signal "segment" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 468
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(472): signal "segment3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 472
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(478): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 478
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(480): signal "segment" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 480
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(484): signal "segment3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 484
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(490): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 490
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(492): signal "segment" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 492
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(496): signal "segment3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 496
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(509): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 509
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(511): signal "segment2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 511
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(515): signal "segment4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 515
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(521): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 521
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(523): signal "segment2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 523
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(527): signal "segment4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 527
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(533): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 533
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(535): signal "segment2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 535
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(539): signal "segment4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 539
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(546): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 546
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(548): signal "segment2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 548
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(552): signal "segment4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 552
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(558): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 558
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(560): signal "segment2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 560
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(564): signal "segment4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 564
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(570): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 570
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(572): signal "segment2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 572
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(576): signal "segment4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 576
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(582): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 582
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(584): signal "segment2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 584
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(588): signal "segment4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 588
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(595): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 595
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(597): signal "segment" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 597
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(601): signal "segment3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 601
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(607): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 607
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(609): signal "segment" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 609
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(613): signal "segment3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 613
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(619): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 619
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(621): signal "segment" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 621
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(625): signal "segment3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 625
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(632): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 632
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(634): signal "segment" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 634
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(638): signal "segment3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 638
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(644): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 644
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(646): signal "segment" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 646
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(650): signal "segment3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 650
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(656): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 656
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(658): signal "segment" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 658
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(662): signal "segment3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 662
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(668): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 668
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(670): signal "segment" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 670
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(674): signal "segment3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 674
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(691): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 691
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(694): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 694
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(697): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 697
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(700): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 700
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(703): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 703
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(709): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 709
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(712): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 712
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(715): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 715
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(718): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 718
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(721): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 721
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(727): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 727
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(730): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 730
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(733): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 733
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(736): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 736
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(739): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 739
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(749): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 749
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(756): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 756
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(765): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 765
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(768): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 768
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(787): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 787
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(790): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 790
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(793): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 793
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(796): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 796
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(799): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 799
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(805): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 805
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(808): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 808
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(811): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 811
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(814): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 814
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(817): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 817
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(823): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 823
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(826): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 826
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(829): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 829
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(832): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 832
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(835): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 835
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(842): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 842
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(845): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 845
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(855): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 855
Warning (10492): VHDL Process Statement warning at LED_ON.vhd(862): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 862
Info (12128): Elaborating entity "VGA" for hierarchy "VGA:VGA_Sub" File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 223
Info (12129): Elaborating entity "clockM" using architecture "A:structural" for hierarchy "clockM:fS1" File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 237
Info (12129): Elaborating entity "EtatFeu" using architecture "A:structural" for hierarchy "EtatFeu:fs2" File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 244
Warning (10492): VHDL Process Statement warning at EtatFeu.vhd(42): signal "count2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/EtatFeu.vhd Line: 42
Warning (10492): VHDL Process Statement warning at EtatFeu.vhd(43): signal "count2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/EtatFeu.vhd Line: 43
Info (12129): Elaborating entity "max_value" using architecture "A:structural" for hierarchy "max_value:fs2_value" File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 247
Warning (10492): VHDL Process Statement warning at max_value.vhd(22): signal "stdby" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd Line: 22
Warning (10492): VHDL Process Statement warning at max_value.vhd(34): signal "stdby" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd Line: 34
Warning (10492): VHDL Process Statement warning at max_value.vhd(52): signal "stdby" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd Line: 52
Warning (10631): VHDL Process Statement warning at max_value.vhd(32): inferring latch(es) for signal or variable "maxV", which holds its previous value in one or more paths through the process File: C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd Line: 32
Warning (10631): VHDL Process Statement warning at max_value.vhd(32): inferring latch(es) for signal or variable "temp", which holds its previous value in one or more paths through the process File: C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd Line: 32
Info (10041): Inferred latch for "temp[3]" at max_value.vhd(32) File: C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd Line: 32
Info (10041): Inferred latch for "temp[2]" at max_value.vhd(32) File: C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd Line: 32
Info (10041): Inferred latch for "temp[1]" at max_value.vhd(32) File: C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd Line: 32
Info (10041): Inferred latch for "temp[0]" at max_value.vhd(32) File: C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd Line: 32
Info (10041): Inferred latch for "maxV[0]" at max_value.vhd(32) File: C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd Line: 32
Info (10041): Inferred latch for "maxV[1]" at max_value.vhd(32) File: C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd Line: 32
Info (10041): Inferred latch for "maxV[2]" at max_value.vhd(32) File: C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd Line: 32
Info (10041): Inferred latch for "maxV[3]" at max_value.vhd(32) File: C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd Line: 32
Info (10041): Inferred latch for "maxV[4]" at max_value.vhd(32) File: C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd Line: 32
Info (10041): Inferred latch for "maxV[5]" at max_value.vhd(32) File: C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd Line: 32
Info (10041): Inferred latch for "maxV[6]" at max_value.vhd(32) File: C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd Line: 32
Info (10041): Inferred latch for "maxV[7]" at max_value.vhd(32) File: C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd Line: 32
Info (10041): Inferred latch for "maxV[8]" at max_value.vhd(32) File: C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd Line: 32
Info (10041): Inferred latch for "maxV[9]" at max_value.vhd(32) File: C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd Line: 32
Info (10041): Inferred latch for "maxV[10]" at max_value.vhd(32) File: C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd Line: 32
Info (10041): Inferred latch for "maxV[11]" at max_value.vhd(32) File: C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd Line: 32
Info (10041): Inferred latch for "maxV[12]" at max_value.vhd(32) File: C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd Line: 32
Info (10041): Inferred latch for "maxV[13]" at max_value.vhd(32) File: C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd Line: 32
Info (10041): Inferred latch for "maxV[14]" at max_value.vhd(32) File: C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd Line: 32
Info (10041): Inferred latch for "maxV[15]" at max_value.vhd(32) File: C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd Line: 32
Info (10041): Inferred latch for "maxV[16]" at max_value.vhd(32) File: C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd Line: 32
Info (10041): Inferred latch for "maxV[17]" at max_value.vhd(32) File: C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd Line: 32
Info (10041): Inferred latch for "maxV[18]" at max_value.vhd(32) File: C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd Line: 32
Info (10041): Inferred latch for "maxV[19]" at max_value.vhd(32) File: C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd Line: 32
Info (10041): Inferred latch for "maxV[20]" at max_value.vhd(32) File: C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd Line: 32
Info (10041): Inferred latch for "maxV[21]" at max_value.vhd(32) File: C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd Line: 32
Info (10041): Inferred latch for "maxV[22]" at max_value.vhd(32) File: C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd Line: 32
Info (10041): Inferred latch for "maxV[23]" at max_value.vhd(32) File: C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd Line: 32
Info (10041): Inferred latch for "maxV[24]" at max_value.vhd(32) File: C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd Line: 32
Info (10041): Inferred latch for "maxV[25]" at max_value.vhd(32) File: C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd Line: 32
Info (10041): Inferred latch for "maxV[26]" at max_value.vhd(32) File: C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd Line: 32
Info (10041): Inferred latch for "maxV[27]" at max_value.vhd(32) File: C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd Line: 32
Info (10041): Inferred latch for "maxV[28]" at max_value.vhd(32) File: C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd Line: 32
Info (10041): Inferred latch for "maxV[29]" at max_value.vhd(32) File: C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd Line: 32
Info (10041): Inferred latch for "maxV[30]" at max_value.vhd(32) File: C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd Line: 32
Info (10041): Inferred latch for "maxV[31]" at max_value.vhd(32) File: C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd Line: 32
Info (12129): Elaborating entity "afficheur" using architecture "A:structural" for hierarchy "max_value:fs2_value|afficheur:fState" File: C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd Line: 56
Warning (10492): VHDL Process Statement warning at afficheur.vhd(16): signal "enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/afficheur.vhd Line: 16
Warning (10631): VHDL Process Statement warning at afficheur.vhd(14): inferring latch(es) for signal or variable "resultS", which holds its previous value in one or more paths through the process File: C:/Users/VHDLING2/Desktop/VHDL-ING2/afficheur.vhd Line: 14
Info (10041): Inferred latch for "resultS[0]" at afficheur.vhd(14) File: C:/Users/VHDLING2/Desktop/VHDL-ING2/afficheur.vhd Line: 14
Info (10041): Inferred latch for "resultS[1]" at afficheur.vhd(14) File: C:/Users/VHDLING2/Desktop/VHDL-ING2/afficheur.vhd Line: 14
Info (10041): Inferred latch for "resultS[2]" at afficheur.vhd(14) File: C:/Users/VHDLING2/Desktop/VHDL-ING2/afficheur.vhd Line: 14
Info (10041): Inferred latch for "resultS[3]" at afficheur.vhd(14) File: C:/Users/VHDLING2/Desktop/VHDL-ING2/afficheur.vhd Line: 14
Info (10041): Inferred latch for "resultS[4]" at afficheur.vhd(14) File: C:/Users/VHDLING2/Desktop/VHDL-ING2/afficheur.vhd Line: 14
Info (10041): Inferred latch for "resultS[5]" at afficheur.vhd(14) File: C:/Users/VHDLING2/Desktop/VHDL-ING2/afficheur.vhd Line: 14
Info (10041): Inferred latch for "resultS[6]" at afficheur.vhd(14) File: C:/Users/VHDLING2/Desktop/VHDL-ING2/afficheur.vhd Line: 14
Info (10041): Inferred latch for "resultS[7]" at afficheur.vhd(14) File: C:/Users/VHDLING2/Desktop/VHDL-ING2/afficheur.vhd Line: 14
Info (12129): Elaborating entity "AffichageTemps" using architecture "A:structural" for hierarchy "AffichageTemps:fs3_Temps" File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 252
Warning (10631): VHDL Process Statement warning at AffichageTemps.vhd(15): inferring latch(es) for signal or variable "enable1", which holds its previous value in one or more paths through the process File: C:/Users/VHDLING2/Desktop/VHDL-ING2/AffichageTemps.vhd Line: 15
Warning (10631): VHDL Process Statement warning at AffichageTemps.vhd(15): inferring latch(es) for signal or variable "enable2", which holds its previous value in one or more paths through the process File: C:/Users/VHDLING2/Desktop/VHDL-ING2/AffichageTemps.vhd Line: 15
Info (10041): Inferred latch for "enable2" at AffichageTemps.vhd(15) File: C:/Users/VHDLING2/Desktop/VHDL-ING2/AffichageTemps.vhd Line: 15
Info (10041): Inferred latch for "enable1" at AffichageTemps.vhd(15) File: C:/Users/VHDLING2/Desktop/VHDL-ING2/AffichageTemps.vhd Line: 15
Info (12129): Elaborating entity "debounce" using architecture "A:structural" for hierarchy "debounce:fs3_debounce" File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 272
Warning (10492): VHDL Process Statement warning at Button.vhd(31): signal "count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/Button.vhd Line: 31
Warning (10492): VHDL Process Statement warning at Button.vhd(32): signal "delay" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/VHDLING2/Desktop/VHDL-ING2/Button.vhd Line: 32
Warning (14025): LATCH primitive "max_value:fs2_value|afficheur:fState2|resultS[6]" is permanently disabled File: C:/Users/VHDLING2/Desktop/VHDL-ING2/afficheur.vhd Line: 14
Info (278001): Inferred 8 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "EtatFeu:fs2|Mod0" File: C:/Users/VHDLING2/Desktop/VHDL-ING2/EtatFeu.vhd Line: 43
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "EtatFeu:fs2|Div0" File: C:/Users/VHDLING2/Desktop/VHDL-ING2/EtatFeu.vhd Line: 42
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult4" File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 725
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult5" File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 725
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult3" File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 707
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult1" File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 689
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult7" File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 753
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult14" File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 821
Info (12130): Elaborated megafunction instantiation "EtatFeu:fs2|lpm_divide:Mod0" File: C:/Users/VHDLING2/Desktop/VHDL-ING2/EtatFeu.vhd Line: 43
Info (12133): Instantiated megafunction "EtatFeu:fs2|lpm_divide:Mod0" with the following parameter: File: C:/Users/VHDLING2/Desktop/VHDL-ING2/EtatFeu.vhd Line: 43
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_25o.tdf
    Info (12023): Found entity 1: lpm_divide_25o File: C:/Users/VHDLING2/Desktop/VHDL-ING2/db/lpm_divide_25o.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info (12023): Found entity 1: abs_divider_4dg File: C:/Users/VHDLING2/Desktop/VHDL-ING2/db/abs_divider_4dg.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf
    Info (12023): Found entity 1: alt_u_div_ske File: C:/Users/VHDLING2/Desktop/VHDL-ING2/db/alt_u_div_ske.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: C:/Users/VHDLING2/Desktop/VHDL-ING2/db/add_sub_t3c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: C:/Users/VHDLING2/Desktop/VHDL-ING2/db/add_sub_u3c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf
    Info (12023): Found entity 1: lpm_abs_8b9 File: C:/Users/VHDLING2/Desktop/VHDL-ING2/db/lpm_abs_8b9.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "EtatFeu:fs2|lpm_divide:Div0" File: C:/Users/VHDLING2/Desktop/VHDL-ING2/EtatFeu.vhd Line: 42
Info (12133): Instantiated megafunction "EtatFeu:fs2|lpm_divide:Div0" with the following parameter: File: C:/Users/VHDLING2/Desktop/VHDL-ING2/EtatFeu.vhd Line: 42
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_fbo.tdf
    Info (12023): Found entity 1: lpm_divide_fbo File: C:/Users/VHDLING2/Desktop/VHDL-ING2/db/lpm_divide_fbo.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf
    Info (12023): Found entity 1: abs_divider_kbg File: C:/Users/VHDLING2/Desktop/VHDL-ING2/db/abs_divider_kbg.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_she.tdf
    Info (12023): Found entity 1: alt_u_div_she File: C:/Users/VHDLING2/Desktop/VHDL-ING2/db/alt_u_div_she.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_o99.tdf
    Info (12023): Found entity 1: lpm_abs_o99 File: C:/Users/VHDLING2/Desktop/VHDL-ING2/db/lpm_abs_o99.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult4" File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 725
Info (12133): Instantiated megafunction "lpm_mult:Mult4" with the following parameter: File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 725
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_fgs.tdf
    Info (12023): Found entity 1: mult_fgs File: C:/Users/VHDLING2/Desktop/VHDL-ING2/db/mult_fgs.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult5" File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 725
Info (12133): Instantiated megafunction "lpm_mult:Mult5" with the following parameter: File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 725
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "20"
    Info (12134): Parameter "LPM_WIDTHR" = "20"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_bgs.tdf
    Info (12023): Found entity 1: mult_bgs File: C:/Users/VHDLING2/Desktop/VHDL-ING2/db/mult_bgs.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult7" File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 753
Info (12133): Instantiated megafunction "lpm_mult:Mult7" with the following parameter: File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 753
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_WIDTHR" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult7|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult7" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult7|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult7" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult7" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7kg.tdf
    Info (12023): Found entity 1: add_sub_7kg File: C:/Users/VHDLING2/Desktop/VHDL-ING2/db/add_sub_7kg.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lpm_mult:Mult7" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult7" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_5vg.tdf
    Info (12023): Found entity 1: add_sub_5vg File: C:/Users/VHDLING2/Desktop/VHDL-ING2/db/add_sub_5vg.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult7|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult7" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (13014): Ignored 62 buffer(s)
    Info (13016): Ignored 62 CARRY_SUM buffer(s)
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "max_value:fs2_value|maxV[4]" merged with LATCH primitive "max_value:fs2_value|maxV[1]" File: C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd Line: 32
Warning (13012): Latch max_value:fs2_value|temp[2] has unsafe behavior File: C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal max_value:fs2_value|counter[31]~reg0 File: C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd Line: 23
Warning (13012): Latch max_value:fs2_value|temp[1] has unsafe behavior File: C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal debounce:fs3_debounce|count[0] File: C:/Users/VHDLING2/Desktop/VHDL-ING2/Button.vhd Line: 19
Warning (13012): Latch max_value:fs2_value|temp[3] has unsafe behavior File: C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal debounce:fs3_debounce|count[0] File: C:/Users/VHDLING2/Desktop/VHDL-ING2/Button.vhd Line: 19
Warning (13012): Latch max_value:fs2_value|maxV[0] has unsafe behavior File: C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal max_value:fs2_value|counter[31]~reg0 File: C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd Line: 23
Warning (13012): Latch max_value:fs2_value|maxV[1] has unsafe behavior File: C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal max_value:fs2_value|counter[31]~reg0 File: C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd Line: 23
Warning (13012): Latch max_value:fs2_value|maxV[3] has unsafe behavior File: C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal max_value:fs2_value|counter[31]~reg0 File: C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd Line: 23
Warning (13012): Latch max_value:fs2_value|maxV[5] has unsafe behavior File: C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal max_value:fs2_value|counter[31]~reg0 File: C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd Line: 23
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "segment[7]" is stuck at VCC File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13410): Pin "segment2[7]" is stuck at VCC File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13410): Pin "segment3[7]" is stuck at VCC File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13410): Pin "segment4[7]" is stuck at VCC File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13410): Pin "segment5[7]" is stuck at VCC File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13410): Pin "segment6[0]" is stuck at GND File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13410): Pin "segment6[1]" is stuck at GND File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13410): Pin "segment6[2]" is stuck at GND File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13410): Pin "segment6[3]" is stuck at GND File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13410): Pin "segment6[4]" is stuck at GND File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13410): Pin "segment6[5]" is stuck at GND File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13410): Pin "segment6[6]" is stuck at VCC File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13410): Pin "segment6[7]" is stuck at VCC File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13410): Pin "SER1" is stuck at GND File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 10
    Warning (13410): Pin "SCLK1" is stuck at GND File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 10
    Warning (13410): Pin "SRCLK1" is stuck at GND File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 10
    Warning (13410): Pin "SER2" is stuck at GND File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 10
    Warning (13410): Pin "SCLK2" is stuck at GND File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 10
    Warning (13410): Pin "SRCLK2" is stuck at GND File: C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd Line: 10
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4037 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 69 output pins
    Info (21061): Implemented 3956 logic cells
    Info (21062): Implemented 10 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 176 warnings
    Info: Peak virtual memory: 731 megabytes
    Info: Processing ended: Thu May 13 22:12:35 2021
    Info: Elapsed time: 00:01:14
    Info: Total CPU time (on all processors): 00:01:56


