INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mada/Documents/an4/smp/AGPtoPCI/core_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_logic
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Mada/Documents/an4/smp/AGPtoPCI/core_logic.v:146]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Mada/Documents/an4/smp/AGPtoPCI/core_logic.v:150]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mada/Documents/an4/smp/AGPtoPCI/graphic_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module graphic_controller
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Mada/Documents/an4/smp/AGPtoPCI/graphic_controller.v:108]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Mada/Documents/an4/smp/AGPtoPCI/graphic_controller.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mada/Documents/an4/smp/lab1-smp-final/lab1-smp-final.ip_user_files/bd/design_1/ip/design_1_core_logic_0_0/sim/design_1_core_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_core_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mada/Documents/an4/smp/lab1-smp-final/lab1-smp-final.ip_user_files/bd/design_1/ip/design_1_graphic_controller_0_0/sim/design_1_graphic_controller_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_graphic_controller_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mada/Documents/an4/smp/lab1-smp-final/lab1-smp-final.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mada/Documents/an4/smp/lab1-smp-final/lab1-smp-final.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mada/Documents/an4/smp/lab1-smp-final/lab1-smp-final.srcs/sim_1/new/simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
