#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Oct 13 18:45:09 2023
# Process ID: 3362825
# Current directory: /home/qgeroli5
# Command line: vivado
# Log file: /home/qgeroli5/vivado.log
# Journal file: /home/qgeroli5/vivado.jou
# Running On: avokado, OS: Linux, CPU Frequency: 2403.031 MHz, CPU Physical cores: 12, Host memory: 269945 MB
#-----------------------------------------------------------
start_gui
open_project /home/qgeroli5/LineFollowerSimple/LineFollowerSimple.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sim_1/new/BehaviorTest.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 /home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sim_1/new/BehaviorTest.v
file delete -force /home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sim_1/new/BehaviorTest.v
update_compile_order -fileset sim_1
set_property top robot_design_wrapper [get_filesets sim_1]
update_compile_order -fileset sim_1
close [ open /home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v w ]
add_files /home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v
update_compile_order -fileset sources_1
move_files -fileset sim_1 [get_files  /home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/new/RobotLogic_test.v]
generate_target Simulation [get_files /home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/bd/robot_design/robot_design.bd]
export_ip_user_files -of_objects [get_files /home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/bd/robot_design/robot_design.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/bd/robot_design/robot_design.bd] -directory /home/qgeroli5/LineFollowerSimple/LineFollowerSimple.ip_user_files/sim_scripts -ip_user_files_dir /home/qgeroli5/LineFollowerSimple/LineFollowerSimple.ip_user_files -ipstatic_source_dir /home/qgeroli5/LineFollowerSimple/LineFollowerSimple.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.cache/compile_simlib/modelsim} {questa=/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.cache/compile_simlib/questa} {xcelium=/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.cache/compile_simlib/xcelium} {vcs=/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.cache/compile_simlib/vcs} {riviera=/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config /home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sim_1/imports/LineFollower_FIVE/Robot_test_behav.wcfg
source robot_design_wrapper.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top RobotLogic_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
open_bd_design {/home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sources_1/bd/robot_design/robot_design.bd}
launch_simulation
launch_simulation
open_wave_config /home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sim_1/imports/LineFollower_FIVE/Robot_test_behav.wcfg
source RobotLogic_test.tcl
close_sim
launch_simulation
open_wave_config /home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sim_1/imports/LineFollower_FIVE/Robot_test_behav.wcfg
source RobotLogic_test.tcl
run 10 us
run 1 ms
close_sim
launch_simulation
launch_simulation
open_wave_config /home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sim_1/imports/LineFollower_FIVE/Robot_test_behav.wcfg
source RobotLogic_test.tcl
run 1 ms
close_sim
launch_simulation
open_wave_config /home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sim_1/imports/LineFollower_FIVE/Robot_test_behav.wcfg
source RobotLogic_test.tcl
run 1 ms
close_sim
launch_simulation
open_wave_config /home/qgeroli5/LineFollowerSimple/LineFollowerSimple.srcs/sim_1/imports/LineFollower_FIVE/Robot_test_behav.wcfg
source RobotLogic_test.tcl
run 1 ms
close_sim
create_bd_cell -type module -reference RobotLogic RobotLogic_0
set_property location {3.5 842 -7} [get_bd_cells RobotLogic_0]
connect_bd_net [get_bd_pins RobotLogic_0/clk] [get_bd_pins Clock_divider_0/clock_out]
connect_bd_net [get_bd_ports Sensors] [get_bd_pins RobotLogic_0/sensor]
connect_bd_net [get_bd_pins RobotLogic_0/rstn] [get_bd_pins rst_vip_0/rst_out]
connect_bd_net [get_bd_pins RobotLogic_0/pwmL] [get_bd_pins LPWM/duty]
connect_bd_net [get_bd_pins RobotLogic_0/pwmR] [get_bd_pins RPWM/duty]
save_bd_design
update_compile_order -fileset sources_1
archive_project /home/qgeroli5/LineFollowerSimple_mod.xpr.zip -force -exclude_run_results
