|DE1_D5M
CLOCK_24[0] => ~NO_FANOUT~
CLOCK_24[1] => ~NO_FANOUT~
CLOCK_27[0] => ~NO_FANOUT~
CLOCK_27[1] => ~NO_FANOUT~
CLOCK_50 => CLOCK_50.IN5
EXT_CLOCK => ~NO_FANOUT~
KEY[0] => KEY[0].IN1
KEY[1] => KEY[1].IN1
KEY[2] => _.IN1
KEY[3] => _.IN1
SW[0] => SW[0].IN2
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => LEDR[4].DATAIN
SW[5] => LEDR[5].DATAIN
SW[6] => LEDR[6].DATAIN
SW[7] => LEDR[7].DATAIN
SW[8] => SW[8].IN1
SW[9] => SW[9].IN1
HEX0[0] <= MIPS:u9.HEX1
HEX0[1] <= MIPS:u9.HEX1
HEX0[2] <= MIPS:u9.HEX1
HEX0[3] <= MIPS:u9.HEX1
HEX0[4] <= MIPS:u9.HEX1
HEX0[5] <= MIPS:u9.HEX1
HEX0[6] <= MIPS:u9.HEX1
HEX1[0] <= MIPS:u9.HEX2
HEX1[1] <= MIPS:u9.HEX2
HEX1[2] <= MIPS:u9.HEX2
HEX1[3] <= MIPS:u9.HEX2
HEX1[4] <= MIPS:u9.HEX2
HEX1[5] <= MIPS:u9.HEX2
HEX1[6] <= MIPS:u9.HEX2
HEX2[0] <= MIPS:u9.HEX3
HEX2[1] <= MIPS:u9.HEX3
HEX2[2] <= MIPS:u9.HEX3
HEX2[3] <= MIPS:u9.HEX3
HEX2[4] <= MIPS:u9.HEX3
HEX2[5] <= MIPS:u9.HEX3
HEX2[6] <= MIPS:u9.HEX3
HEX3[0] <= MIPS:u9.HEX4
HEX3[1] <= MIPS:u9.HEX4
HEX3[2] <= MIPS:u9.HEX4
HEX3[3] <= MIPS:u9.HEX4
HEX3[4] <= MIPS:u9.HEX4
HEX3[5] <= MIPS:u9.HEX4
HEX3[6] <= MIPS:u9.HEX4
LEDG[0] <= Y_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
LEDG[1] <= Y_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
LEDG[2] <= Y_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
LEDG[3] <= Y_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
LEDG[4] <= Y_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
LEDG[5] <= Y_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
LEDG[6] <= Y_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
LEDG[7] <= Y_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
LEDR[0] <= SW[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= SW[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= SW[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= SW[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= SW[4].DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= SW[5].DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= SW[6].DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= SW[7].DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= SW[8].DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= SW[9].DB_MAX_OUTPUT_PORT_TYPE
UART_TXD <= UART_RXD.DB_MAX_OUTPUT_PORT_TYPE
UART_RXD => UART_TXD.DATAIN
DRAM_DQ[0] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[1] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[2] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[3] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[4] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[5] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[6] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[7] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[8] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[9] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[10] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[11] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[12] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[13] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[14] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[15] <> Sdram_Control_4Port:u7.DQ
DRAM_ADDR[0] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[1] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[2] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[3] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[4] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[5] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[6] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[7] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[8] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[9] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[10] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[11] <= Sdram_Control_4Port:u7.SA
DRAM_LDQM <= Sdram_Control_4Port:u7.DQM
DRAM_UDQM <= Sdram_Control_4Port:u7.DQM
DRAM_WE_N <= Sdram_Control_4Port:u7.WE_N
DRAM_CAS_N <= Sdram_Control_4Port:u7.CAS_N
DRAM_RAS_N <= Sdram_Control_4Port:u7.RAS_N
DRAM_CS_N <= Sdram_Control_4Port:u7.CS_N
DRAM_BA_0 <= Sdram_Control_4Port:u7.BA
DRAM_BA_1 <= Sdram_Control_4Port:u7.BA
DRAM_CLK <= sdram_pll:u6.c1
DRAM_CKE <= Sdram_Control_4Port:u7.CKE
FL_DQ[0] <> <UNC>
FL_DQ[1] <> <UNC>
FL_DQ[2] <> <UNC>
FL_DQ[3] <> <UNC>
FL_DQ[4] <> <UNC>
FL_DQ[5] <> <UNC>
FL_DQ[6] <> <UNC>
FL_DQ[7] <> <UNC>
FL_ADDR[0] <= <GND>
FL_ADDR[1] <= <GND>
FL_ADDR[2] <= <GND>
FL_ADDR[3] <= <GND>
FL_ADDR[4] <= <GND>
FL_ADDR[5] <= <GND>
FL_ADDR[6] <= <GND>
FL_ADDR[7] <= <GND>
FL_ADDR[8] <= <GND>
FL_ADDR[9] <= <GND>
FL_ADDR[10] <= <GND>
FL_ADDR[11] <= <GND>
FL_ADDR[12] <= <GND>
FL_ADDR[13] <= <GND>
FL_ADDR[14] <= <GND>
FL_ADDR[15] <= <GND>
FL_ADDR[16] <= <GND>
FL_ADDR[17] <= <GND>
FL_ADDR[18] <= <GND>
FL_ADDR[19] <= <GND>
FL_ADDR[20] <= <GND>
FL_ADDR[21] <= <GND>
FL_WE_N <= <GND>
FL_RST_N <= <GND>
FL_OE_N <= <GND>
FL_CE_N <= <GND>
SRAM_DQ[0] <> <UNC>
SRAM_DQ[1] <> <UNC>
SRAM_DQ[2] <> <UNC>
SRAM_DQ[3] <> <UNC>
SRAM_DQ[4] <> <UNC>
SRAM_DQ[5] <> <UNC>
SRAM_DQ[6] <> <UNC>
SRAM_DQ[7] <> <UNC>
SRAM_DQ[8] <> <UNC>
SRAM_DQ[9] <> <UNC>
SRAM_DQ[10] <> <UNC>
SRAM_DQ[11] <> <UNC>
SRAM_DQ[12] <> <UNC>
SRAM_DQ[13] <> <UNC>
SRAM_DQ[14] <> <UNC>
SRAM_DQ[15] <> <UNC>
SRAM_ADDR[0] <= <GND>
SRAM_ADDR[1] <= <GND>
SRAM_ADDR[2] <= <GND>
SRAM_ADDR[3] <= <GND>
SRAM_ADDR[4] <= <GND>
SRAM_ADDR[5] <= <GND>
SRAM_ADDR[6] <= <GND>
SRAM_ADDR[7] <= <GND>
SRAM_ADDR[8] <= <GND>
SRAM_ADDR[9] <= <GND>
SRAM_ADDR[10] <= <GND>
SRAM_ADDR[11] <= <GND>
SRAM_ADDR[12] <= <GND>
SRAM_ADDR[13] <= <GND>
SRAM_ADDR[14] <= <GND>
SRAM_ADDR[15] <= <GND>
SRAM_ADDR[16] <= <GND>
SRAM_ADDR[17] <= <GND>
SRAM_UB_N <= <GND>
SRAM_LB_N <= <GND>
SRAM_WE_N <= <GND>
SRAM_CE_N <= <GND>
SRAM_OE_N <= <GND>
SD_DAT <> <UNC>
SD_DAT3 <> <UNC>
SD_CMD <> <UNC>
SD_CLK <= <GND>
TDI => ~NO_FANOUT~
TCK => ~NO_FANOUT~
TCS => ~NO_FANOUT~
TDO <= <GND>
I2C_SDAT <> <UNC>
I2C_SCLK <= <GND>
PS2_DAT => ~NO_FANOUT~
PS2_CLK => ~NO_FANOUT~
VGA_HS <= VGA_Controller:u1.oVGA_H_SYNC
VGA_VS <= VGA_Controller:u1.oVGA_V_SYNC
VGA_R[0] <= VGA_Controller:u1.oVGA_R
VGA_R[1] <= VGA_Controller:u1.oVGA_R
VGA_R[2] <= VGA_Controller:u1.oVGA_R
VGA_R[3] <= VGA_Controller:u1.oVGA_R
VGA_R[4] <= <GND>
VGA_R[5] <= <GND>
VGA_R[6] <= <GND>
VGA_R[7] <= <GND>
VGA_R[8] <= <GND>
VGA_R[9] <= <GND>
VGA_G[0] <= VGA_Controller:u1.oVGA_G
VGA_G[1] <= VGA_Controller:u1.oVGA_G
VGA_G[2] <= VGA_Controller:u1.oVGA_G
VGA_G[3] <= VGA_Controller:u1.oVGA_G
VGA_G[4] <= <GND>
VGA_G[5] <= <GND>
VGA_G[6] <= <GND>
VGA_G[7] <= <GND>
VGA_G[8] <= <GND>
VGA_G[9] <= <GND>
VGA_B[0] <= VGA_Controller:u1.oVGA_B
VGA_B[1] <= VGA_Controller:u1.oVGA_B
VGA_B[2] <= VGA_Controller:u1.oVGA_B
VGA_B[3] <= VGA_Controller:u1.oVGA_B
VGA_B[4] <= <GND>
VGA_B[5] <= <GND>
VGA_B[6] <= <GND>
VGA_B[7] <= <GND>
VGA_B[8] <= <GND>
VGA_B[9] <= <GND>
AUD_ADCLRCK <> <UNC>
AUD_ADCDAT => ~NO_FANOUT~
AUD_DACLRCK <> <UNC>
AUD_DACDAT <= <GND>
AUD_BCLK <> <UNC>
AUD_XCK <= <GND>
GPIO_0[0] <> <UNC>
GPIO_0[1] <> <UNC>
GPIO_0[2] <> <UNC>
GPIO_0[3] <> <UNC>
GPIO_0[4] <> <UNC>
GPIO_0[5] <> <UNC>
GPIO_0[6] <> <UNC>
GPIO_0[7] <> <UNC>
GPIO_0[8] <> <UNC>
GPIO_0[9] <> <UNC>
GPIO_0[10] <> <UNC>
GPIO_0[11] <> <UNC>
GPIO_0[12] <> <UNC>
GPIO_0[13] <> <UNC>
GPIO_0[14] <> <UNC>
GPIO_0[15] <> <UNC>
GPIO_0[16] <> <UNC>
GPIO_0[17] <> <UNC>
GPIO_0[18] <> <UNC>
GPIO_0[19] <> <UNC>
GPIO_0[20] <> <UNC>
GPIO_0[21] <> <UNC>
GPIO_0[22] <> <UNC>
GPIO_0[23] <> <UNC>
GPIO_0[24] <> <UNC>
GPIO_0[25] <> <UNC>
GPIO_0[26] <> <UNC>
GPIO_0[27] <> <UNC>
GPIO_0[28] <> <UNC>
GPIO_0[29] <> <UNC>
GPIO_0[30] <> <UNC>
GPIO_0[31] <> <UNC>
GPIO_0[32] <> <UNC>
GPIO_0[33] <> <UNC>
GPIO_0[34] <> <UNC>
GPIO_0[35] <> <UNC>
GPIO_1[2] <> <UNC>
GPIO_1[14] <> <UNC>
GPIO_1[15] <> <UNC>
GPIO_1[16] <> GPIO_1[16]
GPIO_1[17] <> GPIO_1[17]
GPIO_1[18] <> <UNC>
GPIO_1[19] <> <VCC>
GPIO_1[20] <> <UNC>
GPIO_1[23] <> I2C_CCD_Config:u8.I2C_SDAT
GPIO_1[24] <> I2C_CCD_Config:u8.I2C_SCLK
GPIO_1[25] <> <UNC>
GPIO_1[26] <> <UNC>
GPIO_1[27] <> <UNC>
GPIO_1[28] <> <UNC>
GPIO_1[29] <> <UNC>
GPIO_1[30] <> <UNC>
GPIO_1[31] <> <UNC>
GPIO_1[32] <> <UNC>
GPIO_1[33] <> <UNC>
GPIO_1[34] <> <UNC>
GPIO_1[35] <> <UNC>


|DE1_D5M|VGA_Controller:u1
iRed[0] => oVGA_R.DATAB
iRed[1] => oVGA_R.DATAB
iRed[2] => oVGA_R.DATAB
iRed[3] => oVGA_R.DATAB
iRed[4] => oVGA_R.DATAB
iRed[5] => oVGA_R.DATAB
iRed[6] => oVGA_R.DATAB
iRed[7] => oVGA_R.DATAB
iRed[8] => oVGA_R.DATAB
iRed[9] => oVGA_R.DATAB
iGreen[0] => oVGA_G.DATAB
iGreen[1] => oVGA_G.DATAB
iGreen[2] => oVGA_G.DATAB
iGreen[3] => oVGA_G.DATAB
iGreen[4] => oVGA_G.DATAB
iGreen[5] => oVGA_G.DATAB
iGreen[6] => oVGA_G.DATAB
iGreen[7] => oVGA_G.DATAB
iGreen[8] => oVGA_G.DATAB
iGreen[9] => oVGA_G.DATAB
iBlue[0] => oVGA_B.DATAB
iBlue[1] => oVGA_B.DATAB
iBlue[2] => oVGA_B.DATAB
iBlue[3] => oVGA_B.DATAB
iBlue[4] => oVGA_B.DATAB
iBlue[5] => oVGA_B.DATAB
iBlue[6] => oVGA_B.DATAB
iBlue[7] => oVGA_B.DATAB
iBlue[8] => oVGA_B.DATAB
iBlue[9] => oVGA_B.DATAB
oRequest <= oRequest~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[0] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[1] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[2] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[3] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[4] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[5] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[6] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[7] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[8] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[9] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[0] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[1] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[2] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[3] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[4] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[5] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[6] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[7] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[8] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[9] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[0] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[1] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[2] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[3] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[4] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[5] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[6] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[7] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[8] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[9] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_H_SYNC <= oVGA_H_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_V_SYNC <= oVGA_V_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_SYNC <= <GND>
oVGA_BLANK <= oVGA_BLANK.DB_MAX_OUTPUT_PORT_TYPE
oVGA_CLOCK <= iCLK.DB_MAX_OUTPUT_PORT_TYPE
iCLK => oVGA_V_SYNC~reg0.CLK
iCLK => V_Cont[0].CLK
iCLK => V_Cont[1].CLK
iCLK => V_Cont[2].CLK
iCLK => V_Cont[3].CLK
iCLK => V_Cont[4].CLK
iCLK => V_Cont[5].CLK
iCLK => V_Cont[6].CLK
iCLK => V_Cont[7].CLK
iCLK => V_Cont[8].CLK
iCLK => V_Cont[9].CLK
iCLK => V_Cont[10].CLK
iCLK => V_Cont[11].CLK
iCLK => oVGA_H_SYNC~reg0.CLK
iCLK => H_Cont[0].CLK
iCLK => H_Cont[1].CLK
iCLK => H_Cont[2].CLK
iCLK => H_Cont[3].CLK
iCLK => H_Cont[4].CLK
iCLK => H_Cont[5].CLK
iCLK => H_Cont[6].CLK
iCLK => H_Cont[7].CLK
iCLK => H_Cont[8].CLK
iCLK => H_Cont[9].CLK
iCLK => H_Cont[10].CLK
iCLK => H_Cont[11].CLK
iCLK => oRequest~reg0.CLK
iCLK => oVGA_CLOCK.DATAIN
iRST_N => oVGA_H_SYNC~reg0.ACLR
iRST_N => H_Cont[0].ACLR
iRST_N => H_Cont[1].ACLR
iRST_N => H_Cont[2].ACLR
iRST_N => H_Cont[3].ACLR
iRST_N => H_Cont[4].ACLR
iRST_N => H_Cont[5].ACLR
iRST_N => H_Cont[6].ACLR
iRST_N => H_Cont[7].ACLR
iRST_N => H_Cont[8].ACLR
iRST_N => H_Cont[9].ACLR
iRST_N => H_Cont[10].ACLR
iRST_N => H_Cont[11].ACLR
iRST_N => oRequest~reg0.ACLR
iRST_N => oVGA_V_SYNC~reg0.ACLR
iRST_N => V_Cont[0].ACLR
iRST_N => V_Cont[1].ACLR
iRST_N => V_Cont[2].ACLR
iRST_N => V_Cont[3].ACLR
iRST_N => V_Cont[4].ACLR
iRST_N => V_Cont[5].ACLR
iRST_N => V_Cont[6].ACLR
iRST_N => V_Cont[7].ACLR
iRST_N => V_Cont[8].ACLR
iRST_N => V_Cont[9].ACLR
iRST_N => V_Cont[10].ACLR
iRST_N => V_Cont[11].ACLR


|DE1_D5M|Reset_Delay:u2
iCLK => oRST_2~reg0.CLK
iCLK => oRST_1~reg0.CLK
iCLK => oRST_0~reg0.CLK
iCLK => Cont[0].CLK
iCLK => Cont[1].CLK
iCLK => Cont[2].CLK
iCLK => Cont[3].CLK
iCLK => Cont[4].CLK
iCLK => Cont[5].CLK
iCLK => Cont[6].CLK
iCLK => Cont[7].CLK
iCLK => Cont[8].CLK
iCLK => Cont[9].CLK
iCLK => Cont[10].CLK
iCLK => Cont[11].CLK
iCLK => Cont[12].CLK
iCLK => Cont[13].CLK
iCLK => Cont[14].CLK
iCLK => Cont[15].CLK
iCLK => Cont[16].CLK
iCLK => Cont[17].CLK
iCLK => Cont[18].CLK
iCLK => Cont[19].CLK
iCLK => Cont[20].CLK
iCLK => Cont[21].CLK
iCLK => Cont[22].CLK
iCLK => Cont[23].CLK
iCLK => Cont[24].CLK
iCLK => Cont[25].CLK
iCLK => Cont[26].CLK
iCLK => Cont[27].CLK
iCLK => Cont[28].CLK
iCLK => Cont[29].CLK
iCLK => Cont[30].CLK
iCLK => Cont[31].CLK
iRST => oRST_2~reg0.ACLR
iRST => oRST_1~reg0.ACLR
iRST => oRST_0~reg0.ACLR
iRST => Cont[0].ACLR
iRST => Cont[1].ACLR
iRST => Cont[2].ACLR
iRST => Cont[3].ACLR
iRST => Cont[4].ACLR
iRST => Cont[5].ACLR
iRST => Cont[6].ACLR
iRST => Cont[7].ACLR
iRST => Cont[8].ACLR
iRST => Cont[9].ACLR
iRST => Cont[10].ACLR
iRST => Cont[11].ACLR
iRST => Cont[12].ACLR
iRST => Cont[13].ACLR
iRST => Cont[14].ACLR
iRST => Cont[15].ACLR
iRST => Cont[16].ACLR
iRST => Cont[17].ACLR
iRST => Cont[18].ACLR
iRST => Cont[19].ACLR
iRST => Cont[20].ACLR
iRST => Cont[21].ACLR
iRST => Cont[22].ACLR
iRST => Cont[23].ACLR
iRST => Cont[24].ACLR
iRST => Cont[25].ACLR
iRST => Cont[26].ACLR
iRST => Cont[27].ACLR
iRST => Cont[28].ACLR
iRST => Cont[29].ACLR
iRST => Cont[30].ACLR
iRST => Cont[31].ACLR
oRST_0 <= oRST_0~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRST_1 <= oRST_1~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRST_2 <= oRST_2~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|CCD_Capture:u3
oDATA[0] <= mCCD_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
oDATA[1] <= mCCD_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
oDATA[2] <= mCCD_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
oDATA[3] <= mCCD_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
oDATA[4] <= mCCD_DATA[4].DB_MAX_OUTPUT_PORT_TYPE
oDATA[5] <= mCCD_DATA[5].DB_MAX_OUTPUT_PORT_TYPE
oDATA[6] <= mCCD_DATA[6].DB_MAX_OUTPUT_PORT_TYPE
oDATA[7] <= mCCD_DATA[7].DB_MAX_OUTPUT_PORT_TYPE
oDATA[8] <= mCCD_DATA[8].DB_MAX_OUTPUT_PORT_TYPE
oDATA[9] <= mCCD_DATA[9].DB_MAX_OUTPUT_PORT_TYPE
oDATA[10] <= mCCD_DATA[10].DB_MAX_OUTPUT_PORT_TYPE
oDATA[11] <= mCCD_DATA[11].DB_MAX_OUTPUT_PORT_TYPE
oDVAL <= oDVAL.DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[0] <= X_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[1] <= X_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[2] <= X_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[3] <= X_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[4] <= X_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[5] <= X_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[6] <= X_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[7] <= X_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[8] <= X_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[9] <= X_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[10] <= X_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[11] <= X_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[12] <= X_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[13] <= X_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[14] <= X_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[15] <= X_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[0] <= Y_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[1] <= Y_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[2] <= Y_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[3] <= Y_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[4] <= Y_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[5] <= Y_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[6] <= Y_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[7] <= Y_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[8] <= Y_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[9] <= Y_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[10] <= Y_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[11] <= Y_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[12] <= Y_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[13] <= Y_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[14] <= Y_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[15] <= Y_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[0] <= Frame_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[1] <= Frame_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[2] <= Frame_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[3] <= Frame_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[4] <= Frame_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[5] <= Frame_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[6] <= Frame_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[7] <= Frame_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[8] <= Frame_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[9] <= Frame_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[10] <= Frame_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[11] <= Frame_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[12] <= Frame_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[13] <= Frame_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[14] <= Frame_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[15] <= Frame_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[16] <= Frame_Cont[16].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[17] <= Frame_Cont[17].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[18] <= Frame_Cont[18].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[19] <= Frame_Cont[19].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[20] <= Frame_Cont[20].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[21] <= Frame_Cont[21].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[22] <= Frame_Cont[22].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[23] <= Frame_Cont[23].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[24] <= Frame_Cont[24].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[25] <= Frame_Cont[25].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[26] <= Frame_Cont[26].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[27] <= Frame_Cont[27].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[28] <= Frame_Cont[28].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[29] <= Frame_Cont[29].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[30] <= Frame_Cont[30].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[31] <= Frame_Cont[31].DB_MAX_OUTPUT_PORT_TYPE
iDATA[0] => mCCD_DATA.DATAB
iDATA[1] => mCCD_DATA.DATAB
iDATA[2] => mCCD_DATA.DATAB
iDATA[3] => mCCD_DATA.DATAB
iDATA[4] => mCCD_DATA.DATAB
iDATA[5] => mCCD_DATA.DATAB
iDATA[6] => mCCD_DATA.DATAB
iDATA[7] => mCCD_DATA.DATAB
iDATA[8] => mCCD_DATA.DATAB
iDATA[9] => mCCD_DATA.DATAB
iDATA[10] => mCCD_DATA.DATAB
iDATA[11] => mCCD_DATA.DATAB
iFVAL => Pre_FVAL.DATAIN
iFVAL => Equal0.IN1
iFVAL => Equal1.IN0
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_LVAL.DATAIN
iSTART => mSTART.OUTPUTSELECT
iEND => mSTART.OUTPUTSELECT
iCLK => mCCD_DATA[0].CLK
iCLK => mCCD_DATA[1].CLK
iCLK => mCCD_DATA[2].CLK
iCLK => mCCD_DATA[3].CLK
iCLK => mCCD_DATA[4].CLK
iCLK => mCCD_DATA[5].CLK
iCLK => mCCD_DATA[6].CLK
iCLK => mCCD_DATA[7].CLK
iCLK => mCCD_DATA[8].CLK
iCLK => mCCD_DATA[9].CLK
iCLK => mCCD_DATA[10].CLK
iCLK => mCCD_DATA[11].CLK
iCLK => Frame_Cont[0].CLK
iCLK => Frame_Cont[1].CLK
iCLK => Frame_Cont[2].CLK
iCLK => Frame_Cont[3].CLK
iCLK => Frame_Cont[4].CLK
iCLK => Frame_Cont[5].CLK
iCLK => Frame_Cont[6].CLK
iCLK => Frame_Cont[7].CLK
iCLK => Frame_Cont[8].CLK
iCLK => Frame_Cont[9].CLK
iCLK => Frame_Cont[10].CLK
iCLK => Frame_Cont[11].CLK
iCLK => Frame_Cont[12].CLK
iCLK => Frame_Cont[13].CLK
iCLK => Frame_Cont[14].CLK
iCLK => Frame_Cont[15].CLK
iCLK => Frame_Cont[16].CLK
iCLK => Frame_Cont[17].CLK
iCLK => Frame_Cont[18].CLK
iCLK => Frame_Cont[19].CLK
iCLK => Frame_Cont[20].CLK
iCLK => Frame_Cont[21].CLK
iCLK => Frame_Cont[22].CLK
iCLK => Frame_Cont[23].CLK
iCLK => Frame_Cont[24].CLK
iCLK => Frame_Cont[25].CLK
iCLK => Frame_Cont[26].CLK
iCLK => Frame_Cont[27].CLK
iCLK => Frame_Cont[28].CLK
iCLK => Frame_Cont[29].CLK
iCLK => Frame_Cont[30].CLK
iCLK => Frame_Cont[31].CLK
iCLK => Y_Cont[0].CLK
iCLK => Y_Cont[1].CLK
iCLK => Y_Cont[2].CLK
iCLK => Y_Cont[3].CLK
iCLK => Y_Cont[4].CLK
iCLK => Y_Cont[5].CLK
iCLK => Y_Cont[6].CLK
iCLK => Y_Cont[7].CLK
iCLK => Y_Cont[8].CLK
iCLK => Y_Cont[9].CLK
iCLK => Y_Cont[10].CLK
iCLK => Y_Cont[11].CLK
iCLK => Y_Cont[12].CLK
iCLK => Y_Cont[13].CLK
iCLK => Y_Cont[14].CLK
iCLK => Y_Cont[15].CLK
iCLK => X_Cont[0].CLK
iCLK => X_Cont[1].CLK
iCLK => X_Cont[2].CLK
iCLK => X_Cont[3].CLK
iCLK => X_Cont[4].CLK
iCLK => X_Cont[5].CLK
iCLK => X_Cont[6].CLK
iCLK => X_Cont[7].CLK
iCLK => X_Cont[8].CLK
iCLK => X_Cont[9].CLK
iCLK => X_Cont[10].CLK
iCLK => X_Cont[11].CLK
iCLK => X_Cont[12].CLK
iCLK => X_Cont[13].CLK
iCLK => X_Cont[14].CLK
iCLK => X_Cont[15].CLK
iCLK => mCCD_LVAL.CLK
iCLK => mCCD_FVAL.CLK
iCLK => Pre_FVAL.CLK
iCLK => mSTART.CLK
iRST => Y_Cont[0].ACLR
iRST => Y_Cont[1].ACLR
iRST => Y_Cont[2].ACLR
iRST => Y_Cont[3].ACLR
iRST => Y_Cont[4].ACLR
iRST => Y_Cont[5].ACLR
iRST => Y_Cont[6].ACLR
iRST => Y_Cont[7].ACLR
iRST => Y_Cont[8].ACLR
iRST => Y_Cont[9].ACLR
iRST => Y_Cont[10].ACLR
iRST => Y_Cont[11].ACLR
iRST => Y_Cont[12].ACLR
iRST => Y_Cont[13].ACLR
iRST => Y_Cont[14].ACLR
iRST => Y_Cont[15].ACLR
iRST => X_Cont[0].ACLR
iRST => X_Cont[1].ACLR
iRST => X_Cont[2].ACLR
iRST => X_Cont[3].ACLR
iRST => X_Cont[4].ACLR
iRST => X_Cont[5].ACLR
iRST => X_Cont[6].ACLR
iRST => X_Cont[7].ACLR
iRST => X_Cont[8].ACLR
iRST => X_Cont[9].ACLR
iRST => X_Cont[10].ACLR
iRST => X_Cont[11].ACLR
iRST => X_Cont[12].ACLR
iRST => X_Cont[13].ACLR
iRST => X_Cont[14].ACLR
iRST => X_Cont[15].ACLR
iRST => mCCD_LVAL.ACLR
iRST => mCCD_FVAL.ACLR
iRST => Pre_FVAL.ACLR
iRST => mCCD_DATA[0].ACLR
iRST => mCCD_DATA[1].ACLR
iRST => mCCD_DATA[2].ACLR
iRST => mCCD_DATA[3].ACLR
iRST => mCCD_DATA[4].ACLR
iRST => mCCD_DATA[5].ACLR
iRST => mCCD_DATA[6].ACLR
iRST => mCCD_DATA[7].ACLR
iRST => mCCD_DATA[8].ACLR
iRST => mCCD_DATA[9].ACLR
iRST => mCCD_DATA[10].ACLR
iRST => mCCD_DATA[11].ACLR
iRST => Frame_Cont[0].ACLR
iRST => Frame_Cont[1].ACLR
iRST => Frame_Cont[2].ACLR
iRST => Frame_Cont[3].ACLR
iRST => Frame_Cont[4].ACLR
iRST => Frame_Cont[5].ACLR
iRST => Frame_Cont[6].ACLR
iRST => Frame_Cont[7].ACLR
iRST => Frame_Cont[8].ACLR
iRST => Frame_Cont[9].ACLR
iRST => Frame_Cont[10].ACLR
iRST => Frame_Cont[11].ACLR
iRST => Frame_Cont[12].ACLR
iRST => Frame_Cont[13].ACLR
iRST => Frame_Cont[14].ACLR
iRST => Frame_Cont[15].ACLR
iRST => Frame_Cont[16].ACLR
iRST => Frame_Cont[17].ACLR
iRST => Frame_Cont[18].ACLR
iRST => Frame_Cont[19].ACLR
iRST => Frame_Cont[20].ACLR
iRST => Frame_Cont[21].ACLR
iRST => Frame_Cont[22].ACLR
iRST => Frame_Cont[23].ACLR
iRST => Frame_Cont[24].ACLR
iRST => Frame_Cont[25].ACLR
iRST => Frame_Cont[26].ACLR
iRST => Frame_Cont[27].ACLR
iRST => Frame_Cont[28].ACLR
iRST => Frame_Cont[29].ACLR
iRST => Frame_Cont[30].ACLR
iRST => Frame_Cont[31].ACLR
iRST => mSTART.ACLR


|DE1_D5M|RAW2RGB:u4
oRed[0] <= oRed[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[1] <= oRed[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[2] <= oRed[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[3] <= oRed[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[4] <= oRed[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[5] <= oRed[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[6] <= oRed[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[7] <= oRed[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[8] <= oRed[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[9] <= oRed[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[10] <= oRed[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[11] <= oRed[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[0] <= oGreen[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[1] <= oGreen[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[2] <= oGreen[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[3] <= oGreen[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[4] <= oGreen[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[5] <= oGreen[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[6] <= oGreen[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[7] <= oGreen[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[8] <= oGreen[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[9] <= oGreen[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[10] <= oGreen[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[11] <= oGreen[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[0] <= oBlue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[1] <= oBlue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[2] <= oBlue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[3] <= oBlue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[4] <= oBlue[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[5] <= oBlue[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[6] <= oBlue[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[7] <= oBlue[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[8] <= oBlue[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[9] <= oBlue[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[10] <= oBlue[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[11] <= oBlue[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDVAL <= mDVAL.DB_MAX_OUTPUT_PORT_TYPE
iX_Cont[0] => LessThan20.IN22
iX_Cont[0] => LessThan21.IN22
iX_Cont[0] => LessThan23.IN22
iX_Cont[0] => LessThan24.IN22
iX_Cont[0] => LessThan26.IN22
iX_Cont[0] => LessThan27.IN22
iX_Cont[0] => LessThan29.IN22
iX_Cont[0] => LessThan30.IN22
iX_Cont[0] => LessThan32.IN22
iX_Cont[0] => LessThan33.IN22
iX_Cont[0] => LessThan35.IN22
iX_Cont[0] => LessThan36.IN22
iX_Cont[0] => LessThan38.IN22
iX_Cont[0] => LessThan39.IN22
iX_Cont[0] => LessThan41.IN22
iX_Cont[0] => LessThan42.IN22
iX_Cont[0] => LessThan44.IN22
iX_Cont[0] => LessThan45.IN22
iX_Cont[0] => LessThan47.IN22
iX_Cont[0] => LessThan48.IN22
iX_Cont[0] => process_2.IN0
iX_Cont[0] => MAGIC:u1.iX_Cont[0]
iX_Cont[0] => Equal2.IN2
iX_Cont[0] => Equal3.IN2
iX_Cont[0] => Equal4.IN2
iX_Cont[0] => Equal5.IN2
iX_Cont[0] => Equal0.IN10
iX_Cont[1] => LessThan20.IN21
iX_Cont[1] => LessThan21.IN21
iX_Cont[1] => LessThan23.IN21
iX_Cont[1] => LessThan24.IN21
iX_Cont[1] => LessThan26.IN21
iX_Cont[1] => LessThan27.IN21
iX_Cont[1] => LessThan29.IN21
iX_Cont[1] => LessThan30.IN21
iX_Cont[1] => LessThan32.IN21
iX_Cont[1] => LessThan33.IN21
iX_Cont[1] => LessThan35.IN21
iX_Cont[1] => LessThan36.IN21
iX_Cont[1] => LessThan38.IN21
iX_Cont[1] => LessThan39.IN21
iX_Cont[1] => LessThan41.IN21
iX_Cont[1] => LessThan42.IN21
iX_Cont[1] => LessThan44.IN21
iX_Cont[1] => LessThan45.IN21
iX_Cont[1] => LessThan47.IN21
iX_Cont[1] => LessThan48.IN21
iX_Cont[1] => MAGIC:u1.iX_Cont[1]
iX_Cont[1] => Equal0.IN9
iX_Cont[2] => LessThan20.IN20
iX_Cont[2] => LessThan21.IN20
iX_Cont[2] => LessThan23.IN20
iX_Cont[2] => LessThan24.IN20
iX_Cont[2] => LessThan26.IN20
iX_Cont[2] => LessThan27.IN20
iX_Cont[2] => LessThan29.IN20
iX_Cont[2] => LessThan30.IN20
iX_Cont[2] => LessThan32.IN20
iX_Cont[2] => LessThan33.IN20
iX_Cont[2] => LessThan35.IN20
iX_Cont[2] => LessThan36.IN20
iX_Cont[2] => LessThan38.IN20
iX_Cont[2] => LessThan39.IN20
iX_Cont[2] => LessThan41.IN20
iX_Cont[2] => LessThan42.IN20
iX_Cont[2] => LessThan44.IN20
iX_Cont[2] => LessThan45.IN20
iX_Cont[2] => LessThan47.IN20
iX_Cont[2] => LessThan48.IN20
iX_Cont[2] => MAGIC:u1.iX_Cont[2]
iX_Cont[2] => Equal0.IN8
iX_Cont[3] => LessThan20.IN19
iX_Cont[3] => LessThan21.IN19
iX_Cont[3] => LessThan23.IN19
iX_Cont[3] => LessThan24.IN19
iX_Cont[3] => LessThan26.IN19
iX_Cont[3] => LessThan27.IN19
iX_Cont[3] => LessThan29.IN19
iX_Cont[3] => LessThan30.IN19
iX_Cont[3] => LessThan32.IN19
iX_Cont[3] => LessThan33.IN19
iX_Cont[3] => LessThan35.IN19
iX_Cont[3] => LessThan36.IN19
iX_Cont[3] => LessThan38.IN19
iX_Cont[3] => LessThan39.IN19
iX_Cont[3] => LessThan41.IN19
iX_Cont[3] => LessThan42.IN19
iX_Cont[3] => LessThan44.IN19
iX_Cont[3] => LessThan45.IN19
iX_Cont[3] => LessThan47.IN19
iX_Cont[3] => LessThan48.IN19
iX_Cont[3] => MAGIC:u1.iX_Cont[3]
iX_Cont[3] => Equal0.IN7
iX_Cont[4] => LessThan20.IN18
iX_Cont[4] => LessThan21.IN18
iX_Cont[4] => LessThan23.IN18
iX_Cont[4] => LessThan24.IN18
iX_Cont[4] => LessThan26.IN18
iX_Cont[4] => LessThan27.IN18
iX_Cont[4] => LessThan29.IN18
iX_Cont[4] => LessThan30.IN18
iX_Cont[4] => LessThan32.IN18
iX_Cont[4] => LessThan33.IN18
iX_Cont[4] => LessThan35.IN18
iX_Cont[4] => LessThan36.IN18
iX_Cont[4] => LessThan38.IN18
iX_Cont[4] => LessThan39.IN18
iX_Cont[4] => LessThan41.IN18
iX_Cont[4] => LessThan42.IN18
iX_Cont[4] => LessThan44.IN18
iX_Cont[4] => LessThan45.IN18
iX_Cont[4] => LessThan47.IN18
iX_Cont[4] => LessThan48.IN18
iX_Cont[4] => MAGIC:u1.iX_Cont[4]
iX_Cont[4] => Equal0.IN6
iX_Cont[5] => LessThan20.IN17
iX_Cont[5] => LessThan21.IN17
iX_Cont[5] => LessThan23.IN17
iX_Cont[5] => LessThan24.IN17
iX_Cont[5] => LessThan26.IN17
iX_Cont[5] => LessThan27.IN17
iX_Cont[5] => LessThan29.IN17
iX_Cont[5] => LessThan30.IN17
iX_Cont[5] => LessThan32.IN17
iX_Cont[5] => LessThan33.IN17
iX_Cont[5] => LessThan35.IN17
iX_Cont[5] => LessThan36.IN17
iX_Cont[5] => LessThan38.IN17
iX_Cont[5] => LessThan39.IN17
iX_Cont[5] => LessThan41.IN17
iX_Cont[5] => LessThan42.IN17
iX_Cont[5] => LessThan44.IN17
iX_Cont[5] => LessThan45.IN17
iX_Cont[5] => LessThan47.IN17
iX_Cont[5] => LessThan48.IN17
iX_Cont[5] => MAGIC:u1.iX_Cont[5]
iX_Cont[5] => Equal0.IN5
iX_Cont[6] => LessThan20.IN16
iX_Cont[6] => LessThan21.IN16
iX_Cont[6] => LessThan23.IN16
iX_Cont[6] => LessThan24.IN16
iX_Cont[6] => LessThan26.IN16
iX_Cont[6] => LessThan27.IN16
iX_Cont[6] => LessThan29.IN16
iX_Cont[6] => LessThan30.IN16
iX_Cont[6] => LessThan32.IN16
iX_Cont[6] => LessThan33.IN16
iX_Cont[6] => LessThan35.IN16
iX_Cont[6] => LessThan36.IN16
iX_Cont[6] => LessThan38.IN16
iX_Cont[6] => LessThan39.IN16
iX_Cont[6] => LessThan41.IN16
iX_Cont[6] => LessThan42.IN16
iX_Cont[6] => LessThan44.IN16
iX_Cont[6] => LessThan45.IN16
iX_Cont[6] => LessThan47.IN16
iX_Cont[6] => LessThan48.IN16
iX_Cont[6] => MAGIC:u1.iX_Cont[6]
iX_Cont[6] => Equal0.IN4
iX_Cont[7] => LessThan20.IN15
iX_Cont[7] => LessThan21.IN15
iX_Cont[7] => LessThan23.IN15
iX_Cont[7] => LessThan24.IN15
iX_Cont[7] => LessThan26.IN15
iX_Cont[7] => LessThan27.IN15
iX_Cont[7] => LessThan29.IN15
iX_Cont[7] => LessThan30.IN15
iX_Cont[7] => LessThan32.IN15
iX_Cont[7] => LessThan33.IN15
iX_Cont[7] => LessThan35.IN15
iX_Cont[7] => LessThan36.IN15
iX_Cont[7] => LessThan38.IN15
iX_Cont[7] => LessThan39.IN15
iX_Cont[7] => LessThan41.IN15
iX_Cont[7] => LessThan42.IN15
iX_Cont[7] => LessThan44.IN15
iX_Cont[7] => LessThan45.IN15
iX_Cont[7] => LessThan47.IN15
iX_Cont[7] => LessThan48.IN15
iX_Cont[7] => MAGIC:u1.iX_Cont[7]
iX_Cont[7] => Equal0.IN3
iX_Cont[8] => LessThan20.IN14
iX_Cont[8] => LessThan21.IN14
iX_Cont[8] => LessThan23.IN14
iX_Cont[8] => LessThan24.IN14
iX_Cont[8] => LessThan26.IN14
iX_Cont[8] => LessThan27.IN14
iX_Cont[8] => LessThan29.IN14
iX_Cont[8] => LessThan30.IN14
iX_Cont[8] => LessThan32.IN14
iX_Cont[8] => LessThan33.IN14
iX_Cont[8] => LessThan35.IN14
iX_Cont[8] => LessThan36.IN14
iX_Cont[8] => LessThan38.IN14
iX_Cont[8] => LessThan39.IN14
iX_Cont[8] => LessThan41.IN14
iX_Cont[8] => LessThan42.IN14
iX_Cont[8] => LessThan44.IN14
iX_Cont[8] => LessThan45.IN14
iX_Cont[8] => LessThan47.IN14
iX_Cont[8] => LessThan48.IN14
iX_Cont[8] => MAGIC:u1.iX_Cont[8]
iX_Cont[8] => Equal0.IN2
iX_Cont[9] => LessThan20.IN13
iX_Cont[9] => LessThan21.IN13
iX_Cont[9] => LessThan23.IN13
iX_Cont[9] => LessThan24.IN13
iX_Cont[9] => LessThan26.IN13
iX_Cont[9] => LessThan27.IN13
iX_Cont[9] => LessThan29.IN13
iX_Cont[9] => LessThan30.IN13
iX_Cont[9] => LessThan32.IN13
iX_Cont[9] => LessThan33.IN13
iX_Cont[9] => LessThan35.IN13
iX_Cont[9] => LessThan36.IN13
iX_Cont[9] => LessThan38.IN13
iX_Cont[9] => LessThan39.IN13
iX_Cont[9] => LessThan41.IN13
iX_Cont[9] => LessThan42.IN13
iX_Cont[9] => LessThan44.IN13
iX_Cont[9] => LessThan45.IN13
iX_Cont[9] => LessThan47.IN13
iX_Cont[9] => LessThan48.IN13
iX_Cont[9] => MAGIC:u1.iX_Cont[9]
iX_Cont[9] => Equal0.IN1
iX_Cont[10] => LessThan20.IN12
iX_Cont[10] => LessThan21.IN12
iX_Cont[10] => LessThan23.IN12
iX_Cont[10] => LessThan24.IN12
iX_Cont[10] => LessThan26.IN12
iX_Cont[10] => LessThan27.IN12
iX_Cont[10] => LessThan29.IN12
iX_Cont[10] => LessThan30.IN12
iX_Cont[10] => LessThan32.IN12
iX_Cont[10] => LessThan33.IN12
iX_Cont[10] => LessThan35.IN12
iX_Cont[10] => LessThan36.IN12
iX_Cont[10] => LessThan38.IN12
iX_Cont[10] => LessThan39.IN12
iX_Cont[10] => LessThan41.IN12
iX_Cont[10] => LessThan42.IN12
iX_Cont[10] => LessThan44.IN12
iX_Cont[10] => LessThan45.IN12
iX_Cont[10] => LessThan47.IN12
iX_Cont[10] => LessThan48.IN12
iX_Cont[10] => MAGIC:u1.iX_Cont[10]
iX_Cont[10] => Equal0.IN0
iY_Cont[0] => Equal2.IN3
iY_Cont[0] => Equal3.IN3
iY_Cont[0] => Equal4.IN3
iY_Cont[0] => Equal5.IN3
iY_Cont[0] => process_2.IN1
iY_Cont[0] => MAGIC:u1.iY_Cont[0]
iY_Cont[0] => Equal1.IN10
iY_Cont[0] => Add12.IN6
iY_Cont[1] => MAGIC:u1.iY_Cont[1]
iY_Cont[1] => Equal1.IN9
iY_Cont[1] => Add12.IN5
iY_Cont[2] => MAGIC:u1.iY_Cont[2]
iY_Cont[2] => Equal1.IN8
iY_Cont[2] => Add12.IN4
iY_Cont[3] => MAGIC:u1.iY_Cont[3]
iY_Cont[3] => Equal1.IN7
iY_Cont[3] => Add12.IN3
iY_Cont[4] => MAGIC:u1.iY_Cont[4]
iY_Cont[4] => Equal1.IN6
iY_Cont[4] => Add12.IN2
iY_Cont[5] => MAGIC:u1.iY_Cont[5]
iY_Cont[5] => Equal1.IN5
iY_Cont[5] => Add12.IN1
iY_Cont[6] => MAGIC:u1.iY_Cont[6]
iY_Cont[6] => Equal1.IN4
iY_Cont[6] => Add12.IN11
iY_Cont[7] => MAGIC:u1.iY_Cont[7]
iY_Cont[7] => Equal1.IN3
iY_Cont[7] => Add12.IN10
iY_Cont[8] => MAGIC:u1.iY_Cont[8]
iY_Cont[8] => Equal1.IN2
iY_Cont[8] => Add12.IN9
iY_Cont[9] => MAGIC:u1.iY_Cont[9]
iY_Cont[9] => Equal1.IN1
iY_Cont[9] => Add12.IN8
iY_Cont[10] => MAGIC:u1.iY_Cont[10]
iY_Cont[10] => Equal1.IN0
iY_Cont[10] => Add12.IN0
iDATA[0] => Line_Buffer:u0.shiftin[0]
iDATA[1] => Line_Buffer:u0.shiftin[1]
iDATA[2] => Line_Buffer:u0.shiftin[2]
iDATA[3] => Line_Buffer:u0.shiftin[3]
iDATA[4] => Line_Buffer:u0.shiftin[4]
iDATA[5] => Line_Buffer:u0.shiftin[5]
iDATA[6] => Line_Buffer:u0.shiftin[6]
iDATA[7] => Line_Buffer:u0.shiftin[7]
iDATA[8] => Line_Buffer:u0.shiftin[8]
iDATA[9] => Line_Buffer:u0.shiftin[9]
iDATA[10] => Line_Buffer:u0.shiftin[10]
iDATA[11] => Line_Buffer:u0.shiftin[11]
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => Histo_Out.OUTPUTSELECT
iDVAL => mDVAL.DATAA
iDVAL => Line_Buffer:u0.clken
iDVAL => MAGIC:u1.iDVAL
iCLK => Line_Buffer:u0.clock
iCLK => oBlue[0]~reg0.CLK
iCLK => oBlue[1]~reg0.CLK
iCLK => oBlue[2]~reg0.CLK
iCLK => oBlue[3]~reg0.CLK
iCLK => oBlue[4]~reg0.CLK
iCLK => oBlue[5]~reg0.CLK
iCLK => oBlue[6]~reg0.CLK
iCLK => oBlue[7]~reg0.CLK
iCLK => oBlue[8]~reg0.CLK
iCLK => oBlue[9]~reg0.CLK
iCLK => oBlue[10]~reg0.CLK
iCLK => oBlue[11]~reg0.CLK
iCLK => oGreen[0]~reg0.CLK
iCLK => oGreen[1]~reg0.CLK
iCLK => oGreen[2]~reg0.CLK
iCLK => oGreen[3]~reg0.CLK
iCLK => oGreen[4]~reg0.CLK
iCLK => oGreen[5]~reg0.CLK
iCLK => oGreen[6]~reg0.CLK
iCLK => oGreen[7]~reg0.CLK
iCLK => oGreen[8]~reg0.CLK
iCLK => oGreen[9]~reg0.CLK
iCLK => oGreen[10]~reg0.CLK
iCLK => oGreen[11]~reg0.CLK
iCLK => oRed[0]~reg0.CLK
iCLK => oRed[1]~reg0.CLK
iCLK => oRed[2]~reg0.CLK
iCLK => oRed[3]~reg0.CLK
iCLK => oRed[4]~reg0.CLK
iCLK => oRed[5]~reg0.CLK
iCLK => oRed[6]~reg0.CLK
iCLK => oRed[7]~reg0.CLK
iCLK => oRed[8]~reg0.CLK
iCLK => oRed[9]~reg0.CLK
iCLK => oRed[10]~reg0.CLK
iCLK => oRed[11]~reg0.CLK
iCLK => Histo_Out[9][0].CLK
iCLK => Histo_Out[9][1].CLK
iCLK => Histo_Out[9][2].CLK
iCLK => Histo_Out[9][3].CLK
iCLK => Histo_Out[9][4].CLK
iCLK => Histo_Out[9][5].CLK
iCLK => Histo_Out[9][6].CLK
iCLK => Histo_Out[9][7].CLK
iCLK => Histo_Out[9][8].CLK
iCLK => Histo_Out[9][9].CLK
iCLK => Histo_Out[9][10].CLK
iCLK => Histo_Out[9][11].CLK
iCLK => Histo_Out[9][12].CLK
iCLK => Histo_Out[9][13].CLK
iCLK => Histo_Out[9][14].CLK
iCLK => Histo_Out[9][15].CLK
iCLK => Histo_Out[9][16].CLK
iCLK => Histo_Out[9][17].CLK
iCLK => Histo_Out[9][18].CLK
iCLK => Histo_Out[9][19].CLK
iCLK => Histo_Out[9][20].CLK
iCLK => Histo_Out[9][21].CLK
iCLK => Histo_Out[9][22].CLK
iCLK => Histo_Out[9][23].CLK
iCLK => Histo_Out[9][24].CLK
iCLK => Histo_Out[9][25].CLK
iCLK => Histo_Out[9][26].CLK
iCLK => Histo_Out[9][27].CLK
iCLK => Histo_Out[9][28].CLK
iCLK => Histo_Out[9][29].CLK
iCLK => Histo_Out[9][30].CLK
iCLK => Histo_Out[9][31].CLK
iCLK => Histo_Out[8][0].CLK
iCLK => Histo_Out[8][1].CLK
iCLK => Histo_Out[8][2].CLK
iCLK => Histo_Out[8][3].CLK
iCLK => Histo_Out[8][4].CLK
iCLK => Histo_Out[8][5].CLK
iCLK => Histo_Out[8][6].CLK
iCLK => Histo_Out[8][7].CLK
iCLK => Histo_Out[8][8].CLK
iCLK => Histo_Out[8][9].CLK
iCLK => Histo_Out[8][10].CLK
iCLK => Histo_Out[8][11].CLK
iCLK => Histo_Out[8][12].CLK
iCLK => Histo_Out[8][13].CLK
iCLK => Histo_Out[8][14].CLK
iCLK => Histo_Out[8][15].CLK
iCLK => Histo_Out[8][16].CLK
iCLK => Histo_Out[8][17].CLK
iCLK => Histo_Out[8][18].CLK
iCLK => Histo_Out[8][19].CLK
iCLK => Histo_Out[8][20].CLK
iCLK => Histo_Out[8][21].CLK
iCLK => Histo_Out[8][22].CLK
iCLK => Histo_Out[8][23].CLK
iCLK => Histo_Out[8][24].CLK
iCLK => Histo_Out[8][25].CLK
iCLK => Histo_Out[8][26].CLK
iCLK => Histo_Out[8][27].CLK
iCLK => Histo_Out[8][28].CLK
iCLK => Histo_Out[8][29].CLK
iCLK => Histo_Out[8][30].CLK
iCLK => Histo_Out[8][31].CLK
iCLK => Histo_Out[7][0].CLK
iCLK => Histo_Out[7][1].CLK
iCLK => Histo_Out[7][2].CLK
iCLK => Histo_Out[7][3].CLK
iCLK => Histo_Out[7][4].CLK
iCLK => Histo_Out[7][5].CLK
iCLK => Histo_Out[7][6].CLK
iCLK => Histo_Out[7][7].CLK
iCLK => Histo_Out[7][8].CLK
iCLK => Histo_Out[7][9].CLK
iCLK => Histo_Out[7][10].CLK
iCLK => Histo_Out[7][11].CLK
iCLK => Histo_Out[7][12].CLK
iCLK => Histo_Out[7][13].CLK
iCLK => Histo_Out[7][14].CLK
iCLK => Histo_Out[7][15].CLK
iCLK => Histo_Out[7][16].CLK
iCLK => Histo_Out[7][17].CLK
iCLK => Histo_Out[7][18].CLK
iCLK => Histo_Out[7][19].CLK
iCLK => Histo_Out[7][20].CLK
iCLK => Histo_Out[7][21].CLK
iCLK => Histo_Out[7][22].CLK
iCLK => Histo_Out[7][23].CLK
iCLK => Histo_Out[7][24].CLK
iCLK => Histo_Out[7][25].CLK
iCLK => Histo_Out[7][26].CLK
iCLK => Histo_Out[7][27].CLK
iCLK => Histo_Out[7][28].CLK
iCLK => Histo_Out[7][29].CLK
iCLK => Histo_Out[7][30].CLK
iCLK => Histo_Out[7][31].CLK
iCLK => Histo_Out[6][0].CLK
iCLK => Histo_Out[6][1].CLK
iCLK => Histo_Out[6][2].CLK
iCLK => Histo_Out[6][3].CLK
iCLK => Histo_Out[6][4].CLK
iCLK => Histo_Out[6][5].CLK
iCLK => Histo_Out[6][6].CLK
iCLK => Histo_Out[6][7].CLK
iCLK => Histo_Out[6][8].CLK
iCLK => Histo_Out[6][9].CLK
iCLK => Histo_Out[6][10].CLK
iCLK => Histo_Out[6][11].CLK
iCLK => Histo_Out[6][12].CLK
iCLK => Histo_Out[6][13].CLK
iCLK => Histo_Out[6][14].CLK
iCLK => Histo_Out[6][15].CLK
iCLK => Histo_Out[6][16].CLK
iCLK => Histo_Out[6][17].CLK
iCLK => Histo_Out[6][18].CLK
iCLK => Histo_Out[6][19].CLK
iCLK => Histo_Out[6][20].CLK
iCLK => Histo_Out[6][21].CLK
iCLK => Histo_Out[6][22].CLK
iCLK => Histo_Out[6][23].CLK
iCLK => Histo_Out[6][24].CLK
iCLK => Histo_Out[6][25].CLK
iCLK => Histo_Out[6][26].CLK
iCLK => Histo_Out[6][27].CLK
iCLK => Histo_Out[6][28].CLK
iCLK => Histo_Out[6][29].CLK
iCLK => Histo_Out[6][30].CLK
iCLK => Histo_Out[6][31].CLK
iCLK => Histo_Out[5][0].CLK
iCLK => Histo_Out[5][1].CLK
iCLK => Histo_Out[5][2].CLK
iCLK => Histo_Out[5][3].CLK
iCLK => Histo_Out[5][4].CLK
iCLK => Histo_Out[5][5].CLK
iCLK => Histo_Out[5][6].CLK
iCLK => Histo_Out[5][7].CLK
iCLK => Histo_Out[5][8].CLK
iCLK => Histo_Out[5][9].CLK
iCLK => Histo_Out[5][10].CLK
iCLK => Histo_Out[5][11].CLK
iCLK => Histo_Out[5][12].CLK
iCLK => Histo_Out[5][13].CLK
iCLK => Histo_Out[5][14].CLK
iCLK => Histo_Out[5][15].CLK
iCLK => Histo_Out[5][16].CLK
iCLK => Histo_Out[5][17].CLK
iCLK => Histo_Out[5][18].CLK
iCLK => Histo_Out[5][19].CLK
iCLK => Histo_Out[5][20].CLK
iCLK => Histo_Out[5][21].CLK
iCLK => Histo_Out[5][22].CLK
iCLK => Histo_Out[5][23].CLK
iCLK => Histo_Out[5][24].CLK
iCLK => Histo_Out[5][25].CLK
iCLK => Histo_Out[5][26].CLK
iCLK => Histo_Out[5][27].CLK
iCLK => Histo_Out[5][28].CLK
iCLK => Histo_Out[5][29].CLK
iCLK => Histo_Out[5][30].CLK
iCLK => Histo_Out[5][31].CLK
iCLK => Histo_Out[4][0].CLK
iCLK => Histo_Out[4][1].CLK
iCLK => Histo_Out[4][2].CLK
iCLK => Histo_Out[4][3].CLK
iCLK => Histo_Out[4][4].CLK
iCLK => Histo_Out[4][5].CLK
iCLK => Histo_Out[4][6].CLK
iCLK => Histo_Out[4][7].CLK
iCLK => Histo_Out[4][8].CLK
iCLK => Histo_Out[4][9].CLK
iCLK => Histo_Out[4][10].CLK
iCLK => Histo_Out[4][11].CLK
iCLK => Histo_Out[4][12].CLK
iCLK => Histo_Out[4][13].CLK
iCLK => Histo_Out[4][14].CLK
iCLK => Histo_Out[4][15].CLK
iCLK => Histo_Out[4][16].CLK
iCLK => Histo_Out[4][17].CLK
iCLK => Histo_Out[4][18].CLK
iCLK => Histo_Out[4][19].CLK
iCLK => Histo_Out[4][20].CLK
iCLK => Histo_Out[4][21].CLK
iCLK => Histo_Out[4][22].CLK
iCLK => Histo_Out[4][23].CLK
iCLK => Histo_Out[4][24].CLK
iCLK => Histo_Out[4][25].CLK
iCLK => Histo_Out[4][26].CLK
iCLK => Histo_Out[4][27].CLK
iCLK => Histo_Out[4][28].CLK
iCLK => Histo_Out[4][29].CLK
iCLK => Histo_Out[4][30].CLK
iCLK => Histo_Out[4][31].CLK
iCLK => Histo_Out[3][0].CLK
iCLK => Histo_Out[3][1].CLK
iCLK => Histo_Out[3][2].CLK
iCLK => Histo_Out[3][3].CLK
iCLK => Histo_Out[3][4].CLK
iCLK => Histo_Out[3][5].CLK
iCLK => Histo_Out[3][6].CLK
iCLK => Histo_Out[3][7].CLK
iCLK => Histo_Out[3][8].CLK
iCLK => Histo_Out[3][9].CLK
iCLK => Histo_Out[3][10].CLK
iCLK => Histo_Out[3][11].CLK
iCLK => Histo_Out[3][12].CLK
iCLK => Histo_Out[3][13].CLK
iCLK => Histo_Out[3][14].CLK
iCLK => Histo_Out[3][15].CLK
iCLK => Histo_Out[3][16].CLK
iCLK => Histo_Out[3][17].CLK
iCLK => Histo_Out[3][18].CLK
iCLK => Histo_Out[3][19].CLK
iCLK => Histo_Out[3][20].CLK
iCLK => Histo_Out[3][21].CLK
iCLK => Histo_Out[3][22].CLK
iCLK => Histo_Out[3][23].CLK
iCLK => Histo_Out[3][24].CLK
iCLK => Histo_Out[3][25].CLK
iCLK => Histo_Out[3][26].CLK
iCLK => Histo_Out[3][27].CLK
iCLK => Histo_Out[3][28].CLK
iCLK => Histo_Out[3][29].CLK
iCLK => Histo_Out[3][30].CLK
iCLK => Histo_Out[3][31].CLK
iCLK => Histo_Out[2][0].CLK
iCLK => Histo_Out[2][1].CLK
iCLK => Histo_Out[2][2].CLK
iCLK => Histo_Out[2][3].CLK
iCLK => Histo_Out[2][4].CLK
iCLK => Histo_Out[2][5].CLK
iCLK => Histo_Out[2][6].CLK
iCLK => Histo_Out[2][7].CLK
iCLK => Histo_Out[2][8].CLK
iCLK => Histo_Out[2][9].CLK
iCLK => Histo_Out[2][10].CLK
iCLK => Histo_Out[2][11].CLK
iCLK => Histo_Out[2][12].CLK
iCLK => Histo_Out[2][13].CLK
iCLK => Histo_Out[2][14].CLK
iCLK => Histo_Out[2][15].CLK
iCLK => Histo_Out[2][16].CLK
iCLK => Histo_Out[2][17].CLK
iCLK => Histo_Out[2][18].CLK
iCLK => Histo_Out[2][19].CLK
iCLK => Histo_Out[2][20].CLK
iCLK => Histo_Out[2][21].CLK
iCLK => Histo_Out[2][22].CLK
iCLK => Histo_Out[2][23].CLK
iCLK => Histo_Out[2][24].CLK
iCLK => Histo_Out[2][25].CLK
iCLK => Histo_Out[2][26].CLK
iCLK => Histo_Out[2][27].CLK
iCLK => Histo_Out[2][28].CLK
iCLK => Histo_Out[2][29].CLK
iCLK => Histo_Out[2][30].CLK
iCLK => Histo_Out[2][31].CLK
iCLK => Histo_Out[1][0].CLK
iCLK => Histo_Out[1][1].CLK
iCLK => Histo_Out[1][2].CLK
iCLK => Histo_Out[1][3].CLK
iCLK => Histo_Out[1][4].CLK
iCLK => Histo_Out[1][5].CLK
iCLK => Histo_Out[1][6].CLK
iCLK => Histo_Out[1][7].CLK
iCLK => Histo_Out[1][8].CLK
iCLK => Histo_Out[1][9].CLK
iCLK => Histo_Out[1][10].CLK
iCLK => Histo_Out[1][11].CLK
iCLK => Histo_Out[1][12].CLK
iCLK => Histo_Out[1][13].CLK
iCLK => Histo_Out[1][14].CLK
iCLK => Histo_Out[1][15].CLK
iCLK => Histo_Out[1][16].CLK
iCLK => Histo_Out[1][17].CLK
iCLK => Histo_Out[1][18].CLK
iCLK => Histo_Out[1][19].CLK
iCLK => Histo_Out[1][20].CLK
iCLK => Histo_Out[1][21].CLK
iCLK => Histo_Out[1][22].CLK
iCLK => Histo_Out[1][23].CLK
iCLK => Histo_Out[1][24].CLK
iCLK => Histo_Out[1][25].CLK
iCLK => Histo_Out[1][26].CLK
iCLK => Histo_Out[1][27].CLK
iCLK => Histo_Out[1][28].CLK
iCLK => Histo_Out[1][29].CLK
iCLK => Histo_Out[1][30].CLK
iCLK => Histo_Out[1][31].CLK
iCLK => Histo_Out[0][0].CLK
iCLK => Histo_Out[0][1].CLK
iCLK => Histo_Out[0][2].CLK
iCLK => Histo_Out[0][3].CLK
iCLK => Histo_Out[0][4].CLK
iCLK => Histo_Out[0][5].CLK
iCLK => Histo_Out[0][6].CLK
iCLK => Histo_Out[0][7].CLK
iCLK => Histo_Out[0][8].CLK
iCLK => Histo_Out[0][9].CLK
iCLK => Histo_Out[0][10].CLK
iCLK => Histo_Out[0][11].CLK
iCLK => Histo_Out[0][12].CLK
iCLK => Histo_Out[0][13].CLK
iCLK => Histo_Out[0][14].CLK
iCLK => Histo_Out[0][15].CLK
iCLK => Histo_Out[0][16].CLK
iCLK => Histo_Out[0][17].CLK
iCLK => Histo_Out[0][18].CLK
iCLK => Histo_Out[0][19].CLK
iCLK => Histo_Out[0][20].CLK
iCLK => Histo_Out[0][21].CLK
iCLK => Histo_Out[0][22].CLK
iCLK => Histo_Out[0][23].CLK
iCLK => Histo_Out[0][24].CLK
iCLK => Histo_Out[0][25].CLK
iCLK => Histo_Out[0][26].CLK
iCLK => Histo_Out[0][27].CLK
iCLK => Histo_Out[0][28].CLK
iCLK => Histo_Out[0][29].CLK
iCLK => Histo_Out[0][30].CLK
iCLK => Histo_Out[0][31].CLK
iCLK => Histo[9][0].CLK
iCLK => Histo[9][1].CLK
iCLK => Histo[9][2].CLK
iCLK => Histo[9][3].CLK
iCLK => Histo[9][4].CLK
iCLK => Histo[9][5].CLK
iCLK => Histo[9][6].CLK
iCLK => Histo[9][7].CLK
iCLK => Histo[9][8].CLK
iCLK => Histo[9][9].CLK
iCLK => Histo[9][10].CLK
iCLK => Histo[9][11].CLK
iCLK => Histo[9][12].CLK
iCLK => Histo[9][13].CLK
iCLK => Histo[9][14].CLK
iCLK => Histo[9][15].CLK
iCLK => Histo[9][16].CLK
iCLK => Histo[9][17].CLK
iCLK => Histo[9][18].CLK
iCLK => Histo[9][19].CLK
iCLK => Histo[9][20].CLK
iCLK => Histo[9][21].CLK
iCLK => Histo[9][22].CLK
iCLK => Histo[9][23].CLK
iCLK => Histo[9][24].CLK
iCLK => Histo[9][25].CLK
iCLK => Histo[9][26].CLK
iCLK => Histo[9][27].CLK
iCLK => Histo[9][28].CLK
iCLK => Histo[9][29].CLK
iCLK => Histo[9][30].CLK
iCLK => Histo[9][31].CLK
iCLK => Histo[8][0].CLK
iCLK => Histo[8][1].CLK
iCLK => Histo[8][2].CLK
iCLK => Histo[8][3].CLK
iCLK => Histo[8][4].CLK
iCLK => Histo[8][5].CLK
iCLK => Histo[8][6].CLK
iCLK => Histo[8][7].CLK
iCLK => Histo[8][8].CLK
iCLK => Histo[8][9].CLK
iCLK => Histo[8][10].CLK
iCLK => Histo[8][11].CLK
iCLK => Histo[8][12].CLK
iCLK => Histo[8][13].CLK
iCLK => Histo[8][14].CLK
iCLK => Histo[8][15].CLK
iCLK => Histo[8][16].CLK
iCLK => Histo[8][17].CLK
iCLK => Histo[8][18].CLK
iCLK => Histo[8][19].CLK
iCLK => Histo[8][20].CLK
iCLK => Histo[8][21].CLK
iCLK => Histo[8][22].CLK
iCLK => Histo[8][23].CLK
iCLK => Histo[8][24].CLK
iCLK => Histo[8][25].CLK
iCLK => Histo[8][26].CLK
iCLK => Histo[8][27].CLK
iCLK => Histo[8][28].CLK
iCLK => Histo[8][29].CLK
iCLK => Histo[8][30].CLK
iCLK => Histo[8][31].CLK
iCLK => Histo[7][0].CLK
iCLK => Histo[7][1].CLK
iCLK => Histo[7][2].CLK
iCLK => Histo[7][3].CLK
iCLK => Histo[7][4].CLK
iCLK => Histo[7][5].CLK
iCLK => Histo[7][6].CLK
iCLK => Histo[7][7].CLK
iCLK => Histo[7][8].CLK
iCLK => Histo[7][9].CLK
iCLK => Histo[7][10].CLK
iCLK => Histo[7][11].CLK
iCLK => Histo[7][12].CLK
iCLK => Histo[7][13].CLK
iCLK => Histo[7][14].CLK
iCLK => Histo[7][15].CLK
iCLK => Histo[7][16].CLK
iCLK => Histo[7][17].CLK
iCLK => Histo[7][18].CLK
iCLK => Histo[7][19].CLK
iCLK => Histo[7][20].CLK
iCLK => Histo[7][21].CLK
iCLK => Histo[7][22].CLK
iCLK => Histo[7][23].CLK
iCLK => Histo[7][24].CLK
iCLK => Histo[7][25].CLK
iCLK => Histo[7][26].CLK
iCLK => Histo[7][27].CLK
iCLK => Histo[7][28].CLK
iCLK => Histo[7][29].CLK
iCLK => Histo[7][30].CLK
iCLK => Histo[7][31].CLK
iCLK => Histo[6][0].CLK
iCLK => Histo[6][1].CLK
iCLK => Histo[6][2].CLK
iCLK => Histo[6][3].CLK
iCLK => Histo[6][4].CLK
iCLK => Histo[6][5].CLK
iCLK => Histo[6][6].CLK
iCLK => Histo[6][7].CLK
iCLK => Histo[6][8].CLK
iCLK => Histo[6][9].CLK
iCLK => Histo[6][10].CLK
iCLK => Histo[6][11].CLK
iCLK => Histo[6][12].CLK
iCLK => Histo[6][13].CLK
iCLK => Histo[6][14].CLK
iCLK => Histo[6][15].CLK
iCLK => Histo[6][16].CLK
iCLK => Histo[6][17].CLK
iCLK => Histo[6][18].CLK
iCLK => Histo[6][19].CLK
iCLK => Histo[6][20].CLK
iCLK => Histo[6][21].CLK
iCLK => Histo[6][22].CLK
iCLK => Histo[6][23].CLK
iCLK => Histo[6][24].CLK
iCLK => Histo[6][25].CLK
iCLK => Histo[6][26].CLK
iCLK => Histo[6][27].CLK
iCLK => Histo[6][28].CLK
iCLK => Histo[6][29].CLK
iCLK => Histo[6][30].CLK
iCLK => Histo[6][31].CLK
iCLK => Histo[5][0].CLK
iCLK => Histo[5][1].CLK
iCLK => Histo[5][2].CLK
iCLK => Histo[5][3].CLK
iCLK => Histo[5][4].CLK
iCLK => Histo[5][5].CLK
iCLK => Histo[5][6].CLK
iCLK => Histo[5][7].CLK
iCLK => Histo[5][8].CLK
iCLK => Histo[5][9].CLK
iCLK => Histo[5][10].CLK
iCLK => Histo[5][11].CLK
iCLK => Histo[5][12].CLK
iCLK => Histo[5][13].CLK
iCLK => Histo[5][14].CLK
iCLK => Histo[5][15].CLK
iCLK => Histo[5][16].CLK
iCLK => Histo[5][17].CLK
iCLK => Histo[5][18].CLK
iCLK => Histo[5][19].CLK
iCLK => Histo[5][20].CLK
iCLK => Histo[5][21].CLK
iCLK => Histo[5][22].CLK
iCLK => Histo[5][23].CLK
iCLK => Histo[5][24].CLK
iCLK => Histo[5][25].CLK
iCLK => Histo[5][26].CLK
iCLK => Histo[5][27].CLK
iCLK => Histo[5][28].CLK
iCLK => Histo[5][29].CLK
iCLK => Histo[5][30].CLK
iCLK => Histo[5][31].CLK
iCLK => Histo[4][0].CLK
iCLK => Histo[4][1].CLK
iCLK => Histo[4][2].CLK
iCLK => Histo[4][3].CLK
iCLK => Histo[4][4].CLK
iCLK => Histo[4][5].CLK
iCLK => Histo[4][6].CLK
iCLK => Histo[4][7].CLK
iCLK => Histo[4][8].CLK
iCLK => Histo[4][9].CLK
iCLK => Histo[4][10].CLK
iCLK => Histo[4][11].CLK
iCLK => Histo[4][12].CLK
iCLK => Histo[4][13].CLK
iCLK => Histo[4][14].CLK
iCLK => Histo[4][15].CLK
iCLK => Histo[4][16].CLK
iCLK => Histo[4][17].CLK
iCLK => Histo[4][18].CLK
iCLK => Histo[4][19].CLK
iCLK => Histo[4][20].CLK
iCLK => Histo[4][21].CLK
iCLK => Histo[4][22].CLK
iCLK => Histo[4][23].CLK
iCLK => Histo[4][24].CLK
iCLK => Histo[4][25].CLK
iCLK => Histo[4][26].CLK
iCLK => Histo[4][27].CLK
iCLK => Histo[4][28].CLK
iCLK => Histo[4][29].CLK
iCLK => Histo[4][30].CLK
iCLK => Histo[4][31].CLK
iCLK => Histo[3][0].CLK
iCLK => Histo[3][1].CLK
iCLK => Histo[3][2].CLK
iCLK => Histo[3][3].CLK
iCLK => Histo[3][4].CLK
iCLK => Histo[3][5].CLK
iCLK => Histo[3][6].CLK
iCLK => Histo[3][7].CLK
iCLK => Histo[3][8].CLK
iCLK => Histo[3][9].CLK
iCLK => Histo[3][10].CLK
iCLK => Histo[3][11].CLK
iCLK => Histo[3][12].CLK
iCLK => Histo[3][13].CLK
iCLK => Histo[3][14].CLK
iCLK => Histo[3][15].CLK
iCLK => Histo[3][16].CLK
iCLK => Histo[3][17].CLK
iCLK => Histo[3][18].CLK
iCLK => Histo[3][19].CLK
iCLK => Histo[3][20].CLK
iCLK => Histo[3][21].CLK
iCLK => Histo[3][22].CLK
iCLK => Histo[3][23].CLK
iCLK => Histo[3][24].CLK
iCLK => Histo[3][25].CLK
iCLK => Histo[3][26].CLK
iCLK => Histo[3][27].CLK
iCLK => Histo[3][28].CLK
iCLK => Histo[3][29].CLK
iCLK => Histo[3][30].CLK
iCLK => Histo[3][31].CLK
iCLK => Histo[2][0].CLK
iCLK => Histo[2][1].CLK
iCLK => Histo[2][2].CLK
iCLK => Histo[2][3].CLK
iCLK => Histo[2][4].CLK
iCLK => Histo[2][5].CLK
iCLK => Histo[2][6].CLK
iCLK => Histo[2][7].CLK
iCLK => Histo[2][8].CLK
iCLK => Histo[2][9].CLK
iCLK => Histo[2][10].CLK
iCLK => Histo[2][11].CLK
iCLK => Histo[2][12].CLK
iCLK => Histo[2][13].CLK
iCLK => Histo[2][14].CLK
iCLK => Histo[2][15].CLK
iCLK => Histo[2][16].CLK
iCLK => Histo[2][17].CLK
iCLK => Histo[2][18].CLK
iCLK => Histo[2][19].CLK
iCLK => Histo[2][20].CLK
iCLK => Histo[2][21].CLK
iCLK => Histo[2][22].CLK
iCLK => Histo[2][23].CLK
iCLK => Histo[2][24].CLK
iCLK => Histo[2][25].CLK
iCLK => Histo[2][26].CLK
iCLK => Histo[2][27].CLK
iCLK => Histo[2][28].CLK
iCLK => Histo[2][29].CLK
iCLK => Histo[2][30].CLK
iCLK => Histo[2][31].CLK
iCLK => Histo[1][0].CLK
iCLK => Histo[1][1].CLK
iCLK => Histo[1][2].CLK
iCLK => Histo[1][3].CLK
iCLK => Histo[1][4].CLK
iCLK => Histo[1][5].CLK
iCLK => Histo[1][6].CLK
iCLK => Histo[1][7].CLK
iCLK => Histo[1][8].CLK
iCLK => Histo[1][9].CLK
iCLK => Histo[1][10].CLK
iCLK => Histo[1][11].CLK
iCLK => Histo[1][12].CLK
iCLK => Histo[1][13].CLK
iCLK => Histo[1][14].CLK
iCLK => Histo[1][15].CLK
iCLK => Histo[1][16].CLK
iCLK => Histo[1][17].CLK
iCLK => Histo[1][18].CLK
iCLK => Histo[1][19].CLK
iCLK => Histo[1][20].CLK
iCLK => Histo[1][21].CLK
iCLK => Histo[1][22].CLK
iCLK => Histo[1][23].CLK
iCLK => Histo[1][24].CLK
iCLK => Histo[1][25].CLK
iCLK => Histo[1][26].CLK
iCLK => Histo[1][27].CLK
iCLK => Histo[1][28].CLK
iCLK => Histo[1][29].CLK
iCLK => Histo[1][30].CLK
iCLK => Histo[1][31].CLK
iCLK => Histo[0][0].CLK
iCLK => Histo[0][1].CLK
iCLK => Histo[0][2].CLK
iCLK => Histo[0][3].CLK
iCLK => Histo[0][4].CLK
iCLK => Histo[0][5].CLK
iCLK => Histo[0][6].CLK
iCLK => Histo[0][7].CLK
iCLK => Histo[0][8].CLK
iCLK => Histo[0][9].CLK
iCLK => Histo[0][10].CLK
iCLK => Histo[0][11].CLK
iCLK => Histo[0][12].CLK
iCLK => Histo[0][13].CLK
iCLK => Histo[0][14].CLK
iCLK => Histo[0][15].CLK
iCLK => Histo[0][16].CLK
iCLK => Histo[0][17].CLK
iCLK => Histo[0][18].CLK
iCLK => Histo[0][19].CLK
iCLK => Histo[0][20].CLK
iCLK => Histo[0][21].CLK
iCLK => Histo[0][22].CLK
iCLK => Histo[0][23].CLK
iCLK => Histo[0][24].CLK
iCLK => Histo[0][25].CLK
iCLK => Histo[0][26].CLK
iCLK => Histo[0][27].CLK
iCLK => Histo[0][28].CLK
iCLK => Histo[0][29].CLK
iCLK => Histo[0][30].CLK
iCLK => Histo[0][31].CLK
iCLK => MAGIC:u1.iCLK
iRST => MAGIC:u1.iRST
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => Histo_Out.OUTPUTSELECT
iRST => mDATAd_0[11].OUTPUTSELECT
iRST => mDATAd_0[10].OUTPUTSELECT
iRST => mDATAd_0[9].OUTPUTSELECT
iRST => mDATAd_0[8].OUTPUTSELECT
iRST => mDATAd_0[7].OUTPUTSELECT
iRST => mDATAd_0[6].OUTPUTSELECT
iRST => mDATAd_0[5].OUTPUTSELECT
iRST => mDATAd_0[4].OUTPUTSELECT
iRST => mDATAd_0[3].OUTPUTSELECT
iRST => mDATAd_0[2].OUTPUTSELECT
iRST => mDATAd_0[1].OUTPUTSELECT
iRST => mDATAd_0[0].OUTPUTSELECT
iRST => mDATAd_1[11].OUTPUTSELECT
iRST => mDATAd_1[10].OUTPUTSELECT
iRST => mDATAd_1[9].OUTPUTSELECT
iRST => mDATAd_1[8].OUTPUTSELECT
iRST => mDATAd_1[7].OUTPUTSELECT
iRST => mDATAd_1[6].OUTPUTSELECT
iRST => mDATAd_1[5].OUTPUTSELECT
iRST => mDATAd_1[4].OUTPUTSELECT
iRST => mDATAd_1[3].OUTPUTSELECT
iRST => mDATAd_1[2].OUTPUTSELECT
iRST => mDATAd_1[1].OUTPUTSELECT
iRST => mDATAd_1[0].OUTPUTSELECT
iRST => mDVAL.OUTPUTSELECT
iRST => mCCD_R[4].ACLR
iRST => mCCD_R[3].ACLR
iRST => mCCD_R[2].ACLR
iRST => mCCD_R[1].ACLR
iRST => mCCD_R[0].ACLR
iRST => mCCD_G[12].ACLR
iRST => mCCD_G[11].ACLR
iRST => mCCD_G[10].ACLR
iRST => mCCD_G[9].ACLR
iRST => mCCD_G[8].ACLR
iRST => mCCD_G[7].ACLR
iRST => mCCD_G[6].ACLR
iRST => mCCD_G[5].ACLR
iRST => mCCD_G[4].ACLR
iRST => mCCD_G[3].ACLR
iRST => mCCD_G[2].ACLR
iRST => mCCD_G[1].ACLR
iRST => mCCD_B[11].ACLR
iRST => mCCD_B[10].ACLR
iRST => mCCD_B[9].ACLR
iRST => mCCD_B[8].ACLR
iRST => mCCD_B[7].ACLR
iRST => mCCD_B[6].ACLR
iRST => mCCD_B[5].ACLR
iRST => mCCD_B[4].ACLR
iRST => mCCD_B[3].ACLR
iRST => mCCD_B[2].ACLR
iRST => mCCD_B[1].ACLR
iRST => mCCD_B[0].ACLR
iRST => mCCD_R[5].ACLR
iRST => mCCD_R[6].ACLR
iRST => mCCD_R[7].ACLR
iRST => mCCD_R[8].ACLR
iRST => mCCD_R[9].ACLR
iRST => mCCD_R[10].ACLR
iRST => mCCD_R[11].ACLR
iRGB_Arbitrator => Mux0.IN3
iRGB_Arbitrator => Mux1.IN3
iRGB_Arbitrator => Mux2.IN3
iRGB_Arbitrator => Mux3.IN3
iRGB_Arbitrator => Mux4.IN3
iRGB_Arbitrator => Mux5.IN3
iRGB_Arbitrator => Mux6.IN3
iRGB_Arbitrator => Mux7.IN3
iRGB_Arbitrator => Mux8.IN3
iRGB_Arbitrator => Mux9.IN3
iRGB_Arbitrator => Mux10.IN3
iRGB_Arbitrator => Mux11.IN3
iRGB_Arbitrator => Mux12.IN3
iRGB_Arbitrator => Mux13.IN3
iRGB_Arbitrator => Mux14.IN3
iRGB_Arbitrator => Mux15.IN3
iRGB_Arbitrator => Mux16.IN3
iRGB_Arbitrator => Mux17.IN3
iRGB_Arbitrator => Mux18.IN3
iRGB_Arbitrator => Mux19.IN3
iRGB_Arbitrator => Mux20.IN3
iRGB_Arbitrator => Mux21.IN3
iRGB_Arbitrator => Mux22.IN3
iRGB_Arbitrator => Mux23.IN3
iRGB_Arbitrator => Mux24.IN3
iRGB_Arbitrator => Mux25.IN3
iRGB_Arbitrator => Mux26.IN3
iRGB_Arbitrator => Mux27.IN3
iRGB_Arbitrator => Mux28.IN3
iRGB_Arbitrator => Mux29.IN3
iRGB_Arbitrator => Mux30.IN3
iRGB_Arbitrator => Mux31.IN3
iRGB_Arbitrator => Mux32.IN3
iRGB_Arbitrator => Mux33.IN3
iRGB_Arbitrator => Mux34.IN3
iRGB_Arbitrator => Mux35.IN3
iRGB_Arbitrator => Mux36.IN4
iRGB_Arbitrator => Mux37.IN4
iRGB_Arbitrator => Mux38.IN4
iRGB_Arbitrator => Mux39.IN4
iRGB_Arbitrator => Mux40.IN4
iRGB_Arbitrator => Mux41.IN4
iRGB_Arbitrator => Mux42.IN4
iRGB_Arbitrator => Mux43.IN4
iRGB_Arbitrator => Mux44.IN4
iRGB_Arbitrator => Mux45.IN4
iRGB_Arbitrator => Mux46.IN4
iRGB_Arbitrator => Mux47.IN4
iRGB_Arbitrator => Mux48.IN4
iRGB_Arbitrator => Mux49.IN4
iRGB_Arbitrator => Mux50.IN4
iRGB_Arbitrator => Mux51.IN4
iRGB_Arbitrator => Mux52.IN4
iRGB_Arbitrator => Mux53.IN4
iRGB_Arbitrator => Mux54.IN4
iRGB_Arbitrator => Mux55.IN4
iRGB_Arbitrator => Mux56.IN4
iRGB_Arbitrator => Mux57.IN4
iRGB_Arbitrator => Mux58.IN4
iRGB_Arbitrator => Mux59.IN4
iRGB_Arbitrator => Mux60.IN4
iRGB_Arbitrator => Mux61.IN4
iRGB_Arbitrator => Mux62.IN4
iRGB_Arbitrator => Mux63.IN4
iRGB_Arbitrator => Mux64.IN4
iRGB_Arbitrator => Mux65.IN4
iRGB_Arbitrator => Mux66.IN4
iRGB_Arbitrator => Mux67.IN4
iRGB_Arbitrator => Mux68.IN4
iRGB_Arbitrator => Mux69.IN4
iRGB_Arbitrator => Mux70.IN4
iRGB_Arbitrator => Mux71.IN4
iRGB_Arbitrator => Mux72.IN4
iRGB_Arbitrator => Mux73.IN4
iRGB_Arbitrator => Mux74.IN4
iRGB_Arbitrator => Mux75.IN4
iRGB_Arbitrator => Mux76.IN4
iRGB_Arbitrator => Mux77.IN4
iRGB_Arbitrator => Mux78.IN4
iRGB_Arbitrator => Mux79.IN4
iRGB_Arbitrator => Mux80.IN4
iRGB_Arbitrator => Mux81.IN4
iRGB_Arbitrator => Mux82.IN4
iRGB_Arbitrator => Mux83.IN4
iRGB_Arbitrator => Mux84.IN4
iRGB_Arbitrator => Mux85.IN4
iRGB_Arbitrator => Mux86.IN4
iRGB_Arbitrator => Mux87.IN4
iRGB_Arbitrator => Mux88.IN4
iRGB_Arbitrator => Mux89.IN4
iRGB_Arbitrator => Mux90.IN4
iRGB_Arbitrator => Mux91.IN4
iRGB_Arbitrator => Mux92.IN4
iRGB_Arbitrator => Mux93.IN4
iRGB_Arbitrator => Mux94.IN4
iRGB_Arbitrator => Mux95.IN4
iRGB_Arbitrator => Mux96.IN4
iRGB_Arbitrator => Mux97.IN4
iRGB_Arbitrator => Mux98.IN4
iRGB_Arbitrator => Mux99.IN4
iRGB_Arbitrator => Mux100.IN4
iRGB_Arbitrator => Mux101.IN4
iRGB_Arbitrator => Mux102.IN4
iRGB_Arbitrator => Mux103.IN4
iRGB_Arbitrator => Mux104.IN4
iRGB_Arbitrator => Mux105.IN4
iRGB_Arbitrator => Mux106.IN4
iRGB_Arbitrator => Mux107.IN4
iRGB_Arbitrator => Mux108.IN4
iRGB_Arbitrator => Mux109.IN4
iRGB_Arbitrator => Mux110.IN4
iRGB_Arbitrator => Mux111.IN4
iRGB_Arbitrator => Mux112.IN4
iRGB_Arbitrator => Mux113.IN4
iRGB_Arbitrator => Mux114.IN4
iRGB_Arbitrator => Mux115.IN4
iRGB_Arbitrator => Mux116.IN4
iRGB_Arbitrator => Mux117.IN4
iRGB_Arbitrator => Mux118.IN4
iRGB_Arbitrator => Mux119.IN4
iRGB_Arbitrator => Mux120.IN4
iRGB_Arbitrator => Mux121.IN4
iRGB_Arbitrator => Mux122.IN4
iRGB_Arbitrator => Mux123.IN4
iRGB_Arbitrator => Mux124.IN4
iRGB_Arbitrator => Mux125.IN4
iRGB_Arbitrator => Mux126.IN4
iRGB_Arbitrator => Mux127.IN4
iRGB_Arbitrator => Mux128.IN4
iRGB_Arbitrator => Mux129.IN4
iRGB_Arbitrator => Mux130.IN4
iRGB_Arbitrator => Mux131.IN4
iRGB_Arbitrator => Mux132.IN4
iRGB_Arbitrator => Mux133.IN4
iRGB_Arbitrator => Mux134.IN4
iRGB_Arbitrator => Mux135.IN4
iRGB_Arbitrator => Mux136.IN4
iRGB_Arbitrator => Mux137.IN4
iRGB_Arbitrator => Mux138.IN4
iRGB_Arbitrator => Mux139.IN4
iRGB_Arbitrator => Mux140.IN4
iRGB_Arbitrator => Mux141.IN4
iRGB_Arbitrator => Mux142.IN4
iRGB_Arbitrator => Mux143.IN4
iRGB_Arbitrator => Mux144.IN4
iRGB_Arbitrator => Mux145.IN4
iRGB_Arbitrator => Mux146.IN4
iRGB_Arbitrator => Mux147.IN4
iRGB_Arbitrator => Mux148.IN4
iRGB_Arbitrator => Mux149.IN4
iRGB_Arbitrator => Mux150.IN4
iRGB_Arbitrator => Mux151.IN4
iRGB_Arbitrator => Mux152.IN4
iRGB_Arbitrator => Mux153.IN4
iRGB_Arbitrator => Mux154.IN4
iRGB_Arbitrator => Mux155.IN4
iRGB_Arbitrator => Mux156.IN4
iRGB_Arbitrator => Mux157.IN4
iRGB_Arbitrator => Mux158.IN4
iRGB_Arbitrator => Mux159.IN4
iRGB_Arbitrator => Mux160.IN4
iRGB_Arbitrator => Mux161.IN4
iRGB_Arbitrator => Mux162.IN4
iRGB_Arbitrator => Mux163.IN4
iRGB_Arbitrator => Mux164.IN4
iRGB_Arbitrator => Mux165.IN4
iRGB_Arbitrator => Mux166.IN4
iRGB_Arbitrator => Mux167.IN4
iRGB_Arbitrator => Mux168.IN4
iRGB_Arbitrator => Mux169.IN4
iRGB_Arbitrator => Mux170.IN4
iRGB_Arbitrator => Mux171.IN4
iRGB_Arbitrator => Mux172.IN4
iRGB_Arbitrator => Mux173.IN4
iRGB_Arbitrator => Mux174.IN4
iRGB_Arbitrator => Mux175.IN4
iRGB_Arbitrator => Mux176.IN4
iRGB_Arbitrator => Mux177.IN4
iRGB_Arbitrator => Mux178.IN4
iRGB_Arbitrator => Mux179.IN4
iRGB_Arbitrator => Mux180.IN4
iRGB_Arbitrator => Mux181.IN4
iRGB_Arbitrator => Mux182.IN4
iRGB_Arbitrator => Mux183.IN4
iRGB_Arbitrator => Mux184.IN4
iRGB_Arbitrator => Mux185.IN4
iRGB_Arbitrator => Mux186.IN4
iRGB_Arbitrator => Mux187.IN4
iRGB_Arbitrator => Mux188.IN4
iRGB_Arbitrator => Mux189.IN4
iRGB_Arbitrator => Mux190.IN4
iRGB_Arbitrator => Mux191.IN4
iRGB_Arbitrator => Mux192.IN4
iRGB_Arbitrator => Mux193.IN4
iRGB_Arbitrator => Mux194.IN4
iRGB_Arbitrator => Mux195.IN4
iRGB_Arbitrator => Mux196.IN4
iRGB_Arbitrator => Mux197.IN4
iRGB_Arbitrator => Mux198.IN4
iRGB_Arbitrator => Mux199.IN4
iRGB_Arbitrator => Mux200.IN4
iRGB_Arbitrator => Mux201.IN4
iRGB_Arbitrator => Mux202.IN4
iRGB_Arbitrator => Mux203.IN4
iRGB_Arbitrator => Mux204.IN4
iRGB_Arbitrator => Mux205.IN4
iRGB_Arbitrator => Mux206.IN4
iRGB_Arbitrator => Mux207.IN4
iRGB_Arbitrator => Mux208.IN4
iRGB_Arbitrator => Mux209.IN4
iRGB_Arbitrator => Mux210.IN4
iRGB_Arbitrator => Mux211.IN4
iRGB_Arbitrator => Mux212.IN4
iRGB_Arbitrator => Mux213.IN4
iRGB_Arbitrator => Mux214.IN4
iRGB_Arbitrator => Mux215.IN4
iRGB_Arbitrator => Mux216.IN4
iRGB_Arbitrator => Mux217.IN4
iRGB_Arbitrator => Mux218.IN4
iRGB_Arbitrator => Mux219.IN4
iRGB_Arbitrator => Mux220.IN4
iRGB_Arbitrator => Mux221.IN4
iRGB_Arbitrator => Mux222.IN4
iRGB_Arbitrator => Mux223.IN4
iRGB_Arbitrator => Mux224.IN4
iRGB_Arbitrator => Mux225.IN4
iRGB_Arbitrator => Mux226.IN4
iRGB_Arbitrator => Mux227.IN4
iRGB_Arbitrator => Mux228.IN4
iRGB_Arbitrator => Mux229.IN4
iRGB_Arbitrator => Mux230.IN4
iRGB_Arbitrator => Mux231.IN4
iRGB_Arbitrator => Mux232.IN4
iRGB_Arbitrator => Mux233.IN4
iRGB_Arbitrator => Mux234.IN4
iRGB_Arbitrator => Mux235.IN4
iRGB_Arbitrator => Mux236.IN4
iRGB_Arbitrator => Mux237.IN4
iRGB_Arbitrator => Mux238.IN4
iRGB_Arbitrator => Mux239.IN4
iRGB_Arbitrator => Mux240.IN4
iRGB_Arbitrator => Mux241.IN4
iRGB_Arbitrator => Mux242.IN4
iRGB_Arbitrator => Mux243.IN4
iRGB_Arbitrator => Mux244.IN4
iRGB_Arbitrator => Mux245.IN4
iRGB_Arbitrator => Mux246.IN4
iRGB_Arbitrator => Mux247.IN4
iRGB_Arbitrator => Mux248.IN4
iRGB_Arbitrator => Mux249.IN4
iRGB_Arbitrator => Mux250.IN4
iRGB_Arbitrator => Mux251.IN4
iRGB_Arbitrator => Mux252.IN4
iRGB_Arbitrator => Mux253.IN4
iRGB_Arbitrator => Mux254.IN4
iRGB_Arbitrator => Mux255.IN4
iRGB_Arbitrator => Mux256.IN4
iRGB_Arbitrator => Mux257.IN4
iRGB_Arbitrator => Mux258.IN4
iRGB_Arbitrator => Mux259.IN4
iRGB_Arbitrator => Mux260.IN4
iRGB_Arbitrator => Mux261.IN4
iRGB_Arbitrator => Mux262.IN4
iRGB_Arbitrator => Mux263.IN4
iRGB_Arbitrator => Mux264.IN4
iRGB_Arbitrator => Mux265.IN4
iRGB_Arbitrator => Mux266.IN4
iRGB_Arbitrator => Mux267.IN4
iRGB_Arbitrator => Mux268.IN4
iRGB_Arbitrator => Mux269.IN4
iRGB_Arbitrator => Mux270.IN4
iRGB_Arbitrator => Mux271.IN4
iRGB_Arbitrator => Mux272.IN4
iRGB_Arbitrator => Mux273.IN4
iRGB_Arbitrator => Mux274.IN4
iRGB_Arbitrator => Mux275.IN4
iRGB_Arbitrator => Mux276.IN4
iRGB_Arbitrator => Mux277.IN4
iRGB_Arbitrator => Mux278.IN4
iRGB_Arbitrator => Mux279.IN4
iRGB_Arbitrator => Mux280.IN4
iRGB_Arbitrator => Mux281.IN4
iRGB_Arbitrator => Mux282.IN4
iRGB_Arbitrator => Mux283.IN4
iRGB_Arbitrator => Mux284.IN4
iRGB_Arbitrator => Mux285.IN4
iRGB_Arbitrator => Mux286.IN4
iRGB_Arbitrator => Mux287.IN4
iRGB_Arbitrator => Mux288.IN4
iRGB_Arbitrator => Mux289.IN4
iRGB_Arbitrator => Mux290.IN4
iRGB_Arbitrator => Mux291.IN4
iRGB_Arbitrator => Mux292.IN4
iRGB_Arbitrator => Mux293.IN4
iRGB_Arbitrator => Mux294.IN4
iRGB_Arbitrator => Mux295.IN4
iRGB_Arbitrator => Mux296.IN4
iRGB_Arbitrator => Mux297.IN4
iRGB_Arbitrator => Mux298.IN4
iRGB_Arbitrator => Mux299.IN4
iRGB_Arbitrator => Mux300.IN4
iRGB_Arbitrator => Mux301.IN4
iRGB_Arbitrator => Mux302.IN4
iRGB_Arbitrator => Mux303.IN4
iRGB_Arbitrator => Mux304.IN4
iRGB_Arbitrator => Mux305.IN4
iRGB_Arbitrator => Mux306.IN4
iRGB_Arbitrator => Mux307.IN4
iRGB_Arbitrator => Mux308.IN4
iRGB_Arbitrator => Mux309.IN4
iRGB_Arbitrator => Mux310.IN4
iRGB_Arbitrator => Mux311.IN4
iRGB_Arbitrator => Mux312.IN4
iRGB_Arbitrator => Mux313.IN4
iRGB_Arbitrator => Mux314.IN4
iRGB_Arbitrator => Mux315.IN4
iRGB_Arbitrator => Mux316.IN4
iRGB_Arbitrator => Mux317.IN4
iRGB_Arbitrator => Mux318.IN4
iRGB_Arbitrator => Mux319.IN4
iRGB_Arbitrator => Mux320.IN4
iRGB_Arbitrator => Mux321.IN4
iRGB_Arbitrator => Mux322.IN4
iRGB_Arbitrator => Mux323.IN4
iRGB_Arbitrator => Mux324.IN4
iRGB_Arbitrator => Mux325.IN4
iRGB_Arbitrator => Mux326.IN4
iRGB_Arbitrator => Mux327.IN4
iRGB_Arbitrator => Mux328.IN4
iRGB_Arbitrator => Mux329.IN4
iRGB_Arbitrator => Mux330.IN4
iRGB_Arbitrator => Mux331.IN4
iRGB_Arbitrator => Mux332.IN4
iRGB_Arbitrator => Mux333.IN4
iRGB_Arbitrator => Mux334.IN4
iRGB_Arbitrator => Mux335.IN4
iRGB_Arbitrator => Mux336.IN4
iRGB_Arbitrator => Mux337.IN4
iRGB_Arbitrator => Mux338.IN4
iRGB_Arbitrator => Mux339.IN4
iRGB_Arbitrator => Mux340.IN4
iRGB_Arbitrator => Mux341.IN4
iRGB_Arbitrator => Mux342.IN4
iRGB_Arbitrator => Mux343.IN4
iRGB_Arbitrator => Mux344.IN4
iRGB_Arbitrator => Mux345.IN4
iRGB_Arbitrator => Mux346.IN4
iRGB_Arbitrator => Mux347.IN4
iRGB_Arbitrator => Mux348.IN4
iRGB_Arbitrator => Mux349.IN4
iRGB_Arbitrator => Mux350.IN4
iRGB_Arbitrator => Mux351.IN4
iRGB_Arbitrator => Mux352.IN4
iRGB_Arbitrator => Mux353.IN4
iRGB_Arbitrator => Mux354.IN4
iRGB_Arbitrator => Mux355.IN4
iRGB_Arbitrator => Mux356.IN4
iRGB_Arbitrator => Mux357.IN4
iRGB_Arbitrator => Mux358.IN4
iRGB_Arbitrator => Mux359.IN4
iRGB_Arbitrator => Mux360.IN4
iRGB_Arbitrator => Mux361.IN4
iRGB_Arbitrator => Mux362.IN4
iRGB_Arbitrator => Mux363.IN4
iRGB_Arbitrator => Mux364.IN4
iRGB_Arbitrator => Mux365.IN4
iRGB_Arbitrator => Mux366.IN4
iRGB_Arbitrator => Mux367.IN4
iRGB_Arbitrator => Mux368.IN4
iRGB_Arbitrator => Mux369.IN4
iRGB_Arbitrator => Mux370.IN4
iRGB_Arbitrator => Mux371.IN4
iRGB_Arbitrator => Mux372.IN4
iRGB_Arbitrator => Mux373.IN4
iRGB_Arbitrator => Mux374.IN4
iRGB_Arbitrator => Mux375.IN4
iRGB_Arbitrator => Mux376.IN4
iRGB_Arbitrator => Mux377.IN4
iRGB_Arbitrator => Mux378.IN4
iRGB_Arbitrator => Mux379.IN4
iRGB_Arbitrator => Mux380.IN4
iRGB_Arbitrator => Mux381.IN4
iRGB_Arbitrator => Mux382.IN4
iRGB_Arbitrator => Mux383.IN4
iRGB_Arbitrator => Mux384.IN4
iRGB_Arbitrator => Mux385.IN4
iRGB_Arbitrator => Mux386.IN4
iRGB_Arbitrator => Mux387.IN4
iRGB_Arbitrator => Mux388.IN4
iRGB_Arbitrator => Mux389.IN4
iRGB_Arbitrator => Mux390.IN4
iRGB_Arbitrator => Mux391.IN4
iRGB_Arbitrator => Mux392.IN4
iRGB_Arbitrator => Mux393.IN4
iRGB_Arbitrator => Mux394.IN4
iRGB_Arbitrator => Mux395.IN4
iRGB_Arbitrator => Mux396.IN4
iRGB_Arbitrator => Mux397.IN4
iRGB_Arbitrator => Mux398.IN4
iRGB_Arbitrator => Mux399.IN4
iRGB_Arbitrator => Mux400.IN4
iRGB_Arbitrator => Mux401.IN4
iRGB_Arbitrator => Mux402.IN4
iRGB_Arbitrator => Mux403.IN4
iRGB_Arbitrator => Mux404.IN4
iRGB_Arbitrator => Mux405.IN4
iRGB_Arbitrator => Mux406.IN4
iRGB_Arbitrator => Mux407.IN4
iRGB_Arbitrator => Mux408.IN4
iRGB_Arbitrator => Mux409.IN4
iRGB_Arbitrator => Mux410.IN4
iRGB_Arbitrator => Mux411.IN4
iRGB_Arbitrator => Mux412.IN4
iRGB_Arbitrator => Mux413.IN4
iRGB_Arbitrator => Mux414.IN4
iRGB_Arbitrator => Mux415.IN4
iRGB_Arbitrator => Mux416.IN4
iRGB_Arbitrator => Mux417.IN4
iRGB_Arbitrator => Mux418.IN4
iRGB_Arbitrator => Mux419.IN4
iRGB_Arbitrator => Mux420.IN4
iRGB_Arbitrator => Mux421.IN4
iRGB_Arbitrator => Mux422.IN4
iRGB_Arbitrator => Mux423.IN4
iRGB_Arbitrator => Mux424.IN4
iRGB_Arbitrator => Mux425.IN4
iRGB_Arbitrator => Mux426.IN4
iRGB_Arbitrator => Mux427.IN4
iRGB_Arbitrator => Mux428.IN4
iRGB_Arbitrator => Mux429.IN4
iRGB_Arbitrator => Mux430.IN4
iRGB_Arbitrator => Mux431.IN4
iRGB_Arbitrator => Mux432.IN4
iRGB_Arbitrator => Mux433.IN4
iRGB_Arbitrator => Mux434.IN4
iRGB_Arbitrator => Mux435.IN4
iRGB_Arbitrator => Mux436.IN4
iRGB_Arbitrator => Mux437.IN4
iRGB_Arbitrator => Mux438.IN4
iRGB_Arbitrator => Mux439.IN4
iRGB_Arbitrator => Mux440.IN4
iRGB_Arbitrator => Mux441.IN4
iRGB_Arbitrator => Mux442.IN4
iRGB_Arbitrator => Mux443.IN4
iRGB_Arbitrator => Mux444.IN4
iRGB_Arbitrator => Mux445.IN4
iRGB_Arbitrator => Mux446.IN4
iRGB_Arbitrator => Mux447.IN4
iRGB_Arbitrator => Mux448.IN4
iRGB_Arbitrator => Mux449.IN4
iRGB_Arbitrator => Mux450.IN4
iRGB_Arbitrator => Mux451.IN4
iRGB_Arbitrator => Mux452.IN4
iRGB_Arbitrator => Mux453.IN4
iRGB_Arbitrator => Mux454.IN4
iRGB_Arbitrator => Mux455.IN4
iRGB_Arbitrator => Mux456.IN4
iRGB_Arbitrator => Mux457.IN4
iRGB_Arbitrator => Mux458.IN4
iRGB_Arbitrator => Mux459.IN4
iRGB_Arbitrator => Mux460.IN4
iRGB_Arbitrator => Mux461.IN4
iRGB_Arbitrator => Mux462.IN4
iRGB_Arbitrator => Mux463.IN4
iRGB_Arbitrator => Mux464.IN4
iRGB_Arbitrator => Mux465.IN4
iRGB_Arbitrator => Mux466.IN4
iRGB_Arbitrator => Mux467.IN4
iRGB_Arbitrator => Mux468.IN4
iRGB_Arbitrator => Mux469.IN4
iRGB_Arbitrator => Mux470.IN4
iRGB_Arbitrator => Mux471.IN4
iRGB_Arbitrator => Mux472.IN4
iRGB_Arbitrator => Mux473.IN4
iRGB_Arbitrator => Mux474.IN4
iRGB_Arbitrator => Mux475.IN4
iRGB_Arbitrator => Mux476.IN4
iRGB_Arbitrator => Mux477.IN4
iRGB_Arbitrator => Mux478.IN4
iRGB_Arbitrator => Mux479.IN4
iRGB_Arbitrator => Mux480.IN4
iRGB_Arbitrator => Mux481.IN4
iRGB_Arbitrator => Mux482.IN4
iRGB_Arbitrator => Mux483.IN4
iRGB_Arbitrator => Mux484.IN4
iRGB_Arbitrator => Mux485.IN4
iRGB_Arbitrator => Mux486.IN4
iRGB_Arbitrator => Mux487.IN4
iRGB_Arbitrator => Mux488.IN4
iRGB_Arbitrator => Mux489.IN4
iRGB_Arbitrator => Mux490.IN4
iRGB_Arbitrator => Mux491.IN4
iRGB_Arbitrator => Mux492.IN4
iRGB_Arbitrator => Mux493.IN4
iRGB_Arbitrator => Mux494.IN4
iRGB_Arbitrator => Mux495.IN4
iRGB_Arbitrator => Mux496.IN4
iRGB_Arbitrator => Mux497.IN4
iRGB_Arbitrator => Mux498.IN4
iRGB_Arbitrator => Mux499.IN4
iRGB_Arbitrator => Mux500.IN4
iRGB_Arbitrator => Mux501.IN4
iRGB_Arbitrator => Mux502.IN4
iRGB_Arbitrator => Mux503.IN4
iRGB_Arbitrator => Mux504.IN4
iRGB_Arbitrator => Mux505.IN4
iRGB_Arbitrator => Mux506.IN4
iRGB_Arbitrator => Mux507.IN4
iRGB_Arbitrator => Mux508.IN4
iRGB_Arbitrator => Mux509.IN4
iRGB_Arbitrator => Mux510.IN4
iRGB_Arbitrator => Mux511.IN4
iRGB_Arbitrator => Mux512.IN4
iRGB_Arbitrator => Mux513.IN4
iRGB_Arbitrator => Mux514.IN4
iRGB_Arbitrator => Mux515.IN4
iRGB_Arbitrator => Mux516.IN4
iRGB_Arbitrator => Mux517.IN4
iRGB_Arbitrator => Mux518.IN4
iRGB_Arbitrator => Mux519.IN4
iRGB_Arbitrator => Mux520.IN4
iRGB_Arbitrator => Mux521.IN4
iRGB_Arbitrator => Mux522.IN4
iRGB_Arbitrator => Mux523.IN4
iRGB_Arbitrator => Mux524.IN4
iRGB_Arbitrator => Mux525.IN4
iRGB_Arbitrator => Mux526.IN4
iRGB_Arbitrator => Mux527.IN4
iRGB_Arbitrator => Mux528.IN4
iRGB_Arbitrator => Mux529.IN4
iRGB_Arbitrator => Mux530.IN4
iRGB_Arbitrator => Mux531.IN4
iRGB_Arbitrator => Mux532.IN4
iRGB_Arbitrator => Mux533.IN4
iRGB_Arbitrator => Mux534.IN4
iRGB_Arbitrator => Mux535.IN4
iRGB_Arbitrator => Mux536.IN4
iRGB_Arbitrator => Mux537.IN4
iRGB_Arbitrator => Mux538.IN4
iRGB_Arbitrator => Mux539.IN4
iRGB_Arbitrator => Mux540.IN4
iRGB_Arbitrator => Mux541.IN4
iRGB_Arbitrator => Mux542.IN4
iRGB_Arbitrator => Mux543.IN4
iRGB_Arbitrator => Mux544.IN4
iRGB_Arbitrator => Mux545.IN4
iRGB_Arbitrator => Mux546.IN4
iRGB_Arbitrator => Mux547.IN4
iRGB_Arbitrator => Mux548.IN4
iRGB_Arbitrator => Mux549.IN4
iRGB_Arbitrator => Mux550.IN4
iRGB_Arbitrator => Mux551.IN4
iRGB_Arbitrator => Mux552.IN4
iRGB_Arbitrator => Mux553.IN4
iRGB_Arbitrator => Mux554.IN4
iRGB_Arbitrator => Mux555.IN4
iRGB_Arbitrator => Mux556.IN4
iRGB_Arbitrator => Mux557.IN4
iRGB_Arbitrator => Mux558.IN4
iRGB_Arbitrator => Mux559.IN4
iRGB_Arbitrator => Mux560.IN4
iRGB_Arbitrator => Mux561.IN4
iRGB_Arbitrator => Mux562.IN4
iRGB_Arbitrator => Mux563.IN4
iRGB_Arbitrator => Mux564.IN4
iRGB_Arbitrator => Mux565.IN4
iRGB_Arbitrator => Mux566.IN4
iRGB_Arbitrator => Mux567.IN4
iRGB_Arbitrator => Mux568.IN4
iRGB_Arbitrator => Mux569.IN4
iRGB_Arbitrator => Mux570.IN4
iRGB_Arbitrator => Mux571.IN4
iRGB_Arbitrator => Mux572.IN4
iRGB_Arbitrator => Mux573.IN4
iRGB_Arbitrator => Mux574.IN4
iRGB_Arbitrator => Mux575.IN4
iRGB_Arbitrator => Mux576.IN4
iRGB_Arbitrator => Mux577.IN4
iRGB_Arbitrator => Mux578.IN4
iRGB_Arbitrator => Mux579.IN4
iRGB_Arbitrator => Mux580.IN4
iRGB_Arbitrator => Mux581.IN4
iRGB_Arbitrator => Mux582.IN4
iRGB_Arbitrator => Mux583.IN4
iRGB_Arbitrator => Mux584.IN4
iRGB_Arbitrator => Mux585.IN4
iRGB_Arbitrator => Mux586.IN4
iRGB_Arbitrator => Mux587.IN4
iRGB_Arbitrator => Mux588.IN4
iRGB_Arbitrator => Mux589.IN4
iRGB_Arbitrator => Mux590.IN4
iRGB_Arbitrator => Mux591.IN4
iRGB_Arbitrator => Mux592.IN4
iRGB_Arbitrator => Mux593.IN4
iRGB_Arbitrator => Mux594.IN4
iRGB_Arbitrator => Mux595.IN4
iRGB_Arbitrator => Mux596.IN4
iRGB_Arbitrator => Mux597.IN4
iRGB_Arbitrator => Mux598.IN4
iRGB_Arbitrator => Mux599.IN4
iRGB_Arbitrator => Mux600.IN4
iRGB_Arbitrator => Mux601.IN4
iRGB_Arbitrator => Mux602.IN4
iRGB_Arbitrator => Mux603.IN4
iRGB_Arbitrator => Mux604.IN4
iRGB_Arbitrator => Mux605.IN4
iRGB_Arbitrator => Mux606.IN4
iRGB_Arbitrator => Mux607.IN4
iRGB_Arbitrator => Mux608.IN4
iRGB_Arbitrator => Mux609.IN4
iRGB_Arbitrator => Mux610.IN4
iRGB_Arbitrator => Mux611.IN4
iRGB_Arbitrator => Mux612.IN4
iRGB_Arbitrator => Mux613.IN4
iRGB_Arbitrator => Mux614.IN4
iRGB_Arbitrator => Mux615.IN4
iRGB_Arbitrator => Mux616.IN4
iRGB_Arbitrator => Mux617.IN4
iRGB_Arbitrator => Mux618.IN4
iRGB_Arbitrator => Mux619.IN4
iRGB_Arbitrator => Mux620.IN4
iRGB_Arbitrator => Mux621.IN4
iRGB_Arbitrator => Mux622.IN4
iRGB_Arbitrator => Mux623.IN4
iRGB_Arbitrator => Mux624.IN4
iRGB_Arbitrator => Mux625.IN4
iRGB_Arbitrator => Mux626.IN4
iRGB_Arbitrator => Mux627.IN4
iRGB_Arbitrator => Mux628.IN4
iRGB_Arbitrator => Mux629.IN4
iRGB_Arbitrator => Mux630.IN4
iRGB_Arbitrator => Mux631.IN4
iRGB_Arbitrator => Mux632.IN4
iRGB_Arbitrator => Mux633.IN4
iRGB_Arbitrator => Mux634.IN4
iRGB_Arbitrator => Mux635.IN4
iRGB_Arbitrator => Mux636.IN4
iRGB_Arbitrator => Mux637.IN4
iRGB_Arbitrator => Mux638.IN4
iRGB_Arbitrator => Mux639.IN4
iRGB_Arbitrator => Mux640.IN4
iRGB_Arbitrator => Mux641.IN4
iRGB_Arbitrator => Mux642.IN4
iRGB_Arbitrator => Mux643.IN4
iRGB_Arbitrator => Mux644.IN4
iRGB_Arbitrator => Mux645.IN4
iRGB_Arbitrator => Mux646.IN4
iRGB_Arbitrator => Mux647.IN4
iRGB_Arbitrator => Mux648.IN4
iRGB_Arbitrator => Mux649.IN4
iRGB_Arbitrator => Mux650.IN4
iRGB_Arbitrator => Mux651.IN4
iRGB_Arbitrator => Mux652.IN4
iRGB_Arbitrator => Mux653.IN4
iRGB_Arbitrator => Mux654.IN4
iRGB_Arbitrator => Mux655.IN4
iRGB_Arbitrator => Mux656.IN4
iRGB_Arbitrator => Mux657.IN4
iRGB_Arbitrator => Mux658.IN4
iRGB_Arbitrator => Mux659.IN4
iRGB_Arbitrator => Mux660.IN4
iRGB_Arbitrator => Mux661.IN4
iRGB_Arbitrator => Mux662.IN4
iRGB_Arbitrator => Mux663.IN4
iRGB_Arbitrator => Mux664.IN4
iRGB_Arbitrator => Mux665.IN4
iRGB_Arbitrator => Mux666.IN4
iRGB_Arbitrator => Mux667.IN4
iRGB_Arbitrator => Mux668.IN4
iRGB_Arbitrator => Mux669.IN4
iRGB_Arbitrator => Mux670.IN4
iRGB_Arbitrator => Mux671.IN4
iRGB_Arbitrator => Mux672.IN4
iRGB_Arbitrator => Mux673.IN4
iRGB_Arbitrator => Mux674.IN4
iRGB_Arbitrator => Mux675.IN4
iHistogram_SW => Mux0.IN4
iHistogram_SW => Mux1.IN4
iHistogram_SW => Mux2.IN4
iHistogram_SW => Mux3.IN4
iHistogram_SW => Mux4.IN4
iHistogram_SW => Mux5.IN4
iHistogram_SW => Mux6.IN4
iHistogram_SW => Mux7.IN4
iHistogram_SW => Mux8.IN4
iHistogram_SW => Mux9.IN4
iHistogram_SW => Mux10.IN4
iHistogram_SW => Mux11.IN4
iHistogram_SW => Mux12.IN4
iHistogram_SW => Mux13.IN4
iHistogram_SW => Mux14.IN4
iHistogram_SW => Mux15.IN4
iHistogram_SW => Mux16.IN4
iHistogram_SW => Mux17.IN4
iHistogram_SW => Mux18.IN4
iHistogram_SW => Mux19.IN4
iHistogram_SW => Mux20.IN4
iHistogram_SW => Mux21.IN4
iHistogram_SW => Mux22.IN4
iHistogram_SW => Mux23.IN4
iHistogram_SW => Mux24.IN4
iHistogram_SW => Mux25.IN4
iHistogram_SW => Mux26.IN4
iHistogram_SW => Mux27.IN4
iHistogram_SW => Mux28.IN4
iHistogram_SW => Mux29.IN4
iHistogram_SW => Mux30.IN4
iHistogram_SW => Mux31.IN4
iHistogram_SW => Mux32.IN4
iHistogram_SW => Mux33.IN4
iHistogram_SW => Mux34.IN4
iHistogram_SW => Mux35.IN4
iHistogram_SW => Mux36.IN5
iHistogram_SW => Mux37.IN5
iHistogram_SW => Mux38.IN5
iHistogram_SW => Mux39.IN5
iHistogram_SW => Mux40.IN5
iHistogram_SW => Mux41.IN5
iHistogram_SW => Mux42.IN5
iHistogram_SW => Mux43.IN5
iHistogram_SW => Mux44.IN5
iHistogram_SW => Mux45.IN5
iHistogram_SW => Mux46.IN5
iHistogram_SW => Mux47.IN5
iHistogram_SW => Mux48.IN5
iHistogram_SW => Mux49.IN5
iHistogram_SW => Mux50.IN5
iHistogram_SW => Mux51.IN5
iHistogram_SW => Mux52.IN5
iHistogram_SW => Mux53.IN5
iHistogram_SW => Mux54.IN5
iHistogram_SW => Mux55.IN5
iHistogram_SW => Mux56.IN5
iHistogram_SW => Mux57.IN5
iHistogram_SW => Mux58.IN5
iHistogram_SW => Mux59.IN5
iHistogram_SW => Mux60.IN5
iHistogram_SW => Mux61.IN5
iHistogram_SW => Mux62.IN5
iHistogram_SW => Mux63.IN5
iHistogram_SW => Mux64.IN5
iHistogram_SW => Mux65.IN5
iHistogram_SW => Mux66.IN5
iHistogram_SW => Mux67.IN5
iHistogram_SW => Mux68.IN5
iHistogram_SW => Mux69.IN5
iHistogram_SW => Mux70.IN5
iHistogram_SW => Mux71.IN5
iHistogram_SW => Mux72.IN5
iHistogram_SW => Mux73.IN5
iHistogram_SW => Mux74.IN5
iHistogram_SW => Mux75.IN5
iHistogram_SW => Mux76.IN5
iHistogram_SW => Mux77.IN5
iHistogram_SW => Mux78.IN5
iHistogram_SW => Mux79.IN5
iHistogram_SW => Mux80.IN5
iHistogram_SW => Mux81.IN5
iHistogram_SW => Mux82.IN5
iHistogram_SW => Mux83.IN5
iHistogram_SW => Mux84.IN5
iHistogram_SW => Mux85.IN5
iHistogram_SW => Mux86.IN5
iHistogram_SW => Mux87.IN5
iHistogram_SW => Mux88.IN5
iHistogram_SW => Mux89.IN5
iHistogram_SW => Mux90.IN5
iHistogram_SW => Mux91.IN5
iHistogram_SW => Mux92.IN5
iHistogram_SW => Mux93.IN5
iHistogram_SW => Mux94.IN5
iHistogram_SW => Mux95.IN5
iHistogram_SW => Mux96.IN5
iHistogram_SW => Mux97.IN5
iHistogram_SW => Mux98.IN5
iHistogram_SW => Mux99.IN5
iHistogram_SW => Mux100.IN5
iHistogram_SW => Mux101.IN5
iHistogram_SW => Mux102.IN5
iHistogram_SW => Mux103.IN5
iHistogram_SW => Mux104.IN5
iHistogram_SW => Mux105.IN5
iHistogram_SW => Mux106.IN5
iHistogram_SW => Mux107.IN5
iHistogram_SW => Mux108.IN5
iHistogram_SW => Mux109.IN5
iHistogram_SW => Mux110.IN5
iHistogram_SW => Mux111.IN5
iHistogram_SW => Mux112.IN5
iHistogram_SW => Mux113.IN5
iHistogram_SW => Mux114.IN5
iHistogram_SW => Mux115.IN5
iHistogram_SW => Mux116.IN5
iHistogram_SW => Mux117.IN5
iHistogram_SW => Mux118.IN5
iHistogram_SW => Mux119.IN5
iHistogram_SW => Mux120.IN5
iHistogram_SW => Mux121.IN5
iHistogram_SW => Mux122.IN5
iHistogram_SW => Mux123.IN5
iHistogram_SW => Mux124.IN5
iHistogram_SW => Mux125.IN5
iHistogram_SW => Mux126.IN5
iHistogram_SW => Mux127.IN5
iHistogram_SW => Mux128.IN5
iHistogram_SW => Mux129.IN5
iHistogram_SW => Mux130.IN5
iHistogram_SW => Mux131.IN5
iHistogram_SW => Mux132.IN5
iHistogram_SW => Mux133.IN5
iHistogram_SW => Mux134.IN5
iHistogram_SW => Mux135.IN5
iHistogram_SW => Mux136.IN5
iHistogram_SW => Mux137.IN5
iHistogram_SW => Mux138.IN5
iHistogram_SW => Mux139.IN5
iHistogram_SW => Mux140.IN5
iHistogram_SW => Mux141.IN5
iHistogram_SW => Mux142.IN5
iHistogram_SW => Mux143.IN5
iHistogram_SW => Mux144.IN5
iHistogram_SW => Mux145.IN5
iHistogram_SW => Mux146.IN5
iHistogram_SW => Mux147.IN5
iHistogram_SW => Mux148.IN5
iHistogram_SW => Mux149.IN5
iHistogram_SW => Mux150.IN5
iHistogram_SW => Mux151.IN5
iHistogram_SW => Mux152.IN5
iHistogram_SW => Mux153.IN5
iHistogram_SW => Mux154.IN5
iHistogram_SW => Mux155.IN5
iHistogram_SW => Mux156.IN5
iHistogram_SW => Mux157.IN5
iHistogram_SW => Mux158.IN5
iHistogram_SW => Mux159.IN5
iHistogram_SW => Mux160.IN5
iHistogram_SW => Mux161.IN5
iHistogram_SW => Mux162.IN5
iHistogram_SW => Mux163.IN5
iHistogram_SW => Mux164.IN5
iHistogram_SW => Mux165.IN5
iHistogram_SW => Mux166.IN5
iHistogram_SW => Mux167.IN5
iHistogram_SW => Mux168.IN5
iHistogram_SW => Mux169.IN5
iHistogram_SW => Mux170.IN5
iHistogram_SW => Mux171.IN5
iHistogram_SW => Mux172.IN5
iHistogram_SW => Mux173.IN5
iHistogram_SW => Mux174.IN5
iHistogram_SW => Mux175.IN5
iHistogram_SW => Mux176.IN5
iHistogram_SW => Mux177.IN5
iHistogram_SW => Mux178.IN5
iHistogram_SW => Mux179.IN5
iHistogram_SW => Mux180.IN5
iHistogram_SW => Mux181.IN5
iHistogram_SW => Mux182.IN5
iHistogram_SW => Mux183.IN5
iHistogram_SW => Mux184.IN5
iHistogram_SW => Mux185.IN5
iHistogram_SW => Mux186.IN5
iHistogram_SW => Mux187.IN5
iHistogram_SW => Mux188.IN5
iHistogram_SW => Mux189.IN5
iHistogram_SW => Mux190.IN5
iHistogram_SW => Mux191.IN5
iHistogram_SW => Mux192.IN5
iHistogram_SW => Mux193.IN5
iHistogram_SW => Mux194.IN5
iHistogram_SW => Mux195.IN5
iHistogram_SW => Mux196.IN5
iHistogram_SW => Mux197.IN5
iHistogram_SW => Mux198.IN5
iHistogram_SW => Mux199.IN5
iHistogram_SW => Mux200.IN5
iHistogram_SW => Mux201.IN5
iHistogram_SW => Mux202.IN5
iHistogram_SW => Mux203.IN5
iHistogram_SW => Mux204.IN5
iHistogram_SW => Mux205.IN5
iHistogram_SW => Mux206.IN5
iHistogram_SW => Mux207.IN5
iHistogram_SW => Mux208.IN5
iHistogram_SW => Mux209.IN5
iHistogram_SW => Mux210.IN5
iHistogram_SW => Mux211.IN5
iHistogram_SW => Mux212.IN5
iHistogram_SW => Mux213.IN5
iHistogram_SW => Mux214.IN5
iHistogram_SW => Mux215.IN5
iHistogram_SW => Mux216.IN5
iHistogram_SW => Mux217.IN5
iHistogram_SW => Mux218.IN5
iHistogram_SW => Mux219.IN5
iHistogram_SW => Mux220.IN5
iHistogram_SW => Mux221.IN5
iHistogram_SW => Mux222.IN5
iHistogram_SW => Mux223.IN5
iHistogram_SW => Mux224.IN5
iHistogram_SW => Mux225.IN5
iHistogram_SW => Mux226.IN5
iHistogram_SW => Mux227.IN5
iHistogram_SW => Mux228.IN5
iHistogram_SW => Mux229.IN5
iHistogram_SW => Mux230.IN5
iHistogram_SW => Mux231.IN5
iHistogram_SW => Mux232.IN5
iHistogram_SW => Mux233.IN5
iHistogram_SW => Mux234.IN5
iHistogram_SW => Mux235.IN5
iHistogram_SW => Mux236.IN5
iHistogram_SW => Mux237.IN5
iHistogram_SW => Mux238.IN5
iHistogram_SW => Mux239.IN5
iHistogram_SW => Mux240.IN5
iHistogram_SW => Mux241.IN5
iHistogram_SW => Mux242.IN5
iHistogram_SW => Mux243.IN5
iHistogram_SW => Mux244.IN5
iHistogram_SW => Mux245.IN5
iHistogram_SW => Mux246.IN5
iHistogram_SW => Mux247.IN5
iHistogram_SW => Mux248.IN5
iHistogram_SW => Mux249.IN5
iHistogram_SW => Mux250.IN5
iHistogram_SW => Mux251.IN5
iHistogram_SW => Mux252.IN5
iHistogram_SW => Mux253.IN5
iHistogram_SW => Mux254.IN5
iHistogram_SW => Mux255.IN5
iHistogram_SW => Mux256.IN5
iHistogram_SW => Mux257.IN5
iHistogram_SW => Mux258.IN5
iHistogram_SW => Mux259.IN5
iHistogram_SW => Mux260.IN5
iHistogram_SW => Mux261.IN5
iHistogram_SW => Mux262.IN5
iHistogram_SW => Mux263.IN5
iHistogram_SW => Mux264.IN5
iHistogram_SW => Mux265.IN5
iHistogram_SW => Mux266.IN5
iHistogram_SW => Mux267.IN5
iHistogram_SW => Mux268.IN5
iHistogram_SW => Mux269.IN5
iHistogram_SW => Mux270.IN5
iHistogram_SW => Mux271.IN5
iHistogram_SW => Mux272.IN5
iHistogram_SW => Mux273.IN5
iHistogram_SW => Mux274.IN5
iHistogram_SW => Mux275.IN5
iHistogram_SW => Mux276.IN5
iHistogram_SW => Mux277.IN5
iHistogram_SW => Mux278.IN5
iHistogram_SW => Mux279.IN5
iHistogram_SW => Mux280.IN5
iHistogram_SW => Mux281.IN5
iHistogram_SW => Mux282.IN5
iHistogram_SW => Mux283.IN5
iHistogram_SW => Mux284.IN5
iHistogram_SW => Mux285.IN5
iHistogram_SW => Mux286.IN5
iHistogram_SW => Mux287.IN5
iHistogram_SW => Mux288.IN5
iHistogram_SW => Mux289.IN5
iHistogram_SW => Mux290.IN5
iHistogram_SW => Mux291.IN5
iHistogram_SW => Mux292.IN5
iHistogram_SW => Mux293.IN5
iHistogram_SW => Mux294.IN5
iHistogram_SW => Mux295.IN5
iHistogram_SW => Mux296.IN5
iHistogram_SW => Mux297.IN5
iHistogram_SW => Mux298.IN5
iHistogram_SW => Mux299.IN5
iHistogram_SW => Mux300.IN5
iHistogram_SW => Mux301.IN5
iHistogram_SW => Mux302.IN5
iHistogram_SW => Mux303.IN5
iHistogram_SW => Mux304.IN5
iHistogram_SW => Mux305.IN5
iHistogram_SW => Mux306.IN5
iHistogram_SW => Mux307.IN5
iHistogram_SW => Mux308.IN5
iHistogram_SW => Mux309.IN5
iHistogram_SW => Mux310.IN5
iHistogram_SW => Mux311.IN5
iHistogram_SW => Mux312.IN5
iHistogram_SW => Mux313.IN5
iHistogram_SW => Mux314.IN5
iHistogram_SW => Mux315.IN5
iHistogram_SW => Mux316.IN5
iHistogram_SW => Mux317.IN5
iHistogram_SW => Mux318.IN5
iHistogram_SW => Mux319.IN5
iHistogram_SW => Mux320.IN5
iHistogram_SW => Mux321.IN5
iHistogram_SW => Mux322.IN5
iHistogram_SW => Mux323.IN5
iHistogram_SW => Mux324.IN5
iHistogram_SW => Mux325.IN5
iHistogram_SW => Mux326.IN5
iHistogram_SW => Mux327.IN5
iHistogram_SW => Mux328.IN5
iHistogram_SW => Mux329.IN5
iHistogram_SW => Mux330.IN5
iHistogram_SW => Mux331.IN5
iHistogram_SW => Mux332.IN5
iHistogram_SW => Mux333.IN5
iHistogram_SW => Mux334.IN5
iHistogram_SW => Mux335.IN5
iHistogram_SW => Mux336.IN5
iHistogram_SW => Mux337.IN5
iHistogram_SW => Mux338.IN5
iHistogram_SW => Mux339.IN5
iHistogram_SW => Mux340.IN5
iHistogram_SW => Mux341.IN5
iHistogram_SW => Mux342.IN5
iHistogram_SW => Mux343.IN5
iHistogram_SW => Mux344.IN5
iHistogram_SW => Mux345.IN5
iHistogram_SW => Mux346.IN5
iHistogram_SW => Mux347.IN5
iHistogram_SW => Mux348.IN5
iHistogram_SW => Mux349.IN5
iHistogram_SW => Mux350.IN5
iHistogram_SW => Mux351.IN5
iHistogram_SW => Mux352.IN5
iHistogram_SW => Mux353.IN5
iHistogram_SW => Mux354.IN5
iHistogram_SW => Mux355.IN5
iHistogram_SW => Mux356.IN5
iHistogram_SW => Mux357.IN5
iHistogram_SW => Mux358.IN5
iHistogram_SW => Mux359.IN5
iHistogram_SW => Mux360.IN5
iHistogram_SW => Mux361.IN5
iHistogram_SW => Mux362.IN5
iHistogram_SW => Mux363.IN5
iHistogram_SW => Mux364.IN5
iHistogram_SW => Mux365.IN5
iHistogram_SW => Mux366.IN5
iHistogram_SW => Mux367.IN5
iHistogram_SW => Mux368.IN5
iHistogram_SW => Mux369.IN5
iHistogram_SW => Mux370.IN5
iHistogram_SW => Mux371.IN5
iHistogram_SW => Mux372.IN5
iHistogram_SW => Mux373.IN5
iHistogram_SW => Mux374.IN5
iHistogram_SW => Mux375.IN5
iHistogram_SW => Mux376.IN5
iHistogram_SW => Mux377.IN5
iHistogram_SW => Mux378.IN5
iHistogram_SW => Mux379.IN5
iHistogram_SW => Mux380.IN5
iHistogram_SW => Mux381.IN5
iHistogram_SW => Mux382.IN5
iHistogram_SW => Mux383.IN5
iHistogram_SW => Mux384.IN5
iHistogram_SW => Mux385.IN5
iHistogram_SW => Mux386.IN5
iHistogram_SW => Mux387.IN5
iHistogram_SW => Mux388.IN5
iHistogram_SW => Mux389.IN5
iHistogram_SW => Mux390.IN5
iHistogram_SW => Mux391.IN5
iHistogram_SW => Mux392.IN5
iHistogram_SW => Mux393.IN5
iHistogram_SW => Mux394.IN5
iHistogram_SW => Mux395.IN5
iHistogram_SW => Mux396.IN5
iHistogram_SW => Mux397.IN5
iHistogram_SW => Mux398.IN5
iHistogram_SW => Mux399.IN5
iHistogram_SW => Mux400.IN5
iHistogram_SW => Mux401.IN5
iHistogram_SW => Mux402.IN5
iHistogram_SW => Mux403.IN5
iHistogram_SW => Mux404.IN5
iHistogram_SW => Mux405.IN5
iHistogram_SW => Mux406.IN5
iHistogram_SW => Mux407.IN5
iHistogram_SW => Mux408.IN5
iHistogram_SW => Mux409.IN5
iHistogram_SW => Mux410.IN5
iHistogram_SW => Mux411.IN5
iHistogram_SW => Mux412.IN5
iHistogram_SW => Mux413.IN5
iHistogram_SW => Mux414.IN5
iHistogram_SW => Mux415.IN5
iHistogram_SW => Mux416.IN5
iHistogram_SW => Mux417.IN5
iHistogram_SW => Mux418.IN5
iHistogram_SW => Mux419.IN5
iHistogram_SW => Mux420.IN5
iHistogram_SW => Mux421.IN5
iHistogram_SW => Mux422.IN5
iHistogram_SW => Mux423.IN5
iHistogram_SW => Mux424.IN5
iHistogram_SW => Mux425.IN5
iHistogram_SW => Mux426.IN5
iHistogram_SW => Mux427.IN5
iHistogram_SW => Mux428.IN5
iHistogram_SW => Mux429.IN5
iHistogram_SW => Mux430.IN5
iHistogram_SW => Mux431.IN5
iHistogram_SW => Mux432.IN5
iHistogram_SW => Mux433.IN5
iHistogram_SW => Mux434.IN5
iHistogram_SW => Mux435.IN5
iHistogram_SW => Mux436.IN5
iHistogram_SW => Mux437.IN5
iHistogram_SW => Mux438.IN5
iHistogram_SW => Mux439.IN5
iHistogram_SW => Mux440.IN5
iHistogram_SW => Mux441.IN5
iHistogram_SW => Mux442.IN5
iHistogram_SW => Mux443.IN5
iHistogram_SW => Mux444.IN5
iHistogram_SW => Mux445.IN5
iHistogram_SW => Mux446.IN5
iHistogram_SW => Mux447.IN5
iHistogram_SW => Mux448.IN5
iHistogram_SW => Mux449.IN5
iHistogram_SW => Mux450.IN5
iHistogram_SW => Mux451.IN5
iHistogram_SW => Mux452.IN5
iHistogram_SW => Mux453.IN5
iHistogram_SW => Mux454.IN5
iHistogram_SW => Mux455.IN5
iHistogram_SW => Mux456.IN5
iHistogram_SW => Mux457.IN5
iHistogram_SW => Mux458.IN5
iHistogram_SW => Mux459.IN5
iHistogram_SW => Mux460.IN5
iHistogram_SW => Mux461.IN5
iHistogram_SW => Mux462.IN5
iHistogram_SW => Mux463.IN5
iHistogram_SW => Mux464.IN5
iHistogram_SW => Mux465.IN5
iHistogram_SW => Mux466.IN5
iHistogram_SW => Mux467.IN5
iHistogram_SW => Mux468.IN5
iHistogram_SW => Mux469.IN5
iHistogram_SW => Mux470.IN5
iHistogram_SW => Mux471.IN5
iHistogram_SW => Mux472.IN5
iHistogram_SW => Mux473.IN5
iHistogram_SW => Mux474.IN5
iHistogram_SW => Mux475.IN5
iHistogram_SW => Mux476.IN5
iHistogram_SW => Mux477.IN5
iHistogram_SW => Mux478.IN5
iHistogram_SW => Mux479.IN5
iHistogram_SW => Mux480.IN5
iHistogram_SW => Mux481.IN5
iHistogram_SW => Mux482.IN5
iHistogram_SW => Mux483.IN5
iHistogram_SW => Mux484.IN5
iHistogram_SW => Mux485.IN5
iHistogram_SW => Mux486.IN5
iHistogram_SW => Mux487.IN5
iHistogram_SW => Mux488.IN5
iHistogram_SW => Mux489.IN5
iHistogram_SW => Mux490.IN5
iHistogram_SW => Mux491.IN5
iHistogram_SW => Mux492.IN5
iHistogram_SW => Mux493.IN5
iHistogram_SW => Mux494.IN5
iHistogram_SW => Mux495.IN5
iHistogram_SW => Mux496.IN5
iHistogram_SW => Mux497.IN5
iHistogram_SW => Mux498.IN5
iHistogram_SW => Mux499.IN5
iHistogram_SW => Mux500.IN5
iHistogram_SW => Mux501.IN5
iHistogram_SW => Mux502.IN5
iHistogram_SW => Mux503.IN5
iHistogram_SW => Mux504.IN5
iHistogram_SW => Mux505.IN5
iHistogram_SW => Mux506.IN5
iHistogram_SW => Mux507.IN5
iHistogram_SW => Mux508.IN5
iHistogram_SW => Mux509.IN5
iHistogram_SW => Mux510.IN5
iHistogram_SW => Mux511.IN5
iHistogram_SW => Mux512.IN5
iHistogram_SW => Mux513.IN5
iHistogram_SW => Mux514.IN5
iHistogram_SW => Mux515.IN5
iHistogram_SW => Mux516.IN5
iHistogram_SW => Mux517.IN5
iHistogram_SW => Mux518.IN5
iHistogram_SW => Mux519.IN5
iHistogram_SW => Mux520.IN5
iHistogram_SW => Mux521.IN5
iHistogram_SW => Mux522.IN5
iHistogram_SW => Mux523.IN5
iHistogram_SW => Mux524.IN5
iHistogram_SW => Mux525.IN5
iHistogram_SW => Mux526.IN5
iHistogram_SW => Mux527.IN5
iHistogram_SW => Mux528.IN5
iHistogram_SW => Mux529.IN5
iHistogram_SW => Mux530.IN5
iHistogram_SW => Mux531.IN5
iHistogram_SW => Mux532.IN5
iHistogram_SW => Mux533.IN5
iHistogram_SW => Mux534.IN5
iHistogram_SW => Mux535.IN5
iHistogram_SW => Mux536.IN5
iHistogram_SW => Mux537.IN5
iHistogram_SW => Mux538.IN5
iHistogram_SW => Mux539.IN5
iHistogram_SW => Mux540.IN5
iHistogram_SW => Mux541.IN5
iHistogram_SW => Mux542.IN5
iHistogram_SW => Mux543.IN5
iHistogram_SW => Mux544.IN5
iHistogram_SW => Mux545.IN5
iHistogram_SW => Mux546.IN5
iHistogram_SW => Mux547.IN5
iHistogram_SW => Mux548.IN5
iHistogram_SW => Mux549.IN5
iHistogram_SW => Mux550.IN5
iHistogram_SW => Mux551.IN5
iHistogram_SW => Mux552.IN5
iHistogram_SW => Mux553.IN5
iHistogram_SW => Mux554.IN5
iHistogram_SW => Mux555.IN5
iHistogram_SW => Mux556.IN5
iHistogram_SW => Mux557.IN5
iHistogram_SW => Mux558.IN5
iHistogram_SW => Mux559.IN5
iHistogram_SW => Mux560.IN5
iHistogram_SW => Mux561.IN5
iHistogram_SW => Mux562.IN5
iHistogram_SW => Mux563.IN5
iHistogram_SW => Mux564.IN5
iHistogram_SW => Mux565.IN5
iHistogram_SW => Mux566.IN5
iHistogram_SW => Mux567.IN5
iHistogram_SW => Mux568.IN5
iHistogram_SW => Mux569.IN5
iHistogram_SW => Mux570.IN5
iHistogram_SW => Mux571.IN5
iHistogram_SW => Mux572.IN5
iHistogram_SW => Mux573.IN5
iHistogram_SW => Mux574.IN5
iHistogram_SW => Mux575.IN5
iHistogram_SW => Mux576.IN5
iHistogram_SW => Mux577.IN5
iHistogram_SW => Mux578.IN5
iHistogram_SW => Mux579.IN5
iHistogram_SW => Mux580.IN5
iHistogram_SW => Mux581.IN5
iHistogram_SW => Mux582.IN5
iHistogram_SW => Mux583.IN5
iHistogram_SW => Mux584.IN5
iHistogram_SW => Mux585.IN5
iHistogram_SW => Mux586.IN5
iHistogram_SW => Mux587.IN5
iHistogram_SW => Mux588.IN5
iHistogram_SW => Mux589.IN5
iHistogram_SW => Mux590.IN5
iHistogram_SW => Mux591.IN5
iHistogram_SW => Mux592.IN5
iHistogram_SW => Mux593.IN5
iHistogram_SW => Mux594.IN5
iHistogram_SW => Mux595.IN5
iHistogram_SW => Mux596.IN5
iHistogram_SW => Mux597.IN5
iHistogram_SW => Mux598.IN5
iHistogram_SW => Mux599.IN5
iHistogram_SW => Mux600.IN5
iHistogram_SW => Mux601.IN5
iHistogram_SW => Mux602.IN5
iHistogram_SW => Mux603.IN5
iHistogram_SW => Mux604.IN5
iHistogram_SW => Mux605.IN5
iHistogram_SW => Mux606.IN5
iHistogram_SW => Mux607.IN5
iHistogram_SW => Mux608.IN5
iHistogram_SW => Mux609.IN5
iHistogram_SW => Mux610.IN5
iHistogram_SW => Mux611.IN5
iHistogram_SW => Mux612.IN5
iHistogram_SW => Mux613.IN5
iHistogram_SW => Mux614.IN5
iHistogram_SW => Mux615.IN5
iHistogram_SW => Mux616.IN5
iHistogram_SW => Mux617.IN5
iHistogram_SW => Mux618.IN5
iHistogram_SW => Mux619.IN5
iHistogram_SW => Mux620.IN5
iHistogram_SW => Mux621.IN5
iHistogram_SW => Mux622.IN5
iHistogram_SW => Mux623.IN5
iHistogram_SW => Mux624.IN5
iHistogram_SW => Mux625.IN5
iHistogram_SW => Mux626.IN5
iHistogram_SW => Mux627.IN5
iHistogram_SW => Mux628.IN5
iHistogram_SW => Mux629.IN5
iHistogram_SW => Mux630.IN5
iHistogram_SW => Mux631.IN5
iHistogram_SW => Mux632.IN5
iHistogram_SW => Mux633.IN5
iHistogram_SW => Mux634.IN5
iHistogram_SW => Mux635.IN5
iHistogram_SW => Mux636.IN5
iHistogram_SW => Mux637.IN5
iHistogram_SW => Mux638.IN5
iHistogram_SW => Mux639.IN5
iHistogram_SW => Mux640.IN5
iHistogram_SW => Mux641.IN5
iHistogram_SW => Mux642.IN5
iHistogram_SW => Mux643.IN5
iHistogram_SW => Mux644.IN5
iHistogram_SW => Mux645.IN5
iHistogram_SW => Mux646.IN5
iHistogram_SW => Mux647.IN5
iHistogram_SW => Mux648.IN5
iHistogram_SW => Mux649.IN5
iHistogram_SW => Mux650.IN5
iHistogram_SW => Mux651.IN5
iHistogram_SW => Mux652.IN5
iHistogram_SW => Mux653.IN5
iHistogram_SW => Mux654.IN5
iHistogram_SW => Mux655.IN5
iHistogram_SW => Mux656.IN5
iHistogram_SW => Mux657.IN5
iHistogram_SW => Mux658.IN5
iHistogram_SW => Mux659.IN5
iHistogram_SW => Mux660.IN5
iHistogram_SW => Mux661.IN5
iHistogram_SW => Mux662.IN5
iHistogram_SW => Mux663.IN5
iHistogram_SW => Mux664.IN5
iHistogram_SW => Mux665.IN5
iHistogram_SW => Mux666.IN5
iHistogram_SW => Mux667.IN5
iHistogram_SW => Mux668.IN5
iHistogram_SW => Mux669.IN5
iHistogram_SW => Mux670.IN5
iHistogram_SW => Mux671.IN5
iHistogram_SW => Mux672.IN5
iHistogram_SW => Mux673.IN5
iHistogram_SW => Mux674.IN5
iHistogram_SW => Mux675.IN5
iEntropy_SW => MAGIC:u1.iEntropy_SW


|DE1_D5M|RAW2RGB:u4|Line_Buffer:u0
clken => clken.IN1
clock => clock.IN1
shiftin[0] => shiftin[0].IN1
shiftin[1] => shiftin[1].IN1
shiftin[2] => shiftin[2].IN1
shiftin[3] => shiftin[3].IN1
shiftin[4] => shiftin[4].IN1
shiftin[5] => shiftin[5].IN1
shiftin[6] => shiftin[6].IN1
shiftin[7] => shiftin[7].IN1
shiftin[8] => shiftin[8].IN1
shiftin[9] => shiftin[9].IN1
shiftin[10] => shiftin[10].IN1
shiftin[11] => shiftin[11].IN1
shiftout[0] <= altshift_taps:altshift_taps_component.shiftout
shiftout[1] <= altshift_taps:altshift_taps_component.shiftout
shiftout[2] <= altshift_taps:altshift_taps_component.shiftout
shiftout[3] <= altshift_taps:altshift_taps_component.shiftout
shiftout[4] <= altshift_taps:altshift_taps_component.shiftout
shiftout[5] <= altshift_taps:altshift_taps_component.shiftout
shiftout[6] <= altshift_taps:altshift_taps_component.shiftout
shiftout[7] <= altshift_taps:altshift_taps_component.shiftout
shiftout[8] <= altshift_taps:altshift_taps_component.shiftout
shiftout[9] <= altshift_taps:altshift_taps_component.shiftout
shiftout[10] <= altshift_taps:altshift_taps_component.shiftout
shiftout[11] <= altshift_taps:altshift_taps_component.shiftout
taps0x[0] <= altshift_taps:altshift_taps_component.taps
taps0x[1] <= altshift_taps:altshift_taps_component.taps
taps0x[2] <= altshift_taps:altshift_taps_component.taps
taps0x[3] <= altshift_taps:altshift_taps_component.taps
taps0x[4] <= altshift_taps:altshift_taps_component.taps
taps0x[5] <= altshift_taps:altshift_taps_component.taps
taps0x[6] <= altshift_taps:altshift_taps_component.taps
taps0x[7] <= altshift_taps:altshift_taps_component.taps
taps0x[8] <= altshift_taps:altshift_taps_component.taps
taps0x[9] <= altshift_taps:altshift_taps_component.taps
taps0x[10] <= altshift_taps:altshift_taps_component.taps
taps0x[11] <= altshift_taps:altshift_taps_component.taps
taps1x[0] <= altshift_taps:altshift_taps_component.taps
taps1x[1] <= altshift_taps:altshift_taps_component.taps
taps1x[2] <= altshift_taps:altshift_taps_component.taps
taps1x[3] <= altshift_taps:altshift_taps_component.taps
taps1x[4] <= altshift_taps:altshift_taps_component.taps
taps1x[5] <= altshift_taps:altshift_taps_component.taps
taps1x[6] <= altshift_taps:altshift_taps_component.taps
taps1x[7] <= altshift_taps:altshift_taps_component.taps
taps1x[8] <= altshift_taps:altshift_taps_component.taps
taps1x[9] <= altshift_taps:altshift_taps_component.taps
taps1x[10] <= altshift_taps:altshift_taps_component.taps
taps1x[11] <= altshift_taps:altshift_taps_component.taps


|DE1_D5M|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component
shiftin[0] => shift_taps_ikn:auto_generated.shiftin[0]
shiftin[1] => shift_taps_ikn:auto_generated.shiftin[1]
shiftin[2] => shift_taps_ikn:auto_generated.shiftin[2]
shiftin[3] => shift_taps_ikn:auto_generated.shiftin[3]
shiftin[4] => shift_taps_ikn:auto_generated.shiftin[4]
shiftin[5] => shift_taps_ikn:auto_generated.shiftin[5]
shiftin[6] => shift_taps_ikn:auto_generated.shiftin[6]
shiftin[7] => shift_taps_ikn:auto_generated.shiftin[7]
shiftin[8] => shift_taps_ikn:auto_generated.shiftin[8]
shiftin[9] => shift_taps_ikn:auto_generated.shiftin[9]
shiftin[10] => shift_taps_ikn:auto_generated.shiftin[10]
shiftin[11] => shift_taps_ikn:auto_generated.shiftin[11]
clock => shift_taps_ikn:auto_generated.clock
clken => shift_taps_ikn:auto_generated.clken
shiftout[0] <= shift_taps_ikn:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_ikn:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_ikn:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_ikn:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_ikn:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_ikn:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_ikn:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_ikn:auto_generated.shiftout[7]
shiftout[8] <= shift_taps_ikn:auto_generated.shiftout[8]
shiftout[9] <= shift_taps_ikn:auto_generated.shiftout[9]
shiftout[10] <= shift_taps_ikn:auto_generated.shiftout[10]
shiftout[11] <= shift_taps_ikn:auto_generated.shiftout[11]
taps[0] <= shift_taps_ikn:auto_generated.taps[0]
taps[1] <= shift_taps_ikn:auto_generated.taps[1]
taps[2] <= shift_taps_ikn:auto_generated.taps[2]
taps[3] <= shift_taps_ikn:auto_generated.taps[3]
taps[4] <= shift_taps_ikn:auto_generated.taps[4]
taps[5] <= shift_taps_ikn:auto_generated.taps[5]
taps[6] <= shift_taps_ikn:auto_generated.taps[6]
taps[7] <= shift_taps_ikn:auto_generated.taps[7]
taps[8] <= shift_taps_ikn:auto_generated.taps[8]
taps[9] <= shift_taps_ikn:auto_generated.taps[9]
taps[10] <= shift_taps_ikn:auto_generated.taps[10]
taps[11] <= shift_taps_ikn:auto_generated.taps[11]
taps[12] <= shift_taps_ikn:auto_generated.taps[12]
taps[13] <= shift_taps_ikn:auto_generated.taps[13]
taps[14] <= shift_taps_ikn:auto_generated.taps[14]
taps[15] <= shift_taps_ikn:auto_generated.taps[15]
taps[16] <= shift_taps_ikn:auto_generated.taps[16]
taps[17] <= shift_taps_ikn:auto_generated.taps[17]
taps[18] <= shift_taps_ikn:auto_generated.taps[18]
taps[19] <= shift_taps_ikn:auto_generated.taps[19]
taps[20] <= shift_taps_ikn:auto_generated.taps[20]
taps[21] <= shift_taps_ikn:auto_generated.taps[21]
taps[22] <= shift_taps_ikn:auto_generated.taps[22]
taps[23] <= shift_taps_ikn:auto_generated.taps[23]
aclr => ~NO_FANOUT~


|DE1_D5M|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated
clken => altsyncram_cm81:altsyncram2.clocken0
clken => cntr_3rf:cntr1.clk_en
clock => altsyncram_cm81:altsyncram2.clock0
clock => cntr_3rf:cntr1.clock
shiftin[0] => altsyncram_cm81:altsyncram2.data_a[0]
shiftin[1] => altsyncram_cm81:altsyncram2.data_a[1]
shiftin[2] => altsyncram_cm81:altsyncram2.data_a[2]
shiftin[3] => altsyncram_cm81:altsyncram2.data_a[3]
shiftin[4] => altsyncram_cm81:altsyncram2.data_a[4]
shiftin[5] => altsyncram_cm81:altsyncram2.data_a[5]
shiftin[6] => altsyncram_cm81:altsyncram2.data_a[6]
shiftin[7] => altsyncram_cm81:altsyncram2.data_a[7]
shiftin[8] => altsyncram_cm81:altsyncram2.data_a[8]
shiftin[9] => altsyncram_cm81:altsyncram2.data_a[9]
shiftin[10] => altsyncram_cm81:altsyncram2.data_a[10]
shiftin[11] => altsyncram_cm81:altsyncram2.data_a[11]
shiftout[0] <= altsyncram_cm81:altsyncram2.q_b[12]
shiftout[1] <= altsyncram_cm81:altsyncram2.q_b[13]
shiftout[2] <= altsyncram_cm81:altsyncram2.q_b[14]
shiftout[3] <= altsyncram_cm81:altsyncram2.q_b[15]
shiftout[4] <= altsyncram_cm81:altsyncram2.q_b[16]
shiftout[5] <= altsyncram_cm81:altsyncram2.q_b[17]
shiftout[6] <= altsyncram_cm81:altsyncram2.q_b[18]
shiftout[7] <= altsyncram_cm81:altsyncram2.q_b[19]
shiftout[8] <= altsyncram_cm81:altsyncram2.q_b[20]
shiftout[9] <= altsyncram_cm81:altsyncram2.q_b[21]
shiftout[10] <= altsyncram_cm81:altsyncram2.q_b[22]
shiftout[11] <= altsyncram_cm81:altsyncram2.q_b[23]
taps[0] <= altsyncram_cm81:altsyncram2.q_b[0]
taps[1] <= altsyncram_cm81:altsyncram2.q_b[1]
taps[2] <= altsyncram_cm81:altsyncram2.q_b[2]
taps[3] <= altsyncram_cm81:altsyncram2.q_b[3]
taps[4] <= altsyncram_cm81:altsyncram2.q_b[4]
taps[5] <= altsyncram_cm81:altsyncram2.q_b[5]
taps[6] <= altsyncram_cm81:altsyncram2.q_b[6]
taps[7] <= altsyncram_cm81:altsyncram2.q_b[7]
taps[8] <= altsyncram_cm81:altsyncram2.q_b[8]
taps[9] <= altsyncram_cm81:altsyncram2.q_b[9]
taps[10] <= altsyncram_cm81:altsyncram2.q_b[10]
taps[11] <= altsyncram_cm81:altsyncram2.q_b[11]
taps[12] <= altsyncram_cm81:altsyncram2.q_b[12]
taps[13] <= altsyncram_cm81:altsyncram2.q_b[13]
taps[14] <= altsyncram_cm81:altsyncram2.q_b[14]
taps[15] <= altsyncram_cm81:altsyncram2.q_b[15]
taps[16] <= altsyncram_cm81:altsyncram2.q_b[16]
taps[17] <= altsyncram_cm81:altsyncram2.q_b[17]
taps[18] <= altsyncram_cm81:altsyncram2.q_b[18]
taps[19] <= altsyncram_cm81:altsyncram2.q_b[19]
taps[20] <= altsyncram_cm81:altsyncram2.q_b[20]
taps[21] <= altsyncram_cm81:altsyncram2.q_b[21]
taps[22] <= altsyncram_cm81:altsyncram2.q_b[22]
taps[23] <= altsyncram_cm81:altsyncram2.q_b[23]


|DE1_D5M|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[10] => ram_block3a16.PORTAADDR10
address_a[10] => ram_block3a17.PORTAADDR10
address_a[10] => ram_block3a18.PORTAADDR10
address_a[10] => ram_block3a19.PORTAADDR10
address_a[10] => ram_block3a20.PORTAADDR10
address_a[10] => ram_block3a21.PORTAADDR10
address_a[10] => ram_block3a22.PORTAADDR10
address_a[10] => ram_block3a23.PORTAADDR10
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[10] => ram_block3a16.PORTBADDR10
address_b[10] => ram_block3a17.PORTBADDR10
address_b[10] => ram_block3a18.PORTBADDR10
address_b[10] => ram_block3a19.PORTBADDR10
address_b[10] => ram_block3a20.PORTBADDR10
address_b[10] => ram_block3a21.PORTBADDR10
address_b[10] => ram_block3a22.PORTBADDR10
address_b[10] => ram_block3a23.PORTBADDR10
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
clocken0 => ram_block3a2.ENA0
clocken0 => ram_block3a3.ENA0
clocken0 => ram_block3a4.ENA0
clocken0 => ram_block3a5.ENA0
clocken0 => ram_block3a6.ENA0
clocken0 => ram_block3a7.ENA0
clocken0 => ram_block3a8.ENA0
clocken0 => ram_block3a9.ENA0
clocken0 => ram_block3a10.ENA0
clocken0 => ram_block3a11.ENA0
clocken0 => ram_block3a12.ENA0
clocken0 => ram_block3a13.ENA0
clocken0 => ram_block3a14.ENA0
clocken0 => ram_block3a15.ENA0
clocken0 => ram_block3a16.ENA0
clocken0 => ram_block3a17.ENA0
clocken0 => ram_block3a18.ENA0
clocken0 => ram_block3a19.ENA0
clocken0 => ram_block3a20.ENA0
clocken0 => ram_block3a21.ENA0
clocken0 => ram_block3a22.ENA0
clocken0 => ram_block3a23.ENA0
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE


|DE1_D5M|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|cntr_3rf:cntr1
clk_en => counter_reg_bit4a[10].IN0
clock => counter_reg_bit4a[10].CLK
clock => counter_reg_bit4a[9].CLK
clock => counter_reg_bit4a[8].CLK
clock => counter_reg_bit4a[7].CLK
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT
q[7] <= counter_reg_bit4a[7].REGOUT
q[8] <= counter_reg_bit4a[8].REGOUT
q[9] <= counter_reg_bit4a[9].REGOUT
q[10] <= counter_reg_bit4a[10].REGOUT


|DE1_D5M|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|cntr_3rf:cntr1|cmpr_mdc:cmpr5
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|DE1_D5M|RAW2RGB:u4|MAGIC:u1
OEntropy[0] <= OEntropy[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OEntropy[1] <= OEntropy[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OEntropy[2] <= OEntropy[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OEntropy[3] <= OEntropy[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OEntropy[4] <= OEntropy[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OEntropy[5] <= OEntropy[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OEntropy[6] <= OEntropy[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OEntropy[7] <= OEntropy[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OEntropy[8] <= OEntropy[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OEntropy[9] <= OEntropy[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OEntropy[10] <= OEntropy[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OEntropy[11] <= OEntropy[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iX_Cont[0] => ~NO_FANOUT~
iX_Cont[1] => ~NO_FANOUT~
iX_Cont[2] => ~NO_FANOUT~
iX_Cont[3] => ~NO_FANOUT~
iX_Cont[4] => ~NO_FANOUT~
iX_Cont[5] => ~NO_FANOUT~
iX_Cont[6] => ~NO_FANOUT~
iX_Cont[7] => ~NO_FANOUT~
iX_Cont[8] => ~NO_FANOUT~
iX_Cont[9] => ~NO_FANOUT~
iX_Cont[10] => ~NO_FANOUT~
iY_Cont[0] => ~NO_FANOUT~
iY_Cont[1] => ~NO_FANOUT~
iY_Cont[2] => ~NO_FANOUT~
iY_Cont[3] => ~NO_FANOUT~
iY_Cont[4] => ~NO_FANOUT~
iY_Cont[5] => ~NO_FANOUT~
iY_Cont[6] => ~NO_FANOUT~
iY_Cont[7] => ~NO_FANOUT~
iY_Cont[8] => ~NO_FANOUT~
iY_Cont[9] => ~NO_FANOUT~
iY_Cont[10] => ~NO_FANOUT~
bad_idea[0] => Cube_Buffer:Fill_UP.shiftin[0]
bad_idea[1] => Cube_Buffer:Fill_UP.shiftin[1]
bad_idea[2] => Cube_Buffer:Fill_UP.shiftin[2]
bad_idea[3] => Cube_Buffer:Fill_UP.shiftin[3]
bad_idea[4] => Cube_Buffer:Fill_UP.shiftin[4]
bad_idea[5] => Cube_Buffer:Fill_UP.shiftin[5]
bad_idea[6] => Cube_Buffer:Fill_UP.shiftin[6]
bad_idea[7] => Cube_Buffer:Fill_UP.shiftin[7]
bad_idea[8] => Cube_Buffer:Fill_UP.shiftin[8]
bad_idea[9] => Cube_Buffer:Fill_UP.shiftin[9]
bad_idea[10] => Cube_Buffer:Fill_UP.shiftin[10]
bad_idea[11] => Cube_Buffer:Fill_UP.shiftin[11]
iDVAL => Cube_Buffer:Fill_UP.clken
iDVAL => Pixel0_Histo_Row[31].ENA
iDVAL => Pixel0_Histo_Row[30].ENA
iDVAL => Pixel0_Histo_Row[29].ENA
iDVAL => Pixel0_Histo_Row[28].ENA
iDVAL => Pixel0_Histo_Row[27].ENA
iDVAL => Pixel0_Histo_Row[26].ENA
iDVAL => Pixel0_Histo_Row[25].ENA
iDVAL => Pixel0_Histo_Row[24].ENA
iDVAL => Pixel0_Histo_Row[23].ENA
iDVAL => Pixel0_Histo_Row[22].ENA
iDVAL => Pixel0_Histo_Row[21].ENA
iDVAL => Pixel0_Histo_Row[20].ENA
iDVAL => Pixel0_Histo_Row[19].ENA
iDVAL => Pixel0_Histo_Row[18].ENA
iDVAL => Pixel0_Histo_Row[17].ENA
iDVAL => Pixel0_Histo_Row[16].ENA
iDVAL => Pixel0_Histo_Row[15].ENA
iDVAL => Pixel0_Histo_Row[14].ENA
iDVAL => Pixel0_Histo_Row[13].ENA
iDVAL => Pixel0_Histo_Row[12].ENA
iDVAL => Pixel0_Histo_Row[11].ENA
iDVAL => Pixel0_Histo_Row[10].ENA
iDVAL => Pixel0_Histo_Row[9].ENA
iDVAL => Pixel0_Histo_Row[8].ENA
iDVAL => Pixel0_Histo_Row[7].ENA
iDVAL => Pixel0_Histo_Row[6].ENA
iDVAL => Pixel0_Histo_Row[5].ENA
iDVAL => Pixel0_Histo_Row[4].ENA
iDVAL => Pixel0_Histo_Row[3].ENA
iDVAL => Pixel0_Histo_Row[2].ENA
iDVAL => Pixel0_Histo_Row[1].ENA
iDVAL => Pixel0_Histo_Row[0].ENA
iDVAL => Pixel1_Histo_Row[31].ENA
iDVAL => Pixel1_Histo_Row[30].ENA
iDVAL => Pixel1_Histo_Row[29].ENA
iDVAL => Pixel1_Histo_Row[28].ENA
iDVAL => Pixel1_Histo_Row[27].ENA
iDVAL => Pixel1_Histo_Row[26].ENA
iDVAL => Pixel1_Histo_Row[25].ENA
iDVAL => Pixel1_Histo_Row[24].ENA
iDVAL => Pixel1_Histo_Row[23].ENA
iDVAL => Pixel1_Histo_Row[22].ENA
iDVAL => Pixel1_Histo_Row[21].ENA
iDVAL => Pixel1_Histo_Row[20].ENA
iDVAL => Pixel1_Histo_Row[19].ENA
iDVAL => Pixel1_Histo_Row[18].ENA
iDVAL => Pixel1_Histo_Row[17].ENA
iDVAL => Pixel1_Histo_Row[16].ENA
iDVAL => Pixel1_Histo_Row[15].ENA
iDVAL => Pixel1_Histo_Row[14].ENA
iDVAL => Pixel1_Histo_Row[13].ENA
iDVAL => Pixel1_Histo_Row[12].ENA
iDVAL => Pixel1_Histo_Row[11].ENA
iDVAL => Pixel1_Histo_Row[10].ENA
iDVAL => Pixel1_Histo_Row[9].ENA
iDVAL => Pixel1_Histo_Row[8].ENA
iDVAL => Pixel1_Histo_Row[7].ENA
iDVAL => Pixel1_Histo_Row[6].ENA
iDVAL => Pixel1_Histo_Row[5].ENA
iDVAL => Pixel1_Histo_Row[4].ENA
iDVAL => Pixel1_Histo_Row[3].ENA
iDVAL => Pixel1_Histo_Row[2].ENA
iDVAL => Pixel1_Histo_Row[1].ENA
iDVAL => Pixel1_Histo_Row[0].ENA
iDVAL => Pixel2_Histo_Row[31].ENA
iDVAL => Pixel2_Histo_Row[30].ENA
iDVAL => Pixel2_Histo_Row[29].ENA
iDVAL => Pixel2_Histo_Row[28].ENA
iDVAL => Pixel2_Histo_Row[27].ENA
iDVAL => Pixel2_Histo_Row[26].ENA
iDVAL => Pixel2_Histo_Row[25].ENA
iDVAL => Pixel2_Histo_Row[24].ENA
iDVAL => Pixel2_Histo_Row[23].ENA
iDVAL => Pixel2_Histo_Row[22].ENA
iDVAL => Pixel2_Histo_Row[21].ENA
iDVAL => Pixel2_Histo_Row[20].ENA
iDVAL => Pixel2_Histo_Row[19].ENA
iDVAL => Pixel2_Histo_Row[18].ENA
iDVAL => Pixel2_Histo_Row[17].ENA
iDVAL => Pixel2_Histo_Row[16].ENA
iDVAL => Pixel2_Histo_Row[15].ENA
iDVAL => Pixel2_Histo_Row[14].ENA
iDVAL => Pixel2_Histo_Row[13].ENA
iDVAL => Pixel2_Histo_Row[12].ENA
iDVAL => Pixel2_Histo_Row[11].ENA
iDVAL => Pixel2_Histo_Row[10].ENA
iDVAL => Pixel2_Histo_Row[9].ENA
iDVAL => Pixel2_Histo_Row[8].ENA
iDVAL => Pixel2_Histo_Row[7].ENA
iDVAL => Pixel2_Histo_Row[6].ENA
iDVAL => Pixel2_Histo_Row[5].ENA
iDVAL => Pixel2_Histo_Row[4].ENA
iDVAL => Pixel2_Histo_Row[3].ENA
iDVAL => Pixel2_Histo_Row[2].ENA
iDVAL => Pixel2_Histo_Row[1].ENA
iDVAL => Pixel2_Histo_Row[0].ENA
iDVAL => Pixel3_Histo_Row[31].ENA
iDVAL => Pixel3_Histo_Row[30].ENA
iDVAL => Pixel3_Histo_Row[29].ENA
iDVAL => Pixel3_Histo_Row[28].ENA
iDVAL => Pixel3_Histo_Row[27].ENA
iDVAL => Pixel3_Histo_Row[26].ENA
iDVAL => Pixel3_Histo_Row[25].ENA
iDVAL => Pixel3_Histo_Row[24].ENA
iDVAL => Pixel3_Histo_Row[23].ENA
iDVAL => Pixel3_Histo_Row[22].ENA
iDVAL => Pixel3_Histo_Row[21].ENA
iDVAL => Pixel3_Histo_Row[20].ENA
iDVAL => Pixel3_Histo_Row[19].ENA
iDVAL => Pixel3_Histo_Row[18].ENA
iDVAL => Pixel3_Histo_Row[17].ENA
iDVAL => Pixel3_Histo_Row[16].ENA
iDVAL => Pixel3_Histo_Row[15].ENA
iDVAL => Pixel3_Histo_Row[14].ENA
iDVAL => Pixel3_Histo_Row[13].ENA
iDVAL => Pixel3_Histo_Row[12].ENA
iDVAL => Pixel3_Histo_Row[11].ENA
iDVAL => Pixel3_Histo_Row[10].ENA
iDVAL => Pixel3_Histo_Row[9].ENA
iDVAL => Pixel3_Histo_Row[8].ENA
iDVAL => Pixel3_Histo_Row[7].ENA
iDVAL => Pixel3_Histo_Row[6].ENA
iDVAL => Pixel3_Histo_Row[5].ENA
iDVAL => Pixel3_Histo_Row[4].ENA
iDVAL => Pixel3_Histo_Row[3].ENA
iDVAL => Pixel3_Histo_Row[2].ENA
iDVAL => Pixel3_Histo_Row[1].ENA
iDVAL => Pixel3_Histo_Row[0].ENA
iDVAL => Pixel4_Histo_Row[31].ENA
iDVAL => Pixel4_Histo_Row[30].ENA
iDVAL => Pixel4_Histo_Row[29].ENA
iDVAL => Pixel4_Histo_Row[28].ENA
iDVAL => Pixel4_Histo_Row[27].ENA
iDVAL => Pixel4_Histo_Row[26].ENA
iDVAL => Pixel4_Histo_Row[25].ENA
iDVAL => Pixel4_Histo_Row[24].ENA
iDVAL => Pixel4_Histo_Row[23].ENA
iDVAL => Pixel4_Histo_Row[22].ENA
iDVAL => Pixel4_Histo_Row[21].ENA
iDVAL => Pixel4_Histo_Row[20].ENA
iDVAL => Pixel4_Histo_Row[19].ENA
iDVAL => Pixel4_Histo_Row[18].ENA
iDVAL => Pixel4_Histo_Row[17].ENA
iDVAL => Pixel4_Histo_Row[16].ENA
iDVAL => Pixel4_Histo_Row[15].ENA
iDVAL => Pixel4_Histo_Row[14].ENA
iDVAL => Pixel4_Histo_Row[13].ENA
iDVAL => Pixel4_Histo_Row[12].ENA
iDVAL => Pixel4_Histo_Row[11].ENA
iDVAL => Pixel4_Histo_Row[10].ENA
iDVAL => Pixel4_Histo_Row[9].ENA
iDVAL => Pixel4_Histo_Row[8].ENA
iDVAL => Pixel4_Histo_Row[7].ENA
iDVAL => Pixel4_Histo_Row[6].ENA
iDVAL => Pixel4_Histo_Row[5].ENA
iDVAL => Pixel4_Histo_Row[4].ENA
iDVAL => Pixel4_Histo_Row[3].ENA
iDVAL => Pixel4_Histo_Row[2].ENA
iDVAL => Pixel4_Histo_Row[1].ENA
iDVAL => Pixel4_Histo_Row[0].ENA
iDVAL => OEntropy[11]~reg0.ENA
iDVAL => OEntropy[10]~reg0.ENA
iDVAL => OEntropy[9]~reg0.ENA
iDVAL => OEntropy[8]~reg0.ENA
iDVAL => OEntropy[7]~reg0.ENA
iDVAL => OEntropy[6]~reg0.ENA
iDVAL => OEntropy[5]~reg0.ENA
iDVAL => OEntropy[4]~reg0.ENA
iDVAL => OEntropy[3]~reg0.ENA
iDVAL => OEntropy[2]~reg0.ENA
iDVAL => OEntropy[1]~reg0.ENA
iDVAL => OEntropy[0]~reg0.ENA
iDVAL => Target_Pixel_Value_DOR[11].ENA
iDVAL => Target_Pixel_Value_DOR[10].ENA
iDVAL => Target_Pixel_Value_DOR[9].ENA
iDVAL => Target_Pixel_Value_DOR[8].ENA
iDVAL => Target_Pixel_Value_DOR[7].ENA
iDVAL => Target_Pixel_Value_DOR[6].ENA
iDVAL => Target_Pixel_Value_DOR[5].ENA
iDVAL => Target_Pixel_Value_DOR[4].ENA
iDVAL => Target_Pixel_Value_DOR[3].ENA
iDVAL => Target_Pixel_Value_DOR[2].ENA
iDVAL => Target_Pixel_Value_DOR[1].ENA
iDVAL => Target_Pixel_Value_DOR[0].ENA
iCLK => Cube_Buffer:Fill_UP.clock
iCLK => OEntropy[0]~reg0.CLK
iCLK => OEntropy[1]~reg0.CLK
iCLK => OEntropy[2]~reg0.CLK
iCLK => OEntropy[3]~reg0.CLK
iCLK => OEntropy[4]~reg0.CLK
iCLK => OEntropy[5]~reg0.CLK
iCLK => OEntropy[6]~reg0.CLK
iCLK => OEntropy[7]~reg0.CLK
iCLK => OEntropy[8]~reg0.CLK
iCLK => OEntropy[9]~reg0.CLK
iCLK => OEntropy[10]~reg0.CLK
iCLK => OEntropy[11]~reg0.CLK
iCLK => Pixel4_Histo_Row[0].CLK
iCLK => Pixel4_Histo_Row[1].CLK
iCLK => Pixel4_Histo_Row[2].CLK
iCLK => Pixel4_Histo_Row[3].CLK
iCLK => Pixel4_Histo_Row[4].CLK
iCLK => Pixel4_Histo_Row[5].CLK
iCLK => Pixel4_Histo_Row[6].CLK
iCLK => Pixel4_Histo_Row[7].CLK
iCLK => Pixel4_Histo_Row[8].CLK
iCLK => Pixel4_Histo_Row[9].CLK
iCLK => Pixel4_Histo_Row[10].CLK
iCLK => Pixel4_Histo_Row[11].CLK
iCLK => Pixel4_Histo_Row[12].CLK
iCLK => Pixel4_Histo_Row[13].CLK
iCLK => Pixel4_Histo_Row[14].CLK
iCLK => Pixel4_Histo_Row[15].CLK
iCLK => Pixel4_Histo_Row[16].CLK
iCLK => Pixel4_Histo_Row[17].CLK
iCLK => Pixel4_Histo_Row[18].CLK
iCLK => Pixel4_Histo_Row[19].CLK
iCLK => Pixel4_Histo_Row[20].CLK
iCLK => Pixel4_Histo_Row[21].CLK
iCLK => Pixel4_Histo_Row[22].CLK
iCLK => Pixel4_Histo_Row[23].CLK
iCLK => Pixel4_Histo_Row[24].CLK
iCLK => Pixel4_Histo_Row[25].CLK
iCLK => Pixel4_Histo_Row[26].CLK
iCLK => Pixel4_Histo_Row[27].CLK
iCLK => Pixel4_Histo_Row[28].CLK
iCLK => Pixel4_Histo_Row[29].CLK
iCLK => Pixel4_Histo_Row[30].CLK
iCLK => Pixel4_Histo_Row[31].CLK
iCLK => Pixel3_Histo_Row[0].CLK
iCLK => Pixel3_Histo_Row[1].CLK
iCLK => Pixel3_Histo_Row[2].CLK
iCLK => Pixel3_Histo_Row[3].CLK
iCLK => Pixel3_Histo_Row[4].CLK
iCLK => Pixel3_Histo_Row[5].CLK
iCLK => Pixel3_Histo_Row[6].CLK
iCLK => Pixel3_Histo_Row[7].CLK
iCLK => Pixel3_Histo_Row[8].CLK
iCLK => Pixel3_Histo_Row[9].CLK
iCLK => Pixel3_Histo_Row[10].CLK
iCLK => Pixel3_Histo_Row[11].CLK
iCLK => Pixel3_Histo_Row[12].CLK
iCLK => Pixel3_Histo_Row[13].CLK
iCLK => Pixel3_Histo_Row[14].CLK
iCLK => Pixel3_Histo_Row[15].CLK
iCLK => Pixel3_Histo_Row[16].CLK
iCLK => Pixel3_Histo_Row[17].CLK
iCLK => Pixel3_Histo_Row[18].CLK
iCLK => Pixel3_Histo_Row[19].CLK
iCLK => Pixel3_Histo_Row[20].CLK
iCLK => Pixel3_Histo_Row[21].CLK
iCLK => Pixel3_Histo_Row[22].CLK
iCLK => Pixel3_Histo_Row[23].CLK
iCLK => Pixel3_Histo_Row[24].CLK
iCLK => Pixel3_Histo_Row[25].CLK
iCLK => Pixel3_Histo_Row[26].CLK
iCLK => Pixel3_Histo_Row[27].CLK
iCLK => Pixel3_Histo_Row[28].CLK
iCLK => Pixel3_Histo_Row[29].CLK
iCLK => Pixel3_Histo_Row[30].CLK
iCLK => Pixel3_Histo_Row[31].CLK
iCLK => Pixel2_Histo_Row[0].CLK
iCLK => Pixel2_Histo_Row[1].CLK
iCLK => Pixel2_Histo_Row[2].CLK
iCLK => Pixel2_Histo_Row[3].CLK
iCLK => Pixel2_Histo_Row[4].CLK
iCLK => Pixel2_Histo_Row[5].CLK
iCLK => Pixel2_Histo_Row[6].CLK
iCLK => Pixel2_Histo_Row[7].CLK
iCLK => Pixel2_Histo_Row[8].CLK
iCLK => Pixel2_Histo_Row[9].CLK
iCLK => Pixel2_Histo_Row[10].CLK
iCLK => Pixel2_Histo_Row[11].CLK
iCLK => Pixel2_Histo_Row[12].CLK
iCLK => Pixel2_Histo_Row[13].CLK
iCLK => Pixel2_Histo_Row[14].CLK
iCLK => Pixel2_Histo_Row[15].CLK
iCLK => Pixel2_Histo_Row[16].CLK
iCLK => Pixel2_Histo_Row[17].CLK
iCLK => Pixel2_Histo_Row[18].CLK
iCLK => Pixel2_Histo_Row[19].CLK
iCLK => Pixel2_Histo_Row[20].CLK
iCLK => Pixel2_Histo_Row[21].CLK
iCLK => Pixel2_Histo_Row[22].CLK
iCLK => Pixel2_Histo_Row[23].CLK
iCLK => Pixel2_Histo_Row[24].CLK
iCLK => Pixel2_Histo_Row[25].CLK
iCLK => Pixel2_Histo_Row[26].CLK
iCLK => Pixel2_Histo_Row[27].CLK
iCLK => Pixel2_Histo_Row[28].CLK
iCLK => Pixel2_Histo_Row[29].CLK
iCLK => Pixel2_Histo_Row[30].CLK
iCLK => Pixel2_Histo_Row[31].CLK
iCLK => Pixel1_Histo_Row[0].CLK
iCLK => Pixel1_Histo_Row[1].CLK
iCLK => Pixel1_Histo_Row[2].CLK
iCLK => Pixel1_Histo_Row[3].CLK
iCLK => Pixel1_Histo_Row[4].CLK
iCLK => Pixel1_Histo_Row[5].CLK
iCLK => Pixel1_Histo_Row[6].CLK
iCLK => Pixel1_Histo_Row[7].CLK
iCLK => Pixel1_Histo_Row[8].CLK
iCLK => Pixel1_Histo_Row[9].CLK
iCLK => Pixel1_Histo_Row[10].CLK
iCLK => Pixel1_Histo_Row[11].CLK
iCLK => Pixel1_Histo_Row[12].CLK
iCLK => Pixel1_Histo_Row[13].CLK
iCLK => Pixel1_Histo_Row[14].CLK
iCLK => Pixel1_Histo_Row[15].CLK
iCLK => Pixel1_Histo_Row[16].CLK
iCLK => Pixel1_Histo_Row[17].CLK
iCLK => Pixel1_Histo_Row[18].CLK
iCLK => Pixel1_Histo_Row[19].CLK
iCLK => Pixel1_Histo_Row[20].CLK
iCLK => Pixel1_Histo_Row[21].CLK
iCLK => Pixel1_Histo_Row[22].CLK
iCLK => Pixel1_Histo_Row[23].CLK
iCLK => Pixel1_Histo_Row[24].CLK
iCLK => Pixel1_Histo_Row[25].CLK
iCLK => Pixel1_Histo_Row[26].CLK
iCLK => Pixel1_Histo_Row[27].CLK
iCLK => Pixel1_Histo_Row[28].CLK
iCLK => Pixel1_Histo_Row[29].CLK
iCLK => Pixel1_Histo_Row[30].CLK
iCLK => Pixel1_Histo_Row[31].CLK
iCLK => Pixel0_Histo_Row[0].CLK
iCLK => Pixel0_Histo_Row[1].CLK
iCLK => Pixel0_Histo_Row[2].CLK
iCLK => Pixel0_Histo_Row[3].CLK
iCLK => Pixel0_Histo_Row[4].CLK
iCLK => Pixel0_Histo_Row[5].CLK
iCLK => Pixel0_Histo_Row[6].CLK
iCLK => Pixel0_Histo_Row[7].CLK
iCLK => Pixel0_Histo_Row[8].CLK
iCLK => Pixel0_Histo_Row[9].CLK
iCLK => Pixel0_Histo_Row[10].CLK
iCLK => Pixel0_Histo_Row[11].CLK
iCLK => Pixel0_Histo_Row[12].CLK
iCLK => Pixel0_Histo_Row[13].CLK
iCLK => Pixel0_Histo_Row[14].CLK
iCLK => Pixel0_Histo_Row[15].CLK
iCLK => Pixel0_Histo_Row[16].CLK
iCLK => Pixel0_Histo_Row[17].CLK
iCLK => Pixel0_Histo_Row[18].CLK
iCLK => Pixel0_Histo_Row[19].CLK
iCLK => Pixel0_Histo_Row[20].CLK
iCLK => Pixel0_Histo_Row[21].CLK
iCLK => Pixel0_Histo_Row[22].CLK
iCLK => Pixel0_Histo_Row[23].CLK
iCLK => Pixel0_Histo_Row[24].CLK
iCLK => Pixel0_Histo_Row[25].CLK
iCLK => Pixel0_Histo_Row[26].CLK
iCLK => Pixel0_Histo_Row[27].CLK
iCLK => Pixel0_Histo_Row[28].CLK
iCLK => Pixel0_Histo_Row[29].CLK
iCLK => Pixel0_Histo_Row[30].CLK
iCLK => Pixel0_Histo_Row[31].CLK
iCLK => Target_Pixel_Value_DOR[0].CLK
iCLK => Target_Pixel_Value_DOR[1].CLK
iCLK => Target_Pixel_Value_DOR[2].CLK
iCLK => Target_Pixel_Value_DOR[3].CLK
iCLK => Target_Pixel_Value_DOR[4].CLK
iCLK => Target_Pixel_Value_DOR[5].CLK
iCLK => Target_Pixel_Value_DOR[6].CLK
iCLK => Target_Pixel_Value_DOR[7].CLK
iCLK => Target_Pixel_Value_DOR[8].CLK
iCLK => Target_Pixel_Value_DOR[9].CLK
iCLK => Target_Pixel_Value_DOR[10].CLK
iCLK => Target_Pixel_Value_DOR[11].CLK
iRST => ~NO_FANOUT~
iEntropy_SW => ~NO_FANOUT~


|DE1_D5M|RAW2RGB:u4|MAGIC:u1|Cube_Buffer:Fill_UP
clken => clken.IN1
clock => clock.IN1
shiftin[0] => shiftin[0].IN1
shiftin[1] => shiftin[1].IN1
shiftin[2] => shiftin[2].IN1
shiftin[3] => shiftin[3].IN1
shiftin[4] => shiftin[4].IN1
shiftin[5] => shiftin[5].IN1
shiftin[6] => shiftin[6].IN1
shiftin[7] => shiftin[7].IN1
shiftin[8] => shiftin[8].IN1
shiftin[9] => shiftin[9].IN1
shiftin[10] => shiftin[10].IN1
shiftin[11] => shiftin[11].IN1
shiftout[0] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[1] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[2] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[3] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[4] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[5] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[6] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[7] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[8] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[9] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[10] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[11] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
taps0x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps3x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps3x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps3x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps3x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps3x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps3x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps3x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps3x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps3x[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps3x[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps3x[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps3x[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps4x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps4x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps4x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps4x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps4x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps4x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps4x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps4x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps4x[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps4x[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps4x[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps4x[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps


|DE1_D5M|RAW2RGB:u4|MAGIC:u1|Cube_Buffer:Fill_UP|altshift_taps:ALTSHIFT_TAPS_component
shiftin[0] => shift_taps_okv:auto_generated.shiftin[0]
shiftin[1] => shift_taps_okv:auto_generated.shiftin[1]
shiftin[2] => shift_taps_okv:auto_generated.shiftin[2]
shiftin[3] => shift_taps_okv:auto_generated.shiftin[3]
shiftin[4] => shift_taps_okv:auto_generated.shiftin[4]
shiftin[5] => shift_taps_okv:auto_generated.shiftin[5]
shiftin[6] => shift_taps_okv:auto_generated.shiftin[6]
shiftin[7] => shift_taps_okv:auto_generated.shiftin[7]
shiftin[8] => shift_taps_okv:auto_generated.shiftin[8]
shiftin[9] => shift_taps_okv:auto_generated.shiftin[9]
shiftin[10] => shift_taps_okv:auto_generated.shiftin[10]
shiftin[11] => shift_taps_okv:auto_generated.shiftin[11]
clock => shift_taps_okv:auto_generated.clock
clken => shift_taps_okv:auto_generated.clken
shiftout[0] <= shift_taps_okv:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_okv:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_okv:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_okv:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_okv:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_okv:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_okv:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_okv:auto_generated.shiftout[7]
shiftout[8] <= shift_taps_okv:auto_generated.shiftout[8]
shiftout[9] <= shift_taps_okv:auto_generated.shiftout[9]
shiftout[10] <= shift_taps_okv:auto_generated.shiftout[10]
shiftout[11] <= shift_taps_okv:auto_generated.shiftout[11]
taps[0] <= shift_taps_okv:auto_generated.taps[0]
taps[1] <= shift_taps_okv:auto_generated.taps[1]
taps[2] <= shift_taps_okv:auto_generated.taps[2]
taps[3] <= shift_taps_okv:auto_generated.taps[3]
taps[4] <= shift_taps_okv:auto_generated.taps[4]
taps[5] <= shift_taps_okv:auto_generated.taps[5]
taps[6] <= shift_taps_okv:auto_generated.taps[6]
taps[7] <= shift_taps_okv:auto_generated.taps[7]
taps[8] <= shift_taps_okv:auto_generated.taps[8]
taps[9] <= shift_taps_okv:auto_generated.taps[9]
taps[10] <= shift_taps_okv:auto_generated.taps[10]
taps[11] <= shift_taps_okv:auto_generated.taps[11]
taps[12] <= shift_taps_okv:auto_generated.taps[12]
taps[13] <= shift_taps_okv:auto_generated.taps[13]
taps[14] <= shift_taps_okv:auto_generated.taps[14]
taps[15] <= shift_taps_okv:auto_generated.taps[15]
taps[16] <= shift_taps_okv:auto_generated.taps[16]
taps[17] <= shift_taps_okv:auto_generated.taps[17]
taps[18] <= shift_taps_okv:auto_generated.taps[18]
taps[19] <= shift_taps_okv:auto_generated.taps[19]
taps[20] <= shift_taps_okv:auto_generated.taps[20]
taps[21] <= shift_taps_okv:auto_generated.taps[21]
taps[22] <= shift_taps_okv:auto_generated.taps[22]
taps[23] <= shift_taps_okv:auto_generated.taps[23]
taps[24] <= shift_taps_okv:auto_generated.taps[24]
taps[25] <= shift_taps_okv:auto_generated.taps[25]
taps[26] <= shift_taps_okv:auto_generated.taps[26]
taps[27] <= shift_taps_okv:auto_generated.taps[27]
taps[28] <= shift_taps_okv:auto_generated.taps[28]
taps[29] <= shift_taps_okv:auto_generated.taps[29]
taps[30] <= shift_taps_okv:auto_generated.taps[30]
taps[31] <= shift_taps_okv:auto_generated.taps[31]
taps[32] <= shift_taps_okv:auto_generated.taps[32]
taps[33] <= shift_taps_okv:auto_generated.taps[33]
taps[34] <= shift_taps_okv:auto_generated.taps[34]
taps[35] <= shift_taps_okv:auto_generated.taps[35]
taps[36] <= shift_taps_okv:auto_generated.taps[36]
taps[37] <= shift_taps_okv:auto_generated.taps[37]
taps[38] <= shift_taps_okv:auto_generated.taps[38]
taps[39] <= shift_taps_okv:auto_generated.taps[39]
taps[40] <= shift_taps_okv:auto_generated.taps[40]
taps[41] <= shift_taps_okv:auto_generated.taps[41]
taps[42] <= shift_taps_okv:auto_generated.taps[42]
taps[43] <= shift_taps_okv:auto_generated.taps[43]
taps[44] <= shift_taps_okv:auto_generated.taps[44]
taps[45] <= shift_taps_okv:auto_generated.taps[45]
taps[46] <= shift_taps_okv:auto_generated.taps[46]
taps[47] <= shift_taps_okv:auto_generated.taps[47]
taps[48] <= shift_taps_okv:auto_generated.taps[48]
taps[49] <= shift_taps_okv:auto_generated.taps[49]
taps[50] <= shift_taps_okv:auto_generated.taps[50]
taps[51] <= shift_taps_okv:auto_generated.taps[51]
taps[52] <= shift_taps_okv:auto_generated.taps[52]
taps[53] <= shift_taps_okv:auto_generated.taps[53]
taps[54] <= shift_taps_okv:auto_generated.taps[54]
taps[55] <= shift_taps_okv:auto_generated.taps[55]
taps[56] <= shift_taps_okv:auto_generated.taps[56]
taps[57] <= shift_taps_okv:auto_generated.taps[57]
taps[58] <= shift_taps_okv:auto_generated.taps[58]
taps[59] <= shift_taps_okv:auto_generated.taps[59]
aclr => ~NO_FANOUT~


|DE1_D5M|RAW2RGB:u4|MAGIC:u1|Cube_Buffer:Fill_UP|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_okv:auto_generated
clken => altsyncram_4ia1:altsyncram2.clocken0
clken => cntr_3rf:cntr1.clk_en
clock => altsyncram_4ia1:altsyncram2.clock0
clock => cntr_3rf:cntr1.clock
shiftin[0] => altsyncram_4ia1:altsyncram2.data_a[0]
shiftin[1] => altsyncram_4ia1:altsyncram2.data_a[1]
shiftin[2] => altsyncram_4ia1:altsyncram2.data_a[2]
shiftin[3] => altsyncram_4ia1:altsyncram2.data_a[3]
shiftin[4] => altsyncram_4ia1:altsyncram2.data_a[4]
shiftin[5] => altsyncram_4ia1:altsyncram2.data_a[5]
shiftin[6] => altsyncram_4ia1:altsyncram2.data_a[6]
shiftin[7] => altsyncram_4ia1:altsyncram2.data_a[7]
shiftin[8] => altsyncram_4ia1:altsyncram2.data_a[8]
shiftin[9] => altsyncram_4ia1:altsyncram2.data_a[9]
shiftin[10] => altsyncram_4ia1:altsyncram2.data_a[10]
shiftin[11] => altsyncram_4ia1:altsyncram2.data_a[11]
shiftout[0] <= altsyncram_4ia1:altsyncram2.q_b[48]
shiftout[1] <= altsyncram_4ia1:altsyncram2.q_b[49]
shiftout[2] <= altsyncram_4ia1:altsyncram2.q_b[50]
shiftout[3] <= altsyncram_4ia1:altsyncram2.q_b[51]
shiftout[4] <= altsyncram_4ia1:altsyncram2.q_b[52]
shiftout[5] <= altsyncram_4ia1:altsyncram2.q_b[53]
shiftout[6] <= altsyncram_4ia1:altsyncram2.q_b[54]
shiftout[7] <= altsyncram_4ia1:altsyncram2.q_b[55]
shiftout[8] <= altsyncram_4ia1:altsyncram2.q_b[56]
shiftout[9] <= altsyncram_4ia1:altsyncram2.q_b[57]
shiftout[10] <= altsyncram_4ia1:altsyncram2.q_b[58]
shiftout[11] <= altsyncram_4ia1:altsyncram2.q_b[59]
taps[0] <= altsyncram_4ia1:altsyncram2.q_b[0]
taps[1] <= altsyncram_4ia1:altsyncram2.q_b[1]
taps[2] <= altsyncram_4ia1:altsyncram2.q_b[2]
taps[3] <= altsyncram_4ia1:altsyncram2.q_b[3]
taps[4] <= altsyncram_4ia1:altsyncram2.q_b[4]
taps[5] <= altsyncram_4ia1:altsyncram2.q_b[5]
taps[6] <= altsyncram_4ia1:altsyncram2.q_b[6]
taps[7] <= altsyncram_4ia1:altsyncram2.q_b[7]
taps[8] <= altsyncram_4ia1:altsyncram2.q_b[8]
taps[9] <= altsyncram_4ia1:altsyncram2.q_b[9]
taps[10] <= altsyncram_4ia1:altsyncram2.q_b[10]
taps[11] <= altsyncram_4ia1:altsyncram2.q_b[11]
taps[12] <= altsyncram_4ia1:altsyncram2.q_b[12]
taps[13] <= altsyncram_4ia1:altsyncram2.q_b[13]
taps[14] <= altsyncram_4ia1:altsyncram2.q_b[14]
taps[15] <= altsyncram_4ia1:altsyncram2.q_b[15]
taps[16] <= altsyncram_4ia1:altsyncram2.q_b[16]
taps[17] <= altsyncram_4ia1:altsyncram2.q_b[17]
taps[18] <= altsyncram_4ia1:altsyncram2.q_b[18]
taps[19] <= altsyncram_4ia1:altsyncram2.q_b[19]
taps[20] <= altsyncram_4ia1:altsyncram2.q_b[20]
taps[21] <= altsyncram_4ia1:altsyncram2.q_b[21]
taps[22] <= altsyncram_4ia1:altsyncram2.q_b[22]
taps[23] <= altsyncram_4ia1:altsyncram2.q_b[23]
taps[24] <= altsyncram_4ia1:altsyncram2.q_b[24]
taps[25] <= altsyncram_4ia1:altsyncram2.q_b[25]
taps[26] <= altsyncram_4ia1:altsyncram2.q_b[26]
taps[27] <= altsyncram_4ia1:altsyncram2.q_b[27]
taps[28] <= altsyncram_4ia1:altsyncram2.q_b[28]
taps[29] <= altsyncram_4ia1:altsyncram2.q_b[29]
taps[30] <= altsyncram_4ia1:altsyncram2.q_b[30]
taps[31] <= altsyncram_4ia1:altsyncram2.q_b[31]
taps[32] <= altsyncram_4ia1:altsyncram2.q_b[32]
taps[33] <= altsyncram_4ia1:altsyncram2.q_b[33]
taps[34] <= altsyncram_4ia1:altsyncram2.q_b[34]
taps[35] <= altsyncram_4ia1:altsyncram2.q_b[35]
taps[36] <= altsyncram_4ia1:altsyncram2.q_b[36]
taps[37] <= altsyncram_4ia1:altsyncram2.q_b[37]
taps[38] <= altsyncram_4ia1:altsyncram2.q_b[38]
taps[39] <= altsyncram_4ia1:altsyncram2.q_b[39]
taps[40] <= altsyncram_4ia1:altsyncram2.q_b[40]
taps[41] <= altsyncram_4ia1:altsyncram2.q_b[41]
taps[42] <= altsyncram_4ia1:altsyncram2.q_b[42]
taps[43] <= altsyncram_4ia1:altsyncram2.q_b[43]
taps[44] <= altsyncram_4ia1:altsyncram2.q_b[44]
taps[45] <= altsyncram_4ia1:altsyncram2.q_b[45]
taps[46] <= altsyncram_4ia1:altsyncram2.q_b[46]
taps[47] <= altsyncram_4ia1:altsyncram2.q_b[47]
taps[48] <= altsyncram_4ia1:altsyncram2.q_b[48]
taps[49] <= altsyncram_4ia1:altsyncram2.q_b[49]
taps[50] <= altsyncram_4ia1:altsyncram2.q_b[50]
taps[51] <= altsyncram_4ia1:altsyncram2.q_b[51]
taps[52] <= altsyncram_4ia1:altsyncram2.q_b[52]
taps[53] <= altsyncram_4ia1:altsyncram2.q_b[53]
taps[54] <= altsyncram_4ia1:altsyncram2.q_b[54]
taps[55] <= altsyncram_4ia1:altsyncram2.q_b[55]
taps[56] <= altsyncram_4ia1:altsyncram2.q_b[56]
taps[57] <= altsyncram_4ia1:altsyncram2.q_b[57]
taps[58] <= altsyncram_4ia1:altsyncram2.q_b[58]
taps[59] <= altsyncram_4ia1:altsyncram2.q_b[59]


|DE1_D5M|RAW2RGB:u4|MAGIC:u1|Cube_Buffer:Fill_UP|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_okv:auto_generated|altsyncram_4ia1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[0] => ram_block3a32.PORTAADDR
address_a[0] => ram_block3a33.PORTAADDR
address_a[0] => ram_block3a34.PORTAADDR
address_a[0] => ram_block3a35.PORTAADDR
address_a[0] => ram_block3a36.PORTAADDR
address_a[0] => ram_block3a37.PORTAADDR
address_a[0] => ram_block3a38.PORTAADDR
address_a[0] => ram_block3a39.PORTAADDR
address_a[0] => ram_block3a40.PORTAADDR
address_a[0] => ram_block3a41.PORTAADDR
address_a[0] => ram_block3a42.PORTAADDR
address_a[0] => ram_block3a43.PORTAADDR
address_a[0] => ram_block3a44.PORTAADDR
address_a[0] => ram_block3a45.PORTAADDR
address_a[0] => ram_block3a46.PORTAADDR
address_a[0] => ram_block3a47.PORTAADDR
address_a[0] => ram_block3a48.PORTAADDR
address_a[0] => ram_block3a49.PORTAADDR
address_a[0] => ram_block3a50.PORTAADDR
address_a[0] => ram_block3a51.PORTAADDR
address_a[0] => ram_block3a52.PORTAADDR
address_a[0] => ram_block3a53.PORTAADDR
address_a[0] => ram_block3a54.PORTAADDR
address_a[0] => ram_block3a55.PORTAADDR
address_a[0] => ram_block3a56.PORTAADDR
address_a[0] => ram_block3a57.PORTAADDR
address_a[0] => ram_block3a58.PORTAADDR
address_a[0] => ram_block3a59.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[1] => ram_block3a32.PORTAADDR1
address_a[1] => ram_block3a33.PORTAADDR1
address_a[1] => ram_block3a34.PORTAADDR1
address_a[1] => ram_block3a35.PORTAADDR1
address_a[1] => ram_block3a36.PORTAADDR1
address_a[1] => ram_block3a37.PORTAADDR1
address_a[1] => ram_block3a38.PORTAADDR1
address_a[1] => ram_block3a39.PORTAADDR1
address_a[1] => ram_block3a40.PORTAADDR1
address_a[1] => ram_block3a41.PORTAADDR1
address_a[1] => ram_block3a42.PORTAADDR1
address_a[1] => ram_block3a43.PORTAADDR1
address_a[1] => ram_block3a44.PORTAADDR1
address_a[1] => ram_block3a45.PORTAADDR1
address_a[1] => ram_block3a46.PORTAADDR1
address_a[1] => ram_block3a47.PORTAADDR1
address_a[1] => ram_block3a48.PORTAADDR1
address_a[1] => ram_block3a49.PORTAADDR1
address_a[1] => ram_block3a50.PORTAADDR1
address_a[1] => ram_block3a51.PORTAADDR1
address_a[1] => ram_block3a52.PORTAADDR1
address_a[1] => ram_block3a53.PORTAADDR1
address_a[1] => ram_block3a54.PORTAADDR1
address_a[1] => ram_block3a55.PORTAADDR1
address_a[1] => ram_block3a56.PORTAADDR1
address_a[1] => ram_block3a57.PORTAADDR1
address_a[1] => ram_block3a58.PORTAADDR1
address_a[1] => ram_block3a59.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[2] => ram_block3a32.PORTAADDR2
address_a[2] => ram_block3a33.PORTAADDR2
address_a[2] => ram_block3a34.PORTAADDR2
address_a[2] => ram_block3a35.PORTAADDR2
address_a[2] => ram_block3a36.PORTAADDR2
address_a[2] => ram_block3a37.PORTAADDR2
address_a[2] => ram_block3a38.PORTAADDR2
address_a[2] => ram_block3a39.PORTAADDR2
address_a[2] => ram_block3a40.PORTAADDR2
address_a[2] => ram_block3a41.PORTAADDR2
address_a[2] => ram_block3a42.PORTAADDR2
address_a[2] => ram_block3a43.PORTAADDR2
address_a[2] => ram_block3a44.PORTAADDR2
address_a[2] => ram_block3a45.PORTAADDR2
address_a[2] => ram_block3a46.PORTAADDR2
address_a[2] => ram_block3a47.PORTAADDR2
address_a[2] => ram_block3a48.PORTAADDR2
address_a[2] => ram_block3a49.PORTAADDR2
address_a[2] => ram_block3a50.PORTAADDR2
address_a[2] => ram_block3a51.PORTAADDR2
address_a[2] => ram_block3a52.PORTAADDR2
address_a[2] => ram_block3a53.PORTAADDR2
address_a[2] => ram_block3a54.PORTAADDR2
address_a[2] => ram_block3a55.PORTAADDR2
address_a[2] => ram_block3a56.PORTAADDR2
address_a[2] => ram_block3a57.PORTAADDR2
address_a[2] => ram_block3a58.PORTAADDR2
address_a[2] => ram_block3a59.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[3] => ram_block3a32.PORTAADDR3
address_a[3] => ram_block3a33.PORTAADDR3
address_a[3] => ram_block3a34.PORTAADDR3
address_a[3] => ram_block3a35.PORTAADDR3
address_a[3] => ram_block3a36.PORTAADDR3
address_a[3] => ram_block3a37.PORTAADDR3
address_a[3] => ram_block3a38.PORTAADDR3
address_a[3] => ram_block3a39.PORTAADDR3
address_a[3] => ram_block3a40.PORTAADDR3
address_a[3] => ram_block3a41.PORTAADDR3
address_a[3] => ram_block3a42.PORTAADDR3
address_a[3] => ram_block3a43.PORTAADDR3
address_a[3] => ram_block3a44.PORTAADDR3
address_a[3] => ram_block3a45.PORTAADDR3
address_a[3] => ram_block3a46.PORTAADDR3
address_a[3] => ram_block3a47.PORTAADDR3
address_a[3] => ram_block3a48.PORTAADDR3
address_a[3] => ram_block3a49.PORTAADDR3
address_a[3] => ram_block3a50.PORTAADDR3
address_a[3] => ram_block3a51.PORTAADDR3
address_a[3] => ram_block3a52.PORTAADDR3
address_a[3] => ram_block3a53.PORTAADDR3
address_a[3] => ram_block3a54.PORTAADDR3
address_a[3] => ram_block3a55.PORTAADDR3
address_a[3] => ram_block3a56.PORTAADDR3
address_a[3] => ram_block3a57.PORTAADDR3
address_a[3] => ram_block3a58.PORTAADDR3
address_a[3] => ram_block3a59.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[4] => ram_block3a32.PORTAADDR4
address_a[4] => ram_block3a33.PORTAADDR4
address_a[4] => ram_block3a34.PORTAADDR4
address_a[4] => ram_block3a35.PORTAADDR4
address_a[4] => ram_block3a36.PORTAADDR4
address_a[4] => ram_block3a37.PORTAADDR4
address_a[4] => ram_block3a38.PORTAADDR4
address_a[4] => ram_block3a39.PORTAADDR4
address_a[4] => ram_block3a40.PORTAADDR4
address_a[4] => ram_block3a41.PORTAADDR4
address_a[4] => ram_block3a42.PORTAADDR4
address_a[4] => ram_block3a43.PORTAADDR4
address_a[4] => ram_block3a44.PORTAADDR4
address_a[4] => ram_block3a45.PORTAADDR4
address_a[4] => ram_block3a46.PORTAADDR4
address_a[4] => ram_block3a47.PORTAADDR4
address_a[4] => ram_block3a48.PORTAADDR4
address_a[4] => ram_block3a49.PORTAADDR4
address_a[4] => ram_block3a50.PORTAADDR4
address_a[4] => ram_block3a51.PORTAADDR4
address_a[4] => ram_block3a52.PORTAADDR4
address_a[4] => ram_block3a53.PORTAADDR4
address_a[4] => ram_block3a54.PORTAADDR4
address_a[4] => ram_block3a55.PORTAADDR4
address_a[4] => ram_block3a56.PORTAADDR4
address_a[4] => ram_block3a57.PORTAADDR4
address_a[4] => ram_block3a58.PORTAADDR4
address_a[4] => ram_block3a59.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[5] => ram_block3a32.PORTAADDR5
address_a[5] => ram_block3a33.PORTAADDR5
address_a[5] => ram_block3a34.PORTAADDR5
address_a[5] => ram_block3a35.PORTAADDR5
address_a[5] => ram_block3a36.PORTAADDR5
address_a[5] => ram_block3a37.PORTAADDR5
address_a[5] => ram_block3a38.PORTAADDR5
address_a[5] => ram_block3a39.PORTAADDR5
address_a[5] => ram_block3a40.PORTAADDR5
address_a[5] => ram_block3a41.PORTAADDR5
address_a[5] => ram_block3a42.PORTAADDR5
address_a[5] => ram_block3a43.PORTAADDR5
address_a[5] => ram_block3a44.PORTAADDR5
address_a[5] => ram_block3a45.PORTAADDR5
address_a[5] => ram_block3a46.PORTAADDR5
address_a[5] => ram_block3a47.PORTAADDR5
address_a[5] => ram_block3a48.PORTAADDR5
address_a[5] => ram_block3a49.PORTAADDR5
address_a[5] => ram_block3a50.PORTAADDR5
address_a[5] => ram_block3a51.PORTAADDR5
address_a[5] => ram_block3a52.PORTAADDR5
address_a[5] => ram_block3a53.PORTAADDR5
address_a[5] => ram_block3a54.PORTAADDR5
address_a[5] => ram_block3a55.PORTAADDR5
address_a[5] => ram_block3a56.PORTAADDR5
address_a[5] => ram_block3a57.PORTAADDR5
address_a[5] => ram_block3a58.PORTAADDR5
address_a[5] => ram_block3a59.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[6] => ram_block3a32.PORTAADDR6
address_a[6] => ram_block3a33.PORTAADDR6
address_a[6] => ram_block3a34.PORTAADDR6
address_a[6] => ram_block3a35.PORTAADDR6
address_a[6] => ram_block3a36.PORTAADDR6
address_a[6] => ram_block3a37.PORTAADDR6
address_a[6] => ram_block3a38.PORTAADDR6
address_a[6] => ram_block3a39.PORTAADDR6
address_a[6] => ram_block3a40.PORTAADDR6
address_a[6] => ram_block3a41.PORTAADDR6
address_a[6] => ram_block3a42.PORTAADDR6
address_a[6] => ram_block3a43.PORTAADDR6
address_a[6] => ram_block3a44.PORTAADDR6
address_a[6] => ram_block3a45.PORTAADDR6
address_a[6] => ram_block3a46.PORTAADDR6
address_a[6] => ram_block3a47.PORTAADDR6
address_a[6] => ram_block3a48.PORTAADDR6
address_a[6] => ram_block3a49.PORTAADDR6
address_a[6] => ram_block3a50.PORTAADDR6
address_a[6] => ram_block3a51.PORTAADDR6
address_a[6] => ram_block3a52.PORTAADDR6
address_a[6] => ram_block3a53.PORTAADDR6
address_a[6] => ram_block3a54.PORTAADDR6
address_a[6] => ram_block3a55.PORTAADDR6
address_a[6] => ram_block3a56.PORTAADDR6
address_a[6] => ram_block3a57.PORTAADDR6
address_a[6] => ram_block3a58.PORTAADDR6
address_a[6] => ram_block3a59.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[7] => ram_block3a32.PORTAADDR7
address_a[7] => ram_block3a33.PORTAADDR7
address_a[7] => ram_block3a34.PORTAADDR7
address_a[7] => ram_block3a35.PORTAADDR7
address_a[7] => ram_block3a36.PORTAADDR7
address_a[7] => ram_block3a37.PORTAADDR7
address_a[7] => ram_block3a38.PORTAADDR7
address_a[7] => ram_block3a39.PORTAADDR7
address_a[7] => ram_block3a40.PORTAADDR7
address_a[7] => ram_block3a41.PORTAADDR7
address_a[7] => ram_block3a42.PORTAADDR7
address_a[7] => ram_block3a43.PORTAADDR7
address_a[7] => ram_block3a44.PORTAADDR7
address_a[7] => ram_block3a45.PORTAADDR7
address_a[7] => ram_block3a46.PORTAADDR7
address_a[7] => ram_block3a47.PORTAADDR7
address_a[7] => ram_block3a48.PORTAADDR7
address_a[7] => ram_block3a49.PORTAADDR7
address_a[7] => ram_block3a50.PORTAADDR7
address_a[7] => ram_block3a51.PORTAADDR7
address_a[7] => ram_block3a52.PORTAADDR7
address_a[7] => ram_block3a53.PORTAADDR7
address_a[7] => ram_block3a54.PORTAADDR7
address_a[7] => ram_block3a55.PORTAADDR7
address_a[7] => ram_block3a56.PORTAADDR7
address_a[7] => ram_block3a57.PORTAADDR7
address_a[7] => ram_block3a58.PORTAADDR7
address_a[7] => ram_block3a59.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[8] => ram_block3a32.PORTAADDR8
address_a[8] => ram_block3a33.PORTAADDR8
address_a[8] => ram_block3a34.PORTAADDR8
address_a[8] => ram_block3a35.PORTAADDR8
address_a[8] => ram_block3a36.PORTAADDR8
address_a[8] => ram_block3a37.PORTAADDR8
address_a[8] => ram_block3a38.PORTAADDR8
address_a[8] => ram_block3a39.PORTAADDR8
address_a[8] => ram_block3a40.PORTAADDR8
address_a[8] => ram_block3a41.PORTAADDR8
address_a[8] => ram_block3a42.PORTAADDR8
address_a[8] => ram_block3a43.PORTAADDR8
address_a[8] => ram_block3a44.PORTAADDR8
address_a[8] => ram_block3a45.PORTAADDR8
address_a[8] => ram_block3a46.PORTAADDR8
address_a[8] => ram_block3a47.PORTAADDR8
address_a[8] => ram_block3a48.PORTAADDR8
address_a[8] => ram_block3a49.PORTAADDR8
address_a[8] => ram_block3a50.PORTAADDR8
address_a[8] => ram_block3a51.PORTAADDR8
address_a[8] => ram_block3a52.PORTAADDR8
address_a[8] => ram_block3a53.PORTAADDR8
address_a[8] => ram_block3a54.PORTAADDR8
address_a[8] => ram_block3a55.PORTAADDR8
address_a[8] => ram_block3a56.PORTAADDR8
address_a[8] => ram_block3a57.PORTAADDR8
address_a[8] => ram_block3a58.PORTAADDR8
address_a[8] => ram_block3a59.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_a[9] => ram_block3a32.PORTAADDR9
address_a[9] => ram_block3a33.PORTAADDR9
address_a[9] => ram_block3a34.PORTAADDR9
address_a[9] => ram_block3a35.PORTAADDR9
address_a[9] => ram_block3a36.PORTAADDR9
address_a[9] => ram_block3a37.PORTAADDR9
address_a[9] => ram_block3a38.PORTAADDR9
address_a[9] => ram_block3a39.PORTAADDR9
address_a[9] => ram_block3a40.PORTAADDR9
address_a[9] => ram_block3a41.PORTAADDR9
address_a[9] => ram_block3a42.PORTAADDR9
address_a[9] => ram_block3a43.PORTAADDR9
address_a[9] => ram_block3a44.PORTAADDR9
address_a[9] => ram_block3a45.PORTAADDR9
address_a[9] => ram_block3a46.PORTAADDR9
address_a[9] => ram_block3a47.PORTAADDR9
address_a[9] => ram_block3a48.PORTAADDR9
address_a[9] => ram_block3a49.PORTAADDR9
address_a[9] => ram_block3a50.PORTAADDR9
address_a[9] => ram_block3a51.PORTAADDR9
address_a[9] => ram_block3a52.PORTAADDR9
address_a[9] => ram_block3a53.PORTAADDR9
address_a[9] => ram_block3a54.PORTAADDR9
address_a[9] => ram_block3a55.PORTAADDR9
address_a[9] => ram_block3a56.PORTAADDR9
address_a[9] => ram_block3a57.PORTAADDR9
address_a[9] => ram_block3a58.PORTAADDR9
address_a[9] => ram_block3a59.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[10] => ram_block3a16.PORTAADDR10
address_a[10] => ram_block3a17.PORTAADDR10
address_a[10] => ram_block3a18.PORTAADDR10
address_a[10] => ram_block3a19.PORTAADDR10
address_a[10] => ram_block3a20.PORTAADDR10
address_a[10] => ram_block3a21.PORTAADDR10
address_a[10] => ram_block3a22.PORTAADDR10
address_a[10] => ram_block3a23.PORTAADDR10
address_a[10] => ram_block3a24.PORTAADDR10
address_a[10] => ram_block3a25.PORTAADDR10
address_a[10] => ram_block3a26.PORTAADDR10
address_a[10] => ram_block3a27.PORTAADDR10
address_a[10] => ram_block3a28.PORTAADDR10
address_a[10] => ram_block3a29.PORTAADDR10
address_a[10] => ram_block3a30.PORTAADDR10
address_a[10] => ram_block3a31.PORTAADDR10
address_a[10] => ram_block3a32.PORTAADDR10
address_a[10] => ram_block3a33.PORTAADDR10
address_a[10] => ram_block3a34.PORTAADDR10
address_a[10] => ram_block3a35.PORTAADDR10
address_a[10] => ram_block3a36.PORTAADDR10
address_a[10] => ram_block3a37.PORTAADDR10
address_a[10] => ram_block3a38.PORTAADDR10
address_a[10] => ram_block3a39.PORTAADDR10
address_a[10] => ram_block3a40.PORTAADDR10
address_a[10] => ram_block3a41.PORTAADDR10
address_a[10] => ram_block3a42.PORTAADDR10
address_a[10] => ram_block3a43.PORTAADDR10
address_a[10] => ram_block3a44.PORTAADDR10
address_a[10] => ram_block3a45.PORTAADDR10
address_a[10] => ram_block3a46.PORTAADDR10
address_a[10] => ram_block3a47.PORTAADDR10
address_a[10] => ram_block3a48.PORTAADDR10
address_a[10] => ram_block3a49.PORTAADDR10
address_a[10] => ram_block3a50.PORTAADDR10
address_a[10] => ram_block3a51.PORTAADDR10
address_a[10] => ram_block3a52.PORTAADDR10
address_a[10] => ram_block3a53.PORTAADDR10
address_a[10] => ram_block3a54.PORTAADDR10
address_a[10] => ram_block3a55.PORTAADDR10
address_a[10] => ram_block3a56.PORTAADDR10
address_a[10] => ram_block3a57.PORTAADDR10
address_a[10] => ram_block3a58.PORTAADDR10
address_a[10] => ram_block3a59.PORTAADDR10
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[0] => ram_block3a32.PORTBADDR
address_b[0] => ram_block3a33.PORTBADDR
address_b[0] => ram_block3a34.PORTBADDR
address_b[0] => ram_block3a35.PORTBADDR
address_b[0] => ram_block3a36.PORTBADDR
address_b[0] => ram_block3a37.PORTBADDR
address_b[0] => ram_block3a38.PORTBADDR
address_b[0] => ram_block3a39.PORTBADDR
address_b[0] => ram_block3a40.PORTBADDR
address_b[0] => ram_block3a41.PORTBADDR
address_b[0] => ram_block3a42.PORTBADDR
address_b[0] => ram_block3a43.PORTBADDR
address_b[0] => ram_block3a44.PORTBADDR
address_b[0] => ram_block3a45.PORTBADDR
address_b[0] => ram_block3a46.PORTBADDR
address_b[0] => ram_block3a47.PORTBADDR
address_b[0] => ram_block3a48.PORTBADDR
address_b[0] => ram_block3a49.PORTBADDR
address_b[0] => ram_block3a50.PORTBADDR
address_b[0] => ram_block3a51.PORTBADDR
address_b[0] => ram_block3a52.PORTBADDR
address_b[0] => ram_block3a53.PORTBADDR
address_b[0] => ram_block3a54.PORTBADDR
address_b[0] => ram_block3a55.PORTBADDR
address_b[0] => ram_block3a56.PORTBADDR
address_b[0] => ram_block3a57.PORTBADDR
address_b[0] => ram_block3a58.PORTBADDR
address_b[0] => ram_block3a59.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[1] => ram_block3a32.PORTBADDR1
address_b[1] => ram_block3a33.PORTBADDR1
address_b[1] => ram_block3a34.PORTBADDR1
address_b[1] => ram_block3a35.PORTBADDR1
address_b[1] => ram_block3a36.PORTBADDR1
address_b[1] => ram_block3a37.PORTBADDR1
address_b[1] => ram_block3a38.PORTBADDR1
address_b[1] => ram_block3a39.PORTBADDR1
address_b[1] => ram_block3a40.PORTBADDR1
address_b[1] => ram_block3a41.PORTBADDR1
address_b[1] => ram_block3a42.PORTBADDR1
address_b[1] => ram_block3a43.PORTBADDR1
address_b[1] => ram_block3a44.PORTBADDR1
address_b[1] => ram_block3a45.PORTBADDR1
address_b[1] => ram_block3a46.PORTBADDR1
address_b[1] => ram_block3a47.PORTBADDR1
address_b[1] => ram_block3a48.PORTBADDR1
address_b[1] => ram_block3a49.PORTBADDR1
address_b[1] => ram_block3a50.PORTBADDR1
address_b[1] => ram_block3a51.PORTBADDR1
address_b[1] => ram_block3a52.PORTBADDR1
address_b[1] => ram_block3a53.PORTBADDR1
address_b[1] => ram_block3a54.PORTBADDR1
address_b[1] => ram_block3a55.PORTBADDR1
address_b[1] => ram_block3a56.PORTBADDR1
address_b[1] => ram_block3a57.PORTBADDR1
address_b[1] => ram_block3a58.PORTBADDR1
address_b[1] => ram_block3a59.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[2] => ram_block3a32.PORTBADDR2
address_b[2] => ram_block3a33.PORTBADDR2
address_b[2] => ram_block3a34.PORTBADDR2
address_b[2] => ram_block3a35.PORTBADDR2
address_b[2] => ram_block3a36.PORTBADDR2
address_b[2] => ram_block3a37.PORTBADDR2
address_b[2] => ram_block3a38.PORTBADDR2
address_b[2] => ram_block3a39.PORTBADDR2
address_b[2] => ram_block3a40.PORTBADDR2
address_b[2] => ram_block3a41.PORTBADDR2
address_b[2] => ram_block3a42.PORTBADDR2
address_b[2] => ram_block3a43.PORTBADDR2
address_b[2] => ram_block3a44.PORTBADDR2
address_b[2] => ram_block3a45.PORTBADDR2
address_b[2] => ram_block3a46.PORTBADDR2
address_b[2] => ram_block3a47.PORTBADDR2
address_b[2] => ram_block3a48.PORTBADDR2
address_b[2] => ram_block3a49.PORTBADDR2
address_b[2] => ram_block3a50.PORTBADDR2
address_b[2] => ram_block3a51.PORTBADDR2
address_b[2] => ram_block3a52.PORTBADDR2
address_b[2] => ram_block3a53.PORTBADDR2
address_b[2] => ram_block3a54.PORTBADDR2
address_b[2] => ram_block3a55.PORTBADDR2
address_b[2] => ram_block3a56.PORTBADDR2
address_b[2] => ram_block3a57.PORTBADDR2
address_b[2] => ram_block3a58.PORTBADDR2
address_b[2] => ram_block3a59.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[3] => ram_block3a32.PORTBADDR3
address_b[3] => ram_block3a33.PORTBADDR3
address_b[3] => ram_block3a34.PORTBADDR3
address_b[3] => ram_block3a35.PORTBADDR3
address_b[3] => ram_block3a36.PORTBADDR3
address_b[3] => ram_block3a37.PORTBADDR3
address_b[3] => ram_block3a38.PORTBADDR3
address_b[3] => ram_block3a39.PORTBADDR3
address_b[3] => ram_block3a40.PORTBADDR3
address_b[3] => ram_block3a41.PORTBADDR3
address_b[3] => ram_block3a42.PORTBADDR3
address_b[3] => ram_block3a43.PORTBADDR3
address_b[3] => ram_block3a44.PORTBADDR3
address_b[3] => ram_block3a45.PORTBADDR3
address_b[3] => ram_block3a46.PORTBADDR3
address_b[3] => ram_block3a47.PORTBADDR3
address_b[3] => ram_block3a48.PORTBADDR3
address_b[3] => ram_block3a49.PORTBADDR3
address_b[3] => ram_block3a50.PORTBADDR3
address_b[3] => ram_block3a51.PORTBADDR3
address_b[3] => ram_block3a52.PORTBADDR3
address_b[3] => ram_block3a53.PORTBADDR3
address_b[3] => ram_block3a54.PORTBADDR3
address_b[3] => ram_block3a55.PORTBADDR3
address_b[3] => ram_block3a56.PORTBADDR3
address_b[3] => ram_block3a57.PORTBADDR3
address_b[3] => ram_block3a58.PORTBADDR3
address_b[3] => ram_block3a59.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[4] => ram_block3a32.PORTBADDR4
address_b[4] => ram_block3a33.PORTBADDR4
address_b[4] => ram_block3a34.PORTBADDR4
address_b[4] => ram_block3a35.PORTBADDR4
address_b[4] => ram_block3a36.PORTBADDR4
address_b[4] => ram_block3a37.PORTBADDR4
address_b[4] => ram_block3a38.PORTBADDR4
address_b[4] => ram_block3a39.PORTBADDR4
address_b[4] => ram_block3a40.PORTBADDR4
address_b[4] => ram_block3a41.PORTBADDR4
address_b[4] => ram_block3a42.PORTBADDR4
address_b[4] => ram_block3a43.PORTBADDR4
address_b[4] => ram_block3a44.PORTBADDR4
address_b[4] => ram_block3a45.PORTBADDR4
address_b[4] => ram_block3a46.PORTBADDR4
address_b[4] => ram_block3a47.PORTBADDR4
address_b[4] => ram_block3a48.PORTBADDR4
address_b[4] => ram_block3a49.PORTBADDR4
address_b[4] => ram_block3a50.PORTBADDR4
address_b[4] => ram_block3a51.PORTBADDR4
address_b[4] => ram_block3a52.PORTBADDR4
address_b[4] => ram_block3a53.PORTBADDR4
address_b[4] => ram_block3a54.PORTBADDR4
address_b[4] => ram_block3a55.PORTBADDR4
address_b[4] => ram_block3a56.PORTBADDR4
address_b[4] => ram_block3a57.PORTBADDR4
address_b[4] => ram_block3a58.PORTBADDR4
address_b[4] => ram_block3a59.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[5] => ram_block3a32.PORTBADDR5
address_b[5] => ram_block3a33.PORTBADDR5
address_b[5] => ram_block3a34.PORTBADDR5
address_b[5] => ram_block3a35.PORTBADDR5
address_b[5] => ram_block3a36.PORTBADDR5
address_b[5] => ram_block3a37.PORTBADDR5
address_b[5] => ram_block3a38.PORTBADDR5
address_b[5] => ram_block3a39.PORTBADDR5
address_b[5] => ram_block3a40.PORTBADDR5
address_b[5] => ram_block3a41.PORTBADDR5
address_b[5] => ram_block3a42.PORTBADDR5
address_b[5] => ram_block3a43.PORTBADDR5
address_b[5] => ram_block3a44.PORTBADDR5
address_b[5] => ram_block3a45.PORTBADDR5
address_b[5] => ram_block3a46.PORTBADDR5
address_b[5] => ram_block3a47.PORTBADDR5
address_b[5] => ram_block3a48.PORTBADDR5
address_b[5] => ram_block3a49.PORTBADDR5
address_b[5] => ram_block3a50.PORTBADDR5
address_b[5] => ram_block3a51.PORTBADDR5
address_b[5] => ram_block3a52.PORTBADDR5
address_b[5] => ram_block3a53.PORTBADDR5
address_b[5] => ram_block3a54.PORTBADDR5
address_b[5] => ram_block3a55.PORTBADDR5
address_b[5] => ram_block3a56.PORTBADDR5
address_b[5] => ram_block3a57.PORTBADDR5
address_b[5] => ram_block3a58.PORTBADDR5
address_b[5] => ram_block3a59.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[6] => ram_block3a32.PORTBADDR6
address_b[6] => ram_block3a33.PORTBADDR6
address_b[6] => ram_block3a34.PORTBADDR6
address_b[6] => ram_block3a35.PORTBADDR6
address_b[6] => ram_block3a36.PORTBADDR6
address_b[6] => ram_block3a37.PORTBADDR6
address_b[6] => ram_block3a38.PORTBADDR6
address_b[6] => ram_block3a39.PORTBADDR6
address_b[6] => ram_block3a40.PORTBADDR6
address_b[6] => ram_block3a41.PORTBADDR6
address_b[6] => ram_block3a42.PORTBADDR6
address_b[6] => ram_block3a43.PORTBADDR6
address_b[6] => ram_block3a44.PORTBADDR6
address_b[6] => ram_block3a45.PORTBADDR6
address_b[6] => ram_block3a46.PORTBADDR6
address_b[6] => ram_block3a47.PORTBADDR6
address_b[6] => ram_block3a48.PORTBADDR6
address_b[6] => ram_block3a49.PORTBADDR6
address_b[6] => ram_block3a50.PORTBADDR6
address_b[6] => ram_block3a51.PORTBADDR6
address_b[6] => ram_block3a52.PORTBADDR6
address_b[6] => ram_block3a53.PORTBADDR6
address_b[6] => ram_block3a54.PORTBADDR6
address_b[6] => ram_block3a55.PORTBADDR6
address_b[6] => ram_block3a56.PORTBADDR6
address_b[6] => ram_block3a57.PORTBADDR6
address_b[6] => ram_block3a58.PORTBADDR6
address_b[6] => ram_block3a59.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[7] => ram_block3a32.PORTBADDR7
address_b[7] => ram_block3a33.PORTBADDR7
address_b[7] => ram_block3a34.PORTBADDR7
address_b[7] => ram_block3a35.PORTBADDR7
address_b[7] => ram_block3a36.PORTBADDR7
address_b[7] => ram_block3a37.PORTBADDR7
address_b[7] => ram_block3a38.PORTBADDR7
address_b[7] => ram_block3a39.PORTBADDR7
address_b[7] => ram_block3a40.PORTBADDR7
address_b[7] => ram_block3a41.PORTBADDR7
address_b[7] => ram_block3a42.PORTBADDR7
address_b[7] => ram_block3a43.PORTBADDR7
address_b[7] => ram_block3a44.PORTBADDR7
address_b[7] => ram_block3a45.PORTBADDR7
address_b[7] => ram_block3a46.PORTBADDR7
address_b[7] => ram_block3a47.PORTBADDR7
address_b[7] => ram_block3a48.PORTBADDR7
address_b[7] => ram_block3a49.PORTBADDR7
address_b[7] => ram_block3a50.PORTBADDR7
address_b[7] => ram_block3a51.PORTBADDR7
address_b[7] => ram_block3a52.PORTBADDR7
address_b[7] => ram_block3a53.PORTBADDR7
address_b[7] => ram_block3a54.PORTBADDR7
address_b[7] => ram_block3a55.PORTBADDR7
address_b[7] => ram_block3a56.PORTBADDR7
address_b[7] => ram_block3a57.PORTBADDR7
address_b[7] => ram_block3a58.PORTBADDR7
address_b[7] => ram_block3a59.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[8] => ram_block3a32.PORTBADDR8
address_b[8] => ram_block3a33.PORTBADDR8
address_b[8] => ram_block3a34.PORTBADDR8
address_b[8] => ram_block3a35.PORTBADDR8
address_b[8] => ram_block3a36.PORTBADDR8
address_b[8] => ram_block3a37.PORTBADDR8
address_b[8] => ram_block3a38.PORTBADDR8
address_b[8] => ram_block3a39.PORTBADDR8
address_b[8] => ram_block3a40.PORTBADDR8
address_b[8] => ram_block3a41.PORTBADDR8
address_b[8] => ram_block3a42.PORTBADDR8
address_b[8] => ram_block3a43.PORTBADDR8
address_b[8] => ram_block3a44.PORTBADDR8
address_b[8] => ram_block3a45.PORTBADDR8
address_b[8] => ram_block3a46.PORTBADDR8
address_b[8] => ram_block3a47.PORTBADDR8
address_b[8] => ram_block3a48.PORTBADDR8
address_b[8] => ram_block3a49.PORTBADDR8
address_b[8] => ram_block3a50.PORTBADDR8
address_b[8] => ram_block3a51.PORTBADDR8
address_b[8] => ram_block3a52.PORTBADDR8
address_b[8] => ram_block3a53.PORTBADDR8
address_b[8] => ram_block3a54.PORTBADDR8
address_b[8] => ram_block3a55.PORTBADDR8
address_b[8] => ram_block3a56.PORTBADDR8
address_b[8] => ram_block3a57.PORTBADDR8
address_b[8] => ram_block3a58.PORTBADDR8
address_b[8] => ram_block3a59.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
address_b[9] => ram_block3a32.PORTBADDR9
address_b[9] => ram_block3a33.PORTBADDR9
address_b[9] => ram_block3a34.PORTBADDR9
address_b[9] => ram_block3a35.PORTBADDR9
address_b[9] => ram_block3a36.PORTBADDR9
address_b[9] => ram_block3a37.PORTBADDR9
address_b[9] => ram_block3a38.PORTBADDR9
address_b[9] => ram_block3a39.PORTBADDR9
address_b[9] => ram_block3a40.PORTBADDR9
address_b[9] => ram_block3a41.PORTBADDR9
address_b[9] => ram_block3a42.PORTBADDR9
address_b[9] => ram_block3a43.PORTBADDR9
address_b[9] => ram_block3a44.PORTBADDR9
address_b[9] => ram_block3a45.PORTBADDR9
address_b[9] => ram_block3a46.PORTBADDR9
address_b[9] => ram_block3a47.PORTBADDR9
address_b[9] => ram_block3a48.PORTBADDR9
address_b[9] => ram_block3a49.PORTBADDR9
address_b[9] => ram_block3a50.PORTBADDR9
address_b[9] => ram_block3a51.PORTBADDR9
address_b[9] => ram_block3a52.PORTBADDR9
address_b[9] => ram_block3a53.PORTBADDR9
address_b[9] => ram_block3a54.PORTBADDR9
address_b[9] => ram_block3a55.PORTBADDR9
address_b[9] => ram_block3a56.PORTBADDR9
address_b[9] => ram_block3a57.PORTBADDR9
address_b[9] => ram_block3a58.PORTBADDR9
address_b[9] => ram_block3a59.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[10] => ram_block3a16.PORTBADDR10
address_b[10] => ram_block3a17.PORTBADDR10
address_b[10] => ram_block3a18.PORTBADDR10
address_b[10] => ram_block3a19.PORTBADDR10
address_b[10] => ram_block3a20.PORTBADDR10
address_b[10] => ram_block3a21.PORTBADDR10
address_b[10] => ram_block3a22.PORTBADDR10
address_b[10] => ram_block3a23.PORTBADDR10
address_b[10] => ram_block3a24.PORTBADDR10
address_b[10] => ram_block3a25.PORTBADDR10
address_b[10] => ram_block3a26.PORTBADDR10
address_b[10] => ram_block3a27.PORTBADDR10
address_b[10] => ram_block3a28.PORTBADDR10
address_b[10] => ram_block3a29.PORTBADDR10
address_b[10] => ram_block3a30.PORTBADDR10
address_b[10] => ram_block3a31.PORTBADDR10
address_b[10] => ram_block3a32.PORTBADDR10
address_b[10] => ram_block3a33.PORTBADDR10
address_b[10] => ram_block3a34.PORTBADDR10
address_b[10] => ram_block3a35.PORTBADDR10
address_b[10] => ram_block3a36.PORTBADDR10
address_b[10] => ram_block3a37.PORTBADDR10
address_b[10] => ram_block3a38.PORTBADDR10
address_b[10] => ram_block3a39.PORTBADDR10
address_b[10] => ram_block3a40.PORTBADDR10
address_b[10] => ram_block3a41.PORTBADDR10
address_b[10] => ram_block3a42.PORTBADDR10
address_b[10] => ram_block3a43.PORTBADDR10
address_b[10] => ram_block3a44.PORTBADDR10
address_b[10] => ram_block3a45.PORTBADDR10
address_b[10] => ram_block3a46.PORTBADDR10
address_b[10] => ram_block3a47.PORTBADDR10
address_b[10] => ram_block3a48.PORTBADDR10
address_b[10] => ram_block3a49.PORTBADDR10
address_b[10] => ram_block3a50.PORTBADDR10
address_b[10] => ram_block3a51.PORTBADDR10
address_b[10] => ram_block3a52.PORTBADDR10
address_b[10] => ram_block3a53.PORTBADDR10
address_b[10] => ram_block3a54.PORTBADDR10
address_b[10] => ram_block3a55.PORTBADDR10
address_b[10] => ram_block3a56.PORTBADDR10
address_b[10] => ram_block3a57.PORTBADDR10
address_b[10] => ram_block3a58.PORTBADDR10
address_b[10] => ram_block3a59.PORTBADDR10
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock0 => ram_block3a32.CLK0
clock0 => ram_block3a33.CLK0
clock0 => ram_block3a34.CLK0
clock0 => ram_block3a35.CLK0
clock0 => ram_block3a36.CLK0
clock0 => ram_block3a37.CLK0
clock0 => ram_block3a38.CLK0
clock0 => ram_block3a39.CLK0
clock0 => ram_block3a40.CLK0
clock0 => ram_block3a41.CLK0
clock0 => ram_block3a42.CLK0
clock0 => ram_block3a43.CLK0
clock0 => ram_block3a44.CLK0
clock0 => ram_block3a45.CLK0
clock0 => ram_block3a46.CLK0
clock0 => ram_block3a47.CLK0
clock0 => ram_block3a48.CLK0
clock0 => ram_block3a49.CLK0
clock0 => ram_block3a50.CLK0
clock0 => ram_block3a51.CLK0
clock0 => ram_block3a52.CLK0
clock0 => ram_block3a53.CLK0
clock0 => ram_block3a54.CLK0
clock0 => ram_block3a55.CLK0
clock0 => ram_block3a56.CLK0
clock0 => ram_block3a57.CLK0
clock0 => ram_block3a58.CLK0
clock0 => ram_block3a59.CLK0
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
clocken0 => ram_block3a2.ENA0
clocken0 => ram_block3a3.ENA0
clocken0 => ram_block3a4.ENA0
clocken0 => ram_block3a5.ENA0
clocken0 => ram_block3a6.ENA0
clocken0 => ram_block3a7.ENA0
clocken0 => ram_block3a8.ENA0
clocken0 => ram_block3a9.ENA0
clocken0 => ram_block3a10.ENA0
clocken0 => ram_block3a11.ENA0
clocken0 => ram_block3a12.ENA0
clocken0 => ram_block3a13.ENA0
clocken0 => ram_block3a14.ENA0
clocken0 => ram_block3a15.ENA0
clocken0 => ram_block3a16.ENA0
clocken0 => ram_block3a17.ENA0
clocken0 => ram_block3a18.ENA0
clocken0 => ram_block3a19.ENA0
clocken0 => ram_block3a20.ENA0
clocken0 => ram_block3a21.ENA0
clocken0 => ram_block3a22.ENA0
clocken0 => ram_block3a23.ENA0
clocken0 => ram_block3a24.ENA0
clocken0 => ram_block3a25.ENA0
clocken0 => ram_block3a26.ENA0
clocken0 => ram_block3a27.ENA0
clocken0 => ram_block3a28.ENA0
clocken0 => ram_block3a29.ENA0
clocken0 => ram_block3a30.ENA0
clocken0 => ram_block3a31.ENA0
clocken0 => ram_block3a32.ENA0
clocken0 => ram_block3a33.ENA0
clocken0 => ram_block3a34.ENA0
clocken0 => ram_block3a35.ENA0
clocken0 => ram_block3a36.ENA0
clocken0 => ram_block3a37.ENA0
clocken0 => ram_block3a38.ENA0
clocken0 => ram_block3a39.ENA0
clocken0 => ram_block3a40.ENA0
clocken0 => ram_block3a41.ENA0
clocken0 => ram_block3a42.ENA0
clocken0 => ram_block3a43.ENA0
clocken0 => ram_block3a44.ENA0
clocken0 => ram_block3a45.ENA0
clocken0 => ram_block3a46.ENA0
clocken0 => ram_block3a47.ENA0
clocken0 => ram_block3a48.ENA0
clocken0 => ram_block3a49.ENA0
clocken0 => ram_block3a50.ENA0
clocken0 => ram_block3a51.ENA0
clocken0 => ram_block3a52.ENA0
clocken0 => ram_block3a53.ENA0
clocken0 => ram_block3a54.ENA0
clocken0 => ram_block3a55.ENA0
clocken0 => ram_block3a56.ENA0
clocken0 => ram_block3a57.ENA0
clocken0 => ram_block3a58.ENA0
clocken0 => ram_block3a59.ENA0
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
data_a[32] => ram_block3a32.PORTADATAIN
data_a[33] => ram_block3a33.PORTADATAIN
data_a[34] => ram_block3a34.PORTADATAIN
data_a[35] => ram_block3a35.PORTADATAIN
data_a[36] => ram_block3a36.PORTADATAIN
data_a[37] => ram_block3a37.PORTADATAIN
data_a[38] => ram_block3a38.PORTADATAIN
data_a[39] => ram_block3a39.PORTADATAIN
data_a[40] => ram_block3a40.PORTADATAIN
data_a[41] => ram_block3a41.PORTADATAIN
data_a[42] => ram_block3a42.PORTADATAIN
data_a[43] => ram_block3a43.PORTADATAIN
data_a[44] => ram_block3a44.PORTADATAIN
data_a[45] => ram_block3a45.PORTADATAIN
data_a[46] => ram_block3a46.PORTADATAIN
data_a[47] => ram_block3a47.PORTADATAIN
data_a[48] => ram_block3a48.PORTADATAIN
data_a[49] => ram_block3a49.PORTADATAIN
data_a[50] => ram_block3a50.PORTADATAIN
data_a[51] => ram_block3a51.PORTADATAIN
data_a[52] => ram_block3a52.PORTADATAIN
data_a[53] => ram_block3a53.PORTADATAIN
data_a[54] => ram_block3a54.PORTADATAIN
data_a[55] => ram_block3a55.PORTADATAIN
data_a[56] => ram_block3a56.PORTADATAIN
data_a[57] => ram_block3a57.PORTADATAIN
data_a[58] => ram_block3a58.PORTADATAIN
data_a[59] => ram_block3a59.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
q_b[32] <= ram_block3a32.PORTBDATAOUT
q_b[33] <= ram_block3a33.PORTBDATAOUT
q_b[34] <= ram_block3a34.PORTBDATAOUT
q_b[35] <= ram_block3a35.PORTBDATAOUT
q_b[36] <= ram_block3a36.PORTBDATAOUT
q_b[37] <= ram_block3a37.PORTBDATAOUT
q_b[38] <= ram_block3a38.PORTBDATAOUT
q_b[39] <= ram_block3a39.PORTBDATAOUT
q_b[40] <= ram_block3a40.PORTBDATAOUT
q_b[41] <= ram_block3a41.PORTBDATAOUT
q_b[42] <= ram_block3a42.PORTBDATAOUT
q_b[43] <= ram_block3a43.PORTBDATAOUT
q_b[44] <= ram_block3a44.PORTBDATAOUT
q_b[45] <= ram_block3a45.PORTBDATAOUT
q_b[46] <= ram_block3a46.PORTBDATAOUT
q_b[47] <= ram_block3a47.PORTBDATAOUT
q_b[48] <= ram_block3a48.PORTBDATAOUT
q_b[49] <= ram_block3a49.PORTBDATAOUT
q_b[50] <= ram_block3a50.PORTBDATAOUT
q_b[51] <= ram_block3a51.PORTBDATAOUT
q_b[52] <= ram_block3a52.PORTBDATAOUT
q_b[53] <= ram_block3a53.PORTBDATAOUT
q_b[54] <= ram_block3a54.PORTBDATAOUT
q_b[55] <= ram_block3a55.PORTBDATAOUT
q_b[56] <= ram_block3a56.PORTBDATAOUT
q_b[57] <= ram_block3a57.PORTBDATAOUT
q_b[58] <= ram_block3a58.PORTBDATAOUT
q_b[59] <= ram_block3a59.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a31.PORTAWE
wren_a => ram_block3a32.PORTAWE
wren_a => ram_block3a33.PORTAWE
wren_a => ram_block3a34.PORTAWE
wren_a => ram_block3a35.PORTAWE
wren_a => ram_block3a36.PORTAWE
wren_a => ram_block3a37.PORTAWE
wren_a => ram_block3a38.PORTAWE
wren_a => ram_block3a39.PORTAWE
wren_a => ram_block3a40.PORTAWE
wren_a => ram_block3a41.PORTAWE
wren_a => ram_block3a42.PORTAWE
wren_a => ram_block3a43.PORTAWE
wren_a => ram_block3a44.PORTAWE
wren_a => ram_block3a45.PORTAWE
wren_a => ram_block3a46.PORTAWE
wren_a => ram_block3a47.PORTAWE
wren_a => ram_block3a48.PORTAWE
wren_a => ram_block3a49.PORTAWE
wren_a => ram_block3a50.PORTAWE
wren_a => ram_block3a51.PORTAWE
wren_a => ram_block3a52.PORTAWE
wren_a => ram_block3a53.PORTAWE
wren_a => ram_block3a54.PORTAWE
wren_a => ram_block3a55.PORTAWE
wren_a => ram_block3a56.PORTAWE
wren_a => ram_block3a57.PORTAWE
wren_a => ram_block3a58.PORTAWE
wren_a => ram_block3a59.PORTAWE


|DE1_D5M|RAW2RGB:u4|MAGIC:u1|Cube_Buffer:Fill_UP|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_okv:auto_generated|cntr_3rf:cntr1
clk_en => counter_reg_bit4a[10].IN0
clock => counter_reg_bit4a[10].CLK
clock => counter_reg_bit4a[9].CLK
clock => counter_reg_bit4a[8].CLK
clock => counter_reg_bit4a[7].CLK
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT
q[7] <= counter_reg_bit4a[7].REGOUT
q[8] <= counter_reg_bit4a[8].REGOUT
q[9] <= counter_reg_bit4a[9].REGOUT
q[10] <= counter_reg_bit4a[10].REGOUT


|DE1_D5M|RAW2RGB:u4|MAGIC:u1|Cube_Buffer:Fill_UP|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_okv:auto_generated|cntr_3rf:cntr1|cmpr_mdc:cmpr5
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|DE1_D5M|sdram_pll:u6
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk


|DE1_D5M|sdram_pll:u6|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|DE1_D5M|Sdram_Control_4Port:u7
REF_CLK => ~NO_FANOUT~
RESET_N => RESET_N.IN3
CLK => CLK.IN9
WR1_DATA[0] => WR1_DATA[0].IN1
WR1_DATA[1] => WR1_DATA[1].IN1
WR1_DATA[2] => WR1_DATA[2].IN1
WR1_DATA[3] => WR1_DATA[3].IN1
WR1_DATA[4] => WR1_DATA[4].IN1
WR1_DATA[5] => WR1_DATA[5].IN1
WR1_DATA[6] => WR1_DATA[6].IN1
WR1_DATA[7] => WR1_DATA[7].IN1
WR1_DATA[8] => WR1_DATA[8].IN1
WR1_DATA[9] => WR1_DATA[9].IN1
WR1_DATA[10] => WR1_DATA[10].IN1
WR1_DATA[11] => WR1_DATA[11].IN1
WR1_DATA[12] => WR1_DATA[12].IN1
WR1_DATA[13] => WR1_DATA[13].IN1
WR1_DATA[14] => WR1_DATA[14].IN1
WR1_DATA[15] => WR1_DATA[15].IN1
WR1 => WR1.IN1
WR1_ADDR[0] => rWR1_ADDR.DATAA
WR1_ADDR[0] => rWR1_ADDR.DATAB
WR1_ADDR[1] => rWR1_ADDR.DATAA
WR1_ADDR[1] => rWR1_ADDR.DATAB
WR1_ADDR[2] => rWR1_ADDR.DATAA
WR1_ADDR[2] => rWR1_ADDR.DATAB
WR1_ADDR[3] => rWR1_ADDR.DATAA
WR1_ADDR[3] => rWR1_ADDR.DATAB
WR1_ADDR[4] => rWR1_ADDR.DATAA
WR1_ADDR[4] => rWR1_ADDR.DATAB
WR1_ADDR[5] => rWR1_ADDR.DATAA
WR1_ADDR[5] => rWR1_ADDR.DATAB
WR1_ADDR[6] => rWR1_ADDR.DATAA
WR1_ADDR[6] => rWR1_ADDR.DATAB
WR1_ADDR[7] => rWR1_ADDR.DATAA
WR1_ADDR[7] => rWR1_ADDR.DATAB
WR1_ADDR[8] => rWR1_ADDR.DATAA
WR1_ADDR[8] => rWR1_ADDR.DATAB
WR1_ADDR[9] => rWR1_ADDR.DATAA
WR1_ADDR[9] => rWR1_ADDR.DATAB
WR1_ADDR[10] => rWR1_ADDR.DATAA
WR1_ADDR[10] => rWR1_ADDR.DATAB
WR1_ADDR[11] => rWR1_ADDR.DATAA
WR1_ADDR[11] => rWR1_ADDR.DATAB
WR1_ADDR[12] => rWR1_ADDR.DATAA
WR1_ADDR[12] => rWR1_ADDR.DATAB
WR1_ADDR[13] => rWR1_ADDR.DATAA
WR1_ADDR[13] => rWR1_ADDR.DATAB
WR1_ADDR[14] => rWR1_ADDR.DATAA
WR1_ADDR[14] => rWR1_ADDR.DATAB
WR1_ADDR[15] => rWR1_ADDR.DATAA
WR1_ADDR[15] => rWR1_ADDR.DATAB
WR1_ADDR[16] => rWR1_ADDR.DATAA
WR1_ADDR[16] => rWR1_ADDR.DATAB
WR1_ADDR[17] => rWR1_ADDR.DATAA
WR1_ADDR[17] => rWR1_ADDR.DATAB
WR1_ADDR[18] => rWR1_ADDR.DATAA
WR1_ADDR[18] => rWR1_ADDR.DATAB
WR1_ADDR[19] => rWR1_ADDR.DATAA
WR1_ADDR[19] => rWR1_ADDR.DATAB
WR1_ADDR[20] => rWR1_ADDR.DATAA
WR1_ADDR[20] => rWR1_ADDR.DATAB
WR1_ADDR[21] => rWR1_ADDR.DATAA
WR1_ADDR[21] => rWR1_ADDR.DATAB
WR1_ADDR[22] => rWR1_ADDR.DATAA
WR1_ADDR[22] => rWR1_ADDR.DATAB
WR1_MAX_ADDR[0] => ~NO_FANOUT~
WR1_MAX_ADDR[1] => ~NO_FANOUT~
WR1_MAX_ADDR[2] => ~NO_FANOUT~
WR1_MAX_ADDR[3] => ~NO_FANOUT~
WR1_MAX_ADDR[4] => ~NO_FANOUT~
WR1_MAX_ADDR[5] => ~NO_FANOUT~
WR1_MAX_ADDR[6] => ~NO_FANOUT~
WR1_MAX_ADDR[7] => ~NO_FANOUT~
WR1_MAX_ADDR[8] => ~NO_FANOUT~
WR1_MAX_ADDR[9] => ~NO_FANOUT~
WR1_MAX_ADDR[10] => ~NO_FANOUT~
WR1_MAX_ADDR[11] => ~NO_FANOUT~
WR1_MAX_ADDR[12] => ~NO_FANOUT~
WR1_MAX_ADDR[13] => ~NO_FANOUT~
WR1_MAX_ADDR[14] => ~NO_FANOUT~
WR1_MAX_ADDR[15] => ~NO_FANOUT~
WR1_MAX_ADDR[16] => ~NO_FANOUT~
WR1_MAX_ADDR[17] => ~NO_FANOUT~
WR1_MAX_ADDR[18] => ~NO_FANOUT~
WR1_MAX_ADDR[19] => ~NO_FANOUT~
WR1_MAX_ADDR[20] => ~NO_FANOUT~
WR1_MAX_ADDR[21] => ~NO_FANOUT~
WR1_MAX_ADDR[22] => ~NO_FANOUT~
WR1_LENGTH[0] => rWR1_LENGTH[0].DATAIN
WR1_LENGTH[1] => rWR1_LENGTH[1].DATAIN
WR1_LENGTH[2] => rWR1_LENGTH[2].DATAIN
WR1_LENGTH[3] => rWR1_LENGTH[3].DATAIN
WR1_LENGTH[4] => rWR1_LENGTH[4].DATAIN
WR1_LENGTH[5] => rWR1_LENGTH[5].DATAIN
WR1_LENGTH[6] => rWR1_LENGTH[6].DATAIN
WR1_LENGTH[7] => rWR1_LENGTH[7].DATAIN
WR1_LENGTH[8] => rWR1_LENGTH[8].DATAIN
WR1_LOAD => WR1_LOAD.IN1
WR1_CLK => WR1_CLK.IN1
WR2_DATA[0] => WR2_DATA[0].IN1
WR2_DATA[1] => WR2_DATA[1].IN1
WR2_DATA[2] => WR2_DATA[2].IN1
WR2_DATA[3] => WR2_DATA[3].IN1
WR2_DATA[4] => WR2_DATA[4].IN1
WR2_DATA[5] => WR2_DATA[5].IN1
WR2_DATA[6] => WR2_DATA[6].IN1
WR2_DATA[7] => WR2_DATA[7].IN1
WR2_DATA[8] => WR2_DATA[8].IN1
WR2_DATA[9] => WR2_DATA[9].IN1
WR2_DATA[10] => WR2_DATA[10].IN1
WR2_DATA[11] => WR2_DATA[11].IN1
WR2_DATA[12] => WR2_DATA[12].IN1
WR2_DATA[13] => WR2_DATA[13].IN1
WR2_DATA[14] => WR2_DATA[14].IN1
WR2_DATA[15] => WR2_DATA[15].IN1
WR2 => WR2.IN1
WR2_ADDR[0] => rWR2_ADDR.DATAA
WR2_ADDR[0] => rWR2_ADDR.DATAB
WR2_ADDR[1] => rWR2_ADDR.DATAA
WR2_ADDR[1] => rWR2_ADDR.DATAB
WR2_ADDR[2] => rWR2_ADDR.DATAA
WR2_ADDR[2] => rWR2_ADDR.DATAB
WR2_ADDR[3] => rWR2_ADDR.DATAA
WR2_ADDR[3] => rWR2_ADDR.DATAB
WR2_ADDR[4] => rWR2_ADDR.DATAA
WR2_ADDR[4] => rWR2_ADDR.DATAB
WR2_ADDR[5] => rWR2_ADDR.DATAA
WR2_ADDR[5] => rWR2_ADDR.DATAB
WR2_ADDR[6] => rWR2_ADDR.DATAA
WR2_ADDR[6] => rWR2_ADDR.DATAB
WR2_ADDR[7] => rWR2_ADDR.DATAA
WR2_ADDR[7] => rWR2_ADDR.DATAB
WR2_ADDR[8] => rWR2_ADDR.DATAA
WR2_ADDR[8] => rWR2_ADDR.DATAB
WR2_ADDR[9] => rWR2_ADDR.DATAA
WR2_ADDR[9] => rWR2_ADDR.DATAB
WR2_ADDR[10] => rWR2_ADDR.DATAA
WR2_ADDR[10] => rWR2_ADDR.DATAB
WR2_ADDR[11] => rWR2_ADDR.DATAA
WR2_ADDR[11] => rWR2_ADDR.DATAB
WR2_ADDR[12] => rWR2_ADDR.DATAA
WR2_ADDR[12] => rWR2_ADDR.DATAB
WR2_ADDR[13] => rWR2_ADDR.DATAA
WR2_ADDR[13] => rWR2_ADDR.DATAB
WR2_ADDR[14] => rWR2_ADDR.DATAA
WR2_ADDR[14] => rWR2_ADDR.DATAB
WR2_ADDR[15] => rWR2_ADDR.DATAA
WR2_ADDR[15] => rWR2_ADDR.DATAB
WR2_ADDR[16] => rWR2_ADDR.DATAA
WR2_ADDR[16] => rWR2_ADDR.DATAB
WR2_ADDR[17] => rWR2_ADDR.DATAA
WR2_ADDR[17] => rWR2_ADDR.DATAB
WR2_ADDR[18] => rWR2_ADDR.DATAA
WR2_ADDR[18] => rWR2_ADDR.DATAB
WR2_ADDR[19] => rWR2_ADDR.DATAA
WR2_ADDR[19] => rWR2_ADDR.DATAB
WR2_ADDR[20] => rWR2_ADDR.DATAA
WR2_ADDR[20] => rWR2_ADDR.DATAB
WR2_ADDR[21] => rWR2_ADDR.DATAA
WR2_ADDR[21] => rWR2_ADDR.DATAB
WR2_ADDR[22] => rWR2_ADDR.DATAA
WR2_ADDR[22] => rWR2_ADDR.DATAB
WR2_MAX_ADDR[0] => ~NO_FANOUT~
WR2_MAX_ADDR[1] => ~NO_FANOUT~
WR2_MAX_ADDR[2] => ~NO_FANOUT~
WR2_MAX_ADDR[3] => ~NO_FANOUT~
WR2_MAX_ADDR[4] => ~NO_FANOUT~
WR2_MAX_ADDR[5] => ~NO_FANOUT~
WR2_MAX_ADDR[6] => ~NO_FANOUT~
WR2_MAX_ADDR[7] => ~NO_FANOUT~
WR2_MAX_ADDR[8] => ~NO_FANOUT~
WR2_MAX_ADDR[9] => ~NO_FANOUT~
WR2_MAX_ADDR[10] => ~NO_FANOUT~
WR2_MAX_ADDR[11] => ~NO_FANOUT~
WR2_MAX_ADDR[12] => ~NO_FANOUT~
WR2_MAX_ADDR[13] => ~NO_FANOUT~
WR2_MAX_ADDR[14] => ~NO_FANOUT~
WR2_MAX_ADDR[15] => ~NO_FANOUT~
WR2_MAX_ADDR[16] => ~NO_FANOUT~
WR2_MAX_ADDR[17] => ~NO_FANOUT~
WR2_MAX_ADDR[18] => ~NO_FANOUT~
WR2_MAX_ADDR[19] => ~NO_FANOUT~
WR2_MAX_ADDR[20] => ~NO_FANOUT~
WR2_MAX_ADDR[21] => ~NO_FANOUT~
WR2_MAX_ADDR[22] => ~NO_FANOUT~
WR2_LENGTH[0] => rWR2_LENGTH[0].DATAIN
WR2_LENGTH[1] => rWR2_LENGTH[1].DATAIN
WR2_LENGTH[2] => rWR2_LENGTH[2].DATAIN
WR2_LENGTH[3] => rWR2_LENGTH[3].DATAIN
WR2_LENGTH[4] => rWR2_LENGTH[4].DATAIN
WR2_LENGTH[5] => rWR2_LENGTH[5].DATAIN
WR2_LENGTH[6] => rWR2_LENGTH[6].DATAIN
WR2_LENGTH[7] => rWR2_LENGTH[7].DATAIN
WR2_LENGTH[8] => rWR2_LENGTH[8].DATAIN
WR2_LOAD => WR2_LOAD.IN1
WR2_CLK => WR2_CLK.IN1
WR3_DATA[0] => WR3_DATA[0].IN1
WR3_DATA[1] => WR3_DATA[1].IN1
WR3_DATA[2] => WR3_DATA[2].IN1
WR3_DATA[3] => WR3_DATA[3].IN1
WR3_DATA[4] => WR3_DATA[4].IN1
WR3_DATA[5] => WR3_DATA[5].IN1
WR3_DATA[6] => WR3_DATA[6].IN1
WR3_DATA[7] => WR3_DATA[7].IN1
WR3_DATA[8] => WR3_DATA[8].IN1
WR3_DATA[9] => WR3_DATA[9].IN1
WR3_DATA[10] => WR3_DATA[10].IN1
WR3_DATA[11] => WR3_DATA[11].IN1
WR3_DATA[12] => WR3_DATA[12].IN1
WR3_DATA[13] => WR3_DATA[13].IN1
WR3_DATA[14] => WR3_DATA[14].IN1
WR3_DATA[15] => WR3_DATA[15].IN1
WR3 => WR3.IN1
WR3_ADDR[0] => ~NO_FANOUT~
WR3_ADDR[1] => ~NO_FANOUT~
WR3_ADDR[2] => ~NO_FANOUT~
WR3_ADDR[3] => ~NO_FANOUT~
WR3_ADDR[4] => ~NO_FANOUT~
WR3_ADDR[5] => ~NO_FANOUT~
WR3_ADDR[6] => ~NO_FANOUT~
WR3_ADDR[7] => ~NO_FANOUT~
WR3_ADDR[8] => ~NO_FANOUT~
WR3_ADDR[9] => ~NO_FANOUT~
WR3_ADDR[10] => ~NO_FANOUT~
WR3_ADDR[11] => ~NO_FANOUT~
WR3_ADDR[12] => ~NO_FANOUT~
WR3_ADDR[13] => ~NO_FANOUT~
WR3_ADDR[14] => ~NO_FANOUT~
WR3_ADDR[15] => ~NO_FANOUT~
WR3_ADDR[16] => ~NO_FANOUT~
WR3_ADDR[17] => ~NO_FANOUT~
WR3_ADDR[18] => ~NO_FANOUT~
WR3_ADDR[19] => ~NO_FANOUT~
WR3_ADDR[20] => ~NO_FANOUT~
WR3_ADDR[21] => ~NO_FANOUT~
WR3_ADDR[22] => ~NO_FANOUT~
WR3_MAX_ADDR[0] => ~NO_FANOUT~
WR3_MAX_ADDR[1] => ~NO_FANOUT~
WR3_MAX_ADDR[2] => ~NO_FANOUT~
WR3_MAX_ADDR[3] => ~NO_FANOUT~
WR3_MAX_ADDR[4] => ~NO_FANOUT~
WR3_MAX_ADDR[5] => ~NO_FANOUT~
WR3_MAX_ADDR[6] => ~NO_FANOUT~
WR3_MAX_ADDR[7] => ~NO_FANOUT~
WR3_MAX_ADDR[8] => ~NO_FANOUT~
WR3_MAX_ADDR[9] => ~NO_FANOUT~
WR3_MAX_ADDR[10] => ~NO_FANOUT~
WR3_MAX_ADDR[11] => ~NO_FANOUT~
WR3_MAX_ADDR[12] => ~NO_FANOUT~
WR3_MAX_ADDR[13] => ~NO_FANOUT~
WR3_MAX_ADDR[14] => ~NO_FANOUT~
WR3_MAX_ADDR[15] => ~NO_FANOUT~
WR3_MAX_ADDR[16] => ~NO_FANOUT~
WR3_MAX_ADDR[17] => ~NO_FANOUT~
WR3_MAX_ADDR[18] => ~NO_FANOUT~
WR3_MAX_ADDR[19] => ~NO_FANOUT~
WR3_MAX_ADDR[20] => ~NO_FANOUT~
WR3_MAX_ADDR[21] => ~NO_FANOUT~
WR3_MAX_ADDR[22] => ~NO_FANOUT~
WR3_LENGTH[0] => ~NO_FANOUT~
WR3_LENGTH[1] => ~NO_FANOUT~
WR3_LENGTH[2] => ~NO_FANOUT~
WR3_LENGTH[3] => ~NO_FANOUT~
WR3_LENGTH[4] => ~NO_FANOUT~
WR3_LENGTH[5] => ~NO_FANOUT~
WR3_LENGTH[6] => ~NO_FANOUT~
WR3_LENGTH[7] => ~NO_FANOUT~
WR3_LENGTH[8] => ~NO_FANOUT~
WR3_LENGTH[9] => ~NO_FANOUT~
WR3_LENGTH[10] => ~NO_FANOUT~
WR3_LENGTH[11] => ~NO_FANOUT~
WR3_LENGTH[12] => ~NO_FANOUT~
WR3_LOAD => WR3_LOAD.IN1
WR3_CLK => WR3_CLK.IN1
RD1_DATA[0] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[1] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[2] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[3] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[4] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[5] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[6] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[7] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[8] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[9] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[10] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[11] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[12] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[13] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[14] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[15] <= Sdram_FIFO:read_fifo1.q
RD1 => RD1.IN1
RD1_ADDR[0] => rRD1_ADDR.DATAA
RD1_ADDR[0] => rRD1_ADDR.DATAB
RD1_ADDR[1] => rRD1_ADDR.DATAA
RD1_ADDR[1] => rRD1_ADDR.DATAB
RD1_ADDR[2] => rRD1_ADDR.DATAA
RD1_ADDR[2] => rRD1_ADDR.DATAB
RD1_ADDR[3] => rRD1_ADDR.DATAA
RD1_ADDR[3] => rRD1_ADDR.DATAB
RD1_ADDR[4] => rRD1_ADDR.DATAA
RD1_ADDR[4] => rRD1_ADDR.DATAB
RD1_ADDR[5] => rRD1_ADDR.DATAA
RD1_ADDR[5] => rRD1_ADDR.DATAB
RD1_ADDR[6] => rRD1_ADDR.DATAA
RD1_ADDR[6] => rRD1_ADDR.DATAB
RD1_ADDR[7] => rRD1_ADDR.DATAA
RD1_ADDR[7] => rRD1_ADDR.DATAB
RD1_ADDR[8] => rRD1_ADDR.DATAA
RD1_ADDR[8] => rRD1_ADDR.DATAB
RD1_ADDR[9] => rRD1_ADDR.DATAA
RD1_ADDR[9] => rRD1_ADDR.DATAB
RD1_ADDR[10] => rRD1_ADDR.DATAA
RD1_ADDR[10] => rRD1_ADDR.DATAB
RD1_ADDR[11] => rRD1_ADDR.DATAA
RD1_ADDR[11] => rRD1_ADDR.DATAB
RD1_ADDR[12] => rRD1_ADDR.DATAA
RD1_ADDR[12] => rRD1_ADDR.DATAB
RD1_ADDR[13] => rRD1_ADDR.DATAA
RD1_ADDR[13] => rRD1_ADDR.DATAB
RD1_ADDR[14] => rRD1_ADDR.DATAA
RD1_ADDR[14] => rRD1_ADDR.DATAB
RD1_ADDR[15] => rRD1_ADDR.DATAA
RD1_ADDR[15] => rRD1_ADDR.DATAB
RD1_ADDR[16] => rRD1_ADDR.DATAA
RD1_ADDR[16] => rRD1_ADDR.DATAB
RD1_ADDR[17] => rRD1_ADDR.DATAA
RD1_ADDR[17] => rRD1_ADDR.DATAB
RD1_ADDR[18] => rRD1_ADDR.DATAA
RD1_ADDR[18] => rRD1_ADDR.DATAB
RD1_ADDR[19] => rRD1_ADDR.DATAA
RD1_ADDR[19] => rRD1_ADDR.DATAB
RD1_ADDR[20] => rRD1_ADDR.DATAA
RD1_ADDR[20] => rRD1_ADDR.DATAB
RD1_ADDR[21] => rRD1_ADDR.DATAA
RD1_ADDR[21] => rRD1_ADDR.DATAB
RD1_ADDR[22] => rRD1_ADDR.DATAA
RD1_ADDR[22] => rRD1_ADDR.DATAB
RD1_MAX_ADDR[0] => ~NO_FANOUT~
RD1_MAX_ADDR[1] => ~NO_FANOUT~
RD1_MAX_ADDR[2] => ~NO_FANOUT~
RD1_MAX_ADDR[3] => ~NO_FANOUT~
RD1_MAX_ADDR[4] => ~NO_FANOUT~
RD1_MAX_ADDR[5] => ~NO_FANOUT~
RD1_MAX_ADDR[6] => ~NO_FANOUT~
RD1_MAX_ADDR[7] => ~NO_FANOUT~
RD1_MAX_ADDR[8] => ~NO_FANOUT~
RD1_MAX_ADDR[9] => ~NO_FANOUT~
RD1_MAX_ADDR[10] => ~NO_FANOUT~
RD1_MAX_ADDR[11] => ~NO_FANOUT~
RD1_MAX_ADDR[12] => ~NO_FANOUT~
RD1_MAX_ADDR[13] => ~NO_FANOUT~
RD1_MAX_ADDR[14] => ~NO_FANOUT~
RD1_MAX_ADDR[15] => ~NO_FANOUT~
RD1_MAX_ADDR[16] => ~NO_FANOUT~
RD1_MAX_ADDR[17] => ~NO_FANOUT~
RD1_MAX_ADDR[18] => ~NO_FANOUT~
RD1_MAX_ADDR[19] => ~NO_FANOUT~
RD1_MAX_ADDR[20] => ~NO_FANOUT~
RD1_MAX_ADDR[21] => ~NO_FANOUT~
RD1_MAX_ADDR[22] => ~NO_FANOUT~
RD1_LENGTH[0] => rRD1_LENGTH[0].DATAIN
RD1_LENGTH[1] => rRD1_LENGTH[1].DATAIN
RD1_LENGTH[2] => rRD1_LENGTH[2].DATAIN
RD1_LENGTH[3] => rRD1_LENGTH[3].DATAIN
RD1_LENGTH[4] => rRD1_LENGTH[4].DATAIN
RD1_LENGTH[5] => rRD1_LENGTH[5].DATAIN
RD1_LENGTH[6] => rRD1_LENGTH[6].DATAIN
RD1_LENGTH[7] => rRD1_LENGTH[7].DATAIN
RD1_LENGTH[8] => rRD1_LENGTH[8].DATAIN
RD1_LOAD => RD1_LOAD.IN1
RD1_CLK => RD1_CLK.IN1
RD2_DATA[0] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[1] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[2] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[3] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[4] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[5] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[6] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[7] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[8] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[9] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[10] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[11] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[12] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[13] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[14] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[15] <= Sdram_FIFO:read_fifo2.q
RD2 => RD2.IN1
RD2_ADDR[0] => rRD2_ADDR.DATAA
RD2_ADDR[0] => rRD2_ADDR.DATAB
RD2_ADDR[1] => rRD2_ADDR.DATAA
RD2_ADDR[1] => rRD2_ADDR.DATAB
RD2_ADDR[2] => rRD2_ADDR.DATAA
RD2_ADDR[2] => rRD2_ADDR.DATAB
RD2_ADDR[3] => rRD2_ADDR.DATAA
RD2_ADDR[3] => rRD2_ADDR.DATAB
RD2_ADDR[4] => rRD2_ADDR.DATAA
RD2_ADDR[4] => rRD2_ADDR.DATAB
RD2_ADDR[5] => rRD2_ADDR.DATAA
RD2_ADDR[5] => rRD2_ADDR.DATAB
RD2_ADDR[6] => rRD2_ADDR.DATAA
RD2_ADDR[6] => rRD2_ADDR.DATAB
RD2_ADDR[7] => rRD2_ADDR.DATAA
RD2_ADDR[7] => rRD2_ADDR.DATAB
RD2_ADDR[8] => rRD2_ADDR.DATAA
RD2_ADDR[8] => rRD2_ADDR.DATAB
RD2_ADDR[9] => rRD2_ADDR.DATAA
RD2_ADDR[9] => rRD2_ADDR.DATAB
RD2_ADDR[10] => rRD2_ADDR.DATAA
RD2_ADDR[10] => rRD2_ADDR.DATAB
RD2_ADDR[11] => rRD2_ADDR.DATAA
RD2_ADDR[11] => rRD2_ADDR.DATAB
RD2_ADDR[12] => rRD2_ADDR.DATAA
RD2_ADDR[12] => rRD2_ADDR.DATAB
RD2_ADDR[13] => rRD2_ADDR.DATAA
RD2_ADDR[13] => rRD2_ADDR.DATAB
RD2_ADDR[14] => rRD2_ADDR.DATAA
RD2_ADDR[14] => rRD2_ADDR.DATAB
RD2_ADDR[15] => rRD2_ADDR.DATAA
RD2_ADDR[15] => rRD2_ADDR.DATAB
RD2_ADDR[16] => rRD2_ADDR.DATAA
RD2_ADDR[16] => rRD2_ADDR.DATAB
RD2_ADDR[17] => rRD2_ADDR.DATAA
RD2_ADDR[17] => rRD2_ADDR.DATAB
RD2_ADDR[18] => rRD2_ADDR.DATAA
RD2_ADDR[18] => rRD2_ADDR.DATAB
RD2_ADDR[19] => rRD2_ADDR.DATAA
RD2_ADDR[19] => rRD2_ADDR.DATAB
RD2_ADDR[20] => rRD2_ADDR.DATAA
RD2_ADDR[20] => rRD2_ADDR.DATAB
RD2_ADDR[21] => rRD2_ADDR.DATAA
RD2_ADDR[21] => rRD2_ADDR.DATAB
RD2_ADDR[22] => rRD2_ADDR.DATAA
RD2_ADDR[22] => rRD2_ADDR.DATAB
RD2_MAX_ADDR[0] => ~NO_FANOUT~
RD2_MAX_ADDR[1] => ~NO_FANOUT~
RD2_MAX_ADDR[2] => ~NO_FANOUT~
RD2_MAX_ADDR[3] => ~NO_FANOUT~
RD2_MAX_ADDR[4] => ~NO_FANOUT~
RD2_MAX_ADDR[5] => ~NO_FANOUT~
RD2_MAX_ADDR[6] => ~NO_FANOUT~
RD2_MAX_ADDR[7] => ~NO_FANOUT~
RD2_MAX_ADDR[8] => ~NO_FANOUT~
RD2_MAX_ADDR[9] => ~NO_FANOUT~
RD2_MAX_ADDR[10] => ~NO_FANOUT~
RD2_MAX_ADDR[11] => ~NO_FANOUT~
RD2_MAX_ADDR[12] => ~NO_FANOUT~
RD2_MAX_ADDR[13] => ~NO_FANOUT~
RD2_MAX_ADDR[14] => ~NO_FANOUT~
RD2_MAX_ADDR[15] => ~NO_FANOUT~
RD2_MAX_ADDR[16] => ~NO_FANOUT~
RD2_MAX_ADDR[17] => ~NO_FANOUT~
RD2_MAX_ADDR[18] => ~NO_FANOUT~
RD2_MAX_ADDR[19] => ~NO_FANOUT~
RD2_MAX_ADDR[20] => ~NO_FANOUT~
RD2_MAX_ADDR[21] => ~NO_FANOUT~
RD2_MAX_ADDR[22] => ~NO_FANOUT~
RD2_LENGTH[0] => rRD2_LENGTH[0].DATAIN
RD2_LENGTH[1] => rRD2_LENGTH[1].DATAIN
RD2_LENGTH[2] => rRD2_LENGTH[2].DATAIN
RD2_LENGTH[3] => rRD2_LENGTH[3].DATAIN
RD2_LENGTH[4] => rRD2_LENGTH[4].DATAIN
RD2_LENGTH[5] => rRD2_LENGTH[5].DATAIN
RD2_LENGTH[6] => rRD2_LENGTH[6].DATAIN
RD2_LENGTH[7] => rRD2_LENGTH[7].DATAIN
RD2_LENGTH[8] => rRD2_LENGTH[8].DATAIN
RD2_LOAD => RD2_LOAD.IN1
RD2_CLK => RD2_CLK.IN1
RD3_DATA[0] <= FIFO_AMIR:read_fifo3.q
RD3_DATA[1] <= FIFO_AMIR:read_fifo3.q
RD3_DATA[2] <= FIFO_AMIR:read_fifo3.q
RD3_DATA[3] <= FIFO_AMIR:read_fifo3.q
RD3_DATA[4] <= FIFO_AMIR:read_fifo3.q
RD3_DATA[5] <= FIFO_AMIR:read_fifo3.q
RD3_DATA[6] <= FIFO_AMIR:read_fifo3.q
RD3_DATA[7] <= FIFO_AMIR:read_fifo3.q
RD3_DATA[8] <= FIFO_AMIR:read_fifo3.q
RD3_DATA[9] <= FIFO_AMIR:read_fifo3.q
RD3_DATA[10] <= FIFO_AMIR:read_fifo3.q
RD3_DATA[11] <= FIFO_AMIR:read_fifo3.q
RD3_DATA[12] <= FIFO_AMIR:read_fifo3.q
RD3_DATA[13] <= FIFO_AMIR:read_fifo3.q
RD3_DATA[14] <= FIFO_AMIR:read_fifo3.q
RD3_DATA[15] <= FIFO_AMIR:read_fifo3.q
RD3 => RD3.IN1
RD3_ADDR[0] => ~NO_FANOUT~
RD3_ADDR[1] => ~NO_FANOUT~
RD3_ADDR[2] => ~NO_FANOUT~
RD3_ADDR[3] => ~NO_FANOUT~
RD3_ADDR[4] => ~NO_FANOUT~
RD3_ADDR[5] => ~NO_FANOUT~
RD3_ADDR[6] => ~NO_FANOUT~
RD3_ADDR[7] => ~NO_FANOUT~
RD3_ADDR[8] => ~NO_FANOUT~
RD3_ADDR[9] => ~NO_FANOUT~
RD3_ADDR[10] => ~NO_FANOUT~
RD3_ADDR[11] => ~NO_FANOUT~
RD3_ADDR[12] => ~NO_FANOUT~
RD3_ADDR[13] => ~NO_FANOUT~
RD3_ADDR[14] => ~NO_FANOUT~
RD3_ADDR[15] => ~NO_FANOUT~
RD3_ADDR[16] => ~NO_FANOUT~
RD3_ADDR[17] => ~NO_FANOUT~
RD3_ADDR[18] => ~NO_FANOUT~
RD3_ADDR[19] => ~NO_FANOUT~
RD3_ADDR[20] => ~NO_FANOUT~
RD3_ADDR[21] => ~NO_FANOUT~
RD3_ADDR[22] => ~NO_FANOUT~
RD3_MAX_ADDR[0] => ~NO_FANOUT~
RD3_MAX_ADDR[1] => ~NO_FANOUT~
RD3_MAX_ADDR[2] => ~NO_FANOUT~
RD3_MAX_ADDR[3] => ~NO_FANOUT~
RD3_MAX_ADDR[4] => ~NO_FANOUT~
RD3_MAX_ADDR[5] => ~NO_FANOUT~
RD3_MAX_ADDR[6] => ~NO_FANOUT~
RD3_MAX_ADDR[7] => ~NO_FANOUT~
RD3_MAX_ADDR[8] => ~NO_FANOUT~
RD3_MAX_ADDR[9] => ~NO_FANOUT~
RD3_MAX_ADDR[10] => ~NO_FANOUT~
RD3_MAX_ADDR[11] => ~NO_FANOUT~
RD3_MAX_ADDR[12] => ~NO_FANOUT~
RD3_MAX_ADDR[13] => ~NO_FANOUT~
RD3_MAX_ADDR[14] => ~NO_FANOUT~
RD3_MAX_ADDR[15] => ~NO_FANOUT~
RD3_MAX_ADDR[16] => ~NO_FANOUT~
RD3_MAX_ADDR[17] => ~NO_FANOUT~
RD3_MAX_ADDR[18] => ~NO_FANOUT~
RD3_MAX_ADDR[19] => ~NO_FANOUT~
RD3_MAX_ADDR[20] => ~NO_FANOUT~
RD3_MAX_ADDR[21] => ~NO_FANOUT~
RD3_MAX_ADDR[22] => ~NO_FANOUT~
RD3_LENGTH[0] => ~NO_FANOUT~
RD3_LENGTH[1] => ~NO_FANOUT~
RD3_LENGTH[2] => ~NO_FANOUT~
RD3_LENGTH[3] => ~NO_FANOUT~
RD3_LENGTH[4] => ~NO_FANOUT~
RD3_LENGTH[5] => ~NO_FANOUT~
RD3_LENGTH[6] => ~NO_FANOUT~
RD3_LENGTH[7] => ~NO_FANOUT~
RD3_LENGTH[8] => ~NO_FANOUT~
RD3_LENGTH[9] => ~NO_FANOUT~
RD3_LENGTH[10] => ~NO_FANOUT~
RD3_LENGTH[11] => ~NO_FANOUT~
RD3_LENGTH[12] => ~NO_FANOUT~
RD3_LOAD => RD3_LOAD.IN1
RD3_CLK => RD3_CLK.IN1
SA[0] <= SA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[1] <= SA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[2] <= SA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[3] <= SA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[4] <= SA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[5] <= SA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[6] <= SA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[7] <= SA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[8] <= SA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[9] <= SA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[10] <= SA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[11] <= SA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[0] <= BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[1] <= BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[0] <= CS_N[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[1] <= CS_N[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CKE <= CKE~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAS_N <= RAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
CAS_N <= CAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
WE_N <= WE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQ[0] <> DQ[0]
DQ[1] <> DQ[1]
DQ[2] <> DQ[2]
DQ[3] <> DQ[3]
DQ[4] <> DQ[4]
DQ[5] <> DQ[5]
DQ[6] <> DQ[6]
DQ[7] <> DQ[7]
DQ[8] <> DQ[8]
DQ[9] <> DQ[9]
DQ[10] <> DQ[10]
DQ[11] <> DQ[11]
DQ[12] <> DQ[12]
DQ[13] <> DQ[13]
DQ[14] <> DQ[14]
DQ[15] <> DQ[15]
DQM[0] <= DQM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[1] <= DQM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|control_interface:control1
CLK => INIT_REQ~reg0.CLK
CLK => LOAD_MODE~reg0.CLK
CLK => PRECHARGE~reg0.CLK
CLK => REFRESH~reg0.CLK
CLK => init_timer[0].CLK
CLK => init_timer[1].CLK
CLK => init_timer[2].CLK
CLK => init_timer[3].CLK
CLK => init_timer[4].CLK
CLK => init_timer[5].CLK
CLK => init_timer[6].CLK
CLK => init_timer[7].CLK
CLK => init_timer[8].CLK
CLK => init_timer[9].CLK
CLK => init_timer[10].CLK
CLK => init_timer[11].CLK
CLK => init_timer[12].CLK
CLK => init_timer[13].CLK
CLK => init_timer[14].CLK
CLK => init_timer[15].CLK
CLK => REF_REQ~reg0.CLK
CLK => timer[0].CLK
CLK => timer[1].CLK
CLK => timer[2].CLK
CLK => timer[3].CLK
CLK => timer[4].CLK
CLK => timer[5].CLK
CLK => timer[6].CLK
CLK => timer[7].CLK
CLK => timer[8].CLK
CLK => timer[9].CLK
CLK => timer[10].CLK
CLK => timer[11].CLK
CLK => timer[12].CLK
CLK => timer[13].CLK
CLK => timer[14].CLK
CLK => timer[15].CLK
CLK => CMD_ACK~reg0.CLK
CLK => SADDR[0]~reg0.CLK
CLK => SADDR[1]~reg0.CLK
CLK => SADDR[2]~reg0.CLK
CLK => SADDR[3]~reg0.CLK
CLK => SADDR[4]~reg0.CLK
CLK => SADDR[5]~reg0.CLK
CLK => SADDR[6]~reg0.CLK
CLK => SADDR[7]~reg0.CLK
CLK => SADDR[8]~reg0.CLK
CLK => SADDR[9]~reg0.CLK
CLK => SADDR[10]~reg0.CLK
CLK => SADDR[11]~reg0.CLK
CLK => SADDR[12]~reg0.CLK
CLK => SADDR[13]~reg0.CLK
CLK => SADDR[14]~reg0.CLK
CLK => SADDR[15]~reg0.CLK
CLK => SADDR[16]~reg0.CLK
CLK => SADDR[17]~reg0.CLK
CLK => SADDR[18]~reg0.CLK
CLK => SADDR[19]~reg0.CLK
CLK => SADDR[20]~reg0.CLK
CLK => SADDR[21]~reg0.CLK
CLK => SADDR[22]~reg0.CLK
CLK => WRITEA~reg0.CLK
CLK => READA~reg0.CLK
CLK => NOP~reg0.CLK
RESET_N => SADDR[0]~reg0.ACLR
RESET_N => SADDR[1]~reg0.ACLR
RESET_N => SADDR[2]~reg0.ACLR
RESET_N => SADDR[3]~reg0.ACLR
RESET_N => SADDR[4]~reg0.ACLR
RESET_N => SADDR[5]~reg0.ACLR
RESET_N => SADDR[6]~reg0.ACLR
RESET_N => SADDR[7]~reg0.ACLR
RESET_N => SADDR[8]~reg0.ACLR
RESET_N => SADDR[9]~reg0.ACLR
RESET_N => SADDR[10]~reg0.ACLR
RESET_N => SADDR[11]~reg0.ACLR
RESET_N => SADDR[12]~reg0.ACLR
RESET_N => SADDR[13]~reg0.ACLR
RESET_N => SADDR[14]~reg0.ACLR
RESET_N => SADDR[15]~reg0.ACLR
RESET_N => SADDR[16]~reg0.ACLR
RESET_N => SADDR[17]~reg0.ACLR
RESET_N => SADDR[18]~reg0.ACLR
RESET_N => SADDR[19]~reg0.ACLR
RESET_N => SADDR[20]~reg0.ACLR
RESET_N => SADDR[21]~reg0.ACLR
RESET_N => SADDR[22]~reg0.ACLR
RESET_N => WRITEA~reg0.ACLR
RESET_N => READA~reg0.ACLR
RESET_N => NOP~reg0.ACLR
RESET_N => INIT_REQ~reg0.ACLR
RESET_N => LOAD_MODE~reg0.ACLR
RESET_N => PRECHARGE~reg0.ACLR
RESET_N => REFRESH~reg0.ACLR
RESET_N => init_timer[0].ACLR
RESET_N => init_timer[1].ACLR
RESET_N => init_timer[2].ACLR
RESET_N => init_timer[3].ACLR
RESET_N => init_timer[4].ACLR
RESET_N => init_timer[5].ACLR
RESET_N => init_timer[6].ACLR
RESET_N => init_timer[7].ACLR
RESET_N => init_timer[8].ACLR
RESET_N => init_timer[9].ACLR
RESET_N => init_timer[10].ACLR
RESET_N => init_timer[11].ACLR
RESET_N => init_timer[12].ACLR
RESET_N => init_timer[13].ACLR
RESET_N => init_timer[14].ACLR
RESET_N => init_timer[15].ACLR
RESET_N => REF_REQ~reg0.ACLR
RESET_N => timer[0].ACLR
RESET_N => timer[1].ACLR
RESET_N => timer[2].ACLR
RESET_N => timer[3].ACLR
RESET_N => timer[4].ACLR
RESET_N => timer[5].ACLR
RESET_N => timer[6].ACLR
RESET_N => timer[7].ACLR
RESET_N => timer[8].ACLR
RESET_N => timer[9].ACLR
RESET_N => timer[10].ACLR
RESET_N => timer[11].ACLR
RESET_N => timer[12].ACLR
RESET_N => timer[13].ACLR
RESET_N => timer[14].ACLR
RESET_N => timer[15].ACLR
RESET_N => CMD_ACK~reg0.ACLR
CMD[0] => Equal0.IN2
CMD[0] => Equal1.IN0
CMD[0] => Equal2.IN2
CMD[1] => Equal0.IN1
CMD[1] => Equal1.IN2
CMD[1] => Equal2.IN0
CMD[2] => Equal0.IN0
CMD[2] => Equal1.IN1
CMD[2] => Equal2.IN1
ADDR[0] => SADDR[0]~reg0.DATAIN
ADDR[1] => SADDR[1]~reg0.DATAIN
ADDR[2] => SADDR[2]~reg0.DATAIN
ADDR[3] => SADDR[3]~reg0.DATAIN
ADDR[4] => SADDR[4]~reg0.DATAIN
ADDR[5] => SADDR[5]~reg0.DATAIN
ADDR[6] => SADDR[6]~reg0.DATAIN
ADDR[7] => SADDR[7]~reg0.DATAIN
ADDR[8] => SADDR[8]~reg0.DATAIN
ADDR[9] => SADDR[9]~reg0.DATAIN
ADDR[10] => SADDR[10]~reg0.DATAIN
ADDR[11] => SADDR[11]~reg0.DATAIN
ADDR[12] => SADDR[12]~reg0.DATAIN
ADDR[13] => SADDR[13]~reg0.DATAIN
ADDR[14] => SADDR[14]~reg0.DATAIN
ADDR[15] => SADDR[15]~reg0.DATAIN
ADDR[16] => SADDR[16]~reg0.DATAIN
ADDR[17] => SADDR[17]~reg0.DATAIN
ADDR[18] => SADDR[18]~reg0.DATAIN
ADDR[19] => SADDR[19]~reg0.DATAIN
ADDR[20] => SADDR[20]~reg0.DATAIN
ADDR[21] => SADDR[21]~reg0.DATAIN
ADDR[22] => SADDR[22]~reg0.DATAIN
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => REF_REQ.OUTPUTSELECT
INIT_ACK => ~NO_FANOUT~
CM_ACK => always1.IN1
NOP <= NOP~reg0.DB_MAX_OUTPUT_PORT_TYPE
READA <= READA~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEA <= WRITEA~reg0.DB_MAX_OUTPUT_PORT_TYPE
REFRESH <= REFRESH~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRECHARGE <= PRECHARGE~reg0.DB_MAX_OUTPUT_PORT_TYPE
LOAD_MODE <= LOAD_MODE~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[0] <= SADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[1] <= SADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[2] <= SADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[3] <= SADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[4] <= SADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[5] <= SADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[6] <= SADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[7] <= SADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[8] <= SADDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[9] <= SADDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[10] <= SADDR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[11] <= SADDR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[12] <= SADDR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[13] <= SADDR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[14] <= SADDR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[15] <= SADDR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[16] <= SADDR[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[17] <= SADDR[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[18] <= SADDR[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[19] <= SADDR[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[20] <= SADDR[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[21] <= SADDR[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[22] <= SADDR[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REF_REQ <= REF_REQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
INIT_REQ <= INIT_REQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMD_ACK <= CMD_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|command:command1
CLK => CKE~reg0.CLK
CLK => WE_N~reg0.CLK
CLK => CAS_N~reg0.CLK
CLK => RAS_N~reg0.CLK
CLK => CS_N[0]~reg0.CLK
CLK => CS_N[1]~reg0.CLK
CLK => BA[0]~reg0.CLK
CLK => BA[1]~reg0.CLK
CLK => SA[0]~reg0.CLK
CLK => SA[1]~reg0.CLK
CLK => SA[2]~reg0.CLK
CLK => SA[3]~reg0.CLK
CLK => SA[4]~reg0.CLK
CLK => SA[5]~reg0.CLK
CLK => SA[6]~reg0.CLK
CLK => SA[7]~reg0.CLK
CLK => SA[8]~reg0.CLK
CLK => SA[9]~reg0.CLK
CLK => SA[10]~reg0.CLK
CLK => SA[11]~reg0.CLK
CLK => REF_ACK~reg0.CLK
CLK => CM_ACK~reg0.CLK
CLK => do_rw.CLK
CLK => rw_shift[0].CLK
CLK => rw_shift[1].CLK
CLK => oe4.CLK
CLK => OE~reg0.CLK
CLK => ex_write.CLK
CLK => ex_read.CLK
CLK => rp_done.CLK
CLK => rp_shift[0].CLK
CLK => rp_shift[1].CLK
CLK => rp_shift[2].CLK
CLK => rp_shift[3].CLK
CLK => rw_flag.CLK
CLK => command_delay[0].CLK
CLK => command_delay[1].CLK
CLK => command_delay[2].CLK
CLK => command_delay[3].CLK
CLK => command_delay[4].CLK
CLK => command_delay[5].CLK
CLK => command_delay[6].CLK
CLK => command_delay[7].CLK
CLK => command_done.CLK
CLK => do_initial.CLK
CLK => do_load_mode.CLK
CLK => do_precharge.CLK
CLK => do_refresh.CLK
CLK => do_writea.CLK
CLK => do_reada.CLK
RESET_N => CKE~reg0.DATAIN
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => BA.OUTPUTSELECT
RESET_N => BA.OUTPUTSELECT
RESET_N => CS_N.OUTPUTSELECT
RESET_N => CS_N.OUTPUTSELECT
RESET_N => RAS_N.OUTPUTSELECT
RESET_N => CAS_N.OUTPUTSELECT
RESET_N => WE_N.OUTPUTSELECT
RESET_N => REF_ACK~reg0.ACLR
RESET_N => CM_ACK~reg0.ACLR
RESET_N => OE~reg0.ACLR
RESET_N => ex_write.ACLR
RESET_N => ex_read.ACLR
RESET_N => rp_done.ACLR
RESET_N => rp_shift[0].ACLR
RESET_N => rp_shift[1].ACLR
RESET_N => rp_shift[2].ACLR
RESET_N => rp_shift[3].ACLR
RESET_N => rw_flag.ACLR
RESET_N => command_delay[0].ACLR
RESET_N => command_delay[1].ACLR
RESET_N => command_delay[2].ACLR
RESET_N => command_delay[3].ACLR
RESET_N => command_delay[4].ACLR
RESET_N => command_delay[5].ACLR
RESET_N => command_delay[6].ACLR
RESET_N => command_delay[7].ACLR
RESET_N => command_done.ACLR
RESET_N => do_initial.ACLR
RESET_N => do_load_mode.ACLR
RESET_N => do_precharge.ACLR
RESET_N => do_refresh.ACLR
RESET_N => do_writea.ACLR
RESET_N => do_reada.ACLR
RESET_N => do_rw.ACLR
RESET_N => rw_shift[0].ACLR
RESET_N => rw_shift[1].ACLR
RESET_N => oe4.ENA
SADDR[0] => SA.DATAA
SADDR[1] => SA.DATAA
SADDR[2] => SA.DATAA
SADDR[3] => SA.DATAA
SADDR[4] => SA.DATAA
SADDR[5] => SA.DATAA
SADDR[6] => SA.DATAA
SADDR[7] => SA.DATAA
SADDR[8] => SA.DATAB
SADDR[9] => SA.DATAB
SADDR[10] => SA.DATAB
SADDR[11] => SA.DATAB
SADDR[12] => SA.DATAB
SADDR[13] => SA.DATAB
SADDR[14] => SA.DATAB
SADDR[15] => SA.DATAB
SADDR[16] => SA.DATAB
SADDR[17] => SA.DATAB
SADDR[18] => SA.DATAB
SADDR[19] => SA.DATAB
SADDR[20] => BA.DATAA
SADDR[21] => BA.DATAA
SADDR[22] => CS_N.DATAA
SADDR[22] => CS_N.DATAA
NOP => ~NO_FANOUT~
READA => always0.IN1
WRITEA => always0.IN1
REFRESH => always0.IN0
PRECHARGE => always0.IN1
LOAD_MODE => always0.IN1
REF_REQ => always0.IN1
REF_REQ => always3.IN1
REF_REQ => always0.IN1
REF_REQ => always0.IN1
INIT_REQ => do_reada.OUTPUTSELECT
INIT_REQ => do_writea.OUTPUTSELECT
INIT_REQ => do_refresh.OUTPUTSELECT
INIT_REQ => do_precharge.OUTPUTSELECT
INIT_REQ => do_load_mode.OUTPUTSELECT
INIT_REQ => command_done.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => rw_flag.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_done.OUTPUTSELECT
INIT_REQ => ex_read.OUTPUTSELECT
INIT_REQ => ex_write.OUTPUTSELECT
INIT_REQ => do_initial.DATAIN
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_done.OUTPUTSELECT
PM_STOP => ex_read.OUTPUTSELECT
PM_STOP => ex_write.OUTPUTSELECT
PM_STOP => always1.IN1
PM_DONE => ~NO_FANOUT~
REF_ACK <= REF_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE
CM_ACK <= CM_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE
OE <= OE~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[0] <= SA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[1] <= SA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[2] <= SA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[3] <= SA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[4] <= SA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[5] <= SA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[6] <= SA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[7] <= SA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[8] <= SA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[9] <= SA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[10] <= SA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[11] <= SA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[0] <= BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[1] <= BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[0] <= CS_N[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[1] <= CS_N[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CKE <= CKE~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAS_N <= RAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
CAS_N <= CAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
WE_N <= WE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|sdr_data_path:data_path1
CLK => DQM[0]~reg0.CLK
CLK => DQM[1]~reg0.CLK
RESET_N => DQM[0]~reg0.PRESET
RESET_N => DQM[1]~reg0.ACLR
DATAIN[0] => DQOUT[0].DATAIN
DATAIN[1] => DQOUT[1].DATAIN
DATAIN[2] => DQOUT[2].DATAIN
DATAIN[3] => DQOUT[3].DATAIN
DATAIN[4] => DQOUT[4].DATAIN
DATAIN[5] => DQOUT[5].DATAIN
DATAIN[6] => DQOUT[6].DATAIN
DATAIN[7] => DQOUT[7].DATAIN
DATAIN[8] => DQOUT[8].DATAIN
DATAIN[9] => DQOUT[9].DATAIN
DATAIN[10] => DQOUT[10].DATAIN
DATAIN[11] => DQOUT[11].DATAIN
DATAIN[12] => DQOUT[12].DATAIN
DATAIN[13] => DQOUT[13].DATAIN
DATAIN[14] => DQOUT[14].DATAIN
DATAIN[15] => DQOUT[15].DATAIN
DM[0] => DQM[0]~reg0.DATAIN
DM[1] => DQM[1]~reg0.DATAIN
DQOUT[0] <= DATAIN[0].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[1] <= DATAIN[1].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[2] <= DATAIN[2].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[3] <= DATAIN[3].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[4] <= DATAIN[4].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[5] <= DATAIN[5].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[6] <= DATAIN[6].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[7] <= DATAIN[7].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[8] <= DATAIN[8].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[9] <= DATAIN[9].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[10] <= DATAIN[10].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[11] <= DATAIN[11].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[12] <= DATAIN[12].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[13] <= DATAIN[13].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[14] <= DATAIN[14].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[15] <= DATAIN[15].DB_MAX_OUTPUT_PORT_TYPE
DQM[0] <= DQM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[1] <= DQM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component
data[0] => dcfifo_m2o1:auto_generated.data[0]
data[1] => dcfifo_m2o1:auto_generated.data[1]
data[2] => dcfifo_m2o1:auto_generated.data[2]
data[3] => dcfifo_m2o1:auto_generated.data[3]
data[4] => dcfifo_m2o1:auto_generated.data[4]
data[5] => dcfifo_m2o1:auto_generated.data[5]
data[6] => dcfifo_m2o1:auto_generated.data[6]
data[7] => dcfifo_m2o1:auto_generated.data[7]
data[8] => dcfifo_m2o1:auto_generated.data[8]
data[9] => dcfifo_m2o1:auto_generated.data[9]
data[10] => dcfifo_m2o1:auto_generated.data[10]
data[11] => dcfifo_m2o1:auto_generated.data[11]
data[12] => dcfifo_m2o1:auto_generated.data[12]
data[13] => dcfifo_m2o1:auto_generated.data[13]
data[14] => dcfifo_m2o1:auto_generated.data[14]
data[15] => dcfifo_m2o1:auto_generated.data[15]
q[0] <= dcfifo_m2o1:auto_generated.q[0]
q[1] <= dcfifo_m2o1:auto_generated.q[1]
q[2] <= dcfifo_m2o1:auto_generated.q[2]
q[3] <= dcfifo_m2o1:auto_generated.q[3]
q[4] <= dcfifo_m2o1:auto_generated.q[4]
q[5] <= dcfifo_m2o1:auto_generated.q[5]
q[6] <= dcfifo_m2o1:auto_generated.q[6]
q[7] <= dcfifo_m2o1:auto_generated.q[7]
q[8] <= dcfifo_m2o1:auto_generated.q[8]
q[9] <= dcfifo_m2o1:auto_generated.q[9]
q[10] <= dcfifo_m2o1:auto_generated.q[10]
q[11] <= dcfifo_m2o1:auto_generated.q[11]
q[12] <= dcfifo_m2o1:auto_generated.q[12]
q[13] <= dcfifo_m2o1:auto_generated.q[13]
q[14] <= dcfifo_m2o1:auto_generated.q[14]
q[15] <= dcfifo_m2o1:auto_generated.q[15]
rdclk => dcfifo_m2o1:auto_generated.rdclk
rdreq => dcfifo_m2o1:auto_generated.rdreq
wrclk => dcfifo_m2o1:auto_generated.wrclk
wrreq => dcfifo_m2o1:auto_generated.wrreq
aclr => dcfifo_m2o1:auto_generated.aclr
rdempty <= dcfifo_m2o1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_m2o1:auto_generated.wrfull
rdusedw[0] <= dcfifo_m2o1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_m2o1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_m2o1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_m2o1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_m2o1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_m2o1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_m2o1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_m2o1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_m2o1:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_m2o1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_m2o1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_m2o1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_m2o1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_m2o1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_m2o1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_m2o1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_m2o1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_m2o1:auto_generated.wrusedw[8]


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated
aclr => a_graycounter_fgc:wrptr_g1p.aclr
aclr => a_graycounter_egc:wrptr_gp.aclr
aclr => altsyncram_1l81:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_1l81:fifo_ram.data_a[0]
data[1] => altsyncram_1l81:fifo_ram.data_a[1]
data[2] => altsyncram_1l81:fifo_ram.data_a[2]
data[3] => altsyncram_1l81:fifo_ram.data_a[3]
data[4] => altsyncram_1l81:fifo_ram.data_a[4]
data[5] => altsyncram_1l81:fifo_ram.data_a[5]
data[6] => altsyncram_1l81:fifo_ram.data_a[6]
data[7] => altsyncram_1l81:fifo_ram.data_a[7]
data[8] => altsyncram_1l81:fifo_ram.data_a[8]
data[9] => altsyncram_1l81:fifo_ram.data_a[9]
data[10] => altsyncram_1l81:fifo_ram.data_a[10]
data[11] => altsyncram_1l81:fifo_ram.data_a[11]
data[12] => altsyncram_1l81:fifo_ram.data_a[12]
data[13] => altsyncram_1l81:fifo_ram.data_a[13]
data[14] => altsyncram_1l81:fifo_ram.data_a[14]
data[15] => altsyncram_1l81:fifo_ram.data_a[15]
q[0] <= altsyncram_1l81:fifo_ram.q_b[0]
q[1] <= altsyncram_1l81:fifo_ram.q_b[1]
q[2] <= altsyncram_1l81:fifo_ram.q_b[2]
q[3] <= altsyncram_1l81:fifo_ram.q_b[3]
q[4] <= altsyncram_1l81:fifo_ram.q_b[4]
q[5] <= altsyncram_1l81:fifo_ram.q_b[5]
q[6] <= altsyncram_1l81:fifo_ram.q_b[6]
q[7] <= altsyncram_1l81:fifo_ram.q_b[7]
q[8] <= altsyncram_1l81:fifo_ram.q_b[8]
q[9] <= altsyncram_1l81:fifo_ram.q_b[9]
q[10] <= altsyncram_1l81:fifo_ram.q_b[10]
q[11] <= altsyncram_1l81:fifo_ram.q_b[11]
q[12] <= altsyncram_1l81:fifo_ram.q_b[12]
q[13] <= altsyncram_1l81:fifo_ram.q_b[13]
q[14] <= altsyncram_1l81:fifo_ram.q_b[14]
q[15] <= altsyncram_1l81:fifo_ram.q_b[15]
rdclk => a_graycounter_o96:rdptr_g1p.clock
rdclk => altsyncram_1l81:fifo_ram.clock1
rdclk => _.IN0
rdclk => dffpipe_kec:rs_brp.clock
rdclk => dffpipe_kec:rs_bwp.clock
rdclk => alt_synch_pipe_rdb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_fgc:wrptr_g1p.clock
wrclk => a_graycounter_egc:wrptr_gp.clock
wrclk => altsyncram_1l81:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_vd8:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p
aclr => counter7a[9].IN0
aclr => counter7a[8].IN0
aclr => counter7a[7].IN0
aclr => counter7a[6].IN0
aclr => counter7a[5].IN0
aclr => counter7a[4].IN0
aclr => counter7a[3].IN0
aclr => counter7a[2].IN0
aclr => counter7a[1].IN0
aclr => counter7a[0].IN0
aclr => parity5.IN0
aclr => sub_parity6a1.IN0
aclr => sub_parity6a0.IN0
clock => counter7a[9].CLK
clock => counter7a[8].CLK
clock => counter7a[7].CLK
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
clock => sub_parity6a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter7a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter7a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_fgc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp
aclr => counter13a[9].IN0
aclr => counter13a[8].IN0
aclr => counter13a[7].IN0
aclr => counter13a[6].IN0
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clock => counter13a[9].CLK
clock => counter13a[8].CLK
clock => counter13a[7].CLK
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
clock => sub_parity12a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter13a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram
aclr1 => altsyncram_drg1:altsyncram14.aclr1
address_a[0] => altsyncram_drg1:altsyncram14.address_b[0]
address_a[1] => altsyncram_drg1:altsyncram14.address_b[1]
address_a[2] => altsyncram_drg1:altsyncram14.address_b[2]
address_a[3] => altsyncram_drg1:altsyncram14.address_b[3]
address_a[4] => altsyncram_drg1:altsyncram14.address_b[4]
address_a[5] => altsyncram_drg1:altsyncram14.address_b[5]
address_a[6] => altsyncram_drg1:altsyncram14.address_b[6]
address_a[7] => altsyncram_drg1:altsyncram14.address_b[7]
address_a[8] => altsyncram_drg1:altsyncram14.address_b[8]
address_b[0] => altsyncram_drg1:altsyncram14.address_a[0]
address_b[1] => altsyncram_drg1:altsyncram14.address_a[1]
address_b[2] => altsyncram_drg1:altsyncram14.address_a[2]
address_b[3] => altsyncram_drg1:altsyncram14.address_a[3]
address_b[4] => altsyncram_drg1:altsyncram14.address_a[4]
address_b[5] => altsyncram_drg1:altsyncram14.address_a[5]
address_b[6] => altsyncram_drg1:altsyncram14.address_a[6]
address_b[7] => altsyncram_drg1:altsyncram14.address_a[7]
address_b[8] => altsyncram_drg1:altsyncram14.address_a[8]
addressstall_b => altsyncram_drg1:altsyncram14.addressstall_a
clock0 => altsyncram_drg1:altsyncram14.clock1
clock1 => altsyncram_drg1:altsyncram14.clock0
clocken1 => altsyncram_drg1:altsyncram14.clocken0
data_a[0] => altsyncram_drg1:altsyncram14.data_b[0]
data_a[1] => altsyncram_drg1:altsyncram14.data_b[1]
data_a[2] => altsyncram_drg1:altsyncram14.data_b[2]
data_a[3] => altsyncram_drg1:altsyncram14.data_b[3]
data_a[4] => altsyncram_drg1:altsyncram14.data_b[4]
data_a[5] => altsyncram_drg1:altsyncram14.data_b[5]
data_a[6] => altsyncram_drg1:altsyncram14.data_b[6]
data_a[7] => altsyncram_drg1:altsyncram14.data_b[7]
data_a[8] => altsyncram_drg1:altsyncram14.data_b[8]
data_a[9] => altsyncram_drg1:altsyncram14.data_b[9]
data_a[10] => altsyncram_drg1:altsyncram14.data_b[10]
data_a[11] => altsyncram_drg1:altsyncram14.data_b[11]
data_a[12] => altsyncram_drg1:altsyncram14.data_b[12]
data_a[13] => altsyncram_drg1:altsyncram14.data_b[13]
data_a[14] => altsyncram_drg1:altsyncram14.data_b[14]
data_a[15] => altsyncram_drg1:altsyncram14.data_b[15]
q_b[0] <= altsyncram_drg1:altsyncram14.q_a[0]
q_b[1] <= altsyncram_drg1:altsyncram14.q_a[1]
q_b[2] <= altsyncram_drg1:altsyncram14.q_a[2]
q_b[3] <= altsyncram_drg1:altsyncram14.q_a[3]
q_b[4] <= altsyncram_drg1:altsyncram14.q_a[4]
q_b[5] <= altsyncram_drg1:altsyncram14.q_a[5]
q_b[6] <= altsyncram_drg1:altsyncram14.q_a[6]
q_b[7] <= altsyncram_drg1:altsyncram14.q_a[7]
q_b[8] <= altsyncram_drg1:altsyncram14.q_a[8]
q_b[9] <= altsyncram_drg1:altsyncram14.q_a[9]
q_b[10] <= altsyncram_drg1:altsyncram14.q_a[10]
q_b[11] <= altsyncram_drg1:altsyncram14.q_a[11]
q_b[12] <= altsyncram_drg1:altsyncram14.q_a[12]
q_b[13] <= altsyncram_drg1:altsyncram14.q_a[13]
q_b[14] <= altsyncram_drg1:altsyncram14.q_a[14]
q_b[15] <= altsyncram_drg1:altsyncram14.q_a[15]
wren_a => altsyncram_drg1:altsyncram14.clocken1
wren_a => altsyncram_drg1:altsyncram14.wren_b


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14
aclr1 => ram_block15a0.CLR1
aclr1 => ram_block15a1.CLR1
aclr1 => ram_block15a2.CLR1
aclr1 => ram_block15a3.CLR1
aclr1 => ram_block15a4.CLR1
aclr1 => ram_block15a5.CLR1
aclr1 => ram_block15a6.CLR1
aclr1 => ram_block15a7.CLR1
aclr1 => ram_block15a8.CLR1
aclr1 => ram_block15a9.CLR1
aclr1 => ram_block15a10.CLR1
aclr1 => ram_block15a11.CLR1
aclr1 => ram_block15a12.CLR1
aclr1 => ram_block15a13.CLR1
aclr1 => ram_block15a14.CLR1
aclr1 => ram_block15a15.CLR1
address_a[0] => ram_block15a0.PORTAADDR
address_a[0] => ram_block15a1.PORTAADDR
address_a[0] => ram_block15a2.PORTAADDR
address_a[0] => ram_block15a3.PORTAADDR
address_a[0] => ram_block15a4.PORTAADDR
address_a[0] => ram_block15a5.PORTAADDR
address_a[0] => ram_block15a6.PORTAADDR
address_a[0] => ram_block15a7.PORTAADDR
address_a[0] => ram_block15a8.PORTAADDR
address_a[0] => ram_block15a9.PORTAADDR
address_a[0] => ram_block15a10.PORTAADDR
address_a[0] => ram_block15a11.PORTAADDR
address_a[0] => ram_block15a12.PORTAADDR
address_a[0] => ram_block15a13.PORTAADDR
address_a[0] => ram_block15a14.PORTAADDR
address_a[0] => ram_block15a15.PORTAADDR
address_a[1] => ram_block15a0.PORTAADDR1
address_a[1] => ram_block15a1.PORTAADDR1
address_a[1] => ram_block15a2.PORTAADDR1
address_a[1] => ram_block15a3.PORTAADDR1
address_a[1] => ram_block15a4.PORTAADDR1
address_a[1] => ram_block15a5.PORTAADDR1
address_a[1] => ram_block15a6.PORTAADDR1
address_a[1] => ram_block15a7.PORTAADDR1
address_a[1] => ram_block15a8.PORTAADDR1
address_a[1] => ram_block15a9.PORTAADDR1
address_a[1] => ram_block15a10.PORTAADDR1
address_a[1] => ram_block15a11.PORTAADDR1
address_a[1] => ram_block15a12.PORTAADDR1
address_a[1] => ram_block15a13.PORTAADDR1
address_a[1] => ram_block15a14.PORTAADDR1
address_a[1] => ram_block15a15.PORTAADDR1
address_a[2] => ram_block15a0.PORTAADDR2
address_a[2] => ram_block15a1.PORTAADDR2
address_a[2] => ram_block15a2.PORTAADDR2
address_a[2] => ram_block15a3.PORTAADDR2
address_a[2] => ram_block15a4.PORTAADDR2
address_a[2] => ram_block15a5.PORTAADDR2
address_a[2] => ram_block15a6.PORTAADDR2
address_a[2] => ram_block15a7.PORTAADDR2
address_a[2] => ram_block15a8.PORTAADDR2
address_a[2] => ram_block15a9.PORTAADDR2
address_a[2] => ram_block15a10.PORTAADDR2
address_a[2] => ram_block15a11.PORTAADDR2
address_a[2] => ram_block15a12.PORTAADDR2
address_a[2] => ram_block15a13.PORTAADDR2
address_a[2] => ram_block15a14.PORTAADDR2
address_a[2] => ram_block15a15.PORTAADDR2
address_a[3] => ram_block15a0.PORTAADDR3
address_a[3] => ram_block15a1.PORTAADDR3
address_a[3] => ram_block15a2.PORTAADDR3
address_a[3] => ram_block15a3.PORTAADDR3
address_a[3] => ram_block15a4.PORTAADDR3
address_a[3] => ram_block15a5.PORTAADDR3
address_a[3] => ram_block15a6.PORTAADDR3
address_a[3] => ram_block15a7.PORTAADDR3
address_a[3] => ram_block15a8.PORTAADDR3
address_a[3] => ram_block15a9.PORTAADDR3
address_a[3] => ram_block15a10.PORTAADDR3
address_a[3] => ram_block15a11.PORTAADDR3
address_a[3] => ram_block15a12.PORTAADDR3
address_a[3] => ram_block15a13.PORTAADDR3
address_a[3] => ram_block15a14.PORTAADDR3
address_a[3] => ram_block15a15.PORTAADDR3
address_a[4] => ram_block15a0.PORTAADDR4
address_a[4] => ram_block15a1.PORTAADDR4
address_a[4] => ram_block15a2.PORTAADDR4
address_a[4] => ram_block15a3.PORTAADDR4
address_a[4] => ram_block15a4.PORTAADDR4
address_a[4] => ram_block15a5.PORTAADDR4
address_a[4] => ram_block15a6.PORTAADDR4
address_a[4] => ram_block15a7.PORTAADDR4
address_a[4] => ram_block15a8.PORTAADDR4
address_a[4] => ram_block15a9.PORTAADDR4
address_a[4] => ram_block15a10.PORTAADDR4
address_a[4] => ram_block15a11.PORTAADDR4
address_a[4] => ram_block15a12.PORTAADDR4
address_a[4] => ram_block15a13.PORTAADDR4
address_a[4] => ram_block15a14.PORTAADDR4
address_a[4] => ram_block15a15.PORTAADDR4
address_a[5] => ram_block15a0.PORTAADDR5
address_a[5] => ram_block15a1.PORTAADDR5
address_a[5] => ram_block15a2.PORTAADDR5
address_a[5] => ram_block15a3.PORTAADDR5
address_a[5] => ram_block15a4.PORTAADDR5
address_a[5] => ram_block15a5.PORTAADDR5
address_a[5] => ram_block15a6.PORTAADDR5
address_a[5] => ram_block15a7.PORTAADDR5
address_a[5] => ram_block15a8.PORTAADDR5
address_a[5] => ram_block15a9.PORTAADDR5
address_a[5] => ram_block15a10.PORTAADDR5
address_a[5] => ram_block15a11.PORTAADDR5
address_a[5] => ram_block15a12.PORTAADDR5
address_a[5] => ram_block15a13.PORTAADDR5
address_a[5] => ram_block15a14.PORTAADDR5
address_a[5] => ram_block15a15.PORTAADDR5
address_a[6] => ram_block15a0.PORTAADDR6
address_a[6] => ram_block15a1.PORTAADDR6
address_a[6] => ram_block15a2.PORTAADDR6
address_a[6] => ram_block15a3.PORTAADDR6
address_a[6] => ram_block15a4.PORTAADDR6
address_a[6] => ram_block15a5.PORTAADDR6
address_a[6] => ram_block15a6.PORTAADDR6
address_a[6] => ram_block15a7.PORTAADDR6
address_a[6] => ram_block15a8.PORTAADDR6
address_a[6] => ram_block15a9.PORTAADDR6
address_a[6] => ram_block15a10.PORTAADDR6
address_a[6] => ram_block15a11.PORTAADDR6
address_a[6] => ram_block15a12.PORTAADDR6
address_a[6] => ram_block15a13.PORTAADDR6
address_a[6] => ram_block15a14.PORTAADDR6
address_a[6] => ram_block15a15.PORTAADDR6
address_a[7] => ram_block15a0.PORTAADDR7
address_a[7] => ram_block15a1.PORTAADDR7
address_a[7] => ram_block15a2.PORTAADDR7
address_a[7] => ram_block15a3.PORTAADDR7
address_a[7] => ram_block15a4.PORTAADDR7
address_a[7] => ram_block15a5.PORTAADDR7
address_a[7] => ram_block15a6.PORTAADDR7
address_a[7] => ram_block15a7.PORTAADDR7
address_a[7] => ram_block15a8.PORTAADDR7
address_a[7] => ram_block15a9.PORTAADDR7
address_a[7] => ram_block15a10.PORTAADDR7
address_a[7] => ram_block15a11.PORTAADDR7
address_a[7] => ram_block15a12.PORTAADDR7
address_a[7] => ram_block15a13.PORTAADDR7
address_a[7] => ram_block15a14.PORTAADDR7
address_a[7] => ram_block15a15.PORTAADDR7
address_a[8] => ram_block15a0.PORTAADDR8
address_a[8] => ram_block15a1.PORTAADDR8
address_a[8] => ram_block15a2.PORTAADDR8
address_a[8] => ram_block15a3.PORTAADDR8
address_a[8] => ram_block15a4.PORTAADDR8
address_a[8] => ram_block15a5.PORTAADDR8
address_a[8] => ram_block15a6.PORTAADDR8
address_a[8] => ram_block15a7.PORTAADDR8
address_a[8] => ram_block15a8.PORTAADDR8
address_a[8] => ram_block15a9.PORTAADDR8
address_a[8] => ram_block15a10.PORTAADDR8
address_a[8] => ram_block15a11.PORTAADDR8
address_a[8] => ram_block15a12.PORTAADDR8
address_a[8] => ram_block15a13.PORTAADDR8
address_a[8] => ram_block15a14.PORTAADDR8
address_a[8] => ram_block15a15.PORTAADDR8
address_b[0] => ram_block15a0.PORTBADDR
address_b[0] => ram_block15a1.PORTBADDR
address_b[0] => ram_block15a2.PORTBADDR
address_b[0] => ram_block15a3.PORTBADDR
address_b[0] => ram_block15a4.PORTBADDR
address_b[0] => ram_block15a5.PORTBADDR
address_b[0] => ram_block15a6.PORTBADDR
address_b[0] => ram_block15a7.PORTBADDR
address_b[0] => ram_block15a8.PORTBADDR
address_b[0] => ram_block15a9.PORTBADDR
address_b[0] => ram_block15a10.PORTBADDR
address_b[0] => ram_block15a11.PORTBADDR
address_b[0] => ram_block15a12.PORTBADDR
address_b[0] => ram_block15a13.PORTBADDR
address_b[0] => ram_block15a14.PORTBADDR
address_b[0] => ram_block15a15.PORTBADDR
address_b[1] => ram_block15a0.PORTBADDR1
address_b[1] => ram_block15a1.PORTBADDR1
address_b[1] => ram_block15a2.PORTBADDR1
address_b[1] => ram_block15a3.PORTBADDR1
address_b[1] => ram_block15a4.PORTBADDR1
address_b[1] => ram_block15a5.PORTBADDR1
address_b[1] => ram_block15a6.PORTBADDR1
address_b[1] => ram_block15a7.PORTBADDR1
address_b[1] => ram_block15a8.PORTBADDR1
address_b[1] => ram_block15a9.PORTBADDR1
address_b[1] => ram_block15a10.PORTBADDR1
address_b[1] => ram_block15a11.PORTBADDR1
address_b[1] => ram_block15a12.PORTBADDR1
address_b[1] => ram_block15a13.PORTBADDR1
address_b[1] => ram_block15a14.PORTBADDR1
address_b[1] => ram_block15a15.PORTBADDR1
address_b[2] => ram_block15a0.PORTBADDR2
address_b[2] => ram_block15a1.PORTBADDR2
address_b[2] => ram_block15a2.PORTBADDR2
address_b[2] => ram_block15a3.PORTBADDR2
address_b[2] => ram_block15a4.PORTBADDR2
address_b[2] => ram_block15a5.PORTBADDR2
address_b[2] => ram_block15a6.PORTBADDR2
address_b[2] => ram_block15a7.PORTBADDR2
address_b[2] => ram_block15a8.PORTBADDR2
address_b[2] => ram_block15a9.PORTBADDR2
address_b[2] => ram_block15a10.PORTBADDR2
address_b[2] => ram_block15a11.PORTBADDR2
address_b[2] => ram_block15a12.PORTBADDR2
address_b[2] => ram_block15a13.PORTBADDR2
address_b[2] => ram_block15a14.PORTBADDR2
address_b[2] => ram_block15a15.PORTBADDR2
address_b[3] => ram_block15a0.PORTBADDR3
address_b[3] => ram_block15a1.PORTBADDR3
address_b[3] => ram_block15a2.PORTBADDR3
address_b[3] => ram_block15a3.PORTBADDR3
address_b[3] => ram_block15a4.PORTBADDR3
address_b[3] => ram_block15a5.PORTBADDR3
address_b[3] => ram_block15a6.PORTBADDR3
address_b[3] => ram_block15a7.PORTBADDR3
address_b[3] => ram_block15a8.PORTBADDR3
address_b[3] => ram_block15a9.PORTBADDR3
address_b[3] => ram_block15a10.PORTBADDR3
address_b[3] => ram_block15a11.PORTBADDR3
address_b[3] => ram_block15a12.PORTBADDR3
address_b[3] => ram_block15a13.PORTBADDR3
address_b[3] => ram_block15a14.PORTBADDR3
address_b[3] => ram_block15a15.PORTBADDR3
address_b[4] => ram_block15a0.PORTBADDR4
address_b[4] => ram_block15a1.PORTBADDR4
address_b[4] => ram_block15a2.PORTBADDR4
address_b[4] => ram_block15a3.PORTBADDR4
address_b[4] => ram_block15a4.PORTBADDR4
address_b[4] => ram_block15a5.PORTBADDR4
address_b[4] => ram_block15a6.PORTBADDR4
address_b[4] => ram_block15a7.PORTBADDR4
address_b[4] => ram_block15a8.PORTBADDR4
address_b[4] => ram_block15a9.PORTBADDR4
address_b[4] => ram_block15a10.PORTBADDR4
address_b[4] => ram_block15a11.PORTBADDR4
address_b[4] => ram_block15a12.PORTBADDR4
address_b[4] => ram_block15a13.PORTBADDR4
address_b[4] => ram_block15a14.PORTBADDR4
address_b[4] => ram_block15a15.PORTBADDR4
address_b[5] => ram_block15a0.PORTBADDR5
address_b[5] => ram_block15a1.PORTBADDR5
address_b[5] => ram_block15a2.PORTBADDR5
address_b[5] => ram_block15a3.PORTBADDR5
address_b[5] => ram_block15a4.PORTBADDR5
address_b[5] => ram_block15a5.PORTBADDR5
address_b[5] => ram_block15a6.PORTBADDR5
address_b[5] => ram_block15a7.PORTBADDR5
address_b[5] => ram_block15a8.PORTBADDR5
address_b[5] => ram_block15a9.PORTBADDR5
address_b[5] => ram_block15a10.PORTBADDR5
address_b[5] => ram_block15a11.PORTBADDR5
address_b[5] => ram_block15a12.PORTBADDR5
address_b[5] => ram_block15a13.PORTBADDR5
address_b[5] => ram_block15a14.PORTBADDR5
address_b[5] => ram_block15a15.PORTBADDR5
address_b[6] => ram_block15a0.PORTBADDR6
address_b[6] => ram_block15a1.PORTBADDR6
address_b[6] => ram_block15a2.PORTBADDR6
address_b[6] => ram_block15a3.PORTBADDR6
address_b[6] => ram_block15a4.PORTBADDR6
address_b[6] => ram_block15a5.PORTBADDR6
address_b[6] => ram_block15a6.PORTBADDR6
address_b[6] => ram_block15a7.PORTBADDR6
address_b[6] => ram_block15a8.PORTBADDR6
address_b[6] => ram_block15a9.PORTBADDR6
address_b[6] => ram_block15a10.PORTBADDR6
address_b[6] => ram_block15a11.PORTBADDR6
address_b[6] => ram_block15a12.PORTBADDR6
address_b[6] => ram_block15a13.PORTBADDR6
address_b[6] => ram_block15a14.PORTBADDR6
address_b[6] => ram_block15a15.PORTBADDR6
address_b[7] => ram_block15a0.PORTBADDR7
address_b[7] => ram_block15a1.PORTBADDR7
address_b[7] => ram_block15a2.PORTBADDR7
address_b[7] => ram_block15a3.PORTBADDR7
address_b[7] => ram_block15a4.PORTBADDR7
address_b[7] => ram_block15a5.PORTBADDR7
address_b[7] => ram_block15a6.PORTBADDR7
address_b[7] => ram_block15a7.PORTBADDR7
address_b[7] => ram_block15a8.PORTBADDR7
address_b[7] => ram_block15a9.PORTBADDR7
address_b[7] => ram_block15a10.PORTBADDR7
address_b[7] => ram_block15a11.PORTBADDR7
address_b[7] => ram_block15a12.PORTBADDR7
address_b[7] => ram_block15a13.PORTBADDR7
address_b[7] => ram_block15a14.PORTBADDR7
address_b[7] => ram_block15a15.PORTBADDR7
address_b[8] => ram_block15a0.PORTBADDR8
address_b[8] => ram_block15a1.PORTBADDR8
address_b[8] => ram_block15a2.PORTBADDR8
address_b[8] => ram_block15a3.PORTBADDR8
address_b[8] => ram_block15a4.PORTBADDR8
address_b[8] => ram_block15a5.PORTBADDR8
address_b[8] => ram_block15a6.PORTBADDR8
address_b[8] => ram_block15a7.PORTBADDR8
address_b[8] => ram_block15a8.PORTBADDR8
address_b[8] => ram_block15a9.PORTBADDR8
address_b[8] => ram_block15a10.PORTBADDR8
address_b[8] => ram_block15a11.PORTBADDR8
address_b[8] => ram_block15a12.PORTBADDR8
address_b[8] => ram_block15a13.PORTBADDR8
address_b[8] => ram_block15a14.PORTBADDR8
address_b[8] => ram_block15a15.PORTBADDR8
addressstall_a => ram_block15a0.PORTAADDRSTALL
addressstall_a => ram_block15a1.PORTAADDRSTALL
addressstall_a => ram_block15a2.PORTAADDRSTALL
addressstall_a => ram_block15a3.PORTAADDRSTALL
addressstall_a => ram_block15a4.PORTAADDRSTALL
addressstall_a => ram_block15a5.PORTAADDRSTALL
addressstall_a => ram_block15a6.PORTAADDRSTALL
addressstall_a => ram_block15a7.PORTAADDRSTALL
addressstall_a => ram_block15a8.PORTAADDRSTALL
addressstall_a => ram_block15a9.PORTAADDRSTALL
addressstall_a => ram_block15a10.PORTAADDRSTALL
addressstall_a => ram_block15a11.PORTAADDRSTALL
addressstall_a => ram_block15a12.PORTAADDRSTALL
addressstall_a => ram_block15a13.PORTAADDRSTALL
addressstall_a => ram_block15a14.PORTAADDRSTALL
addressstall_a => ram_block15a15.PORTAADDRSTALL
clock0 => ram_block15a0.CLK0
clock0 => ram_block15a1.CLK0
clock0 => ram_block15a2.CLK0
clock0 => ram_block15a3.CLK0
clock0 => ram_block15a4.CLK0
clock0 => ram_block15a5.CLK0
clock0 => ram_block15a6.CLK0
clock0 => ram_block15a7.CLK0
clock0 => ram_block15a8.CLK0
clock0 => ram_block15a9.CLK0
clock0 => ram_block15a10.CLK0
clock0 => ram_block15a11.CLK0
clock0 => ram_block15a12.CLK0
clock0 => ram_block15a13.CLK0
clock0 => ram_block15a14.CLK0
clock0 => ram_block15a15.CLK0
clock1 => ram_block15a0.CLK1
clock1 => ram_block15a1.CLK1
clock1 => ram_block15a2.CLK1
clock1 => ram_block15a3.CLK1
clock1 => ram_block15a4.CLK1
clock1 => ram_block15a5.CLK1
clock1 => ram_block15a6.CLK1
clock1 => ram_block15a7.CLK1
clock1 => ram_block15a8.CLK1
clock1 => ram_block15a9.CLK1
clock1 => ram_block15a10.CLK1
clock1 => ram_block15a11.CLK1
clock1 => ram_block15a12.CLK1
clock1 => ram_block15a13.CLK1
clock1 => ram_block15a14.CLK1
clock1 => ram_block15a15.CLK1
clocken0 => ram_block15a0.ENA0
clocken0 => ram_block15a1.ENA0
clocken0 => ram_block15a2.ENA0
clocken0 => ram_block15a3.ENA0
clocken0 => ram_block15a4.ENA0
clocken0 => ram_block15a5.ENA0
clocken0 => ram_block15a6.ENA0
clocken0 => ram_block15a7.ENA0
clocken0 => ram_block15a8.ENA0
clocken0 => ram_block15a9.ENA0
clocken0 => ram_block15a10.ENA0
clocken0 => ram_block15a11.ENA0
clocken0 => ram_block15a12.ENA0
clocken0 => ram_block15a13.ENA0
clocken0 => ram_block15a14.ENA0
clocken0 => ram_block15a15.ENA0
clocken1 => ram_block15a0.ENA1
clocken1 => ram_block15a1.ENA1
clocken1 => ram_block15a2.ENA1
clocken1 => ram_block15a3.ENA1
clocken1 => ram_block15a4.ENA1
clocken1 => ram_block15a5.ENA1
clocken1 => ram_block15a6.ENA1
clocken1 => ram_block15a7.ENA1
clocken1 => ram_block15a8.ENA1
clocken1 => ram_block15a9.ENA1
clocken1 => ram_block15a10.ENA1
clocken1 => ram_block15a11.ENA1
clocken1 => ram_block15a12.ENA1
clocken1 => ram_block15a13.ENA1
clocken1 => ram_block15a14.ENA1
clocken1 => ram_block15a15.ENA1
data_a[0] => ram_block15a0.PORTADATAIN
data_a[1] => ram_block15a1.PORTADATAIN
data_a[2] => ram_block15a2.PORTADATAIN
data_a[3] => ram_block15a3.PORTADATAIN
data_a[4] => ram_block15a4.PORTADATAIN
data_a[5] => ram_block15a5.PORTADATAIN
data_a[6] => ram_block15a6.PORTADATAIN
data_a[7] => ram_block15a7.PORTADATAIN
data_a[8] => ram_block15a8.PORTADATAIN
data_a[9] => ram_block15a9.PORTADATAIN
data_a[10] => ram_block15a10.PORTADATAIN
data_a[11] => ram_block15a11.PORTADATAIN
data_a[12] => ram_block15a12.PORTADATAIN
data_a[13] => ram_block15a13.PORTADATAIN
data_a[14] => ram_block15a14.PORTADATAIN
data_a[15] => ram_block15a15.PORTADATAIN
data_b[0] => ram_block15a0.PORTBDATAIN
data_b[1] => ram_block15a1.PORTBDATAIN
data_b[2] => ram_block15a2.PORTBDATAIN
data_b[3] => ram_block15a3.PORTBDATAIN
data_b[4] => ram_block15a4.PORTBDATAIN
data_b[5] => ram_block15a5.PORTBDATAIN
data_b[6] => ram_block15a6.PORTBDATAIN
data_b[7] => ram_block15a7.PORTBDATAIN
data_b[8] => ram_block15a8.PORTBDATAIN
data_b[9] => ram_block15a9.PORTBDATAIN
data_b[10] => ram_block15a10.PORTBDATAIN
data_b[11] => ram_block15a11.PORTBDATAIN
data_b[12] => ram_block15a12.PORTBDATAIN
data_b[13] => ram_block15a13.PORTBDATAIN
data_b[14] => ram_block15a14.PORTBDATAIN
data_b[15] => ram_block15a15.PORTBDATAIN
q_a[0] <= ram_block15a0.PORTADATAOUT
q_a[1] <= ram_block15a1.PORTADATAOUT
q_a[2] <= ram_block15a2.PORTADATAOUT
q_a[3] <= ram_block15a3.PORTADATAOUT
q_a[4] <= ram_block15a4.PORTADATAOUT
q_a[5] <= ram_block15a5.PORTADATAOUT
q_a[6] <= ram_block15a6.PORTADATAOUT
q_a[7] <= ram_block15a7.PORTADATAOUT
q_a[8] <= ram_block15a8.PORTADATAOUT
q_a[9] <= ram_block15a9.PORTADATAOUT
q_a[10] <= ram_block15a10.PORTADATAOUT
q_a[11] <= ram_block15a11.PORTADATAOUT
q_a[12] <= ram_block15a12.PORTADATAOUT
q_a[13] <= ram_block15a13.PORTADATAOUT
q_a[14] <= ram_block15a14.PORTADATAOUT
q_a[15] <= ram_block15a15.PORTADATAOUT
q_b[0] <= ram_block15a0.PORTBDATAOUT
q_b[1] <= ram_block15a1.PORTBDATAOUT
q_b[2] <= ram_block15a2.PORTBDATAOUT
q_b[3] <= ram_block15a3.PORTBDATAOUT
q_b[4] <= ram_block15a4.PORTBDATAOUT
q_b[5] <= ram_block15a5.PORTBDATAOUT
q_b[6] <= ram_block15a6.PORTBDATAOUT
q_b[7] <= ram_block15a7.PORTBDATAOUT
q_b[8] <= ram_block15a8.PORTBDATAOUT
q_b[9] <= ram_block15a9.PORTBDATAOUT
q_b[10] <= ram_block15a10.PORTBDATAOUT
q_b[11] <= ram_block15a11.PORTBDATAOUT
q_b[12] <= ram_block15a12.PORTBDATAOUT
q_b[13] <= ram_block15a13.PORTBDATAOUT
q_b[14] <= ram_block15a14.PORTBDATAOUT
q_b[15] <= ram_block15a15.PORTBDATAOUT
wren_a => ram_block15a0.PORTAWE
wren_a => ram_block15a1.PORTAWE
wren_a => ram_block15a2.PORTAWE
wren_a => ram_block15a3.PORTAWE
wren_a => ram_block15a4.PORTAWE
wren_a => ram_block15a5.PORTAWE
wren_a => ram_block15a6.PORTAWE
wren_a => ram_block15a7.PORTAWE
wren_a => ram_block15a8.PORTAWE
wren_a => ram_block15a9.PORTAWE
wren_a => ram_block15a10.PORTAWE
wren_a => ram_block15a11.PORTAWE
wren_a => ram_block15a12.PORTAWE
wren_a => ram_block15a13.PORTAWE
wren_a => ram_block15a14.PORTAWE
wren_a => ram_block15a15.PORTAWE
wren_b => ram_block15a0.PORTBRE
wren_b => ram_block15a1.PORTBRE
wren_b => ram_block15a2.PORTBRE
wren_b => ram_block15a3.PORTBRE
wren_b => ram_block15a4.PORTBRE
wren_b => ram_block15a5.PORTBRE
wren_b => ram_block15a6.PORTBRE
wren_b => ram_block15a7.PORTBRE
wren_b => ram_block15a8.PORTBRE
wren_b => ram_block15a9.PORTBRE
wren_b => ram_block15a10.PORTBRE
wren_b => ram_block15a11.PORTBRE
wren_b => ram_block15a12.PORTBRE
wren_b => ram_block15a13.PORTBRE
wren_b => ram_block15a14.PORTBRE
wren_b => ram_block15a15.PORTBRE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr
clock => dffe16a[0].CLK
clrn => dffe16a[0].ACLR
d[0] => dffe16a[0].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
clock => dffpipe_pe9:dffpipe18.clock
clrn => dffpipe_pe9:dffpipe18.clrn
d[0] => dffpipe_pe9:dffpipe18.d[0]
d[1] => dffpipe_pe9:dffpipe18.d[1]
d[2] => dffpipe_pe9:dffpipe18.d[2]
d[3] => dffpipe_pe9:dffpipe18.d[3]
d[4] => dffpipe_pe9:dffpipe18.d[4]
d[5] => dffpipe_pe9:dffpipe18.d[5]
d[6] => dffpipe_pe9:dffpipe18.d[6]
d[7] => dffpipe_pe9:dffpipe18.d[7]
d[8] => dffpipe_pe9:dffpipe18.d[8]
d[9] => dffpipe_pe9:dffpipe18.d[9]
q[0] <= dffpipe_pe9:dffpipe18.q[0]
q[1] <= dffpipe_pe9:dffpipe18.q[1]
q[2] <= dffpipe_pe9:dffpipe18.q[2]
q[3] <= dffpipe_pe9:dffpipe18.q[3]
q[4] <= dffpipe_pe9:dffpipe18.q[4]
q[5] <= dffpipe_pe9:dffpipe18.q[5]
q[6] <= dffpipe_pe9:dffpipe18.q[6]
q[7] <= dffpipe_pe9:dffpipe18.q[7]
q[8] <= dffpipe_pe9:dffpipe18.q[8]
q[9] <= dffpipe_pe9:dffpipe18.q[9]


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18
clock => dffe19a[9].CLK
clock => dffe19a[8].CLK
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
clock => dffe20a[9].CLK
clock => dffe20a[8].CLK
clock => dffe20a[7].CLK
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clrn => dffe19a[9].ACLR
clrn => dffe19a[8].ACLR
clrn => dffe19a[7].ACLR
clrn => dffe19a[6].ACLR
clrn => dffe19a[5].ACLR
clrn => dffe19a[4].ACLR
clrn => dffe19a[3].ACLR
clrn => dffe19a[2].ACLR
clrn => dffe19a[1].ACLR
clrn => dffe19a[0].ACLR
clrn => dffe20a[9].ACLR
clrn => dffe20a[8].ACLR
clrn => dffe20a[7].ACLR
clrn => dffe20a[6].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
d[0] => dffe19a[0].IN0
d[1] => dffe19a[1].IN0
d[2] => dffe19a[2].IN0
d[3] => dffe19a[3].IN0
d[4] => dffe19a[4].IN0
d[5] => dffe19a[5].IN0
d[6] => dffe19a[6].IN0
d[7] => dffe19a[7].IN0
d[8] => dffe19a[8].IN0
d[9] => dffe19a[9].IN0
q[0] <= dffe20a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe20a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe20a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe20a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe20a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe20a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe20a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe20a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe20a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe20a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe21a[9].CLK
clock => dffe21a[8].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe21a[9].ACLR
clrn => dffe21a[8].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe21a[0].IN0
d[1] => dffe21a[1].IN0
d[2] => dffe21a[2].IN0
d[3] => dffe21a[3].IN0
d[4] => dffe21a[4].IN0
d[5] => dffe21a[5].IN0
d[6] => dffe21a[6].IN0
d[7] => dffe21a[7].IN0
d[8] => dffe21a[8].IN0
d[9] => dffe21a[9].IN0
q[0] <= dffe21a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe21a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe21a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe21a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe21a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe21a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe21a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe21a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe21a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe21a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe21a[9].CLK
clock => dffe21a[8].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe21a[9].ACLR
clrn => dffe21a[8].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe21a[0].IN0
d[1] => dffe21a[1].IN0
d[2] => dffe21a[2].IN0
d[3] => dffe21a[3].IN0
d[4] => dffe21a[4].IN0
d[5] => dffe21a[5].IN0
d[6] => dffe21a[6].IN0
d[7] => dffe21a[7].IN0
d[8] => dffe21a[8].IN0
d[9] => dffe21a[9].IN0
q[0] <= dffe21a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe21a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe21a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe21a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe21a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe21a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe21a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe21a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe21a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe21a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
clock => dffpipe_qe9:dffpipe22.clock
clrn => dffpipe_qe9:dffpipe22.clrn
d[0] => dffpipe_qe9:dffpipe22.d[0]
d[1] => dffpipe_qe9:dffpipe22.d[1]
d[2] => dffpipe_qe9:dffpipe22.d[2]
d[3] => dffpipe_qe9:dffpipe22.d[3]
d[4] => dffpipe_qe9:dffpipe22.d[4]
d[5] => dffpipe_qe9:dffpipe22.d[5]
d[6] => dffpipe_qe9:dffpipe22.d[6]
d[7] => dffpipe_qe9:dffpipe22.d[7]
d[8] => dffpipe_qe9:dffpipe22.d[8]
d[9] => dffpipe_qe9:dffpipe22.d[9]
q[0] <= dffpipe_qe9:dffpipe22.q[0]
q[1] <= dffpipe_qe9:dffpipe22.q[1]
q[2] <= dffpipe_qe9:dffpipe22.q[2]
q[3] <= dffpipe_qe9:dffpipe22.q[3]
q[4] <= dffpipe_qe9:dffpipe22.q[4]
q[5] <= dffpipe_qe9:dffpipe22.q[5]
q[6] <= dffpipe_qe9:dffpipe22.q[6]
q[7] <= dffpipe_qe9:dffpipe22.q[7]
q[8] <= dffpipe_qe9:dffpipe22.q[8]
q[9] <= dffpipe_qe9:dffpipe22.q[9]


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22
clock => dffe23a[9].CLK
clock => dffe23a[8].CLK
clock => dffe23a[7].CLK
clock => dffe23a[6].CLK
clock => dffe23a[5].CLK
clock => dffe23a[4].CLK
clock => dffe23a[3].CLK
clock => dffe23a[2].CLK
clock => dffe23a[1].CLK
clock => dffe23a[0].CLK
clock => dffe24a[9].CLK
clock => dffe24a[8].CLK
clock => dffe24a[7].CLK
clock => dffe24a[6].CLK
clock => dffe24a[5].CLK
clock => dffe24a[4].CLK
clock => dffe24a[3].CLK
clock => dffe24a[2].CLK
clock => dffe24a[1].CLK
clock => dffe24a[0].CLK
clrn => dffe23a[9].ACLR
clrn => dffe23a[8].ACLR
clrn => dffe23a[7].ACLR
clrn => dffe23a[6].ACLR
clrn => dffe23a[5].ACLR
clrn => dffe23a[4].ACLR
clrn => dffe23a[3].ACLR
clrn => dffe23a[2].ACLR
clrn => dffe23a[1].ACLR
clrn => dffe23a[0].ACLR
clrn => dffe24a[9].ACLR
clrn => dffe24a[8].ACLR
clrn => dffe24a[7].ACLR
clrn => dffe24a[6].ACLR
clrn => dffe24a[5].ACLR
clrn => dffe24a[4].ACLR
clrn => dffe24a[3].ACLR
clrn => dffe24a[2].ACLR
clrn => dffe24a[1].ACLR
clrn => dffe24a[0].ACLR
d[0] => dffe23a[0].IN0
d[1] => dffe23a[1].IN0
d[2] => dffe23a[2].IN0
d[3] => dffe23a[3].IN0
d[4] => dffe23a[4].IN0
d[5] => dffe23a[5].IN0
d[6] => dffe23a[6].IN0
d[7] => dffe23a[7].IN0
d[8] => dffe23a[8].IN0
d[9] => dffe23a[9].IN0
q[0] <= dffe24a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe24a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe24a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe24a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe24a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe24a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe24a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe24a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe24a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe24a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component
data[0] => dcfifo_m2o1:auto_generated.data[0]
data[1] => dcfifo_m2o1:auto_generated.data[1]
data[2] => dcfifo_m2o1:auto_generated.data[2]
data[3] => dcfifo_m2o1:auto_generated.data[3]
data[4] => dcfifo_m2o1:auto_generated.data[4]
data[5] => dcfifo_m2o1:auto_generated.data[5]
data[6] => dcfifo_m2o1:auto_generated.data[6]
data[7] => dcfifo_m2o1:auto_generated.data[7]
data[8] => dcfifo_m2o1:auto_generated.data[8]
data[9] => dcfifo_m2o1:auto_generated.data[9]
data[10] => dcfifo_m2o1:auto_generated.data[10]
data[11] => dcfifo_m2o1:auto_generated.data[11]
data[12] => dcfifo_m2o1:auto_generated.data[12]
data[13] => dcfifo_m2o1:auto_generated.data[13]
data[14] => dcfifo_m2o1:auto_generated.data[14]
data[15] => dcfifo_m2o1:auto_generated.data[15]
q[0] <= dcfifo_m2o1:auto_generated.q[0]
q[1] <= dcfifo_m2o1:auto_generated.q[1]
q[2] <= dcfifo_m2o1:auto_generated.q[2]
q[3] <= dcfifo_m2o1:auto_generated.q[3]
q[4] <= dcfifo_m2o1:auto_generated.q[4]
q[5] <= dcfifo_m2o1:auto_generated.q[5]
q[6] <= dcfifo_m2o1:auto_generated.q[6]
q[7] <= dcfifo_m2o1:auto_generated.q[7]
q[8] <= dcfifo_m2o1:auto_generated.q[8]
q[9] <= dcfifo_m2o1:auto_generated.q[9]
q[10] <= dcfifo_m2o1:auto_generated.q[10]
q[11] <= dcfifo_m2o1:auto_generated.q[11]
q[12] <= dcfifo_m2o1:auto_generated.q[12]
q[13] <= dcfifo_m2o1:auto_generated.q[13]
q[14] <= dcfifo_m2o1:auto_generated.q[14]
q[15] <= dcfifo_m2o1:auto_generated.q[15]
rdclk => dcfifo_m2o1:auto_generated.rdclk
rdreq => dcfifo_m2o1:auto_generated.rdreq
wrclk => dcfifo_m2o1:auto_generated.wrclk
wrreq => dcfifo_m2o1:auto_generated.wrreq
aclr => dcfifo_m2o1:auto_generated.aclr
rdempty <= dcfifo_m2o1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_m2o1:auto_generated.wrfull
rdusedw[0] <= dcfifo_m2o1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_m2o1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_m2o1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_m2o1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_m2o1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_m2o1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_m2o1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_m2o1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_m2o1:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_m2o1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_m2o1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_m2o1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_m2o1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_m2o1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_m2o1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_m2o1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_m2o1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_m2o1:auto_generated.wrusedw[8]


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated
aclr => a_graycounter_fgc:wrptr_g1p.aclr
aclr => a_graycounter_egc:wrptr_gp.aclr
aclr => altsyncram_1l81:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_1l81:fifo_ram.data_a[0]
data[1] => altsyncram_1l81:fifo_ram.data_a[1]
data[2] => altsyncram_1l81:fifo_ram.data_a[2]
data[3] => altsyncram_1l81:fifo_ram.data_a[3]
data[4] => altsyncram_1l81:fifo_ram.data_a[4]
data[5] => altsyncram_1l81:fifo_ram.data_a[5]
data[6] => altsyncram_1l81:fifo_ram.data_a[6]
data[7] => altsyncram_1l81:fifo_ram.data_a[7]
data[8] => altsyncram_1l81:fifo_ram.data_a[8]
data[9] => altsyncram_1l81:fifo_ram.data_a[9]
data[10] => altsyncram_1l81:fifo_ram.data_a[10]
data[11] => altsyncram_1l81:fifo_ram.data_a[11]
data[12] => altsyncram_1l81:fifo_ram.data_a[12]
data[13] => altsyncram_1l81:fifo_ram.data_a[13]
data[14] => altsyncram_1l81:fifo_ram.data_a[14]
data[15] => altsyncram_1l81:fifo_ram.data_a[15]
q[0] <= altsyncram_1l81:fifo_ram.q_b[0]
q[1] <= altsyncram_1l81:fifo_ram.q_b[1]
q[2] <= altsyncram_1l81:fifo_ram.q_b[2]
q[3] <= altsyncram_1l81:fifo_ram.q_b[3]
q[4] <= altsyncram_1l81:fifo_ram.q_b[4]
q[5] <= altsyncram_1l81:fifo_ram.q_b[5]
q[6] <= altsyncram_1l81:fifo_ram.q_b[6]
q[7] <= altsyncram_1l81:fifo_ram.q_b[7]
q[8] <= altsyncram_1l81:fifo_ram.q_b[8]
q[9] <= altsyncram_1l81:fifo_ram.q_b[9]
q[10] <= altsyncram_1l81:fifo_ram.q_b[10]
q[11] <= altsyncram_1l81:fifo_ram.q_b[11]
q[12] <= altsyncram_1l81:fifo_ram.q_b[12]
q[13] <= altsyncram_1l81:fifo_ram.q_b[13]
q[14] <= altsyncram_1l81:fifo_ram.q_b[14]
q[15] <= altsyncram_1l81:fifo_ram.q_b[15]
rdclk => a_graycounter_o96:rdptr_g1p.clock
rdclk => altsyncram_1l81:fifo_ram.clock1
rdclk => _.IN0
rdclk => dffpipe_kec:rs_brp.clock
rdclk => dffpipe_kec:rs_bwp.clock
rdclk => alt_synch_pipe_rdb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_fgc:wrptr_g1p.clock
wrclk => a_graycounter_egc:wrptr_gp.clock
wrclk => altsyncram_1l81:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_vd8:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p
aclr => counter7a[9].IN0
aclr => counter7a[8].IN0
aclr => counter7a[7].IN0
aclr => counter7a[6].IN0
aclr => counter7a[5].IN0
aclr => counter7a[4].IN0
aclr => counter7a[3].IN0
aclr => counter7a[2].IN0
aclr => counter7a[1].IN0
aclr => counter7a[0].IN0
aclr => parity5.IN0
aclr => sub_parity6a1.IN0
aclr => sub_parity6a0.IN0
clock => counter7a[9].CLK
clock => counter7a[8].CLK
clock => counter7a[7].CLK
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
clock => sub_parity6a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter7a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter7a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_fgc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp
aclr => counter13a[9].IN0
aclr => counter13a[8].IN0
aclr => counter13a[7].IN0
aclr => counter13a[6].IN0
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clock => counter13a[9].CLK
clock => counter13a[8].CLK
clock => counter13a[7].CLK
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
clock => sub_parity12a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter13a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram
aclr1 => altsyncram_drg1:altsyncram14.aclr1
address_a[0] => altsyncram_drg1:altsyncram14.address_b[0]
address_a[1] => altsyncram_drg1:altsyncram14.address_b[1]
address_a[2] => altsyncram_drg1:altsyncram14.address_b[2]
address_a[3] => altsyncram_drg1:altsyncram14.address_b[3]
address_a[4] => altsyncram_drg1:altsyncram14.address_b[4]
address_a[5] => altsyncram_drg1:altsyncram14.address_b[5]
address_a[6] => altsyncram_drg1:altsyncram14.address_b[6]
address_a[7] => altsyncram_drg1:altsyncram14.address_b[7]
address_a[8] => altsyncram_drg1:altsyncram14.address_b[8]
address_b[0] => altsyncram_drg1:altsyncram14.address_a[0]
address_b[1] => altsyncram_drg1:altsyncram14.address_a[1]
address_b[2] => altsyncram_drg1:altsyncram14.address_a[2]
address_b[3] => altsyncram_drg1:altsyncram14.address_a[3]
address_b[4] => altsyncram_drg1:altsyncram14.address_a[4]
address_b[5] => altsyncram_drg1:altsyncram14.address_a[5]
address_b[6] => altsyncram_drg1:altsyncram14.address_a[6]
address_b[7] => altsyncram_drg1:altsyncram14.address_a[7]
address_b[8] => altsyncram_drg1:altsyncram14.address_a[8]
addressstall_b => altsyncram_drg1:altsyncram14.addressstall_a
clock0 => altsyncram_drg1:altsyncram14.clock1
clock1 => altsyncram_drg1:altsyncram14.clock0
clocken1 => altsyncram_drg1:altsyncram14.clocken0
data_a[0] => altsyncram_drg1:altsyncram14.data_b[0]
data_a[1] => altsyncram_drg1:altsyncram14.data_b[1]
data_a[2] => altsyncram_drg1:altsyncram14.data_b[2]
data_a[3] => altsyncram_drg1:altsyncram14.data_b[3]
data_a[4] => altsyncram_drg1:altsyncram14.data_b[4]
data_a[5] => altsyncram_drg1:altsyncram14.data_b[5]
data_a[6] => altsyncram_drg1:altsyncram14.data_b[6]
data_a[7] => altsyncram_drg1:altsyncram14.data_b[7]
data_a[8] => altsyncram_drg1:altsyncram14.data_b[8]
data_a[9] => altsyncram_drg1:altsyncram14.data_b[9]
data_a[10] => altsyncram_drg1:altsyncram14.data_b[10]
data_a[11] => altsyncram_drg1:altsyncram14.data_b[11]
data_a[12] => altsyncram_drg1:altsyncram14.data_b[12]
data_a[13] => altsyncram_drg1:altsyncram14.data_b[13]
data_a[14] => altsyncram_drg1:altsyncram14.data_b[14]
data_a[15] => altsyncram_drg1:altsyncram14.data_b[15]
q_b[0] <= altsyncram_drg1:altsyncram14.q_a[0]
q_b[1] <= altsyncram_drg1:altsyncram14.q_a[1]
q_b[2] <= altsyncram_drg1:altsyncram14.q_a[2]
q_b[3] <= altsyncram_drg1:altsyncram14.q_a[3]
q_b[4] <= altsyncram_drg1:altsyncram14.q_a[4]
q_b[5] <= altsyncram_drg1:altsyncram14.q_a[5]
q_b[6] <= altsyncram_drg1:altsyncram14.q_a[6]
q_b[7] <= altsyncram_drg1:altsyncram14.q_a[7]
q_b[8] <= altsyncram_drg1:altsyncram14.q_a[8]
q_b[9] <= altsyncram_drg1:altsyncram14.q_a[9]
q_b[10] <= altsyncram_drg1:altsyncram14.q_a[10]
q_b[11] <= altsyncram_drg1:altsyncram14.q_a[11]
q_b[12] <= altsyncram_drg1:altsyncram14.q_a[12]
q_b[13] <= altsyncram_drg1:altsyncram14.q_a[13]
q_b[14] <= altsyncram_drg1:altsyncram14.q_a[14]
q_b[15] <= altsyncram_drg1:altsyncram14.q_a[15]
wren_a => altsyncram_drg1:altsyncram14.clocken1
wren_a => altsyncram_drg1:altsyncram14.wren_b


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14
aclr1 => ram_block15a0.CLR1
aclr1 => ram_block15a1.CLR1
aclr1 => ram_block15a2.CLR1
aclr1 => ram_block15a3.CLR1
aclr1 => ram_block15a4.CLR1
aclr1 => ram_block15a5.CLR1
aclr1 => ram_block15a6.CLR1
aclr1 => ram_block15a7.CLR1
aclr1 => ram_block15a8.CLR1
aclr1 => ram_block15a9.CLR1
aclr1 => ram_block15a10.CLR1
aclr1 => ram_block15a11.CLR1
aclr1 => ram_block15a12.CLR1
aclr1 => ram_block15a13.CLR1
aclr1 => ram_block15a14.CLR1
aclr1 => ram_block15a15.CLR1
address_a[0] => ram_block15a0.PORTAADDR
address_a[0] => ram_block15a1.PORTAADDR
address_a[0] => ram_block15a2.PORTAADDR
address_a[0] => ram_block15a3.PORTAADDR
address_a[0] => ram_block15a4.PORTAADDR
address_a[0] => ram_block15a5.PORTAADDR
address_a[0] => ram_block15a6.PORTAADDR
address_a[0] => ram_block15a7.PORTAADDR
address_a[0] => ram_block15a8.PORTAADDR
address_a[0] => ram_block15a9.PORTAADDR
address_a[0] => ram_block15a10.PORTAADDR
address_a[0] => ram_block15a11.PORTAADDR
address_a[0] => ram_block15a12.PORTAADDR
address_a[0] => ram_block15a13.PORTAADDR
address_a[0] => ram_block15a14.PORTAADDR
address_a[0] => ram_block15a15.PORTAADDR
address_a[1] => ram_block15a0.PORTAADDR1
address_a[1] => ram_block15a1.PORTAADDR1
address_a[1] => ram_block15a2.PORTAADDR1
address_a[1] => ram_block15a3.PORTAADDR1
address_a[1] => ram_block15a4.PORTAADDR1
address_a[1] => ram_block15a5.PORTAADDR1
address_a[1] => ram_block15a6.PORTAADDR1
address_a[1] => ram_block15a7.PORTAADDR1
address_a[1] => ram_block15a8.PORTAADDR1
address_a[1] => ram_block15a9.PORTAADDR1
address_a[1] => ram_block15a10.PORTAADDR1
address_a[1] => ram_block15a11.PORTAADDR1
address_a[1] => ram_block15a12.PORTAADDR1
address_a[1] => ram_block15a13.PORTAADDR1
address_a[1] => ram_block15a14.PORTAADDR1
address_a[1] => ram_block15a15.PORTAADDR1
address_a[2] => ram_block15a0.PORTAADDR2
address_a[2] => ram_block15a1.PORTAADDR2
address_a[2] => ram_block15a2.PORTAADDR2
address_a[2] => ram_block15a3.PORTAADDR2
address_a[2] => ram_block15a4.PORTAADDR2
address_a[2] => ram_block15a5.PORTAADDR2
address_a[2] => ram_block15a6.PORTAADDR2
address_a[2] => ram_block15a7.PORTAADDR2
address_a[2] => ram_block15a8.PORTAADDR2
address_a[2] => ram_block15a9.PORTAADDR2
address_a[2] => ram_block15a10.PORTAADDR2
address_a[2] => ram_block15a11.PORTAADDR2
address_a[2] => ram_block15a12.PORTAADDR2
address_a[2] => ram_block15a13.PORTAADDR2
address_a[2] => ram_block15a14.PORTAADDR2
address_a[2] => ram_block15a15.PORTAADDR2
address_a[3] => ram_block15a0.PORTAADDR3
address_a[3] => ram_block15a1.PORTAADDR3
address_a[3] => ram_block15a2.PORTAADDR3
address_a[3] => ram_block15a3.PORTAADDR3
address_a[3] => ram_block15a4.PORTAADDR3
address_a[3] => ram_block15a5.PORTAADDR3
address_a[3] => ram_block15a6.PORTAADDR3
address_a[3] => ram_block15a7.PORTAADDR3
address_a[3] => ram_block15a8.PORTAADDR3
address_a[3] => ram_block15a9.PORTAADDR3
address_a[3] => ram_block15a10.PORTAADDR3
address_a[3] => ram_block15a11.PORTAADDR3
address_a[3] => ram_block15a12.PORTAADDR3
address_a[3] => ram_block15a13.PORTAADDR3
address_a[3] => ram_block15a14.PORTAADDR3
address_a[3] => ram_block15a15.PORTAADDR3
address_a[4] => ram_block15a0.PORTAADDR4
address_a[4] => ram_block15a1.PORTAADDR4
address_a[4] => ram_block15a2.PORTAADDR4
address_a[4] => ram_block15a3.PORTAADDR4
address_a[4] => ram_block15a4.PORTAADDR4
address_a[4] => ram_block15a5.PORTAADDR4
address_a[4] => ram_block15a6.PORTAADDR4
address_a[4] => ram_block15a7.PORTAADDR4
address_a[4] => ram_block15a8.PORTAADDR4
address_a[4] => ram_block15a9.PORTAADDR4
address_a[4] => ram_block15a10.PORTAADDR4
address_a[4] => ram_block15a11.PORTAADDR4
address_a[4] => ram_block15a12.PORTAADDR4
address_a[4] => ram_block15a13.PORTAADDR4
address_a[4] => ram_block15a14.PORTAADDR4
address_a[4] => ram_block15a15.PORTAADDR4
address_a[5] => ram_block15a0.PORTAADDR5
address_a[5] => ram_block15a1.PORTAADDR5
address_a[5] => ram_block15a2.PORTAADDR5
address_a[5] => ram_block15a3.PORTAADDR5
address_a[5] => ram_block15a4.PORTAADDR5
address_a[5] => ram_block15a5.PORTAADDR5
address_a[5] => ram_block15a6.PORTAADDR5
address_a[5] => ram_block15a7.PORTAADDR5
address_a[5] => ram_block15a8.PORTAADDR5
address_a[5] => ram_block15a9.PORTAADDR5
address_a[5] => ram_block15a10.PORTAADDR5
address_a[5] => ram_block15a11.PORTAADDR5
address_a[5] => ram_block15a12.PORTAADDR5
address_a[5] => ram_block15a13.PORTAADDR5
address_a[5] => ram_block15a14.PORTAADDR5
address_a[5] => ram_block15a15.PORTAADDR5
address_a[6] => ram_block15a0.PORTAADDR6
address_a[6] => ram_block15a1.PORTAADDR6
address_a[6] => ram_block15a2.PORTAADDR6
address_a[6] => ram_block15a3.PORTAADDR6
address_a[6] => ram_block15a4.PORTAADDR6
address_a[6] => ram_block15a5.PORTAADDR6
address_a[6] => ram_block15a6.PORTAADDR6
address_a[6] => ram_block15a7.PORTAADDR6
address_a[6] => ram_block15a8.PORTAADDR6
address_a[6] => ram_block15a9.PORTAADDR6
address_a[6] => ram_block15a10.PORTAADDR6
address_a[6] => ram_block15a11.PORTAADDR6
address_a[6] => ram_block15a12.PORTAADDR6
address_a[6] => ram_block15a13.PORTAADDR6
address_a[6] => ram_block15a14.PORTAADDR6
address_a[6] => ram_block15a15.PORTAADDR6
address_a[7] => ram_block15a0.PORTAADDR7
address_a[7] => ram_block15a1.PORTAADDR7
address_a[7] => ram_block15a2.PORTAADDR7
address_a[7] => ram_block15a3.PORTAADDR7
address_a[7] => ram_block15a4.PORTAADDR7
address_a[7] => ram_block15a5.PORTAADDR7
address_a[7] => ram_block15a6.PORTAADDR7
address_a[7] => ram_block15a7.PORTAADDR7
address_a[7] => ram_block15a8.PORTAADDR7
address_a[7] => ram_block15a9.PORTAADDR7
address_a[7] => ram_block15a10.PORTAADDR7
address_a[7] => ram_block15a11.PORTAADDR7
address_a[7] => ram_block15a12.PORTAADDR7
address_a[7] => ram_block15a13.PORTAADDR7
address_a[7] => ram_block15a14.PORTAADDR7
address_a[7] => ram_block15a15.PORTAADDR7
address_a[8] => ram_block15a0.PORTAADDR8
address_a[8] => ram_block15a1.PORTAADDR8
address_a[8] => ram_block15a2.PORTAADDR8
address_a[8] => ram_block15a3.PORTAADDR8
address_a[8] => ram_block15a4.PORTAADDR8
address_a[8] => ram_block15a5.PORTAADDR8
address_a[8] => ram_block15a6.PORTAADDR8
address_a[8] => ram_block15a7.PORTAADDR8
address_a[8] => ram_block15a8.PORTAADDR8
address_a[8] => ram_block15a9.PORTAADDR8
address_a[8] => ram_block15a10.PORTAADDR8
address_a[8] => ram_block15a11.PORTAADDR8
address_a[8] => ram_block15a12.PORTAADDR8
address_a[8] => ram_block15a13.PORTAADDR8
address_a[8] => ram_block15a14.PORTAADDR8
address_a[8] => ram_block15a15.PORTAADDR8
address_b[0] => ram_block15a0.PORTBADDR
address_b[0] => ram_block15a1.PORTBADDR
address_b[0] => ram_block15a2.PORTBADDR
address_b[0] => ram_block15a3.PORTBADDR
address_b[0] => ram_block15a4.PORTBADDR
address_b[0] => ram_block15a5.PORTBADDR
address_b[0] => ram_block15a6.PORTBADDR
address_b[0] => ram_block15a7.PORTBADDR
address_b[0] => ram_block15a8.PORTBADDR
address_b[0] => ram_block15a9.PORTBADDR
address_b[0] => ram_block15a10.PORTBADDR
address_b[0] => ram_block15a11.PORTBADDR
address_b[0] => ram_block15a12.PORTBADDR
address_b[0] => ram_block15a13.PORTBADDR
address_b[0] => ram_block15a14.PORTBADDR
address_b[0] => ram_block15a15.PORTBADDR
address_b[1] => ram_block15a0.PORTBADDR1
address_b[1] => ram_block15a1.PORTBADDR1
address_b[1] => ram_block15a2.PORTBADDR1
address_b[1] => ram_block15a3.PORTBADDR1
address_b[1] => ram_block15a4.PORTBADDR1
address_b[1] => ram_block15a5.PORTBADDR1
address_b[1] => ram_block15a6.PORTBADDR1
address_b[1] => ram_block15a7.PORTBADDR1
address_b[1] => ram_block15a8.PORTBADDR1
address_b[1] => ram_block15a9.PORTBADDR1
address_b[1] => ram_block15a10.PORTBADDR1
address_b[1] => ram_block15a11.PORTBADDR1
address_b[1] => ram_block15a12.PORTBADDR1
address_b[1] => ram_block15a13.PORTBADDR1
address_b[1] => ram_block15a14.PORTBADDR1
address_b[1] => ram_block15a15.PORTBADDR1
address_b[2] => ram_block15a0.PORTBADDR2
address_b[2] => ram_block15a1.PORTBADDR2
address_b[2] => ram_block15a2.PORTBADDR2
address_b[2] => ram_block15a3.PORTBADDR2
address_b[2] => ram_block15a4.PORTBADDR2
address_b[2] => ram_block15a5.PORTBADDR2
address_b[2] => ram_block15a6.PORTBADDR2
address_b[2] => ram_block15a7.PORTBADDR2
address_b[2] => ram_block15a8.PORTBADDR2
address_b[2] => ram_block15a9.PORTBADDR2
address_b[2] => ram_block15a10.PORTBADDR2
address_b[2] => ram_block15a11.PORTBADDR2
address_b[2] => ram_block15a12.PORTBADDR2
address_b[2] => ram_block15a13.PORTBADDR2
address_b[2] => ram_block15a14.PORTBADDR2
address_b[2] => ram_block15a15.PORTBADDR2
address_b[3] => ram_block15a0.PORTBADDR3
address_b[3] => ram_block15a1.PORTBADDR3
address_b[3] => ram_block15a2.PORTBADDR3
address_b[3] => ram_block15a3.PORTBADDR3
address_b[3] => ram_block15a4.PORTBADDR3
address_b[3] => ram_block15a5.PORTBADDR3
address_b[3] => ram_block15a6.PORTBADDR3
address_b[3] => ram_block15a7.PORTBADDR3
address_b[3] => ram_block15a8.PORTBADDR3
address_b[3] => ram_block15a9.PORTBADDR3
address_b[3] => ram_block15a10.PORTBADDR3
address_b[3] => ram_block15a11.PORTBADDR3
address_b[3] => ram_block15a12.PORTBADDR3
address_b[3] => ram_block15a13.PORTBADDR3
address_b[3] => ram_block15a14.PORTBADDR3
address_b[3] => ram_block15a15.PORTBADDR3
address_b[4] => ram_block15a0.PORTBADDR4
address_b[4] => ram_block15a1.PORTBADDR4
address_b[4] => ram_block15a2.PORTBADDR4
address_b[4] => ram_block15a3.PORTBADDR4
address_b[4] => ram_block15a4.PORTBADDR4
address_b[4] => ram_block15a5.PORTBADDR4
address_b[4] => ram_block15a6.PORTBADDR4
address_b[4] => ram_block15a7.PORTBADDR4
address_b[4] => ram_block15a8.PORTBADDR4
address_b[4] => ram_block15a9.PORTBADDR4
address_b[4] => ram_block15a10.PORTBADDR4
address_b[4] => ram_block15a11.PORTBADDR4
address_b[4] => ram_block15a12.PORTBADDR4
address_b[4] => ram_block15a13.PORTBADDR4
address_b[4] => ram_block15a14.PORTBADDR4
address_b[4] => ram_block15a15.PORTBADDR4
address_b[5] => ram_block15a0.PORTBADDR5
address_b[5] => ram_block15a1.PORTBADDR5
address_b[5] => ram_block15a2.PORTBADDR5
address_b[5] => ram_block15a3.PORTBADDR5
address_b[5] => ram_block15a4.PORTBADDR5
address_b[5] => ram_block15a5.PORTBADDR5
address_b[5] => ram_block15a6.PORTBADDR5
address_b[5] => ram_block15a7.PORTBADDR5
address_b[5] => ram_block15a8.PORTBADDR5
address_b[5] => ram_block15a9.PORTBADDR5
address_b[5] => ram_block15a10.PORTBADDR5
address_b[5] => ram_block15a11.PORTBADDR5
address_b[5] => ram_block15a12.PORTBADDR5
address_b[5] => ram_block15a13.PORTBADDR5
address_b[5] => ram_block15a14.PORTBADDR5
address_b[5] => ram_block15a15.PORTBADDR5
address_b[6] => ram_block15a0.PORTBADDR6
address_b[6] => ram_block15a1.PORTBADDR6
address_b[6] => ram_block15a2.PORTBADDR6
address_b[6] => ram_block15a3.PORTBADDR6
address_b[6] => ram_block15a4.PORTBADDR6
address_b[6] => ram_block15a5.PORTBADDR6
address_b[6] => ram_block15a6.PORTBADDR6
address_b[6] => ram_block15a7.PORTBADDR6
address_b[6] => ram_block15a8.PORTBADDR6
address_b[6] => ram_block15a9.PORTBADDR6
address_b[6] => ram_block15a10.PORTBADDR6
address_b[6] => ram_block15a11.PORTBADDR6
address_b[6] => ram_block15a12.PORTBADDR6
address_b[6] => ram_block15a13.PORTBADDR6
address_b[6] => ram_block15a14.PORTBADDR6
address_b[6] => ram_block15a15.PORTBADDR6
address_b[7] => ram_block15a0.PORTBADDR7
address_b[7] => ram_block15a1.PORTBADDR7
address_b[7] => ram_block15a2.PORTBADDR7
address_b[7] => ram_block15a3.PORTBADDR7
address_b[7] => ram_block15a4.PORTBADDR7
address_b[7] => ram_block15a5.PORTBADDR7
address_b[7] => ram_block15a6.PORTBADDR7
address_b[7] => ram_block15a7.PORTBADDR7
address_b[7] => ram_block15a8.PORTBADDR7
address_b[7] => ram_block15a9.PORTBADDR7
address_b[7] => ram_block15a10.PORTBADDR7
address_b[7] => ram_block15a11.PORTBADDR7
address_b[7] => ram_block15a12.PORTBADDR7
address_b[7] => ram_block15a13.PORTBADDR7
address_b[7] => ram_block15a14.PORTBADDR7
address_b[7] => ram_block15a15.PORTBADDR7
address_b[8] => ram_block15a0.PORTBADDR8
address_b[8] => ram_block15a1.PORTBADDR8
address_b[8] => ram_block15a2.PORTBADDR8
address_b[8] => ram_block15a3.PORTBADDR8
address_b[8] => ram_block15a4.PORTBADDR8
address_b[8] => ram_block15a5.PORTBADDR8
address_b[8] => ram_block15a6.PORTBADDR8
address_b[8] => ram_block15a7.PORTBADDR8
address_b[8] => ram_block15a8.PORTBADDR8
address_b[8] => ram_block15a9.PORTBADDR8
address_b[8] => ram_block15a10.PORTBADDR8
address_b[8] => ram_block15a11.PORTBADDR8
address_b[8] => ram_block15a12.PORTBADDR8
address_b[8] => ram_block15a13.PORTBADDR8
address_b[8] => ram_block15a14.PORTBADDR8
address_b[8] => ram_block15a15.PORTBADDR8
addressstall_a => ram_block15a0.PORTAADDRSTALL
addressstall_a => ram_block15a1.PORTAADDRSTALL
addressstall_a => ram_block15a2.PORTAADDRSTALL
addressstall_a => ram_block15a3.PORTAADDRSTALL
addressstall_a => ram_block15a4.PORTAADDRSTALL
addressstall_a => ram_block15a5.PORTAADDRSTALL
addressstall_a => ram_block15a6.PORTAADDRSTALL
addressstall_a => ram_block15a7.PORTAADDRSTALL
addressstall_a => ram_block15a8.PORTAADDRSTALL
addressstall_a => ram_block15a9.PORTAADDRSTALL
addressstall_a => ram_block15a10.PORTAADDRSTALL
addressstall_a => ram_block15a11.PORTAADDRSTALL
addressstall_a => ram_block15a12.PORTAADDRSTALL
addressstall_a => ram_block15a13.PORTAADDRSTALL
addressstall_a => ram_block15a14.PORTAADDRSTALL
addressstall_a => ram_block15a15.PORTAADDRSTALL
clock0 => ram_block15a0.CLK0
clock0 => ram_block15a1.CLK0
clock0 => ram_block15a2.CLK0
clock0 => ram_block15a3.CLK0
clock0 => ram_block15a4.CLK0
clock0 => ram_block15a5.CLK0
clock0 => ram_block15a6.CLK0
clock0 => ram_block15a7.CLK0
clock0 => ram_block15a8.CLK0
clock0 => ram_block15a9.CLK0
clock0 => ram_block15a10.CLK0
clock0 => ram_block15a11.CLK0
clock0 => ram_block15a12.CLK0
clock0 => ram_block15a13.CLK0
clock0 => ram_block15a14.CLK0
clock0 => ram_block15a15.CLK0
clock1 => ram_block15a0.CLK1
clock1 => ram_block15a1.CLK1
clock1 => ram_block15a2.CLK1
clock1 => ram_block15a3.CLK1
clock1 => ram_block15a4.CLK1
clock1 => ram_block15a5.CLK1
clock1 => ram_block15a6.CLK1
clock1 => ram_block15a7.CLK1
clock1 => ram_block15a8.CLK1
clock1 => ram_block15a9.CLK1
clock1 => ram_block15a10.CLK1
clock1 => ram_block15a11.CLK1
clock1 => ram_block15a12.CLK1
clock1 => ram_block15a13.CLK1
clock1 => ram_block15a14.CLK1
clock1 => ram_block15a15.CLK1
clocken0 => ram_block15a0.ENA0
clocken0 => ram_block15a1.ENA0
clocken0 => ram_block15a2.ENA0
clocken0 => ram_block15a3.ENA0
clocken0 => ram_block15a4.ENA0
clocken0 => ram_block15a5.ENA0
clocken0 => ram_block15a6.ENA0
clocken0 => ram_block15a7.ENA0
clocken0 => ram_block15a8.ENA0
clocken0 => ram_block15a9.ENA0
clocken0 => ram_block15a10.ENA0
clocken0 => ram_block15a11.ENA0
clocken0 => ram_block15a12.ENA0
clocken0 => ram_block15a13.ENA0
clocken0 => ram_block15a14.ENA0
clocken0 => ram_block15a15.ENA0
clocken1 => ram_block15a0.ENA1
clocken1 => ram_block15a1.ENA1
clocken1 => ram_block15a2.ENA1
clocken1 => ram_block15a3.ENA1
clocken1 => ram_block15a4.ENA1
clocken1 => ram_block15a5.ENA1
clocken1 => ram_block15a6.ENA1
clocken1 => ram_block15a7.ENA1
clocken1 => ram_block15a8.ENA1
clocken1 => ram_block15a9.ENA1
clocken1 => ram_block15a10.ENA1
clocken1 => ram_block15a11.ENA1
clocken1 => ram_block15a12.ENA1
clocken1 => ram_block15a13.ENA1
clocken1 => ram_block15a14.ENA1
clocken1 => ram_block15a15.ENA1
data_a[0] => ram_block15a0.PORTADATAIN
data_a[1] => ram_block15a1.PORTADATAIN
data_a[2] => ram_block15a2.PORTADATAIN
data_a[3] => ram_block15a3.PORTADATAIN
data_a[4] => ram_block15a4.PORTADATAIN
data_a[5] => ram_block15a5.PORTADATAIN
data_a[6] => ram_block15a6.PORTADATAIN
data_a[7] => ram_block15a7.PORTADATAIN
data_a[8] => ram_block15a8.PORTADATAIN
data_a[9] => ram_block15a9.PORTADATAIN
data_a[10] => ram_block15a10.PORTADATAIN
data_a[11] => ram_block15a11.PORTADATAIN
data_a[12] => ram_block15a12.PORTADATAIN
data_a[13] => ram_block15a13.PORTADATAIN
data_a[14] => ram_block15a14.PORTADATAIN
data_a[15] => ram_block15a15.PORTADATAIN
data_b[0] => ram_block15a0.PORTBDATAIN
data_b[1] => ram_block15a1.PORTBDATAIN
data_b[2] => ram_block15a2.PORTBDATAIN
data_b[3] => ram_block15a3.PORTBDATAIN
data_b[4] => ram_block15a4.PORTBDATAIN
data_b[5] => ram_block15a5.PORTBDATAIN
data_b[6] => ram_block15a6.PORTBDATAIN
data_b[7] => ram_block15a7.PORTBDATAIN
data_b[8] => ram_block15a8.PORTBDATAIN
data_b[9] => ram_block15a9.PORTBDATAIN
data_b[10] => ram_block15a10.PORTBDATAIN
data_b[11] => ram_block15a11.PORTBDATAIN
data_b[12] => ram_block15a12.PORTBDATAIN
data_b[13] => ram_block15a13.PORTBDATAIN
data_b[14] => ram_block15a14.PORTBDATAIN
data_b[15] => ram_block15a15.PORTBDATAIN
q_a[0] <= ram_block15a0.PORTADATAOUT
q_a[1] <= ram_block15a1.PORTADATAOUT
q_a[2] <= ram_block15a2.PORTADATAOUT
q_a[3] <= ram_block15a3.PORTADATAOUT
q_a[4] <= ram_block15a4.PORTADATAOUT
q_a[5] <= ram_block15a5.PORTADATAOUT
q_a[6] <= ram_block15a6.PORTADATAOUT
q_a[7] <= ram_block15a7.PORTADATAOUT
q_a[8] <= ram_block15a8.PORTADATAOUT
q_a[9] <= ram_block15a9.PORTADATAOUT
q_a[10] <= ram_block15a10.PORTADATAOUT
q_a[11] <= ram_block15a11.PORTADATAOUT
q_a[12] <= ram_block15a12.PORTADATAOUT
q_a[13] <= ram_block15a13.PORTADATAOUT
q_a[14] <= ram_block15a14.PORTADATAOUT
q_a[15] <= ram_block15a15.PORTADATAOUT
q_b[0] <= ram_block15a0.PORTBDATAOUT
q_b[1] <= ram_block15a1.PORTBDATAOUT
q_b[2] <= ram_block15a2.PORTBDATAOUT
q_b[3] <= ram_block15a3.PORTBDATAOUT
q_b[4] <= ram_block15a4.PORTBDATAOUT
q_b[5] <= ram_block15a5.PORTBDATAOUT
q_b[6] <= ram_block15a6.PORTBDATAOUT
q_b[7] <= ram_block15a7.PORTBDATAOUT
q_b[8] <= ram_block15a8.PORTBDATAOUT
q_b[9] <= ram_block15a9.PORTBDATAOUT
q_b[10] <= ram_block15a10.PORTBDATAOUT
q_b[11] <= ram_block15a11.PORTBDATAOUT
q_b[12] <= ram_block15a12.PORTBDATAOUT
q_b[13] <= ram_block15a13.PORTBDATAOUT
q_b[14] <= ram_block15a14.PORTBDATAOUT
q_b[15] <= ram_block15a15.PORTBDATAOUT
wren_a => ram_block15a0.PORTAWE
wren_a => ram_block15a1.PORTAWE
wren_a => ram_block15a2.PORTAWE
wren_a => ram_block15a3.PORTAWE
wren_a => ram_block15a4.PORTAWE
wren_a => ram_block15a5.PORTAWE
wren_a => ram_block15a6.PORTAWE
wren_a => ram_block15a7.PORTAWE
wren_a => ram_block15a8.PORTAWE
wren_a => ram_block15a9.PORTAWE
wren_a => ram_block15a10.PORTAWE
wren_a => ram_block15a11.PORTAWE
wren_a => ram_block15a12.PORTAWE
wren_a => ram_block15a13.PORTAWE
wren_a => ram_block15a14.PORTAWE
wren_a => ram_block15a15.PORTAWE
wren_b => ram_block15a0.PORTBRE
wren_b => ram_block15a1.PORTBRE
wren_b => ram_block15a2.PORTBRE
wren_b => ram_block15a3.PORTBRE
wren_b => ram_block15a4.PORTBRE
wren_b => ram_block15a5.PORTBRE
wren_b => ram_block15a6.PORTBRE
wren_b => ram_block15a7.PORTBRE
wren_b => ram_block15a8.PORTBRE
wren_b => ram_block15a9.PORTBRE
wren_b => ram_block15a10.PORTBRE
wren_b => ram_block15a11.PORTBRE
wren_b => ram_block15a12.PORTBRE
wren_b => ram_block15a13.PORTBRE
wren_b => ram_block15a14.PORTBRE
wren_b => ram_block15a15.PORTBRE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr
clock => dffe16a[0].CLK
clrn => dffe16a[0].ACLR
d[0] => dffe16a[0].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
clock => dffpipe_pe9:dffpipe18.clock
clrn => dffpipe_pe9:dffpipe18.clrn
d[0] => dffpipe_pe9:dffpipe18.d[0]
d[1] => dffpipe_pe9:dffpipe18.d[1]
d[2] => dffpipe_pe9:dffpipe18.d[2]
d[3] => dffpipe_pe9:dffpipe18.d[3]
d[4] => dffpipe_pe9:dffpipe18.d[4]
d[5] => dffpipe_pe9:dffpipe18.d[5]
d[6] => dffpipe_pe9:dffpipe18.d[6]
d[7] => dffpipe_pe9:dffpipe18.d[7]
d[8] => dffpipe_pe9:dffpipe18.d[8]
d[9] => dffpipe_pe9:dffpipe18.d[9]
q[0] <= dffpipe_pe9:dffpipe18.q[0]
q[1] <= dffpipe_pe9:dffpipe18.q[1]
q[2] <= dffpipe_pe9:dffpipe18.q[2]
q[3] <= dffpipe_pe9:dffpipe18.q[3]
q[4] <= dffpipe_pe9:dffpipe18.q[4]
q[5] <= dffpipe_pe9:dffpipe18.q[5]
q[6] <= dffpipe_pe9:dffpipe18.q[6]
q[7] <= dffpipe_pe9:dffpipe18.q[7]
q[8] <= dffpipe_pe9:dffpipe18.q[8]
q[9] <= dffpipe_pe9:dffpipe18.q[9]


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18
clock => dffe19a[9].CLK
clock => dffe19a[8].CLK
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
clock => dffe20a[9].CLK
clock => dffe20a[8].CLK
clock => dffe20a[7].CLK
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clrn => dffe19a[9].ACLR
clrn => dffe19a[8].ACLR
clrn => dffe19a[7].ACLR
clrn => dffe19a[6].ACLR
clrn => dffe19a[5].ACLR
clrn => dffe19a[4].ACLR
clrn => dffe19a[3].ACLR
clrn => dffe19a[2].ACLR
clrn => dffe19a[1].ACLR
clrn => dffe19a[0].ACLR
clrn => dffe20a[9].ACLR
clrn => dffe20a[8].ACLR
clrn => dffe20a[7].ACLR
clrn => dffe20a[6].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
d[0] => dffe19a[0].IN0
d[1] => dffe19a[1].IN0
d[2] => dffe19a[2].IN0
d[3] => dffe19a[3].IN0
d[4] => dffe19a[4].IN0
d[5] => dffe19a[5].IN0
d[6] => dffe19a[6].IN0
d[7] => dffe19a[7].IN0
d[8] => dffe19a[8].IN0
d[9] => dffe19a[9].IN0
q[0] <= dffe20a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe20a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe20a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe20a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe20a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe20a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe20a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe20a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe20a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe20a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe21a[9].CLK
clock => dffe21a[8].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe21a[9].ACLR
clrn => dffe21a[8].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe21a[0].IN0
d[1] => dffe21a[1].IN0
d[2] => dffe21a[2].IN0
d[3] => dffe21a[3].IN0
d[4] => dffe21a[4].IN0
d[5] => dffe21a[5].IN0
d[6] => dffe21a[6].IN0
d[7] => dffe21a[7].IN0
d[8] => dffe21a[8].IN0
d[9] => dffe21a[9].IN0
q[0] <= dffe21a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe21a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe21a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe21a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe21a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe21a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe21a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe21a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe21a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe21a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe21a[9].CLK
clock => dffe21a[8].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe21a[9].ACLR
clrn => dffe21a[8].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe21a[0].IN0
d[1] => dffe21a[1].IN0
d[2] => dffe21a[2].IN0
d[3] => dffe21a[3].IN0
d[4] => dffe21a[4].IN0
d[5] => dffe21a[5].IN0
d[6] => dffe21a[6].IN0
d[7] => dffe21a[7].IN0
d[8] => dffe21a[8].IN0
d[9] => dffe21a[9].IN0
q[0] <= dffe21a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe21a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe21a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe21a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe21a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe21a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe21a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe21a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe21a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe21a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
clock => dffpipe_qe9:dffpipe22.clock
clrn => dffpipe_qe9:dffpipe22.clrn
d[0] => dffpipe_qe9:dffpipe22.d[0]
d[1] => dffpipe_qe9:dffpipe22.d[1]
d[2] => dffpipe_qe9:dffpipe22.d[2]
d[3] => dffpipe_qe9:dffpipe22.d[3]
d[4] => dffpipe_qe9:dffpipe22.d[4]
d[5] => dffpipe_qe9:dffpipe22.d[5]
d[6] => dffpipe_qe9:dffpipe22.d[6]
d[7] => dffpipe_qe9:dffpipe22.d[7]
d[8] => dffpipe_qe9:dffpipe22.d[8]
d[9] => dffpipe_qe9:dffpipe22.d[9]
q[0] <= dffpipe_qe9:dffpipe22.q[0]
q[1] <= dffpipe_qe9:dffpipe22.q[1]
q[2] <= dffpipe_qe9:dffpipe22.q[2]
q[3] <= dffpipe_qe9:dffpipe22.q[3]
q[4] <= dffpipe_qe9:dffpipe22.q[4]
q[5] <= dffpipe_qe9:dffpipe22.q[5]
q[6] <= dffpipe_qe9:dffpipe22.q[6]
q[7] <= dffpipe_qe9:dffpipe22.q[7]
q[8] <= dffpipe_qe9:dffpipe22.q[8]
q[9] <= dffpipe_qe9:dffpipe22.q[9]


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22
clock => dffe23a[9].CLK
clock => dffe23a[8].CLK
clock => dffe23a[7].CLK
clock => dffe23a[6].CLK
clock => dffe23a[5].CLK
clock => dffe23a[4].CLK
clock => dffe23a[3].CLK
clock => dffe23a[2].CLK
clock => dffe23a[1].CLK
clock => dffe23a[0].CLK
clock => dffe24a[9].CLK
clock => dffe24a[8].CLK
clock => dffe24a[7].CLK
clock => dffe24a[6].CLK
clock => dffe24a[5].CLK
clock => dffe24a[4].CLK
clock => dffe24a[3].CLK
clock => dffe24a[2].CLK
clock => dffe24a[1].CLK
clock => dffe24a[0].CLK
clrn => dffe23a[9].ACLR
clrn => dffe23a[8].ACLR
clrn => dffe23a[7].ACLR
clrn => dffe23a[6].ACLR
clrn => dffe23a[5].ACLR
clrn => dffe23a[4].ACLR
clrn => dffe23a[3].ACLR
clrn => dffe23a[2].ACLR
clrn => dffe23a[1].ACLR
clrn => dffe23a[0].ACLR
clrn => dffe24a[9].ACLR
clrn => dffe24a[8].ACLR
clrn => dffe24a[7].ACLR
clrn => dffe24a[6].ACLR
clrn => dffe24a[5].ACLR
clrn => dffe24a[4].ACLR
clrn => dffe24a[3].ACLR
clrn => dffe24a[2].ACLR
clrn => dffe24a[1].ACLR
clrn => dffe24a[0].ACLR
d[0] => dffe23a[0].IN0
d[1] => dffe23a[1].IN0
d[2] => dffe23a[2].IN0
d[3] => dffe23a[3].IN0
d[4] => dffe23a[4].IN0
d[5] => dffe23a[5].IN0
d[6] => dffe23a[6].IN0
d[7] => dffe23a[7].IN0
d[8] => dffe23a[8].IN0
d[9] => dffe23a[9].IN0
q[0] <= dffe24a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe24a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe24a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe24a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe24a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe24a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe24a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe24a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe24a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe24a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE1_D5M|Sdram_Control_4Port:u7|FIFO_AMIR:write_fifo3
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw
rdusedw[10] <= dcfifo:dcfifo_component.rdusedw
rdusedw[11] <= dcfifo:dcfifo_component.rdusedw
rdusedw[12] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw
wrusedw[10] <= dcfifo:dcfifo_component.wrusedw
wrusedw[11] <= dcfifo:dcfifo_component.wrusedw
wrusedw[12] <= dcfifo:dcfifo_component.wrusedw


|DE1_D5M|Sdram_Control_4Port:u7|FIFO_AMIR:write_fifo3|dcfifo:dcfifo_component
data[0] => dcfifo_ojp1:auto_generated.data[0]
data[1] => dcfifo_ojp1:auto_generated.data[1]
data[2] => dcfifo_ojp1:auto_generated.data[2]
data[3] => dcfifo_ojp1:auto_generated.data[3]
data[4] => dcfifo_ojp1:auto_generated.data[4]
data[5] => dcfifo_ojp1:auto_generated.data[5]
data[6] => dcfifo_ojp1:auto_generated.data[6]
data[7] => dcfifo_ojp1:auto_generated.data[7]
data[8] => dcfifo_ojp1:auto_generated.data[8]
data[9] => dcfifo_ojp1:auto_generated.data[9]
data[10] => dcfifo_ojp1:auto_generated.data[10]
data[11] => dcfifo_ojp1:auto_generated.data[11]
data[12] => dcfifo_ojp1:auto_generated.data[12]
data[13] => dcfifo_ojp1:auto_generated.data[13]
data[14] => dcfifo_ojp1:auto_generated.data[14]
data[15] => dcfifo_ojp1:auto_generated.data[15]
q[0] <= dcfifo_ojp1:auto_generated.q[0]
q[1] <= dcfifo_ojp1:auto_generated.q[1]
q[2] <= dcfifo_ojp1:auto_generated.q[2]
q[3] <= dcfifo_ojp1:auto_generated.q[3]
q[4] <= dcfifo_ojp1:auto_generated.q[4]
q[5] <= dcfifo_ojp1:auto_generated.q[5]
q[6] <= dcfifo_ojp1:auto_generated.q[6]
q[7] <= dcfifo_ojp1:auto_generated.q[7]
q[8] <= dcfifo_ojp1:auto_generated.q[8]
q[9] <= dcfifo_ojp1:auto_generated.q[9]
q[10] <= dcfifo_ojp1:auto_generated.q[10]
q[11] <= dcfifo_ojp1:auto_generated.q[11]
q[12] <= dcfifo_ojp1:auto_generated.q[12]
q[13] <= dcfifo_ojp1:auto_generated.q[13]
q[14] <= dcfifo_ojp1:auto_generated.q[14]
q[15] <= dcfifo_ojp1:auto_generated.q[15]
rdclk => dcfifo_ojp1:auto_generated.rdclk
rdreq => dcfifo_ojp1:auto_generated.rdreq
wrclk => dcfifo_ojp1:auto_generated.wrclk
wrreq => dcfifo_ojp1:auto_generated.wrreq
aclr => dcfifo_ojp1:auto_generated.aclr
rdempty <= dcfifo_ojp1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_ojp1:auto_generated.wrfull
rdusedw[0] <= dcfifo_ojp1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_ojp1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_ojp1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_ojp1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_ojp1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_ojp1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_ojp1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_ojp1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_ojp1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_ojp1:auto_generated.rdusedw[9]
rdusedw[10] <= dcfifo_ojp1:auto_generated.rdusedw[10]
rdusedw[11] <= dcfifo_ojp1:auto_generated.rdusedw[11]
rdusedw[12] <= dcfifo_ojp1:auto_generated.rdusedw[12]
wrusedw[0] <= dcfifo_ojp1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_ojp1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_ojp1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_ojp1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_ojp1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_ojp1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_ojp1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_ojp1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_ojp1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_ojp1:auto_generated.wrusedw[9]
wrusedw[10] <= dcfifo_ojp1:auto_generated.wrusedw[10]
wrusedw[11] <= dcfifo_ojp1:auto_generated.wrusedw[11]
wrusedw[12] <= dcfifo_ojp1:auto_generated.wrusedw[12]


|DE1_D5M|Sdram_Control_4Port:u7|FIFO_AMIR:write_fifo3|dcfifo:dcfifo_component|dcfifo_ojp1:auto_generated
aclr => altsyncram_nn81:fifo_ram.aclr1
aclr => rdptr_g[13].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_nn81:fifo_ram.data_a[0]
data[1] => altsyncram_nn81:fifo_ram.data_a[1]
data[2] => altsyncram_nn81:fifo_ram.data_a[2]
data[3] => altsyncram_nn81:fifo_ram.data_a[3]
data[4] => altsyncram_nn81:fifo_ram.data_a[4]
data[5] => altsyncram_nn81:fifo_ram.data_a[5]
data[6] => altsyncram_nn81:fifo_ram.data_a[6]
data[7] => altsyncram_nn81:fifo_ram.data_a[7]
data[8] => altsyncram_nn81:fifo_ram.data_a[8]
data[9] => altsyncram_nn81:fifo_ram.data_a[9]
data[10] => altsyncram_nn81:fifo_ram.data_a[10]
data[11] => altsyncram_nn81:fifo_ram.data_a[11]
data[12] => altsyncram_nn81:fifo_ram.data_a[12]
data[13] => altsyncram_nn81:fifo_ram.data_a[13]
data[14] => altsyncram_nn81:fifo_ram.data_a[14]
data[15] => altsyncram_nn81:fifo_ram.data_a[15]
q[0] <= altsyncram_nn81:fifo_ram.q_b[0]
q[1] <= altsyncram_nn81:fifo_ram.q_b[1]
q[2] <= altsyncram_nn81:fifo_ram.q_b[2]
q[3] <= altsyncram_nn81:fifo_ram.q_b[3]
q[4] <= altsyncram_nn81:fifo_ram.q_b[4]
q[5] <= altsyncram_nn81:fifo_ram.q_b[5]
q[6] <= altsyncram_nn81:fifo_ram.q_b[6]
q[7] <= altsyncram_nn81:fifo_ram.q_b[7]
q[8] <= altsyncram_nn81:fifo_ram.q_b[8]
q[9] <= altsyncram_nn81:fifo_ram.q_b[9]
q[10] <= altsyncram_nn81:fifo_ram.q_b[10]
q[11] <= altsyncram_nn81:fifo_ram.q_b[11]
q[12] <= altsyncram_nn81:fifo_ram.q_b[12]
q[13] <= altsyncram_nn81:fifo_ram.q_b[13]
q[14] <= altsyncram_nn81:fifo_ram.q_b[14]
q[15] <= altsyncram_nn81:fifo_ram.q_b[15]
rdclk => a_graycounter_s96:rdptr_g1p.clock
rdclk => altsyncram_nn81:fifo_ram.clock1
rdclk => dffpipe_ahe:rdaclr.clock
rdclk => dffpipe_oec:rs_brp.clock
rdclk => dffpipe_oec:rs_bwp.clock
rdclk => alt_synch_pipe_udb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[13].CLK
rdclk => rdptr_g[12].CLK
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_jgc:wrptr_g1p.clock
wrclk => a_graycounter_igc:wrptr_gp.clock
wrclk => altsyncram_nn81:fifo_ram.clock0
wrclk => dffpipe_9d9:wraclr.clock
wrclk => dffpipe_se9:ws_brp.clock
wrclk => dffpipe_se9:ws_bwp.clock
wrclk => alt_synch_pipe_2e8:ws_dgrp.clock
wrclk => delayed_wrptr_g[13].CLK
wrclk => delayed_wrptr_g[12].CLK
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrfull <= wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[10] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[11] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[12] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|FIFO_AMIR:write_fifo3|dcfifo:dcfifo_component|dcfifo_ojp1:auto_generated|a_gray2bin_odb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= xor12.DB_MAX_OUTPUT_PORT_TYPE
bin[13] <= gray[13].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN0
gray[12] => xor12.IN1
gray[13] => bin[13].DATAIN
gray[13] => xor12.IN0


|DE1_D5M|Sdram_Control_4Port:u7|FIFO_AMIR:write_fifo3|dcfifo:dcfifo_component|dcfifo_ojp1:auto_generated|a_gray2bin_odb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= xor12.DB_MAX_OUTPUT_PORT_TYPE
bin[13] <= gray[13].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN0
gray[12] => xor12.IN1
gray[13] => bin[13].DATAIN
gray[13] => xor12.IN0


|DE1_D5M|Sdram_Control_4Port:u7|FIFO_AMIR:write_fifo3|dcfifo:dcfifo_component|dcfifo_ojp1:auto_generated|a_gray2bin_odb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= xor12.DB_MAX_OUTPUT_PORT_TYPE
bin[13] <= gray[13].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN0
gray[12] => xor12.IN1
gray[13] => bin[13].DATAIN
gray[13] => xor12.IN0


|DE1_D5M|Sdram_Control_4Port:u7|FIFO_AMIR:write_fifo3|dcfifo:dcfifo_component|dcfifo_ojp1:auto_generated|a_gray2bin_odb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= xor12.DB_MAX_OUTPUT_PORT_TYPE
bin[13] <= gray[13].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN0
gray[12] => xor12.IN1
gray[13] => bin[13].DATAIN
gray[13] => xor12.IN0


|DE1_D5M|Sdram_Control_4Port:u7|FIFO_AMIR:write_fifo3|dcfifo:dcfifo_component|dcfifo_ojp1:auto_generated|a_graycounter_s96:rdptr_g1p
aclr => counter7a[13].IN0
aclr => counter7a[12].IN0
aclr => counter7a[11].IN0
aclr => counter7a[10].IN0
aclr => counter7a[9].IN0
aclr => counter7a[8].IN0
aclr => counter7a[7].IN0
aclr => counter7a[6].IN0
aclr => counter7a[5].IN0
aclr => counter7a[4].IN0
aclr => counter7a[3].IN0
aclr => counter7a[2].IN0
aclr => counter7a[1].IN0
aclr => counter7a[0].IN0
aclr => parity5.IN0
aclr => sub_parity6a1.IN0
aclr => sub_parity6a0.IN0
clock => counter7a[13].CLK
clock => counter7a[12].CLK
clock => counter7a[11].CLK
clock => counter7a[10].CLK
clock => counter7a[9].CLK
clock => counter7a[8].CLK
clock => counter7a[7].CLK
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
clock => sub_parity6a2.CLK
clock => sub_parity6a3.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter7a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter7a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter7a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter7a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter7a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter7a[13].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|FIFO_AMIR:write_fifo3|dcfifo:dcfifo_component|dcfifo_ojp1:auto_generated|a_graycounter_jgc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[3].IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => counter8a11.CLK
clock => counter8a12.CLK
clock => counter8a13.CLK
clock => parity9.CLK
clock => sub_parity10a[3].CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter8a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter8a12.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter8a13.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|FIFO_AMIR:write_fifo3|dcfifo:dcfifo_component|dcfifo_ojp1:auto_generated|a_graycounter_igc:wrptr_gp
aclr => counter13a[13].IN0
aclr => counter13a[12].IN0
aclr => counter13a[11].IN0
aclr => counter13a[10].IN0
aclr => counter13a[9].IN0
aclr => counter13a[8].IN0
aclr => counter13a[7].IN0
aclr => counter13a[6].IN0
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clock => counter13a[13].CLK
clock => counter13a[12].CLK
clock => counter13a[11].CLK
clock => counter13a[10].CLK
clock => counter13a[9].CLK
clock => counter13a[8].CLK
clock => counter13a[7].CLK
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
clock => sub_parity12a2.CLK
clock => sub_parity12a3.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter13a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter13a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter13a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter13a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter13a[13].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|FIFO_AMIR:write_fifo3|dcfifo:dcfifo_component|dcfifo_ojp1:auto_generated|altsyncram_nn81:fifo_ram
aclr1 => altsyncram_3ug1:altsyncram14.aclr1
address_a[0] => altsyncram_3ug1:altsyncram14.address_b[0]
address_a[1] => altsyncram_3ug1:altsyncram14.address_b[1]
address_a[2] => altsyncram_3ug1:altsyncram14.address_b[2]
address_a[3] => altsyncram_3ug1:altsyncram14.address_b[3]
address_a[4] => altsyncram_3ug1:altsyncram14.address_b[4]
address_a[5] => altsyncram_3ug1:altsyncram14.address_b[5]
address_a[6] => altsyncram_3ug1:altsyncram14.address_b[6]
address_a[7] => altsyncram_3ug1:altsyncram14.address_b[7]
address_a[8] => altsyncram_3ug1:altsyncram14.address_b[8]
address_a[9] => altsyncram_3ug1:altsyncram14.address_b[9]
address_a[10] => altsyncram_3ug1:altsyncram14.address_b[10]
address_a[11] => altsyncram_3ug1:altsyncram14.address_b[11]
address_a[12] => altsyncram_3ug1:altsyncram14.address_b[12]
address_b[0] => altsyncram_3ug1:altsyncram14.address_a[0]
address_b[1] => altsyncram_3ug1:altsyncram14.address_a[1]
address_b[2] => altsyncram_3ug1:altsyncram14.address_a[2]
address_b[3] => altsyncram_3ug1:altsyncram14.address_a[3]
address_b[4] => altsyncram_3ug1:altsyncram14.address_a[4]
address_b[5] => altsyncram_3ug1:altsyncram14.address_a[5]
address_b[6] => altsyncram_3ug1:altsyncram14.address_a[6]
address_b[7] => altsyncram_3ug1:altsyncram14.address_a[7]
address_b[8] => altsyncram_3ug1:altsyncram14.address_a[8]
address_b[9] => altsyncram_3ug1:altsyncram14.address_a[9]
address_b[10] => altsyncram_3ug1:altsyncram14.address_a[10]
address_b[11] => altsyncram_3ug1:altsyncram14.address_a[11]
address_b[12] => altsyncram_3ug1:altsyncram14.address_a[12]
addressstall_b => altsyncram_3ug1:altsyncram14.addressstall_a
clock0 => altsyncram_3ug1:altsyncram14.clock1
clock1 => altsyncram_3ug1:altsyncram14.clock0
clocken1 => altsyncram_3ug1:altsyncram14.clocken0
data_a[0] => altsyncram_3ug1:altsyncram14.data_b[0]
data_a[1] => altsyncram_3ug1:altsyncram14.data_b[1]
data_a[2] => altsyncram_3ug1:altsyncram14.data_b[2]
data_a[3] => altsyncram_3ug1:altsyncram14.data_b[3]
data_a[4] => altsyncram_3ug1:altsyncram14.data_b[4]
data_a[5] => altsyncram_3ug1:altsyncram14.data_b[5]
data_a[6] => altsyncram_3ug1:altsyncram14.data_b[6]
data_a[7] => altsyncram_3ug1:altsyncram14.data_b[7]
data_a[8] => altsyncram_3ug1:altsyncram14.data_b[8]
data_a[9] => altsyncram_3ug1:altsyncram14.data_b[9]
data_a[10] => altsyncram_3ug1:altsyncram14.data_b[10]
data_a[11] => altsyncram_3ug1:altsyncram14.data_b[11]
data_a[12] => altsyncram_3ug1:altsyncram14.data_b[12]
data_a[13] => altsyncram_3ug1:altsyncram14.data_b[13]
data_a[14] => altsyncram_3ug1:altsyncram14.data_b[14]
data_a[15] => altsyncram_3ug1:altsyncram14.data_b[15]
q_b[0] <= altsyncram_3ug1:altsyncram14.q_a[0]
q_b[1] <= altsyncram_3ug1:altsyncram14.q_a[1]
q_b[2] <= altsyncram_3ug1:altsyncram14.q_a[2]
q_b[3] <= altsyncram_3ug1:altsyncram14.q_a[3]
q_b[4] <= altsyncram_3ug1:altsyncram14.q_a[4]
q_b[5] <= altsyncram_3ug1:altsyncram14.q_a[5]
q_b[6] <= altsyncram_3ug1:altsyncram14.q_a[6]
q_b[7] <= altsyncram_3ug1:altsyncram14.q_a[7]
q_b[8] <= altsyncram_3ug1:altsyncram14.q_a[8]
q_b[9] <= altsyncram_3ug1:altsyncram14.q_a[9]
q_b[10] <= altsyncram_3ug1:altsyncram14.q_a[10]
q_b[11] <= altsyncram_3ug1:altsyncram14.q_a[11]
q_b[12] <= altsyncram_3ug1:altsyncram14.q_a[12]
q_b[13] <= altsyncram_3ug1:altsyncram14.q_a[13]
q_b[14] <= altsyncram_3ug1:altsyncram14.q_a[14]
q_b[15] <= altsyncram_3ug1:altsyncram14.q_a[15]
wren_a => altsyncram_3ug1:altsyncram14.clocken1
wren_a => altsyncram_3ug1:altsyncram14.wren_b


|DE1_D5M|Sdram_Control_4Port:u7|FIFO_AMIR:write_fifo3|dcfifo:dcfifo_component|dcfifo_ojp1:auto_generated|altsyncram_nn81:fifo_ram|altsyncram_3ug1:altsyncram14
aclr1 => ram_block15a0.CLR1
aclr1 => ram_block15a1.CLR1
aclr1 => ram_block15a2.CLR1
aclr1 => ram_block15a3.CLR1
aclr1 => ram_block15a4.CLR1
aclr1 => ram_block15a5.CLR1
aclr1 => ram_block15a6.CLR1
aclr1 => ram_block15a7.CLR1
aclr1 => ram_block15a8.CLR1
aclr1 => ram_block15a9.CLR1
aclr1 => ram_block15a10.CLR1
aclr1 => ram_block15a11.CLR1
aclr1 => ram_block15a12.CLR1
aclr1 => ram_block15a13.CLR1
aclr1 => ram_block15a14.CLR1
aclr1 => ram_block15a15.CLR1
aclr1 => ram_block15a16.CLR1
aclr1 => ram_block15a17.CLR1
aclr1 => ram_block15a18.CLR1
aclr1 => ram_block15a19.CLR1
aclr1 => ram_block15a20.CLR1
aclr1 => ram_block15a21.CLR1
aclr1 => ram_block15a22.CLR1
aclr1 => ram_block15a23.CLR1
aclr1 => ram_block15a24.CLR1
aclr1 => ram_block15a25.CLR1
aclr1 => ram_block15a26.CLR1
aclr1 => ram_block15a27.CLR1
aclr1 => ram_block15a28.CLR1
aclr1 => ram_block15a29.CLR1
aclr1 => ram_block15a30.CLR1
aclr1 => ram_block15a31.CLR1
address_a[0] => ram_block15a0.PORTAADDR
address_a[0] => ram_block15a1.PORTAADDR
address_a[0] => ram_block15a2.PORTAADDR
address_a[0] => ram_block15a3.PORTAADDR
address_a[0] => ram_block15a4.PORTAADDR
address_a[0] => ram_block15a5.PORTAADDR
address_a[0] => ram_block15a6.PORTAADDR
address_a[0] => ram_block15a7.PORTAADDR
address_a[0] => ram_block15a8.PORTAADDR
address_a[0] => ram_block15a9.PORTAADDR
address_a[0] => ram_block15a10.PORTAADDR
address_a[0] => ram_block15a11.PORTAADDR
address_a[0] => ram_block15a12.PORTAADDR
address_a[0] => ram_block15a13.PORTAADDR
address_a[0] => ram_block15a14.PORTAADDR
address_a[0] => ram_block15a15.PORTAADDR
address_a[0] => ram_block15a16.PORTAADDR
address_a[0] => ram_block15a17.PORTAADDR
address_a[0] => ram_block15a18.PORTAADDR
address_a[0] => ram_block15a19.PORTAADDR
address_a[0] => ram_block15a20.PORTAADDR
address_a[0] => ram_block15a21.PORTAADDR
address_a[0] => ram_block15a22.PORTAADDR
address_a[0] => ram_block15a23.PORTAADDR
address_a[0] => ram_block15a24.PORTAADDR
address_a[0] => ram_block15a25.PORTAADDR
address_a[0] => ram_block15a26.PORTAADDR
address_a[0] => ram_block15a27.PORTAADDR
address_a[0] => ram_block15a28.PORTAADDR
address_a[0] => ram_block15a29.PORTAADDR
address_a[0] => ram_block15a30.PORTAADDR
address_a[0] => ram_block15a31.PORTAADDR
address_a[1] => ram_block15a0.PORTAADDR1
address_a[1] => ram_block15a1.PORTAADDR1
address_a[1] => ram_block15a2.PORTAADDR1
address_a[1] => ram_block15a3.PORTAADDR1
address_a[1] => ram_block15a4.PORTAADDR1
address_a[1] => ram_block15a5.PORTAADDR1
address_a[1] => ram_block15a6.PORTAADDR1
address_a[1] => ram_block15a7.PORTAADDR1
address_a[1] => ram_block15a8.PORTAADDR1
address_a[1] => ram_block15a9.PORTAADDR1
address_a[1] => ram_block15a10.PORTAADDR1
address_a[1] => ram_block15a11.PORTAADDR1
address_a[1] => ram_block15a12.PORTAADDR1
address_a[1] => ram_block15a13.PORTAADDR1
address_a[1] => ram_block15a14.PORTAADDR1
address_a[1] => ram_block15a15.PORTAADDR1
address_a[1] => ram_block15a16.PORTAADDR1
address_a[1] => ram_block15a17.PORTAADDR1
address_a[1] => ram_block15a18.PORTAADDR1
address_a[1] => ram_block15a19.PORTAADDR1
address_a[1] => ram_block15a20.PORTAADDR1
address_a[1] => ram_block15a21.PORTAADDR1
address_a[1] => ram_block15a22.PORTAADDR1
address_a[1] => ram_block15a23.PORTAADDR1
address_a[1] => ram_block15a24.PORTAADDR1
address_a[1] => ram_block15a25.PORTAADDR1
address_a[1] => ram_block15a26.PORTAADDR1
address_a[1] => ram_block15a27.PORTAADDR1
address_a[1] => ram_block15a28.PORTAADDR1
address_a[1] => ram_block15a29.PORTAADDR1
address_a[1] => ram_block15a30.PORTAADDR1
address_a[1] => ram_block15a31.PORTAADDR1
address_a[2] => ram_block15a0.PORTAADDR2
address_a[2] => ram_block15a1.PORTAADDR2
address_a[2] => ram_block15a2.PORTAADDR2
address_a[2] => ram_block15a3.PORTAADDR2
address_a[2] => ram_block15a4.PORTAADDR2
address_a[2] => ram_block15a5.PORTAADDR2
address_a[2] => ram_block15a6.PORTAADDR2
address_a[2] => ram_block15a7.PORTAADDR2
address_a[2] => ram_block15a8.PORTAADDR2
address_a[2] => ram_block15a9.PORTAADDR2
address_a[2] => ram_block15a10.PORTAADDR2
address_a[2] => ram_block15a11.PORTAADDR2
address_a[2] => ram_block15a12.PORTAADDR2
address_a[2] => ram_block15a13.PORTAADDR2
address_a[2] => ram_block15a14.PORTAADDR2
address_a[2] => ram_block15a15.PORTAADDR2
address_a[2] => ram_block15a16.PORTAADDR2
address_a[2] => ram_block15a17.PORTAADDR2
address_a[2] => ram_block15a18.PORTAADDR2
address_a[2] => ram_block15a19.PORTAADDR2
address_a[2] => ram_block15a20.PORTAADDR2
address_a[2] => ram_block15a21.PORTAADDR2
address_a[2] => ram_block15a22.PORTAADDR2
address_a[2] => ram_block15a23.PORTAADDR2
address_a[2] => ram_block15a24.PORTAADDR2
address_a[2] => ram_block15a25.PORTAADDR2
address_a[2] => ram_block15a26.PORTAADDR2
address_a[2] => ram_block15a27.PORTAADDR2
address_a[2] => ram_block15a28.PORTAADDR2
address_a[2] => ram_block15a29.PORTAADDR2
address_a[2] => ram_block15a30.PORTAADDR2
address_a[2] => ram_block15a31.PORTAADDR2
address_a[3] => ram_block15a0.PORTAADDR3
address_a[3] => ram_block15a1.PORTAADDR3
address_a[3] => ram_block15a2.PORTAADDR3
address_a[3] => ram_block15a3.PORTAADDR3
address_a[3] => ram_block15a4.PORTAADDR3
address_a[3] => ram_block15a5.PORTAADDR3
address_a[3] => ram_block15a6.PORTAADDR3
address_a[3] => ram_block15a7.PORTAADDR3
address_a[3] => ram_block15a8.PORTAADDR3
address_a[3] => ram_block15a9.PORTAADDR3
address_a[3] => ram_block15a10.PORTAADDR3
address_a[3] => ram_block15a11.PORTAADDR3
address_a[3] => ram_block15a12.PORTAADDR3
address_a[3] => ram_block15a13.PORTAADDR3
address_a[3] => ram_block15a14.PORTAADDR3
address_a[3] => ram_block15a15.PORTAADDR3
address_a[3] => ram_block15a16.PORTAADDR3
address_a[3] => ram_block15a17.PORTAADDR3
address_a[3] => ram_block15a18.PORTAADDR3
address_a[3] => ram_block15a19.PORTAADDR3
address_a[3] => ram_block15a20.PORTAADDR3
address_a[3] => ram_block15a21.PORTAADDR3
address_a[3] => ram_block15a22.PORTAADDR3
address_a[3] => ram_block15a23.PORTAADDR3
address_a[3] => ram_block15a24.PORTAADDR3
address_a[3] => ram_block15a25.PORTAADDR3
address_a[3] => ram_block15a26.PORTAADDR3
address_a[3] => ram_block15a27.PORTAADDR3
address_a[3] => ram_block15a28.PORTAADDR3
address_a[3] => ram_block15a29.PORTAADDR3
address_a[3] => ram_block15a30.PORTAADDR3
address_a[3] => ram_block15a31.PORTAADDR3
address_a[4] => ram_block15a0.PORTAADDR4
address_a[4] => ram_block15a1.PORTAADDR4
address_a[4] => ram_block15a2.PORTAADDR4
address_a[4] => ram_block15a3.PORTAADDR4
address_a[4] => ram_block15a4.PORTAADDR4
address_a[4] => ram_block15a5.PORTAADDR4
address_a[4] => ram_block15a6.PORTAADDR4
address_a[4] => ram_block15a7.PORTAADDR4
address_a[4] => ram_block15a8.PORTAADDR4
address_a[4] => ram_block15a9.PORTAADDR4
address_a[4] => ram_block15a10.PORTAADDR4
address_a[4] => ram_block15a11.PORTAADDR4
address_a[4] => ram_block15a12.PORTAADDR4
address_a[4] => ram_block15a13.PORTAADDR4
address_a[4] => ram_block15a14.PORTAADDR4
address_a[4] => ram_block15a15.PORTAADDR4
address_a[4] => ram_block15a16.PORTAADDR4
address_a[4] => ram_block15a17.PORTAADDR4
address_a[4] => ram_block15a18.PORTAADDR4
address_a[4] => ram_block15a19.PORTAADDR4
address_a[4] => ram_block15a20.PORTAADDR4
address_a[4] => ram_block15a21.PORTAADDR4
address_a[4] => ram_block15a22.PORTAADDR4
address_a[4] => ram_block15a23.PORTAADDR4
address_a[4] => ram_block15a24.PORTAADDR4
address_a[4] => ram_block15a25.PORTAADDR4
address_a[4] => ram_block15a26.PORTAADDR4
address_a[4] => ram_block15a27.PORTAADDR4
address_a[4] => ram_block15a28.PORTAADDR4
address_a[4] => ram_block15a29.PORTAADDR4
address_a[4] => ram_block15a30.PORTAADDR4
address_a[4] => ram_block15a31.PORTAADDR4
address_a[5] => ram_block15a0.PORTAADDR5
address_a[5] => ram_block15a1.PORTAADDR5
address_a[5] => ram_block15a2.PORTAADDR5
address_a[5] => ram_block15a3.PORTAADDR5
address_a[5] => ram_block15a4.PORTAADDR5
address_a[5] => ram_block15a5.PORTAADDR5
address_a[5] => ram_block15a6.PORTAADDR5
address_a[5] => ram_block15a7.PORTAADDR5
address_a[5] => ram_block15a8.PORTAADDR5
address_a[5] => ram_block15a9.PORTAADDR5
address_a[5] => ram_block15a10.PORTAADDR5
address_a[5] => ram_block15a11.PORTAADDR5
address_a[5] => ram_block15a12.PORTAADDR5
address_a[5] => ram_block15a13.PORTAADDR5
address_a[5] => ram_block15a14.PORTAADDR5
address_a[5] => ram_block15a15.PORTAADDR5
address_a[5] => ram_block15a16.PORTAADDR5
address_a[5] => ram_block15a17.PORTAADDR5
address_a[5] => ram_block15a18.PORTAADDR5
address_a[5] => ram_block15a19.PORTAADDR5
address_a[5] => ram_block15a20.PORTAADDR5
address_a[5] => ram_block15a21.PORTAADDR5
address_a[5] => ram_block15a22.PORTAADDR5
address_a[5] => ram_block15a23.PORTAADDR5
address_a[5] => ram_block15a24.PORTAADDR5
address_a[5] => ram_block15a25.PORTAADDR5
address_a[5] => ram_block15a26.PORTAADDR5
address_a[5] => ram_block15a27.PORTAADDR5
address_a[5] => ram_block15a28.PORTAADDR5
address_a[5] => ram_block15a29.PORTAADDR5
address_a[5] => ram_block15a30.PORTAADDR5
address_a[5] => ram_block15a31.PORTAADDR5
address_a[6] => ram_block15a0.PORTAADDR6
address_a[6] => ram_block15a1.PORTAADDR6
address_a[6] => ram_block15a2.PORTAADDR6
address_a[6] => ram_block15a3.PORTAADDR6
address_a[6] => ram_block15a4.PORTAADDR6
address_a[6] => ram_block15a5.PORTAADDR6
address_a[6] => ram_block15a6.PORTAADDR6
address_a[6] => ram_block15a7.PORTAADDR6
address_a[6] => ram_block15a8.PORTAADDR6
address_a[6] => ram_block15a9.PORTAADDR6
address_a[6] => ram_block15a10.PORTAADDR6
address_a[6] => ram_block15a11.PORTAADDR6
address_a[6] => ram_block15a12.PORTAADDR6
address_a[6] => ram_block15a13.PORTAADDR6
address_a[6] => ram_block15a14.PORTAADDR6
address_a[6] => ram_block15a15.PORTAADDR6
address_a[6] => ram_block15a16.PORTAADDR6
address_a[6] => ram_block15a17.PORTAADDR6
address_a[6] => ram_block15a18.PORTAADDR6
address_a[6] => ram_block15a19.PORTAADDR6
address_a[6] => ram_block15a20.PORTAADDR6
address_a[6] => ram_block15a21.PORTAADDR6
address_a[6] => ram_block15a22.PORTAADDR6
address_a[6] => ram_block15a23.PORTAADDR6
address_a[6] => ram_block15a24.PORTAADDR6
address_a[6] => ram_block15a25.PORTAADDR6
address_a[6] => ram_block15a26.PORTAADDR6
address_a[6] => ram_block15a27.PORTAADDR6
address_a[6] => ram_block15a28.PORTAADDR6
address_a[6] => ram_block15a29.PORTAADDR6
address_a[6] => ram_block15a30.PORTAADDR6
address_a[6] => ram_block15a31.PORTAADDR6
address_a[7] => ram_block15a0.PORTAADDR7
address_a[7] => ram_block15a1.PORTAADDR7
address_a[7] => ram_block15a2.PORTAADDR7
address_a[7] => ram_block15a3.PORTAADDR7
address_a[7] => ram_block15a4.PORTAADDR7
address_a[7] => ram_block15a5.PORTAADDR7
address_a[7] => ram_block15a6.PORTAADDR7
address_a[7] => ram_block15a7.PORTAADDR7
address_a[7] => ram_block15a8.PORTAADDR7
address_a[7] => ram_block15a9.PORTAADDR7
address_a[7] => ram_block15a10.PORTAADDR7
address_a[7] => ram_block15a11.PORTAADDR7
address_a[7] => ram_block15a12.PORTAADDR7
address_a[7] => ram_block15a13.PORTAADDR7
address_a[7] => ram_block15a14.PORTAADDR7
address_a[7] => ram_block15a15.PORTAADDR7
address_a[7] => ram_block15a16.PORTAADDR7
address_a[7] => ram_block15a17.PORTAADDR7
address_a[7] => ram_block15a18.PORTAADDR7
address_a[7] => ram_block15a19.PORTAADDR7
address_a[7] => ram_block15a20.PORTAADDR7
address_a[7] => ram_block15a21.PORTAADDR7
address_a[7] => ram_block15a22.PORTAADDR7
address_a[7] => ram_block15a23.PORTAADDR7
address_a[7] => ram_block15a24.PORTAADDR7
address_a[7] => ram_block15a25.PORTAADDR7
address_a[7] => ram_block15a26.PORTAADDR7
address_a[7] => ram_block15a27.PORTAADDR7
address_a[7] => ram_block15a28.PORTAADDR7
address_a[7] => ram_block15a29.PORTAADDR7
address_a[7] => ram_block15a30.PORTAADDR7
address_a[7] => ram_block15a31.PORTAADDR7
address_a[8] => ram_block15a0.PORTAADDR8
address_a[8] => ram_block15a1.PORTAADDR8
address_a[8] => ram_block15a2.PORTAADDR8
address_a[8] => ram_block15a3.PORTAADDR8
address_a[8] => ram_block15a4.PORTAADDR8
address_a[8] => ram_block15a5.PORTAADDR8
address_a[8] => ram_block15a6.PORTAADDR8
address_a[8] => ram_block15a7.PORTAADDR8
address_a[8] => ram_block15a8.PORTAADDR8
address_a[8] => ram_block15a9.PORTAADDR8
address_a[8] => ram_block15a10.PORTAADDR8
address_a[8] => ram_block15a11.PORTAADDR8
address_a[8] => ram_block15a12.PORTAADDR8
address_a[8] => ram_block15a13.PORTAADDR8
address_a[8] => ram_block15a14.PORTAADDR8
address_a[8] => ram_block15a15.PORTAADDR8
address_a[8] => ram_block15a16.PORTAADDR8
address_a[8] => ram_block15a17.PORTAADDR8
address_a[8] => ram_block15a18.PORTAADDR8
address_a[8] => ram_block15a19.PORTAADDR8
address_a[8] => ram_block15a20.PORTAADDR8
address_a[8] => ram_block15a21.PORTAADDR8
address_a[8] => ram_block15a22.PORTAADDR8
address_a[8] => ram_block15a23.PORTAADDR8
address_a[8] => ram_block15a24.PORTAADDR8
address_a[8] => ram_block15a25.PORTAADDR8
address_a[8] => ram_block15a26.PORTAADDR8
address_a[8] => ram_block15a27.PORTAADDR8
address_a[8] => ram_block15a28.PORTAADDR8
address_a[8] => ram_block15a29.PORTAADDR8
address_a[8] => ram_block15a30.PORTAADDR8
address_a[8] => ram_block15a31.PORTAADDR8
address_a[9] => ram_block15a0.PORTAADDR9
address_a[9] => ram_block15a1.PORTAADDR9
address_a[9] => ram_block15a2.PORTAADDR9
address_a[9] => ram_block15a3.PORTAADDR9
address_a[9] => ram_block15a4.PORTAADDR9
address_a[9] => ram_block15a5.PORTAADDR9
address_a[9] => ram_block15a6.PORTAADDR9
address_a[9] => ram_block15a7.PORTAADDR9
address_a[9] => ram_block15a8.PORTAADDR9
address_a[9] => ram_block15a9.PORTAADDR9
address_a[9] => ram_block15a10.PORTAADDR9
address_a[9] => ram_block15a11.PORTAADDR9
address_a[9] => ram_block15a12.PORTAADDR9
address_a[9] => ram_block15a13.PORTAADDR9
address_a[9] => ram_block15a14.PORTAADDR9
address_a[9] => ram_block15a15.PORTAADDR9
address_a[9] => ram_block15a16.PORTAADDR9
address_a[9] => ram_block15a17.PORTAADDR9
address_a[9] => ram_block15a18.PORTAADDR9
address_a[9] => ram_block15a19.PORTAADDR9
address_a[9] => ram_block15a20.PORTAADDR9
address_a[9] => ram_block15a21.PORTAADDR9
address_a[9] => ram_block15a22.PORTAADDR9
address_a[9] => ram_block15a23.PORTAADDR9
address_a[9] => ram_block15a24.PORTAADDR9
address_a[9] => ram_block15a25.PORTAADDR9
address_a[9] => ram_block15a26.PORTAADDR9
address_a[9] => ram_block15a27.PORTAADDR9
address_a[9] => ram_block15a28.PORTAADDR9
address_a[9] => ram_block15a29.PORTAADDR9
address_a[9] => ram_block15a30.PORTAADDR9
address_a[9] => ram_block15a31.PORTAADDR9
address_a[10] => ram_block15a0.PORTAADDR10
address_a[10] => ram_block15a1.PORTAADDR10
address_a[10] => ram_block15a2.PORTAADDR10
address_a[10] => ram_block15a3.PORTAADDR10
address_a[10] => ram_block15a4.PORTAADDR10
address_a[10] => ram_block15a5.PORTAADDR10
address_a[10] => ram_block15a6.PORTAADDR10
address_a[10] => ram_block15a7.PORTAADDR10
address_a[10] => ram_block15a8.PORTAADDR10
address_a[10] => ram_block15a9.PORTAADDR10
address_a[10] => ram_block15a10.PORTAADDR10
address_a[10] => ram_block15a11.PORTAADDR10
address_a[10] => ram_block15a12.PORTAADDR10
address_a[10] => ram_block15a13.PORTAADDR10
address_a[10] => ram_block15a14.PORTAADDR10
address_a[10] => ram_block15a15.PORTAADDR10
address_a[10] => ram_block15a16.PORTAADDR10
address_a[10] => ram_block15a17.PORTAADDR10
address_a[10] => ram_block15a18.PORTAADDR10
address_a[10] => ram_block15a19.PORTAADDR10
address_a[10] => ram_block15a20.PORTAADDR10
address_a[10] => ram_block15a21.PORTAADDR10
address_a[10] => ram_block15a22.PORTAADDR10
address_a[10] => ram_block15a23.PORTAADDR10
address_a[10] => ram_block15a24.PORTAADDR10
address_a[10] => ram_block15a25.PORTAADDR10
address_a[10] => ram_block15a26.PORTAADDR10
address_a[10] => ram_block15a27.PORTAADDR10
address_a[10] => ram_block15a28.PORTAADDR10
address_a[10] => ram_block15a29.PORTAADDR10
address_a[10] => ram_block15a30.PORTAADDR10
address_a[10] => ram_block15a31.PORTAADDR10
address_a[11] => ram_block15a0.PORTAADDR11
address_a[11] => ram_block15a1.PORTAADDR11
address_a[11] => ram_block15a2.PORTAADDR11
address_a[11] => ram_block15a3.PORTAADDR11
address_a[11] => ram_block15a4.PORTAADDR11
address_a[11] => ram_block15a5.PORTAADDR11
address_a[11] => ram_block15a6.PORTAADDR11
address_a[11] => ram_block15a7.PORTAADDR11
address_a[11] => ram_block15a8.PORTAADDR11
address_a[11] => ram_block15a9.PORTAADDR11
address_a[11] => ram_block15a10.PORTAADDR11
address_a[11] => ram_block15a11.PORTAADDR11
address_a[11] => ram_block15a12.PORTAADDR11
address_a[11] => ram_block15a13.PORTAADDR11
address_a[11] => ram_block15a14.PORTAADDR11
address_a[11] => ram_block15a15.PORTAADDR11
address_a[11] => ram_block15a16.PORTAADDR11
address_a[11] => ram_block15a17.PORTAADDR11
address_a[11] => ram_block15a18.PORTAADDR11
address_a[11] => ram_block15a19.PORTAADDR11
address_a[11] => ram_block15a20.PORTAADDR11
address_a[11] => ram_block15a21.PORTAADDR11
address_a[11] => ram_block15a22.PORTAADDR11
address_a[11] => ram_block15a23.PORTAADDR11
address_a[11] => ram_block15a24.PORTAADDR11
address_a[11] => ram_block15a25.PORTAADDR11
address_a[11] => ram_block15a26.PORTAADDR11
address_a[11] => ram_block15a27.PORTAADDR11
address_a[11] => ram_block15a28.PORTAADDR11
address_a[11] => ram_block15a29.PORTAADDR11
address_a[11] => ram_block15a30.PORTAADDR11
address_a[11] => ram_block15a31.PORTAADDR11
address_a[12] => _.IN0
address_a[12] => addrstall_reg_a[0].DATAIN
address_a[12] => _.IN0
address_a[12] => addr_store_a[0].DATAIN
address_b[0] => ram_block15a0.PORTBADDR
address_b[0] => ram_block15a1.PORTBADDR
address_b[0] => ram_block15a2.PORTBADDR
address_b[0] => ram_block15a3.PORTBADDR
address_b[0] => ram_block15a4.PORTBADDR
address_b[0] => ram_block15a5.PORTBADDR
address_b[0] => ram_block15a6.PORTBADDR
address_b[0] => ram_block15a7.PORTBADDR
address_b[0] => ram_block15a8.PORTBADDR
address_b[0] => ram_block15a9.PORTBADDR
address_b[0] => ram_block15a10.PORTBADDR
address_b[0] => ram_block15a11.PORTBADDR
address_b[0] => ram_block15a12.PORTBADDR
address_b[0] => ram_block15a13.PORTBADDR
address_b[0] => ram_block15a14.PORTBADDR
address_b[0] => ram_block15a15.PORTBADDR
address_b[0] => ram_block15a16.PORTBADDR
address_b[0] => ram_block15a17.PORTBADDR
address_b[0] => ram_block15a18.PORTBADDR
address_b[0] => ram_block15a19.PORTBADDR
address_b[0] => ram_block15a20.PORTBADDR
address_b[0] => ram_block15a21.PORTBADDR
address_b[0] => ram_block15a22.PORTBADDR
address_b[0] => ram_block15a23.PORTBADDR
address_b[0] => ram_block15a24.PORTBADDR
address_b[0] => ram_block15a25.PORTBADDR
address_b[0] => ram_block15a26.PORTBADDR
address_b[0] => ram_block15a27.PORTBADDR
address_b[0] => ram_block15a28.PORTBADDR
address_b[0] => ram_block15a29.PORTBADDR
address_b[0] => ram_block15a30.PORTBADDR
address_b[0] => ram_block15a31.PORTBADDR
address_b[1] => ram_block15a0.PORTBADDR1
address_b[1] => ram_block15a1.PORTBADDR1
address_b[1] => ram_block15a2.PORTBADDR1
address_b[1] => ram_block15a3.PORTBADDR1
address_b[1] => ram_block15a4.PORTBADDR1
address_b[1] => ram_block15a5.PORTBADDR1
address_b[1] => ram_block15a6.PORTBADDR1
address_b[1] => ram_block15a7.PORTBADDR1
address_b[1] => ram_block15a8.PORTBADDR1
address_b[1] => ram_block15a9.PORTBADDR1
address_b[1] => ram_block15a10.PORTBADDR1
address_b[1] => ram_block15a11.PORTBADDR1
address_b[1] => ram_block15a12.PORTBADDR1
address_b[1] => ram_block15a13.PORTBADDR1
address_b[1] => ram_block15a14.PORTBADDR1
address_b[1] => ram_block15a15.PORTBADDR1
address_b[1] => ram_block15a16.PORTBADDR1
address_b[1] => ram_block15a17.PORTBADDR1
address_b[1] => ram_block15a18.PORTBADDR1
address_b[1] => ram_block15a19.PORTBADDR1
address_b[1] => ram_block15a20.PORTBADDR1
address_b[1] => ram_block15a21.PORTBADDR1
address_b[1] => ram_block15a22.PORTBADDR1
address_b[1] => ram_block15a23.PORTBADDR1
address_b[1] => ram_block15a24.PORTBADDR1
address_b[1] => ram_block15a25.PORTBADDR1
address_b[1] => ram_block15a26.PORTBADDR1
address_b[1] => ram_block15a27.PORTBADDR1
address_b[1] => ram_block15a28.PORTBADDR1
address_b[1] => ram_block15a29.PORTBADDR1
address_b[1] => ram_block15a30.PORTBADDR1
address_b[1] => ram_block15a31.PORTBADDR1
address_b[2] => ram_block15a0.PORTBADDR2
address_b[2] => ram_block15a1.PORTBADDR2
address_b[2] => ram_block15a2.PORTBADDR2
address_b[2] => ram_block15a3.PORTBADDR2
address_b[2] => ram_block15a4.PORTBADDR2
address_b[2] => ram_block15a5.PORTBADDR2
address_b[2] => ram_block15a6.PORTBADDR2
address_b[2] => ram_block15a7.PORTBADDR2
address_b[2] => ram_block15a8.PORTBADDR2
address_b[2] => ram_block15a9.PORTBADDR2
address_b[2] => ram_block15a10.PORTBADDR2
address_b[2] => ram_block15a11.PORTBADDR2
address_b[2] => ram_block15a12.PORTBADDR2
address_b[2] => ram_block15a13.PORTBADDR2
address_b[2] => ram_block15a14.PORTBADDR2
address_b[2] => ram_block15a15.PORTBADDR2
address_b[2] => ram_block15a16.PORTBADDR2
address_b[2] => ram_block15a17.PORTBADDR2
address_b[2] => ram_block15a18.PORTBADDR2
address_b[2] => ram_block15a19.PORTBADDR2
address_b[2] => ram_block15a20.PORTBADDR2
address_b[2] => ram_block15a21.PORTBADDR2
address_b[2] => ram_block15a22.PORTBADDR2
address_b[2] => ram_block15a23.PORTBADDR2
address_b[2] => ram_block15a24.PORTBADDR2
address_b[2] => ram_block15a25.PORTBADDR2
address_b[2] => ram_block15a26.PORTBADDR2
address_b[2] => ram_block15a27.PORTBADDR2
address_b[2] => ram_block15a28.PORTBADDR2
address_b[2] => ram_block15a29.PORTBADDR2
address_b[2] => ram_block15a30.PORTBADDR2
address_b[2] => ram_block15a31.PORTBADDR2
address_b[3] => ram_block15a0.PORTBADDR3
address_b[3] => ram_block15a1.PORTBADDR3
address_b[3] => ram_block15a2.PORTBADDR3
address_b[3] => ram_block15a3.PORTBADDR3
address_b[3] => ram_block15a4.PORTBADDR3
address_b[3] => ram_block15a5.PORTBADDR3
address_b[3] => ram_block15a6.PORTBADDR3
address_b[3] => ram_block15a7.PORTBADDR3
address_b[3] => ram_block15a8.PORTBADDR3
address_b[3] => ram_block15a9.PORTBADDR3
address_b[3] => ram_block15a10.PORTBADDR3
address_b[3] => ram_block15a11.PORTBADDR3
address_b[3] => ram_block15a12.PORTBADDR3
address_b[3] => ram_block15a13.PORTBADDR3
address_b[3] => ram_block15a14.PORTBADDR3
address_b[3] => ram_block15a15.PORTBADDR3
address_b[3] => ram_block15a16.PORTBADDR3
address_b[3] => ram_block15a17.PORTBADDR3
address_b[3] => ram_block15a18.PORTBADDR3
address_b[3] => ram_block15a19.PORTBADDR3
address_b[3] => ram_block15a20.PORTBADDR3
address_b[3] => ram_block15a21.PORTBADDR3
address_b[3] => ram_block15a22.PORTBADDR3
address_b[3] => ram_block15a23.PORTBADDR3
address_b[3] => ram_block15a24.PORTBADDR3
address_b[3] => ram_block15a25.PORTBADDR3
address_b[3] => ram_block15a26.PORTBADDR3
address_b[3] => ram_block15a27.PORTBADDR3
address_b[3] => ram_block15a28.PORTBADDR3
address_b[3] => ram_block15a29.PORTBADDR3
address_b[3] => ram_block15a30.PORTBADDR3
address_b[3] => ram_block15a31.PORTBADDR3
address_b[4] => ram_block15a0.PORTBADDR4
address_b[4] => ram_block15a1.PORTBADDR4
address_b[4] => ram_block15a2.PORTBADDR4
address_b[4] => ram_block15a3.PORTBADDR4
address_b[4] => ram_block15a4.PORTBADDR4
address_b[4] => ram_block15a5.PORTBADDR4
address_b[4] => ram_block15a6.PORTBADDR4
address_b[4] => ram_block15a7.PORTBADDR4
address_b[4] => ram_block15a8.PORTBADDR4
address_b[4] => ram_block15a9.PORTBADDR4
address_b[4] => ram_block15a10.PORTBADDR4
address_b[4] => ram_block15a11.PORTBADDR4
address_b[4] => ram_block15a12.PORTBADDR4
address_b[4] => ram_block15a13.PORTBADDR4
address_b[4] => ram_block15a14.PORTBADDR4
address_b[4] => ram_block15a15.PORTBADDR4
address_b[4] => ram_block15a16.PORTBADDR4
address_b[4] => ram_block15a17.PORTBADDR4
address_b[4] => ram_block15a18.PORTBADDR4
address_b[4] => ram_block15a19.PORTBADDR4
address_b[4] => ram_block15a20.PORTBADDR4
address_b[4] => ram_block15a21.PORTBADDR4
address_b[4] => ram_block15a22.PORTBADDR4
address_b[4] => ram_block15a23.PORTBADDR4
address_b[4] => ram_block15a24.PORTBADDR4
address_b[4] => ram_block15a25.PORTBADDR4
address_b[4] => ram_block15a26.PORTBADDR4
address_b[4] => ram_block15a27.PORTBADDR4
address_b[4] => ram_block15a28.PORTBADDR4
address_b[4] => ram_block15a29.PORTBADDR4
address_b[4] => ram_block15a30.PORTBADDR4
address_b[4] => ram_block15a31.PORTBADDR4
address_b[5] => ram_block15a0.PORTBADDR5
address_b[5] => ram_block15a1.PORTBADDR5
address_b[5] => ram_block15a2.PORTBADDR5
address_b[5] => ram_block15a3.PORTBADDR5
address_b[5] => ram_block15a4.PORTBADDR5
address_b[5] => ram_block15a5.PORTBADDR5
address_b[5] => ram_block15a6.PORTBADDR5
address_b[5] => ram_block15a7.PORTBADDR5
address_b[5] => ram_block15a8.PORTBADDR5
address_b[5] => ram_block15a9.PORTBADDR5
address_b[5] => ram_block15a10.PORTBADDR5
address_b[5] => ram_block15a11.PORTBADDR5
address_b[5] => ram_block15a12.PORTBADDR5
address_b[5] => ram_block15a13.PORTBADDR5
address_b[5] => ram_block15a14.PORTBADDR5
address_b[5] => ram_block15a15.PORTBADDR5
address_b[5] => ram_block15a16.PORTBADDR5
address_b[5] => ram_block15a17.PORTBADDR5
address_b[5] => ram_block15a18.PORTBADDR5
address_b[5] => ram_block15a19.PORTBADDR5
address_b[5] => ram_block15a20.PORTBADDR5
address_b[5] => ram_block15a21.PORTBADDR5
address_b[5] => ram_block15a22.PORTBADDR5
address_b[5] => ram_block15a23.PORTBADDR5
address_b[5] => ram_block15a24.PORTBADDR5
address_b[5] => ram_block15a25.PORTBADDR5
address_b[5] => ram_block15a26.PORTBADDR5
address_b[5] => ram_block15a27.PORTBADDR5
address_b[5] => ram_block15a28.PORTBADDR5
address_b[5] => ram_block15a29.PORTBADDR5
address_b[5] => ram_block15a30.PORTBADDR5
address_b[5] => ram_block15a31.PORTBADDR5
address_b[6] => ram_block15a0.PORTBADDR6
address_b[6] => ram_block15a1.PORTBADDR6
address_b[6] => ram_block15a2.PORTBADDR6
address_b[6] => ram_block15a3.PORTBADDR6
address_b[6] => ram_block15a4.PORTBADDR6
address_b[6] => ram_block15a5.PORTBADDR6
address_b[6] => ram_block15a6.PORTBADDR6
address_b[6] => ram_block15a7.PORTBADDR6
address_b[6] => ram_block15a8.PORTBADDR6
address_b[6] => ram_block15a9.PORTBADDR6
address_b[6] => ram_block15a10.PORTBADDR6
address_b[6] => ram_block15a11.PORTBADDR6
address_b[6] => ram_block15a12.PORTBADDR6
address_b[6] => ram_block15a13.PORTBADDR6
address_b[6] => ram_block15a14.PORTBADDR6
address_b[6] => ram_block15a15.PORTBADDR6
address_b[6] => ram_block15a16.PORTBADDR6
address_b[6] => ram_block15a17.PORTBADDR6
address_b[6] => ram_block15a18.PORTBADDR6
address_b[6] => ram_block15a19.PORTBADDR6
address_b[6] => ram_block15a20.PORTBADDR6
address_b[6] => ram_block15a21.PORTBADDR6
address_b[6] => ram_block15a22.PORTBADDR6
address_b[6] => ram_block15a23.PORTBADDR6
address_b[6] => ram_block15a24.PORTBADDR6
address_b[6] => ram_block15a25.PORTBADDR6
address_b[6] => ram_block15a26.PORTBADDR6
address_b[6] => ram_block15a27.PORTBADDR6
address_b[6] => ram_block15a28.PORTBADDR6
address_b[6] => ram_block15a29.PORTBADDR6
address_b[6] => ram_block15a30.PORTBADDR6
address_b[6] => ram_block15a31.PORTBADDR6
address_b[7] => ram_block15a0.PORTBADDR7
address_b[7] => ram_block15a1.PORTBADDR7
address_b[7] => ram_block15a2.PORTBADDR7
address_b[7] => ram_block15a3.PORTBADDR7
address_b[7] => ram_block15a4.PORTBADDR7
address_b[7] => ram_block15a5.PORTBADDR7
address_b[7] => ram_block15a6.PORTBADDR7
address_b[7] => ram_block15a7.PORTBADDR7
address_b[7] => ram_block15a8.PORTBADDR7
address_b[7] => ram_block15a9.PORTBADDR7
address_b[7] => ram_block15a10.PORTBADDR7
address_b[7] => ram_block15a11.PORTBADDR7
address_b[7] => ram_block15a12.PORTBADDR7
address_b[7] => ram_block15a13.PORTBADDR7
address_b[7] => ram_block15a14.PORTBADDR7
address_b[7] => ram_block15a15.PORTBADDR7
address_b[7] => ram_block15a16.PORTBADDR7
address_b[7] => ram_block15a17.PORTBADDR7
address_b[7] => ram_block15a18.PORTBADDR7
address_b[7] => ram_block15a19.PORTBADDR7
address_b[7] => ram_block15a20.PORTBADDR7
address_b[7] => ram_block15a21.PORTBADDR7
address_b[7] => ram_block15a22.PORTBADDR7
address_b[7] => ram_block15a23.PORTBADDR7
address_b[7] => ram_block15a24.PORTBADDR7
address_b[7] => ram_block15a25.PORTBADDR7
address_b[7] => ram_block15a26.PORTBADDR7
address_b[7] => ram_block15a27.PORTBADDR7
address_b[7] => ram_block15a28.PORTBADDR7
address_b[7] => ram_block15a29.PORTBADDR7
address_b[7] => ram_block15a30.PORTBADDR7
address_b[7] => ram_block15a31.PORTBADDR7
address_b[8] => ram_block15a0.PORTBADDR8
address_b[8] => ram_block15a1.PORTBADDR8
address_b[8] => ram_block15a2.PORTBADDR8
address_b[8] => ram_block15a3.PORTBADDR8
address_b[8] => ram_block15a4.PORTBADDR8
address_b[8] => ram_block15a5.PORTBADDR8
address_b[8] => ram_block15a6.PORTBADDR8
address_b[8] => ram_block15a7.PORTBADDR8
address_b[8] => ram_block15a8.PORTBADDR8
address_b[8] => ram_block15a9.PORTBADDR8
address_b[8] => ram_block15a10.PORTBADDR8
address_b[8] => ram_block15a11.PORTBADDR8
address_b[8] => ram_block15a12.PORTBADDR8
address_b[8] => ram_block15a13.PORTBADDR8
address_b[8] => ram_block15a14.PORTBADDR8
address_b[8] => ram_block15a15.PORTBADDR8
address_b[8] => ram_block15a16.PORTBADDR8
address_b[8] => ram_block15a17.PORTBADDR8
address_b[8] => ram_block15a18.PORTBADDR8
address_b[8] => ram_block15a19.PORTBADDR8
address_b[8] => ram_block15a20.PORTBADDR8
address_b[8] => ram_block15a21.PORTBADDR8
address_b[8] => ram_block15a22.PORTBADDR8
address_b[8] => ram_block15a23.PORTBADDR8
address_b[8] => ram_block15a24.PORTBADDR8
address_b[8] => ram_block15a25.PORTBADDR8
address_b[8] => ram_block15a26.PORTBADDR8
address_b[8] => ram_block15a27.PORTBADDR8
address_b[8] => ram_block15a28.PORTBADDR8
address_b[8] => ram_block15a29.PORTBADDR8
address_b[8] => ram_block15a30.PORTBADDR8
address_b[8] => ram_block15a31.PORTBADDR8
address_b[9] => ram_block15a0.PORTBADDR9
address_b[9] => ram_block15a1.PORTBADDR9
address_b[9] => ram_block15a2.PORTBADDR9
address_b[9] => ram_block15a3.PORTBADDR9
address_b[9] => ram_block15a4.PORTBADDR9
address_b[9] => ram_block15a5.PORTBADDR9
address_b[9] => ram_block15a6.PORTBADDR9
address_b[9] => ram_block15a7.PORTBADDR9
address_b[9] => ram_block15a8.PORTBADDR9
address_b[9] => ram_block15a9.PORTBADDR9
address_b[9] => ram_block15a10.PORTBADDR9
address_b[9] => ram_block15a11.PORTBADDR9
address_b[9] => ram_block15a12.PORTBADDR9
address_b[9] => ram_block15a13.PORTBADDR9
address_b[9] => ram_block15a14.PORTBADDR9
address_b[9] => ram_block15a15.PORTBADDR9
address_b[9] => ram_block15a16.PORTBADDR9
address_b[9] => ram_block15a17.PORTBADDR9
address_b[9] => ram_block15a18.PORTBADDR9
address_b[9] => ram_block15a19.PORTBADDR9
address_b[9] => ram_block15a20.PORTBADDR9
address_b[9] => ram_block15a21.PORTBADDR9
address_b[9] => ram_block15a22.PORTBADDR9
address_b[9] => ram_block15a23.PORTBADDR9
address_b[9] => ram_block15a24.PORTBADDR9
address_b[9] => ram_block15a25.PORTBADDR9
address_b[9] => ram_block15a26.PORTBADDR9
address_b[9] => ram_block15a27.PORTBADDR9
address_b[9] => ram_block15a28.PORTBADDR9
address_b[9] => ram_block15a29.PORTBADDR9
address_b[9] => ram_block15a30.PORTBADDR9
address_b[9] => ram_block15a31.PORTBADDR9
address_b[10] => ram_block15a0.PORTBADDR10
address_b[10] => ram_block15a1.PORTBADDR10
address_b[10] => ram_block15a2.PORTBADDR10
address_b[10] => ram_block15a3.PORTBADDR10
address_b[10] => ram_block15a4.PORTBADDR10
address_b[10] => ram_block15a5.PORTBADDR10
address_b[10] => ram_block15a6.PORTBADDR10
address_b[10] => ram_block15a7.PORTBADDR10
address_b[10] => ram_block15a8.PORTBADDR10
address_b[10] => ram_block15a9.PORTBADDR10
address_b[10] => ram_block15a10.PORTBADDR10
address_b[10] => ram_block15a11.PORTBADDR10
address_b[10] => ram_block15a12.PORTBADDR10
address_b[10] => ram_block15a13.PORTBADDR10
address_b[10] => ram_block15a14.PORTBADDR10
address_b[10] => ram_block15a15.PORTBADDR10
address_b[10] => ram_block15a16.PORTBADDR10
address_b[10] => ram_block15a17.PORTBADDR10
address_b[10] => ram_block15a18.PORTBADDR10
address_b[10] => ram_block15a19.PORTBADDR10
address_b[10] => ram_block15a20.PORTBADDR10
address_b[10] => ram_block15a21.PORTBADDR10
address_b[10] => ram_block15a22.PORTBADDR10
address_b[10] => ram_block15a23.PORTBADDR10
address_b[10] => ram_block15a24.PORTBADDR10
address_b[10] => ram_block15a25.PORTBADDR10
address_b[10] => ram_block15a26.PORTBADDR10
address_b[10] => ram_block15a27.PORTBADDR10
address_b[10] => ram_block15a28.PORTBADDR10
address_b[10] => ram_block15a29.PORTBADDR10
address_b[10] => ram_block15a30.PORTBADDR10
address_b[10] => ram_block15a31.PORTBADDR10
address_b[11] => ram_block15a0.PORTBADDR11
address_b[11] => ram_block15a1.PORTBADDR11
address_b[11] => ram_block15a2.PORTBADDR11
address_b[11] => ram_block15a3.PORTBADDR11
address_b[11] => ram_block15a4.PORTBADDR11
address_b[11] => ram_block15a5.PORTBADDR11
address_b[11] => ram_block15a6.PORTBADDR11
address_b[11] => ram_block15a7.PORTBADDR11
address_b[11] => ram_block15a8.PORTBADDR11
address_b[11] => ram_block15a9.PORTBADDR11
address_b[11] => ram_block15a10.PORTBADDR11
address_b[11] => ram_block15a11.PORTBADDR11
address_b[11] => ram_block15a12.PORTBADDR11
address_b[11] => ram_block15a13.PORTBADDR11
address_b[11] => ram_block15a14.PORTBADDR11
address_b[11] => ram_block15a15.PORTBADDR11
address_b[11] => ram_block15a16.PORTBADDR11
address_b[11] => ram_block15a17.PORTBADDR11
address_b[11] => ram_block15a18.PORTBADDR11
address_b[11] => ram_block15a19.PORTBADDR11
address_b[11] => ram_block15a20.PORTBADDR11
address_b[11] => ram_block15a21.PORTBADDR11
address_b[11] => ram_block15a22.PORTBADDR11
address_b[11] => ram_block15a23.PORTBADDR11
address_b[11] => ram_block15a24.PORTBADDR11
address_b[11] => ram_block15a25.PORTBADDR11
address_b[11] => ram_block15a26.PORTBADDR11
address_b[11] => ram_block15a27.PORTBADDR11
address_b[11] => ram_block15a28.PORTBADDR11
address_b[11] => ram_block15a29.PORTBADDR11
address_b[11] => ram_block15a30.PORTBADDR11
address_b[11] => ram_block15a31.PORTBADDR11
address_b[12] => address_reg_b[0].DATAIN
address_b[12] => decode_o37:decode17.data[0]
address_b[12] => decode_o37:decode_b.data[0]
addressstall_a => addr_store_a[0].IN0
addressstall_a => _.IN0
addressstall_a => _.IN0
addressstall_a => addrstall_reg_a[0].IN0
addressstall_a => _.IN0
addressstall_a => _.IN0
addressstall_a => ram_block15a0.PORTAADDRSTALL
addressstall_a => ram_block15a1.PORTAADDRSTALL
addressstall_a => ram_block15a2.PORTAADDRSTALL
addressstall_a => ram_block15a3.PORTAADDRSTALL
addressstall_a => ram_block15a4.PORTAADDRSTALL
addressstall_a => ram_block15a5.PORTAADDRSTALL
addressstall_a => ram_block15a6.PORTAADDRSTALL
addressstall_a => ram_block15a7.PORTAADDRSTALL
addressstall_a => ram_block15a8.PORTAADDRSTALL
addressstall_a => ram_block15a9.PORTAADDRSTALL
addressstall_a => ram_block15a10.PORTAADDRSTALL
addressstall_a => ram_block15a11.PORTAADDRSTALL
addressstall_a => ram_block15a12.PORTAADDRSTALL
addressstall_a => ram_block15a13.PORTAADDRSTALL
addressstall_a => ram_block15a14.PORTAADDRSTALL
addressstall_a => ram_block15a15.PORTAADDRSTALL
addressstall_a => ram_block15a16.PORTAADDRSTALL
addressstall_a => ram_block15a17.PORTAADDRSTALL
addressstall_a => ram_block15a18.PORTAADDRSTALL
addressstall_a => ram_block15a19.PORTAADDRSTALL
addressstall_a => ram_block15a20.PORTAADDRSTALL
addressstall_a => ram_block15a21.PORTAADDRSTALL
addressstall_a => ram_block15a22.PORTAADDRSTALL
addressstall_a => ram_block15a23.PORTAADDRSTALL
addressstall_a => ram_block15a24.PORTAADDRSTALL
addressstall_a => ram_block15a25.PORTAADDRSTALL
addressstall_a => ram_block15a26.PORTAADDRSTALL
addressstall_a => ram_block15a27.PORTAADDRSTALL
addressstall_a => ram_block15a28.PORTAADDRSTALL
addressstall_a => ram_block15a29.PORTAADDRSTALL
addressstall_a => ram_block15a30.PORTAADDRSTALL
addressstall_a => ram_block15a31.PORTAADDRSTALL
clock0 => ram_block15a0.CLK0
clock0 => ram_block15a1.CLK0
clock0 => ram_block15a2.CLK0
clock0 => ram_block15a3.CLK0
clock0 => ram_block15a4.CLK0
clock0 => ram_block15a5.CLK0
clock0 => ram_block15a6.CLK0
clock0 => ram_block15a7.CLK0
clock0 => ram_block15a8.CLK0
clock0 => ram_block15a9.CLK0
clock0 => ram_block15a10.CLK0
clock0 => ram_block15a11.CLK0
clock0 => ram_block15a12.CLK0
clock0 => ram_block15a13.CLK0
clock0 => ram_block15a14.CLK0
clock0 => ram_block15a15.CLK0
clock0 => ram_block15a16.CLK0
clock0 => ram_block15a17.CLK0
clock0 => ram_block15a18.CLK0
clock0 => ram_block15a19.CLK0
clock0 => ram_block15a20.CLK0
clock0 => ram_block15a21.CLK0
clock0 => ram_block15a22.CLK0
clock0 => ram_block15a23.CLK0
clock0 => ram_block15a24.CLK0
clock0 => ram_block15a25.CLK0
clock0 => ram_block15a26.CLK0
clock0 => ram_block15a27.CLK0
clock0 => ram_block15a28.CLK0
clock0 => ram_block15a29.CLK0
clock0 => ram_block15a30.CLK0
clock0 => ram_block15a31.CLK0
clock0 => addr_store_a[0].CLK
clock0 => address_reg_a[0].CLK
clock0 => addrstall_reg_a[0].CLK
clock0 => out_address_reg_a[0].CLK
clock1 => ram_block15a0.CLK1
clock1 => ram_block15a1.CLK1
clock1 => ram_block15a2.CLK1
clock1 => ram_block15a3.CLK1
clock1 => ram_block15a4.CLK1
clock1 => ram_block15a5.CLK1
clock1 => ram_block15a6.CLK1
clock1 => ram_block15a7.CLK1
clock1 => ram_block15a8.CLK1
clock1 => ram_block15a9.CLK1
clock1 => ram_block15a10.CLK1
clock1 => ram_block15a11.CLK1
clock1 => ram_block15a12.CLK1
clock1 => ram_block15a13.CLK1
clock1 => ram_block15a14.CLK1
clock1 => ram_block15a15.CLK1
clock1 => ram_block15a16.CLK1
clock1 => ram_block15a17.CLK1
clock1 => ram_block15a18.CLK1
clock1 => ram_block15a19.CLK1
clock1 => ram_block15a20.CLK1
clock1 => ram_block15a21.CLK1
clock1 => ram_block15a22.CLK1
clock1 => ram_block15a23.CLK1
clock1 => ram_block15a24.CLK1
clock1 => ram_block15a25.CLK1
clock1 => ram_block15a26.CLK1
clock1 => ram_block15a27.CLK1
clock1 => ram_block15a28.CLK1
clock1 => ram_block15a29.CLK1
clock1 => ram_block15a30.CLK1
clock1 => ram_block15a31.CLK1
clock1 => address_reg_b[0].CLK
clocken0 => ram_block15a0.ENA0
clocken0 => ram_block15a1.ENA0
clocken0 => ram_block15a2.ENA0
clocken0 => ram_block15a3.ENA0
clocken0 => ram_block15a4.ENA0
clocken0 => ram_block15a5.ENA0
clocken0 => ram_block15a6.ENA0
clocken0 => ram_block15a7.ENA0
clocken0 => ram_block15a8.ENA0
clocken0 => ram_block15a9.ENA0
clocken0 => ram_block15a10.ENA0
clocken0 => ram_block15a11.ENA0
clocken0 => ram_block15a12.ENA0
clocken0 => ram_block15a13.ENA0
clocken0 => ram_block15a14.ENA0
clocken0 => ram_block15a15.ENA0
clocken0 => ram_block15a16.ENA0
clocken0 => ram_block15a17.ENA0
clocken0 => ram_block15a18.ENA0
clocken0 => ram_block15a19.ENA0
clocken0 => ram_block15a20.ENA0
clocken0 => ram_block15a21.ENA0
clocken0 => ram_block15a22.ENA0
clocken0 => ram_block15a23.ENA0
clocken0 => ram_block15a24.ENA0
clocken0 => ram_block15a25.ENA0
clocken0 => ram_block15a26.ENA0
clocken0 => ram_block15a27.ENA0
clocken0 => ram_block15a28.ENA0
clocken0 => ram_block15a29.ENA0
clocken0 => ram_block15a30.ENA0
clocken0 => ram_block15a31.ENA0
clocken0 => out_address_reg_a[0].ENA
clocken1 => decode_o37:decode_b.enable
clocken1 => address_reg_b[0].ENA
data_a[0] => ram_block15a0.PORTADATAIN
data_a[0] => ram_block15a16.PORTADATAIN
data_a[1] => ram_block15a1.PORTADATAIN
data_a[1] => ram_block15a17.PORTADATAIN
data_a[2] => ram_block15a2.PORTADATAIN
data_a[2] => ram_block15a18.PORTADATAIN
data_a[3] => ram_block15a3.PORTADATAIN
data_a[3] => ram_block15a19.PORTADATAIN
data_a[4] => ram_block15a4.PORTADATAIN
data_a[4] => ram_block15a20.PORTADATAIN
data_a[5] => ram_block15a5.PORTADATAIN
data_a[5] => ram_block15a21.PORTADATAIN
data_a[6] => ram_block15a6.PORTADATAIN
data_a[6] => ram_block15a22.PORTADATAIN
data_a[7] => ram_block15a7.PORTADATAIN
data_a[7] => ram_block15a23.PORTADATAIN
data_a[8] => ram_block15a8.PORTADATAIN
data_a[8] => ram_block15a24.PORTADATAIN
data_a[9] => ram_block15a9.PORTADATAIN
data_a[9] => ram_block15a25.PORTADATAIN
data_a[10] => ram_block15a10.PORTADATAIN
data_a[10] => ram_block15a26.PORTADATAIN
data_a[11] => ram_block15a11.PORTADATAIN
data_a[11] => ram_block15a27.PORTADATAIN
data_a[12] => ram_block15a12.PORTADATAIN
data_a[12] => ram_block15a28.PORTADATAIN
data_a[13] => ram_block15a13.PORTADATAIN
data_a[13] => ram_block15a29.PORTADATAIN
data_a[14] => ram_block15a14.PORTADATAIN
data_a[14] => ram_block15a30.PORTADATAIN
data_a[15] => ram_block15a15.PORTADATAIN
data_a[15] => ram_block15a31.PORTADATAIN
data_b[0] => ram_block15a0.PORTBDATAIN
data_b[0] => ram_block15a16.PORTBDATAIN
data_b[1] => ram_block15a1.PORTBDATAIN
data_b[1] => ram_block15a17.PORTBDATAIN
data_b[2] => ram_block15a2.PORTBDATAIN
data_b[2] => ram_block15a18.PORTBDATAIN
data_b[3] => ram_block15a3.PORTBDATAIN
data_b[3] => ram_block15a19.PORTBDATAIN
data_b[4] => ram_block15a4.PORTBDATAIN
data_b[4] => ram_block15a20.PORTBDATAIN
data_b[5] => ram_block15a5.PORTBDATAIN
data_b[5] => ram_block15a21.PORTBDATAIN
data_b[6] => ram_block15a6.PORTBDATAIN
data_b[6] => ram_block15a22.PORTBDATAIN
data_b[7] => ram_block15a7.PORTBDATAIN
data_b[7] => ram_block15a23.PORTBDATAIN
data_b[8] => ram_block15a8.PORTBDATAIN
data_b[8] => ram_block15a24.PORTBDATAIN
data_b[9] => ram_block15a9.PORTBDATAIN
data_b[9] => ram_block15a25.PORTBDATAIN
data_b[10] => ram_block15a10.PORTBDATAIN
data_b[10] => ram_block15a26.PORTBDATAIN
data_b[11] => ram_block15a11.PORTBDATAIN
data_b[11] => ram_block15a27.PORTBDATAIN
data_b[12] => ram_block15a12.PORTBDATAIN
data_b[12] => ram_block15a28.PORTBDATAIN
data_b[13] => ram_block15a13.PORTBDATAIN
data_b[13] => ram_block15a29.PORTBDATAIN
data_b[14] => ram_block15a14.PORTBDATAIN
data_b[14] => ram_block15a30.PORTBDATAIN
data_b[15] => ram_block15a15.PORTBDATAIN
data_b[15] => ram_block15a31.PORTBDATAIN
q_a[0] <= mux_nv7:mux18.result[0]
q_a[1] <= mux_nv7:mux18.result[1]
q_a[2] <= mux_nv7:mux18.result[2]
q_a[3] <= mux_nv7:mux18.result[3]
q_a[4] <= mux_nv7:mux18.result[4]
q_a[5] <= mux_nv7:mux18.result[5]
q_a[6] <= mux_nv7:mux18.result[6]
q_a[7] <= mux_nv7:mux18.result[7]
q_a[8] <= mux_nv7:mux18.result[8]
q_a[9] <= mux_nv7:mux18.result[9]
q_a[10] <= mux_nv7:mux18.result[10]
q_a[11] <= mux_nv7:mux18.result[11]
q_a[12] <= mux_nv7:mux18.result[12]
q_a[13] <= mux_nv7:mux18.result[13]
q_a[14] <= mux_nv7:mux18.result[14]
q_a[15] <= mux_nv7:mux18.result[15]
q_b[0] <= mux_nv7:mux19.result[0]
q_b[1] <= mux_nv7:mux19.result[1]
q_b[2] <= mux_nv7:mux19.result[2]
q_b[3] <= mux_nv7:mux19.result[3]
q_b[4] <= mux_nv7:mux19.result[4]
q_b[5] <= mux_nv7:mux19.result[5]
q_b[6] <= mux_nv7:mux19.result[6]
q_b[7] <= mux_nv7:mux19.result[7]
q_b[8] <= mux_nv7:mux19.result[8]
q_b[9] <= mux_nv7:mux19.result[9]
q_b[10] <= mux_nv7:mux19.result[10]
q_b[11] <= mux_nv7:mux19.result[11]
q_b[12] <= mux_nv7:mux19.result[12]
q_b[13] <= mux_nv7:mux19.result[13]
q_b[14] <= mux_nv7:mux19.result[14]
q_b[15] <= mux_nv7:mux19.result[15]
wren_a => decode_o37:decode16.enable
wren_b => decode_o37:decode17.enable


|DE1_D5M|Sdram_Control_4Port:u7|FIFO_AMIR:write_fifo3|dcfifo:dcfifo_component|dcfifo_ojp1:auto_generated|altsyncram_nn81:fifo_ram|altsyncram_3ug1:altsyncram14|decode_o37:decode16
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|FIFO_AMIR:write_fifo3|dcfifo:dcfifo_component|dcfifo_ojp1:auto_generated|altsyncram_nn81:fifo_ram|altsyncram_3ug1:altsyncram14|decode_o37:decode17
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|FIFO_AMIR:write_fifo3|dcfifo:dcfifo_component|dcfifo_ojp1:auto_generated|altsyncram_nn81:fifo_ram|altsyncram_3ug1:altsyncram14|decode_o37:decode_b
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|FIFO_AMIR:write_fifo3|dcfifo:dcfifo_component|dcfifo_ojp1:auto_generated|altsyncram_nn81:fifo_ram|altsyncram_3ug1:altsyncram14|mux_nv7:mux18
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE1_D5M|Sdram_Control_4Port:u7|FIFO_AMIR:write_fifo3|dcfifo:dcfifo_component|dcfifo_ojp1:auto_generated|altsyncram_nn81:fifo_ram|altsyncram_3ug1:altsyncram14|mux_nv7:mux19
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE1_D5M|Sdram_Control_4Port:u7|FIFO_AMIR:write_fifo3|dcfifo:dcfifo_component|dcfifo_ojp1:auto_generated|dffpipe_ahe:rdaclr
clock => dffe20a[0].CLK
clock => dffe21a[0].CLK
clrn => dffe20a[0].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe20a[0].IN0
q[0] <= dffe21a[0].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|FIFO_AMIR:write_fifo3|dcfifo:dcfifo_component|dcfifo_ojp1:auto_generated|dffpipe_oec:rs_brp
clock => dffe22a[13].CLK
clock => dffe22a[12].CLK
clock => dffe22a[11].CLK
clock => dffe22a[10].CLK
clock => dffe22a[9].CLK
clock => dffe22a[8].CLK
clock => dffe22a[7].CLK
clock => dffe22a[6].CLK
clock => dffe22a[5].CLK
clock => dffe22a[4].CLK
clock => dffe22a[3].CLK
clock => dffe22a[2].CLK
clock => dffe22a[1].CLK
clock => dffe22a[0].CLK
clrn => dffe22a[13].ACLR
clrn => dffe22a[12].ACLR
clrn => dffe22a[11].ACLR
clrn => dffe22a[10].ACLR
clrn => dffe22a[9].ACLR
clrn => dffe22a[8].ACLR
clrn => dffe22a[7].ACLR
clrn => dffe22a[6].ACLR
clrn => dffe22a[5].ACLR
clrn => dffe22a[4].ACLR
clrn => dffe22a[3].ACLR
clrn => dffe22a[2].ACLR
clrn => dffe22a[1].ACLR
clrn => dffe22a[0].ACLR
d[0] => dffe22a[0].IN0
d[1] => dffe22a[1].IN0
d[2] => dffe22a[2].IN0
d[3] => dffe22a[3].IN0
d[4] => dffe22a[4].IN0
d[5] => dffe22a[5].IN0
d[6] => dffe22a[6].IN0
d[7] => dffe22a[7].IN0
d[8] => dffe22a[8].IN0
d[9] => dffe22a[9].IN0
d[10] => dffe22a[10].IN0
d[11] => dffe22a[11].IN0
d[12] => dffe22a[12].IN0
d[13] => dffe22a[13].IN0
q[0] <= dffe22a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe22a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe22a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe22a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe22a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe22a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe22a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe22a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe22a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe22a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe22a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe22a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe22a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe22a[13].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|FIFO_AMIR:write_fifo3|dcfifo:dcfifo_component|dcfifo_ojp1:auto_generated|dffpipe_oec:rs_bwp
clock => dffe22a[13].CLK
clock => dffe22a[12].CLK
clock => dffe22a[11].CLK
clock => dffe22a[10].CLK
clock => dffe22a[9].CLK
clock => dffe22a[8].CLK
clock => dffe22a[7].CLK
clock => dffe22a[6].CLK
clock => dffe22a[5].CLK
clock => dffe22a[4].CLK
clock => dffe22a[3].CLK
clock => dffe22a[2].CLK
clock => dffe22a[1].CLK
clock => dffe22a[0].CLK
clrn => dffe22a[13].ACLR
clrn => dffe22a[12].ACLR
clrn => dffe22a[11].ACLR
clrn => dffe22a[10].ACLR
clrn => dffe22a[9].ACLR
clrn => dffe22a[8].ACLR
clrn => dffe22a[7].ACLR
clrn => dffe22a[6].ACLR
clrn => dffe22a[5].ACLR
clrn => dffe22a[4].ACLR
clrn => dffe22a[3].ACLR
clrn => dffe22a[2].ACLR
clrn => dffe22a[1].ACLR
clrn => dffe22a[0].ACLR
d[0] => dffe22a[0].IN0
d[1] => dffe22a[1].IN0
d[2] => dffe22a[2].IN0
d[3] => dffe22a[3].IN0
d[4] => dffe22a[4].IN0
d[5] => dffe22a[5].IN0
d[6] => dffe22a[6].IN0
d[7] => dffe22a[7].IN0
d[8] => dffe22a[8].IN0
d[9] => dffe22a[9].IN0
d[10] => dffe22a[10].IN0
d[11] => dffe22a[11].IN0
d[12] => dffe22a[12].IN0
d[13] => dffe22a[13].IN0
q[0] <= dffe22a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe22a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe22a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe22a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe22a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe22a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe22a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe22a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe22a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe22a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe22a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe22a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe22a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe22a[13].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|FIFO_AMIR:write_fifo3|dcfifo:dcfifo_component|dcfifo_ojp1:auto_generated|alt_synch_pipe_udb:rs_dgwp
clock => dffpipe_se9:dffpipe23.clock
clrn => dffpipe_se9:dffpipe23.clrn
d[0] => dffpipe_se9:dffpipe23.d[0]
d[1] => dffpipe_se9:dffpipe23.d[1]
d[2] => dffpipe_se9:dffpipe23.d[2]
d[3] => dffpipe_se9:dffpipe23.d[3]
d[4] => dffpipe_se9:dffpipe23.d[4]
d[5] => dffpipe_se9:dffpipe23.d[5]
d[6] => dffpipe_se9:dffpipe23.d[6]
d[7] => dffpipe_se9:dffpipe23.d[7]
d[8] => dffpipe_se9:dffpipe23.d[8]
d[9] => dffpipe_se9:dffpipe23.d[9]
d[10] => dffpipe_se9:dffpipe23.d[10]
d[11] => dffpipe_se9:dffpipe23.d[11]
d[12] => dffpipe_se9:dffpipe23.d[12]
d[13] => dffpipe_se9:dffpipe23.d[13]
q[0] <= dffpipe_se9:dffpipe23.q[0]
q[1] <= dffpipe_se9:dffpipe23.q[1]
q[2] <= dffpipe_se9:dffpipe23.q[2]
q[3] <= dffpipe_se9:dffpipe23.q[3]
q[4] <= dffpipe_se9:dffpipe23.q[4]
q[5] <= dffpipe_se9:dffpipe23.q[5]
q[6] <= dffpipe_se9:dffpipe23.q[6]
q[7] <= dffpipe_se9:dffpipe23.q[7]
q[8] <= dffpipe_se9:dffpipe23.q[8]
q[9] <= dffpipe_se9:dffpipe23.q[9]
q[10] <= dffpipe_se9:dffpipe23.q[10]
q[11] <= dffpipe_se9:dffpipe23.q[11]
q[12] <= dffpipe_se9:dffpipe23.q[12]
q[13] <= dffpipe_se9:dffpipe23.q[13]


|DE1_D5M|Sdram_Control_4Port:u7|FIFO_AMIR:write_fifo3|dcfifo:dcfifo_component|dcfifo_ojp1:auto_generated|alt_synch_pipe_udb:rs_dgwp|dffpipe_se9:dffpipe23
clock => dffe24a[13].CLK
clock => dffe24a[12].CLK
clock => dffe24a[11].CLK
clock => dffe24a[10].CLK
clock => dffe24a[9].CLK
clock => dffe24a[8].CLK
clock => dffe24a[7].CLK
clock => dffe24a[6].CLK
clock => dffe24a[5].CLK
clock => dffe24a[4].CLK
clock => dffe24a[3].CLK
clock => dffe24a[2].CLK
clock => dffe24a[1].CLK
clock => dffe24a[0].CLK
clrn => dffe24a[13].ACLR
clrn => dffe24a[12].ACLR
clrn => dffe24a[11].ACLR
clrn => dffe24a[10].ACLR
clrn => dffe24a[9].ACLR
clrn => dffe24a[8].ACLR
clrn => dffe24a[7].ACLR
clrn => dffe24a[6].ACLR
clrn => dffe24a[5].ACLR
clrn => dffe24a[4].ACLR
clrn => dffe24a[3].ACLR
clrn => dffe24a[2].ACLR
clrn => dffe24a[1].ACLR
clrn => dffe24a[0].ACLR
d[0] => dffe24a[0].IN0
d[1] => dffe24a[1].IN0
d[2] => dffe24a[2].IN0
d[3] => dffe24a[3].IN0
d[4] => dffe24a[4].IN0
d[5] => dffe24a[5].IN0
d[6] => dffe24a[6].IN0
d[7] => dffe24a[7].IN0
d[8] => dffe24a[8].IN0
d[9] => dffe24a[9].IN0
d[10] => dffe24a[10].IN0
d[11] => dffe24a[11].IN0
d[12] => dffe24a[12].IN0
d[13] => dffe24a[13].IN0
q[0] <= dffe24a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe24a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe24a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe24a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe24a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe24a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe24a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe24a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe24a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe24a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe24a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe24a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe24a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe24a[13].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|FIFO_AMIR:write_fifo3|dcfifo:dcfifo_component|dcfifo_ojp1:auto_generated|dffpipe_9d9:wraclr
clock => dffe25a[0].CLK
clock => dffe26a[0].CLK
clrn => dffe25a[0].ACLR
clrn => dffe26a[0].ACLR
d[0] => dffe25a[0].IN0
q[0] <= dffe26a[0].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|FIFO_AMIR:write_fifo3|dcfifo:dcfifo_component|dcfifo_ojp1:auto_generated|dffpipe_se9:ws_brp
clock => dffe24a[13].CLK
clock => dffe24a[12].CLK
clock => dffe24a[11].CLK
clock => dffe24a[10].CLK
clock => dffe24a[9].CLK
clock => dffe24a[8].CLK
clock => dffe24a[7].CLK
clock => dffe24a[6].CLK
clock => dffe24a[5].CLK
clock => dffe24a[4].CLK
clock => dffe24a[3].CLK
clock => dffe24a[2].CLK
clock => dffe24a[1].CLK
clock => dffe24a[0].CLK
clrn => dffe24a[13].ACLR
clrn => dffe24a[12].ACLR
clrn => dffe24a[11].ACLR
clrn => dffe24a[10].ACLR
clrn => dffe24a[9].ACLR
clrn => dffe24a[8].ACLR
clrn => dffe24a[7].ACLR
clrn => dffe24a[6].ACLR
clrn => dffe24a[5].ACLR
clrn => dffe24a[4].ACLR
clrn => dffe24a[3].ACLR
clrn => dffe24a[2].ACLR
clrn => dffe24a[1].ACLR
clrn => dffe24a[0].ACLR
d[0] => dffe24a[0].IN0
d[1] => dffe24a[1].IN0
d[2] => dffe24a[2].IN0
d[3] => dffe24a[3].IN0
d[4] => dffe24a[4].IN0
d[5] => dffe24a[5].IN0
d[6] => dffe24a[6].IN0
d[7] => dffe24a[7].IN0
d[8] => dffe24a[8].IN0
d[9] => dffe24a[9].IN0
d[10] => dffe24a[10].IN0
d[11] => dffe24a[11].IN0
d[12] => dffe24a[12].IN0
d[13] => dffe24a[13].IN0
q[0] <= dffe24a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe24a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe24a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe24a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe24a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe24a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe24a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe24a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe24a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe24a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe24a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe24a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe24a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe24a[13].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|FIFO_AMIR:write_fifo3|dcfifo:dcfifo_component|dcfifo_ojp1:auto_generated|dffpipe_se9:ws_bwp
clock => dffe24a[13].CLK
clock => dffe24a[12].CLK
clock => dffe24a[11].CLK
clock => dffe24a[10].CLK
clock => dffe24a[9].CLK
clock => dffe24a[8].CLK
clock => dffe24a[7].CLK
clock => dffe24a[6].CLK
clock => dffe24a[5].CLK
clock => dffe24a[4].CLK
clock => dffe24a[3].CLK
clock => dffe24a[2].CLK
clock => dffe24a[1].CLK
clock => dffe24a[0].CLK
clrn => dffe24a[13].ACLR
clrn => dffe24a[12].ACLR
clrn => dffe24a[11].ACLR
clrn => dffe24a[10].ACLR
clrn => dffe24a[9].ACLR
clrn => dffe24a[8].ACLR
clrn => dffe24a[7].ACLR
clrn => dffe24a[6].ACLR
clrn => dffe24a[5].ACLR
clrn => dffe24a[4].ACLR
clrn => dffe24a[3].ACLR
clrn => dffe24a[2].ACLR
clrn => dffe24a[1].ACLR
clrn => dffe24a[0].ACLR
d[0] => dffe24a[0].IN0
d[1] => dffe24a[1].IN0
d[2] => dffe24a[2].IN0
d[3] => dffe24a[3].IN0
d[4] => dffe24a[4].IN0
d[5] => dffe24a[5].IN0
d[6] => dffe24a[6].IN0
d[7] => dffe24a[7].IN0
d[8] => dffe24a[8].IN0
d[9] => dffe24a[9].IN0
d[10] => dffe24a[10].IN0
d[11] => dffe24a[11].IN0
d[12] => dffe24a[12].IN0
d[13] => dffe24a[13].IN0
q[0] <= dffe24a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe24a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe24a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe24a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe24a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe24a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe24a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe24a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe24a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe24a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe24a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe24a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe24a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe24a[13].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|FIFO_AMIR:write_fifo3|dcfifo:dcfifo_component|dcfifo_ojp1:auto_generated|alt_synch_pipe_2e8:ws_dgrp
clock => dffpipe_te9:dffpipe27.clock
clrn => dffpipe_te9:dffpipe27.clrn
d[0] => dffpipe_te9:dffpipe27.d[0]
d[1] => dffpipe_te9:dffpipe27.d[1]
d[2] => dffpipe_te9:dffpipe27.d[2]
d[3] => dffpipe_te9:dffpipe27.d[3]
d[4] => dffpipe_te9:dffpipe27.d[4]
d[5] => dffpipe_te9:dffpipe27.d[5]
d[6] => dffpipe_te9:dffpipe27.d[6]
d[7] => dffpipe_te9:dffpipe27.d[7]
d[8] => dffpipe_te9:dffpipe27.d[8]
d[9] => dffpipe_te9:dffpipe27.d[9]
d[10] => dffpipe_te9:dffpipe27.d[10]
d[11] => dffpipe_te9:dffpipe27.d[11]
d[12] => dffpipe_te9:dffpipe27.d[12]
d[13] => dffpipe_te9:dffpipe27.d[13]
q[0] <= dffpipe_te9:dffpipe27.q[0]
q[1] <= dffpipe_te9:dffpipe27.q[1]
q[2] <= dffpipe_te9:dffpipe27.q[2]
q[3] <= dffpipe_te9:dffpipe27.q[3]
q[4] <= dffpipe_te9:dffpipe27.q[4]
q[5] <= dffpipe_te9:dffpipe27.q[5]
q[6] <= dffpipe_te9:dffpipe27.q[6]
q[7] <= dffpipe_te9:dffpipe27.q[7]
q[8] <= dffpipe_te9:dffpipe27.q[8]
q[9] <= dffpipe_te9:dffpipe27.q[9]
q[10] <= dffpipe_te9:dffpipe27.q[10]
q[11] <= dffpipe_te9:dffpipe27.q[11]
q[12] <= dffpipe_te9:dffpipe27.q[12]
q[13] <= dffpipe_te9:dffpipe27.q[13]


|DE1_D5M|Sdram_Control_4Port:u7|FIFO_AMIR:write_fifo3|dcfifo:dcfifo_component|dcfifo_ojp1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_te9:dffpipe27
clock => dffe28a[13].CLK
clock => dffe28a[12].CLK
clock => dffe28a[11].CLK
clock => dffe28a[10].CLK
clock => dffe28a[9].CLK
clock => dffe28a[8].CLK
clock => dffe28a[7].CLK
clock => dffe28a[6].CLK
clock => dffe28a[5].CLK
clock => dffe28a[4].CLK
clock => dffe28a[3].CLK
clock => dffe28a[2].CLK
clock => dffe28a[1].CLK
clock => dffe28a[0].CLK
clrn => dffe28a[13].ACLR
clrn => dffe28a[12].ACLR
clrn => dffe28a[11].ACLR
clrn => dffe28a[10].ACLR
clrn => dffe28a[9].ACLR
clrn => dffe28a[8].ACLR
clrn => dffe28a[7].ACLR
clrn => dffe28a[6].ACLR
clrn => dffe28a[5].ACLR
clrn => dffe28a[4].ACLR
clrn => dffe28a[3].ACLR
clrn => dffe28a[2].ACLR
clrn => dffe28a[1].ACLR
clrn => dffe28a[0].ACLR
d[0] => dffe28a[0].IN0
d[1] => dffe28a[1].IN0
d[2] => dffe28a[2].IN0
d[3] => dffe28a[3].IN0
d[4] => dffe28a[4].IN0
d[5] => dffe28a[5].IN0
d[6] => dffe28a[6].IN0
d[7] => dffe28a[7].IN0
d[8] => dffe28a[8].IN0
d[9] => dffe28a[9].IN0
d[10] => dffe28a[10].IN0
d[11] => dffe28a[11].IN0
d[12] => dffe28a[12].IN0
d[13] => dffe28a[13].IN0
q[0] <= dffe28a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe28a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe28a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe28a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe28a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe28a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe28a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe28a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe28a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe28a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe28a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe28a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe28a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe28a[13].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|FIFO_AMIR:write_fifo3|dcfifo:dcfifo_component|dcfifo_ojp1:auto_generated|cmpr_936:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1


|DE1_D5M|Sdram_Control_4Port:u7|FIFO_AMIR:write_fifo3|dcfifo:dcfifo_component|dcfifo_ojp1:auto_generated|cmpr_936:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component
data[0] => dcfifo_m2o1:auto_generated.data[0]
data[1] => dcfifo_m2o1:auto_generated.data[1]
data[2] => dcfifo_m2o1:auto_generated.data[2]
data[3] => dcfifo_m2o1:auto_generated.data[3]
data[4] => dcfifo_m2o1:auto_generated.data[4]
data[5] => dcfifo_m2o1:auto_generated.data[5]
data[6] => dcfifo_m2o1:auto_generated.data[6]
data[7] => dcfifo_m2o1:auto_generated.data[7]
data[8] => dcfifo_m2o1:auto_generated.data[8]
data[9] => dcfifo_m2o1:auto_generated.data[9]
data[10] => dcfifo_m2o1:auto_generated.data[10]
data[11] => dcfifo_m2o1:auto_generated.data[11]
data[12] => dcfifo_m2o1:auto_generated.data[12]
data[13] => dcfifo_m2o1:auto_generated.data[13]
data[14] => dcfifo_m2o1:auto_generated.data[14]
data[15] => dcfifo_m2o1:auto_generated.data[15]
q[0] <= dcfifo_m2o1:auto_generated.q[0]
q[1] <= dcfifo_m2o1:auto_generated.q[1]
q[2] <= dcfifo_m2o1:auto_generated.q[2]
q[3] <= dcfifo_m2o1:auto_generated.q[3]
q[4] <= dcfifo_m2o1:auto_generated.q[4]
q[5] <= dcfifo_m2o1:auto_generated.q[5]
q[6] <= dcfifo_m2o1:auto_generated.q[6]
q[7] <= dcfifo_m2o1:auto_generated.q[7]
q[8] <= dcfifo_m2o1:auto_generated.q[8]
q[9] <= dcfifo_m2o1:auto_generated.q[9]
q[10] <= dcfifo_m2o1:auto_generated.q[10]
q[11] <= dcfifo_m2o1:auto_generated.q[11]
q[12] <= dcfifo_m2o1:auto_generated.q[12]
q[13] <= dcfifo_m2o1:auto_generated.q[13]
q[14] <= dcfifo_m2o1:auto_generated.q[14]
q[15] <= dcfifo_m2o1:auto_generated.q[15]
rdclk => dcfifo_m2o1:auto_generated.rdclk
rdreq => dcfifo_m2o1:auto_generated.rdreq
wrclk => dcfifo_m2o1:auto_generated.wrclk
wrreq => dcfifo_m2o1:auto_generated.wrreq
aclr => dcfifo_m2o1:auto_generated.aclr
rdempty <= dcfifo_m2o1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_m2o1:auto_generated.wrfull
rdusedw[0] <= dcfifo_m2o1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_m2o1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_m2o1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_m2o1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_m2o1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_m2o1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_m2o1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_m2o1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_m2o1:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_m2o1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_m2o1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_m2o1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_m2o1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_m2o1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_m2o1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_m2o1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_m2o1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_m2o1:auto_generated.wrusedw[8]


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated
aclr => a_graycounter_fgc:wrptr_g1p.aclr
aclr => a_graycounter_egc:wrptr_gp.aclr
aclr => altsyncram_1l81:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_1l81:fifo_ram.data_a[0]
data[1] => altsyncram_1l81:fifo_ram.data_a[1]
data[2] => altsyncram_1l81:fifo_ram.data_a[2]
data[3] => altsyncram_1l81:fifo_ram.data_a[3]
data[4] => altsyncram_1l81:fifo_ram.data_a[4]
data[5] => altsyncram_1l81:fifo_ram.data_a[5]
data[6] => altsyncram_1l81:fifo_ram.data_a[6]
data[7] => altsyncram_1l81:fifo_ram.data_a[7]
data[8] => altsyncram_1l81:fifo_ram.data_a[8]
data[9] => altsyncram_1l81:fifo_ram.data_a[9]
data[10] => altsyncram_1l81:fifo_ram.data_a[10]
data[11] => altsyncram_1l81:fifo_ram.data_a[11]
data[12] => altsyncram_1l81:fifo_ram.data_a[12]
data[13] => altsyncram_1l81:fifo_ram.data_a[13]
data[14] => altsyncram_1l81:fifo_ram.data_a[14]
data[15] => altsyncram_1l81:fifo_ram.data_a[15]
q[0] <= altsyncram_1l81:fifo_ram.q_b[0]
q[1] <= altsyncram_1l81:fifo_ram.q_b[1]
q[2] <= altsyncram_1l81:fifo_ram.q_b[2]
q[3] <= altsyncram_1l81:fifo_ram.q_b[3]
q[4] <= altsyncram_1l81:fifo_ram.q_b[4]
q[5] <= altsyncram_1l81:fifo_ram.q_b[5]
q[6] <= altsyncram_1l81:fifo_ram.q_b[6]
q[7] <= altsyncram_1l81:fifo_ram.q_b[7]
q[8] <= altsyncram_1l81:fifo_ram.q_b[8]
q[9] <= altsyncram_1l81:fifo_ram.q_b[9]
q[10] <= altsyncram_1l81:fifo_ram.q_b[10]
q[11] <= altsyncram_1l81:fifo_ram.q_b[11]
q[12] <= altsyncram_1l81:fifo_ram.q_b[12]
q[13] <= altsyncram_1l81:fifo_ram.q_b[13]
q[14] <= altsyncram_1l81:fifo_ram.q_b[14]
q[15] <= altsyncram_1l81:fifo_ram.q_b[15]
rdclk => a_graycounter_o96:rdptr_g1p.clock
rdclk => altsyncram_1l81:fifo_ram.clock1
rdclk => _.IN0
rdclk => dffpipe_kec:rs_brp.clock
rdclk => dffpipe_kec:rs_bwp.clock
rdclk => alt_synch_pipe_rdb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_fgc:wrptr_g1p.clock
wrclk => a_graycounter_egc:wrptr_gp.clock
wrclk => altsyncram_1l81:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_vd8:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p
aclr => counter7a[9].IN0
aclr => counter7a[8].IN0
aclr => counter7a[7].IN0
aclr => counter7a[6].IN0
aclr => counter7a[5].IN0
aclr => counter7a[4].IN0
aclr => counter7a[3].IN0
aclr => counter7a[2].IN0
aclr => counter7a[1].IN0
aclr => counter7a[0].IN0
aclr => parity5.IN0
aclr => sub_parity6a1.IN0
aclr => sub_parity6a0.IN0
clock => counter7a[9].CLK
clock => counter7a[8].CLK
clock => counter7a[7].CLK
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
clock => sub_parity6a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter7a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter7a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_fgc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp
aclr => counter13a[9].IN0
aclr => counter13a[8].IN0
aclr => counter13a[7].IN0
aclr => counter13a[6].IN0
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clock => counter13a[9].CLK
clock => counter13a[8].CLK
clock => counter13a[7].CLK
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
clock => sub_parity12a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter13a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram
aclr1 => altsyncram_drg1:altsyncram14.aclr1
address_a[0] => altsyncram_drg1:altsyncram14.address_b[0]
address_a[1] => altsyncram_drg1:altsyncram14.address_b[1]
address_a[2] => altsyncram_drg1:altsyncram14.address_b[2]
address_a[3] => altsyncram_drg1:altsyncram14.address_b[3]
address_a[4] => altsyncram_drg1:altsyncram14.address_b[4]
address_a[5] => altsyncram_drg1:altsyncram14.address_b[5]
address_a[6] => altsyncram_drg1:altsyncram14.address_b[6]
address_a[7] => altsyncram_drg1:altsyncram14.address_b[7]
address_a[8] => altsyncram_drg1:altsyncram14.address_b[8]
address_b[0] => altsyncram_drg1:altsyncram14.address_a[0]
address_b[1] => altsyncram_drg1:altsyncram14.address_a[1]
address_b[2] => altsyncram_drg1:altsyncram14.address_a[2]
address_b[3] => altsyncram_drg1:altsyncram14.address_a[3]
address_b[4] => altsyncram_drg1:altsyncram14.address_a[4]
address_b[5] => altsyncram_drg1:altsyncram14.address_a[5]
address_b[6] => altsyncram_drg1:altsyncram14.address_a[6]
address_b[7] => altsyncram_drg1:altsyncram14.address_a[7]
address_b[8] => altsyncram_drg1:altsyncram14.address_a[8]
addressstall_b => altsyncram_drg1:altsyncram14.addressstall_a
clock0 => altsyncram_drg1:altsyncram14.clock1
clock1 => altsyncram_drg1:altsyncram14.clock0
clocken1 => altsyncram_drg1:altsyncram14.clocken0
data_a[0] => altsyncram_drg1:altsyncram14.data_b[0]
data_a[1] => altsyncram_drg1:altsyncram14.data_b[1]
data_a[2] => altsyncram_drg1:altsyncram14.data_b[2]
data_a[3] => altsyncram_drg1:altsyncram14.data_b[3]
data_a[4] => altsyncram_drg1:altsyncram14.data_b[4]
data_a[5] => altsyncram_drg1:altsyncram14.data_b[5]
data_a[6] => altsyncram_drg1:altsyncram14.data_b[6]
data_a[7] => altsyncram_drg1:altsyncram14.data_b[7]
data_a[8] => altsyncram_drg1:altsyncram14.data_b[8]
data_a[9] => altsyncram_drg1:altsyncram14.data_b[9]
data_a[10] => altsyncram_drg1:altsyncram14.data_b[10]
data_a[11] => altsyncram_drg1:altsyncram14.data_b[11]
data_a[12] => altsyncram_drg1:altsyncram14.data_b[12]
data_a[13] => altsyncram_drg1:altsyncram14.data_b[13]
data_a[14] => altsyncram_drg1:altsyncram14.data_b[14]
data_a[15] => altsyncram_drg1:altsyncram14.data_b[15]
q_b[0] <= altsyncram_drg1:altsyncram14.q_a[0]
q_b[1] <= altsyncram_drg1:altsyncram14.q_a[1]
q_b[2] <= altsyncram_drg1:altsyncram14.q_a[2]
q_b[3] <= altsyncram_drg1:altsyncram14.q_a[3]
q_b[4] <= altsyncram_drg1:altsyncram14.q_a[4]
q_b[5] <= altsyncram_drg1:altsyncram14.q_a[5]
q_b[6] <= altsyncram_drg1:altsyncram14.q_a[6]
q_b[7] <= altsyncram_drg1:altsyncram14.q_a[7]
q_b[8] <= altsyncram_drg1:altsyncram14.q_a[8]
q_b[9] <= altsyncram_drg1:altsyncram14.q_a[9]
q_b[10] <= altsyncram_drg1:altsyncram14.q_a[10]
q_b[11] <= altsyncram_drg1:altsyncram14.q_a[11]
q_b[12] <= altsyncram_drg1:altsyncram14.q_a[12]
q_b[13] <= altsyncram_drg1:altsyncram14.q_a[13]
q_b[14] <= altsyncram_drg1:altsyncram14.q_a[14]
q_b[15] <= altsyncram_drg1:altsyncram14.q_a[15]
wren_a => altsyncram_drg1:altsyncram14.clocken1
wren_a => altsyncram_drg1:altsyncram14.wren_b


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14
aclr1 => ram_block15a0.CLR1
aclr1 => ram_block15a1.CLR1
aclr1 => ram_block15a2.CLR1
aclr1 => ram_block15a3.CLR1
aclr1 => ram_block15a4.CLR1
aclr1 => ram_block15a5.CLR1
aclr1 => ram_block15a6.CLR1
aclr1 => ram_block15a7.CLR1
aclr1 => ram_block15a8.CLR1
aclr1 => ram_block15a9.CLR1
aclr1 => ram_block15a10.CLR1
aclr1 => ram_block15a11.CLR1
aclr1 => ram_block15a12.CLR1
aclr1 => ram_block15a13.CLR1
aclr1 => ram_block15a14.CLR1
aclr1 => ram_block15a15.CLR1
address_a[0] => ram_block15a0.PORTAADDR
address_a[0] => ram_block15a1.PORTAADDR
address_a[0] => ram_block15a2.PORTAADDR
address_a[0] => ram_block15a3.PORTAADDR
address_a[0] => ram_block15a4.PORTAADDR
address_a[0] => ram_block15a5.PORTAADDR
address_a[0] => ram_block15a6.PORTAADDR
address_a[0] => ram_block15a7.PORTAADDR
address_a[0] => ram_block15a8.PORTAADDR
address_a[0] => ram_block15a9.PORTAADDR
address_a[0] => ram_block15a10.PORTAADDR
address_a[0] => ram_block15a11.PORTAADDR
address_a[0] => ram_block15a12.PORTAADDR
address_a[0] => ram_block15a13.PORTAADDR
address_a[0] => ram_block15a14.PORTAADDR
address_a[0] => ram_block15a15.PORTAADDR
address_a[1] => ram_block15a0.PORTAADDR1
address_a[1] => ram_block15a1.PORTAADDR1
address_a[1] => ram_block15a2.PORTAADDR1
address_a[1] => ram_block15a3.PORTAADDR1
address_a[1] => ram_block15a4.PORTAADDR1
address_a[1] => ram_block15a5.PORTAADDR1
address_a[1] => ram_block15a6.PORTAADDR1
address_a[1] => ram_block15a7.PORTAADDR1
address_a[1] => ram_block15a8.PORTAADDR1
address_a[1] => ram_block15a9.PORTAADDR1
address_a[1] => ram_block15a10.PORTAADDR1
address_a[1] => ram_block15a11.PORTAADDR1
address_a[1] => ram_block15a12.PORTAADDR1
address_a[1] => ram_block15a13.PORTAADDR1
address_a[1] => ram_block15a14.PORTAADDR1
address_a[1] => ram_block15a15.PORTAADDR1
address_a[2] => ram_block15a0.PORTAADDR2
address_a[2] => ram_block15a1.PORTAADDR2
address_a[2] => ram_block15a2.PORTAADDR2
address_a[2] => ram_block15a3.PORTAADDR2
address_a[2] => ram_block15a4.PORTAADDR2
address_a[2] => ram_block15a5.PORTAADDR2
address_a[2] => ram_block15a6.PORTAADDR2
address_a[2] => ram_block15a7.PORTAADDR2
address_a[2] => ram_block15a8.PORTAADDR2
address_a[2] => ram_block15a9.PORTAADDR2
address_a[2] => ram_block15a10.PORTAADDR2
address_a[2] => ram_block15a11.PORTAADDR2
address_a[2] => ram_block15a12.PORTAADDR2
address_a[2] => ram_block15a13.PORTAADDR2
address_a[2] => ram_block15a14.PORTAADDR2
address_a[2] => ram_block15a15.PORTAADDR2
address_a[3] => ram_block15a0.PORTAADDR3
address_a[3] => ram_block15a1.PORTAADDR3
address_a[3] => ram_block15a2.PORTAADDR3
address_a[3] => ram_block15a3.PORTAADDR3
address_a[3] => ram_block15a4.PORTAADDR3
address_a[3] => ram_block15a5.PORTAADDR3
address_a[3] => ram_block15a6.PORTAADDR3
address_a[3] => ram_block15a7.PORTAADDR3
address_a[3] => ram_block15a8.PORTAADDR3
address_a[3] => ram_block15a9.PORTAADDR3
address_a[3] => ram_block15a10.PORTAADDR3
address_a[3] => ram_block15a11.PORTAADDR3
address_a[3] => ram_block15a12.PORTAADDR3
address_a[3] => ram_block15a13.PORTAADDR3
address_a[3] => ram_block15a14.PORTAADDR3
address_a[3] => ram_block15a15.PORTAADDR3
address_a[4] => ram_block15a0.PORTAADDR4
address_a[4] => ram_block15a1.PORTAADDR4
address_a[4] => ram_block15a2.PORTAADDR4
address_a[4] => ram_block15a3.PORTAADDR4
address_a[4] => ram_block15a4.PORTAADDR4
address_a[4] => ram_block15a5.PORTAADDR4
address_a[4] => ram_block15a6.PORTAADDR4
address_a[4] => ram_block15a7.PORTAADDR4
address_a[4] => ram_block15a8.PORTAADDR4
address_a[4] => ram_block15a9.PORTAADDR4
address_a[4] => ram_block15a10.PORTAADDR4
address_a[4] => ram_block15a11.PORTAADDR4
address_a[4] => ram_block15a12.PORTAADDR4
address_a[4] => ram_block15a13.PORTAADDR4
address_a[4] => ram_block15a14.PORTAADDR4
address_a[4] => ram_block15a15.PORTAADDR4
address_a[5] => ram_block15a0.PORTAADDR5
address_a[5] => ram_block15a1.PORTAADDR5
address_a[5] => ram_block15a2.PORTAADDR5
address_a[5] => ram_block15a3.PORTAADDR5
address_a[5] => ram_block15a4.PORTAADDR5
address_a[5] => ram_block15a5.PORTAADDR5
address_a[5] => ram_block15a6.PORTAADDR5
address_a[5] => ram_block15a7.PORTAADDR5
address_a[5] => ram_block15a8.PORTAADDR5
address_a[5] => ram_block15a9.PORTAADDR5
address_a[5] => ram_block15a10.PORTAADDR5
address_a[5] => ram_block15a11.PORTAADDR5
address_a[5] => ram_block15a12.PORTAADDR5
address_a[5] => ram_block15a13.PORTAADDR5
address_a[5] => ram_block15a14.PORTAADDR5
address_a[5] => ram_block15a15.PORTAADDR5
address_a[6] => ram_block15a0.PORTAADDR6
address_a[6] => ram_block15a1.PORTAADDR6
address_a[6] => ram_block15a2.PORTAADDR6
address_a[6] => ram_block15a3.PORTAADDR6
address_a[6] => ram_block15a4.PORTAADDR6
address_a[6] => ram_block15a5.PORTAADDR6
address_a[6] => ram_block15a6.PORTAADDR6
address_a[6] => ram_block15a7.PORTAADDR6
address_a[6] => ram_block15a8.PORTAADDR6
address_a[6] => ram_block15a9.PORTAADDR6
address_a[6] => ram_block15a10.PORTAADDR6
address_a[6] => ram_block15a11.PORTAADDR6
address_a[6] => ram_block15a12.PORTAADDR6
address_a[6] => ram_block15a13.PORTAADDR6
address_a[6] => ram_block15a14.PORTAADDR6
address_a[6] => ram_block15a15.PORTAADDR6
address_a[7] => ram_block15a0.PORTAADDR7
address_a[7] => ram_block15a1.PORTAADDR7
address_a[7] => ram_block15a2.PORTAADDR7
address_a[7] => ram_block15a3.PORTAADDR7
address_a[7] => ram_block15a4.PORTAADDR7
address_a[7] => ram_block15a5.PORTAADDR7
address_a[7] => ram_block15a6.PORTAADDR7
address_a[7] => ram_block15a7.PORTAADDR7
address_a[7] => ram_block15a8.PORTAADDR7
address_a[7] => ram_block15a9.PORTAADDR7
address_a[7] => ram_block15a10.PORTAADDR7
address_a[7] => ram_block15a11.PORTAADDR7
address_a[7] => ram_block15a12.PORTAADDR7
address_a[7] => ram_block15a13.PORTAADDR7
address_a[7] => ram_block15a14.PORTAADDR7
address_a[7] => ram_block15a15.PORTAADDR7
address_a[8] => ram_block15a0.PORTAADDR8
address_a[8] => ram_block15a1.PORTAADDR8
address_a[8] => ram_block15a2.PORTAADDR8
address_a[8] => ram_block15a3.PORTAADDR8
address_a[8] => ram_block15a4.PORTAADDR8
address_a[8] => ram_block15a5.PORTAADDR8
address_a[8] => ram_block15a6.PORTAADDR8
address_a[8] => ram_block15a7.PORTAADDR8
address_a[8] => ram_block15a8.PORTAADDR8
address_a[8] => ram_block15a9.PORTAADDR8
address_a[8] => ram_block15a10.PORTAADDR8
address_a[8] => ram_block15a11.PORTAADDR8
address_a[8] => ram_block15a12.PORTAADDR8
address_a[8] => ram_block15a13.PORTAADDR8
address_a[8] => ram_block15a14.PORTAADDR8
address_a[8] => ram_block15a15.PORTAADDR8
address_b[0] => ram_block15a0.PORTBADDR
address_b[0] => ram_block15a1.PORTBADDR
address_b[0] => ram_block15a2.PORTBADDR
address_b[0] => ram_block15a3.PORTBADDR
address_b[0] => ram_block15a4.PORTBADDR
address_b[0] => ram_block15a5.PORTBADDR
address_b[0] => ram_block15a6.PORTBADDR
address_b[0] => ram_block15a7.PORTBADDR
address_b[0] => ram_block15a8.PORTBADDR
address_b[0] => ram_block15a9.PORTBADDR
address_b[0] => ram_block15a10.PORTBADDR
address_b[0] => ram_block15a11.PORTBADDR
address_b[0] => ram_block15a12.PORTBADDR
address_b[0] => ram_block15a13.PORTBADDR
address_b[0] => ram_block15a14.PORTBADDR
address_b[0] => ram_block15a15.PORTBADDR
address_b[1] => ram_block15a0.PORTBADDR1
address_b[1] => ram_block15a1.PORTBADDR1
address_b[1] => ram_block15a2.PORTBADDR1
address_b[1] => ram_block15a3.PORTBADDR1
address_b[1] => ram_block15a4.PORTBADDR1
address_b[1] => ram_block15a5.PORTBADDR1
address_b[1] => ram_block15a6.PORTBADDR1
address_b[1] => ram_block15a7.PORTBADDR1
address_b[1] => ram_block15a8.PORTBADDR1
address_b[1] => ram_block15a9.PORTBADDR1
address_b[1] => ram_block15a10.PORTBADDR1
address_b[1] => ram_block15a11.PORTBADDR1
address_b[1] => ram_block15a12.PORTBADDR1
address_b[1] => ram_block15a13.PORTBADDR1
address_b[1] => ram_block15a14.PORTBADDR1
address_b[1] => ram_block15a15.PORTBADDR1
address_b[2] => ram_block15a0.PORTBADDR2
address_b[2] => ram_block15a1.PORTBADDR2
address_b[2] => ram_block15a2.PORTBADDR2
address_b[2] => ram_block15a3.PORTBADDR2
address_b[2] => ram_block15a4.PORTBADDR2
address_b[2] => ram_block15a5.PORTBADDR2
address_b[2] => ram_block15a6.PORTBADDR2
address_b[2] => ram_block15a7.PORTBADDR2
address_b[2] => ram_block15a8.PORTBADDR2
address_b[2] => ram_block15a9.PORTBADDR2
address_b[2] => ram_block15a10.PORTBADDR2
address_b[2] => ram_block15a11.PORTBADDR2
address_b[2] => ram_block15a12.PORTBADDR2
address_b[2] => ram_block15a13.PORTBADDR2
address_b[2] => ram_block15a14.PORTBADDR2
address_b[2] => ram_block15a15.PORTBADDR2
address_b[3] => ram_block15a0.PORTBADDR3
address_b[3] => ram_block15a1.PORTBADDR3
address_b[3] => ram_block15a2.PORTBADDR3
address_b[3] => ram_block15a3.PORTBADDR3
address_b[3] => ram_block15a4.PORTBADDR3
address_b[3] => ram_block15a5.PORTBADDR3
address_b[3] => ram_block15a6.PORTBADDR3
address_b[3] => ram_block15a7.PORTBADDR3
address_b[3] => ram_block15a8.PORTBADDR3
address_b[3] => ram_block15a9.PORTBADDR3
address_b[3] => ram_block15a10.PORTBADDR3
address_b[3] => ram_block15a11.PORTBADDR3
address_b[3] => ram_block15a12.PORTBADDR3
address_b[3] => ram_block15a13.PORTBADDR3
address_b[3] => ram_block15a14.PORTBADDR3
address_b[3] => ram_block15a15.PORTBADDR3
address_b[4] => ram_block15a0.PORTBADDR4
address_b[4] => ram_block15a1.PORTBADDR4
address_b[4] => ram_block15a2.PORTBADDR4
address_b[4] => ram_block15a3.PORTBADDR4
address_b[4] => ram_block15a4.PORTBADDR4
address_b[4] => ram_block15a5.PORTBADDR4
address_b[4] => ram_block15a6.PORTBADDR4
address_b[4] => ram_block15a7.PORTBADDR4
address_b[4] => ram_block15a8.PORTBADDR4
address_b[4] => ram_block15a9.PORTBADDR4
address_b[4] => ram_block15a10.PORTBADDR4
address_b[4] => ram_block15a11.PORTBADDR4
address_b[4] => ram_block15a12.PORTBADDR4
address_b[4] => ram_block15a13.PORTBADDR4
address_b[4] => ram_block15a14.PORTBADDR4
address_b[4] => ram_block15a15.PORTBADDR4
address_b[5] => ram_block15a0.PORTBADDR5
address_b[5] => ram_block15a1.PORTBADDR5
address_b[5] => ram_block15a2.PORTBADDR5
address_b[5] => ram_block15a3.PORTBADDR5
address_b[5] => ram_block15a4.PORTBADDR5
address_b[5] => ram_block15a5.PORTBADDR5
address_b[5] => ram_block15a6.PORTBADDR5
address_b[5] => ram_block15a7.PORTBADDR5
address_b[5] => ram_block15a8.PORTBADDR5
address_b[5] => ram_block15a9.PORTBADDR5
address_b[5] => ram_block15a10.PORTBADDR5
address_b[5] => ram_block15a11.PORTBADDR5
address_b[5] => ram_block15a12.PORTBADDR5
address_b[5] => ram_block15a13.PORTBADDR5
address_b[5] => ram_block15a14.PORTBADDR5
address_b[5] => ram_block15a15.PORTBADDR5
address_b[6] => ram_block15a0.PORTBADDR6
address_b[6] => ram_block15a1.PORTBADDR6
address_b[6] => ram_block15a2.PORTBADDR6
address_b[6] => ram_block15a3.PORTBADDR6
address_b[6] => ram_block15a4.PORTBADDR6
address_b[6] => ram_block15a5.PORTBADDR6
address_b[6] => ram_block15a6.PORTBADDR6
address_b[6] => ram_block15a7.PORTBADDR6
address_b[6] => ram_block15a8.PORTBADDR6
address_b[6] => ram_block15a9.PORTBADDR6
address_b[6] => ram_block15a10.PORTBADDR6
address_b[6] => ram_block15a11.PORTBADDR6
address_b[6] => ram_block15a12.PORTBADDR6
address_b[6] => ram_block15a13.PORTBADDR6
address_b[6] => ram_block15a14.PORTBADDR6
address_b[6] => ram_block15a15.PORTBADDR6
address_b[7] => ram_block15a0.PORTBADDR7
address_b[7] => ram_block15a1.PORTBADDR7
address_b[7] => ram_block15a2.PORTBADDR7
address_b[7] => ram_block15a3.PORTBADDR7
address_b[7] => ram_block15a4.PORTBADDR7
address_b[7] => ram_block15a5.PORTBADDR7
address_b[7] => ram_block15a6.PORTBADDR7
address_b[7] => ram_block15a7.PORTBADDR7
address_b[7] => ram_block15a8.PORTBADDR7
address_b[7] => ram_block15a9.PORTBADDR7
address_b[7] => ram_block15a10.PORTBADDR7
address_b[7] => ram_block15a11.PORTBADDR7
address_b[7] => ram_block15a12.PORTBADDR7
address_b[7] => ram_block15a13.PORTBADDR7
address_b[7] => ram_block15a14.PORTBADDR7
address_b[7] => ram_block15a15.PORTBADDR7
address_b[8] => ram_block15a0.PORTBADDR8
address_b[8] => ram_block15a1.PORTBADDR8
address_b[8] => ram_block15a2.PORTBADDR8
address_b[8] => ram_block15a3.PORTBADDR8
address_b[8] => ram_block15a4.PORTBADDR8
address_b[8] => ram_block15a5.PORTBADDR8
address_b[8] => ram_block15a6.PORTBADDR8
address_b[8] => ram_block15a7.PORTBADDR8
address_b[8] => ram_block15a8.PORTBADDR8
address_b[8] => ram_block15a9.PORTBADDR8
address_b[8] => ram_block15a10.PORTBADDR8
address_b[8] => ram_block15a11.PORTBADDR8
address_b[8] => ram_block15a12.PORTBADDR8
address_b[8] => ram_block15a13.PORTBADDR8
address_b[8] => ram_block15a14.PORTBADDR8
address_b[8] => ram_block15a15.PORTBADDR8
addressstall_a => ram_block15a0.PORTAADDRSTALL
addressstall_a => ram_block15a1.PORTAADDRSTALL
addressstall_a => ram_block15a2.PORTAADDRSTALL
addressstall_a => ram_block15a3.PORTAADDRSTALL
addressstall_a => ram_block15a4.PORTAADDRSTALL
addressstall_a => ram_block15a5.PORTAADDRSTALL
addressstall_a => ram_block15a6.PORTAADDRSTALL
addressstall_a => ram_block15a7.PORTAADDRSTALL
addressstall_a => ram_block15a8.PORTAADDRSTALL
addressstall_a => ram_block15a9.PORTAADDRSTALL
addressstall_a => ram_block15a10.PORTAADDRSTALL
addressstall_a => ram_block15a11.PORTAADDRSTALL
addressstall_a => ram_block15a12.PORTAADDRSTALL
addressstall_a => ram_block15a13.PORTAADDRSTALL
addressstall_a => ram_block15a14.PORTAADDRSTALL
addressstall_a => ram_block15a15.PORTAADDRSTALL
clock0 => ram_block15a0.CLK0
clock0 => ram_block15a1.CLK0
clock0 => ram_block15a2.CLK0
clock0 => ram_block15a3.CLK0
clock0 => ram_block15a4.CLK0
clock0 => ram_block15a5.CLK0
clock0 => ram_block15a6.CLK0
clock0 => ram_block15a7.CLK0
clock0 => ram_block15a8.CLK0
clock0 => ram_block15a9.CLK0
clock0 => ram_block15a10.CLK0
clock0 => ram_block15a11.CLK0
clock0 => ram_block15a12.CLK0
clock0 => ram_block15a13.CLK0
clock0 => ram_block15a14.CLK0
clock0 => ram_block15a15.CLK0
clock1 => ram_block15a0.CLK1
clock1 => ram_block15a1.CLK1
clock1 => ram_block15a2.CLK1
clock1 => ram_block15a3.CLK1
clock1 => ram_block15a4.CLK1
clock1 => ram_block15a5.CLK1
clock1 => ram_block15a6.CLK1
clock1 => ram_block15a7.CLK1
clock1 => ram_block15a8.CLK1
clock1 => ram_block15a9.CLK1
clock1 => ram_block15a10.CLK1
clock1 => ram_block15a11.CLK1
clock1 => ram_block15a12.CLK1
clock1 => ram_block15a13.CLK1
clock1 => ram_block15a14.CLK1
clock1 => ram_block15a15.CLK1
clocken0 => ram_block15a0.ENA0
clocken0 => ram_block15a1.ENA0
clocken0 => ram_block15a2.ENA0
clocken0 => ram_block15a3.ENA0
clocken0 => ram_block15a4.ENA0
clocken0 => ram_block15a5.ENA0
clocken0 => ram_block15a6.ENA0
clocken0 => ram_block15a7.ENA0
clocken0 => ram_block15a8.ENA0
clocken0 => ram_block15a9.ENA0
clocken0 => ram_block15a10.ENA0
clocken0 => ram_block15a11.ENA0
clocken0 => ram_block15a12.ENA0
clocken0 => ram_block15a13.ENA0
clocken0 => ram_block15a14.ENA0
clocken0 => ram_block15a15.ENA0
clocken1 => ram_block15a0.ENA1
clocken1 => ram_block15a1.ENA1
clocken1 => ram_block15a2.ENA1
clocken1 => ram_block15a3.ENA1
clocken1 => ram_block15a4.ENA1
clocken1 => ram_block15a5.ENA1
clocken1 => ram_block15a6.ENA1
clocken1 => ram_block15a7.ENA1
clocken1 => ram_block15a8.ENA1
clocken1 => ram_block15a9.ENA1
clocken1 => ram_block15a10.ENA1
clocken1 => ram_block15a11.ENA1
clocken1 => ram_block15a12.ENA1
clocken1 => ram_block15a13.ENA1
clocken1 => ram_block15a14.ENA1
clocken1 => ram_block15a15.ENA1
data_a[0] => ram_block15a0.PORTADATAIN
data_a[1] => ram_block15a1.PORTADATAIN
data_a[2] => ram_block15a2.PORTADATAIN
data_a[3] => ram_block15a3.PORTADATAIN
data_a[4] => ram_block15a4.PORTADATAIN
data_a[5] => ram_block15a5.PORTADATAIN
data_a[6] => ram_block15a6.PORTADATAIN
data_a[7] => ram_block15a7.PORTADATAIN
data_a[8] => ram_block15a8.PORTADATAIN
data_a[9] => ram_block15a9.PORTADATAIN
data_a[10] => ram_block15a10.PORTADATAIN
data_a[11] => ram_block15a11.PORTADATAIN
data_a[12] => ram_block15a12.PORTADATAIN
data_a[13] => ram_block15a13.PORTADATAIN
data_a[14] => ram_block15a14.PORTADATAIN
data_a[15] => ram_block15a15.PORTADATAIN
data_b[0] => ram_block15a0.PORTBDATAIN
data_b[1] => ram_block15a1.PORTBDATAIN
data_b[2] => ram_block15a2.PORTBDATAIN
data_b[3] => ram_block15a3.PORTBDATAIN
data_b[4] => ram_block15a4.PORTBDATAIN
data_b[5] => ram_block15a5.PORTBDATAIN
data_b[6] => ram_block15a6.PORTBDATAIN
data_b[7] => ram_block15a7.PORTBDATAIN
data_b[8] => ram_block15a8.PORTBDATAIN
data_b[9] => ram_block15a9.PORTBDATAIN
data_b[10] => ram_block15a10.PORTBDATAIN
data_b[11] => ram_block15a11.PORTBDATAIN
data_b[12] => ram_block15a12.PORTBDATAIN
data_b[13] => ram_block15a13.PORTBDATAIN
data_b[14] => ram_block15a14.PORTBDATAIN
data_b[15] => ram_block15a15.PORTBDATAIN
q_a[0] <= ram_block15a0.PORTADATAOUT
q_a[1] <= ram_block15a1.PORTADATAOUT
q_a[2] <= ram_block15a2.PORTADATAOUT
q_a[3] <= ram_block15a3.PORTADATAOUT
q_a[4] <= ram_block15a4.PORTADATAOUT
q_a[5] <= ram_block15a5.PORTADATAOUT
q_a[6] <= ram_block15a6.PORTADATAOUT
q_a[7] <= ram_block15a7.PORTADATAOUT
q_a[8] <= ram_block15a8.PORTADATAOUT
q_a[9] <= ram_block15a9.PORTADATAOUT
q_a[10] <= ram_block15a10.PORTADATAOUT
q_a[11] <= ram_block15a11.PORTADATAOUT
q_a[12] <= ram_block15a12.PORTADATAOUT
q_a[13] <= ram_block15a13.PORTADATAOUT
q_a[14] <= ram_block15a14.PORTADATAOUT
q_a[15] <= ram_block15a15.PORTADATAOUT
q_b[0] <= ram_block15a0.PORTBDATAOUT
q_b[1] <= ram_block15a1.PORTBDATAOUT
q_b[2] <= ram_block15a2.PORTBDATAOUT
q_b[3] <= ram_block15a3.PORTBDATAOUT
q_b[4] <= ram_block15a4.PORTBDATAOUT
q_b[5] <= ram_block15a5.PORTBDATAOUT
q_b[6] <= ram_block15a6.PORTBDATAOUT
q_b[7] <= ram_block15a7.PORTBDATAOUT
q_b[8] <= ram_block15a8.PORTBDATAOUT
q_b[9] <= ram_block15a9.PORTBDATAOUT
q_b[10] <= ram_block15a10.PORTBDATAOUT
q_b[11] <= ram_block15a11.PORTBDATAOUT
q_b[12] <= ram_block15a12.PORTBDATAOUT
q_b[13] <= ram_block15a13.PORTBDATAOUT
q_b[14] <= ram_block15a14.PORTBDATAOUT
q_b[15] <= ram_block15a15.PORTBDATAOUT
wren_a => ram_block15a0.PORTAWE
wren_a => ram_block15a1.PORTAWE
wren_a => ram_block15a2.PORTAWE
wren_a => ram_block15a3.PORTAWE
wren_a => ram_block15a4.PORTAWE
wren_a => ram_block15a5.PORTAWE
wren_a => ram_block15a6.PORTAWE
wren_a => ram_block15a7.PORTAWE
wren_a => ram_block15a8.PORTAWE
wren_a => ram_block15a9.PORTAWE
wren_a => ram_block15a10.PORTAWE
wren_a => ram_block15a11.PORTAWE
wren_a => ram_block15a12.PORTAWE
wren_a => ram_block15a13.PORTAWE
wren_a => ram_block15a14.PORTAWE
wren_a => ram_block15a15.PORTAWE
wren_b => ram_block15a0.PORTBRE
wren_b => ram_block15a1.PORTBRE
wren_b => ram_block15a2.PORTBRE
wren_b => ram_block15a3.PORTBRE
wren_b => ram_block15a4.PORTBRE
wren_b => ram_block15a5.PORTBRE
wren_b => ram_block15a6.PORTBRE
wren_b => ram_block15a7.PORTBRE
wren_b => ram_block15a8.PORTBRE
wren_b => ram_block15a9.PORTBRE
wren_b => ram_block15a10.PORTBRE
wren_b => ram_block15a11.PORTBRE
wren_b => ram_block15a12.PORTBRE
wren_b => ram_block15a13.PORTBRE
wren_b => ram_block15a14.PORTBRE
wren_b => ram_block15a15.PORTBRE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr
clock => dffe16a[0].CLK
clrn => dffe16a[0].ACLR
d[0] => dffe16a[0].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
clock => dffpipe_pe9:dffpipe18.clock
clrn => dffpipe_pe9:dffpipe18.clrn
d[0] => dffpipe_pe9:dffpipe18.d[0]
d[1] => dffpipe_pe9:dffpipe18.d[1]
d[2] => dffpipe_pe9:dffpipe18.d[2]
d[3] => dffpipe_pe9:dffpipe18.d[3]
d[4] => dffpipe_pe9:dffpipe18.d[4]
d[5] => dffpipe_pe9:dffpipe18.d[5]
d[6] => dffpipe_pe9:dffpipe18.d[6]
d[7] => dffpipe_pe9:dffpipe18.d[7]
d[8] => dffpipe_pe9:dffpipe18.d[8]
d[9] => dffpipe_pe9:dffpipe18.d[9]
q[0] <= dffpipe_pe9:dffpipe18.q[0]
q[1] <= dffpipe_pe9:dffpipe18.q[1]
q[2] <= dffpipe_pe9:dffpipe18.q[2]
q[3] <= dffpipe_pe9:dffpipe18.q[3]
q[4] <= dffpipe_pe9:dffpipe18.q[4]
q[5] <= dffpipe_pe9:dffpipe18.q[5]
q[6] <= dffpipe_pe9:dffpipe18.q[6]
q[7] <= dffpipe_pe9:dffpipe18.q[7]
q[8] <= dffpipe_pe9:dffpipe18.q[8]
q[9] <= dffpipe_pe9:dffpipe18.q[9]


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18
clock => dffe19a[9].CLK
clock => dffe19a[8].CLK
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
clock => dffe20a[9].CLK
clock => dffe20a[8].CLK
clock => dffe20a[7].CLK
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clrn => dffe19a[9].ACLR
clrn => dffe19a[8].ACLR
clrn => dffe19a[7].ACLR
clrn => dffe19a[6].ACLR
clrn => dffe19a[5].ACLR
clrn => dffe19a[4].ACLR
clrn => dffe19a[3].ACLR
clrn => dffe19a[2].ACLR
clrn => dffe19a[1].ACLR
clrn => dffe19a[0].ACLR
clrn => dffe20a[9].ACLR
clrn => dffe20a[8].ACLR
clrn => dffe20a[7].ACLR
clrn => dffe20a[6].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
d[0] => dffe19a[0].IN0
d[1] => dffe19a[1].IN0
d[2] => dffe19a[2].IN0
d[3] => dffe19a[3].IN0
d[4] => dffe19a[4].IN0
d[5] => dffe19a[5].IN0
d[6] => dffe19a[6].IN0
d[7] => dffe19a[7].IN0
d[8] => dffe19a[8].IN0
d[9] => dffe19a[9].IN0
q[0] <= dffe20a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe20a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe20a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe20a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe20a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe20a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe20a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe20a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe20a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe20a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe21a[9].CLK
clock => dffe21a[8].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe21a[9].ACLR
clrn => dffe21a[8].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe21a[0].IN0
d[1] => dffe21a[1].IN0
d[2] => dffe21a[2].IN0
d[3] => dffe21a[3].IN0
d[4] => dffe21a[4].IN0
d[5] => dffe21a[5].IN0
d[6] => dffe21a[6].IN0
d[7] => dffe21a[7].IN0
d[8] => dffe21a[8].IN0
d[9] => dffe21a[9].IN0
q[0] <= dffe21a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe21a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe21a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe21a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe21a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe21a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe21a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe21a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe21a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe21a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe21a[9].CLK
clock => dffe21a[8].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe21a[9].ACLR
clrn => dffe21a[8].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe21a[0].IN0
d[1] => dffe21a[1].IN0
d[2] => dffe21a[2].IN0
d[3] => dffe21a[3].IN0
d[4] => dffe21a[4].IN0
d[5] => dffe21a[5].IN0
d[6] => dffe21a[6].IN0
d[7] => dffe21a[7].IN0
d[8] => dffe21a[8].IN0
d[9] => dffe21a[9].IN0
q[0] <= dffe21a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe21a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe21a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe21a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe21a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe21a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe21a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe21a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe21a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe21a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
clock => dffpipe_qe9:dffpipe22.clock
clrn => dffpipe_qe9:dffpipe22.clrn
d[0] => dffpipe_qe9:dffpipe22.d[0]
d[1] => dffpipe_qe9:dffpipe22.d[1]
d[2] => dffpipe_qe9:dffpipe22.d[2]
d[3] => dffpipe_qe9:dffpipe22.d[3]
d[4] => dffpipe_qe9:dffpipe22.d[4]
d[5] => dffpipe_qe9:dffpipe22.d[5]
d[6] => dffpipe_qe9:dffpipe22.d[6]
d[7] => dffpipe_qe9:dffpipe22.d[7]
d[8] => dffpipe_qe9:dffpipe22.d[8]
d[9] => dffpipe_qe9:dffpipe22.d[9]
q[0] <= dffpipe_qe9:dffpipe22.q[0]
q[1] <= dffpipe_qe9:dffpipe22.q[1]
q[2] <= dffpipe_qe9:dffpipe22.q[2]
q[3] <= dffpipe_qe9:dffpipe22.q[3]
q[4] <= dffpipe_qe9:dffpipe22.q[4]
q[5] <= dffpipe_qe9:dffpipe22.q[5]
q[6] <= dffpipe_qe9:dffpipe22.q[6]
q[7] <= dffpipe_qe9:dffpipe22.q[7]
q[8] <= dffpipe_qe9:dffpipe22.q[8]
q[9] <= dffpipe_qe9:dffpipe22.q[9]


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22
clock => dffe23a[9].CLK
clock => dffe23a[8].CLK
clock => dffe23a[7].CLK
clock => dffe23a[6].CLK
clock => dffe23a[5].CLK
clock => dffe23a[4].CLK
clock => dffe23a[3].CLK
clock => dffe23a[2].CLK
clock => dffe23a[1].CLK
clock => dffe23a[0].CLK
clock => dffe24a[9].CLK
clock => dffe24a[8].CLK
clock => dffe24a[7].CLK
clock => dffe24a[6].CLK
clock => dffe24a[5].CLK
clock => dffe24a[4].CLK
clock => dffe24a[3].CLK
clock => dffe24a[2].CLK
clock => dffe24a[1].CLK
clock => dffe24a[0].CLK
clrn => dffe23a[9].ACLR
clrn => dffe23a[8].ACLR
clrn => dffe23a[7].ACLR
clrn => dffe23a[6].ACLR
clrn => dffe23a[5].ACLR
clrn => dffe23a[4].ACLR
clrn => dffe23a[3].ACLR
clrn => dffe23a[2].ACLR
clrn => dffe23a[1].ACLR
clrn => dffe23a[0].ACLR
clrn => dffe24a[9].ACLR
clrn => dffe24a[8].ACLR
clrn => dffe24a[7].ACLR
clrn => dffe24a[6].ACLR
clrn => dffe24a[5].ACLR
clrn => dffe24a[4].ACLR
clrn => dffe24a[3].ACLR
clrn => dffe24a[2].ACLR
clrn => dffe24a[1].ACLR
clrn => dffe24a[0].ACLR
d[0] => dffe23a[0].IN0
d[1] => dffe23a[1].IN0
d[2] => dffe23a[2].IN0
d[3] => dffe23a[3].IN0
d[4] => dffe23a[4].IN0
d[5] => dffe23a[5].IN0
d[6] => dffe23a[6].IN0
d[7] => dffe23a[7].IN0
d[8] => dffe23a[8].IN0
d[9] => dffe23a[9].IN0
q[0] <= dffe24a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe24a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe24a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe24a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe24a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe24a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe24a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe24a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe24a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe24a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component
data[0] => dcfifo_m2o1:auto_generated.data[0]
data[1] => dcfifo_m2o1:auto_generated.data[1]
data[2] => dcfifo_m2o1:auto_generated.data[2]
data[3] => dcfifo_m2o1:auto_generated.data[3]
data[4] => dcfifo_m2o1:auto_generated.data[4]
data[5] => dcfifo_m2o1:auto_generated.data[5]
data[6] => dcfifo_m2o1:auto_generated.data[6]
data[7] => dcfifo_m2o1:auto_generated.data[7]
data[8] => dcfifo_m2o1:auto_generated.data[8]
data[9] => dcfifo_m2o1:auto_generated.data[9]
data[10] => dcfifo_m2o1:auto_generated.data[10]
data[11] => dcfifo_m2o1:auto_generated.data[11]
data[12] => dcfifo_m2o1:auto_generated.data[12]
data[13] => dcfifo_m2o1:auto_generated.data[13]
data[14] => dcfifo_m2o1:auto_generated.data[14]
data[15] => dcfifo_m2o1:auto_generated.data[15]
q[0] <= dcfifo_m2o1:auto_generated.q[0]
q[1] <= dcfifo_m2o1:auto_generated.q[1]
q[2] <= dcfifo_m2o1:auto_generated.q[2]
q[3] <= dcfifo_m2o1:auto_generated.q[3]
q[4] <= dcfifo_m2o1:auto_generated.q[4]
q[5] <= dcfifo_m2o1:auto_generated.q[5]
q[6] <= dcfifo_m2o1:auto_generated.q[6]
q[7] <= dcfifo_m2o1:auto_generated.q[7]
q[8] <= dcfifo_m2o1:auto_generated.q[8]
q[9] <= dcfifo_m2o1:auto_generated.q[9]
q[10] <= dcfifo_m2o1:auto_generated.q[10]
q[11] <= dcfifo_m2o1:auto_generated.q[11]
q[12] <= dcfifo_m2o1:auto_generated.q[12]
q[13] <= dcfifo_m2o1:auto_generated.q[13]
q[14] <= dcfifo_m2o1:auto_generated.q[14]
q[15] <= dcfifo_m2o1:auto_generated.q[15]
rdclk => dcfifo_m2o1:auto_generated.rdclk
rdreq => dcfifo_m2o1:auto_generated.rdreq
wrclk => dcfifo_m2o1:auto_generated.wrclk
wrreq => dcfifo_m2o1:auto_generated.wrreq
aclr => dcfifo_m2o1:auto_generated.aclr
rdempty <= dcfifo_m2o1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_m2o1:auto_generated.wrfull
rdusedw[0] <= dcfifo_m2o1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_m2o1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_m2o1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_m2o1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_m2o1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_m2o1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_m2o1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_m2o1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_m2o1:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_m2o1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_m2o1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_m2o1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_m2o1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_m2o1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_m2o1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_m2o1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_m2o1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_m2o1:auto_generated.wrusedw[8]


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated
aclr => a_graycounter_fgc:wrptr_g1p.aclr
aclr => a_graycounter_egc:wrptr_gp.aclr
aclr => altsyncram_1l81:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_1l81:fifo_ram.data_a[0]
data[1] => altsyncram_1l81:fifo_ram.data_a[1]
data[2] => altsyncram_1l81:fifo_ram.data_a[2]
data[3] => altsyncram_1l81:fifo_ram.data_a[3]
data[4] => altsyncram_1l81:fifo_ram.data_a[4]
data[5] => altsyncram_1l81:fifo_ram.data_a[5]
data[6] => altsyncram_1l81:fifo_ram.data_a[6]
data[7] => altsyncram_1l81:fifo_ram.data_a[7]
data[8] => altsyncram_1l81:fifo_ram.data_a[8]
data[9] => altsyncram_1l81:fifo_ram.data_a[9]
data[10] => altsyncram_1l81:fifo_ram.data_a[10]
data[11] => altsyncram_1l81:fifo_ram.data_a[11]
data[12] => altsyncram_1l81:fifo_ram.data_a[12]
data[13] => altsyncram_1l81:fifo_ram.data_a[13]
data[14] => altsyncram_1l81:fifo_ram.data_a[14]
data[15] => altsyncram_1l81:fifo_ram.data_a[15]
q[0] <= altsyncram_1l81:fifo_ram.q_b[0]
q[1] <= altsyncram_1l81:fifo_ram.q_b[1]
q[2] <= altsyncram_1l81:fifo_ram.q_b[2]
q[3] <= altsyncram_1l81:fifo_ram.q_b[3]
q[4] <= altsyncram_1l81:fifo_ram.q_b[4]
q[5] <= altsyncram_1l81:fifo_ram.q_b[5]
q[6] <= altsyncram_1l81:fifo_ram.q_b[6]
q[7] <= altsyncram_1l81:fifo_ram.q_b[7]
q[8] <= altsyncram_1l81:fifo_ram.q_b[8]
q[9] <= altsyncram_1l81:fifo_ram.q_b[9]
q[10] <= altsyncram_1l81:fifo_ram.q_b[10]
q[11] <= altsyncram_1l81:fifo_ram.q_b[11]
q[12] <= altsyncram_1l81:fifo_ram.q_b[12]
q[13] <= altsyncram_1l81:fifo_ram.q_b[13]
q[14] <= altsyncram_1l81:fifo_ram.q_b[14]
q[15] <= altsyncram_1l81:fifo_ram.q_b[15]
rdclk => a_graycounter_o96:rdptr_g1p.clock
rdclk => altsyncram_1l81:fifo_ram.clock1
rdclk => _.IN0
rdclk => dffpipe_kec:rs_brp.clock
rdclk => dffpipe_kec:rs_bwp.clock
rdclk => alt_synch_pipe_rdb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_fgc:wrptr_g1p.clock
wrclk => a_graycounter_egc:wrptr_gp.clock
wrclk => altsyncram_1l81:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_vd8:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p
aclr => counter7a[9].IN0
aclr => counter7a[8].IN0
aclr => counter7a[7].IN0
aclr => counter7a[6].IN0
aclr => counter7a[5].IN0
aclr => counter7a[4].IN0
aclr => counter7a[3].IN0
aclr => counter7a[2].IN0
aclr => counter7a[1].IN0
aclr => counter7a[0].IN0
aclr => parity5.IN0
aclr => sub_parity6a1.IN0
aclr => sub_parity6a0.IN0
clock => counter7a[9].CLK
clock => counter7a[8].CLK
clock => counter7a[7].CLK
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
clock => sub_parity6a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter7a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter7a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_fgc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp
aclr => counter13a[9].IN0
aclr => counter13a[8].IN0
aclr => counter13a[7].IN0
aclr => counter13a[6].IN0
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clock => counter13a[9].CLK
clock => counter13a[8].CLK
clock => counter13a[7].CLK
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
clock => sub_parity12a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter13a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram
aclr1 => altsyncram_drg1:altsyncram14.aclr1
address_a[0] => altsyncram_drg1:altsyncram14.address_b[0]
address_a[1] => altsyncram_drg1:altsyncram14.address_b[1]
address_a[2] => altsyncram_drg1:altsyncram14.address_b[2]
address_a[3] => altsyncram_drg1:altsyncram14.address_b[3]
address_a[4] => altsyncram_drg1:altsyncram14.address_b[4]
address_a[5] => altsyncram_drg1:altsyncram14.address_b[5]
address_a[6] => altsyncram_drg1:altsyncram14.address_b[6]
address_a[7] => altsyncram_drg1:altsyncram14.address_b[7]
address_a[8] => altsyncram_drg1:altsyncram14.address_b[8]
address_b[0] => altsyncram_drg1:altsyncram14.address_a[0]
address_b[1] => altsyncram_drg1:altsyncram14.address_a[1]
address_b[2] => altsyncram_drg1:altsyncram14.address_a[2]
address_b[3] => altsyncram_drg1:altsyncram14.address_a[3]
address_b[4] => altsyncram_drg1:altsyncram14.address_a[4]
address_b[5] => altsyncram_drg1:altsyncram14.address_a[5]
address_b[6] => altsyncram_drg1:altsyncram14.address_a[6]
address_b[7] => altsyncram_drg1:altsyncram14.address_a[7]
address_b[8] => altsyncram_drg1:altsyncram14.address_a[8]
addressstall_b => altsyncram_drg1:altsyncram14.addressstall_a
clock0 => altsyncram_drg1:altsyncram14.clock1
clock1 => altsyncram_drg1:altsyncram14.clock0
clocken1 => altsyncram_drg1:altsyncram14.clocken0
data_a[0] => altsyncram_drg1:altsyncram14.data_b[0]
data_a[1] => altsyncram_drg1:altsyncram14.data_b[1]
data_a[2] => altsyncram_drg1:altsyncram14.data_b[2]
data_a[3] => altsyncram_drg1:altsyncram14.data_b[3]
data_a[4] => altsyncram_drg1:altsyncram14.data_b[4]
data_a[5] => altsyncram_drg1:altsyncram14.data_b[5]
data_a[6] => altsyncram_drg1:altsyncram14.data_b[6]
data_a[7] => altsyncram_drg1:altsyncram14.data_b[7]
data_a[8] => altsyncram_drg1:altsyncram14.data_b[8]
data_a[9] => altsyncram_drg1:altsyncram14.data_b[9]
data_a[10] => altsyncram_drg1:altsyncram14.data_b[10]
data_a[11] => altsyncram_drg1:altsyncram14.data_b[11]
data_a[12] => altsyncram_drg1:altsyncram14.data_b[12]
data_a[13] => altsyncram_drg1:altsyncram14.data_b[13]
data_a[14] => altsyncram_drg1:altsyncram14.data_b[14]
data_a[15] => altsyncram_drg1:altsyncram14.data_b[15]
q_b[0] <= altsyncram_drg1:altsyncram14.q_a[0]
q_b[1] <= altsyncram_drg1:altsyncram14.q_a[1]
q_b[2] <= altsyncram_drg1:altsyncram14.q_a[2]
q_b[3] <= altsyncram_drg1:altsyncram14.q_a[3]
q_b[4] <= altsyncram_drg1:altsyncram14.q_a[4]
q_b[5] <= altsyncram_drg1:altsyncram14.q_a[5]
q_b[6] <= altsyncram_drg1:altsyncram14.q_a[6]
q_b[7] <= altsyncram_drg1:altsyncram14.q_a[7]
q_b[8] <= altsyncram_drg1:altsyncram14.q_a[8]
q_b[9] <= altsyncram_drg1:altsyncram14.q_a[9]
q_b[10] <= altsyncram_drg1:altsyncram14.q_a[10]
q_b[11] <= altsyncram_drg1:altsyncram14.q_a[11]
q_b[12] <= altsyncram_drg1:altsyncram14.q_a[12]
q_b[13] <= altsyncram_drg1:altsyncram14.q_a[13]
q_b[14] <= altsyncram_drg1:altsyncram14.q_a[14]
q_b[15] <= altsyncram_drg1:altsyncram14.q_a[15]
wren_a => altsyncram_drg1:altsyncram14.clocken1
wren_a => altsyncram_drg1:altsyncram14.wren_b


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14
aclr1 => ram_block15a0.CLR1
aclr1 => ram_block15a1.CLR1
aclr1 => ram_block15a2.CLR1
aclr1 => ram_block15a3.CLR1
aclr1 => ram_block15a4.CLR1
aclr1 => ram_block15a5.CLR1
aclr1 => ram_block15a6.CLR1
aclr1 => ram_block15a7.CLR1
aclr1 => ram_block15a8.CLR1
aclr1 => ram_block15a9.CLR1
aclr1 => ram_block15a10.CLR1
aclr1 => ram_block15a11.CLR1
aclr1 => ram_block15a12.CLR1
aclr1 => ram_block15a13.CLR1
aclr1 => ram_block15a14.CLR1
aclr1 => ram_block15a15.CLR1
address_a[0] => ram_block15a0.PORTAADDR
address_a[0] => ram_block15a1.PORTAADDR
address_a[0] => ram_block15a2.PORTAADDR
address_a[0] => ram_block15a3.PORTAADDR
address_a[0] => ram_block15a4.PORTAADDR
address_a[0] => ram_block15a5.PORTAADDR
address_a[0] => ram_block15a6.PORTAADDR
address_a[0] => ram_block15a7.PORTAADDR
address_a[0] => ram_block15a8.PORTAADDR
address_a[0] => ram_block15a9.PORTAADDR
address_a[0] => ram_block15a10.PORTAADDR
address_a[0] => ram_block15a11.PORTAADDR
address_a[0] => ram_block15a12.PORTAADDR
address_a[0] => ram_block15a13.PORTAADDR
address_a[0] => ram_block15a14.PORTAADDR
address_a[0] => ram_block15a15.PORTAADDR
address_a[1] => ram_block15a0.PORTAADDR1
address_a[1] => ram_block15a1.PORTAADDR1
address_a[1] => ram_block15a2.PORTAADDR1
address_a[1] => ram_block15a3.PORTAADDR1
address_a[1] => ram_block15a4.PORTAADDR1
address_a[1] => ram_block15a5.PORTAADDR1
address_a[1] => ram_block15a6.PORTAADDR1
address_a[1] => ram_block15a7.PORTAADDR1
address_a[1] => ram_block15a8.PORTAADDR1
address_a[1] => ram_block15a9.PORTAADDR1
address_a[1] => ram_block15a10.PORTAADDR1
address_a[1] => ram_block15a11.PORTAADDR1
address_a[1] => ram_block15a12.PORTAADDR1
address_a[1] => ram_block15a13.PORTAADDR1
address_a[1] => ram_block15a14.PORTAADDR1
address_a[1] => ram_block15a15.PORTAADDR1
address_a[2] => ram_block15a0.PORTAADDR2
address_a[2] => ram_block15a1.PORTAADDR2
address_a[2] => ram_block15a2.PORTAADDR2
address_a[2] => ram_block15a3.PORTAADDR2
address_a[2] => ram_block15a4.PORTAADDR2
address_a[2] => ram_block15a5.PORTAADDR2
address_a[2] => ram_block15a6.PORTAADDR2
address_a[2] => ram_block15a7.PORTAADDR2
address_a[2] => ram_block15a8.PORTAADDR2
address_a[2] => ram_block15a9.PORTAADDR2
address_a[2] => ram_block15a10.PORTAADDR2
address_a[2] => ram_block15a11.PORTAADDR2
address_a[2] => ram_block15a12.PORTAADDR2
address_a[2] => ram_block15a13.PORTAADDR2
address_a[2] => ram_block15a14.PORTAADDR2
address_a[2] => ram_block15a15.PORTAADDR2
address_a[3] => ram_block15a0.PORTAADDR3
address_a[3] => ram_block15a1.PORTAADDR3
address_a[3] => ram_block15a2.PORTAADDR3
address_a[3] => ram_block15a3.PORTAADDR3
address_a[3] => ram_block15a4.PORTAADDR3
address_a[3] => ram_block15a5.PORTAADDR3
address_a[3] => ram_block15a6.PORTAADDR3
address_a[3] => ram_block15a7.PORTAADDR3
address_a[3] => ram_block15a8.PORTAADDR3
address_a[3] => ram_block15a9.PORTAADDR3
address_a[3] => ram_block15a10.PORTAADDR3
address_a[3] => ram_block15a11.PORTAADDR3
address_a[3] => ram_block15a12.PORTAADDR3
address_a[3] => ram_block15a13.PORTAADDR3
address_a[3] => ram_block15a14.PORTAADDR3
address_a[3] => ram_block15a15.PORTAADDR3
address_a[4] => ram_block15a0.PORTAADDR4
address_a[4] => ram_block15a1.PORTAADDR4
address_a[4] => ram_block15a2.PORTAADDR4
address_a[4] => ram_block15a3.PORTAADDR4
address_a[4] => ram_block15a4.PORTAADDR4
address_a[4] => ram_block15a5.PORTAADDR4
address_a[4] => ram_block15a6.PORTAADDR4
address_a[4] => ram_block15a7.PORTAADDR4
address_a[4] => ram_block15a8.PORTAADDR4
address_a[4] => ram_block15a9.PORTAADDR4
address_a[4] => ram_block15a10.PORTAADDR4
address_a[4] => ram_block15a11.PORTAADDR4
address_a[4] => ram_block15a12.PORTAADDR4
address_a[4] => ram_block15a13.PORTAADDR4
address_a[4] => ram_block15a14.PORTAADDR4
address_a[4] => ram_block15a15.PORTAADDR4
address_a[5] => ram_block15a0.PORTAADDR5
address_a[5] => ram_block15a1.PORTAADDR5
address_a[5] => ram_block15a2.PORTAADDR5
address_a[5] => ram_block15a3.PORTAADDR5
address_a[5] => ram_block15a4.PORTAADDR5
address_a[5] => ram_block15a5.PORTAADDR5
address_a[5] => ram_block15a6.PORTAADDR5
address_a[5] => ram_block15a7.PORTAADDR5
address_a[5] => ram_block15a8.PORTAADDR5
address_a[5] => ram_block15a9.PORTAADDR5
address_a[5] => ram_block15a10.PORTAADDR5
address_a[5] => ram_block15a11.PORTAADDR5
address_a[5] => ram_block15a12.PORTAADDR5
address_a[5] => ram_block15a13.PORTAADDR5
address_a[5] => ram_block15a14.PORTAADDR5
address_a[5] => ram_block15a15.PORTAADDR5
address_a[6] => ram_block15a0.PORTAADDR6
address_a[6] => ram_block15a1.PORTAADDR6
address_a[6] => ram_block15a2.PORTAADDR6
address_a[6] => ram_block15a3.PORTAADDR6
address_a[6] => ram_block15a4.PORTAADDR6
address_a[6] => ram_block15a5.PORTAADDR6
address_a[6] => ram_block15a6.PORTAADDR6
address_a[6] => ram_block15a7.PORTAADDR6
address_a[6] => ram_block15a8.PORTAADDR6
address_a[6] => ram_block15a9.PORTAADDR6
address_a[6] => ram_block15a10.PORTAADDR6
address_a[6] => ram_block15a11.PORTAADDR6
address_a[6] => ram_block15a12.PORTAADDR6
address_a[6] => ram_block15a13.PORTAADDR6
address_a[6] => ram_block15a14.PORTAADDR6
address_a[6] => ram_block15a15.PORTAADDR6
address_a[7] => ram_block15a0.PORTAADDR7
address_a[7] => ram_block15a1.PORTAADDR7
address_a[7] => ram_block15a2.PORTAADDR7
address_a[7] => ram_block15a3.PORTAADDR7
address_a[7] => ram_block15a4.PORTAADDR7
address_a[7] => ram_block15a5.PORTAADDR7
address_a[7] => ram_block15a6.PORTAADDR7
address_a[7] => ram_block15a7.PORTAADDR7
address_a[7] => ram_block15a8.PORTAADDR7
address_a[7] => ram_block15a9.PORTAADDR7
address_a[7] => ram_block15a10.PORTAADDR7
address_a[7] => ram_block15a11.PORTAADDR7
address_a[7] => ram_block15a12.PORTAADDR7
address_a[7] => ram_block15a13.PORTAADDR7
address_a[7] => ram_block15a14.PORTAADDR7
address_a[7] => ram_block15a15.PORTAADDR7
address_a[8] => ram_block15a0.PORTAADDR8
address_a[8] => ram_block15a1.PORTAADDR8
address_a[8] => ram_block15a2.PORTAADDR8
address_a[8] => ram_block15a3.PORTAADDR8
address_a[8] => ram_block15a4.PORTAADDR8
address_a[8] => ram_block15a5.PORTAADDR8
address_a[8] => ram_block15a6.PORTAADDR8
address_a[8] => ram_block15a7.PORTAADDR8
address_a[8] => ram_block15a8.PORTAADDR8
address_a[8] => ram_block15a9.PORTAADDR8
address_a[8] => ram_block15a10.PORTAADDR8
address_a[8] => ram_block15a11.PORTAADDR8
address_a[8] => ram_block15a12.PORTAADDR8
address_a[8] => ram_block15a13.PORTAADDR8
address_a[8] => ram_block15a14.PORTAADDR8
address_a[8] => ram_block15a15.PORTAADDR8
address_b[0] => ram_block15a0.PORTBADDR
address_b[0] => ram_block15a1.PORTBADDR
address_b[0] => ram_block15a2.PORTBADDR
address_b[0] => ram_block15a3.PORTBADDR
address_b[0] => ram_block15a4.PORTBADDR
address_b[0] => ram_block15a5.PORTBADDR
address_b[0] => ram_block15a6.PORTBADDR
address_b[0] => ram_block15a7.PORTBADDR
address_b[0] => ram_block15a8.PORTBADDR
address_b[0] => ram_block15a9.PORTBADDR
address_b[0] => ram_block15a10.PORTBADDR
address_b[0] => ram_block15a11.PORTBADDR
address_b[0] => ram_block15a12.PORTBADDR
address_b[0] => ram_block15a13.PORTBADDR
address_b[0] => ram_block15a14.PORTBADDR
address_b[0] => ram_block15a15.PORTBADDR
address_b[1] => ram_block15a0.PORTBADDR1
address_b[1] => ram_block15a1.PORTBADDR1
address_b[1] => ram_block15a2.PORTBADDR1
address_b[1] => ram_block15a3.PORTBADDR1
address_b[1] => ram_block15a4.PORTBADDR1
address_b[1] => ram_block15a5.PORTBADDR1
address_b[1] => ram_block15a6.PORTBADDR1
address_b[1] => ram_block15a7.PORTBADDR1
address_b[1] => ram_block15a8.PORTBADDR1
address_b[1] => ram_block15a9.PORTBADDR1
address_b[1] => ram_block15a10.PORTBADDR1
address_b[1] => ram_block15a11.PORTBADDR1
address_b[1] => ram_block15a12.PORTBADDR1
address_b[1] => ram_block15a13.PORTBADDR1
address_b[1] => ram_block15a14.PORTBADDR1
address_b[1] => ram_block15a15.PORTBADDR1
address_b[2] => ram_block15a0.PORTBADDR2
address_b[2] => ram_block15a1.PORTBADDR2
address_b[2] => ram_block15a2.PORTBADDR2
address_b[2] => ram_block15a3.PORTBADDR2
address_b[2] => ram_block15a4.PORTBADDR2
address_b[2] => ram_block15a5.PORTBADDR2
address_b[2] => ram_block15a6.PORTBADDR2
address_b[2] => ram_block15a7.PORTBADDR2
address_b[2] => ram_block15a8.PORTBADDR2
address_b[2] => ram_block15a9.PORTBADDR2
address_b[2] => ram_block15a10.PORTBADDR2
address_b[2] => ram_block15a11.PORTBADDR2
address_b[2] => ram_block15a12.PORTBADDR2
address_b[2] => ram_block15a13.PORTBADDR2
address_b[2] => ram_block15a14.PORTBADDR2
address_b[2] => ram_block15a15.PORTBADDR2
address_b[3] => ram_block15a0.PORTBADDR3
address_b[3] => ram_block15a1.PORTBADDR3
address_b[3] => ram_block15a2.PORTBADDR3
address_b[3] => ram_block15a3.PORTBADDR3
address_b[3] => ram_block15a4.PORTBADDR3
address_b[3] => ram_block15a5.PORTBADDR3
address_b[3] => ram_block15a6.PORTBADDR3
address_b[3] => ram_block15a7.PORTBADDR3
address_b[3] => ram_block15a8.PORTBADDR3
address_b[3] => ram_block15a9.PORTBADDR3
address_b[3] => ram_block15a10.PORTBADDR3
address_b[3] => ram_block15a11.PORTBADDR3
address_b[3] => ram_block15a12.PORTBADDR3
address_b[3] => ram_block15a13.PORTBADDR3
address_b[3] => ram_block15a14.PORTBADDR3
address_b[3] => ram_block15a15.PORTBADDR3
address_b[4] => ram_block15a0.PORTBADDR4
address_b[4] => ram_block15a1.PORTBADDR4
address_b[4] => ram_block15a2.PORTBADDR4
address_b[4] => ram_block15a3.PORTBADDR4
address_b[4] => ram_block15a4.PORTBADDR4
address_b[4] => ram_block15a5.PORTBADDR4
address_b[4] => ram_block15a6.PORTBADDR4
address_b[4] => ram_block15a7.PORTBADDR4
address_b[4] => ram_block15a8.PORTBADDR4
address_b[4] => ram_block15a9.PORTBADDR4
address_b[4] => ram_block15a10.PORTBADDR4
address_b[4] => ram_block15a11.PORTBADDR4
address_b[4] => ram_block15a12.PORTBADDR4
address_b[4] => ram_block15a13.PORTBADDR4
address_b[4] => ram_block15a14.PORTBADDR4
address_b[4] => ram_block15a15.PORTBADDR4
address_b[5] => ram_block15a0.PORTBADDR5
address_b[5] => ram_block15a1.PORTBADDR5
address_b[5] => ram_block15a2.PORTBADDR5
address_b[5] => ram_block15a3.PORTBADDR5
address_b[5] => ram_block15a4.PORTBADDR5
address_b[5] => ram_block15a5.PORTBADDR5
address_b[5] => ram_block15a6.PORTBADDR5
address_b[5] => ram_block15a7.PORTBADDR5
address_b[5] => ram_block15a8.PORTBADDR5
address_b[5] => ram_block15a9.PORTBADDR5
address_b[5] => ram_block15a10.PORTBADDR5
address_b[5] => ram_block15a11.PORTBADDR5
address_b[5] => ram_block15a12.PORTBADDR5
address_b[5] => ram_block15a13.PORTBADDR5
address_b[5] => ram_block15a14.PORTBADDR5
address_b[5] => ram_block15a15.PORTBADDR5
address_b[6] => ram_block15a0.PORTBADDR6
address_b[6] => ram_block15a1.PORTBADDR6
address_b[6] => ram_block15a2.PORTBADDR6
address_b[6] => ram_block15a3.PORTBADDR6
address_b[6] => ram_block15a4.PORTBADDR6
address_b[6] => ram_block15a5.PORTBADDR6
address_b[6] => ram_block15a6.PORTBADDR6
address_b[6] => ram_block15a7.PORTBADDR6
address_b[6] => ram_block15a8.PORTBADDR6
address_b[6] => ram_block15a9.PORTBADDR6
address_b[6] => ram_block15a10.PORTBADDR6
address_b[6] => ram_block15a11.PORTBADDR6
address_b[6] => ram_block15a12.PORTBADDR6
address_b[6] => ram_block15a13.PORTBADDR6
address_b[6] => ram_block15a14.PORTBADDR6
address_b[6] => ram_block15a15.PORTBADDR6
address_b[7] => ram_block15a0.PORTBADDR7
address_b[7] => ram_block15a1.PORTBADDR7
address_b[7] => ram_block15a2.PORTBADDR7
address_b[7] => ram_block15a3.PORTBADDR7
address_b[7] => ram_block15a4.PORTBADDR7
address_b[7] => ram_block15a5.PORTBADDR7
address_b[7] => ram_block15a6.PORTBADDR7
address_b[7] => ram_block15a7.PORTBADDR7
address_b[7] => ram_block15a8.PORTBADDR7
address_b[7] => ram_block15a9.PORTBADDR7
address_b[7] => ram_block15a10.PORTBADDR7
address_b[7] => ram_block15a11.PORTBADDR7
address_b[7] => ram_block15a12.PORTBADDR7
address_b[7] => ram_block15a13.PORTBADDR7
address_b[7] => ram_block15a14.PORTBADDR7
address_b[7] => ram_block15a15.PORTBADDR7
address_b[8] => ram_block15a0.PORTBADDR8
address_b[8] => ram_block15a1.PORTBADDR8
address_b[8] => ram_block15a2.PORTBADDR8
address_b[8] => ram_block15a3.PORTBADDR8
address_b[8] => ram_block15a4.PORTBADDR8
address_b[8] => ram_block15a5.PORTBADDR8
address_b[8] => ram_block15a6.PORTBADDR8
address_b[8] => ram_block15a7.PORTBADDR8
address_b[8] => ram_block15a8.PORTBADDR8
address_b[8] => ram_block15a9.PORTBADDR8
address_b[8] => ram_block15a10.PORTBADDR8
address_b[8] => ram_block15a11.PORTBADDR8
address_b[8] => ram_block15a12.PORTBADDR8
address_b[8] => ram_block15a13.PORTBADDR8
address_b[8] => ram_block15a14.PORTBADDR8
address_b[8] => ram_block15a15.PORTBADDR8
addressstall_a => ram_block15a0.PORTAADDRSTALL
addressstall_a => ram_block15a1.PORTAADDRSTALL
addressstall_a => ram_block15a2.PORTAADDRSTALL
addressstall_a => ram_block15a3.PORTAADDRSTALL
addressstall_a => ram_block15a4.PORTAADDRSTALL
addressstall_a => ram_block15a5.PORTAADDRSTALL
addressstall_a => ram_block15a6.PORTAADDRSTALL
addressstall_a => ram_block15a7.PORTAADDRSTALL
addressstall_a => ram_block15a8.PORTAADDRSTALL
addressstall_a => ram_block15a9.PORTAADDRSTALL
addressstall_a => ram_block15a10.PORTAADDRSTALL
addressstall_a => ram_block15a11.PORTAADDRSTALL
addressstall_a => ram_block15a12.PORTAADDRSTALL
addressstall_a => ram_block15a13.PORTAADDRSTALL
addressstall_a => ram_block15a14.PORTAADDRSTALL
addressstall_a => ram_block15a15.PORTAADDRSTALL
clock0 => ram_block15a0.CLK0
clock0 => ram_block15a1.CLK0
clock0 => ram_block15a2.CLK0
clock0 => ram_block15a3.CLK0
clock0 => ram_block15a4.CLK0
clock0 => ram_block15a5.CLK0
clock0 => ram_block15a6.CLK0
clock0 => ram_block15a7.CLK0
clock0 => ram_block15a8.CLK0
clock0 => ram_block15a9.CLK0
clock0 => ram_block15a10.CLK0
clock0 => ram_block15a11.CLK0
clock0 => ram_block15a12.CLK0
clock0 => ram_block15a13.CLK0
clock0 => ram_block15a14.CLK0
clock0 => ram_block15a15.CLK0
clock1 => ram_block15a0.CLK1
clock1 => ram_block15a1.CLK1
clock1 => ram_block15a2.CLK1
clock1 => ram_block15a3.CLK1
clock1 => ram_block15a4.CLK1
clock1 => ram_block15a5.CLK1
clock1 => ram_block15a6.CLK1
clock1 => ram_block15a7.CLK1
clock1 => ram_block15a8.CLK1
clock1 => ram_block15a9.CLK1
clock1 => ram_block15a10.CLK1
clock1 => ram_block15a11.CLK1
clock1 => ram_block15a12.CLK1
clock1 => ram_block15a13.CLK1
clock1 => ram_block15a14.CLK1
clock1 => ram_block15a15.CLK1
clocken0 => ram_block15a0.ENA0
clocken0 => ram_block15a1.ENA0
clocken0 => ram_block15a2.ENA0
clocken0 => ram_block15a3.ENA0
clocken0 => ram_block15a4.ENA0
clocken0 => ram_block15a5.ENA0
clocken0 => ram_block15a6.ENA0
clocken0 => ram_block15a7.ENA0
clocken0 => ram_block15a8.ENA0
clocken0 => ram_block15a9.ENA0
clocken0 => ram_block15a10.ENA0
clocken0 => ram_block15a11.ENA0
clocken0 => ram_block15a12.ENA0
clocken0 => ram_block15a13.ENA0
clocken0 => ram_block15a14.ENA0
clocken0 => ram_block15a15.ENA0
clocken1 => ram_block15a0.ENA1
clocken1 => ram_block15a1.ENA1
clocken1 => ram_block15a2.ENA1
clocken1 => ram_block15a3.ENA1
clocken1 => ram_block15a4.ENA1
clocken1 => ram_block15a5.ENA1
clocken1 => ram_block15a6.ENA1
clocken1 => ram_block15a7.ENA1
clocken1 => ram_block15a8.ENA1
clocken1 => ram_block15a9.ENA1
clocken1 => ram_block15a10.ENA1
clocken1 => ram_block15a11.ENA1
clocken1 => ram_block15a12.ENA1
clocken1 => ram_block15a13.ENA1
clocken1 => ram_block15a14.ENA1
clocken1 => ram_block15a15.ENA1
data_a[0] => ram_block15a0.PORTADATAIN
data_a[1] => ram_block15a1.PORTADATAIN
data_a[2] => ram_block15a2.PORTADATAIN
data_a[3] => ram_block15a3.PORTADATAIN
data_a[4] => ram_block15a4.PORTADATAIN
data_a[5] => ram_block15a5.PORTADATAIN
data_a[6] => ram_block15a6.PORTADATAIN
data_a[7] => ram_block15a7.PORTADATAIN
data_a[8] => ram_block15a8.PORTADATAIN
data_a[9] => ram_block15a9.PORTADATAIN
data_a[10] => ram_block15a10.PORTADATAIN
data_a[11] => ram_block15a11.PORTADATAIN
data_a[12] => ram_block15a12.PORTADATAIN
data_a[13] => ram_block15a13.PORTADATAIN
data_a[14] => ram_block15a14.PORTADATAIN
data_a[15] => ram_block15a15.PORTADATAIN
data_b[0] => ram_block15a0.PORTBDATAIN
data_b[1] => ram_block15a1.PORTBDATAIN
data_b[2] => ram_block15a2.PORTBDATAIN
data_b[3] => ram_block15a3.PORTBDATAIN
data_b[4] => ram_block15a4.PORTBDATAIN
data_b[5] => ram_block15a5.PORTBDATAIN
data_b[6] => ram_block15a6.PORTBDATAIN
data_b[7] => ram_block15a7.PORTBDATAIN
data_b[8] => ram_block15a8.PORTBDATAIN
data_b[9] => ram_block15a9.PORTBDATAIN
data_b[10] => ram_block15a10.PORTBDATAIN
data_b[11] => ram_block15a11.PORTBDATAIN
data_b[12] => ram_block15a12.PORTBDATAIN
data_b[13] => ram_block15a13.PORTBDATAIN
data_b[14] => ram_block15a14.PORTBDATAIN
data_b[15] => ram_block15a15.PORTBDATAIN
q_a[0] <= ram_block15a0.PORTADATAOUT
q_a[1] <= ram_block15a1.PORTADATAOUT
q_a[2] <= ram_block15a2.PORTADATAOUT
q_a[3] <= ram_block15a3.PORTADATAOUT
q_a[4] <= ram_block15a4.PORTADATAOUT
q_a[5] <= ram_block15a5.PORTADATAOUT
q_a[6] <= ram_block15a6.PORTADATAOUT
q_a[7] <= ram_block15a7.PORTADATAOUT
q_a[8] <= ram_block15a8.PORTADATAOUT
q_a[9] <= ram_block15a9.PORTADATAOUT
q_a[10] <= ram_block15a10.PORTADATAOUT
q_a[11] <= ram_block15a11.PORTADATAOUT
q_a[12] <= ram_block15a12.PORTADATAOUT
q_a[13] <= ram_block15a13.PORTADATAOUT
q_a[14] <= ram_block15a14.PORTADATAOUT
q_a[15] <= ram_block15a15.PORTADATAOUT
q_b[0] <= ram_block15a0.PORTBDATAOUT
q_b[1] <= ram_block15a1.PORTBDATAOUT
q_b[2] <= ram_block15a2.PORTBDATAOUT
q_b[3] <= ram_block15a3.PORTBDATAOUT
q_b[4] <= ram_block15a4.PORTBDATAOUT
q_b[5] <= ram_block15a5.PORTBDATAOUT
q_b[6] <= ram_block15a6.PORTBDATAOUT
q_b[7] <= ram_block15a7.PORTBDATAOUT
q_b[8] <= ram_block15a8.PORTBDATAOUT
q_b[9] <= ram_block15a9.PORTBDATAOUT
q_b[10] <= ram_block15a10.PORTBDATAOUT
q_b[11] <= ram_block15a11.PORTBDATAOUT
q_b[12] <= ram_block15a12.PORTBDATAOUT
q_b[13] <= ram_block15a13.PORTBDATAOUT
q_b[14] <= ram_block15a14.PORTBDATAOUT
q_b[15] <= ram_block15a15.PORTBDATAOUT
wren_a => ram_block15a0.PORTAWE
wren_a => ram_block15a1.PORTAWE
wren_a => ram_block15a2.PORTAWE
wren_a => ram_block15a3.PORTAWE
wren_a => ram_block15a4.PORTAWE
wren_a => ram_block15a5.PORTAWE
wren_a => ram_block15a6.PORTAWE
wren_a => ram_block15a7.PORTAWE
wren_a => ram_block15a8.PORTAWE
wren_a => ram_block15a9.PORTAWE
wren_a => ram_block15a10.PORTAWE
wren_a => ram_block15a11.PORTAWE
wren_a => ram_block15a12.PORTAWE
wren_a => ram_block15a13.PORTAWE
wren_a => ram_block15a14.PORTAWE
wren_a => ram_block15a15.PORTAWE
wren_b => ram_block15a0.PORTBRE
wren_b => ram_block15a1.PORTBRE
wren_b => ram_block15a2.PORTBRE
wren_b => ram_block15a3.PORTBRE
wren_b => ram_block15a4.PORTBRE
wren_b => ram_block15a5.PORTBRE
wren_b => ram_block15a6.PORTBRE
wren_b => ram_block15a7.PORTBRE
wren_b => ram_block15a8.PORTBRE
wren_b => ram_block15a9.PORTBRE
wren_b => ram_block15a10.PORTBRE
wren_b => ram_block15a11.PORTBRE
wren_b => ram_block15a12.PORTBRE
wren_b => ram_block15a13.PORTBRE
wren_b => ram_block15a14.PORTBRE
wren_b => ram_block15a15.PORTBRE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr
clock => dffe16a[0].CLK
clrn => dffe16a[0].ACLR
d[0] => dffe16a[0].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
clock => dffpipe_pe9:dffpipe18.clock
clrn => dffpipe_pe9:dffpipe18.clrn
d[0] => dffpipe_pe9:dffpipe18.d[0]
d[1] => dffpipe_pe9:dffpipe18.d[1]
d[2] => dffpipe_pe9:dffpipe18.d[2]
d[3] => dffpipe_pe9:dffpipe18.d[3]
d[4] => dffpipe_pe9:dffpipe18.d[4]
d[5] => dffpipe_pe9:dffpipe18.d[5]
d[6] => dffpipe_pe9:dffpipe18.d[6]
d[7] => dffpipe_pe9:dffpipe18.d[7]
d[8] => dffpipe_pe9:dffpipe18.d[8]
d[9] => dffpipe_pe9:dffpipe18.d[9]
q[0] <= dffpipe_pe9:dffpipe18.q[0]
q[1] <= dffpipe_pe9:dffpipe18.q[1]
q[2] <= dffpipe_pe9:dffpipe18.q[2]
q[3] <= dffpipe_pe9:dffpipe18.q[3]
q[4] <= dffpipe_pe9:dffpipe18.q[4]
q[5] <= dffpipe_pe9:dffpipe18.q[5]
q[6] <= dffpipe_pe9:dffpipe18.q[6]
q[7] <= dffpipe_pe9:dffpipe18.q[7]
q[8] <= dffpipe_pe9:dffpipe18.q[8]
q[9] <= dffpipe_pe9:dffpipe18.q[9]


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18
clock => dffe19a[9].CLK
clock => dffe19a[8].CLK
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
clock => dffe20a[9].CLK
clock => dffe20a[8].CLK
clock => dffe20a[7].CLK
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clrn => dffe19a[9].ACLR
clrn => dffe19a[8].ACLR
clrn => dffe19a[7].ACLR
clrn => dffe19a[6].ACLR
clrn => dffe19a[5].ACLR
clrn => dffe19a[4].ACLR
clrn => dffe19a[3].ACLR
clrn => dffe19a[2].ACLR
clrn => dffe19a[1].ACLR
clrn => dffe19a[0].ACLR
clrn => dffe20a[9].ACLR
clrn => dffe20a[8].ACLR
clrn => dffe20a[7].ACLR
clrn => dffe20a[6].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
d[0] => dffe19a[0].IN0
d[1] => dffe19a[1].IN0
d[2] => dffe19a[2].IN0
d[3] => dffe19a[3].IN0
d[4] => dffe19a[4].IN0
d[5] => dffe19a[5].IN0
d[6] => dffe19a[6].IN0
d[7] => dffe19a[7].IN0
d[8] => dffe19a[8].IN0
d[9] => dffe19a[9].IN0
q[0] <= dffe20a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe20a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe20a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe20a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe20a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe20a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe20a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe20a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe20a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe20a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe21a[9].CLK
clock => dffe21a[8].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe21a[9].ACLR
clrn => dffe21a[8].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe21a[0].IN0
d[1] => dffe21a[1].IN0
d[2] => dffe21a[2].IN0
d[3] => dffe21a[3].IN0
d[4] => dffe21a[4].IN0
d[5] => dffe21a[5].IN0
d[6] => dffe21a[6].IN0
d[7] => dffe21a[7].IN0
d[8] => dffe21a[8].IN0
d[9] => dffe21a[9].IN0
q[0] <= dffe21a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe21a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe21a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe21a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe21a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe21a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe21a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe21a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe21a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe21a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe21a[9].CLK
clock => dffe21a[8].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe21a[9].ACLR
clrn => dffe21a[8].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe21a[0].IN0
d[1] => dffe21a[1].IN0
d[2] => dffe21a[2].IN0
d[3] => dffe21a[3].IN0
d[4] => dffe21a[4].IN0
d[5] => dffe21a[5].IN0
d[6] => dffe21a[6].IN0
d[7] => dffe21a[7].IN0
d[8] => dffe21a[8].IN0
d[9] => dffe21a[9].IN0
q[0] <= dffe21a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe21a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe21a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe21a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe21a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe21a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe21a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe21a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe21a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe21a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
clock => dffpipe_qe9:dffpipe22.clock
clrn => dffpipe_qe9:dffpipe22.clrn
d[0] => dffpipe_qe9:dffpipe22.d[0]
d[1] => dffpipe_qe9:dffpipe22.d[1]
d[2] => dffpipe_qe9:dffpipe22.d[2]
d[3] => dffpipe_qe9:dffpipe22.d[3]
d[4] => dffpipe_qe9:dffpipe22.d[4]
d[5] => dffpipe_qe9:dffpipe22.d[5]
d[6] => dffpipe_qe9:dffpipe22.d[6]
d[7] => dffpipe_qe9:dffpipe22.d[7]
d[8] => dffpipe_qe9:dffpipe22.d[8]
d[9] => dffpipe_qe9:dffpipe22.d[9]
q[0] <= dffpipe_qe9:dffpipe22.q[0]
q[1] <= dffpipe_qe9:dffpipe22.q[1]
q[2] <= dffpipe_qe9:dffpipe22.q[2]
q[3] <= dffpipe_qe9:dffpipe22.q[3]
q[4] <= dffpipe_qe9:dffpipe22.q[4]
q[5] <= dffpipe_qe9:dffpipe22.q[5]
q[6] <= dffpipe_qe9:dffpipe22.q[6]
q[7] <= dffpipe_qe9:dffpipe22.q[7]
q[8] <= dffpipe_qe9:dffpipe22.q[8]
q[9] <= dffpipe_qe9:dffpipe22.q[9]


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22
clock => dffe23a[9].CLK
clock => dffe23a[8].CLK
clock => dffe23a[7].CLK
clock => dffe23a[6].CLK
clock => dffe23a[5].CLK
clock => dffe23a[4].CLK
clock => dffe23a[3].CLK
clock => dffe23a[2].CLK
clock => dffe23a[1].CLK
clock => dffe23a[0].CLK
clock => dffe24a[9].CLK
clock => dffe24a[8].CLK
clock => dffe24a[7].CLK
clock => dffe24a[6].CLK
clock => dffe24a[5].CLK
clock => dffe24a[4].CLK
clock => dffe24a[3].CLK
clock => dffe24a[2].CLK
clock => dffe24a[1].CLK
clock => dffe24a[0].CLK
clrn => dffe23a[9].ACLR
clrn => dffe23a[8].ACLR
clrn => dffe23a[7].ACLR
clrn => dffe23a[6].ACLR
clrn => dffe23a[5].ACLR
clrn => dffe23a[4].ACLR
clrn => dffe23a[3].ACLR
clrn => dffe23a[2].ACLR
clrn => dffe23a[1].ACLR
clrn => dffe23a[0].ACLR
clrn => dffe24a[9].ACLR
clrn => dffe24a[8].ACLR
clrn => dffe24a[7].ACLR
clrn => dffe24a[6].ACLR
clrn => dffe24a[5].ACLR
clrn => dffe24a[4].ACLR
clrn => dffe24a[3].ACLR
clrn => dffe24a[2].ACLR
clrn => dffe24a[1].ACLR
clrn => dffe24a[0].ACLR
d[0] => dffe23a[0].IN0
d[1] => dffe23a[1].IN0
d[2] => dffe23a[2].IN0
d[3] => dffe23a[3].IN0
d[4] => dffe23a[4].IN0
d[5] => dffe23a[5].IN0
d[6] => dffe23a[6].IN0
d[7] => dffe23a[7].IN0
d[8] => dffe23a[8].IN0
d[9] => dffe23a[9].IN0
q[0] <= dffe24a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe24a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe24a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe24a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe24a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe24a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe24a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe24a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe24a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe24a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE1_D5M|Sdram_Control_4Port:u7|FIFO_AMIR:read_fifo3
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw
rdusedw[10] <= dcfifo:dcfifo_component.rdusedw
rdusedw[11] <= dcfifo:dcfifo_component.rdusedw
rdusedw[12] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw
wrusedw[10] <= dcfifo:dcfifo_component.wrusedw
wrusedw[11] <= dcfifo:dcfifo_component.wrusedw
wrusedw[12] <= dcfifo:dcfifo_component.wrusedw


|DE1_D5M|Sdram_Control_4Port:u7|FIFO_AMIR:read_fifo3|dcfifo:dcfifo_component
data[0] => dcfifo_ojp1:auto_generated.data[0]
data[1] => dcfifo_ojp1:auto_generated.data[1]
data[2] => dcfifo_ojp1:auto_generated.data[2]
data[3] => dcfifo_ojp1:auto_generated.data[3]
data[4] => dcfifo_ojp1:auto_generated.data[4]
data[5] => dcfifo_ojp1:auto_generated.data[5]
data[6] => dcfifo_ojp1:auto_generated.data[6]
data[7] => dcfifo_ojp1:auto_generated.data[7]
data[8] => dcfifo_ojp1:auto_generated.data[8]
data[9] => dcfifo_ojp1:auto_generated.data[9]
data[10] => dcfifo_ojp1:auto_generated.data[10]
data[11] => dcfifo_ojp1:auto_generated.data[11]
data[12] => dcfifo_ojp1:auto_generated.data[12]
data[13] => dcfifo_ojp1:auto_generated.data[13]
data[14] => dcfifo_ojp1:auto_generated.data[14]
data[15] => dcfifo_ojp1:auto_generated.data[15]
q[0] <= dcfifo_ojp1:auto_generated.q[0]
q[1] <= dcfifo_ojp1:auto_generated.q[1]
q[2] <= dcfifo_ojp1:auto_generated.q[2]
q[3] <= dcfifo_ojp1:auto_generated.q[3]
q[4] <= dcfifo_ojp1:auto_generated.q[4]
q[5] <= dcfifo_ojp1:auto_generated.q[5]
q[6] <= dcfifo_ojp1:auto_generated.q[6]
q[7] <= dcfifo_ojp1:auto_generated.q[7]
q[8] <= dcfifo_ojp1:auto_generated.q[8]
q[9] <= dcfifo_ojp1:auto_generated.q[9]
q[10] <= dcfifo_ojp1:auto_generated.q[10]
q[11] <= dcfifo_ojp1:auto_generated.q[11]
q[12] <= dcfifo_ojp1:auto_generated.q[12]
q[13] <= dcfifo_ojp1:auto_generated.q[13]
q[14] <= dcfifo_ojp1:auto_generated.q[14]
q[15] <= dcfifo_ojp1:auto_generated.q[15]
rdclk => dcfifo_ojp1:auto_generated.rdclk
rdreq => dcfifo_ojp1:auto_generated.rdreq
wrclk => dcfifo_ojp1:auto_generated.wrclk
wrreq => dcfifo_ojp1:auto_generated.wrreq
aclr => dcfifo_ojp1:auto_generated.aclr
rdempty <= dcfifo_ojp1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_ojp1:auto_generated.wrfull
rdusedw[0] <= dcfifo_ojp1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_ojp1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_ojp1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_ojp1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_ojp1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_ojp1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_ojp1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_ojp1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_ojp1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_ojp1:auto_generated.rdusedw[9]
rdusedw[10] <= dcfifo_ojp1:auto_generated.rdusedw[10]
rdusedw[11] <= dcfifo_ojp1:auto_generated.rdusedw[11]
rdusedw[12] <= dcfifo_ojp1:auto_generated.rdusedw[12]
wrusedw[0] <= dcfifo_ojp1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_ojp1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_ojp1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_ojp1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_ojp1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_ojp1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_ojp1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_ojp1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_ojp1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_ojp1:auto_generated.wrusedw[9]
wrusedw[10] <= dcfifo_ojp1:auto_generated.wrusedw[10]
wrusedw[11] <= dcfifo_ojp1:auto_generated.wrusedw[11]
wrusedw[12] <= dcfifo_ojp1:auto_generated.wrusedw[12]


|DE1_D5M|Sdram_Control_4Port:u7|FIFO_AMIR:read_fifo3|dcfifo:dcfifo_component|dcfifo_ojp1:auto_generated
aclr => altsyncram_nn81:fifo_ram.aclr1
aclr => rdptr_g[13].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_nn81:fifo_ram.data_a[0]
data[1] => altsyncram_nn81:fifo_ram.data_a[1]
data[2] => altsyncram_nn81:fifo_ram.data_a[2]
data[3] => altsyncram_nn81:fifo_ram.data_a[3]
data[4] => altsyncram_nn81:fifo_ram.data_a[4]
data[5] => altsyncram_nn81:fifo_ram.data_a[5]
data[6] => altsyncram_nn81:fifo_ram.data_a[6]
data[7] => altsyncram_nn81:fifo_ram.data_a[7]
data[8] => altsyncram_nn81:fifo_ram.data_a[8]
data[9] => altsyncram_nn81:fifo_ram.data_a[9]
data[10] => altsyncram_nn81:fifo_ram.data_a[10]
data[11] => altsyncram_nn81:fifo_ram.data_a[11]
data[12] => altsyncram_nn81:fifo_ram.data_a[12]
data[13] => altsyncram_nn81:fifo_ram.data_a[13]
data[14] => altsyncram_nn81:fifo_ram.data_a[14]
data[15] => altsyncram_nn81:fifo_ram.data_a[15]
q[0] <= altsyncram_nn81:fifo_ram.q_b[0]
q[1] <= altsyncram_nn81:fifo_ram.q_b[1]
q[2] <= altsyncram_nn81:fifo_ram.q_b[2]
q[3] <= altsyncram_nn81:fifo_ram.q_b[3]
q[4] <= altsyncram_nn81:fifo_ram.q_b[4]
q[5] <= altsyncram_nn81:fifo_ram.q_b[5]
q[6] <= altsyncram_nn81:fifo_ram.q_b[6]
q[7] <= altsyncram_nn81:fifo_ram.q_b[7]
q[8] <= altsyncram_nn81:fifo_ram.q_b[8]
q[9] <= altsyncram_nn81:fifo_ram.q_b[9]
q[10] <= altsyncram_nn81:fifo_ram.q_b[10]
q[11] <= altsyncram_nn81:fifo_ram.q_b[11]
q[12] <= altsyncram_nn81:fifo_ram.q_b[12]
q[13] <= altsyncram_nn81:fifo_ram.q_b[13]
q[14] <= altsyncram_nn81:fifo_ram.q_b[14]
q[15] <= altsyncram_nn81:fifo_ram.q_b[15]
rdclk => a_graycounter_s96:rdptr_g1p.clock
rdclk => altsyncram_nn81:fifo_ram.clock1
rdclk => dffpipe_ahe:rdaclr.clock
rdclk => dffpipe_oec:rs_brp.clock
rdclk => dffpipe_oec:rs_bwp.clock
rdclk => alt_synch_pipe_udb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[13].CLK
rdclk => rdptr_g[12].CLK
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_jgc:wrptr_g1p.clock
wrclk => a_graycounter_igc:wrptr_gp.clock
wrclk => altsyncram_nn81:fifo_ram.clock0
wrclk => dffpipe_9d9:wraclr.clock
wrclk => dffpipe_se9:ws_brp.clock
wrclk => dffpipe_se9:ws_bwp.clock
wrclk => alt_synch_pipe_2e8:ws_dgrp.clock
wrclk => delayed_wrptr_g[13].CLK
wrclk => delayed_wrptr_g[12].CLK
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrfull <= wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[10] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[11] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[12] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|FIFO_AMIR:read_fifo3|dcfifo:dcfifo_component|dcfifo_ojp1:auto_generated|a_gray2bin_odb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= xor12.DB_MAX_OUTPUT_PORT_TYPE
bin[13] <= gray[13].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN0
gray[12] => xor12.IN1
gray[13] => bin[13].DATAIN
gray[13] => xor12.IN0


|DE1_D5M|Sdram_Control_4Port:u7|FIFO_AMIR:read_fifo3|dcfifo:dcfifo_component|dcfifo_ojp1:auto_generated|a_gray2bin_odb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= xor12.DB_MAX_OUTPUT_PORT_TYPE
bin[13] <= gray[13].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN0
gray[12] => xor12.IN1
gray[13] => bin[13].DATAIN
gray[13] => xor12.IN0


|DE1_D5M|Sdram_Control_4Port:u7|FIFO_AMIR:read_fifo3|dcfifo:dcfifo_component|dcfifo_ojp1:auto_generated|a_gray2bin_odb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= xor12.DB_MAX_OUTPUT_PORT_TYPE
bin[13] <= gray[13].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN0
gray[12] => xor12.IN1
gray[13] => bin[13].DATAIN
gray[13] => xor12.IN0


|DE1_D5M|Sdram_Control_4Port:u7|FIFO_AMIR:read_fifo3|dcfifo:dcfifo_component|dcfifo_ojp1:auto_generated|a_gray2bin_odb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= xor12.DB_MAX_OUTPUT_PORT_TYPE
bin[13] <= gray[13].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN0
gray[12] => xor12.IN1
gray[13] => bin[13].DATAIN
gray[13] => xor12.IN0


|DE1_D5M|Sdram_Control_4Port:u7|FIFO_AMIR:read_fifo3|dcfifo:dcfifo_component|dcfifo_ojp1:auto_generated|a_graycounter_s96:rdptr_g1p
aclr => counter7a[13].IN0
aclr => counter7a[12].IN0
aclr => counter7a[11].IN0
aclr => counter7a[10].IN0
aclr => counter7a[9].IN0
aclr => counter7a[8].IN0
aclr => counter7a[7].IN0
aclr => counter7a[6].IN0
aclr => counter7a[5].IN0
aclr => counter7a[4].IN0
aclr => counter7a[3].IN0
aclr => counter7a[2].IN0
aclr => counter7a[1].IN0
aclr => counter7a[0].IN0
aclr => parity5.IN0
aclr => sub_parity6a1.IN0
aclr => sub_parity6a0.IN0
clock => counter7a[13].CLK
clock => counter7a[12].CLK
clock => counter7a[11].CLK
clock => counter7a[10].CLK
clock => counter7a[9].CLK
clock => counter7a[8].CLK
clock => counter7a[7].CLK
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
clock => sub_parity6a2.CLK
clock => sub_parity6a3.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter7a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter7a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter7a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter7a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter7a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter7a[13].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|FIFO_AMIR:read_fifo3|dcfifo:dcfifo_component|dcfifo_ojp1:auto_generated|a_graycounter_jgc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[3].IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => counter8a11.CLK
clock => counter8a12.CLK
clock => counter8a13.CLK
clock => parity9.CLK
clock => sub_parity10a[3].CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter8a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter8a12.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter8a13.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|FIFO_AMIR:read_fifo3|dcfifo:dcfifo_component|dcfifo_ojp1:auto_generated|a_graycounter_igc:wrptr_gp
aclr => counter13a[13].IN0
aclr => counter13a[12].IN0
aclr => counter13a[11].IN0
aclr => counter13a[10].IN0
aclr => counter13a[9].IN0
aclr => counter13a[8].IN0
aclr => counter13a[7].IN0
aclr => counter13a[6].IN0
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clock => counter13a[13].CLK
clock => counter13a[12].CLK
clock => counter13a[11].CLK
clock => counter13a[10].CLK
clock => counter13a[9].CLK
clock => counter13a[8].CLK
clock => counter13a[7].CLK
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
clock => sub_parity12a2.CLK
clock => sub_parity12a3.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter13a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter13a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter13a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter13a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter13a[13].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|FIFO_AMIR:read_fifo3|dcfifo:dcfifo_component|dcfifo_ojp1:auto_generated|altsyncram_nn81:fifo_ram
aclr1 => altsyncram_3ug1:altsyncram14.aclr1
address_a[0] => altsyncram_3ug1:altsyncram14.address_b[0]
address_a[1] => altsyncram_3ug1:altsyncram14.address_b[1]
address_a[2] => altsyncram_3ug1:altsyncram14.address_b[2]
address_a[3] => altsyncram_3ug1:altsyncram14.address_b[3]
address_a[4] => altsyncram_3ug1:altsyncram14.address_b[4]
address_a[5] => altsyncram_3ug1:altsyncram14.address_b[5]
address_a[6] => altsyncram_3ug1:altsyncram14.address_b[6]
address_a[7] => altsyncram_3ug1:altsyncram14.address_b[7]
address_a[8] => altsyncram_3ug1:altsyncram14.address_b[8]
address_a[9] => altsyncram_3ug1:altsyncram14.address_b[9]
address_a[10] => altsyncram_3ug1:altsyncram14.address_b[10]
address_a[11] => altsyncram_3ug1:altsyncram14.address_b[11]
address_a[12] => altsyncram_3ug1:altsyncram14.address_b[12]
address_b[0] => altsyncram_3ug1:altsyncram14.address_a[0]
address_b[1] => altsyncram_3ug1:altsyncram14.address_a[1]
address_b[2] => altsyncram_3ug1:altsyncram14.address_a[2]
address_b[3] => altsyncram_3ug1:altsyncram14.address_a[3]
address_b[4] => altsyncram_3ug1:altsyncram14.address_a[4]
address_b[5] => altsyncram_3ug1:altsyncram14.address_a[5]
address_b[6] => altsyncram_3ug1:altsyncram14.address_a[6]
address_b[7] => altsyncram_3ug1:altsyncram14.address_a[7]
address_b[8] => altsyncram_3ug1:altsyncram14.address_a[8]
address_b[9] => altsyncram_3ug1:altsyncram14.address_a[9]
address_b[10] => altsyncram_3ug1:altsyncram14.address_a[10]
address_b[11] => altsyncram_3ug1:altsyncram14.address_a[11]
address_b[12] => altsyncram_3ug1:altsyncram14.address_a[12]
addressstall_b => altsyncram_3ug1:altsyncram14.addressstall_a
clock0 => altsyncram_3ug1:altsyncram14.clock1
clock1 => altsyncram_3ug1:altsyncram14.clock0
clocken1 => altsyncram_3ug1:altsyncram14.clocken0
data_a[0] => altsyncram_3ug1:altsyncram14.data_b[0]
data_a[1] => altsyncram_3ug1:altsyncram14.data_b[1]
data_a[2] => altsyncram_3ug1:altsyncram14.data_b[2]
data_a[3] => altsyncram_3ug1:altsyncram14.data_b[3]
data_a[4] => altsyncram_3ug1:altsyncram14.data_b[4]
data_a[5] => altsyncram_3ug1:altsyncram14.data_b[5]
data_a[6] => altsyncram_3ug1:altsyncram14.data_b[6]
data_a[7] => altsyncram_3ug1:altsyncram14.data_b[7]
data_a[8] => altsyncram_3ug1:altsyncram14.data_b[8]
data_a[9] => altsyncram_3ug1:altsyncram14.data_b[9]
data_a[10] => altsyncram_3ug1:altsyncram14.data_b[10]
data_a[11] => altsyncram_3ug1:altsyncram14.data_b[11]
data_a[12] => altsyncram_3ug1:altsyncram14.data_b[12]
data_a[13] => altsyncram_3ug1:altsyncram14.data_b[13]
data_a[14] => altsyncram_3ug1:altsyncram14.data_b[14]
data_a[15] => altsyncram_3ug1:altsyncram14.data_b[15]
q_b[0] <= altsyncram_3ug1:altsyncram14.q_a[0]
q_b[1] <= altsyncram_3ug1:altsyncram14.q_a[1]
q_b[2] <= altsyncram_3ug1:altsyncram14.q_a[2]
q_b[3] <= altsyncram_3ug1:altsyncram14.q_a[3]
q_b[4] <= altsyncram_3ug1:altsyncram14.q_a[4]
q_b[5] <= altsyncram_3ug1:altsyncram14.q_a[5]
q_b[6] <= altsyncram_3ug1:altsyncram14.q_a[6]
q_b[7] <= altsyncram_3ug1:altsyncram14.q_a[7]
q_b[8] <= altsyncram_3ug1:altsyncram14.q_a[8]
q_b[9] <= altsyncram_3ug1:altsyncram14.q_a[9]
q_b[10] <= altsyncram_3ug1:altsyncram14.q_a[10]
q_b[11] <= altsyncram_3ug1:altsyncram14.q_a[11]
q_b[12] <= altsyncram_3ug1:altsyncram14.q_a[12]
q_b[13] <= altsyncram_3ug1:altsyncram14.q_a[13]
q_b[14] <= altsyncram_3ug1:altsyncram14.q_a[14]
q_b[15] <= altsyncram_3ug1:altsyncram14.q_a[15]
wren_a => altsyncram_3ug1:altsyncram14.clocken1
wren_a => altsyncram_3ug1:altsyncram14.wren_b


|DE1_D5M|Sdram_Control_4Port:u7|FIFO_AMIR:read_fifo3|dcfifo:dcfifo_component|dcfifo_ojp1:auto_generated|altsyncram_nn81:fifo_ram|altsyncram_3ug1:altsyncram14
aclr1 => ram_block15a0.CLR1
aclr1 => ram_block15a1.CLR1
aclr1 => ram_block15a2.CLR1
aclr1 => ram_block15a3.CLR1
aclr1 => ram_block15a4.CLR1
aclr1 => ram_block15a5.CLR1
aclr1 => ram_block15a6.CLR1
aclr1 => ram_block15a7.CLR1
aclr1 => ram_block15a8.CLR1
aclr1 => ram_block15a9.CLR1
aclr1 => ram_block15a10.CLR1
aclr1 => ram_block15a11.CLR1
aclr1 => ram_block15a12.CLR1
aclr1 => ram_block15a13.CLR1
aclr1 => ram_block15a14.CLR1
aclr1 => ram_block15a15.CLR1
aclr1 => ram_block15a16.CLR1
aclr1 => ram_block15a17.CLR1
aclr1 => ram_block15a18.CLR1
aclr1 => ram_block15a19.CLR1
aclr1 => ram_block15a20.CLR1
aclr1 => ram_block15a21.CLR1
aclr1 => ram_block15a22.CLR1
aclr1 => ram_block15a23.CLR1
aclr1 => ram_block15a24.CLR1
aclr1 => ram_block15a25.CLR1
aclr1 => ram_block15a26.CLR1
aclr1 => ram_block15a27.CLR1
aclr1 => ram_block15a28.CLR1
aclr1 => ram_block15a29.CLR1
aclr1 => ram_block15a30.CLR1
aclr1 => ram_block15a31.CLR1
address_a[0] => ram_block15a0.PORTAADDR
address_a[0] => ram_block15a1.PORTAADDR
address_a[0] => ram_block15a2.PORTAADDR
address_a[0] => ram_block15a3.PORTAADDR
address_a[0] => ram_block15a4.PORTAADDR
address_a[0] => ram_block15a5.PORTAADDR
address_a[0] => ram_block15a6.PORTAADDR
address_a[0] => ram_block15a7.PORTAADDR
address_a[0] => ram_block15a8.PORTAADDR
address_a[0] => ram_block15a9.PORTAADDR
address_a[0] => ram_block15a10.PORTAADDR
address_a[0] => ram_block15a11.PORTAADDR
address_a[0] => ram_block15a12.PORTAADDR
address_a[0] => ram_block15a13.PORTAADDR
address_a[0] => ram_block15a14.PORTAADDR
address_a[0] => ram_block15a15.PORTAADDR
address_a[0] => ram_block15a16.PORTAADDR
address_a[0] => ram_block15a17.PORTAADDR
address_a[0] => ram_block15a18.PORTAADDR
address_a[0] => ram_block15a19.PORTAADDR
address_a[0] => ram_block15a20.PORTAADDR
address_a[0] => ram_block15a21.PORTAADDR
address_a[0] => ram_block15a22.PORTAADDR
address_a[0] => ram_block15a23.PORTAADDR
address_a[0] => ram_block15a24.PORTAADDR
address_a[0] => ram_block15a25.PORTAADDR
address_a[0] => ram_block15a26.PORTAADDR
address_a[0] => ram_block15a27.PORTAADDR
address_a[0] => ram_block15a28.PORTAADDR
address_a[0] => ram_block15a29.PORTAADDR
address_a[0] => ram_block15a30.PORTAADDR
address_a[0] => ram_block15a31.PORTAADDR
address_a[1] => ram_block15a0.PORTAADDR1
address_a[1] => ram_block15a1.PORTAADDR1
address_a[1] => ram_block15a2.PORTAADDR1
address_a[1] => ram_block15a3.PORTAADDR1
address_a[1] => ram_block15a4.PORTAADDR1
address_a[1] => ram_block15a5.PORTAADDR1
address_a[1] => ram_block15a6.PORTAADDR1
address_a[1] => ram_block15a7.PORTAADDR1
address_a[1] => ram_block15a8.PORTAADDR1
address_a[1] => ram_block15a9.PORTAADDR1
address_a[1] => ram_block15a10.PORTAADDR1
address_a[1] => ram_block15a11.PORTAADDR1
address_a[1] => ram_block15a12.PORTAADDR1
address_a[1] => ram_block15a13.PORTAADDR1
address_a[1] => ram_block15a14.PORTAADDR1
address_a[1] => ram_block15a15.PORTAADDR1
address_a[1] => ram_block15a16.PORTAADDR1
address_a[1] => ram_block15a17.PORTAADDR1
address_a[1] => ram_block15a18.PORTAADDR1
address_a[1] => ram_block15a19.PORTAADDR1
address_a[1] => ram_block15a20.PORTAADDR1
address_a[1] => ram_block15a21.PORTAADDR1
address_a[1] => ram_block15a22.PORTAADDR1
address_a[1] => ram_block15a23.PORTAADDR1
address_a[1] => ram_block15a24.PORTAADDR1
address_a[1] => ram_block15a25.PORTAADDR1
address_a[1] => ram_block15a26.PORTAADDR1
address_a[1] => ram_block15a27.PORTAADDR1
address_a[1] => ram_block15a28.PORTAADDR1
address_a[1] => ram_block15a29.PORTAADDR1
address_a[1] => ram_block15a30.PORTAADDR1
address_a[1] => ram_block15a31.PORTAADDR1
address_a[2] => ram_block15a0.PORTAADDR2
address_a[2] => ram_block15a1.PORTAADDR2
address_a[2] => ram_block15a2.PORTAADDR2
address_a[2] => ram_block15a3.PORTAADDR2
address_a[2] => ram_block15a4.PORTAADDR2
address_a[2] => ram_block15a5.PORTAADDR2
address_a[2] => ram_block15a6.PORTAADDR2
address_a[2] => ram_block15a7.PORTAADDR2
address_a[2] => ram_block15a8.PORTAADDR2
address_a[2] => ram_block15a9.PORTAADDR2
address_a[2] => ram_block15a10.PORTAADDR2
address_a[2] => ram_block15a11.PORTAADDR2
address_a[2] => ram_block15a12.PORTAADDR2
address_a[2] => ram_block15a13.PORTAADDR2
address_a[2] => ram_block15a14.PORTAADDR2
address_a[2] => ram_block15a15.PORTAADDR2
address_a[2] => ram_block15a16.PORTAADDR2
address_a[2] => ram_block15a17.PORTAADDR2
address_a[2] => ram_block15a18.PORTAADDR2
address_a[2] => ram_block15a19.PORTAADDR2
address_a[2] => ram_block15a20.PORTAADDR2
address_a[2] => ram_block15a21.PORTAADDR2
address_a[2] => ram_block15a22.PORTAADDR2
address_a[2] => ram_block15a23.PORTAADDR2
address_a[2] => ram_block15a24.PORTAADDR2
address_a[2] => ram_block15a25.PORTAADDR2
address_a[2] => ram_block15a26.PORTAADDR2
address_a[2] => ram_block15a27.PORTAADDR2
address_a[2] => ram_block15a28.PORTAADDR2
address_a[2] => ram_block15a29.PORTAADDR2
address_a[2] => ram_block15a30.PORTAADDR2
address_a[2] => ram_block15a31.PORTAADDR2
address_a[3] => ram_block15a0.PORTAADDR3
address_a[3] => ram_block15a1.PORTAADDR3
address_a[3] => ram_block15a2.PORTAADDR3
address_a[3] => ram_block15a3.PORTAADDR3
address_a[3] => ram_block15a4.PORTAADDR3
address_a[3] => ram_block15a5.PORTAADDR3
address_a[3] => ram_block15a6.PORTAADDR3
address_a[3] => ram_block15a7.PORTAADDR3
address_a[3] => ram_block15a8.PORTAADDR3
address_a[3] => ram_block15a9.PORTAADDR3
address_a[3] => ram_block15a10.PORTAADDR3
address_a[3] => ram_block15a11.PORTAADDR3
address_a[3] => ram_block15a12.PORTAADDR3
address_a[3] => ram_block15a13.PORTAADDR3
address_a[3] => ram_block15a14.PORTAADDR3
address_a[3] => ram_block15a15.PORTAADDR3
address_a[3] => ram_block15a16.PORTAADDR3
address_a[3] => ram_block15a17.PORTAADDR3
address_a[3] => ram_block15a18.PORTAADDR3
address_a[3] => ram_block15a19.PORTAADDR3
address_a[3] => ram_block15a20.PORTAADDR3
address_a[3] => ram_block15a21.PORTAADDR3
address_a[3] => ram_block15a22.PORTAADDR3
address_a[3] => ram_block15a23.PORTAADDR3
address_a[3] => ram_block15a24.PORTAADDR3
address_a[3] => ram_block15a25.PORTAADDR3
address_a[3] => ram_block15a26.PORTAADDR3
address_a[3] => ram_block15a27.PORTAADDR3
address_a[3] => ram_block15a28.PORTAADDR3
address_a[3] => ram_block15a29.PORTAADDR3
address_a[3] => ram_block15a30.PORTAADDR3
address_a[3] => ram_block15a31.PORTAADDR3
address_a[4] => ram_block15a0.PORTAADDR4
address_a[4] => ram_block15a1.PORTAADDR4
address_a[4] => ram_block15a2.PORTAADDR4
address_a[4] => ram_block15a3.PORTAADDR4
address_a[4] => ram_block15a4.PORTAADDR4
address_a[4] => ram_block15a5.PORTAADDR4
address_a[4] => ram_block15a6.PORTAADDR4
address_a[4] => ram_block15a7.PORTAADDR4
address_a[4] => ram_block15a8.PORTAADDR4
address_a[4] => ram_block15a9.PORTAADDR4
address_a[4] => ram_block15a10.PORTAADDR4
address_a[4] => ram_block15a11.PORTAADDR4
address_a[4] => ram_block15a12.PORTAADDR4
address_a[4] => ram_block15a13.PORTAADDR4
address_a[4] => ram_block15a14.PORTAADDR4
address_a[4] => ram_block15a15.PORTAADDR4
address_a[4] => ram_block15a16.PORTAADDR4
address_a[4] => ram_block15a17.PORTAADDR4
address_a[4] => ram_block15a18.PORTAADDR4
address_a[4] => ram_block15a19.PORTAADDR4
address_a[4] => ram_block15a20.PORTAADDR4
address_a[4] => ram_block15a21.PORTAADDR4
address_a[4] => ram_block15a22.PORTAADDR4
address_a[4] => ram_block15a23.PORTAADDR4
address_a[4] => ram_block15a24.PORTAADDR4
address_a[4] => ram_block15a25.PORTAADDR4
address_a[4] => ram_block15a26.PORTAADDR4
address_a[4] => ram_block15a27.PORTAADDR4
address_a[4] => ram_block15a28.PORTAADDR4
address_a[4] => ram_block15a29.PORTAADDR4
address_a[4] => ram_block15a30.PORTAADDR4
address_a[4] => ram_block15a31.PORTAADDR4
address_a[5] => ram_block15a0.PORTAADDR5
address_a[5] => ram_block15a1.PORTAADDR5
address_a[5] => ram_block15a2.PORTAADDR5
address_a[5] => ram_block15a3.PORTAADDR5
address_a[5] => ram_block15a4.PORTAADDR5
address_a[5] => ram_block15a5.PORTAADDR5
address_a[5] => ram_block15a6.PORTAADDR5
address_a[5] => ram_block15a7.PORTAADDR5
address_a[5] => ram_block15a8.PORTAADDR5
address_a[5] => ram_block15a9.PORTAADDR5
address_a[5] => ram_block15a10.PORTAADDR5
address_a[5] => ram_block15a11.PORTAADDR5
address_a[5] => ram_block15a12.PORTAADDR5
address_a[5] => ram_block15a13.PORTAADDR5
address_a[5] => ram_block15a14.PORTAADDR5
address_a[5] => ram_block15a15.PORTAADDR5
address_a[5] => ram_block15a16.PORTAADDR5
address_a[5] => ram_block15a17.PORTAADDR5
address_a[5] => ram_block15a18.PORTAADDR5
address_a[5] => ram_block15a19.PORTAADDR5
address_a[5] => ram_block15a20.PORTAADDR5
address_a[5] => ram_block15a21.PORTAADDR5
address_a[5] => ram_block15a22.PORTAADDR5
address_a[5] => ram_block15a23.PORTAADDR5
address_a[5] => ram_block15a24.PORTAADDR5
address_a[5] => ram_block15a25.PORTAADDR5
address_a[5] => ram_block15a26.PORTAADDR5
address_a[5] => ram_block15a27.PORTAADDR5
address_a[5] => ram_block15a28.PORTAADDR5
address_a[5] => ram_block15a29.PORTAADDR5
address_a[5] => ram_block15a30.PORTAADDR5
address_a[5] => ram_block15a31.PORTAADDR5
address_a[6] => ram_block15a0.PORTAADDR6
address_a[6] => ram_block15a1.PORTAADDR6
address_a[6] => ram_block15a2.PORTAADDR6
address_a[6] => ram_block15a3.PORTAADDR6
address_a[6] => ram_block15a4.PORTAADDR6
address_a[6] => ram_block15a5.PORTAADDR6
address_a[6] => ram_block15a6.PORTAADDR6
address_a[6] => ram_block15a7.PORTAADDR6
address_a[6] => ram_block15a8.PORTAADDR6
address_a[6] => ram_block15a9.PORTAADDR6
address_a[6] => ram_block15a10.PORTAADDR6
address_a[6] => ram_block15a11.PORTAADDR6
address_a[6] => ram_block15a12.PORTAADDR6
address_a[6] => ram_block15a13.PORTAADDR6
address_a[6] => ram_block15a14.PORTAADDR6
address_a[6] => ram_block15a15.PORTAADDR6
address_a[6] => ram_block15a16.PORTAADDR6
address_a[6] => ram_block15a17.PORTAADDR6
address_a[6] => ram_block15a18.PORTAADDR6
address_a[6] => ram_block15a19.PORTAADDR6
address_a[6] => ram_block15a20.PORTAADDR6
address_a[6] => ram_block15a21.PORTAADDR6
address_a[6] => ram_block15a22.PORTAADDR6
address_a[6] => ram_block15a23.PORTAADDR6
address_a[6] => ram_block15a24.PORTAADDR6
address_a[6] => ram_block15a25.PORTAADDR6
address_a[6] => ram_block15a26.PORTAADDR6
address_a[6] => ram_block15a27.PORTAADDR6
address_a[6] => ram_block15a28.PORTAADDR6
address_a[6] => ram_block15a29.PORTAADDR6
address_a[6] => ram_block15a30.PORTAADDR6
address_a[6] => ram_block15a31.PORTAADDR6
address_a[7] => ram_block15a0.PORTAADDR7
address_a[7] => ram_block15a1.PORTAADDR7
address_a[7] => ram_block15a2.PORTAADDR7
address_a[7] => ram_block15a3.PORTAADDR7
address_a[7] => ram_block15a4.PORTAADDR7
address_a[7] => ram_block15a5.PORTAADDR7
address_a[7] => ram_block15a6.PORTAADDR7
address_a[7] => ram_block15a7.PORTAADDR7
address_a[7] => ram_block15a8.PORTAADDR7
address_a[7] => ram_block15a9.PORTAADDR7
address_a[7] => ram_block15a10.PORTAADDR7
address_a[7] => ram_block15a11.PORTAADDR7
address_a[7] => ram_block15a12.PORTAADDR7
address_a[7] => ram_block15a13.PORTAADDR7
address_a[7] => ram_block15a14.PORTAADDR7
address_a[7] => ram_block15a15.PORTAADDR7
address_a[7] => ram_block15a16.PORTAADDR7
address_a[7] => ram_block15a17.PORTAADDR7
address_a[7] => ram_block15a18.PORTAADDR7
address_a[7] => ram_block15a19.PORTAADDR7
address_a[7] => ram_block15a20.PORTAADDR7
address_a[7] => ram_block15a21.PORTAADDR7
address_a[7] => ram_block15a22.PORTAADDR7
address_a[7] => ram_block15a23.PORTAADDR7
address_a[7] => ram_block15a24.PORTAADDR7
address_a[7] => ram_block15a25.PORTAADDR7
address_a[7] => ram_block15a26.PORTAADDR7
address_a[7] => ram_block15a27.PORTAADDR7
address_a[7] => ram_block15a28.PORTAADDR7
address_a[7] => ram_block15a29.PORTAADDR7
address_a[7] => ram_block15a30.PORTAADDR7
address_a[7] => ram_block15a31.PORTAADDR7
address_a[8] => ram_block15a0.PORTAADDR8
address_a[8] => ram_block15a1.PORTAADDR8
address_a[8] => ram_block15a2.PORTAADDR8
address_a[8] => ram_block15a3.PORTAADDR8
address_a[8] => ram_block15a4.PORTAADDR8
address_a[8] => ram_block15a5.PORTAADDR8
address_a[8] => ram_block15a6.PORTAADDR8
address_a[8] => ram_block15a7.PORTAADDR8
address_a[8] => ram_block15a8.PORTAADDR8
address_a[8] => ram_block15a9.PORTAADDR8
address_a[8] => ram_block15a10.PORTAADDR8
address_a[8] => ram_block15a11.PORTAADDR8
address_a[8] => ram_block15a12.PORTAADDR8
address_a[8] => ram_block15a13.PORTAADDR8
address_a[8] => ram_block15a14.PORTAADDR8
address_a[8] => ram_block15a15.PORTAADDR8
address_a[8] => ram_block15a16.PORTAADDR8
address_a[8] => ram_block15a17.PORTAADDR8
address_a[8] => ram_block15a18.PORTAADDR8
address_a[8] => ram_block15a19.PORTAADDR8
address_a[8] => ram_block15a20.PORTAADDR8
address_a[8] => ram_block15a21.PORTAADDR8
address_a[8] => ram_block15a22.PORTAADDR8
address_a[8] => ram_block15a23.PORTAADDR8
address_a[8] => ram_block15a24.PORTAADDR8
address_a[8] => ram_block15a25.PORTAADDR8
address_a[8] => ram_block15a26.PORTAADDR8
address_a[8] => ram_block15a27.PORTAADDR8
address_a[8] => ram_block15a28.PORTAADDR8
address_a[8] => ram_block15a29.PORTAADDR8
address_a[8] => ram_block15a30.PORTAADDR8
address_a[8] => ram_block15a31.PORTAADDR8
address_a[9] => ram_block15a0.PORTAADDR9
address_a[9] => ram_block15a1.PORTAADDR9
address_a[9] => ram_block15a2.PORTAADDR9
address_a[9] => ram_block15a3.PORTAADDR9
address_a[9] => ram_block15a4.PORTAADDR9
address_a[9] => ram_block15a5.PORTAADDR9
address_a[9] => ram_block15a6.PORTAADDR9
address_a[9] => ram_block15a7.PORTAADDR9
address_a[9] => ram_block15a8.PORTAADDR9
address_a[9] => ram_block15a9.PORTAADDR9
address_a[9] => ram_block15a10.PORTAADDR9
address_a[9] => ram_block15a11.PORTAADDR9
address_a[9] => ram_block15a12.PORTAADDR9
address_a[9] => ram_block15a13.PORTAADDR9
address_a[9] => ram_block15a14.PORTAADDR9
address_a[9] => ram_block15a15.PORTAADDR9
address_a[9] => ram_block15a16.PORTAADDR9
address_a[9] => ram_block15a17.PORTAADDR9
address_a[9] => ram_block15a18.PORTAADDR9
address_a[9] => ram_block15a19.PORTAADDR9
address_a[9] => ram_block15a20.PORTAADDR9
address_a[9] => ram_block15a21.PORTAADDR9
address_a[9] => ram_block15a22.PORTAADDR9
address_a[9] => ram_block15a23.PORTAADDR9
address_a[9] => ram_block15a24.PORTAADDR9
address_a[9] => ram_block15a25.PORTAADDR9
address_a[9] => ram_block15a26.PORTAADDR9
address_a[9] => ram_block15a27.PORTAADDR9
address_a[9] => ram_block15a28.PORTAADDR9
address_a[9] => ram_block15a29.PORTAADDR9
address_a[9] => ram_block15a30.PORTAADDR9
address_a[9] => ram_block15a31.PORTAADDR9
address_a[10] => ram_block15a0.PORTAADDR10
address_a[10] => ram_block15a1.PORTAADDR10
address_a[10] => ram_block15a2.PORTAADDR10
address_a[10] => ram_block15a3.PORTAADDR10
address_a[10] => ram_block15a4.PORTAADDR10
address_a[10] => ram_block15a5.PORTAADDR10
address_a[10] => ram_block15a6.PORTAADDR10
address_a[10] => ram_block15a7.PORTAADDR10
address_a[10] => ram_block15a8.PORTAADDR10
address_a[10] => ram_block15a9.PORTAADDR10
address_a[10] => ram_block15a10.PORTAADDR10
address_a[10] => ram_block15a11.PORTAADDR10
address_a[10] => ram_block15a12.PORTAADDR10
address_a[10] => ram_block15a13.PORTAADDR10
address_a[10] => ram_block15a14.PORTAADDR10
address_a[10] => ram_block15a15.PORTAADDR10
address_a[10] => ram_block15a16.PORTAADDR10
address_a[10] => ram_block15a17.PORTAADDR10
address_a[10] => ram_block15a18.PORTAADDR10
address_a[10] => ram_block15a19.PORTAADDR10
address_a[10] => ram_block15a20.PORTAADDR10
address_a[10] => ram_block15a21.PORTAADDR10
address_a[10] => ram_block15a22.PORTAADDR10
address_a[10] => ram_block15a23.PORTAADDR10
address_a[10] => ram_block15a24.PORTAADDR10
address_a[10] => ram_block15a25.PORTAADDR10
address_a[10] => ram_block15a26.PORTAADDR10
address_a[10] => ram_block15a27.PORTAADDR10
address_a[10] => ram_block15a28.PORTAADDR10
address_a[10] => ram_block15a29.PORTAADDR10
address_a[10] => ram_block15a30.PORTAADDR10
address_a[10] => ram_block15a31.PORTAADDR10
address_a[11] => ram_block15a0.PORTAADDR11
address_a[11] => ram_block15a1.PORTAADDR11
address_a[11] => ram_block15a2.PORTAADDR11
address_a[11] => ram_block15a3.PORTAADDR11
address_a[11] => ram_block15a4.PORTAADDR11
address_a[11] => ram_block15a5.PORTAADDR11
address_a[11] => ram_block15a6.PORTAADDR11
address_a[11] => ram_block15a7.PORTAADDR11
address_a[11] => ram_block15a8.PORTAADDR11
address_a[11] => ram_block15a9.PORTAADDR11
address_a[11] => ram_block15a10.PORTAADDR11
address_a[11] => ram_block15a11.PORTAADDR11
address_a[11] => ram_block15a12.PORTAADDR11
address_a[11] => ram_block15a13.PORTAADDR11
address_a[11] => ram_block15a14.PORTAADDR11
address_a[11] => ram_block15a15.PORTAADDR11
address_a[11] => ram_block15a16.PORTAADDR11
address_a[11] => ram_block15a17.PORTAADDR11
address_a[11] => ram_block15a18.PORTAADDR11
address_a[11] => ram_block15a19.PORTAADDR11
address_a[11] => ram_block15a20.PORTAADDR11
address_a[11] => ram_block15a21.PORTAADDR11
address_a[11] => ram_block15a22.PORTAADDR11
address_a[11] => ram_block15a23.PORTAADDR11
address_a[11] => ram_block15a24.PORTAADDR11
address_a[11] => ram_block15a25.PORTAADDR11
address_a[11] => ram_block15a26.PORTAADDR11
address_a[11] => ram_block15a27.PORTAADDR11
address_a[11] => ram_block15a28.PORTAADDR11
address_a[11] => ram_block15a29.PORTAADDR11
address_a[11] => ram_block15a30.PORTAADDR11
address_a[11] => ram_block15a31.PORTAADDR11
address_a[12] => _.IN0
address_a[12] => addrstall_reg_a[0].DATAIN
address_a[12] => _.IN0
address_a[12] => addr_store_a[0].DATAIN
address_b[0] => ram_block15a0.PORTBADDR
address_b[0] => ram_block15a1.PORTBADDR
address_b[0] => ram_block15a2.PORTBADDR
address_b[0] => ram_block15a3.PORTBADDR
address_b[0] => ram_block15a4.PORTBADDR
address_b[0] => ram_block15a5.PORTBADDR
address_b[0] => ram_block15a6.PORTBADDR
address_b[0] => ram_block15a7.PORTBADDR
address_b[0] => ram_block15a8.PORTBADDR
address_b[0] => ram_block15a9.PORTBADDR
address_b[0] => ram_block15a10.PORTBADDR
address_b[0] => ram_block15a11.PORTBADDR
address_b[0] => ram_block15a12.PORTBADDR
address_b[0] => ram_block15a13.PORTBADDR
address_b[0] => ram_block15a14.PORTBADDR
address_b[0] => ram_block15a15.PORTBADDR
address_b[0] => ram_block15a16.PORTBADDR
address_b[0] => ram_block15a17.PORTBADDR
address_b[0] => ram_block15a18.PORTBADDR
address_b[0] => ram_block15a19.PORTBADDR
address_b[0] => ram_block15a20.PORTBADDR
address_b[0] => ram_block15a21.PORTBADDR
address_b[0] => ram_block15a22.PORTBADDR
address_b[0] => ram_block15a23.PORTBADDR
address_b[0] => ram_block15a24.PORTBADDR
address_b[0] => ram_block15a25.PORTBADDR
address_b[0] => ram_block15a26.PORTBADDR
address_b[0] => ram_block15a27.PORTBADDR
address_b[0] => ram_block15a28.PORTBADDR
address_b[0] => ram_block15a29.PORTBADDR
address_b[0] => ram_block15a30.PORTBADDR
address_b[0] => ram_block15a31.PORTBADDR
address_b[1] => ram_block15a0.PORTBADDR1
address_b[1] => ram_block15a1.PORTBADDR1
address_b[1] => ram_block15a2.PORTBADDR1
address_b[1] => ram_block15a3.PORTBADDR1
address_b[1] => ram_block15a4.PORTBADDR1
address_b[1] => ram_block15a5.PORTBADDR1
address_b[1] => ram_block15a6.PORTBADDR1
address_b[1] => ram_block15a7.PORTBADDR1
address_b[1] => ram_block15a8.PORTBADDR1
address_b[1] => ram_block15a9.PORTBADDR1
address_b[1] => ram_block15a10.PORTBADDR1
address_b[1] => ram_block15a11.PORTBADDR1
address_b[1] => ram_block15a12.PORTBADDR1
address_b[1] => ram_block15a13.PORTBADDR1
address_b[1] => ram_block15a14.PORTBADDR1
address_b[1] => ram_block15a15.PORTBADDR1
address_b[1] => ram_block15a16.PORTBADDR1
address_b[1] => ram_block15a17.PORTBADDR1
address_b[1] => ram_block15a18.PORTBADDR1
address_b[1] => ram_block15a19.PORTBADDR1
address_b[1] => ram_block15a20.PORTBADDR1
address_b[1] => ram_block15a21.PORTBADDR1
address_b[1] => ram_block15a22.PORTBADDR1
address_b[1] => ram_block15a23.PORTBADDR1
address_b[1] => ram_block15a24.PORTBADDR1
address_b[1] => ram_block15a25.PORTBADDR1
address_b[1] => ram_block15a26.PORTBADDR1
address_b[1] => ram_block15a27.PORTBADDR1
address_b[1] => ram_block15a28.PORTBADDR1
address_b[1] => ram_block15a29.PORTBADDR1
address_b[1] => ram_block15a30.PORTBADDR1
address_b[1] => ram_block15a31.PORTBADDR1
address_b[2] => ram_block15a0.PORTBADDR2
address_b[2] => ram_block15a1.PORTBADDR2
address_b[2] => ram_block15a2.PORTBADDR2
address_b[2] => ram_block15a3.PORTBADDR2
address_b[2] => ram_block15a4.PORTBADDR2
address_b[2] => ram_block15a5.PORTBADDR2
address_b[2] => ram_block15a6.PORTBADDR2
address_b[2] => ram_block15a7.PORTBADDR2
address_b[2] => ram_block15a8.PORTBADDR2
address_b[2] => ram_block15a9.PORTBADDR2
address_b[2] => ram_block15a10.PORTBADDR2
address_b[2] => ram_block15a11.PORTBADDR2
address_b[2] => ram_block15a12.PORTBADDR2
address_b[2] => ram_block15a13.PORTBADDR2
address_b[2] => ram_block15a14.PORTBADDR2
address_b[2] => ram_block15a15.PORTBADDR2
address_b[2] => ram_block15a16.PORTBADDR2
address_b[2] => ram_block15a17.PORTBADDR2
address_b[2] => ram_block15a18.PORTBADDR2
address_b[2] => ram_block15a19.PORTBADDR2
address_b[2] => ram_block15a20.PORTBADDR2
address_b[2] => ram_block15a21.PORTBADDR2
address_b[2] => ram_block15a22.PORTBADDR2
address_b[2] => ram_block15a23.PORTBADDR2
address_b[2] => ram_block15a24.PORTBADDR2
address_b[2] => ram_block15a25.PORTBADDR2
address_b[2] => ram_block15a26.PORTBADDR2
address_b[2] => ram_block15a27.PORTBADDR2
address_b[2] => ram_block15a28.PORTBADDR2
address_b[2] => ram_block15a29.PORTBADDR2
address_b[2] => ram_block15a30.PORTBADDR2
address_b[2] => ram_block15a31.PORTBADDR2
address_b[3] => ram_block15a0.PORTBADDR3
address_b[3] => ram_block15a1.PORTBADDR3
address_b[3] => ram_block15a2.PORTBADDR3
address_b[3] => ram_block15a3.PORTBADDR3
address_b[3] => ram_block15a4.PORTBADDR3
address_b[3] => ram_block15a5.PORTBADDR3
address_b[3] => ram_block15a6.PORTBADDR3
address_b[3] => ram_block15a7.PORTBADDR3
address_b[3] => ram_block15a8.PORTBADDR3
address_b[3] => ram_block15a9.PORTBADDR3
address_b[3] => ram_block15a10.PORTBADDR3
address_b[3] => ram_block15a11.PORTBADDR3
address_b[3] => ram_block15a12.PORTBADDR3
address_b[3] => ram_block15a13.PORTBADDR3
address_b[3] => ram_block15a14.PORTBADDR3
address_b[3] => ram_block15a15.PORTBADDR3
address_b[3] => ram_block15a16.PORTBADDR3
address_b[3] => ram_block15a17.PORTBADDR3
address_b[3] => ram_block15a18.PORTBADDR3
address_b[3] => ram_block15a19.PORTBADDR3
address_b[3] => ram_block15a20.PORTBADDR3
address_b[3] => ram_block15a21.PORTBADDR3
address_b[3] => ram_block15a22.PORTBADDR3
address_b[3] => ram_block15a23.PORTBADDR3
address_b[3] => ram_block15a24.PORTBADDR3
address_b[3] => ram_block15a25.PORTBADDR3
address_b[3] => ram_block15a26.PORTBADDR3
address_b[3] => ram_block15a27.PORTBADDR3
address_b[3] => ram_block15a28.PORTBADDR3
address_b[3] => ram_block15a29.PORTBADDR3
address_b[3] => ram_block15a30.PORTBADDR3
address_b[3] => ram_block15a31.PORTBADDR3
address_b[4] => ram_block15a0.PORTBADDR4
address_b[4] => ram_block15a1.PORTBADDR4
address_b[4] => ram_block15a2.PORTBADDR4
address_b[4] => ram_block15a3.PORTBADDR4
address_b[4] => ram_block15a4.PORTBADDR4
address_b[4] => ram_block15a5.PORTBADDR4
address_b[4] => ram_block15a6.PORTBADDR4
address_b[4] => ram_block15a7.PORTBADDR4
address_b[4] => ram_block15a8.PORTBADDR4
address_b[4] => ram_block15a9.PORTBADDR4
address_b[4] => ram_block15a10.PORTBADDR4
address_b[4] => ram_block15a11.PORTBADDR4
address_b[4] => ram_block15a12.PORTBADDR4
address_b[4] => ram_block15a13.PORTBADDR4
address_b[4] => ram_block15a14.PORTBADDR4
address_b[4] => ram_block15a15.PORTBADDR4
address_b[4] => ram_block15a16.PORTBADDR4
address_b[4] => ram_block15a17.PORTBADDR4
address_b[4] => ram_block15a18.PORTBADDR4
address_b[4] => ram_block15a19.PORTBADDR4
address_b[4] => ram_block15a20.PORTBADDR4
address_b[4] => ram_block15a21.PORTBADDR4
address_b[4] => ram_block15a22.PORTBADDR4
address_b[4] => ram_block15a23.PORTBADDR4
address_b[4] => ram_block15a24.PORTBADDR4
address_b[4] => ram_block15a25.PORTBADDR4
address_b[4] => ram_block15a26.PORTBADDR4
address_b[4] => ram_block15a27.PORTBADDR4
address_b[4] => ram_block15a28.PORTBADDR4
address_b[4] => ram_block15a29.PORTBADDR4
address_b[4] => ram_block15a30.PORTBADDR4
address_b[4] => ram_block15a31.PORTBADDR4
address_b[5] => ram_block15a0.PORTBADDR5
address_b[5] => ram_block15a1.PORTBADDR5
address_b[5] => ram_block15a2.PORTBADDR5
address_b[5] => ram_block15a3.PORTBADDR5
address_b[5] => ram_block15a4.PORTBADDR5
address_b[5] => ram_block15a5.PORTBADDR5
address_b[5] => ram_block15a6.PORTBADDR5
address_b[5] => ram_block15a7.PORTBADDR5
address_b[5] => ram_block15a8.PORTBADDR5
address_b[5] => ram_block15a9.PORTBADDR5
address_b[5] => ram_block15a10.PORTBADDR5
address_b[5] => ram_block15a11.PORTBADDR5
address_b[5] => ram_block15a12.PORTBADDR5
address_b[5] => ram_block15a13.PORTBADDR5
address_b[5] => ram_block15a14.PORTBADDR5
address_b[5] => ram_block15a15.PORTBADDR5
address_b[5] => ram_block15a16.PORTBADDR5
address_b[5] => ram_block15a17.PORTBADDR5
address_b[5] => ram_block15a18.PORTBADDR5
address_b[5] => ram_block15a19.PORTBADDR5
address_b[5] => ram_block15a20.PORTBADDR5
address_b[5] => ram_block15a21.PORTBADDR5
address_b[5] => ram_block15a22.PORTBADDR5
address_b[5] => ram_block15a23.PORTBADDR5
address_b[5] => ram_block15a24.PORTBADDR5
address_b[5] => ram_block15a25.PORTBADDR5
address_b[5] => ram_block15a26.PORTBADDR5
address_b[5] => ram_block15a27.PORTBADDR5
address_b[5] => ram_block15a28.PORTBADDR5
address_b[5] => ram_block15a29.PORTBADDR5
address_b[5] => ram_block15a30.PORTBADDR5
address_b[5] => ram_block15a31.PORTBADDR5
address_b[6] => ram_block15a0.PORTBADDR6
address_b[6] => ram_block15a1.PORTBADDR6
address_b[6] => ram_block15a2.PORTBADDR6
address_b[6] => ram_block15a3.PORTBADDR6
address_b[6] => ram_block15a4.PORTBADDR6
address_b[6] => ram_block15a5.PORTBADDR6
address_b[6] => ram_block15a6.PORTBADDR6
address_b[6] => ram_block15a7.PORTBADDR6
address_b[6] => ram_block15a8.PORTBADDR6
address_b[6] => ram_block15a9.PORTBADDR6
address_b[6] => ram_block15a10.PORTBADDR6
address_b[6] => ram_block15a11.PORTBADDR6
address_b[6] => ram_block15a12.PORTBADDR6
address_b[6] => ram_block15a13.PORTBADDR6
address_b[6] => ram_block15a14.PORTBADDR6
address_b[6] => ram_block15a15.PORTBADDR6
address_b[6] => ram_block15a16.PORTBADDR6
address_b[6] => ram_block15a17.PORTBADDR6
address_b[6] => ram_block15a18.PORTBADDR6
address_b[6] => ram_block15a19.PORTBADDR6
address_b[6] => ram_block15a20.PORTBADDR6
address_b[6] => ram_block15a21.PORTBADDR6
address_b[6] => ram_block15a22.PORTBADDR6
address_b[6] => ram_block15a23.PORTBADDR6
address_b[6] => ram_block15a24.PORTBADDR6
address_b[6] => ram_block15a25.PORTBADDR6
address_b[6] => ram_block15a26.PORTBADDR6
address_b[6] => ram_block15a27.PORTBADDR6
address_b[6] => ram_block15a28.PORTBADDR6
address_b[6] => ram_block15a29.PORTBADDR6
address_b[6] => ram_block15a30.PORTBADDR6
address_b[6] => ram_block15a31.PORTBADDR6
address_b[7] => ram_block15a0.PORTBADDR7
address_b[7] => ram_block15a1.PORTBADDR7
address_b[7] => ram_block15a2.PORTBADDR7
address_b[7] => ram_block15a3.PORTBADDR7
address_b[7] => ram_block15a4.PORTBADDR7
address_b[7] => ram_block15a5.PORTBADDR7
address_b[7] => ram_block15a6.PORTBADDR7
address_b[7] => ram_block15a7.PORTBADDR7
address_b[7] => ram_block15a8.PORTBADDR7
address_b[7] => ram_block15a9.PORTBADDR7
address_b[7] => ram_block15a10.PORTBADDR7
address_b[7] => ram_block15a11.PORTBADDR7
address_b[7] => ram_block15a12.PORTBADDR7
address_b[7] => ram_block15a13.PORTBADDR7
address_b[7] => ram_block15a14.PORTBADDR7
address_b[7] => ram_block15a15.PORTBADDR7
address_b[7] => ram_block15a16.PORTBADDR7
address_b[7] => ram_block15a17.PORTBADDR7
address_b[7] => ram_block15a18.PORTBADDR7
address_b[7] => ram_block15a19.PORTBADDR7
address_b[7] => ram_block15a20.PORTBADDR7
address_b[7] => ram_block15a21.PORTBADDR7
address_b[7] => ram_block15a22.PORTBADDR7
address_b[7] => ram_block15a23.PORTBADDR7
address_b[7] => ram_block15a24.PORTBADDR7
address_b[7] => ram_block15a25.PORTBADDR7
address_b[7] => ram_block15a26.PORTBADDR7
address_b[7] => ram_block15a27.PORTBADDR7
address_b[7] => ram_block15a28.PORTBADDR7
address_b[7] => ram_block15a29.PORTBADDR7
address_b[7] => ram_block15a30.PORTBADDR7
address_b[7] => ram_block15a31.PORTBADDR7
address_b[8] => ram_block15a0.PORTBADDR8
address_b[8] => ram_block15a1.PORTBADDR8
address_b[8] => ram_block15a2.PORTBADDR8
address_b[8] => ram_block15a3.PORTBADDR8
address_b[8] => ram_block15a4.PORTBADDR8
address_b[8] => ram_block15a5.PORTBADDR8
address_b[8] => ram_block15a6.PORTBADDR8
address_b[8] => ram_block15a7.PORTBADDR8
address_b[8] => ram_block15a8.PORTBADDR8
address_b[8] => ram_block15a9.PORTBADDR8
address_b[8] => ram_block15a10.PORTBADDR8
address_b[8] => ram_block15a11.PORTBADDR8
address_b[8] => ram_block15a12.PORTBADDR8
address_b[8] => ram_block15a13.PORTBADDR8
address_b[8] => ram_block15a14.PORTBADDR8
address_b[8] => ram_block15a15.PORTBADDR8
address_b[8] => ram_block15a16.PORTBADDR8
address_b[8] => ram_block15a17.PORTBADDR8
address_b[8] => ram_block15a18.PORTBADDR8
address_b[8] => ram_block15a19.PORTBADDR8
address_b[8] => ram_block15a20.PORTBADDR8
address_b[8] => ram_block15a21.PORTBADDR8
address_b[8] => ram_block15a22.PORTBADDR8
address_b[8] => ram_block15a23.PORTBADDR8
address_b[8] => ram_block15a24.PORTBADDR8
address_b[8] => ram_block15a25.PORTBADDR8
address_b[8] => ram_block15a26.PORTBADDR8
address_b[8] => ram_block15a27.PORTBADDR8
address_b[8] => ram_block15a28.PORTBADDR8
address_b[8] => ram_block15a29.PORTBADDR8
address_b[8] => ram_block15a30.PORTBADDR8
address_b[8] => ram_block15a31.PORTBADDR8
address_b[9] => ram_block15a0.PORTBADDR9
address_b[9] => ram_block15a1.PORTBADDR9
address_b[9] => ram_block15a2.PORTBADDR9
address_b[9] => ram_block15a3.PORTBADDR9
address_b[9] => ram_block15a4.PORTBADDR9
address_b[9] => ram_block15a5.PORTBADDR9
address_b[9] => ram_block15a6.PORTBADDR9
address_b[9] => ram_block15a7.PORTBADDR9
address_b[9] => ram_block15a8.PORTBADDR9
address_b[9] => ram_block15a9.PORTBADDR9
address_b[9] => ram_block15a10.PORTBADDR9
address_b[9] => ram_block15a11.PORTBADDR9
address_b[9] => ram_block15a12.PORTBADDR9
address_b[9] => ram_block15a13.PORTBADDR9
address_b[9] => ram_block15a14.PORTBADDR9
address_b[9] => ram_block15a15.PORTBADDR9
address_b[9] => ram_block15a16.PORTBADDR9
address_b[9] => ram_block15a17.PORTBADDR9
address_b[9] => ram_block15a18.PORTBADDR9
address_b[9] => ram_block15a19.PORTBADDR9
address_b[9] => ram_block15a20.PORTBADDR9
address_b[9] => ram_block15a21.PORTBADDR9
address_b[9] => ram_block15a22.PORTBADDR9
address_b[9] => ram_block15a23.PORTBADDR9
address_b[9] => ram_block15a24.PORTBADDR9
address_b[9] => ram_block15a25.PORTBADDR9
address_b[9] => ram_block15a26.PORTBADDR9
address_b[9] => ram_block15a27.PORTBADDR9
address_b[9] => ram_block15a28.PORTBADDR9
address_b[9] => ram_block15a29.PORTBADDR9
address_b[9] => ram_block15a30.PORTBADDR9
address_b[9] => ram_block15a31.PORTBADDR9
address_b[10] => ram_block15a0.PORTBADDR10
address_b[10] => ram_block15a1.PORTBADDR10
address_b[10] => ram_block15a2.PORTBADDR10
address_b[10] => ram_block15a3.PORTBADDR10
address_b[10] => ram_block15a4.PORTBADDR10
address_b[10] => ram_block15a5.PORTBADDR10
address_b[10] => ram_block15a6.PORTBADDR10
address_b[10] => ram_block15a7.PORTBADDR10
address_b[10] => ram_block15a8.PORTBADDR10
address_b[10] => ram_block15a9.PORTBADDR10
address_b[10] => ram_block15a10.PORTBADDR10
address_b[10] => ram_block15a11.PORTBADDR10
address_b[10] => ram_block15a12.PORTBADDR10
address_b[10] => ram_block15a13.PORTBADDR10
address_b[10] => ram_block15a14.PORTBADDR10
address_b[10] => ram_block15a15.PORTBADDR10
address_b[10] => ram_block15a16.PORTBADDR10
address_b[10] => ram_block15a17.PORTBADDR10
address_b[10] => ram_block15a18.PORTBADDR10
address_b[10] => ram_block15a19.PORTBADDR10
address_b[10] => ram_block15a20.PORTBADDR10
address_b[10] => ram_block15a21.PORTBADDR10
address_b[10] => ram_block15a22.PORTBADDR10
address_b[10] => ram_block15a23.PORTBADDR10
address_b[10] => ram_block15a24.PORTBADDR10
address_b[10] => ram_block15a25.PORTBADDR10
address_b[10] => ram_block15a26.PORTBADDR10
address_b[10] => ram_block15a27.PORTBADDR10
address_b[10] => ram_block15a28.PORTBADDR10
address_b[10] => ram_block15a29.PORTBADDR10
address_b[10] => ram_block15a30.PORTBADDR10
address_b[10] => ram_block15a31.PORTBADDR10
address_b[11] => ram_block15a0.PORTBADDR11
address_b[11] => ram_block15a1.PORTBADDR11
address_b[11] => ram_block15a2.PORTBADDR11
address_b[11] => ram_block15a3.PORTBADDR11
address_b[11] => ram_block15a4.PORTBADDR11
address_b[11] => ram_block15a5.PORTBADDR11
address_b[11] => ram_block15a6.PORTBADDR11
address_b[11] => ram_block15a7.PORTBADDR11
address_b[11] => ram_block15a8.PORTBADDR11
address_b[11] => ram_block15a9.PORTBADDR11
address_b[11] => ram_block15a10.PORTBADDR11
address_b[11] => ram_block15a11.PORTBADDR11
address_b[11] => ram_block15a12.PORTBADDR11
address_b[11] => ram_block15a13.PORTBADDR11
address_b[11] => ram_block15a14.PORTBADDR11
address_b[11] => ram_block15a15.PORTBADDR11
address_b[11] => ram_block15a16.PORTBADDR11
address_b[11] => ram_block15a17.PORTBADDR11
address_b[11] => ram_block15a18.PORTBADDR11
address_b[11] => ram_block15a19.PORTBADDR11
address_b[11] => ram_block15a20.PORTBADDR11
address_b[11] => ram_block15a21.PORTBADDR11
address_b[11] => ram_block15a22.PORTBADDR11
address_b[11] => ram_block15a23.PORTBADDR11
address_b[11] => ram_block15a24.PORTBADDR11
address_b[11] => ram_block15a25.PORTBADDR11
address_b[11] => ram_block15a26.PORTBADDR11
address_b[11] => ram_block15a27.PORTBADDR11
address_b[11] => ram_block15a28.PORTBADDR11
address_b[11] => ram_block15a29.PORTBADDR11
address_b[11] => ram_block15a30.PORTBADDR11
address_b[11] => ram_block15a31.PORTBADDR11
address_b[12] => address_reg_b[0].DATAIN
address_b[12] => decode_o37:decode17.data[0]
address_b[12] => decode_o37:decode_b.data[0]
addressstall_a => addr_store_a[0].IN0
addressstall_a => _.IN0
addressstall_a => _.IN0
addressstall_a => addrstall_reg_a[0].IN0
addressstall_a => _.IN0
addressstall_a => _.IN0
addressstall_a => ram_block15a0.PORTAADDRSTALL
addressstall_a => ram_block15a1.PORTAADDRSTALL
addressstall_a => ram_block15a2.PORTAADDRSTALL
addressstall_a => ram_block15a3.PORTAADDRSTALL
addressstall_a => ram_block15a4.PORTAADDRSTALL
addressstall_a => ram_block15a5.PORTAADDRSTALL
addressstall_a => ram_block15a6.PORTAADDRSTALL
addressstall_a => ram_block15a7.PORTAADDRSTALL
addressstall_a => ram_block15a8.PORTAADDRSTALL
addressstall_a => ram_block15a9.PORTAADDRSTALL
addressstall_a => ram_block15a10.PORTAADDRSTALL
addressstall_a => ram_block15a11.PORTAADDRSTALL
addressstall_a => ram_block15a12.PORTAADDRSTALL
addressstall_a => ram_block15a13.PORTAADDRSTALL
addressstall_a => ram_block15a14.PORTAADDRSTALL
addressstall_a => ram_block15a15.PORTAADDRSTALL
addressstall_a => ram_block15a16.PORTAADDRSTALL
addressstall_a => ram_block15a17.PORTAADDRSTALL
addressstall_a => ram_block15a18.PORTAADDRSTALL
addressstall_a => ram_block15a19.PORTAADDRSTALL
addressstall_a => ram_block15a20.PORTAADDRSTALL
addressstall_a => ram_block15a21.PORTAADDRSTALL
addressstall_a => ram_block15a22.PORTAADDRSTALL
addressstall_a => ram_block15a23.PORTAADDRSTALL
addressstall_a => ram_block15a24.PORTAADDRSTALL
addressstall_a => ram_block15a25.PORTAADDRSTALL
addressstall_a => ram_block15a26.PORTAADDRSTALL
addressstall_a => ram_block15a27.PORTAADDRSTALL
addressstall_a => ram_block15a28.PORTAADDRSTALL
addressstall_a => ram_block15a29.PORTAADDRSTALL
addressstall_a => ram_block15a30.PORTAADDRSTALL
addressstall_a => ram_block15a31.PORTAADDRSTALL
clock0 => ram_block15a0.CLK0
clock0 => ram_block15a1.CLK0
clock0 => ram_block15a2.CLK0
clock0 => ram_block15a3.CLK0
clock0 => ram_block15a4.CLK0
clock0 => ram_block15a5.CLK0
clock0 => ram_block15a6.CLK0
clock0 => ram_block15a7.CLK0
clock0 => ram_block15a8.CLK0
clock0 => ram_block15a9.CLK0
clock0 => ram_block15a10.CLK0
clock0 => ram_block15a11.CLK0
clock0 => ram_block15a12.CLK0
clock0 => ram_block15a13.CLK0
clock0 => ram_block15a14.CLK0
clock0 => ram_block15a15.CLK0
clock0 => ram_block15a16.CLK0
clock0 => ram_block15a17.CLK0
clock0 => ram_block15a18.CLK0
clock0 => ram_block15a19.CLK0
clock0 => ram_block15a20.CLK0
clock0 => ram_block15a21.CLK0
clock0 => ram_block15a22.CLK0
clock0 => ram_block15a23.CLK0
clock0 => ram_block15a24.CLK0
clock0 => ram_block15a25.CLK0
clock0 => ram_block15a26.CLK0
clock0 => ram_block15a27.CLK0
clock0 => ram_block15a28.CLK0
clock0 => ram_block15a29.CLK0
clock0 => ram_block15a30.CLK0
clock0 => ram_block15a31.CLK0
clock0 => addr_store_a[0].CLK
clock0 => address_reg_a[0].CLK
clock0 => addrstall_reg_a[0].CLK
clock0 => out_address_reg_a[0].CLK
clock1 => ram_block15a0.CLK1
clock1 => ram_block15a1.CLK1
clock1 => ram_block15a2.CLK1
clock1 => ram_block15a3.CLK1
clock1 => ram_block15a4.CLK1
clock1 => ram_block15a5.CLK1
clock1 => ram_block15a6.CLK1
clock1 => ram_block15a7.CLK1
clock1 => ram_block15a8.CLK1
clock1 => ram_block15a9.CLK1
clock1 => ram_block15a10.CLK1
clock1 => ram_block15a11.CLK1
clock1 => ram_block15a12.CLK1
clock1 => ram_block15a13.CLK1
clock1 => ram_block15a14.CLK1
clock1 => ram_block15a15.CLK1
clock1 => ram_block15a16.CLK1
clock1 => ram_block15a17.CLK1
clock1 => ram_block15a18.CLK1
clock1 => ram_block15a19.CLK1
clock1 => ram_block15a20.CLK1
clock1 => ram_block15a21.CLK1
clock1 => ram_block15a22.CLK1
clock1 => ram_block15a23.CLK1
clock1 => ram_block15a24.CLK1
clock1 => ram_block15a25.CLK1
clock1 => ram_block15a26.CLK1
clock1 => ram_block15a27.CLK1
clock1 => ram_block15a28.CLK1
clock1 => ram_block15a29.CLK1
clock1 => ram_block15a30.CLK1
clock1 => ram_block15a31.CLK1
clock1 => address_reg_b[0].CLK
clocken0 => ram_block15a0.ENA0
clocken0 => ram_block15a1.ENA0
clocken0 => ram_block15a2.ENA0
clocken0 => ram_block15a3.ENA0
clocken0 => ram_block15a4.ENA0
clocken0 => ram_block15a5.ENA0
clocken0 => ram_block15a6.ENA0
clocken0 => ram_block15a7.ENA0
clocken0 => ram_block15a8.ENA0
clocken0 => ram_block15a9.ENA0
clocken0 => ram_block15a10.ENA0
clocken0 => ram_block15a11.ENA0
clocken0 => ram_block15a12.ENA0
clocken0 => ram_block15a13.ENA0
clocken0 => ram_block15a14.ENA0
clocken0 => ram_block15a15.ENA0
clocken0 => ram_block15a16.ENA0
clocken0 => ram_block15a17.ENA0
clocken0 => ram_block15a18.ENA0
clocken0 => ram_block15a19.ENA0
clocken0 => ram_block15a20.ENA0
clocken0 => ram_block15a21.ENA0
clocken0 => ram_block15a22.ENA0
clocken0 => ram_block15a23.ENA0
clocken0 => ram_block15a24.ENA0
clocken0 => ram_block15a25.ENA0
clocken0 => ram_block15a26.ENA0
clocken0 => ram_block15a27.ENA0
clocken0 => ram_block15a28.ENA0
clocken0 => ram_block15a29.ENA0
clocken0 => ram_block15a30.ENA0
clocken0 => ram_block15a31.ENA0
clocken0 => out_address_reg_a[0].ENA
clocken1 => decode_o37:decode_b.enable
clocken1 => address_reg_b[0].ENA
data_a[0] => ram_block15a0.PORTADATAIN
data_a[0] => ram_block15a16.PORTADATAIN
data_a[1] => ram_block15a1.PORTADATAIN
data_a[1] => ram_block15a17.PORTADATAIN
data_a[2] => ram_block15a2.PORTADATAIN
data_a[2] => ram_block15a18.PORTADATAIN
data_a[3] => ram_block15a3.PORTADATAIN
data_a[3] => ram_block15a19.PORTADATAIN
data_a[4] => ram_block15a4.PORTADATAIN
data_a[4] => ram_block15a20.PORTADATAIN
data_a[5] => ram_block15a5.PORTADATAIN
data_a[5] => ram_block15a21.PORTADATAIN
data_a[6] => ram_block15a6.PORTADATAIN
data_a[6] => ram_block15a22.PORTADATAIN
data_a[7] => ram_block15a7.PORTADATAIN
data_a[7] => ram_block15a23.PORTADATAIN
data_a[8] => ram_block15a8.PORTADATAIN
data_a[8] => ram_block15a24.PORTADATAIN
data_a[9] => ram_block15a9.PORTADATAIN
data_a[9] => ram_block15a25.PORTADATAIN
data_a[10] => ram_block15a10.PORTADATAIN
data_a[10] => ram_block15a26.PORTADATAIN
data_a[11] => ram_block15a11.PORTADATAIN
data_a[11] => ram_block15a27.PORTADATAIN
data_a[12] => ram_block15a12.PORTADATAIN
data_a[12] => ram_block15a28.PORTADATAIN
data_a[13] => ram_block15a13.PORTADATAIN
data_a[13] => ram_block15a29.PORTADATAIN
data_a[14] => ram_block15a14.PORTADATAIN
data_a[14] => ram_block15a30.PORTADATAIN
data_a[15] => ram_block15a15.PORTADATAIN
data_a[15] => ram_block15a31.PORTADATAIN
data_b[0] => ram_block15a0.PORTBDATAIN
data_b[0] => ram_block15a16.PORTBDATAIN
data_b[1] => ram_block15a1.PORTBDATAIN
data_b[1] => ram_block15a17.PORTBDATAIN
data_b[2] => ram_block15a2.PORTBDATAIN
data_b[2] => ram_block15a18.PORTBDATAIN
data_b[3] => ram_block15a3.PORTBDATAIN
data_b[3] => ram_block15a19.PORTBDATAIN
data_b[4] => ram_block15a4.PORTBDATAIN
data_b[4] => ram_block15a20.PORTBDATAIN
data_b[5] => ram_block15a5.PORTBDATAIN
data_b[5] => ram_block15a21.PORTBDATAIN
data_b[6] => ram_block15a6.PORTBDATAIN
data_b[6] => ram_block15a22.PORTBDATAIN
data_b[7] => ram_block15a7.PORTBDATAIN
data_b[7] => ram_block15a23.PORTBDATAIN
data_b[8] => ram_block15a8.PORTBDATAIN
data_b[8] => ram_block15a24.PORTBDATAIN
data_b[9] => ram_block15a9.PORTBDATAIN
data_b[9] => ram_block15a25.PORTBDATAIN
data_b[10] => ram_block15a10.PORTBDATAIN
data_b[10] => ram_block15a26.PORTBDATAIN
data_b[11] => ram_block15a11.PORTBDATAIN
data_b[11] => ram_block15a27.PORTBDATAIN
data_b[12] => ram_block15a12.PORTBDATAIN
data_b[12] => ram_block15a28.PORTBDATAIN
data_b[13] => ram_block15a13.PORTBDATAIN
data_b[13] => ram_block15a29.PORTBDATAIN
data_b[14] => ram_block15a14.PORTBDATAIN
data_b[14] => ram_block15a30.PORTBDATAIN
data_b[15] => ram_block15a15.PORTBDATAIN
data_b[15] => ram_block15a31.PORTBDATAIN
q_a[0] <= mux_nv7:mux18.result[0]
q_a[1] <= mux_nv7:mux18.result[1]
q_a[2] <= mux_nv7:mux18.result[2]
q_a[3] <= mux_nv7:mux18.result[3]
q_a[4] <= mux_nv7:mux18.result[4]
q_a[5] <= mux_nv7:mux18.result[5]
q_a[6] <= mux_nv7:mux18.result[6]
q_a[7] <= mux_nv7:mux18.result[7]
q_a[8] <= mux_nv7:mux18.result[8]
q_a[9] <= mux_nv7:mux18.result[9]
q_a[10] <= mux_nv7:mux18.result[10]
q_a[11] <= mux_nv7:mux18.result[11]
q_a[12] <= mux_nv7:mux18.result[12]
q_a[13] <= mux_nv7:mux18.result[13]
q_a[14] <= mux_nv7:mux18.result[14]
q_a[15] <= mux_nv7:mux18.result[15]
q_b[0] <= mux_nv7:mux19.result[0]
q_b[1] <= mux_nv7:mux19.result[1]
q_b[2] <= mux_nv7:mux19.result[2]
q_b[3] <= mux_nv7:mux19.result[3]
q_b[4] <= mux_nv7:mux19.result[4]
q_b[5] <= mux_nv7:mux19.result[5]
q_b[6] <= mux_nv7:mux19.result[6]
q_b[7] <= mux_nv7:mux19.result[7]
q_b[8] <= mux_nv7:mux19.result[8]
q_b[9] <= mux_nv7:mux19.result[9]
q_b[10] <= mux_nv7:mux19.result[10]
q_b[11] <= mux_nv7:mux19.result[11]
q_b[12] <= mux_nv7:mux19.result[12]
q_b[13] <= mux_nv7:mux19.result[13]
q_b[14] <= mux_nv7:mux19.result[14]
q_b[15] <= mux_nv7:mux19.result[15]
wren_a => decode_o37:decode16.enable
wren_b => decode_o37:decode17.enable


|DE1_D5M|Sdram_Control_4Port:u7|FIFO_AMIR:read_fifo3|dcfifo:dcfifo_component|dcfifo_ojp1:auto_generated|altsyncram_nn81:fifo_ram|altsyncram_3ug1:altsyncram14|decode_o37:decode16
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|FIFO_AMIR:read_fifo3|dcfifo:dcfifo_component|dcfifo_ojp1:auto_generated|altsyncram_nn81:fifo_ram|altsyncram_3ug1:altsyncram14|decode_o37:decode17
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|FIFO_AMIR:read_fifo3|dcfifo:dcfifo_component|dcfifo_ojp1:auto_generated|altsyncram_nn81:fifo_ram|altsyncram_3ug1:altsyncram14|decode_o37:decode_b
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|FIFO_AMIR:read_fifo3|dcfifo:dcfifo_component|dcfifo_ojp1:auto_generated|altsyncram_nn81:fifo_ram|altsyncram_3ug1:altsyncram14|mux_nv7:mux18
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE1_D5M|Sdram_Control_4Port:u7|FIFO_AMIR:read_fifo3|dcfifo:dcfifo_component|dcfifo_ojp1:auto_generated|altsyncram_nn81:fifo_ram|altsyncram_3ug1:altsyncram14|mux_nv7:mux19
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE1_D5M|Sdram_Control_4Port:u7|FIFO_AMIR:read_fifo3|dcfifo:dcfifo_component|dcfifo_ojp1:auto_generated|dffpipe_ahe:rdaclr
clock => dffe20a[0].CLK
clock => dffe21a[0].CLK
clrn => dffe20a[0].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe20a[0].IN0
q[0] <= dffe21a[0].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|FIFO_AMIR:read_fifo3|dcfifo:dcfifo_component|dcfifo_ojp1:auto_generated|dffpipe_oec:rs_brp
clock => dffe22a[13].CLK
clock => dffe22a[12].CLK
clock => dffe22a[11].CLK
clock => dffe22a[10].CLK
clock => dffe22a[9].CLK
clock => dffe22a[8].CLK
clock => dffe22a[7].CLK
clock => dffe22a[6].CLK
clock => dffe22a[5].CLK
clock => dffe22a[4].CLK
clock => dffe22a[3].CLK
clock => dffe22a[2].CLK
clock => dffe22a[1].CLK
clock => dffe22a[0].CLK
clrn => dffe22a[13].ACLR
clrn => dffe22a[12].ACLR
clrn => dffe22a[11].ACLR
clrn => dffe22a[10].ACLR
clrn => dffe22a[9].ACLR
clrn => dffe22a[8].ACLR
clrn => dffe22a[7].ACLR
clrn => dffe22a[6].ACLR
clrn => dffe22a[5].ACLR
clrn => dffe22a[4].ACLR
clrn => dffe22a[3].ACLR
clrn => dffe22a[2].ACLR
clrn => dffe22a[1].ACLR
clrn => dffe22a[0].ACLR
d[0] => dffe22a[0].IN0
d[1] => dffe22a[1].IN0
d[2] => dffe22a[2].IN0
d[3] => dffe22a[3].IN0
d[4] => dffe22a[4].IN0
d[5] => dffe22a[5].IN0
d[6] => dffe22a[6].IN0
d[7] => dffe22a[7].IN0
d[8] => dffe22a[8].IN0
d[9] => dffe22a[9].IN0
d[10] => dffe22a[10].IN0
d[11] => dffe22a[11].IN0
d[12] => dffe22a[12].IN0
d[13] => dffe22a[13].IN0
q[0] <= dffe22a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe22a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe22a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe22a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe22a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe22a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe22a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe22a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe22a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe22a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe22a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe22a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe22a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe22a[13].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|FIFO_AMIR:read_fifo3|dcfifo:dcfifo_component|dcfifo_ojp1:auto_generated|dffpipe_oec:rs_bwp
clock => dffe22a[13].CLK
clock => dffe22a[12].CLK
clock => dffe22a[11].CLK
clock => dffe22a[10].CLK
clock => dffe22a[9].CLK
clock => dffe22a[8].CLK
clock => dffe22a[7].CLK
clock => dffe22a[6].CLK
clock => dffe22a[5].CLK
clock => dffe22a[4].CLK
clock => dffe22a[3].CLK
clock => dffe22a[2].CLK
clock => dffe22a[1].CLK
clock => dffe22a[0].CLK
clrn => dffe22a[13].ACLR
clrn => dffe22a[12].ACLR
clrn => dffe22a[11].ACLR
clrn => dffe22a[10].ACLR
clrn => dffe22a[9].ACLR
clrn => dffe22a[8].ACLR
clrn => dffe22a[7].ACLR
clrn => dffe22a[6].ACLR
clrn => dffe22a[5].ACLR
clrn => dffe22a[4].ACLR
clrn => dffe22a[3].ACLR
clrn => dffe22a[2].ACLR
clrn => dffe22a[1].ACLR
clrn => dffe22a[0].ACLR
d[0] => dffe22a[0].IN0
d[1] => dffe22a[1].IN0
d[2] => dffe22a[2].IN0
d[3] => dffe22a[3].IN0
d[4] => dffe22a[4].IN0
d[5] => dffe22a[5].IN0
d[6] => dffe22a[6].IN0
d[7] => dffe22a[7].IN0
d[8] => dffe22a[8].IN0
d[9] => dffe22a[9].IN0
d[10] => dffe22a[10].IN0
d[11] => dffe22a[11].IN0
d[12] => dffe22a[12].IN0
d[13] => dffe22a[13].IN0
q[0] <= dffe22a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe22a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe22a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe22a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe22a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe22a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe22a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe22a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe22a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe22a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe22a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe22a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe22a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe22a[13].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|FIFO_AMIR:read_fifo3|dcfifo:dcfifo_component|dcfifo_ojp1:auto_generated|alt_synch_pipe_udb:rs_dgwp
clock => dffpipe_se9:dffpipe23.clock
clrn => dffpipe_se9:dffpipe23.clrn
d[0] => dffpipe_se9:dffpipe23.d[0]
d[1] => dffpipe_se9:dffpipe23.d[1]
d[2] => dffpipe_se9:dffpipe23.d[2]
d[3] => dffpipe_se9:dffpipe23.d[3]
d[4] => dffpipe_se9:dffpipe23.d[4]
d[5] => dffpipe_se9:dffpipe23.d[5]
d[6] => dffpipe_se9:dffpipe23.d[6]
d[7] => dffpipe_se9:dffpipe23.d[7]
d[8] => dffpipe_se9:dffpipe23.d[8]
d[9] => dffpipe_se9:dffpipe23.d[9]
d[10] => dffpipe_se9:dffpipe23.d[10]
d[11] => dffpipe_se9:dffpipe23.d[11]
d[12] => dffpipe_se9:dffpipe23.d[12]
d[13] => dffpipe_se9:dffpipe23.d[13]
q[0] <= dffpipe_se9:dffpipe23.q[0]
q[1] <= dffpipe_se9:dffpipe23.q[1]
q[2] <= dffpipe_se9:dffpipe23.q[2]
q[3] <= dffpipe_se9:dffpipe23.q[3]
q[4] <= dffpipe_se9:dffpipe23.q[4]
q[5] <= dffpipe_se9:dffpipe23.q[5]
q[6] <= dffpipe_se9:dffpipe23.q[6]
q[7] <= dffpipe_se9:dffpipe23.q[7]
q[8] <= dffpipe_se9:dffpipe23.q[8]
q[9] <= dffpipe_se9:dffpipe23.q[9]
q[10] <= dffpipe_se9:dffpipe23.q[10]
q[11] <= dffpipe_se9:dffpipe23.q[11]
q[12] <= dffpipe_se9:dffpipe23.q[12]
q[13] <= dffpipe_se9:dffpipe23.q[13]


|DE1_D5M|Sdram_Control_4Port:u7|FIFO_AMIR:read_fifo3|dcfifo:dcfifo_component|dcfifo_ojp1:auto_generated|alt_synch_pipe_udb:rs_dgwp|dffpipe_se9:dffpipe23
clock => dffe24a[13].CLK
clock => dffe24a[12].CLK
clock => dffe24a[11].CLK
clock => dffe24a[10].CLK
clock => dffe24a[9].CLK
clock => dffe24a[8].CLK
clock => dffe24a[7].CLK
clock => dffe24a[6].CLK
clock => dffe24a[5].CLK
clock => dffe24a[4].CLK
clock => dffe24a[3].CLK
clock => dffe24a[2].CLK
clock => dffe24a[1].CLK
clock => dffe24a[0].CLK
clrn => dffe24a[13].ACLR
clrn => dffe24a[12].ACLR
clrn => dffe24a[11].ACLR
clrn => dffe24a[10].ACLR
clrn => dffe24a[9].ACLR
clrn => dffe24a[8].ACLR
clrn => dffe24a[7].ACLR
clrn => dffe24a[6].ACLR
clrn => dffe24a[5].ACLR
clrn => dffe24a[4].ACLR
clrn => dffe24a[3].ACLR
clrn => dffe24a[2].ACLR
clrn => dffe24a[1].ACLR
clrn => dffe24a[0].ACLR
d[0] => dffe24a[0].IN0
d[1] => dffe24a[1].IN0
d[2] => dffe24a[2].IN0
d[3] => dffe24a[3].IN0
d[4] => dffe24a[4].IN0
d[5] => dffe24a[5].IN0
d[6] => dffe24a[6].IN0
d[7] => dffe24a[7].IN0
d[8] => dffe24a[8].IN0
d[9] => dffe24a[9].IN0
d[10] => dffe24a[10].IN0
d[11] => dffe24a[11].IN0
d[12] => dffe24a[12].IN0
d[13] => dffe24a[13].IN0
q[0] <= dffe24a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe24a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe24a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe24a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe24a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe24a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe24a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe24a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe24a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe24a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe24a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe24a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe24a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe24a[13].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|FIFO_AMIR:read_fifo3|dcfifo:dcfifo_component|dcfifo_ojp1:auto_generated|dffpipe_9d9:wraclr
clock => dffe25a[0].CLK
clock => dffe26a[0].CLK
clrn => dffe25a[0].ACLR
clrn => dffe26a[0].ACLR
d[0] => dffe25a[0].IN0
q[0] <= dffe26a[0].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|FIFO_AMIR:read_fifo3|dcfifo:dcfifo_component|dcfifo_ojp1:auto_generated|dffpipe_se9:ws_brp
clock => dffe24a[13].CLK
clock => dffe24a[12].CLK
clock => dffe24a[11].CLK
clock => dffe24a[10].CLK
clock => dffe24a[9].CLK
clock => dffe24a[8].CLK
clock => dffe24a[7].CLK
clock => dffe24a[6].CLK
clock => dffe24a[5].CLK
clock => dffe24a[4].CLK
clock => dffe24a[3].CLK
clock => dffe24a[2].CLK
clock => dffe24a[1].CLK
clock => dffe24a[0].CLK
clrn => dffe24a[13].ACLR
clrn => dffe24a[12].ACLR
clrn => dffe24a[11].ACLR
clrn => dffe24a[10].ACLR
clrn => dffe24a[9].ACLR
clrn => dffe24a[8].ACLR
clrn => dffe24a[7].ACLR
clrn => dffe24a[6].ACLR
clrn => dffe24a[5].ACLR
clrn => dffe24a[4].ACLR
clrn => dffe24a[3].ACLR
clrn => dffe24a[2].ACLR
clrn => dffe24a[1].ACLR
clrn => dffe24a[0].ACLR
d[0] => dffe24a[0].IN0
d[1] => dffe24a[1].IN0
d[2] => dffe24a[2].IN0
d[3] => dffe24a[3].IN0
d[4] => dffe24a[4].IN0
d[5] => dffe24a[5].IN0
d[6] => dffe24a[6].IN0
d[7] => dffe24a[7].IN0
d[8] => dffe24a[8].IN0
d[9] => dffe24a[9].IN0
d[10] => dffe24a[10].IN0
d[11] => dffe24a[11].IN0
d[12] => dffe24a[12].IN0
d[13] => dffe24a[13].IN0
q[0] <= dffe24a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe24a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe24a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe24a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe24a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe24a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe24a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe24a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe24a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe24a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe24a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe24a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe24a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe24a[13].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|FIFO_AMIR:read_fifo3|dcfifo:dcfifo_component|dcfifo_ojp1:auto_generated|dffpipe_se9:ws_bwp
clock => dffe24a[13].CLK
clock => dffe24a[12].CLK
clock => dffe24a[11].CLK
clock => dffe24a[10].CLK
clock => dffe24a[9].CLK
clock => dffe24a[8].CLK
clock => dffe24a[7].CLK
clock => dffe24a[6].CLK
clock => dffe24a[5].CLK
clock => dffe24a[4].CLK
clock => dffe24a[3].CLK
clock => dffe24a[2].CLK
clock => dffe24a[1].CLK
clock => dffe24a[0].CLK
clrn => dffe24a[13].ACLR
clrn => dffe24a[12].ACLR
clrn => dffe24a[11].ACLR
clrn => dffe24a[10].ACLR
clrn => dffe24a[9].ACLR
clrn => dffe24a[8].ACLR
clrn => dffe24a[7].ACLR
clrn => dffe24a[6].ACLR
clrn => dffe24a[5].ACLR
clrn => dffe24a[4].ACLR
clrn => dffe24a[3].ACLR
clrn => dffe24a[2].ACLR
clrn => dffe24a[1].ACLR
clrn => dffe24a[0].ACLR
d[0] => dffe24a[0].IN0
d[1] => dffe24a[1].IN0
d[2] => dffe24a[2].IN0
d[3] => dffe24a[3].IN0
d[4] => dffe24a[4].IN0
d[5] => dffe24a[5].IN0
d[6] => dffe24a[6].IN0
d[7] => dffe24a[7].IN0
d[8] => dffe24a[8].IN0
d[9] => dffe24a[9].IN0
d[10] => dffe24a[10].IN0
d[11] => dffe24a[11].IN0
d[12] => dffe24a[12].IN0
d[13] => dffe24a[13].IN0
q[0] <= dffe24a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe24a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe24a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe24a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe24a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe24a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe24a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe24a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe24a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe24a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe24a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe24a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe24a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe24a[13].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|FIFO_AMIR:read_fifo3|dcfifo:dcfifo_component|dcfifo_ojp1:auto_generated|alt_synch_pipe_2e8:ws_dgrp
clock => dffpipe_te9:dffpipe27.clock
clrn => dffpipe_te9:dffpipe27.clrn
d[0] => dffpipe_te9:dffpipe27.d[0]
d[1] => dffpipe_te9:dffpipe27.d[1]
d[2] => dffpipe_te9:dffpipe27.d[2]
d[3] => dffpipe_te9:dffpipe27.d[3]
d[4] => dffpipe_te9:dffpipe27.d[4]
d[5] => dffpipe_te9:dffpipe27.d[5]
d[6] => dffpipe_te9:dffpipe27.d[6]
d[7] => dffpipe_te9:dffpipe27.d[7]
d[8] => dffpipe_te9:dffpipe27.d[8]
d[9] => dffpipe_te9:dffpipe27.d[9]
d[10] => dffpipe_te9:dffpipe27.d[10]
d[11] => dffpipe_te9:dffpipe27.d[11]
d[12] => dffpipe_te9:dffpipe27.d[12]
d[13] => dffpipe_te9:dffpipe27.d[13]
q[0] <= dffpipe_te9:dffpipe27.q[0]
q[1] <= dffpipe_te9:dffpipe27.q[1]
q[2] <= dffpipe_te9:dffpipe27.q[2]
q[3] <= dffpipe_te9:dffpipe27.q[3]
q[4] <= dffpipe_te9:dffpipe27.q[4]
q[5] <= dffpipe_te9:dffpipe27.q[5]
q[6] <= dffpipe_te9:dffpipe27.q[6]
q[7] <= dffpipe_te9:dffpipe27.q[7]
q[8] <= dffpipe_te9:dffpipe27.q[8]
q[9] <= dffpipe_te9:dffpipe27.q[9]
q[10] <= dffpipe_te9:dffpipe27.q[10]
q[11] <= dffpipe_te9:dffpipe27.q[11]
q[12] <= dffpipe_te9:dffpipe27.q[12]
q[13] <= dffpipe_te9:dffpipe27.q[13]


|DE1_D5M|Sdram_Control_4Port:u7|FIFO_AMIR:read_fifo3|dcfifo:dcfifo_component|dcfifo_ojp1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_te9:dffpipe27
clock => dffe28a[13].CLK
clock => dffe28a[12].CLK
clock => dffe28a[11].CLK
clock => dffe28a[10].CLK
clock => dffe28a[9].CLK
clock => dffe28a[8].CLK
clock => dffe28a[7].CLK
clock => dffe28a[6].CLK
clock => dffe28a[5].CLK
clock => dffe28a[4].CLK
clock => dffe28a[3].CLK
clock => dffe28a[2].CLK
clock => dffe28a[1].CLK
clock => dffe28a[0].CLK
clrn => dffe28a[13].ACLR
clrn => dffe28a[12].ACLR
clrn => dffe28a[11].ACLR
clrn => dffe28a[10].ACLR
clrn => dffe28a[9].ACLR
clrn => dffe28a[8].ACLR
clrn => dffe28a[7].ACLR
clrn => dffe28a[6].ACLR
clrn => dffe28a[5].ACLR
clrn => dffe28a[4].ACLR
clrn => dffe28a[3].ACLR
clrn => dffe28a[2].ACLR
clrn => dffe28a[1].ACLR
clrn => dffe28a[0].ACLR
d[0] => dffe28a[0].IN0
d[1] => dffe28a[1].IN0
d[2] => dffe28a[2].IN0
d[3] => dffe28a[3].IN0
d[4] => dffe28a[4].IN0
d[5] => dffe28a[5].IN0
d[6] => dffe28a[6].IN0
d[7] => dffe28a[7].IN0
d[8] => dffe28a[8].IN0
d[9] => dffe28a[9].IN0
d[10] => dffe28a[10].IN0
d[11] => dffe28a[11].IN0
d[12] => dffe28a[12].IN0
d[13] => dffe28a[13].IN0
q[0] <= dffe28a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe28a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe28a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe28a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe28a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe28a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe28a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe28a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe28a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe28a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe28a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe28a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe28a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe28a[13].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|FIFO_AMIR:read_fifo3|dcfifo:dcfifo_component|dcfifo_ojp1:auto_generated|cmpr_936:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1


|DE1_D5M|Sdram_Control_4Port:u7|FIFO_AMIR:read_fifo3|dcfifo:dcfifo_component|dcfifo_ojp1:auto_generated|cmpr_936:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1


|DE1_D5M|I2C_CCD_Config:u8
iCLK => mI2C_CLK_DIV[0].CLK
iCLK => mI2C_CLK_DIV[1].CLK
iCLK => mI2C_CLK_DIV[2].CLK
iCLK => mI2C_CLK_DIV[3].CLK
iCLK => mI2C_CLK_DIV[4].CLK
iCLK => mI2C_CLK_DIV[5].CLK
iCLK => mI2C_CLK_DIV[6].CLK
iCLK => mI2C_CLK_DIV[7].CLK
iCLK => mI2C_CLK_DIV[8].CLK
iCLK => mI2C_CLK_DIV[9].CLK
iCLK => mI2C_CLK_DIV[10].CLK
iCLK => mI2C_CLK_DIV[11].CLK
iCLK => mI2C_CLK_DIV[12].CLK
iCLK => mI2C_CLK_DIV[13].CLK
iCLK => mI2C_CLK_DIV[14].CLK
iCLK => mI2C_CLK_DIV[15].CLK
iCLK => mI2C_CTRL_CLK.CLK
iCLK => combo_cnt[0].CLK
iCLK => combo_cnt[1].CLK
iCLK => combo_cnt[2].CLK
iCLK => combo_cnt[3].CLK
iCLK => combo_cnt[4].CLK
iCLK => combo_cnt[5].CLK
iCLK => combo_cnt[6].CLK
iCLK => combo_cnt[7].CLK
iCLK => combo_cnt[8].CLK
iCLK => combo_cnt[9].CLK
iCLK => combo_cnt[10].CLK
iCLK => combo_cnt[11].CLK
iCLK => combo_cnt[12].CLK
iCLK => combo_cnt[13].CLK
iCLK => combo_cnt[14].CLK
iCLK => combo_cnt[15].CLK
iCLK => combo_cnt[16].CLK
iCLK => combo_cnt[17].CLK
iCLK => combo_cnt[18].CLK
iCLK => combo_cnt[19].CLK
iCLK => combo_cnt[20].CLK
iCLK => combo_cnt[21].CLK
iCLK => combo_cnt[22].CLK
iCLK => combo_cnt[23].CLK
iCLK => combo_cnt[24].CLK
iCLK => senosr_exposure[0].CLK
iCLK => senosr_exposure[1].CLK
iCLK => senosr_exposure[2].CLK
iCLK => senosr_exposure[3].CLK
iCLK => senosr_exposure[4].CLK
iCLK => senosr_exposure[5].CLK
iCLK => senosr_exposure[6].CLK
iCLK => senosr_exposure[7].CLK
iCLK => senosr_exposure[8].CLK
iCLK => senosr_exposure[9].CLK
iCLK => senosr_exposure[10].CLK
iCLK => senosr_exposure[11].CLK
iCLK => senosr_exposure[12].CLK
iCLK => senosr_exposure[13].CLK
iCLK => senosr_exposure[14].CLK
iCLK => senosr_exposure[15].CLK
iCLK => iexposure_adj_delay[0].CLK
iCLK => iexposure_adj_delay[1].CLK
iCLK => iexposure_adj_delay[2].CLK
iCLK => iexposure_adj_delay[3].CLK
iRST_N => i2c_reset.IN1
iRST_N => combo_cnt[0].ACLR
iRST_N => combo_cnt[1].ACLR
iRST_N => combo_cnt[2].ACLR
iRST_N => combo_cnt[3].ACLR
iRST_N => combo_cnt[4].ACLR
iRST_N => combo_cnt[5].ACLR
iRST_N => combo_cnt[6].ACLR
iRST_N => combo_cnt[7].ACLR
iRST_N => combo_cnt[8].ACLR
iRST_N => combo_cnt[9].ACLR
iRST_N => combo_cnt[10].ACLR
iRST_N => combo_cnt[11].ACLR
iRST_N => combo_cnt[12].ACLR
iRST_N => combo_cnt[13].ACLR
iRST_N => combo_cnt[14].ACLR
iRST_N => combo_cnt[15].ACLR
iRST_N => combo_cnt[16].ACLR
iRST_N => combo_cnt[17].ACLR
iRST_N => combo_cnt[18].ACLR
iRST_N => combo_cnt[19].ACLR
iRST_N => combo_cnt[20].ACLR
iRST_N => combo_cnt[21].ACLR
iRST_N => combo_cnt[22].ACLR
iRST_N => combo_cnt[23].ACLR
iRST_N => combo_cnt[24].ACLR
iRST_N => senosr_exposure[0].ACLR
iRST_N => senosr_exposure[1].ACLR
iRST_N => senosr_exposure[2].ACLR
iRST_N => senosr_exposure[3].ACLR
iRST_N => senosr_exposure[4].ACLR
iRST_N => senosr_exposure[5].ACLR
iRST_N => senosr_exposure[6].PRESET
iRST_N => senosr_exposure[7].PRESET
iRST_N => senosr_exposure[8].PRESET
iRST_N => senosr_exposure[9].PRESET
iRST_N => senosr_exposure[10].PRESET
iRST_N => senosr_exposure[11].ACLR
iRST_N => senosr_exposure[12].ACLR
iRST_N => senosr_exposure[13].ACLR
iRST_N => senosr_exposure[14].ACLR
iRST_N => senosr_exposure[15].ACLR
iRST_N => iexposure_adj_delay[0].ACLR
iRST_N => iexposure_adj_delay[1].ACLR
iRST_N => iexposure_adj_delay[2].ACLR
iRST_N => iexposure_adj_delay[3].ACLR
iUART_CTRL => ~NO_FANOUT~
iZOOM_MODE_SW => Mux18.IN69
iZOOM_MODE_SW => Mux19.IN66
iZOOM_MODE_SW => Mux21.IN69
iZOOM_MODE_SW => Mux22.IN69
iZOOM_MODE_SW => Mux19.IN67
iZOOM_MODE_SW => Mux13.IN68
iZOOM_MODE_SW => Mux16.IN69
iZOOM_MODE_SW => Mux17.IN69
iZOOM_MODE_SW => Mux12.IN69
iZOOM_MODE_SW => Mux13.IN69
iZOOM_MODE_SW => Mux15.IN69
iZOOM_MODE_SW => Mux19.IN68
iZOOM_MODE_SW => Mux23.IN68
iZOOM_MODE_SW => Mux19.IN69
iZOOM_MODE_SW => Mux23.IN69
iEXPOSURE_ADJ => iexposure_adj_delay[0].DATAIN
iEXPOSURE_ADJ => Equal0.IN0
iEXPOSURE_DEC_p => senosr_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure.OUTPUTSELECT
I2C_SCLK <= I2C_Controller:u0.I2C_SCLK
I2C_SDAT <> I2C_Controller:u0.I2C_SDAT


|DE1_D5M|I2C_CCD_Config:u8|I2C_Controller:u0
CLOCK => SD[0].CLK
CLOCK => SD[1].CLK
CLOCK => SD[2].CLK
CLOCK => SD[3].CLK
CLOCK => SD[4].CLK
CLOCK => SD[5].CLK
CLOCK => SD[6].CLK
CLOCK => SD[7].CLK
CLOCK => SD[8].CLK
CLOCK => SD[9].CLK
CLOCK => SD[10].CLK
CLOCK => SD[11].CLK
CLOCK => SD[12].CLK
CLOCK => SD[13].CLK
CLOCK => SD[14].CLK
CLOCK => SD[15].CLK
CLOCK => SD[16].CLK
CLOCK => SD[17].CLK
CLOCK => SD[18].CLK
CLOCK => SD[19].CLK
CLOCK => SD[20].CLK
CLOCK => SD[21].CLK
CLOCK => SD[22].CLK
CLOCK => SD[23].CLK
CLOCK => SD[24].CLK
CLOCK => SD[25].CLK
CLOCK => SD[26].CLK
CLOCK => SD[27].CLK
CLOCK => SD[28].CLK
CLOCK => SD[29].CLK
CLOCK => SD[30].CLK
CLOCK => SD[31].CLK
CLOCK => END~reg0.CLK
CLOCK => ACK4.CLK
CLOCK => ACK3.CLK
CLOCK => ACK2.CLK
CLOCK => ACK1.CLK
CLOCK => SDO.CLK
CLOCK => SCLK.CLK
CLOCK => SD_COUNTER[0].CLK
CLOCK => SD_COUNTER[1].CLK
CLOCK => SD_COUNTER[2].CLK
CLOCK => SD_COUNTER[3].CLK
CLOCK => SD_COUNTER[4].CLK
CLOCK => SD_COUNTER[5].CLK
CLOCK => SD_COUNTER[6].CLK
CLOCK => comb.DATAB
I2C_SCLK <= comb.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDAT <> I2C_SDAT
I2C_DATA[0] => SD.DATAB
I2C_DATA[1] => SD.DATAB
I2C_DATA[2] => SD.DATAB
I2C_DATA[3] => SD.DATAB
I2C_DATA[4] => SD.DATAB
I2C_DATA[5] => SD.DATAB
I2C_DATA[6] => SD.DATAB
I2C_DATA[7] => SD.DATAB
I2C_DATA[8] => SD.DATAB
I2C_DATA[9] => SD.DATAB
I2C_DATA[10] => SD.DATAB
I2C_DATA[11] => SD.DATAB
I2C_DATA[12] => SD.DATAB
I2C_DATA[13] => SD.DATAB
I2C_DATA[14] => SD.DATAB
I2C_DATA[15] => SD.DATAB
I2C_DATA[16] => SD.DATAB
I2C_DATA[17] => SD.DATAB
I2C_DATA[18] => SD.DATAB
I2C_DATA[19] => SD.DATAB
I2C_DATA[20] => SD.DATAB
I2C_DATA[21] => SD.DATAB
I2C_DATA[22] => SD.DATAB
I2C_DATA[23] => SD.DATAB
I2C_DATA[24] => SD.DATAB
I2C_DATA[25] => SD.DATAB
I2C_DATA[26] => SD.DATAB
I2C_DATA[27] => SD.DATAB
I2C_DATA[28] => SD.DATAB
I2C_DATA[29] => SD.DATAB
I2C_DATA[30] => SD.DATAB
I2C_DATA[31] => SD.DATAB
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
END <= END~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACK <= comb.DB_MAX_OUTPUT_PORT_TYPE
RESET => END~reg0.PRESET
RESET => ACK4.ACLR
RESET => ACK3.ACLR
RESET => ACK2.ACLR
RESET => ACK1.ACLR
RESET => SDO.PRESET
RESET => SCLK.PRESET
RESET => SD_COUNTER[0].PRESET
RESET => SD_COUNTER[1].PRESET
RESET => SD_COUNTER[2].PRESET
RESET => SD_COUNTER[3].PRESET
RESET => SD_COUNTER[4].PRESET
RESET => SD_COUNTER[5].PRESET
RESET => SD_COUNTER[6].ACLR
RESET => SD[0].ENA
RESET => SD[31].ENA
RESET => SD[30].ENA
RESET => SD[29].ENA
RESET => SD[28].ENA
RESET => SD[27].ENA
RESET => SD[26].ENA
RESET => SD[25].ENA
RESET => SD[24].ENA
RESET => SD[23].ENA
RESET => SD[22].ENA
RESET => SD[21].ENA
RESET => SD[20].ENA
RESET => SD[19].ENA
RESET => SD[18].ENA
RESET => SD[17].ENA
RESET => SD[16].ENA
RESET => SD[15].ENA
RESET => SD[14].ENA
RESET => SD[13].ENA
RESET => SD[12].ENA
RESET => SD[11].ENA
RESET => SD[10].ENA
RESET => SD[9].ENA
RESET => SD[8].ENA
RESET => SD[7].ENA
RESET => SD[6].ENA
RESET => SD[5].ENA
RESET => SD[4].ENA
RESET => SD[3].ENA
RESET => SD[2].ENA
RESET => SD[1].ENA


|DE1_D5M|MIPS:u9
reset => Ifetch:IFE.reset
reset => Idecode:ID.reset
reset => control:CTL.reset
reset => Execute:EXE.reset
reset => dmemory:MEM.reset
clock => SEG_TO_HEX:SEG2HEX.clk
clock => Ifetch:IFE.clock
clock => Delay:DELAYFETCH:0:DELAYARRAYF.clk
clock => Delay:DELAYFETCH:1:DELAYARRAYF.clk
clock => Delay:DELAYFETCH:2:DELAYARRAYF.clk
clock => Delay:DELAYFETCH:3:DELAYARRAYF.clk
clock => Delay:DELAYFETCH:4:DELAYARRAYF.clk
clock => Delay:DELAYFETCH:5:DELAYARRAYF.clk
clock => Delay:DELAYFETCH:6:DELAYARRAYF.clk
clock => Delay:DELAYFETCH:7:DELAYARRAYF.clk
clock => Delay:DELAYFETCH:8:DELAYARRAYF.clk
clock => Delay:DELAYFETCH:9:DELAYARRAYF.clk
clock => Delay:DELAYFETCH:10:DELAYARRAYF.clk
clock => Delay:DELAYFETCH:11:DELAYARRAYF.clk
clock => Delay:DELAYFETCH:12:DELAYARRAYF.clk
clock => Delay:DELAYFETCH:13:DELAYARRAYF.clk
clock => Delay:DELAYFETCH:14:DELAYARRAYF.clk
clock => Delay:DELAYFETCH:15:DELAYARRAYF.clk
clock => Delay:DELAYFETCH:16:DELAYARRAYF.clk
clock => Delay:DELAYFETCH:17:DELAYARRAYF.clk
clock => Delay:DELAYFETCH:18:DELAYARRAYF.clk
clock => Delay:DELAYFETCH:19:DELAYARRAYF.clk
clock => Delay:DELAYFETCH:20:DELAYARRAYF.clk
clock => Delay:DELAYFETCH:21:DELAYARRAYF.clk
clock => Delay:DELAYFETCH:22:DELAYARRAYF.clk
clock => Delay:DELAYFETCH:23:DELAYARRAYF.clk
clock => Delay:DELAYFETCH:24:DELAYARRAYF.clk
clock => Delay:DELAYFETCH:25:DELAYARRAYF.clk
clock => Delay:DELAYFETCH:26:DELAYARRAYF.clk
clock => Delay:DELAYFETCH:27:DELAYARRAYF.clk
clock => Delay:DELAYFETCH:28:DELAYARRAYF.clk
clock => Delay:DELAYFETCH:29:DELAYARRAYF.clk
clock => Delay:DELAYFETCH:30:DELAYARRAYF.clk
clock => Delay:DELAYFETCH:31:DELAYARRAYF.clk
clock => Idecode:ID.clock
clock => Delay:DELAYWRITEREG:0:DELAYARRAYDE.clk
clock => Delay:DELAYWRITEREG:1:DELAYARRAYDE.clk
clock => Delay:DELAYWRITEREG:2:DELAYARRAYDE.clk
clock => Delay:DELAYWRITEREG:3:DELAYARRAYDE.clk
clock => Delay:DELAYWRITEREG:4:DELAYARRAYDE.clk
clock => Delay:DELAYSIGNEXTENED:0:DELAYARRAY4.clk
clock => Delay:DELAYSIGNEXTENED:1:DELAYARRAY4.clk
clock => Delay:DELAYSIGNEXTENED:2:DELAYARRAY4.clk
clock => Delay:DELAYSIGNEXTENED:3:DELAYARRAY4.clk
clock => Delay:DELAYSIGNEXTENED:4:DELAYARRAY4.clk
clock => Delay:DELAYSIGNEXTENED:5:DELAYARRAY4.clk
clock => Delay:DELAYSIGNEXTENED:6:DELAYARRAY4.clk
clock => Delay:DELAYSIGNEXTENED:7:DELAYARRAY4.clk
clock => Delay:DELAYSIGNEXTENED:8:DELAYARRAY4.clk
clock => Delay:DELAYSIGNEXTENED:9:DELAYARRAY4.clk
clock => Delay:DELAYSIGNEXTENED:10:DELAYARRAY4.clk
clock => Delay:DELAYSIGNEXTENED:11:DELAYARRAY4.clk
clock => Delay:DELAYSIGNEXTENED:12:DELAYARRAY4.clk
clock => Delay:DELAYSIGNEXTENED:13:DELAYARRAY4.clk
clock => Delay:DELAYSIGNEXTENED:14:DELAYARRAY4.clk
clock => Delay:DELAYSIGNEXTENED:15:DELAYARRAY4.clk
clock => Delay:DELAYSIGNEXTENED:16:DELAYARRAY4.clk
clock => Delay:DELAYSIGNEXTENED:17:DELAYARRAY4.clk
clock => Delay:DELAYSIGNEXTENED:18:DELAYARRAY4.clk
clock => Delay:DELAYSIGNEXTENED:19:DELAYARRAY4.clk
clock => Delay:DELAYSIGNEXTENED:20:DELAYARRAY4.clk
clock => Delay:DELAYSIGNEXTENED:21:DELAYARRAY4.clk
clock => Delay:DELAYSIGNEXTENED:22:DELAYARRAY4.clk
clock => Delay:DELAYSIGNEXTENED:23:DELAYARRAY4.clk
clock => Delay:DELAYSIGNEXTENED:24:DELAYARRAY4.clk
clock => Delay:DELAYSIGNEXTENED:25:DELAYARRAY4.clk
clock => Delay:DELAYSIGNEXTENED:26:DELAYARRAY4.clk
clock => Delay:DELAYSIGNEXTENED:27:DELAYARRAY4.clk
clock => Delay:DELAYSIGNEXTENED:28:DELAYARRAY4.clk
clock => Delay:DELAYSIGNEXTENED:29:DELAYARRAY4.clk
clock => Delay:DELAYSIGNEXTENED:30:DELAYARRAY4.clk
clock => Delay:DELAYSIGNEXTENED:31:DELAYARRAY4.clk
clock => Delay:DELAY_DECODE_2_ALU:0:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:1:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:2:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:3:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:4:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:5:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:6:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:7:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:8:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:9:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:10:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:11:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:12:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:13:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:14:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:15:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:16:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:17:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:18:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:19:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:20:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:21:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:22:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:23:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:24:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:25:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:26:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:27:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:28:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:29:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:30:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:31:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:32:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:33:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:34:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:35:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:36:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:37:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:38:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:39:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:40:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:41:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:42:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:43:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:44:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:45:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:46:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:47:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:48:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:49:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:50:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:51:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:52:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:53:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:54:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:55:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:56:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:57:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:58:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:59:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:60:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:61:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:62:DELAYARRAY1.clk
clock => Delay:DELAY_DECODE_2_ALU:63:DELAYARRAY1.clk
clock => control:CTL.clock
clock => Delay:DELAY_FUNCTION_OPCODE:0:DELAY_FUNC.clk
clock => Delay:DELAY_FUNCTION_OPCODE:1:DELAY_FUNC.clk
clock => Delay:DELAY_FUNCTION_OPCODE:2:DELAY_FUNC.clk
clock => Delay:DELAY_FUNCTION_OPCODE:3:DELAY_FUNC.clk
clock => Delay:DELAY_FUNCTION_OPCODE:4:DELAY_FUNC.clk
clock => Delay:DELAY_FUNCTION_OPCODE:5:DELAY_FUNC.clk
clock => Delay:DELAYREGWRITE.clk
clock => Delay:DELAYIDEXALUOP:0:DELAYTWO.clk
clock => Delay:DELAYIDEXALUOP:1:DELAYTWO.clk
clock => Delay:DELAY_MEMREAD.clk
clock => Delay:DELAY_MEMTOREG.clk
clock => Delay:DELAY_ALUSRC.clk
clock => Delay:DELAY_MemWrite.clk
clock => Execute:EXE.clock
clock => Delay:DELAYIDEXALU:0:DELAYARRAY2.clk
clock => Delay:DELAYIDEXALU:1:DELAYARRAY2.clk
clock => Delay:DELAYIDEXALU:2:DELAYARRAY2.clk
clock => Delay:DELAYIDEXALU:3:DELAYARRAY2.clk
clock => Delay:DELAYIDEXALU:4:DELAYARRAY2.clk
clock => Delay:DELAYIDEXALU:5:DELAYARRAY2.clk
clock => Delay:DELAYIDEXALU:6:DELAYARRAY2.clk
clock => Delay:DELAYIDEXALU:7:DELAYARRAY2.clk
clock => Delay:DELAYIDEXALU:8:DELAYARRAY2.clk
clock => Delay:DELAYIDEXALU:9:DELAYARRAY2.clk
clock => Delay:DELAYIDEXALU:10:DELAYARRAY2.clk
clock => Delay:DELAYIDEXALU:11:DELAYARRAY2.clk
clock => Delay:DELAYIDEXALU:12:DELAYARRAY2.clk
clock => Delay:DELAYIDEXALU:13:DELAYARRAY2.clk
clock => Delay:DELAYIDEXALU:14:DELAYARRAY2.clk
clock => Delay:DELAYIDEXALU:15:DELAYARRAY2.clk
clock => Delay:DELAYIDEXALU:16:DELAYARRAY2.clk
clock => Delay:DELAYIDEXALU:17:DELAYARRAY2.clk
clock => Delay:DELAYIDEXALU:18:DELAYARRAY2.clk
clock => Delay:DELAYIDEXALU:19:DELAYARRAY2.clk
clock => Delay:DELAYIDEXALU:20:DELAYARRAY2.clk
clock => Delay:DELAYIDEXALU:21:DELAYARRAY2.clk
clock => Delay:DELAYIDEXALU:22:DELAYARRAY2.clk
clock => Delay:DELAYIDEXALU:23:DELAYARRAY2.clk
clock => Delay:DELAYIDEXALU:24:DELAYARRAY2.clk
clock => Delay:DELAYIDEXALU:25:DELAYARRAY2.clk
clock => Delay:DELAYIDEXALU:26:DELAYARRAY2.clk
clock => Delay:DELAYIDEXALU:27:DELAYARRAY2.clk
clock => Delay:DELAYIDEXALU:28:DELAYARRAY2.clk
clock => Delay:DELAYIDEXALU:29:DELAYARRAY2.clk
clock => Delay:DELAYIDEXALU:30:DELAYARRAY2.clk
clock => Delay:DELAYIDEXALU:31:DELAYARRAY2.clk
clock => Delay:DELAY_WRITEDATA:0:DELAYARRAY9.clk
clock => Delay:DELAY_WRITEDATA:1:DELAYARRAY9.clk
clock => Delay:DELAY_WRITEDATA:2:DELAYARRAY9.clk
clock => Delay:DELAY_WRITEDATA:3:DELAYARRAY9.clk
clock => Delay:DELAY_WRITEDATA:4:DELAYARRAY9.clk
clock => Delay:DELAY_WRITEDATA:5:DELAYARRAY9.clk
clock => Delay:DELAY_WRITEDATA:6:DELAYARRAY9.clk
clock => Delay:DELAY_WRITEDATA:7:DELAYARRAY9.clk
clock => Delay:DELAY_WRITEDATA:8:DELAYARRAY9.clk
clock => Delay:DELAY_WRITEDATA:9:DELAYARRAY9.clk
clock => Delay:DELAY_WRITEDATA:10:DELAYARRAY9.clk
clock => Delay:DELAY_WRITEDATA:11:DELAYARRAY9.clk
clock => Delay:DELAY_WRITEDATA:12:DELAYARRAY9.clk
clock => Delay:DELAY_WRITEDATA:13:DELAYARRAY9.clk
clock => Delay:DELAY_WRITEDATA:14:DELAYARRAY9.clk
clock => Delay:DELAY_WRITEDATA:15:DELAYARRAY9.clk
clock => Delay:DELAY_WRITEDATA:16:DELAYARRAY9.clk
clock => Delay:DELAY_WRITEDATA:17:DELAYARRAY9.clk
clock => Delay:DELAY_WRITEDATA:18:DELAYARRAY9.clk
clock => Delay:DELAY_WRITEDATA:19:DELAYARRAY9.clk
clock => Delay:DELAY_WRITEDATA:20:DELAYARRAY9.clk
clock => Delay:DELAY_WRITEDATA:21:DELAYARRAY9.clk
clock => Delay:DELAY_WRITEDATA:22:DELAYARRAY9.clk
clock => Delay:DELAY_WRITEDATA:23:DELAYARRAY9.clk
clock => Delay:DELAY_WRITEDATA:24:DELAYARRAY9.clk
clock => Delay:DELAY_WRITEDATA:25:DELAYARRAY9.clk
clock => Delay:DELAY_WRITEDATA:26:DELAYARRAY9.clk
clock => Delay:DELAY_WRITEDATA:27:DELAYARRAY9.clk
clock => Delay:DELAY_WRITEDATA:28:DELAYARRAY9.clk
clock => Delay:DELAY_WRITEDATA:29:DELAYARRAY9.clk
clock => Delay:DELAY_WRITEDATA:30:DELAYARRAY9.clk
clock => Delay:DELAY_WRITEDATA:31:DELAYARRAY9.clk
clock => dmemory:MEM.Clock
clock => Stall_Comparison:Stall_Unit.clk
SW => SEG_TO_HEX:SEG2HEX.Sw
iX[0] => frame[0].IN0
iX[1] => frame[1].IN0
iX[2] => frame[2].IN0
iX[3] => frame[3].IN0
iX[4] => frame[4].IN0
iX[5] => frame[5].IN0
iX[6] => frame[6].IN0
iX[7] => frame[7].IN0
iX[8] => frame[8].IN0
iX[9] => frame[9].IN0
iX[10] => frame[10].IN0
iX[11] => frame[11].IN0
iX[12] => frame[12].IN0
iX[13] => frame[13].IN0
iX[14] => frame[14].IN0
iX[15] => frame[15].IN0
iY[0] => frame[0].IN1
iY[1] => frame[1].IN1
iY[2] => frame[2].IN1
iY[3] => frame[3].IN1
iY[4] => frame[4].IN1
iY[5] => frame[5].IN1
iY[6] => frame[6].IN1
iY[7] => frame[7].IN1
iY[8] => frame[8].IN1
iY[9] => frame[9].IN1
iY[10] => frame[10].IN1
iY[11] => frame[11].IN1
iY[12] => frame[12].IN1
iY[13] => frame[13].IN1
iY[14] => frame[14].IN1
iY[15] => frame[15].IN1
HEX1[0] <= SEG_TO_HEX:SEG2HEX.HEX1[0]
HEX1[1] <= SEG_TO_HEX:SEG2HEX.HEX1[1]
HEX1[2] <= SEG_TO_HEX:SEG2HEX.HEX1[2]
HEX1[3] <= SEG_TO_HEX:SEG2HEX.HEX1[3]
HEX1[4] <= SEG_TO_HEX:SEG2HEX.HEX1[4]
HEX1[5] <= SEG_TO_HEX:SEG2HEX.HEX1[5]
HEX1[6] <= SEG_TO_HEX:SEG2HEX.HEX1[6]
HEX2[0] <= SEG_TO_HEX:SEG2HEX.HEX2[0]
HEX2[1] <= SEG_TO_HEX:SEG2HEX.HEX2[1]
HEX2[2] <= SEG_TO_HEX:SEG2HEX.HEX2[2]
HEX2[3] <= SEG_TO_HEX:SEG2HEX.HEX2[3]
HEX2[4] <= SEG_TO_HEX:SEG2HEX.HEX2[4]
HEX2[5] <= SEG_TO_HEX:SEG2HEX.HEX2[5]
HEX2[6] <= SEG_TO_HEX:SEG2HEX.HEX2[6]
HEX3[0] <= SEG_TO_HEX:SEG2HEX.HEX3[0]
HEX3[1] <= SEG_TO_HEX:SEG2HEX.HEX3[1]
HEX3[2] <= SEG_TO_HEX:SEG2HEX.HEX3[2]
HEX3[3] <= SEG_TO_HEX:SEG2HEX.HEX3[3]
HEX3[4] <= SEG_TO_HEX:SEG2HEX.HEX3[4]
HEX3[5] <= SEG_TO_HEX:SEG2HEX.HEX3[5]
HEX3[6] <= SEG_TO_HEX:SEG2HEX.HEX3[6]
HEX4[0] <= SEG_TO_HEX:SEG2HEX.HEX4[0]
HEX4[1] <= SEG_TO_HEX:SEG2HEX.HEX4[1]
HEX4[2] <= SEG_TO_HEX:SEG2HEX.HEX4[2]
HEX4[3] <= SEG_TO_HEX:SEG2HEX.HEX4[3]
HEX4[4] <= SEG_TO_HEX:SEG2HEX.HEX4[4]
HEX4[5] <= SEG_TO_HEX:SEG2HEX.HEX4[5]
HEX4[6] <= SEG_TO_HEX:SEG2HEX.HEX4[6]


|DE1_D5M|MIPS:u9|SEG_TO_HEX:SEG2HEX
Seg_in[0] => LoDigits[0].DATAB
Seg_in[1] => LoDigits[1].DATAB
Seg_in[2] => LoDigits[2].DATAB
Seg_in[3] => LoDigits[3].DATAB
Seg_in[4] => LoDigits[4].DATAB
Seg_in[5] => LoDigits[5].DATAB
Seg_in[6] => LoDigits[6].DATAB
Seg_in[7] => LoDigits[7].DATAB
Seg_in[8] => HiDigits[0].DATAB
Seg_in[9] => HiDigits[1].DATAB
Seg_in[10] => HiDigits[2].DATAB
Seg_in[11] => HiDigits[3].DATAB
Seg_in[12] => HiDigits[4].DATAB
Seg_in[13] => HiDigits[5].DATAB
Seg_in[14] => HiDigits[6].DATAB
Seg_in[15] => HiDigits[7].DATAB
Seg_in[16] => LoDigits[0].DATAA
Seg_in[17] => LoDigits[1].DATAA
Seg_in[18] => LoDigits[2].DATAA
Seg_in[19] => LoDigits[3].DATAA
Seg_in[20] => LoDigits[4].DATAA
Seg_in[21] => LoDigits[5].DATAA
Seg_in[22] => LoDigits[6].DATAA
Seg_in[23] => LoDigits[7].DATAA
Seg_in[24] => HiDigits[0].DATAA
Seg_in[25] => HiDigits[1].DATAA
Seg_in[26] => HiDigits[2].DATAA
Seg_in[27] => HiDigits[3].DATAA
Seg_in[28] => HiDigits[4].DATAA
Seg_in[29] => HiDigits[5].DATAA
Seg_in[30] => HiDigits[6].DATAA
Seg_in[31] => HiDigits[7].DATAA
clk => HEX4[0]~reg0.CLK
clk => HEX4[1]~reg0.CLK
clk => HEX4[2]~reg0.CLK
clk => HEX4[3]~reg0.CLK
clk => HEX4[4]~reg0.CLK
clk => HEX4[5]~reg0.CLK
clk => HEX4[6]~reg0.CLK
clk => HEX3[0]~reg0.CLK
clk => HEX3[1]~reg0.CLK
clk => HEX3[2]~reg0.CLK
clk => HEX3[3]~reg0.CLK
clk => HEX3[4]~reg0.CLK
clk => HEX3[5]~reg0.CLK
clk => HEX3[6]~reg0.CLK
clk => HEX2[0]~reg0.CLK
clk => HEX2[1]~reg0.CLK
clk => HEX2[2]~reg0.CLK
clk => HEX2[3]~reg0.CLK
clk => HEX2[4]~reg0.CLK
clk => HEX2[5]~reg0.CLK
clk => HEX2[6]~reg0.CLK
clk => HEX1[0]~reg0.CLK
clk => HEX1[1]~reg0.CLK
clk => HEX1[2]~reg0.CLK
clk => HEX1[3]~reg0.CLK
clk => HEX1[4]~reg0.CLK
clk => HEX1[5]~reg0.CLK
clk => HEX1[6]~reg0.CLK
Sw => LoDigits[7].OUTPUTSELECT
Sw => LoDigits[6].OUTPUTSELECT
Sw => LoDigits[5].OUTPUTSELECT
Sw => LoDigits[4].OUTPUTSELECT
Sw => LoDigits[3].OUTPUTSELECT
Sw => LoDigits[2].OUTPUTSELECT
Sw => LoDigits[1].OUTPUTSELECT
Sw => LoDigits[0].OUTPUTSELECT
Sw => HiDigits[7].OUTPUTSELECT
Sw => HiDigits[6].OUTPUTSELECT
Sw => HiDigits[5].OUTPUTSELECT
Sw => HiDigits[4].OUTPUTSELECT
Sw => HiDigits[3].OUTPUTSELECT
Sw => HiDigits[2].OUTPUTSELECT
Sw => HiDigits[1].OUTPUTSELECT
Sw => HiDigits[0].OUTPUTSELECT
HEX1[0] <= HEX1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX1[1] <= HEX1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX1[2] <= HEX1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX1[3] <= HEX1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX1[4] <= HEX1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX1[5] <= HEX1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX1[6] <= HEX1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX2[0] <= HEX2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX2[1] <= HEX2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX2[2] <= HEX2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX2[3] <= HEX2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX2[4] <= HEX2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX2[5] <= HEX2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX2[6] <= HEX2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX3[0] <= HEX3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX3[1] <= HEX3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX3[2] <= HEX3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX3[3] <= HEX3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX3[4] <= HEX3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX3[5] <= HEX3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX3[6] <= HEX3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX4[0] <= HEX4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX4[1] <= HEX4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX4[2] <= HEX4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX4[3] <= HEX4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX4[4] <= HEX4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX4[5] <= HEX4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX4[6] <= HEX4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Ifetch:IFE
Instruction[0] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
Instruction[1] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
Instruction[2] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
Instruction[3] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
Instruction[4] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
Instruction[5] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
Instruction[6] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
Instruction[7] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
Instruction[8] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
Instruction[9] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
Instruction[10] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
Instruction[11] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
Instruction[12] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
Instruction[13] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
Instruction[14] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
Instruction[15] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
Instruction[16] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
Instruction[17] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
Instruction[18] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
Instruction[19] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
Instruction[20] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
Instruction[21] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
Instruction[22] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
Instruction[23] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
Instruction[24] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
Instruction[25] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
Instruction[26] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
Instruction[27] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
Instruction[28] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
Instruction[29] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
Instruction[30] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
Instruction[31] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_out[0] <= <GND>
PC_plus_4_out[1] <= <GND>
PC_plus_4_out[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_out[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_out[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_out[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_out[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_out[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_out[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_out[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Add_result[0] => Add1.IN16
Add_result[1] => Add1.IN15
Add_result[2] => Add1.IN14
Add_result[3] => Add1.IN13
Add_result[4] => Add1.IN12
Add_result[5] => Add1.IN11
Add_result[6] => Add1.IN10
Add_result[7] => Add1.IN9
Branch => Branch_Taken.IN0
Zero => Branch_Taken.IN1
iDVAL[0] => Equal0.IN31
iDVAL[1] => Equal0.IN30
iDVAL[2] => Equal0.IN29
iDVAL[3] => Equal0.IN28
iDVAL[4] => Equal0.IN27
iDVAL[5] => Equal0.IN26
iDVAL[6] => Equal0.IN25
iDVAL[7] => Equal0.IN24
iDVAL[8] => Equal0.IN23
iDVAL[9] => Equal0.IN22
iDVAL[10] => Equal0.IN21
iDVAL[11] => Equal0.IN20
iDVAL[12] => Equal0.IN19
iDVAL[13] => Equal0.IN18
iDVAL[14] => Equal0.IN17
iDVAL[15] => Equal0.IN16
clock => altsyncram:inst_memory.clock0
clock => PC[2].CLK
clock => PC[3].CLK
clock => PC[4].CLK
clock => PC[5].CLK
clock => PC[6].CLK
clock => PC[7].CLK
clock => PC[8].CLK
clock => PC[9].CLK
reset => Mem_Addr[7].OUTPUTSELECT
reset => Mem_Addr[6].OUTPUTSELECT
reset => Mem_Addr[5].OUTPUTSELECT
reset => Mem_Addr[4].OUTPUTSELECT
reset => Mem_Addr[3].OUTPUTSELECT
reset => Mem_Addr[2].OUTPUTSELECT
reset => Mem_Addr[1].OUTPUTSELECT
reset => Mem_Addr[0].OUTPUTSELECT
reset => process_0.IN1
stall => next_PC.OUTPUTSELECT
stall => next_PC.OUTPUTSELECT
stall => next_PC.OUTPUTSELECT
stall => next_PC.OUTPUTSELECT
stall => next_PC.OUTPUTSELECT
stall => next_PC.OUTPUTSELECT
stall => next_PC.OUTPUTSELECT
stall => next_PC.OUTPUTSELECT


|DE1_D5M|MIPS:u9|Ifetch:IFE|altsyncram:inst_memory
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_6jn3:auto_generated.address_a[0]
address_a[1] => altsyncram_6jn3:auto_generated.address_a[1]
address_a[2] => altsyncram_6jn3:auto_generated.address_a[2]
address_a[3] => altsyncram_6jn3:auto_generated.address_a[3]
address_a[4] => altsyncram_6jn3:auto_generated.address_a[4]
address_a[5] => altsyncram_6jn3:auto_generated.address_a[5]
address_a[6] => altsyncram_6jn3:auto_generated.address_a[6]
address_a[7] => altsyncram_6jn3:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6jn3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_6jn3:auto_generated.q_a[0]
q_a[1] <= altsyncram_6jn3:auto_generated.q_a[1]
q_a[2] <= altsyncram_6jn3:auto_generated.q_a[2]
q_a[3] <= altsyncram_6jn3:auto_generated.q_a[3]
q_a[4] <= altsyncram_6jn3:auto_generated.q_a[4]
q_a[5] <= altsyncram_6jn3:auto_generated.q_a[5]
q_a[6] <= altsyncram_6jn3:auto_generated.q_a[6]
q_a[7] <= altsyncram_6jn3:auto_generated.q_a[7]
q_a[8] <= altsyncram_6jn3:auto_generated.q_a[8]
q_a[9] <= altsyncram_6jn3:auto_generated.q_a[9]
q_a[10] <= altsyncram_6jn3:auto_generated.q_a[10]
q_a[11] <= altsyncram_6jn3:auto_generated.q_a[11]
q_a[12] <= altsyncram_6jn3:auto_generated.q_a[12]
q_a[13] <= altsyncram_6jn3:auto_generated.q_a[13]
q_a[14] <= altsyncram_6jn3:auto_generated.q_a[14]
q_a[15] <= altsyncram_6jn3:auto_generated.q_a[15]
q_a[16] <= altsyncram_6jn3:auto_generated.q_a[16]
q_a[17] <= altsyncram_6jn3:auto_generated.q_a[17]
q_a[18] <= altsyncram_6jn3:auto_generated.q_a[18]
q_a[19] <= altsyncram_6jn3:auto_generated.q_a[19]
q_a[20] <= altsyncram_6jn3:auto_generated.q_a[20]
q_a[21] <= altsyncram_6jn3:auto_generated.q_a[21]
q_a[22] <= altsyncram_6jn3:auto_generated.q_a[22]
q_a[23] <= altsyncram_6jn3:auto_generated.q_a[23]
q_a[24] <= altsyncram_6jn3:auto_generated.q_a[24]
q_a[25] <= altsyncram_6jn3:auto_generated.q_a[25]
q_a[26] <= altsyncram_6jn3:auto_generated.q_a[26]
q_a[27] <= altsyncram_6jn3:auto_generated.q_a[27]
q_a[28] <= altsyncram_6jn3:auto_generated.q_a[28]
q_a[29] <= altsyncram_6jn3:auto_generated.q_a[29]
q_a[30] <= altsyncram_6jn3:auto_generated.q_a[30]
q_a[31] <= altsyncram_6jn3:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE1_D5M|MIPS:u9|Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:0:DELAYARRAYF
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:0:DELAYARRAYF|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:1:DELAYARRAYF
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:1:DELAYARRAYF|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:2:DELAYARRAYF
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:2:DELAYARRAYF|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:3:DELAYARRAYF
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:3:DELAYARRAYF|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:4:DELAYARRAYF
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:4:DELAYARRAYF|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:5:DELAYARRAYF
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:5:DELAYARRAYF|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:6:DELAYARRAYF
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:6:DELAYARRAYF|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:7:DELAYARRAYF
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:7:DELAYARRAYF|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:8:DELAYARRAYF
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:8:DELAYARRAYF|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:9:DELAYARRAYF
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:9:DELAYARRAYF|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:10:DELAYARRAYF
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:10:DELAYARRAYF|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:11:DELAYARRAYF
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:11:DELAYARRAYF|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:12:DELAYARRAYF
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:12:DELAYARRAYF|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:13:DELAYARRAYF
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:13:DELAYARRAYF|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:14:DELAYARRAYF
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:14:DELAYARRAYF|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:15:DELAYARRAYF
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:15:DELAYARRAYF|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:16:DELAYARRAYF
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:16:DELAYARRAYF|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:17:DELAYARRAYF
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:17:DELAYARRAYF|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:18:DELAYARRAYF
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:18:DELAYARRAYF|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:19:DELAYARRAYF
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:19:DELAYARRAYF|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:20:DELAYARRAYF
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:20:DELAYARRAYF|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:21:DELAYARRAYF
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:21:DELAYARRAYF|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:22:DELAYARRAYF
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:22:DELAYARRAYF|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:23:DELAYARRAYF
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:23:DELAYARRAYF|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:24:DELAYARRAYF
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:24:DELAYARRAYF|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:25:DELAYARRAYF
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:25:DELAYARRAYF|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:26:DELAYARRAYF
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:26:DELAYARRAYF|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:27:DELAYARRAYF
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:27:DELAYARRAYF|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:28:DELAYARRAYF
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:28:DELAYARRAYF|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:29:DELAYARRAYF
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:29:DELAYARRAYF|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:30:DELAYARRAYF
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:30:DELAYARRAYF|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:31:DELAYARRAYF
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYFETCH:31:DELAYARRAYF|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Stall_Mux:STALL_OR_Instruction
Instruction[0] => output.DATAB
Instruction[1] => output.DATAB
Instruction[2] => output.DATAB
Instruction[3] => output.DATAB
Instruction[4] => output.DATAB
Instruction[5] => output.DATAB
Instruction[6] => output.DATAB
Instruction[7] => output.DATAB
Instruction[8] => output.DATAB
Instruction[9] => output.DATAB
Instruction[10] => output.DATAB
Instruction[11] => output.DATAB
Instruction[12] => output.DATAB
Instruction[13] => output.DATAB
Instruction[14] => output.DATAB
Instruction[15] => output.DATAB
Instruction[16] => output.DATAB
Instruction[17] => output.DATAB
Instruction[18] => output.DATAB
Instruction[19] => output.DATAB
Instruction[20] => output.DATAB
Instruction[21] => output.DATAB
Instruction[22] => output.DATAB
Instruction[23] => output.DATAB
Instruction[24] => output.DATAB
Instruction[25] => output.DATAB
Instruction[26] => output.DATAB
Instruction[27] => output.DATAB
Instruction[28] => output.DATAB
Instruction[29] => output.DATAB
Instruction[30] => output.DATAB
Instruction[31] => output.DATAB
stall => output.OUTPUTSELECT
stall => output.OUTPUTSELECT
stall => output.OUTPUTSELECT
stall => output.OUTPUTSELECT
stall => output.OUTPUTSELECT
stall => output.OUTPUTSELECT
stall => output.OUTPUTSELECT
stall => output.OUTPUTSELECT
stall => output.OUTPUTSELECT
stall => output.OUTPUTSELECT
stall => output.OUTPUTSELECT
stall => output.OUTPUTSELECT
stall => output.OUTPUTSELECT
stall => output.OUTPUTSELECT
stall => output.OUTPUTSELECT
stall => output.OUTPUTSELECT
stall => output.OUTPUTSELECT
stall => output.OUTPUTSELECT
stall => output.OUTPUTSELECT
stall => output.OUTPUTSELECT
stall => output.OUTPUTSELECT
stall => output.OUTPUTSELECT
stall => output.OUTPUTSELECT
stall => output.OUTPUTSELECT
stall => output.OUTPUTSELECT
stall => output.OUTPUTSELECT
stall => output.OUTPUTSELECT
stall => output.OUTPUTSELECT
stall => output.OUTPUTSELECT
stall => output.OUTPUTSELECT
stall => output.OUTPUTSELECT
stall => output.OUTPUTSELECT
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Idecode:ID
read_data_1[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
Instruction[0] => Add0.IN16
Instruction[0] => Sign_extend[0].DATAIN
Instruction[1] => Add0.IN15
Instruction[1] => Sign_extend[1].DATAIN
Instruction[2] => Add0.IN14
Instruction[2] => Sign_extend[2].DATAIN
Instruction[3] => Add0.IN13
Instruction[3] => Sign_extend[3].DATAIN
Instruction[4] => Add0.IN12
Instruction[4] => Sign_extend[4].DATAIN
Instruction[5] => Add0.IN11
Instruction[5] => Sign_extend[5].DATAIN
Instruction[6] => Add0.IN10
Instruction[6] => Sign_extend[6].DATAIN
Instruction[7] => Add0.IN9
Instruction[7] => Sign_extend[7].DATAIN
Instruction[8] => Sign_extend[8].DATAIN
Instruction[9] => Sign_extend[9].DATAIN
Instruction[10] => Sign_extend[10].DATAIN
Instruction[11] => write_register_address.DATAB
Instruction[11] => Sign_extend[11].DATAIN
Instruction[12] => write_register_address.DATAB
Instruction[12] => Sign_extend[12].DATAIN
Instruction[13] => write_register_address.DATAB
Instruction[13] => Sign_extend[13].DATAIN
Instruction[14] => write_register_address.DATAB
Instruction[14] => Sign_extend[14].DATAIN
Instruction[15] => write_register_address.DATAB
Instruction[15] => Sign_extend[31].DATAIN
Instruction[15] => Sign_extend[30].DATAIN
Instruction[15] => Sign_extend[29].DATAIN
Instruction[15] => Sign_extend[28].DATAIN
Instruction[15] => Sign_extend[27].DATAIN
Instruction[15] => Sign_extend[26].DATAIN
Instruction[15] => Sign_extend[25].DATAIN
Instruction[15] => Sign_extend[24].DATAIN
Instruction[15] => Sign_extend[23].DATAIN
Instruction[15] => Sign_extend[22].DATAIN
Instruction[15] => Sign_extend[21].DATAIN
Instruction[15] => Sign_extend[20].DATAIN
Instruction[15] => Sign_extend[19].DATAIN
Instruction[15] => Sign_extend[18].DATAIN
Instruction[15] => Sign_extend[17].DATAIN
Instruction[15] => Sign_extend[16].DATAIN
Instruction[15] => Sign_extend[15].DATAIN
Instruction[16] => Mux32.IN36
Instruction[16] => Mux33.IN36
Instruction[16] => Mux34.IN36
Instruction[16] => Mux35.IN36
Instruction[16] => Mux36.IN36
Instruction[16] => Mux37.IN36
Instruction[16] => Mux38.IN36
Instruction[16] => Mux39.IN36
Instruction[16] => Mux40.IN36
Instruction[16] => Mux41.IN36
Instruction[16] => Mux42.IN36
Instruction[16] => Mux43.IN36
Instruction[16] => Mux44.IN36
Instruction[16] => Mux45.IN36
Instruction[16] => Mux46.IN36
Instruction[16] => Mux47.IN36
Instruction[16] => Mux48.IN36
Instruction[16] => Mux49.IN36
Instruction[16] => Mux50.IN36
Instruction[16] => Mux51.IN36
Instruction[16] => Mux52.IN36
Instruction[16] => Mux53.IN36
Instruction[16] => Mux54.IN36
Instruction[16] => Mux55.IN36
Instruction[16] => Mux56.IN36
Instruction[16] => Mux57.IN36
Instruction[16] => Mux58.IN36
Instruction[16] => Mux59.IN36
Instruction[16] => Mux60.IN36
Instruction[16] => Mux61.IN36
Instruction[16] => Mux62.IN36
Instruction[16] => Mux63.IN36
Instruction[16] => write_register_address.DATAA
Instruction[17] => Mux32.IN35
Instruction[17] => Mux33.IN35
Instruction[17] => Mux34.IN35
Instruction[17] => Mux35.IN35
Instruction[17] => Mux36.IN35
Instruction[17] => Mux37.IN35
Instruction[17] => Mux38.IN35
Instruction[17] => Mux39.IN35
Instruction[17] => Mux40.IN35
Instruction[17] => Mux41.IN35
Instruction[17] => Mux42.IN35
Instruction[17] => Mux43.IN35
Instruction[17] => Mux44.IN35
Instruction[17] => Mux45.IN35
Instruction[17] => Mux46.IN35
Instruction[17] => Mux47.IN35
Instruction[17] => Mux48.IN35
Instruction[17] => Mux49.IN35
Instruction[17] => Mux50.IN35
Instruction[17] => Mux51.IN35
Instruction[17] => Mux52.IN35
Instruction[17] => Mux53.IN35
Instruction[17] => Mux54.IN35
Instruction[17] => Mux55.IN35
Instruction[17] => Mux56.IN35
Instruction[17] => Mux57.IN35
Instruction[17] => Mux58.IN35
Instruction[17] => Mux59.IN35
Instruction[17] => Mux60.IN35
Instruction[17] => Mux61.IN35
Instruction[17] => Mux62.IN35
Instruction[17] => Mux63.IN35
Instruction[17] => write_register_address.DATAA
Instruction[18] => Mux32.IN34
Instruction[18] => Mux33.IN34
Instruction[18] => Mux34.IN34
Instruction[18] => Mux35.IN34
Instruction[18] => Mux36.IN34
Instruction[18] => Mux37.IN34
Instruction[18] => Mux38.IN34
Instruction[18] => Mux39.IN34
Instruction[18] => Mux40.IN34
Instruction[18] => Mux41.IN34
Instruction[18] => Mux42.IN34
Instruction[18] => Mux43.IN34
Instruction[18] => Mux44.IN34
Instruction[18] => Mux45.IN34
Instruction[18] => Mux46.IN34
Instruction[18] => Mux47.IN34
Instruction[18] => Mux48.IN34
Instruction[18] => Mux49.IN34
Instruction[18] => Mux50.IN34
Instruction[18] => Mux51.IN34
Instruction[18] => Mux52.IN34
Instruction[18] => Mux53.IN34
Instruction[18] => Mux54.IN34
Instruction[18] => Mux55.IN34
Instruction[18] => Mux56.IN34
Instruction[18] => Mux57.IN34
Instruction[18] => Mux58.IN34
Instruction[18] => Mux59.IN34
Instruction[18] => Mux60.IN34
Instruction[18] => Mux61.IN34
Instruction[18] => Mux62.IN34
Instruction[18] => Mux63.IN34
Instruction[18] => write_register_address.DATAA
Instruction[19] => Mux32.IN33
Instruction[19] => Mux33.IN33
Instruction[19] => Mux34.IN33
Instruction[19] => Mux35.IN33
Instruction[19] => Mux36.IN33
Instruction[19] => Mux37.IN33
Instruction[19] => Mux38.IN33
Instruction[19] => Mux39.IN33
Instruction[19] => Mux40.IN33
Instruction[19] => Mux41.IN33
Instruction[19] => Mux42.IN33
Instruction[19] => Mux43.IN33
Instruction[19] => Mux44.IN33
Instruction[19] => Mux45.IN33
Instruction[19] => Mux46.IN33
Instruction[19] => Mux47.IN33
Instruction[19] => Mux48.IN33
Instruction[19] => Mux49.IN33
Instruction[19] => Mux50.IN33
Instruction[19] => Mux51.IN33
Instruction[19] => Mux52.IN33
Instruction[19] => Mux53.IN33
Instruction[19] => Mux54.IN33
Instruction[19] => Mux55.IN33
Instruction[19] => Mux56.IN33
Instruction[19] => Mux57.IN33
Instruction[19] => Mux58.IN33
Instruction[19] => Mux59.IN33
Instruction[19] => Mux60.IN33
Instruction[19] => Mux61.IN33
Instruction[19] => Mux62.IN33
Instruction[19] => Mux63.IN33
Instruction[19] => write_register_address.DATAA
Instruction[20] => Mux32.IN32
Instruction[20] => Mux33.IN32
Instruction[20] => Mux34.IN32
Instruction[20] => Mux35.IN32
Instruction[20] => Mux36.IN32
Instruction[20] => Mux37.IN32
Instruction[20] => Mux38.IN32
Instruction[20] => Mux39.IN32
Instruction[20] => Mux40.IN32
Instruction[20] => Mux41.IN32
Instruction[20] => Mux42.IN32
Instruction[20] => Mux43.IN32
Instruction[20] => Mux44.IN32
Instruction[20] => Mux45.IN32
Instruction[20] => Mux46.IN32
Instruction[20] => Mux47.IN32
Instruction[20] => Mux48.IN32
Instruction[20] => Mux49.IN32
Instruction[20] => Mux50.IN32
Instruction[20] => Mux51.IN32
Instruction[20] => Mux52.IN32
Instruction[20] => Mux53.IN32
Instruction[20] => Mux54.IN32
Instruction[20] => Mux55.IN32
Instruction[20] => Mux56.IN32
Instruction[20] => Mux57.IN32
Instruction[20] => Mux58.IN32
Instruction[20] => Mux59.IN32
Instruction[20] => Mux60.IN32
Instruction[20] => Mux61.IN32
Instruction[20] => Mux62.IN32
Instruction[20] => Mux63.IN32
Instruction[20] => write_register_address.DATAA
Instruction[21] => Mux0.IN36
Instruction[21] => Mux1.IN36
Instruction[21] => Mux2.IN36
Instruction[21] => Mux3.IN36
Instruction[21] => Mux4.IN36
Instruction[21] => Mux5.IN36
Instruction[21] => Mux6.IN36
Instruction[21] => Mux7.IN36
Instruction[21] => Mux8.IN36
Instruction[21] => Mux9.IN36
Instruction[21] => Mux10.IN36
Instruction[21] => Mux11.IN36
Instruction[21] => Mux12.IN36
Instruction[21] => Mux13.IN36
Instruction[21] => Mux14.IN36
Instruction[21] => Mux15.IN36
Instruction[21] => Mux16.IN36
Instruction[21] => Mux17.IN36
Instruction[21] => Mux18.IN36
Instruction[21] => Mux19.IN36
Instruction[21] => Mux20.IN36
Instruction[21] => Mux21.IN36
Instruction[21] => Mux22.IN36
Instruction[21] => Mux23.IN36
Instruction[21] => Mux24.IN36
Instruction[21] => Mux25.IN36
Instruction[21] => Mux26.IN36
Instruction[21] => Mux27.IN36
Instruction[21] => Mux28.IN36
Instruction[21] => Mux29.IN36
Instruction[21] => Mux30.IN36
Instruction[21] => Mux31.IN36
Instruction[22] => Mux0.IN35
Instruction[22] => Mux1.IN35
Instruction[22] => Mux2.IN35
Instruction[22] => Mux3.IN35
Instruction[22] => Mux4.IN35
Instruction[22] => Mux5.IN35
Instruction[22] => Mux6.IN35
Instruction[22] => Mux7.IN35
Instruction[22] => Mux8.IN35
Instruction[22] => Mux9.IN35
Instruction[22] => Mux10.IN35
Instruction[22] => Mux11.IN35
Instruction[22] => Mux12.IN35
Instruction[22] => Mux13.IN35
Instruction[22] => Mux14.IN35
Instruction[22] => Mux15.IN35
Instruction[22] => Mux16.IN35
Instruction[22] => Mux17.IN35
Instruction[22] => Mux18.IN35
Instruction[22] => Mux19.IN35
Instruction[22] => Mux20.IN35
Instruction[22] => Mux21.IN35
Instruction[22] => Mux22.IN35
Instruction[22] => Mux23.IN35
Instruction[22] => Mux24.IN35
Instruction[22] => Mux25.IN35
Instruction[22] => Mux26.IN35
Instruction[22] => Mux27.IN35
Instruction[22] => Mux28.IN35
Instruction[22] => Mux29.IN35
Instruction[22] => Mux30.IN35
Instruction[22] => Mux31.IN35
Instruction[23] => Mux0.IN34
Instruction[23] => Mux1.IN34
Instruction[23] => Mux2.IN34
Instruction[23] => Mux3.IN34
Instruction[23] => Mux4.IN34
Instruction[23] => Mux5.IN34
Instruction[23] => Mux6.IN34
Instruction[23] => Mux7.IN34
Instruction[23] => Mux8.IN34
Instruction[23] => Mux9.IN34
Instruction[23] => Mux10.IN34
Instruction[23] => Mux11.IN34
Instruction[23] => Mux12.IN34
Instruction[23] => Mux13.IN34
Instruction[23] => Mux14.IN34
Instruction[23] => Mux15.IN34
Instruction[23] => Mux16.IN34
Instruction[23] => Mux17.IN34
Instruction[23] => Mux18.IN34
Instruction[23] => Mux19.IN34
Instruction[23] => Mux20.IN34
Instruction[23] => Mux21.IN34
Instruction[23] => Mux22.IN34
Instruction[23] => Mux23.IN34
Instruction[23] => Mux24.IN34
Instruction[23] => Mux25.IN34
Instruction[23] => Mux26.IN34
Instruction[23] => Mux27.IN34
Instruction[23] => Mux28.IN34
Instruction[23] => Mux29.IN34
Instruction[23] => Mux30.IN34
Instruction[23] => Mux31.IN34
Instruction[24] => Mux0.IN33
Instruction[24] => Mux1.IN33
Instruction[24] => Mux2.IN33
Instruction[24] => Mux3.IN33
Instruction[24] => Mux4.IN33
Instruction[24] => Mux5.IN33
Instruction[24] => Mux6.IN33
Instruction[24] => Mux7.IN33
Instruction[24] => Mux8.IN33
Instruction[24] => Mux9.IN33
Instruction[24] => Mux10.IN33
Instruction[24] => Mux11.IN33
Instruction[24] => Mux12.IN33
Instruction[24] => Mux13.IN33
Instruction[24] => Mux14.IN33
Instruction[24] => Mux15.IN33
Instruction[24] => Mux16.IN33
Instruction[24] => Mux17.IN33
Instruction[24] => Mux18.IN33
Instruction[24] => Mux19.IN33
Instruction[24] => Mux20.IN33
Instruction[24] => Mux21.IN33
Instruction[24] => Mux22.IN33
Instruction[24] => Mux23.IN33
Instruction[24] => Mux24.IN33
Instruction[24] => Mux25.IN33
Instruction[24] => Mux26.IN33
Instruction[24] => Mux27.IN33
Instruction[24] => Mux28.IN33
Instruction[24] => Mux29.IN33
Instruction[24] => Mux30.IN33
Instruction[24] => Mux31.IN33
Instruction[25] => Mux0.IN32
Instruction[25] => Mux1.IN32
Instruction[25] => Mux2.IN32
Instruction[25] => Mux3.IN32
Instruction[25] => Mux4.IN32
Instruction[25] => Mux5.IN32
Instruction[25] => Mux6.IN32
Instruction[25] => Mux7.IN32
Instruction[25] => Mux8.IN32
Instruction[25] => Mux9.IN32
Instruction[25] => Mux10.IN32
Instruction[25] => Mux11.IN32
Instruction[25] => Mux12.IN32
Instruction[25] => Mux13.IN32
Instruction[25] => Mux14.IN32
Instruction[25] => Mux15.IN32
Instruction[25] => Mux16.IN32
Instruction[25] => Mux17.IN32
Instruction[25] => Mux18.IN32
Instruction[25] => Mux19.IN32
Instruction[25] => Mux20.IN32
Instruction[25] => Mux21.IN32
Instruction[25] => Mux22.IN32
Instruction[25] => Mux23.IN32
Instruction[25] => Mux24.IN32
Instruction[25] => Mux25.IN32
Instruction[25] => Mux26.IN32
Instruction[25] => Mux27.IN32
Instruction[25] => Mux28.IN32
Instruction[25] => Mux29.IN32
Instruction[25] => Mux30.IN32
Instruction[25] => Mux31.IN32
Instruction[26] => ~NO_FANOUT~
Instruction[27] => ~NO_FANOUT~
Instruction[28] => ~NO_FANOUT~
Instruction[29] => ~NO_FANOUT~
Instruction[30] => ~NO_FANOUT~
Instruction[31] => ~NO_FANOUT~
read_data[0] => write_data[0].DATAA
read_data[1] => write_data[1].DATAA
read_data[2] => write_data[2].DATAA
read_data[3] => write_data[3].DATAA
read_data[4] => write_data[4].DATAA
read_data[5] => write_data[5].DATAA
read_data[6] => write_data[6].DATAA
read_data[7] => write_data[7].DATAA
read_data[8] => write_data[8].DATAA
read_data[9] => write_data[9].DATAA
read_data[10] => write_data[10].DATAA
read_data[11] => write_data[11].DATAA
read_data[12] => write_data[12].DATAA
read_data[13] => write_data[13].DATAA
read_data[14] => write_data[14].DATAA
read_data[15] => write_data[15].DATAA
read_data[16] => write_data[16].DATAA
read_data[17] => write_data[17].DATAA
read_data[18] => write_data[18].DATAA
read_data[19] => write_data[19].DATAA
read_data[20] => write_data[20].DATAA
read_data[21] => write_data[21].DATAA
read_data[22] => write_data[22].DATAA
read_data[23] => write_data[23].DATAA
read_data[24] => write_data[24].DATAA
read_data[25] => write_data[25].DATAA
read_data[26] => write_data[26].DATAA
read_data[27] => write_data[27].DATAA
read_data[28] => write_data[28].DATAA
read_data[29] => write_data[29].DATAA
read_data[30] => write_data[30].DATAA
read_data[31] => write_data[31].DATAA
PC_plus_4[0] => ~NO_FANOUT~
PC_plus_4[1] => ~NO_FANOUT~
PC_plus_4[2] => Add0.IN8
PC_plus_4[3] => Add0.IN7
PC_plus_4[4] => Add0.IN6
PC_plus_4[5] => Add0.IN5
PC_plus_4[6] => Add0.IN4
PC_plus_4[7] => Add0.IN3
PC_plus_4[8] => Add0.IN2
PC_plus_4[9] => Add0.IN1
ALU_result[0] => write_data[0].DATAB
ALU_result[1] => write_data[1].DATAB
ALU_result[2] => write_data[2].DATAB
ALU_result[3] => write_data[3].DATAB
ALU_result[4] => write_data[4].DATAB
ALU_result[5] => write_data[5].DATAB
ALU_result[6] => write_data[6].DATAB
ALU_result[7] => write_data[7].DATAB
ALU_result[8] => write_data[8].DATAB
ALU_result[9] => write_data[9].DATAB
ALU_result[10] => write_data[10].DATAB
ALU_result[11] => write_data[11].DATAB
ALU_result[12] => write_data[12].DATAB
ALU_result[13] => write_data[13].DATAB
ALU_result[14] => write_data[14].DATAB
ALU_result[15] => write_data[15].DATAB
ALU_result[16] => write_data[16].DATAB
ALU_result[17] => write_data[17].DATAB
ALU_result[18] => write_data[18].DATAB
ALU_result[19] => write_data[19].DATAB
ALU_result[20] => write_data[20].DATAB
ALU_result[21] => write_data[21].DATAB
ALU_result[22] => write_data[22].DATAB
ALU_result[23] => write_data[23].DATAB
ALU_result[24] => write_data[24].DATAB
ALU_result[25] => write_data[25].DATAB
ALU_result[26] => write_data[26].DATAB
ALU_result[27] => write_data[27].DATAB
ALU_result[28] => write_data[28].DATAB
ALU_result[29] => write_data[29].DATAB
ALU_result[30] => write_data[30].DATAB
ALU_result[31] => write_data[31].DATAB
RegWrite => process_0.IN1
MemtoReg => write_data[31].OUTPUTSELECT
MemtoReg => write_data[30].OUTPUTSELECT
MemtoReg => write_data[29].OUTPUTSELECT
MemtoReg => write_data[28].OUTPUTSELECT
MemtoReg => write_data[27].OUTPUTSELECT
MemtoReg => write_data[26].OUTPUTSELECT
MemtoReg => write_data[25].OUTPUTSELECT
MemtoReg => write_data[24].OUTPUTSELECT
MemtoReg => write_data[23].OUTPUTSELECT
MemtoReg => write_data[22].OUTPUTSELECT
MemtoReg => write_data[21].OUTPUTSELECT
MemtoReg => write_data[20].OUTPUTSELECT
MemtoReg => write_data[19].OUTPUTSELECT
MemtoReg => write_data[18].OUTPUTSELECT
MemtoReg => write_data[17].OUTPUTSELECT
MemtoReg => write_data[16].OUTPUTSELECT
MemtoReg => write_data[15].OUTPUTSELECT
MemtoReg => write_data[14].OUTPUTSELECT
MemtoReg => write_data[13].OUTPUTSELECT
MemtoReg => write_data[12].OUTPUTSELECT
MemtoReg => write_data[11].OUTPUTSELECT
MemtoReg => write_data[10].OUTPUTSELECT
MemtoReg => write_data[9].OUTPUTSELECT
MemtoReg => write_data[8].OUTPUTSELECT
MemtoReg => write_data[7].OUTPUTSELECT
MemtoReg => write_data[6].OUTPUTSELECT
MemtoReg => write_data[5].OUTPUTSELECT
MemtoReg => write_data[4].OUTPUTSELECT
MemtoReg => write_data[3].OUTPUTSELECT
MemtoReg => write_data[2].OUTPUTSELECT
MemtoReg => write_data[1].OUTPUTSELECT
MemtoReg => write_data[0].OUTPUTSELECT
RegDst => write_register_address.OUTPUTSELECT
RegDst => write_register_address.OUTPUTSELECT
RegDst => write_register_address.OUTPUTSELECT
RegDst => write_register_address.OUTPUTSELECT
RegDst => write_register_address.OUTPUTSELECT
Sign_extend[0] <= Instruction[0].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[1] <= Instruction[1].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[2] <= Instruction[2].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[3] <= Instruction[3].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[4] <= Instruction[4].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[5] <= Instruction[5].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[6] <= Instruction[6].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[7] <= Instruction[7].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[8] <= Instruction[8].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[9] <= Instruction[9].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[10] <= Instruction[10].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[11] <= Instruction[11].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[12] <= Instruction[12].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[13] <= Instruction[13].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[14] <= Instruction[14].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[15] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[16] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[17] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[18] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[19] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[20] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[21] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[22] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[23] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[24] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[25] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[26] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[27] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[28] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[29] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[30] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[31] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
clock => register_array[31][0].CLK
clock => register_array[31][1].CLK
clock => register_array[31][2].CLK
clock => register_array[31][3].CLK
clock => register_array[31][4].CLK
clock => register_array[31][5].CLK
clock => register_array[31][6].CLK
clock => register_array[31][7].CLK
clock => register_array[31][8].CLK
clock => register_array[31][9].CLK
clock => register_array[31][10].CLK
clock => register_array[31][11].CLK
clock => register_array[31][12].CLK
clock => register_array[31][13].CLK
clock => register_array[31][14].CLK
clock => register_array[31][15].CLK
clock => register_array[31][16].CLK
clock => register_array[31][17].CLK
clock => register_array[31][18].CLK
clock => register_array[31][19].CLK
clock => register_array[31][20].CLK
clock => register_array[31][21].CLK
clock => register_array[31][22].CLK
clock => register_array[31][23].CLK
clock => register_array[31][24].CLK
clock => register_array[31][25].CLK
clock => register_array[31][26].CLK
clock => register_array[31][27].CLK
clock => register_array[31][28].CLK
clock => register_array[31][29].CLK
clock => register_array[31][30].CLK
clock => register_array[31][31].CLK
clock => register_array[30][0].CLK
clock => register_array[30][1].CLK
clock => register_array[30][2].CLK
clock => register_array[30][3].CLK
clock => register_array[30][4].CLK
clock => register_array[30][5].CLK
clock => register_array[30][6].CLK
clock => register_array[30][7].CLK
clock => register_array[30][8].CLK
clock => register_array[30][9].CLK
clock => register_array[30][10].CLK
clock => register_array[30][11].CLK
clock => register_array[30][12].CLK
clock => register_array[30][13].CLK
clock => register_array[30][14].CLK
clock => register_array[30][15].CLK
clock => register_array[30][16].CLK
clock => register_array[30][17].CLK
clock => register_array[30][18].CLK
clock => register_array[30][19].CLK
clock => register_array[30][20].CLK
clock => register_array[30][21].CLK
clock => register_array[30][22].CLK
clock => register_array[30][23].CLK
clock => register_array[30][24].CLK
clock => register_array[30][25].CLK
clock => register_array[30][26].CLK
clock => register_array[30][27].CLK
clock => register_array[30][28].CLK
clock => register_array[30][29].CLK
clock => register_array[30][30].CLK
clock => register_array[30][31].CLK
clock => register_array[29][0].CLK
clock => register_array[29][1].CLK
clock => register_array[29][2].CLK
clock => register_array[29][3].CLK
clock => register_array[29][4].CLK
clock => register_array[29][5].CLK
clock => register_array[29][6].CLK
clock => register_array[29][7].CLK
clock => register_array[29][8].CLK
clock => register_array[29][9].CLK
clock => register_array[29][10].CLK
clock => register_array[29][11].CLK
clock => register_array[29][12].CLK
clock => register_array[29][13].CLK
clock => register_array[29][14].CLK
clock => register_array[29][15].CLK
clock => register_array[29][16].CLK
clock => register_array[29][17].CLK
clock => register_array[29][18].CLK
clock => register_array[29][19].CLK
clock => register_array[29][20].CLK
clock => register_array[29][21].CLK
clock => register_array[29][22].CLK
clock => register_array[29][23].CLK
clock => register_array[29][24].CLK
clock => register_array[29][25].CLK
clock => register_array[29][26].CLK
clock => register_array[29][27].CLK
clock => register_array[29][28].CLK
clock => register_array[29][29].CLK
clock => register_array[29][30].CLK
clock => register_array[29][31].CLK
clock => register_array[28][0].CLK
clock => register_array[28][1].CLK
clock => register_array[28][2].CLK
clock => register_array[28][3].CLK
clock => register_array[28][4].CLK
clock => register_array[28][5].CLK
clock => register_array[28][6].CLK
clock => register_array[28][7].CLK
clock => register_array[28][8].CLK
clock => register_array[28][9].CLK
clock => register_array[28][10].CLK
clock => register_array[28][11].CLK
clock => register_array[28][12].CLK
clock => register_array[28][13].CLK
clock => register_array[28][14].CLK
clock => register_array[28][15].CLK
clock => register_array[28][16].CLK
clock => register_array[28][17].CLK
clock => register_array[28][18].CLK
clock => register_array[28][19].CLK
clock => register_array[28][20].CLK
clock => register_array[28][21].CLK
clock => register_array[28][22].CLK
clock => register_array[28][23].CLK
clock => register_array[28][24].CLK
clock => register_array[28][25].CLK
clock => register_array[28][26].CLK
clock => register_array[28][27].CLK
clock => register_array[28][28].CLK
clock => register_array[28][29].CLK
clock => register_array[28][30].CLK
clock => register_array[28][31].CLK
clock => register_array[27][0].CLK
clock => register_array[27][1].CLK
clock => register_array[27][2].CLK
clock => register_array[27][3].CLK
clock => register_array[27][4].CLK
clock => register_array[27][5].CLK
clock => register_array[27][6].CLK
clock => register_array[27][7].CLK
clock => register_array[27][8].CLK
clock => register_array[27][9].CLK
clock => register_array[27][10].CLK
clock => register_array[27][11].CLK
clock => register_array[27][12].CLK
clock => register_array[27][13].CLK
clock => register_array[27][14].CLK
clock => register_array[27][15].CLK
clock => register_array[27][16].CLK
clock => register_array[27][17].CLK
clock => register_array[27][18].CLK
clock => register_array[27][19].CLK
clock => register_array[27][20].CLK
clock => register_array[27][21].CLK
clock => register_array[27][22].CLK
clock => register_array[27][23].CLK
clock => register_array[27][24].CLK
clock => register_array[27][25].CLK
clock => register_array[27][26].CLK
clock => register_array[27][27].CLK
clock => register_array[27][28].CLK
clock => register_array[27][29].CLK
clock => register_array[27][30].CLK
clock => register_array[27][31].CLK
clock => register_array[26][0].CLK
clock => register_array[26][1].CLK
clock => register_array[26][2].CLK
clock => register_array[26][3].CLK
clock => register_array[26][4].CLK
clock => register_array[26][5].CLK
clock => register_array[26][6].CLK
clock => register_array[26][7].CLK
clock => register_array[26][8].CLK
clock => register_array[26][9].CLK
clock => register_array[26][10].CLK
clock => register_array[26][11].CLK
clock => register_array[26][12].CLK
clock => register_array[26][13].CLK
clock => register_array[26][14].CLK
clock => register_array[26][15].CLK
clock => register_array[26][16].CLK
clock => register_array[26][17].CLK
clock => register_array[26][18].CLK
clock => register_array[26][19].CLK
clock => register_array[26][20].CLK
clock => register_array[26][21].CLK
clock => register_array[26][22].CLK
clock => register_array[26][23].CLK
clock => register_array[26][24].CLK
clock => register_array[26][25].CLK
clock => register_array[26][26].CLK
clock => register_array[26][27].CLK
clock => register_array[26][28].CLK
clock => register_array[26][29].CLK
clock => register_array[26][30].CLK
clock => register_array[26][31].CLK
clock => register_array[25][0].CLK
clock => register_array[25][1].CLK
clock => register_array[25][2].CLK
clock => register_array[25][3].CLK
clock => register_array[25][4].CLK
clock => register_array[25][5].CLK
clock => register_array[25][6].CLK
clock => register_array[25][7].CLK
clock => register_array[25][8].CLK
clock => register_array[25][9].CLK
clock => register_array[25][10].CLK
clock => register_array[25][11].CLK
clock => register_array[25][12].CLK
clock => register_array[25][13].CLK
clock => register_array[25][14].CLK
clock => register_array[25][15].CLK
clock => register_array[25][16].CLK
clock => register_array[25][17].CLK
clock => register_array[25][18].CLK
clock => register_array[25][19].CLK
clock => register_array[25][20].CLK
clock => register_array[25][21].CLK
clock => register_array[25][22].CLK
clock => register_array[25][23].CLK
clock => register_array[25][24].CLK
clock => register_array[25][25].CLK
clock => register_array[25][26].CLK
clock => register_array[25][27].CLK
clock => register_array[25][28].CLK
clock => register_array[25][29].CLK
clock => register_array[25][30].CLK
clock => register_array[25][31].CLK
clock => register_array[24][0].CLK
clock => register_array[24][1].CLK
clock => register_array[24][2].CLK
clock => register_array[24][3].CLK
clock => register_array[24][4].CLK
clock => register_array[24][5].CLK
clock => register_array[24][6].CLK
clock => register_array[24][7].CLK
clock => register_array[24][8].CLK
clock => register_array[24][9].CLK
clock => register_array[24][10].CLK
clock => register_array[24][11].CLK
clock => register_array[24][12].CLK
clock => register_array[24][13].CLK
clock => register_array[24][14].CLK
clock => register_array[24][15].CLK
clock => register_array[24][16].CLK
clock => register_array[24][17].CLK
clock => register_array[24][18].CLK
clock => register_array[24][19].CLK
clock => register_array[24][20].CLK
clock => register_array[24][21].CLK
clock => register_array[24][22].CLK
clock => register_array[24][23].CLK
clock => register_array[24][24].CLK
clock => register_array[24][25].CLK
clock => register_array[24][26].CLK
clock => register_array[24][27].CLK
clock => register_array[24][28].CLK
clock => register_array[24][29].CLK
clock => register_array[24][30].CLK
clock => register_array[24][31].CLK
clock => register_array[23][0].CLK
clock => register_array[23][1].CLK
clock => register_array[23][2].CLK
clock => register_array[23][3].CLK
clock => register_array[23][4].CLK
clock => register_array[23][5].CLK
clock => register_array[23][6].CLK
clock => register_array[23][7].CLK
clock => register_array[23][8].CLK
clock => register_array[23][9].CLK
clock => register_array[23][10].CLK
clock => register_array[23][11].CLK
clock => register_array[23][12].CLK
clock => register_array[23][13].CLK
clock => register_array[23][14].CLK
clock => register_array[23][15].CLK
clock => register_array[23][16].CLK
clock => register_array[23][17].CLK
clock => register_array[23][18].CLK
clock => register_array[23][19].CLK
clock => register_array[23][20].CLK
clock => register_array[23][21].CLK
clock => register_array[23][22].CLK
clock => register_array[23][23].CLK
clock => register_array[23][24].CLK
clock => register_array[23][25].CLK
clock => register_array[23][26].CLK
clock => register_array[23][27].CLK
clock => register_array[23][28].CLK
clock => register_array[23][29].CLK
clock => register_array[23][30].CLK
clock => register_array[23][31].CLK
clock => register_array[22][0].CLK
clock => register_array[22][1].CLK
clock => register_array[22][2].CLK
clock => register_array[22][3].CLK
clock => register_array[22][4].CLK
clock => register_array[22][5].CLK
clock => register_array[22][6].CLK
clock => register_array[22][7].CLK
clock => register_array[22][8].CLK
clock => register_array[22][9].CLK
clock => register_array[22][10].CLK
clock => register_array[22][11].CLK
clock => register_array[22][12].CLK
clock => register_array[22][13].CLK
clock => register_array[22][14].CLK
clock => register_array[22][15].CLK
clock => register_array[22][16].CLK
clock => register_array[22][17].CLK
clock => register_array[22][18].CLK
clock => register_array[22][19].CLK
clock => register_array[22][20].CLK
clock => register_array[22][21].CLK
clock => register_array[22][22].CLK
clock => register_array[22][23].CLK
clock => register_array[22][24].CLK
clock => register_array[22][25].CLK
clock => register_array[22][26].CLK
clock => register_array[22][27].CLK
clock => register_array[22][28].CLK
clock => register_array[22][29].CLK
clock => register_array[22][30].CLK
clock => register_array[22][31].CLK
clock => register_array[21][0].CLK
clock => register_array[21][1].CLK
clock => register_array[21][2].CLK
clock => register_array[21][3].CLK
clock => register_array[21][4].CLK
clock => register_array[21][5].CLK
clock => register_array[21][6].CLK
clock => register_array[21][7].CLK
clock => register_array[21][8].CLK
clock => register_array[21][9].CLK
clock => register_array[21][10].CLK
clock => register_array[21][11].CLK
clock => register_array[21][12].CLK
clock => register_array[21][13].CLK
clock => register_array[21][14].CLK
clock => register_array[21][15].CLK
clock => register_array[21][16].CLK
clock => register_array[21][17].CLK
clock => register_array[21][18].CLK
clock => register_array[21][19].CLK
clock => register_array[21][20].CLK
clock => register_array[21][21].CLK
clock => register_array[21][22].CLK
clock => register_array[21][23].CLK
clock => register_array[21][24].CLK
clock => register_array[21][25].CLK
clock => register_array[21][26].CLK
clock => register_array[21][27].CLK
clock => register_array[21][28].CLK
clock => register_array[21][29].CLK
clock => register_array[21][30].CLK
clock => register_array[21][31].CLK
clock => register_array[20][0].CLK
clock => register_array[20][1].CLK
clock => register_array[20][2].CLK
clock => register_array[20][3].CLK
clock => register_array[20][4].CLK
clock => register_array[20][5].CLK
clock => register_array[20][6].CLK
clock => register_array[20][7].CLK
clock => register_array[20][8].CLK
clock => register_array[20][9].CLK
clock => register_array[20][10].CLK
clock => register_array[20][11].CLK
clock => register_array[20][12].CLK
clock => register_array[20][13].CLK
clock => register_array[20][14].CLK
clock => register_array[20][15].CLK
clock => register_array[20][16].CLK
clock => register_array[20][17].CLK
clock => register_array[20][18].CLK
clock => register_array[20][19].CLK
clock => register_array[20][20].CLK
clock => register_array[20][21].CLK
clock => register_array[20][22].CLK
clock => register_array[20][23].CLK
clock => register_array[20][24].CLK
clock => register_array[20][25].CLK
clock => register_array[20][26].CLK
clock => register_array[20][27].CLK
clock => register_array[20][28].CLK
clock => register_array[20][29].CLK
clock => register_array[20][30].CLK
clock => register_array[20][31].CLK
clock => register_array[19][0].CLK
clock => register_array[19][1].CLK
clock => register_array[19][2].CLK
clock => register_array[19][3].CLK
clock => register_array[19][4].CLK
clock => register_array[19][5].CLK
clock => register_array[19][6].CLK
clock => register_array[19][7].CLK
clock => register_array[19][8].CLK
clock => register_array[19][9].CLK
clock => register_array[19][10].CLK
clock => register_array[19][11].CLK
clock => register_array[19][12].CLK
clock => register_array[19][13].CLK
clock => register_array[19][14].CLK
clock => register_array[19][15].CLK
clock => register_array[19][16].CLK
clock => register_array[19][17].CLK
clock => register_array[19][18].CLK
clock => register_array[19][19].CLK
clock => register_array[19][20].CLK
clock => register_array[19][21].CLK
clock => register_array[19][22].CLK
clock => register_array[19][23].CLK
clock => register_array[19][24].CLK
clock => register_array[19][25].CLK
clock => register_array[19][26].CLK
clock => register_array[19][27].CLK
clock => register_array[19][28].CLK
clock => register_array[19][29].CLK
clock => register_array[19][30].CLK
clock => register_array[19][31].CLK
clock => register_array[18][0].CLK
clock => register_array[18][1].CLK
clock => register_array[18][2].CLK
clock => register_array[18][3].CLK
clock => register_array[18][4].CLK
clock => register_array[18][5].CLK
clock => register_array[18][6].CLK
clock => register_array[18][7].CLK
clock => register_array[18][8].CLK
clock => register_array[18][9].CLK
clock => register_array[18][10].CLK
clock => register_array[18][11].CLK
clock => register_array[18][12].CLK
clock => register_array[18][13].CLK
clock => register_array[18][14].CLK
clock => register_array[18][15].CLK
clock => register_array[18][16].CLK
clock => register_array[18][17].CLK
clock => register_array[18][18].CLK
clock => register_array[18][19].CLK
clock => register_array[18][20].CLK
clock => register_array[18][21].CLK
clock => register_array[18][22].CLK
clock => register_array[18][23].CLK
clock => register_array[18][24].CLK
clock => register_array[18][25].CLK
clock => register_array[18][26].CLK
clock => register_array[18][27].CLK
clock => register_array[18][28].CLK
clock => register_array[18][29].CLK
clock => register_array[18][30].CLK
clock => register_array[18][31].CLK
clock => register_array[17][0].CLK
clock => register_array[17][1].CLK
clock => register_array[17][2].CLK
clock => register_array[17][3].CLK
clock => register_array[17][4].CLK
clock => register_array[17][5].CLK
clock => register_array[17][6].CLK
clock => register_array[17][7].CLK
clock => register_array[17][8].CLK
clock => register_array[17][9].CLK
clock => register_array[17][10].CLK
clock => register_array[17][11].CLK
clock => register_array[17][12].CLK
clock => register_array[17][13].CLK
clock => register_array[17][14].CLK
clock => register_array[17][15].CLK
clock => register_array[17][16].CLK
clock => register_array[17][17].CLK
clock => register_array[17][18].CLK
clock => register_array[17][19].CLK
clock => register_array[17][20].CLK
clock => register_array[17][21].CLK
clock => register_array[17][22].CLK
clock => register_array[17][23].CLK
clock => register_array[17][24].CLK
clock => register_array[17][25].CLK
clock => register_array[17][26].CLK
clock => register_array[17][27].CLK
clock => register_array[17][28].CLK
clock => register_array[17][29].CLK
clock => register_array[17][30].CLK
clock => register_array[17][31].CLK
clock => register_array[16][0].CLK
clock => register_array[16][1].CLK
clock => register_array[16][2].CLK
clock => register_array[16][3].CLK
clock => register_array[16][4].CLK
clock => register_array[16][5].CLK
clock => register_array[16][6].CLK
clock => register_array[16][7].CLK
clock => register_array[16][8].CLK
clock => register_array[16][9].CLK
clock => register_array[16][10].CLK
clock => register_array[16][11].CLK
clock => register_array[16][12].CLK
clock => register_array[16][13].CLK
clock => register_array[16][14].CLK
clock => register_array[16][15].CLK
clock => register_array[16][16].CLK
clock => register_array[16][17].CLK
clock => register_array[16][18].CLK
clock => register_array[16][19].CLK
clock => register_array[16][20].CLK
clock => register_array[16][21].CLK
clock => register_array[16][22].CLK
clock => register_array[16][23].CLK
clock => register_array[16][24].CLK
clock => register_array[16][25].CLK
clock => register_array[16][26].CLK
clock => register_array[16][27].CLK
clock => register_array[16][28].CLK
clock => register_array[16][29].CLK
clock => register_array[16][30].CLK
clock => register_array[16][31].CLK
clock => register_array[15][0].CLK
clock => register_array[15][1].CLK
clock => register_array[15][2].CLK
clock => register_array[15][3].CLK
clock => register_array[15][4].CLK
clock => register_array[15][5].CLK
clock => register_array[15][6].CLK
clock => register_array[15][7].CLK
clock => register_array[15][8].CLK
clock => register_array[15][9].CLK
clock => register_array[15][10].CLK
clock => register_array[15][11].CLK
clock => register_array[15][12].CLK
clock => register_array[15][13].CLK
clock => register_array[15][14].CLK
clock => register_array[15][15].CLK
clock => register_array[15][16].CLK
clock => register_array[15][17].CLK
clock => register_array[15][18].CLK
clock => register_array[15][19].CLK
clock => register_array[15][20].CLK
clock => register_array[15][21].CLK
clock => register_array[15][22].CLK
clock => register_array[15][23].CLK
clock => register_array[15][24].CLK
clock => register_array[15][25].CLK
clock => register_array[15][26].CLK
clock => register_array[15][27].CLK
clock => register_array[15][28].CLK
clock => register_array[15][29].CLK
clock => register_array[15][30].CLK
clock => register_array[15][31].CLK
clock => register_array[14][0].CLK
clock => register_array[14][1].CLK
clock => register_array[14][2].CLK
clock => register_array[14][3].CLK
clock => register_array[14][4].CLK
clock => register_array[14][5].CLK
clock => register_array[14][6].CLK
clock => register_array[14][7].CLK
clock => register_array[14][8].CLK
clock => register_array[14][9].CLK
clock => register_array[14][10].CLK
clock => register_array[14][11].CLK
clock => register_array[14][12].CLK
clock => register_array[14][13].CLK
clock => register_array[14][14].CLK
clock => register_array[14][15].CLK
clock => register_array[14][16].CLK
clock => register_array[14][17].CLK
clock => register_array[14][18].CLK
clock => register_array[14][19].CLK
clock => register_array[14][20].CLK
clock => register_array[14][21].CLK
clock => register_array[14][22].CLK
clock => register_array[14][23].CLK
clock => register_array[14][24].CLK
clock => register_array[14][25].CLK
clock => register_array[14][26].CLK
clock => register_array[14][27].CLK
clock => register_array[14][28].CLK
clock => register_array[14][29].CLK
clock => register_array[14][30].CLK
clock => register_array[14][31].CLK
clock => register_array[13][0].CLK
clock => register_array[13][1].CLK
clock => register_array[13][2].CLK
clock => register_array[13][3].CLK
clock => register_array[13][4].CLK
clock => register_array[13][5].CLK
clock => register_array[13][6].CLK
clock => register_array[13][7].CLK
clock => register_array[13][8].CLK
clock => register_array[13][9].CLK
clock => register_array[13][10].CLK
clock => register_array[13][11].CLK
clock => register_array[13][12].CLK
clock => register_array[13][13].CLK
clock => register_array[13][14].CLK
clock => register_array[13][15].CLK
clock => register_array[13][16].CLK
clock => register_array[13][17].CLK
clock => register_array[13][18].CLK
clock => register_array[13][19].CLK
clock => register_array[13][20].CLK
clock => register_array[13][21].CLK
clock => register_array[13][22].CLK
clock => register_array[13][23].CLK
clock => register_array[13][24].CLK
clock => register_array[13][25].CLK
clock => register_array[13][26].CLK
clock => register_array[13][27].CLK
clock => register_array[13][28].CLK
clock => register_array[13][29].CLK
clock => register_array[13][30].CLK
clock => register_array[13][31].CLK
clock => register_array[12][0].CLK
clock => register_array[12][1].CLK
clock => register_array[12][2].CLK
clock => register_array[12][3].CLK
clock => register_array[12][4].CLK
clock => register_array[12][5].CLK
clock => register_array[12][6].CLK
clock => register_array[12][7].CLK
clock => register_array[12][8].CLK
clock => register_array[12][9].CLK
clock => register_array[12][10].CLK
clock => register_array[12][11].CLK
clock => register_array[12][12].CLK
clock => register_array[12][13].CLK
clock => register_array[12][14].CLK
clock => register_array[12][15].CLK
clock => register_array[12][16].CLK
clock => register_array[12][17].CLK
clock => register_array[12][18].CLK
clock => register_array[12][19].CLK
clock => register_array[12][20].CLK
clock => register_array[12][21].CLK
clock => register_array[12][22].CLK
clock => register_array[12][23].CLK
clock => register_array[12][24].CLK
clock => register_array[12][25].CLK
clock => register_array[12][26].CLK
clock => register_array[12][27].CLK
clock => register_array[12][28].CLK
clock => register_array[12][29].CLK
clock => register_array[12][30].CLK
clock => register_array[12][31].CLK
clock => register_array[11][0].CLK
clock => register_array[11][1].CLK
clock => register_array[11][2].CLK
clock => register_array[11][3].CLK
clock => register_array[11][4].CLK
clock => register_array[11][5].CLK
clock => register_array[11][6].CLK
clock => register_array[11][7].CLK
clock => register_array[11][8].CLK
clock => register_array[11][9].CLK
clock => register_array[11][10].CLK
clock => register_array[11][11].CLK
clock => register_array[11][12].CLK
clock => register_array[11][13].CLK
clock => register_array[11][14].CLK
clock => register_array[11][15].CLK
clock => register_array[11][16].CLK
clock => register_array[11][17].CLK
clock => register_array[11][18].CLK
clock => register_array[11][19].CLK
clock => register_array[11][20].CLK
clock => register_array[11][21].CLK
clock => register_array[11][22].CLK
clock => register_array[11][23].CLK
clock => register_array[11][24].CLK
clock => register_array[11][25].CLK
clock => register_array[11][26].CLK
clock => register_array[11][27].CLK
clock => register_array[11][28].CLK
clock => register_array[11][29].CLK
clock => register_array[11][30].CLK
clock => register_array[11][31].CLK
clock => register_array[10][0].CLK
clock => register_array[10][1].CLK
clock => register_array[10][2].CLK
clock => register_array[10][3].CLK
clock => register_array[10][4].CLK
clock => register_array[10][5].CLK
clock => register_array[10][6].CLK
clock => register_array[10][7].CLK
clock => register_array[10][8].CLK
clock => register_array[10][9].CLK
clock => register_array[10][10].CLK
clock => register_array[10][11].CLK
clock => register_array[10][12].CLK
clock => register_array[10][13].CLK
clock => register_array[10][14].CLK
clock => register_array[10][15].CLK
clock => register_array[10][16].CLK
clock => register_array[10][17].CLK
clock => register_array[10][18].CLK
clock => register_array[10][19].CLK
clock => register_array[10][20].CLK
clock => register_array[10][21].CLK
clock => register_array[10][22].CLK
clock => register_array[10][23].CLK
clock => register_array[10][24].CLK
clock => register_array[10][25].CLK
clock => register_array[10][26].CLK
clock => register_array[10][27].CLK
clock => register_array[10][28].CLK
clock => register_array[10][29].CLK
clock => register_array[10][30].CLK
clock => register_array[10][31].CLK
clock => register_array[9][0].CLK
clock => register_array[9][1].CLK
clock => register_array[9][2].CLK
clock => register_array[9][3].CLK
clock => register_array[9][4].CLK
clock => register_array[9][5].CLK
clock => register_array[9][6].CLK
clock => register_array[9][7].CLK
clock => register_array[9][8].CLK
clock => register_array[9][9].CLK
clock => register_array[9][10].CLK
clock => register_array[9][11].CLK
clock => register_array[9][12].CLK
clock => register_array[9][13].CLK
clock => register_array[9][14].CLK
clock => register_array[9][15].CLK
clock => register_array[9][16].CLK
clock => register_array[9][17].CLK
clock => register_array[9][18].CLK
clock => register_array[9][19].CLK
clock => register_array[9][20].CLK
clock => register_array[9][21].CLK
clock => register_array[9][22].CLK
clock => register_array[9][23].CLK
clock => register_array[9][24].CLK
clock => register_array[9][25].CLK
clock => register_array[9][26].CLK
clock => register_array[9][27].CLK
clock => register_array[9][28].CLK
clock => register_array[9][29].CLK
clock => register_array[9][30].CLK
clock => register_array[9][31].CLK
clock => register_array[8][0].CLK
clock => register_array[8][1].CLK
clock => register_array[8][2].CLK
clock => register_array[8][3].CLK
clock => register_array[8][4].CLK
clock => register_array[8][5].CLK
clock => register_array[8][6].CLK
clock => register_array[8][7].CLK
clock => register_array[8][8].CLK
clock => register_array[8][9].CLK
clock => register_array[8][10].CLK
clock => register_array[8][11].CLK
clock => register_array[8][12].CLK
clock => register_array[8][13].CLK
clock => register_array[8][14].CLK
clock => register_array[8][15].CLK
clock => register_array[8][16].CLK
clock => register_array[8][17].CLK
clock => register_array[8][18].CLK
clock => register_array[8][19].CLK
clock => register_array[8][20].CLK
clock => register_array[8][21].CLK
clock => register_array[8][22].CLK
clock => register_array[8][23].CLK
clock => register_array[8][24].CLK
clock => register_array[8][25].CLK
clock => register_array[8][26].CLK
clock => register_array[8][27].CLK
clock => register_array[8][28].CLK
clock => register_array[8][29].CLK
clock => register_array[8][30].CLK
clock => register_array[8][31].CLK
clock => register_array[7][0].CLK
clock => register_array[7][1].CLK
clock => register_array[7][2].CLK
clock => register_array[7][3].CLK
clock => register_array[7][4].CLK
clock => register_array[7][5].CLK
clock => register_array[7][6].CLK
clock => register_array[7][7].CLK
clock => register_array[7][8].CLK
clock => register_array[7][9].CLK
clock => register_array[7][10].CLK
clock => register_array[7][11].CLK
clock => register_array[7][12].CLK
clock => register_array[7][13].CLK
clock => register_array[7][14].CLK
clock => register_array[7][15].CLK
clock => register_array[7][16].CLK
clock => register_array[7][17].CLK
clock => register_array[7][18].CLK
clock => register_array[7][19].CLK
clock => register_array[7][20].CLK
clock => register_array[7][21].CLK
clock => register_array[7][22].CLK
clock => register_array[7][23].CLK
clock => register_array[7][24].CLK
clock => register_array[7][25].CLK
clock => register_array[7][26].CLK
clock => register_array[7][27].CLK
clock => register_array[7][28].CLK
clock => register_array[7][29].CLK
clock => register_array[7][30].CLK
clock => register_array[7][31].CLK
clock => register_array[6][0].CLK
clock => register_array[6][1].CLK
clock => register_array[6][2].CLK
clock => register_array[6][3].CLK
clock => register_array[6][4].CLK
clock => register_array[6][5].CLK
clock => register_array[6][6].CLK
clock => register_array[6][7].CLK
clock => register_array[6][8].CLK
clock => register_array[6][9].CLK
clock => register_array[6][10].CLK
clock => register_array[6][11].CLK
clock => register_array[6][12].CLK
clock => register_array[6][13].CLK
clock => register_array[6][14].CLK
clock => register_array[6][15].CLK
clock => register_array[6][16].CLK
clock => register_array[6][17].CLK
clock => register_array[6][18].CLK
clock => register_array[6][19].CLK
clock => register_array[6][20].CLK
clock => register_array[6][21].CLK
clock => register_array[6][22].CLK
clock => register_array[6][23].CLK
clock => register_array[6][24].CLK
clock => register_array[6][25].CLK
clock => register_array[6][26].CLK
clock => register_array[6][27].CLK
clock => register_array[6][28].CLK
clock => register_array[6][29].CLK
clock => register_array[6][30].CLK
clock => register_array[6][31].CLK
clock => register_array[5][0].CLK
clock => register_array[5][1].CLK
clock => register_array[5][2].CLK
clock => register_array[5][3].CLK
clock => register_array[5][4].CLK
clock => register_array[5][5].CLK
clock => register_array[5][6].CLK
clock => register_array[5][7].CLK
clock => register_array[5][8].CLK
clock => register_array[5][9].CLK
clock => register_array[5][10].CLK
clock => register_array[5][11].CLK
clock => register_array[5][12].CLK
clock => register_array[5][13].CLK
clock => register_array[5][14].CLK
clock => register_array[5][15].CLK
clock => register_array[5][16].CLK
clock => register_array[5][17].CLK
clock => register_array[5][18].CLK
clock => register_array[5][19].CLK
clock => register_array[5][20].CLK
clock => register_array[5][21].CLK
clock => register_array[5][22].CLK
clock => register_array[5][23].CLK
clock => register_array[5][24].CLK
clock => register_array[5][25].CLK
clock => register_array[5][26].CLK
clock => register_array[5][27].CLK
clock => register_array[5][28].CLK
clock => register_array[5][29].CLK
clock => register_array[5][30].CLK
clock => register_array[5][31].CLK
clock => register_array[4][0].CLK
clock => register_array[4][1].CLK
clock => register_array[4][2].CLK
clock => register_array[4][3].CLK
clock => register_array[4][4].CLK
clock => register_array[4][5].CLK
clock => register_array[4][6].CLK
clock => register_array[4][7].CLK
clock => register_array[4][8].CLK
clock => register_array[4][9].CLK
clock => register_array[4][10].CLK
clock => register_array[4][11].CLK
clock => register_array[4][12].CLK
clock => register_array[4][13].CLK
clock => register_array[4][14].CLK
clock => register_array[4][15].CLK
clock => register_array[4][16].CLK
clock => register_array[4][17].CLK
clock => register_array[4][18].CLK
clock => register_array[4][19].CLK
clock => register_array[4][20].CLK
clock => register_array[4][21].CLK
clock => register_array[4][22].CLK
clock => register_array[4][23].CLK
clock => register_array[4][24].CLK
clock => register_array[4][25].CLK
clock => register_array[4][26].CLK
clock => register_array[4][27].CLK
clock => register_array[4][28].CLK
clock => register_array[4][29].CLK
clock => register_array[4][30].CLK
clock => register_array[4][31].CLK
clock => register_array[3][0].CLK
clock => register_array[3][1].CLK
clock => register_array[3][2].CLK
clock => register_array[3][3].CLK
clock => register_array[3][4].CLK
clock => register_array[3][5].CLK
clock => register_array[3][6].CLK
clock => register_array[3][7].CLK
clock => register_array[3][8].CLK
clock => register_array[3][9].CLK
clock => register_array[3][10].CLK
clock => register_array[3][11].CLK
clock => register_array[3][12].CLK
clock => register_array[3][13].CLK
clock => register_array[3][14].CLK
clock => register_array[3][15].CLK
clock => register_array[3][16].CLK
clock => register_array[3][17].CLK
clock => register_array[3][18].CLK
clock => register_array[3][19].CLK
clock => register_array[3][20].CLK
clock => register_array[3][21].CLK
clock => register_array[3][22].CLK
clock => register_array[3][23].CLK
clock => register_array[3][24].CLK
clock => register_array[3][25].CLK
clock => register_array[3][26].CLK
clock => register_array[3][27].CLK
clock => register_array[3][28].CLK
clock => register_array[3][29].CLK
clock => register_array[3][30].CLK
clock => register_array[3][31].CLK
clock => register_array[2][0].CLK
clock => register_array[2][1].CLK
clock => register_array[2][2].CLK
clock => register_array[2][3].CLK
clock => register_array[2][4].CLK
clock => register_array[2][5].CLK
clock => register_array[2][6].CLK
clock => register_array[2][7].CLK
clock => register_array[2][8].CLK
clock => register_array[2][9].CLK
clock => register_array[2][10].CLK
clock => register_array[2][11].CLK
clock => register_array[2][12].CLK
clock => register_array[2][13].CLK
clock => register_array[2][14].CLK
clock => register_array[2][15].CLK
clock => register_array[2][16].CLK
clock => register_array[2][17].CLK
clock => register_array[2][18].CLK
clock => register_array[2][19].CLK
clock => register_array[2][20].CLK
clock => register_array[2][21].CLK
clock => register_array[2][22].CLK
clock => register_array[2][23].CLK
clock => register_array[2][24].CLK
clock => register_array[2][25].CLK
clock => register_array[2][26].CLK
clock => register_array[2][27].CLK
clock => register_array[2][28].CLK
clock => register_array[2][29].CLK
clock => register_array[2][30].CLK
clock => register_array[2][31].CLK
clock => register_array[1][0].CLK
clock => register_array[1][1].CLK
clock => register_array[1][2].CLK
clock => register_array[1][3].CLK
clock => register_array[1][4].CLK
clock => register_array[1][5].CLK
clock => register_array[1][6].CLK
clock => register_array[1][7].CLK
clock => register_array[1][8].CLK
clock => register_array[1][9].CLK
clock => register_array[1][10].CLK
clock => register_array[1][11].CLK
clock => register_array[1][12].CLK
clock => register_array[1][13].CLK
clock => register_array[1][14].CLK
clock => register_array[1][15].CLK
clock => register_array[1][16].CLK
clock => register_array[1][17].CLK
clock => register_array[1][18].CLK
clock => register_array[1][19].CLK
clock => register_array[1][20].CLK
clock => register_array[1][21].CLK
clock => register_array[1][22].CLK
clock => register_array[1][23].CLK
clock => register_array[1][24].CLK
clock => register_array[1][25].CLK
clock => register_array[1][26].CLK
clock => register_array[1][27].CLK
clock => register_array[1][28].CLK
clock => register_array[1][29].CLK
clock => register_array[1][30].CLK
clock => register_array[1][31].CLK
clock => register_array[0][0].CLK
clock => register_array[0][1].CLK
clock => register_array[0][2].CLK
clock => register_array[0][3].CLK
clock => register_array[0][4].CLK
clock => register_array[0][5].CLK
clock => register_array[0][6].CLK
clock => register_array[0][7].CLK
clock => register_array[0][8].CLK
clock => register_array[0][9].CLK
clock => register_array[0][10].CLK
clock => register_array[0][11].CLK
clock => register_array[0][12].CLK
clock => register_array[0][13].CLK
clock => register_array[0][14].CLK
clock => register_array[0][15].CLK
clock => register_array[0][16].CLK
clock => register_array[0][17].CLK
clock => register_array[0][18].CLK
clock => register_array[0][19].CLK
clock => register_array[0][20].CLK
clock => register_array[0][21].CLK
clock => register_array[0][22].CLK
clock => register_array[0][23].CLK
clock => register_array[0][24].CLK
clock => register_array[0][25].CLK
clock => register_array[0][26].CLK
clock => register_array[0][27].CLK
clock => register_array[0][28].CLK
clock => register_array[0][29].CLK
clock => register_array[0][30].CLK
clock => register_array[0][31].CLK
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
write_register_address[0] <= write_register_address.DB_MAX_OUTPUT_PORT_TYPE
write_register_address[1] <= write_register_address.DB_MAX_OUTPUT_PORT_TYPE
write_register_address[2] <= write_register_address.DB_MAX_OUTPUT_PORT_TYPE
write_register_address[3] <= write_register_address.DB_MAX_OUTPUT_PORT_TYPE
write_register_address[4] <= write_register_address.DB_MAX_OUTPUT_PORT_TYPE
Zero_opcode[0] => ZERO_ctl.IN0
Zero_opcode[1] => ZERO_ctl.IN0
Zero_opcode[2] => ZERO_ctl[1].IN0
Zero_opcode[3] => ZERO_ctl.IN1
Zero_opcode[4] => ~NO_FANOUT~
Zero_opcode[5] => ~NO_FANOUT~
Zero <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
WREG[0] => Equal1.IN11
WREG[0] => Decoder0.IN4
WREG[1] => Equal1.IN10
WREG[1] => Decoder0.IN3
WREG[2] => Equal1.IN9
WREG[2] => Decoder0.IN2
WREG[3] => Equal1.IN8
WREG[3] => Decoder0.IN1
WREG[4] => Equal1.IN7
WREG[4] => Decoder0.IN0
Add_Result[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Add_Result[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Add_Result[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Add_Result[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Add_Result[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Add_Result[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Add_Result[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Add_Result[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ZEROOp[0] => ZERO_ctl[2].IN1
ZEROOp[1] => ZERO_ctl[0].IN1
ZEROOp[1] => ZERO_ctl.IN1
ZEROOp[1] => ZERO_ctl[1].IN1
Seg[0] <= register_array[8][0].DB_MAX_OUTPUT_PORT_TYPE
Seg[1] <= register_array[8][1].DB_MAX_OUTPUT_PORT_TYPE
Seg[2] <= register_array[8][2].DB_MAX_OUTPUT_PORT_TYPE
Seg[3] <= register_array[8][3].DB_MAX_OUTPUT_PORT_TYPE
Seg[4] <= register_array[8][4].DB_MAX_OUTPUT_PORT_TYPE
Seg[5] <= register_array[8][5].DB_MAX_OUTPUT_PORT_TYPE
Seg[6] <= register_array[8][6].DB_MAX_OUTPUT_PORT_TYPE
Seg[7] <= register_array[8][7].DB_MAX_OUTPUT_PORT_TYPE
Seg[8] <= register_array[8][8].DB_MAX_OUTPUT_PORT_TYPE
Seg[9] <= register_array[8][9].DB_MAX_OUTPUT_PORT_TYPE
Seg[10] <= register_array[8][10].DB_MAX_OUTPUT_PORT_TYPE
Seg[11] <= register_array[8][11].DB_MAX_OUTPUT_PORT_TYPE
Seg[12] <= register_array[8][12].DB_MAX_OUTPUT_PORT_TYPE
Seg[13] <= register_array[8][13].DB_MAX_OUTPUT_PORT_TYPE
Seg[14] <= register_array[8][14].DB_MAX_OUTPUT_PORT_TYPE
Seg[15] <= register_array[8][15].DB_MAX_OUTPUT_PORT_TYPE
Seg[16] <= register_array[8][16].DB_MAX_OUTPUT_PORT_TYPE
Seg[17] <= register_array[8][17].DB_MAX_OUTPUT_PORT_TYPE
Seg[18] <= register_array[8][18].DB_MAX_OUTPUT_PORT_TYPE
Seg[19] <= register_array[8][19].DB_MAX_OUTPUT_PORT_TYPE
Seg[20] <= register_array[8][20].DB_MAX_OUTPUT_PORT_TYPE
Seg[21] <= register_array[8][21].DB_MAX_OUTPUT_PORT_TYPE
Seg[22] <= register_array[8][22].DB_MAX_OUTPUT_PORT_TYPE
Seg[23] <= register_array[8][23].DB_MAX_OUTPUT_PORT_TYPE
Seg[24] <= register_array[8][24].DB_MAX_OUTPUT_PORT_TYPE
Seg[25] <= register_array[8][25].DB_MAX_OUTPUT_PORT_TYPE
Seg[26] <= register_array[8][26].DB_MAX_OUTPUT_PORT_TYPE
Seg[27] <= register_array[8][27].DB_MAX_OUTPUT_PORT_TYPE
Seg[28] <= register_array[8][28].DB_MAX_OUTPUT_PORT_TYPE
Seg[29] <= register_array[8][29].DB_MAX_OUTPUT_PORT_TYPE
Seg[30] <= register_array[8][30].DB_MAX_OUTPUT_PORT_TYPE
Seg[31] <= register_array[8][31].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYWRITEREG:0:DELAYARRAYDE
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
clk => DFF1:DFFARRAY:1:DFFN:DFFNN.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
En => DFF1:DFFARRAY:1:DFFN:DFFNN.Enable
O <= DFF1:DFFARRAY:1:DFFN:DFFNN.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYWRITEREG:0:DELAYARRAYDE|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYWRITEREG:0:DELAYARRAYDE|DFF1:\DFFARRAY:1:DFFN:DFFNN
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYWRITEREG:1:DELAYARRAYDE
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
clk => DFF1:DFFARRAY:1:DFFN:DFFNN.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
En => DFF1:DFFARRAY:1:DFFN:DFFNN.Enable
O <= DFF1:DFFARRAY:1:DFFN:DFFNN.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYWRITEREG:1:DELAYARRAYDE|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYWRITEREG:1:DELAYARRAYDE|DFF1:\DFFARRAY:1:DFFN:DFFNN
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYWRITEREG:2:DELAYARRAYDE
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
clk => DFF1:DFFARRAY:1:DFFN:DFFNN.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
En => DFF1:DFFARRAY:1:DFFN:DFFNN.Enable
O <= DFF1:DFFARRAY:1:DFFN:DFFNN.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYWRITEREG:2:DELAYARRAYDE|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYWRITEREG:2:DELAYARRAYDE|DFF1:\DFFARRAY:1:DFFN:DFFNN
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYWRITEREG:3:DELAYARRAYDE
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
clk => DFF1:DFFARRAY:1:DFFN:DFFNN.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
En => DFF1:DFFARRAY:1:DFFN:DFFNN.Enable
O <= DFF1:DFFARRAY:1:DFFN:DFFNN.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYWRITEREG:3:DELAYARRAYDE|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYWRITEREG:3:DELAYARRAYDE|DFF1:\DFFARRAY:1:DFFN:DFFNN
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYWRITEREG:4:DELAYARRAYDE
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
clk => DFF1:DFFARRAY:1:DFFN:DFFNN.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
En => DFF1:DFFARRAY:1:DFFN:DFFNN.Enable
O <= DFF1:DFFARRAY:1:DFFN:DFFNN.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYWRITEREG:4:DELAYARRAYDE|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYWRITEREG:4:DELAYARRAYDE|DFF1:\DFFARRAY:1:DFFN:DFFNN
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:0:DELAYARRAY4
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:0:DELAYARRAY4|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:1:DELAYARRAY4
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:1:DELAYARRAY4|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:2:DELAYARRAY4
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:2:DELAYARRAY4|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:3:DELAYARRAY4
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:3:DELAYARRAY4|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:4:DELAYARRAY4
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:4:DELAYARRAY4|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:5:DELAYARRAY4
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:5:DELAYARRAY4|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:6:DELAYARRAY4
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:6:DELAYARRAY4|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:7:DELAYARRAY4
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:7:DELAYARRAY4|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:8:DELAYARRAY4
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:8:DELAYARRAY4|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:9:DELAYARRAY4
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:9:DELAYARRAY4|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:10:DELAYARRAY4
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:10:DELAYARRAY4|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:11:DELAYARRAY4
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:11:DELAYARRAY4|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:12:DELAYARRAY4
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:12:DELAYARRAY4|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:13:DELAYARRAY4
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:13:DELAYARRAY4|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:14:DELAYARRAY4
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:14:DELAYARRAY4|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:15:DELAYARRAY4
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:15:DELAYARRAY4|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:16:DELAYARRAY4
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:16:DELAYARRAY4|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:17:DELAYARRAY4
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:17:DELAYARRAY4|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:18:DELAYARRAY4
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:18:DELAYARRAY4|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:19:DELAYARRAY4
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:19:DELAYARRAY4|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:20:DELAYARRAY4
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:20:DELAYARRAY4|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:21:DELAYARRAY4
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:21:DELAYARRAY4|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:22:DELAYARRAY4
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:22:DELAYARRAY4|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:23:DELAYARRAY4
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:23:DELAYARRAY4|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:24:DELAYARRAY4
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:24:DELAYARRAY4|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:25:DELAYARRAY4
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:25:DELAYARRAY4|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:26:DELAYARRAY4
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:26:DELAYARRAY4|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:27:DELAYARRAY4
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:27:DELAYARRAY4|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:28:DELAYARRAY4
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:28:DELAYARRAY4|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:29:DELAYARRAY4
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:29:DELAYARRAY4|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:30:DELAYARRAY4
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:30:DELAYARRAY4|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:31:DELAYARRAY4
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYSIGNEXTENED:31:DELAYARRAY4|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:0:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:0:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:1:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:1:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:2:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:2:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:3:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:3:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:4:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:4:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:5:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:5:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:6:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:6:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:7:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:7:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:8:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:8:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:9:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:9:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:10:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:10:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:11:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:11:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:12:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:12:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:13:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:13:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:14:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:14:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:15:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:15:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:16:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:16:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:17:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:17:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:18:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:18:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:19:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:19:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:20:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:20:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:21:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:21:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:22:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:22:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:23:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:23:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:24:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:24:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:25:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:25:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:26:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:26:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:27:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:27:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:28:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:28:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:29:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:29:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:30:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:30:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:31:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:31:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:32:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:32:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:33:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:33:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:34:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:34:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:35:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:35:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:36:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:36:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:37:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:37:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:38:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:38:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:39:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:39:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:40:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:40:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:41:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:41:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:42:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:42:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:43:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:43:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:44:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:44:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:45:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:45:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:46:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:46:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:47:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:47:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:48:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:48:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:49:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:49:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:50:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:50:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:51:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:51:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:52:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:52:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:53:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:53:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:54:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:54:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:55:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:55:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:56:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:56:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:57:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:57:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:58:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:58:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:59:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:59:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:60:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:60:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:61:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:61:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:62:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:62:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:63:DELAYARRAY1
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_DECODE_2_ALU:63:DELAYARRAY1|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|control:CTL
Opcode[0] => Equal0.IN11
Opcode[0] => Equal1.IN11
Opcode[0] => Equal2.IN11
Opcode[0] => Equal3.IN11
Opcode[1] => Equal0.IN10
Opcode[1] => Equal1.IN10
Opcode[1] => Equal2.IN10
Opcode[1] => Equal3.IN10
Opcode[2] => Equal0.IN9
Opcode[2] => Equal1.IN9
Opcode[2] => Equal2.IN9
Opcode[2] => Equal3.IN9
Opcode[3] => Equal0.IN8
Opcode[3] => Equal1.IN8
Opcode[3] => Equal2.IN8
Opcode[3] => Equal3.IN8
Opcode[4] => Equal0.IN7
Opcode[4] => Equal1.IN7
Opcode[4] => Equal2.IN7
Opcode[4] => Equal3.IN7
Opcode[5] => Equal0.IN6
Opcode[5] => Equal1.IN6
Opcode[5] => Equal2.IN6
Opcode[5] => Equal3.IN6
RegDst <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc <= ALUSrc.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= RegWrite.DB_MAX_OUTPUT_PORT_TYPE
MemRead <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
Branch <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
ALUop[0] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
ALUop[1] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
reset => ~NO_FANOUT~


|DE1_D5M|MIPS:u9|Delay:\DELAY_FUNCTION_OPCODE:0:DELAY_FUNC
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_FUNCTION_OPCODE:0:DELAY_FUNC|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_FUNCTION_OPCODE:1:DELAY_FUNC
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_FUNCTION_OPCODE:1:DELAY_FUNC|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_FUNCTION_OPCODE:2:DELAY_FUNC
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_FUNCTION_OPCODE:2:DELAY_FUNC|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_FUNCTION_OPCODE:3:DELAY_FUNC
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_FUNCTION_OPCODE:3:DELAY_FUNC|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_FUNCTION_OPCODE:4:DELAY_FUNC
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_FUNCTION_OPCODE:4:DELAY_FUNC|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_FUNCTION_OPCODE:5:DELAY_FUNC
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_FUNCTION_OPCODE:5:DELAY_FUNC|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:DELAYREGWRITE
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
clk => DFF1:DFFARRAY:1:DFFN:DFFNN.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
En => DFF1:DFFARRAY:1:DFFN:DFFNN.Enable
O <= DFF1:DFFARRAY:1:DFFN:DFFNN.Q


|DE1_D5M|MIPS:u9|Delay:DELAYREGWRITE|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:DELAYREGWRITE|DFF1:\DFFARRAY:1:DFFN:DFFNN
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALUOP:0:DELAYTWO
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALUOP:0:DELAYTWO|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALUOP:1:DELAYTWO
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALUOP:1:DELAYTWO|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:DELAY_MEMREAD
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
clk => DFF1:DFFARRAY:1:DFFN:DFFNN.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
En => DFF1:DFFARRAY:1:DFFN:DFFNN.Enable
O <= DFF1:DFFARRAY:1:DFFN:DFFNN.Q


|DE1_D5M|MIPS:u9|Delay:DELAY_MEMREAD|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:DELAY_MEMREAD|DFF1:\DFFARRAY:1:DFFN:DFFNN
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:DELAY_MEMTOREG
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
clk => DFF1:DFFARRAY:1:DFFN:DFFNN.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
En => DFF1:DFFARRAY:1:DFFN:DFFNN.Enable
O <= DFF1:DFFARRAY:1:DFFN:DFFNN.Q


|DE1_D5M|MIPS:u9|Delay:DELAY_MEMTOREG|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:DELAY_MEMTOREG|DFF1:\DFFARRAY:1:DFFN:DFFNN
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:DELAY_ALUSRC
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:DELAY_ALUSRC|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:DELAY_MemWrite
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
clk => DFF1:DFFARRAY:1:DFFN:DFFNN.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
En => DFF1:DFFARRAY:1:DFFN:DFFNN.Enable
O <= DFF1:DFFARRAY:1:DFFN:DFFNN.Q


|DE1_D5M|MIPS:u9|Delay:DELAY_MemWrite|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:DELAY_MemWrite|DFF1:\DFFARRAY:1:DFFN:DFFNN
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Execute:EXE
Read_data_1[0] => LessThan1.IN23
Read_data_1[0] => LessThan3.IN23
Read_data_1[0] => ALU_output_mux.IN1
Read_data_1[0] => ALU_output_mux.IN1
Read_data_1[0] => Add0.IN32
Read_data_1[0] => Add1.IN64
Read_data_1[1] => LessThan1.IN22
Read_data_1[1] => LessThan3.IN22
Read_data_1[1] => ALU_output_mux.IN1
Read_data_1[1] => ALU_output_mux.IN1
Read_data_1[1] => Add0.IN31
Read_data_1[1] => Add1.IN63
Read_data_1[2] => LessThan1.IN21
Read_data_1[2] => LessThan3.IN21
Read_data_1[2] => ALU_output_mux.IN1
Read_data_1[2] => ALU_output_mux.IN1
Read_data_1[2] => Add0.IN30
Read_data_1[2] => Add1.IN62
Read_data_1[3] => LessThan1.IN20
Read_data_1[3] => LessThan3.IN20
Read_data_1[3] => ALU_output_mux.IN1
Read_data_1[3] => ALU_output_mux.IN1
Read_data_1[3] => Add0.IN29
Read_data_1[3] => Add1.IN61
Read_data_1[4] => LessThan1.IN19
Read_data_1[4] => LessThan3.IN19
Read_data_1[4] => ALU_output_mux.IN1
Read_data_1[4] => ALU_output_mux.IN1
Read_data_1[4] => Add0.IN28
Read_data_1[4] => Add1.IN60
Read_data_1[5] => LessThan1.IN18
Read_data_1[5] => LessThan3.IN18
Read_data_1[5] => ALU_output_mux.IN1
Read_data_1[5] => ALU_output_mux.IN1
Read_data_1[5] => Add0.IN27
Read_data_1[5] => Add1.IN59
Read_data_1[6] => LessThan1.IN17
Read_data_1[6] => LessThan3.IN17
Read_data_1[6] => ALU_output_mux.IN1
Read_data_1[6] => ALU_output_mux.IN1
Read_data_1[6] => Add0.IN26
Read_data_1[6] => Add1.IN58
Read_data_1[7] => LessThan1.IN16
Read_data_1[7] => LessThan3.IN16
Read_data_1[7] => ALU_output_mux.IN1
Read_data_1[7] => ALU_output_mux.IN1
Read_data_1[7] => Add0.IN25
Read_data_1[7] => Add1.IN57
Read_data_1[8] => LessThan1.IN15
Read_data_1[8] => LessThan3.IN15
Read_data_1[8] => ALU_output_mux.IN1
Read_data_1[8] => ALU_output_mux.IN1
Read_data_1[8] => Add0.IN24
Read_data_1[8] => Add1.IN56
Read_data_1[9] => LessThan1.IN14
Read_data_1[9] => LessThan3.IN14
Read_data_1[9] => ALU_output_mux.IN1
Read_data_1[9] => ALU_output_mux.IN1
Read_data_1[9] => Add0.IN23
Read_data_1[9] => Add1.IN55
Read_data_1[10] => LessThan1.IN13
Read_data_1[10] => LessThan3.IN13
Read_data_1[10] => ALU_output_mux.IN1
Read_data_1[10] => ALU_output_mux.IN1
Read_data_1[10] => Add0.IN22
Read_data_1[10] => Add1.IN54
Read_data_1[11] => LessThan1.IN12
Read_data_1[11] => LessThan3.IN12
Read_data_1[11] => ALU_output_mux.IN1
Read_data_1[11] => ALU_output_mux.IN1
Read_data_1[11] => Add0.IN21
Read_data_1[11] => Add1.IN53
Read_data_1[12] => LessThan1.IN11
Read_data_1[12] => LessThan3.IN11
Read_data_1[12] => ALU_output_mux.IN1
Read_data_1[12] => ALU_output_mux.IN1
Read_data_1[12] => Add0.IN20
Read_data_1[12] => Add1.IN52
Read_data_1[13] => LessThan1.IN10
Read_data_1[13] => LessThan3.IN10
Read_data_1[13] => ALU_output_mux.IN1
Read_data_1[13] => ALU_output_mux.IN1
Read_data_1[13] => Add0.IN19
Read_data_1[13] => Add1.IN51
Read_data_1[14] => LessThan1.IN9
Read_data_1[14] => LessThan3.IN9
Read_data_1[14] => ALU_output_mux.IN1
Read_data_1[14] => ALU_output_mux.IN1
Read_data_1[14] => Add0.IN18
Read_data_1[14] => Add1.IN50
Read_data_1[15] => LessThan1.IN8
Read_data_1[15] => LessThan3.IN8
Read_data_1[15] => ALU_output_mux.IN1
Read_data_1[15] => ALU_output_mux.IN1
Read_data_1[15] => Add0.IN17
Read_data_1[15] => Add1.IN49
Read_data_1[16] => LessThan1.IN7
Read_data_1[16] => LessThan3.IN7
Read_data_1[16] => ALU_output_mux.IN1
Read_data_1[16] => ALU_output_mux.IN1
Read_data_1[16] => Add0.IN16
Read_data_1[16] => Add1.IN48
Read_data_1[17] => LessThan1.IN6
Read_data_1[17] => LessThan3.IN6
Read_data_1[17] => ALU_output_mux.IN1
Read_data_1[17] => ALU_output_mux.IN1
Read_data_1[17] => Add0.IN15
Read_data_1[17] => Add1.IN47
Read_data_1[18] => LessThan1.IN5
Read_data_1[18] => LessThan3.IN5
Read_data_1[18] => ALU_output_mux.IN1
Read_data_1[18] => ALU_output_mux.IN1
Read_data_1[18] => Add0.IN14
Read_data_1[18] => Add1.IN46
Read_data_1[19] => LessThan1.IN4
Read_data_1[19] => LessThan3.IN4
Read_data_1[19] => ALU_output_mux.IN1
Read_data_1[19] => ALU_output_mux.IN1
Read_data_1[19] => Add0.IN13
Read_data_1[19] => Add1.IN45
Read_data_1[20] => LessThan1.IN3
Read_data_1[20] => LessThan3.IN3
Read_data_1[20] => ALU_output_mux.IN1
Read_data_1[20] => ALU_output_mux.IN1
Read_data_1[20] => Add0.IN12
Read_data_1[20] => Add1.IN44
Read_data_1[21] => LessThan1.IN2
Read_data_1[21] => LessThan3.IN2
Read_data_1[21] => ALU_output_mux.IN1
Read_data_1[21] => ALU_output_mux.IN1
Read_data_1[21] => Add0.IN11
Read_data_1[21] => Add1.IN43
Read_data_1[22] => LessThan1.IN1
Read_data_1[22] => LessThan3.IN1
Read_data_1[22] => ALU_output_mux.IN1
Read_data_1[22] => ALU_output_mux.IN1
Read_data_1[22] => Add0.IN10
Read_data_1[22] => Add1.IN42
Read_data_1[23] => LessThan0.IN8
Read_data_1[23] => Equal1.IN7
Read_data_1[23] => LessThan2.IN8
Read_data_1[23] => ALU_output_mux.IN1
Read_data_1[23] => ALU_output_mux.IN1
Read_data_1[23] => Add0.IN9
Read_data_1[23] => Add1.IN41
Read_data_1[24] => LessThan0.IN7
Read_data_1[24] => Equal1.IN6
Read_data_1[24] => LessThan2.IN7
Read_data_1[24] => ALU_output_mux.IN1
Read_data_1[24] => ALU_output_mux.IN1
Read_data_1[24] => Add0.IN8
Read_data_1[24] => Add1.IN40
Read_data_1[25] => LessThan0.IN6
Read_data_1[25] => Equal1.IN5
Read_data_1[25] => LessThan2.IN6
Read_data_1[25] => ALU_output_mux.IN1
Read_data_1[25] => ALU_output_mux.IN1
Read_data_1[25] => Add0.IN7
Read_data_1[25] => Add1.IN39
Read_data_1[26] => LessThan0.IN5
Read_data_1[26] => Equal1.IN4
Read_data_1[26] => LessThan2.IN5
Read_data_1[26] => ALU_output_mux.IN1
Read_data_1[26] => ALU_output_mux.IN1
Read_data_1[26] => Add0.IN6
Read_data_1[26] => Add1.IN38
Read_data_1[27] => LessThan0.IN4
Read_data_1[27] => Equal1.IN3
Read_data_1[27] => LessThan2.IN4
Read_data_1[27] => ALU_output_mux.IN1
Read_data_1[27] => ALU_output_mux.IN1
Read_data_1[27] => Add0.IN5
Read_data_1[27] => Add1.IN37
Read_data_1[28] => LessThan0.IN3
Read_data_1[28] => Equal1.IN2
Read_data_1[28] => LessThan2.IN3
Read_data_1[28] => ALU_output_mux.IN1
Read_data_1[28] => ALU_output_mux.IN1
Read_data_1[28] => Add0.IN4
Read_data_1[28] => Add1.IN36
Read_data_1[29] => LessThan0.IN2
Read_data_1[29] => Equal1.IN1
Read_data_1[29] => LessThan2.IN2
Read_data_1[29] => ALU_output_mux.IN1
Read_data_1[29] => ALU_output_mux.IN1
Read_data_1[29] => Add0.IN3
Read_data_1[29] => Add1.IN35
Read_data_1[30] => LessThan0.IN1
Read_data_1[30] => Equal1.IN0
Read_data_1[30] => LessThan2.IN1
Read_data_1[30] => ALU_output_mux.IN1
Read_data_1[30] => ALU_output_mux.IN1
Read_data_1[30] => Add0.IN2
Read_data_1[30] => Add1.IN34
Read_data_1[31] => fpu_slt.IN1
Read_data_1[31] => ALU_output_mux.IN1
Read_data_1[31] => ALU_output_mux.IN1
Read_data_1[31] => Add0.IN1
Read_data_1[31] => Add1.IN33
Read_data_1[31] => fpu_slt.IN1
Read_data_2[0] => Binput[0].DATAB
Read_data_2[1] => Binput[1].DATAB
Read_data_2[2] => Binput[2].DATAB
Read_data_2[3] => Binput[3].DATAB
Read_data_2[4] => Binput[4].DATAB
Read_data_2[5] => Binput[5].DATAB
Read_data_2[6] => Binput[6].DATAB
Read_data_2[7] => Binput[7].DATAB
Read_data_2[8] => Binput[8].DATAB
Read_data_2[9] => Binput[9].DATAB
Read_data_2[10] => Binput[10].DATAB
Read_data_2[11] => Binput[11].DATAB
Read_data_2[12] => Binput[12].DATAB
Read_data_2[13] => Binput[13].DATAB
Read_data_2[14] => Binput[14].DATAB
Read_data_2[15] => Binput[15].DATAB
Read_data_2[16] => Binput[16].DATAB
Read_data_2[17] => Binput[17].DATAB
Read_data_2[18] => Binput[18].DATAB
Read_data_2[19] => Binput[19].DATAB
Read_data_2[20] => Binput[20].DATAB
Read_data_2[21] => Binput[21].DATAB
Read_data_2[22] => Binput[22].DATAB
Read_data_2[23] => Binput[23].DATAB
Read_data_2[24] => Binput[24].DATAB
Read_data_2[25] => Binput[25].DATAB
Read_data_2[26] => Binput[26].DATAB
Read_data_2[27] => Binput[27].DATAB
Read_data_2[28] => Binput[28].DATAB
Read_data_2[29] => Binput[29].DATAB
Read_data_2[30] => Binput[30].DATAB
Read_data_2[31] => Binput[31].DATAB
Sign_extend[0] => Binput[0].DATAA
Sign_extend[1] => Binput[1].DATAA
Sign_extend[2] => Binput[2].DATAA
Sign_extend[3] => Binput[3].DATAA
Sign_extend[4] => Binput[4].DATAA
Sign_extend[5] => Binput[5].DATAA
Sign_extend[6] => Binput[6].DATAA
Sign_extend[7] => Binput[7].DATAA
Sign_extend[8] => Binput[8].DATAA
Sign_extend[9] => Binput[9].DATAA
Sign_extend[10] => Binput[10].DATAA
Sign_extend[11] => Binput[11].DATAA
Sign_extend[12] => Binput[12].DATAA
Sign_extend[13] => Binput[13].DATAA
Sign_extend[14] => Binput[14].DATAA
Sign_extend[15] => Binput[15].DATAA
Sign_extend[16] => Binput[16].DATAA
Sign_extend[17] => Binput[17].DATAA
Sign_extend[18] => Binput[18].DATAA
Sign_extend[19] => Binput[19].DATAA
Sign_extend[20] => Binput[20].DATAA
Sign_extend[21] => Binput[21].DATAA
Sign_extend[22] => Binput[22].DATAA
Sign_extend[23] => Binput[23].DATAA
Sign_extend[24] => Binput[24].DATAA
Sign_extend[25] => Binput[25].DATAA
Sign_extend[26] => Binput[26].DATAA
Sign_extend[27] => Binput[27].DATAA
Sign_extend[28] => Binput[28].DATAA
Sign_extend[29] => Binput[29].DATAA
Sign_extend[30] => Binput[30].DATAA
Sign_extend[31] => Binput[31].DATAA
Function_opcode[0] => ALU_ctl.IN0
Function_opcode[1] => ALU_ctl.IN0
Function_opcode[2] => ALU_ctl[1].IN0
Function_opcode[3] => ALU_ctl.IN1
Function_opcode[4] => ~NO_FANOUT~
Function_opcode[5] => ~NO_FANOUT~
ALUOp[0] => ALU_ctl[2].IN1
ALUOp[1] => ALU_ctl[0].IN1
ALUOp[1] => ALU_ctl.IN1
ALUOp[1] => ALU_ctl[1].IN1
ALUSrc => Binput[31].OUTPUTSELECT
ALUSrc => Binput[30].OUTPUTSELECT
ALUSrc => Binput[29].OUTPUTSELECT
ALUSrc => Binput[28].OUTPUTSELECT
ALUSrc => Binput[27].OUTPUTSELECT
ALUSrc => Binput[26].OUTPUTSELECT
ALUSrc => Binput[25].OUTPUTSELECT
ALUSrc => Binput[24].OUTPUTSELECT
ALUSrc => Binput[23].OUTPUTSELECT
ALUSrc => Binput[22].OUTPUTSELECT
ALUSrc => Binput[21].OUTPUTSELECT
ALUSrc => Binput[20].OUTPUTSELECT
ALUSrc => Binput[19].OUTPUTSELECT
ALUSrc => Binput[18].OUTPUTSELECT
ALUSrc => Binput[17].OUTPUTSELECT
ALUSrc => Binput[16].OUTPUTSELECT
ALUSrc => Binput[15].OUTPUTSELECT
ALUSrc => Binput[14].OUTPUTSELECT
ALUSrc => Binput[13].OUTPUTSELECT
ALUSrc => Binput[12].OUTPUTSELECT
ALUSrc => Binput[11].OUTPUTSELECT
ALUSrc => Binput[10].OUTPUTSELECT
ALUSrc => Binput[9].OUTPUTSELECT
ALUSrc => Binput[8].OUTPUTSELECT
ALUSrc => Binput[7].OUTPUTSELECT
ALUSrc => Binput[6].OUTPUTSELECT
ALUSrc => Binput[5].OUTPUTSELECT
ALUSrc => Binput[4].OUTPUTSELECT
ALUSrc => Binput[3].OUTPUTSELECT
ALUSrc => Binput[2].OUTPUTSELECT
ALUSrc => Binput[1].OUTPUTSELECT
ALUSrc => Binput[0].OUTPUTSELECT
ALU_Result[0] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[1] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[2] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[3] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[4] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[5] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[6] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[7] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[8] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[9] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[10] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[11] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[12] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[13] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[14] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[15] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[16] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[17] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[18] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[19] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[20] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[21] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[22] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[23] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[24] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[25] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[26] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[27] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[28] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[29] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[30] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[31] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
reset => ~NO_FANOUT~


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:0:DELAYARRAY2
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:0:DELAYARRAY2|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:1:DELAYARRAY2
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:1:DELAYARRAY2|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:2:DELAYARRAY2
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:2:DELAYARRAY2|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:3:DELAYARRAY2
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:3:DELAYARRAY2|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:4:DELAYARRAY2
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:4:DELAYARRAY2|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:5:DELAYARRAY2
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:5:DELAYARRAY2|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:6:DELAYARRAY2
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:6:DELAYARRAY2|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:7:DELAYARRAY2
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:7:DELAYARRAY2|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:8:DELAYARRAY2
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:8:DELAYARRAY2|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:9:DELAYARRAY2
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:9:DELAYARRAY2|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:10:DELAYARRAY2
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:10:DELAYARRAY2|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:11:DELAYARRAY2
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:11:DELAYARRAY2|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:12:DELAYARRAY2
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:12:DELAYARRAY2|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:13:DELAYARRAY2
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:13:DELAYARRAY2|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:14:DELAYARRAY2
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:14:DELAYARRAY2|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:15:DELAYARRAY2
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:15:DELAYARRAY2|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:16:DELAYARRAY2
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:16:DELAYARRAY2|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:17:DELAYARRAY2
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:17:DELAYARRAY2|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:18:DELAYARRAY2
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:18:DELAYARRAY2|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:19:DELAYARRAY2
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:19:DELAYARRAY2|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:20:DELAYARRAY2
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:20:DELAYARRAY2|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:21:DELAYARRAY2
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:21:DELAYARRAY2|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:22:DELAYARRAY2
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:22:DELAYARRAY2|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:23:DELAYARRAY2
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:23:DELAYARRAY2|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:24:DELAYARRAY2
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:24:DELAYARRAY2|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:25:DELAYARRAY2
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:25:DELAYARRAY2|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:26:DELAYARRAY2
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:26:DELAYARRAY2|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:27:DELAYARRAY2
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:27:DELAYARRAY2|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:28:DELAYARRAY2
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:28:DELAYARRAY2|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:29:DELAYARRAY2
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:29:DELAYARRAY2|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:30:DELAYARRAY2
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:30:DELAYARRAY2|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:31:DELAYARRAY2
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAYIDEXALU:31:DELAYARRAY2|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:0:DELAYARRAY9
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:0:DELAYARRAY9|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:1:DELAYARRAY9
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:1:DELAYARRAY9|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:2:DELAYARRAY9
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:2:DELAYARRAY9|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:3:DELAYARRAY9
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:3:DELAYARRAY9|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:4:DELAYARRAY9
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:4:DELAYARRAY9|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:5:DELAYARRAY9
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:5:DELAYARRAY9|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:6:DELAYARRAY9
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:6:DELAYARRAY9|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:7:DELAYARRAY9
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:7:DELAYARRAY9|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:8:DELAYARRAY9
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:8:DELAYARRAY9|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:9:DELAYARRAY9
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:9:DELAYARRAY9|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:10:DELAYARRAY9
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:10:DELAYARRAY9|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:11:DELAYARRAY9
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:11:DELAYARRAY9|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:12:DELAYARRAY9
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:12:DELAYARRAY9|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:13:DELAYARRAY9
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:13:DELAYARRAY9|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:14:DELAYARRAY9
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:14:DELAYARRAY9|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:15:DELAYARRAY9
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:15:DELAYARRAY9|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:16:DELAYARRAY9
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:16:DELAYARRAY9|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:17:DELAYARRAY9
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:17:DELAYARRAY9|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:18:DELAYARRAY9
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:18:DELAYARRAY9|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:19:DELAYARRAY9
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:19:DELAYARRAY9|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:20:DELAYARRAY9
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:20:DELAYARRAY9|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:21:DELAYARRAY9
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:21:DELAYARRAY9|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:22:DELAYARRAY9
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:22:DELAYARRAY9|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:23:DELAYARRAY9
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:23:DELAYARRAY9|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:24:DELAYARRAY9
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:24:DELAYARRAY9|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:25:DELAYARRAY9
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:25:DELAYARRAY9|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:26:DELAYARRAY9
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:26:DELAYARRAY9|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:27:DELAYARRAY9
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:27:DELAYARRAY9|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:28:DELAYARRAY9
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:28:DELAYARRAY9|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:29:DELAYARRAY9
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:29:DELAYARRAY9|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:30:DELAYARRAY9
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:30:DELAYARRAY9|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:31:DELAYARRAY9
Input => DFF1:DFFARRAY:0:DFF0:DFF00.D
clk => DFF1:DFFARRAY:0:DFF0:DFF00.clk
En => DFF1:DFFARRAY:0:DFF0:DFF00.Enable
O <= DFF1:DFFARRAY:0:DFF0:DFF00.Q


|DE1_D5M|MIPS:u9|Delay:\DELAY_WRITEDATA:31:DELAYARRAY9|DFF1:\DFFARRAY:0:DFF0:DFF00
D => Q~reg0.DATAIN
Enable => Q~reg0.ENA
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|dmemory:MEM
read_data[0] <= altsyncram:data_memory.q_a[0]
read_data[1] <= altsyncram:data_memory.q_a[1]
read_data[2] <= altsyncram:data_memory.q_a[2]
read_data[3] <= altsyncram:data_memory.q_a[3]
read_data[4] <= altsyncram:data_memory.q_a[4]
read_data[5] <= altsyncram:data_memory.q_a[5]
read_data[6] <= altsyncram:data_memory.q_a[6]
read_data[7] <= altsyncram:data_memory.q_a[7]
read_data[8] <= altsyncram:data_memory.q_a[8]
read_data[9] <= altsyncram:data_memory.q_a[9]
read_data[10] <= altsyncram:data_memory.q_a[10]
read_data[11] <= altsyncram:data_memory.q_a[11]
read_data[12] <= altsyncram:data_memory.q_a[12]
read_data[13] <= altsyncram:data_memory.q_a[13]
read_data[14] <= altsyncram:data_memory.q_a[14]
read_data[15] <= altsyncram:data_memory.q_a[15]
read_data[16] <= altsyncram:data_memory.q_a[16]
read_data[17] <= altsyncram:data_memory.q_a[17]
read_data[18] <= altsyncram:data_memory.q_a[18]
read_data[19] <= altsyncram:data_memory.q_a[19]
read_data[20] <= altsyncram:data_memory.q_a[20]
read_data[21] <= altsyncram:data_memory.q_a[21]
read_data[22] <= altsyncram:data_memory.q_a[22]
read_data[23] <= altsyncram:data_memory.q_a[23]
read_data[24] <= altsyncram:data_memory.q_a[24]
read_data[25] <= altsyncram:data_memory.q_a[25]
read_data[26] <= altsyncram:data_memory.q_a[26]
read_data[27] <= altsyncram:data_memory.q_a[27]
read_data[28] <= altsyncram:data_memory.q_a[28]
read_data[29] <= altsyncram:data_memory.q_a[29]
read_data[30] <= altsyncram:data_memory.q_a[30]
read_data[31] <= altsyncram:data_memory.q_a[31]
address[0] => altsyncram:data_memory.address_a[0]
address[1] => altsyncram:data_memory.address_a[1]
address[2] => altsyncram:data_memory.address_a[2]
address[3] => altsyncram:data_memory.address_a[3]
address[4] => altsyncram:data_memory.address_a[4]
address[5] => altsyncram:data_memory.address_a[5]
address[6] => altsyncram:data_memory.address_a[6]
address[7] => altsyncram:data_memory.address_a[7]
write_data[0] => altsyncram:data_memory.data_a[0]
write_data[1] => altsyncram:data_memory.data_a[1]
write_data[2] => altsyncram:data_memory.data_a[2]
write_data[3] => altsyncram:data_memory.data_a[3]
write_data[4] => altsyncram:data_memory.data_a[4]
write_data[5] => altsyncram:data_memory.data_a[5]
write_data[6] => altsyncram:data_memory.data_a[6]
write_data[7] => altsyncram:data_memory.data_a[7]
write_data[8] => altsyncram:data_memory.data_a[8]
write_data[9] => altsyncram:data_memory.data_a[9]
write_data[10] => altsyncram:data_memory.data_a[10]
write_data[11] => altsyncram:data_memory.data_a[11]
write_data[12] => altsyncram:data_memory.data_a[12]
write_data[13] => altsyncram:data_memory.data_a[13]
write_data[14] => altsyncram:data_memory.data_a[14]
write_data[15] => altsyncram:data_memory.data_a[15]
write_data[16] => altsyncram:data_memory.data_a[16]
write_data[17] => altsyncram:data_memory.data_a[17]
write_data[18] => altsyncram:data_memory.data_a[18]
write_data[19] => altsyncram:data_memory.data_a[19]
write_data[20] => altsyncram:data_memory.data_a[20]
write_data[21] => altsyncram:data_memory.data_a[21]
write_data[22] => altsyncram:data_memory.data_a[22]
write_data[23] => altsyncram:data_memory.data_a[23]
write_data[24] => altsyncram:data_memory.data_a[24]
write_data[25] => altsyncram:data_memory.data_a[25]
write_data[26] => altsyncram:data_memory.data_a[26]
write_data[27] => altsyncram:data_memory.data_a[27]
write_data[28] => altsyncram:data_memory.data_a[28]
write_data[29] => altsyncram:data_memory.data_a[29]
write_data[30] => altsyncram:data_memory.data_a[30]
write_data[31] => altsyncram:data_memory.data_a[31]
MemRead => ~NO_FANOUT~
Memwrite => altsyncram:data_memory.wren_a
clock => altsyncram:data_memory.clock0
reset => ~NO_FANOUT~


|DE1_D5M|MIPS:u9|dmemory:MEM|altsyncram:data_memory
wren_a => altsyncram_pmp3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_pmp3:auto_generated.data_a[0]
data_a[1] => altsyncram_pmp3:auto_generated.data_a[1]
data_a[2] => altsyncram_pmp3:auto_generated.data_a[2]
data_a[3] => altsyncram_pmp3:auto_generated.data_a[3]
data_a[4] => altsyncram_pmp3:auto_generated.data_a[4]
data_a[5] => altsyncram_pmp3:auto_generated.data_a[5]
data_a[6] => altsyncram_pmp3:auto_generated.data_a[6]
data_a[7] => altsyncram_pmp3:auto_generated.data_a[7]
data_a[8] => altsyncram_pmp3:auto_generated.data_a[8]
data_a[9] => altsyncram_pmp3:auto_generated.data_a[9]
data_a[10] => altsyncram_pmp3:auto_generated.data_a[10]
data_a[11] => altsyncram_pmp3:auto_generated.data_a[11]
data_a[12] => altsyncram_pmp3:auto_generated.data_a[12]
data_a[13] => altsyncram_pmp3:auto_generated.data_a[13]
data_a[14] => altsyncram_pmp3:auto_generated.data_a[14]
data_a[15] => altsyncram_pmp3:auto_generated.data_a[15]
data_a[16] => altsyncram_pmp3:auto_generated.data_a[16]
data_a[17] => altsyncram_pmp3:auto_generated.data_a[17]
data_a[18] => altsyncram_pmp3:auto_generated.data_a[18]
data_a[19] => altsyncram_pmp3:auto_generated.data_a[19]
data_a[20] => altsyncram_pmp3:auto_generated.data_a[20]
data_a[21] => altsyncram_pmp3:auto_generated.data_a[21]
data_a[22] => altsyncram_pmp3:auto_generated.data_a[22]
data_a[23] => altsyncram_pmp3:auto_generated.data_a[23]
data_a[24] => altsyncram_pmp3:auto_generated.data_a[24]
data_a[25] => altsyncram_pmp3:auto_generated.data_a[25]
data_a[26] => altsyncram_pmp3:auto_generated.data_a[26]
data_a[27] => altsyncram_pmp3:auto_generated.data_a[27]
data_a[28] => altsyncram_pmp3:auto_generated.data_a[28]
data_a[29] => altsyncram_pmp3:auto_generated.data_a[29]
data_a[30] => altsyncram_pmp3:auto_generated.data_a[30]
data_a[31] => altsyncram_pmp3:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_pmp3:auto_generated.address_a[0]
address_a[1] => altsyncram_pmp3:auto_generated.address_a[1]
address_a[2] => altsyncram_pmp3:auto_generated.address_a[2]
address_a[3] => altsyncram_pmp3:auto_generated.address_a[3]
address_a[4] => altsyncram_pmp3:auto_generated.address_a[4]
address_a[5] => altsyncram_pmp3:auto_generated.address_a[5]
address_a[6] => altsyncram_pmp3:auto_generated.address_a[6]
address_a[7] => altsyncram_pmp3:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pmp3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_pmp3:auto_generated.q_a[0]
q_a[1] <= altsyncram_pmp3:auto_generated.q_a[1]
q_a[2] <= altsyncram_pmp3:auto_generated.q_a[2]
q_a[3] <= altsyncram_pmp3:auto_generated.q_a[3]
q_a[4] <= altsyncram_pmp3:auto_generated.q_a[4]
q_a[5] <= altsyncram_pmp3:auto_generated.q_a[5]
q_a[6] <= altsyncram_pmp3:auto_generated.q_a[6]
q_a[7] <= altsyncram_pmp3:auto_generated.q_a[7]
q_a[8] <= altsyncram_pmp3:auto_generated.q_a[8]
q_a[9] <= altsyncram_pmp3:auto_generated.q_a[9]
q_a[10] <= altsyncram_pmp3:auto_generated.q_a[10]
q_a[11] <= altsyncram_pmp3:auto_generated.q_a[11]
q_a[12] <= altsyncram_pmp3:auto_generated.q_a[12]
q_a[13] <= altsyncram_pmp3:auto_generated.q_a[13]
q_a[14] <= altsyncram_pmp3:auto_generated.q_a[14]
q_a[15] <= altsyncram_pmp3:auto_generated.q_a[15]
q_a[16] <= altsyncram_pmp3:auto_generated.q_a[16]
q_a[17] <= altsyncram_pmp3:auto_generated.q_a[17]
q_a[18] <= altsyncram_pmp3:auto_generated.q_a[18]
q_a[19] <= altsyncram_pmp3:auto_generated.q_a[19]
q_a[20] <= altsyncram_pmp3:auto_generated.q_a[20]
q_a[21] <= altsyncram_pmp3:auto_generated.q_a[21]
q_a[22] <= altsyncram_pmp3:auto_generated.q_a[22]
q_a[23] <= altsyncram_pmp3:auto_generated.q_a[23]
q_a[24] <= altsyncram_pmp3:auto_generated.q_a[24]
q_a[25] <= altsyncram_pmp3:auto_generated.q_a[25]
q_a[26] <= altsyncram_pmp3:auto_generated.q_a[26]
q_a[27] <= altsyncram_pmp3:auto_generated.q_a[27]
q_a[28] <= altsyncram_pmp3:auto_generated.q_a[28]
q_a[29] <= altsyncram_pmp3:auto_generated.q_a[29]
q_a[30] <= altsyncram_pmp3:auto_generated.q_a[30]
q_a[31] <= altsyncram_pmp3:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE1_D5M|MIPS:u9|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|DE1_D5M|MIPS:u9|Stall_Comparison:Stall_Unit
clk => Stall_Detection:Stall.clk
instruction[0] => ~NO_FANOUT~
instruction[1] => ~NO_FANOUT~
instruction[2] => ~NO_FANOUT~
instruction[3] => ~NO_FANOUT~
instruction[4] => ~NO_FANOUT~
instruction[5] => ~NO_FANOUT~
instruction[6] => ~NO_FANOUT~
instruction[7] => ~NO_FANOUT~
instruction[8] => ~NO_FANOUT~
instruction[9] => ~NO_FANOUT~
instruction[10] => ~NO_FANOUT~
instruction[11] => input_Wanna_SET[0].DATAB
instruction[12] => input_Wanna_SET[1].DATAB
instruction[13] => input_Wanna_SET[2].DATAB
instruction[14] => input_Wanna_SET[3].DATAB
instruction[15] => input_Wanna_SET[4].DATAB
instruction[16] => input_Wanna_SET.DATAB
instruction[16] => input_Wanna_SET.DATAB
instruction[16] => input_Wanna_Read_B.DATAB
instruction[16] => input_Wanna_Read_B[0].DATAB
instruction[17] => input_Wanna_SET.DATAB
instruction[17] => input_Wanna_SET.DATAB
instruction[17] => input_Wanna_Read_B.DATAB
instruction[17] => input_Wanna_Read_B[1].DATAB
instruction[18] => input_Wanna_SET.DATAB
instruction[18] => input_Wanna_SET.DATAB
instruction[18] => input_Wanna_Read_B.DATAB
instruction[18] => input_Wanna_Read_B[2].DATAB
instruction[19] => input_Wanna_SET.DATAB
instruction[19] => input_Wanna_SET.DATAB
instruction[19] => input_Wanna_Read_B.DATAB
instruction[19] => input_Wanna_Read_B[3].DATAB
instruction[20] => input_Wanna_SET.DATAB
instruction[20] => input_Wanna_SET.DATAB
instruction[20] => input_Wanna_Read_B.DATAB
instruction[20] => input_Wanna_Read_B[4].DATAB
instruction[21] => input_Wanna_Read_A.DATAB
instruction[21] => input_Wanna_Read_A.DATAB
instruction[21] => input_Wanna_Read_A[0].DATAB
instruction[22] => input_Wanna_Read_A.DATAB
instruction[22] => input_Wanna_Read_A.DATAB
instruction[22] => input_Wanna_Read_A[1].DATAB
instruction[23] => input_Wanna_Read_A.DATAB
instruction[23] => input_Wanna_Read_A.DATAB
instruction[23] => input_Wanna_Read_A[2].DATAB
instruction[24] => input_Wanna_Read_A.DATAB
instruction[24] => input_Wanna_Read_A.DATAB
instruction[24] => input_Wanna_Read_A[3].DATAB
instruction[25] => input_Wanna_Read_A.DATAB
instruction[25] => input_Wanna_Read_A.DATAB
instruction[25] => input_Wanna_Read_A[4].DATAB
instruction[26] => Equal0.IN11
instruction[26] => Equal1.IN11
instruction[26] => Equal2.IN11
instruction[26] => Equal3.IN11
instruction[27] => Equal0.IN10
instruction[27] => Equal1.IN10
instruction[27] => Equal2.IN10
instruction[27] => Equal3.IN10
instruction[28] => Equal0.IN9
instruction[28] => Equal1.IN9
instruction[28] => Equal2.IN9
instruction[28] => Equal3.IN9
instruction[29] => Equal0.IN8
instruction[29] => Equal1.IN8
instruction[29] => Equal2.IN8
instruction[29] => Equal3.IN8
instruction[30] => Equal0.IN7
instruction[30] => Equal1.IN7
instruction[30] => Equal2.IN7
instruction[30] => Equal3.IN7
instruction[31] => Equal0.IN6
instruction[31] => Equal1.IN6
instruction[31] => Equal2.IN6
instruction[31] => Equal3.IN6
input_Wanna_RST[0] => Equal4.IN4
input_Wanna_RST[0] => Equal7.IN4
input_Wanna_RST[0] => Stall_Detection:Stall.input_Reset[0]
input_Wanna_RST[1] => Equal4.IN3
input_Wanna_RST[1] => Equal7.IN3
input_Wanna_RST[1] => Stall_Detection:Stall.input_Reset[1]
input_Wanna_RST[2] => Equal4.IN2
input_Wanna_RST[2] => Equal7.IN2
input_Wanna_RST[2] => Stall_Detection:Stall.input_Reset[2]
input_Wanna_RST[3] => Equal4.IN1
input_Wanna_RST[3] => Equal7.IN1
input_Wanna_RST[3] => Stall_Detection:Stall.input_Reset[3]
input_Wanna_RST[4] => Equal4.IN0
input_Wanna_RST[4] => Equal7.IN0
input_Wanna_RST[4] => Stall_Detection:Stall.input_Reset[4]
output_comp <= output_comp.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Stall_Comparison:Stall_Unit|Stall_Detection:Stall
input_Set[0] => Decoder_5X32:SET_decoder.input[0]
input_Set[1] => Decoder_5X32:SET_decoder.input[1]
input_Set[2] => Decoder_5X32:SET_decoder.input[2]
input_Set[3] => Decoder_5X32:SET_decoder.input[3]
input_Set[4] => Decoder_5X32:SET_decoder.input[4]
input_Reset[0] => Decoder_5X32:RST_decoder.input[0]
input_Reset[1] => Decoder_5X32:RST_decoder.input[1]
input_Reset[2] => Decoder_5X32:RST_decoder.input[2]
input_Reset[3] => Decoder_5X32:RST_decoder.input[3]
input_Reset[4] => Decoder_5X32:RST_decoder.input[4]
clk => DFF_Piped:DFF_generator:0:Single_DFF.clk
clk => DFF_Piped:DFF_generator:1:Single_DFF.clk
clk => DFF_Piped:DFF_generator:2:Single_DFF.clk
clk => DFF_Piped:DFF_generator:3:Single_DFF.clk
clk => DFF_Piped:DFF_generator:4:Single_DFF.clk
clk => DFF_Piped:DFF_generator:5:Single_DFF.clk
clk => DFF_Piped:DFF_generator:6:Single_DFF.clk
clk => DFF_Piped:DFF_generator:7:Single_DFF.clk
clk => DFF_Piped:DFF_generator:8:Single_DFF.clk
clk => DFF_Piped:DFF_generator:9:Single_DFF.clk
clk => DFF_Piped:DFF_generator:10:Single_DFF.clk
clk => DFF_Piped:DFF_generator:11:Single_DFF.clk
clk => DFF_Piped:DFF_generator:12:Single_DFF.clk
clk => DFF_Piped:DFF_generator:13:Single_DFF.clk
clk => DFF_Piped:DFF_generator:14:Single_DFF.clk
clk => DFF_Piped:DFF_generator:15:Single_DFF.clk
clk => DFF_Piped:DFF_generator:16:Single_DFF.clk
clk => DFF_Piped:DFF_generator:17:Single_DFF.clk
clk => DFF_Piped:DFF_generator:18:Single_DFF.clk
clk => DFF_Piped:DFF_generator:19:Single_DFF.clk
clk => DFF_Piped:DFF_generator:20:Single_DFF.clk
clk => DFF_Piped:DFF_generator:21:Single_DFF.clk
clk => DFF_Piped:DFF_generator:22:Single_DFF.clk
clk => DFF_Piped:DFF_generator:23:Single_DFF.clk
clk => DFF_Piped:DFF_generator:24:Single_DFF.clk
clk => DFF_Piped:DFF_generator:25:Single_DFF.clk
clk => DFF_Piped:DFF_generator:26:Single_DFF.clk
clk => DFF_Piped:DFF_generator:27:Single_DFF.clk
clk => DFF_Piped:DFF_generator:28:Single_DFF.clk
clk => DFF_Piped:DFF_generator:29:Single_DFF.clk
clk => DFF_Piped:DFF_generator:30:Single_DFF.clk
clk => DFF_Piped:DFF_generator:31:Single_DFF.clk
output_stall[0] <= DFF_Piped:DFF_generator:0:Single_DFF.output
output_stall[1] <= DFF_Piped:DFF_generator:1:Single_DFF.output
output_stall[2] <= DFF_Piped:DFF_generator:2:Single_DFF.output
output_stall[3] <= DFF_Piped:DFF_generator:3:Single_DFF.output
output_stall[4] <= DFF_Piped:DFF_generator:4:Single_DFF.output
output_stall[5] <= DFF_Piped:DFF_generator:5:Single_DFF.output
output_stall[6] <= DFF_Piped:DFF_generator:6:Single_DFF.output
output_stall[7] <= DFF_Piped:DFF_generator:7:Single_DFF.output
output_stall[8] <= DFF_Piped:DFF_generator:8:Single_DFF.output
output_stall[9] <= DFF_Piped:DFF_generator:9:Single_DFF.output
output_stall[10] <= DFF_Piped:DFF_generator:10:Single_DFF.output
output_stall[11] <= DFF_Piped:DFF_generator:11:Single_DFF.output
output_stall[12] <= DFF_Piped:DFF_generator:12:Single_DFF.output
output_stall[13] <= DFF_Piped:DFF_generator:13:Single_DFF.output
output_stall[14] <= DFF_Piped:DFF_generator:14:Single_DFF.output
output_stall[15] <= DFF_Piped:DFF_generator:15:Single_DFF.output
output_stall[16] <= DFF_Piped:DFF_generator:16:Single_DFF.output
output_stall[17] <= DFF_Piped:DFF_generator:17:Single_DFF.output
output_stall[18] <= DFF_Piped:DFF_generator:18:Single_DFF.output
output_stall[19] <= DFF_Piped:DFF_generator:19:Single_DFF.output
output_stall[20] <= DFF_Piped:DFF_generator:20:Single_DFF.output
output_stall[21] <= DFF_Piped:DFF_generator:21:Single_DFF.output
output_stall[22] <= DFF_Piped:DFF_generator:22:Single_DFF.output
output_stall[23] <= DFF_Piped:DFF_generator:23:Single_DFF.output
output_stall[24] <= DFF_Piped:DFF_generator:24:Single_DFF.output
output_stall[25] <= DFF_Piped:DFF_generator:25:Single_DFF.output
output_stall[26] <= DFF_Piped:DFF_generator:26:Single_DFF.output
output_stall[27] <= DFF_Piped:DFF_generator:27:Single_DFF.output
output_stall[28] <= DFF_Piped:DFF_generator:28:Single_DFF.output
output_stall[29] <= DFF_Piped:DFF_generator:29:Single_DFF.output
output_stall[30] <= DFF_Piped:DFF_generator:30:Single_DFF.output
output_stall[31] <= DFF_Piped:DFF_generator:31:Single_DFF.output
out_prev[0] <= DFF_Piped:DFF_generator:0:Single_DFF.output_prev
out_prev[1] <= DFF_Piped:DFF_generator:1:Single_DFF.output_prev
out_prev[2] <= DFF_Piped:DFF_generator:2:Single_DFF.output_prev
out_prev[3] <= DFF_Piped:DFF_generator:3:Single_DFF.output_prev
out_prev[4] <= DFF_Piped:DFF_generator:4:Single_DFF.output_prev
out_prev[5] <= DFF_Piped:DFF_generator:5:Single_DFF.output_prev
out_prev[6] <= DFF_Piped:DFF_generator:6:Single_DFF.output_prev
out_prev[7] <= DFF_Piped:DFF_generator:7:Single_DFF.output_prev
out_prev[8] <= DFF_Piped:DFF_generator:8:Single_DFF.output_prev
out_prev[9] <= DFF_Piped:DFF_generator:9:Single_DFF.output_prev
out_prev[10] <= DFF_Piped:DFF_generator:10:Single_DFF.output_prev
out_prev[11] <= DFF_Piped:DFF_generator:11:Single_DFF.output_prev
out_prev[12] <= DFF_Piped:DFF_generator:12:Single_DFF.output_prev
out_prev[13] <= DFF_Piped:DFF_generator:13:Single_DFF.output_prev
out_prev[14] <= DFF_Piped:DFF_generator:14:Single_DFF.output_prev
out_prev[15] <= DFF_Piped:DFF_generator:15:Single_DFF.output_prev
out_prev[16] <= DFF_Piped:DFF_generator:16:Single_DFF.output_prev
out_prev[17] <= DFF_Piped:DFF_generator:17:Single_DFF.output_prev
out_prev[18] <= DFF_Piped:DFF_generator:18:Single_DFF.output_prev
out_prev[19] <= DFF_Piped:DFF_generator:19:Single_DFF.output_prev
out_prev[20] <= DFF_Piped:DFF_generator:20:Single_DFF.output_prev
out_prev[21] <= DFF_Piped:DFF_generator:21:Single_DFF.output_prev
out_prev[22] <= DFF_Piped:DFF_generator:22:Single_DFF.output_prev
out_prev[23] <= DFF_Piped:DFF_generator:23:Single_DFF.output_prev
out_prev[24] <= DFF_Piped:DFF_generator:24:Single_DFF.output_prev
out_prev[25] <= DFF_Piped:DFF_generator:25:Single_DFF.output_prev
out_prev[26] <= DFF_Piped:DFF_generator:26:Single_DFF.output_prev
out_prev[27] <= DFF_Piped:DFF_generator:27:Single_DFF.output_prev
out_prev[28] <= DFF_Piped:DFF_generator:28:Single_DFF.output_prev
out_prev[29] <= DFF_Piped:DFF_generator:29:Single_DFF.output_prev
out_prev[30] <= DFF_Piped:DFF_generator:30:Single_DFF.output_prev
out_prev[31] <= DFF_Piped:DFF_generator:31:Single_DFF.output_prev


|DE1_D5M|MIPS:u9|Stall_Comparison:Stall_Unit|Stall_Detection:Stall|Decoder_5X32:RST_decoder
input[0] => Ram0.RADDR
input[1] => Ram0.RADDR1
input[2] => Ram0.RADDR2
input[3] => Ram0.RADDR3
input[4] => Ram0.RADDR4
output[0] <= Ram0.DATAOUT
output[1] <= Ram0.DATAOUT1
output[2] <= Ram0.DATAOUT2
output[3] <= Ram0.DATAOUT3
output[4] <= Ram0.DATAOUT4
output[5] <= Ram0.DATAOUT5
output[6] <= Ram0.DATAOUT6
output[7] <= Ram0.DATAOUT7
output[8] <= Ram0.DATAOUT8
output[9] <= Ram0.DATAOUT9
output[10] <= Ram0.DATAOUT10
output[11] <= Ram0.DATAOUT11
output[12] <= Ram0.DATAOUT12
output[13] <= Ram0.DATAOUT13
output[14] <= Ram0.DATAOUT14
output[15] <= Ram0.DATAOUT15
output[16] <= Ram0.DATAOUT16
output[17] <= Ram0.DATAOUT17
output[18] <= Ram0.DATAOUT18
output[19] <= Ram0.DATAOUT19
output[20] <= Ram0.DATAOUT20
output[21] <= Ram0.DATAOUT21
output[22] <= Ram0.DATAOUT22
output[23] <= Ram0.DATAOUT23
output[24] <= Ram0.DATAOUT24
output[25] <= Ram0.DATAOUT25
output[26] <= Ram0.DATAOUT26
output[27] <= Ram0.DATAOUT27
output[28] <= Ram0.DATAOUT28
output[29] <= Ram0.DATAOUT29
output[30] <= Ram0.DATAOUT30
output[31] <= Ram0.DATAOUT31


|DE1_D5M|MIPS:u9|Stall_Comparison:Stall_Unit|Stall_Detection:Stall|Decoder_5X32:SET_decoder
input[0] => Ram0.RADDR
input[1] => Ram0.RADDR1
input[2] => Ram0.RADDR2
input[3] => Ram0.RADDR3
input[4] => Ram0.RADDR4
output[0] <= Ram0.DATAOUT
output[1] <= Ram0.DATAOUT1
output[2] <= Ram0.DATAOUT2
output[3] <= Ram0.DATAOUT3
output[4] <= Ram0.DATAOUT4
output[5] <= Ram0.DATAOUT5
output[6] <= Ram0.DATAOUT6
output[7] <= Ram0.DATAOUT7
output[8] <= Ram0.DATAOUT8
output[9] <= Ram0.DATAOUT9
output[10] <= Ram0.DATAOUT10
output[11] <= Ram0.DATAOUT11
output[12] <= Ram0.DATAOUT12
output[13] <= Ram0.DATAOUT13
output[14] <= Ram0.DATAOUT14
output[15] <= Ram0.DATAOUT15
output[16] <= Ram0.DATAOUT16
output[17] <= Ram0.DATAOUT17
output[18] <= Ram0.DATAOUT18
output[19] <= Ram0.DATAOUT19
output[20] <= Ram0.DATAOUT20
output[21] <= Ram0.DATAOUT21
output[22] <= Ram0.DATAOUT22
output[23] <= Ram0.DATAOUT23
output[24] <= Ram0.DATAOUT24
output[25] <= Ram0.DATAOUT25
output[26] <= Ram0.DATAOUT26
output[27] <= Ram0.DATAOUT27
output[28] <= Ram0.DATAOUT28
output[29] <= Ram0.DATAOUT29
output[30] <= Ram0.DATAOUT30
output[31] <= Ram0.DATAOUT31


|DE1_D5M|MIPS:u9|Stall_Comparison:Stall_Unit|Stall_Detection:Stall|DFF_Piped:\DFF_generator:0:Single_DFF
clk => output~reg0.CLK
clk => output_prev~reg0.CLK
clk => old_out.CLK
set => input_logic.IN1
rst => input_logic.IN1
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_prev <= output_prev~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Stall_Comparison:Stall_Unit|Stall_Detection:Stall|DFF_Piped:\DFF_generator:1:Single_DFF
clk => output~reg0.CLK
clk => output_prev~reg0.CLK
clk => old_out.CLK
set => input_logic.IN1
rst => input_logic.IN1
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_prev <= output_prev~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Stall_Comparison:Stall_Unit|Stall_Detection:Stall|DFF_Piped:\DFF_generator:2:Single_DFF
clk => output~reg0.CLK
clk => output_prev~reg0.CLK
clk => old_out.CLK
set => input_logic.IN1
rst => input_logic.IN1
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_prev <= output_prev~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Stall_Comparison:Stall_Unit|Stall_Detection:Stall|DFF_Piped:\DFF_generator:3:Single_DFF
clk => output~reg0.CLK
clk => output_prev~reg0.CLK
clk => old_out.CLK
set => input_logic.IN1
rst => input_logic.IN1
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_prev <= output_prev~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Stall_Comparison:Stall_Unit|Stall_Detection:Stall|DFF_Piped:\DFF_generator:4:Single_DFF
clk => output~reg0.CLK
clk => output_prev~reg0.CLK
clk => old_out.CLK
set => input_logic.IN1
rst => input_logic.IN1
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_prev <= output_prev~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Stall_Comparison:Stall_Unit|Stall_Detection:Stall|DFF_Piped:\DFF_generator:5:Single_DFF
clk => output~reg0.CLK
clk => output_prev~reg0.CLK
clk => old_out.CLK
set => input_logic.IN1
rst => input_logic.IN1
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_prev <= output_prev~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Stall_Comparison:Stall_Unit|Stall_Detection:Stall|DFF_Piped:\DFF_generator:6:Single_DFF
clk => output~reg0.CLK
clk => output_prev~reg0.CLK
clk => old_out.CLK
set => input_logic.IN1
rst => input_logic.IN1
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_prev <= output_prev~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Stall_Comparison:Stall_Unit|Stall_Detection:Stall|DFF_Piped:\DFF_generator:7:Single_DFF
clk => output~reg0.CLK
clk => output_prev~reg0.CLK
clk => old_out.CLK
set => input_logic.IN1
rst => input_logic.IN1
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_prev <= output_prev~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Stall_Comparison:Stall_Unit|Stall_Detection:Stall|DFF_Piped:\DFF_generator:8:Single_DFF
clk => output~reg0.CLK
clk => output_prev~reg0.CLK
clk => old_out.CLK
set => input_logic.IN1
rst => input_logic.IN1
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_prev <= output_prev~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Stall_Comparison:Stall_Unit|Stall_Detection:Stall|DFF_Piped:\DFF_generator:9:Single_DFF
clk => output~reg0.CLK
clk => output_prev~reg0.CLK
clk => old_out.CLK
set => input_logic.IN1
rst => input_logic.IN1
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_prev <= output_prev~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Stall_Comparison:Stall_Unit|Stall_Detection:Stall|DFF_Piped:\DFF_generator:10:Single_DFF
clk => output~reg0.CLK
clk => output_prev~reg0.CLK
clk => old_out.CLK
set => input_logic.IN1
rst => input_logic.IN1
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_prev <= output_prev~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Stall_Comparison:Stall_Unit|Stall_Detection:Stall|DFF_Piped:\DFF_generator:11:Single_DFF
clk => output~reg0.CLK
clk => output_prev~reg0.CLK
clk => old_out.CLK
set => input_logic.IN1
rst => input_logic.IN1
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_prev <= output_prev~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Stall_Comparison:Stall_Unit|Stall_Detection:Stall|DFF_Piped:\DFF_generator:12:Single_DFF
clk => output~reg0.CLK
clk => output_prev~reg0.CLK
clk => old_out.CLK
set => input_logic.IN1
rst => input_logic.IN1
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_prev <= output_prev~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Stall_Comparison:Stall_Unit|Stall_Detection:Stall|DFF_Piped:\DFF_generator:13:Single_DFF
clk => output~reg0.CLK
clk => output_prev~reg0.CLK
clk => old_out.CLK
set => input_logic.IN1
rst => input_logic.IN1
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_prev <= output_prev~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Stall_Comparison:Stall_Unit|Stall_Detection:Stall|DFF_Piped:\DFF_generator:14:Single_DFF
clk => output~reg0.CLK
clk => output_prev~reg0.CLK
clk => old_out.CLK
set => input_logic.IN1
rst => input_logic.IN1
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_prev <= output_prev~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Stall_Comparison:Stall_Unit|Stall_Detection:Stall|DFF_Piped:\DFF_generator:15:Single_DFF
clk => output~reg0.CLK
clk => output_prev~reg0.CLK
clk => old_out.CLK
set => input_logic.IN1
rst => input_logic.IN1
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_prev <= output_prev~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Stall_Comparison:Stall_Unit|Stall_Detection:Stall|DFF_Piped:\DFF_generator:16:Single_DFF
clk => output~reg0.CLK
clk => output_prev~reg0.CLK
clk => old_out.CLK
set => input_logic.IN1
rst => input_logic.IN1
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_prev <= output_prev~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Stall_Comparison:Stall_Unit|Stall_Detection:Stall|DFF_Piped:\DFF_generator:17:Single_DFF
clk => output~reg0.CLK
clk => output_prev~reg0.CLK
clk => old_out.CLK
set => input_logic.IN1
rst => input_logic.IN1
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_prev <= output_prev~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Stall_Comparison:Stall_Unit|Stall_Detection:Stall|DFF_Piped:\DFF_generator:18:Single_DFF
clk => output~reg0.CLK
clk => output_prev~reg0.CLK
clk => old_out.CLK
set => input_logic.IN1
rst => input_logic.IN1
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_prev <= output_prev~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Stall_Comparison:Stall_Unit|Stall_Detection:Stall|DFF_Piped:\DFF_generator:19:Single_DFF
clk => output~reg0.CLK
clk => output_prev~reg0.CLK
clk => old_out.CLK
set => input_logic.IN1
rst => input_logic.IN1
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_prev <= output_prev~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Stall_Comparison:Stall_Unit|Stall_Detection:Stall|DFF_Piped:\DFF_generator:20:Single_DFF
clk => output~reg0.CLK
clk => output_prev~reg0.CLK
clk => old_out.CLK
set => input_logic.IN1
rst => input_logic.IN1
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_prev <= output_prev~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Stall_Comparison:Stall_Unit|Stall_Detection:Stall|DFF_Piped:\DFF_generator:21:Single_DFF
clk => output~reg0.CLK
clk => output_prev~reg0.CLK
clk => old_out.CLK
set => input_logic.IN1
rst => input_logic.IN1
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_prev <= output_prev~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Stall_Comparison:Stall_Unit|Stall_Detection:Stall|DFF_Piped:\DFF_generator:22:Single_DFF
clk => output~reg0.CLK
clk => output_prev~reg0.CLK
clk => old_out.CLK
set => input_logic.IN1
rst => input_logic.IN1
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_prev <= output_prev~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Stall_Comparison:Stall_Unit|Stall_Detection:Stall|DFF_Piped:\DFF_generator:23:Single_DFF
clk => output~reg0.CLK
clk => output_prev~reg0.CLK
clk => old_out.CLK
set => input_logic.IN1
rst => input_logic.IN1
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_prev <= output_prev~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Stall_Comparison:Stall_Unit|Stall_Detection:Stall|DFF_Piped:\DFF_generator:24:Single_DFF
clk => output~reg0.CLK
clk => output_prev~reg0.CLK
clk => old_out.CLK
set => input_logic.IN1
rst => input_logic.IN1
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_prev <= output_prev~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Stall_Comparison:Stall_Unit|Stall_Detection:Stall|DFF_Piped:\DFF_generator:25:Single_DFF
clk => output~reg0.CLK
clk => output_prev~reg0.CLK
clk => old_out.CLK
set => input_logic.IN1
rst => input_logic.IN1
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_prev <= output_prev~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Stall_Comparison:Stall_Unit|Stall_Detection:Stall|DFF_Piped:\DFF_generator:26:Single_DFF
clk => output~reg0.CLK
clk => output_prev~reg0.CLK
clk => old_out.CLK
set => input_logic.IN1
rst => input_logic.IN1
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_prev <= output_prev~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Stall_Comparison:Stall_Unit|Stall_Detection:Stall|DFF_Piped:\DFF_generator:27:Single_DFF
clk => output~reg0.CLK
clk => output_prev~reg0.CLK
clk => old_out.CLK
set => input_logic.IN1
rst => input_logic.IN1
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_prev <= output_prev~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Stall_Comparison:Stall_Unit|Stall_Detection:Stall|DFF_Piped:\DFF_generator:28:Single_DFF
clk => output~reg0.CLK
clk => output_prev~reg0.CLK
clk => old_out.CLK
set => input_logic.IN1
rst => input_logic.IN1
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_prev <= output_prev~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Stall_Comparison:Stall_Unit|Stall_Detection:Stall|DFF_Piped:\DFF_generator:29:Single_DFF
clk => output~reg0.CLK
clk => output_prev~reg0.CLK
clk => old_out.CLK
set => input_logic.IN1
rst => input_logic.IN1
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_prev <= output_prev~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Stall_Comparison:Stall_Unit|Stall_Detection:Stall|DFF_Piped:\DFF_generator:30:Single_DFF
clk => output~reg0.CLK
clk => output_prev~reg0.CLK
clk => old_out.CLK
set => input_logic.IN1
rst => input_logic.IN1
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_prev <= output_prev~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|MIPS:u9|Stall_Comparison:Stall_Unit|Stall_Detection:Stall|DFF_Piped:\DFF_generator:31:Single_DFF
clk => output~reg0.CLK
clk => output_prev~reg0.CLK
clk => old_out.CLK
set => input_logic.IN1
rst => input_logic.IN1
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_prev <= output_prev~reg0.DB_MAX_OUTPUT_PORT_TYPE


