<stg><name>relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3></name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:0  %data_19_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_19_V_read)

]]></Node>
<StgValue><ssdm name="data_19_V_read_2"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:1  %data_18_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_18_V_read)

]]></Node>
<StgValue><ssdm name="data_18_V_read_2"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:2  %data_17_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_17_V_read)

]]></Node>
<StgValue><ssdm name="data_17_V_read_2"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:3  %data_16_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_16_V_read)

]]></Node>
<StgValue><ssdm name="data_16_V_read_2"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:4  %data_15_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_15_V_read)

]]></Node>
<StgValue><ssdm name="data_15_V_read_2"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:5  %data_14_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_14_V_read)

]]></Node>
<StgValue><ssdm name="data_14_V_read_2"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:6  %data_13_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_13_V_read)

]]></Node>
<StgValue><ssdm name="data_13_V_read_2"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:7  %data_12_V_read51 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_12_V_read)

]]></Node>
<StgValue><ssdm name="data_12_V_read51"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:8  %data_11_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_11_V_read)

]]></Node>
<StgValue><ssdm name="data_11_V_read_2"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:9  %data_10_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_10_V_read)

]]></Node>
<StgValue><ssdm name="data_10_V_read_2"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:10  %data_9_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_9_V_read)

]]></Node>
<StgValue><ssdm name="data_9_V_read_3"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:11  %data_8_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_8_V_read)

]]></Node>
<StgValue><ssdm name="data_8_V_read_3"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:12  %data_7_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_7_V_read)

]]></Node>
<StgValue><ssdm name="data_7_V_read_3"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:13  %data_6_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_6_V_read)

]]></Node>
<StgValue><ssdm name="data_6_V_read_3"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:14  %data_5_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_5_V_read)

]]></Node>
<StgValue><ssdm name="data_5_V_read_3"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:15  %data_4_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_4_V_read)

]]></Node>
<StgValue><ssdm name="data_4_V_read_3"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:16  %data_3_V_read42 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_3_V_read)

]]></Node>
<StgValue><ssdm name="data_3_V_read42"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:17  %data_2_V_read41 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_2_V_read)

]]></Node>
<StgValue><ssdm name="data_2_V_read41"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:18  %data_1_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_1_V_read)

]]></Node>
<StgValue><ssdm name="data_1_V_read_3"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:19  %data_0_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_0_V_read)

]]></Node>
<StgValue><ssdm name="data_0_V_read_3"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_4:20  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str44)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_4:21  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln72"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_4:22  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str44, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:23  %icmp_ln1494 = icmp sgt i16 %data_0_V_read_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="15" op_0_bw="16">
<![CDATA[
hls_label_4:24  %trunc_ln81 = trunc i16 %data_0_V_read_3 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln81"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
hls_label_4:25  %select_ln81 = select i1 %icmp_ln1494, i15 %trunc_ln81, i15 0

]]></Node>
<StgValue><ssdm name="select_ln81"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="15">
<![CDATA[
hls_label_4:26  %zext_ln81 = zext i15 %select_ln81 to i16

]]></Node>
<StgValue><ssdm name="zext_ln81"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:27  %icmp_ln1494_1 = icmp sgt i16 %data_1_V_read_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="15" op_0_bw="16">
<![CDATA[
hls_label_4:28  %trunc_ln81_29 = trunc i16 %data_1_V_read_3 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln81_29"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
hls_label_4:29  %select_ln81_29 = select i1 %icmp_ln1494_1, i15 %trunc_ln81_29, i15 0

]]></Node>
<StgValue><ssdm name="select_ln81_29"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="15">
<![CDATA[
hls_label_4:30  %zext_ln81_29 = zext i15 %select_ln81_29 to i16

]]></Node>
<StgValue><ssdm name="zext_ln81_29"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:31  %icmp_ln1494_2 = icmp sgt i16 %data_2_V_read41, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="15" op_0_bw="16">
<![CDATA[
hls_label_4:32  %trunc_ln81_30 = trunc i16 %data_2_V_read41 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln81_30"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
hls_label_4:33  %select_ln81_30 = select i1 %icmp_ln1494_2, i15 %trunc_ln81_30, i15 0

]]></Node>
<StgValue><ssdm name="select_ln81_30"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="15">
<![CDATA[
hls_label_4:34  %zext_ln81_30 = zext i15 %select_ln81_30 to i16

]]></Node>
<StgValue><ssdm name="zext_ln81_30"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:35  %icmp_ln1494_3 = icmp sgt i16 %data_3_V_read42, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_3"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="16">
<![CDATA[
hls_label_4:36  %trunc_ln81_31 = trunc i16 %data_3_V_read42 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln81_31"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
hls_label_4:37  %select_ln81_31 = select i1 %icmp_ln1494_3, i15 %trunc_ln81_31, i15 0

]]></Node>
<StgValue><ssdm name="select_ln81_31"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="15">
<![CDATA[
hls_label_4:38  %zext_ln81_31 = zext i15 %select_ln81_31 to i16

]]></Node>
<StgValue><ssdm name="zext_ln81_31"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:39  %icmp_ln1494_4 = icmp sgt i16 %data_4_V_read_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_4"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="15" op_0_bw="16">
<![CDATA[
hls_label_4:40  %trunc_ln81_32 = trunc i16 %data_4_V_read_3 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln81_32"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
hls_label_4:41  %select_ln81_32 = select i1 %icmp_ln1494_4, i15 %trunc_ln81_32, i15 0

]]></Node>
<StgValue><ssdm name="select_ln81_32"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="15">
<![CDATA[
hls_label_4:42  %zext_ln81_32 = zext i15 %select_ln81_32 to i16

]]></Node>
<StgValue><ssdm name="zext_ln81_32"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:43  %icmp_ln1494_5 = icmp sgt i16 %data_5_V_read_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_5"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="15" op_0_bw="16">
<![CDATA[
hls_label_4:44  %trunc_ln81_33 = trunc i16 %data_5_V_read_3 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln81_33"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
hls_label_4:45  %select_ln81_33 = select i1 %icmp_ln1494_5, i15 %trunc_ln81_33, i15 0

]]></Node>
<StgValue><ssdm name="select_ln81_33"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="15">
<![CDATA[
hls_label_4:46  %zext_ln81_33 = zext i15 %select_ln81_33 to i16

]]></Node>
<StgValue><ssdm name="zext_ln81_33"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:47  %icmp_ln1494_6 = icmp sgt i16 %data_6_V_read_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_6"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="15" op_0_bw="16">
<![CDATA[
hls_label_4:48  %trunc_ln81_34 = trunc i16 %data_6_V_read_3 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln81_34"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
hls_label_4:49  %select_ln81_34 = select i1 %icmp_ln1494_6, i15 %trunc_ln81_34, i15 0

]]></Node>
<StgValue><ssdm name="select_ln81_34"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="15">
<![CDATA[
hls_label_4:50  %zext_ln81_34 = zext i15 %select_ln81_34 to i16

]]></Node>
<StgValue><ssdm name="zext_ln81_34"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:51  %icmp_ln1494_7 = icmp sgt i16 %data_7_V_read_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_7"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="15" op_0_bw="16">
<![CDATA[
hls_label_4:52  %trunc_ln81_35 = trunc i16 %data_7_V_read_3 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln81_35"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
hls_label_4:53  %select_ln81_35 = select i1 %icmp_ln1494_7, i15 %trunc_ln81_35, i15 0

]]></Node>
<StgValue><ssdm name="select_ln81_35"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="15">
<![CDATA[
hls_label_4:54  %zext_ln81_35 = zext i15 %select_ln81_35 to i16

]]></Node>
<StgValue><ssdm name="zext_ln81_35"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:55  %icmp_ln1494_8 = icmp sgt i16 %data_8_V_read_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_8"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="15" op_0_bw="16">
<![CDATA[
hls_label_4:56  %trunc_ln81_36 = trunc i16 %data_8_V_read_3 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln81_36"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
hls_label_4:57  %select_ln81_36 = select i1 %icmp_ln1494_8, i15 %trunc_ln81_36, i15 0

]]></Node>
<StgValue><ssdm name="select_ln81_36"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="15">
<![CDATA[
hls_label_4:58  %zext_ln81_36 = zext i15 %select_ln81_36 to i16

]]></Node>
<StgValue><ssdm name="zext_ln81_36"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:59  %icmp_ln1494_9 = icmp sgt i16 %data_9_V_read_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_9"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="15" op_0_bw="16">
<![CDATA[
hls_label_4:60  %trunc_ln81_37 = trunc i16 %data_9_V_read_3 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln81_37"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
hls_label_4:61  %select_ln81_37 = select i1 %icmp_ln1494_9, i15 %trunc_ln81_37, i15 0

]]></Node>
<StgValue><ssdm name="select_ln81_37"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="15">
<![CDATA[
hls_label_4:62  %zext_ln81_37 = zext i15 %select_ln81_37 to i16

]]></Node>
<StgValue><ssdm name="zext_ln81_37"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:63  %icmp_ln1494_10 = icmp sgt i16 %data_10_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_10"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="15" op_0_bw="16">
<![CDATA[
hls_label_4:64  %trunc_ln81_38 = trunc i16 %data_10_V_read_2 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln81_38"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
hls_label_4:65  %select_ln81_38 = select i1 %icmp_ln1494_10, i15 %trunc_ln81_38, i15 0

]]></Node>
<StgValue><ssdm name="select_ln81_38"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="15">
<![CDATA[
hls_label_4:66  %zext_ln81_38 = zext i15 %select_ln81_38 to i16

]]></Node>
<StgValue><ssdm name="zext_ln81_38"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:67  %icmp_ln1494_11 = icmp sgt i16 %data_11_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_11"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="15" op_0_bw="16">
<![CDATA[
hls_label_4:68  %trunc_ln81_39 = trunc i16 %data_11_V_read_2 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln81_39"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
hls_label_4:69  %select_ln81_39 = select i1 %icmp_ln1494_11, i15 %trunc_ln81_39, i15 0

]]></Node>
<StgValue><ssdm name="select_ln81_39"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="15">
<![CDATA[
hls_label_4:70  %zext_ln81_39 = zext i15 %select_ln81_39 to i16

]]></Node>
<StgValue><ssdm name="zext_ln81_39"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:71  %icmp_ln1494_12 = icmp sgt i16 %data_12_V_read51, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_12"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="15" op_0_bw="16">
<![CDATA[
hls_label_4:72  %trunc_ln81_40 = trunc i16 %data_12_V_read51 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln81_40"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
hls_label_4:73  %select_ln81_40 = select i1 %icmp_ln1494_12, i15 %trunc_ln81_40, i15 0

]]></Node>
<StgValue><ssdm name="select_ln81_40"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="15">
<![CDATA[
hls_label_4:74  %zext_ln81_40 = zext i15 %select_ln81_40 to i16

]]></Node>
<StgValue><ssdm name="zext_ln81_40"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:75  %icmp_ln1494_13 = icmp sgt i16 %data_13_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_13"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="15" op_0_bw="16">
<![CDATA[
hls_label_4:76  %trunc_ln81_41 = trunc i16 %data_13_V_read_2 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln81_41"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
hls_label_4:77  %select_ln81_41 = select i1 %icmp_ln1494_13, i15 %trunc_ln81_41, i15 0

]]></Node>
<StgValue><ssdm name="select_ln81_41"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="15">
<![CDATA[
hls_label_4:78  %zext_ln81_41 = zext i15 %select_ln81_41 to i16

]]></Node>
<StgValue><ssdm name="zext_ln81_41"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:79  %icmp_ln1494_14 = icmp sgt i16 %data_14_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_14"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="15" op_0_bw="16">
<![CDATA[
hls_label_4:80  %trunc_ln81_42 = trunc i16 %data_14_V_read_2 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln81_42"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
hls_label_4:81  %select_ln81_42 = select i1 %icmp_ln1494_14, i15 %trunc_ln81_42, i15 0

]]></Node>
<StgValue><ssdm name="select_ln81_42"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="15">
<![CDATA[
hls_label_4:82  %zext_ln81_42 = zext i15 %select_ln81_42 to i16

]]></Node>
<StgValue><ssdm name="zext_ln81_42"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:83  %icmp_ln1494_15 = icmp sgt i16 %data_15_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_15"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="15" op_0_bw="16">
<![CDATA[
hls_label_4:84  %trunc_ln81_43 = trunc i16 %data_15_V_read_2 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln81_43"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
hls_label_4:85  %select_ln81_43 = select i1 %icmp_ln1494_15, i15 %trunc_ln81_43, i15 0

]]></Node>
<StgValue><ssdm name="select_ln81_43"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="15">
<![CDATA[
hls_label_4:86  %zext_ln81_43 = zext i15 %select_ln81_43 to i16

]]></Node>
<StgValue><ssdm name="zext_ln81_43"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:87  %icmp_ln1494_16 = icmp sgt i16 %data_16_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_16"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="15" op_0_bw="16">
<![CDATA[
hls_label_4:88  %trunc_ln81_44 = trunc i16 %data_16_V_read_2 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln81_44"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
hls_label_4:89  %select_ln81_44 = select i1 %icmp_ln1494_16, i15 %trunc_ln81_44, i15 0

]]></Node>
<StgValue><ssdm name="select_ln81_44"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="15">
<![CDATA[
hls_label_4:90  %zext_ln81_44 = zext i15 %select_ln81_44 to i16

]]></Node>
<StgValue><ssdm name="zext_ln81_44"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:91  %icmp_ln1494_17 = icmp sgt i16 %data_17_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_17"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="15" op_0_bw="16">
<![CDATA[
hls_label_4:92  %trunc_ln81_45 = trunc i16 %data_17_V_read_2 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln81_45"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
hls_label_4:93  %select_ln81_45 = select i1 %icmp_ln1494_17, i15 %trunc_ln81_45, i15 0

]]></Node>
<StgValue><ssdm name="select_ln81_45"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="15">
<![CDATA[
hls_label_4:94  %zext_ln81_45 = zext i15 %select_ln81_45 to i16

]]></Node>
<StgValue><ssdm name="zext_ln81_45"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:95  %icmp_ln1494_18 = icmp sgt i16 %data_18_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_18"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="15" op_0_bw="16">
<![CDATA[
hls_label_4:96  %trunc_ln81_46 = trunc i16 %data_18_V_read_2 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln81_46"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
hls_label_4:97  %select_ln81_46 = select i1 %icmp_ln1494_18, i15 %trunc_ln81_46, i15 0

]]></Node>
<StgValue><ssdm name="select_ln81_46"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="15">
<![CDATA[
hls_label_4:98  %zext_ln81_46 = zext i15 %select_ln81_46 to i16

]]></Node>
<StgValue><ssdm name="zext_ln81_46"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:99  %icmp_ln1494_19 = icmp sgt i16 %data_19_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_19"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="15" op_0_bw="16">
<![CDATA[
hls_label_4:100  %trunc_ln81_47 = trunc i16 %data_19_V_read_2 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln81_47"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
hls_label_4:101  %select_ln81_47 = select i1 %icmp_ln1494_19, i15 %trunc_ln81_47, i15 0

]]></Node>
<StgValue><ssdm name="select_ln81_47"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="15">
<![CDATA[
hls_label_4:102  %zext_ln81_47 = zext i15 %select_ln81_47 to i16

]]></Node>
<StgValue><ssdm name="zext_ln81_47"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="320" op_0_bw="320" op_1_bw="16">
<![CDATA[
hls_label_4:103  %newret = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } undef, i16 %zext_ln81, 0

]]></Node>
<StgValue><ssdm name="newret"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="320" op_0_bw="320" op_1_bw="16">
<![CDATA[
hls_label_4:104  %newret2 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret, i16 %zext_ln81_29, 1

]]></Node>
<StgValue><ssdm name="newret2"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="320" op_0_bw="320" op_1_bw="16">
<![CDATA[
hls_label_4:105  %newret4 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret2, i16 %zext_ln81_30, 2

]]></Node>
<StgValue><ssdm name="newret4"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="320" op_0_bw="320" op_1_bw="16">
<![CDATA[
hls_label_4:106  %newret6 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret4, i16 %zext_ln81_31, 3

]]></Node>
<StgValue><ssdm name="newret6"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="320" op_0_bw="320" op_1_bw="16">
<![CDATA[
hls_label_4:107  %newret8 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret6, i16 %zext_ln81_32, 4

]]></Node>
<StgValue><ssdm name="newret8"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="320" op_0_bw="320" op_1_bw="16">
<![CDATA[
hls_label_4:108  %newret10 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret8, i16 %zext_ln81_33, 5

]]></Node>
<StgValue><ssdm name="newret10"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="320" op_0_bw="320" op_1_bw="16">
<![CDATA[
hls_label_4:109  %newret11 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret10, i16 %zext_ln81_34, 6

]]></Node>
<StgValue><ssdm name="newret11"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="320" op_0_bw="320" op_1_bw="16">
<![CDATA[
hls_label_4:110  %newret12 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret11, i16 %zext_ln81_35, 7

]]></Node>
<StgValue><ssdm name="newret12"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="320" op_0_bw="320" op_1_bw="16">
<![CDATA[
hls_label_4:111  %newret13 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret12, i16 %zext_ln81_36, 8

]]></Node>
<StgValue><ssdm name="newret13"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="320" op_0_bw="320" op_1_bw="16">
<![CDATA[
hls_label_4:112  %newret14 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret13, i16 %zext_ln81_37, 9

]]></Node>
<StgValue><ssdm name="newret14"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="320" op_0_bw="320" op_1_bw="16">
<![CDATA[
hls_label_4:113  %newret15 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret14, i16 %zext_ln81_38, 10

]]></Node>
<StgValue><ssdm name="newret15"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="320" op_0_bw="320" op_1_bw="16">
<![CDATA[
hls_label_4:114  %newret16 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret15, i16 %zext_ln81_39, 11

]]></Node>
<StgValue><ssdm name="newret16"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="320" op_0_bw="320" op_1_bw="16">
<![CDATA[
hls_label_4:115  %newret17 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret16, i16 %zext_ln81_40, 12

]]></Node>
<StgValue><ssdm name="newret17"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="320" op_0_bw="320" op_1_bw="16">
<![CDATA[
hls_label_4:116  %newret18 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret17, i16 %zext_ln81_41, 13

]]></Node>
<StgValue><ssdm name="newret18"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="320" op_0_bw="320" op_1_bw="16">
<![CDATA[
hls_label_4:117  %newret19 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret18, i16 %zext_ln81_42, 14

]]></Node>
<StgValue><ssdm name="newret19"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="320" op_0_bw="320" op_1_bw="16">
<![CDATA[
hls_label_4:118  %newret20 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret19, i16 %zext_ln81_43, 15

]]></Node>
<StgValue><ssdm name="newret20"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="320" op_0_bw="320" op_1_bw="16">
<![CDATA[
hls_label_4:119  %newret21 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret20, i16 %zext_ln81_44, 16

]]></Node>
<StgValue><ssdm name="newret21"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="320" op_0_bw="320" op_1_bw="16">
<![CDATA[
hls_label_4:120  %newret22 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret21, i16 %zext_ln81_45, 17

]]></Node>
<StgValue><ssdm name="newret22"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="320" op_0_bw="320" op_1_bw="16">
<![CDATA[
hls_label_4:121  %newret23 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret22, i16 %zext_ln81_46, 18

]]></Node>
<StgValue><ssdm name="newret23"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="320" op_0_bw="320" op_1_bw="16">
<![CDATA[
hls_label_4:122  %newret24 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret23, i16 %zext_ln81_47, 19

]]></Node>
<StgValue><ssdm name="newret24"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="320">
<![CDATA[
hls_label_4:123  ret { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret24

]]></Node>
<StgValue><ssdm name="ret_ln81"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
