INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asus/Vivado_Projects/RISC-V-processor/Risc_V_Multicycle/Risc_V_Multicycle.srcs/sources_1/new/RISC_V_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module instr_data_memory
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asus/Vivado_Projects/RISC-V-processor/Risc_V_Multicycle/Risc_V_Multicycle.srcs/sim_1/new/RF_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF_sim
