$version Generated by VerilatedVcd $end
$date Tue Dec  6 12:57:11 2022 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire 32 # a_i [31:0] $end
  $var wire 32 $ rd_o [31:0] $end
  $scope module rom $end
   $var wire 32 & DATA_W [31:0] $end
   $var wire 32 % WIDTH [31:0] $end
   $var wire 32 # a_i [31:0] $end
   $var wire 32 $ rd_o [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000000000000000000000000000 #
b00000000000000000000000000000000 $
b00000000000000000000000000100000 %
b00000000000000000000000000001000 &
#1
b10101010101110111100110011011101 $
#2
b00000000000000000000000000000100 #
#3
b00010001001000100011001101000100 $
#4
b00000000000000000000000000001000 #
#5
b10101011101011001010110110101110 $
#6
b00000000000000000000000000001100 #
#7
b01010101011001100111011110001000 $
#8
b00000000000000000000000000010000 #
#9
b00000000000000000000000000000000 $
