TimeQuest Timing Analyzer report for semaphore
Thu Jan 31 14:34:02 2013
Quartus II 32-bit Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Clocks
  4. Slow 1200mV 85C Model Fmax Summary
  5. Slow 1200mV 85C Model Setup Summary
  6. Slow 1200mV 85C Model Hold Summary
  7. Slow 1200mV 85C Model Recovery Summary
  8. Slow 1200mV 85C Model Removal Summary
  9. Slow 1200mV 85C Model Minimum Pulse Width Summary
 10. Slow 1200mV 85C Model Setup: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'
 11. Slow 1200mV 85C Model Setup: 'clk'
 12. Slow 1200mV 85C Model Hold: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'
 13. Slow 1200mV 85C Model Hold: 'clk'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Slow 1200mV 85C Model Metastability Report
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'
 26. Slow 1200mV 0C Model Setup: 'clk'
 27. Slow 1200mV 0C Model Hold: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'
 28. Slow 1200mV 0C Model Hold: 'clk'
 29. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 30. Slow 1200mV 0C Model Minimum Pulse Width: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Slow 1200mV 0C Model Metastability Report
 34. Fast 1200mV 0C Model Setup Summary
 35. Fast 1200mV 0C Model Hold Summary
 36. Fast 1200mV 0C Model Recovery Summary
 37. Fast 1200mV 0C Model Removal Summary
 38. Fast 1200mV 0C Model Minimum Pulse Width Summary
 39. Fast 1200mV 0C Model Setup: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'
 40. Fast 1200mV 0C Model Setup: 'clk'
 41. Fast 1200mV 0C Model Hold: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'
 42. Fast 1200mV 0C Model Hold: 'clk'
 43. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 44. Fast 1200mV 0C Model Minimum Pulse Width: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Fast 1200mV 0C Model Metastability Report
 48. Multicorner Timing Analysis Summary
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Board Trace Model Assignments
 52. Input Transition Times
 53. Signal Integrity Metrics (Slow 1200mv 0c Model)
 54. Signal Integrity Metrics (Slow 1200mv 85c Model)
 55. Signal Integrity Metrics (Fast 1200mv 0c Model)
 56. Setup Transfers
 57. Hold Transfers
 58. Report TCCS
 59. Report RSKM
 60. Unconstrained Paths
 61. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition ;
; Revision Name      ; semaphore                                                       ;
; Device Family      ; Cyclone IV E                                                    ;
; Device Name        ; EP4CE22F17C6                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Enabled                                                         ;
+--------------------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------+
; Clock Name                                                                 ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                        ;
+----------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------+
; clk                                                                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                                        ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp } ;
+----------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                               ;
+------------+-----------------+----------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                 ; Note ;
+------------+-----------------+----------------------------------------------------------------------------+------+
; 179.66 MHz ; 179.66 MHz      ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;      ;
; 234.47 MHz ; 234.47 MHz      ; clk                                                                        ;      ;
+------------+-----------------+----------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                 ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; -4.566 ; -49.872       ;
; clk                                                                        ; -3.265 ; -58.269       ;
+----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                  ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; -1.744 ; -7.888        ;
; clk                                                                        ; 0.007  ; 0.000         ;
+----------------------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                   ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; clk                                                                        ; -3.000 ; -36.000       ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; -1.000 ; -9.000        ;
+----------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -4.566 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -2.227     ; 3.334      ;
; -4.549 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -2.227     ; 3.317      ;
; -4.507 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -2.227     ; 3.275      ;
; -4.506 ; state[2]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -2.450     ; 2.049      ;
; -4.494 ; state[3]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -2.452     ; 2.035      ;
; -4.490 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -2.227     ; 3.258      ;
; -4.455 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -2.227     ; 3.223      ;
; -4.435 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -2.227     ; 3.203      ;
; -4.397 ; state[5]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -2.451     ; 1.939      ;
; -4.396 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -2.227     ; 3.164      ;
; -4.376 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -2.227     ; 3.144      ;
; -4.358 ; state[4]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -2.561     ; 1.790      ;
; -4.181 ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -2.227     ; 2.949      ;
; -4.167 ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -2.227     ; 2.935      ;
; -4.148 ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -2.227     ; 2.916      ;
; -4.120 ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -2.227     ; 2.888      ;
; -4.037 ; state[1]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -2.451     ; 1.579      ;
; -3.989 ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -2.227     ; 2.757      ;
; -3.963 ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -2.227     ; 2.731      ;
; -3.858 ; state[2]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -2.601     ; 1.604      ;
; -3.838 ; state[3]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -2.603     ; 1.582      ;
; -3.638 ; state[5]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -2.602     ; 1.383      ;
; -3.592 ; state[4]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -2.712     ; 1.227      ;
; -3.312 ; state[1]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -2.602     ; 1.057      ;
; -2.269 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 3.201      ;
; -2.268 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 3.200      ;
; -2.267 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 3.199      ;
; -2.266 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 3.198      ;
; -2.266 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 3.198      ;
; -2.265 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 3.197      ;
; -2.264 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 3.196      ;
; -2.252 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 3.184      ;
; -2.251 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 3.183      ;
; -2.250 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 3.182      ;
; -2.249 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 3.181      ;
; -2.249 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 3.181      ;
; -2.248 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 3.180      ;
; -2.247 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 3.179      ;
; -2.158 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 3.090      ;
; -2.157 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 3.089      ;
; -2.156 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 3.088      ;
; -2.155 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 3.087      ;
; -2.155 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 3.087      ;
; -2.154 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 3.086      ;
; -2.153 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 3.085      ;
; -2.138 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 3.070      ;
; -2.137 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 3.069      ;
; -2.136 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 3.068      ;
; -2.135 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 3.067      ;
; -2.135 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 3.067      ;
; -2.134 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 3.066      ;
; -2.133 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 3.065      ;
; -1.958 ; state[4]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.155     ; 1.970      ;
; -1.927 ; state[4]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.153     ; 1.961      ;
; -1.908 ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.840      ;
; -1.905 ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.837      ;
; -1.904 ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.836      ;
; -1.904 ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.836      ;
; -1.904 ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.836      ;
; -1.903 ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.835      ;
; -1.903 ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.835      ;
; -1.886 ; state[3]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.044     ; 2.005      ;
; -1.880 ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.812      ;
; -1.877 ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.809      ;
; -1.876 ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.808      ;
; -1.876 ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.808      ;
; -1.876 ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.808      ;
; -1.875 ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.807      ;
; -1.875 ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.807      ;
; -1.852 ; state[2]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.042     ; 1.973      ;
; -1.815 ; state[2]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.044     ; 1.938      ;
; -1.784 ; state[2]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.042     ; 1.929      ;
; -1.723 ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.655      ;
; -1.720 ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.652      ;
; -1.719 ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.651      ;
; -1.719 ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.651      ;
; -1.719 ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.651      ;
; -1.718 ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.650      ;
; -1.718 ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.650      ;
; -1.670 ; state[5]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.043     ; 1.790      ;
; -1.503 ; state[5]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.045     ; 1.625      ;
; -1.502 ; state[2]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.043     ; 1.799      ;
; -1.490 ; state[3]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.045     ; 1.785      ;
; -1.488 ; state[5]                                              ; trafic_light_ctl[5]$latch                             ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.877     ; 0.994      ;
; -1.472 ; state[5]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.043     ; 1.616      ;
; -1.469 ; state[3]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.046     ; 1.590      ;
; -1.456 ; state[2]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; 0.063      ; 1.857      ;
; -1.425 ; state[3]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.044     ; 1.568      ;
; -1.418 ; state[4]                                              ; trafic_light_ctl[4]$latch                             ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.988     ; 0.813      ;
; -1.417 ; state[4]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.153     ; 1.427      ;
; -1.416 ; state[5]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; 0.062      ; 1.816      ;
; -1.393 ; state[5]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.044     ; 1.689      ;
; -1.366 ; state[1]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.045     ; 1.488      ;
; -1.354 ; state[4]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.154     ; 1.540      ;
; -1.347 ; state[2]                                              ; trafic_light_ctl[2]$latch                             ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.773     ; 0.961      ;
; -1.322 ; state[1]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.043     ; 1.466      ;
; -1.281 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.632     ; 1.644      ;
; -1.264 ; state[4]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.048     ; 1.554      ;
; -1.255 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.632     ; 1.618      ;
; -1.246 ; state[1]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; 0.062      ; 1.646      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.265 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.080     ; 4.180      ;
; -3.259 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.080     ; 4.174      ;
; -3.249 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.080     ; 4.164      ;
; -3.242 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.080     ; 4.157      ;
; -3.178 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.078     ; 4.095      ;
; -3.146 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.080     ; 4.061      ;
; -3.138 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.080     ; 4.053      ;
; -3.121 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.080     ; 4.036      ;
; -3.068 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.078     ; 3.985      ;
; -3.030 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.078     ; 3.947      ;
; -3.020 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.080     ; 3.935      ;
; -2.982 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.080     ; 3.897      ;
; -2.980 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.078     ; 3.897      ;
; -2.966 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.080     ; 3.881      ;
; -2.958 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.080     ; 3.873      ;
; -2.957 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.078     ; 3.874      ;
; -2.912 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.080     ; 3.827      ;
; -2.904 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.080     ; 3.819      ;
; -2.900 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.080     ; 3.815      ;
; -2.881 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.080     ; 3.796      ;
; -2.877 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.077     ; 3.795      ;
; -2.877 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.077     ; 3.795      ;
; -2.874 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.078     ; 3.791      ;
; -2.843 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.080     ; 3.758      ;
; -2.764 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.078     ; 3.681      ;
; -2.737 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.078     ; 3.654      ;
; -2.734 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.080     ; 3.649      ;
; -2.719 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.078     ; 3.636      ;
; -2.712 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.077     ; 3.630      ;
; -2.679 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.078     ; 3.596      ;
; -2.624 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.078     ; 3.541      ;
; -2.604 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.077     ; 3.522      ;
; -2.599 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.065     ; 3.529      ;
; -2.597 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.065     ; 3.527      ;
; -2.568 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.065     ; 3.498      ;
; -2.450 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk          ; clk         ; 1.000        ; -0.065     ; 3.380      ;
; -2.440 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.065     ; 3.370      ;
; -2.414 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.065     ; 3.344      ;
; -2.377 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.065     ; 3.307      ;
; -2.375 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.065     ; 3.305      ;
; -2.371 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.065     ; 3.301      ;
; -2.365 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.065     ; 3.295      ;
; -2.355 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.065     ; 3.285      ;
; -2.353 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.065     ; 3.283      ;
; -2.349 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; clk          ; clk         ; 1.000        ; -0.063     ; 3.281      ;
; -2.324 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk          ; clk         ; 1.000        ; -0.065     ; 3.254      ;
; -2.319 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.065     ; 3.249      ;
; -2.317 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.065     ; 3.247      ;
; -2.298 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk          ; clk         ; 1.000        ; -0.065     ; 3.228      ;
; -2.288 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.065     ; 3.218      ;
; -2.255 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.065     ; 3.185      ;
; -2.254 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.065     ; 3.184      ;
; -2.252 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.065     ; 3.182      ;
; -2.249 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.065     ; 3.179      ;
; -2.234 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.065     ; 3.164      ;
; -2.223 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.065     ; 3.153      ;
; -2.208 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.065     ; 3.138      ;
; -2.206 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.065     ; 3.136      ;
; -2.204 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.065     ; 3.134      ;
; -2.184 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.065     ; 3.114      ;
; -2.175 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.065     ; 3.105      ;
; -2.170 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk          ; clk         ; 1.000        ; -0.065     ; 3.100      ;
; -2.149 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.065     ; 3.079      ;
; -2.130 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.065     ; 3.060      ;
; -2.127 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.065     ; 3.057      ;
; -2.127 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; clk          ; clk         ; 1.000        ; -0.063     ; 3.059      ;
; -2.124 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.065     ; 3.054      ;
; -2.122 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.065     ; 3.052      ;
; -2.118 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.065     ; 3.048      ;
; -2.105 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk          ; clk         ; 1.000        ; -0.065     ; 3.035      ;
; -2.105 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; clk          ; clk         ; 1.000        ; -0.063     ; 3.037      ;
; -2.092 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.065     ; 3.022      ;
; -2.091 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.065     ; 3.021      ;
; -2.085 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.065     ; 3.015      ;
; -2.084 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.065     ; 3.014      ;
; -2.069 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; clk          ; clk         ; 1.000        ; -0.063     ; 3.001      ;
; -2.068 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk          ; clk         ; 1.000        ; -0.065     ; 2.998      ;
; -2.065 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.065     ; 2.995      ;
; -2.057 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk          ; clk         ; 1.000        ; -0.065     ; 2.987      ;
; -2.055 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.065     ; 2.985      ;
; -2.053 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.065     ; 2.983      ;
; -2.033 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.065     ; 2.963      ;
; -2.026 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.065     ; 2.956      ;
; -2.020 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.065     ; 2.950      ;
; -2.015 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.065     ; 2.945      ;
; -2.014 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk          ; clk         ; 1.000        ; -0.065     ; 2.944      ;
; -2.013 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.065     ; 2.943      ;
; -2.011 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.065     ; 2.941      ;
; -2.011 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.065     ; 2.941      ;
; -2.004 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.936      ;
; -1.987 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.065     ; 2.917      ;
; -1.985 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.065     ; 2.915      ;
; -1.978 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.065     ; 2.908      ;
; -1.978 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.065     ; 2.908      ;
; -1.977 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.065     ; 2.907      ;
; -1.975 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.065     ; 2.905      ;
; -1.975 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.065     ; 2.905      ;
; -1.972 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.065     ; 2.902      ;
; -1.969 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.065     ; 2.899      ;
; -1.968 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk          ; clk         ; 1.000        ; -0.065     ; 2.898      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -1.744 ; state[0]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 2.712      ; 0.968      ;
; -1.634 ; state[0]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 2.602      ; 0.968      ;
; -1.035 ; state[0]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 2.603      ; 1.568      ;
; -0.498 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 1.736      ; 1.395      ;
; -0.498 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 1.736      ; 1.395      ;
; -0.497 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 1.736      ; 1.396      ;
; -0.497 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 1.736      ; 1.396      ;
; -0.496 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 1.736      ; 1.397      ;
; -0.496 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 1.736      ; 1.397      ;
; -0.493 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 1.736      ; 1.400      ;
; 0.382  ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.038      ; 0.577      ;
; 0.382  ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.038      ; 0.577      ;
; 0.560  ; state[0]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.388      ; 0.948      ;
; 0.611  ; timer_ctl:timer_ctl_ports|long_interval               ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.632      ; 1.243      ;
; 0.686  ; state[0]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 2.602      ; 3.288      ;
; 0.707  ; state[0]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 2.601      ; 3.308      ;
; 0.717  ; timer_ctl:timer_ctl_ports|short_interval              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.632      ; 1.349      ;
; 0.941  ; state[0]                                              ; trafic_light_ctl[0]$latch                             ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 1.937      ; 2.878      ;
; 0.967  ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.187      ;
; 1.041  ; state[3]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.153      ; 1.194      ;
; 1.044  ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.264      ;
; 1.081  ; state[3]                                              ; trafic_light_ctl[3]$latch                             ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; -0.429     ; 0.652      ;
; 1.097  ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.317      ;
; 1.104  ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.324      ;
; 1.112  ; state[1]                                              ; trafic_light_ctl[1]$latch                             ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; -0.420     ; 0.692      ;
; 1.126  ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.346      ;
; 1.129  ; state[1]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.045      ; 1.174      ;
; 1.136  ; state[1]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.044      ; 1.180      ;
; 1.141  ; state[0]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.026      ; 1.167      ;
; 1.199  ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.419      ;
; 1.243  ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.463      ;
; 1.250  ; state[2]                                              ; trafic_light_ctl[2]$latch                             ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; -0.420     ; 0.830      ;
; 1.260  ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.480      ;
; 1.327  ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.547      ;
; 1.331  ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.551      ;
; 1.333  ; state[1]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.044      ; 1.377      ;
; 1.342  ; state[1]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.043      ; 1.385      ;
; 1.342  ; state[4]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; -0.061     ; 1.281      ;
; 1.354  ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.574      ;
; 1.355  ; state[4]                                              ; trafic_light_ctl[4]$latch                             ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; -0.634     ; 0.721      ;
; 1.362  ; state[1]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.154      ; 1.516      ;
; 1.370  ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.590      ;
; 1.383  ; state[4]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.048      ; 1.431      ;
; 1.394  ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.614      ;
; 1.403  ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.623      ;
; 1.417  ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.637      ;
; 1.419  ; state[3]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.043      ; 1.462      ;
; 1.425  ; state[5]                                              ; trafic_light_ctl[5]$latch                             ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; -0.528     ; 0.897      ;
; 1.428  ; state[3]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.042      ; 1.470      ;
; 1.429  ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.649      ;
; 1.446  ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.666      ;
; 1.452  ; state[5]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.043      ; 1.495      ;
; 1.472  ; state[5]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.043      ; 1.515      ;
; 1.483  ; state[2]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.155      ; 1.638      ;
; 1.488  ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.708      ;
; 1.489  ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.709      ;
; 1.490  ; state[5]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.044      ; 1.534      ;
; 1.493  ; state[5]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.042      ; 1.535      ;
; 1.501  ; state[4]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; -0.062     ; 1.439      ;
; 1.504  ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.724      ;
; 1.515  ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.735      ;
; 1.531  ; state[5]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.153      ; 1.684      ;
; 1.532  ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.752      ;
; 1.540  ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.760      ;
; 1.556  ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.776      ;
; 1.598  ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.818      ;
; 1.614  ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.834      ;
; 1.626  ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.846      ;
; 1.634  ; state[2]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.045      ; 1.679      ;
; 1.639  ; state[3]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.043      ; 1.682      ;
; 1.642  ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.862      ;
; 1.671  ; timer_reset                                           ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; -0.434     ; 1.394      ;
; 1.674  ; timer_reset                                           ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; -0.434     ; 1.397      ;
; 1.708  ; state[2]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.045      ; 1.753      ;
; 1.710  ; state[2]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.046      ; 1.756      ;
; 1.728  ; state[2]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.044      ; 1.772      ;
; 1.743  ; state[3]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.044      ; 1.787      ;
; 1.819  ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 2.039      ;
; 1.819  ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 2.039      ;
; 1.820  ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 2.040      ;
; 1.821  ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 2.041      ;
; 1.821  ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 2.041      ;
; 1.824  ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 2.044      ;
; 1.848  ; state[4]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; -0.062     ; 1.786      ;
; 1.866  ; state[4]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; -0.063     ; 1.803      ;
; 1.914  ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 2.134      ;
; 1.914  ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 2.134      ;
; 1.916  ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 2.136      ;
; 1.916  ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 2.136      ;
; 1.919  ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 2.139      ;
; 1.929  ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 2.149      ;
; 2.028  ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 2.248      ;
; 2.033  ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 2.253      ;
; 2.044  ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 2.264      ;
; 2.044  ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 2.264      ;
; 2.046  ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 2.266      ;
; 2.049  ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 2.269      ;
; 2.131  ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 2.351      ;
; 2.133  ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 2.353      ;
; 2.136  ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 2.356      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.007 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; clk         ; 0.000        ; 2.196      ; 2.589      ;
; 0.562 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; clk         ; -0.500       ; 2.196      ; 2.644      ;
; 0.568 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 0.787      ;
; 0.568 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 0.787      ;
; 0.568 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 0.787      ;
; 0.568 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; clk                                                                        ; clk         ; 0.000        ; 0.063      ; 0.788      ;
; 0.568 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk                                                                        ; clk         ; 0.000        ; 0.063      ; 0.788      ;
; 0.569 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; clk                                                                        ; clk         ; 0.000        ; 0.063      ; 0.789      ;
; 0.569 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; clk                                                                        ; clk         ; 0.000        ; 0.063      ; 0.789      ;
; 0.569 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk                                                                        ; clk         ; 0.000        ; 0.063      ; 0.789      ;
; 0.570 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.063      ; 0.790      ;
; 0.571 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.063      ; 0.791      ;
; 0.571 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk                                                                        ; clk         ; 0.000        ; 0.063      ; 0.791      ;
; 0.572 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.063      ; 0.792      ;
; 0.572 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk                                                                        ; clk         ; 0.000        ; 0.063      ; 0.792      ;
; 0.573 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk                                                                        ; clk         ; 0.000        ; 0.063      ; 0.793      ;
; 0.590 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 0.809      ;
; 0.843 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.063      ; 1.063      ;
; 0.843 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.063      ; 1.063      ;
; 0.843 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk                                                                        ; clk         ; 0.000        ; 0.063      ; 1.063      ;
; 0.843 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.062      ;
; 0.844 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.063      ;
; 0.844 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.063      ; 1.064      ;
; 0.844 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.063      ;
; 0.858 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; clk                                                                        ; clk         ; 0.000        ; 0.063      ; 1.078      ;
; 0.858 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk                                                                        ; clk         ; 0.000        ; 0.063      ; 1.078      ;
; 0.859 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.078      ;
; 0.859 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; clk                                                                        ; clk         ; 0.000        ; 0.063      ; 1.079      ;
; 0.859 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk                                                                        ; clk         ; 0.000        ; 0.063      ; 1.079      ;
; 0.860 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk                                                                        ; clk         ; 0.000        ; 0.063      ; 1.080      ;
; 0.860 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.079      ;
; 0.860 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.063      ; 1.080      ;
; 0.861 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.063      ; 1.081      ;
; 0.862 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk                                                                        ; clk         ; 0.000        ; 0.063      ; 1.082      ;
; 0.862 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.081      ;
; 0.953 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.172      ;
; 0.953 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; clk                                                                        ; clk         ; 0.000        ; 0.063      ; 1.173      ;
; 0.953 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; clk                                                                        ; clk         ; 0.000        ; 0.063      ; 1.173      ;
; 0.953 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk                                                                        ; clk         ; 0.000        ; 0.063      ; 1.173      ;
; 0.953 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.172      ;
; 0.954 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk                                                                        ; clk         ; 0.000        ; 0.063      ; 1.174      ;
; 0.954 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.173      ;
; 0.955 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.174      ;
; 0.955 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; clk                                                                        ; clk         ; 0.000        ; 0.060      ; 1.172      ;
; 0.955 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.063      ; 1.175      ;
; 0.955 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.063      ; 1.175      ;
; 0.955 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.174      ;
; 0.957 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.060      ; 1.174      ;
; 0.957 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.176      ;
; 0.969 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.188      ;
; 0.970 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.189      ;
; 0.970 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; clk                                                                        ; clk         ; 0.000        ; 0.063      ; 1.190      ;
; 0.971 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.190      ;
; 0.971 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.190      ;
; 0.971 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk                                                                        ; clk         ; 0.000        ; 0.063      ; 1.191      ;
; 0.972 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk                                                                        ; clk         ; 0.000        ; 0.063      ; 1.192      ;
; 0.972 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.063      ; 1.192      ;
; 0.994 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; clk                                                                        ; clk         ; 0.000        ; 0.063      ; 1.214      ;
; 0.996 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.063      ; 1.216      ;
; 1.015 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk                                                                        ; clk         ; 0.000        ; 0.063      ; 1.235      ;
; 1.029 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; clk                                                                        ; clk         ; 0.000        ; 0.063      ; 1.249      ;
; 1.030 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; clk                                                                        ; clk         ; 0.000        ; 0.063      ; 1.250      ;
; 1.032 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; clk                                                                        ; clk         ; 0.000        ; 0.063      ; 1.252      ;
; 1.065 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; clk                                                                        ; clk         ; 0.000        ; 0.063      ; 1.285      ;
; 1.065 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk                                                                        ; clk         ; 0.000        ; 0.063      ; 1.285      ;
; 1.066 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.285      ;
; 1.066 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.285      ;
; 1.067 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; clk                                                                        ; clk         ; 0.000        ; 0.060      ; 1.284      ;
; 1.067 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.286      ;
; 1.067 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; clk                                                                        ; clk         ; 0.000        ; 0.060      ; 1.284      ;
; 1.067 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.063      ; 1.287      ;
; 1.069 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.060      ; 1.286      ;
; 1.069 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.060      ; 1.286      ;
; 1.069 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk                                                                        ; clk         ; 0.000        ; 0.063      ; 1.289      ;
; 1.081 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.300      ;
; 1.082 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.301      ;
; 1.082 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk                                                                        ; clk         ; 0.000        ; 0.063      ; 1.302      ;
; 1.083 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.302      ;
; 1.084 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.303      ;
; 1.084 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.303      ;
; 1.084 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk                                                                        ; clk         ; 0.000        ; 0.063      ; 1.304      ;
; 1.085 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; clk                                                                        ; clk         ; 0.000        ; 0.060      ; 1.302      ;
; 1.087 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.060      ; 1.304      ;
; 1.106 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; clk                                                                        ; clk         ; 0.000        ; 0.063      ; 1.326      ;
; 1.108 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; clk                                                                        ; clk         ; 0.000        ; 0.063      ; 1.328      ;
; 1.124 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; clk                                                                        ; clk         ; 0.000        ; 0.063      ; 1.344      ;
; 1.125 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk                                                                        ; clk         ; 0.000        ; 0.063      ; 1.345      ;
; 1.125 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; clk                                                                        ; clk         ; 0.000        ; 0.063      ; 1.345      ;
; 1.127 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk                                                                        ; clk         ; 0.000        ; 0.063      ; 1.347      ;
; 1.127 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.063      ; 1.347      ;
; 1.127 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk                                                                        ; clk         ; 0.000        ; 0.063      ; 1.347      ;
; 1.141 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; clk                                                                        ; clk         ; 0.000        ; 0.063      ; 1.361      ;
; 1.142 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; clk                                                                        ; clk         ; 0.000        ; 0.063      ; 1.362      ;
; 1.143 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; clk                                                                        ; clk         ; 0.000        ; 0.063      ; 1.363      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                          ;
+--------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                    ;
+--------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clk   ; Rise       ; clk                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ;
; 0.335  ; 0.335        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; clk~input|o                                                                               ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[0]|clk                           ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[10]|clk                          ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[11]|clk                          ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[12]|clk                          ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[13]|clk                          ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[14]|clk                          ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[15]|clk                          ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[16]|clk                          ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[17]|clk                          ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[18]|clk                          ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[19]|clk                          ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[1]|clk                           ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[20]|clk                          ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[21]|clk                          ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[22]|clk                          ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[23]|clk                          ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[24]|clk                          ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[25]|clk                          ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[26]|clk                          ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[27]|clk                          ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[28]|clk                          ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[29]|clk                          ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[2]|clk                           ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[30]|clk                          ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[31]|clk                          ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[3]|clk                           ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[4]|clk                           ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[5]|clk                           ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[6]|clk                           ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[7]|clk                           ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[8]|clk                           ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[9]|clk                           ;
+--------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'                                                                                              ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                      ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+----------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|long_interval                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|short_interval                       ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]          ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]          ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[2]          ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]          ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]          ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[5]          ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[6]          ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|long_interval                        ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|short_interval                       ;
; 0.321  ; 0.537        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|long_interval                        ;
; 0.321  ; 0.537        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|short_interval                       ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]          ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]          ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[2]          ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]          ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]          ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[5]          ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[6]          ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]$latch                                      ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]$latch|datac                                ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]$latch|datac                                ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]$latch                                      ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]$latch                                      ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]$latch|datac                                ;
; 0.416  ; 0.416        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Fall       ; state[0]~0|combout                                             ;
; 0.417  ; 0.417        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[0]~0|datab                                               ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[1]                                                       ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[2]                                                       ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[3]                                                       ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[5]                                                       ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]$latch                                      ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]$latch                                      ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]$latch                                      ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]$latch|datad                                ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]$latch|datad                                ;
; 0.423  ; 0.423        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]$latch|datad                                ;
; 0.424  ; 0.424        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Fall       ; state[0]~0clkctrl|inclk[0]                                     ;
; 0.424  ; 0.424        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Fall       ; state[0]~0clkctrl|outclk                                       ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[0]|clk                ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[1]|clk                ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[2]|clk                ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[3]|clk                ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[4]|clk                ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[5]|clk                ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[6]|clk                ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp~clkctrl|inclk[0] ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp~clkctrl|outclk   ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset~2|dataa                                            ;
; 0.437  ; 0.437        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|long_interval|clk                              ;
; 0.437  ; 0.437        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|short_interval|clk                             ;
; 0.437  ; 0.437        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Fall       ; timer_reset~2|combout                                          ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[0]                                                       ;
; 0.439  ; 0.439        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Fall       ; state[1]|datad                                                 ;
; 0.439  ; 0.439        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Fall       ; state[2]|datad                                                 ;
; 0.439  ; 0.439        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Fall       ; state[3]|datad                                                 ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[4]                                                       ;
; 0.439  ; 0.439        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Fall       ; state[5]|datad                                                 ;
; 0.440  ; 0.440        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Fall       ; state[0]|datac                                                 ;
; 0.441  ; 0.441        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Fall       ; state[4]|datac                                                 ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset                                                    ;
; 0.479  ; 0.479        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Fall       ; timer_reset|dataa                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp|q                ;
; 0.516  ; 0.516        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Fall       ; timer_reset|dataa                                              ;
; 0.534  ; 0.534        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset                                                    ;
; 0.549  ; 0.549        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Fall       ; state[4]|datac                                                 ;
; 0.550  ; 0.550        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Fall       ; state[0]|datac                                                 ;
; 0.551  ; 0.551        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Fall       ; state[1]|datad                                                 ;
; 0.551  ; 0.551        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Fall       ; state[2]|datad                                                 ;
; 0.551  ; 0.551        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Fall       ; state[3]|datad                                                 ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[4]                                                       ;
; 0.551  ; 0.551        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Fall       ; state[5]|datad                                                 ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[0]                                                       ;
; 0.560  ; 0.560        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Fall       ; timer_reset~2|combout                                          ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|long_interval|clk                              ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|short_interval|clk                             ;
; 0.562  ; 0.562        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset~2|dataa                                            ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp~clkctrl|inclk[0] ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp~clkctrl|outclk   ;
; 0.566  ; 0.566        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Fall       ; state[0]~0clkctrl|inclk[0]                                     ;
; 0.566  ; 0.566        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Fall       ; state[0]~0clkctrl|outclk                                       ;
; 0.569  ; 0.569        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[0]|clk                ;
; 0.569  ; 0.569        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[1]|clk                ;
; 0.569  ; 0.569        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[2]|clk                ;
; 0.569  ; 0.569        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[3]|clk                ;
; 0.569  ; 0.569        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[4]|clk                ;
; 0.569  ; 0.569        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[5]|clk                ;
; 0.569  ; 0.569        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[6]|clk                ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[1]                                                       ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[2]                                                       ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[3]                                                       ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                       ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port            ; Clock Port                                                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; trafic_light_ctl[*]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 8.893 ; 9.011 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 7.695 ; 7.719 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 7.561 ; 7.609 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 8.094 ; 8.087 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 8.893 ; 9.011 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 7.485 ; 7.543 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 8.723 ; 8.891 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                               ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port            ; Clock Port                                                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; trafic_light_ctl[*]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 7.214 ; 7.269 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 7.418 ; 7.440 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 7.290 ; 7.335 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 7.802 ; 7.794 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 8.617 ; 8.734 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 7.214 ; 7.269 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 8.453 ; 8.617 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                         ;
+------------+-----------------+----------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                 ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------------------------+---------------------------------------------------------------+
; 201.45 MHz ; 201.45 MHz      ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;                                                               ;
; 260.55 MHz ; 250.0 MHz       ; clk                                                                        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+----------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                  ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; -3.964 ; -42.069       ;
; clk                                                                        ; -2.838 ; -47.403       ;
+----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                   ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; -1.542 ; -6.974        ;
; clk                                                                        ; 0.019  ; 0.000         ;
+----------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                    ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; clk                                                                        ; -3.000 ; -36.000       ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; -1.000 ; -9.000        ;
+----------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -3.964 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -2.004     ; 2.955      ;
; -3.948 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -2.004     ; 2.939      ;
; -3.920 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -2.004     ; 2.911      ;
; -3.913 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -2.004     ; 2.904      ;
; -3.886 ; state[2]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -2.145     ; 1.839      ;
; -3.882 ; state[3]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -2.147     ; 1.833      ;
; -3.869 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -2.004     ; 2.860      ;
; -3.851 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -2.004     ; 2.842      ;
; -3.825 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -2.004     ; 2.816      ;
; -3.816 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -2.004     ; 2.807      ;
; -3.793 ; state[5]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -2.147     ; 1.744      ;
; -3.761 ; state[4]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -2.250     ; 1.609      ;
; -3.640 ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -2.004     ; 2.631      ;
; -3.619 ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -2.004     ; 2.610      ;
; -3.595 ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -2.004     ; 2.586      ;
; -3.594 ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -2.004     ; 2.585      ;
; -3.473 ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -2.004     ; 2.464      ;
; -3.472 ; state[1]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -2.146     ; 1.424      ;
; -3.449 ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -2.004     ; 2.440      ;
; -3.322 ; state[2]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -2.301     ; 1.428      ;
; -3.319 ; state[3]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -2.303     ; 1.423      ;
; -3.138 ; state[5]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -2.303     ; 1.242      ;
; -3.088 ; state[4]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -2.406     ; 1.089      ;
; -2.837 ; state[1]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -2.302     ; 0.942      ;
; -1.928 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.868      ;
; -1.928 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.868      ;
; -1.926 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.866      ;
; -1.926 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.866      ;
; -1.925 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.865      ;
; -1.925 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.865      ;
; -1.924 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.864      ;
; -1.912 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.852      ;
; -1.912 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.852      ;
; -1.910 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.850      ;
; -1.910 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.850      ;
; -1.909 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.849      ;
; -1.909 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.849      ;
; -1.908 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.848      ;
; -1.833 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.773      ;
; -1.833 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.773      ;
; -1.831 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.771      ;
; -1.831 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.771      ;
; -1.830 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.770      ;
; -1.830 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.770      ;
; -1.829 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.769      ;
; -1.815 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.755      ;
; -1.815 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.755      ;
; -1.813 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.753      ;
; -1.813 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.753      ;
; -1.812 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.752      ;
; -1.812 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.752      ;
; -1.811 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.751      ;
; -1.675 ; state[4]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.143     ; 1.785      ;
; -1.641 ; state[4]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.141     ; 1.773      ;
; -1.618 ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.558      ;
; -1.618 ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.558      ;
; -1.616 ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.556      ;
; -1.616 ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.556      ;
; -1.615 ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.555      ;
; -1.615 ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.555      ;
; -1.614 ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.554      ;
; -1.595 ; state[3]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.038     ; 1.803      ;
; -1.587 ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.527      ;
; -1.584 ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.524      ;
; -1.584 ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.524      ;
; -1.584 ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.524      ;
; -1.584 ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.524      ;
; -1.583 ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.523      ;
; -1.582 ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.522      ;
; -1.565 ; state[2]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.775      ;
; -1.544 ; state[2]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.038     ; 1.759      ;
; -1.510 ; state[2]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.747      ;
; -1.441 ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.381      ;
; -1.438 ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.378      ;
; -1.438 ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.378      ;
; -1.438 ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.378      ;
; -1.438 ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.378      ;
; -1.437 ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.377      ;
; -1.436 ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.376      ;
; -1.410 ; state[5]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.038     ; 1.618      ;
; -1.268 ; state[5]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.040     ; 1.481      ;
; -1.244 ; state[3]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.039     ; 1.602      ;
; -1.242 ; state[2]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.602      ;
; -1.234 ; state[5]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.038     ; 1.469      ;
; -1.206 ; state[3]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.040     ; 1.419      ;
; -1.196 ; state[2]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; 0.062      ; 1.656      ;
; -1.180 ; state[5]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; 0.060      ; 1.638      ;
; -1.177 ; state[5]                                              ; trafic_light_ctl[5]$latch                             ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.733     ; 0.882      ;
; -1.172 ; state[3]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.038     ; 1.407      ;
; -1.164 ; state[4]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.141     ; 1.269      ;
; -1.149 ; state[5]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.039     ; 1.507      ;
; -1.120 ; state[4]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.142     ; 1.375      ;
; -1.118 ; state[4]                                              ; trafic_light_ctl[4]$latch                             ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.838     ; 0.718      ;
; -1.117 ; state[1]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.039     ; 1.331      ;
; -1.079 ; state[1]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.315      ;
; -1.054 ; state[2]                                              ; trafic_light_ctl[2]$latch                             ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.642     ; 0.855      ;
; -1.050 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.560     ; 1.485      ;
; -1.050 ; state[4]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.043     ; 1.405      ;
; -1.030 ; state[1]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; 0.061      ; 1.489      ;
; -1.026 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.560     ; 1.461      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.838 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.070     ; 3.763      ;
; -2.833 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.070     ; 3.758      ;
; -2.831 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.070     ; 3.756      ;
; -2.827 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.070     ; 3.752      ;
; -2.776 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.068     ; 3.703      ;
; -2.716 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.070     ; 3.641      ;
; -2.714 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.070     ; 3.639      ;
; -2.707 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.070     ; 3.632      ;
; -2.683 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.068     ; 3.610      ;
; -2.655 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.068     ; 3.582      ;
; -2.618 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.068     ; 3.545      ;
; -2.608 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.070     ; 3.533      ;
; -2.593 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.070     ; 3.518      ;
; -2.573 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.068     ; 3.500      ;
; -2.569 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.070     ; 3.494      ;
; -2.562 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.070     ; 3.487      ;
; -2.535 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.070     ; 3.460      ;
; -2.519 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.068     ; 3.446      ;
; -2.514 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.068     ; 3.441      ;
; -2.509 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.068     ; 3.436      ;
; -2.507 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.070     ; 3.432      ;
; -2.507 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.070     ; 3.432      ;
; -2.479 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.070     ; 3.404      ;
; -2.468 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.070     ; 3.393      ;
; -2.408 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.068     ; 3.335      ;
; -2.401 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.068     ; 3.328      ;
; -2.401 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.068     ; 3.328      ;
; -2.376 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.068     ; 3.303      ;
; -2.343 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.070     ; 3.268      ;
; -2.321 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.068     ; 3.248      ;
; -2.315 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.068     ; 3.242      ;
; -2.281 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.068     ; 3.208      ;
; -2.170 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.058     ; 3.107      ;
; -2.161 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.058     ; 3.098      ;
; -2.116 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.058     ; 3.053      ;
; -2.054 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.991      ;
; -2.015 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.952      ;
; -2.014 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.951      ;
; -1.982 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.919      ;
; -1.973 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.910      ;
; -1.964 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; clk          ; clk         ; 1.000        ; -0.056     ; 2.903      ;
; -1.963 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.900      ;
; -1.955 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.892      ;
; -1.954 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.891      ;
; -1.944 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.057     ; 2.882      ;
; -1.931 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.868      ;
; -1.926 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.057     ; 2.864      ;
; -1.922 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.859      ;
; -1.915 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.852      ;
; -1.877 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.814      ;
; -1.873 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.810      ;
; -1.864 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.801      ;
; -1.847 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.057     ; 2.785      ;
; -1.844 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.057     ; 2.782      ;
; -1.833 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.770      ;
; -1.826 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.057     ; 2.764      ;
; -1.824 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.761      ;
; -1.819 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.756      ;
; -1.817 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.754      ;
; -1.807 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.057     ; 2.745      ;
; -1.790 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.727      ;
; -1.779 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.716      ;
; -1.776 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.713      ;
; -1.776 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; clk          ; clk         ; 1.000        ; -0.056     ; 2.715      ;
; -1.774 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.711      ;
; -1.765 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.702      ;
; -1.757 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; clk          ; clk         ; 1.000        ; -0.056     ; 2.696      ;
; -1.756 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.693      ;
; -1.756 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.057     ; 2.694      ;
; -1.747 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.057     ; 2.685      ;
; -1.737 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.057     ; 2.675      ;
; -1.725 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; clk          ; clk         ; 1.000        ; -0.056     ; 2.664      ;
; -1.718 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.655      ;
; -1.718 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.655      ;
; -1.713 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.650      ;
; -1.707 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.057     ; 2.645      ;
; -1.705 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.057     ; 2.643      ;
; -1.702 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.639      ;
; -1.693 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.630      ;
; -1.691 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.628      ;
; -1.691 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.628      ;
; -1.687 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.057     ; 2.625      ;
; -1.678 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.615      ;
; -1.675 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.612      ;
; -1.671 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.608      ;
; -1.667 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; clk          ; clk         ; 1.000        ; -0.056     ; 2.606      ;
; -1.667 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.604      ;
; -1.662 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.599      ;
; -1.658 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.595      ;
; -1.656 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.057     ; 2.594      ;
; -1.647 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.057     ; 2.585      ;
; -1.637 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.574      ;
; -1.637 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.574      ;
; -1.637 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.057     ; 2.575      ;
; -1.634 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; clk          ; clk         ; 1.000        ; -0.056     ; 2.573      ;
; -1.633 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; clk          ; clk         ; 1.000        ; -0.056     ; 2.572      ;
; -1.633 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; clk          ; clk         ; 1.000        ; -0.056     ; 2.572      ;
; -1.629 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.057     ; 2.567      ;
; -1.629 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; clk          ; clk         ; 1.000        ; -0.056     ; 2.568      ;
; -1.628 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.565      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -1.542 ; state[0]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 2.406      ; 0.864      ;
; -1.417 ; state[0]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 2.302      ; 0.885      ;
; -0.887 ; state[0]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 2.303      ; 1.416      ;
; -0.449 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 1.566      ; 1.261      ;
; -0.448 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 1.566      ; 1.262      ;
; -0.448 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 1.566      ; 1.262      ;
; -0.447 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 1.566      ; 1.263      ;
; -0.447 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 1.566      ; 1.263      ;
; -0.445 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 1.566      ; 1.265      ;
; -0.444 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 1.566      ; 1.266      ;
; 0.333  ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.034      ; 0.511      ;
; 0.333  ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.034      ; 0.511      ;
; 0.489  ; state[0]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.362      ; 0.851      ;
; 0.573  ; timer_ctl:timer_ctl_ports|long_interval               ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.560      ; 1.133      ;
; 0.680  ; timer_ctl:timer_ctl_ports|short_interval              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.560      ; 1.240      ;
; 0.708  ; state[0]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 2.303      ; 3.011      ;
; 0.724  ; state[0]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 2.301      ; 3.025      ;
; 0.874  ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.073      ;
; 0.894  ; state[0]                                              ; trafic_light_ctl[0]$latch                             ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 1.759      ; 2.653      ;
; 0.933  ; state[3]                                              ; trafic_light_ctl[3]$latch                             ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; -0.336     ; 0.597      ;
; 0.940  ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.139      ;
; 0.944  ; state[3]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.141      ; 1.085      ;
; 0.955  ; state[1]                                              ; trafic_light_ctl[1]$latch                             ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; -0.330     ; 0.625      ;
; 0.988  ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.187      ;
; 1.009  ; state[1]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.038      ; 1.047      ;
; 1.012  ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.211      ;
; 1.019  ; state[0]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.023      ; 1.042      ;
; 1.030  ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.229      ;
; 1.033  ; state[1]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.039      ; 1.072      ;
; 1.074  ; state[2]                                              ; trafic_light_ctl[2]$latch                             ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; -0.329     ; 0.745      ;
; 1.092  ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.291      ;
; 1.121  ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.320      ;
; 1.134  ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.333      ;
; 1.171  ; state[4]                                              ; trafic_light_ctl[4]$latch                             ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; -0.523     ; 0.648      ;
; 1.194  ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.393      ;
; 1.213  ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.412      ;
; 1.213  ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.412      ;
; 1.216  ; state[1]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.142      ; 1.358      ;
; 1.218  ; state[1]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.039      ; 1.257      ;
; 1.220  ; state[4]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; -0.060     ; 1.160      ;
; 1.225  ; state[5]                                              ; trafic_light_ctl[5]$latch                             ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; -0.424     ; 0.801      ;
; 1.228  ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.427      ;
; 1.232  ; state[1]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 1.269      ;
; 1.238  ; state[4]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.043      ; 1.281      ;
; 1.269  ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.468      ;
; 1.277  ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.476      ;
; 1.281  ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.480      ;
; 1.287  ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.486      ;
; 1.289  ; state[3]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.038      ; 1.327      ;
; 1.294  ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.493      ;
; 1.305  ; state[3]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 1.341      ;
; 1.320  ; state[5]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 1.357      ;
; 1.339  ; state[5]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.038      ; 1.377      ;
; 1.344  ; state[2]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.143      ; 1.487      ;
; 1.347  ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.546      ;
; 1.348  ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.547      ;
; 1.353  ; state[4]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; -0.061     ; 1.292      ;
; 1.355  ; state[5]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.038      ; 1.393      ;
; 1.355  ; state[5]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 1.391      ;
; 1.362  ; state[5]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.141      ; 1.503      ;
; 1.363  ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.562      ;
; 1.373  ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.572      ;
; 1.374  ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.573      ;
; 1.387  ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.586      ;
; 1.388  ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.587      ;
; 1.454  ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.653      ;
; 1.466  ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.665      ;
; 1.469  ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.668      ;
; 1.470  ; state[3]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 1.507      ;
; 1.474  ; state[2]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.039      ; 1.513      ;
; 1.481  ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.680      ;
; 1.483  ; timer_reset                                           ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; -0.387     ; 1.240      ;
; 1.486  ; timer_reset                                           ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; -0.387     ; 1.243      ;
; 1.537  ; state[2]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.040      ; 1.577      ;
; 1.549  ; state[2]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.040      ; 1.589      ;
; 1.553  ; state[2]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.038      ; 1.591      ;
; 1.579  ; state[3]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.038      ; 1.617      ;
; 1.632  ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.831      ;
; 1.633  ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.832      ;
; 1.633  ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.832      ;
; 1.633  ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.832      ;
; 1.634  ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.833      ;
; 1.637  ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.836      ;
; 1.663  ; state[4]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; -0.060     ; 1.603      ;
; 1.679  ; state[4]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; -0.062     ; 1.617      ;
; 1.728  ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.927      ;
; 1.733  ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.932      ;
; 1.734  ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.933      ;
; 1.734  ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.933      ;
; 1.735  ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.934      ;
; 1.738  ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.937      ;
; 1.820  ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 2.019      ;
; 1.825  ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 2.024      ;
; 1.852  ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 2.051      ;
; 1.853  ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 2.052      ;
; 1.853  ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 2.052      ;
; 1.857  ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 2.056      ;
; 1.929  ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 2.128      ;
; 1.930  ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 2.129      ;
; 1.934  ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 2.133      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.019 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; clk         ; 0.000        ; 1.987      ; 2.360      ;
; 0.510 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.709      ;
; 0.510 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.709      ;
; 0.510 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.709      ;
; 0.511 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.711      ;
; 0.513 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.712      ;
; 0.514 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.713      ;
; 0.515 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.714      ;
; 0.516 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.715      ;
; 0.526 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; clk         ; -0.500       ; 1.987      ; 2.367      ;
; 0.529 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.728      ;
; 0.754 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.953      ;
; 0.755 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.954      ;
; 0.756 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.955      ;
; 0.757 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.956      ;
; 0.762 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.961      ;
; 0.764 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.963      ;
; 0.764 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.963      ;
; 0.764 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.963      ;
; 0.765 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.964      ;
; 0.765 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.964      ;
; 0.765 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.964      ;
; 0.771 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.970      ;
; 0.771 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.970      ;
; 0.772 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.971      ;
; 0.772 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.971      ;
; 0.843 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.042      ;
; 0.843 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.042      ;
; 0.844 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.043      ;
; 0.844 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.043      ;
; 0.844 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.043      ;
; 0.845 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; clk                                                                        ; clk         ; 0.000        ; 0.053      ; 1.042      ;
; 0.845 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.044      ;
; 0.846 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.045      ;
; 0.848 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.047      ;
; 0.850 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.049      ;
; 0.851 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.050      ;
; 0.852 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.053      ; 1.049      ;
; 0.853 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.052      ;
; 0.855 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.054      ;
; 0.857 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.056      ;
; 0.858 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.057      ;
; 0.860 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.059      ;
; 0.860 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.059      ;
; 0.861 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.060      ;
; 0.861 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.060      ;
; 0.865 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.064      ;
; 0.867 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.066      ;
; 0.895 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; clk                                                                        ; clk         ; 0.000        ; 0.056      ; 1.095      ;
; 0.902 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.056      ; 1.102      ;
; 0.924 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk                                                                        ; clk         ; 0.000        ; 0.056      ; 1.124      ;
; 0.926 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; clk                                                                        ; clk         ; 0.000        ; 0.056      ; 1.126      ;
; 0.926 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; clk                                                                        ; clk         ; 0.000        ; 0.056      ; 1.126      ;
; 0.938 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; clk                                                                        ; clk         ; 0.000        ; 0.056      ; 1.138      ;
; 0.940 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.139      ;
; 0.940 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.139      ;
; 0.940 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.139      ;
; 0.941 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; clk                                                                        ; clk         ; 0.000        ; 0.053      ; 1.138      ;
; 0.941 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; clk                                                                        ; clk         ; 0.000        ; 0.053      ; 1.138      ;
; 0.942 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.141      ;
; 0.944 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.143      ;
; 0.948 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.053      ; 1.145      ;
; 0.948 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.053      ; 1.145      ;
; 0.949 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.148      ;
; 0.952 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.151      ;
; 0.953 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.152      ;
; 0.954 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.153      ;
; 0.956 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.155      ;
; 0.956 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.155      ;
; 0.958 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; clk                                                                        ; clk         ; 0.000        ; 0.053      ; 1.155      ;
; 0.960 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.159      ;
; 0.961 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.160      ;
; 0.961 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.160      ;
; 0.965 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.053      ; 1.162      ;
; 0.991 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; clk                                                                        ; clk         ; 0.000        ; 0.056      ; 1.191      ;
; 0.998 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; clk                                                                        ; clk         ; 0.000        ; 0.056      ; 1.198      ;
; 0.999 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; clk                                                                        ; clk         ; 0.000        ; 0.056      ; 1.199      ;
; 1.001 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk                                                                        ; clk         ; 0.000        ; 0.056      ; 1.201      ;
; 1.002 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; clk                                                                        ; clk         ; 0.000        ; 0.056      ; 1.202      ;
; 1.020 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk                                                                        ; clk         ; 0.000        ; 0.056      ; 1.220      ;
; 1.020 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.056      ; 1.220      ;
; 1.020 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk                                                                        ; clk         ; 0.000        ; 0.056      ; 1.220      ;
; 1.022 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; clk                                                                        ; clk         ; 0.000        ; 0.056      ; 1.222      ;
; 1.022 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; clk                                                                        ; clk         ; 0.000        ; 0.056      ; 1.222      ;
; 1.032 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; clk                                                                        ; clk         ; 0.000        ; 0.056      ; 1.232      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                           ;
+--------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                    ;
+--------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clk   ; Rise       ; clk                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ;
; 0.201  ; 0.385        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ;
; 0.201  ; 0.385        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ;
; 0.201  ; 0.385        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ;
; 0.201  ; 0.385        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ;
; 0.201  ; 0.385        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ;
; 0.201  ; 0.385        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ;
; 0.201  ; 0.385        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ;
; 0.201  ; 0.385        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ;
; 0.201  ; 0.385        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ;
; 0.201  ; 0.385        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ;
; 0.202  ; 0.386        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ;
; 0.202  ; 0.386        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ;
; 0.202  ; 0.386        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ;
; 0.202  ; 0.386        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ;
; 0.202  ; 0.386        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ;
; 0.202  ; 0.386        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ;
; 0.202  ; 0.386        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ;
; 0.202  ; 0.386        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ;
; 0.202  ; 0.386        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ;
; 0.202  ; 0.386        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ;
; 0.202  ; 0.386        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ;
; 0.202  ; 0.386        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ;
; 0.202  ; 0.386        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ;
; 0.202  ; 0.386        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ;
; 0.202  ; 0.386        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ;
; 0.202  ; 0.386        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ;
; 0.202  ; 0.386        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ;
; 0.202  ; 0.386        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ;
; 0.202  ; 0.386        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ;
; 0.202  ; 0.386        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ;
; 0.202  ; 0.386        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ;
; 0.202  ; 0.386        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ;
; 0.202  ; 0.386        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; clk~input|o                                                                               ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[0]|clk                           ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[11]|clk                          ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[12]|clk                          ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[13]|clk                          ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[15]|clk                          ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[3]|clk                           ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[4]|clk                           ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[5]|clk                           ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[6]|clk                           ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[9]|clk                           ;
; 0.362  ; 0.362        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[10]|clk                          ;
; 0.362  ; 0.362        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[14]|clk                          ;
; 0.362  ; 0.362        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[16]|clk                          ;
; 0.362  ; 0.362        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[17]|clk                          ;
; 0.362  ; 0.362        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[18]|clk                          ;
; 0.362  ; 0.362        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[19]|clk                          ;
; 0.362  ; 0.362        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[1]|clk                           ;
; 0.362  ; 0.362        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[20]|clk                          ;
; 0.362  ; 0.362        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[21]|clk                          ;
; 0.362  ; 0.362        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[22]|clk                          ;
; 0.362  ; 0.362        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[23]|clk                          ;
; 0.362  ; 0.362        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[24]|clk                          ;
; 0.362  ; 0.362        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[25]|clk                          ;
; 0.362  ; 0.362        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[26]|clk                          ;
; 0.362  ; 0.362        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[27]|clk                          ;
; 0.362  ; 0.362        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[28]|clk                          ;
; 0.362  ; 0.362        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[29]|clk                          ;
; 0.362  ; 0.362        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[2]|clk                           ;
; 0.362  ; 0.362        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[30]|clk                          ;
; 0.362  ; 0.362        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[31]|clk                          ;
; 0.362  ; 0.362        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[7]|clk                           ;
; 0.362  ; 0.362        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[8]|clk                           ;
+--------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'                                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                      ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+----------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|long_interval                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|short_interval                       ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]          ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]          ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[2]          ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]          ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]          ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[5]          ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[6]          ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|long_interval                        ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|short_interval                       ;
; 0.302  ; 0.518        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|long_interval                        ;
; 0.302  ; 0.518        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|short_interval                       ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]          ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]          ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[2]          ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]          ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]          ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[5]          ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[6]          ;
; 0.366  ; 0.366        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[1]                                                       ;
; 0.366  ; 0.366        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[2]                                                       ;
; 0.366  ; 0.366        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[3]                                                       ;
; 0.366  ; 0.366        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[5]                                                       ;
; 0.385  ; 0.385        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Fall       ; state[0]~0clkctrl|inclk[0]                                     ;
; 0.385  ; 0.385        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Fall       ; state[0]~0clkctrl|outclk                                       ;
; 0.390  ; 0.390        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Fall       ; state[1]|datad                                                 ;
; 0.390  ; 0.390        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Fall       ; state[2]|datad                                                 ;
; 0.390  ; 0.390        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Fall       ; state[3]|datad                                                 ;
; 0.390  ; 0.390        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Fall       ; state[5]|datad                                                 ;
; 0.391  ; 0.391        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[4]                                                       ;
; 0.396  ; 0.396        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Fall       ; state[4]|datac                                                 ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[0]                                                       ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[0]~0|datab                                               ;
; 0.431  ; 0.431        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Fall       ; state[0]~0|combout                                             ;
; 0.433  ; 0.433        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Fall       ; state[0]|datac                                                 ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|long_interval|clk                              ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|short_interval|clk                             ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset~2|dataa                                            ;
; 0.478  ; 0.478        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Fall       ; timer_reset~2|combout                                          ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]$latch|datac                                ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]$latch                                      ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]$latch|datac                                ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]$latch                                      ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]$latch                                      ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]$latch                                      ;
; 0.482  ; 0.482        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]$latch                                      ;
; 0.483  ; 0.483        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]$latch                                      ;
; 0.483  ; 0.483        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]$latch|datac                                ;
; 0.485  ; 0.485        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Fall       ; timer_reset|dataa                                              ;
; 0.488  ; 0.488        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset                                                    ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[0]|clk                ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[1]|clk                ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[2]|clk                ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[3]|clk                ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[4]|clk                ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[5]|clk                ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[6]|clk                ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]$latch|datad                                ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]$latch|datad                                ;
; 0.492  ; 0.492        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]$latch|datad                                ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp~clkctrl|inclk[0] ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp|q                ;
; 0.507  ; 0.507        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp~clkctrl|inclk[0] ;
; 0.507  ; 0.507        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp~clkctrl|outclk   ;
; 0.508  ; 0.508        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset                                                    ;
; 0.508  ; 0.508        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]$latch|datad                                ;
; 0.509  ; 0.509        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]$latch|datad                                ;
; 0.509  ; 0.509        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]$latch|datad                                ;
; 0.510  ; 0.510        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[0]|clk                ;
; 0.510  ; 0.510        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[1]|clk                ;
; 0.510  ; 0.510        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[2]|clk                ;
; 0.510  ; 0.510        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[3]|clk                ;
; 0.510  ; 0.510        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[4]|clk                ;
; 0.510  ; 0.510        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[5]|clk                ;
; 0.510  ; 0.510        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[6]|clk                ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Fall       ; timer_reset|dataa                                              ;
; 0.516  ; 0.516        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]$latch                                      ;
; 0.517  ; 0.517        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]$latch|datac                                ;
; 0.518  ; 0.518        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]$latch                                      ;
; 0.519  ; 0.519        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]$latch                                      ;
; 0.519  ; 0.519        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]$latch|datac                                ;
; 0.519  ; 0.519        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]$latch                                      ;
; 0.519  ; 0.519        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]$latch                                      ;
; 0.520  ; 0.520        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]$latch                                      ;
; 0.520  ; 0.520        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]$latch|datac                                ;
; 0.521  ; 0.521        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Fall       ; timer_reset~2|combout                                          ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset~2|dataa                                            ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|long_interval|clk                              ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|short_interval|clk                             ;
; 0.556  ; 0.556        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Fall       ; state[0]|datac                                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                       ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port            ; Clock Port                                                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; trafic_light_ctl[*]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 8.001 ; 7.994 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 6.927 ; 6.919 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 6.798 ; 6.818 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 7.287 ; 7.227 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 8.001 ; 7.994 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 6.747 ; 6.731 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 7.851 ; 7.903 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                               ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port            ; Clock Port                                                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; trafic_light_ctl[*]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 6.487 ; 6.472 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 6.664 ; 6.655 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 6.539 ; 6.558 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 7.009 ; 6.951 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 7.738 ; 7.732 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 6.487 ; 6.472 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 7.595 ; 7.646 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                  ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; -2.218 ; -18.975       ;
; clk                                                                        ; -1.488 ; -19.348       ;
+----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                   ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; -1.109 ; -5.521        ;
; clk                                                                        ; -0.030 ; -0.030        ;
+----------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                    ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; clk                                                                        ; -3.000 ; -37.810       ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; -1.000 ; -9.000        ;
+----------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -2.218 ; state[2]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -1.527     ; 1.120      ;
; -2.215 ; state[3]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -1.529     ; 1.115      ;
; -2.181 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -1.318     ; 1.850      ;
; -2.171 ; state[5]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -1.529     ; 1.071      ;
; -2.165 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -1.318     ; 1.834      ;
; -2.149 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -1.318     ; 1.818      ;
; -2.138 ; state[4]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -1.586     ; 0.981      ;
; -2.133 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -1.318     ; 1.802      ;
; -2.117 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -1.318     ; 1.786      ;
; -2.099 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -1.318     ; 1.768      ;
; -2.085 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -1.318     ; 1.754      ;
; -2.067 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -1.318     ; 1.736      ;
; -1.960 ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -1.318     ; 1.629      ;
; -1.957 ; state[1]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -1.528     ; 0.858      ;
; -1.947 ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -1.318     ; 1.616      ;
; -1.946 ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -1.318     ; 1.615      ;
; -1.915 ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -1.318     ; 1.584      ;
; -1.843 ; state[2]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -1.589     ; 0.891      ;
; -1.829 ; state[3]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -1.591     ; 0.875      ;
; -1.824 ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -1.318     ; 1.493      ;
; -1.810 ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -1.318     ; 1.479      ;
; -1.717 ; state[5]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -1.591     ; 0.763      ;
; -1.701 ; state[4]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -1.648     ; 0.690      ;
; -1.536 ; state[1]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -1.590     ; 0.583      ;
; -0.805 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.755      ;
; -0.805 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.755      ;
; -0.803 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.753      ;
; -0.803 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.753      ;
; -0.803 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.753      ;
; -0.803 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.753      ;
; -0.803 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.753      ;
; -0.789 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.739      ;
; -0.789 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.739      ;
; -0.787 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.737      ;
; -0.787 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.737      ;
; -0.787 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.737      ;
; -0.787 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.737      ;
; -0.787 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.737      ;
; -0.741 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.691      ;
; -0.741 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.691      ;
; -0.739 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.689      ;
; -0.739 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.689      ;
; -0.739 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.689      ;
; -0.739 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.689      ;
; -0.739 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.689      ;
; -0.723 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.673      ;
; -0.723 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.673      ;
; -0.721 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.671      ;
; -0.721 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.671      ;
; -0.721 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.671      ;
; -0.721 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.671      ;
; -0.721 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.671      ;
; -0.636 ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.586      ;
; -0.635 ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.585      ;
; -0.634 ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.584      ;
; -0.634 ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.584      ;
; -0.633 ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.583      ;
; -0.633 ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.583      ;
; -0.633 ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.583      ;
; -0.626 ; state[4]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.084     ; 1.068      ;
; -0.605 ; state[4]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.082     ; 1.063      ;
; -0.600 ; state[3]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.025     ; 1.099      ;
; -0.587 ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.537      ;
; -0.586 ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.536      ;
; -0.585 ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.535      ;
; -0.585 ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.535      ;
; -0.584 ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.534      ;
; -0.584 ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.534      ;
; -0.584 ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.534      ;
; -0.583 ; state[2]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.023     ; 1.084      ;
; -0.551 ; state[2]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.025     ; 1.052      ;
; -0.530 ; state[2]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.023     ; 1.047      ;
; -0.500 ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.450      ;
; -0.499 ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.449      ;
; -0.498 ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.448      ;
; -0.498 ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.448      ;
; -0.497 ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.447      ;
; -0.497 ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.447      ;
; -0.497 ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.447      ;
; -0.491 ; state[5]                                              ; trafic_light_ctl[5]$latch                             ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.575     ; 0.569      ;
; -0.469 ; state[5]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.025     ; 0.968      ;
; -0.439 ; state[4]                                              ; trafic_light_ctl[4]$latch                             ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.633     ; 0.460      ;
; -0.412 ; state[5]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.027     ; 0.911      ;
; -0.406 ; state[3]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.027     ; 0.905      ;
; -0.404 ; state[2]                                              ; trafic_light_ctl[2]$latch                             ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.519     ; 0.546      ;
; -0.389 ; state[0]                                              ; trafic_light_ctl[0]$latch                             ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; 0.998      ; 2.040      ;
; -0.388 ; state[2]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.024     ; 0.992      ;
; -0.385 ; state[3]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.026     ; 0.987      ;
; -0.383 ; state[5]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.025     ; 0.898      ;
; -0.377 ; state[3]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.025     ; 0.892      ;
; -0.372 ; state[2]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; 0.032      ; 1.036      ;
; -0.359 ; state[4]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.082     ; 0.801      ;
; -0.348 ; state[1]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.026     ; 0.848      ;
; -0.346 ; state[5]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; 0.030      ; 1.008      ;
; -0.341 ; state[5]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.026     ; 0.943      ;
; -0.334 ; state[1]                                              ; trafic_light_ctl[1]$latch                             ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.519     ; 0.475      ;
; -0.319 ; state[1]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.024     ; 0.835      ;
; -0.311 ; state[3]                                              ; trafic_light_ctl[3]$latch                             ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.524     ; 0.448      ;
; -0.308 ; state[4]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.083     ; 0.853      ;
; -0.259 ; state[4]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.027     ; 0.864      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.488 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.046     ; 2.429      ;
; -1.487 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.046     ; 2.428      ;
; -1.479 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.046     ; 2.420      ;
; -1.471 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.046     ; 2.412      ;
; -1.453 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.044     ; 2.396      ;
; -1.435 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.045     ; 2.377      ;
; -1.432 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.045     ; 2.374      ;
; -1.405 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.046     ; 2.346      ;
; -1.371 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.044     ; 2.314      ;
; -1.365 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.044     ; 2.308      ;
; -1.364 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.045     ; 2.306      ;
; -1.349 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.044     ; 2.292      ;
; -1.329 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.045     ; 2.271      ;
; -1.326 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.046     ; 2.267      ;
; -1.324 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.046     ; 2.265      ;
; -1.316 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.044     ; 2.259      ;
; -1.303 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.046     ; 2.244      ;
; -1.290 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.045     ; 2.232      ;
; -1.288 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.046     ; 2.229      ;
; -1.287 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.045     ; 2.229      ;
; -1.272 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.043     ; 2.216      ;
; -1.272 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.043     ; 2.216      ;
; -1.265 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.044     ; 2.208      ;
; -1.253 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.046     ; 2.194      ;
; -1.211 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.044     ; 2.154      ;
; -1.209 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.044     ; 2.152      ;
; -1.208 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.045     ; 2.150      ;
; -1.192 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.044     ; 2.135      ;
; -1.188 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.043     ; 2.132      ;
; -1.160 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.044     ; 2.103      ;
; -1.133 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.044     ; 2.076      ;
; -1.129 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.043     ; 2.073      ;
; -1.058 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.039     ; 2.006      ;
; -1.052 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.039     ; 2.000      ;
; -1.049 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.039     ; 1.997      ;
; -0.981 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk          ; clk         ; 1.000        ; -0.039     ; 1.929      ;
; -0.943 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.039     ; 1.891      ;
; -0.940 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.040     ; 1.887      ;
; -0.937 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.886      ;
; -0.933 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.882      ;
; -0.926 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.039     ; 1.874      ;
; -0.920 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.039     ; 1.868      ;
; -0.915 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.040     ; 1.862      ;
; -0.909 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.040     ; 1.856      ;
; -0.905 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.855      ;
; -0.892 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.040     ; 1.839      ;
; -0.886 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.040     ; 1.833      ;
; -0.883 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.040     ; 1.830      ;
; -0.875 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk          ; clk         ; 1.000        ; -0.039     ; 1.823      ;
; -0.872 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk          ; clk         ; 1.000        ; -0.040     ; 1.819      ;
; -0.869 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.818      ;
; -0.865 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.814      ;
; -0.854 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.039     ; 1.802      ;
; -0.848 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.039     ; 1.796      ;
; -0.845 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.039     ; 1.793      ;
; -0.831 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.780      ;
; -0.828 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.039     ; 1.776      ;
; -0.824 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.040     ; 1.771      ;
; -0.818 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.040     ; 1.765      ;
; -0.815 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.040     ; 1.762      ;
; -0.815 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk          ; clk         ; 1.000        ; -0.040     ; 1.762      ;
; -0.805 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.040     ; 1.752      ;
; -0.801 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.750      ;
; -0.790 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.039     ; 1.738      ;
; -0.780 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.040     ; 1.727      ;
; -0.777 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk          ; clk         ; 1.000        ; -0.039     ; 1.725      ;
; -0.774 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.040     ; 1.721      ;
; -0.773 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.723      ;
; -0.771 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.039     ; 1.719      ;
; -0.767 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.039     ; 1.715      ;
; -0.763 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.712      ;
; -0.762 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.711      ;
; -0.760 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.039     ; 1.708      ;
; -0.755 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.039     ; 1.703      ;
; -0.747 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk          ; clk         ; 1.000        ; -0.040     ; 1.694      ;
; -0.739 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.688      ;
; -0.738 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.039     ; 1.686      ;
; -0.737 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.040     ; 1.684      ;
; -0.737 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk          ; clk         ; 1.000        ; -0.040     ; 1.684      ;
; -0.733 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.682      ;
; -0.733 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.682      ;
; -0.732 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.039     ; 1.680      ;
; -0.729 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.678      ;
; -0.722 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.039     ; 1.670      ;
; -0.719 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.039     ; 1.667      ;
; -0.713 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.039     ; 1.661      ;
; -0.711 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.040     ; 1.658      ;
; -0.710 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.039     ; 1.658      ;
; -0.705 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.040     ; 1.652      ;
; -0.703 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.039     ; 1.651      ;
; -0.703 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.039     ; 1.651      ;
; -0.701 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.651      ;
; -0.699 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.039     ; 1.647      ;
; -0.699 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.039     ; 1.647      ;
; -0.693 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.039     ; 1.641      ;
; -0.692 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.040     ; 1.639      ;
; -0.688 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.039     ; 1.636      ;
; -0.687 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk          ; clk         ; 1.000        ; -0.039     ; 1.635      ;
; -0.686 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.040     ; 1.633      ;
; -0.683 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.040     ; 1.630      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -1.109 ; state[0]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 1.648      ; 0.539      ;
; -1.077 ; state[0]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 1.590      ; 0.513      ;
; -0.732 ; state[0]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 1.591      ; 0.859      ;
; -0.373 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 1.059      ; 0.770      ;
; -0.373 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 1.059      ; 0.770      ;
; -0.372 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 1.059      ; 0.771      ;
; -0.372 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 1.059      ; 0.771      ;
; -0.372 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 1.059      ; 0.771      ;
; -0.371 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 1.059      ; 0.772      ;
; -0.370 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 1.059      ; 0.773      ;
; 0.201  ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.022      ; 0.307      ;
; 0.232  ; state[0]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 1.591      ; 1.823      ;
; 0.238  ; state[0]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 1.589      ; 1.827      ;
; 0.324  ; timer_ctl:timer_ctl_ports|long_interval               ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.335      ; 0.659      ;
; 0.326  ; state[0]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.193      ; 0.519      ;
; 0.382  ; timer_ctl:timer_ctl_ports|short_interval              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.335      ; 0.717      ;
; 0.518  ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.639      ;
; 0.539  ; state[0]                                              ; trafic_light_ctl[0]$latch                             ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 1.138      ; 1.677      ;
; 0.561  ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.682      ;
; 0.563  ; state[3]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.082      ; 0.645      ;
; 0.587  ; state[1]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.026      ; 0.613      ;
; 0.590  ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.711      ;
; 0.590  ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.711      ;
; 0.601  ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.722      ;
; 0.619  ; state[0]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.013      ; 0.632      ;
; 0.628  ; state[1]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.025      ; 0.653      ;
; 0.642  ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.763      ;
; 0.666  ; state[3]                                              ; trafic_light_ctl[3]$latch                             ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; -0.318     ; 0.348      ;
; 0.668  ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.789      ;
; 0.681  ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.802      ;
; 0.681  ; state[1]                                              ; trafic_light_ctl[1]$latch                             ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; -0.312     ; 0.369      ;
; 0.689  ; state[1]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.026      ; 0.715      ;
; 0.695  ; state[1]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.024      ; 0.719      ;
; 0.704  ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.825      ;
; 0.711  ; state[4]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; -0.030     ; 0.681      ;
; 0.718  ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.839      ;
; 0.731  ; state[1]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.083      ; 0.814      ;
; 0.733  ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.854      ;
; 0.737  ; state[3]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.025      ; 0.762      ;
; 0.743  ; state[3]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.023      ; 0.766      ;
; 0.743  ; state[4]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.027      ; 0.770      ;
; 0.745  ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.866      ;
; 0.749  ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.870      ;
; 0.751  ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.872      ;
; 0.753  ; state[2]                                              ; trafic_light_ctl[2]$latch                             ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; -0.312     ; 0.441      ;
; 0.762  ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.883      ;
; 0.773  ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.894      ;
; 0.776  ; state[5]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.024      ; 0.800      ;
; 0.785  ; state[5]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.025      ; 0.810      ;
; 0.786  ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.907      ;
; 0.791  ; state[5]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.023      ; 0.814      ;
; 0.795  ; state[5]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.025      ; 0.820      ;
; 0.796  ; state[2]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.084      ; 0.880      ;
; 0.800  ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.921      ;
; 0.801  ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.922      ;
; 0.805  ; state[4]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; -0.031     ; 0.774      ;
; 0.809  ; state[4]                                              ; trafic_light_ctl[4]$latch                             ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; -0.427     ; 0.382      ;
; 0.813  ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.934      ;
; 0.817  ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.938      ;
; 0.830  ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.951      ;
; 0.838  ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.959      ;
; 0.841  ; state[5]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.082      ; 0.923      ;
; 0.846  ; state[5]                                              ; trafic_light_ctl[5]$latch                             ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; -0.371     ; 0.475      ;
; 0.850  ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.971      ;
; 0.851  ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.972      ;
; 0.863  ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.984      ;
; 0.882  ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 1.003      ;
; 0.889  ; state[2]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.026      ; 0.915      ;
; 0.893  ; state[3]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.024      ; 0.917      ;
; 0.894  ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 1.015      ;
; 0.904  ; state[2]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.027      ; 0.931      ;
; 0.908  ; timer_reset                                           ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; -0.227     ; 0.765      ;
; 0.910  ; state[2]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.025      ; 0.935      ;
; 0.912  ; state[2]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.027      ; 0.939      ;
; 0.922  ; timer_reset                                           ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; -0.227     ; 0.779      ;
; 0.924  ; state[3]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.025      ; 0.949      ;
; 0.974  ; state[4]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; -0.030     ; 0.944      ;
; 0.980  ; state[4]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; -0.032     ; 0.948      ;
; 0.986  ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 1.107      ;
; 0.987  ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 1.108      ;
; 0.987  ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 1.108      ;
; 0.987  ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 1.108      ;
; 0.988  ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 1.109      ;
; 0.989  ; timer_ctl:timer_ctl_ports|\always:internal_counter[6] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 1.110      ;
; 1.034  ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 1.155      ;
; 1.044  ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 1.165      ;
; 1.045  ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 1.166      ;
; 1.045  ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 1.166      ;
; 1.045  ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 1.166      ;
; 1.047  ; timer_ctl:timer_ctl_ports|\always:internal_counter[5] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 1.168      ;
; 1.107  ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 1.228      ;
; 1.109  ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 1.230      ;
; 1.115  ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 1.236      ;
; 1.116  ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 1.237      ;
; 1.116  ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 1.237      ;
; 1.118  ; timer_ctl:timer_ctl_ports|\always:internal_counter[4] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 1.239      ;
; 1.163  ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 1.284      ;
; 1.163  ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 1.284      ;
; 1.165  ; timer_ctl:timer_ctl_ports|\always:internal_counter[3] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 1.286      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.030 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; clk         ; 0.000        ; 1.244      ; 1.433      ;
; 0.303  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.423      ;
; 0.303  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.424      ;
; 0.304  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.305  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.306  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.307  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.428      ;
; 0.316  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.436      ;
; 0.453  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.573      ;
; 0.453  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.574      ;
; 0.453  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.574      ;
; 0.453  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.574      ;
; 0.453  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.574      ;
; 0.453  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.573      ;
; 0.454  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.463  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.584      ;
; 0.463  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.584      ;
; 0.464  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.585      ;
; 0.464  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.585      ;
; 0.465  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.585      ;
; 0.465  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.585      ;
; 0.465  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.586      ;
; 0.466  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.587      ;
; 0.467  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.588      ;
; 0.468  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.588      ;
; 0.468  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.589      ;
; 0.516  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.636      ;
; 0.516  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.637      ;
; 0.516  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.637      ;
; 0.516  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.637      ;
; 0.516  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.637      ;
; 0.516  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.636      ;
; 0.517  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.635      ;
; 0.517  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.637      ;
; 0.518  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.638      ;
; 0.519  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.640      ;
; 0.519  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.640      ;
; 0.519  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.639      ;
; 0.520  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.638      ;
; 0.521  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.641      ;
; 0.529  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.649      ;
; 0.529  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.649      ;
; 0.529  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.650      ;
; 0.530  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.651      ;
; 0.530  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.652      ;
; 0.531  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.651      ;
; 0.531  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.652      ;
; 0.532  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.652      ;
; 0.532  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.653      ;
; 0.533  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.655      ;
; 0.537  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.659      ;
; 0.546  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.668      ;
; 0.546  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.668      ;
; 0.549  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.671      ;
; 0.582  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.702      ;
; 0.582  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.703      ;
; 0.582  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.703      ;
; 0.583  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.701      ;
; 0.583  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.703      ;
; 0.584  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.702      ;
; 0.584  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.704      ;
; 0.585  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.706      ;
; 0.586  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.704      ;
; 0.586  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.707      ;
; 0.587  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.705      ;
; 0.595  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.715      ;
; 0.595  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.715      ;
; 0.595  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.716      ;
; 0.596  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.718      ;
; 0.597  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.717      ;
; 0.598  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.718      ;
; 0.598  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.718      ;
; 0.598  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.719      ;
; 0.599  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.721      ;
; 0.599  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.721      ;
; 0.599  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.717      ;
; 0.599  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.721      ;
; 0.600  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.722      ;
; 0.602  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.724      ;
; 0.602  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.724      ;
; 0.602  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.720      ;
; 0.603  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; clk         ; -0.500       ; 1.244      ; 1.566      ;
; 0.603  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.725      ;
; 0.605  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.726      ;
; 0.606  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.727      ;
; 0.608  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.729      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                           ;
+--------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                    ;
+--------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clk   ; Rise       ; clk                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ;
; -0.054 ; 0.130        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ;
; -0.054 ; 0.130        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ;
; -0.054 ; 0.130        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ;
; -0.054 ; 0.130        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ;
; -0.054 ; 0.130        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ;
; -0.054 ; 0.130        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ;
; -0.054 ; 0.130        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ;
; -0.054 ; 0.130        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ;
; -0.054 ; 0.130        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ;
; -0.054 ; 0.130        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ;
; -0.054 ; 0.130        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ;
; -0.054 ; 0.130        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ;
; 0.121  ; 0.121        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; clk~input|o                                                                               ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[10]|clk                          ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[14]|clk                          ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[16]|clk                          ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[1]|clk                           ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[24]|clk                          ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[25]|clk                          ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[26]|clk                          ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[27]|clk                          ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[2]|clk                           ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[7]|clk                           ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[8]|clk                           ;
; 0.125  ; 0.125        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[0]|clk                           ;
; 0.125  ; 0.125        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[11]|clk                          ;
; 0.125  ; 0.125        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[12]|clk                          ;
; 0.125  ; 0.125        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[13]|clk                          ;
; 0.125  ; 0.125        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[15]|clk                          ;
; 0.125  ; 0.125        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[17]|clk                          ;
; 0.125  ; 0.125        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[18]|clk                          ;
; 0.125  ; 0.125        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[19]|clk                          ;
; 0.125  ; 0.125        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[20]|clk                          ;
; 0.125  ; 0.125        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[21]|clk                          ;
; 0.125  ; 0.125        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[22]|clk                          ;
; 0.125  ; 0.125        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[23]|clk                          ;
; 0.125  ; 0.125        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[28]|clk                          ;
; 0.125  ; 0.125        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[29]|clk                          ;
; 0.125  ; 0.125        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[30]|clk                          ;
; 0.125  ; 0.125        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[31]|clk                          ;
; 0.125  ; 0.125        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[3]|clk                           ;
; 0.125  ; 0.125        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[4]|clk                           ;
; 0.125  ; 0.125        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[5]|clk                           ;
; 0.125  ; 0.125        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[6]|clk                           ;
; 0.125  ; 0.125        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[9]|clk                           ;
+--------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'                                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                      ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+----------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|long_interval                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|short_interval                       ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]          ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]          ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[2]          ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]          ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]          ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[5]          ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[6]          ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|long_interval                        ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|short_interval                       ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|long_interval                        ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|short_interval                       ;
; 0.357  ; 0.357        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]$latch                                      ;
; 0.357  ; 0.357        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]$latch                                      ;
; 0.358  ; 0.358        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]$latch|datac                                ;
; 0.358  ; 0.358        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]$latch|datac                                ;
; 0.359  ; 0.359        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]$latch                                      ;
; 0.359  ; 0.359        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]$latch|datac                                ;
; 0.362  ; 0.362        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]$latch                                      ;
; 0.362  ; 0.362        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]$latch                                      ;
; 0.363  ; 0.363        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]$latch                                      ;
; 0.363  ; 0.363        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]$latch|datad                                ;
; 0.363  ; 0.363        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]$latch|datad                                ;
; 0.365  ; 0.365        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]$latch|datad                                ;
; 0.384  ; 0.384        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[0]|clk                ;
; 0.384  ; 0.384        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[1]|clk                ;
; 0.384  ; 0.384        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[2]|clk                ;
; 0.384  ; 0.384        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[3]|clk                ;
; 0.384  ; 0.384        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[4]|clk                ;
; 0.384  ; 0.384        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[5]|clk                ;
; 0.384  ; 0.384        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[6]|clk                ;
; 0.390  ; 0.606        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]          ;
; 0.390  ; 0.606        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]          ;
; 0.390  ; 0.606        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[2]          ;
; 0.390  ; 0.606        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]          ;
; 0.390  ; 0.606        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]          ;
; 0.390  ; 0.606        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[5]          ;
; 0.390  ; 0.606        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[6]          ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp~clkctrl|inclk[0] ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp~clkctrl|outclk   ;
; 0.425  ; 0.425        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Fall       ; timer_reset~2|combout                                          ;
; 0.430  ; 0.430        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[4]                                                       ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset~2|dataa                                            ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Fall       ; state[4]|datac                                                 ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Fall       ; state[5]|datad                                                 ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Fall       ; state[1]|datad                                                 ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Fall       ; state[2]|datad                                                 ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Fall       ; state[3]|datad                                                 ;
; 0.437  ; 0.437        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[5]                                                       ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[1]                                                       ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[2]                                                       ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[3]                                                       ;
; 0.442  ; 0.442        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Fall       ; state[0]~0|combout                                             ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|long_interval|clk                              ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|short_interval|clk                             ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset                                                    ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[0]~0|datab                                               ;
; 0.457  ; 0.457        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Fall       ; timer_reset|dataa                                              ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Fall       ; state[0]~0clkctrl|inclk[0]                                     ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Fall       ; state[0]~0clkctrl|outclk                                       ;
; 0.476  ; 0.476        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Fall       ; state[0]|datac                                                 ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[0]                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp|q                ;
; 0.511  ; 0.511        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[0]                                                       ;
; 0.514  ; 0.514        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Fall       ; state[0]|datac                                                 ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Fall       ; state[0]~0clkctrl|inclk[0]                                     ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Fall       ; state[0]~0clkctrl|outclk                                       ;
; 0.541  ; 0.541        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Fall       ; timer_reset|dataa                                              ;
; 0.547  ; 0.547        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Fall       ; state[0]~0|combout                                             ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[0]~0|datab                                               ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset                                                    ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|long_interval|clk                              ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|short_interval|clk                             ;
; 0.556  ; 0.556        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[1]                                                       ;
; 0.556  ; 0.556        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[2]                                                       ;
; 0.556  ; 0.556        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[3]                                                       ;
; 0.556  ; 0.556        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[5]                                                       ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Fall       ; state[1]|datad                                                 ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Fall       ; state[2]|datad                                                 ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Fall       ; state[3]|datad                                                 ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Fall       ; state[4]|datac                                                 ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Fall       ; state[5]|datad                                                 ;
; 0.564  ; 0.564        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[4]                                                       ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset~2|dataa                                            ;
; 0.572  ; 0.572        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Fall       ; timer_reset~2|combout                                          ;
; 0.604  ; 0.604        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp~clkctrl|inclk[0] ;
; 0.604  ; 0.604        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp~clkctrl|outclk   ;
; 0.612  ; 0.612        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[0]|clk                ;
; 0.612  ; 0.612        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[1]|clk                ;
; 0.612  ; 0.612        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[2]|clk                ;
; 0.612  ; 0.612        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[3]|clk                ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                       ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port            ; Clock Port                                                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; trafic_light_ctl[*]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.370 ; 5.572 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 4.527 ; 4.684 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 4.451 ; 4.592 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 4.730 ; 4.875 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.370 ; 5.572 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 4.385 ; 4.526 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.305 ; 5.524 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                               ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port            ; Clock Port                                                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; trafic_light_ctl[*]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 4.229 ; 4.364 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 4.364 ; 4.515 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 4.290 ; 4.427 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 4.559 ; 4.698 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.212 ; 5.408 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 4.229 ; 4.364 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.150 ; 5.362 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                        ;
+-----------------------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                                                       ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                                            ; -4.566   ; -1.744 ; N/A      ; N/A     ; -3.000              ;
;  clk                                                                        ; -3.265   ; -0.030 ; N/A      ; N/A     ; -3.000              ;
;  timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; -4.566   ; -1.744 ; N/A      ; N/A     ; -1.000              ;
; Design-wide TNS                                                             ; -108.141 ; -7.888 ; 0.0      ; 0.0     ; -46.81              ;
;  clk                                                                        ; -58.269  ; -0.030 ; N/A      ; N/A     ; -37.810             ;
;  timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; -49.872  ; -7.888 ; N/A      ; N/A     ; -9.000              ;
+-----------------------------------------------------------------------------+----------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                       ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port            ; Clock Port                                                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; trafic_light_ctl[*]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 8.893 ; 9.011 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 7.695 ; 7.719 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 7.561 ; 7.609 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 8.094 ; 8.087 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 8.893 ; 9.011 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 7.485 ; 7.543 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 8.723 ; 8.891 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                               ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port            ; Clock Port                                                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; trafic_light_ctl[*]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 4.229 ; 4.364 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 4.364 ; 4.515 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 4.290 ; 4.427 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 4.559 ; 4.698 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.212 ; 5.408 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 4.229 ; 4.364 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.150 ; 5.362 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; trafic_light_ctl[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; trafic_light_ctl[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; trafic_light_ctl[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; trafic_light_ctl[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; trafic_light_ctl[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; trafic_light_ctl[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; traffic_sensor          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; trafic_light_ctl[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; trafic_light_ctl[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; trafic_light_ctl[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; trafic_light_ctl[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; trafic_light_ctl[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; trafic_light_ctl[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; trafic_light_ctl[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; trafic_light_ctl[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; trafic_light_ctl[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; trafic_light_ctl[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; trafic_light_ctl[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; trafic_light_ctl[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; trafic_light_ctl[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; trafic_light_ctl[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; trafic_light_ctl[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; trafic_light_ctl[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; trafic_light_ctl[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; trafic_light_ctl[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                     ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                 ; To Clock                                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                        ; clk                                                                        ; 784      ; 0        ; 0        ; 0        ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; clk                                                                        ; 1        ; 1        ; 0        ; 0        ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 554      ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                      ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                 ; To Clock                                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                        ; clk                                                                        ; 784      ; 0        ; 0        ; 0        ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; clk                                                                        ; 1        ; 1        ; 0        ; 0        ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 554      ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 6     ; 6    ;
; Unconstrained Output Port Paths ; 6     ; 6    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Jan 31 14:33:52 2013
Info: Command: quartus_sta semaphore -c semaphore
Info: qsta_default_script.tcl version: #2
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 13 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'semaphore.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.566
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.566       -49.872 timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp 
    Info (332119):    -3.265       -58.269 clk 
Info (332146): Worst-case hold slack is -1.744
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.744        -7.888 timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp 
    Info (332119):     0.007         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -36.000 clk 
    Info (332119):    -1.000        -9.000 timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.964
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.964       -42.069 timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp 
    Info (332119):    -2.838       -47.403 clk 
Info (332146): Worst-case hold slack is -1.542
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.542        -6.974 timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp 
    Info (332119):     0.019         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -36.000 clk 
    Info (332119):    -1.000        -9.000 timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.218
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.218       -18.975 timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp 
    Info (332119):    -1.488       -19.348 clk 
Info (332146): Worst-case hold slack is -1.109
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.109        -5.521 timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp 
    Info (332119):    -0.030        -0.030 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -37.810 clk 
    Info (332119):    -1.000        -9.000 timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 322 megabytes
    Info: Processing ended: Thu Jan 31 14:34:02 2013
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:05


