# do processador_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying /home/luiz/intelFPGA/18.1/modelsim_ase/linuxaloem/../modelsim.ini
# 
# vcom -93 -work work {/home/luiz/Documents/projects/ELE1717/processador_4/register_bank.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:01 on Mar 09,2019
# vcom -reportprogress 300 -93 -work work /home/luiz/Documents/projects/ELE1717/processador_4/register_bank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_bank
# -- Compiling architecture ckt of register_bank
# End time: 20:57:01 on Mar 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/luiz/Documents/projects/ELE1717/processador_4/simulation/modelsim {/home/luiz/Documents/projects/ELE1717/processador_4/simulation/modelsim/register_bank.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:01 on Mar 09,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/luiz/Documents/projects/ELE1717/processador_4/simulation/modelsim" /home/luiz/Documents/projects/ELE1717/processador_4/simulation/modelsim/register_bank.vt 
# -- Compiling module register_bank_vlg_tst
# 
# Top level modules:
# 	register_bank_vlg_tst
# End time: 20:57:01 on Mar 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs="+acc"  testbench2
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=""+acc"" testbench2 
# Start time: 20:57:01 on Mar 09,2019
# ** Error: (vsim-3170) Could not find 'testbench2'.
#         Searched libraries:
#             /home/luiz/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera
#             /home/luiz/intelFPGA/18.1/modelsim_ase/altera/vhdl/220model
#             /home/luiz/intelFPGA/18.1/modelsim_ase/altera/vhdl/sgate
#             /home/luiz/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/luiz/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_lnsim
#             /home/luiz/Documents/projects/ELE1717/processador_4/simulation/modelsim/rtl_work
#             /home/luiz/Documents/projects/ELE1717/processador_4/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./processador_run_msim_rtl_vhdl.do PAUSED at line 12
vcom -93 -work work /home/luiz/Documents/projects/ELE1717/processador_4/register_bank.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:25 on Mar 09,2019
# vcom -reportprogress 300 -93 -work work /home/luiz/Documents/projects/ELE1717/processador_4/register_bank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_bank
# -- Compiling architecture ckt of register_bank
# End time: 20:57:25 on Mar 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+/home/luiz/Documents/projects/ELE1717/processador_4/simulation/modelsim /home/luiz/Documents/projects/ELE1717/processador_4/simulation/modelsim/register_bank.vt
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:25 on Mar 09,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/luiz/Documents/projects/ELE1717/processador_4/simulation/modelsim" /home/luiz/Documents/projects/ELE1717/processador_4/simulation/modelsim/register_bank.vt 
# -- Compiling module register_bank_vlg_tst
# 
# Top level modules:
# 	register_bank_vlg_tst
# End time: 20:57:25 on Mar 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" work.register_bank_vlg_tst
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=""+acc"" work.register_bank_vlg_tst 
# Start time: 20:57:01 on Mar 09,2019
# Loading work.register_bank_vlg_tst
# ** Error (suppressible): (vsim-19) Failed to access library 'cycloneii' at "cycloneii".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cycloneii' at "cycloneii".
# No such file or directory. (errno = ENOENT)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.register_bank(ckt)
add wave  \
sim:/register_bank_vlg_tst/eachvec \
sim:/register_bank_vlg_tst/clk \
sim:/register_bank_vlg_tst/clr \
sim:/register_bank_vlg_tst/Rp_addr \
sim:/register_bank_vlg_tst/Rp_rd \
sim:/register_bank_vlg_tst/Rq_addr \
sim:/register_bank_vlg_tst/Rq_rd \
sim:/register_bank_vlg_tst/W_addr \
sim:/register_bank_vlg_tst/W_data \
sim:/register_bank_vlg_tst/W_wr \
sim:/register_bank_vlg_tst/Rp_data \
sim:/register_bank_vlg_tst/Rq_data
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Running testbench
# End time: 20:59:07 on Mar 09,2019, Elapsed time: 0:02:06
# Errors: 3, Warnings: 1
