/** @file
 * Copyright (c) 2016-2019, Arm Limited or its affiliates. All rights reserved.
 * SPDX-License-Identifier : Apache-2.0

 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *  http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 **/

#ifndef __SBSA_AVS_PCIE_H__
#define __SBSA_AVS_PCIE_H__

#define PCIE_EXTRACT_BDF_SEG(bdf)  ((bdf >> 24) & 0xFF)
#define PCIE_EXTRACT_BDF_BUS(bdf)  ((bdf >> 16) & 0xFF)
#define PCIE_EXTRACT_BDF_DEV(bdf)  ((bdf >> 8) & 0xFF)
#define PCIE_EXTRACT_BDF_FUNC(bdf) (bdf & 0xFF)

#define PCIE_CREATE_BDF(seg, bus, dev, func) ((seg << 24) | ((bus & 0xFF) << 16) | ((dev & 0xFF) << 8) | func)

#define PCIE_MAX_BUS   256
#define PCIE_MAX_DEV    32
#define PCIE_MAX_FUNC    8

#define PCIE_INTERRUPT_LINE  0x3c
#define PCIE_INTERRUPT_PIN   0x3d

#define PCIE_TYPE_ROOT_PORT  0x04 /* Root Port */
#define PCIE_TYPE_DOWNSTREAM 0x06 /* Downstream Port */
#define PCIE_TYPE_ENDPOINT   0x0  /* Express Endpoint */
#define PCIE_TYPE_LEG_END    0x01 /* Legacy Endpoint */
#define PCIE_TYPE_UPSTREAM   0x05 /* Upstream Port */
#define PCIE_TYPE_RC_END     0x09 /* Root Complex Integrated Endpoint */
#define PCI_EXT_CAPID_ACS    0x0D /* Access Control Services */
#define PCI_CAPID_ACS        0x04 /* ACS Capability Register */

void     val_pcie_write_cfg(uint32_t bdf, uint32_t offset, uint32_t data);
uint32_t val_pcie_read_cfg(uint32_t bdf, uint32_t offset, uint32_t *data);
uint32_t val_get_msi_vectors (uint32_t bdf, PERIPHERAL_VECTOR_LIST **mvector);

typedef enum {
  PCIE_INFO_NUM_ECAM = 1,
  PCIE_INFO_ECAM,
  PCIE_INFO_MCFG_ECAM,
  PCIE_INFO_START_BUS,
  PCIE_INFO_END_BUS,
  PCIE_INFO_SEGMENT
}PCIE_INFO_e;

uint64_t
val_pcie_get_info(PCIE_INFO_e type, uint32_t index);

uint32_t
val_pci_get_legacy_irq_map (uint32_t bdf, PERIPHERAL_IRQ_MAP *irq_map);

uint32_t
val_pcie_is_device_behind_smmu(uint32_t bdf);

uint32_t
val_pcie_get_device_type(uint32_t bdf);

uint32_t
val_pcie_get_root_port_bdf(uint32_t *bdf);

uint32_t
val_pcie_get_snoop_bit (uint32_t bdf);

uint32_t
val_pcie_get_dma_support(uint32_t bdf);

uint32_t
val_pcie_get_dma_coherent(uint32_t bdf);

uint32_t
val_pcie_io_read_cfg(uint32_t bdf, uint32_t offset, uint32_t *data);

uint32_t
p001_entry(uint32_t num_pe);

uint32_t
p002_entry(uint32_t num_pe);

uint32_t
p003_entry(uint32_t num_pe);

uint32_t
p004_entry(uint32_t num_pe);

uint32_t
p005_entry(uint32_t num_pe);

uint32_t
p006_entry(uint32_t num_pe);

uint32_t
p007_entry(uint32_t num_pe);

uint32_t
p008_entry (uint32_t num_pe);

uint32_t
p009_entry (uint32_t num_pe);

uint32_t
p010_entry (uint32_t num_pe);

uint32_t
p011_entry (uint32_t num_pe);

uint32_t
p012_entry (uint32_t num_pe);

uint32_t
p013_entry (uint32_t num_pe);

uint32_t
p014_entry (uint32_t num_pe);

uint32_t
p015_entry (uint32_t num_pe);

uint32_t
p016_entry (uint32_t num_pe);

uint32_t
p017_entry (uint32_t num_pe);

uint32_t
p018_entry (uint32_t num_pe);

uint32_t
p019_entry (uint32_t num_pe);
#endif
