// Seed: 3107268597
module module_0 (
    input tri id_0
);
  tri id_2;
  assign id_2 = ~~id_2 == 1;
  wire id_3 = id_3;
  wire id_4;
  wire id_5, id_6;
  assign module_1.id_21 = 0;
endmodule : SymbolIdentifier
module module_1 (
    input tri0 id_0,
    input wand id_1,
    output wand id_2,
    input wire id_3,
    input wor id_4,
    output tri0 id_5,
    output supply1 id_6,
    input tri0 id_7,
    output uwire id_8,
    input tri id_9,
    output wor id_10,
    input supply1 id_11,
    input tri id_12,
    output supply1 id_13,
    output supply0 id_14,
    output wor id_15,
    input wire id_16,
    input tri1 id_17,
    output uwire id_18,
    input tri id_19,
    input tri0 id_20,
    output tri id_21,
    output wire id_22,
    output tri0 id_23,
    output tri1 id_24,
    input wire id_25
);
  module_0 modCall_1 (id_19);
  id_27 :
  assert property (@((1) or id_27 << id_3 or posedge 1) 1);
  id_28(
      id_9, 1, 1, 1 << id_1
  );
endmodule
