
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.093579                       # Number of seconds simulated
sim_ticks                                 93579287754                       # Number of ticks simulated
final_tick                               606188490642                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 170395                       # Simulator instruction rate (inst/s)
host_op_rate                                   214045                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1869256                       # Simulator tick rate (ticks/s)
host_mem_usage                               67336176                       # Number of bytes of host memory used
host_seconds                                 50062.33                       # Real time elapsed on the host
sim_insts                                  8530363267                       # Number of instructions simulated
sim_ops                                   10715575939                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2770048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1617792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1663616                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1177600                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      2512000                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      1183744                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      2485760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      1613568                       # Number of bytes read from this memory
system.physmem.bytes_read::total             15063680                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           39552                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      5664768                       # Number of bytes written to this memory
system.physmem.bytes_written::total           5664768                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        21641                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        12639                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        12997                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         9200                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        19625                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         9248                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        19420                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        12606                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                117685                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           44256                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                44256                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        53345                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     29601080                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        49242                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     17287928                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        49242                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     17777609                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        57449                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     12583981                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        53345                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     26843547                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        57449                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     12649637                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        51977                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     26563143                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        50609                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     17242790                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               160972373                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        53345                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        49242                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        49242                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        57449                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        53345                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        57449                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        51977                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        50609                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             422658                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          60534421                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               60534421                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          60534421                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        53345                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     29601080                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        49242                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     17287928                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        49242                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     17777609                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        57449                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     12583981                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        53345                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     26843547                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        57449                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     12649637                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        51977                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     26563143                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        50609                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     17242790                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              221506794                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  23                       # Number of system calls
system.switch_cpus0.numCycles               224410763                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        17527967                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     15815542                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       919547                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      6515777                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         6267975                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          969506                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        40592                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185776861                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             110297954                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           17527967                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      7237481                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             21808726                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        2882750                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4086464                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         10664256                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       924282                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    213612352                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.605770                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.934287                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       191803626     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          778477      0.36%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1593541      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          663615      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3628338      1.70%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3222212      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          626296      0.29%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1308694      0.61%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9987553      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    213612352                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078107                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.491500                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       184774939                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5099727                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         21729436                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        68432                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       1939812                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      1539298                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          489                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     129339028                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2719                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       1939812                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184960751                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3568852                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       947928                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         21621901                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       573102                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     129272228                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          109                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        242078                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       209710                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         2340                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    151766658                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    608909791                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    608909791                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    134722847                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        17043794                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        15014                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         7580                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1456756                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     30510937                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     15437033                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       139838                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       749540                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         129021727                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        15059                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        124105716                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        63497                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      9865602                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     23608008                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           80                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    213612352                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.580986                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.378744                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    169561078     79.38%     79.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     13151886      6.16%     85.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10839302      5.07%     90.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      4679758      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      5934472      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      5757822      2.70%     98.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3269168      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       256982      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       161884      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    213612352                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         314283     11.08%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       2451900     86.41%     97.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        71189      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     77846816     62.73%     62.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1084219      0.87%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         7432      0.01%     63.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     29763423     23.98%     87.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     15403826     12.41%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     124105716                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.553029                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            2837372                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022863                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    464724653                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    138905546                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    123050823                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     126943088                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       223204                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1162894                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          470                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         3167                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        91697                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads        11007                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       1939812                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3249304                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       160832                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    129036860                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1360                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     30510937                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     15437033                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         7581                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        110284                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           70                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         3167                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       535289                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       542694                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1077983                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    123238531                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     29662153                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       867185                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   74                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            45064685                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        16146491                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          15402532                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.549165                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             123054803                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            123050823                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         66445439                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        130889634                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.548329                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.507645                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    117516368                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     11533208                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        14979                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       939661                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    211672540                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.555180                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.379070                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    169087482     79.88%     79.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15517247      7.33%     87.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      7289220      3.44%     90.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      7213797      3.41%     94.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      1959683      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      8396865      3.97%     98.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       626239      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       457257      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1124750      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    211672540                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     117516368                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              44693368                       # Number of memory references committed
system.switch_cpus0.commit.loads             29348035                       # Number of loads committed
system.switch_cpus0.commit.membars               7478                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          15518718                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        104500046                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1138202                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1124750                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           339597067                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          260039170                       # The number of ROB writes
system.switch_cpus0.timesIdled                4078613                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               10798411                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            117516368                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.244108                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.244108                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.445611                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.445611                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609281876                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      142891837                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      154043492                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         14956                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  46                       # Number of system calls
system.switch_cpus1.numCycles               224410763                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        18344032                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     15048821                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1800356                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      7744805                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7187147                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1881800                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        80689                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    175232833                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             104196893                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           18344032                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9068947                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             22938954                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5084509                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5263501                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         10792819                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1785743                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    206691557                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.616436                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.967290                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       183752603     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2480221      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2884557      1.40%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1585699      0.77%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1839859      0.89%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1004391      0.49%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          680054      0.33%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1769425      0.86%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10694748      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    206691557                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081743                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.464313                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       173841665                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6682412                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         22757489                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       170561                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3239427                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2971316                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        16842                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     127201962                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        83755                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3239427                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       174107928                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2503026                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3425773                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22672907                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       742493                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     127120576                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          203                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        196401                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       344194                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    176689283                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    591898652                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    591898652                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    151093769                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        25595506                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        33598                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18860                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          1995061                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     12141278                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6607835                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       174483                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1457589                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         126934150                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        33674                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        120028509                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       163523                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     15709620                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     36254486                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         3997                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    206691557                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.580713                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.269809                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    156089401     75.52%     75.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20374291      9.86%     85.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10934289      5.29%     90.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7562777      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6610143      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3387222      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       809047      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       528751      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       395636      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    206691557                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          31803     12.28%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        110588     42.69%     54.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       116662     45.03%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    100482361     83.72%     83.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1876014      1.56%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14713      0.01%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11093430      9.24%     94.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6561991      5.47%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     120028509                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.534861                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             259053                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002158                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    447171151                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    142678577                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    118056072                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     120287562                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       304754                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2129920                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          738                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1136                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       130292                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         7357                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3239427                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        2065053                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       131433                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    126967931                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        44714                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     12141278                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6607835                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18850                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         92507                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1136                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1047340                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1006928                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2054268                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    118269958                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     10423831                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1758551                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  107                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            16984349                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        16554401                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6560518                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.527024                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             118058061                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            118056072                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         70186734                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        183792830                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.526071                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381880                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     88726685                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    108855844                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18113663                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29677                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1810675                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    203452130                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.535044                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.354010                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    158981423     78.14%     78.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20623489     10.14%     88.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8639842      4.25%     92.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5191530      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3600543      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2322180      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1205165      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       969645      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1918313      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    203452130                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     88726685                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     108855844                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16488898                       # Number of memory references committed
system.switch_cpus1.commit.loads             10011355                       # Number of loads committed
system.switch_cpus1.commit.membars              14806                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15578814                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         98138103                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2214613                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1918313                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           328502726                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          257178514                       # The number of ROB writes
system.switch_cpus1.timesIdled                2682749                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               17719206                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           88726685                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            108855844                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     88726685                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.529236                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.529236                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.395376                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.395376                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       533548715                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      163868635                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      118721544                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29650                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  46                       # Number of system calls
system.switch_cpus2.numCycles               224410763                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        18346764                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     15043552                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1795932                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      7742341                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         7179730                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1884286                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        80862                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    175152051                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             104225366                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           18346764                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      9064016                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             22932278                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5078644                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5331856                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         10786871                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1781890                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    206670945                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.616689                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.967880                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       183738667     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2481373      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2866301      1.39%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         1583690      0.77%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1841315      0.89%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1006650      0.49%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          678864      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1777682      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        10696403      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    206670945                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081755                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.464440                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       173756882                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6753887                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         22751830                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       170421                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3237922                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      2979379                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        16838                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     127244800                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        84159                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3237922                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       174023325                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        2465684                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3534630                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         22666740                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       742641                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     127164839                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          211                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        194844                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       345384                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    176717786                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    592099931                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    592099931                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    151119163                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        25598623                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        33612                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18871                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          1996403                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     12149462                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6617001                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       173931                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1463298                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         126982715                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        33691                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        120089816                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       168256                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     15735671                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     36250085                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         4010                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    206670945                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.581068                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.270375                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    156066568     75.51%     75.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     20357591      9.85%     85.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     10941565      5.29%     90.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7558650      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6614100      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3397707      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       810187      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       529528      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       395049      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    206670945                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          31421     12.09%     12.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        111577     42.94%     55.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       116859     44.97%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    100521047     83.70%     83.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1876793      1.56%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        14716      0.01%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     11106864      9.25%     94.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      6570396      5.47%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     120089816                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.535134                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             259857                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002164                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    447278690                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    142753231                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    118106148                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     120349673                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       304864                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2136411                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          752                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1156                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       138347                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         7358                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            8                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3237922                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        2029788                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       129720                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    127016516                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        45684                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     12149462                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6617001                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18865                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         91679                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1156                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1042099                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1007353                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2049452                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    118326975                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     10431468                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1762841                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  110                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            17000351                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        16561941                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           6568883                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.527279                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             118108015                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            118106148                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         70202830                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        183867976                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.526294                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.381811                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     88741586                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    108874217                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     18144035                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        29681                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1806287                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    203433023                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.535185                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.354301                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    158961993     78.14%     78.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20619270     10.14%     88.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8641048      4.25%     92.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5194252      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3598177      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2323955      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1203606      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       969800      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      1920922      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    203433023                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     88741586                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     108874217                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              16491705                       # Number of memory references committed
system.switch_cpus2.commit.loads             10013051                       # Number of loads committed
system.switch_cpus2.commit.membars              14808                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          15581455                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         98154687                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2215003                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      1920922                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           328529755                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          257274489                       # The number of ROB writes
system.switch_cpus2.timesIdled                2680311                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               17739818                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           88741586                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            108874217                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     88741586                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.528812                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.528812                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.395443                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.395443                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       533787390                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      163917165                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      118758602                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         29654                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  48                       # Number of system calls
system.switch_cpus3.numCycles               224410763                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        18579904                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     15204249                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1814767                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      7608260                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         7305188                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         1915535                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        82435                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    178846855                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             103926779                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           18579904                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      9220723                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             21682714                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        4961942                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       3851648                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         10943254                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1816835                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    207504799                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.615111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.958350                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       185822085     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1004993      0.48%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1599151      0.77%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2173077      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2238580      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1891277      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1060302      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1579326      0.76%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        10136008      4.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    207504799                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.082794                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.463110                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       177028677                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5685276                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         21643291                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        24332                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3123220                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3057075                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          363                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     127541932                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1916                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3123220                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       177511664                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1198593                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3372181                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         21190677                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1108461                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     127502253                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          154                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        149895                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       484096                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    177896086                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    593170245                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    593170245                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    154135011                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        23761070                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        31365                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        16214                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          3303055                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     11938859                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      6464823                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        76334                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1610006                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         127357517                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        31479                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        120895094                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        16476                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     14174423                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     33980112                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          918                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    207504799                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.582613                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.272994                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    156304350     75.33%     75.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     21088855     10.16%     85.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     10664893      5.14%     90.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8023558      3.87%     94.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      6315527      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2560768      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1598655      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       837643      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       110550      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    207504799                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          23199     11.41%     11.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         77132     37.92%     49.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       103051     50.67%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    101682774     84.11%     84.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1807198      1.49%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        15150      0.01%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     10944869      9.05%     94.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      6445103      5.33%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     120895094                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.538722                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             203382                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001682                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    449514845                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    141563916                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    119087396                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     121098476                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       246480                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      1925896                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          113                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          499                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        94963                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3123220                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         948938                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       106995                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    127389123                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         7401                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     11938859                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      6464823                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        16215                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         90486                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            6                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          499                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1052804                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1025440                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2078244                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    119231857                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     10300588                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1663237                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  127                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            16745439                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        16938567                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           6444851                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.531311                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             119087626                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            119087396                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         68368790                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        184276998                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.530667                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371011                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     89850446                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    110559560                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     16829583                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        30561                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1837663                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    204381579                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.540947                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.389073                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    158985636     77.79%     77.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     22528139     11.02%     88.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8483873      4.15%     92.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4041162      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3442220      1.68%     96.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1953247      0.96%     97.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1698914      0.83%     98.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       775514      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2472874      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    204381579                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     89850446                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     110559560                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              16382820                       # Number of memory references committed
system.switch_cpus3.commit.loads             10012960                       # Number of loads committed
system.switch_cpus3.commit.membars              15246                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          15942707                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         99612941                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2276648                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2472874                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           329297224                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          257901567                       # The number of ROB writes
system.switch_cpus3.timesIdled                2710052                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               16905964                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           89850446                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            110559560                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     89850446                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.497603                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.497603                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.400384                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.400384                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       536598954                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      165884161                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      118213789                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         30534                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  45                       # Number of system calls
system.switch_cpus4.numCycles               224410763                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        18279234                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     14950940                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1784738                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      7520319                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         7207077                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         1878845                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        79094                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    177377474                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             103767981                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           18279234                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      9085922                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             21744314                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5196772                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       3023553                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         10908367                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1799177                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    205518216                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.616938                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.968819                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       183773902     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         1181939      0.58%     89.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1861291      0.91%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         2968132      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1224861      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         1365441      0.66%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6         1465700      0.71%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          953458      0.46%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        10723492      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    205518216                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081454                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.462402                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       175767548                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      4646642                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         21676176                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        55414                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3372433                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      2995761                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          444                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     126712957                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         2842                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3372433                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       176038451                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        1473266                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      2404011                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         21464734                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       765318                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     126642818                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents        15637                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        216849                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       291889                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents        26799                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands    175820343                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    589150300                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    589150300                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    150012538                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        25807775                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        32119                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        17611                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          2327831                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     12062686                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      6483781                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads       195857                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1475302                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         126468360                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        32201                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        119643365                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued       146870                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     16128543                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     35966691                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         2951                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    205518216                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.582155                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.274154                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    155086869     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     20237213      9.85%     85.31% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     11059428      5.38%     90.69% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      7546860      3.67%     94.36% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      7065150      3.44%     97.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      2028369      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      1586672      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       537001      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       370654      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    205518216                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          27796     12.34%     12.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         88262     39.19%     51.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       109165     48.47%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    100230592     83.77%     83.77% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      1893977      1.58%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        14504      0.01%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     11051767      9.24%     94.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      6452525      5.39%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     119643365                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.533145                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             225223                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001882                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    445177038                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    142630398                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    117718563                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     119868588                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       358249                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2161861                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          250                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation         1322                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       189895                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         7497                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3372433                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        1013928                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       106410                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    126500684                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        48557                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     12062686                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      6483781                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        17592                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         78168                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           31                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents         1322                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1043651                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1019440                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2063091                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    117938736                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     10394272                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1704628                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  123                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            16845149                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        16589991                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           6450877                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.525548                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             117719560                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            117718563                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         68829133                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        179864989                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.524567                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.382671                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     88118126                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    108009513                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     18491348                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        29250                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1822566                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    202145783                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.534315                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.387931                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    158295244     78.31%     78.31% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     21239633     10.51%     88.81% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      8266396      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      4452038      2.20%     95.11% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      3335953      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      1862275      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1150274      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7      1027617      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2516353      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    202145783                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     88118126                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     108009513                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              16194707                       # Number of memory references committed
system.switch_cpus4.commit.loads              9900821                       # Number of loads committed
system.switch_cpus4.commit.membars              14594                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          15504474                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         97324322                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2194097                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2516353                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           326129706                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          256374375                       # The number of ROB writes
system.switch_cpus4.timesIdled                2859704                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               18892547                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           88118126                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            108009513                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     88118126                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.546704                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.546704                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.392664                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.392664                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       531834095                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      163175629                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      118178536                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         29222                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  48                       # Number of system calls
system.switch_cpus5.numCycles               224410763                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        18566622                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     15190225                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      1814007                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      7764881                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         7317083                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         1919187                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        82653                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    178887560                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             103785357                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           18566622                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      9236270                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             21669401                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        4934479                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       3862905                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         10942195                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1815846                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    207516730                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.614250                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.956694                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       185847329     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1009294      0.49%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1602784      0.77%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         2173374      1.05%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         2237532      1.08%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         1893566      0.91%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         1066272      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1576071      0.76%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        10110508      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    207516730                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.082735                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.462479                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       177068789                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      5696876                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         21631125                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        23432                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3096505                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3057329                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          361                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     127372245                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1900                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3096505                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       177553271                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        1203589                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      3379047                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         21176286                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles      1108029                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     127330359                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          144                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        149462                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       484056                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    177661014                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    592341698                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    592341698                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    154233531                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        23427473                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        31775                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        16613                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          3299688                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     11924084                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      6461313                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        75729                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1599572                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         127187077                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        31893                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        120862849                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        16538                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     13933044                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     33262692                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         1312                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    207516730                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.582425                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.272752                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    156316062     75.33%     75.33% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     21099021     10.17%     85.49% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     10672833      5.14%     90.64% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      8011589      3.86%     94.50% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      6309293      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      2559604      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      1599568      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       839285      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       109475      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    207516730                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          23423     11.71%     11.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         73732     36.86%     48.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       102895     51.43%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    101652899     84.11%     84.11% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      1802483      1.49%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        15159      0.01%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     10951046      9.06%     94.67% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      6441262      5.33%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     120862849                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.538579                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             200050                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001655                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    449459015                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    141152508                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    119059193                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     121062899                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       246875                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      1904683                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          128                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          496                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        87380                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3096505                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         954827                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       106796                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    127219099                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        17125                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     11924084                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      6461313                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        16616                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         90302                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          496                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1055009                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1018458                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2073467                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    119203003                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     10305150                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1659845                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                  129                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            16746156                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        16941593                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           6441006                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.531182                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             119059422                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            119059193                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         68341311                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        184154307                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.530541                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.371109                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     89907916                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    110630360                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     16588752                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        30581                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      1836921                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    204420225                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.541191                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.389387                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    159000832     77.78%     77.78% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     22532153     11.02%     88.80% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      8491761      4.15%     92.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      4049533      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      3439721      1.68%     96.62% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      1958814      0.96%     97.58% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1695770      0.83%     98.41% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       774616      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2477025      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    204420225                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     89907916                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     110630360                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              16393331                       # Number of memory references committed
system.switch_cpus5.commit.loads             10019398                       # Number of loads committed
system.switch_cpus5.commit.membars              15256                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          15952959                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         99676716                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2278119                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2477025                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           329161688                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          257534788                       # The number of ROB writes
system.switch_cpus5.timesIdled                2709261                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               16894033                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           89907916                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            110630360                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     89907916                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.496007                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.496007                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.400640                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.400640                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       536516344                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      165842859                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      118072239                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         30554                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  45                       # Number of system calls
system.switch_cpus6.numCycles               224410763                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        18281427                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     14950070                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1784239                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      7590525                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         7214628                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         1880390                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        79411                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    177425902                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             103740941                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           18281427                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      9095018                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             21741452                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5183375                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       3008219                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         10909323                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1798739                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    205535575                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.616726                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.968342                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       183794123     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         1179895      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1862345      0.91%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         2965155      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1228226      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1372520      0.67%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6         1463801      0.71%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          955264      0.46%     94.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        10714246      5.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    205535575                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081464                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.462281                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       175822569                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      4624574                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         21673374                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        55495                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3359560                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      2998610                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          445                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     126680868                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2853                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3359560                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       176090473                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        1476208                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      2385249                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         21464496                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       759586                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     126610602                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents        16108                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        217783                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       288293                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents        26502                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands    175781130                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    588984002                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    588984002                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    150101506                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        25679604                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        32168                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        17655                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          2314148                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     12060283                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      6484704                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       196408                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1473951                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         126439513                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        32249                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        119669128                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       147314                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     16032034                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     35694401                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         2981                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    205535575                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.582231                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.274065                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    155084047     75.45%     75.45% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     20246828      9.85%     85.30% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     11069449      5.39%     90.69% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      7550943      3.67%     94.36% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      7061305      3.44%     97.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      2030256      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      1585701      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       536501      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       370545      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    205535575                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          28050     12.49%     12.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         87298     38.88%     51.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       109163     48.62%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    100248518     83.77%     83.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      1893291      1.58%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        14512      0.01%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     11058974      9.24%     94.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      6453833      5.39%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     119669128                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.533259                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             224511                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001876                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    445245655                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    142505087                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    117747148                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     119893639                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       359584                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2153613                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          261                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         1318                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       187116                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         7480                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3359560                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        1015416                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       106710                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    126471894                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        49084                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     12060283                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      6484704                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        17630                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         78519                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           29                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         1318                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1043094                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1017220                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2060314                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    117968116                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     10400752                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      1701011                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                  132                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            16853001                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        16599103                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           6452249                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.525679                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             117748048                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            117747148                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         68843115                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        179861156                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.524695                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.382757                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     88170284                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    108073482                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     18398586                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        29268                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1822048                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    202176015                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.534551                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.388135                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    158297431     78.30%     78.30% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     21252071     10.51%     88.81% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      8272323      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      4458107      2.21%     95.11% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      3336908      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      1864441      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1148780      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7      1027705      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2518249      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    202176015                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     88170284                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     108073482                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              16204252                       # Number of memory references committed
system.switch_cpus6.commit.loads              9906664                       # Number of loads committed
system.switch_cpus6.commit.membars              14602                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          15513667                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         97381971                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2195405                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2518249                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           326129249                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          256303916                       # The number of ROB writes
system.switch_cpus6.timesIdled                2858056                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               18875188                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           88170284                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            108073482                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     88170284                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.545197                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.545197                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.392897                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.392897                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       531974001                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      163216552                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      118157170                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         29242                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  46                       # Number of system calls
system.switch_cpus7.numCycles               224410763                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        18335187                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     15031257                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      1798623                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      7715131                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         7176752                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         1884545                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        80927                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    175290060                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             104211971                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           18335187                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      9061297                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             22935928                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5083171                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       5238044                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         10797431                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1785526                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    206720541                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.616584                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.967741                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       183784613     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         2483685      1.20%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         2868629      1.39%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         1584325      0.77%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         1838325      0.89%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1006732      0.49%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          678518      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1777173      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        10698541      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    206720541                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081704                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.464380                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       173879508                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      6675052                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         22756187                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles       170159                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3239632                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      2979936                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred        16877                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     127256224                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts        84667                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3239632                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       174145074                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        2305058                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      3618605                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         22672038                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       740131                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     127179512                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          181                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        191682                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       346104                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    176734657                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    592206921                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    592206921                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    151148844                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        25585813                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        33591                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        18840                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          1992153                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     12157260                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      6620746                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       173320                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1462774                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         127000043                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        33669                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        120120835                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued       167074                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     15731788                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     36228904                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         3985                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    206720541                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.581078                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.270375                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    156106678     75.52%     75.52% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     20356425      9.85%     85.36% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     10943264      5.29%     90.66% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      7565600      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      6615970      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      3398101      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       810071      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       529185      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       395247      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    206720541                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          30668     11.75%     11.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead        113265     43.39%     55.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       117113     44.86%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    100546633     83.70%     83.70% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      1877362      1.56%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        14718      0.01%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     11109221      9.25%     94.53% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      6572901      5.47%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     120120835                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.535272                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             261046                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002173                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    447390331                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    142766656                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    118131375                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     120381881                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       303588                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2142253                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          753                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         1158                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       140871                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         7359                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3239632                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1873447                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       125969                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    127033820                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        45461                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     12157260                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      6620746                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        18845                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         88955                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         1158                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1043221                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1008694                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2051915                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    118352068                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     10432182                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1768767                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  108                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            17003620                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        16562947                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           6571438                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.527390                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             118132954                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            118131375                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         70219428                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        183938816                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.526407                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.381754                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     88758911                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    108895541                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     18139303                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        29684                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      1809035                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    203480909                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.535163                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.354394                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    159003992     78.14%     78.14% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     20622956     10.14%     88.28% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      8643656      4.25%     92.52% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      5189529      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      3600707      1.77%     96.84% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2321401      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1205759      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       970973      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      1921936      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    203480909                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     88758911                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     108895541                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              16494882                       # Number of memory references committed
system.switch_cpus7.commit.loads             10015007                       # Number of loads committed
system.switch_cpus7.commit.membars              14810                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          15584542                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         98173888                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2215441                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      1921936                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           328593219                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          257309388                       # The number of ROB writes
system.switch_cpus7.timesIdled                2686026                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               17690222                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           88758911                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            108895541                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     88758911                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.528318                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.528318                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.395520                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.395520                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       533893049                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      163954551                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      118747858                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         29656                       # number of misc regfile writes
system.l2.replacements                         117703                       # number of replacements
system.l2.tagsinuse                      32764.345858                       # Cycle average of tags in use
system.l2.total_refs                          2627497                       # Total number of references to valid blocks.
system.l2.sampled_refs                         150471                       # Sample count of references to valid blocks.
system.l2.avg_refs                          17.461817                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           277.131835                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      8.869574                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   4537.597790                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      6.774448                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2632.939136                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      8.431537                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2676.115466                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      9.528183                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1946.733069                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     10.072350                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   3223.813122                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst      9.593506                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   1973.464418                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst      8.916762                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   3200.906673                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst      8.122361                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   2575.967576                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1479.649812                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1264.420380                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           1153.577273                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            923.259956                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           1300.186119                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data            919.131010                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           1348.333053                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           1260.810450                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.008457                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000271                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.138476                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000207                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.080351                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000257                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.081669                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000291                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.059410                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000307                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.098383                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000293                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.060225                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000272                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.097684                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000248                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.078612                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.045155                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.038587                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.035204                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.028176                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.039679                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.028050                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.041148                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.038477                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999888                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        49727                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        36677                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        36009                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        27134                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        44452                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        27101                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data        44692                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        36404                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  302206                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           121528                       # number of Writeback hits
system.l2.Writeback_hits::total                121528                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           69                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          138                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          138                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          137                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          119                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data          140                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data          119                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data          138                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   998                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        49796                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        36815                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        36147                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        27271                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        44571                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        27241                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        44811                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        36542                       # number of demand (read+write) hits
system.l2.demand_hits::total                   303204                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        49796                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        36815                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        36147                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        27271                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        44571                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        27241                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        44811                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        36542                       # number of overall hits
system.l2.overall_hits::total                  303204                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        21641                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        12632                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        12988                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         9200                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data        19625                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         9248                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data        19420                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data        12596                       # number of ReadReq misses
system.l2.ReadReq_misses::total                117659                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            9                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data           10                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  26                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        21641                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        12639                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        12997                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         9200                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data        19625                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         9248                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data        19420                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data        12606                       # number of demand (read+write) misses
system.l2.demand_misses::total                 117685                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        21641                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        12639                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        12997                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         9200                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data        19625                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         9248                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data        19420                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data        12606                       # number of overall misses
system.l2.overall_misses::total                117685                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5809158                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   3481773120                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5429033                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2053228491                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5489395                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2111437466                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      6565584                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   1489189118                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5960209                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   3170475513                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      6682792                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   1493742429                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5823117                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   3138587108                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5540384                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   2046322737                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     19032055654                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data      1108390                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data      1483521                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus7.data      1546295                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       4138206                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5809158                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   3481773120                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5429033                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2054336881                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5489395                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2112920987                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      6565584                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   1489189118                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5960209                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   3170475513                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      6682792                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   1493742429                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5823117                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   3138587108                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5540384                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   2047869032                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19036193860                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5809158                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   3481773120                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5429033                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2054336881                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5489395                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2112920987                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      6565584                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   1489189118                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5960209                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   3170475513                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      6682792                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   1493742429                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5823117                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   3138587108                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5540384                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   2047869032                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19036193860                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        71368                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        49309                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        48997                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        36334                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        64077                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        36349                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        64112                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        49000                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              419865                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       121528                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            121528                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           69                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          145                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data          147                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          137                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data          119                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data          140                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data          119                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data          148                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1024                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        71437                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        49454                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        49144                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        36471                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        64196                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        36489                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        64231                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        49148                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               420889                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        71437                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        49454                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        49144                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        36471                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        64196                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        36489                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        64231                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        49148                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              420889                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.303231                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.256180                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.265077                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.954545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.253206                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.306272                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.954545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.254422                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.302907                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.257061                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.280231                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.048276                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.061224                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data     0.067568                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.025391                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.302938                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.255571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.264468                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.954545                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.252255                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.305704                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.954545                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.253446                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.302346                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.256491                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.279611                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.302938                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.255571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.264468                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.954545                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.252255                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.305704                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.954545                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.253446                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.302346                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.256491                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.279611                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 148952.769231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 160887.811099                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 150806.472222                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 162541.837476                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 152483.194444                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 162568.329689                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 156323.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 161868.382391                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 152825.871795                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 161552.892382                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 159114.095238                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 161520.591371                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 153239.921053                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 161616.225953                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 149740.108108                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 162458.140441                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 161756.054819                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 158341.428571                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 164835.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus7.data 154629.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 159161.769231                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 148952.769231                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 160887.811099                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 150806.472222                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 162539.511116                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 152483.194444                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 162569.899746                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 156323.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 161868.382391                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 152825.871795                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 161552.892382                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 159114.095238                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 161520.591371                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 153239.921053                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 161616.225953                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 149740.108108                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 162451.930192                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 161755.481667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 148952.769231                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 160887.811099                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 150806.472222                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 162539.511116                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 152483.194444                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 162569.899746                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 156323.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 161868.382391                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 152825.871795                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 161552.892382                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 159114.095238                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 161520.591371                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 153239.921053                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 161616.225953                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 149740.108108                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 162451.930192                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 161755.481667                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                44256                       # number of writebacks
system.l2.writebacks::total                     44256                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        21641                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        12632                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        12988                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         9200                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data        19625                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         9248                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data        19420                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data        12596                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           117659                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            7                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            9                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus7.data           10                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             26                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        21641                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        12639                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        12997                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         9200                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data        19625                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         9248                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data        19420                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data        12606                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            117685                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        21641                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        12639                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        12997                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         9200                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data        19625                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         9248                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data        19420                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data        12606                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           117685                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3536624                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   2221635639                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3335891                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1317400652                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3394567                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1354813330                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      4122919                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    953379539                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3690555                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data   2027329040                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      4239268                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    955055102                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3610977                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data   2007438585                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3387443                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data   1312569556                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  12178939687                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       699981                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       958898                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus7.data       964442                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      2623321                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3536624                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   2221635639                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3335891                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1318100633                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3394567                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1355772228                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      4122919                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    953379539                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3690555                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data   2027329040                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      4239268                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    955055102                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3610977                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data   2007438585                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3387443                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data   1313533998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12181563008                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3536624                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   2221635639                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3335891                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1318100633                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3394567                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1355772228                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      4122919                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    953379539                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3690555                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data   2027329040                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      4239268                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    955055102                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3610977                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data   2007438585                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3387443                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data   1313533998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12181563008                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.303231                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.256180                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.265077                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.253206                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.306272                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.254422                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.302907                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.257061                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.280231                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.048276                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.061224                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.067568                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.025391                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.302938                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.255571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.264468                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.954545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.252255                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.305704                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.954545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.253446                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.302346                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.256491                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.279611                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.302938                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.255571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.264468                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.954545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.252255                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.305704                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.954545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.253446                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.302346                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.256491                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.279611                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 90682.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 102658.640497                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 92663.638889                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 104290.741925                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 94293.527778                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 104312.698645                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 98164.738095                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 103628.210761                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 94629.615385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 103303.390573                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 100934.952381                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 103271.529196                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 95025.710526                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 103369.649073                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 91552.513514                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 104205.268022                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 103510.481026                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 99997.285714                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 106544.222222                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data 96444.200000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 100896.961538                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 90682.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 102658.640497                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 92663.638889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 104288.364032                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 94293.527778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 104314.243902                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 98164.738095                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 103628.210761                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 94629.615385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 103303.390573                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 100934.952381                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 103271.529196                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 95025.710526                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 103369.649073                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 91552.513514                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 104199.111376                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 103509.903624                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 90682.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 102658.640497                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 92663.638889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 104288.364032                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 94293.527778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 104314.243902                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 98164.738095                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 103628.210761                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 94629.615385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 103303.390573                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 100934.952381                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 103271.529196                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 95025.710526                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 103369.649073                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 91552.513514                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 104199.111376                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 103509.903624                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     2                       # number of replacements
system.cpu0.icache.tagsinuse               579.033490                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1010672097                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   583                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1733571.349914                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    38.003693                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   541.029797                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.060903                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.867035                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.927938                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     10664207                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       10664207                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     10664207                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        10664207                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     10664207                       # number of overall hits
system.cpu0.icache.overall_hits::total       10664207                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           49                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           49                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           49                       # number of overall misses
system.cpu0.icache.overall_misses::total           49                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7859008                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7859008                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7859008                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7859008                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7859008                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7859008                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     10664256                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     10664256                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     10664256                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     10664256                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     10664256                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     10664256                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 160387.918367                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 160387.918367                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 160387.918367                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 160387.918367                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 160387.918367                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 160387.918367                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            9                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            9                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           40                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           40                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           40                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6556982                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6556982                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6556982                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6556982                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6556982                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6556982                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 163924.550000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 163924.550000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 163924.550000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 163924.550000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 163924.550000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 163924.550000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 71437                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               432112409                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 71693                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               6027.260806                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   111.877719                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   144.122281                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.437022                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.562978                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     27998294                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       27998294                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     15329922                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      15329922                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         7489                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         7489                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         7478                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         7478                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     43328216                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        43328216                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     43328216                       # number of overall hits
system.cpu0.dcache.overall_hits::total       43328216                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       250127                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       250127                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          229                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          229                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       250356                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        250356                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       250356                       # number of overall misses
system.cpu0.dcache.overall_misses::total       250356                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  27616774854                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  27616774854                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     20197161                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     20197161                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  27636972015                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  27636972015                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  27636972015                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  27636972015                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     28248421                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     28248421                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     15330151                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     15330151                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         7489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         7478                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         7478                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     43578572                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     43578572                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     43578572                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     43578572                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008855                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008855                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005745                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005745                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005745                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005745                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 110411.010623                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 110411.010623                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 88197.209607                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 88197.209607                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 110390.691715                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 110390.691715                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 110390.691715                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 110390.691715                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        20908                       # number of writebacks
system.cpu0.dcache.writebacks::total            20908                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       178759                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       178759                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          160                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          160                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       178919                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       178919                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       178919                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       178919                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        71368                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        71368                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           69                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           69                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        71437                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        71437                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        71437                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        71437                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7133678493                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7133678493                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      4913486                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      4913486                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7138591979                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7138591979                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7138591979                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7138591979                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002526                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002526                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001639                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001639                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001639                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001639                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 99956.261812                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 99956.261812                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 71209.942029                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 71209.942029                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 99928.496143                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 99928.496143                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 99928.496143                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 99928.496143                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               517.725420                       # Cycle average of tags in use
system.cpu1.icache.total_refs               982472115                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1893009.855491                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    35.725420                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.057252                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.829688                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     10792774                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10792774                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     10792774                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10792774                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     10792774                       # number of overall hits
system.cpu1.icache.overall_hits::total       10792774                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           45                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           45                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           45                       # number of overall misses
system.cpu1.icache.overall_misses::total           45                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7309622                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7309622                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7309622                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7309622                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7309622                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7309622                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     10792819                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10792819                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     10792819                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10792819                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     10792819                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10792819                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 162436.044444                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 162436.044444                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 162436.044444                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 162436.044444                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 162436.044444                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 162436.044444                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           37                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           37                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           37                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6071927                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6071927                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6071927                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6071927                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6071927                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6071927                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 164106.135135                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 164106.135135                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 164106.135135                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 164106.135135                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 164106.135135                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 164106.135135                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 49454                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166474446                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 49710                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3348.912613                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.018819                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.981181                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.914136                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.085864                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      7605562                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        7605562                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6442100                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6442100                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16065                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16065                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14825                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14825                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     14047662                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        14047662                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     14047662                       # number of overall hits
system.cpu1.dcache.overall_hits::total       14047662                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       169815                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       169815                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3731                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3731                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       173546                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        173546                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       173546                       # number of overall misses
system.cpu1.dcache.overall_misses::total       173546                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  20387393187                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  20387393187                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    463663098                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    463663098                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  20851056285                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  20851056285                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  20851056285                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  20851056285                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      7775377                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      7775377                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6445831                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6445831                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16065                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16065                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14825                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14825                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     14221208                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     14221208                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     14221208                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     14221208                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021840                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021840                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000579                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000579                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012203                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012203                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012203                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012203                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 120056.491988                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 120056.491988                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 124273.143393                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 124273.143393                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 120147.144187                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 120147.144187                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 120147.144187                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 120147.144187                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        20134                       # number of writebacks
system.cpu1.dcache.writebacks::total            20134                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       120506                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       120506                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3586                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3586                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       124092                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       124092                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       124092                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       124092                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        49309                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        49309                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          145                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          145                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        49454                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        49454                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        49454                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        49454                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4613203616                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4613203616                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     10385183                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     10385183                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4623588799                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4623588799                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4623588799                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4623588799                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006342                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006342                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003477                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003477                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003477                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003477                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93557.030481                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 93557.030481                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 71621.951724                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 71621.951724                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 93492.716444                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 93492.716444                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 93492.716444                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 93492.716444                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               517.820036                       # Cycle average of tags in use
system.cpu2.icache.total_refs               982466167                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1892998.394990                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    35.820036                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          482                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.057404                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.772436                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.829840                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     10786826                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       10786826                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     10786826                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        10786826                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     10786826                       # number of overall hits
system.cpu2.icache.overall_hits::total       10786826                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           45                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           45                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           45                       # number of overall misses
system.cpu2.icache.overall_misses::total           45                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7256876                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7256876                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7256876                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7256876                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7256876                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7256876                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     10786871                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     10786871                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     10786871                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     10786871                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     10786871                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     10786871                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 161263.911111                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 161263.911111                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 161263.911111                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 161263.911111                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 161263.911111                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 161263.911111                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            8                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            8                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           37                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           37                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6106384                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6106384                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6106384                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6106384                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6106384                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6106384                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 165037.405405                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 165037.405405                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 165037.405405                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 165037.405405                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 165037.405405                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 165037.405405                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 49144                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               166483451                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 49400                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3370.110344                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.025195                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.974805                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.914161                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.085839                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      7613486                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        7613486                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6443188                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6443188                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16056                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16056                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        14827                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        14827                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     14056674                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        14056674                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     14056674                       # number of overall hits
system.cpu2.dcache.overall_hits::total       14056674                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       169049                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       169049                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         3749                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         3749                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       172798                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        172798                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       172798                       # number of overall misses
system.cpu2.dcache.overall_misses::total       172798                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  20373093188                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  20373093188                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    465458839                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    465458839                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  20838552027                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  20838552027                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  20838552027                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  20838552027                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      7782535                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      7782535                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6446937                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6446937                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16056                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16056                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        14827                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        14827                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     14229472                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     14229472                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     14229472                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     14229472                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021722                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021722                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000582                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000582                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.012144                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012144                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.012144                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.012144                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 120515.904785                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 120515.904785                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 124155.465191                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 124155.465191                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 120594.868152                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 120594.868152                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 120594.868152                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 120594.868152                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        94812                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets        47406                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        19284                       # number of writebacks
system.cpu2.dcache.writebacks::total            19284                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       120052                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       120052                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         3602                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         3602                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       123654                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       123654                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       123654                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       123654                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        48997                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        48997                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          147                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          147                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        49144                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        49144                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        49144                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        49144                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4630990392                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4630990392                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     10676907                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     10676907                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4641667299                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4641667299                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4641667299                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4641667299                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006296                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006296                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003454                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003454                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003454                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003454                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 94515.794681                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 94515.794681                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 72632.020408                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 72632.020408                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 94450.335728                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 94450.335728                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 94450.335728                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 94450.335728                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               517.931040                       # Cycle average of tags in use
system.cpu3.icache.total_refs               981393565                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1890931.724470                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    42.931040                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.068800                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.830018                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     10943203                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10943203                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     10943203                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10943203                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     10943203                       # number of overall hits
system.cpu3.icache.overall_hits::total       10943203                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           51                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           51                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           51                       # number of overall misses
system.cpu3.icache.overall_misses::total           51                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      8595106                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      8595106                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      8595106                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      8595106                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      8595106                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      8595106                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     10943254                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10943254                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     10943254                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10943254                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     10943254                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10943254                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 168531.490196                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 168531.490196                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 168531.490196                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 168531.490196                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 168531.490196                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 168531.490196                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            7                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            7                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           44                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           44                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           44                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      7518836                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      7518836                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      7518836                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      7518836                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      7518836                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      7518836                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 170882.636364                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 170882.636364                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 170882.636364                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 170882.636364                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 170882.636364                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 170882.636364                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 36471                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               160514762                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 36727                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4370.483895                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.745426                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.254574                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.913068                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.086932                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      7532311                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7532311                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6339769                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6339769                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        16098                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        16098                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        15267                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        15267                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     13872080                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        13872080                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     13872080                       # number of overall hits
system.cpu3.dcache.overall_hits::total       13872080                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       116858                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       116858                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          804                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          804                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       117662                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        117662                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       117662                       # number of overall misses
system.cpu3.dcache.overall_misses::total       117662                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  13318606847                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  13318606847                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     69042206                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     69042206                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  13387649053                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  13387649053                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  13387649053                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  13387649053                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      7649169                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      7649169                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6340573                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6340573                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        16098                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        16098                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        15267                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        15267                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     13989742                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     13989742                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     13989742                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     13989742                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015277                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015277                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000127                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000127                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008411                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008411                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008411                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008411                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 113972.572242                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 113972.572242                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 85873.390547                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 85873.390547                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 113780.566819                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 113780.566819                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 113780.566819                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 113780.566819                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8514                       # number of writebacks
system.cpu3.dcache.writebacks::total             8514                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        80524                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        80524                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          667                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          667                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        81191                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        81191                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        81191                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        81191                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        36334                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        36334                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          137                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          137                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        36471                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        36471                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        36471                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        36471                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   3369503597                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3369503597                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      9098331                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      9098331                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   3378601928                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3378601928                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   3378601928                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3378601928                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004750                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004750                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002607                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002607                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002607                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002607                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92736.929515                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 92736.929515                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 66411.175182                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 66411.175182                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 92638.039209                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 92638.039209                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 92638.039209                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 92638.039209                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               528.900118                       # Cycle average of tags in use
system.cpu4.icache.total_refs               987011831                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   530                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1862286.473585                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    38.900118                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          490                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.062340                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.785256                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.847596                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     10908316                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       10908316                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     10908316                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        10908316                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     10908316                       # number of overall hits
system.cpu4.icache.overall_hits::total       10908316                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           51                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           51                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           51                       # number of overall misses
system.cpu4.icache.overall_misses::total           51                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      7984104                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      7984104                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      7984104                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      7984104                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      7984104                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      7984104                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     10908367                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     10908367                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     10908367                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     10908367                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     10908367                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     10908367                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 156551.058824                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 156551.058824                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 156551.058824                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 156551.058824                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 156551.058824                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 156551.058824                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           11                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           11                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           40                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           40                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           40                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6486082                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6486082                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6486082                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6486082                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6486082                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6486082                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 162152.050000                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 162152.050000                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 162152.050000                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 162152.050000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 162152.050000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 162152.050000                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 64196                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               175168954                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 64452                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               2717.820300                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   234.307187                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    21.692813                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.915262                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.084738                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      7561660                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        7561660                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      6263643                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       6263643                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        17415                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        17415                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        14611                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        14611                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     13825303                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        13825303                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     13825303                       # number of overall hits
system.cpu4.dcache.overall_hits::total       13825303                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       162544                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       162544                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          723                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          723                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       163267                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        163267                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       163267                       # number of overall misses
system.cpu4.dcache.overall_misses::total       163267                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  18322441584                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  18322441584                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     61216483                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     61216483                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  18383658067                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  18383658067                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  18383658067                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  18383658067                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      7724204                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      7724204                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      6264366                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      6264366                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        17415                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        17415                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        14611                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        14611                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     13988570                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     13988570                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     13988570                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     13988570                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021043                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021043                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000115                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000115                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.011671                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.011671                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.011671                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.011671                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 112722.964760                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 112722.964760                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 84670.100968                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 84670.100968                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 112598.737448                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 112598.737448                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 112598.737448                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 112598.737448                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        12060                       # number of writebacks
system.cpu4.dcache.writebacks::total            12060                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        98467                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        98467                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          604                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          604                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        99071                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        99071                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        99071                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        99071                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        64077                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        64077                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          119                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          119                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        64196                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        64196                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        64196                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        64196                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   6310481811                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   6310481811                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      7880167                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      7880167                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   6318361978                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   6318361978                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   6318361978                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   6318361978                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.008296                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.008296                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.004589                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.004589                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.004589                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.004589                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 98482.791189                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 98482.791189                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 66219.890756                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 66219.890756                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 98422.985513                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 98422.985513                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 98422.985513                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 98422.985513                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               517.952046                       # Cycle average of tags in use
system.cpu5.icache.total_refs               981392508                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1890929.687861                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    42.952046                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          475                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.068833                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.761218                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.830051                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     10942146                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       10942146                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     10942146                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        10942146                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     10942146                       # number of overall hits
system.cpu5.icache.overall_hits::total       10942146                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           49                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           49                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           49                       # number of overall misses
system.cpu5.icache.overall_misses::total           49                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      8762355                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      8762355                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      8762355                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      8762355                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      8762355                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      8762355                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     10942195                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     10942195                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     10942195                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     10942195                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     10942195                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     10942195                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 178823.571429                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 178823.571429                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 178823.571429                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 178823.571429                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 178823.571429                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 178823.571429                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            5                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            5                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            5                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           44                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           44                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           44                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      7756860                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      7756860                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      7756860                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      7756860                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      7756860                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      7756860                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 176292.272727                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 176292.272727                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 176292.272727                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 176292.272727                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 176292.272727                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 176292.272727                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 36489                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               160521636                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 36745                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               4368.530031                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   233.742873                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    22.257127                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.913058                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.086942                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      7534734                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        7534734                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      6343802                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       6343802                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        16506                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        16506                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        15277                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        15277                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     13878536                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        13878536                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     13878536                       # number of overall hits
system.cpu5.dcache.overall_hits::total       13878536                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       116654                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       116654                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          826                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          826                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       117480                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        117480                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       117480                       # number of overall misses
system.cpu5.dcache.overall_misses::total       117480                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  13315246282                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  13315246282                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     70819479                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     70819479                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  13386065761                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  13386065761                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  13386065761                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  13386065761                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      7651388                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      7651388                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      6344628                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      6344628                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        16506                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        16506                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        15277                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        15277                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     13996016                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     13996016                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     13996016                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     13996016                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.015246                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.015246                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000130                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000130                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008394                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008394                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008394                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008394                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 114143.075094                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 114143.075094                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 85737.868039                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 85737.868039                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 113943.358538                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 113943.358538                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 113943.358538                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 113943.358538                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         8368                       # number of writebacks
system.cpu5.dcache.writebacks::total             8368                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        80305                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        80305                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          686                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          686                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        80991                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        80991                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        80991                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        80991                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        36349                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        36349                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          140                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          140                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        36489                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        36489                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        36489                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        36489                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   3372021737                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   3372021737                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      9202009                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      9202009                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   3381223746                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   3381223746                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   3381223746                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   3381223746                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.004751                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.004751                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002607                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002607                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002607                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002607                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 92767.936862                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 92767.936862                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 65728.635714                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 65728.635714                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 92664.193209                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 92664.193209                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 92664.193209                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 92664.193209                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               527.910561                       # Cycle average of tags in use
system.cpu6.icache.total_refs               987012787                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1865808.671078                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    37.910561                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          490                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.060754                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.785256                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.846011                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     10909272                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       10909272                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     10909272                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        10909272                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     10909272                       # number of overall hits
system.cpu6.icache.overall_hits::total       10909272                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           51                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           51                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           51                       # number of overall misses
system.cpu6.icache.overall_misses::total           51                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7813427                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7813427                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7813427                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7813427                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7813427                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7813427                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     10909323                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     10909323                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     10909323                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     10909323                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     10909323                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     10909323                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 153204.450980                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 153204.450980                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 153204.450980                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 153204.450980                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 153204.450980                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 153204.450980                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           12                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           12                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           12                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           39                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           39                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6331903                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6331903                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6331903                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6331903                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6331903                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6331903                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 162356.487179                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 162356.487179                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 162356.487179                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 162356.487179                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 162356.487179                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 162356.487179                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 64231                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               175176007                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 64487                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               2716.454588                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   234.299591                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    21.700409                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.915233                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.084767                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      7564971                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        7564971                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      6267326                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       6267326                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        17464                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        17464                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        14621                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        14621                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     13832297                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        13832297                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     13832297                       # number of overall hits
system.cpu6.dcache.overall_hits::total       13832297                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       163005                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       163005                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          724                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          724                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       163729                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        163729                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       163729                       # number of overall misses
system.cpu6.dcache.overall_misses::total       163729                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  18365562909                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  18365562909                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     61141839                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     61141839                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  18426704748                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  18426704748                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  18426704748                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  18426704748                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      7727976                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      7727976                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      6268050                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      6268050                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        17464                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        17464                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        14621                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        14621                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     13996026                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     13996026                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     13996026                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     13996026                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021093                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021093                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000116                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000116                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011698                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011698                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011698                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011698                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 112668.708991                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 112668.708991                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 84450.053867                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 84450.053867                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 112543.927759                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 112543.927759                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 112543.927759                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 112543.927759                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        12255                       # number of writebacks
system.cpu6.dcache.writebacks::total            12255                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        98893                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        98893                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          605                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          605                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        99498                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        99498                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        99498                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        99498                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        64112                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        64112                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          119                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          119                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        64231                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        64231                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        64231                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        64231                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   6290582032                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   6290582032                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      7850924                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      7850924                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   6298432956                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   6298432956                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   6298432956                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   6298432956                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.008296                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.008296                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.004589                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.004589                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.004589                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.004589                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 98118.636636                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 98118.636636                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 65974.151261                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 65974.151261                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 98059.082935                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 98059.082935                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 98059.082935                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 98059.082935                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               518.990251                       # Cycle average of tags in use
system.cpu7.icache.total_refs               982476724                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1889378.315385                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    36.990251                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          482                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.059279                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.772436                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.831715                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     10797383                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       10797383                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     10797383                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        10797383                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     10797383                       # number of overall hits
system.cpu7.icache.overall_hits::total       10797383                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           48                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           48                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           48                       # number of overall misses
system.cpu7.icache.overall_misses::total           48                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7579956                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7579956                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7579956                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7579956                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7579956                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7579956                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     10797431                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     10797431                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     10797431                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     10797431                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     10797431                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     10797431                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 157915.750000                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 157915.750000                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 157915.750000                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 157915.750000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 157915.750000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 157915.750000                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           10                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           10                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6146053                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6146053                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6146053                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6146053                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6146053                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6146053                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 161738.236842                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 161738.236842                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 161738.236842                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 161738.236842                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 161738.236842                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 161738.236842                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 49148                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               166487356                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 49404                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               3369.916525                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   234.021142                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    21.978858                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.914145                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.085855                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      7616272                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        7616272                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      6444427                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       6444427                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        15935                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        15935                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        14828                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        14828                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     14060699                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        14060699                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     14060699                       # number of overall hits
system.cpu7.dcache.overall_hits::total       14060699                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       167914                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       167914                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data         3728                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         3728                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       171642                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        171642                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       171642                       # number of overall misses
system.cpu7.dcache.overall_misses::total       171642                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  20131997539                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  20131997539                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data    469312667                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    469312667                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  20601310206                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  20601310206                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  20601310206                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  20601310206                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      7784186                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      7784186                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      6448155                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      6448155                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        15935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        15935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        14828                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        14828                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     14232341                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     14232341                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     14232341                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     14232341                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021571                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021571                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000578                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000578                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.012060                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.012060                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.012060                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.012060                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 119894.693349                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 119894.693349                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 125888.590933                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 125888.590933                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 120024.878561                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 120024.878561                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 120024.878561                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 120024.878561                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        20005                       # number of writebacks
system.cpu7.dcache.writebacks::total            20005                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       118914                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       118914                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data         3580                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total         3580                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       122494                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       122494                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       122494                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       122494                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        49000                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        49000                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          148                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          148                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        49148                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        49148                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        49148                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        49148                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   4588097968                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   4588097968                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     10792124                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     10792124                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   4598890092                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   4598890092                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   4598890092                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   4598890092                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.006295                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.006295                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.003453                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.003453                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.003453                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.003453                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 93634.652408                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 93634.652408                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 72919.756757                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 72919.756757                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 93572.273378                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 93572.273378                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 93572.273378                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 93572.273378                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
