# TCL File Generated by Component Editor 23.1
# Wed Mar 19 15:14:23 SGT 2025
# DO NOT MODIFY


# 
# openhbmc "openHBMC" v0.5
#  2025.03.19.15:14:23
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module openhbmc
# 
set_module_property DESCRIPTION ""
set_module_property NAME openhbmc
set_module_property VERSION 0.5
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME openHBMC
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL hbmc_axi_top
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file hbmc_arst_sync.v VERILOG PATH openhbmc/hbmc_arst_sync.v
add_fileset_file hbmc_axi_top.v VERILOG PATH openhbmc/hbmc_axi_top.v TOP_LEVEL_FILE
add_fileset_file hbmc_bit_sync.v VERILOG PATH openhbmc/hbmc_bit_sync.v
add_fileset_file hbmc_bus_sync.v VERILOG PATH openhbmc/hbmc_bus_sync.v
add_fileset_file hbmc_clk_obuf.v VERILOG PATH openhbmc/hbmc_clk_obuf.v
add_fileset_file hbmc_ctrl.v VERILOG PATH openhbmc/hbmc_ctrl.v
add_fileset_file hbmc_dfifo.v VERILOG PATH openhbmc/hbmc_dfifo.v
add_fileset_file hbmc_dru.v VERILOG PATH openhbmc/hbmc_dru.v
add_fileset_file hbmc_elastic_buf.v VERILOG PATH openhbmc/hbmc_elastic_buf.v
add_fileset_file hbmc_iobuf.v VERILOG PATH openhbmc/hbmc_iobuf.v
add_fileset_file hbmc_ufifo.v VERILOG PATH openhbmc/hbmc_ufifo.v


# 
# parameters
# 
add_parameter C_S_AXI_ID_WIDTH INTEGER 1 ""
set_parameter_property C_S_AXI_ID_WIDTH DEFAULT_VALUE 1
set_parameter_property C_S_AXI_ID_WIDTH DISPLAY_NAME C_S_AXI_ID_WIDTH
set_parameter_property C_S_AXI_ID_WIDTH WIDTH ""
set_parameter_property C_S_AXI_ID_WIDTH TYPE INTEGER
set_parameter_property C_S_AXI_ID_WIDTH UNITS None
set_parameter_property C_S_AXI_ID_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property C_S_AXI_ID_WIDTH DESCRIPTION ""
set_parameter_property C_S_AXI_ID_WIDTH HDL_PARAMETER true
add_parameter C_S_AXI_DATA_WIDTH INTEGER 32
set_parameter_property C_S_AXI_DATA_WIDTH DEFAULT_VALUE 32
set_parameter_property C_S_AXI_DATA_WIDTH DISPLAY_NAME C_S_AXI_DATA_WIDTH
set_parameter_property C_S_AXI_DATA_WIDTH TYPE INTEGER
set_parameter_property C_S_AXI_DATA_WIDTH UNITS None
set_parameter_property C_S_AXI_DATA_WIDTH HDL_PARAMETER true
add_parameter C_S_AXI_ADDR_WIDTH INTEGER 32
set_parameter_property C_S_AXI_ADDR_WIDTH DEFAULT_VALUE 32
set_parameter_property C_S_AXI_ADDR_WIDTH DISPLAY_NAME C_S_AXI_ADDR_WIDTH
set_parameter_property C_S_AXI_ADDR_WIDTH TYPE INTEGER
set_parameter_property C_S_AXI_ADDR_WIDTH UNITS None
set_parameter_property C_S_AXI_ADDR_WIDTH HDL_PARAMETER true
add_parameter C_S_AXI_AWUSER_WIDTH INTEGER 0
set_parameter_property C_S_AXI_AWUSER_WIDTH DEFAULT_VALUE 0
set_parameter_property C_S_AXI_AWUSER_WIDTH DISPLAY_NAME C_S_AXI_AWUSER_WIDTH
set_parameter_property C_S_AXI_AWUSER_WIDTH TYPE INTEGER
set_parameter_property C_S_AXI_AWUSER_WIDTH UNITS None
set_parameter_property C_S_AXI_AWUSER_WIDTH HDL_PARAMETER true
add_parameter C_S_AXI_ARUSER_WIDTH INTEGER 0
set_parameter_property C_S_AXI_ARUSER_WIDTH DEFAULT_VALUE 0
set_parameter_property C_S_AXI_ARUSER_WIDTH DISPLAY_NAME C_S_AXI_ARUSER_WIDTH
set_parameter_property C_S_AXI_ARUSER_WIDTH TYPE INTEGER
set_parameter_property C_S_AXI_ARUSER_WIDTH UNITS None
set_parameter_property C_S_AXI_ARUSER_WIDTH HDL_PARAMETER true
add_parameter C_S_AXI_WUSER_WIDTH INTEGER 0
set_parameter_property C_S_AXI_WUSER_WIDTH DEFAULT_VALUE 0
set_parameter_property C_S_AXI_WUSER_WIDTH DISPLAY_NAME C_S_AXI_WUSER_WIDTH
set_parameter_property C_S_AXI_WUSER_WIDTH TYPE INTEGER
set_parameter_property C_S_AXI_WUSER_WIDTH UNITS None
set_parameter_property C_S_AXI_WUSER_WIDTH HDL_PARAMETER true
add_parameter C_S_AXI_RUSER_WIDTH INTEGER 0
set_parameter_property C_S_AXI_RUSER_WIDTH DEFAULT_VALUE 0
set_parameter_property C_S_AXI_RUSER_WIDTH DISPLAY_NAME C_S_AXI_RUSER_WIDTH
set_parameter_property C_S_AXI_RUSER_WIDTH TYPE INTEGER
set_parameter_property C_S_AXI_RUSER_WIDTH UNITS None
set_parameter_property C_S_AXI_RUSER_WIDTH HDL_PARAMETER true
add_parameter C_S_AXI_BUSER_WIDTH INTEGER 0
set_parameter_property C_S_AXI_BUSER_WIDTH DEFAULT_VALUE 0
set_parameter_property C_S_AXI_BUSER_WIDTH DISPLAY_NAME C_S_AXI_BUSER_WIDTH
set_parameter_property C_S_AXI_BUSER_WIDTH TYPE INTEGER
set_parameter_property C_S_AXI_BUSER_WIDTH UNITS None
set_parameter_property C_S_AXI_BUSER_WIDTH HDL_PARAMETER true
add_parameter C_HBMC_CLOCK_HZ INTEGER 166000000
set_parameter_property C_HBMC_CLOCK_HZ DEFAULT_VALUE 166000000
set_parameter_property C_HBMC_CLOCK_HZ DISPLAY_NAME C_HBMC_CLOCK_HZ
set_parameter_property C_HBMC_CLOCK_HZ TYPE INTEGER
set_parameter_property C_HBMC_CLOCK_HZ UNITS None
set_parameter_property C_HBMC_CLOCK_HZ HDL_PARAMETER true
add_parameter C_HBMC_FPGA_DRIVE_STRENGTH INTEGER 8
set_parameter_property C_HBMC_FPGA_DRIVE_STRENGTH DEFAULT_VALUE 8
set_parameter_property C_HBMC_FPGA_DRIVE_STRENGTH DISPLAY_NAME C_HBMC_FPGA_DRIVE_STRENGTH
set_parameter_property C_HBMC_FPGA_DRIVE_STRENGTH TYPE INTEGER
set_parameter_property C_HBMC_FPGA_DRIVE_STRENGTH UNITS None
set_parameter_property C_HBMC_FPGA_DRIVE_STRENGTH HDL_PARAMETER true
add_parameter C_HBMC_FPGA_SLEW_RATE STRING SLOW
set_parameter_property C_HBMC_FPGA_SLEW_RATE DEFAULT_VALUE SLOW
set_parameter_property C_HBMC_FPGA_SLEW_RATE DISPLAY_NAME C_HBMC_FPGA_SLEW_RATE
set_parameter_property C_HBMC_FPGA_SLEW_RATE TYPE STRING
set_parameter_property C_HBMC_FPGA_SLEW_RATE UNITS None
set_parameter_property C_HBMC_FPGA_SLEW_RATE HDL_PARAMETER true
add_parameter C_HBMC_MEM_DRIVE_STRENGTH INTEGER 46
set_parameter_property C_HBMC_MEM_DRIVE_STRENGTH DEFAULT_VALUE 46
set_parameter_property C_HBMC_MEM_DRIVE_STRENGTH DISPLAY_NAME C_HBMC_MEM_DRIVE_STRENGTH
set_parameter_property C_HBMC_MEM_DRIVE_STRENGTH TYPE INTEGER
set_parameter_property C_HBMC_MEM_DRIVE_STRENGTH UNITS None
set_parameter_property C_HBMC_MEM_DRIVE_STRENGTH HDL_PARAMETER true
add_parameter C_HBMC_CS_MAX_LOW_TIME_US INTEGER 4
set_parameter_property C_HBMC_CS_MAX_LOW_TIME_US DEFAULT_VALUE 4
set_parameter_property C_HBMC_CS_MAX_LOW_TIME_US DISPLAY_NAME C_HBMC_CS_MAX_LOW_TIME_US
set_parameter_property C_HBMC_CS_MAX_LOW_TIME_US TYPE INTEGER
set_parameter_property C_HBMC_CS_MAX_LOW_TIME_US UNITS None
set_parameter_property C_HBMC_CS_MAX_LOW_TIME_US HDL_PARAMETER true
add_parameter C_HBMC_FIXED_LATENCY INTEGER 0
set_parameter_property C_HBMC_FIXED_LATENCY DEFAULT_VALUE 0
set_parameter_property C_HBMC_FIXED_LATENCY DISPLAY_NAME C_HBMC_FIXED_LATENCY
set_parameter_property C_HBMC_FIXED_LATENCY TYPE INTEGER
set_parameter_property C_HBMC_FIXED_LATENCY UNITS None
set_parameter_property C_HBMC_FIXED_LATENCY HDL_PARAMETER true
add_parameter C_ISERDES_CLOCKING_MODE INTEGER 0
set_parameter_property C_ISERDES_CLOCKING_MODE DEFAULT_VALUE 0
set_parameter_property C_ISERDES_CLOCKING_MODE DISPLAY_NAME C_ISERDES_CLOCKING_MODE
set_parameter_property C_ISERDES_CLOCKING_MODE TYPE INTEGER
set_parameter_property C_ISERDES_CLOCKING_MODE UNITS None
set_parameter_property C_ISERDES_CLOCKING_MODE HDL_PARAMETER true
add_parameter C_IDELAYCTRL_INTEGRATED INTEGER 0
set_parameter_property C_IDELAYCTRL_INTEGRATED DEFAULT_VALUE 0
set_parameter_property C_IDELAYCTRL_INTEGRATED DISPLAY_NAME C_IDELAYCTRL_INTEGRATED
set_parameter_property C_IDELAYCTRL_INTEGRATED TYPE INTEGER
set_parameter_property C_IDELAYCTRL_INTEGRATED UNITS None
set_parameter_property C_IDELAYCTRL_INTEGRATED HDL_PARAMETER true
add_parameter C_IODELAY_GROUP_ID STRING HBMC
set_parameter_property C_IODELAY_GROUP_ID DEFAULT_VALUE HBMC
set_parameter_property C_IODELAY_GROUP_ID DISPLAY_NAME C_IODELAY_GROUP_ID
set_parameter_property C_IODELAY_GROUP_ID TYPE STRING
set_parameter_property C_IODELAY_GROUP_ID UNITS None
set_parameter_property C_IODELAY_GROUP_ID HDL_PARAMETER true
add_parameter C_IODELAY_REFCLK_MHZ STRING 200.0
set_parameter_property C_IODELAY_REFCLK_MHZ DEFAULT_VALUE 200.0
set_parameter_property C_IODELAY_REFCLK_MHZ DISPLAY_NAME C_IODELAY_REFCLK_MHZ
set_parameter_property C_IODELAY_REFCLK_MHZ TYPE STRING
set_parameter_property C_IODELAY_REFCLK_MHZ UNITS None
set_parameter_property C_IODELAY_REFCLK_MHZ HDL_PARAMETER true
add_parameter C_RWDS_USE_IDELAY INTEGER 0
set_parameter_property C_RWDS_USE_IDELAY DEFAULT_VALUE 0
set_parameter_property C_RWDS_USE_IDELAY DISPLAY_NAME C_RWDS_USE_IDELAY
set_parameter_property C_RWDS_USE_IDELAY TYPE INTEGER
set_parameter_property C_RWDS_USE_IDELAY UNITS None
set_parameter_property C_RWDS_USE_IDELAY HDL_PARAMETER true
add_parameter C_DQ7_USE_IDELAY INTEGER 0
set_parameter_property C_DQ7_USE_IDELAY DEFAULT_VALUE 0
set_parameter_property C_DQ7_USE_IDELAY DISPLAY_NAME C_DQ7_USE_IDELAY
set_parameter_property C_DQ7_USE_IDELAY TYPE INTEGER
set_parameter_property C_DQ7_USE_IDELAY UNITS None
set_parameter_property C_DQ7_USE_IDELAY HDL_PARAMETER true
add_parameter C_DQ6_USE_IDELAY INTEGER 0
set_parameter_property C_DQ6_USE_IDELAY DEFAULT_VALUE 0
set_parameter_property C_DQ6_USE_IDELAY DISPLAY_NAME C_DQ6_USE_IDELAY
set_parameter_property C_DQ6_USE_IDELAY TYPE INTEGER
set_parameter_property C_DQ6_USE_IDELAY UNITS None
set_parameter_property C_DQ6_USE_IDELAY HDL_PARAMETER true
add_parameter C_DQ5_USE_IDELAY INTEGER 0
set_parameter_property C_DQ5_USE_IDELAY DEFAULT_VALUE 0
set_parameter_property C_DQ5_USE_IDELAY DISPLAY_NAME C_DQ5_USE_IDELAY
set_parameter_property C_DQ5_USE_IDELAY TYPE INTEGER
set_parameter_property C_DQ5_USE_IDELAY UNITS None
set_parameter_property C_DQ5_USE_IDELAY HDL_PARAMETER true
add_parameter C_DQ4_USE_IDELAY INTEGER 0
set_parameter_property C_DQ4_USE_IDELAY DEFAULT_VALUE 0
set_parameter_property C_DQ4_USE_IDELAY DISPLAY_NAME C_DQ4_USE_IDELAY
set_parameter_property C_DQ4_USE_IDELAY TYPE INTEGER
set_parameter_property C_DQ4_USE_IDELAY UNITS None
set_parameter_property C_DQ4_USE_IDELAY HDL_PARAMETER true
add_parameter C_DQ3_USE_IDELAY INTEGER 0
set_parameter_property C_DQ3_USE_IDELAY DEFAULT_VALUE 0
set_parameter_property C_DQ3_USE_IDELAY DISPLAY_NAME C_DQ3_USE_IDELAY
set_parameter_property C_DQ3_USE_IDELAY TYPE INTEGER
set_parameter_property C_DQ3_USE_IDELAY UNITS None
set_parameter_property C_DQ3_USE_IDELAY HDL_PARAMETER true
add_parameter C_DQ2_USE_IDELAY INTEGER 0
set_parameter_property C_DQ2_USE_IDELAY DEFAULT_VALUE 0
set_parameter_property C_DQ2_USE_IDELAY DISPLAY_NAME C_DQ2_USE_IDELAY
set_parameter_property C_DQ2_USE_IDELAY TYPE INTEGER
set_parameter_property C_DQ2_USE_IDELAY UNITS None
set_parameter_property C_DQ2_USE_IDELAY HDL_PARAMETER true
add_parameter C_DQ1_USE_IDELAY INTEGER 0
set_parameter_property C_DQ1_USE_IDELAY DEFAULT_VALUE 0
set_parameter_property C_DQ1_USE_IDELAY DISPLAY_NAME C_DQ1_USE_IDELAY
set_parameter_property C_DQ1_USE_IDELAY TYPE INTEGER
set_parameter_property C_DQ1_USE_IDELAY UNITS None
set_parameter_property C_DQ1_USE_IDELAY HDL_PARAMETER true
add_parameter C_DQ0_USE_IDELAY INTEGER 0
set_parameter_property C_DQ0_USE_IDELAY DEFAULT_VALUE 0
set_parameter_property C_DQ0_USE_IDELAY DISPLAY_NAME C_DQ0_USE_IDELAY
set_parameter_property C_DQ0_USE_IDELAY TYPE INTEGER
set_parameter_property C_DQ0_USE_IDELAY UNITS None
set_parameter_property C_DQ0_USE_IDELAY HDL_PARAMETER true
add_parameter C_RWDS_IDELAY_TAPS_VALUE STD_LOGIC_VECTOR 0
set_parameter_property C_RWDS_IDELAY_TAPS_VALUE DEFAULT_VALUE 0
set_parameter_property C_RWDS_IDELAY_TAPS_VALUE DISPLAY_NAME C_RWDS_IDELAY_TAPS_VALUE
set_parameter_property C_RWDS_IDELAY_TAPS_VALUE WIDTH 6
set_parameter_property C_RWDS_IDELAY_TAPS_VALUE TYPE STD_LOGIC_VECTOR
set_parameter_property C_RWDS_IDELAY_TAPS_VALUE UNITS None
set_parameter_property C_RWDS_IDELAY_TAPS_VALUE ALLOWED_RANGES 0:63
set_parameter_property C_RWDS_IDELAY_TAPS_VALUE HDL_PARAMETER true
add_parameter C_DQ7_IDELAY_TAPS_VALUE STD_LOGIC_VECTOR 0
set_parameter_property C_DQ7_IDELAY_TAPS_VALUE DEFAULT_VALUE 0
set_parameter_property C_DQ7_IDELAY_TAPS_VALUE DISPLAY_NAME C_DQ7_IDELAY_TAPS_VALUE
set_parameter_property C_DQ7_IDELAY_TAPS_VALUE WIDTH 6
set_parameter_property C_DQ7_IDELAY_TAPS_VALUE TYPE STD_LOGIC_VECTOR
set_parameter_property C_DQ7_IDELAY_TAPS_VALUE UNITS None
set_parameter_property C_DQ7_IDELAY_TAPS_VALUE ALLOWED_RANGES 0:63
set_parameter_property C_DQ7_IDELAY_TAPS_VALUE HDL_PARAMETER true
add_parameter C_DQ6_IDELAY_TAPS_VALUE STD_LOGIC_VECTOR 0
set_parameter_property C_DQ6_IDELAY_TAPS_VALUE DEFAULT_VALUE 0
set_parameter_property C_DQ6_IDELAY_TAPS_VALUE DISPLAY_NAME C_DQ6_IDELAY_TAPS_VALUE
set_parameter_property C_DQ6_IDELAY_TAPS_VALUE WIDTH 6
set_parameter_property C_DQ6_IDELAY_TAPS_VALUE TYPE STD_LOGIC_VECTOR
set_parameter_property C_DQ6_IDELAY_TAPS_VALUE UNITS None
set_parameter_property C_DQ6_IDELAY_TAPS_VALUE ALLOWED_RANGES 0:63
set_parameter_property C_DQ6_IDELAY_TAPS_VALUE HDL_PARAMETER true
add_parameter C_DQ5_IDELAY_TAPS_VALUE STD_LOGIC_VECTOR 0
set_parameter_property C_DQ5_IDELAY_TAPS_VALUE DEFAULT_VALUE 0
set_parameter_property C_DQ5_IDELAY_TAPS_VALUE DISPLAY_NAME C_DQ5_IDELAY_TAPS_VALUE
set_parameter_property C_DQ5_IDELAY_TAPS_VALUE WIDTH 6
set_parameter_property C_DQ5_IDELAY_TAPS_VALUE TYPE STD_LOGIC_VECTOR
set_parameter_property C_DQ5_IDELAY_TAPS_VALUE UNITS None
set_parameter_property C_DQ5_IDELAY_TAPS_VALUE ALLOWED_RANGES 0:63
set_parameter_property C_DQ5_IDELAY_TAPS_VALUE HDL_PARAMETER true
add_parameter C_DQ4_IDELAY_TAPS_VALUE STD_LOGIC_VECTOR 0
set_parameter_property C_DQ4_IDELAY_TAPS_VALUE DEFAULT_VALUE 0
set_parameter_property C_DQ4_IDELAY_TAPS_VALUE DISPLAY_NAME C_DQ4_IDELAY_TAPS_VALUE
set_parameter_property C_DQ4_IDELAY_TAPS_VALUE WIDTH 6
set_parameter_property C_DQ4_IDELAY_TAPS_VALUE TYPE STD_LOGIC_VECTOR
set_parameter_property C_DQ4_IDELAY_TAPS_VALUE UNITS None
set_parameter_property C_DQ4_IDELAY_TAPS_VALUE ALLOWED_RANGES 0:63
set_parameter_property C_DQ4_IDELAY_TAPS_VALUE HDL_PARAMETER true
add_parameter C_DQ3_IDELAY_TAPS_VALUE STD_LOGIC_VECTOR 0 ""
set_parameter_property C_DQ3_IDELAY_TAPS_VALUE DEFAULT_VALUE 0
set_parameter_property C_DQ3_IDELAY_TAPS_VALUE DISPLAY_NAME C_DQ3_IDELAY_TAPS_VALUE
set_parameter_property C_DQ3_IDELAY_TAPS_VALUE WIDTH 6
set_parameter_property C_DQ3_IDELAY_TAPS_VALUE TYPE STD_LOGIC_VECTOR
set_parameter_property C_DQ3_IDELAY_TAPS_VALUE UNITS None
set_parameter_property C_DQ3_IDELAY_TAPS_VALUE ALLOWED_RANGES 0:63
set_parameter_property C_DQ3_IDELAY_TAPS_VALUE DESCRIPTION ""
set_parameter_property C_DQ3_IDELAY_TAPS_VALUE HDL_PARAMETER true
add_parameter C_DQ2_IDELAY_TAPS_VALUE STD_LOGIC_VECTOR 0
set_parameter_property C_DQ2_IDELAY_TAPS_VALUE DEFAULT_VALUE 0
set_parameter_property C_DQ2_IDELAY_TAPS_VALUE DISPLAY_NAME C_DQ2_IDELAY_TAPS_VALUE
set_parameter_property C_DQ2_IDELAY_TAPS_VALUE WIDTH 6
set_parameter_property C_DQ2_IDELAY_TAPS_VALUE TYPE STD_LOGIC_VECTOR
set_parameter_property C_DQ2_IDELAY_TAPS_VALUE UNITS None
set_parameter_property C_DQ2_IDELAY_TAPS_VALUE ALLOWED_RANGES 0:63
set_parameter_property C_DQ2_IDELAY_TAPS_VALUE HDL_PARAMETER true
add_parameter C_DQ1_IDELAY_TAPS_VALUE STD_LOGIC_VECTOR 0
set_parameter_property C_DQ1_IDELAY_TAPS_VALUE DEFAULT_VALUE 0
set_parameter_property C_DQ1_IDELAY_TAPS_VALUE DISPLAY_NAME C_DQ1_IDELAY_TAPS_VALUE
set_parameter_property C_DQ1_IDELAY_TAPS_VALUE WIDTH 6
set_parameter_property C_DQ1_IDELAY_TAPS_VALUE TYPE STD_LOGIC_VECTOR
set_parameter_property C_DQ1_IDELAY_TAPS_VALUE UNITS None
set_parameter_property C_DQ1_IDELAY_TAPS_VALUE ALLOWED_RANGES 0:63
set_parameter_property C_DQ1_IDELAY_TAPS_VALUE HDL_PARAMETER true
add_parameter C_DQ0_IDELAY_TAPS_VALUE STD_LOGIC_VECTOR 0
set_parameter_property C_DQ0_IDELAY_TAPS_VALUE DEFAULT_VALUE 0
set_parameter_property C_DQ0_IDELAY_TAPS_VALUE DISPLAY_NAME C_DQ0_IDELAY_TAPS_VALUE
set_parameter_property C_DQ0_IDELAY_TAPS_VALUE WIDTH 6
set_parameter_property C_DQ0_IDELAY_TAPS_VALUE TYPE STD_LOGIC_VECTOR
set_parameter_property C_DQ0_IDELAY_TAPS_VALUE UNITS None
set_parameter_property C_DQ0_IDELAY_TAPS_VALUE ALLOWED_RANGES 0:63
set_parameter_property C_DQ0_IDELAY_TAPS_VALUE HDL_PARAMETER true


# 
# display items
# 


# 
# connection point altera_axi4_slave
# 
add_interface altera_axi4_slave axi4 end
set_interface_property altera_axi4_slave associatedClock s_axi_clk
set_interface_property altera_axi4_slave associatedReset s_axi_resetn
set_interface_property altera_axi4_slave readAcceptanceCapability 1
set_interface_property altera_axi4_slave writeAcceptanceCapability 1
set_interface_property altera_axi4_slave combinedAcceptanceCapability 1
set_interface_property altera_axi4_slave readDataReorderingDepth 1
set_interface_property altera_axi4_slave bridgesToMaster ""
set_interface_property altera_axi4_slave ENABLED true
set_interface_property altera_axi4_slave EXPORT_OF ""
set_interface_property altera_axi4_slave PORT_NAME_MAP ""
set_interface_property altera_axi4_slave CMSIS_SVD_VARIABLES ""
set_interface_property altera_axi4_slave SVD_ADDRESS_GROUP ""

add_interface_port altera_axi4_slave s_axi_awid awid Input "((C_S_AXI_ID_WIDTH-1)) - (0) + 1"
add_interface_port altera_axi4_slave s_axi_awaddr awaddr Input "((C_S_AXI_ADDR_WIDTH-1)) - (0) + 1"
add_interface_port altera_axi4_slave s_axi_awlen awlen Input 8
add_interface_port altera_axi4_slave s_axi_awsize awsize Input 3
add_interface_port altera_axi4_slave s_axi_awburst awburst Input 2
add_interface_port altera_axi4_slave s_axi_awvalid awvalid Input 1
add_interface_port altera_axi4_slave s_axi_awready awready Output 1
add_interface_port altera_axi4_slave s_axi_wdata wdata Input "((C_S_AXI_DATA_WIDTH-1)) - (0) + 1"
add_interface_port altera_axi4_slave s_axi_wstrb wstrb Input "(((C_S_AXI_DATA_WIDTH/8)-1)) - (0) + 1"
add_interface_port altera_axi4_slave s_axi_wlast wlast Input 1
add_interface_port altera_axi4_slave s_axi_wvalid wvalid Input 1
add_interface_port altera_axi4_slave s_axi_wready wready Output 1
add_interface_port altera_axi4_slave s_axi_bid bid Output "((C_S_AXI_ID_WIDTH-1)) - (0) + 1"
add_interface_port altera_axi4_slave s_axi_bresp bresp Output 2
add_interface_port altera_axi4_slave s_axi_bvalid bvalid Output 1
add_interface_port altera_axi4_slave s_axi_bready bready Input 1
add_interface_port altera_axi4_slave s_axi_arid arid Input "((C_S_AXI_ID_WIDTH-1)) - (0) + 1"
add_interface_port altera_axi4_slave s_axi_araddr araddr Input "((C_S_AXI_ADDR_WIDTH-1)) - (0) + 1"
add_interface_port altera_axi4_slave s_axi_arlen arlen Input 8
add_interface_port altera_axi4_slave s_axi_arsize arsize Input 3
add_interface_port altera_axi4_slave s_axi_arburst arburst Input 2
add_interface_port altera_axi4_slave s_axi_arvalid arvalid Input 1
add_interface_port altera_axi4_slave s_axi_arready arready Output 1
add_interface_port altera_axi4_slave s_axi_rid rid Output "((C_S_AXI_ID_WIDTH-1)) - (0) + 1"
add_interface_port altera_axi4_slave s_axi_rdata rdata Output "((C_S_AXI_DATA_WIDTH-1)) - (0) + 1"
add_interface_port altera_axi4_slave s_axi_rresp rresp Output 2
add_interface_port altera_axi4_slave s_axi_rlast rlast Output 1
add_interface_port altera_axi4_slave s_axi_rvalid rvalid Output 1
add_interface_port altera_axi4_slave s_axi_rready rready Input 1


# 
# connection point hb
# 
add_interface hb conduit end
set_interface_property hb associatedClock s_axi_clk
set_interface_property hb associatedReset ""
set_interface_property hb ENABLED true
set_interface_property hb EXPORT_OF ""
set_interface_property hb PORT_NAME_MAP ""
set_interface_property hb CMSIS_SVD_VARIABLES ""
set_interface_property hb SVD_ADDRESS_GROUP ""

add_interface_port hb hb_ck_n hb_ck_n Output 1
add_interface_port hb hb_ck_p hb_ck_p Output 1
add_interface_port hb hb_cs_n hb_cs_n Output 1
add_interface_port hb hb_dq hb_dq Bidir 8
add_interface_port hb hb_reset_n hb_reset_n Output 1
add_interface_port hb hb_rwds hb_rwds Bidir 1


# 
# connection point s_axi_clk
# 
add_interface s_axi_clk clock end
set_interface_property s_axi_clk clockRate 0
set_interface_property s_axi_clk ENABLED true
set_interface_property s_axi_clk EXPORT_OF ""
set_interface_property s_axi_clk PORT_NAME_MAP ""
set_interface_property s_axi_clk CMSIS_SVD_VARIABLES ""
set_interface_property s_axi_clk SVD_ADDRESS_GROUP ""

add_interface_port s_axi_clk s_axi_aclk clk Input 1


# 
# connection point s_axi_resetn
# 
add_interface s_axi_resetn reset end
set_interface_property s_axi_resetn associatedClock s_axi_clk
set_interface_property s_axi_resetn synchronousEdges DEASSERT
set_interface_property s_axi_resetn ENABLED true
set_interface_property s_axi_resetn EXPORT_OF ""
set_interface_property s_axi_resetn PORT_NAME_MAP ""
set_interface_property s_axi_resetn CMSIS_SVD_VARIABLES ""
set_interface_property s_axi_resetn SVD_ADDRESS_GROUP ""

add_interface_port s_axi_resetn s_axi_aresetn reset_n Input 1


# 
# connection point clk_hbmc
# 
add_interface clk_hbmc clock end
set_interface_property clk_hbmc clockRate 0
set_interface_property clk_hbmc ENABLED true
set_interface_property clk_hbmc EXPORT_OF ""
set_interface_property clk_hbmc PORT_NAME_MAP ""
set_interface_property clk_hbmc CMSIS_SVD_VARIABLES ""
set_interface_property clk_hbmc SVD_ADDRESS_GROUP ""

add_interface_port clk_hbmc clk_hbmc_0 clk Input 1


# 
# connection point clk_hbmc_90
# 
add_interface clk_hbmc_90 clock end
set_interface_property clk_hbmc_90 clockRate 0
set_interface_property clk_hbmc_90 ENABLED true
set_interface_property clk_hbmc_90 EXPORT_OF ""
set_interface_property clk_hbmc_90 PORT_NAME_MAP ""
set_interface_property clk_hbmc_90 CMSIS_SVD_VARIABLES ""
set_interface_property clk_hbmc_90 SVD_ADDRESS_GROUP ""

add_interface_port clk_hbmc_90 clk_hbmc_90 clk Input 1


# 
# connection point clk_idelay_ref
# 
add_interface clk_idelay_ref clock end
set_interface_property clk_idelay_ref clockRate 0
set_interface_property clk_idelay_ref ENABLED true
set_interface_property clk_idelay_ref EXPORT_OF ""
set_interface_property clk_idelay_ref PORT_NAME_MAP ""
set_interface_property clk_idelay_ref CMSIS_SVD_VARIABLES ""
set_interface_property clk_idelay_ref SVD_ADDRESS_GROUP ""

add_interface_port clk_idelay_ref clk_idelay_ref clk Input 1


# 
# connection point clk_iserdes
# 
add_interface clk_iserdes clock end
set_interface_property clk_iserdes clockRate 0
set_interface_property clk_iserdes ENABLED true
set_interface_property clk_iserdes EXPORT_OF ""
set_interface_property clk_iserdes PORT_NAME_MAP ""
set_interface_property clk_iserdes CMSIS_SVD_VARIABLES ""
set_interface_property clk_iserdes SVD_ADDRESS_GROUP ""

add_interface_port clk_iserdes clk_iserdes clk Input 1

