ncverilog(64): 12.20-s012: (c) Copyright 1995-2013 Cadence Design Systems, Inc.
TOOL:	ncverilog	12.20-s012: Started on Nov 11, 2020 at 19:50:16 CST
ncverilog
	Top_tb.sv
	../../Top.sv
	../../I2cInitializer.sv
	../../AudDSP.sv
	../../AudPlayer.sv
	../../AudRecorder.sv
	../../LCDTop.sv
	../../LCDinstructions.sv
	../../LCDdatacontroll.sv
	+access+r
Recompiling... reason: file '/home/team04/jeter/DClab-team04/lab3/src/Top.sv' is newer than expected.
	expected: Wed Nov 11 18:44:26 2020
	actual:   Wed Nov 11 19:50:04 2020
file: ../../Top.sv
	module worklib.Top:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.Top:sv <0x6672cd85>
			streams:  33, words: 14759
	Loading native compiled code:     .................... Done
	Building instance specific data structures.
	.i_clk(i_clk_100K),
	                |
ncelab: *W,CSINFI (/home/team04/jeter/DClab-team04/lab3/src/Top.sv,134|17): implicit wire has no fanin (Top_tb.top0.i_clk_100K).
	Design hierarchy summary:
		                   Instances  Unique
		Modules:                   9       9
		Registers:               170     170
		Scalar wires:             70       -
		Vectored wires:           27       -
		Always blocks:            19      19
		Initial blocks:            3       3
		Cont. assignments:        17      46
		Pseudo assignments:       40      40
		Simulation timescale:  100ps
	Writing initial simulation snapshot: worklib.Top_tb:sv
Loading snapshot worklib.Top_tb:sv .................... Done
*Verdi3* Loading libsscore_ius122.so
*Verdi3* : Enable Parallel Dumping.
ncsim> source /opt/CAD/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi3_2013.07, Linux x86_64/64bit, 07/04/2013
(C) 1996 - 2013 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'Top.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
Too slow, abort.
Simulation complete via $finish(1) at time 100 MS + 0
./Top_tb.sv:208     $finish;
ncsim> exit
TOOL:	ncverilog	12.20-s012: Exiting on Nov 11, 2020 at 19:50:19 CST  (total: 00:00:03)
