$date
	Sat Oct 22 19:55:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#648262
b1101 &
b1101 %
1$
b1101 !
1"
#648263
0"
#648266
b101000 &
b101000 %
#648270
b10100 &
b10100 %
#648274
b1010 &
b1010 %
#648278
b101 &
b101 %
#648282
b10000 &
b10000 %
#648286
b1000 &
b1000 %
#648290
b100 &
b100 %
#648294
b10 &
b10 %
#648298
b1 &
b1 %
1#
#648302
b0 &
0#
b0 %
0$
#1622424
b1100 !
1"
#1622426
b1100 &
b1100 %
1$
#1622427
0"
#1622430
b110 &
b110 %
#1622434
b11 &
b11 %
#1622438
b1010 &
b1010 %
#1622442
b101 &
b101 %
#1622446
b10000 &
b10000 %
#1622450
b1000 &
b1000 %
#1622454
b100 &
b100 %
#1622458
b10 &
b10 %
#1622462
b1 &
1#
b1 %
#1622466
b0 &
b0 %
0#
0$
#2620057
b11101 !
1"
#2620058
b11101 &
b11101 %
1$
#2620059
0"
#2620062
b1011000 &
b1011000 %
#2620066
b101100 &
b101100 %
#2620070
b10110 &
b10110 %
#2620074
b1011 &
b1011 %
#2620078
b100010 &
b100010 %
#2620082
b10001 &
b10001 %
#2620086
b110100 &
b110100 %
#2620090
b11010 &
b11010 %
#2620094
b1101 &
b1101 %
#2620098
b101000 &
b101000 %
#2620102
b10100 &
b10100 %
#2620106
b1010 &
b1010 %
#2620110
b101 &
b101 %
#2620114
b10000 &
b10000 %
#2620118
b1000 &
b1000 %
#2620122
b100 &
b100 %
#2620126
b10 &
b10 %
#2620130
b1 &
b1 %
1#
#2620134
b0 &
0#
b0 %
0$
#4500012
