--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml socmf.twx socmf.ncd -o socmf.twr socmf.pcf -ucf
Nexys3_master.ucf

Design file:              socmf.ncd
Physical constraint file: socmf.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5324 paths analyzed, 390 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.111ns.
--------------------------------------------------------------------------------

Paths for end point U9/SW_OK_6 (SLICE_X19Y11.CE), 39 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/sw_temp_4 (FF)
  Destination:          U9/SW_OK_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.067ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.239 - 0.248)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/sw_temp_4 to U9/SW_OK_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y6.AMUX     Tshcko                0.461   U9/sw_temp<3>
                                                       U9/sw_temp_4
    SLICE_X19Y6.D4       net (fanout=1)        0.403   U9/sw_temp<4>
    SLICE_X19Y6.D        Tilo                  0.259   U9/sw_temp<3>
                                                       U9/counter_cmp_ne000165
    SLICE_X19Y6.B2       net (fanout=1)        0.438   U9/counter_cmp_ne000165
    SLICE_X19Y6.B        Tilo                  0.259   U9/sw_temp<3>
                                                       U9/counter_cmp_ne0001164
    SLICE_X15Y41.A6      net (fanout=2)        2.797   U9/counter_cmp_ne0001
    SLICE_X15Y41.A       Tilo                  0.259   rst
                                                       U9/rst_not000121
    SLICE_X19Y11.CE      net (fanout=6)        2.851   U9/button_out_not0001
    SLICE_X19Y11.CLK     Tceck                 0.340   SW_OK<7>
                                                       U9/SW_OK_6
    -------------------------------------------------  ---------------------------
    Total                                      8.067ns (1.578ns logic, 6.489ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/sw_temp_5 (FF)
  Destination:          U9/SW_OK_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.006ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.239 - 0.248)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/sw_temp_5 to U9/SW_OK_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y6.BQ       Tcko                  0.447   U9/sw_temp<5>
                                                       U9/sw_temp_5
    SLICE_X18Y6.A2       net (fanout=1)        0.430   U9/sw_temp<5>
    SLICE_X18Y6.A        Tilo                  0.203   U9/sw_temp<5>
                                                       U9/counter_cmp_ne0001113
    SLICE_X19Y6.B1       net (fanout=1)        0.420   U9/counter_cmp_ne0001113
    SLICE_X19Y6.B        Tilo                  0.259   U9/sw_temp<3>
                                                       U9/counter_cmp_ne0001164
    SLICE_X15Y41.A6      net (fanout=2)        2.797   U9/counter_cmp_ne0001
    SLICE_X15Y41.A       Tilo                  0.259   rst
                                                       U9/rst_not000121
    SLICE_X19Y11.CE      net (fanout=6)        2.851   U9/button_out_not0001
    SLICE_X19Y11.CLK     Tceck                 0.340   SW_OK<7>
                                                       U9/SW_OK_6
    -------------------------------------------------  ---------------------------
    Total                                      8.006ns (1.508ns logic, 6.498ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/sw_temp_3 (FF)
  Destination:          U9/SW_OK_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.971ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.239 - 0.248)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/sw_temp_3 to U9/SW_OK_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y6.DQ       Tcko                  0.391   U9/sw_temp<3>
                                                       U9/sw_temp_3
    SLICE_X19Y6.D5       net (fanout=1)        0.377   U9/sw_temp<3>
    SLICE_X19Y6.D        Tilo                  0.259   U9/sw_temp<3>
                                                       U9/counter_cmp_ne000165
    SLICE_X19Y6.B2       net (fanout=1)        0.438   U9/counter_cmp_ne000165
    SLICE_X19Y6.B        Tilo                  0.259   U9/sw_temp<3>
                                                       U9/counter_cmp_ne0001164
    SLICE_X15Y41.A6      net (fanout=2)        2.797   U9/counter_cmp_ne0001
    SLICE_X15Y41.A       Tilo                  0.259   rst
                                                       U9/rst_not000121
    SLICE_X19Y11.CE      net (fanout=6)        2.851   U9/button_out_not0001
    SLICE_X19Y11.CLK     Tceck                 0.340   SW_OK<7>
                                                       U9/SW_OK_6
    -------------------------------------------------  ---------------------------
    Total                                      7.971ns (1.508ns logic, 6.463ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Paths for end point U9/SW_OK_5 (SLICE_X19Y11.CE), 39 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/sw_temp_4 (FF)
  Destination:          U9/SW_OK_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.051ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.239 - 0.248)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/sw_temp_4 to U9/SW_OK_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y6.AMUX     Tshcko                0.461   U9/sw_temp<3>
                                                       U9/sw_temp_4
    SLICE_X19Y6.D4       net (fanout=1)        0.403   U9/sw_temp<4>
    SLICE_X19Y6.D        Tilo                  0.259   U9/sw_temp<3>
                                                       U9/counter_cmp_ne000165
    SLICE_X19Y6.B2       net (fanout=1)        0.438   U9/counter_cmp_ne000165
    SLICE_X19Y6.B        Tilo                  0.259   U9/sw_temp<3>
                                                       U9/counter_cmp_ne0001164
    SLICE_X15Y41.A6      net (fanout=2)        2.797   U9/counter_cmp_ne0001
    SLICE_X15Y41.A       Tilo                  0.259   rst
                                                       U9/rst_not000121
    SLICE_X19Y11.CE      net (fanout=6)        2.851   U9/button_out_not0001
    SLICE_X19Y11.CLK     Tceck                 0.324   SW_OK<7>
                                                       U9/SW_OK_5
    -------------------------------------------------  ---------------------------
    Total                                      8.051ns (1.562ns logic, 6.489ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/sw_temp_5 (FF)
  Destination:          U9/SW_OK_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.990ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.239 - 0.248)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/sw_temp_5 to U9/SW_OK_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y6.BQ       Tcko                  0.447   U9/sw_temp<5>
                                                       U9/sw_temp_5
    SLICE_X18Y6.A2       net (fanout=1)        0.430   U9/sw_temp<5>
    SLICE_X18Y6.A        Tilo                  0.203   U9/sw_temp<5>
                                                       U9/counter_cmp_ne0001113
    SLICE_X19Y6.B1       net (fanout=1)        0.420   U9/counter_cmp_ne0001113
    SLICE_X19Y6.B        Tilo                  0.259   U9/sw_temp<3>
                                                       U9/counter_cmp_ne0001164
    SLICE_X15Y41.A6      net (fanout=2)        2.797   U9/counter_cmp_ne0001
    SLICE_X15Y41.A       Tilo                  0.259   rst
                                                       U9/rst_not000121
    SLICE_X19Y11.CE      net (fanout=6)        2.851   U9/button_out_not0001
    SLICE_X19Y11.CLK     Tceck                 0.324   SW_OK<7>
                                                       U9/SW_OK_5
    -------------------------------------------------  ---------------------------
    Total                                      7.990ns (1.492ns logic, 6.498ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/sw_temp_3 (FF)
  Destination:          U9/SW_OK_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.955ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.239 - 0.248)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/sw_temp_3 to U9/SW_OK_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y6.DQ       Tcko                  0.391   U9/sw_temp<3>
                                                       U9/sw_temp_3
    SLICE_X19Y6.D5       net (fanout=1)        0.377   U9/sw_temp<3>
    SLICE_X19Y6.D        Tilo                  0.259   U9/sw_temp<3>
                                                       U9/counter_cmp_ne000165
    SLICE_X19Y6.B2       net (fanout=1)        0.438   U9/counter_cmp_ne000165
    SLICE_X19Y6.B        Tilo                  0.259   U9/sw_temp<3>
                                                       U9/counter_cmp_ne0001164
    SLICE_X15Y41.A6      net (fanout=2)        2.797   U9/counter_cmp_ne0001
    SLICE_X15Y41.A       Tilo                  0.259   rst
                                                       U9/rst_not000121
    SLICE_X19Y11.CE      net (fanout=6)        2.851   U9/button_out_not0001
    SLICE_X19Y11.CLK     Tceck                 0.324   SW_OK<7>
                                                       U9/SW_OK_5
    -------------------------------------------------  ---------------------------
    Total                                      7.955ns (1.492ns logic, 6.463ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------

Paths for end point U9/SW_OK_3 (SLICE_X24Y12.CE), 39 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/sw_temp_4 (FF)
  Destination:          U9/SW_OK_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.067ns (Levels of Logic = 3)
  Clock Path Skew:      0.008ns (0.256 - 0.248)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/sw_temp_4 to U9/SW_OK_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y6.AMUX     Tshcko                0.461   U9/sw_temp<3>
                                                       U9/sw_temp_4
    SLICE_X19Y6.D4       net (fanout=1)        0.403   U9/sw_temp<4>
    SLICE_X19Y6.D        Tilo                  0.259   U9/sw_temp<3>
                                                       U9/counter_cmp_ne000165
    SLICE_X19Y6.B2       net (fanout=1)        0.438   U9/counter_cmp_ne000165
    SLICE_X19Y6.B        Tilo                  0.259   U9/sw_temp<3>
                                                       U9/counter_cmp_ne0001164
    SLICE_X15Y41.A6      net (fanout=2)        2.797   U9/counter_cmp_ne0001
    SLICE_X15Y41.A       Tilo                  0.259   rst
                                                       U9/rst_not000121
    SLICE_X24Y12.CE      net (fanout=6)        2.876   U9/button_out_not0001
    SLICE_X24Y12.CLK     Tceck                 0.315   SW_OK<3>
                                                       U9/SW_OK_3
    -------------------------------------------------  ---------------------------
    Total                                      8.067ns (1.553ns logic, 6.514ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/sw_temp_5 (FF)
  Destination:          U9/SW_OK_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.006ns (Levels of Logic = 3)
  Clock Path Skew:      0.008ns (0.256 - 0.248)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/sw_temp_5 to U9/SW_OK_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y6.BQ       Tcko                  0.447   U9/sw_temp<5>
                                                       U9/sw_temp_5
    SLICE_X18Y6.A2       net (fanout=1)        0.430   U9/sw_temp<5>
    SLICE_X18Y6.A        Tilo                  0.203   U9/sw_temp<5>
                                                       U9/counter_cmp_ne0001113
    SLICE_X19Y6.B1       net (fanout=1)        0.420   U9/counter_cmp_ne0001113
    SLICE_X19Y6.B        Tilo                  0.259   U9/sw_temp<3>
                                                       U9/counter_cmp_ne0001164
    SLICE_X15Y41.A6      net (fanout=2)        2.797   U9/counter_cmp_ne0001
    SLICE_X15Y41.A       Tilo                  0.259   rst
                                                       U9/rst_not000121
    SLICE_X24Y12.CE      net (fanout=6)        2.876   U9/button_out_not0001
    SLICE_X24Y12.CLK     Tceck                 0.315   SW_OK<3>
                                                       U9/SW_OK_3
    -------------------------------------------------  ---------------------------
    Total                                      8.006ns (1.483ns logic, 6.523ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/sw_temp_3 (FF)
  Destination:          U9/SW_OK_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.971ns (Levels of Logic = 3)
  Clock Path Skew:      0.008ns (0.256 - 0.248)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/sw_temp_3 to U9/SW_OK_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y6.DQ       Tcko                  0.391   U9/sw_temp<3>
                                                       U9/sw_temp_3
    SLICE_X19Y6.D5       net (fanout=1)        0.377   U9/sw_temp<3>
    SLICE_X19Y6.D        Tilo                  0.259   U9/sw_temp<3>
                                                       U9/counter_cmp_ne000165
    SLICE_X19Y6.B2       net (fanout=1)        0.438   U9/counter_cmp_ne000165
    SLICE_X19Y6.B        Tilo                  0.259   U9/sw_temp<3>
                                                       U9/counter_cmp_ne0001164
    SLICE_X15Y41.A6      net (fanout=2)        2.797   U9/counter_cmp_ne0001
    SLICE_X15Y41.A       Tilo                  0.259   rst
                                                       U9/rst_not000121
    SLICE_X24Y12.CE      net (fanout=6)        2.876   U9/button_out_not0001
    SLICE_X24Y12.CLK     Tceck                 0.315   SW_OK<3>
                                                       U9/SW_OK_3
    -------------------------------------------------  ---------------------------
    Total                                      7.971ns (1.483ns logic, 6.488ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U9/rst_counter_6 (SLICE_X11Y53.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U9/rst_counter_6 (FF)
  Destination:          U9/rst_counter_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U9/rst_counter_6 to U9/rst_counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y53.AQ      Tcko                  0.198   U9/rst_counter<9>
                                                       U9/rst_counter_6
    SLICE_X11Y53.A6      net (fanout=2)        0.022   U9/rst_counter<6>
    SLICE_X11Y53.CLK     Tah         (-Th)    -0.215   U9/rst_counter<9>
                                                       U9/rst_counter_6_rstpot
                                                       U9/rst_counter_6
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.413ns logic, 0.022ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point U9/rst_counter_5 (SLICE_X11Y52.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U9/rst_counter_5 (FF)
  Destination:          U9/rst_counter_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U9/rst_counter_5 to U9/rst_counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y52.DQ      Tcko                  0.198   U9/rst_counter<5>
                                                       U9/rst_counter_5
    SLICE_X11Y52.D6      net (fanout=2)        0.023   U9/rst_counter<5>
    SLICE_X11Y52.CLK     Tah         (-Th)    -0.215   U9/rst_counter<5>
                                                       U9/rst_counter_5_rstpot
                                                       U9/rst_counter_5
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point U9/counter_3 (SLICE_X27Y37.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U9/counter_3 (FF)
  Destination:          U9/counter_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U9/counter_3 to U9/counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y37.DQ      Tcko                  0.198   U9/counter<3>
                                                       U9/counter_3
    SLICE_X27Y37.D6      net (fanout=2)        0.023   U9/counter<3>
    SLICE_X27Y37.CLK     Tah         (-Th)    -0.215   U9/counter<3>
                                                       U9/counter_3_rstpot
                                                       U9/counter_3
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y8.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y6.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y14.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.111|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5324 paths, 0 nets, and 500 connections

Design statistics:
   Minimum period:   8.111ns{1}   (Maximum frequency: 123.289MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Sep 01 19:54:32 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 179 MB



