[submodule "verilog/rtl/hs32cpu"]
	path = verilog/rtl/hs32cpu
	url = https://github.com/hsc-latte/hs32core-rtl.git
