
Selected circuits
===================
 - **Circuit**: 8-bit unsigned adders (with overflow)
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and mae parameters

Parameters of selected circuits
----------------------------

| Circuit name | MAE<sub>%</sub> | WCE<sub>%</sub> | EP<sub>%</sub> | MRE<sub>%</sub> | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| add8s_83C | 0.00 | 0.00 | 0.00 | 0.00 | 0 |  [[Verilog](add8s_83C.v)]  [[C](add8s_83C.c)] |
| add8s_83N | 0.039 | 0.39 | 12.50 | 1.29 | 0.5 |  [[Verilog](add8s_83N.v)]  [[C](add8s_83N.c)] |
| add8s_7TG | 0.098 | 0.20 | 50.00 | 2.60 | 0.5 |  [[Verilog](add8s_7TG.v)]  [[C](add8s_7TG.c)] |
| add8s_7XE | 0.29 | 0.59 | 75.00 | 8.47 | 3.5 |  [[Verilog](add8s_7XE.v)]  [[C](add8s_7XE.c)] |
| add8s_7T6 | 0.51 | 1.37 | 87.50 | 13.61 | 10 |  [[Verilog](add8s_7T6.v)]  [[C](add8s_7T6.c)] |
| add8s_6EQ | 1.29 | 5.08 | 90.92 | 15.46 | 17 |  [[Verilog](add8s_6EQ.v)]  [[C](add8s_6EQ.c)] |
| add8s_6FQ | 2.62 | 10.16 | 95.33 | 27.78 | 69 |  [[Verilog](add8s_6FQ.v)]  [[C](add8s_6FQ.c)] |
| add8s_70S | 5.04 | 17.58 | 97.84 | 49.43 | 240 |  [[Verilog](add8s_70S.v)]  [[C](add8s_70S.c)] |
| add8s_7PP | 11.11 | 25.00 | 99.48 | 99.98 | 4551 |  [[Verilog](add8s_7PP.v)]  [[C](add8s_7PP.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)

References
--------------
n/a

             