{"Source Block": ["oh/elink/dv/dut_axi_elink.v@171:181@HdlIdDef", "   wire [63:0]\t\tm_axi_wdata;\t\t// From emaxi of emaxi.v\n   wire [M_IDW-1:0]\tm_axi_wid;\t\t// From emaxi of emaxi.v\n   wire\t\t\tm_axi_wlast;\t\t// From emaxi of emaxi.v\n   wire\t\t\tm_axi_wready;\t\t// From elink0 of axi_elink.v\n   wire [7:0]\t\tm_axi_wstrb;\t\t// From emaxi of emaxi.v\n   wire\t\t\tm_axi_wvalid;\t\t// From emaxi of emaxi.v\n   // End of automatics\n   \n  \n   //######################################################################\n   //EMESH INTERFACE\n"], "Clone Blocks": [["oh/elink/dv/dut_axi_elink.v@170:180", "   wire\t\t\tm_axi_rvalid;\t\t// From elink0 of axi_elink.v\n   wire [63:0]\t\tm_axi_wdata;\t\t// From emaxi of emaxi.v\n   wire [M_IDW-1:0]\tm_axi_wid;\t\t// From emaxi of emaxi.v\n   wire\t\t\tm_axi_wlast;\t\t// From emaxi of emaxi.v\n   wire\t\t\tm_axi_wready;\t\t// From elink0 of axi_elink.v\n   wire [7:0]\t\tm_axi_wstrb;\t\t// From emaxi of emaxi.v\n   wire\t\t\tm_axi_wvalid;\t\t// From emaxi of emaxi.v\n   // End of automatics\n   \n  \n   //######################################################################\n"], ["oh/elink/dv/dut_axi_elink.v@169:179", "   wire [1:0]\t\tm_axi_rresp;\t\t// From elink0 of axi_elink.v\n   wire\t\t\tm_axi_rvalid;\t\t// From elink0 of axi_elink.v\n   wire [63:0]\t\tm_axi_wdata;\t\t// From emaxi of emaxi.v\n   wire [M_IDW-1:0]\tm_axi_wid;\t\t// From emaxi of emaxi.v\n   wire\t\t\tm_axi_wlast;\t\t// From emaxi of emaxi.v\n   wire\t\t\tm_axi_wready;\t\t// From elink0 of axi_elink.v\n   wire [7:0]\t\tm_axi_wstrb;\t\t// From emaxi of emaxi.v\n   wire\t\t\tm_axi_wvalid;\t\t// From emaxi of emaxi.v\n   // End of automatics\n   \n  \n"]], "Diff Content": {"Delete": [], "Add": [[176, "   wire [31:0]\t\tstub_m_axi_araddr;\t// From elink0 of axi_elink.v, ...\n"], [176, "   wire [1:0]\t\tstub_m_axi_arburst;\t// From elink0 of axi_elink.v, ...\n"], [176, "   wire [3:0]\t\tstub_m_axi_arcache;\t// From elink0 of axi_elink.v, ...\n"], [176, "   wire [M_IDW-1:0]\tstub_m_axi_arid;\t// From elink0 of axi_elink.v, ...\n"], [176, "   wire [7:0]\t\tstub_m_axi_arlen;\t// From elink0 of axi_elink.v, ...\n"], [176, "   wire\t\t\tstub_m_axi_arlock;\t// From elink0 of axi_elink.v, ...\n"], [176, "   wire [2:0]\t\tstub_m_axi_arprot;\t// From elink0 of axi_elink.v, ...\n"], [176, "   wire [3:0]\t\tstub_m_axi_arqos;\t// From elink0 of axi_elink.v, ...\n"], [176, "   wire\t\t\tstub_m_axi_arready;\t// From axislave_stub of axislave_stub.v, ...\n"], [176, "   wire [2:0]\t\tstub_m_axi_arsize;\t// From elink0 of axi_elink.v, ...\n"], [176, "   wire\t\t\tstub_m_axi_arvalid;\t// From elink0 of axi_elink.v, ...\n"], [176, "   wire [31:0]\t\tstub_m_axi_awaddr;\t// From elink0 of axi_elink.v, ...\n"], [176, "   wire [1:0]\t\tstub_m_axi_awburst;\t// From elink0 of axi_elink.v, ...\n"], [176, "   wire [3:0]\t\tstub_m_axi_awcache;\t// From elink0 of axi_elink.v, ...\n"], [176, "   wire [M_IDW-1:0]\tstub_m_axi_awid;\t// From elink0 of axi_elink.v, ...\n"], [176, "   wire [7:0]\t\tstub_m_axi_awlen;\t// From elink0 of axi_elink.v, ...\n"], [176, "   wire\t\t\tstub_m_axi_awlock;\t// From elink0 of axi_elink.v, ...\n"], [176, "   wire [2:0]\t\tstub_m_axi_awprot;\t// From elink0 of axi_elink.v, ...\n"], [176, "   wire [3:0]\t\tstub_m_axi_awqos;\t// From elink0 of axi_elink.v, ...\n"], [176, "   wire\t\t\tstub_m_axi_awready;\t// From axislave_stub of axislave_stub.v, ...\n"], [176, "   wire [2:0]\t\tstub_m_axi_awsize;\t// From elink0 of axi_elink.v, ...\n"], [176, "   wire\t\t\tstub_m_axi_awvalid;\t// From elink0 of axi_elink.v, ...\n"], [176, "   wire [S_IDW-1:0]\tstub_m_axi_bid;\t\t// From axislave_stub of axislave_stub.v, ...\n"], [176, "   wire\t\t\tstub_m_axi_bready;\t// From elink0 of axi_elink.v, ...\n"], [176, "   wire [1:0]\t\tstub_m_axi_bresp;\t// From axislave_stub of axislave_stub.v, ...\n"], [176, "   wire\t\t\tstub_m_axi_bvalid;\t// From axislave_stub of axislave_stub.v, ...\n"], [176, "   wire [31:0]\t\tstub_m_axi_rdata;\t// From axislave_stub of axislave_stub.v, ...\n"], [176, "   wire [S_IDW-1:0]\tstub_m_axi_rid;\t\t// From axislave_stub of axislave_stub.v, ...\n"], [176, "   wire\t\t\tstub_m_axi_rlast;\t// From axislave_stub of axislave_stub.v, ...\n"], [176, "   wire\t\t\tstub_m_axi_rready;\t// From elink0 of axi_elink.v, ...\n"], [176, "   wire [1:0]\t\tstub_m_axi_rresp;\t// From axislave_stub of axislave_stub.v, ...\n"], [176, "   wire\t\t\tstub_m_axi_rvalid;\t// From axislave_stub of axislave_stub.v, ...\n"], [176, "   wire [63:0]\t\tstub_m_axi_wdata;\t// From elink0 of axi_elink.v, ...\n"], [176, "   wire [M_IDW-1:0]\tstub_m_axi_wid;\t\t// From elink0 of axi_elink.v, ...\n"], [176, "   wire\t\t\tstub_m_axi_wlast;\t// From elink0 of axi_elink.v, ...\n"], [176, "   wire\t\t\tstub_m_axi_wready;\t// From axislave_stub of axislave_stub.v, ...\n"], [176, "   wire [7:0]\t\tstub_m_axi_wstrb;\t// From elink0 of axi_elink.v, ...\n"], [176, "   wire\t\t\tstub_m_axi_wvalid;\t// From elink0 of axi_elink.v, ...\n"]]}}