=========================================================================================================
Auto created by the td v4.6.14314
@Copy Right: Shanghai Anlogic Infotech, 2011 - 2021.
Sat Nov 23 17:21:30 2019
=========================================================================================================


Top Model:                camera_top                                                      
Device:                   eagle_s20                                                       
Timing Constraint File:   cam.sdc                                                         
STA Level:                Detail                                                          
Process parameter::       TT  1.10v  85C                                                  

=========================================================================================================
Timing constraint:        clock: clk_24m                                                  
Clock = clk_24m, period 41.6ns, rising at 0ns, falling at 20.8ns

220 endpoints analyzed totally, and more than 1000000000 paths analyzed
67 errors detected : 43 setup errors (TNS = -218.722), 24 hold errors (TNS = -9.172)
Minimum period is 72.665ns
---------------------------------------------------------------------------------------------------------

Paths for end point u_seg4/reg2_b0|_al_u4122 ( >1000000000 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)     -31.065 ns                                                       
 StartPoint:              _al_u3491|u_RGB565_to_binary/reg1_b3.clk (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 EndPoint:                u_seg4/reg2_b0|_al_u4122.a[1] (rising edge triggered by clock clk_24m)
 Clock group:             clk_24m                                                         

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 _al_u3491|u_RGB565_to_binary/reg1_b3.clk                    clock                   2.134
 launch clock edge                                           clock                   0.000
 _al_u3491|u_RGB565_to_binary/reg1_b3.q[0]                   cell                    0.146
 u_seg4/lt0_4|u_seg4/lt0_3.b[0] (threhold[3])                net (fanout = 8)        0.680      top.v(56)
 u_seg4/lt0_4|u_seg4/lt0_3.fco                               cell                    0.627
 u_seg4/lt0_6|u_seg4/lt0_5.fci (u_seg4/lt0_c5)               net (fanout = 1)        0.000               
 u_seg4/lt0_6|u_seg4/lt0_5.fco                               cell                    0.073
 u_seg4/lt0_cout|u_seg4/lt0_7.fci (u_seg4/lt0_c7)            net (fanout = 1)        0.000               
 u_seg4/lt0_cout|u_seg4/lt0_7.f[1]                           cell                    0.355
 _al_u3451|u_seg4/reg0_b4.a[1] (u_seg4/sm_bit3_num[0])       net (fanout = 10)       0.651    seg_4.v(31)
 _al_u3451|u_seg4/reg0_b4.f[1]                               cell                    0.424
 u_seg4/lt1_4|u_seg4/lt1_3.b[1] (u_seg4/n1[4])               net (fanout = 3)        0.601               
 u_seg4/lt1_4|u_seg4/lt1_3.fco                               cell                    0.539
 u_seg4/lt1_6|u_seg4/lt1_5.fci (u_seg4/lt1_c5)               net (fanout = 1)        0.000               
 u_seg4/lt1_6|u_seg4/lt1_5.fco                               cell                    0.073
 u_seg4/lt1_cout|u_seg4/lt1_7.fci (u_seg4/lt1_c7)            net (fanout = 1)        0.000               
 u_seg4/lt1_cout|u_seg4/lt1_7.f[1]                           cell                    0.355
 _al_u3469|_al_u4011.d[1] (u_seg4/n2)                        net (fanout = 26)       0.562               
 _al_u3469|_al_u4011.f[1]                                    cell                    0.262
 u_seg4/sub2/ucin_al_u4729.a[1] (u_seg4/n4[2])               net (fanout = 4)        0.764               
 u_seg4/sub2/ucin_al_u4729.fco                               cell                    0.881
 u_seg4/sub2/u3_al_u4730.fci (u_seg4/sub2/c3)                net (fanout = 1)        0.000               
 u_seg4/sub2/u3_al_u4730.fx[0]                               cell                    0.387
 _al_u3522|_al_u3503.c[0] (n58[4])                           net (fanout = 2)        0.591               
 _al_u3522|_al_u3503.f[0]                                    cell                    0.251
 u_seg4/lt3_6|u_seg4/lt3_5.b[0] (u_seg4/n11[5])              net (fanout = 3)        0.533               
 u_seg4/lt3_6|u_seg4/lt3_5.fco                               cell                    0.627
 u_seg4/lt3_cout|u_seg4/lt3_7.fci (u_seg4/lt3_c7)            net (fanout = 1)        0.000               
 u_seg4/lt3_cout|u_seg4/lt3_7.f[1]                           cell                    0.355
 _al_u3518|_al_u3495.e[1] (u_seg4/n13)                       net (fanout = 25)       0.589               
 _al_u3518|_al_u3495.f[1]                                    cell                    0.282
 u_seg4/sub4/ucin_al_u4733.b[0] (u_seg4/n18[1])              net (fanout = 4)        0.911               
 u_seg4/sub4/ucin_al_u4733.fx[1]                             cell                    1.157
 _al_u3599|_al_u3548.b[0] (n60[2])                           net (fanout = 4)        0.532               
 _al_u3599|_al_u3548.f[0]                                    cell                    0.333
 u_seg4/lt5_4|u_seg4/lt5_3.b[0] (u_seg4/n25[3])              net (fanout = 3)        0.764               
 u_seg4/lt5_4|u_seg4/lt5_3.fco                               cell                    0.627
 u_seg4/lt5_6|u_seg4/lt5_5.fci (u_seg4/lt5_c5)               net (fanout = 1)        0.000               
 u_seg4/lt5_6|u_seg4/lt5_5.fco                               cell                    0.073
 u_seg4/lt5_cout|u_seg4/lt5_7.fci (u_seg4/lt5_c7)            net (fanout = 1)        0.000               
 u_seg4/lt5_cout|u_seg4/lt5_7.f[1]                           cell                    0.355
 _al_u3599|_al_u3548.b[1] (u_seg4/n27)                       net (fanout = 26)       0.801               
 _al_u3599|_al_u3548.f[1]                                    cell                    0.333
 u_seg4/lt6_4|u_seg4/lt6_3.b[0] (u_seg4/n31[3])              net (fanout = 4)        0.967               
 u_seg4/lt6_4|u_seg4/lt6_3.fco                               cell                    0.627
 u_seg4/lt6_6|u_seg4/lt6_5.fci (u_seg4/lt6_c5)               net (fanout = 1)        0.000               
 u_seg4/lt6_6|u_seg4/lt6_5.fco                               cell                    0.073
 u_seg4/lt6_cout|u_seg4/lt6_7.fci (u_seg4/lt6_c7)            net (fanout = 1)        0.000               
 u_seg4/lt6_cout|u_seg4/lt6_7.f[1]                           cell                    0.355
 _al_u3640|_al_u3940.a[1] (u_seg4/n33)                       net (fanout = 28)       0.537               
 _al_u3640|_al_u3940.f[1]                                    cell                    0.424
 u_seg4/lt7_4|u_seg4/lt7_3.b[1] (u_seg4/n37[4])              net (fanout = 3)        0.601               
 u_seg4/lt7_4|u_seg4/lt7_3.fco                               cell                    0.539
 u_seg4/lt7_6|u_seg4/lt7_5.fci (u_seg4/lt7_c5)               net (fanout = 1)        0.000               
 u_seg4/lt7_6|u_seg4/lt7_5.fco                               cell                    0.073
 u_seg4/lt7_cout|u_seg4/lt7_7.fci (u_seg4/lt7_c7)            net (fanout = 1)        0.000               
 u_seg4/lt7_cout|u_seg4/lt7_7.f[1]                           cell                    0.355
 _al_u3938|_al_u3638.e[1] (u_seg4/n39)                       net (fanout = 30)       0.681               
 _al_u3938|_al_u3638.f[1]                                    cell                    0.282
 u_seg4/sub8/ucin_al_u4741.a[1] (u_seg4/n43[2])              net (fanout = 4)        0.920               
 u_seg4/sub8/ucin_al_u4741.fco                               cell                    0.881
 u_seg4/sub8/u3_al_u4742.fci (u_seg4/sub8/c3)                net (fanout = 1)        0.000               
 u_seg4/sub8/u3_al_u4742.f[0]                                cell                    0.198
 _al_u4002|_al_u3960.c[0] (n64[3])                           net (fanout = 3)        0.470               
 _al_u4002|_al_u3960.f[0]                                    cell                    0.348
 u_seg4/lt9_4|u_seg4/lt9_3.b[1] (u_seg4/n49[4])              net (fanout = 3)        1.091               
 u_seg4/lt9_4|u_seg4/lt9_3.fco                               cell                    0.539
 u_seg4/lt9_6|u_seg4/lt9_5.fci (u_seg4/lt9_c5)               net (fanout = 1)        0.000               
 u_seg4/lt9_6|u_seg4/lt9_5.fco                               cell                    0.073
 u_seg4/lt9_cout|u_seg4/lt9_7.fci (u_seg4/lt9_c7)            net (fanout = 1)        0.000               
 u_seg4/lt9_cout|u_seg4/lt9_7.f[1]                           cell                    0.355
 _al_u4000|_al_u3958.b[1] (u_seg4/n51)                       net (fanout = 29)       0.688               
 _al_u4000|_al_u3958.f[1]                                    cell                    0.333
 u_seg4/lt10_2|u_seg4/lt10_1.b[1] (u_seg4/n55[2])            net (fanout = 3)        0.515               
 u_seg4/lt10_2|u_seg4/lt10_1.fco                             cell                    0.539
 u_seg4/lt10_4|u_seg4/lt10_3.fci (u_seg4/lt10_c3)            net (fanout = 1)        0.000               
 u_seg4/lt10_4|u_seg4/lt10_3.fco                             cell                    0.073
 u_seg4/lt10_6|u_seg4/lt10_5.fci (u_seg4/lt10_c5)            net (fanout = 1)        0.000               
 u_seg4/lt10_6|u_seg4/lt10_5.fco                             cell                    0.073
 u_seg4/lt10_cout|u_seg4/lt10_7.fci (u_seg4/lt10_c7)         net (fanout = 1)        0.000               
 u_seg4/lt10_cout|u_seg4/lt10_7.f[1]                         cell                    0.355
 _al_u4121|_al_u4120.d[0] (u_seg4/n57)                       net (fanout = 21)       0.676               
 _al_u4121|_al_u4120.f[0]                                    cell                    0.262
 _al_u4121|_al_u4120.d[1] (_al_u4120_o)                      net (fanout = 1)        0.158               
 _al_u4121|_al_u4120.f[1]                                    cell                    0.262
 u_seg4/reg2_b0|_al_u4122.d[0] (_al_u4121_o)                 net (fanout = 1)        0.309               
 u_seg4/reg2_b0|_al_u4122.f[0]                               cell                    0.262
 u_seg4/reg2_b0|_al_u4122.a[1] (_al_u4122_o)                 net (fanout = 1)        0.158    seg_4.v(37)
 u_seg4/reg2_b0|_al_u4122                                    path2reg1               0.542
 Arrival time                                                                       34.222 (35 lvl)
                                                                                          (54% logic, 46% net)

 u_seg4/reg2_b0|_al_u4122.clk                                                        3.242
 capture clock edge                                                                  0.031
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.157
---------------------------------------------------------------------------------------------------------
 Slack                                                                          -31.065 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)     -31.043 ns                                                       
 StartPoint:              _al_u3491|u_RGB565_to_binary/reg1_b3.clk (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 EndPoint:                u_seg4/reg2_b0|_al_u4122.a[1] (rising edge triggered by clock clk_24m)
 Clock group:             clk_24m                                                         

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 _al_u3491|u_RGB565_to_binary/reg1_b3.clk                    clock                   2.134
 launch clock edge                                           clock                   0.000
 _al_u3491|u_RGB565_to_binary/reg1_b3.q[0]                   cell                    0.146
 u_seg4/lt0_4|u_seg4/lt0_3.b[0] (threhold[3])                net (fanout = 8)        0.680      top.v(56)
 u_seg4/lt0_4|u_seg4/lt0_3.fco                               cell                    0.627
 u_seg4/lt0_6|u_seg4/lt0_5.fci (u_seg4/lt0_c5)               net (fanout = 1)        0.000               
 u_seg4/lt0_6|u_seg4/lt0_5.fco                               cell                    0.073
 u_seg4/lt0_cout|u_seg4/lt0_7.fci (u_seg4/lt0_c7)            net (fanout = 1)        0.000               
 u_seg4/lt0_cout|u_seg4/lt0_7.f[1]                           cell                    0.355
 _al_u3451|u_seg4/reg0_b4.a[1] (u_seg4/sm_bit3_num[0])       net (fanout = 10)       0.651    seg_4.v(31)
 _al_u3451|u_seg4/reg0_b4.f[1]                               cell                    0.424
 u_seg4/lt1_4|u_seg4/lt1_3.b[1] (u_seg4/n1[4])               net (fanout = 3)        0.601               
 u_seg4/lt1_4|u_seg4/lt1_3.fco                               cell                    0.539
 u_seg4/lt1_6|u_seg4/lt1_5.fci (u_seg4/lt1_c5)               net (fanout = 1)        0.000               
 u_seg4/lt1_6|u_seg4/lt1_5.fco                               cell                    0.073
 u_seg4/lt1_cout|u_seg4/lt1_7.fci (u_seg4/lt1_c7)            net (fanout = 1)        0.000               
 u_seg4/lt1_cout|u_seg4/lt1_7.f[1]                           cell                    0.355
 _al_u3469|_al_u4011.d[1] (u_seg4/n2)                        net (fanout = 26)       0.562               
 _al_u3469|_al_u4011.f[1]                                    cell                    0.262
 u_seg4/sub2/ucin_al_u4729.a[1] (u_seg4/n4[2])               net (fanout = 4)        0.764               
 u_seg4/sub2/ucin_al_u4729.fco                               cell                    0.881
 u_seg4/sub2/u3_al_u4730.fci (u_seg4/sub2/c3)                net (fanout = 1)        0.000               
 u_seg4/sub2/u3_al_u4730.fx[0]                               cell                    0.387
 _al_u3522|_al_u3503.c[0] (n58[4])                           net (fanout = 2)        0.591               
 _al_u3522|_al_u3503.f[0]                                    cell                    0.251
 u_seg4/lt3_6|u_seg4/lt3_5.b[0] (u_seg4/n11[5])              net (fanout = 3)        0.533               
 u_seg4/lt3_6|u_seg4/lt3_5.fco                               cell                    0.627
 u_seg4/lt3_cout|u_seg4/lt3_7.fci (u_seg4/lt3_c7)            net (fanout = 1)        0.000               
 u_seg4/lt3_cout|u_seg4/lt3_7.f[1]                           cell                    0.355
 _al_u3518|_al_u3495.e[1] (u_seg4/n13)                       net (fanout = 25)       0.589               
 _al_u3518|_al_u3495.f[1]                                    cell                    0.282
 u_seg4/sub4/ucin_al_u4733.b[0] (u_seg4/n18[1])              net (fanout = 4)        0.911               
 u_seg4/sub4/ucin_al_u4733.fx[1]                             cell                    1.157
 _al_u3599|_al_u3548.b[0] (n60[2])                           net (fanout = 4)        0.532               
 _al_u3599|_al_u3548.f[0]                                    cell                    0.333
 u_seg4/lt5_4|u_seg4/lt5_3.b[0] (u_seg4/n25[3])              net (fanout = 3)        0.764               
 u_seg4/lt5_4|u_seg4/lt5_3.fco                               cell                    0.627
 u_seg4/lt5_6|u_seg4/lt5_5.fci (u_seg4/lt5_c5)               net (fanout = 1)        0.000               
 u_seg4/lt5_6|u_seg4/lt5_5.fco                               cell                    0.073
 u_seg4/lt5_cout|u_seg4/lt5_7.fci (u_seg4/lt5_c7)            net (fanout = 1)        0.000               
 u_seg4/lt5_cout|u_seg4/lt5_7.f[1]                           cell                    0.355
 _al_u3599|_al_u3548.b[1] (u_seg4/n27)                       net (fanout = 26)       0.801               
 _al_u3599|_al_u3548.f[1]                                    cell                    0.333
 u_seg4/lt6_4|u_seg4/lt6_3.b[0] (u_seg4/n31[3])              net (fanout = 4)        0.967               
 u_seg4/lt6_4|u_seg4/lt6_3.fco                               cell                    0.627
 u_seg4/lt6_6|u_seg4/lt6_5.fci (u_seg4/lt6_c5)               net (fanout = 1)        0.000               
 u_seg4/lt6_6|u_seg4/lt6_5.fco                               cell                    0.073
 u_seg4/lt6_cout|u_seg4/lt6_7.fci (u_seg4/lt6_c7)            net (fanout = 1)        0.000               
 u_seg4/lt6_cout|u_seg4/lt6_7.f[1]                           cell                    0.355
 _al_u3938|_al_u3638.a[0] (u_seg4/n33)                       net (fanout = 28)       0.570               
 _al_u3938|_al_u3638.f[0]                                    cell                    0.424
 u_seg4/lt7_2|u_seg4/lt7_1.b[1] (u_seg4/n37[2])              net (fanout = 3)        0.473               
 u_seg4/lt7_2|u_seg4/lt7_1.fco                               cell                    0.539
 u_seg4/lt7_4|u_seg4/lt7_3.fci (u_seg4/lt7_c3)               net (fanout = 1)        0.000               
 u_seg4/lt7_4|u_seg4/lt7_3.fco                               cell                    0.073
 u_seg4/lt7_6|u_seg4/lt7_5.fci (u_seg4/lt7_c5)               net (fanout = 1)        0.000               
 u_seg4/lt7_6|u_seg4/lt7_5.fco                               cell                    0.073
 u_seg4/lt7_cout|u_seg4/lt7_7.fci (u_seg4/lt7_c7)            net (fanout = 1)        0.000               
 u_seg4/lt7_cout|u_seg4/lt7_7.f[1]                           cell                    0.355
 _al_u3938|_al_u3638.e[1] (u_seg4/n39)                       net (fanout = 30)       0.681               
 _al_u3938|_al_u3638.f[1]                                    cell                    0.282
 u_seg4/sub8/ucin_al_u4741.a[1] (u_seg4/n43[2])              net (fanout = 4)        0.920               
 u_seg4/sub8/ucin_al_u4741.fco                               cell                    0.881
 u_seg4/sub8/u3_al_u4742.fci (u_seg4/sub8/c3)                net (fanout = 1)        0.000               
 u_seg4/sub8/u3_al_u4742.f[0]                                cell                    0.198
 _al_u4002|_al_u3960.c[0] (n64[3])                           net (fanout = 3)        0.470               
 _al_u4002|_al_u3960.f[0]                                    cell                    0.348
 u_seg4/lt9_4|u_seg4/lt9_3.b[1] (u_seg4/n49[4])              net (fanout = 3)        1.091               
 u_seg4/lt9_4|u_seg4/lt9_3.fco                               cell                    0.539
 u_seg4/lt9_6|u_seg4/lt9_5.fci (u_seg4/lt9_c5)               net (fanout = 1)        0.000               
 u_seg4/lt9_6|u_seg4/lt9_5.fco                               cell                    0.073
 u_seg4/lt9_cout|u_seg4/lt9_7.fci (u_seg4/lt9_c7)            net (fanout = 1)        0.000               
 u_seg4/lt9_cout|u_seg4/lt9_7.f[1]                           cell                    0.355
 _al_u4000|_al_u3958.b[1] (u_seg4/n51)                       net (fanout = 29)       0.688               
 _al_u4000|_al_u3958.f[1]                                    cell                    0.333
 u_seg4/lt10_2|u_seg4/lt10_1.b[1] (u_seg4/n55[2])            net (fanout = 3)        0.515               
 u_seg4/lt10_2|u_seg4/lt10_1.fco                             cell                    0.539
 u_seg4/lt10_4|u_seg4/lt10_3.fci (u_seg4/lt10_c3)            net (fanout = 1)        0.000               
 u_seg4/lt10_4|u_seg4/lt10_3.fco                             cell                    0.073
 u_seg4/lt10_6|u_seg4/lt10_5.fci (u_seg4/lt10_c5)            net (fanout = 1)        0.000               
 u_seg4/lt10_6|u_seg4/lt10_5.fco                             cell                    0.073
 u_seg4/lt10_cout|u_seg4/lt10_7.fci (u_seg4/lt10_c7)         net (fanout = 1)        0.000               
 u_seg4/lt10_cout|u_seg4/lt10_7.f[1]                         cell                    0.355
 _al_u4121|_al_u4120.d[0] (u_seg4/n57)                       net (fanout = 21)       0.676               
 _al_u4121|_al_u4120.f[0]                                    cell                    0.262
 _al_u4121|_al_u4120.d[1] (_al_u4120_o)                      net (fanout = 1)        0.158               
 _al_u4121|_al_u4120.f[1]                                    cell                    0.262
 u_seg4/reg2_b0|_al_u4122.d[0] (_al_u4121_o)                 net (fanout = 1)        0.309               
 u_seg4/reg2_b0|_al_u4122.f[0]                               cell                    0.262
 u_seg4/reg2_b0|_al_u4122.a[1] (_al_u4122_o)                 net (fanout = 1)        0.158    seg_4.v(37)
 u_seg4/reg2_b0|_al_u4122                                    path2reg1               0.542
 Arrival time                                                                       34.200 (35 lvl)
                                                                                          (55% logic, 45% net)

 u_seg4/reg2_b0|_al_u4122.clk                                                        3.242
 capture clock edge                                                                  0.031
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.157
---------------------------------------------------------------------------------------------------------
 Slack                                                                          -31.043 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)     -31.001 ns                                                       
 StartPoint:              _al_u3491|u_RGB565_to_binary/reg1_b3.clk (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 EndPoint:                u_seg4/reg2_b0|_al_u4122.a[1] (rising edge triggered by clock clk_24m)
 Clock group:             clk_24m                                                         

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 _al_u3491|u_RGB565_to_binary/reg1_b3.clk                    clock                   2.134
 launch clock edge                                           clock                   0.000
 _al_u3491|u_RGB565_to_binary/reg1_b3.q[0]                   cell                    0.146
 u_seg4/lt0_4|u_seg4/lt0_3.b[0] (threhold[3])                net (fanout = 8)        0.680      top.v(56)
 u_seg4/lt0_4|u_seg4/lt0_3.fco                               cell                    0.627
 u_seg4/lt0_6|u_seg4/lt0_5.fci (u_seg4/lt0_c5)               net (fanout = 1)        0.000               
 u_seg4/lt0_6|u_seg4/lt0_5.fco                               cell                    0.073
 u_seg4/lt0_cout|u_seg4/lt0_7.fci (u_seg4/lt0_c7)            net (fanout = 1)        0.000               
 u_seg4/lt0_cout|u_seg4/lt0_7.f[1]                           cell                    0.355
 _al_u3451|u_seg4/reg0_b4.a[1] (u_seg4/sm_bit3_num[0])       net (fanout = 10)       0.651    seg_4.v(31)
 _al_u3451|u_seg4/reg0_b4.f[1]                               cell                    0.424
 u_seg4/lt1_4|u_seg4/lt1_3.b[1] (u_seg4/n1[4])               net (fanout = 3)        0.601               
 u_seg4/lt1_4|u_seg4/lt1_3.fco                               cell                    0.539
 u_seg4/lt1_6|u_seg4/lt1_5.fci (u_seg4/lt1_c5)               net (fanout = 1)        0.000               
 u_seg4/lt1_6|u_seg4/lt1_5.fco                               cell                    0.073
 u_seg4/lt1_cout|u_seg4/lt1_7.fci (u_seg4/lt1_c7)            net (fanout = 1)        0.000               
 u_seg4/lt1_cout|u_seg4/lt1_7.f[1]                           cell                    0.355
 _al_u3469|_al_u4011.d[1] (u_seg4/n2)                        net (fanout = 26)       0.562               
 _al_u3469|_al_u4011.f[1]                                    cell                    0.262
 u_seg4/sub2/ucin_al_u4729.a[1] (u_seg4/n4[2])               net (fanout = 4)        0.764               
 u_seg4/sub2/ucin_al_u4729.fco                               cell                    0.881
 u_seg4/sub2/u3_al_u4730.fci (u_seg4/sub2/c3)                net (fanout = 1)        0.000               
 u_seg4/sub2/u3_al_u4730.fx[0]                               cell                    0.387
 _al_u3522|_al_u3503.c[0] (n58[4])                           net (fanout = 2)        0.591               
 _al_u3522|_al_u3503.f[0]                                    cell                    0.251
 u_seg4/lt3_6|u_seg4/lt3_5.b[0] (u_seg4/n11[5])              net (fanout = 3)        0.533               
 u_seg4/lt3_6|u_seg4/lt3_5.fco                               cell                    0.627
 u_seg4/lt3_cout|u_seg4/lt3_7.fci (u_seg4/lt3_c7)            net (fanout = 1)        0.000               
 u_seg4/lt3_cout|u_seg4/lt3_7.f[1]                           cell                    0.355
 _al_u3518|_al_u3495.e[1] (u_seg4/n13)                       net (fanout = 25)       0.589               
 _al_u3518|_al_u3495.f[1]                                    cell                    0.282
 u_seg4/sub4/ucin_al_u4733.b[0] (u_seg4/n18[1])              net (fanout = 4)        0.911               
 u_seg4/sub4/ucin_al_u4733.fx[1]                             cell                    1.157
 _al_u3599|_al_u3548.b[0] (n60[2])                           net (fanout = 4)        0.532               
 _al_u3599|_al_u3548.f[0]                                    cell                    0.333
 u_seg4/lt5_4|u_seg4/lt5_3.b[0] (u_seg4/n25[3])              net (fanout = 3)        0.764               
 u_seg4/lt5_4|u_seg4/lt5_3.fco                               cell                    0.627
 u_seg4/lt5_6|u_seg4/lt5_5.fci (u_seg4/lt5_c5)               net (fanout = 1)        0.000               
 u_seg4/lt5_6|u_seg4/lt5_5.fco                               cell                    0.073
 u_seg4/lt5_cout|u_seg4/lt5_7.fci (u_seg4/lt5_c7)            net (fanout = 1)        0.000               
 u_seg4/lt5_cout|u_seg4/lt5_7.f[1]                           cell                    0.355
 _al_u3599|_al_u3548.b[1] (u_seg4/n27)                       net (fanout = 26)       0.801               
 _al_u3599|_al_u3548.f[1]                                    cell                    0.333
 u_seg4/lt6_4|u_seg4/lt6_3.b[0] (u_seg4/n31[3])              net (fanout = 4)        0.967               
 u_seg4/lt6_4|u_seg4/lt6_3.fco                               cell                    0.627
 u_seg4/lt6_6|u_seg4/lt6_5.fci (u_seg4/lt6_c5)               net (fanout = 1)        0.000               
 u_seg4/lt6_6|u_seg4/lt6_5.fco                               cell                    0.073
 u_seg4/lt6_cout|u_seg4/lt6_7.fci (u_seg4/lt6_c7)            net (fanout = 1)        0.000               
 u_seg4/lt6_cout|u_seg4/lt6_7.f[1]                           cell                    0.355
 _al_u3939|_al_u3639.a[0] (u_seg4/n33)                       net (fanout = 28)       0.385               
 _al_u3939|_al_u3639.f[0]                                    cell                    0.424
 u_seg4/lt7_4|u_seg4/lt7_3.b[0] (u_seg4/n37[3])              net (fanout = 3)        0.601               
 u_seg4/lt7_4|u_seg4/lt7_3.fco                               cell                    0.627
 u_seg4/lt7_6|u_seg4/lt7_5.fci (u_seg4/lt7_c5)               net (fanout = 1)        0.000               
 u_seg4/lt7_6|u_seg4/lt7_5.fco                               cell                    0.073
 u_seg4/lt7_cout|u_seg4/lt7_7.fci (u_seg4/lt7_c7)            net (fanout = 1)        0.000               
 u_seg4/lt7_cout|u_seg4/lt7_7.f[1]                           cell                    0.355
 _al_u3938|_al_u3638.e[1] (u_seg4/n39)                       net (fanout = 30)       0.681               
 _al_u3938|_al_u3638.f[1]                                    cell                    0.282
 u_seg4/sub8/ucin_al_u4741.a[1] (u_seg4/n43[2])              net (fanout = 4)        0.920               
 u_seg4/sub8/ucin_al_u4741.fco                               cell                    0.881
 u_seg4/sub8/u3_al_u4742.fci (u_seg4/sub8/c3)                net (fanout = 1)        0.000               
 u_seg4/sub8/u3_al_u4742.f[0]                                cell                    0.198
 _al_u4002|_al_u3960.c[0] (n64[3])                           net (fanout = 3)        0.470               
 _al_u4002|_al_u3960.f[0]                                    cell                    0.348
 u_seg4/lt9_4|u_seg4/lt9_3.b[1] (u_seg4/n49[4])              net (fanout = 3)        1.091               
 u_seg4/lt9_4|u_seg4/lt9_3.fco                               cell                    0.539
 u_seg4/lt9_6|u_seg4/lt9_5.fci (u_seg4/lt9_c5)               net (fanout = 1)        0.000               
 u_seg4/lt9_6|u_seg4/lt9_5.fco                               cell                    0.073
 u_seg4/lt9_cout|u_seg4/lt9_7.fci (u_seg4/lt9_c7)            net (fanout = 1)        0.000               
 u_seg4/lt9_cout|u_seg4/lt9_7.f[1]                           cell                    0.355
 _al_u4000|_al_u3958.b[1] (u_seg4/n51)                       net (fanout = 29)       0.688               
 _al_u4000|_al_u3958.f[1]                                    cell                    0.333
 u_seg4/lt10_2|u_seg4/lt10_1.b[1] (u_seg4/n55[2])            net (fanout = 3)        0.515               
 u_seg4/lt10_2|u_seg4/lt10_1.fco                             cell                    0.539
 u_seg4/lt10_4|u_seg4/lt10_3.fci (u_seg4/lt10_c3)            net (fanout = 1)        0.000               
 u_seg4/lt10_4|u_seg4/lt10_3.fco                             cell                    0.073
 u_seg4/lt10_6|u_seg4/lt10_5.fci (u_seg4/lt10_c5)            net (fanout = 1)        0.000               
 u_seg4/lt10_6|u_seg4/lt10_5.fco                             cell                    0.073
 u_seg4/lt10_cout|u_seg4/lt10_7.fci (u_seg4/lt10_c7)         net (fanout = 1)        0.000               
 u_seg4/lt10_cout|u_seg4/lt10_7.f[1]                         cell                    0.355
 _al_u4121|_al_u4120.d[0] (u_seg4/n57)                       net (fanout = 21)       0.676               
 _al_u4121|_al_u4120.f[0]                                    cell                    0.262
 _al_u4121|_al_u4120.d[1] (_al_u4120_o)                      net (fanout = 1)        0.158               
 _al_u4121|_al_u4120.f[1]                                    cell                    0.262
 u_seg4/reg2_b0|_al_u4122.d[0] (_al_u4121_o)                 net (fanout = 1)        0.309               
 u_seg4/reg2_b0|_al_u4122.f[0]                               cell                    0.262
 u_seg4/reg2_b0|_al_u4122.a[1] (_al_u4122_o)                 net (fanout = 1)        0.158    seg_4.v(37)
 u_seg4/reg2_b0|_al_u4122                                    path2reg1               0.542
 Arrival time                                                                       34.158 (35 lvl)
                                                                                          (55% logic, 45% net)

 u_seg4/reg2_b0|_al_u4122.clk                                                        3.242
 capture clock edge                                                                  0.031
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.157
---------------------------------------------------------------------------------------------------------
 Slack                                                                          -31.001 ns

---------------------------------------------------------------------------------------------------------

Paths for end point _al_u4124|u_seg4/reg2_b3 ( >1000000000 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)     -30.537 ns                                                       
 StartPoint:              _al_u3491|u_RGB565_to_binary/reg1_b3.clk (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 EndPoint:                _al_u4124|u_seg4/reg2_b3.e[0] (rising edge triggered by clock clk_24m)
 Clock group:             clk_24m                                                         

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 _al_u3491|u_RGB565_to_binary/reg1_b3.clk                    clock                   2.134
 launch clock edge                                           clock                   0.000
 _al_u3491|u_RGB565_to_binary/reg1_b3.q[0]                   cell                    0.146
 u_seg4/lt0_4|u_seg4/lt0_3.b[0] (threhold[3])                net (fanout = 8)        0.680      top.v(56)
 u_seg4/lt0_4|u_seg4/lt0_3.fco                               cell                    0.627
 u_seg4/lt0_6|u_seg4/lt0_5.fci (u_seg4/lt0_c5)               net (fanout = 1)        0.000               
 u_seg4/lt0_6|u_seg4/lt0_5.fco                               cell                    0.073
 u_seg4/lt0_cout|u_seg4/lt0_7.fci (u_seg4/lt0_c7)            net (fanout = 1)        0.000               
 u_seg4/lt0_cout|u_seg4/lt0_7.f[1]                           cell                    0.355
 _al_u3451|u_seg4/reg0_b4.a[1] (u_seg4/sm_bit3_num[0])       net (fanout = 10)       0.651    seg_4.v(31)
 _al_u3451|u_seg4/reg0_b4.f[1]                               cell                    0.424
 u_seg4/lt1_4|u_seg4/lt1_3.b[1] (u_seg4/n1[4])               net (fanout = 3)        0.601               
 u_seg4/lt1_4|u_seg4/lt1_3.fco                               cell                    0.539
 u_seg4/lt1_6|u_seg4/lt1_5.fci (u_seg4/lt1_c5)               net (fanout = 1)        0.000               
 u_seg4/lt1_6|u_seg4/lt1_5.fco                               cell                    0.073
 u_seg4/lt1_cout|u_seg4/lt1_7.fci (u_seg4/lt1_c7)            net (fanout = 1)        0.000               
 u_seg4/lt1_cout|u_seg4/lt1_7.f[1]                           cell                    0.355
 _al_u3469|_al_u4011.d[1] (u_seg4/n2)                        net (fanout = 26)       0.562               
 _al_u3469|_al_u4011.f[1]                                    cell                    0.262
 u_seg4/sub2/ucin_al_u4729.a[1] (u_seg4/n4[2])               net (fanout = 4)        0.764               
 u_seg4/sub2/ucin_al_u4729.fco                               cell                    0.881
 u_seg4/sub2/u3_al_u4730.fci (u_seg4/sub2/c3)                net (fanout = 1)        0.000               
 u_seg4/sub2/u3_al_u4730.fx[0]                               cell                    0.387
 _al_u3522|_al_u3503.c[0] (n58[4])                           net (fanout = 2)        0.591               
 _al_u3522|_al_u3503.f[0]                                    cell                    0.251
 u_seg4/lt3_6|u_seg4/lt3_5.b[0] (u_seg4/n11[5])              net (fanout = 3)        0.533               
 u_seg4/lt3_6|u_seg4/lt3_5.fco                               cell                    0.627
 u_seg4/lt3_cout|u_seg4/lt3_7.fci (u_seg4/lt3_c7)            net (fanout = 1)        0.000               
 u_seg4/lt3_cout|u_seg4/lt3_7.f[1]                           cell                    0.355
 _al_u3518|_al_u3495.e[1] (u_seg4/n13)                       net (fanout = 25)       0.589               
 _al_u3518|_al_u3495.f[1]                                    cell                    0.282
 u_seg4/sub4/ucin_al_u4733.b[0] (u_seg4/n18[1])              net (fanout = 4)        0.911               
 u_seg4/sub4/ucin_al_u4733.fx[1]                             cell                    1.157
 _al_u3599|_al_u3548.b[0] (n60[2])                           net (fanout = 4)        0.532               
 _al_u3599|_al_u3548.f[0]                                    cell                    0.333
 u_seg4/lt5_4|u_seg4/lt5_3.b[0] (u_seg4/n25[3])              net (fanout = 3)        0.764               
 u_seg4/lt5_4|u_seg4/lt5_3.fco                               cell                    0.627
 u_seg4/lt5_6|u_seg4/lt5_5.fci (u_seg4/lt5_c5)               net (fanout = 1)        0.000               
 u_seg4/lt5_6|u_seg4/lt5_5.fco                               cell                    0.073
 u_seg4/lt5_cout|u_seg4/lt5_7.fci (u_seg4/lt5_c7)            net (fanout = 1)        0.000               
 u_seg4/lt5_cout|u_seg4/lt5_7.f[1]                           cell                    0.355
 _al_u3599|_al_u3548.b[1] (u_seg4/n27)                       net (fanout = 26)       0.801               
 _al_u3599|_al_u3548.f[1]                                    cell                    0.333
 u_seg4/lt6_4|u_seg4/lt6_3.b[0] (u_seg4/n31[3])              net (fanout = 4)        0.967               
 u_seg4/lt6_4|u_seg4/lt6_3.fco                               cell                    0.627
 u_seg4/lt6_6|u_seg4/lt6_5.fci (u_seg4/lt6_c5)               net (fanout = 1)        0.000               
 u_seg4/lt6_6|u_seg4/lt6_5.fco                               cell                    0.073
 u_seg4/lt6_cout|u_seg4/lt6_7.fci (u_seg4/lt6_c7)            net (fanout = 1)        0.000               
 u_seg4/lt6_cout|u_seg4/lt6_7.f[1]                           cell                    0.355
 _al_u3640|_al_u3940.a[1] (u_seg4/n33)                       net (fanout = 28)       0.537               
 _al_u3640|_al_u3940.f[1]                                    cell                    0.424
 u_seg4/lt7_4|u_seg4/lt7_3.b[1] (u_seg4/n37[4])              net (fanout = 3)        0.601               
 u_seg4/lt7_4|u_seg4/lt7_3.fco                               cell                    0.539
 u_seg4/lt7_6|u_seg4/lt7_5.fci (u_seg4/lt7_c5)               net (fanout = 1)        0.000               
 u_seg4/lt7_6|u_seg4/lt7_5.fco                               cell                    0.073
 u_seg4/lt7_cout|u_seg4/lt7_7.fci (u_seg4/lt7_c7)            net (fanout = 1)        0.000               
 u_seg4/lt7_cout|u_seg4/lt7_7.f[1]                           cell                    0.355
 _al_u3938|_al_u3638.e[1] (u_seg4/n39)                       net (fanout = 30)       0.681               
 _al_u3938|_al_u3638.f[1]                                    cell                    0.282
 u_seg4/sub8/ucin_al_u4741.a[1] (u_seg4/n43[2])              net (fanout = 4)        0.920               
 u_seg4/sub8/ucin_al_u4741.fco                               cell                    0.881
 u_seg4/sub8/u3_al_u4742.fci (u_seg4/sub8/c3)                net (fanout = 1)        0.000               
 u_seg4/sub8/u3_al_u4742.f[0]                                cell                    0.198
 _al_u4002|_al_u3960.c[0] (n64[3])                           net (fanout = 3)        0.470               
 _al_u4002|_al_u3960.f[0]                                    cell                    0.348
 u_seg4/lt9_4|u_seg4/lt9_3.b[1] (u_seg4/n49[4])              net (fanout = 3)        1.091               
 u_seg4/lt9_4|u_seg4/lt9_3.fco                               cell                    0.539
 u_seg4/lt9_6|u_seg4/lt9_5.fci (u_seg4/lt9_c5)               net (fanout = 1)        0.000               
 u_seg4/lt9_6|u_seg4/lt9_5.fco                               cell                    0.073
 u_seg4/lt9_cout|u_seg4/lt9_7.fci (u_seg4/lt9_c7)            net (fanout = 1)        0.000               
 u_seg4/lt9_cout|u_seg4/lt9_7.f[1]                           cell                    0.355
 _al_u4000|_al_u3958.b[1] (u_seg4/n51)                       net (fanout = 29)       0.688               
 _al_u4000|_al_u3958.f[1]                                    cell                    0.333
 u_seg4/lt10_2|u_seg4/lt10_1.b[1] (u_seg4/n55[2])            net (fanout = 3)        0.515               
 u_seg4/lt10_2|u_seg4/lt10_1.fco                             cell                    0.539
 u_seg4/lt10_4|u_seg4/lt10_3.fci (u_seg4/lt10_c3)            net (fanout = 1)        0.000               
 u_seg4/lt10_4|u_seg4/lt10_3.fco                             cell                    0.073
 u_seg4/lt10_6|u_seg4/lt10_5.fci (u_seg4/lt10_c5)            net (fanout = 1)        0.000               
 u_seg4/lt10_6|u_seg4/lt10_5.fco                             cell                    0.073
 u_seg4/lt10_cout|u_seg4/lt10_7.fci (u_seg4/lt10_c7)         net (fanout = 1)        0.000               
 u_seg4/lt10_cout|u_seg4/lt10_7.f[1]                         cell                    0.355
 _al_u4130.d[1] (u_seg4/n57)                                 net (fanout = 21)       0.529               
 _al_u4130.fx[0]                                             cell                    0.402
 _al_u4124|u_seg4/reg2_b3.e[0] (u_seg4/sm_bit1_num[3]_lutinv) net (fanout = 1)        0.770    seg_4.v(29)
 _al_u4124|u_seg4/reg2_b3                                    path2reg0               0.400
 Arrival time                                                                       33.694 (33 lvl)
                                                                                          (54% logic, 46% net)

 _al_u4124|u_seg4/reg2_b3.clk                                                        3.242
 capture clock edge                                                                  0.031
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.157
---------------------------------------------------------------------------------------------------------
 Slack                                                                          -30.537 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)     -30.537 ns                                                       
 StartPoint:              _al_u3491|u_RGB565_to_binary/reg1_b3.clk (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 EndPoint:                _al_u4124|u_seg4/reg2_b3.e[0] (rising edge triggered by clock clk_24m)
 Clock group:             clk_24m                                                         

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 _al_u3491|u_RGB565_to_binary/reg1_b3.clk                    clock                   2.134
 launch clock edge                                           clock                   0.000
 _al_u3491|u_RGB565_to_binary/reg1_b3.q[0]                   cell                    0.146
 u_seg4/lt0_4|u_seg4/lt0_3.b[0] (threhold[3])                net (fanout = 8)        0.680      top.v(56)
 u_seg4/lt0_4|u_seg4/lt0_3.fco                               cell                    0.627
 u_seg4/lt0_6|u_seg4/lt0_5.fci (u_seg4/lt0_c5)               net (fanout = 1)        0.000               
 u_seg4/lt0_6|u_seg4/lt0_5.fco                               cell                    0.073
 u_seg4/lt0_cout|u_seg4/lt0_7.fci (u_seg4/lt0_c7)            net (fanout = 1)        0.000               
 u_seg4/lt0_cout|u_seg4/lt0_7.f[1]                           cell                    0.355
 _al_u3451|u_seg4/reg0_b4.a[1] (u_seg4/sm_bit3_num[0])       net (fanout = 10)       0.651    seg_4.v(31)
 _al_u3451|u_seg4/reg0_b4.f[1]                               cell                    0.424
 u_seg4/lt1_4|u_seg4/lt1_3.b[1] (u_seg4/n1[4])               net (fanout = 3)        0.601               
 u_seg4/lt1_4|u_seg4/lt1_3.fco                               cell                    0.539
 u_seg4/lt1_6|u_seg4/lt1_5.fci (u_seg4/lt1_c5)               net (fanout = 1)        0.000               
 u_seg4/lt1_6|u_seg4/lt1_5.fco                               cell                    0.073
 u_seg4/lt1_cout|u_seg4/lt1_7.fci (u_seg4/lt1_c7)            net (fanout = 1)        0.000               
 u_seg4/lt1_cout|u_seg4/lt1_7.f[1]                           cell                    0.355
 _al_u3469|_al_u4011.d[1] (u_seg4/n2)                        net (fanout = 26)       0.562               
 _al_u3469|_al_u4011.f[1]                                    cell                    0.262
 u_seg4/sub2/ucin_al_u4729.a[1] (u_seg4/n4[2])               net (fanout = 4)        0.764               
 u_seg4/sub2/ucin_al_u4729.fco                               cell                    0.881
 u_seg4/sub2/u3_al_u4730.fci (u_seg4/sub2/c3)                net (fanout = 1)        0.000               
 u_seg4/sub2/u3_al_u4730.fx[0]                               cell                    0.387
 _al_u3522|_al_u3503.c[0] (n58[4])                           net (fanout = 2)        0.591               
 _al_u3522|_al_u3503.f[0]                                    cell                    0.251
 u_seg4/lt3_6|u_seg4/lt3_5.b[0] (u_seg4/n11[5])              net (fanout = 3)        0.533               
 u_seg4/lt3_6|u_seg4/lt3_5.fco                               cell                    0.627
 u_seg4/lt3_cout|u_seg4/lt3_7.fci (u_seg4/lt3_c7)            net (fanout = 1)        0.000               
 u_seg4/lt3_cout|u_seg4/lt3_7.f[1]                           cell                    0.355
 _al_u3518|_al_u3495.e[1] (u_seg4/n13)                       net (fanout = 25)       0.589               
 _al_u3518|_al_u3495.f[1]                                    cell                    0.282
 u_seg4/sub4/ucin_al_u4733.b[0] (u_seg4/n18[1])              net (fanout = 4)        0.911               
 u_seg4/sub4/ucin_al_u4733.fx[1]                             cell                    1.157
 _al_u3599|_al_u3548.b[0] (n60[2])                           net (fanout = 4)        0.532               
 _al_u3599|_al_u3548.f[0]                                    cell                    0.333
 u_seg4/lt5_4|u_seg4/lt5_3.b[0] (u_seg4/n25[3])              net (fanout = 3)        0.764               
 u_seg4/lt5_4|u_seg4/lt5_3.fco                               cell                    0.627
 u_seg4/lt5_6|u_seg4/lt5_5.fci (u_seg4/lt5_c5)               net (fanout = 1)        0.000               
 u_seg4/lt5_6|u_seg4/lt5_5.fco                               cell                    0.073
 u_seg4/lt5_cout|u_seg4/lt5_7.fci (u_seg4/lt5_c7)            net (fanout = 1)        0.000               
 u_seg4/lt5_cout|u_seg4/lt5_7.f[1]                           cell                    0.355
 _al_u3599|_al_u3548.b[1] (u_seg4/n27)                       net (fanout = 26)       0.801               
 _al_u3599|_al_u3548.f[1]                                    cell                    0.333
 u_seg4/lt6_4|u_seg4/lt6_3.b[0] (u_seg4/n31[3])              net (fanout = 4)        0.967               
 u_seg4/lt6_4|u_seg4/lt6_3.fco                               cell                    0.627
 u_seg4/lt6_6|u_seg4/lt6_5.fci (u_seg4/lt6_c5)               net (fanout = 1)        0.000               
 u_seg4/lt6_6|u_seg4/lt6_5.fco                               cell                    0.073
 u_seg4/lt6_cout|u_seg4/lt6_7.fci (u_seg4/lt6_c7)            net (fanout = 1)        0.000               
 u_seg4/lt6_cout|u_seg4/lt6_7.f[1]                           cell                    0.355
 _al_u3640|_al_u3940.a[1] (u_seg4/n33)                       net (fanout = 28)       0.537               
 _al_u3640|_al_u3940.f[1]                                    cell                    0.424
 u_seg4/lt7_4|u_seg4/lt7_3.b[1] (u_seg4/n37[4])              net (fanout = 3)        0.601               
 u_seg4/lt7_4|u_seg4/lt7_3.fco                               cell                    0.539
 u_seg4/lt7_6|u_seg4/lt7_5.fci (u_seg4/lt7_c5)               net (fanout = 1)        0.000               
 u_seg4/lt7_6|u_seg4/lt7_5.fco                               cell                    0.073
 u_seg4/lt7_cout|u_seg4/lt7_7.fci (u_seg4/lt7_c7)            net (fanout = 1)        0.000               
 u_seg4/lt7_cout|u_seg4/lt7_7.f[1]                           cell                    0.355
 _al_u3938|_al_u3638.e[1] (u_seg4/n39)                       net (fanout = 30)       0.681               
 _al_u3938|_al_u3638.f[1]                                    cell                    0.282
 u_seg4/sub8/ucin_al_u4741.a[1] (u_seg4/n43[2])              net (fanout = 4)        0.920               
 u_seg4/sub8/ucin_al_u4741.fco                               cell                    0.881
 u_seg4/sub8/u3_al_u4742.fci (u_seg4/sub8/c3)                net (fanout = 1)        0.000               
 u_seg4/sub8/u3_al_u4742.f[0]                                cell                    0.198
 _al_u4002|_al_u3960.c[0] (n64[3])                           net (fanout = 3)        0.470               
 _al_u4002|_al_u3960.f[0]                                    cell                    0.348
 u_seg4/lt9_4|u_seg4/lt9_3.b[1] (u_seg4/n49[4])              net (fanout = 3)        1.091               
 u_seg4/lt9_4|u_seg4/lt9_3.fco                               cell                    0.539
 u_seg4/lt9_6|u_seg4/lt9_5.fci (u_seg4/lt9_c5)               net (fanout = 1)        0.000               
 u_seg4/lt9_6|u_seg4/lt9_5.fco                               cell                    0.073
 u_seg4/lt9_cout|u_seg4/lt9_7.fci (u_seg4/lt9_c7)            net (fanout = 1)        0.000               
 u_seg4/lt9_cout|u_seg4/lt9_7.f[1]                           cell                    0.355
 _al_u4000|_al_u3958.b[1] (u_seg4/n51)                       net (fanout = 29)       0.688               
 _al_u4000|_al_u3958.f[1]                                    cell                    0.333
 u_seg4/lt10_2|u_seg4/lt10_1.b[1] (u_seg4/n55[2])            net (fanout = 3)        0.515               
 u_seg4/lt10_2|u_seg4/lt10_1.fco                             cell                    0.539
 u_seg4/lt10_4|u_seg4/lt10_3.fci (u_seg4/lt10_c3)            net (fanout = 1)        0.000               
 u_seg4/lt10_4|u_seg4/lt10_3.fco                             cell                    0.073
 u_seg4/lt10_6|u_seg4/lt10_5.fci (u_seg4/lt10_c5)            net (fanout = 1)        0.000               
 u_seg4/lt10_6|u_seg4/lt10_5.fco                             cell                    0.073
 u_seg4/lt10_cout|u_seg4/lt10_7.fci (u_seg4/lt10_c7)         net (fanout = 1)        0.000               
 u_seg4/lt10_cout|u_seg4/lt10_7.f[1]                         cell                    0.355
 _al_u4130.d[0] (u_seg4/n57)                                 net (fanout = 21)       0.529               
 _al_u4130.fx[0]                                             cell                    0.402
 _al_u4124|u_seg4/reg2_b3.e[0] (u_seg4/sm_bit1_num[3]_lutinv) net (fanout = 1)        0.770    seg_4.v(29)
 _al_u4124|u_seg4/reg2_b3                                    path2reg0               0.400
 Arrival time                                                                       33.694 (33 lvl)
                                                                                          (54% logic, 46% net)

 _al_u4124|u_seg4/reg2_b3.clk                                                        3.242
 capture clock edge                                                                  0.031
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.157
---------------------------------------------------------------------------------------------------------
 Slack                                                                          -30.537 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)     -30.515 ns                                                       
 StartPoint:              _al_u3491|u_RGB565_to_binary/reg1_b3.clk (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 EndPoint:                _al_u4124|u_seg4/reg2_b3.e[0] (rising edge triggered by clock clk_24m)
 Clock group:             clk_24m                                                         

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 _al_u3491|u_RGB565_to_binary/reg1_b3.clk                    clock                   2.134
 launch clock edge                                           clock                   0.000
 _al_u3491|u_RGB565_to_binary/reg1_b3.q[0]                   cell                    0.146
 u_seg4/lt0_4|u_seg4/lt0_3.b[0] (threhold[3])                net (fanout = 8)        0.680      top.v(56)
 u_seg4/lt0_4|u_seg4/lt0_3.fco                               cell                    0.627
 u_seg4/lt0_6|u_seg4/lt0_5.fci (u_seg4/lt0_c5)               net (fanout = 1)        0.000               
 u_seg4/lt0_6|u_seg4/lt0_5.fco                               cell                    0.073
 u_seg4/lt0_cout|u_seg4/lt0_7.fci (u_seg4/lt0_c7)            net (fanout = 1)        0.000               
 u_seg4/lt0_cout|u_seg4/lt0_7.f[1]                           cell                    0.355
 _al_u3451|u_seg4/reg0_b4.a[1] (u_seg4/sm_bit3_num[0])       net (fanout = 10)       0.651    seg_4.v(31)
 _al_u3451|u_seg4/reg0_b4.f[1]                               cell                    0.424
 u_seg4/lt1_4|u_seg4/lt1_3.b[1] (u_seg4/n1[4])               net (fanout = 3)        0.601               
 u_seg4/lt1_4|u_seg4/lt1_3.fco                               cell                    0.539
 u_seg4/lt1_6|u_seg4/lt1_5.fci (u_seg4/lt1_c5)               net (fanout = 1)        0.000               
 u_seg4/lt1_6|u_seg4/lt1_5.fco                               cell                    0.073
 u_seg4/lt1_cout|u_seg4/lt1_7.fci (u_seg4/lt1_c7)            net (fanout = 1)        0.000               
 u_seg4/lt1_cout|u_seg4/lt1_7.f[1]                           cell                    0.355
 _al_u3469|_al_u4011.d[1] (u_seg4/n2)                        net (fanout = 26)       0.562               
 _al_u3469|_al_u4011.f[1]                                    cell                    0.262
 u_seg4/sub2/ucin_al_u4729.a[1] (u_seg4/n4[2])               net (fanout = 4)        0.764               
 u_seg4/sub2/ucin_al_u4729.fco                               cell                    0.881
 u_seg4/sub2/u3_al_u4730.fci (u_seg4/sub2/c3)                net (fanout = 1)        0.000               
 u_seg4/sub2/u3_al_u4730.fx[0]                               cell                    0.387
 _al_u3522|_al_u3503.c[0] (n58[4])                           net (fanout = 2)        0.591               
 _al_u3522|_al_u3503.f[0]                                    cell                    0.251
 u_seg4/lt3_6|u_seg4/lt3_5.b[0] (u_seg4/n11[5])              net (fanout = 3)        0.533               
 u_seg4/lt3_6|u_seg4/lt3_5.fco                               cell                    0.627
 u_seg4/lt3_cout|u_seg4/lt3_7.fci (u_seg4/lt3_c7)            net (fanout = 1)        0.000               
 u_seg4/lt3_cout|u_seg4/lt3_7.f[1]                           cell                    0.355
 _al_u3518|_al_u3495.e[1] (u_seg4/n13)                       net (fanout = 25)       0.589               
 _al_u3518|_al_u3495.f[1]                                    cell                    0.282
 u_seg4/sub4/ucin_al_u4733.b[0] (u_seg4/n18[1])              net (fanout = 4)        0.911               
 u_seg4/sub4/ucin_al_u4733.fx[1]                             cell                    1.157
 _al_u3599|_al_u3548.b[0] (n60[2])                           net (fanout = 4)        0.532               
 _al_u3599|_al_u3548.f[0]                                    cell                    0.333
 u_seg4/lt5_4|u_seg4/lt5_3.b[0] (u_seg4/n25[3])              net (fanout = 3)        0.764               
 u_seg4/lt5_4|u_seg4/lt5_3.fco                               cell                    0.627
 u_seg4/lt5_6|u_seg4/lt5_5.fci (u_seg4/lt5_c5)               net (fanout = 1)        0.000               
 u_seg4/lt5_6|u_seg4/lt5_5.fco                               cell                    0.073
 u_seg4/lt5_cout|u_seg4/lt5_7.fci (u_seg4/lt5_c7)            net (fanout = 1)        0.000               
 u_seg4/lt5_cout|u_seg4/lt5_7.f[1]                           cell                    0.355
 _al_u3599|_al_u3548.b[1] (u_seg4/n27)                       net (fanout = 26)       0.801               
 _al_u3599|_al_u3548.f[1]                                    cell                    0.333
 u_seg4/lt6_4|u_seg4/lt6_3.b[0] (u_seg4/n31[3])              net (fanout = 4)        0.967               
 u_seg4/lt6_4|u_seg4/lt6_3.fco                               cell                    0.627
 u_seg4/lt6_6|u_seg4/lt6_5.fci (u_seg4/lt6_c5)               net (fanout = 1)        0.000               
 u_seg4/lt6_6|u_seg4/lt6_5.fco                               cell                    0.073
 u_seg4/lt6_cout|u_seg4/lt6_7.fci (u_seg4/lt6_c7)            net (fanout = 1)        0.000               
 u_seg4/lt6_cout|u_seg4/lt6_7.f[1]                           cell                    0.355
 _al_u3938|_al_u3638.a[0] (u_seg4/n33)                       net (fanout = 28)       0.570               
 _al_u3938|_al_u3638.f[0]                                    cell                    0.424
 u_seg4/lt7_2|u_seg4/lt7_1.b[1] (u_seg4/n37[2])              net (fanout = 3)        0.473               
 u_seg4/lt7_2|u_seg4/lt7_1.fco                               cell                    0.539
 u_seg4/lt7_4|u_seg4/lt7_3.fci (u_seg4/lt7_c3)               net (fanout = 1)        0.000               
 u_seg4/lt7_4|u_seg4/lt7_3.fco                               cell                    0.073
 u_seg4/lt7_6|u_seg4/lt7_5.fci (u_seg4/lt7_c5)               net (fanout = 1)        0.000               
 u_seg4/lt7_6|u_seg4/lt7_5.fco                               cell                    0.073
 u_seg4/lt7_cout|u_seg4/lt7_7.fci (u_seg4/lt7_c7)            net (fanout = 1)        0.000               
 u_seg4/lt7_cout|u_seg4/lt7_7.f[1]                           cell                    0.355
 _al_u3938|_al_u3638.e[1] (u_seg4/n39)                       net (fanout = 30)       0.681               
 _al_u3938|_al_u3638.f[1]                                    cell                    0.282
 u_seg4/sub8/ucin_al_u4741.a[1] (u_seg4/n43[2])              net (fanout = 4)        0.920               
 u_seg4/sub8/ucin_al_u4741.fco                               cell                    0.881
 u_seg4/sub8/u3_al_u4742.fci (u_seg4/sub8/c3)                net (fanout = 1)        0.000               
 u_seg4/sub8/u3_al_u4742.f[0]                                cell                    0.198
 _al_u4002|_al_u3960.c[0] (n64[3])                           net (fanout = 3)        0.470               
 _al_u4002|_al_u3960.f[0]                                    cell                    0.348
 u_seg4/lt9_4|u_seg4/lt9_3.b[1] (u_seg4/n49[4])              net (fanout = 3)        1.091               
 u_seg4/lt9_4|u_seg4/lt9_3.fco                               cell                    0.539
 u_seg4/lt9_6|u_seg4/lt9_5.fci (u_seg4/lt9_c5)               net (fanout = 1)        0.000               
 u_seg4/lt9_6|u_seg4/lt9_5.fco                               cell                    0.073
 u_seg4/lt9_cout|u_seg4/lt9_7.fci (u_seg4/lt9_c7)            net (fanout = 1)        0.000               
 u_seg4/lt9_cout|u_seg4/lt9_7.f[1]                           cell                    0.355
 _al_u4000|_al_u3958.b[1] (u_seg4/n51)                       net (fanout = 29)       0.688               
 _al_u4000|_al_u3958.f[1]                                    cell                    0.333
 u_seg4/lt10_2|u_seg4/lt10_1.b[1] (u_seg4/n55[2])            net (fanout = 3)        0.515               
 u_seg4/lt10_2|u_seg4/lt10_1.fco                             cell                    0.539
 u_seg4/lt10_4|u_seg4/lt10_3.fci (u_seg4/lt10_c3)            net (fanout = 1)        0.000               
 u_seg4/lt10_4|u_seg4/lt10_3.fco                             cell                    0.073
 u_seg4/lt10_6|u_seg4/lt10_5.fci (u_seg4/lt10_c5)            net (fanout = 1)        0.000               
 u_seg4/lt10_6|u_seg4/lt10_5.fco                             cell                    0.073
 u_seg4/lt10_cout|u_seg4/lt10_7.fci (u_seg4/lt10_c7)         net (fanout = 1)        0.000               
 u_seg4/lt10_cout|u_seg4/lt10_7.f[1]                         cell                    0.355
 _al_u4130.d[1] (u_seg4/n57)                                 net (fanout = 21)       0.529               
 _al_u4130.fx[0]                                             cell                    0.402
 _al_u4124|u_seg4/reg2_b3.e[0] (u_seg4/sm_bit1_num[3]_lutinv) net (fanout = 1)        0.770    seg_4.v(29)
 _al_u4124|u_seg4/reg2_b3                                    path2reg0               0.400
 Arrival time                                                                       33.672 (33 lvl)
                                                                                          (54% logic, 46% net)

 _al_u4124|u_seg4/reg2_b3.clk                                                        3.242
 capture clock edge                                                                  0.031
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.157
---------------------------------------------------------------------------------------------------------
 Slack                                                                          -30.515 ns

---------------------------------------------------------------------------------------------------------

Paths for end point _al_u4132|u_seg4/reg2_b2 ( >1000000000 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)     -30.233 ns                                                       
 StartPoint:              _al_u3491|u_RGB565_to_binary/reg1_b3.clk (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 EndPoint:                _al_u4132|u_seg4/reg2_b2.e[0] (rising edge triggered by clock clk_24m)
 Clock group:             clk_24m                                                         

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 _al_u3491|u_RGB565_to_binary/reg1_b3.clk                    clock                   2.134
 launch clock edge                                           clock                   0.000
 _al_u3491|u_RGB565_to_binary/reg1_b3.q[0]                   cell                    0.146
 u_seg4/lt0_4|u_seg4/lt0_3.b[0] (threhold[3])                net (fanout = 8)        0.680      top.v(56)
 u_seg4/lt0_4|u_seg4/lt0_3.fco                               cell                    0.627
 u_seg4/lt0_6|u_seg4/lt0_5.fci (u_seg4/lt0_c5)               net (fanout = 1)        0.000               
 u_seg4/lt0_6|u_seg4/lt0_5.fco                               cell                    0.073
 u_seg4/lt0_cout|u_seg4/lt0_7.fci (u_seg4/lt0_c7)            net (fanout = 1)        0.000               
 u_seg4/lt0_cout|u_seg4/lt0_7.f[1]                           cell                    0.355
 _al_u3451|u_seg4/reg0_b4.a[1] (u_seg4/sm_bit3_num[0])       net (fanout = 10)       0.651    seg_4.v(31)
 _al_u3451|u_seg4/reg0_b4.f[1]                               cell                    0.424
 u_seg4/lt1_4|u_seg4/lt1_3.b[1] (u_seg4/n1[4])               net (fanout = 3)        0.601               
 u_seg4/lt1_4|u_seg4/lt1_3.fco                               cell                    0.539
 u_seg4/lt1_6|u_seg4/lt1_5.fci (u_seg4/lt1_c5)               net (fanout = 1)        0.000               
 u_seg4/lt1_6|u_seg4/lt1_5.fco                               cell                    0.073
 u_seg4/lt1_cout|u_seg4/lt1_7.fci (u_seg4/lt1_c7)            net (fanout = 1)        0.000               
 u_seg4/lt1_cout|u_seg4/lt1_7.f[1]                           cell                    0.355
 _al_u3469|_al_u4011.d[1] (u_seg4/n2)                        net (fanout = 26)       0.562               
 _al_u3469|_al_u4011.f[1]                                    cell                    0.262
 u_seg4/sub2/ucin_al_u4729.a[1] (u_seg4/n4[2])               net (fanout = 4)        0.764               
 u_seg4/sub2/ucin_al_u4729.fco                               cell                    0.881
 u_seg4/sub2/u3_al_u4730.fci (u_seg4/sub2/c3)                net (fanout = 1)        0.000               
 u_seg4/sub2/u3_al_u4730.fx[0]                               cell                    0.387
 _al_u3522|_al_u3503.c[0] (n58[4])                           net (fanout = 2)        0.591               
 _al_u3522|_al_u3503.f[0]                                    cell                    0.251
 u_seg4/lt3_6|u_seg4/lt3_5.b[0] (u_seg4/n11[5])              net (fanout = 3)        0.533               
 u_seg4/lt3_6|u_seg4/lt3_5.fco                               cell                    0.627
 u_seg4/lt3_cout|u_seg4/lt3_7.fci (u_seg4/lt3_c7)            net (fanout = 1)        0.000               
 u_seg4/lt3_cout|u_seg4/lt3_7.f[1]                           cell                    0.355
 _al_u3518|_al_u3495.e[1] (u_seg4/n13)                       net (fanout = 25)       0.589               
 _al_u3518|_al_u3495.f[1]                                    cell                    0.282
 u_seg4/sub4/ucin_al_u4733.b[0] (u_seg4/n18[1])              net (fanout = 4)        0.911               
 u_seg4/sub4/ucin_al_u4733.fx[1]                             cell                    1.157
 _al_u3599|_al_u3548.b[0] (n60[2])                           net (fanout = 4)        0.532               
 _al_u3599|_al_u3548.f[0]                                    cell                    0.333
 u_seg4/lt5_4|u_seg4/lt5_3.b[0] (u_seg4/n25[3])              net (fanout = 3)        0.764               
 u_seg4/lt5_4|u_seg4/lt5_3.fco                               cell                    0.627
 u_seg4/lt5_6|u_seg4/lt5_5.fci (u_seg4/lt5_c5)               net (fanout = 1)        0.000               
 u_seg4/lt5_6|u_seg4/lt5_5.fco                               cell                    0.073
 u_seg4/lt5_cout|u_seg4/lt5_7.fci (u_seg4/lt5_c7)            net (fanout = 1)        0.000               
 u_seg4/lt5_cout|u_seg4/lt5_7.f[1]                           cell                    0.355
 _al_u3599|_al_u3548.b[1] (u_seg4/n27)                       net (fanout = 26)       0.801               
 _al_u3599|_al_u3548.f[1]                                    cell                    0.333
 u_seg4/lt6_4|u_seg4/lt6_3.b[0] (u_seg4/n31[3])              net (fanout = 4)        0.967               
 u_seg4/lt6_4|u_seg4/lt6_3.fco                               cell                    0.627
 u_seg4/lt6_6|u_seg4/lt6_5.fci (u_seg4/lt6_c5)               net (fanout = 1)        0.000               
 u_seg4/lt6_6|u_seg4/lt6_5.fco                               cell                    0.073
 u_seg4/lt6_cout|u_seg4/lt6_7.fci (u_seg4/lt6_c7)            net (fanout = 1)        0.000               
 u_seg4/lt6_cout|u_seg4/lt6_7.f[1]                           cell                    0.355
 _al_u3640|_al_u3940.a[1] (u_seg4/n33)                       net (fanout = 28)       0.537               
 _al_u3640|_al_u3940.f[1]                                    cell                    0.424
 u_seg4/lt7_4|u_seg4/lt7_3.b[1] (u_seg4/n37[4])              net (fanout = 3)        0.601               
 u_seg4/lt7_4|u_seg4/lt7_3.fco                               cell                    0.539
 u_seg4/lt7_6|u_seg4/lt7_5.fci (u_seg4/lt7_c5)               net (fanout = 1)        0.000               
 u_seg4/lt7_6|u_seg4/lt7_5.fco                               cell                    0.073
 u_seg4/lt7_cout|u_seg4/lt7_7.fci (u_seg4/lt7_c7)            net (fanout = 1)        0.000               
 u_seg4/lt7_cout|u_seg4/lt7_7.f[1]                           cell                    0.355
 _al_u3938|_al_u3638.e[1] (u_seg4/n39)                       net (fanout = 30)       0.681               
 _al_u3938|_al_u3638.f[1]                                    cell                    0.282
 u_seg4/sub8/ucin_al_u4741.a[1] (u_seg4/n43[2])              net (fanout = 4)        0.920               
 u_seg4/sub8/ucin_al_u4741.fco                               cell                    0.881
 u_seg4/sub8/u3_al_u4742.fci (u_seg4/sub8/c3)                net (fanout = 1)        0.000               
 u_seg4/sub8/u3_al_u4742.f[0]                                cell                    0.198
 _al_u4002|_al_u3960.c[0] (n64[3])                           net (fanout = 3)        0.470               
 _al_u4002|_al_u3960.f[0]                                    cell                    0.348
 u_seg4/lt9_4|u_seg4/lt9_3.b[1] (u_seg4/n49[4])              net (fanout = 3)        1.091               
 u_seg4/lt9_4|u_seg4/lt9_3.fco                               cell                    0.539
 u_seg4/lt9_6|u_seg4/lt9_5.fci (u_seg4/lt9_c5)               net (fanout = 1)        0.000               
 u_seg4/lt9_6|u_seg4/lt9_5.fco                               cell                    0.073
 u_seg4/lt9_cout|u_seg4/lt9_7.fci (u_seg4/lt9_c7)            net (fanout = 1)        0.000               
 u_seg4/lt9_cout|u_seg4/lt9_7.f[1]                           cell                    0.355
 _al_u4000|_al_u3958.b[1] (u_seg4/n51)                       net (fanout = 29)       0.688               
 _al_u4000|_al_u3958.f[1]                                    cell                    0.333
 u_seg4/lt10_2|u_seg4/lt10_1.b[1] (u_seg4/n55[2])            net (fanout = 3)        0.515               
 u_seg4/lt10_2|u_seg4/lt10_1.fco                             cell                    0.539
 u_seg4/lt10_4|u_seg4/lt10_3.fci (u_seg4/lt10_c3)            net (fanout = 1)        0.000               
 u_seg4/lt10_4|u_seg4/lt10_3.fco                             cell                    0.073
 u_seg4/lt10_6|u_seg4/lt10_5.fci (u_seg4/lt10_c5)            net (fanout = 1)        0.000               
 u_seg4/lt10_6|u_seg4/lt10_5.fco                             cell                    0.073
 u_seg4/lt10_cout|u_seg4/lt10_7.fci (u_seg4/lt10_c7)         net (fanout = 1)        0.000               
 u_seg4/lt10_cout|u_seg4/lt10_7.f[1]                         cell                    0.355
 _al_u4138|_al_u4137.d[1] (u_seg4/n57)                       net (fanout = 21)       0.676               
 _al_u4138|_al_u4137.f[1]                                    cell                    0.262
 _al_u4132|u_seg4/reg2_b2.e[0] (u_seg4/sm_bit1_num[2]_lutinv) net (fanout = 1)        0.459    seg_4.v(29)
 _al_u4132|u_seg4/reg2_b2                                    path2reg0               0.400
 Arrival time                                                                       33.390 (33 lvl)
                                                                                          (54% logic, 46% net)

 _al_u4132|u_seg4/reg2_b2.clk                                                        3.242
 capture clock edge                                                                  0.031
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.157
---------------------------------------------------------------------------------------------------------
 Slack                                                                          -30.233 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)     -30.211 ns                                                       
 StartPoint:              _al_u3491|u_RGB565_to_binary/reg1_b3.clk (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 EndPoint:                _al_u4132|u_seg4/reg2_b2.e[0] (rising edge triggered by clock clk_24m)
 Clock group:             clk_24m                                                         

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 _al_u3491|u_RGB565_to_binary/reg1_b3.clk                    clock                   2.134
 launch clock edge                                           clock                   0.000
 _al_u3491|u_RGB565_to_binary/reg1_b3.q[0]                   cell                    0.146
 u_seg4/lt0_4|u_seg4/lt0_3.b[0] (threhold[3])                net (fanout = 8)        0.680      top.v(56)
 u_seg4/lt0_4|u_seg4/lt0_3.fco                               cell                    0.627
 u_seg4/lt0_6|u_seg4/lt0_5.fci (u_seg4/lt0_c5)               net (fanout = 1)        0.000               
 u_seg4/lt0_6|u_seg4/lt0_5.fco                               cell                    0.073
 u_seg4/lt0_cout|u_seg4/lt0_7.fci (u_seg4/lt0_c7)            net (fanout = 1)        0.000               
 u_seg4/lt0_cout|u_seg4/lt0_7.f[1]                           cell                    0.355
 _al_u3451|u_seg4/reg0_b4.a[1] (u_seg4/sm_bit3_num[0])       net (fanout = 10)       0.651    seg_4.v(31)
 _al_u3451|u_seg4/reg0_b4.f[1]                               cell                    0.424
 u_seg4/lt1_4|u_seg4/lt1_3.b[1] (u_seg4/n1[4])               net (fanout = 3)        0.601               
 u_seg4/lt1_4|u_seg4/lt1_3.fco                               cell                    0.539
 u_seg4/lt1_6|u_seg4/lt1_5.fci (u_seg4/lt1_c5)               net (fanout = 1)        0.000               
 u_seg4/lt1_6|u_seg4/lt1_5.fco                               cell                    0.073
 u_seg4/lt1_cout|u_seg4/lt1_7.fci (u_seg4/lt1_c7)            net (fanout = 1)        0.000               
 u_seg4/lt1_cout|u_seg4/lt1_7.f[1]                           cell                    0.355
 _al_u3469|_al_u4011.d[1] (u_seg4/n2)                        net (fanout = 26)       0.562               
 _al_u3469|_al_u4011.f[1]                                    cell                    0.262
 u_seg4/sub2/ucin_al_u4729.a[1] (u_seg4/n4[2])               net (fanout = 4)        0.764               
 u_seg4/sub2/ucin_al_u4729.fco                               cell                    0.881
 u_seg4/sub2/u3_al_u4730.fci (u_seg4/sub2/c3)                net (fanout = 1)        0.000               
 u_seg4/sub2/u3_al_u4730.fx[0]                               cell                    0.387
 _al_u3522|_al_u3503.c[0] (n58[4])                           net (fanout = 2)        0.591               
 _al_u3522|_al_u3503.f[0]                                    cell                    0.251
 u_seg4/lt3_6|u_seg4/lt3_5.b[0] (u_seg4/n11[5])              net (fanout = 3)        0.533               
 u_seg4/lt3_6|u_seg4/lt3_5.fco                               cell                    0.627
 u_seg4/lt3_cout|u_seg4/lt3_7.fci (u_seg4/lt3_c7)            net (fanout = 1)        0.000               
 u_seg4/lt3_cout|u_seg4/lt3_7.f[1]                           cell                    0.355
 _al_u3518|_al_u3495.e[1] (u_seg4/n13)                       net (fanout = 25)       0.589               
 _al_u3518|_al_u3495.f[1]                                    cell                    0.282
 u_seg4/sub4/ucin_al_u4733.b[0] (u_seg4/n18[1])              net (fanout = 4)        0.911               
 u_seg4/sub4/ucin_al_u4733.fx[1]                             cell                    1.157
 _al_u3599|_al_u3548.b[0] (n60[2])                           net (fanout = 4)        0.532               
 _al_u3599|_al_u3548.f[0]                                    cell                    0.333
 u_seg4/lt5_4|u_seg4/lt5_3.b[0] (u_seg4/n25[3])              net (fanout = 3)        0.764               
 u_seg4/lt5_4|u_seg4/lt5_3.fco                               cell                    0.627
 u_seg4/lt5_6|u_seg4/lt5_5.fci (u_seg4/lt5_c5)               net (fanout = 1)        0.000               
 u_seg4/lt5_6|u_seg4/lt5_5.fco                               cell                    0.073
 u_seg4/lt5_cout|u_seg4/lt5_7.fci (u_seg4/lt5_c7)            net (fanout = 1)        0.000               
 u_seg4/lt5_cout|u_seg4/lt5_7.f[1]                           cell                    0.355
 _al_u3599|_al_u3548.b[1] (u_seg4/n27)                       net (fanout = 26)       0.801               
 _al_u3599|_al_u3548.f[1]                                    cell                    0.333
 u_seg4/lt6_4|u_seg4/lt6_3.b[0] (u_seg4/n31[3])              net (fanout = 4)        0.967               
 u_seg4/lt6_4|u_seg4/lt6_3.fco                               cell                    0.627
 u_seg4/lt6_6|u_seg4/lt6_5.fci (u_seg4/lt6_c5)               net (fanout = 1)        0.000               
 u_seg4/lt6_6|u_seg4/lt6_5.fco                               cell                    0.073
 u_seg4/lt6_cout|u_seg4/lt6_7.fci (u_seg4/lt6_c7)            net (fanout = 1)        0.000               
 u_seg4/lt6_cout|u_seg4/lt6_7.f[1]                           cell                    0.355
 _al_u3938|_al_u3638.a[0] (u_seg4/n33)                       net (fanout = 28)       0.570               
 _al_u3938|_al_u3638.f[0]                                    cell                    0.424
 u_seg4/lt7_2|u_seg4/lt7_1.b[1] (u_seg4/n37[2])              net (fanout = 3)        0.473               
 u_seg4/lt7_2|u_seg4/lt7_1.fco                               cell                    0.539
 u_seg4/lt7_4|u_seg4/lt7_3.fci (u_seg4/lt7_c3)               net (fanout = 1)        0.000               
 u_seg4/lt7_4|u_seg4/lt7_3.fco                               cell                    0.073
 u_seg4/lt7_6|u_seg4/lt7_5.fci (u_seg4/lt7_c5)               net (fanout = 1)        0.000               
 u_seg4/lt7_6|u_seg4/lt7_5.fco                               cell                    0.073
 u_seg4/lt7_cout|u_seg4/lt7_7.fci (u_seg4/lt7_c7)            net (fanout = 1)        0.000               
 u_seg4/lt7_cout|u_seg4/lt7_7.f[1]                           cell                    0.355
 _al_u3938|_al_u3638.e[1] (u_seg4/n39)                       net (fanout = 30)       0.681               
 _al_u3938|_al_u3638.f[1]                                    cell                    0.282
 u_seg4/sub8/ucin_al_u4741.a[1] (u_seg4/n43[2])              net (fanout = 4)        0.920               
 u_seg4/sub8/ucin_al_u4741.fco                               cell                    0.881
 u_seg4/sub8/u3_al_u4742.fci (u_seg4/sub8/c3)                net (fanout = 1)        0.000               
 u_seg4/sub8/u3_al_u4742.f[0]                                cell                    0.198
 _al_u4002|_al_u3960.c[0] (n64[3])                           net (fanout = 3)        0.470               
 _al_u4002|_al_u3960.f[0]                                    cell                    0.348
 u_seg4/lt9_4|u_seg4/lt9_3.b[1] (u_seg4/n49[4])              net (fanout = 3)        1.091               
 u_seg4/lt9_4|u_seg4/lt9_3.fco                               cell                    0.539
 u_seg4/lt9_6|u_seg4/lt9_5.fci (u_seg4/lt9_c5)               net (fanout = 1)        0.000               
 u_seg4/lt9_6|u_seg4/lt9_5.fco                               cell                    0.073
 u_seg4/lt9_cout|u_seg4/lt9_7.fci (u_seg4/lt9_c7)            net (fanout = 1)        0.000               
 u_seg4/lt9_cout|u_seg4/lt9_7.f[1]                           cell                    0.355
 _al_u4000|_al_u3958.b[1] (u_seg4/n51)                       net (fanout = 29)       0.688               
 _al_u4000|_al_u3958.f[1]                                    cell                    0.333
 u_seg4/lt10_2|u_seg4/lt10_1.b[1] (u_seg4/n55[2])            net (fanout = 3)        0.515               
 u_seg4/lt10_2|u_seg4/lt10_1.fco                             cell                    0.539
 u_seg4/lt10_4|u_seg4/lt10_3.fci (u_seg4/lt10_c3)            net (fanout = 1)        0.000               
 u_seg4/lt10_4|u_seg4/lt10_3.fco                             cell                    0.073
 u_seg4/lt10_6|u_seg4/lt10_5.fci (u_seg4/lt10_c5)            net (fanout = 1)        0.000               
 u_seg4/lt10_6|u_seg4/lt10_5.fco                             cell                    0.073
 u_seg4/lt10_cout|u_seg4/lt10_7.fci (u_seg4/lt10_c7)         net (fanout = 1)        0.000               
 u_seg4/lt10_cout|u_seg4/lt10_7.f[1]                         cell                    0.355
 _al_u4138|_al_u4137.d[1] (u_seg4/n57)                       net (fanout = 21)       0.676               
 _al_u4138|_al_u4137.f[1]                                    cell                    0.262
 _al_u4132|u_seg4/reg2_b2.e[0] (u_seg4/sm_bit1_num[2]_lutinv) net (fanout = 1)        0.459    seg_4.v(29)
 _al_u4132|u_seg4/reg2_b2                                    path2reg0               0.400
 Arrival time                                                                       33.368 (33 lvl)
                                                                                          (54% logic, 46% net)

 _al_u4132|u_seg4/reg2_b2.clk                                                        3.242
 capture clock edge                                                                  0.031
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.157
---------------------------------------------------------------------------------------------------------
 Slack                                                                          -30.211 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)     -30.169 ns                                                       
 StartPoint:              _al_u3491|u_RGB565_to_binary/reg1_b3.clk (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 EndPoint:                _al_u4132|u_seg4/reg2_b2.e[0] (rising edge triggered by clock clk_24m)
 Clock group:             clk_24m                                                         

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 _al_u3491|u_RGB565_to_binary/reg1_b3.clk                    clock                   2.134
 launch clock edge                                           clock                   0.000
 _al_u3491|u_RGB565_to_binary/reg1_b3.q[0]                   cell                    0.146
 u_seg4/lt0_4|u_seg4/lt0_3.b[0] (threhold[3])                net (fanout = 8)        0.680      top.v(56)
 u_seg4/lt0_4|u_seg4/lt0_3.fco                               cell                    0.627
 u_seg4/lt0_6|u_seg4/lt0_5.fci (u_seg4/lt0_c5)               net (fanout = 1)        0.000               
 u_seg4/lt0_6|u_seg4/lt0_5.fco                               cell                    0.073
 u_seg4/lt0_cout|u_seg4/lt0_7.fci (u_seg4/lt0_c7)            net (fanout = 1)        0.000               
 u_seg4/lt0_cout|u_seg4/lt0_7.f[1]                           cell                    0.355
 _al_u3451|u_seg4/reg0_b4.a[1] (u_seg4/sm_bit3_num[0])       net (fanout = 10)       0.651    seg_4.v(31)
 _al_u3451|u_seg4/reg0_b4.f[1]                               cell                    0.424
 u_seg4/lt1_4|u_seg4/lt1_3.b[1] (u_seg4/n1[4])               net (fanout = 3)        0.601               
 u_seg4/lt1_4|u_seg4/lt1_3.fco                               cell                    0.539
 u_seg4/lt1_6|u_seg4/lt1_5.fci (u_seg4/lt1_c5)               net (fanout = 1)        0.000               
 u_seg4/lt1_6|u_seg4/lt1_5.fco                               cell                    0.073
 u_seg4/lt1_cout|u_seg4/lt1_7.fci (u_seg4/lt1_c7)            net (fanout = 1)        0.000               
 u_seg4/lt1_cout|u_seg4/lt1_7.f[1]                           cell                    0.355
 _al_u3469|_al_u4011.d[1] (u_seg4/n2)                        net (fanout = 26)       0.562               
 _al_u3469|_al_u4011.f[1]                                    cell                    0.262
 u_seg4/sub2/ucin_al_u4729.a[1] (u_seg4/n4[2])               net (fanout = 4)        0.764               
 u_seg4/sub2/ucin_al_u4729.fco                               cell                    0.881
 u_seg4/sub2/u3_al_u4730.fci (u_seg4/sub2/c3)                net (fanout = 1)        0.000               
 u_seg4/sub2/u3_al_u4730.fx[0]                               cell                    0.387
 _al_u3522|_al_u3503.c[0] (n58[4])                           net (fanout = 2)        0.591               
 _al_u3522|_al_u3503.f[0]                                    cell                    0.251
 u_seg4/lt3_6|u_seg4/lt3_5.b[0] (u_seg4/n11[5])              net (fanout = 3)        0.533               
 u_seg4/lt3_6|u_seg4/lt3_5.fco                               cell                    0.627
 u_seg4/lt3_cout|u_seg4/lt3_7.fci (u_seg4/lt3_c7)            net (fanout = 1)        0.000               
 u_seg4/lt3_cout|u_seg4/lt3_7.f[1]                           cell                    0.355
 _al_u3518|_al_u3495.e[1] (u_seg4/n13)                       net (fanout = 25)       0.589               
 _al_u3518|_al_u3495.f[1]                                    cell                    0.282
 u_seg4/sub4/ucin_al_u4733.b[0] (u_seg4/n18[1])              net (fanout = 4)        0.911               
 u_seg4/sub4/ucin_al_u4733.fx[1]                             cell                    1.157
 _al_u3599|_al_u3548.b[0] (n60[2])                           net (fanout = 4)        0.532               
 _al_u3599|_al_u3548.f[0]                                    cell                    0.333
 u_seg4/lt5_4|u_seg4/lt5_3.b[0] (u_seg4/n25[3])              net (fanout = 3)        0.764               
 u_seg4/lt5_4|u_seg4/lt5_3.fco                               cell                    0.627
 u_seg4/lt5_6|u_seg4/lt5_5.fci (u_seg4/lt5_c5)               net (fanout = 1)        0.000               
 u_seg4/lt5_6|u_seg4/lt5_5.fco                               cell                    0.073
 u_seg4/lt5_cout|u_seg4/lt5_7.fci (u_seg4/lt5_c7)            net (fanout = 1)        0.000               
 u_seg4/lt5_cout|u_seg4/lt5_7.f[1]                           cell                    0.355
 _al_u3599|_al_u3548.b[1] (u_seg4/n27)                       net (fanout = 26)       0.801               
 _al_u3599|_al_u3548.f[1]                                    cell                    0.333
 u_seg4/lt6_4|u_seg4/lt6_3.b[0] (u_seg4/n31[3])              net (fanout = 4)        0.967               
 u_seg4/lt6_4|u_seg4/lt6_3.fco                               cell                    0.627
 u_seg4/lt6_6|u_seg4/lt6_5.fci (u_seg4/lt6_c5)               net (fanout = 1)        0.000               
 u_seg4/lt6_6|u_seg4/lt6_5.fco                               cell                    0.073
 u_seg4/lt6_cout|u_seg4/lt6_7.fci (u_seg4/lt6_c7)            net (fanout = 1)        0.000               
 u_seg4/lt6_cout|u_seg4/lt6_7.f[1]                           cell                    0.355
 _al_u3939|_al_u3639.a[0] (u_seg4/n33)                       net (fanout = 28)       0.385               
 _al_u3939|_al_u3639.f[0]                                    cell                    0.424
 u_seg4/lt7_4|u_seg4/lt7_3.b[0] (u_seg4/n37[3])              net (fanout = 3)        0.601               
 u_seg4/lt7_4|u_seg4/lt7_3.fco                               cell                    0.627
 u_seg4/lt7_6|u_seg4/lt7_5.fci (u_seg4/lt7_c5)               net (fanout = 1)        0.000               
 u_seg4/lt7_6|u_seg4/lt7_5.fco                               cell                    0.073
 u_seg4/lt7_cout|u_seg4/lt7_7.fci (u_seg4/lt7_c7)            net (fanout = 1)        0.000               
 u_seg4/lt7_cout|u_seg4/lt7_7.f[1]                           cell                    0.355
 _al_u3938|_al_u3638.e[1] (u_seg4/n39)                       net (fanout = 30)       0.681               
 _al_u3938|_al_u3638.f[1]                                    cell                    0.282
 u_seg4/sub8/ucin_al_u4741.a[1] (u_seg4/n43[2])              net (fanout = 4)        0.920               
 u_seg4/sub8/ucin_al_u4741.fco                               cell                    0.881
 u_seg4/sub8/u3_al_u4742.fci (u_seg4/sub8/c3)                net (fanout = 1)        0.000               
 u_seg4/sub8/u3_al_u4742.f[0]                                cell                    0.198
 _al_u4002|_al_u3960.c[0] (n64[3])                           net (fanout = 3)        0.470               
 _al_u4002|_al_u3960.f[0]                                    cell                    0.348
 u_seg4/lt9_4|u_seg4/lt9_3.b[1] (u_seg4/n49[4])              net (fanout = 3)        1.091               
 u_seg4/lt9_4|u_seg4/lt9_3.fco                               cell                    0.539
 u_seg4/lt9_6|u_seg4/lt9_5.fci (u_seg4/lt9_c5)               net (fanout = 1)        0.000               
 u_seg4/lt9_6|u_seg4/lt9_5.fco                               cell                    0.073
 u_seg4/lt9_cout|u_seg4/lt9_7.fci (u_seg4/lt9_c7)            net (fanout = 1)        0.000               
 u_seg4/lt9_cout|u_seg4/lt9_7.f[1]                           cell                    0.355
 _al_u4000|_al_u3958.b[1] (u_seg4/n51)                       net (fanout = 29)       0.688               
 _al_u4000|_al_u3958.f[1]                                    cell                    0.333
 u_seg4/lt10_2|u_seg4/lt10_1.b[1] (u_seg4/n55[2])            net (fanout = 3)        0.515               
 u_seg4/lt10_2|u_seg4/lt10_1.fco                             cell                    0.539
 u_seg4/lt10_4|u_seg4/lt10_3.fci (u_seg4/lt10_c3)            net (fanout = 1)        0.000               
 u_seg4/lt10_4|u_seg4/lt10_3.fco                             cell                    0.073
 u_seg4/lt10_6|u_seg4/lt10_5.fci (u_seg4/lt10_c5)            net (fanout = 1)        0.000               
 u_seg4/lt10_6|u_seg4/lt10_5.fco                             cell                    0.073
 u_seg4/lt10_cout|u_seg4/lt10_7.fci (u_seg4/lt10_c7)         net (fanout = 1)        0.000               
 u_seg4/lt10_cout|u_seg4/lt10_7.f[1]                         cell                    0.355
 _al_u4138|_al_u4137.d[1] (u_seg4/n57)                       net (fanout = 21)       0.676               
 _al_u4138|_al_u4137.f[1]                                    cell                    0.262
 _al_u4132|u_seg4/reg2_b2.e[0] (u_seg4/sm_bit1_num[2]_lutinv) net (fanout = 1)        0.459    seg_4.v(29)
 _al_u4132|u_seg4/reg2_b2                                    path2reg0               0.400
 Arrival time                                                                       33.326 (33 lvl)
                                                                                          (54% logic, 46% net)

 _al_u4132|u_seg4/reg2_b2.clk                                                        3.242
 capture clock edge                                                                  0.031
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.157
---------------------------------------------------------------------------------------------------------
 Slack                                                                          -30.169 ns

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_vga_sync/sub1/ucin_al_u4663 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)      -1.060 ns                                                        
 StartPoint:              u_vga_sync/reg0_b0|u_vga_sync/reg0_b9.clk (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 EndPoint:                u_vga_sync/sub1/ucin_al_u4663.mi[0] (rising edge triggered by clock clk_24m)
 Clock group:             clk_24m                                                         

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 u_vga_sync/reg0_b0|u_vga_sync/reg0_b9.clk                   clock                   1.834
 launch clock edge                                           clock                   0.000
 u_vga_sync/reg0_b0|u_vga_sync/reg0_b9.q[1]                  cell                    0.140
 u_vga_sync/sub1/ucin_al_u4663.mi[0] (vsync_cnt[0])          net (fanout = 16)       0.481      top.v(60)
 u_vga_sync/sub1/ucin_al_u4663                               path2reg0               0.138
 Arrival time                                                                        2.593 (1 lvl)
                                                                                          (82% logic, 18% net)

 u_vga_sync/sub1/ucin_al_u4663.clk                                                   3.579
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.653
---------------------------------------------------------------------------------------------------------
 Slack                                                                           -1.060 ns

---------------------------------------------------------------------------------------------------------

Paths for end point box_enable_reg_al_u4745 (11 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)      -0.687 ns                                                        
 StartPoint:              u_vga_sync/reg0_b10|u_vga_sync/reg0_b8.clk (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 EndPoint:                box_enable_reg_al_u4745.fci (rising edge triggered by clock clk_24m)
 Clock group:             clk_24m                                                         

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 u_vga_sync/reg0_b10|u_vga_sync/reg0_b8.clk                  clock                   1.834
 launch clock edge                                           clock                   0.000
 u_vga_sync/reg0_b10|u_vga_sync/reg0_b8.q[1]                 cell                    0.140
 lt4_10|lt4_9.b[1] (vsync_cnt[10])                           net (fanout = 16)       0.495      top.v(60)
 lt4_10|lt4_9.fco                                            cell                    0.409
 box_enable_reg_al_u4745.fci (lt4_c11)                       net (fanout = 1)        0.000      top.v(92)
 box_enable_reg_al_u4745                                     path2reg0               0.088
 Arrival time                                                                        2.966 (2 lvl)
                                                                                          (84% logic, 16% net)

 box_enable_reg_al_u4745.clk                                                         3.579
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.653
---------------------------------------------------------------------------------------------------------
 Slack                                                                           -0.687 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)      -0.576 ns                                                        
 StartPoint:              u_vga_sync/reg0_b4|u_vga_sync/reg0_b6.clk (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 EndPoint:                box_enable_reg_al_u4745.fci (rising edge triggered by clock clk_24m)
 Clock group:             clk_24m                                                         

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 u_vga_sync/reg0_b4|u_vga_sync/reg0_b6.clk                   clock                   1.834
 launch clock edge                                           clock                   0.000
 u_vga_sync/reg0_b4|u_vga_sync/reg0_b6.q[0]                  cell                    0.140
 lt4_6|lt4_5.b[1] (vsync_cnt[6])                             net (fanout = 16)       0.468      top.v(60)
 lt4_6|lt4_5.fco                                             cell                    0.409
 lt4_8|lt4_7.fci (lt4_c7)                                    net (fanout = 1)        0.000               
 lt4_8|lt4_7.fco                                             cell                    0.069
 lt4_10|lt4_9.fci (lt4_c9)                                   net (fanout = 1)        0.000               
 lt4_10|lt4_9.fco                                            cell                    0.069
 box_enable_reg_al_u4745.fci (lt4_c11)                       net (fanout = 1)        0.000      top.v(92)
 box_enable_reg_al_u4745                                     path2reg0               0.088
 Arrival time                                                                        3.077 (2 lvl)
                                                                                          (85% logic, 15% net)

 box_enable_reg_al_u4745.clk                                                         3.579
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.653
---------------------------------------------------------------------------------------------------------
 Slack                                                                           -0.576 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)      -0.522 ns                                                        
 StartPoint:              u_vga_sync/reg0_b10|u_vga_sync/reg0_b8.clk (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 EndPoint:                box_enable_reg_al_u4745.fci (rising edge triggered by clock clk_24m)
 Clock group:             clk_24m                                                         

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 u_vga_sync/reg0_b10|u_vga_sync/reg0_b8.clk                  clock                   1.834
 launch clock edge                                           clock                   0.000
 u_vga_sync/reg0_b10|u_vga_sync/reg0_b8.q[0]                 cell                    0.140
 lt4_8|lt4_7.b[1] (vsync_cnt[8])                             net (fanout = 17)       0.591      top.v(60)
 lt4_8|lt4_7.fco                                             cell                    0.409
 lt4_10|lt4_9.fci (lt4_c9)                                   net (fanout = 1)        0.000               
 lt4_10|lt4_9.fco                                            cell                    0.069
 box_enable_reg_al_u4745.fci (lt4_c11)                       net (fanout = 1)        0.000      top.v(92)
 box_enable_reg_al_u4745                                     path2reg0               0.088
 Arrival time                                                                        3.131 (2 lvl)
                                                                                          (82% logic, 18% net)

 box_enable_reg_al_u4745.clk                                                         3.579
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.653
---------------------------------------------------------------------------------------------------------
 Slack                                                                           -0.522 ns

---------------------------------------------------------------------------------------------------------

Paths for end point add0/ucin_al_u4700 (89 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)      -0.571 ns                                                        
 StartPoint:              u_RGB565_to_binary/reg0_b0|u_RGB565_to_binary/reg0_b7.clk (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 EndPoint:                add0/ucin_al_u4700.ce (rising edge triggered by clock clk_24m)  
 Clock group:             clk_24m                                                         

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 u_RGB565_to_binary/reg0_b0|u_RGB565_to_binary/reg0_b7.clk   clock                   1.834
 launch clock edge                                           clock                   0.000
 u_RGB565_to_binary/reg0_b0|u_RGB565_to_binary/reg0_b7.q[0]  cell                    0.140
 reg0_b0|_al_u4061.c[1] (binary[7])                          net (fanout = 4)        0.281      top.v(52)
 reg0_b0|_al_u4061.f[1]                                      cell                    0.297
 add0/ucin_al_u4700.ce (get_inipoint)                        net (fanout = 17)       0.446      top.v(93)
 add0/ucin_al_u4700                                          path2reg                0.084
 Arrival time                                                                        3.082 (2 lvl)
                                                                                          (77% logic, 23% net)

 add0/ucin_al_u4700.clk                                                              3.579
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.653
---------------------------------------------------------------------------------------------------------
 Slack                                                                           -0.571 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       1.428 ns                                                        
 StartPoint:              u_vga_sync/reg2_b10|u_vga_sync/reg2_b4.clk (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 EndPoint:                add0/ucin_al_u4700.ce (rising edge triggered by clock clk_24m)  
 Clock group:             clk_24m                                                         

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 u_vga_sync/reg2_b10|u_vga_sync/reg2_b4.clk                  clock                   1.834
 launch clock edge                                           clock                   0.000
 u_vga_sync/reg2_b10|u_vga_sync/reg2_b4.q[1]                 cell                    0.140
 lt0_10|lt0_9.b[1] (hsync_cnt[10])                           net (fanout = 14)       0.458      top.v(59)
 lt0_10|lt0_9.fco                                            cell                    0.409
 lt0_cout_al_u4746.fci (lt0_c11)                             net (fanout = 1)        0.000               
 lt0_cout_al_u4746.f[0]                                      cell                    0.088
 reg0_b6|_al_u3525.d[1] (n0)                                 net (fanout = 2)        0.544               
 reg0_b6|_al_u3525.fx[0]                                     cell                    0.386
 reg0_b0|_al_u4061.b[1] (n7)                                 net (fanout = 1)        0.290               
 reg0_b0|_al_u4061.f[1]                                      cell                    0.402
 add0/ucin_al_u4700.ce (get_inipoint)                        net (fanout = 17)       0.446      top.v(93)
 add0/ucin_al_u4700                                          path2reg                0.084
 Arrival time                                                                        5.081 (5 lvl)
                                                                                          (66% logic, 34% net)

 add0/ucin_al_u4700.clk                                                              3.579
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.653
---------------------------------------------------------------------------------------------------------
 Slack                                                                            1.428 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       1.428 ns                                                        
 StartPoint:              u_vga_sync/reg2_b10|u_vga_sync/reg2_b4.clk (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 EndPoint:                add0/ucin_al_u4700.ce (rising edge triggered by clock clk_24m)  
 Clock group:             clk_24m                                                         

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 u_vga_sync/reg2_b10|u_vga_sync/reg2_b4.clk                  clock                   1.834
 launch clock edge                                           clock                   0.000
 u_vga_sync/reg2_b10|u_vga_sync/reg2_b4.q[1]                 cell                    0.140
 lt0_10|lt0_9.b[1] (hsync_cnt[10])                           net (fanout = 14)       0.458      top.v(59)
 lt0_10|lt0_9.fco                                            cell                    0.409
 lt0_cout_al_u4746.fci (lt0_c11)                             net (fanout = 1)        0.000               
 lt0_cout_al_u4746.f[0]                                      cell                    0.088
 reg0_b6|_al_u3525.d[0] (n0)                                 net (fanout = 2)        0.544               
 reg0_b6|_al_u3525.fx[0]                                     cell                    0.386
 reg0_b0|_al_u4061.b[1] (n7)                                 net (fanout = 1)        0.290               
 reg0_b0|_al_u4061.f[1]                                      cell                    0.402
 add0/ucin_al_u4700.ce (get_inipoint)                        net (fanout = 17)       0.446      top.v(93)
 add0/ucin_al_u4700                                          path2reg                0.084
 Arrival time                                                                        5.081 (5 lvl)
                                                                                          (66% logic, 34% net)

 add0/ucin_al_u4700.clk                                                              3.579
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.653
---------------------------------------------------------------------------------------------------------
 Slack                                                                            1.428 ns

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: u_pll/pll_inst.refclk                                    
Clock = u_pll/pll_inst.refclk, period 41.667ns, rising at 0ns, falling at 20.833ns

0 endpoints analyzed totally, and 0 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------

=========================================================================================================
Timing constraint:        clock: u_pll/pll_inst.clkc[0]                                   
Clock = u_pll/pll_inst.clkc[0], period 39.197ns, rising at 0ns, falling at 19.598ns

397 endpoints analyzed totally, and 3075377 paths analyzed
8 errors detected : 8 setup errors (TNS = -51.902), 0 hold errors (TNS = 0.000)
Minimum period is 45.962ns
---------------------------------------------------------------------------------------------------------

Paths for end point _al_u3487|u_RGB565_to_binary/reg1_b7 (34 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)     -6.765 ns                                                        
 StartPoint:              u_debounce/reg2_b0_IN.ipclk (rising edge triggered by clock clk_24m)
 EndPoint:                _al_u3487|u_RGB565_to_binary/reg1_b7.c[0] (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 Clock group:             u_pll/pll_inst.refclk                                           

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 u_debounce/reg2_b0_IN.ipclk                                 clock                   3.370
 launch clock edge                                           clock                   0.000
 u_debounce/reg2_b0_IN.diq[0]                                cell                    0.567
 _al_u3491|u_RGB565_to_binary/reg1_b3.a[1] (u_debounce/key_sec[0]) net (fanout = 9)        1.221 debounce.v(27)
 _al_u3491|u_RGB565_to_binary/reg1_b3.f[1]                   cell                    0.424
 u_RGB565_to_binary/sub0/ucin_al_u4723.b[1] (u_RGB565_to_binary/n4[3]) net (fanout = 3)        0.746               
 u_RGB565_to_binary/sub0/ucin_al_u4723.fco                   cell                    0.770
 u_RGB565_to_binary/sub0/u3_al_u4724.fci (u_RGB565_to_binary/sub0/c3) net (fanout = 1)        0.000               
 u_RGB565_to_binary/sub0/u3_al_u4724.fx[1]                   cell                    0.453
 _al_u3487|u_RGB565_to_binary/reg1_b7.c[0] (n54[6])          net (fanout = 1)        0.591      top.v(56)
 _al_u3487|u_RGB565_to_binary/reg1_b7                        path2reg0               0.466
 Arrival time                                                                        8.608 (4 lvl)
                                                                                          (71% logic, 29% net)

 _al_u3487|u_RGB565_to_binary/reg1_b7.clk                                            1.834
 capture clock edge                                                                  0.125
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       1.843
---------------------------------------------------------------------------------------------------------
 Slack                                                                           -6.765 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)     -6.608 ns                                                        
 StartPoint:              u_debounce/reg2_b0_IN.ipclk (rising edge triggered by clock clk_24m)
 EndPoint:                _al_u3487|u_RGB565_to_binary/reg1_b7.c[0] (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 Clock group:             u_pll/pll_inst.refclk                                           

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 u_debounce/reg2_b0_IN.ipclk                                 clock                   3.370
 launch clock edge                                           clock                   0.000
 u_debounce/reg2_b0_IN.diq[0]                                cell                    0.567
 _al_u3493|u_RGB565_to_binary/reg1_b1.c[1] (u_debounce/key_sec[0]) net (fanout = 9)        1.219 debounce.v(27)
 _al_u3493|u_RGB565_to_binary/reg1_b1.f[1]                   cell                    0.348
 u_RGB565_to_binary/sub0/ucin_al_u4723.b[0] (u_RGB565_to_binary/n4[1]) net (fanout = 3)        0.601               
 u_RGB565_to_binary/sub0/ucin_al_u4723.fco                   cell                    0.836
 u_RGB565_to_binary/sub0/u3_al_u4724.fci (u_RGB565_to_binary/sub0/c3) net (fanout = 1)        0.000               
 u_RGB565_to_binary/sub0/u3_al_u4724.fx[1]                   cell                    0.453
 _al_u3487|u_RGB565_to_binary/reg1_b7.c[0] (n54[6])          net (fanout = 1)        0.591      top.v(56)
 _al_u3487|u_RGB565_to_binary/reg1_b7                        path2reg0               0.466
 Arrival time                                                                        8.451 (4 lvl)
                                                                                          (72% logic, 28% net)

 _al_u3487|u_RGB565_to_binary/reg1_b7.clk                                            1.834
 capture clock edge                                                                  0.125
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       1.843
---------------------------------------------------------------------------------------------------------
 Slack                                                                           -6.608 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)     -6.552 ns                                                        
 StartPoint:              u_debounce/reg2_b0_IN.ipclk (rising edge triggered by clock clk_24m)
 EndPoint:                _al_u3487|u_RGB565_to_binary/reg1_b7.b[0] (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 Clock group:             u_pll/pll_inst.refclk                                           

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 u_debounce/reg2_b0_IN.ipclk                                 clock                   3.370
 launch clock edge                                           clock                   0.000
 u_debounce/reg2_b0_IN.diq[0]                                cell                    0.567
 _al_u3489|u_RGB565_to_binary/reg1_b5.b[1] (u_debounce/key_sec[0]) net (fanout = 9)        1.375 debounce.v(27)
 _al_u3489|u_RGB565_to_binary/reg1_b5.f[1]                   cell                    0.431
 u_RGB565_to_binary/lt1_6|u_RGB565_to_binary/lt1_5.b[0] (u_RGB565_to_binary/n4[5]) net (fanout = 3)        0.622               
 u_RGB565_to_binary/lt1_6|u_RGB565_to_binary/lt1_5.fco       cell                    0.627
 u_RGB565_to_binary/lt1_cout|u_RGB565_to_binary/lt1_7.fci (u_RGB565_to_binary/lt1_c7) net (fanout = 1)        0.000               
 u_RGB565_to_binary/lt1_cout|u_RGB565_to_binary/lt1_7.f[1]   cell                    0.355
 _al_u3487|u_RGB565_to_binary/reg1_b7.b[0] (u_RGB565_to_binary/n5) net (fanout = 8)        0.499      top.v(56)
 _al_u3487|u_RGB565_to_binary/reg1_b7                        path2reg0               0.549
 Arrival time                                                                        8.395 (4 lvl)
                                                                                          (71% logic, 29% net)

 _al_u3487|u_RGB565_to_binary/reg1_b7.clk                                            1.834
 capture clock edge                                                                  0.125
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       1.843
---------------------------------------------------------------------------------------------------------
 Slack                                                                           -6.552 ns

---------------------------------------------------------------------------------------------------------

Paths for end point _al_u3493|u_RGB565_to_binary/reg1_b1 (22 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)     -6.552 ns                                                        
 StartPoint:              u_debounce/reg2_b0_IN.ipclk (rising edge triggered by clock clk_24m)
 EndPoint:                _al_u3493|u_RGB565_to_binary/reg1_b1.b[0] (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 Clock group:             u_pll/pll_inst.refclk                                           

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 u_debounce/reg2_b0_IN.ipclk                                 clock                   3.370
 launch clock edge                                           clock                   0.000
 u_debounce/reg2_b0_IN.diq[0]                                cell                    0.567
 _al_u3489|u_RGB565_to_binary/reg1_b5.b[1] (u_debounce/key_sec[0]) net (fanout = 9)        1.375 debounce.v(27)
 _al_u3489|u_RGB565_to_binary/reg1_b5.f[1]                   cell                    0.431
 u_RGB565_to_binary/lt1_6|u_RGB565_to_binary/lt1_5.b[0] (u_RGB565_to_binary/n4[5]) net (fanout = 3)        0.622               
 u_RGB565_to_binary/lt1_6|u_RGB565_to_binary/lt1_5.fco       cell                    0.627
 u_RGB565_to_binary/lt1_cout|u_RGB565_to_binary/lt1_7.fci (u_RGB565_to_binary/lt1_c7) net (fanout = 1)        0.000               
 u_RGB565_to_binary/lt1_cout|u_RGB565_to_binary/lt1_7.f[1]   cell                    0.355
 _al_u3493|u_RGB565_to_binary/reg1_b1.b[0] (u_RGB565_to_binary/n5) net (fanout = 8)        0.499      top.v(56)
 _al_u3493|u_RGB565_to_binary/reg1_b1                        path2reg0               0.549
 Arrival time                                                                        8.395 (4 lvl)
                                                                                          (71% logic, 29% net)

 _al_u3493|u_RGB565_to_binary/reg1_b1.clk                                            1.834
 capture clock edge                                                                  0.125
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       1.843
---------------------------------------------------------------------------------------------------------
 Slack                                                                           -6.552 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)     -6.549 ns                                                        
 StartPoint:              u_debounce/reg2_b0_IN.ipclk (rising edge triggered by clock clk_24m)
 EndPoint:                _al_u3493|u_RGB565_to_binary/reg1_b1.b[0] (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 Clock group:             u_pll/pll_inst.refclk                                           

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 u_debounce/reg2_b0_IN.ipclk                                 clock                   3.370
 launch clock edge                                           clock                   0.000
 u_debounce/reg2_b0_IN.diq[0]                                cell                    0.567
 _al_u3447|u_debounce/reg0_b0.d[0] (u_debounce/key_sec[0])   net (fanout = 9)        1.380 debounce.v(27)
 _al_u3447|u_debounce/reg0_b0.f[0]                           cell                    0.262
 u_RGB565_to_binary/lt1_0|u_RGB565_to_binary/lt1_cin.b[1] (u_RGB565_to_binary/n4[0]) net (fanout = 2)        0.652               
 u_RGB565_to_binary/lt1_0|u_RGB565_to_binary/lt1_cin.fco     cell                    0.539
 u_RGB565_to_binary/lt1_2|u_RGB565_to_binary/lt1_1.fci (u_RGB565_to_binary/lt1_c1) net (fanout = 1)        0.000               
 u_RGB565_to_binary/lt1_2|u_RGB565_to_binary/lt1_1.fco       cell                    0.073
 u_RGB565_to_binary/lt1_4|u_RGB565_to_binary/lt1_3.fci (u_RGB565_to_binary/lt1_c3) net (fanout = 1)        0.000               
 u_RGB565_to_binary/lt1_4|u_RGB565_to_binary/lt1_3.fco       cell                    0.073
 u_RGB565_to_binary/lt1_6|u_RGB565_to_binary/lt1_5.fci (u_RGB565_to_binary/lt1_c5) net (fanout = 1)        0.000               
 u_RGB565_to_binary/lt1_6|u_RGB565_to_binary/lt1_5.fco       cell                    0.073
 u_RGB565_to_binary/lt1_cout|u_RGB565_to_binary/lt1_7.fci (u_RGB565_to_binary/lt1_c7) net (fanout = 1)        0.000               
 u_RGB565_to_binary/lt1_cout|u_RGB565_to_binary/lt1_7.f[1]   cell                    0.355
 _al_u3493|u_RGB565_to_binary/reg1_b1.b[0] (u_RGB565_to_binary/n5) net (fanout = 8)        0.499      top.v(56)
 _al_u3493|u_RGB565_to_binary/reg1_b1                        path2reg0               0.549
 Arrival time                                                                        8.392 (4 lvl)
                                                                                          (70% logic, 30% net)

 _al_u3493|u_RGB565_to_binary/reg1_b1.clk                                            1.834
 capture clock edge                                                                  0.125
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       1.843
---------------------------------------------------------------------------------------------------------
 Slack                                                                           -6.549 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)     -6.443 ns                                                        
 StartPoint:              u_debounce/reg2_b0_IN.ipclk (rising edge triggered by clock clk_24m)
 EndPoint:                _al_u3493|u_RGB565_to_binary/reg1_b1.b[0] (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 Clock group:             u_pll/pll_inst.refclk                                           

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 u_debounce/reg2_b0_IN.ipclk                                 clock                   3.370
 launch clock edge                                           clock                   0.000
 u_debounce/reg2_b0_IN.diq[0]                                cell                    0.567
 _al_u3491|u_RGB565_to_binary/reg1_b3.a[1] (u_debounce/key_sec[0]) net (fanout = 9)        1.221 debounce.v(27)
 _al_u3491|u_RGB565_to_binary/reg1_b3.f[1]                   cell                    0.424
 u_RGB565_to_binary/lt1_4|u_RGB565_to_binary/lt1_3.b[0] (u_RGB565_to_binary/n4[3]) net (fanout = 3)        0.601               
 u_RGB565_to_binary/lt1_4|u_RGB565_to_binary/lt1_3.fco       cell                    0.627
 u_RGB565_to_binary/lt1_6|u_RGB565_to_binary/lt1_5.fci (u_RGB565_to_binary/lt1_c5) net (fanout = 1)        0.000               
 u_RGB565_to_binary/lt1_6|u_RGB565_to_binary/lt1_5.fco       cell                    0.073
 u_RGB565_to_binary/lt1_cout|u_RGB565_to_binary/lt1_7.fci (u_RGB565_to_binary/lt1_c7) net (fanout = 1)        0.000               
 u_RGB565_to_binary/lt1_cout|u_RGB565_to_binary/lt1_7.f[1]   cell                    0.355
 _al_u3493|u_RGB565_to_binary/reg1_b1.b[0] (u_RGB565_to_binary/n5) net (fanout = 8)        0.499      top.v(56)
 _al_u3493|u_RGB565_to_binary/reg1_b1                        path2reg0               0.549
 Arrival time                                                                        8.286 (4 lvl)
                                                                                          (72% logic, 28% net)

 _al_u3493|u_RGB565_to_binary/reg1_b1.clk                                            1.834
 capture clock edge                                                                  0.125
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       1.843
---------------------------------------------------------------------------------------------------------
 Slack                                                                           -6.443 ns

---------------------------------------------------------------------------------------------------------

Paths for end point _al_u3492|u_RGB565_to_binary/reg1_b2 (26 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)     -6.552 ns                                                        
 StartPoint:              u_debounce/reg2_b0_IN.ipclk (rising edge triggered by clock clk_24m)
 EndPoint:                _al_u3492|u_RGB565_to_binary/reg1_b2.b[0] (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 Clock group:             u_pll/pll_inst.refclk                                           

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 u_debounce/reg2_b0_IN.ipclk                                 clock                   3.370
 launch clock edge                                           clock                   0.000
 u_debounce/reg2_b0_IN.diq[0]                                cell                    0.567
 _al_u3489|u_RGB565_to_binary/reg1_b5.b[1] (u_debounce/key_sec[0]) net (fanout = 9)        1.375 debounce.v(27)
 _al_u3489|u_RGB565_to_binary/reg1_b5.f[1]                   cell                    0.431
 u_RGB565_to_binary/lt1_6|u_RGB565_to_binary/lt1_5.b[0] (u_RGB565_to_binary/n4[5]) net (fanout = 3)        0.622               
 u_RGB565_to_binary/lt1_6|u_RGB565_to_binary/lt1_5.fco       cell                    0.627
 u_RGB565_to_binary/lt1_cout|u_RGB565_to_binary/lt1_7.fci (u_RGB565_to_binary/lt1_c7) net (fanout = 1)        0.000               
 u_RGB565_to_binary/lt1_cout|u_RGB565_to_binary/lt1_7.f[1]   cell                    0.355
 _al_u3492|u_RGB565_to_binary/reg1_b2.b[0] (u_RGB565_to_binary/n5) net (fanout = 8)        0.499      top.v(56)
 _al_u3492|u_RGB565_to_binary/reg1_b2                        path2reg0               0.549
 Arrival time                                                                        8.395 (4 lvl)
                                                                                          (71% logic, 29% net)

 _al_u3492|u_RGB565_to_binary/reg1_b2.clk                                            1.834
 capture clock edge                                                                  0.125
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       1.843
---------------------------------------------------------------------------------------------------------
 Slack                                                                           -6.552 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)     -6.549 ns                                                        
 StartPoint:              u_debounce/reg2_b0_IN.ipclk (rising edge triggered by clock clk_24m)
 EndPoint:                _al_u3492|u_RGB565_to_binary/reg1_b2.b[0] (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 Clock group:             u_pll/pll_inst.refclk                                           

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 u_debounce/reg2_b0_IN.ipclk                                 clock                   3.370
 launch clock edge                                           clock                   0.000
 u_debounce/reg2_b0_IN.diq[0]                                cell                    0.567
 _al_u3447|u_debounce/reg0_b0.d[0] (u_debounce/key_sec[0])   net (fanout = 9)        1.380 debounce.v(27)
 _al_u3447|u_debounce/reg0_b0.f[0]                           cell                    0.262
 u_RGB565_to_binary/lt1_0|u_RGB565_to_binary/lt1_cin.b[1] (u_RGB565_to_binary/n4[0]) net (fanout = 2)        0.652               
 u_RGB565_to_binary/lt1_0|u_RGB565_to_binary/lt1_cin.fco     cell                    0.539
 u_RGB565_to_binary/lt1_2|u_RGB565_to_binary/lt1_1.fci (u_RGB565_to_binary/lt1_c1) net (fanout = 1)        0.000               
 u_RGB565_to_binary/lt1_2|u_RGB565_to_binary/lt1_1.fco       cell                    0.073
 u_RGB565_to_binary/lt1_4|u_RGB565_to_binary/lt1_3.fci (u_RGB565_to_binary/lt1_c3) net (fanout = 1)        0.000               
 u_RGB565_to_binary/lt1_4|u_RGB565_to_binary/lt1_3.fco       cell                    0.073
 u_RGB565_to_binary/lt1_6|u_RGB565_to_binary/lt1_5.fci (u_RGB565_to_binary/lt1_c5) net (fanout = 1)        0.000               
 u_RGB565_to_binary/lt1_6|u_RGB565_to_binary/lt1_5.fco       cell                    0.073
 u_RGB565_to_binary/lt1_cout|u_RGB565_to_binary/lt1_7.fci (u_RGB565_to_binary/lt1_c7) net (fanout = 1)        0.000               
 u_RGB565_to_binary/lt1_cout|u_RGB565_to_binary/lt1_7.f[1]   cell                    0.355
 _al_u3492|u_RGB565_to_binary/reg1_b2.b[0] (u_RGB565_to_binary/n5) net (fanout = 8)        0.499      top.v(56)
 _al_u3492|u_RGB565_to_binary/reg1_b2                        path2reg0               0.549
 Arrival time                                                                        8.392 (4 lvl)
                                                                                          (70% logic, 30% net)

 _al_u3492|u_RGB565_to_binary/reg1_b2.clk                                            1.834
 capture clock edge                                                                  0.125
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       1.843
---------------------------------------------------------------------------------------------------------
 Slack                                                                           -6.549 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)     -6.443 ns                                                        
 StartPoint:              u_debounce/reg2_b0_IN.ipclk (rising edge triggered by clock clk_24m)
 EndPoint:                _al_u3492|u_RGB565_to_binary/reg1_b2.b[0] (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 Clock group:             u_pll/pll_inst.refclk                                           

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 u_debounce/reg2_b0_IN.ipclk                                 clock                   3.370
 launch clock edge                                           clock                   0.000
 u_debounce/reg2_b0_IN.diq[0]                                cell                    0.567
 _al_u3491|u_RGB565_to_binary/reg1_b3.a[1] (u_debounce/key_sec[0]) net (fanout = 9)        1.221 debounce.v(27)
 _al_u3491|u_RGB565_to_binary/reg1_b3.f[1]                   cell                    0.424
 u_RGB565_to_binary/lt1_4|u_RGB565_to_binary/lt1_3.b[0] (u_RGB565_to_binary/n4[3]) net (fanout = 3)        0.601               
 u_RGB565_to_binary/lt1_4|u_RGB565_to_binary/lt1_3.fco       cell                    0.627
 u_RGB565_to_binary/lt1_6|u_RGB565_to_binary/lt1_5.fci (u_RGB565_to_binary/lt1_c5) net (fanout = 1)        0.000               
 u_RGB565_to_binary/lt1_6|u_RGB565_to_binary/lt1_5.fco       cell                    0.073
 u_RGB565_to_binary/lt1_cout|u_RGB565_to_binary/lt1_7.fci (u_RGB565_to_binary/lt1_c7) net (fanout = 1)        0.000               
 u_RGB565_to_binary/lt1_cout|u_RGB565_to_binary/lt1_7.f[1]   cell                    0.355
 _al_u3492|u_RGB565_to_binary/reg1_b2.b[0] (u_RGB565_to_binary/n5) net (fanout = 8)        0.499      top.v(56)
 _al_u3492|u_RGB565_to_binary/reg1_b2                        path2reg0               0.549
 Arrival time                                                                        8.286 (4 lvl)
                                                                                          (72% logic, 28% net)

 _al_u3492|u_RGB565_to_binary/reg1_b2.clk                                            1.834
 capture clock edge                                                                  0.125
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       1.843
---------------------------------------------------------------------------------------------------------
 Slack                                                                           -6.443 ns

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_img/inst_32800x16_sub_000000_000 (243 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.188 ns                                                        
 StartPoint:              u_vga_sync/reg1_b12|u_vga_sync/reg1_b9.clk (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 EndPoint:                u_img/inst_32800x16_sub_000000_000.addrb[12] (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 Clock group:             u_pll/pll_inst.refclk                                           

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 u_vga_sync/reg1_b12|u_vga_sync/reg1_b9.clk                  clock                   1.834
 launch clock edge                                           clock                   0.000
 u_vga_sync/reg1_b12|u_vga_sync/reg1_b9.q[0]                 cell                    0.140
 u_img/inst_32800x16_sub_000000_000.addrb[12] (vga_rdaddr[9]) net (fanout = 61)       0.376      top.v(63)
 u_img/inst_32800x16_sub_000000_000                          path2reg                0.000
 Arrival time                                                                        2.350 (1 lvl)
                                                                                          (84% logic, 16% net)

 u_img/inst_32800x16_sub_000000_000.clkb                                             2.134
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.162
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.188 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       0.292 ns                                                        
 StartPoint:              u_vga_sync/reg1_b15|u_vga_sync/reg1_b6.clk (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 EndPoint:                u_img/inst_32800x16_sub_000000_000.addrb[9] (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 Clock group:             u_pll/pll_inst.refclk                                           

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 u_vga_sync/reg1_b15|u_vga_sync/reg1_b6.clk                  clock                   1.834
 launch clock edge                                           clock                   0.000
 u_vga_sync/reg1_b15|u_vga_sync/reg1_b6.q[0]                 cell                    0.140
 u_img/inst_32800x16_sub_000000_000.addrb[9] (vga_rdaddr[6]) net (fanout = 61)       0.480      top.v(63)
 u_img/inst_32800x16_sub_000000_000                          path2reg                0.000
 Arrival time                                                                        2.454 (1 lvl)
                                                                                          (81% logic, 19% net)

 u_img/inst_32800x16_sub_000000_000.clkb                                             2.134
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.162
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.292 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       0.304 ns                                                        
 StartPoint:              u_vga_sync/reg1_b14|u_vga_sync/reg1_b7.clk (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 EndPoint:                u_img/inst_32800x16_sub_000000_000.addrb[10] (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 Clock group:             u_pll/pll_inst.refclk                                           

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 u_vga_sync/reg1_b14|u_vga_sync/reg1_b7.clk                  clock                   1.834
 launch clock edge                                           clock                   0.000
 u_vga_sync/reg1_b14|u_vga_sync/reg1_b7.q[0]                 cell                    0.140
 u_img/inst_32800x16_sub_000000_000.addrb[10] (vga_rdaddr[7]) net (fanout = 61)       0.492      top.v(63)
 u_img/inst_32800x16_sub_000000_000                          path2reg                0.000
 Arrival time                                                                        2.466 (1 lvl)
                                                                                          (81% logic, 19% net)

 u_img/inst_32800x16_sub_000000_000.clkb                                             2.134
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.162
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.304 ns

---------------------------------------------------------------------------------------------------------

Paths for end point u_img/inst_32800x16_sub_032768_000 (243 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.211 ns                                                        
 StartPoint:              u_vga_sync/reg2_b1|u_vga_sync/reg1_b1.clk (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 EndPoint:                u_img/inst_32800x16_sub_032768_000.addrb[5] (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 Clock group:             u_pll/pll_inst.refclk                                           

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 u_vga_sync/reg2_b1|u_vga_sync/reg1_b1.clk                   clock                   1.834
 launch clock edge                                           clock                   0.000
 u_vga_sync/reg2_b1|u_vga_sync/reg1_b1.q[0]                  cell                    0.140
 u_img/inst_32800x16_sub_032768_000.addrb[5] (vga_rdaddr[1]) net (fanout = 61)       0.399      top.v(63)
 u_img/inst_32800x16_sub_032768_000                          path2reg                0.000
 Arrival time                                                                        2.373 (1 lvl)
                                                                                          (84% logic, 16% net)

 u_img/inst_32800x16_sub_032768_000.clkb                                             2.134
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.162
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.211 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       0.293 ns                                                        
 StartPoint:              u_vga_sync/reg1_b15|u_vga_sync/reg1_b6.clk (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 EndPoint:                u_img/inst_32800x16_sub_032768_000.addrb[10] (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 Clock group:             u_pll/pll_inst.refclk                                           

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 u_vga_sync/reg1_b15|u_vga_sync/reg1_b6.clk                  clock                   1.834
 launch clock edge                                           clock                   0.000
 u_vga_sync/reg1_b15|u_vga_sync/reg1_b6.q[0]                 cell                    0.140
 u_img/inst_32800x16_sub_032768_000.addrb[10] (vga_rdaddr[6]) net (fanout = 61)       0.481      top.v(63)
 u_img/inst_32800x16_sub_032768_000                          path2reg                0.000
 Arrival time                                                                        2.455 (1 lvl)
                                                                                          (81% logic, 19% net)

 u_img/inst_32800x16_sub_032768_000.clkb                                             2.134
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.162
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.293 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       0.304 ns                                                        
 StartPoint:              u_vga_sync/reg1_b14|u_vga_sync/reg1_b7.clk (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 EndPoint:                u_img/inst_32800x16_sub_032768_000.addrb[11] (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 Clock group:             u_pll/pll_inst.refclk                                           

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 u_vga_sync/reg1_b14|u_vga_sync/reg1_b7.clk                  clock                   1.834
 launch clock edge                                           clock                   0.000
 u_vga_sync/reg1_b14|u_vga_sync/reg1_b7.q[0]                 cell                    0.140
 u_img/inst_32800x16_sub_032768_000.addrb[11] (vga_rdaddr[7]) net (fanout = 61)       0.492      top.v(63)
 u_img/inst_32800x16_sub_032768_000                          path2reg                0.000
 Arrival time                                                                        2.466 (1 lvl)
                                                                                          (81% logic, 19% net)

 u_img/inst_32800x16_sub_032768_000.clkb                                             2.134
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.162
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.304 ns

---------------------------------------------------------------------------------------------------------

Paths for end point u_img/inst_32800x16_sub_014336_000 (243 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.281 ns                                                        
 StartPoint:              u_vga_sync/reg2_b0|u_vga_sync/reg1_b0.clk (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 EndPoint:                u_img/inst_32800x16_sub_014336_000.addrb[3] (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 Clock group:             u_pll/pll_inst.refclk                                           

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 u_vga_sync/reg2_b0|u_vga_sync/reg1_b0.clk                   clock                   1.834
 launch clock edge                                           clock                   0.000
 u_vga_sync/reg2_b0|u_vga_sync/reg1_b0.q[0]                  cell                    0.140
 u_img/inst_32800x16_sub_014336_000.addrb[3] (vga_rdaddr[0]) net (fanout = 61)       0.469      top.v(63)
 u_img/inst_32800x16_sub_014336_000                          path2reg                0.000
 Arrival time                                                                        2.443 (1 lvl)
                                                                                          (81% logic, 19% net)

 u_img/inst_32800x16_sub_014336_000.clkb                                             2.134
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.162
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.281 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       0.304 ns                                                        
 StartPoint:              _al_u3475|u_vga_sync/reg1_b4.clk (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 EndPoint:                u_img/inst_32800x16_sub_014336_000.addrb[7] (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 Clock group:             u_pll/pll_inst.refclk                                           

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 _al_u3475|u_vga_sync/reg1_b4.clk                            clock                   1.834
 launch clock edge                                           clock                   0.000
 _al_u3475|u_vga_sync/reg1_b4.q[0]                           cell                    0.140
 u_img/inst_32800x16_sub_014336_000.addrb[7] (vga_rdaddr[4]) net (fanout = 61)       0.573      top.v(63)
 u_img/inst_32800x16_sub_014336_000                          path2reg                0.000
 Arrival time                                                                        2.547 (1 lvl)
                                                                                          (78% logic, 22% net)

 u_img/inst_32800x16_sub_014336_000.clkb                                             2.134
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.091
 Required time                                                                       2.243
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.304 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       0.439 ns                                                        
 StartPoint:              u_vga_sync/reg2_b1|u_vga_sync/reg1_b1.clk (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 EndPoint:                u_img/inst_32800x16_sub_014336_000.addrb[4] (rising edge triggered by clock u_pll/pll_inst.clkc[0])
 Clock group:             u_pll/pll_inst.refclk                                           

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 u_vga_sync/reg2_b1|u_vga_sync/reg1_b1.clk                   clock                   1.834
 launch clock edge                                           clock                   0.000
 u_vga_sync/reg2_b1|u_vga_sync/reg1_b1.q[0]                  cell                    0.140
 u_img/inst_32800x16_sub_014336_000.addrb[4] (vga_rdaddr[1]) net (fanout = 61)       0.627      top.v(63)
 u_img/inst_32800x16_sub_014336_000                          path2reg                0.000
 Arrival time                                                                        2.601 (1 lvl)
                                                                                          (76% logic, 24% net)

 u_img/inst_32800x16_sub_014336_000.clkb                                             2.134
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.162
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.439 ns

---------------------------------------------------------------------------------------------------------

Period checks:
---------------------------------------------------------------------------------------------------------
 Point                                             Type          Setting(ns)    Requied(ns)     Slack(ns)  
---------------------------------------------------------------------------------------------------------
 u_img/inst_32800x16_sub_000000_000.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_000000_009.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_000000_010.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_000000_011.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_000000_012.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_000000_013.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_000000_014.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_000000_015.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_001024_000.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_002048_000.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_003072_000.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_004096_000.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_005120_000.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_006144_000.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_007168_000.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_008192_000.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_008192_009.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_008192_010.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_008192_011.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_008192_012.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_008192_013.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_008192_014.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_008192_015.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_009216_000.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_010240_000.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_011264_000.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_012288_000.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_013312_000.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_014336_000.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_015360_000.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_016384_000.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_016384_009.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_016384_010.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_016384_011.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_016384_012.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_016384_013.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_016384_014.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_016384_015.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_017408_000.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_018432_000.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_019456_000.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_020480_000.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_021504_000.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_022528_000.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_023552_000.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_024576_000.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_024576_009.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_024576_010.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_024576_011.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_024576_012.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_024576_013.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_024576_014.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_024576_015.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_025600_000.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_026624_000.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_027648_000.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_028672_000.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_029696_000.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_030720_000.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_031744_000.clkb           min period      39.197          3.400         35.797    
 u_img/inst_32800x16_sub_032768_000.clkb           min period      39.197          3.400         35.797    

=========================================================================================================
Timing constraint:        clock: u_pll/pll_inst.clkc[1]                                   
Clock = u_pll/pll_inst.clkc[1], period 82.333ns, rising at 0ns, falling at 41.166ns

0 endpoints analyzed totally, and 0 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------

=========================================================================================================
Timing constraint:        clock: u_pll/pll_inst.clkc[2]                                   
Clock = u_pll/pll_inst.clkc[2], period 247.043ns, rising at 0ns, falling at 123.518ns

34 endpoints analyzed totally, and 176 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 3.446ns
---------------------------------------------------------------------------------------------------------

Paths for end point u_camera_init/reg4_b4|u_camera_init/u_i2c_write/reg0_b6 (5 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      243.597 ns                                                      
 StartPoint:              u_camera_init/add0/ucin_al_u4697.clk (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 EndPoint:                u_camera_init/reg4_b4|u_camera_init/u_i2c_write/reg0_b6.mi[1] (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 Clock group:             u_pll/pll_inst.refclk                                           

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 u_camera_init/add0/ucin_al_u4697.clk                        clock                   2.268
 launch clock edge                                           clock                   0.000
 u_camera_init/add0/ucin_al_u4697.q[0]                       cell                    0.146
 u_camera_init/add0/ucin_al_u4697.b[0] (u_camera_init/divider2[0]) net (fanout = 1)        0.749 ov2640_init.v(67)
 u_camera_init/add0/ucin_al_u4697.fco                        cell                    0.836
 u_camera_init/add0/u3_al_u4698.fci (u_camera_init/add0/c3)  net (fanout = 1)        0.000               
 u_camera_init/add0/u3_al_u4698.fx[0]                        cell                    0.387
 u_camera_init/reg4_b4|u_camera_init/u_i2c_write/reg0_b6.mi[1] (u_camera_init/n0[4]) net (fanout = 1)        0.941 ov2640_init.v(67)
 u_camera_init/reg4_b4|u_camera_init/u_i2c_write/reg0_b6     path2reg1               0.143
 Arrival time                                                                        5.470 (3 lvl)
                                                                                          (70% logic, 30% net)

 u_camera_init/reg4_b4|u_camera_init/u_i2c_write/reg0_b6.clk                         1.925
 capture clock edge                                                                247.043
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.215
 Required time                                                                     249.067
---------------------------------------------------------------------------------------------------------
 Slack                                                                          243.597 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      243.810 ns                                                      
 StartPoint:              u_camera_init/reg4_b2|u_camera_init/reg4_b8.clk (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 EndPoint:                u_camera_init/reg4_b4|u_camera_init/u_i2c_write/reg0_b6.mi[1] (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 Clock group:             u_pll/pll_inst.refclk                                           

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 u_camera_init/reg4_b2|u_camera_init/reg4_b8.clk             clock                   2.268
 launch clock edge                                           clock                   0.000
 u_camera_init/reg4_b2|u_camera_init/reg4_b8.q[1]            cell                    0.146
 u_camera_init/add0/ucin_al_u4697.b[1] (u_camera_init/divider2[2]) net (fanout = 1)        0.602 ov2640_init.v(67)
 u_camera_init/add0/ucin_al_u4697.fco                        cell                    0.770
 u_camera_init/add0/u3_al_u4698.fci (u_camera_init/add0/c3)  net (fanout = 1)        0.000               
 u_camera_init/add0/u3_al_u4698.fx[0]                        cell                    0.387
 u_camera_init/reg4_b4|u_camera_init/u_i2c_write/reg0_b6.mi[1] (u_camera_init/n0[4]) net (fanout = 1)        0.941 ov2640_init.v(67)
 u_camera_init/reg4_b4|u_camera_init/u_i2c_write/reg0_b6     path2reg1               0.143
 Arrival time                                                                        5.257 (3 lvl)
                                                                                          (71% logic, 29% net)

 u_camera_init/reg4_b4|u_camera_init/u_i2c_write/reg0_b6.clk                         1.925
 capture clock edge                                                                247.043
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.215
 Required time                                                                     249.067
---------------------------------------------------------------------------------------------------------
 Slack                                                                          243.810 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      244.128 ns                                                      
 StartPoint:              u_camera_init/add0/ucin_al_u4697.clk (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 EndPoint:                u_camera_init/reg4_b4|u_camera_init/u_i2c_write/reg0_b6.mi[1] (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 Clock group:             u_pll/pll_inst.refclk                                           

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 u_camera_init/add0/ucin_al_u4697.clk                        clock                   2.268
 launch clock edge                                           clock                   0.000
 u_camera_init/add0/ucin_al_u4697.q[1]                       cell                    0.146
 u_camera_init/add0/ucin_al_u4697.a[1] (u_camera_init/divider2[1]) net (fanout = 1)        0.173 ov2640_init.v(67)
 u_camera_init/add0/ucin_al_u4697.fco                        cell                    0.881
 u_camera_init/add0/u3_al_u4698.fci (u_camera_init/add0/c3)  net (fanout = 1)        0.000               
 u_camera_init/add0/u3_al_u4698.fx[0]                        cell                    0.387
 u_camera_init/reg4_b4|u_camera_init/u_i2c_write/reg0_b6.mi[1] (u_camera_init/n0[4]) net (fanout = 1)        0.941 ov2640_init.v(67)
 u_camera_init/reg4_b4|u_camera_init/u_i2c_write/reg0_b6     path2reg1               0.143
 Arrival time                                                                        4.939 (3 lvl)
                                                                                          (78% logic, 22% net)

 u_camera_init/reg4_b4|u_camera_init/u_i2c_write/reg0_b6.clk                         1.925
 capture clock edge                                                                247.043
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.215
 Required time                                                                     249.067
---------------------------------------------------------------------------------------------------------
 Slack                                                                          244.128 ns

---------------------------------------------------------------------------------------------------------

Paths for end point u_camera_init/reg4_b4|u_camera_init/u_i2c_write/reg0_b6 (7 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      243.825 ns                                                      
 StartPoint:              u_camera_init/u_i2c_write/add0/ucin_al_u4712.clk (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 EndPoint:                u_camera_init/reg4_b4|u_camera_init/u_i2c_write/reg0_b6.mi[0] (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 Clock group:             u_pll/pll_inst.refclk                                           

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 u_camera_init/u_i2c_write/add0/ucin_al_u4712.clk            clock                   2.268
 launch clock edge                                           clock                   0.000
 u_camera_init/u_i2c_write/add0/ucin_al_u4712.q[0]           cell                    0.146
 u_camera_init/u_i2c_write/add0/ucin_al_u4712.b[0] (u_camera_init/u_i2c_write/divider2[0]) net (fanout = 1)        0.749 I2C_init.v(71)
 u_camera_init/u_i2c_write/add0/ucin_al_u4712.fco            cell                    0.836
 u_camera_init/u_i2c_write/add0/u3_al_u4713.fci (u_camera_init/u_i2c_write/add0/c3) net (fanout = 1)        0.000               
 u_camera_init/u_i2c_write/add0/u3_al_u4713.fx[1]            cell                    0.453
 u_camera_init/reg4_b4|u_camera_init/u_i2c_write/reg0_b6.mi[0] (u_camera_init/u_i2c_write/n1[6]) net (fanout = 1)        0.754 I2C_init.v(71)
 u_camera_init/reg4_b4|u_camera_init/u_i2c_write/reg0_b6     path2reg0               0.143
 Arrival time                                                                        5.349 (3 lvl)
                                                                                          (72% logic, 28% net)

 u_camera_init/reg4_b4|u_camera_init/u_i2c_write/reg0_b6.clk                         1.925
 capture clock edge                                                                247.043
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.322
 Required time                                                                     249.174
---------------------------------------------------------------------------------------------------------
 Slack                                                                          243.825 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      243.850 ns                                                      
 StartPoint:              u_camera_init/reg4_b6|u_camera_init/u_i2c_write/reg0_b4.clk (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 EndPoint:                u_camera_init/reg4_b4|u_camera_init/u_i2c_write/reg0_b6.mi[0] (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 Clock group:             u_pll/pll_inst.refclk                                           

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 u_camera_init/reg4_b6|u_camera_init/u_i2c_write/reg0_b4.clk clock                   2.268
 launch clock edge                                           clock                   0.000
 u_camera_init/reg4_b6|u_camera_init/u_i2c_write/reg0_b4.q[0] cell                    0.146
 u_camera_init/u_i2c_write/add0/u3_al_u4713.b[0] (u_camera_init/u_i2c_write/divider2[4]) net (fanout = 1)        0.749 I2C_init.v(71)
 u_camera_init/u_i2c_write/add0/u3_al_u4713.fx[1]            cell                    1.157
 u_camera_init/reg4_b4|u_camera_init/u_i2c_write/reg0_b6.mi[0] (u_camera_init/u_i2c_write/n1[6]) net (fanout = 1)        0.754 I2C_init.v(71)
 u_camera_init/reg4_b4|u_camera_init/u_i2c_write/reg0_b6     path2reg0               0.143
 Arrival time                                                                        5.217 (2 lvl)
                                                                                          (72% logic, 28% net)

 u_camera_init/reg4_b4|u_camera_init/u_i2c_write/reg0_b6.clk                         1.925
 capture clock edge                                                                247.043
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.215
 Required time                                                                     249.067
---------------------------------------------------------------------------------------------------------
 Slack                                                                          243.850 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      244.167 ns                                                      
 StartPoint:              u_camera_init/u_i2c_write/reg0_b2.clk (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 EndPoint:                u_camera_init/reg4_b4|u_camera_init/u_i2c_write/reg0_b6.mi[0] (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 Clock group:             u_pll/pll_inst.refclk                                           

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 u_camera_init/u_i2c_write/reg0_b2.clk                       clock                   2.268
 launch clock edge                                           clock                   0.000
 u_camera_init/u_i2c_write/reg0_b2.q[0]                      cell                    0.146
 u_camera_init/u_i2c_write/add0/ucin_al_u4712.b[1] (u_camera_init/u_i2c_write/divider2[2]) net (fanout = 1)        0.473 I2C_init.v(71)
 u_camera_init/u_i2c_write/add0/ucin_al_u4712.fco            cell                    0.770
 u_camera_init/u_i2c_write/add0/u3_al_u4713.fci (u_camera_init/u_i2c_write/add0/c3) net (fanout = 1)        0.000               
 u_camera_init/u_i2c_write/add0/u3_al_u4713.fx[1]            cell                    0.453
 u_camera_init/reg4_b4|u_camera_init/u_i2c_write/reg0_b6.mi[0] (u_camera_init/u_i2c_write/n1[6]) net (fanout = 1)        0.754 I2C_init.v(71)
 u_camera_init/reg4_b4|u_camera_init/u_i2c_write/reg0_b6     path2reg0               0.143
 Arrival time                                                                        5.007 (3 lvl)
                                                                                          (76% logic, 24% net)

 u_camera_init/reg4_b4|u_camera_init/u_i2c_write/reg0_b6.clk                         1.925
 capture clock edge                                                                247.043
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.322
 Required time                                                                     249.174
---------------------------------------------------------------------------------------------------------
 Slack                                                                          244.167 ns

---------------------------------------------------------------------------------------------------------

Paths for end point u_camera_init/reg4_b7|u_camera_init/u_i2c_write/reg0_b3 (9 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      243.857 ns                                                      
 StartPoint:              u_camera_init/add0/ucin_al_u4697.clk (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 EndPoint:                u_camera_init/reg4_b7|u_camera_init/u_i2c_write/reg0_b3.mi[1] (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 Clock group:             u_pll/pll_inst.refclk                                           

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 u_camera_init/add0/ucin_al_u4697.clk                        clock                   2.268
 launch clock edge                                           clock                   0.000
 u_camera_init/add0/ucin_al_u4697.q[0]                       cell                    0.146
 u_camera_init/add0/ucin_al_u4697.b[0] (u_camera_init/divider2[0]) net (fanout = 1)        0.749 ov2640_init.v(67)
 u_camera_init/add0/ucin_al_u4697.fco                        cell                    0.836
 u_camera_init/add0/u3_al_u4698.fci (u_camera_init/add0/c3)  net (fanout = 1)        0.000               
 u_camera_init/add0/u3_al_u4698.fco                          cell                    0.132
 u_camera_init/add0/u7_al_u4699.fci (u_camera_init/add0/c7)  net (fanout = 1)        0.000               
 u_camera_init/add0/u7_al_u4699.f[0]                         cell                    0.198
 u_camera_init/reg4_b7|u_camera_init/u_i2c_write/reg0_b3.mi[1] (u_camera_init/n0[7]) net (fanout = 1)        0.738 ov2640_init.v(67)
 u_camera_init/reg4_b7|u_camera_init/u_i2c_write/reg0_b3     path2reg1               0.143
 Arrival time                                                                        5.210 (3 lvl)
                                                                                          (72% logic, 28% net)

 u_camera_init/reg4_b7|u_camera_init/u_i2c_write/reg0_b3.clk                         1.925
 capture clock edge                                                                247.043
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.215
 Required time                                                                     249.067
---------------------------------------------------------------------------------------------------------
 Slack                                                                          243.857 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      244.070 ns                                                      
 StartPoint:              u_camera_init/reg4_b2|u_camera_init/reg4_b8.clk (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 EndPoint:                u_camera_init/reg4_b7|u_camera_init/u_i2c_write/reg0_b3.mi[1] (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 Clock group:             u_pll/pll_inst.refclk                                           

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 u_camera_init/reg4_b2|u_camera_init/reg4_b8.clk             clock                   2.268
 launch clock edge                                           clock                   0.000
 u_camera_init/reg4_b2|u_camera_init/reg4_b8.q[1]            cell                    0.146
 u_camera_init/add0/ucin_al_u4697.b[1] (u_camera_init/divider2[2]) net (fanout = 1)        0.602 ov2640_init.v(67)
 u_camera_init/add0/ucin_al_u4697.fco                        cell                    0.770
 u_camera_init/add0/u3_al_u4698.fci (u_camera_init/add0/c3)  net (fanout = 1)        0.000               
 u_camera_init/add0/u3_al_u4698.fco                          cell                    0.132
 u_camera_init/add0/u7_al_u4699.fci (u_camera_init/add0/c7)  net (fanout = 1)        0.000               
 u_camera_init/add0/u7_al_u4699.f[0]                         cell                    0.198
 u_camera_init/reg4_b7|u_camera_init/u_i2c_write/reg0_b3.mi[1] (u_camera_init/n0[7]) net (fanout = 1)        0.738 ov2640_init.v(67)
 u_camera_init/reg4_b7|u_camera_init/u_i2c_write/reg0_b3     path2reg1               0.143
 Arrival time                                                                        4.997 (3 lvl)
                                                                                          (74% logic, 26% net)

 u_camera_init/reg4_b7|u_camera_init/u_i2c_write/reg0_b3.clk                         1.925
 capture clock edge                                                                247.043
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.215
 Required time                                                                     249.067
---------------------------------------------------------------------------------------------------------
 Slack                                                                          244.070 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      244.255 ns                                                      
 StartPoint:              u_camera_init/reg4_b3|u_camera_init/u_i2c_write/reg0_b7.clk (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 EndPoint:                u_camera_init/reg4_b7|u_camera_init/u_i2c_write/reg0_b3.mi[1] (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 Clock group:             u_pll/pll_inst.refclk                                           

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 u_camera_init/reg4_b3|u_camera_init/u_i2c_write/reg0_b7.clk clock                   2.268
 launch clock edge                                           clock                   0.000
 u_camera_init/reg4_b3|u_camera_init/u_i2c_write/reg0_b7.q[1] cell                    0.146
 u_camera_init/add0/u3_al_u4698.a[0] (u_camera_init/divider2[3]) net (fanout = 1)        0.479 ov2640_init.v(67)
 u_camera_init/add0/u3_al_u4698.fco                          cell                    0.947
 u_camera_init/add0/u7_al_u4699.fci (u_camera_init/add0/c7)  net (fanout = 1)        0.000               
 u_camera_init/add0/u7_al_u4699.f[0]                         cell                    0.198
 u_camera_init/reg4_b7|u_camera_init/u_i2c_write/reg0_b3.mi[1] (u_camera_init/n0[7]) net (fanout = 1)        0.738 ov2640_init.v(67)
 u_camera_init/reg4_b7|u_camera_init/u_i2c_write/reg0_b3     path2reg1               0.143
 Arrival time                                                                        4.919 (3 lvl)
                                                                                          (76% logic, 24% net)

 u_camera_init/reg4_b7|u_camera_init/u_i2c_write/reg0_b3.clk                         1.925
 capture clock edge                                                                247.043
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.322
 Required time                                                                     249.174
---------------------------------------------------------------------------------------------------------
 Slack                                                                          244.255 ns

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_camera_init/add0/ucin_al_u4697 (3 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       1.379 ns                                                        
 StartPoint:              u_camera_init/add0/ucin_al_u4697.clk (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 EndPoint:                u_camera_init/add0/ucin_al_u4697.mi[1] (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 Clock group:             u_pll/pll_inst.refclk                                           

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 u_camera_init/add0/ucin_al_u4697.clk                        clock                   1.925
 launch clock edge                                           clock                   0.000
 u_camera_init/add0/ucin_al_u4697.q[1]                       cell                    0.140
 u_camera_init/add0/ucin_al_u4697.a[1] (u_camera_init/divider2[1]) net (fanout = 1)        0.139 ov2640_init.v(67)
 u_camera_init/add0/ucin_al_u4697.f[1]                       cell                    0.642
 u_camera_init/add0/ucin_al_u4697.mi[1] (u_camera_init/n0[1]) net (fanout = 1)        0.394 ov2640_init.v(67)
 u_camera_init/add0/ucin_al_u4697                            path2reg1               0.138
 Arrival time                                                                        3.378 (2 lvl)
                                                                                          (85% logic, 15% net)

 u_camera_init/add0/ucin_al_u4697.clk                                                2.268
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.343
 Required time                                                                       1.999
---------------------------------------------------------------------------------------------------------
 Slack                                                                            1.379 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       1.730 ns                                                        
 StartPoint:              u_camera_init/reg4_b2|u_camera_init/reg4_b8.clk (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 EndPoint:                u_camera_init/add0/ucin_al_u4697.mi[1] (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 Clock group:             u_pll/pll_inst.refclk                                           

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 u_camera_init/reg4_b2|u_camera_init/reg4_b8.clk             clock                   1.925
 launch clock edge                                           clock                   0.000
 u_camera_init/reg4_b2|u_camera_init/reg4_b8.q[1]            cell                    0.140
 u_camera_init/add0/ucin_al_u4697.b[1] (u_camera_init/divider2[2]) net (fanout = 1)        0.511 ov2640_init.v(67)
 u_camera_init/add0/ucin_al_u4697.f[1]                       cell                    0.642
 u_camera_init/add0/ucin_al_u4697.mi[1] (u_camera_init/n0[1]) net (fanout = 1)        0.394 ov2640_init.v(67)
 u_camera_init/add0/ucin_al_u4697                            path2reg1               0.138
 Arrival time                                                                        3.750 (2 lvl)
                                                                                          (76% logic, 24% net)

 u_camera_init/add0/ucin_al_u4697.clk                                                2.268
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.322
 Required time                                                                       2.020
---------------------------------------------------------------------------------------------------------
 Slack                                                                            1.730 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       2.170 ns                                                        
 StartPoint:              u_camera_init/add0/ucin_al_u4697.clk (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 EndPoint:                u_camera_init/add0/ucin_al_u4697.mi[1] (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 Clock group:             u_pll/pll_inst.refclk                                           

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 u_camera_init/add0/ucin_al_u4697.clk                        clock                   1.925
 launch clock edge                                           clock                   0.000
 u_camera_init/add0/ucin_al_u4697.q[0]                       cell                    0.140
 u_camera_init/add0/ucin_al_u4697.b[0] (u_camera_init/divider2[0]) net (fanout = 1)        0.643 ov2640_init.v(67)
 u_camera_init/add0/ucin_al_u4697.f[1]                       cell                    0.929
 u_camera_init/add0/ucin_al_u4697.mi[1] (u_camera_init/n0[1]) net (fanout = 1)        0.394 ov2640_init.v(67)
 u_camera_init/add0/ucin_al_u4697                            path2reg1               0.138
 Arrival time                                                                        4.169 (2 lvl)
                                                                                          (76% logic, 24% net)

 u_camera_init/add0/ucin_al_u4697.clk                                                2.268
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.343
 Required time                                                                       1.999
---------------------------------------------------------------------------------------------------------
 Slack                                                                            2.170 ns

---------------------------------------------------------------------------------------------------------

Paths for end point u_camera_init/u_i2c_write/add0/ucin_al_u4712 (3 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       1.379 ns                                                        
 StartPoint:              u_camera_init/u_i2c_write/add0/ucin_al_u4712.clk (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 EndPoint:                u_camera_init/u_i2c_write/add0/ucin_al_u4712.mi[1] (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 Clock group:             u_pll/pll_inst.refclk                                           

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 u_camera_init/u_i2c_write/add0/ucin_al_u4712.clk            clock                   1.925
 launch clock edge                                           clock                   0.000
 u_camera_init/u_i2c_write/add0/ucin_al_u4712.q[1]           cell                    0.140
 u_camera_init/u_i2c_write/add0/ucin_al_u4712.a[1] (u_camera_init/u_i2c_write/divider2[1]) net (fanout = 1)        0.139 I2C_init.v(71)
 u_camera_init/u_i2c_write/add0/ucin_al_u4712.f[1]           cell                    0.642
 u_camera_init/u_i2c_write/add0/ucin_al_u4712.mi[1] (u_camera_init/u_i2c_write/n1[1]) net (fanout = 1)        0.394 I2C_init.v(71)
 u_camera_init/u_i2c_write/add0/ucin_al_u4712                path2reg1               0.138
 Arrival time                                                                        3.378 (2 lvl)
                                                                                          (85% logic, 15% net)

 u_camera_init/u_i2c_write/add0/ucin_al_u4712.clk                                    2.268
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.343
 Required time                                                                       1.999
---------------------------------------------------------------------------------------------------------
 Slack                                                                            1.379 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       1.623 ns                                                        
 StartPoint:              u_camera_init/u_i2c_write/reg0_b2.clk (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 EndPoint:                u_camera_init/u_i2c_write/add0/ucin_al_u4712.mi[1] (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 Clock group:             u_pll/pll_inst.refclk                                           

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 u_camera_init/u_i2c_write/reg0_b2.clk                       clock                   1.925
 launch clock edge                                           clock                   0.000
 u_camera_init/u_i2c_write/reg0_b2.q[0]                      cell                    0.140
 u_camera_init/u_i2c_write/add0/ucin_al_u4712.b[1] (u_camera_init/u_i2c_write/divider2[2]) net (fanout = 1)        0.404 I2C_init.v(71)
 u_camera_init/u_i2c_write/add0/ucin_al_u4712.f[1]           cell                    0.642
 u_camera_init/u_i2c_write/add0/ucin_al_u4712.mi[1] (u_camera_init/u_i2c_write/n1[1]) net (fanout = 1)        0.394 I2C_init.v(71)
 u_camera_init/u_i2c_write/add0/ucin_al_u4712                path2reg1               0.138
 Arrival time                                                                        3.643 (2 lvl)
                                                                                          (79% logic, 21% net)

 u_camera_init/u_i2c_write/add0/ucin_al_u4712.clk                                    2.268
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.322
 Required time                                                                       2.020
---------------------------------------------------------------------------------------------------------
 Slack                                                                            1.623 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       2.170 ns                                                        
 StartPoint:              u_camera_init/u_i2c_write/add0/ucin_al_u4712.clk (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 EndPoint:                u_camera_init/u_i2c_write/add0/ucin_al_u4712.mi[1] (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 Clock group:             u_pll/pll_inst.refclk                                           

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 u_camera_init/u_i2c_write/add0/ucin_al_u4712.clk            clock                   1.925
 launch clock edge                                           clock                   0.000
 u_camera_init/u_i2c_write/add0/ucin_al_u4712.q[0]           cell                    0.140
 u_camera_init/u_i2c_write/add0/ucin_al_u4712.b[0] (u_camera_init/u_i2c_write/divider2[0]) net (fanout = 1)        0.643 I2C_init.v(71)
 u_camera_init/u_i2c_write/add0/ucin_al_u4712.f[1]           cell                    0.929
 u_camera_init/u_i2c_write/add0/ucin_al_u4712.mi[1] (u_camera_init/u_i2c_write/n1[1]) net (fanout = 1)        0.394 I2C_init.v(71)
 u_camera_init/u_i2c_write/add0/ucin_al_u4712                path2reg1               0.138
 Arrival time                                                                        4.169 (2 lvl)
                                                                                          (76% logic, 24% net)

 u_camera_init/u_i2c_write/add0/ucin_al_u4712.clk                                    2.268
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.343
 Required time                                                                       1.999
---------------------------------------------------------------------------------------------------------
 Slack                                                                            2.170 ns

---------------------------------------------------------------------------------------------------------

Paths for end point u_camera_init/reg4_b2|u_camera_init/reg4_b8 (3 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       1.435 ns                                                        
 StartPoint:              u_camera_init/add0/ucin_al_u4697.clk (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 EndPoint:                u_camera_init/reg4_b2|u_camera_init/reg4_b8.mi[1] (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 Clock group:             u_pll/pll_inst.refclk                                           

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 u_camera_init/add0/ucin_al_u4697.clk                        clock                   1.925
 launch clock edge                                           clock                   0.000
 u_camera_init/add0/ucin_al_u4697.q[1]                       cell                    0.140
 u_camera_init/add0/ucin_al_u4697.a[1] (u_camera_init/divider2[1]) net (fanout = 1)        0.139 ov2640_init.v(67)
 u_camera_init/add0/ucin_al_u4697.fx[1]                      cell                    0.853
 u_camera_init/reg4_b2|u_camera_init/reg4_b8.mi[1] (u_camera_init/n0[2]) net (fanout = 1)        0.260 ov2640_init.v(67)
 u_camera_init/reg4_b2|u_camera_init/reg4_b8                 path2reg1               0.138
 Arrival time                                                                        3.455 (2 lvl)
                                                                                          (89% logic, 11% net)

 u_camera_init/reg4_b2|u_camera_init/reg4_b8.clk                                     2.268
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.322
 Required time                                                                       2.020
---------------------------------------------------------------------------------------------------------
 Slack                                                                            1.435 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       1.767 ns                                                        
 StartPoint:              u_camera_init/reg4_b2|u_camera_init/reg4_b8.clk (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 EndPoint:                u_camera_init/reg4_b2|u_camera_init/reg4_b8.mi[1] (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 Clock group:             u_pll/pll_inst.refclk                                           

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 u_camera_init/reg4_b2|u_camera_init/reg4_b8.clk             clock                   1.925
 launch clock edge                                           clock                   0.000
 u_camera_init/reg4_b2|u_camera_init/reg4_b8.q[1]            cell                    0.140
 u_camera_init/add0/ucin_al_u4697.b[1] (u_camera_init/divider2[2]) net (fanout = 1)        0.511 ov2640_init.v(67)
 u_camera_init/add0/ucin_al_u4697.fx[1]                      cell                    0.792
 u_camera_init/reg4_b2|u_camera_init/reg4_b8.mi[1] (u_camera_init/n0[2]) net (fanout = 1)        0.260 ov2640_init.v(67)
 u_camera_init/reg4_b2|u_camera_init/reg4_b8                 path2reg1               0.138
 Arrival time                                                                        3.766 (2 lvl)
                                                                                          (80% logic, 20% net)

 u_camera_init/reg4_b2|u_camera_init/reg4_b8.clk                                     2.268
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.343
 Required time                                                                       1.999
---------------------------------------------------------------------------------------------------------
 Slack                                                                            1.767 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       2.197 ns                                                        
 StartPoint:              u_camera_init/add0/ucin_al_u4697.clk (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 EndPoint:                u_camera_init/reg4_b2|u_camera_init/reg4_b8.mi[1] (rising edge triggered by clock u_pll/pll_inst.clkc[2])
 Clock group:             u_pll/pll_inst.refclk                                           

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 u_camera_init/add0/ucin_al_u4697.clk                        clock                   1.925
 launch clock edge                                           clock                   0.000
 u_camera_init/add0/ucin_al_u4697.q[0]                       cell                    0.140
 u_camera_init/add0/ucin_al_u4697.b[0] (u_camera_init/divider2[0]) net (fanout = 1)        0.643 ov2640_init.v(67)
 u_camera_init/add0/ucin_al_u4697.fx[1]                      cell                    1.111
 u_camera_init/reg4_b2|u_camera_init/reg4_b8.mi[1] (u_camera_init/n0[2]) net (fanout = 1)        0.260 ov2640_init.v(67)
 u_camera_init/reg4_b2|u_camera_init/reg4_b8                 path2reg1               0.138
 Arrival time                                                                        4.217 (2 lvl)
                                                                                          (79% logic, 21% net)

 u_camera_init/reg4_b2|u_camera_init/reg4_b8.clk                                     2.268
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.322
 Required time                                                                       2.020
---------------------------------------------------------------------------------------------------------
 Slack                                                                            2.197 ns

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing summary:                                                                           
---------------------------------------------------------------------------------------------------------
Constraint path number: more than 1,000,000,000 (STA coverage = 56.54%)
Timing violations: 51 setup errors, and 24 hold errors.
Minimal setup slack: -31.065, minimal hold slack: -1.060

Timing group statistics: 
	Clock constraints: 
	  Clock Name                                  Min Period     Max Freq           Skew      Fanout            TNS
	  u_pll/pll_inst.clkc[0] (25.512MHz)            45.962ns      21.757MHz        0.303ns       110      -51.902ns
	  clk_24m (24.038MHz)                           72.665ns      13.762MHz        0.399ns        51     -218.722ns
	  u_pll/pll_inst.clkc[2] (4.048MHz)              3.446ns     290.192MHz        0.211ns        29        0.000ns
	Minimum input arrival time before clock: no constraint path
	Maximum output required time after clock: no constraint path
	Maximum combinational path delay: no constraint path


Warning: there are 5 clock nets without clock constraints.
	cam_pclk_pad
	camera_wrreq
	u_camera_init/divider2[8]
	u_camera_init/u_i2c_write/divider2[7]
	u_seg4/n79

---------------------------------------------------------------------------------------------------------
