<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-tegra › pcie.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>pcie.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/arm/mach-tegra/pci.c</span>
<span class="cm"> *</span>
<span class="cm"> * PCIe host controller driver for TEGRA(2) SOCs</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2010, CompuLab, Ltd.</span>
<span class="cm"> * Author: Mike Rapoport &lt;mike@compulab.co.il&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * Based on NVIDIA PCIe driver</span>
<span class="cm"> * Copyright (c) 2008-2009, NVIDIA Corporation.</span>
<span class="cm"> *</span>
<span class="cm"> * Bits taken from arch/arm/mach-dove/pcie.c</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful, but WITHOUT</span>
<span class="cm"> * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<span class="cm"> * more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License along</span>
<span class="cm"> * with this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm"> * 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/export.h&gt;</span>

<span class="cp">#include &lt;asm/sizes.h&gt;</span>
<span class="cp">#include &lt;asm/mach/pci.h&gt;</span>

<span class="cp">#include &lt;mach/iomap.h&gt;</span>
<span class="cp">#include &lt;mach/clk.h&gt;</span>
<span class="cp">#include &lt;mach/powergate.h&gt;</span>

<span class="cp">#include &quot;board.h&quot;</span>

<span class="cm">/* register definitions */</span>
<span class="cp">#define AFI_OFFSET	0x3800</span>
<span class="cp">#define PADS_OFFSET	0x3000</span>
<span class="cp">#define RP0_OFFSET	0x0000</span>
<span class="cp">#define RP1_OFFSET	0x1000</span>

<span class="cp">#define AFI_AXI_BAR0_SZ	0x00</span>
<span class="cp">#define AFI_AXI_BAR1_SZ	0x04</span>
<span class="cp">#define AFI_AXI_BAR2_SZ	0x08</span>
<span class="cp">#define AFI_AXI_BAR3_SZ	0x0c</span>
<span class="cp">#define AFI_AXI_BAR4_SZ	0x10</span>
<span class="cp">#define AFI_AXI_BAR5_SZ	0x14</span>

<span class="cp">#define AFI_AXI_BAR0_START	0x18</span>
<span class="cp">#define AFI_AXI_BAR1_START	0x1c</span>
<span class="cp">#define AFI_AXI_BAR2_START	0x20</span>
<span class="cp">#define AFI_AXI_BAR3_START	0x24</span>
<span class="cp">#define AFI_AXI_BAR4_START	0x28</span>
<span class="cp">#define AFI_AXI_BAR5_START	0x2c</span>

<span class="cp">#define AFI_FPCI_BAR0	0x30</span>
<span class="cp">#define AFI_FPCI_BAR1	0x34</span>
<span class="cp">#define AFI_FPCI_BAR2	0x38</span>
<span class="cp">#define AFI_FPCI_BAR3	0x3c</span>
<span class="cp">#define AFI_FPCI_BAR4	0x40</span>
<span class="cp">#define AFI_FPCI_BAR5	0x44</span>

<span class="cp">#define AFI_CACHE_BAR0_SZ	0x48</span>
<span class="cp">#define AFI_CACHE_BAR0_ST	0x4c</span>
<span class="cp">#define AFI_CACHE_BAR1_SZ	0x50</span>
<span class="cp">#define AFI_CACHE_BAR1_ST	0x54</span>

<span class="cp">#define AFI_MSI_BAR_SZ		0x60</span>
<span class="cp">#define AFI_MSI_FPCI_BAR_ST	0x64</span>
<span class="cp">#define AFI_MSI_AXI_BAR_ST	0x68</span>

<span class="cp">#define AFI_CONFIGURATION		0xac</span>
<span class="cp">#define  AFI_CONFIGURATION_EN_FPCI	(1 &lt;&lt; 0)</span>

<span class="cp">#define AFI_FPCI_ERROR_MASKS	0xb0</span>

<span class="cp">#define AFI_INTR_MASK		0xb4</span>
<span class="cp">#define  AFI_INTR_MASK_INT_MASK	(1 &lt;&lt; 0)</span>
<span class="cp">#define  AFI_INTR_MASK_MSI_MASK	(1 &lt;&lt; 8)</span>

<span class="cp">#define AFI_INTR_CODE		0xb8</span>
<span class="cp">#define  AFI_INTR_CODE_MASK	0xf</span>
<span class="cp">#define  AFI_INTR_MASTER_ABORT	4</span>
<span class="cp">#define  AFI_INTR_LEGACY	6</span>

<span class="cp">#define AFI_INTR_SIGNATURE	0xbc</span>
<span class="cp">#define AFI_SM_INTR_ENABLE	0xc4</span>

<span class="cp">#define AFI_AFI_INTR_ENABLE		0xc8</span>
<span class="cp">#define  AFI_INTR_EN_INI_SLVERR		(1 &lt;&lt; 0)</span>
<span class="cp">#define  AFI_INTR_EN_INI_DECERR		(1 &lt;&lt; 1)</span>
<span class="cp">#define  AFI_INTR_EN_TGT_SLVERR		(1 &lt;&lt; 2)</span>
<span class="cp">#define  AFI_INTR_EN_TGT_DECERR		(1 &lt;&lt; 3)</span>
<span class="cp">#define  AFI_INTR_EN_TGT_WRERR		(1 &lt;&lt; 4)</span>
<span class="cp">#define  AFI_INTR_EN_DFPCI_DECERR	(1 &lt;&lt; 5)</span>
<span class="cp">#define  AFI_INTR_EN_AXI_DECERR		(1 &lt;&lt; 6)</span>
<span class="cp">#define  AFI_INTR_EN_FPCI_TIMEOUT	(1 &lt;&lt; 7)</span>

<span class="cp">#define AFI_PCIE_CONFIG					0x0f8</span>
<span class="cp">#define  AFI_PCIE_CONFIG_PCIEC0_DISABLE_DEVICE		(1 &lt;&lt; 1)</span>
<span class="cp">#define  AFI_PCIE_CONFIG_PCIEC1_DISABLE_DEVICE		(1 &lt;&lt; 2)</span>
<span class="cp">#define  AFI_PCIE_CONFIG_SM2TMS0_XBAR_CONFIG_MASK	(0xf &lt;&lt; 20)</span>
<span class="cp">#define  AFI_PCIE_CONFIG_SM2TMS0_XBAR_CONFIG_SINGLE	(0x0 &lt;&lt; 20)</span>
<span class="cp">#define  AFI_PCIE_CONFIG_SM2TMS0_XBAR_CONFIG_DUAL	(0x1 &lt;&lt; 20)</span>

<span class="cp">#define AFI_FUSE			0x104</span>
<span class="cp">#define  AFI_FUSE_PCIE_T0_GEN2_DIS	(1 &lt;&lt; 2)</span>

<span class="cp">#define AFI_PEX0_CTRL			0x110</span>
<span class="cp">#define AFI_PEX1_CTRL			0x118</span>
<span class="cp">#define  AFI_PEX_CTRL_RST		(1 &lt;&lt; 0)</span>
<span class="cp">#define  AFI_PEX_CTRL_REFCLK_EN		(1 &lt;&lt; 3)</span>

<span class="cp">#define RP_VEND_XP	0x00000F00</span>
<span class="cp">#define  RP_VEND_XP_DL_UP	(1 &lt;&lt; 30)</span>

<span class="cp">#define RP_LINK_CONTROL_STATUS			0x00000090</span>
<span class="cp">#define  RP_LINK_CONTROL_STATUS_LINKSTAT_MASK	0x3fff0000</span>

<span class="cp">#define PADS_CTL_SEL		0x0000009C</span>

<span class="cp">#define PADS_CTL		0x000000A0</span>
<span class="cp">#define  PADS_CTL_IDDQ_1L	(1 &lt;&lt; 0)</span>
<span class="cp">#define  PADS_CTL_TX_DATA_EN_1L	(1 &lt;&lt; 6)</span>
<span class="cp">#define  PADS_CTL_RX_DATA_EN_1L	(1 &lt;&lt; 10)</span>

<span class="cp">#define PADS_PLL_CTL				0x000000B8</span>
<span class="cp">#define  PADS_PLL_CTL_RST_B4SM			(1 &lt;&lt; 1)</span>
<span class="cp">#define  PADS_PLL_CTL_LOCKDET			(1 &lt;&lt; 8)</span>
<span class="cp">#define  PADS_PLL_CTL_REFCLK_MASK		(0x3 &lt;&lt; 16)</span>
<span class="cp">#define  PADS_PLL_CTL_REFCLK_INTERNAL_CML	(0 &lt;&lt; 16)</span>
<span class="cp">#define  PADS_PLL_CTL_REFCLK_INTERNAL_CMOS	(1 &lt;&lt; 16)</span>
<span class="cp">#define  PADS_PLL_CTL_REFCLK_EXTERNAL		(2 &lt;&lt; 16)</span>
<span class="cp">#define  PADS_PLL_CTL_TXCLKREF_MASK		(0x1 &lt;&lt; 20)</span>
<span class="cp">#define  PADS_PLL_CTL_TXCLKREF_DIV10		(0 &lt;&lt; 20)</span>
<span class="cp">#define  PADS_PLL_CTL_TXCLKREF_DIV5		(1 &lt;&lt; 20)</span>

<span class="cm">/* PMC access is required for PCIE xclk (un)clamping */</span>
<span class="cp">#define PMC_SCRATCH42		0x144</span>
<span class="cp">#define PMC_SCRATCH42_PCX_CLAMP	(1 &lt;&lt; 0)</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">reg_pmc_base</span> <span class="o">=</span> <span class="n">IO_ADDRESS</span><span class="p">(</span><span class="n">TEGRA_PMC_BASE</span><span class="p">);</span>

<span class="cp">#define pmc_writel(value, reg) \</span>
<span class="cp">	__raw_writel(value, reg_pmc_base + (reg))</span>
<span class="cp">#define pmc_readl(reg) \</span>
<span class="cp">	__raw_readl(reg_pmc_base + (reg))</span>

<span class="cm">/*</span>
<span class="cm"> * Tegra2 defines 1GB in the AXI address map for PCIe.</span>
<span class="cm"> *</span>
<span class="cm"> * That address space is split into different regions, with sizes and</span>
<span class="cm"> * offsets as follows:</span>
<span class="cm"> *</span>
<span class="cm"> * 0x80000000 - 0x80003fff - PCI controller registers</span>
<span class="cm"> * 0x80004000 - 0x80103fff - PCI configuration space</span>
<span class="cm"> * 0x80104000 - 0x80203fff - PCI extended configuration space</span>
<span class="cm"> * 0x80203fff - 0x803fffff - unused</span>
<span class="cm"> * 0x80400000 - 0x8040ffff - downstream IO</span>
<span class="cm"> * 0x80410000 - 0x8fffffff - unused</span>
<span class="cm"> * 0x90000000 - 0x9fffffff - non-prefetchable memory</span>
<span class="cm"> * 0xa0000000 - 0xbfffffff - prefetchable memory</span>
<span class="cm"> */</span>
<span class="cp">#define TEGRA_PCIE_BASE		0x80000000</span>

<span class="cp">#define PCIE_REGS_SZ		SZ_16K</span>
<span class="cp">#define PCIE_CFG_OFF		PCIE_REGS_SZ</span>
<span class="cp">#define PCIE_CFG_SZ		SZ_1M</span>
<span class="cp">#define PCIE_EXT_CFG_OFF	(PCIE_CFG_SZ + PCIE_CFG_OFF)</span>
<span class="cp">#define PCIE_EXT_CFG_SZ		SZ_1M</span>
<span class="cp">#define PCIE_IOMAP_SZ		(PCIE_REGS_SZ + PCIE_CFG_SZ + PCIE_EXT_CFG_SZ)</span>

<span class="cp">#define MMIO_BASE		(TEGRA_PCIE_BASE + SZ_4M)</span>
<span class="cp">#define MMIO_SIZE		SZ_64K</span>
<span class="cp">#define MEM_BASE_0		(TEGRA_PCIE_BASE + SZ_256M)</span>
<span class="cp">#define MEM_SIZE_0		SZ_128M</span>
<span class="cp">#define MEM_BASE_1		(MEM_BASE_0 + MEM_SIZE_0)</span>
<span class="cp">#define MEM_SIZE_1		SZ_128M</span>
<span class="cp">#define PREFETCH_MEM_BASE_0	(MEM_BASE_1 + MEM_SIZE_1)</span>
<span class="cp">#define PREFETCH_MEM_SIZE_0	SZ_128M</span>
<span class="cp">#define PREFETCH_MEM_BASE_1	(PREFETCH_MEM_BASE_0 + PREFETCH_MEM_SIZE_0)</span>
<span class="cp">#define PREFETCH_MEM_SIZE_1	SZ_128M</span>

<span class="cp">#define  PCIE_CONF_BUS(b)	((b) &lt;&lt; 16)</span>
<span class="cp">#define  PCIE_CONF_DEV(d)	((d) &lt;&lt; 11)</span>
<span class="cp">#define  PCIE_CONF_FUNC(f)	((f) &lt;&lt; 8)</span>
<span class="cp">#define  PCIE_CONF_REG(r)	\</span>
<span class="cp">	(((r) &amp; ~0x3) | (((r) &lt; 256) ? PCIE_CFG_OFF : PCIE_EXT_CFG_OFF))</span>

<span class="k">struct</span> <span class="n">tegra_pcie_port</span> <span class="p">{</span>
	<span class="kt">int</span>			<span class="n">index</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">root_bus_nr</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">base</span><span class="p">;</span>

	<span class="n">bool</span>			<span class="n">link_up</span><span class="p">;</span>

	<span class="kt">char</span>			<span class="n">io_space_name</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>
	<span class="kt">char</span>			<span class="n">mem_space_name</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>
	<span class="kt">char</span>			<span class="n">prefetch_space_name</span><span class="p">[</span><span class="mi">20</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">resource</span>		<span class="n">res</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">tegra_pcie_info</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">tegra_pcie_port</span>	<span class="n">port</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="kt">int</span>			<span class="n">num_ports</span><span class="p">;</span>

	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">regs</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span>		<span class="n">res_mmio</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">clk</span>		<span class="o">*</span><span class="n">pex_clk</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span>		<span class="o">*</span><span class="n">afi_clk</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span>		<span class="o">*</span><span class="n">pcie_xclk</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span>		<span class="o">*</span><span class="n">pll_e</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">tegra_pcie_info</span> <span class="n">tegra_pcie</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">res_mmio</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;PCI IO&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="n">MMIO_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span> <span class="o">=</span> <span class="n">MMIO_BASE</span> <span class="o">+</span> <span class="n">MMIO_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">tegra_pcie_io_base</span><span class="p">;</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">tegra_pcie_io_base</span><span class="p">);</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">afi_writel</span><span class="p">(</span><span class="n">u32</span> <span class="n">value</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">offset</span> <span class="o">+</span> <span class="n">AFI_OFFSET</span> <span class="o">+</span> <span class="n">tegra_pcie</span><span class="p">.</span><span class="n">regs</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">afi_readl</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">readl</span><span class="p">(</span><span class="n">offset</span> <span class="o">+</span> <span class="n">AFI_OFFSET</span> <span class="o">+</span> <span class="n">tegra_pcie</span><span class="p">.</span><span class="n">regs</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">pads_writel</span><span class="p">(</span><span class="n">u32</span> <span class="n">value</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">offset</span> <span class="o">+</span> <span class="n">PADS_OFFSET</span> <span class="o">+</span> <span class="n">tegra_pcie</span><span class="p">.</span><span class="n">regs</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">pads_readl</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">readl</span><span class="p">(</span><span class="n">offset</span> <span class="o">+</span> <span class="n">PADS_OFFSET</span> <span class="o">+</span> <span class="n">tegra_pcie</span><span class="p">.</span><span class="n">regs</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">tegra_pcie_port</span> <span class="o">*</span><span class="nf">bus_to_port</span><span class="p">(</span><span class="kt">int</span> <span class="n">bus</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">tegra_pcie</span><span class="p">.</span><span class="n">num_ports</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span> <span class="n">i</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span><span class="o">--</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">rbus</span> <span class="o">=</span> <span class="n">tegra_pcie</span><span class="p">.</span><span class="n">port</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">root_bus_nr</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rbus</span> <span class="o">!=</span> <span class="o">-</span><span class="mi">1</span> <span class="o">&amp;&amp;</span> <span class="n">rbus</span> <span class="o">==</span> <span class="n">bus</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">i</span> <span class="o">&gt;=</span> <span class="mi">0</span> <span class="o">?</span> <span class="n">tegra_pcie</span><span class="p">.</span><span class="n">port</span> <span class="o">+</span> <span class="n">i</span> <span class="o">:</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">tegra_pcie_read_conf</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">devfn</span><span class="p">,</span>
				<span class="kt">int</span> <span class="n">where</span><span class="p">,</span> <span class="kt">int</span> <span class="n">size</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">tegra_pcie_port</span> <span class="o">*</span><span class="n">pp</span> <span class="o">=</span> <span class="n">bus_to_port</span><span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">number</span><span class="p">);</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">addr</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pp</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">devfn</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="mh">0xffffffff</span><span class="p">;</span>
			<span class="k">return</span> <span class="n">PCIBIOS_DEVICE_NOT_FOUND</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">addr</span> <span class="o">=</span> <span class="n">pp</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="p">(</span><span class="n">where</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x3</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">addr</span> <span class="o">=</span> <span class="n">tegra_pcie</span><span class="p">.</span><span class="n">regs</span> <span class="o">+</span> <span class="p">(</span><span class="n">PCIE_CONF_BUS</span><span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">number</span><span class="p">)</span> <span class="o">+</span>
					  <span class="n">PCIE_CONF_DEV</span><span class="p">(</span><span class="n">PCI_SLOT</span><span class="p">(</span><span class="n">devfn</span><span class="p">))</span> <span class="o">+</span>
					  <span class="n">PCIE_CONF_FUNC</span><span class="p">(</span><span class="n">PCI_FUNC</span><span class="p">(</span><span class="n">devfn</span><span class="p">))</span> <span class="o">+</span>
					  <span class="n">PCIE_CONF_REG</span><span class="p">(</span><span class="n">where</span><span class="p">));</span>
	<span class="p">}</span>

	<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">addr</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
		<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="p">(</span><span class="o">*</span><span class="n">val</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="mi">8</span> <span class="o">*</span> <span class="p">(</span><span class="n">where</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">)))</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span>
		<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="p">(</span><span class="o">*</span><span class="n">val</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="mi">8</span> <span class="o">*</span> <span class="p">(</span><span class="n">where</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">)))</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">PCIBIOS_SUCCESSFUL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">tegra_pcie_write_conf</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">devfn</span><span class="p">,</span>
				 <span class="kt">int</span> <span class="n">where</span><span class="p">,</span> <span class="kt">int</span> <span class="n">size</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">tegra_pcie_port</span> <span class="o">*</span><span class="n">pp</span> <span class="o">=</span> <span class="n">bus_to_port</span><span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">number</span><span class="p">);</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">addr</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">mask</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pp</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">devfn</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">PCIBIOS_DEVICE_NOT_FOUND</span><span class="p">;</span>

		<span class="n">addr</span> <span class="o">=</span> <span class="n">pp</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="p">(</span><span class="n">where</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x3</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">addr</span> <span class="o">=</span> <span class="n">tegra_pcie</span><span class="p">.</span><span class="n">regs</span> <span class="o">+</span> <span class="p">(</span><span class="n">PCIE_CONF_BUS</span><span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">number</span><span class="p">)</span> <span class="o">+</span>
					  <span class="n">PCIE_CONF_DEV</span><span class="p">(</span><span class="n">PCI_SLOT</span><span class="p">(</span><span class="n">devfn</span><span class="p">))</span> <span class="o">+</span>
					  <span class="n">PCIE_CONF_FUNC</span><span class="p">(</span><span class="n">PCI_FUNC</span><span class="p">(</span><span class="n">devfn</span><span class="p">))</span> <span class="o">+</span>
					  <span class="n">PCIE_CONF_REG</span><span class="p">(</span><span class="n">where</span><span class="p">));</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">==</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">PCIBIOS_SUCCESSFUL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0xffff</span> <span class="o">&lt;&lt;</span> <span class="p">((</span><span class="n">where</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">)</span> <span class="o">*</span> <span class="mi">8</span><span class="p">));</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0xff</span> <span class="o">&lt;&lt;</span> <span class="p">((</span><span class="n">where</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">)</span> <span class="o">*</span> <span class="mi">8</span><span class="p">));</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="n">PCIBIOS_BAD_REGISTER_NUMBER</span><span class="p">;</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">addr</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">val</span> <span class="o">&lt;&lt;</span> <span class="p">((</span><span class="n">where</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">)</span> <span class="o">*</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">tmp</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">PCIBIOS_SUCCESSFUL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_ops</span> <span class="n">tegra_pcie_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">read</span>	<span class="o">=</span> <span class="n">tegra_pcie_read_conf</span><span class="p">,</span>
	<span class="p">.</span><span class="n">write</span>	<span class="o">=</span> <span class="n">tegra_pcie_write_conf</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__devinit</span> <span class="nf">tegra_pcie_fixup_bridge</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">reg</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">class</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">==</span> <span class="n">PCI_BASE_CLASS_BRIDGE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pci_read_config_word</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">PCI_COMMAND</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="p">(</span><span class="n">PCI_COMMAND_IO</span> <span class="o">|</span> <span class="n">PCI_COMMAND_MEMORY</span> <span class="o">|</span>
			<span class="n">PCI_COMMAND_MASTER</span> <span class="o">|</span> <span class="n">PCI_COMMAND_SERR</span><span class="p">);</span>
		<span class="n">pci_write_config_word</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">PCI_COMMAND</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>
<span class="n">DECLARE_PCI_FIXUP_FINAL</span><span class="p">(</span><span class="n">PCI_ANY_ID</span><span class="p">,</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span> <span class="n">tegra_pcie_fixup_bridge</span><span class="p">);</span>

<span class="cm">/* Tegra PCIE root complex wrongly reports device class */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__devinit</span> <span class="nf">tegra_pcie_fixup_class</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">class</span> <span class="o">=</span> <span class="n">PCI_CLASS_BRIDGE_PCI</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">DECLARE_PCI_FIXUP_EARLY</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_NVIDIA</span><span class="p">,</span> <span class="mh">0x0bf0</span><span class="p">,</span> <span class="n">tegra_pcie_fixup_class</span><span class="p">);</span>
<span class="n">DECLARE_PCI_FIXUP_EARLY</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_NVIDIA</span><span class="p">,</span> <span class="mh">0x0bf1</span><span class="p">,</span> <span class="n">tegra_pcie_fixup_class</span><span class="p">);</span>

<span class="cm">/* Tegra PCIE requires relaxed ordering */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__devinit</span> <span class="nf">tegra_pcie_relax_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">val16</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">pos</span> <span class="o">=</span> <span class="n">pci_find_capability</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">PCI_CAP_ID_EXP</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pos</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;skipping relaxed ordering fixup</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">pci_read_config_word</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pos</span> <span class="o">+</span> <span class="n">PCI_EXP_DEVCTL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val16</span><span class="p">);</span>
	<span class="n">val16</span> <span class="o">|=</span> <span class="n">PCI_EXP_DEVCTL_RELAX_EN</span><span class="p">;</span>
	<span class="n">pci_write_config_word</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pos</span> <span class="o">+</span> <span class="n">PCI_EXP_DEVCTL</span><span class="p">,</span> <span class="n">val16</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">DECLARE_PCI_FIXUP_FINAL</span><span class="p">(</span><span class="n">PCI_ANY_ID</span><span class="p">,</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span> <span class="n">tegra_pcie_relax_enable</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">tegra_pcie_setup</span><span class="p">(</span><span class="kt">int</span> <span class="n">nr</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pci_sys_data</span> <span class="o">*</span><span class="n">sys</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">tegra_pcie_port</span> <span class="o">*</span><span class="n">pp</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">nr</span> <span class="o">&gt;=</span> <span class="n">tegra_pcie</span><span class="p">.</span><span class="n">num_ports</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">pp</span> <span class="o">=</span> <span class="n">tegra_pcie</span><span class="p">.</span><span class="n">port</span> <span class="o">+</span> <span class="n">nr</span><span class="p">;</span>
	<span class="n">pp</span><span class="o">-&gt;</span><span class="n">root_bus_nr</span> <span class="o">=</span> <span class="n">sys</span><span class="o">-&gt;</span><span class="n">busnr</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * IORESOURCE_IO</span>
<span class="cm">	 */</span>
	<span class="n">snprintf</span><span class="p">(</span><span class="n">pp</span><span class="o">-&gt;</span><span class="n">io_space_name</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">pp</span><span class="o">-&gt;</span><span class="n">io_space_name</span><span class="p">),</span>
		 <span class="s">&quot;PCIe %d I/O&quot;</span><span class="p">,</span> <span class="n">pp</span><span class="o">-&gt;</span><span class="n">index</span><span class="p">);</span>
	<span class="n">pp</span><span class="o">-&gt;</span><span class="n">io_space_name</span><span class="p">[</span><span class="k">sizeof</span><span class="p">(</span><span class="n">pp</span><span class="o">-&gt;</span><span class="n">io_space_name</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">pp</span><span class="o">-&gt;</span><span class="n">res</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">name</span> <span class="o">=</span> <span class="n">pp</span><span class="o">-&gt;</span><span class="n">io_space_name</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pp</span><span class="o">-&gt;</span><span class="n">index</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pp</span><span class="o">-&gt;</span><span class="n">res</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">start</span> <span class="o">=</span> <span class="n">PCIBIOS_MIN_IO</span><span class="p">;</span>
		<span class="n">pp</span><span class="o">-&gt;</span><span class="n">res</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">end</span> <span class="o">=</span> <span class="n">pp</span><span class="o">-&gt;</span><span class="n">res</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">start</span> <span class="o">+</span> <span class="n">SZ_32K</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">pp</span><span class="o">-&gt;</span><span class="n">res</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">start</span> <span class="o">=</span> <span class="n">PCIBIOS_MIN_IO</span> <span class="o">+</span> <span class="n">SZ_32K</span><span class="p">;</span>
		<span class="n">pp</span><span class="o">-&gt;</span><span class="n">res</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">end</span> <span class="o">=</span> <span class="n">IO_SPACE_LIMIT</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">pp</span><span class="o">-&gt;</span><span class="n">res</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IORESOURCE_IO</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">request_resource</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ioport_resource</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pp</span><span class="o">-&gt;</span><span class="n">res</span><span class="p">[</span><span class="mi">0</span><span class="p">]))</span>
		<span class="n">panic</span><span class="p">(</span><span class="s">&quot;Request PCIe IO resource failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">pci_add_resource_offset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sys</span><span class="o">-&gt;</span><span class="n">resources</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pp</span><span class="o">-&gt;</span><span class="n">res</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">sys</span><span class="o">-&gt;</span><span class="n">io_offset</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * IORESOURCE_MEM</span>
<span class="cm">	 */</span>
	<span class="n">snprintf</span><span class="p">(</span><span class="n">pp</span><span class="o">-&gt;</span><span class="n">mem_space_name</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">pp</span><span class="o">-&gt;</span><span class="n">mem_space_name</span><span class="p">),</span>
		 <span class="s">&quot;PCIe %d MEM&quot;</span><span class="p">,</span> <span class="n">pp</span><span class="o">-&gt;</span><span class="n">index</span><span class="p">);</span>
	<span class="n">pp</span><span class="o">-&gt;</span><span class="n">mem_space_name</span><span class="p">[</span><span class="k">sizeof</span><span class="p">(</span><span class="n">pp</span><span class="o">-&gt;</span><span class="n">mem_space_name</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">pp</span><span class="o">-&gt;</span><span class="n">res</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">name</span> <span class="o">=</span> <span class="n">pp</span><span class="o">-&gt;</span><span class="n">mem_space_name</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pp</span><span class="o">-&gt;</span><span class="n">index</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pp</span><span class="o">-&gt;</span><span class="n">res</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">start</span> <span class="o">=</span> <span class="n">MEM_BASE_0</span><span class="p">;</span>
		<span class="n">pp</span><span class="o">-&gt;</span><span class="n">res</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">end</span> <span class="o">=</span> <span class="n">pp</span><span class="o">-&gt;</span><span class="n">res</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">start</span> <span class="o">+</span> <span class="n">MEM_SIZE_0</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">pp</span><span class="o">-&gt;</span><span class="n">res</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">start</span> <span class="o">=</span> <span class="n">MEM_BASE_1</span><span class="p">;</span>
		<span class="n">pp</span><span class="o">-&gt;</span><span class="n">res</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">end</span> <span class="o">=</span> <span class="n">pp</span><span class="o">-&gt;</span><span class="n">res</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">start</span> <span class="o">+</span> <span class="n">MEM_SIZE_1</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">pp</span><span class="o">-&gt;</span><span class="n">res</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">request_resource</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iomem_resource</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pp</span><span class="o">-&gt;</span><span class="n">res</span><span class="p">[</span><span class="mi">1</span><span class="p">]))</span>
		<span class="n">panic</span><span class="p">(</span><span class="s">&quot;Request PCIe Memory resource failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">pci_add_resource_offset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sys</span><span class="o">-&gt;</span><span class="n">resources</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pp</span><span class="o">-&gt;</span><span class="n">res</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="n">sys</span><span class="o">-&gt;</span><span class="n">mem_offset</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * IORESOURCE_MEM | IORESOURCE_PREFETCH</span>
<span class="cm">	 */</span>
	<span class="n">snprintf</span><span class="p">(</span><span class="n">pp</span><span class="o">-&gt;</span><span class="n">prefetch_space_name</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">pp</span><span class="o">-&gt;</span><span class="n">prefetch_space_name</span><span class="p">),</span>
		 <span class="s">&quot;PCIe %d PREFETCH MEM&quot;</span><span class="p">,</span> <span class="n">pp</span><span class="o">-&gt;</span><span class="n">index</span><span class="p">);</span>
	<span class="n">pp</span><span class="o">-&gt;</span><span class="n">prefetch_space_name</span><span class="p">[</span><span class="k">sizeof</span><span class="p">(</span><span class="n">pp</span><span class="o">-&gt;</span><span class="n">prefetch_space_name</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">pp</span><span class="o">-&gt;</span><span class="n">res</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">name</span> <span class="o">=</span> <span class="n">pp</span><span class="o">-&gt;</span><span class="n">prefetch_space_name</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pp</span><span class="o">-&gt;</span><span class="n">index</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pp</span><span class="o">-&gt;</span><span class="n">res</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">start</span> <span class="o">=</span> <span class="n">PREFETCH_MEM_BASE_0</span><span class="p">;</span>
		<span class="n">pp</span><span class="o">-&gt;</span><span class="n">res</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">end</span> <span class="o">=</span> <span class="n">pp</span><span class="o">-&gt;</span><span class="n">res</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">start</span> <span class="o">+</span> <span class="n">PREFETCH_MEM_SIZE_0</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">pp</span><span class="o">-&gt;</span><span class="n">res</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">start</span> <span class="o">=</span> <span class="n">PREFETCH_MEM_BASE_1</span><span class="p">;</span>
		<span class="n">pp</span><span class="o">-&gt;</span><span class="n">res</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">end</span> <span class="o">=</span> <span class="n">pp</span><span class="o">-&gt;</span><span class="n">res</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">start</span> <span class="o">+</span> <span class="n">PREFETCH_MEM_SIZE_1</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">pp</span><span class="o">-&gt;</span><span class="n">res</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IORESOURCE_MEM</span> <span class="o">|</span> <span class="n">IORESOURCE_PREFETCH</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">request_resource</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iomem_resource</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pp</span><span class="o">-&gt;</span><span class="n">res</span><span class="p">[</span><span class="mi">2</span><span class="p">]))</span>
		<span class="n">panic</span><span class="p">(</span><span class="s">&quot;Request PCIe Prefetch Memory resource failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">pci_add_resource_offset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sys</span><span class="o">-&gt;</span><span class="n">resources</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pp</span><span class="o">-&gt;</span><span class="n">res</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span> <span class="n">sys</span><span class="o">-&gt;</span><span class="n">mem_offset</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">tegra_pcie_map_irq</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u8</span> <span class="n">slot</span><span class="p">,</span> <span class="n">u8</span> <span class="n">pin</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">INT_PCIE_INTR</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_bus</span> <span class="n">__init</span> <span class="o">*</span><span class="nf">tegra_pcie_scan_bus</span><span class="p">(</span><span class="kt">int</span> <span class="n">nr</span><span class="p">,</span>
						  <span class="k">struct</span> <span class="n">pci_sys_data</span> <span class="o">*</span><span class="n">sys</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">tegra_pcie_port</span> <span class="o">*</span><span class="n">pp</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">nr</span> <span class="o">&gt;=</span> <span class="n">tegra_pcie</span><span class="p">.</span><span class="n">num_ports</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="n">pp</span> <span class="o">=</span> <span class="n">tegra_pcie</span><span class="p">.</span><span class="n">port</span> <span class="o">+</span> <span class="n">nr</span><span class="p">;</span>
	<span class="n">pp</span><span class="o">-&gt;</span><span class="n">root_bus_nr</span> <span class="o">=</span> <span class="n">sys</span><span class="o">-&gt;</span><span class="n">busnr</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">pci_scan_root_bus</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="n">sys</span><span class="o">-&gt;</span><span class="n">busnr</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">tegra_pcie_ops</span><span class="p">,</span> <span class="n">sys</span><span class="p">,</span>
				 <span class="o">&amp;</span><span class="n">sys</span><span class="o">-&gt;</span><span class="n">resources</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">hw_pci</span> <span class="n">tegra_pcie_hw</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">nr_controllers</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">setup</span>		<span class="o">=</span> <span class="n">tegra_pcie_setup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scan</span>		<span class="o">=</span> <span class="n">tegra_pcie_scan_bus</span><span class="p">,</span>
	<span class="p">.</span><span class="n">map_irq</span>	<span class="o">=</span> <span class="n">tegra_pcie_map_irq</span><span class="p">,</span>
<span class="p">};</span>


<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">tegra_pcie_isr</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">arg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">err_msg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="s">&quot;Unknown&quot;</span><span class="p">,</span>
		<span class="s">&quot;AXI slave error&quot;</span><span class="p">,</span>
		<span class="s">&quot;AXI decode error&quot;</span><span class="p">,</span>
		<span class="s">&quot;Target abort&quot;</span><span class="p">,</span>
		<span class="s">&quot;Master abort&quot;</span><span class="p">,</span>
		<span class="s">&quot;Invalid write&quot;</span><span class="p">,</span>
		<span class="s">&quot;Response decoding error&quot;</span><span class="p">,</span>
		<span class="s">&quot;AXI response decoding error&quot;</span><span class="p">,</span>
		<span class="s">&quot;Transcation timeout&quot;</span><span class="p">,</span>
	<span class="p">};</span>

	<span class="n">u32</span> <span class="n">code</span><span class="p">,</span> <span class="n">signature</span><span class="p">;</span>

	<span class="n">code</span> <span class="o">=</span> <span class="n">afi_readl</span><span class="p">(</span><span class="n">AFI_INTR_CODE</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">AFI_INTR_CODE_MASK</span><span class="p">;</span>
	<span class="n">signature</span> <span class="o">=</span> <span class="n">afi_readl</span><span class="p">(</span><span class="n">AFI_INTR_SIGNATURE</span><span class="p">);</span>
	<span class="n">afi_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">AFI_INTR_CODE</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">code</span> <span class="o">==</span> <span class="n">AFI_INTR_LEGACY</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">IRQ_NONE</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">code</span> <span class="o">&gt;=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">err_msg</span><span class="p">))</span>
		<span class="n">code</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * do not pollute kernel log with master abort reports since they</span>
<span class="cm">	 * happen a lot during enumeration</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">code</span> <span class="o">==</span> <span class="n">AFI_INTR_MASTER_ABORT</span><span class="p">)</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;PCIE: %s, signature: %08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">err_msg</span><span class="p">[</span><span class="n">code</span><span class="p">],</span> <span class="n">signature</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;PCIE: %s, signature: %08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">err_msg</span><span class="p">[</span><span class="n">code</span><span class="p">],</span> <span class="n">signature</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">tegra_pcie_setup_translations</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">fpci_bar</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">size</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">axi_address</span><span class="p">;</span>

	<span class="cm">/* Bar 0: config Bar */</span>
	<span class="n">fpci_bar</span> <span class="o">=</span> <span class="p">((</span><span class="n">u32</span><span class="p">)</span><span class="mh">0xfdff</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">);</span>
	<span class="n">size</span> <span class="o">=</span> <span class="n">PCIE_CFG_SZ</span><span class="p">;</span>
	<span class="n">axi_address</span> <span class="o">=</span> <span class="n">TEGRA_PCIE_BASE</span> <span class="o">+</span> <span class="n">PCIE_CFG_OFF</span><span class="p">;</span>
	<span class="n">afi_writel</span><span class="p">(</span><span class="n">axi_address</span><span class="p">,</span> <span class="n">AFI_AXI_BAR0_START</span><span class="p">);</span>
	<span class="n">afi_writel</span><span class="p">(</span><span class="n">size</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">,</span> <span class="n">AFI_AXI_BAR0_SZ</span><span class="p">);</span>
	<span class="n">afi_writel</span><span class="p">(</span><span class="n">fpci_bar</span><span class="p">,</span> <span class="n">AFI_FPCI_BAR0</span><span class="p">);</span>

	<span class="cm">/* Bar 1: extended config Bar */</span>
	<span class="n">fpci_bar</span> <span class="o">=</span> <span class="p">((</span><span class="n">u32</span><span class="p">)</span><span class="mh">0xfe1</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span><span class="p">);</span>
	<span class="n">size</span> <span class="o">=</span> <span class="n">PCIE_EXT_CFG_SZ</span><span class="p">;</span>
	<span class="n">axi_address</span> <span class="o">=</span> <span class="n">TEGRA_PCIE_BASE</span> <span class="o">+</span> <span class="n">PCIE_EXT_CFG_OFF</span><span class="p">;</span>
	<span class="n">afi_writel</span><span class="p">(</span><span class="n">axi_address</span><span class="p">,</span> <span class="n">AFI_AXI_BAR1_START</span><span class="p">);</span>
	<span class="n">afi_writel</span><span class="p">(</span><span class="n">size</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">,</span> <span class="n">AFI_AXI_BAR1_SZ</span><span class="p">);</span>
	<span class="n">afi_writel</span><span class="p">(</span><span class="n">fpci_bar</span><span class="p">,</span> <span class="n">AFI_FPCI_BAR1</span><span class="p">);</span>

	<span class="cm">/* Bar 2: downstream IO bar */</span>
	<span class="n">fpci_bar</span> <span class="o">=</span> <span class="p">((</span><span class="n">__u32</span><span class="p">)</span><span class="mh">0xfdfc</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">);</span>
	<span class="n">size</span> <span class="o">=</span> <span class="n">MMIO_SIZE</span><span class="p">;</span>
	<span class="n">axi_address</span> <span class="o">=</span> <span class="n">MMIO_BASE</span><span class="p">;</span>
	<span class="n">afi_writel</span><span class="p">(</span><span class="n">axi_address</span><span class="p">,</span> <span class="n">AFI_AXI_BAR2_START</span><span class="p">);</span>
	<span class="n">afi_writel</span><span class="p">(</span><span class="n">size</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">,</span> <span class="n">AFI_AXI_BAR2_SZ</span><span class="p">);</span>
	<span class="n">afi_writel</span><span class="p">(</span><span class="n">fpci_bar</span><span class="p">,</span> <span class="n">AFI_FPCI_BAR2</span><span class="p">);</span>

	<span class="cm">/* Bar 3: prefetchable memory BAR */</span>
	<span class="n">fpci_bar</span> <span class="o">=</span> <span class="p">(((</span><span class="n">PREFETCH_MEM_BASE_0</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x0fffffff</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x1</span><span class="p">;</span>
	<span class="n">size</span> <span class="o">=</span>  <span class="n">PREFETCH_MEM_SIZE_0</span> <span class="o">+</span>  <span class="n">PREFETCH_MEM_SIZE_1</span><span class="p">;</span>
	<span class="n">axi_address</span> <span class="o">=</span> <span class="n">PREFETCH_MEM_BASE_0</span><span class="p">;</span>
	<span class="n">afi_writel</span><span class="p">(</span><span class="n">axi_address</span><span class="p">,</span> <span class="n">AFI_AXI_BAR3_START</span><span class="p">);</span>
	<span class="n">afi_writel</span><span class="p">(</span><span class="n">size</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">,</span> <span class="n">AFI_AXI_BAR3_SZ</span><span class="p">);</span>
	<span class="n">afi_writel</span><span class="p">(</span><span class="n">fpci_bar</span><span class="p">,</span> <span class="n">AFI_FPCI_BAR3</span><span class="p">);</span>

	<span class="cm">/* Bar 4: non prefetchable memory BAR */</span>
	<span class="n">fpci_bar</span> <span class="o">=</span> <span class="p">(((</span><span class="n">MEM_BASE_0</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">)</span>	<span class="o">&amp;</span> <span class="mh">0x0FFFFFFF</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x1</span><span class="p">;</span>
	<span class="n">size</span> <span class="o">=</span> <span class="n">MEM_SIZE_0</span> <span class="o">+</span> <span class="n">MEM_SIZE_1</span><span class="p">;</span>
	<span class="n">axi_address</span> <span class="o">=</span> <span class="n">MEM_BASE_0</span><span class="p">;</span>
	<span class="n">afi_writel</span><span class="p">(</span><span class="n">axi_address</span><span class="p">,</span> <span class="n">AFI_AXI_BAR4_START</span><span class="p">);</span>
	<span class="n">afi_writel</span><span class="p">(</span><span class="n">size</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">,</span> <span class="n">AFI_AXI_BAR4_SZ</span><span class="p">);</span>
	<span class="n">afi_writel</span><span class="p">(</span><span class="n">fpci_bar</span><span class="p">,</span> <span class="n">AFI_FPCI_BAR4</span><span class="p">);</span>

	<span class="cm">/* Bar 5: NULL out the remaining BAR as it is not used */</span>
	<span class="n">fpci_bar</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">size</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">axi_address</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">afi_writel</span><span class="p">(</span><span class="n">axi_address</span><span class="p">,</span> <span class="n">AFI_AXI_BAR5_START</span><span class="p">);</span>
	<span class="n">afi_writel</span><span class="p">(</span><span class="n">size</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">,</span> <span class="n">AFI_AXI_BAR5_SZ</span><span class="p">);</span>
	<span class="n">afi_writel</span><span class="p">(</span><span class="n">fpci_bar</span><span class="p">,</span> <span class="n">AFI_FPCI_BAR5</span><span class="p">);</span>

	<span class="cm">/* map all upstream transactions as uncached */</span>
	<span class="n">afi_writel</span><span class="p">(</span><span class="n">PHYS_OFFSET</span><span class="p">,</span> <span class="n">AFI_CACHE_BAR0_ST</span><span class="p">);</span>
	<span class="n">afi_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">AFI_CACHE_BAR0_SZ</span><span class="p">);</span>
	<span class="n">afi_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">AFI_CACHE_BAR1_ST</span><span class="p">);</span>
	<span class="n">afi_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">AFI_CACHE_BAR1_SZ</span><span class="p">);</span>

	<span class="cm">/* No MSI */</span>
	<span class="n">afi_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">AFI_MSI_FPCI_BAR_ST</span><span class="p">);</span>
	<span class="n">afi_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">AFI_MSI_BAR_SZ</span><span class="p">);</span>
	<span class="n">afi_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">AFI_MSI_AXI_BAR_ST</span><span class="p">);</span>
	<span class="n">afi_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">AFI_MSI_BAR_SZ</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">tegra_pcie_enable_controller</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">,</span> <span class="n">reg</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">timeout</span><span class="p">;</span>

	<span class="cm">/* Enable slot clock and pulse the reset signals */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">reg</span> <span class="o">=</span> <span class="n">AFI_PEX0_CTRL</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">,</span> <span class="n">reg</span> <span class="o">+=</span> <span class="mh">0x8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">afi_readl</span><span class="p">(</span><span class="n">reg</span><span class="p">)</span> <span class="o">|</span>  <span class="n">AFI_PEX_CTRL_REFCLK_EN</span><span class="p">;</span>
		<span class="n">afi_writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">AFI_PEX_CTRL_RST</span><span class="p">;</span>
		<span class="n">afi_writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

		<span class="n">val</span> <span class="o">=</span> <span class="n">afi_readl</span><span class="p">(</span><span class="n">reg</span><span class="p">)</span> <span class="o">|</span> <span class="n">AFI_PEX_CTRL_RST</span><span class="p">;</span>
		<span class="n">afi_writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Enable dual controller and both ports */</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">afi_readl</span><span class="p">(</span><span class="n">AFI_PCIE_CONFIG</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">AFI_PCIE_CONFIG_PCIEC0_DISABLE_DEVICE</span> <span class="o">|</span>
		 <span class="n">AFI_PCIE_CONFIG_PCIEC1_DISABLE_DEVICE</span> <span class="o">|</span>
		 <span class="n">AFI_PCIE_CONFIG_SM2TMS0_XBAR_CONFIG_MASK</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">AFI_PCIE_CONFIG_SM2TMS0_XBAR_CONFIG_DUAL</span><span class="p">;</span>
	<span class="n">afi_writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">AFI_PCIE_CONFIG</span><span class="p">);</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">afi_readl</span><span class="p">(</span><span class="n">AFI_FUSE</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">AFI_FUSE_PCIE_T0_GEN2_DIS</span><span class="p">;</span>
	<span class="n">afi_writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">AFI_FUSE</span><span class="p">);</span>

	<span class="cm">/* Initialze internal PHY, enable up to 16 PCIE lanes */</span>
	<span class="n">pads_writel</span><span class="p">(</span><span class="mh">0x0</span><span class="p">,</span> <span class="n">PADS_CTL_SEL</span><span class="p">);</span>

	<span class="cm">/* override IDDQ to 1 on all 4 lanes */</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">pads_readl</span><span class="p">(</span><span class="n">PADS_CTL</span><span class="p">)</span> <span class="o">|</span> <span class="n">PADS_CTL_IDDQ_1L</span><span class="p">;</span>
	<span class="n">pads_writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">PADS_CTL</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * set up PHY PLL inputs select PLLE output as refclock,</span>
<span class="cm">	 * set TX ref sel to div10 (not div5)</span>
<span class="cm">	 */</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">pads_readl</span><span class="p">(</span><span class="n">PADS_PLL_CTL</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">PADS_PLL_CTL_REFCLK_MASK</span> <span class="o">|</span> <span class="n">PADS_PLL_CTL_TXCLKREF_MASK</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="p">(</span><span class="n">PADS_PLL_CTL_REFCLK_INTERNAL_CML</span> <span class="o">|</span> <span class="n">PADS_PLL_CTL_TXCLKREF_DIV10</span><span class="p">);</span>
	<span class="n">pads_writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">PADS_PLL_CTL</span><span class="p">);</span>

	<span class="cm">/* take PLL out of reset  */</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">pads_readl</span><span class="p">(</span><span class="n">PADS_PLL_CTL</span><span class="p">)</span> <span class="o">|</span> <span class="n">PADS_PLL_CTL_RST_B4SM</span><span class="p">;</span>
	<span class="n">pads_writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">PADS_PLL_CTL</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Hack, set the clock voltage to the DEFAULT provided by hw folks.</span>
<span class="cm">	 * This doesn&#39;t exist in the documentation</span>
<span class="cm">	 */</span>
	<span class="n">pads_writel</span><span class="p">(</span><span class="mh">0xfa5cfa5c</span><span class="p">,</span> <span class="mh">0xc8</span><span class="p">);</span>

	<span class="cm">/* Wait for the PLL to lock */</span>
	<span class="n">timeout</span> <span class="o">=</span> <span class="mi">300</span><span class="p">;</span>
	<span class="k">do</span> <span class="p">{</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">pads_readl</span><span class="p">(</span><span class="n">PADS_PLL_CTL</span><span class="p">);</span>
		<span class="n">usleep_range</span><span class="p">(</span><span class="mi">1000</span><span class="p">,</span> <span class="mi">1000</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">--</span><span class="n">timeout</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;Tegra PCIe error: timeout waiting for PLL</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">PADS_PLL_CTL_LOCKDET</span><span class="p">));</span>

	<span class="cm">/* turn off IDDQ override */</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">pads_readl</span><span class="p">(</span><span class="n">PADS_CTL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">PADS_CTL_IDDQ_1L</span><span class="p">;</span>
	<span class="n">pads_writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">PADS_CTL</span><span class="p">);</span>

	<span class="cm">/* enable TX/RX data */</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">pads_readl</span><span class="p">(</span><span class="n">PADS_CTL</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="p">(</span><span class="n">PADS_CTL_TX_DATA_EN_1L</span> <span class="o">|</span> <span class="n">PADS_CTL_RX_DATA_EN_1L</span><span class="p">);</span>
	<span class="n">pads_writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">PADS_CTL</span><span class="p">);</span>

	<span class="cm">/* Take the PCIe interface module out of reset */</span>
	<span class="n">tegra_periph_reset_deassert</span><span class="p">(</span><span class="n">tegra_pcie</span><span class="p">.</span><span class="n">pcie_xclk</span><span class="p">);</span>

	<span class="cm">/* Finally enable PCIe */</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">afi_readl</span><span class="p">(</span><span class="n">AFI_CONFIGURATION</span><span class="p">)</span> <span class="o">|</span> <span class="n">AFI_CONFIGURATION_EN_FPCI</span><span class="p">;</span>
	<span class="n">afi_writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">AFI_CONFIGURATION</span><span class="p">);</span>

	<span class="n">val</span> <span class="o">=</span> <span class="p">(</span><span class="n">AFI_INTR_EN_INI_SLVERR</span> <span class="o">|</span> <span class="n">AFI_INTR_EN_INI_DECERR</span> <span class="o">|</span>
	       <span class="n">AFI_INTR_EN_TGT_SLVERR</span> <span class="o">|</span> <span class="n">AFI_INTR_EN_TGT_DECERR</span> <span class="o">|</span>
	       <span class="n">AFI_INTR_EN_TGT_WRERR</span> <span class="o">|</span> <span class="n">AFI_INTR_EN_DFPCI_DECERR</span><span class="p">);</span>
	<span class="n">afi_writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">AFI_AFI_INTR_ENABLE</span><span class="p">);</span>
	<span class="n">afi_writel</span><span class="p">(</span><span class="mh">0xffffffff</span><span class="p">,</span> <span class="n">AFI_SM_INTR_ENABLE</span><span class="p">);</span>

	<span class="cm">/* FIXME: No MSI for now, only INT */</span>
	<span class="n">afi_writel</span><span class="p">(</span><span class="n">AFI_INTR_MASK_INT_MASK</span><span class="p">,</span> <span class="n">AFI_INTR_MASK</span><span class="p">);</span>

	<span class="cm">/* Disable all execptions */</span>
	<span class="n">afi_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">AFI_FPCI_ERROR_MASKS</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">tegra_pcie_xclk_clamp</span><span class="p">(</span><span class="n">bool</span> <span class="n">clamp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">pmc_readl</span><span class="p">(</span><span class="n">PMC_SCRATCH42</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">PMC_SCRATCH42_PCX_CLAMP</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clamp</span><span class="p">)</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="n">PMC_SCRATCH42_PCX_CLAMP</span><span class="p">;</span>

	<span class="n">pmc_writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">PMC_SCRATCH42</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">tegra_pcie_power_off</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">tegra_periph_reset_assert</span><span class="p">(</span><span class="n">tegra_pcie</span><span class="p">.</span><span class="n">pcie_xclk</span><span class="p">);</span>
	<span class="n">tegra_periph_reset_assert</span><span class="p">(</span><span class="n">tegra_pcie</span><span class="p">.</span><span class="n">afi_clk</span><span class="p">);</span>
	<span class="n">tegra_periph_reset_assert</span><span class="p">(</span><span class="n">tegra_pcie</span><span class="p">.</span><span class="n">pex_clk</span><span class="p">);</span>

	<span class="n">tegra_powergate_power_off</span><span class="p">(</span><span class="n">TEGRA_POWERGATE_PCIE</span><span class="p">);</span>
	<span class="n">tegra_pcie_xclk_clamp</span><span class="p">(</span><span class="nb">true</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">tegra_pcie_power_regate</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>

	<span class="n">tegra_pcie_power_off</span><span class="p">();</span>

	<span class="n">tegra_pcie_xclk_clamp</span><span class="p">(</span><span class="nb">true</span><span class="p">);</span>

	<span class="n">tegra_periph_reset_assert</span><span class="p">(</span><span class="n">tegra_pcie</span><span class="p">.</span><span class="n">pcie_xclk</span><span class="p">);</span>
	<span class="n">tegra_periph_reset_assert</span><span class="p">(</span><span class="n">tegra_pcie</span><span class="p">.</span><span class="n">afi_clk</span><span class="p">);</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">tegra_powergate_sequence_power_up</span><span class="p">(</span><span class="n">TEGRA_POWERGATE_PCIE</span><span class="p">,</span>
						<span class="n">tegra_pcie</span><span class="p">.</span><span class="n">pex_clk</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;PCIE: powerup sequence failed: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">err</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">tegra_periph_reset_deassert</span><span class="p">(</span><span class="n">tegra_pcie</span><span class="p">.</span><span class="n">afi_clk</span><span class="p">);</span>

	<span class="n">tegra_pcie_xclk_clamp</span><span class="p">(</span><span class="nb">false</span><span class="p">);</span>

	<span class="n">clk_enable</span><span class="p">(</span><span class="n">tegra_pcie</span><span class="p">.</span><span class="n">afi_clk</span><span class="p">);</span>
	<span class="n">clk_enable</span><span class="p">(</span><span class="n">tegra_pcie</span><span class="p">.</span><span class="n">pex_clk</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">clk_enable</span><span class="p">(</span><span class="n">tegra_pcie</span><span class="p">.</span><span class="n">pll_e</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">tegra_pcie_clocks_get</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>

	<span class="n">tegra_pcie</span><span class="p">.</span><span class="n">pex_clk</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pex&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">tegra_pcie</span><span class="p">.</span><span class="n">pex_clk</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">tegra_pcie</span><span class="p">.</span><span class="n">pex_clk</span><span class="p">);</span>

	<span class="n">tegra_pcie</span><span class="p">.</span><span class="n">afi_clk</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;afi&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">tegra_pcie</span><span class="p">.</span><span class="n">afi_clk</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">err</span> <span class="o">=</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">tegra_pcie</span><span class="p">.</span><span class="n">afi_clk</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_afi_clk</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">tegra_pcie</span><span class="p">.</span><span class="n">pcie_xclk</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pcie_xclk&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">tegra_pcie</span><span class="p">.</span><span class="n">pcie_xclk</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">err</span> <span class="o">=</span>  <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">tegra_pcie</span><span class="p">.</span><span class="n">pcie_xclk</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_pcie_xclk</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">tegra_pcie</span><span class="p">.</span><span class="n">pll_e</span> <span class="o">=</span> <span class="n">clk_get_sys</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll_e&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">tegra_pcie</span><span class="p">.</span><span class="n">pll_e</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">err</span> <span class="o">=</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">tegra_pcie</span><span class="p">.</span><span class="n">pll_e</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_pll_e</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">err_pll_e:</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">tegra_pcie</span><span class="p">.</span><span class="n">pcie_xclk</span><span class="p">);</span>
<span class="nl">err_pcie_xclk:</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">tegra_pcie</span><span class="p">.</span><span class="n">afi_clk</span><span class="p">);</span>
<span class="nl">err_afi_clk:</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">tegra_pcie</span><span class="p">.</span><span class="n">pex_clk</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">tegra_pcie_clocks_put</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">tegra_pcie</span><span class="p">.</span><span class="n">pll_e</span><span class="p">);</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">tegra_pcie</span><span class="p">.</span><span class="n">pcie_xclk</span><span class="p">);</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">tegra_pcie</span><span class="p">.</span><span class="n">afi_clk</span><span class="p">);</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">tegra_pcie</span><span class="p">.</span><span class="n">pex_clk</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">tegra_pcie_get_resources</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">res_mmio</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">tegra_pcie</span><span class="p">.</span><span class="n">res_mmio</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">tegra_pcie_clocks_get</span><span class="p">();</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;PCIE: failed to get clocks: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">err</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">tegra_pcie_power_regate</span><span class="p">();</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;PCIE: failed to power up: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">err</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_pwr_on</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">tegra_pcie</span><span class="p">.</span><span class="n">regs</span> <span class="o">=</span> <span class="n">ioremap_nocache</span><span class="p">(</span><span class="n">TEGRA_PCIE_BASE</span><span class="p">,</span> <span class="n">PCIE_IOMAP_SZ</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tegra_pcie</span><span class="p">.</span><span class="n">regs</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;PCIE: Failed to map PCI/AFI registers</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_map_reg</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">request_resource</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iomem_resource</span><span class="p">,</span> <span class="n">res_mmio</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;PCIE: Failed to request resources: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">err</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_req_io</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">tegra_pcie_io_base</span> <span class="o">=</span> <span class="n">ioremap_nocache</span><span class="p">(</span><span class="n">res_mmio</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span>
					     <span class="n">resource_size</span><span class="p">(</span><span class="n">res_mmio</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tegra_pcie_io_base</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;PCIE: Failed to map IO</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_map_io</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">INT_PCIE_INTR</span><span class="p">,</span> <span class="n">tegra_pcie_isr</span><span class="p">,</span>
			  <span class="n">IRQF_SHARED</span><span class="p">,</span> <span class="s">&quot;PCIE&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">tegra_pcie</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;PCIE: Failed to register IRQ: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">err</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_irq</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">set_irq_flags</span><span class="p">(</span><span class="n">INT_PCIE_INTR</span><span class="p">,</span> <span class="n">IRQF_VALID</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">err_irq:</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">tegra_pcie_io_base</span><span class="p">);</span>
<span class="nl">err_map_io:</span>
	<span class="n">release_resource</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tegra_pcie</span><span class="p">.</span><span class="n">res_mmio</span><span class="p">);</span>
<span class="nl">err_req_io:</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">tegra_pcie</span><span class="p">.</span><span class="n">regs</span><span class="p">);</span>
<span class="nl">err_map_reg:</span>
	<span class="n">tegra_pcie_power_off</span><span class="p">();</span>
<span class="nl">err_pwr_on:</span>
	<span class="n">tegra_pcie_clocks_put</span><span class="p">();</span>

	<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * FIXME: If there are no PCIe cards attached, then calling this function</span>
<span class="cm"> * can result in the increase of the bootup time as there are big timeout</span>
<span class="cm"> * loops.</span>
<span class="cm"> */</span>
<span class="cp">#define TEGRA_PCIE_LINKUP_TIMEOUT	200	</span><span class="cm">/* up to 1.2 seconds */</span><span class="cp"></span>
<span class="k">static</span> <span class="n">bool</span> <span class="nf">tegra_pcie_check_link</span><span class="p">(</span><span class="k">struct</span> <span class="n">tegra_pcie_port</span> <span class="o">*</span><span class="n">pp</span><span class="p">,</span> <span class="kt">int</span> <span class="n">idx</span><span class="p">,</span>
				  <span class="n">u32</span> <span class="n">reset_reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">retries</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">timeout</span><span class="p">;</span>

	<span class="k">do</span> <span class="p">{</span>
		<span class="n">timeout</span> <span class="o">=</span> <span class="n">TEGRA_PCIE_LINKUP_TIMEOUT</span><span class="p">;</span>
		<span class="k">while</span> <span class="p">(</span><span class="n">timeout</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">pp</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">RP_VEND_XP</span><span class="p">);</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="n">RP_VEND_XP_DL_UP</span><span class="p">)</span>
				<span class="k">break</span><span class="p">;</span>

			<span class="n">mdelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
			<span class="n">timeout</span><span class="o">--</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">timeout</span><span class="p">)</span>  <span class="p">{</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;PCIE: port %d: link down, retrying</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">idx</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">retry</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">timeout</span> <span class="o">=</span> <span class="n">TEGRA_PCIE_LINKUP_TIMEOUT</span><span class="p">;</span>
		<span class="k">while</span> <span class="p">(</span><span class="n">timeout</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">pp</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">RP_LINK_CONTROL_STATUS</span><span class="p">);</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="mh">0x20000000</span><span class="p">)</span>
				<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>

			<span class="n">mdelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
			<span class="n">timeout</span><span class="o">--</span><span class="p">;</span>
		<span class="p">}</span>

<span class="nl">retry:</span>
		<span class="cm">/* Pulse the PEX reset */</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">afi_readl</span><span class="p">(</span><span class="n">reset_reg</span><span class="p">)</span> <span class="o">|</span> <span class="n">AFI_PEX_CTRL_RST</span><span class="p">;</span>
		<span class="n">afi_writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">reset_reg</span><span class="p">);</span>
		<span class="n">mdelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">afi_readl</span><span class="p">(</span><span class="n">reset_reg</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">AFI_PEX_CTRL_RST</span><span class="p">;</span>
		<span class="n">afi_writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">reset_reg</span><span class="p">);</span>

		<span class="n">retries</span><span class="o">--</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">retries</span><span class="p">);</span>

	<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">tegra_pcie_add_port</span><span class="p">(</span><span class="kt">int</span> <span class="n">index</span><span class="p">,</span> <span class="n">u32</span> <span class="n">offset</span><span class="p">,</span> <span class="n">u32</span> <span class="n">reset_reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">tegra_pcie_port</span> <span class="o">*</span><span class="n">pp</span><span class="p">;</span>

	<span class="n">pp</span> <span class="o">=</span> <span class="n">tegra_pcie</span><span class="p">.</span><span class="n">port</span> <span class="o">+</span> <span class="n">tegra_pcie</span><span class="p">.</span><span class="n">num_ports</span><span class="p">;</span>

	<span class="n">pp</span><span class="o">-&gt;</span><span class="n">index</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">pp</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">=</span> <span class="n">tegra_pcie</span><span class="p">.</span><span class="n">regs</span> <span class="o">+</span> <span class="n">offset</span><span class="p">;</span>
	<span class="n">pp</span><span class="o">-&gt;</span><span class="n">link_up</span> <span class="o">=</span> <span class="n">tegra_pcie_check_link</span><span class="p">(</span><span class="n">pp</span><span class="p">,</span> <span class="n">index</span><span class="p">,</span> <span class="n">reset_reg</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pp</span><span class="o">-&gt;</span><span class="n">link_up</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pp</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;PCIE: port %d: link down, ignoring</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">index</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">tegra_pcie</span><span class="p">.</span><span class="n">num_ports</span><span class="o">++</span><span class="p">;</span>
	<span class="n">pp</span><span class="o">-&gt;</span><span class="n">index</span> <span class="o">=</span> <span class="n">index</span><span class="p">;</span>
	<span class="n">pp</span><span class="o">-&gt;</span><span class="n">root_bus_nr</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">memset</span><span class="p">(</span><span class="n">pp</span><span class="o">-&gt;</span><span class="n">res</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">pp</span><span class="o">-&gt;</span><span class="n">res</span><span class="p">));</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="nf">tegra_pcie_init</span><span class="p">(</span><span class="n">bool</span> <span class="n">init_port0</span><span class="p">,</span> <span class="n">bool</span> <span class="n">init_port1</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">init_port0</span> <span class="o">||</span> <span class="n">init_port1</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>

	<span class="n">pcibios_min_mem</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">tegra_pcie_get_resources</span><span class="p">();</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">err</span><span class="p">;</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">tegra_pcie_enable_controller</span><span class="p">();</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">err</span><span class="p">;</span>

	<span class="cm">/* setup the AFI address translations */</span>
	<span class="n">tegra_pcie_setup_translations</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">init_port0</span><span class="p">)</span>
		<span class="n">tegra_pcie_add_port</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">RP0_OFFSET</span><span class="p">,</span> <span class="n">AFI_PEX0_CTRL</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">init_port1</span><span class="p">)</span>
		<span class="n">tegra_pcie_add_port</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">RP1_OFFSET</span><span class="p">,</span> <span class="n">AFI_PEX1_CTRL</span><span class="p">);</span>

	<span class="n">pci_common_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tegra_pcie_hw</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
