/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
runnervmwhb2z
+ date
Wed Oct 15 04:14:06 UTC 2025
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1760501646
+ CACTUS_STARTTIME=1760501646
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.18.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.18.0
Compile date:      Oct 15 2025 (04:06:15)
Run date:          Oct 15 2025 (04:14:07+0000)
Run host:          runnervmwhb2z.0vs3c2pdb1ou1m1modhdeq1fdh.ex.internal.cloudapp.net (pid=136237)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.10.0, API version 0x20800
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: runnervmwhb2z
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=16379468KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=0d513348-b28c-d442-a7b6-6210dc75a3b2, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=02/27/2023, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/hosted-compute-agent.service, OSName=Linux, OSRelease=6.11.0-1018-azure, OSVersion="#18~24.04.1-Ubuntu SMP Sat Jun 28 04:46:03 UTC 2025", HostName=runnervmwhb2z, Architecture=x86_64, hwlocVersion=2.10.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=16379468KB, CPUVendor=AuthenticAMD, CPUFamilyNumber=25, CPUModelNumber=1, CPUModel="AMD EPYC 7763 64-Core Processor                ", CPUStepping=1)
    L3Cache L#0: (P#0, size=32768KB, linesize=64, ways=16, Inclusive=0)
      L2Cache L#0: (P#0, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
            PU L#1: (P#1)
      L2Cache L#1: (P#1, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#2: (P#2)
            PU L#3: (P#3)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-3} P#{0-3}
    OpenMP thread 1: PU set L#{0-3} P#{0-3}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{2} P#{2}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 2 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 2 PUs
  Cache (unknown name) has type "unified" depth 2
    size 524288 linesize 64 associativity 8 stride 65536, for 2 PUs
  Cache (unknown name) has type "unified" depth 3
    size 33554432 linesize 64 associativity 16 stride 2097152, for 4 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00124849 sec
      iterations=10000000... time=0.0125672 sec
      iterations=100000000... time=0.124501 sec
      iterations=900000000... time=1.12008 sec
      iterations=900000000... time=0.840571 sec
      result: 6.43991 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00198006 sec
      iterations=10000000... time=0.0198104 sec
      iterations=100000000... time=0.198394 sec
      iterations=600000000... time=1.1901 sec
      result: 16.1331 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00172038 sec
      iterations=10000000... time=0.0164517 sec
      iterations=100000000... time=0.169845 sec
      iterations=600000000... time=0.933014 sec
      iterations=1200000000... time=1.86701 sec
      result: 10.2838 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000123431 sec
      iterations=10000... time=0.00124201 sec
      iterations=100000... time=0.0124428 sec
      iterations=1000000... time=0.124245 sec
      iterations=9000000... time=1.13292 sec
      result: 1.25881 nsec
    Read latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=0.000493364 sec
      iterations=10000... time=0.00475103 sec
      iterations=100000... time=0.0474585 sec
      iterations=1000000... time=0.468882 sec
      iterations=2000000... time=0.938399 sec
      iterations=4000000... time=1.88479 sec
      result: 4.71197 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=3.91e-07 sec
      iterations=10... time=3.055e-06 sec
      iterations=100... time=2.9014e-05 sec
      iterations=1000... time=0.000303188 sec
      iterations=10000... time=0.00263359 sec
      iterations=100000... time=0.0245031 sec
      iterations=1000000... time=0.244842 sec
      iterations=4000000... time=0.97944 sec
      iterations=8000000... time=1.95982 sec
      result: 100.319 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=6.392e-06 sec
      iterations=10... time=4.9683e-05 sec
      iterations=100... time=0.000508112 sec
      iterations=1000... time=0.00495599 sec
      iterations=10000... time=0.049596 sec
      iterations=100000... time=0.49618 sec
      iterations=200000... time=0.996932 sec
      iterations=400000... time=1.99149 sec
      result: 78.9791 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=2.535e-06 sec
      iterations=10000... time=2.4756e-05 sec
      iterations=100000... time=0.000249407 sec
      iterations=1000000... time=0.00248762 sec
      iterations=10000000... time=0.0248579 sec
      iterations=100000000... time=0.251924 sec
      iterations=400000000... time=0.994714 sec
      iterations=800000000... time=1.99096 sec
      result: 0.311088 nsec
    Write latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=9.187e-06 sec
      iterations=10000... time=8.7754e-05 sec
      iterations=100000... time=0.00110236 sec
      iterations=1000000... time=0.0108727 sec
      iterations=10000000... time=0.108908 sec
      iterations=100000000... time=1.08671 sec
      result: 1.35839 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=3.21e-07 sec
      iterations=10... time=2.815e-06 sec
      iterations=100... time=2.7622e-05 sec
      iterations=1000... time=0.000284383 sec
      iterations=10000... time=0.00278813 sec
      iterations=100000... time=0.0278183 sec
      iterations=1000000... time=0.278286 sec
      iterations=4000000... time=1.11364 sec
      result: 88.2727 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=8.085e-06 sec
      iterations=10... time=5.0635e-05 sec
      iterations=100... time=0.000513823 sec
      iterations=1000... time=0.00471912 sec
      iterations=10000... time=0.0466548 sec
      iterations=100000... time=0.464632 sec
      iterations=200000... time=0.927833 sec
      iterations=400000... time=1.93085 sec
      result: 81.4597 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=2.0508e-05 sec
      iterations=10... time=0.000334697 sec
      iterations=100... time=0.00328347 sec
      iterations=1000... time=0.0345437 sec
      iterations=10000... time=0.332094 sec
      iterations=30000... time=1.0332 sec
      result: 0.0501742 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=0.000159509 sec
      iterations=10... time=0.00146201 sec
      iterations=100... time=0.0158552 sec
      iterations=1000... time=0.156801 sec
      iterations=7000... time=1.08732 sec
      result: 0.157012 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.00416584 sec
      iterations=10... time=0.0386259 sec
      iterations=100... time=0.383488 sec
      iterations=300... time=1.15197 sec
      result: 0.406492 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00129405 sec
      iterations=10000000... time=0.0124709 sec
      iterations=100000000... time=0.124479 sec
      iterations=900000000... time=1.12045 sec
      iterations=900000000... time=0.840025 sec
      result: 6.41884 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00197996 sec
      iterations=10000000... time=0.0198371 sec
      iterations=100000000... time=0.198316 sec
      iterations=600000000... time=1.18996 sec
      result: 16.135 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00157778 sec
      iterations=10000000... time=0.0155941 sec
      iterations=100000000... time=0.155485 sec
      iterations=700000000... time=1.09117 sec
      result: 10.2642 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000124599 sec
      iterations=10000... time=0.00126521 sec
      iterations=100000... time=0.0124611 sec
      iterations=1000000... time=0.124399 sec
      iterations=9000000... time=1.11922 sec
      result: 1.24357 nsec
    Read latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=0.00046978 sec
      iterations=10000... time=0.00455406 sec
      iterations=100000... time=0.0454052 sec
      iterations=1000000... time=0.452254 sec
      iterations=2000000... time=0.903826 sec
      iterations=4000000... time=1.81098 sec
      result: 4.52744 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=5.405e-07 sec
      iterations=10... time=3.5515e-06 sec
      iterations=100... time=3.58115e-05 sec
      iterations=1000... time=0.000296205 sec
      iterations=10000... time=0.00254242 sec
      iterations=100000... time=0.0244746 sec
      iterations=1000000... time=0.245046 sec
      iterations=4000000... time=0.979683 sec
      iterations=8000000... time=1.97272 sec
      result: 99.6635 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=1.845e-05 sec
      iterations=10... time=5.78835e-05 sec
      iterations=100... time=0.000501315 sec
      iterations=1000... time=0.00500684 sec
      iterations=10000... time=0.0500505 sec
      iterations=100000... time=0.497922 sec
      iterations=200000... time=0.994919 sec
      iterations=400000... time=1.99373 sec
      result: 78.8907 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.2405e-06 sec
      iterations=10000... time=3.11485e-05 sec
      iterations=100000... time=0.000298464 sec
      iterations=1000000... time=0.00255634 sec
      iterations=10000000... time=0.0248704 sec
      iterations=100000000... time=0.249307 sec
      iterations=400000000... time=0.995187 sec
      iterations=800000000... time=2.01144 sec
      result: 0.314288 nsec
    Write latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=1.00335e-05 sec
      iterations=10000... time=0.000114295 sec
      iterations=100000... time=0.000976344 sec
      iterations=1000000... time=0.00965919 sec
      iterations=10000000... time=0.0969555 sec
      iterations=100000000... time=0.96853 sec
      iterations=200000000... time=1.94983 sec
      result: 1.21864 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.01e-07 sec
      iterations=10... time=3.712e-06 sec
      iterations=100... time=3.64435e-05 sec
      iterations=1000... time=0.000505297 sec
      iterations=10000... time=0.00361995 sec
      iterations=100000... time=0.027402 sec
      iterations=1000000... time=0.270617 sec
      iterations=4000000... time=1.0842 sec
      result: 90.6694 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=9.498e-06 sec
      iterations=10... time=7.4545e-05 sec
      iterations=100... time=0.000699891 sec
      iterations=1000... time=0.00493367 sec
      iterations=10000... time=0.047259 sec
      iterations=100000... time=0.461155 sec
      iterations=200000... time=0.921979 sec
      iterations=400000... time=1.84007 sec
      result: 85.4783 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=6.1515e-06 sec
      iterations=10... time=9.71875e-05 sec
      iterations=100... time=0.000948692 sec
      iterations=1000... time=0.00978909 sec
      iterations=10000... time=0.097132 sec
      iterations=100000... time=0.950438 sec
      iterations=200000... time=1.87398 sec
      result: 0.18442 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=3.8297e-05 sec
      iterations=10... time=0.000402909 sec
      iterations=100... time=0.00394979 sec
      iterations=1000... time=0.0416323 sec
      iterations=10000... time=0.407525 sec
      iterations=30000... time=1.26353 sec
      result: 0.579066 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.000896825 sec
      iterations=10... time=0.0111024 sec
      iterations=100... time=0.113222 sec
      iterations=1000... time=1.15855 sec
      result: 1.34728 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):  10
INFO (PUGH):  1
INFO (PUGH): 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Wed Oct 15 04:15:17 UTC 2025
+ echo Done.
Done.
  Elapsed time: 71.5 s
