
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.09G-Beta2
Install: D:\Gowin\Gowin_V1.9.3.01Beta_37928_20200110\SynplifyPro
OS: Windows 6.1

Hostname: GZAE-AE-CAOJIE

Implementation : rev_1
Synopsys HDL compiler and linker, Version comp2019q3p1, Build 210R, Built Jan  7 2020 09:22:52

Modified Files: 8
FID:  path (prevtimestamp, timestamp)
0        D:\Gowin\Gowin_V1.9.3.01Beta_37928_20200110\IDE\ipcore\MIPI_RX\data\DPHY_RX.v (N/A, 2020-01-09 11:27:45)
1        D:\Gowin\Gowin_V1.9.3.01Beta_37928_20200110\IDE\ipcore\MIPI_RX\data\DPHY_RX_TOP.v (N/A, 2020-01-09 11:27:45)
2        D:\Gowin\Gowin_V1.9.3.01Beta_37928_20200110\SynplifyPro\lib\generic\gw2a.v (N/A, 2020-01-08 03:27:26)
3        D:\Gowin\Gowin_V1.9.3.01Beta_37928_20200110\SynplifyPro\lib\vlog\hypermods.v (N/A, 2020-01-08 03:29:16)
4        D:\Gowin\Gowin_V1.9.3.01Beta_37928_20200110\SynplifyPro\lib\vlog\scemi_objects.v (N/A, 2020-01-08 03:29:16)
5        D:\Gowin\Gowin_V1.9.3.01Beta_37928_20200110\SynplifyPro\lib\vlog\scemi_pipes.svh (N/A, 2020-01-08 03:29:16)
6        D:\Gowin\Gowin_V1.9.3.01Beta_37928_20200110\SynplifyPro\lib\vlog\umr_capim.v (N/A, 2020-01-08 03:29:16)
7        D:\proj\dk_video_csi\src\mipi_csi\DPHY_RX_TOP\temp\MIPI_Rx\dphy_define.v (N/A, 2020-03-11 16:59:42)

*******************************************************************
Modules that may have changed as a result of file changes: 9
MID:  lib.cell.view
0        work.DPHY_RX_TOP.verilog may have changed because the following files changed:
                        D:\Gowin\Gowin_V1.9.3.01Beta_37928_20200110\IDE\ipcore\MIPI_RX\data\DPHY_RX_TOP.v (N/A, 2020-01-09 11:27:45) <-- (module definition)
1        work.\~Aligner.DPHY_RX_TOP.verilog may have changed because the following files changed:
                        D:\Gowin\Gowin_V1.9.3.01Beta_37928_20200110\IDE\ipcore\MIPI_RX\data\DPHY_RX.v (N/A, 2020-01-09 11:27:45) <-- (module definition)
                        D:\Gowin\Gowin_V1.9.3.01Beta_37928_20200110\IDE\ipcore\MIPI_RX\data\DPHY_RX_TOP.v (N/A, 2020-01-09 11:27:45) <-- (may instantiate this module)
2        work.\~DPHY_RX.DPHY_RX_TOP.verilog may have changed because the following files changed:
                        D:\Gowin\Gowin_V1.9.3.01Beta_37928_20200110\IDE\ipcore\MIPI_RX\data\DPHY_RX.v (N/A, 2020-01-09 11:27:45) <-- (module definition)
                        D:\Gowin\Gowin_V1.9.3.01Beta_37928_20200110\IDE\ipcore\MIPI_RX\data\DPHY_RX_TOP.v (N/A, 2020-01-09 11:27:45) <-- (may instantiate this module)
3        work.\~IO_Ctrl_RX.DPHY_RX_TOP.verilog may have changed because the following files changed:
                        D:\Gowin\Gowin_V1.9.3.01Beta_37928_20200110\IDE\ipcore\MIPI_RX\data\DPHY_RX.v (N/A, 2020-01-09 11:27:45) <-- (module definition)
                        D:\Gowin\Gowin_V1.9.3.01Beta_37928_20200110\IDE\ipcore\MIPI_RX\data\DPHY_RX_TOP.v (N/A, 2020-01-09 11:27:45) <-- (may instantiate this module)
4        work.\~clk_cross_fifo.DPHY_RX_TOP.verilog may have changed because the following files changed:
                        D:\Gowin\Gowin_V1.9.3.01Beta_37928_20200110\IDE\ipcore\MIPI_RX\data\DPHY_RX.v (N/A, 2020-01-09 11:27:45) <-- (module definition)
                        D:\Gowin\Gowin_V1.9.3.01Beta_37928_20200110\IDE\ipcore\MIPI_RX\data\DPHY_RX_TOP.v (N/A, 2020-01-09 11:27:45) <-- (may instantiate this module)
5        work.\~idesx4.DPHY_RX_TOP.verilog may have changed because the following files changed:
                        D:\Gowin\Gowin_V1.9.3.01Beta_37928_20200110\IDE\ipcore\MIPI_RX\data\DPHY_RX.v (N/A, 2020-01-09 11:27:45) <-- (module definition)
                        D:\Gowin\Gowin_V1.9.3.01Beta_37928_20200110\IDE\ipcore\MIPI_RX\data\DPHY_RX_TOP.v (N/A, 2020-01-09 11:27:45) <-- (may instantiate this module)
6        work.\~lane_align_FIFO.DPHY_RX_TOP.verilog may have changed because the following files changed:
                        D:\Gowin\Gowin_V1.9.3.01Beta_37928_20200110\IDE\ipcore\MIPI_RX\data\DPHY_RX.v (N/A, 2020-01-09 11:27:45) <-- (module definition)
                        D:\Gowin\Gowin_V1.9.3.01Beta_37928_20200110\IDE\ipcore\MIPI_RX\data\DPHY_RX_TOP.v (N/A, 2020-01-09 11:27:45) <-- (may instantiate this module)
7        work.\~lane_aligner.DPHY_RX_TOP.verilog may have changed because the following files changed:
                        D:\Gowin\Gowin_V1.9.3.01Beta_37928_20200110\IDE\ipcore\MIPI_RX\data\DPHY_RX.v (N/A, 2020-01-09 11:27:45) <-- (module definition)
                        D:\Gowin\Gowin_V1.9.3.01Beta_37928_20200110\IDE\ipcore\MIPI_RX\data\DPHY_RX_TOP.v (N/A, 2020-01-09 11:27:45) <-- (may instantiate this module)
8        work.\~word_aligner.DPHY_RX_TOP.verilog may have changed because the following files changed:
                        D:\Gowin\Gowin_V1.9.3.01Beta_37928_20200110\IDE\ipcore\MIPI_RX\data\DPHY_RX.v (N/A, 2020-01-09 11:27:45) <-- (module definition)
                        D:\Gowin\Gowin_V1.9.3.01Beta_37928_20200110\IDE\ipcore\MIPI_RX\data\DPHY_RX_TOP.v (N/A, 2020-01-09 11:27:45) <-- (may instantiate this module)

*******************************************************************
Unmodified files: 0
FID:  path (timestamp)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
