// Seed: 206413909
program module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_13, id_14;
endprogram
module module_1 #(
    parameter id_3 = 32'd54,
    parameter id_4 = 32'd50,
    parameter id_5 = 32'd31,
    parameter id_6 = 32'd13,
    parameter id_9 = 32'd57
) (
    id_1,
    id_2,
    _id_3
);
  inout wire _id_3;
  input wire id_2;
  inout logic [7:0] id_1;
  parameter id_4 = 1;
  wire  _id_5 = id_2;
  uwire _id_6 = id_5, id_7 = {{1'b0 & id_1, id_7, ~1}, (id_1)}, id_8 = -1;
  parameter id_9 = 1;
  generate
    logic [7:0][id_3 : id_4][id_3] id_10;
    ;
    logic id_11;
    ;
    logic id_12 = -1;
  endgenerate
  assign id_1[id_9 : id_6-'b0] = 1;
  wire [1  -  -1 : id_5] id_13 = id_9;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_2,
      id_10,
      id_10,
      id_8,
      id_7,
      id_10,
      id_11,
      id_10,
      id_10,
      id_12
  );
  logic [1 'd0 : 1  &&  -1] id_14;
  ;
endmodule
