###############################################################
#  Generated by:      Cadence Encounter 13.13-s017_1
#  OS:                Linux x86_64(Host ID microelnsys)
#  Generated on:      Mon Sep 26 17:13:37 2016
#  Design:            DLX
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Hold Check with Pin core_inst/MEMWB_DATAOUT/DFF_20/data_reg/CK 
Endpoint:   core_inst/MEMWB_DATAOUT/DFF_20/data_reg/D (^) checked with  leading 
edge of 'DLX_CLK'
Beginpoint: DRAM_INTERFACE[20]                        (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.173
+ Hold                          0.014
+ Phase Shift                   0.000
= Required Time                 0.186
  Arrival Time                  0.188
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                Net                |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                   |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------+-----------+-------+---------+----------| 
     | DRAM_INTERFACE[20]                        |   ^   | DRAM_INTERFACE[20]                |           |       |   0.000 |   -0.001 | 
     | core_inst/s_DRAM_DLX_OUT_tri[20]/A        |   ^   | DRAM_INTERFACE[20]                | TBUF_X1   | 0.000 |   0.000 |   -0.001 | 
     | core_inst/s_DRAM_DLX_OUT_tri[20]/Z        |   ^   | core_inst/s_DRAM_DLX_OUT[20]      | TBUF_X1   | 0.034 |   0.034 |    0.032 | 
     | U17655/A2                                 |   ^   | core_inst/s_DRAM_DLX_OUT[20]      | NAND2_X1  | 0.000 |   0.034 |    0.032 | 
     | U17655/ZN                                 |   v   | n18214                            | NAND2_X1  | 0.013 |   0.047 |    0.045 | 
     | FE_PHC234_n18214/A                        |   v   | n18214                            | CLKBUF_X1 | 0.000 |   0.047 |    0.045 | 
     | FE_PHC234_n18214/Z                        |   v   | FE_PHN234_n18214                  | CLKBUF_X1 | 0.025 |   0.071 |    0.070 | 
     | FE_PHC327_n18214/A                        |   v   | FE_PHN234_n18214                  | CLKBUF_X1 | 0.000 |   0.071 |    0.070 | 
     | FE_PHC327_n18214/Z                        |   v   | FE_PHN327_n18214                  | CLKBUF_X1 | 0.025 |   0.096 |    0.095 | 
     | FE_PHC451_n18214/A                        |   v   | FE_PHN327_n18214                  | CLKBUF_X1 | 0.000 |   0.096 |    0.095 | 
     | FE_PHC451_n18214/Z                        |   v   | FE_PHN451_n18214                  | CLKBUF_X1 | 0.024 |   0.120 |    0.119 | 
     | FE_PHC364_n18214/A                        |   v   | FE_PHN451_n18214                  | CLKBUF_X1 | 0.000 |   0.120 |    0.119 | 
     | FE_PHC364_n18214/Z                        |   v   | FE_PHN364_n18214                  | CLKBUF_X1 | 0.024 |   0.144 |    0.143 | 
     | FE_PHC266_n18214/A                        |   v   | FE_PHN364_n18214                  | CLKBUF_X1 | 0.000 |   0.144 |    0.143 | 
     | FE_PHC266_n18214/Z                        |   v   | FE_PHN266_n18214                  | CLKBUF_X1 | 0.028 |   0.172 |    0.171 | 
     | U10176/A2                                 |   v   | FE_PHN266_n18214                  | NAND2_X1  | 0.000 |   0.172 |    0.171 | 
     | U10176/ZN                                 |   ^   | core_inst/MEMWB_DATAOUT/DFF_20/N3 | NAND2_X1  | 0.016 |   0.188 |    0.186 | 
     | core_inst/MEMWB_DATAOUT/DFF_20/data_reg/D |   ^   | core_inst/MEMWB_DATAOUT/DFF_20/N3 | DFFR_X1   | 0.000 |   0.188 |    0.186 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                            |       |                 |           |       |  Time   |   Time   | 
     |--------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                    |   ^   | DLX_CLK         |           |       |   0.000 |    0.001 | 
     | DLX_CLK__L1_I0/A                           |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.003 | 
     | DLX_CLK__L1_I0/Z                           |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.041 | 
     | DLX_CLK__L2_I3/A                           |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.001 |   0.041 |    0.042 | 
     | DLX_CLK__L2_I3/Z                           |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.063 |   0.104 |    0.105 | 
     | DLX_CLK__L3_I48/A                          |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.003 |   0.107 |    0.108 | 
     | DLX_CLK__L3_I48/Z                          |   ^   | DLX_CLK__L3_N48 | CLKBUF_X3 | 0.065 |   0.172 |    0.173 | 
     | core_inst/MEMWB_DATAOUT/DFF_20/data_reg/CK |   ^   | DLX_CLK__L3_N48 | DFFR_X1   | 0.001 |   0.173 |    0.174 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin core_inst/MEMWB_DATAOUT/DFF_16/data_reg/CK 
Endpoint:   core_inst/MEMWB_DATAOUT/DFF_16/data_reg/D (^) checked with  leading 
edge of 'DLX_CLK'
Beginpoint: DRAM_INTERFACE[16]                        (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.171
+ Hold                          0.013
+ Phase Shift                   0.000
= Required Time                 0.184
  Arrival Time                  0.188
  Slack Time                    0.003
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      |  Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                               |       |                                             |           |       |  Time   |   Time   | 
     |-----------------------------------------------+-------+---------------------------------------------+-----------+-------+---------+----------| 
     | DRAM_INTERFACE[16]                            |   ^   | DRAM_INTERFACE[16]                          |           |       |   0.000 |   -0.003 | 
     | core_inst/s_DRAM_DLX_OUT_tri[16]/A            |   ^   | DRAM_INTERFACE[16]                          | TBUF_X1   | 0.000 |   0.000 |   -0.003 | 
     | core_inst/s_DRAM_DLX_OUT_tri[16]/Z            |   ^   | core_inst/s_DRAM_DLX_OUT[16]                | TBUF_X1   | 0.053 |   0.053 |    0.050 | 
     | U17651/A2                                     |   ^   | core_inst/s_DRAM_DLX_OUT[16]                | NAND2_X1  | 0.001 |   0.054 |    0.051 | 
     | U17651/ZN                                     |   v   | n18218                                      | NAND2_X1  | 0.015 |   0.069 |    0.066 | 
     | FE_PHC181_n18218/A                            |   v   | n18218                                      | CLKBUF_X1 | 0.000 |   0.069 |    0.066 | 
     | FE_PHC181_n18218/Z                            |   v   | FE_PHN181_n18218                            | CLKBUF_X1 | 0.026 |   0.095 |    0.091 | 
     | FE_PHC323_n18218/A                            |   v   | FE_PHN181_n18218                            | CLKBUF_X1 | 0.000 |   0.095 |    0.091 | 
     | FE_PHC323_n18218/Z                            |   v   | FE_PHN323_n18218                            | CLKBUF_X1 | 0.024 |   0.119 |    0.116 | 
     | FE_PHC241_n18218/A                            |   v   | FE_PHN323_n18218                            | CLKBUF_X1 | 0.000 |   0.119 |    0.116 | 
     | FE_PHC241_n18218/Z                            |   v   | FE_PHN241_n18218                            | CLKBUF_X1 | 0.027 |   0.146 |    0.143 | 
     | U10185/A2                                     |   v   | FE_PHN241_n18218                            | NAND2_X1  | 0.000 |   0.146 |    0.143 | 
     | U10185/ZN                                     |   ^   | core_inst/MEMWB_DATAOUT/DFF_16/N3           | NAND2_X1  | 0.014 |   0.161 |    0.157 | 
     | FE_PHC125_core_inst_MEMWB_DATAOUT_DFF_16_N3/A |   ^   | core_inst/MEMWB_DATAOUT/DFF_16/N3           | CLKBUF_X1 | 0.000 |   0.161 |    0.157 | 
     | FE_PHC125_core_inst_MEMWB_DATAOUT_DFF_16_N3/Z |   ^   | FE_PHN125_core_inst_MEMWB_DATAOUT_DFF_16_N3 | CLKBUF_X1 | 0.027 |   0.188 |    0.184 | 
     | core_inst/MEMWB_DATAOUT/DFF_16/data_reg/D     |   ^   | FE_PHN125_core_inst_MEMWB_DATAOUT_DFF_16_N3 | DFFR_X1   | 0.000 |   0.188 |    0.184 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                            |       |                 |           |       |  Time   |   Time   | 
     |--------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                    |   ^   | DLX_CLK         |           |       |   0.000 |    0.003 | 
     | DLX_CLK__L1_I0/A                           |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.005 | 
     | DLX_CLK__L1_I0/Z                           |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.043 | 
     | DLX_CLK__L2_I3/A                           |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.001 |   0.041 |    0.044 | 
     | DLX_CLK__L2_I3/Z                           |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.063 |   0.104 |    0.107 | 
     | DLX_CLK__L3_I49/A                          |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.002 |   0.106 |    0.109 | 
     | DLX_CLK__L3_I49/Z                          |   ^   | DLX_CLK__L3_N49 | CLKBUF_X3 | 0.064 |   0.170 |    0.174 | 
     | core_inst/MEMWB_DATAOUT/DFF_16/data_reg/CK |   ^   | DLX_CLK__L3_N49 | DFFR_X1   | 0.001 |   0.171 |    0.175 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin core_inst/MEMWB_DATAOUT/DFF_1/data_reg/CK 
Endpoint:   core_inst/MEMWB_DATAOUT/DFF_1/data_reg/D (^) checked with  leading 
edge of 'DLX_CLK'
Beginpoint: DRAM_INTERFACE[1]                        (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.173
+ Hold                          0.013
+ Phase Shift                   0.000
= Required Time                 0.186
  Arrival Time                  0.191
  Slack Time                    0.005
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                    Net                     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+--------------------------------------------+-----------+-------+---------+----------| 
     | DRAM_INTERFACE[1]                            |   ^   | DRAM_INTERFACE[1]                          |           |       |   0.000 |   -0.005 | 
     | core_inst/s_DRAM_DLX_OUT_tri[1]/A            |   ^   | DRAM_INTERFACE[1]                          | TBUF_X1   | 0.000 |   0.000 |   -0.005 | 
     | core_inst/s_DRAM_DLX_OUT_tri[1]/Z            |   ^   | core_inst/MEM/MUX_LOAD/MUX_BIT_1/s_top     | TBUF_X1   | 0.032 |   0.032 |    0.027 | 
     | U20739/A1                                    |   ^   | core_inst/MEM/MUX_LOAD/MUX_BIT_1/s_top     | AND2_X1   | 0.000 |   0.032 |    0.027 | 
     | U20739/ZN                                    |   ^   | core_inst/MEMWB_DATAOUT/DFF_1/N3           | AND2_X1   | 0.035 |   0.068 |    0.062 | 
     | FE_PHC126_core_inst_MEMWB_DATAOUT_DFF_1_N3/A |   ^   | core_inst/MEMWB_DATAOUT/DFF_1/N3           | CLKBUF_X1 | 0.000 |   0.068 |    0.062 | 
     | FE_PHC126_core_inst_MEMWB_DATAOUT_DFF_1_N3/Z |   ^   | FE_PHN126_core_inst_MEMWB_DATAOUT_DFF_1_N3 | CLKBUF_X1 | 0.027 |   0.095 |    0.089 | 
     | FE_PHC249_core_inst_MEMWB_DATAOUT_DFF_1_N3/A |   ^   | FE_PHN126_core_inst_MEMWB_DATAOUT_DFF_1_N3 | CLKBUF_X1 | 0.000 |   0.095 |    0.089 | 
     | FE_PHC249_core_inst_MEMWB_DATAOUT_DFF_1_N3/Z |   ^   | FE_PHN249_core_inst_MEMWB_DATAOUT_DFF_1_N3 | CLKBUF_X1 | 0.025 |   0.120 |    0.115 | 
     | FE_PHC365_core_inst_MEMWB_DATAOUT_DFF_1_N3/A |   ^   | FE_PHN249_core_inst_MEMWB_DATAOUT_DFF_1_N3 | BUF_X1    | 0.000 |   0.120 |    0.115 | 
     | FE_PHC365_core_inst_MEMWB_DATAOUT_DFF_1_N3/Z |   ^   | FE_PHN365_core_inst_MEMWB_DATAOUT_DFF_1_N3 | BUF_X1    | 0.019 |   0.139 |    0.134 | 
     | FE_PHC319_core_inst_MEMWB_DATAOUT_DFF_1_N3/A |   ^   | FE_PHN365_core_inst_MEMWB_DATAOUT_DFF_1_N3 | CLKBUF_X1 | 0.000 |   0.139 |    0.134 | 
     | FE_PHC319_core_inst_MEMWB_DATAOUT_DFF_1_N3/Z |   ^   | FE_PHN319_core_inst_MEMWB_DATAOUT_DFF_1_N3 | CLKBUF_X1 | 0.025 |   0.164 |    0.159 | 
     | FE_PHC191_core_inst_MEMWB_DATAOUT_DFF_1_N3/A |   ^   | FE_PHN319_core_inst_MEMWB_DATAOUT_DFF_1_N3 | CLKBUF_X1 | 0.000 |   0.164 |    0.159 | 
     | FE_PHC191_core_inst_MEMWB_DATAOUT_DFF_1_N3/Z |   ^   | FE_PHN191_core_inst_MEMWB_DATAOUT_DFF_1_N3 | CLKBUF_X1 | 0.027 |   0.191 |    0.186 | 
     | core_inst/MEMWB_DATAOUT/DFF_1/data_reg/D     |   ^   | FE_PHN191_core_inst_MEMWB_DATAOUT_DFF_1_N3 | DFFR_X1   | 0.000 |   0.191 |    0.186 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                 |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                   |   ^   | DLX_CLK         |           |       |   0.000 |    0.005 | 
     | DLX_CLK__L1_I0/A                          |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.006 | 
     | DLX_CLK__L1_I0/Z                          |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.045 | 
     | DLX_CLK__L2_I2/A                          |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |    0.048 | 
     | DLX_CLK__L2_I2/Z                          |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.112 | 
     | DLX_CLK__L3_I36/A                         |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.002 |   0.109 |    0.115 | 
     | DLX_CLK__L3_I36/Z                         |   ^   | DLX_CLK__L3_N36 | CLKBUF_X3 | 0.062 |   0.171 |    0.176 | 
     | core_inst/MEMWB_DATAOUT/DFF_1/data_reg/CK |   ^   | DLX_CLK__L3_N36 | DFFR_X1   | 0.002 |   0.173 |    0.178 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin core_inst/MEMWB_DATAOUT/DFF_26/data_reg/CK 
Endpoint:   core_inst/MEMWB_DATAOUT/DFF_26/data_reg/D (^) checked with  leading 
edge of 'DLX_CLK'
Beginpoint: DRAM_INTERFACE[26]                        (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.172
+ Hold                          0.014
+ Phase Shift                   0.000
= Required Time                 0.187
  Arrival Time                  0.193
  Slack Time                    0.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                Net                |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                   |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------+-----------+-------+---------+----------| 
     | DRAM_INTERFACE[26]                        |   ^   | DRAM_INTERFACE[26]                |           |       |   0.000 |   -0.006 | 
     | core_inst/s_DRAM_DLX_OUT_tri[26]/A        |   ^   | DRAM_INTERFACE[26]                | TBUF_X1   | 0.000 |   0.000 |   -0.006 | 
     | core_inst/s_DRAM_DLX_OUT_tri[26]/Z        |   ^   | core_inst/s_DRAM_DLX_OUT[26]      | TBUF_X1   | 0.034 |   0.034 |    0.028 | 
     | U17653/A2                                 |   ^   | core_inst/s_DRAM_DLX_OUT[26]      | NAND2_X1  | 0.000 |   0.034 |    0.028 | 
     | U17653/ZN                                 |   v   | n18208                            | NAND2_X1  | 0.014 |   0.047 |    0.041 | 
     | FE_PHC134_n18208/A                        |   v   | n18208                            | CLKBUF_X1 | 0.000 |   0.047 |    0.041 | 
     | FE_PHC134_n18208/Z                        |   v   | FE_PHN134_n18208                  | CLKBUF_X1 | 0.025 |   0.073 |    0.067 | 
     | FE_PHC253_n18208/A                        |   v   | FE_PHN134_n18208                  | CLKBUF_X1 | 0.000 |   0.073 |    0.067 | 
     | FE_PHC253_n18208/Z                        |   v   | FE_PHN253_n18208                  | CLKBUF_X1 | 0.026 |   0.099 |    0.093 | 
     | FE_PHC367_n18208/A                        |   v   | FE_PHN253_n18208                  | BUF_X1    | 0.000 |   0.099 |    0.093 | 
     | FE_PHC367_n18208/Z                        |   v   | FE_PHN367_n18208                  | BUF_X1    | 0.023 |   0.122 |    0.116 | 
     | FE_PHC308_n18208/A                        |   v   | FE_PHN367_n18208                  | CLKBUF_X1 | 0.000 |   0.122 |    0.116 | 
     | FE_PHC308_n18208/Z                        |   v   | FE_PHN308_n18208                  | CLKBUF_X1 | 0.025 |   0.147 |    0.141 | 
     | FE_PHC189_n18208/A                        |   v   | FE_PHN308_n18208                  | CLKBUF_X1 | 0.000 |   0.147 |    0.141 | 
     | FE_PHC189_n18208/Z                        |   v   | FE_PHN189_n18208                  | CLKBUF_X1 | 0.027 |   0.174 |    0.168 | 
     | U10164/A2                                 |   v   | FE_PHN189_n18208                  | NAND2_X1  | 0.000 |   0.174 |    0.168 | 
     | U10164/ZN                                 |   ^   | core_inst/MEMWB_DATAOUT/DFF_26/N3 | NAND2_X1  | 0.019 |   0.193 |    0.187 | 
     | core_inst/MEMWB_DATAOUT/DFF_26/data_reg/D |   ^   | core_inst/MEMWB_DATAOUT/DFF_26/N3 | DFFR_X1   | 0.000 |   0.193 |    0.187 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                            |       |                 |           |       |  Time   |   Time   | 
     |--------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                    |   ^   | DLX_CLK         |           |       |   0.000 |    0.006 | 
     | DLX_CLK__L1_I0/A                           |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.007 | 
     | DLX_CLK__L1_I0/Z                           |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.045 | 
     | DLX_CLK__L2_I3/A                           |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.001 |   0.041 |    0.047 | 
     | DLX_CLK__L2_I3/Z                           |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.063 |   0.104 |    0.110 | 
     | DLX_CLK__L3_I47/A                          |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.003 |   0.107 |    0.113 | 
     | DLX_CLK__L3_I47/Z                          |   ^   | DLX_CLK__L3_N47 | CLKBUF_X3 | 0.064 |   0.171 |    0.177 | 
     | core_inst/MEMWB_DATAOUT/DFF_26/data_reg/CK |   ^   | DLX_CLK__L3_N47 | DFFR_X1   | 0.002 |   0.172 |    0.178 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin core_inst/MEMWB_DATAOUT/DFF_19/data_reg/CK 
Endpoint:   core_inst/MEMWB_DATAOUT/DFF_19/data_reg/D (^) checked with  leading 
edge of 'DLX_CLK'
Beginpoint: DRAM_INTERFACE[19]                        (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.172
+ Hold                          0.013
+ Phase Shift                   0.000
= Required Time                 0.185
  Arrival Time                  0.192
  Slack Time                    0.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                Net                |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                   |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------+-----------+-------+---------+----------| 
     | DRAM_INTERFACE[19]                        |   ^   | DRAM_INTERFACE[19]                |           |       |   0.000 |   -0.006 | 
     | core_inst/s_DRAM_DLX_OUT_tri[19]/A        |   ^   | DRAM_INTERFACE[19]                | TBUF_X1   | 0.000 |   0.000 |   -0.006 | 
     | core_inst/s_DRAM_DLX_OUT_tri[19]/Z        |   ^   | core_inst/s_DRAM_DLX_OUT[19]      | TBUF_X1   | 0.034 |   0.034 |    0.028 | 
     | U17659/A2                                 |   ^   | core_inst/s_DRAM_DLX_OUT[19]      | NAND2_X1  | 0.000 |   0.034 |    0.028 | 
     | U17659/ZN                                 |   v   | n18215                            | NAND2_X1  | 0.013 |   0.047 |    0.041 | 
     | FE_PHC233_n18215/A                        |   v   | n18215                            | CLKBUF_X1 | 0.000 |   0.047 |    0.041 | 
     | FE_PHC233_n18215/Z                        |   v   | FE_PHN233_n18215                  | CLKBUF_X1 | 0.026 |   0.073 |    0.067 | 
     | FE_PHC324_n18215/A                        |   v   | FE_PHN233_n18215                  | CLKBUF_X1 | 0.000 |   0.073 |    0.067 | 
     | FE_PHC324_n18215/Z                        |   v   | FE_PHN324_n18215                  | CLKBUF_X1 | 0.025 |   0.098 |    0.092 | 
     | FE_PHC452_n18215/A                        |   v   | FE_PHN324_n18215                  | CLKBUF_X1 | 0.000 |   0.098 |    0.092 | 
     | FE_PHC452_n18215/Z                        |   v   | FE_PHN452_n18215                  | CLKBUF_X1 | 0.025 |   0.124 |    0.117 | 
     | FE_PHC362_n18215/A                        |   v   | FE_PHN452_n18215                  | CLKBUF_X1 | 0.000 |   0.124 |    0.117 | 
     | FE_PHC362_n18215/Z                        |   v   | FE_PHN362_n18215                  | CLKBUF_X1 | 0.026 |   0.149 |    0.143 | 
     | FE_PHC267_n18215/A                        |   v   | FE_PHN362_n18215                  | CLKBUF_X1 | 0.000 |   0.149 |    0.143 | 
     | FE_PHC267_n18215/Z                        |   v   | FE_PHN267_n18215                  | CLKBUF_X1 | 0.028 |   0.177 |    0.171 | 
     | U10179/A2                                 |   v   | FE_PHN267_n18215                  | NAND2_X1  | 0.000 |   0.177 |    0.171 | 
     | U10179/ZN                                 |   ^   | core_inst/MEMWB_DATAOUT/DFF_19/N3 | NAND2_X1  | 0.015 |   0.192 |    0.185 | 
     | core_inst/MEMWB_DATAOUT/DFF_19/data_reg/D |   ^   | core_inst/MEMWB_DATAOUT/DFF_19/N3 | DFFR_X1   | 0.000 |   0.192 |    0.185 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                            |       |                 |           |       |  Time   |   Time   | 
     |--------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                    |   ^   | DLX_CLK         |           |       |   0.000 |    0.006 | 
     | DLX_CLK__L1_I0/A                           |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.007 | 
     | DLX_CLK__L1_I0/Z                           |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.046 | 
     | DLX_CLK__L2_I3/A                           |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.001 |   0.041 |    0.047 | 
     | DLX_CLK__L2_I3/Z                           |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.063 |   0.104 |    0.110 | 
     | DLX_CLK__L3_I47/A                          |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.003 |   0.107 |    0.113 | 
     | DLX_CLK__L3_I47/Z                          |   ^   | DLX_CLK__L3_N47 | CLKBUF_X3 | 0.064 |   0.171 |    0.177 | 
     | core_inst/MEMWB_DATAOUT/DFF_19/data_reg/CK |   ^   | DLX_CLK__L3_N47 | DFFR_X1   | 0.002 |   0.172 |    0.178 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin core_inst/MEMWB_DATAOUT/DFF_21/data_reg/CK 
Endpoint:   core_inst/MEMWB_DATAOUT/DFF_21/data_reg/D (^) checked with  leading 
edge of 'DLX_CLK'
Beginpoint: DRAM_INTERFACE[21]                        (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.171
+ Hold                          0.013
+ Phase Shift                   0.000
= Required Time                 0.185
  Arrival Time                  0.192
  Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                Net                |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                   |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------+-----------+-------+---------+----------| 
     | DRAM_INTERFACE[21]                        |   ^   | DRAM_INTERFACE[21]                |           |       |   0.000 |   -0.007 | 
     | core_inst/s_DRAM_DLX_OUT_tri[21]/A        |   ^   | DRAM_INTERFACE[21]                | TBUF_X1   | 0.000 |   0.000 |   -0.007 | 
     | core_inst/s_DRAM_DLX_OUT_tri[21]/Z        |   ^   | core_inst/s_DRAM_DLX_OUT[21]      | TBUF_X1   | 0.034 |   0.034 |    0.027 | 
     | U17648/A2                                 |   ^   | core_inst/s_DRAM_DLX_OUT[21]      | NAND2_X1  | 0.000 |   0.034 |    0.027 | 
     | U17648/ZN                                 |   v   | n18213                            | NAND2_X1  | 0.014 |   0.047 |    0.041 | 
     | FE_PHC196_n18213/A                        |   v   | n18213                            | CLKBUF_X1 | 0.000 |   0.047 |    0.041 | 
     | FE_PHC196_n18213/Z                        |   v   | FE_PHN196_n18213                  | CLKBUF_X1 | 0.026 |   0.073 |    0.067 | 
     | FE_PHC326_n18213/A                        |   v   | FE_PHN196_n18213                  | CLKBUF_X1 | 0.000 |   0.073 |    0.067 | 
     | FE_PHC326_n18213/Z                        |   v   | FE_PHN326_n18213                  | CLKBUF_X1 | 0.027 |   0.100 |    0.093 | 
     | FE_PHC453_n18213/A                        |   v   | FE_PHN326_n18213                  | BUF_X1    | 0.000 |   0.100 |    0.093 | 
     | FE_PHC453_n18213/Z                        |   v   | FE_PHN453_n18213                  | BUF_X1    | 0.024 |   0.124 |    0.117 | 
     | FE_PHC363_n18213/A                        |   v   | FE_PHN453_n18213                  | CLKBUF_X1 | 0.000 |   0.124 |    0.117 | 
     | FE_PHC363_n18213/Z                        |   v   | FE_PHN363_n18213                  | CLKBUF_X1 | 0.024 |   0.148 |    0.141 | 
     | FE_PHC264_n18213/A                        |   v   | FE_PHN363_n18213                  | CLKBUF_X1 | 0.000 |   0.148 |    0.141 | 
     | FE_PHC264_n18213/Z                        |   v   | FE_PHN264_n18213                  | CLKBUF_X1 | 0.028 |   0.176 |    0.170 | 
     | U10174/A2                                 |   v   | FE_PHN264_n18213                  | NAND2_X1  | 0.000 |   0.176 |    0.170 | 
     | U10174/ZN                                 |   ^   | core_inst/MEMWB_DATAOUT/DFF_21/N3 | NAND2_X1  | 0.015 |   0.192 |    0.185 | 
     | core_inst/MEMWB_DATAOUT/DFF_21/data_reg/D |   ^   | core_inst/MEMWB_DATAOUT/DFF_21/N3 | DFFR_X1   | 0.000 |   0.192 |    0.185 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                            |       |                 |           |       |  Time   |   Time   | 
     |--------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                    |   ^   | DLX_CLK         |           |       |   0.000 |    0.007 | 
     | DLX_CLK__L1_I0/A                           |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.008 | 
     | DLX_CLK__L1_I0/Z                           |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.046 | 
     | DLX_CLK__L2_I3/A                           |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.001 |   0.041 |    0.047 | 
     | DLX_CLK__L2_I3/Z                           |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.063 |   0.104 |    0.110 | 
     | DLX_CLK__L3_I47/A                          |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.003 |   0.107 |    0.114 | 
     | DLX_CLK__L3_I47/Z                          |   ^   | DLX_CLK__L3_N47 | CLKBUF_X3 | 0.064 |   0.171 |    0.177 | 
     | core_inst/MEMWB_DATAOUT/DFF_21/data_reg/CK |   ^   | DLX_CLK__L3_N47 | DFFR_X1   | 0.001 |   0.171 |    0.178 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin core_inst/MEMWB_DATAOUT/DFF_25/data_reg/CK 
Endpoint:   core_inst/MEMWB_DATAOUT/DFF_25/data_reg/D (^) checked with  leading 
edge of 'DLX_CLK'
Beginpoint: DRAM_INTERFACE[25]                        (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.172
+ Hold                          0.013
+ Phase Shift                   0.000
= Required Time                 0.186
  Arrival Time                  0.193
  Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      |  Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                               |       |                                             |           |       |  Time   |   Time   | 
     |-----------------------------------------------+-------+---------------------------------------------+-----------+-------+---------+----------| 
     | DRAM_INTERFACE[25]                            |   ^   | DRAM_INTERFACE[25]                          |           |       |   0.000 |   -0.007 | 
     | core_inst/s_DRAM_DLX_OUT_tri[25]/A            |   ^   | DRAM_INTERFACE[25]                          | TBUF_X1   | 0.000 |   0.000 |   -0.007 | 
     | core_inst/s_DRAM_DLX_OUT_tri[25]/Z            |   ^   | core_inst/s_DRAM_DLX_OUT[25]                | TBUF_X1   | 0.034 |   0.034 |    0.027 | 
     | U17649/A2                                     |   ^   | core_inst/s_DRAM_DLX_OUT[25]                | NAND2_X1  | 0.000 |   0.034 |    0.027 | 
     | U17649/ZN                                     |   v   | n18209                                      | NAND2_X1  | 0.014 |   0.049 |    0.042 | 
     | FE_PHC193_n18209/A                            |   v   | n18209                                      | CLKBUF_X1 | 0.000 |   0.049 |    0.042 | 
     | FE_PHC193_n18209/Z                            |   v   | FE_PHN193_n18209                            | CLKBUF_X1 | 0.025 |   0.074 |    0.067 | 
     | FE_PHC314_n18209/A                            |   v   | FE_PHN193_n18209                            | CLKBUF_X1 | 0.000 |   0.074 |    0.067 | 
     | FE_PHC314_n18209/Z                            |   v   | FE_PHN314_n18209                            | CLKBUF_X1 | 0.025 |   0.099 |    0.091 | 
     | FE_PHC366_n18209/A                            |   v   | FE_PHN314_n18209                            | BUF_X1    | 0.000 |   0.099 |    0.091 | 
     | FE_PHC366_n18209/Z                            |   v   | FE_PHN366_n18209                            | BUF_X1    | 0.023 |   0.122 |    0.115 | 
     | FE_PHC259_n18209/A                            |   v   | FE_PHN366_n18209                            | CLKBUF_X1 | 0.000 |   0.122 |    0.115 | 
     | FE_PHC259_n18209/Z                            |   v   | FE_PHN259_n18209                            | CLKBUF_X1 | 0.027 |   0.149 |    0.141 | 
     | U10166/A2                                     |   v   | FE_PHN259_n18209                            | NAND2_X1  | 0.000 |   0.149 |    0.141 | 
     | U10166/ZN                                     |   ^   | core_inst/MEMWB_DATAOUT/DFF_25/N3           | NAND2_X1  | 0.016 |   0.164 |    0.157 | 
     | FE_PHC129_core_inst_MEMWB_DATAOUT_DFF_25_N3/A |   ^   | core_inst/MEMWB_DATAOUT/DFF_25/N3           | CLKBUF_X1 | 0.000 |   0.164 |    0.157 | 
     | FE_PHC129_core_inst_MEMWB_DATAOUT_DFF_25_N3/Z |   ^   | FE_PHN129_core_inst_MEMWB_DATAOUT_DFF_25_N3 | CLKBUF_X1 | 0.028 |   0.193 |    0.186 | 
     | core_inst/MEMWB_DATAOUT/DFF_25/data_reg/D     |   ^   | FE_PHN129_core_inst_MEMWB_DATAOUT_DFF_25_N3 | DFFR_X1   | 0.000 |   0.193 |    0.186 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                            |       |                 |           |       |  Time   |   Time   | 
     |--------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                    |   ^   | DLX_CLK         |           |       |   0.000 |    0.007 | 
     | DLX_CLK__L1_I0/A                           |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.008 | 
     | DLX_CLK__L1_I0/Z                           |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.047 | 
     | DLX_CLK__L2_I3/A                           |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.001 |   0.041 |    0.048 | 
     | DLX_CLK__L2_I3/Z                           |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.063 |   0.104 |    0.111 | 
     | DLX_CLK__L3_I48/A                          |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.003 |   0.107 |    0.114 | 
     | DLX_CLK__L3_I48/Z                          |   ^   | DLX_CLK__L3_N48 | CLKBUF_X3 | 0.065 |   0.172 |    0.179 | 
     | core_inst/MEMWB_DATAOUT/DFF_25/data_reg/CK |   ^   | DLX_CLK__L3_N48 | DFFR_X1   | 0.001 |   0.172 |    0.180 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin core_inst/IFID_IR/DFF_7/data_reg/CK 
Endpoint:   core_inst/IFID_IR/DFF_7/data_reg/D (^) checked with  leading edge 
of 'DLX_CLK'
Beginpoint: ROM_INTERFACE[7]                   (^) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.174
+ Hold                          0.013
+ Phase Shift                   0.000
= Required Time                 0.187
  Arrival Time                  0.195
  Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                    |       |                            |           |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | ROM_INTERFACE[7]                   |   ^   | ROM_INTERFACE[7]           |           |       |   0.000 |   -0.008 | 
     | FE_PHC456_ROM_INTERFACE_7_/A       |   ^   | ROM_INTERFACE[7]           | BUF_X1    | 0.000 |   0.000 |   -0.008 | 
     | FE_PHC456_ROM_INTERFACE_7_/Z       |   ^   | FE_PHN456_ROM_INTERFACE_7_ | BUF_X1    | 0.017 |   0.017 |    0.009 | 
     | FE_PHC446_ROM_INTERFACE_7_/A       |   ^   | FE_PHN456_ROM_INTERFACE_7_ | CLKBUF_X1 | 0.000 |   0.017 |    0.009 | 
     | FE_PHC446_ROM_INTERFACE_7_/Z       |   ^   | FE_PHN446_ROM_INTERFACE_7_ | CLKBUF_X1 | 0.024 |   0.042 |    0.034 | 
     | FE_PHC394_ROM_INTERFACE_7_/A       |   ^   | FE_PHN446_ROM_INTERFACE_7_ | CLKBUF_X1 | 0.000 |   0.042 |    0.034 | 
     | FE_PHC394_ROM_INTERFACE_7_/Z       |   ^   | FE_PHN394_ROM_INTERFACE_7_ | CLKBUF_X1 | 0.025 |   0.066 |    0.058 | 
     | FE_PHC354_ROM_INTERFACE_7_/A       |   ^   | FE_PHN394_ROM_INTERFACE_7_ | CLKBUF_X1 | 0.000 |   0.066 |    0.058 | 
     | FE_PHC354_ROM_INTERFACE_7_/Z       |   ^   | FE_PHN354_ROM_INTERFACE_7_ | CLKBUF_X1 | 0.025 |   0.091 |    0.083 | 
     | FE_PHC295_ROM_INTERFACE_7_/A       |   ^   | FE_PHN354_ROM_INTERFACE_7_ | CLKBUF_X1 | 0.000 |   0.091 |    0.083 | 
     | FE_PHC295_ROM_INTERFACE_7_/Z       |   ^   | FE_PHN295_ROM_INTERFACE_7_ | CLKBUF_X1 | 0.025 |   0.116 |    0.108 | 
     | FE_PHC218_ROM_INTERFACE_7_/A       |   ^   | FE_PHN295_ROM_INTERFACE_7_ | CLKBUF_X1 | 0.000 |   0.116 |    0.108 | 
     | FE_PHC218_ROM_INTERFACE_7_/Z       |   ^   | FE_PHN218_ROM_INTERFACE_7_ | CLKBUF_X1 | 0.025 |   0.141 |    0.133 | 
     | FE_PHC153_ROM_INTERFACE_7_/A       |   ^   | FE_PHN218_ROM_INTERFACE_7_ | CLKBUF_X1 | 0.000 |   0.141 |    0.133 | 
     | FE_PHC153_ROM_INTERFACE_7_/Z       |   ^   | FE_PHN153_ROM_INTERFACE_7_ | CLKBUF_X1 | 0.025 |   0.166 |    0.158 | 
     | U20092/A2                          |   ^   | FE_PHN153_ROM_INTERFACE_7_ | AND2_X1   | 0.000 |   0.166 |    0.158 | 
     | U20092/ZN                          |   ^   | core_inst/IFID_IR/DFF_7/N3 | AND2_X1   | 0.029 |   0.195 |    0.187 | 
     | core_inst/IFID_IR/DFF_7/data_reg/D |   ^   | core_inst/IFID_IR/DFF_7/N3 | DFFR_X1   | 0.000 |   0.195 |    0.187 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                     |       |                 |           |       |  Time   |   Time   | 
     |-------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                             |   ^   | DLX_CLK         |           |       |   0.000 |    0.008 | 
     | DLX_CLK__L1_I0/A                    |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.009 | 
     | DLX_CLK__L1_I0/Z                    |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.047 | 
     | DLX_CLK__L2_I2/A                    |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |    0.050 | 
     | DLX_CLK__L2_I2/Z                    |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.115 | 
     | DLX_CLK__L3_I30/A                   |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.003 |   0.110 |    0.117 | 
     | DLX_CLK__L3_I30/Z                   |   ^   | DLX_CLK__L3_N30 | CLKBUF_X3 | 0.063 |   0.173 |    0.181 | 
     | core_inst/IFID_IR/DFF_7/data_reg/CK |   ^   | DLX_CLK__L3_N30 | DFFR_X1   | 0.002 |   0.174 |    0.182 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin core_inst/IFID_IR/DFF_21/data_reg/CK 
Endpoint:   core_inst/IFID_IR/DFF_21/data_reg/D (v) checked with  leading edge 
of 'DLX_CLK'
Beginpoint: ROM_INTERFACE[21]                   (v) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.175
+ Hold                          0.009
+ Phase Shift                   0.000
= Required Time                 0.184
  Arrival Time                  0.193
  Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                     |       |                             |           |       |  Time   |   Time   | 
     |-------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | ROM_INTERFACE[21]                   |   v   | ROM_INTERFACE[21]           |           |       |   0.000 |   -0.009 | 
     | FE_PHC457_ROM_INTERFACE_21_/A       |   v   | ROM_INTERFACE[21]           | BUF_X1    | 0.000 |   0.000 |   -0.009 | 
     | FE_PHC457_ROM_INTERFACE_21_/Z       |   v   | FE_PHN457_ROM_INTERFACE_21_ | BUF_X1    | 0.021 |   0.021 |    0.012 | 
     | FE_PHC432_ROM_INTERFACE_21_/A       |   v   | FE_PHN457_ROM_INTERFACE_21_ | CLKBUF_X1 | 0.000 |   0.021 |    0.012 | 
     | FE_PHC432_ROM_INTERFACE_21_/Z       |   v   | FE_PHN432_ROM_INTERFACE_21_ | CLKBUF_X1 | 0.024 |   0.045 |    0.036 | 
     | FE_PHC382_ROM_INTERFACE_21_/A       |   v   | FE_PHN432_ROM_INTERFACE_21_ | CLKBUF_X1 | 0.000 |   0.045 |    0.036 | 
     | FE_PHC382_ROM_INTERFACE_21_/Z       |   v   | FE_PHN382_ROM_INTERFACE_21_ | CLKBUF_X1 | 0.024 |   0.070 |    0.061 | 
     | FE_PHC342_ROM_INTERFACE_21_/A       |   v   | FE_PHN382_ROM_INTERFACE_21_ | CLKBUF_X1 | 0.000 |   0.070 |    0.061 | 
     | FE_PHC342_ROM_INTERFACE_21_/Z       |   v   | FE_PHN342_ROM_INTERFACE_21_ | CLKBUF_X1 | 0.024 |   0.094 |    0.085 | 
     | FE_PHC284_ROM_INTERFACE_21_/A       |   v   | FE_PHN342_ROM_INTERFACE_21_ | CLKBUF_X1 | 0.000 |   0.094 |    0.085 | 
     | FE_PHC284_ROM_INTERFACE_21_/Z       |   v   | FE_PHN284_ROM_INTERFACE_21_ | CLKBUF_X1 | 0.024 |   0.118 |    0.109 | 
     | FE_PHC212_ROM_INTERFACE_21_/A       |   v   | FE_PHN284_ROM_INTERFACE_21_ | CLKBUF_X1 | 0.000 |   0.118 |    0.109 | 
     | FE_PHC212_ROM_INTERFACE_21_/Z       |   v   | FE_PHN212_ROM_INTERFACE_21_ | CLKBUF_X1 | 0.024 |   0.142 |    0.134 | 
     | FE_PHC169_ROM_INTERFACE_21_/A       |   v   | FE_PHN212_ROM_INTERFACE_21_ | CLKBUF_X1 | 0.000 |   0.142 |    0.134 | 
     | FE_PHC169_ROM_INTERFACE_21_/Z       |   v   | FE_PHN169_ROM_INTERFACE_21_ | CLKBUF_X1 | 0.027 |   0.169 |    0.160 | 
     | U16725/A                            |   v   | FE_PHN169_ROM_INTERFACE_21_ | INV_X1    | 0.000 |   0.169 |    0.160 | 
     | U16725/ZN                           |   ^   | n22809                      | INV_X1    | 0.013 |   0.183 |    0.174 | 
     | U16724/A2                           |   ^   | n22809                      | NOR2_X1   | 0.000 |   0.183 |    0.174 | 
     | U16724/ZN                           |   v   | core_inst/IFID_IR/DFF_21/N3 | NOR2_X1   | 0.010 |   0.193 |    0.184 | 
     | core_inst/IFID_IR/DFF_21/data_reg/D |   v   | core_inst/IFID_IR/DFF_21/N3 | DFFR_X1   | 0.000 |   0.193 |    0.184 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                 |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                              |   ^   | DLX_CLK         |           |       |   0.000 |    0.009 | 
     | DLX_CLK__L1_I0/A                     |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.010 | 
     | DLX_CLK__L1_I0/Z                     |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.048 | 
     | DLX_CLK__L2_I0/A                     |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.042 |    0.051 | 
     | DLX_CLK__L2_I0/Z                     |   ^   | DLX_CLK__L2_N0  | CLKBUF_X3 | 0.065 |   0.107 |    0.116 | 
     | DLX_CLK__L3_I13/A                    |   ^   | DLX_CLK__L2_N0  | CLKBUF_X3 | 0.004 |   0.111 |    0.120 | 
     | DLX_CLK__L3_I13/Z                    |   ^   | DLX_CLK__L3_N13 | CLKBUF_X3 | 0.063 |   0.174 |    0.183 | 
     | core_inst/IFID_IR/DFF_21/data_reg/CK |   ^   | DLX_CLK__L3_N13 | DFFR_X1   | 0.001 |   0.175 |    0.184 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin core_inst/IFID_IR/DFF_2/data_reg/CK 
Endpoint:   core_inst/IFID_IR/DFF_2/data_reg/D (^) checked with  leading edge 
of 'DLX_CLK'
Beginpoint: ROM_INTERFACE[2]                   (^) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.174
+ Hold                         -0.006
+ Phase Shift                   0.000
= Required Time                 0.168
  Arrival Time                  0.177
  Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                    |       |                            |           |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | ROM_INTERFACE[2]                   |   ^   | ROM_INTERFACE[2]           |           |       |   0.000 |   -0.009 | 
     | FE_PHC455_ROM_INTERFACE_2_/A       |   ^   | ROM_INTERFACE[2]           | CLKBUF_X1 | 0.000 |   0.000 |   -0.009 | 
     | FE_PHC455_ROM_INTERFACE_2_/Z       |   ^   | FE_PHN455_ROM_INTERFACE_2_ | CLKBUF_X1 | 0.025 |   0.025 |    0.016 | 
     | FE_PHC431_ROM_INTERFACE_2_/A       |   ^   | FE_PHN455_ROM_INTERFACE_2_ | CLKBUF_X1 | 0.000 |   0.025 |    0.016 | 
     | FE_PHC431_ROM_INTERFACE_2_/Z       |   ^   | FE_PHN431_ROM_INTERFACE_2_ | CLKBUF_X1 | 0.025 |   0.050 |    0.042 | 
     | FE_PHC381_ROM_INTERFACE_2_/A       |   ^   | FE_PHN431_ROM_INTERFACE_2_ | CLKBUF_X1 | 0.000 |   0.050 |    0.042 | 
     | FE_PHC381_ROM_INTERFACE_2_/Z       |   ^   | FE_PHN381_ROM_INTERFACE_2_ | CLKBUF_X1 | 0.025 |   0.075 |    0.067 | 
     | FE_PHC350_ROM_INTERFACE_2_/A       |   ^   | FE_PHN381_ROM_INTERFACE_2_ | CLKBUF_X1 | 0.000 |   0.075 |    0.067 | 
     | FE_PHC350_ROM_INTERFACE_2_/Z       |   ^   | FE_PHN350_ROM_INTERFACE_2_ | CLKBUF_X1 | 0.025 |   0.100 |    0.092 | 
     | FE_PHC274_ROM_INTERFACE_2_/A       |   ^   | FE_PHN350_ROM_INTERFACE_2_ | CLKBUF_X1 | 0.000 |   0.100 |    0.092 | 
     | FE_PHC274_ROM_INTERFACE_2_/Z       |   ^   | FE_PHN274_ROM_INTERFACE_2_ | CLKBUF_X1 | 0.026 |   0.126 |    0.117 | 
     | FE_PHC236_ROM_INTERFACE_2_/A       |   ^   | FE_PHN274_ROM_INTERFACE_2_ | CLKBUF_X1 | 0.000 |   0.126 |    0.117 | 
     | FE_PHC236_ROM_INTERFACE_2_/Z       |   ^   | FE_PHN236_ROM_INTERFACE_2_ | CLKBUF_X1 | 0.025 |   0.151 |    0.142 | 
     | FE_PHC112_ROM_INTERFACE_2_/A       |   ^   | FE_PHN236_ROM_INTERFACE_2_ | CLKBUF_X1 | 0.000 |   0.151 |    0.142 | 
     | FE_PHC112_ROM_INTERFACE_2_/Z       |   ^   | FE_PHN112_ROM_INTERFACE_2_ | CLKBUF_X1 | 0.026 |   0.177 |    0.168 | 
     | core_inst/IFID_IR/DFF_2/data_reg/D |   ^   | FE_PHN112_ROM_INTERFACE_2_ | SDFFR_X1  | 0.000 |   0.177 |    0.168 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                     |       |                 |           |       |  Time   |   Time   | 
     |-------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                             |   ^   | DLX_CLK         |           |       |   0.000 |    0.009 | 
     | DLX_CLK__L1_I0/A                    |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.010 | 
     | DLX_CLK__L1_I0/Z                    |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.048 | 
     | DLX_CLK__L2_I2/A                    |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |    0.051 | 
     | DLX_CLK__L2_I2/Z                    |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.116 | 
     | DLX_CLK__L3_I30/A                   |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.003 |   0.110 |    0.119 | 
     | DLX_CLK__L3_I30/Z                   |   ^   | DLX_CLK__L3_N30 | CLKBUF_X3 | 0.063 |   0.173 |    0.182 | 
     | core_inst/IFID_IR/DFF_2/data_reg/CK |   ^   | DLX_CLK__L3_N30 | SDFFR_X1  | 0.002 |   0.174 |    0.183 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin core_inst/IFID_IR/DFF_6/data_reg/CK 
Endpoint:   core_inst/IFID_IR/DFF_6/data_reg/D (^) checked with  leading edge 
of 'DLX_CLK'
Beginpoint: ROM_INTERFACE[6]                   (^) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.174
+ Hold                          0.013
+ Phase Shift                   0.000
= Required Time                 0.187
  Arrival Time                  0.197
  Slack Time                    0.010
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                    |       |                            |           |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | ROM_INTERFACE[6]                   |   ^   | ROM_INTERFACE[6]           |           |       |   0.000 |   -0.010 | 
     | FE_PHC458_ROM_INTERFACE_6_/A       |   ^   | ROM_INTERFACE[6]           | BUF_X1    | 0.000 |   0.000 |   -0.010 | 
     | FE_PHC458_ROM_INTERFACE_6_/Z       |   ^   | FE_PHN458_ROM_INTERFACE_6_ | BUF_X1    | 0.017 |   0.017 |    0.008 | 
     | FE_PHC433_ROM_INTERFACE_6_/A       |   ^   | FE_PHN458_ROM_INTERFACE_6_ | CLKBUF_X1 | 0.000 |   0.017 |    0.008 | 
     | FE_PHC433_ROM_INTERFACE_6_/Z       |   ^   | FE_PHN433_ROM_INTERFACE_6_ | CLKBUF_X1 | 0.025 |   0.042 |    0.032 | 
     | FE_PHC371_ROM_INTERFACE_6_/A       |   ^   | FE_PHN433_ROM_INTERFACE_6_ | CLKBUF_X1 | 0.000 |   0.042 |    0.032 | 
     | FE_PHC371_ROM_INTERFACE_6_/Z       |   ^   | FE_PHN371_ROM_INTERFACE_6_ | CLKBUF_X1 | 0.025 |   0.067 |    0.058 | 
     | FE_PHC355_ROM_INTERFACE_6_/A       |   ^   | FE_PHN371_ROM_INTERFACE_6_ | CLKBUF_X1 | 0.000 |   0.067 |    0.058 | 
     | FE_PHC355_ROM_INTERFACE_6_/Z       |   ^   | FE_PHN355_ROM_INTERFACE_6_ | CLKBUF_X1 | 0.025 |   0.092 |    0.083 | 
     | FE_PHC296_ROM_INTERFACE_6_/A       |   ^   | FE_PHN355_ROM_INTERFACE_6_ | CLKBUF_X1 | 0.000 |   0.092 |    0.083 | 
     | FE_PHC296_ROM_INTERFACE_6_/Z       |   ^   | FE_PHN296_ROM_INTERFACE_6_ | CLKBUF_X1 | 0.025 |   0.117 |    0.107 | 
     | FE_PHC230_ROM_INTERFACE_6_/A       |   ^   | FE_PHN296_ROM_INTERFACE_6_ | CLKBUF_X1 | 0.000 |   0.117 |    0.107 | 
     | FE_PHC230_ROM_INTERFACE_6_/Z       |   ^   | FE_PHN230_ROM_INTERFACE_6_ | CLKBUF_X1 | 0.025 |   0.142 |    0.132 | 
     | FE_PHC154_ROM_INTERFACE_6_/A       |   ^   | FE_PHN230_ROM_INTERFACE_6_ | CLKBUF_X1 | 0.000 |   0.142 |    0.132 | 
     | FE_PHC154_ROM_INTERFACE_6_/Z       |   ^   | FE_PHN154_ROM_INTERFACE_6_ | CLKBUF_X1 | 0.025 |   0.167 |    0.157 | 
     | U20099/A2                          |   ^   | FE_PHN154_ROM_INTERFACE_6_ | AND2_X1   | 0.000 |   0.167 |    0.157 | 
     | U20099/ZN                          |   ^   | core_inst/IFID_IR/DFF_6/N3 | AND2_X1   | 0.030 |   0.197 |    0.187 | 
     | core_inst/IFID_IR/DFF_6/data_reg/D |   ^   | core_inst/IFID_IR/DFF_6/N3 | DFFR_X1   | 0.000 |   0.197 |    0.187 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                     |       |                 |           |       |  Time   |   Time   | 
     |-------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                             |   ^   | DLX_CLK         |           |       |   0.000 |    0.010 | 
     | DLX_CLK__L1_I0/A                    |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.011 | 
     | DLX_CLK__L1_I0/Z                    |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.049 | 
     | DLX_CLK__L2_I2/A                    |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |    0.052 | 
     | DLX_CLK__L2_I2/Z                    |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.116 | 
     | DLX_CLK__L3_I30/A                   |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.003 |   0.110 |    0.119 | 
     | DLX_CLK__L3_I30/Z                   |   ^   | DLX_CLK__L3_N30 | CLKBUF_X3 | 0.063 |   0.173 |    0.182 | 
     | core_inst/IFID_IR/DFF_6/data_reg/CK |   ^   | DLX_CLK__L3_N30 | DFFR_X1   | 0.001 |   0.174 |    0.184 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin core_inst/MEMWB_DATAOUT/DFF_3/data_reg/CK 
Endpoint:   core_inst/MEMWB_DATAOUT/DFF_3/data_reg/D (^) checked with  leading 
edge of 'DLX_CLK'
Beginpoint: DRAM_INTERFACE[3]                        (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.180
+ Hold                          0.015
+ Phase Shift                   0.000
= Required Time                 0.195
  Arrival Time                  0.204
  Slack Time                    0.010
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                    Net                     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+--------------------------------------------+-----------+-------+---------+----------| 
     | DRAM_INTERFACE[3]                            |   ^   | DRAM_INTERFACE[3]                          |           |       |   0.000 |   -0.010 | 
     | core_inst/s_DRAM_DLX_OUT_tri[3]/A            |   ^   | DRAM_INTERFACE[3]                          | TBUF_X1   | 0.000 |   0.000 |   -0.010 | 
     | core_inst/s_DRAM_DLX_OUT_tri[3]/Z            |   ^   | core_inst/MEM/MUX_LOAD/MUX_BIT_3/s_top     | TBUF_X1   | 0.037 |   0.037 |    0.027 | 
     | U20733/A1                                    |   ^   | core_inst/MEM/MUX_LOAD/MUX_BIT_3/s_top     | AND2_X1   | 0.000 |   0.037 |    0.027 | 
     | U20733/ZN                                    |   ^   | core_inst/MEMWB_DATAOUT/DFF_3/N3           | AND2_X1   | 0.040 |   0.077 |    0.067 | 
     | FE_PHC117_core_inst_MEMWB_DATAOUT_DFF_3_N3/A |   ^   | core_inst/MEMWB_DATAOUT/DFF_3/N3           | CLKBUF_X1 | 0.000 |   0.077 |    0.067 | 
     | FE_PHC117_core_inst_MEMWB_DATAOUT_DFF_3_N3/Z |   ^   | FE_PHN117_core_inst_MEMWB_DATAOUT_DFF_3_N3 | CLKBUF_X1 | 0.028 |   0.105 |    0.096 | 
     | FE_PHC187_core_inst_MEMWB_DATAOUT_DFF_3_N3/A |   ^   | FE_PHN117_core_inst_MEMWB_DATAOUT_DFF_3_N3 | CLKBUF_X1 | 0.000 |   0.105 |    0.096 | 
     | FE_PHC187_core_inst_MEMWB_DATAOUT_DFF_3_N3/Z |   ^   | FE_PHN187_core_inst_MEMWB_DATAOUT_DFF_3_N3 | CLKBUF_X1 | 0.027 |   0.133 |    0.123 | 
     | FE_PHC309_core_inst_MEMWB_DATAOUT_DFF_3_N3/A |   ^   | FE_PHN187_core_inst_MEMWB_DATAOUT_DFF_3_N3 | CLKBUF_X1 | 0.000 |   0.133 |    0.123 | 
     | FE_PHC309_core_inst_MEMWB_DATAOUT_DFF_3_N3/Z |   ^   | FE_PHN309_core_inst_MEMWB_DATAOUT_DFF_3_N3 | CLKBUF_X1 | 0.026 |   0.159 |    0.149 | 
     | FE_PHC401_core_inst_MEMWB_DATAOUT_DFF_3_N3/A |   ^   | FE_PHN309_core_inst_MEMWB_DATAOUT_DFF_3_N3 | BUF_X1    | 0.000 |   0.159 |    0.149 | 
     | FE_PHC401_core_inst_MEMWB_DATAOUT_DFF_3_N3/Z |   ^   | FE_PHN401_core_inst_MEMWB_DATAOUT_DFF_3_N3 | BUF_X1    | 0.019 |   0.178 |    0.168 | 
     | FE_PHC243_core_inst_MEMWB_DATAOUT_DFF_3_N3/A |   ^   | FE_PHN401_core_inst_MEMWB_DATAOUT_DFF_3_N3 | CLKBUF_X1 | 0.000 |   0.178 |    0.168 | 
     | FE_PHC243_core_inst_MEMWB_DATAOUT_DFF_3_N3/Z |   ^   | FE_PHN243_core_inst_MEMWB_DATAOUT_DFF_3_N3 | CLKBUF_X1 | 0.026 |   0.204 |    0.195 | 
     | core_inst/MEMWB_DATAOUT/DFF_3/data_reg/D     |   ^   | FE_PHN243_core_inst_MEMWB_DATAOUT_DFF_3_N3 | DFFR_X1   | 0.000 |   0.204 |    0.195 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                 |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                   |   ^   | DLX_CLK         |           |       |   0.000 |    0.010 | 
     | DLX_CLK__L1_I0/A                          |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.011 | 
     | DLX_CLK__L1_I0/Z                          |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.049 | 
     | DLX_CLK__L2_I2/A                          |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |    0.052 | 
     | DLX_CLK__L2_I2/Z                          |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.117 | 
     | DLX_CLK__L3_I35/A                         |   ^   | DLX_CLK__L2_N2  | CLKBUF_X2 | 0.002 |   0.109 |    0.119 | 
     | DLX_CLK__L3_I35/Z                         |   ^   | DLX_CLK__L3_N35 | CLKBUF_X2 | 0.069 |   0.179 |    0.188 | 
     | core_inst/MEMWB_DATAOUT/DFF_3/data_reg/CK |   ^   | DLX_CLK__L3_N35 | DFFR_X1   | 0.001 |   0.180 |    0.190 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin core_inst/MEMWB_DATAOUT/DFF_0/data_reg/CK 
Endpoint:   core_inst/MEMWB_DATAOUT/DFF_0/data_reg/D (^) checked with  leading 
edge of 'DLX_CLK'
Beginpoint: DRAM_INTERFACE[0]                        (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.173
+ Hold                          0.013
+ Phase Shift                   0.000
= Required Time                 0.186
  Arrival Time                  0.196
  Slack Time                    0.011
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                    Net                     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+--------------------------------------------+-----------+-------+---------+----------| 
     | DRAM_INTERFACE[0]                            |   ^   | DRAM_INTERFACE[0]                          |           |       |   0.000 |   -0.011 | 
     | U19805/A1                                    |   ^   | DRAM_INTERFACE[0]                          | AND2_X1   | 0.000 |   0.000 |   -0.011 | 
     | U19805/ZN                                    |   ^   | n297                                       | AND2_X1   | 0.028 |   0.028 |    0.018 | 
     | core_inst/s_DRAM_DLX_OUT_tri[0]/A            |   ^   | n297                                       | TBUF_X1   | 0.000 |   0.028 |    0.018 | 
     | core_inst/s_DRAM_DLX_OUT_tri[0]/Z            |   ^   | core_inst/MEM/MUX_LOAD/MUX_BIT_0/s_top     | TBUF_X1   | 0.035 |   0.063 |    0.052 | 
     | U20842/A1                                    |   ^   | core_inst/MEM/MUX_LOAD/MUX_BIT_0/s_top     | AND2_X1   | 0.000 |   0.063 |    0.052 | 
     | U20842/ZN                                    |   ^   | core_inst/MEMWB_DATAOUT/DFF_0/N3           | AND2_X1   | 0.036 |   0.099 |    0.088 | 
     | FE_PHC116_core_inst_MEMWB_DATAOUT_DFF_0_N3/A |   ^   | core_inst/MEMWB_DATAOUT/DFF_0/N3           | CLKBUF_X1 | 0.000 |   0.099 |    0.088 | 
     | FE_PHC116_core_inst_MEMWB_DATAOUT_DFF_0_N3/Z |   ^   | FE_PHN116_core_inst_MEMWB_DATAOUT_DFF_0_N3 | CLKBUF_X1 | 0.027 |   0.126 |    0.115 | 
     | FE_PHC240_core_inst_MEMWB_DATAOUT_DFF_0_N3/A |   ^   | FE_PHN116_core_inst_MEMWB_DATAOUT_DFF_0_N3 | CLKBUF_X1 | 0.000 |   0.126 |    0.115 | 
     | FE_PHC240_core_inst_MEMWB_DATAOUT_DFF_0_N3/Z |   ^   | FE_PHN240_core_inst_MEMWB_DATAOUT_DFF_0_N3 | CLKBUF_X1 | 0.026 |   0.151 |    0.141 | 
     | FE_PHC328_core_inst_MEMWB_DATAOUT_DFF_0_N3/A |   ^   | FE_PHN240_core_inst_MEMWB_DATAOUT_DFF_0_N3 | BUF_X1    | 0.000 |   0.151 |    0.141 | 
     | FE_PHC328_core_inst_MEMWB_DATAOUT_DFF_0_N3/Z |   ^   | FE_PHN328_core_inst_MEMWB_DATAOUT_DFF_0_N3 | BUF_X1    | 0.019 |   0.170 |    0.160 | 
     | FE_PHC180_core_inst_MEMWB_DATAOUT_DFF_0_N3/A |   ^   | FE_PHN328_core_inst_MEMWB_DATAOUT_DFF_0_N3 | CLKBUF_X1 | 0.000 |   0.170 |    0.160 | 
     | FE_PHC180_core_inst_MEMWB_DATAOUT_DFF_0_N3/Z |   ^   | FE_PHN180_core_inst_MEMWB_DATAOUT_DFF_0_N3 | CLKBUF_X1 | 0.026 |   0.196 |    0.186 | 
     | core_inst/MEMWB_DATAOUT/DFF_0/data_reg/D     |   ^   | FE_PHN180_core_inst_MEMWB_DATAOUT_DFF_0_N3 | DFFR_X1   | 0.000 |   0.196 |    0.186 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                 |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                   |   ^   | DLX_CLK         |           |       |   0.000 |    0.011 | 
     | DLX_CLK__L1_I0/A                          |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.012 | 
     | DLX_CLK__L1_I0/Z                          |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.050 | 
     | DLX_CLK__L2_I2/A                          |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |    0.053 | 
     | DLX_CLK__L2_I2/Z                          |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.118 | 
     | DLX_CLK__L3_I36/A                         |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.002 |   0.109 |    0.120 | 
     | DLX_CLK__L3_I36/Z                         |   ^   | DLX_CLK__L3_N36 | CLKBUF_X3 | 0.062 |   0.171 |    0.182 | 
     | core_inst/MEMWB_DATAOUT/DFF_0/data_reg/CK |   ^   | DLX_CLK__L3_N36 | DFFR_X1   | 0.002 |   0.173 |    0.184 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin core_inst/MEMWB_DATAOUT/DFF_5/data_reg/CK 
Endpoint:   core_inst/MEMWB_DATAOUT/DFF_5/data_reg/D (^) checked with  leading 
edge of 'DLX_CLK'
Beginpoint: DRAM_INTERFACE[5]                        (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.171
+ Hold                          0.012
+ Phase Shift                   0.000
= Required Time                 0.183
  Arrival Time                  0.194
  Slack Time                    0.011
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                    Net                     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+--------------------------------------------+-----------+-------+---------+----------| 
     | DRAM_INTERFACE[5]                            |   ^   | DRAM_INTERFACE[5]                          |           |       |   0.000 |   -0.011 | 
     | core_inst/s_DRAM_DLX_OUT_tri[5]/A            |   ^   | DRAM_INTERFACE[5]                          | TBUF_X1   | 0.000 |   0.000 |   -0.011 | 
     | core_inst/s_DRAM_DLX_OUT_tri[5]/Z            |   ^   | core_inst/MEM/MUX_LOAD/MUX_BIT_5/s_top     | TBUF_X1   | 0.035 |   0.035 |    0.024 | 
     | U20736/A1                                    |   ^   | core_inst/MEM/MUX_LOAD/MUX_BIT_5/s_top     | AND2_X1   | 0.000 |   0.035 |    0.024 | 
     | U20736/ZN                                    |   ^   | core_inst/MEMWB_DATAOUT/DFF_5/N3           | AND2_X1   | 0.034 |   0.069 |    0.059 | 
     | FE_PHC182_core_inst_MEMWB_DATAOUT_DFF_5_N3/A |   ^   | core_inst/MEMWB_DATAOUT/DFF_5/N3           | CLKBUF_X1 | 0.000 |   0.069 |    0.059 | 
     | FE_PHC182_core_inst_MEMWB_DATAOUT_DFF_5_N3/Z |   ^   | FE_PHN182_core_inst_MEMWB_DATAOUT_DFF_5_N3 | CLKBUF_X1 | 0.028 |   0.097 |    0.087 | 
     | FE_PHC400_core_inst_MEMWB_DATAOUT_DFF_5_N3/A |   ^   | FE_PHN182_core_inst_MEMWB_DATAOUT_DFF_5_N3 | BUF_X1    | 0.000 |   0.097 |    0.087 | 
     | FE_PHC400_core_inst_MEMWB_DATAOUT_DFF_5_N3/Z |   ^   | FE_PHN400_core_inst_MEMWB_DATAOUT_DFF_5_N3 | BUF_X1    | 0.020 |   0.117 |    0.106 | 
     | FE_PHC315_core_inst_MEMWB_DATAOUT_DFF_5_N3/A |   ^   | FE_PHN400_core_inst_MEMWB_DATAOUT_DFF_5_N3 | CLKBUF_X1 | 0.000 |   0.117 |    0.106 | 
     | FE_PHC315_core_inst_MEMWB_DATAOUT_DFF_5_N3/Z |   ^   | FE_PHN315_core_inst_MEMWB_DATAOUT_DFF_5_N3 | CLKBUF_X1 | 0.025 |   0.142 |    0.131 | 
     | FE_PHC256_core_inst_MEMWB_DATAOUT_DFF_5_N3/A |   ^   | FE_PHN315_core_inst_MEMWB_DATAOUT_DFF_5_N3 | CLKBUF_X1 | 0.000 |   0.142 |    0.131 | 
     | FE_PHC256_core_inst_MEMWB_DATAOUT_DFF_5_N3/Z |   ^   | FE_PHN256_core_inst_MEMWB_DATAOUT_DFF_5_N3 | CLKBUF_X1 | 0.025 |   0.167 |    0.156 | 
     | FE_PHC120_core_inst_MEMWB_DATAOUT_DFF_5_N3/A |   ^   | FE_PHN256_core_inst_MEMWB_DATAOUT_DFF_5_N3 | CLKBUF_X1 | 0.000 |   0.167 |    0.156 | 
     | FE_PHC120_core_inst_MEMWB_DATAOUT_DFF_5_N3/Z |   ^   | FE_PHN120_core_inst_MEMWB_DATAOUT_DFF_5_N3 | CLKBUF_X1 | 0.027 |   0.194 |    0.183 | 
     | core_inst/MEMWB_DATAOUT/DFF_5/data_reg/D     |   ^   | FE_PHN120_core_inst_MEMWB_DATAOUT_DFF_5_N3 | DFFR_X1   | 0.000 |   0.194 |    0.183 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                 |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                   |   ^   | DLX_CLK         |           |       |   0.000 |    0.011 | 
     | DLX_CLK__L1_I0/A                          |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.012 | 
     | DLX_CLK__L1_I0/Z                          |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.050 | 
     | DLX_CLK__L2_I2/A                          |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |    0.053 | 
     | DLX_CLK__L2_I2/Z                          |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.118 | 
     | DLX_CLK__L3_I40/A                         |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.002 |   0.109 |    0.119 | 
     | DLX_CLK__L3_I40/Z                         |   ^   | DLX_CLK__L3_N40 | CLKBUF_X3 | 0.061 |   0.170 |    0.180 | 
     | core_inst/MEMWB_DATAOUT/DFF_5/data_reg/CK |   ^   | DLX_CLK__L3_N40 | DFFR_X1   | 0.001 |   0.171 |    0.181 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin core_inst/IFID_IR/DFF_10/data_reg/CK 
Endpoint:   core_inst/IFID_IR/DFF_10/data_reg/D (^) checked with  leading edge 
of 'DLX_CLK'
Beginpoint: ROM_INTERFACE[10]                   (^) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.174
+ Hold                          0.013
+ Phase Shift                   0.000
= Required Time                 0.188
  Arrival Time                  0.198
  Slack Time                    0.011
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                     |       |                             |           |       |  Time   |   Time   | 
     |-------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | ROM_INTERFACE[10]                   |   ^   | ROM_INTERFACE[10]           |           |       |   0.000 |   -0.011 | 
     | FE_PHC461_ROM_INTERFACE_10_/A       |   ^   | ROM_INTERFACE[10]           | BUF_X1    | 0.000 |   0.000 |   -0.011 | 
     | FE_PHC461_ROM_INTERFACE_10_/Z       |   ^   | FE_PHN461_ROM_INTERFACE_10_ | BUF_X1    | 0.017 |   0.017 |    0.006 | 
     | FE_PHC435_ROM_INTERFACE_10_/A       |   ^   | FE_PHN461_ROM_INTERFACE_10_ | CLKBUF_X1 | 0.000 |   0.017 |    0.006 | 
     | FE_PHC435_ROM_INTERFACE_10_/Z       |   ^   | FE_PHN435_ROM_INTERFACE_10_ | CLKBUF_X1 | 0.025 |   0.041 |    0.031 | 
     | FE_PHC368_ROM_INTERFACE_10_/A       |   ^   | FE_PHN435_ROM_INTERFACE_10_ | CLKBUF_X1 | 0.000 |   0.041 |    0.031 | 
     | FE_PHC368_ROM_INTERFACE_10_/Z       |   ^   | FE_PHN368_ROM_INTERFACE_10_ | CLKBUF_X1 | 0.026 |   0.068 |    0.057 | 
     | FE_PHC343_ROM_INTERFACE_10_/A       |   ^   | FE_PHN368_ROM_INTERFACE_10_ | CLKBUF_X1 | 0.000 |   0.068 |    0.057 | 
     | FE_PHC343_ROM_INTERFACE_10_/Z       |   ^   | FE_PHN343_ROM_INTERFACE_10_ | CLKBUF_X1 | 0.025 |   0.093 |    0.083 | 
     | FE_PHC285_ROM_INTERFACE_10_/A       |   ^   | FE_PHN343_ROM_INTERFACE_10_ | CLKBUF_X1 | 0.000 |   0.093 |    0.083 | 
     | FE_PHC285_ROM_INTERFACE_10_/Z       |   ^   | FE_PHN285_ROM_INTERFACE_10_ | CLKBUF_X1 | 0.025 |   0.118 |    0.108 | 
     | FE_PHC219_ROM_INTERFACE_10_/A       |   ^   | FE_PHN285_ROM_INTERFACE_10_ | CLKBUF_X1 | 0.000 |   0.118 |    0.108 | 
     | FE_PHC219_ROM_INTERFACE_10_/Z       |   ^   | FE_PHN219_ROM_INTERFACE_10_ | CLKBUF_X1 | 0.025 |   0.143 |    0.133 | 
     | FE_PHC146_ROM_INTERFACE_10_/A       |   ^   | FE_PHN219_ROM_INTERFACE_10_ | CLKBUF_X1 | 0.000 |   0.143 |    0.133 | 
     | FE_PHC146_ROM_INTERFACE_10_/Z       |   ^   | FE_PHN146_ROM_INTERFACE_10_ | CLKBUF_X1 | 0.026 |   0.169 |    0.158 | 
     | U19918/A2                           |   ^   | FE_PHN146_ROM_INTERFACE_10_ | AND2_X1   | 0.000 |   0.169 |    0.158 | 
     | U19918/ZN                           |   ^   | core_inst/IFID_IR/DFF_10/N3 | AND2_X1   | 0.029 |   0.198 |    0.188 | 
     | core_inst/IFID_IR/DFF_10/data_reg/D |   ^   | core_inst/IFID_IR/DFF_10/N3 | DFFR_X1   | 0.000 |   0.198 |    0.188 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                 |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                              |   ^   | DLX_CLK         |           |       |   0.000 |    0.011 | 
     | DLX_CLK__L1_I0/A                     |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.012 | 
     | DLX_CLK__L1_I0/Z                     |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.050 | 
     | DLX_CLK__L2_I2/A                     |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |    0.053 | 
     | DLX_CLK__L2_I2/Z                     |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.118 | 
     | DLX_CLK__L3_I30/A                    |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.003 |   0.110 |    0.120 | 
     | DLX_CLK__L3_I30/Z                    |   ^   | DLX_CLK__L3_N30 | CLKBUF_X3 | 0.063 |   0.173 |    0.183 | 
     | core_inst/IFID_IR/DFF_10/data_reg/CK |   ^   | DLX_CLK__L3_N30 | DFFR_X1   | 0.002 |   0.174 |    0.185 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin core_inst/IFID_IR/DFF_23/data_reg/CK 
Endpoint:   core_inst/IFID_IR/DFF_23/data_reg/D (v) checked with  leading edge 
of 'DLX_CLK'
Beginpoint: ROM_INTERFACE[23]                   (v) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.170
+ Hold                          0.008
+ Phase Shift                   0.000
= Required Time                 0.179
  Arrival Time                  0.190
  Slack Time                    0.011
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                     |       |                             |           |       |  Time   |   Time   | 
     |-------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | ROM_INTERFACE[23]                   |   v   | ROM_INTERFACE[23]           |           |       |   0.000 |   -0.011 | 
     | FE_PHC459_ROM_INTERFACE_23_/A       |   v   | ROM_INTERFACE[23]           | BUF_X1    | 0.000 |   0.000 |   -0.011 | 
     | FE_PHC459_ROM_INTERFACE_23_/Z       |   v   | FE_PHN459_ROM_INTERFACE_23_ | BUF_X1    | 0.021 |   0.021 |    0.011 | 
     | FE_PHC434_ROM_INTERFACE_23_/A       |   v   | FE_PHN459_ROM_INTERFACE_23_ | CLKBUF_X1 | 0.000 |   0.021 |    0.011 | 
     | FE_PHC434_ROM_INTERFACE_23_/Z       |   v   | FE_PHN434_ROM_INTERFACE_23_ | CLKBUF_X1 | 0.024 |   0.045 |    0.034 | 
     | FE_PHC384_ROM_INTERFACE_23_/A       |   v   | FE_PHN434_ROM_INTERFACE_23_ | CLKBUF_X1 | 0.000 |   0.045 |    0.034 | 
     | FE_PHC384_ROM_INTERFACE_23_/Z       |   v   | FE_PHN384_ROM_INTERFACE_23_ | CLKBUF_X1 | 0.024 |   0.070 |    0.059 | 
     | FE_PHC345_ROM_INTERFACE_23_/A       |   v   | FE_PHN384_ROM_INTERFACE_23_ | CLKBUF_X1 | 0.000 |   0.070 |    0.059 | 
     | FE_PHC345_ROM_INTERFACE_23_/Z       |   v   | FE_PHN345_ROM_INTERFACE_23_ | CLKBUF_X1 | 0.024 |   0.094 |    0.083 | 
     | FE_PHC288_ROM_INTERFACE_23_/A       |   v   | FE_PHN345_ROM_INTERFACE_23_ | CLKBUF_X1 | 0.000 |   0.094 |    0.083 | 
     | FE_PHC288_ROM_INTERFACE_23_/Z       |   v   | FE_PHN288_ROM_INTERFACE_23_ | CLKBUF_X1 | 0.024 |   0.118 |    0.107 | 
     | FE_PHC214_ROM_INTERFACE_23_/A       |   v   | FE_PHN288_ROM_INTERFACE_23_ | CLKBUF_X1 | 0.000 |   0.118 |    0.107 | 
     | FE_PHC214_ROM_INTERFACE_23_/Z       |   v   | FE_PHN214_ROM_INTERFACE_23_ | CLKBUF_X1 | 0.024 |   0.142 |    0.132 | 
     | FE_PHC171_ROM_INTERFACE_23_/A       |   v   | FE_PHN214_ROM_INTERFACE_23_ | CLKBUF_X1 | 0.000 |   0.142 |    0.132 | 
     | FE_PHC171_ROM_INTERFACE_23_/Z       |   v   | FE_PHN171_ROM_INTERFACE_23_ | CLKBUF_X1 | 0.027 |   0.169 |    0.159 | 
     | U16816/A                            |   v   | FE_PHN171_ROM_INTERFACE_23_ | INV_X1    | 0.000 |   0.169 |    0.159 | 
     | U16816/ZN                           |   ^   | n22839                      | INV_X1    | 0.011 |   0.181 |    0.170 | 
     | U16815/A2                           |   ^   | n22839                      | NOR2_X1   | 0.000 |   0.181 |    0.170 | 
     | U16815/ZN                           |   v   | core_inst/IFID_IR/DFF_23/N3 | NOR2_X1   | 0.009 |   0.190 |    0.179 | 
     | core_inst/IFID_IR/DFF_23/data_reg/D |   v   | core_inst/IFID_IR/DFF_23/N3 | DFFR_X1   | 0.000 |   0.190 |    0.179 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                 |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                              |   ^   | DLX_CLK         |           |       |   0.000 |    0.011 | 
     | DLX_CLK__L1_I0/A                     |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.012 | 
     | DLX_CLK__L1_I0/Z                     |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.050 | 
     | DLX_CLK__L2_I2/A                     |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |    0.053 | 
     | DLX_CLK__L2_I2/Z                     |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.118 | 
     | DLX_CLK__L3_I42/A                    |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.001 |   0.108 |    0.119 | 
     | DLX_CLK__L3_I42/Z                    |   ^   | DLX_CLK__L3_N42 | CLKBUF_X3 | 0.061 |   0.169 |    0.180 | 
     | core_inst/IFID_IR/DFF_23/data_reg/CK |   ^   | DLX_CLK__L3_N42 | DFFR_X1   | 0.001 |   0.170 |    0.181 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin core_inst/IFID_IR/DFF_8/data_reg/CK 
Endpoint:   core_inst/IFID_IR/DFF_8/data_reg/D (^) checked with  leading edge 
of 'DLX_CLK'
Beginpoint: ROM_INTERFACE[8]                   (^) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.174
+ Hold                          0.013
+ Phase Shift                   0.000
= Required Time                 0.187
  Arrival Time                  0.198
  Slack Time                    0.011
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                    |       |                            |           |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | ROM_INTERFACE[8]                   |   ^   | ROM_INTERFACE[8]           |           |       |   0.000 |   -0.011 | 
     | FE_PHC462_ROM_INTERFACE_8_/A       |   ^   | ROM_INTERFACE[8]           | BUF_X1    | 0.000 |   0.000 |   -0.011 | 
     | FE_PHC462_ROM_INTERFACE_8_/Z       |   ^   | FE_PHN462_ROM_INTERFACE_8_ | BUF_X1    | 0.017 |   0.017 |    0.006 | 
     | FE_PHC447_ROM_INTERFACE_8_/A       |   ^   | FE_PHN462_ROM_INTERFACE_8_ | CLKBUF_X1 | 0.000 |   0.017 |    0.006 | 
     | FE_PHC447_ROM_INTERFACE_8_/Z       |   ^   | FE_PHN447_ROM_INTERFACE_8_ | CLKBUF_X1 | 0.026 |   0.042 |    0.031 | 
     | FE_PHC392_ROM_INTERFACE_8_/A       |   ^   | FE_PHN447_ROM_INTERFACE_8_ | CLKBUF_X1 | 0.000 |   0.042 |    0.031 | 
     | FE_PHC392_ROM_INTERFACE_8_/Z       |   ^   | FE_PHN392_ROM_INTERFACE_8_ | CLKBUF_X1 | 0.025 |   0.067 |    0.056 | 
     | FE_PHC337_ROM_INTERFACE_8_/A       |   ^   | FE_PHN392_ROM_INTERFACE_8_ | CLKBUF_X1 | 0.000 |   0.067 |    0.056 | 
     | FE_PHC337_ROM_INTERFACE_8_/Z       |   ^   | FE_PHN337_ROM_INTERFACE_8_ | CLKBUF_X1 | 0.025 |   0.093 |    0.081 | 
     | FE_PHC287_ROM_INTERFACE_8_/A       |   ^   | FE_PHN337_ROM_INTERFACE_8_ | CLKBUF_X1 | 0.000 |   0.093 |    0.081 | 
     | FE_PHC287_ROM_INTERFACE_8_/Z       |   ^   | FE_PHN287_ROM_INTERFACE_8_ | CLKBUF_X1 | 0.025 |   0.118 |    0.107 | 
     | FE_PHC208_ROM_INTERFACE_8_/A       |   ^   | FE_PHN287_ROM_INTERFACE_8_ | CLKBUF_X1 | 0.000 |   0.118 |    0.107 | 
     | FE_PHC208_ROM_INTERFACE_8_/Z       |   ^   | FE_PHN208_ROM_INTERFACE_8_ | CLKBUF_X1 | 0.025 |   0.143 |    0.132 | 
     | FE_PHC147_ROM_INTERFACE_8_/A       |   ^   | FE_PHN208_ROM_INTERFACE_8_ | CLKBUF_X1 | 0.000 |   0.143 |    0.132 | 
     | FE_PHC147_ROM_INTERFACE_8_/Z       |   ^   | FE_PHN147_ROM_INTERFACE_8_ | CLKBUF_X1 | 0.026 |   0.169 |    0.157 | 
     | U19925/A2                          |   ^   | FE_PHN147_ROM_INTERFACE_8_ | AND2_X1   | 0.000 |   0.169 |    0.157 | 
     | U19925/ZN                          |   ^   | core_inst/IFID_IR/DFF_8/N3 | AND2_X1   | 0.030 |   0.198 |    0.187 | 
     | core_inst/IFID_IR/DFF_8/data_reg/D |   ^   | core_inst/IFID_IR/DFF_8/N3 | DFFR_X1   | 0.000 |   0.198 |    0.187 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                     |       |                 |           |       |  Time   |   Time   | 
     |-------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                             |   ^   | DLX_CLK         |           |       |   0.000 |    0.011 | 
     | DLX_CLK__L1_I0/A                    |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.012 | 
     | DLX_CLK__L1_I0/Z                    |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.051 | 
     | DLX_CLK__L2_I2/A                    |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |    0.054 | 
     | DLX_CLK__L2_I2/Z                    |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.118 | 
     | DLX_CLK__L3_I30/A                   |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.003 |   0.110 |    0.121 | 
     | DLX_CLK__L3_I30/Z                   |   ^   | DLX_CLK__L3_N30 | CLKBUF_X3 | 0.063 |   0.173 |    0.184 | 
     | core_inst/IFID_IR/DFF_8/data_reg/CK |   ^   | DLX_CLK__L3_N30 | DFFR_X1   | 0.001 |   0.174 |    0.185 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin core_inst/IFID_IR/DFF_14/data_reg/CK 
Endpoint:   core_inst/IFID_IR/DFF_14/data_reg/D (v) checked with  leading edge 
of 'DLX_CLK'
Beginpoint: ROM_INTERFACE[14]                   (v) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.172
+ Hold                          0.009
+ Phase Shift                   0.000
= Required Time                 0.181
  Arrival Time                  0.192
  Slack Time                    0.011
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                     |       |                             |           |       |  Time   |   Time   | 
     |-------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | ROM_INTERFACE[14]                   |   v   | ROM_INTERFACE[14]           |           |       |   0.000 |   -0.011 | 
     | FE_PHC460_ROM_INTERFACE_14_/A       |   v   | ROM_INTERFACE[14]           | BUF_X1    | 0.000 |   0.000 |   -0.011 | 
     | FE_PHC460_ROM_INTERFACE_14_/Z       |   v   | FE_PHN460_ROM_INTERFACE_14_ | BUF_X1    | 0.022 |   0.022 |    0.010 | 
     | FE_PHC423_ROM_INTERFACE_14_/A       |   v   | FE_PHN460_ROM_INTERFACE_14_ | CLKBUF_X1 | 0.000 |   0.022 |    0.010 | 
     | FE_PHC423_ROM_INTERFACE_14_/Z       |   v   | FE_PHN423_ROM_INTERFACE_14_ | CLKBUF_X1 | 0.025 |   0.046 |    0.035 | 
     | FE_PHC383_ROM_INTERFACE_14_/A       |   v   | FE_PHN423_ROM_INTERFACE_14_ | CLKBUF_X1 | 0.000 |   0.046 |    0.035 | 
     | FE_PHC383_ROM_INTERFACE_14_/Z       |   v   | FE_PHN383_ROM_INTERFACE_14_ | CLKBUF_X1 | 0.024 |   0.071 |    0.059 | 
     | FE_PHC344_ROM_INTERFACE_14_/A       |   v   | FE_PHN383_ROM_INTERFACE_14_ | CLKBUF_X1 | 0.000 |   0.071 |    0.059 | 
     | FE_PHC344_ROM_INTERFACE_14_/Z       |   v   | FE_PHN344_ROM_INTERFACE_14_ | CLKBUF_X1 | 0.024 |   0.095 |    0.084 | 
     | FE_PHC286_ROM_INTERFACE_14_/A       |   v   | FE_PHN344_ROM_INTERFACE_14_ | CLKBUF_X1 | 0.000 |   0.095 |    0.084 | 
     | FE_PHC286_ROM_INTERFACE_14_/Z       |   v   | FE_PHN286_ROM_INTERFACE_14_ | CLKBUF_X1 | 0.024 |   0.119 |    0.108 | 
     | FE_PHC213_ROM_INTERFACE_14_/A       |   v   | FE_PHN286_ROM_INTERFACE_14_ | CLKBUF_X1 | 0.000 |   0.119 |    0.108 | 
     | FE_PHC213_ROM_INTERFACE_14_/Z       |   v   | FE_PHN213_ROM_INTERFACE_14_ | CLKBUF_X1 | 0.024 |   0.144 |    0.132 | 
     | FE_PHC170_ROM_INTERFACE_14_/A       |   v   | FE_PHN213_ROM_INTERFACE_14_ | CLKBUF_X1 | 0.000 |   0.144 |    0.132 | 
     | FE_PHC170_ROM_INTERFACE_14_/Z       |   v   | FE_PHN170_ROM_INTERFACE_14_ | CLKBUF_X1 | 0.027 |   0.171 |    0.159 | 
     | U16822/A                            |   v   | FE_PHN170_ROM_INTERFACE_14_ | INV_X1    | 0.000 |   0.171 |    0.159 | 
     | U16822/ZN                           |   ^   | n22842                      | INV_X1    | 0.013 |   0.183 |    0.172 | 
     | U16821/A2                           |   ^   | n22842                      | NOR2_X1   | 0.000 |   0.183 |    0.172 | 
     | U16821/ZN                           |   v   | core_inst/IFID_IR/DFF_14/N3 | NOR2_X1   | 0.009 |   0.192 |    0.181 | 
     | core_inst/IFID_IR/DFF_14/data_reg/D |   v   | core_inst/IFID_IR/DFF_14/N3 | DFFR_X1   | 0.000 |   0.192 |    0.181 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                 |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                              |   ^   | DLX_CLK         |           |       |   0.000 |    0.011 | 
     | DLX_CLK__L1_I0/A                     |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.013 | 
     | DLX_CLK__L1_I0/Z                     |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.051 | 
     | DLX_CLK__L2_I2/A                     |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |    0.054 | 
     | DLX_CLK__L2_I2/Z                     |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.118 | 
     | DLX_CLK__L3_I37/A                    |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.002 |   0.109 |    0.121 | 
     | DLX_CLK__L3_I37/Z                    |   ^   | DLX_CLK__L3_N37 | CLKBUF_X3 | 0.060 |   0.169 |    0.181 | 
     | core_inst/IFID_IR/DFF_14/data_reg/CK |   ^   | DLX_CLK__L3_N37 | DFFR_X1   | 0.003 |   0.172 |    0.183 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin core_inst/MEMWB_DATAOUT/DFF_27/data_reg/CK 
Endpoint:   core_inst/MEMWB_DATAOUT/DFF_27/data_reg/D (^) checked with  leading 
edge of 'DLX_CLK'
Beginpoint: DRAM_INTERFACE[27]                        (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.172
+ Hold                          0.013
+ Phase Shift                   0.000
= Required Time                 0.185
  Arrival Time                  0.196
  Slack Time                    0.012
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      |  Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                               |       |                                             |           |       |  Time   |   Time   | 
     |-----------------------------------------------+-------+---------------------------------------------+-----------+-------+---------+----------| 
     | DRAM_INTERFACE[27]                            |   ^   | DRAM_INTERFACE[27]                          |           |       |   0.000 |   -0.012 | 
     | core_inst/s_DRAM_DLX_OUT_tri[27]/A            |   ^   | DRAM_INTERFACE[27]                          | TBUF_X1   | 0.000 |   0.000 |   -0.012 | 
     | core_inst/s_DRAM_DLX_OUT_tri[27]/Z            |   ^   | core_inst/s_DRAM_DLX_OUT[27]                | TBUF_X1   | 0.034 |   0.034 |    0.022 | 
     | U17647/A2                                     |   ^   | core_inst/s_DRAM_DLX_OUT[27]                | NAND2_X1  | 0.000 |   0.034 |    0.022 | 
     | U17647/ZN                                     |   v   | n18207                                      | NAND2_X1  | 0.016 |   0.050 |    0.038 | 
     | FE_PHC177_n18207/A                            |   v   | n18207                                      | CLKBUF_X1 | 0.000 |   0.050 |    0.038 | 
     | FE_PHC177_n18207/Z                            |   v   | FE_PHN177_n18207                            | CLKBUF_X1 | 0.027 |   0.076 |    0.065 | 
     | FE_PHC254_n18207/A                            |   v   | FE_PHN177_n18207                            | BUF_X1    | 0.000 |   0.076 |    0.065 | 
     | FE_PHC254_n18207/Z                            |   v   | FE_PHN254_n18207                            | BUF_X1    | 0.025 |   0.102 |    0.090 | 
     | U10162/A2                                     |   v   | FE_PHN254_n18207                            | NAND2_X1  | 0.000 |   0.102 |    0.090 | 
     | U10162/ZN                                     |   ^   | core_inst/MEMWB_DATAOUT/DFF_27/N3           | NAND2_X1  | 0.064 |   0.166 |    0.154 | 
     | FE_PHC167_core_inst_MEMWB_DATAOUT_DFF_27_N3/A |   ^   | core_inst/MEMWB_DATAOUT/DFF_27/N3           | BUF_X32   | 0.005 |   0.171 |    0.159 | 
     | FE_PHC167_core_inst_MEMWB_DATAOUT_DFF_27_N3/Z |   ^   | FE_PHN167_core_inst_MEMWB_DATAOUT_DFF_27_N3 | BUF_X32   | 0.026 |   0.196 |    0.185 | 
     | core_inst/MEMWB_DATAOUT/DFF_27/data_reg/D     |   ^   | FE_PHN167_core_inst_MEMWB_DATAOUT_DFF_27_N3 | DFFR_X1   | 0.000 |   0.196 |    0.185 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                            |       |                 |           |       |  Time   |   Time   | 
     |--------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                    |   ^   | DLX_CLK         |           |       |   0.000 |    0.012 | 
     | DLX_CLK__L1_I0/A                           |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.013 | 
     | DLX_CLK__L1_I0/Z                           |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.051 | 
     | DLX_CLK__L2_I3/A                           |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.001 |   0.041 |    0.052 | 
     | DLX_CLK__L2_I3/Z                           |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.063 |   0.104 |    0.115 | 
     | DLX_CLK__L3_I47/A                          |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.003 |   0.107 |    0.119 | 
     | DLX_CLK__L3_I47/Z                          |   ^   | DLX_CLK__L3_N47 | CLKBUF_X3 | 0.064 |   0.171 |    0.182 | 
     | core_inst/MEMWB_DATAOUT/DFF_27/data_reg/CK |   ^   | DLX_CLK__L3_N47 | DFFR_X1   | 0.002 |   0.172 |    0.184 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin core_inst/MEMWB_DATAOUT/DFF_22/data_reg/CK 
Endpoint:   core_inst/MEMWB_DATAOUT/DFF_22/data_reg/D (^) checked with  leading 
edge of 'DLX_CLK'
Beginpoint: DRAM_INTERFACE[22]                        (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.172
+ Hold                          0.013
+ Phase Shift                   0.000
= Required Time                 0.185
  Arrival Time                  0.197
  Slack Time                    0.012
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      |  Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                               |       |                                             |           |       |  Time   |   Time   | 
     |-----------------------------------------------+-------+---------------------------------------------+-----------+-------+---------+----------| 
     | DRAM_INTERFACE[22]                            |   ^   | DRAM_INTERFACE[22]                          |           |       |   0.000 |   -0.012 | 
     | core_inst/s_DRAM_DLX_OUT_tri[22]/A            |   ^   | DRAM_INTERFACE[22]                          | TBUF_X1   | 0.000 |   0.000 |   -0.012 | 
     | core_inst/s_DRAM_DLX_OUT_tri[22]/Z            |   ^   | core_inst/s_DRAM_DLX_OUT[22]                | TBUF_X1   | 0.034 |   0.034 |    0.023 | 
     | U17658/A2                                     |   ^   | core_inst/s_DRAM_DLX_OUT[22]                | NAND2_X1  | 0.000 |   0.034 |    0.023 | 
     | U17658/ZN                                     |   v   | n18212                                      | NAND2_X1  | 0.013 |   0.048 |    0.036 | 
     | FE_PHC179_n18212/A                            |   v   | n18212                                      | CLKBUF_X1 | 0.000 |   0.048 |    0.036 | 
     | FE_PHC179_n18212/Z                            |   v   | FE_PHN179_n18212                            | CLKBUF_X1 | 0.026 |   0.074 |    0.062 | 
     | FE_PHC251_n18212/A                            |   v   | FE_PHN179_n18212                            | CLKBUF_X3 | 0.000 |   0.074 |    0.062 | 
     | FE_PHC251_n18212/Z                            |   v   | FE_PHN251_n18212                            | CLKBUF_X3 | 0.027 |   0.100 |    0.089 | 
     | U10172/A2                                     |   v   | FE_PHN251_n18212                            | NAND2_X1  | 0.000 |   0.100 |    0.089 | 
     | U10172/ZN                                     |   ^   | core_inst/MEMWB_DATAOUT/DFF_22/N3           | NAND2_X1  | 0.065 |   0.165 |    0.154 | 
     | FE_PHC163_core_inst_MEMWB_DATAOUT_DFF_22_N3/A |   ^   | core_inst/MEMWB_DATAOUT/DFF_22/N3           | BUF_X32   | 0.005 |   0.170 |    0.159 | 
     | FE_PHC163_core_inst_MEMWB_DATAOUT_DFF_22_N3/Z |   ^   | FE_PHN163_core_inst_MEMWB_DATAOUT_DFF_22_N3 | BUF_X32   | 0.026 |   0.196 |    0.184 | 
     | core_inst/MEMWB_DATAOUT/DFF_22/data_reg/D     |   ^   | FE_PHN163_core_inst_MEMWB_DATAOUT_DFF_22_N3 | DFFR_X1   | 0.001 |   0.197 |    0.185 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                            |       |                 |           |       |  Time   |   Time   | 
     |--------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                    |   ^   | DLX_CLK         |           |       |   0.000 |    0.012 | 
     | DLX_CLK__L1_I0/A                           |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.013 | 
     | DLX_CLK__L1_I0/Z                           |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.051 | 
     | DLX_CLK__L2_I3/A                           |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.001 |   0.041 |    0.052 | 
     | DLX_CLK__L2_I3/Z                           |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.063 |   0.104 |    0.115 | 
     | DLX_CLK__L3_I48/A                          |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.003 |   0.107 |    0.119 | 
     | DLX_CLK__L3_I48/Z                          |   ^   | DLX_CLK__L3_N48 | CLKBUF_X3 | 0.065 |   0.172 |    0.184 | 
     | core_inst/MEMWB_DATAOUT/DFF_22/data_reg/CK |   ^   | DLX_CLK__L3_N48 | DFFR_X1   | 0.001 |   0.172 |    0.184 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin core_inst/IFID_IR/DFF_12/data_reg/CK 
Endpoint:   core_inst/IFID_IR/DFF_12/data_reg/D (^) checked with  leading edge 
of 'DLX_CLK'
Beginpoint: ROM_INTERFACE[12]                   (^) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.172
+ Hold                          0.013
+ Phase Shift                   0.000
= Required Time                 0.185
  Arrival Time                  0.197
  Slack Time                    0.012
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                     |       |                             |           |       |  Time   |   Time   | 
     |-------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | ROM_INTERFACE[12]                   |   ^   | ROM_INTERFACE[12]           |           |       |   0.000 |   -0.012 | 
     | FE_PHC463_ROM_INTERFACE_12_/A       |   ^   | ROM_INTERFACE[12]           | BUF_X1    | 0.000 |   0.000 |   -0.012 | 
     | FE_PHC463_ROM_INTERFACE_12_/Z       |   ^   | FE_PHN463_ROM_INTERFACE_12_ | BUF_X1    | 0.017 |   0.017 |    0.005 | 
     | FE_PHC421_ROM_INTERFACE_12_/A       |   ^   | FE_PHN463_ROM_INTERFACE_12_ | CLKBUF_X1 | 0.000 |   0.017 |    0.005 | 
     | FE_PHC421_ROM_INTERFACE_12_/Z       |   ^   | FE_PHN421_ROM_INTERFACE_12_ | CLKBUF_X1 | 0.026 |   0.042 |    0.030 | 
     | FE_PHC390_ROM_INTERFACE_12_/A       |   ^   | FE_PHN421_ROM_INTERFACE_12_ | CLKBUF_X1 | 0.000 |   0.042 |    0.030 | 
     | FE_PHC390_ROM_INTERFACE_12_/Z       |   ^   | FE_PHN390_ROM_INTERFACE_12_ | CLKBUF_X1 | 0.025 |   0.068 |    0.056 | 
     | FE_PHC356_ROM_INTERFACE_12_/A       |   ^   | FE_PHN390_ROM_INTERFACE_12_ | CLKBUF_X1 | 0.000 |   0.068 |    0.056 | 
     | FE_PHC356_ROM_INTERFACE_12_/Z       |   ^   | FE_PHN356_ROM_INTERFACE_12_ | CLKBUF_X1 | 0.025 |   0.092 |    0.080 | 
     | FE_PHC297_ROM_INTERFACE_12_/A       |   ^   | FE_PHN356_ROM_INTERFACE_12_ | CLKBUF_X1 | 0.000 |   0.092 |    0.080 | 
     | FE_PHC297_ROM_INTERFACE_12_/Z       |   ^   | FE_PHN297_ROM_INTERFACE_12_ | CLKBUF_X1 | 0.025 |   0.117 |    0.105 | 
     | FE_PHC231_ROM_INTERFACE_12_/A       |   ^   | FE_PHN297_ROM_INTERFACE_12_ | CLKBUF_X1 | 0.000 |   0.117 |    0.105 | 
     | FE_PHC231_ROM_INTERFACE_12_/Z       |   ^   | FE_PHN231_ROM_INTERFACE_12_ | CLKBUF_X1 | 0.025 |   0.142 |    0.130 | 
     | FE_PHC160_ROM_INTERFACE_12_/A       |   ^   | FE_PHN231_ROM_INTERFACE_12_ | CLKBUF_X1 | 0.000 |   0.142 |    0.130 | 
     | FE_PHC160_ROM_INTERFACE_12_/Z       |   ^   | FE_PHN160_ROM_INTERFACE_12_ | CLKBUF_X1 | 0.025 |   0.168 |    0.156 | 
     | U19924/A2                           |   ^   | FE_PHN160_ROM_INTERFACE_12_ | AND2_X1   | 0.000 |   0.168 |    0.156 | 
     | U19924/ZN                           |   ^   | core_inst/IFID_IR/DFF_12/N3 | AND2_X1   | 0.029 |   0.197 |    0.185 | 
     | core_inst/IFID_IR/DFF_12/data_reg/D |   ^   | core_inst/IFID_IR/DFF_12/N3 | DFFR_X1   | 0.000 |   0.197 |    0.185 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                 |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                              |   ^   | DLX_CLK         |           |       |   0.000 |    0.012 | 
     | DLX_CLK__L1_I0/A                     |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.013 | 
     | DLX_CLK__L1_I0/Z                     |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.051 | 
     | DLX_CLK__L2_I2/A                     |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |    0.054 | 
     | DLX_CLK__L2_I2/Z                     |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.119 | 
     | DLX_CLK__L3_I44/A                    |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.001 |   0.108 |    0.120 | 
     | DLX_CLK__L3_I44/Z                    |   ^   | DLX_CLK__L3_N44 | CLKBUF_X3 | 0.063 |   0.171 |    0.183 | 
     | core_inst/IFID_IR/DFF_12/data_reg/CK |   ^   | DLX_CLK__L3_N44 | DFFR_X1   | 0.001 |   0.172 |    0.184 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin core_inst/IFID_IR/DFF_13/data_reg/CK 
Endpoint:   core_inst/IFID_IR/DFF_13/data_reg/D (^) checked with  leading edge 
of 'DLX_CLK'
Beginpoint: ROM_INTERFACE[13]                   (^) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.172
+ Hold                          0.013
+ Phase Shift                   0.000
= Required Time                 0.185
  Arrival Time                  0.197
  Slack Time                    0.012
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                     |       |                             |           |       |  Time   |   Time   | 
     |-------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | ROM_INTERFACE[13]                   |   ^   | ROM_INTERFACE[13]           |           |       |   0.000 |   -0.012 | 
     | FE_PHC464_ROM_INTERFACE_13_/A       |   ^   | ROM_INTERFACE[13]           | BUF_X1    | 0.000 |   0.000 |   -0.012 | 
     | FE_PHC464_ROM_INTERFACE_13_/Z       |   ^   | FE_PHN464_ROM_INTERFACE_13_ | BUF_X1    | 0.017 |   0.017 |    0.004 | 
     | FE_PHC424_ROM_INTERFACE_13_/A       |   ^   | FE_PHN464_ROM_INTERFACE_13_ | CLKBUF_X1 | 0.000 |   0.017 |    0.004 | 
     | FE_PHC424_ROM_INTERFACE_13_/Z       |   ^   | FE_PHN424_ROM_INTERFACE_13_ | CLKBUF_X1 | 0.025 |   0.042 |    0.030 | 
     | FE_PHC395_ROM_INTERFACE_13_/A       |   ^   | FE_PHN424_ROM_INTERFACE_13_ | CLKBUF_X1 | 0.000 |   0.042 |    0.030 | 
     | FE_PHC395_ROM_INTERFACE_13_/Z       |   ^   | FE_PHN395_ROM_INTERFACE_13_ | CLKBUF_X1 | 0.026 |   0.067 |    0.055 | 
     | FE_PHC334_ROM_INTERFACE_13_/A       |   ^   | FE_PHN395_ROM_INTERFACE_13_ | CLKBUF_X1 | 0.000 |   0.067 |    0.055 | 
     | FE_PHC334_ROM_INTERFACE_13_/Z       |   ^   | FE_PHN334_ROM_INTERFACE_13_ | CLKBUF_X1 | 0.025 |   0.093 |    0.081 | 
     | FE_PHC293_ROM_INTERFACE_13_/A       |   ^   | FE_PHN334_ROM_INTERFACE_13_ | CLKBUF_X1 | 0.000 |   0.093 |    0.081 | 
     | FE_PHC293_ROM_INTERFACE_13_/Z       |   ^   | FE_PHN293_ROM_INTERFACE_13_ | CLKBUF_X1 | 0.025 |   0.118 |    0.106 | 
     | FE_PHC224_ROM_INTERFACE_13_/A       |   ^   | FE_PHN293_ROM_INTERFACE_13_ | CLKBUF_X1 | 0.000 |   0.118 |    0.106 | 
     | FE_PHC224_ROM_INTERFACE_13_/Z       |   ^   | FE_PHN224_ROM_INTERFACE_13_ | CLKBUF_X1 | 0.025 |   0.143 |    0.131 | 
     | FE_PHC161_ROM_INTERFACE_13_/A       |   ^   | FE_PHN224_ROM_INTERFACE_13_ | CLKBUF_X1 | 0.000 |   0.143 |    0.131 | 
     | FE_PHC161_ROM_INTERFACE_13_/Z       |   ^   | FE_PHN161_ROM_INTERFACE_13_ | CLKBUF_X1 | 0.025 |   0.168 |    0.156 | 
     | U19919/A2                           |   ^   | FE_PHN161_ROM_INTERFACE_13_ | AND2_X1   | 0.000 |   0.168 |    0.156 | 
     | U19919/ZN                           |   ^   | core_inst/IFID_IR/DFF_13/N3 | AND2_X1   | 0.029 |   0.197 |    0.185 | 
     | core_inst/IFID_IR/DFF_13/data_reg/D |   ^   | core_inst/IFID_IR/DFF_13/N3 | DFFR_X1   | 0.000 |   0.197 |    0.185 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                 |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                              |   ^   | DLX_CLK         |           |       |   0.000 |    0.012 | 
     | DLX_CLK__L1_I0/A                     |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.013 | 
     | DLX_CLK__L1_I0/Z                     |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.052 | 
     | DLX_CLK__L2_I2/A                     |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |    0.055 | 
     | DLX_CLK__L2_I2/Z                     |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.119 | 
     | DLX_CLK__L3_I37/A                    |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.002 |   0.109 |    0.122 | 
     | DLX_CLK__L3_I37/Z                    |   ^   | DLX_CLK__L3_N37 | CLKBUF_X3 | 0.060 |   0.169 |    0.182 | 
     | core_inst/IFID_IR/DFF_13/data_reg/CK |   ^   | DLX_CLK__L3_N37 | DFFR_X1   | 0.003 |   0.172 |    0.184 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin core_inst/MEMWB_DATAOUT/DFF_2/data_reg/CK 
Endpoint:   core_inst/MEMWB_DATAOUT/DFF_2/data_reg/D (^) checked with  leading 
edge of 'DLX_CLK'
Beginpoint: DRAM_INTERFACE[2]                        (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.171
+ Hold                          0.012
+ Phase Shift                   0.000
= Required Time                 0.183
  Arrival Time                  0.196
  Slack Time                    0.013
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                    Net                     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+--------------------------------------------+-----------+-------+---------+----------| 
     | DRAM_INTERFACE[2]                            |   ^   | DRAM_INTERFACE[2]                          |           |       |   0.000 |   -0.013 | 
     | core_inst/s_DRAM_DLX_OUT_tri[2]/A            |   ^   | DRAM_INTERFACE[2]                          | TBUF_X1   | 0.000 |   0.000 |   -0.013 | 
     | core_inst/s_DRAM_DLX_OUT_tri[2]/Z            |   ^   | core_inst/MEM/MUX_LOAD/MUX_BIT_2/s_top     | TBUF_X1   | 0.033 |   0.033 |    0.020 | 
     | U20738/A1                                    |   ^   | core_inst/MEM/MUX_LOAD/MUX_BIT_2/s_top     | AND2_X1   | 0.000 |   0.033 |    0.020 | 
     | U20738/ZN                                    |   ^   | core_inst/MEMWB_DATAOUT/DFF_2/N3           | AND2_X1   | 0.039 |   0.071 |    0.059 | 
     | FE_PHC118_core_inst_MEMWB_DATAOUT_DFF_2_N3/A |   ^   | core_inst/MEMWB_DATAOUT/DFF_2/N3           | CLKBUF_X1 | 0.000 |   0.071 |    0.059 | 
     | FE_PHC118_core_inst_MEMWB_DATAOUT_DFF_2_N3/Z |   ^   | FE_PHN118_core_inst_MEMWB_DATAOUT_DFF_2_N3 | CLKBUF_X1 | 0.028 |   0.100 |    0.087 | 
     | FE_PHC188_core_inst_MEMWB_DATAOUT_DFF_2_N3/A |   ^   | FE_PHN118_core_inst_MEMWB_DATAOUT_DFF_2_N3 | CLKBUF_X1 | 0.000 |   0.100 |    0.087 | 
     | FE_PHC188_core_inst_MEMWB_DATAOUT_DFF_2_N3/Z |   ^   | FE_PHN188_core_inst_MEMWB_DATAOUT_DFF_2_N3 | CLKBUF_X1 | 0.025 |   0.125 |    0.112 | 
     | FE_PHC317_core_inst_MEMWB_DATAOUT_DFF_2_N3/A |   ^   | FE_PHN188_core_inst_MEMWB_DATAOUT_DFF_2_N3 | CLKBUF_X1 | 0.000 |   0.125 |    0.112 | 
     | FE_PHC317_core_inst_MEMWB_DATAOUT_DFF_2_N3/Z |   ^   | FE_PHN317_core_inst_MEMWB_DATAOUT_DFF_2_N3 | CLKBUF_X1 | 0.026 |   0.151 |    0.138 | 
     | FE_PHC402_core_inst_MEMWB_DATAOUT_DFF_2_N3/A |   ^   | FE_PHN317_core_inst_MEMWB_DATAOUT_DFF_2_N3 | BUF_X1    | 0.000 |   0.151 |    0.138 | 
     | FE_PHC402_core_inst_MEMWB_DATAOUT_DFF_2_N3/Z |   ^   | FE_PHN402_core_inst_MEMWB_DATAOUT_DFF_2_N3 | BUF_X1    | 0.019 |   0.169 |    0.157 | 
     | FE_PHC255_core_inst_MEMWB_DATAOUT_DFF_2_N3/A |   ^   | FE_PHN402_core_inst_MEMWB_DATAOUT_DFF_2_N3 | CLKBUF_X1 | 0.000 |   0.169 |    0.157 | 
     | FE_PHC255_core_inst_MEMWB_DATAOUT_DFF_2_N3/Z |   ^   | FE_PHN255_core_inst_MEMWB_DATAOUT_DFF_2_N3 | CLKBUF_X1 | 0.026 |   0.196 |    0.183 | 
     | core_inst/MEMWB_DATAOUT/DFF_2/data_reg/D     |   ^   | FE_PHN255_core_inst_MEMWB_DATAOUT_DFF_2_N3 | DFFR_X1   | 0.000 |   0.196 |    0.183 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                 |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                   |   ^   | DLX_CLK         |           |       |   0.000 |    0.013 | 
     | DLX_CLK__L1_I0/A                          |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.014 | 
     | DLX_CLK__L1_I0/Z                          |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.052 | 
     | DLX_CLK__L2_I2/A                          |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |    0.055 | 
     | DLX_CLK__L2_I2/Z                          |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.119 | 
     | DLX_CLK__L3_I40/A                         |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.002 |   0.109 |    0.121 | 
     | DLX_CLK__L3_I40/Z                         |   ^   | DLX_CLK__L3_N40 | CLKBUF_X3 | 0.061 |   0.170 |    0.182 | 
     | core_inst/MEMWB_DATAOUT/DFF_2/data_reg/CK |   ^   | DLX_CLK__L3_N40 | DFFR_X1   | 0.001 |   0.171 |    0.183 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin core_inst/MEMWB_DATAOUT/DFF_4/data_reg/CK 
Endpoint:   core_inst/MEMWB_DATAOUT/DFF_4/data_reg/D (^) checked with  leading 
edge of 'DLX_CLK'
Beginpoint: DRAM_INTERFACE[4]                        (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.180
+ Hold                          0.015
+ Phase Shift                   0.000
= Required Time                 0.195
  Arrival Time                  0.207
  Slack Time                    0.013
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                    Net                     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+--------------------------------------------+-----------+-------+---------+----------| 
     | DRAM_INTERFACE[4]                            |   ^   | DRAM_INTERFACE[4]                          |           |       |   0.000 |   -0.013 | 
     | core_inst/s_DRAM_DLX_OUT_tri[4]/A            |   ^   | DRAM_INTERFACE[4]                          | TBUF_X1   | 0.000 |   0.000 |   -0.013 | 
     | core_inst/s_DRAM_DLX_OUT_tri[4]/Z            |   ^   | core_inst/MEM/MUX_LOAD/MUX_BIT_4/s_top     | TBUF_X1   | 0.039 |   0.039 |    0.026 | 
     | U20737/A1                                    |   ^   | core_inst/MEM/MUX_LOAD/MUX_BIT_4/s_top     | AND2_X1   | 0.000 |   0.039 |    0.026 | 
     | U20737/ZN                                    |   ^   | core_inst/MEMWB_DATAOUT/DFF_4/N3           | AND2_X1   | 0.039 |   0.079 |    0.066 | 
     | FE_PHC124_core_inst_MEMWB_DATAOUT_DFF_4_N3/A |   ^   | core_inst/MEMWB_DATAOUT/DFF_4/N3           | CLKBUF_X1 | 0.000 |   0.079 |    0.066 | 
     | FE_PHC124_core_inst_MEMWB_DATAOUT_DFF_4_N3/Z |   ^   | FE_PHN124_core_inst_MEMWB_DATAOUT_DFF_4_N3 | CLKBUF_X1 | 0.030 |   0.109 |    0.096 | 
     | FE_PHC248_core_inst_MEMWB_DATAOUT_DFF_4_N3/A |   ^   | FE_PHN124_core_inst_MEMWB_DATAOUT_DFF_4_N3 | CLKBUF_X1 | 0.000 |   0.109 |    0.096 | 
     | FE_PHC248_core_inst_MEMWB_DATAOUT_DFF_4_N3/Z |   ^   | FE_PHN248_core_inst_MEMWB_DATAOUT_DFF_4_N3 | CLKBUF_X1 | 0.026 |   0.135 |    0.123 | 
     | FE_PHC316_core_inst_MEMWB_DATAOUT_DFF_4_N3/A |   ^   | FE_PHN248_core_inst_MEMWB_DATAOUT_DFF_4_N3 | CLKBUF_X1 | 0.000 |   0.135 |    0.123 | 
     | FE_PHC316_core_inst_MEMWB_DATAOUT_DFF_4_N3/Z |   ^   | FE_PHN316_core_inst_MEMWB_DATAOUT_DFF_4_N3 | CLKBUF_X1 | 0.026 |   0.161 |    0.148 | 
     | FE_PHC403_core_inst_MEMWB_DATAOUT_DFF_4_N3/A |   ^   | FE_PHN316_core_inst_MEMWB_DATAOUT_DFF_4_N3 | BUF_X1    | 0.000 |   0.161 |    0.148 | 
     | FE_PHC403_core_inst_MEMWB_DATAOUT_DFF_4_N3/Z |   ^   | FE_PHN403_core_inst_MEMWB_DATAOUT_DFF_4_N3 | BUF_X1    | 0.019 |   0.180 |    0.168 | 
     | FE_PHC183_core_inst_MEMWB_DATAOUT_DFF_4_N3/A |   ^   | FE_PHN403_core_inst_MEMWB_DATAOUT_DFF_4_N3 | CLKBUF_X1 | 0.000 |   0.180 |    0.168 | 
     | FE_PHC183_core_inst_MEMWB_DATAOUT_DFF_4_N3/Z |   ^   | FE_PHN183_core_inst_MEMWB_DATAOUT_DFF_4_N3 | CLKBUF_X1 | 0.027 |   0.207 |    0.195 | 
     | core_inst/MEMWB_DATAOUT/DFF_4/data_reg/D     |   ^   | FE_PHN183_core_inst_MEMWB_DATAOUT_DFF_4_N3 | DFFR_X1   | 0.000 |   0.207 |    0.195 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                 |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                   |   ^   | DLX_CLK         |           |       |   0.000 |    0.013 | 
     | DLX_CLK__L1_I0/A                          |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.014 | 
     | DLX_CLK__L1_I0/Z                          |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.052 | 
     | DLX_CLK__L2_I2/A                          |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |    0.055 | 
     | DLX_CLK__L2_I2/Z                          |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.120 | 
     | DLX_CLK__L3_I35/A                         |   ^   | DLX_CLK__L2_N2  | CLKBUF_X2 | 0.002 |   0.109 |    0.122 | 
     | DLX_CLK__L3_I35/Z                         |   ^   | DLX_CLK__L3_N35 | CLKBUF_X2 | 0.069 |   0.179 |    0.192 | 
     | core_inst/MEMWB_DATAOUT/DFF_4/data_reg/CK |   ^   | DLX_CLK__L3_N35 | DFFR_X1   | 0.001 |   0.180 |    0.193 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin core_inst/MEMWB_DATAOUT/DFF_29/data_reg/CK 
Endpoint:   core_inst/MEMWB_DATAOUT/DFF_29/data_reg/D (^) checked with  leading 
edge of 'DLX_CLK'
Beginpoint: DRAM_INTERFACE[29]                        (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.172
+ Hold                          0.013
+ Phase Shift                   0.000
= Required Time                 0.185
  Arrival Time                  0.198
  Slack Time                    0.013
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      |  Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                               |       |                                             |           |       |  Time   |   Time   | 
     |-----------------------------------------------+-------+---------------------------------------------+-----------+-------+---------+----------| 
     | DRAM_INTERFACE[29]                            |   ^   | DRAM_INTERFACE[29]                          |           |       |   0.000 |   -0.013 | 
     | core_inst/s_DRAM_DLX_OUT_tri[29]/A            |   ^   | DRAM_INTERFACE[29]                          | TBUF_X1   | 0.000 |   0.000 |   -0.013 | 
     | core_inst/s_DRAM_DLX_OUT_tri[29]/Z            |   ^   | core_inst/s_DRAM_DLX_OUT[29]                | TBUF_X1   | 0.034 |   0.034 |    0.022 | 
     | U17644/A2                                     |   ^   | core_inst/s_DRAM_DLX_OUT[29]                | NAND2_X1  | 0.000 |   0.034 |    0.022 | 
     | U17644/ZN                                     |   v   | n18205                                      | NAND2_X1  | 0.016 |   0.051 |    0.038 | 
     | FE_PHC178_n18205/A                            |   v   | n18205                                      | CLKBUF_X1 | 0.000 |   0.051 |    0.038 | 
     | FE_PHC178_n18205/Z                            |   v   | FE_PHN178_n18205                            | CLKBUF_X1 | 0.026 |   0.076 |    0.064 | 
     | FE_PHC263_n18205/A                            |   v   | FE_PHN178_n18205                            | BUF_X1    | 0.000 |   0.076 |    0.064 | 
     | FE_PHC263_n18205/Z                            |   v   | FE_PHN263_n18205                            | BUF_X1    | 0.025 |   0.101 |    0.089 | 
     | U10158/A2                                     |   v   | FE_PHN263_n18205                            | NAND2_X1  | 0.000 |   0.101 |    0.089 | 
     | U10158/ZN                                     |   ^   | core_inst/MEMWB_DATAOUT/DFF_29/N3           | NAND2_X1  | 0.065 |   0.166 |    0.154 | 
     | FE_PHC166_core_inst_MEMWB_DATAOUT_DFF_29_N3/A |   ^   | core_inst/MEMWB_DATAOUT/DFF_29/N3           | BUF_X32   | 0.005 |   0.171 |    0.159 | 
     | FE_PHC166_core_inst_MEMWB_DATAOUT_DFF_29_N3/Z |   ^   | FE_PHN166_core_inst_MEMWB_DATAOUT_DFF_29_N3 | BUF_X32   | 0.026 |   0.197 |    0.184 | 
     | core_inst/MEMWB_DATAOUT/DFF_29/data_reg/D     |   ^   | FE_PHN166_core_inst_MEMWB_DATAOUT_DFF_29_N3 | DFFR_X1   | 0.001 |   0.198 |    0.185 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                            |       |                 |           |       |  Time   |   Time   | 
     |--------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                    |   ^   | DLX_CLK         |           |       |   0.000 |    0.013 | 
     | DLX_CLK__L1_I0/A                           |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.014 | 
     | DLX_CLK__L1_I0/Z                           |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.052 | 
     | DLX_CLK__L2_I3/A                           |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.001 |   0.041 |    0.053 | 
     | DLX_CLK__L2_I3/Z                           |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.063 |   0.104 |    0.116 | 
     | DLX_CLK__L3_I48/A                          |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.003 |   0.107 |    0.120 | 
     | DLX_CLK__L3_I48/Z                          |   ^   | DLX_CLK__L3_N48 | CLKBUF_X3 | 0.065 |   0.172 |    0.185 | 
     | core_inst/MEMWB_DATAOUT/DFF_29/data_reg/CK |   ^   | DLX_CLK__L3_N48 | DFFR_X1   | 0.000 |   0.172 |    0.185 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin core_inst/IFID_IR/DFF_16/data_reg/CK 
Endpoint:   core_inst/IFID_IR/DFF_16/data_reg/D (^) checked with  leading edge 
of 'DLX_CLK'
Beginpoint: ROM_INTERFACE[16]                   (^) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.171
+ Hold                          0.013
+ Phase Shift                   0.000
= Required Time                 0.184
  Arrival Time                  0.197
  Slack Time                    0.013
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                     |       |                             |           |       |  Time   |   Time   | 
     |-------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | ROM_INTERFACE[16]                   |   ^   | ROM_INTERFACE[16]           |           |       |   0.000 |   -0.013 | 
     | FE_PHC467_ROM_INTERFACE_16_/A       |   ^   | ROM_INTERFACE[16]           | BUF_X1    | 0.000 |   0.000 |   -0.013 | 
     | FE_PHC467_ROM_INTERFACE_16_/Z       |   ^   | FE_PHN467_ROM_INTERFACE_16_ | BUF_X1    | 0.016 |   0.016 |    0.003 | 
     | FE_PHC448_ROM_INTERFACE_16_/A       |   ^   | FE_PHN467_ROM_INTERFACE_16_ | CLKBUF_X1 | 0.000 |   0.016 |    0.003 | 
     | FE_PHC448_ROM_INTERFACE_16_/Z       |   ^   | FE_PHN448_ROM_INTERFACE_16_ | CLKBUF_X1 | 0.024 |   0.041 |    0.028 | 
     | FE_PHC396_ROM_INTERFACE_16_/A       |   ^   | FE_PHN448_ROM_INTERFACE_16_ | CLKBUF_X1 | 0.000 |   0.041 |    0.028 | 
     | FE_PHC396_ROM_INTERFACE_16_/Z       |   ^   | FE_PHN396_ROM_INTERFACE_16_ | CLKBUF_X1 | 0.025 |   0.065 |    0.052 | 
     | FE_PHC357_ROM_INTERFACE_16_/A       |   ^   | FE_PHN396_ROM_INTERFACE_16_ | CLKBUF_X1 | 0.000 |   0.065 |    0.052 | 
     | FE_PHC357_ROM_INTERFACE_16_/Z       |   ^   | FE_PHN357_ROM_INTERFACE_16_ | CLKBUF_X1 | 0.025 |   0.090 |    0.077 | 
     | FE_PHC275_ROM_INTERFACE_16_/A       |   ^   | FE_PHN357_ROM_INTERFACE_16_ | CLKBUF_X1 | 0.000 |   0.090 |    0.077 | 
     | FE_PHC275_ROM_INTERFACE_16_/Z       |   ^   | FE_PHN275_ROM_INTERFACE_16_ | CLKBUF_X1 | 0.026 |   0.116 |    0.103 | 
     | FE_PHC206_ROM_INTERFACE_16_/A       |   ^   | FE_PHN275_ROM_INTERFACE_16_ | CLKBUF_X1 | 0.000 |   0.116 |    0.103 | 
     | FE_PHC206_ROM_INTERFACE_16_/Z       |   ^   | FE_PHN206_ROM_INTERFACE_16_ | CLKBUF_X1 | 0.026 |   0.141 |    0.128 | 
     | FE_PHC141_ROM_INTERFACE_16_/A       |   ^   | FE_PHN206_ROM_INTERFACE_16_ | CLKBUF_X1 | 0.000 |   0.141 |    0.128 | 
     | FE_PHC141_ROM_INTERFACE_16_/Z       |   ^   | FE_PHN141_ROM_INTERFACE_16_ | CLKBUF_X1 | 0.026 |   0.167 |    0.154 | 
     | U19920/A2                           |   ^   | FE_PHN141_ROM_INTERFACE_16_ | AND2_X1   | 0.000 |   0.167 |    0.154 | 
     | U19920/ZN                           |   ^   | core_inst/IFID_IR/DFF_16/N3 | AND2_X1   | 0.030 |   0.197 |    0.184 | 
     | core_inst/IFID_IR/DFF_16/data_reg/D |   ^   | core_inst/IFID_IR/DFF_16/N3 | DFFR_X1   | 0.000 |   0.197 |    0.184 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                 |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                              |   ^   | DLX_CLK         |           |       |   0.000 |    0.013 | 
     | DLX_CLK__L1_I0/A                     |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.014 | 
     | DLX_CLK__L1_I0/Z                     |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.053 | 
     | DLX_CLK__L2_I2/A                     |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |    0.056 | 
     | DLX_CLK__L2_I2/Z                     |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.120 | 
     | DLX_CLK__L3_I37/A                    |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.002 |   0.109 |    0.123 | 
     | DLX_CLK__L3_I37/Z                    |   ^   | DLX_CLK__L3_N37 | CLKBUF_X3 | 0.060 |   0.169 |    0.183 | 
     | core_inst/IFID_IR/DFF_16/data_reg/CK |   ^   | DLX_CLK__L3_N37 | DFFR_X1   | 0.002 |   0.171 |    0.185 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin core_inst/IFID_IR/DFF_15/data_reg/CK 
Endpoint:   core_inst/IFID_IR/DFF_15/data_reg/D (^) checked with  leading edge 
of 'DLX_CLK'
Beginpoint: ROM_INTERFACE[15]                   (^) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.172
+ Hold                          0.013
+ Phase Shift                   0.000
= Required Time                 0.185
  Arrival Time                  0.198
  Slack Time                    0.013
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                     |       |                             |           |       |  Time   |   Time   | 
     |-------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | ROM_INTERFACE[15]                   |   ^   | ROM_INTERFACE[15]           |           |       |   0.000 |   -0.013 | 
     | FE_PHC470_ROM_INTERFACE_15_/A       |   ^   | ROM_INTERFACE[15]           | BUF_X1    | 0.000 |   0.000 |   -0.013 | 
     | FE_PHC470_ROM_INTERFACE_15_/Z       |   ^   | FE_PHN470_ROM_INTERFACE_15_ | BUF_X1    | 0.017 |   0.017 |    0.003 | 
     | FE_PHC437_ROM_INTERFACE_15_/A       |   ^   | FE_PHN470_ROM_INTERFACE_15_ | CLKBUF_X1 | 0.000 |   0.017 |    0.003 | 
     | FE_PHC437_ROM_INTERFACE_15_/Z       |   ^   | FE_PHN437_ROM_INTERFACE_15_ | CLKBUF_X1 | 0.024 |   0.041 |    0.028 | 
     | FE_PHC370_ROM_INTERFACE_15_/A       |   ^   | FE_PHN437_ROM_INTERFACE_15_ | CLKBUF_X1 | 0.000 |   0.041 |    0.028 | 
     | FE_PHC370_ROM_INTERFACE_15_/Z       |   ^   | FE_PHN370_ROM_INTERFACE_15_ | CLKBUF_X1 | 0.026 |   0.067 |    0.054 | 
     | FE_PHC329_ROM_INTERFACE_15_/A       |   ^   | FE_PHN370_ROM_INTERFACE_15_ | CLKBUF_X1 | 0.000 |   0.067 |    0.054 | 
     | FE_PHC329_ROM_INTERFACE_15_/Z       |   ^   | FE_PHN329_ROM_INTERFACE_15_ | CLKBUF_X1 | 0.026 |   0.093 |    0.080 | 
     | FE_PHC289_ROM_INTERFACE_15_/A       |   ^   | FE_PHN329_ROM_INTERFACE_15_ | CLKBUF_X1 | 0.000 |   0.093 |    0.080 | 
     | FE_PHC289_ROM_INTERFACE_15_/Z       |   ^   | FE_PHN289_ROM_INTERFACE_15_ | CLKBUF_X1 | 0.025 |   0.119 |    0.105 | 
     | FE_PHC220_ROM_INTERFACE_15_/A       |   ^   | FE_PHN289_ROM_INTERFACE_15_ | CLKBUF_X1 | 0.000 |   0.119 |    0.105 | 
     | FE_PHC220_ROM_INTERFACE_15_/Z       |   ^   | FE_PHN220_ROM_INTERFACE_15_ | CLKBUF_X1 | 0.025 |   0.144 |    0.130 | 
     | FE_PHC155_ROM_INTERFACE_15_/A       |   ^   | FE_PHN220_ROM_INTERFACE_15_ | CLKBUF_X1 | 0.000 |   0.144 |    0.130 | 
     | FE_PHC155_ROM_INTERFACE_15_/Z       |   ^   | FE_PHN155_ROM_INTERFACE_15_ | CLKBUF_X1 | 0.025 |   0.169 |    0.156 | 
     | U20098/A2                           |   ^   | FE_PHN155_ROM_INTERFACE_15_ | AND2_X1   | 0.000 |   0.169 |    0.156 | 
     | U20098/ZN                           |   ^   | core_inst/IFID_IR/DFF_15/N3 | AND2_X1   | 0.029 |   0.198 |    0.185 | 
     | core_inst/IFID_IR/DFF_15/data_reg/D |   ^   | core_inst/IFID_IR/DFF_15/N3 | DFFR_X1   | 0.000 |   0.198 |    0.185 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                 |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                              |   ^   | DLX_CLK         |           |       |   0.000 |    0.013 | 
     | DLX_CLK__L1_I0/A                     |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.014 | 
     | DLX_CLK__L1_I0/Z                     |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.053 | 
     | DLX_CLK__L2_I2/A                     |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |    0.056 | 
     | DLX_CLK__L2_I2/Z                     |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.120 | 
     | DLX_CLK__L3_I37/A                    |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.002 |   0.109 |    0.123 | 
     | DLX_CLK__L3_I37/Z                    |   ^   | DLX_CLK__L3_N37 | CLKBUF_X3 | 0.060 |   0.169 |    0.183 | 
     | core_inst/IFID_IR/DFF_15/data_reg/CK |   ^   | DLX_CLK__L3_N37 | DFFR_X1   | 0.003 |   0.172 |    0.185 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin core_inst/IFID_IR/DFF_20/data_reg/CK 
Endpoint:   core_inst/IFID_IR/DFF_20/data_reg/D (^) checked with  leading edge 
of 'DLX_CLK'
Beginpoint: ROM_INTERFACE[20]                   (^) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.172
+ Hold                          0.013
+ Phase Shift                   0.000
= Required Time                 0.186
  Arrival Time                  0.199
  Slack Time                    0.013
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                     |       |                             |           |       |  Time   |   Time   | 
     |-------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | ROM_INTERFACE[20]                   |   ^   | ROM_INTERFACE[20]           |           |       |   0.000 |   -0.013 | 
     | FE_PHC466_ROM_INTERFACE_20_/A       |   ^   | ROM_INTERFACE[20]           | BUF_X1    | 0.000 |   0.000 |   -0.013 | 
     | FE_PHC466_ROM_INTERFACE_20_/Z       |   ^   | FE_PHN466_ROM_INTERFACE_20_ | BUF_X1    | 0.017 |   0.017 |    0.003 | 
     | FE_PHC428_ROM_INTERFACE_20_/A       |   ^   | FE_PHN466_ROM_INTERFACE_20_ | CLKBUF_X1 | 0.000 |   0.017 |    0.003 | 
     | FE_PHC428_ROM_INTERFACE_20_/Z       |   ^   | FE_PHN428_ROM_INTERFACE_20_ | CLKBUF_X1 | 0.025 |   0.042 |    0.028 | 
     | FE_PHC379_ROM_INTERFACE_20_/A       |   ^   | FE_PHN428_ROM_INTERFACE_20_ | CLKBUF_X1 | 0.000 |   0.042 |    0.028 | 
     | FE_PHC379_ROM_INTERFACE_20_/Z       |   ^   | FE_PHN379_ROM_INTERFACE_20_ | CLKBUF_X1 | 0.025 |   0.067 |    0.053 | 
     | FE_PHC338_ROM_INTERFACE_20_/A       |   ^   | FE_PHN379_ROM_INTERFACE_20_ | CLKBUF_X1 | 0.000 |   0.067 |    0.053 | 
     | FE_PHC338_ROM_INTERFACE_20_/Z       |   ^   | FE_PHN338_ROM_INTERFACE_20_ | CLKBUF_X1 | 0.025 |   0.092 |    0.079 | 
     | FE_PHC277_ROM_INTERFACE_20_/A       |   ^   | FE_PHN338_ROM_INTERFACE_20_ | CLKBUF_X1 | 0.000 |   0.092 |    0.079 | 
     | FE_PHC277_ROM_INTERFACE_20_/Z       |   ^   | FE_PHN277_ROM_INTERFACE_20_ | CLKBUF_X1 | 0.026 |   0.118 |    0.104 | 
     | FE_PHC209_ROM_INTERFACE_20_/A       |   ^   | FE_PHN277_ROM_INTERFACE_20_ | CLKBUF_X1 | 0.000 |   0.118 |    0.104 | 
     | FE_PHC209_ROM_INTERFACE_20_/Z       |   ^   | FE_PHN209_ROM_INTERFACE_20_ | CLKBUF_X1 | 0.025 |   0.143 |    0.130 | 
     | FE_PHC148_ROM_INTERFACE_20_/A       |   ^   | FE_PHN209_ROM_INTERFACE_20_ | CLKBUF_X1 | 0.000 |   0.143 |    0.130 | 
     | FE_PHC148_ROM_INTERFACE_20_/Z       |   ^   | FE_PHN148_ROM_INTERFACE_20_ | CLKBUF_X1 | 0.025 |   0.169 |    0.155 | 
     | U19932/A2                           |   ^   | FE_PHN148_ROM_INTERFACE_20_ | AND2_X1   | 0.000 |   0.169 |    0.155 | 
     | U19932/ZN                           |   ^   | core_inst/IFID_IR/DFF_20/N3 | AND2_X1   | 0.030 |   0.199 |    0.186 | 
     | core_inst/IFID_IR/DFF_20/data_reg/D |   ^   | core_inst/IFID_IR/DFF_20/N3 | DFFR_X1   | 0.000 |   0.199 |    0.186 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                 |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                              |   ^   | DLX_CLK         |           |       |   0.000 |    0.013 | 
     | DLX_CLK__L1_I0/A                     |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.015 | 
     | DLX_CLK__L1_I0/Z                     |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.053 | 
     | DLX_CLK__L2_I2/A                     |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |    0.056 | 
     | DLX_CLK__L2_I2/Z                     |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.120 | 
     | DLX_CLK__L3_I43/A                    |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.001 |   0.108 |    0.121 | 
     | DLX_CLK__L3_I43/Z                    |   ^   | DLX_CLK__L3_N43 | CLKBUF_X3 | 0.063 |   0.171 |    0.184 | 
     | core_inst/IFID_IR/DFF_20/data_reg/CK |   ^   | DLX_CLK__L3_N43 | DFFR_X1   | 0.002 |   0.172 |    0.186 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin core_inst/IFID_IR/DFF_9/data_reg/CK 
Endpoint:   core_inst/IFID_IR/DFF_9/data_reg/D (^) checked with  leading edge 
of 'DLX_CLK'
Beginpoint: ROM_INTERFACE[9]                   (^) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.171
+ Hold                          0.013
+ Phase Shift                   0.000
= Required Time                 0.184
  Arrival Time                  0.198
  Slack Time                    0.014
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                    |       |                            |           |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | ROM_INTERFACE[9]                   |   ^   | ROM_INTERFACE[9]           |           |       |   0.000 |   -0.014 | 
     | FE_PHC469_ROM_INTERFACE_9_/A       |   ^   | ROM_INTERFACE[9]           | BUF_X1    | 0.001 |   0.001 |   -0.013 | 
     | FE_PHC469_ROM_INTERFACE_9_/Z       |   ^   | FE_PHN469_ROM_INTERFACE_9_ | BUF_X1    | 0.017 |   0.018 |    0.004 | 
     | FE_PHC436_ROM_INTERFACE_9_/A       |   ^   | FE_PHN469_ROM_INTERFACE_9_ | CLKBUF_X1 | 0.000 |   0.018 |    0.004 | 
     | FE_PHC436_ROM_INTERFACE_9_/Z       |   ^   | FE_PHN436_ROM_INTERFACE_9_ | CLKBUF_X1 | 0.025 |   0.042 |    0.029 | 
     | FE_PHC374_ROM_INTERFACE_9_/A       |   ^   | FE_PHN436_ROM_INTERFACE_9_ | CLKBUF_X1 | 0.000 |   0.042 |    0.029 | 
     | FE_PHC374_ROM_INTERFACE_9_/Z       |   ^   | FE_PHN374_ROM_INTERFACE_9_ | CLKBUF_X1 | 0.025 |   0.068 |    0.054 | 
     | FE_PHC346_ROM_INTERFACE_9_/A       |   ^   | FE_PHN374_ROM_INTERFACE_9_ | CLKBUF_X1 | 0.000 |   0.068 |    0.054 | 
     | FE_PHC346_ROM_INTERFACE_9_/Z       |   ^   | FE_PHN346_ROM_INTERFACE_9_ | CLKBUF_X1 | 0.025 |   0.093 |    0.079 | 
     | FE_PHC290_ROM_INTERFACE_9_/A       |   ^   | FE_PHN346_ROM_INTERFACE_9_ | CLKBUF_X1 | 0.000 |   0.093 |    0.079 | 
     | FE_PHC290_ROM_INTERFACE_9_/Z       |   ^   | FE_PHN290_ROM_INTERFACE_9_ | CLKBUF_X1 | 0.025 |   0.118 |    0.104 | 
     | FE_PHC211_ROM_INTERFACE_9_/A       |   ^   | FE_PHN290_ROM_INTERFACE_9_ | CLKBUF_X1 | 0.000 |   0.118 |    0.104 | 
     | FE_PHC211_ROM_INTERFACE_9_/Z       |   ^   | FE_PHN211_ROM_INTERFACE_9_ | CLKBUF_X1 | 0.025 |   0.143 |    0.129 | 
     | FE_PHC136_ROM_INTERFACE_9_/A       |   ^   | FE_PHN211_ROM_INTERFACE_9_ | CLKBUF_X1 | 0.000 |   0.143 |    0.129 | 
     | FE_PHC136_ROM_INTERFACE_9_/Z       |   ^   | FE_PHN136_ROM_INTERFACE_9_ | CLKBUF_X1 | 0.025 |   0.168 |    0.155 | 
     | U20091/A2                          |   ^   | FE_PHN136_ROM_INTERFACE_9_ | AND2_X1   | 0.000 |   0.168 |    0.155 | 
     | U20091/ZN                          |   ^   | core_inst/IFID_IR/DFF_9/N3 | AND2_X1   | 0.029 |   0.198 |    0.184 | 
     | core_inst/IFID_IR/DFF_9/data_reg/D |   ^   | core_inst/IFID_IR/DFF_9/N3 | DFFR_X1   | 0.000 |   0.198 |    0.184 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                     |       |                 |           |       |  Time   |   Time   | 
     |-------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                             |   ^   | DLX_CLK         |           |       |   0.000 |    0.014 | 
     | DLX_CLK__L1_I0/A                    |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.015 | 
     | DLX_CLK__L1_I0/Z                    |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.053 | 
     | DLX_CLK__L2_I3/A                    |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.001 |   0.041 |    0.054 | 
     | DLX_CLK__L2_I3/Z                    |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.063 |   0.104 |    0.117 | 
     | DLX_CLK__L3_I49/A                   |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.002 |   0.106 |    0.119 | 
     | DLX_CLK__L3_I49/Z                   |   ^   | DLX_CLK__L3_N49 | CLKBUF_X3 | 0.064 |   0.170 |    0.184 | 
     | core_inst/IFID_IR/DFF_9/data_reg/CK |   ^   | DLX_CLK__L3_N49 | DFFR_X1   | 0.001 |   0.171 |    0.185 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin core_inst/MEMWB_DATAOUT/DFF_23/data_reg/CK 
Endpoint:   core_inst/MEMWB_DATAOUT/DFF_23/data_reg/D (^) checked with  leading 
edge of 'DLX_CLK'
Beginpoint: DRAM_INTERFACE[23]                        (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.172
+ Hold                          0.013
+ Phase Shift                   0.000
= Required Time                 0.185
  Arrival Time                  0.199
  Slack Time                    0.014
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      |  Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                               |       |                                             |           |       |  Time   |   Time   | 
     |-----------------------------------------------+-------+---------------------------------------------+-----------+-------+---------+----------| 
     | DRAM_INTERFACE[23]                            |   ^   | DRAM_INTERFACE[23]                          |           |       |   0.000 |   -0.014 | 
     | core_inst/s_DRAM_DLX_OUT_tri[23]/A            |   ^   | DRAM_INTERFACE[23]                          | TBUF_X1   | 0.000 |   0.000 |   -0.014 | 
     | core_inst/s_DRAM_DLX_OUT_tri[23]/Z            |   ^   | core_inst/s_DRAM_DLX_OUT[23]                | TBUF_X1   | 0.036 |   0.036 |    0.022 | 
     | U17646/A2                                     |   ^   | core_inst/s_DRAM_DLX_OUT[23]                | NAND2_X1  | 0.000 |   0.036 |    0.022 | 
     | U17646/ZN                                     |   v   | n18211                                      | NAND2_X1  | 0.014 |   0.050 |    0.036 | 
     | FE_PHC262_n18211/A                            |   v   | n18211                                      | BUF_X1    | 0.000 |   0.050 |    0.036 | 
     | FE_PHC262_n18211/Z                            |   v   | FE_PHN262_n18211                            | BUF_X1    | 0.023 |   0.073 |    0.060 | 
     | FE_PHC175_n18211/A                            |   v   | FE_PHN262_n18211                            | CLKBUF_X1 | 0.000 |   0.073 |    0.060 | 
     | FE_PHC175_n18211/Z                            |   v   | FE_PHN175_n18211                            | CLKBUF_X1 | 0.027 |   0.100 |    0.086 | 
     | U10170/A2                                     |   v   | FE_PHN175_n18211                            | NAND2_X1  | 0.000 |   0.100 |    0.086 | 
     | U10170/ZN                                     |   ^   | core_inst/MEMWB_DATAOUT/DFF_23/N3           | NAND2_X1  | 0.067 |   0.167 |    0.153 | 
     | FE_PHC159_core_inst_MEMWB_DATAOUT_DFF_23_N3/A |   ^   | core_inst/MEMWB_DATAOUT/DFF_23/N3           | BUF_X32   | 0.005 |   0.172 |    0.159 | 
     | FE_PHC159_core_inst_MEMWB_DATAOUT_DFF_23_N3/Z |   ^   | FE_PHN159_core_inst_MEMWB_DATAOUT_DFF_23_N3 | BUF_X32   | 0.026 |   0.198 |    0.184 | 
     | core_inst/MEMWB_DATAOUT/DFF_23/data_reg/D     |   ^   | FE_PHN159_core_inst_MEMWB_DATAOUT_DFF_23_N3 | DFFR_X1   | 0.001 |   0.199 |    0.185 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                            |       |                 |           |       |  Time   |   Time   | 
     |--------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                    |   ^   | DLX_CLK         |           |       |   0.000 |    0.014 | 
     | DLX_CLK__L1_I0/A                           |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.015 | 
     | DLX_CLK__L1_I0/Z                           |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.053 | 
     | DLX_CLK__L2_I3/A                           |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.001 |   0.041 |    0.054 | 
     | DLX_CLK__L2_I3/Z                           |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.063 |   0.104 |    0.117 | 
     | DLX_CLK__L3_I48/A                          |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.003 |   0.107 |    0.121 | 
     | DLX_CLK__L3_I48/Z                          |   ^   | DLX_CLK__L3_N48 | CLKBUF_X3 | 0.065 |   0.172 |    0.185 | 
     | core_inst/MEMWB_DATAOUT/DFF_23/data_reg/CK |   ^   | DLX_CLK__L3_N48 | DFFR_X1   | 0.001 |   0.172 |    0.186 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin core_inst/IFID_IR/DFF_31/data_reg/CK 
Endpoint:   core_inst/IFID_IR/DFF_31/data_reg/D (^) checked with  leading edge 
of 'DLX_CLK'
Beginpoint: ROM_INTERFACE[31]                   (^) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.170
+ Hold                          0.013
+ Phase Shift                   0.000
= Required Time                 0.183
  Arrival Time                  0.197
  Slack Time                    0.014
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                     |       |                             |           |       |  Time   |   Time   | 
     |-------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | ROM_INTERFACE[31]                   |   ^   | ROM_INTERFACE[31]           |           |       |   0.000 |   -0.014 | 
     | FE_PHC471_ROM_INTERFACE_31_/A       |   ^   | ROM_INTERFACE[31]           | BUF_X1    | 0.000 |   0.000 |   -0.014 | 
     | FE_PHC471_ROM_INTERFACE_31_/Z       |   ^   | FE_PHN471_ROM_INTERFACE_31_ | BUF_X1    | 0.017 |   0.017 |    0.003 | 
     | FE_PHC438_ROM_INTERFACE_31_/A       |   ^   | FE_PHN471_ROM_INTERFACE_31_ | CLKBUF_X1 | 0.000 |   0.017 |    0.003 | 
     | FE_PHC438_ROM_INTERFACE_31_/Z       |   ^   | FE_PHN438_ROM_INTERFACE_31_ | CLKBUF_X1 | 0.024 |   0.041 |    0.027 | 
     | FE_PHC385_ROM_INTERFACE_31_/A       |   ^   | FE_PHN438_ROM_INTERFACE_31_ | CLKBUF_X1 | 0.000 |   0.041 |    0.027 | 
     | FE_PHC385_ROM_INTERFACE_31_/Z       |   ^   | FE_PHN385_ROM_INTERFACE_31_ | CLKBUF_X1 | 0.025 |   0.066 |    0.052 | 
     | FE_PHC339_ROM_INTERFACE_31_/A       |   ^   | FE_PHN385_ROM_INTERFACE_31_ | CLKBUF_X1 | 0.000 |   0.066 |    0.052 | 
     | FE_PHC339_ROM_INTERFACE_31_/Z       |   ^   | FE_PHN339_ROM_INTERFACE_31_ | CLKBUF_X1 | 0.025 |   0.091 |    0.078 | 
     | FE_PHC299_ROM_INTERFACE_31_/A       |   ^   | FE_PHN339_ROM_INTERFACE_31_ | CLKBUF_X1 | 0.000 |   0.091 |    0.078 | 
     | FE_PHC299_ROM_INTERFACE_31_/Z       |   ^   | FE_PHN299_ROM_INTERFACE_31_ | CLKBUF_X1 | 0.025 |   0.116 |    0.102 | 
     | FE_PHC223_ROM_INTERFACE_31_/A       |   ^   | FE_PHN299_ROM_INTERFACE_31_ | CLKBUF_X1 | 0.000 |   0.116 |    0.102 | 
     | FE_PHC223_ROM_INTERFACE_31_/Z       |   ^   | FE_PHN223_ROM_INTERFACE_31_ | CLKBUF_X1 | 0.025 |   0.141 |    0.127 | 
     | FE_PHC165_ROM_INTERFACE_31_/A       |   ^   | FE_PHN223_ROM_INTERFACE_31_ | CLKBUF_X1 | 0.000 |   0.141 |    0.127 | 
     | FE_PHC165_ROM_INTERFACE_31_/Z       |   ^   | FE_PHN165_ROM_INTERFACE_31_ | CLKBUF_X1 | 0.025 |   0.166 |    0.153 | 
     | U20101/A2                           |   ^   | FE_PHN165_ROM_INTERFACE_31_ | AND2_X1   | 0.000 |   0.166 |    0.153 | 
     | U20101/ZN                           |   ^   | core_inst/IFID_IR/DFF_31/N3 | AND2_X1   | 0.030 |   0.197 |    0.183 | 
     | core_inst/IFID_IR/DFF_31/data_reg/D |   ^   | core_inst/IFID_IR/DFF_31/N3 | DFFR_X1   | 0.000 |   0.197 |    0.183 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                 |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                              |   ^   | DLX_CLK         |           |       |   0.000 |    0.014 | 
     | DLX_CLK__L1_I0/A                     |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.015 | 
     | DLX_CLK__L1_I0/Z                     |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.053 | 
     | DLX_CLK__L2_I2/A                     |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |    0.056 | 
     | DLX_CLK__L2_I2/Z                     |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.121 | 
     | DLX_CLK__L3_I32/A                    |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.003 |   0.110 |    0.124 | 
     | DLX_CLK__L3_I32/Z                    |   ^   | DLX_CLK__L3_N32 | CLKBUF_X3 | 0.058 |   0.168 |    0.182 | 
     | core_inst/IFID_IR/DFF_31/data_reg/CK |   ^   | DLX_CLK__L3_N32 | DFFR_X1   | 0.002 |   0.170 |    0.184 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin core_inst/IFID_IR/DFF_29/data_reg/CK 
Endpoint:   core_inst/IFID_IR/DFF_29/data_reg/D (^) checked with  leading edge 
of 'DLX_CLK'
Beginpoint: ROM_INTERFACE[29]                   (^) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.170
+ Hold                          0.013
+ Phase Shift                   0.000
= Required Time                 0.183
  Arrival Time                  0.197
  Slack Time                    0.014
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                     |       |                             |           |       |  Time   |   Time   | 
     |-------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | ROM_INTERFACE[29]                   |   ^   | ROM_INTERFACE[29]           |           |       |   0.000 |   -0.014 | 
     | FE_PHC472_ROM_INTERFACE_29_/A       |   ^   | ROM_INTERFACE[29]           | BUF_X1    | 0.000 |   0.000 |   -0.014 | 
     | FE_PHC472_ROM_INTERFACE_29_/Z       |   ^   | FE_PHN472_ROM_INTERFACE_29_ | BUF_X1    | 0.017 |   0.017 |    0.003 | 
     | FE_PHC442_ROM_INTERFACE_29_/A       |   ^   | FE_PHN472_ROM_INTERFACE_29_ | CLKBUF_X1 | 0.000 |   0.017 |    0.003 | 
     | FE_PHC442_ROM_INTERFACE_29_/Z       |   ^   | FE_PHN442_ROM_INTERFACE_29_ | CLKBUF_X1 | 0.024 |   0.041 |    0.027 | 
     | FE_PHC386_ROM_INTERFACE_29_/A       |   ^   | FE_PHN442_ROM_INTERFACE_29_ | CLKBUF_X1 | 0.000 |   0.041 |    0.027 | 
     | FE_PHC386_ROM_INTERFACE_29_/Z       |   ^   | FE_PHN386_ROM_INTERFACE_29_ | CLKBUF_X1 | 0.025 |   0.066 |    0.052 | 
     | FE_PHC348_ROM_INTERFACE_29_/A       |   ^   | FE_PHN386_ROM_INTERFACE_29_ | CLKBUF_X1 | 0.000 |   0.066 |    0.052 | 
     | FE_PHC348_ROM_INTERFACE_29_/Z       |   ^   | FE_PHN348_ROM_INTERFACE_29_ | CLKBUF_X1 | 0.025 |   0.091 |    0.077 | 
     | FE_PHC291_ROM_INTERFACE_29_/A       |   ^   | FE_PHN348_ROM_INTERFACE_29_ | CLKBUF_X1 | 0.000 |   0.091 |    0.077 | 
     | FE_PHC291_ROM_INTERFACE_29_/Z       |   ^   | FE_PHN291_ROM_INTERFACE_29_ | CLKBUF_X1 | 0.025 |   0.116 |    0.102 | 
     | FE_PHC216_ROM_INTERFACE_29_/A       |   ^   | FE_PHN291_ROM_INTERFACE_29_ | CLKBUF_X1 | 0.000 |   0.116 |    0.102 | 
     | FE_PHC216_ROM_INTERFACE_29_/Z       |   ^   | FE_PHN216_ROM_INTERFACE_29_ | CLKBUF_X1 | 0.025 |   0.141 |    0.127 | 
     | FE_PHC158_ROM_INTERFACE_29_/A       |   ^   | FE_PHN216_ROM_INTERFACE_29_ | CLKBUF_X1 | 0.000 |   0.141 |    0.127 | 
     | FE_PHC158_ROM_INTERFACE_29_/Z       |   ^   | FE_PHN158_ROM_INTERFACE_29_ | CLKBUF_X1 | 0.025 |   0.167 |    0.153 | 
     | U16784/A2                           |   ^   | FE_PHN158_ROM_INTERFACE_29_ | AND2_X1   | 0.000 |   0.167 |    0.153 | 
     | U16784/ZN                           |   ^   | core_inst/IFID_IR/DFF_29/N3 | AND2_X1   | 0.030 |   0.197 |    0.183 | 
     | core_inst/IFID_IR/DFF_29/data_reg/D |   ^   | core_inst/IFID_IR/DFF_29/N3 | DFFR_X1   | 0.000 |   0.197 |    0.183 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                 |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                              |   ^   | DLX_CLK         |           |       |   0.000 |    0.014 | 
     | DLX_CLK__L1_I0/A                     |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.015 | 
     | DLX_CLK__L1_I0/Z                     |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.054 | 
     | DLX_CLK__L2_I2/A                     |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |    0.057 | 
     | DLX_CLK__L2_I2/Z                     |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.121 | 
     | DLX_CLK__L3_I32/A                    |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.003 |   0.110 |    0.124 | 
     | DLX_CLK__L3_I32/Z                    |   ^   | DLX_CLK__L3_N32 | CLKBUF_X3 | 0.058 |   0.168 |    0.182 | 
     | core_inst/IFID_IR/DFF_29/data_reg/CK |   ^   | DLX_CLK__L3_N32 | DFFR_X1   | 0.002 |   0.170 |    0.184 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin core_inst/IFID_IR/DFF_1/data_reg/CK 
Endpoint:   core_inst/IFID_IR/DFF_1/data_reg/D (^) checked with  leading edge 
of 'DLX_CLK'
Beginpoint: ROM_INTERFACE[1]                   (^) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.171
+ Hold                          0.012
+ Phase Shift                   0.000
= Required Time                 0.183
  Arrival Time                  0.197
  Slack Time                    0.014
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                    |       |                            |           |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | ROM_INTERFACE[1]                   |   ^   | ROM_INTERFACE[1]           |           |       |   0.000 |   -0.014 | 
     | FE_PHC473_ROM_INTERFACE_1_/A       |   ^   | ROM_INTERFACE[1]           | BUF_X1    | 0.000 |   0.000 |   -0.014 | 
     | FE_PHC473_ROM_INTERFACE_1_/Z       |   ^   | FE_PHN473_ROM_INTERFACE_1_ | BUF_X1    | 0.017 |   0.017 |    0.003 | 
     | FE_PHC439_ROM_INTERFACE_1_/A       |   ^   | FE_PHN473_ROM_INTERFACE_1_ | CLKBUF_X1 | 0.000 |   0.017 |    0.003 | 
     | FE_PHC439_ROM_INTERFACE_1_/Z       |   ^   | FE_PHN439_ROM_INTERFACE_1_ | CLKBUF_X1 | 0.024 |   0.041 |    0.027 | 
     | FE_PHC387_ROM_INTERFACE_1_/A       |   ^   | FE_PHN439_ROM_INTERFACE_1_ | CLKBUF_X1 | 0.000 |   0.041 |    0.027 | 
     | FE_PHC387_ROM_INTERFACE_1_/Z       |   ^   | FE_PHN387_ROM_INTERFACE_1_ | CLKBUF_X1 | 0.025 |   0.066 |    0.052 | 
     | FE_PHC341_ROM_INTERFACE_1_/A       |   ^   | FE_PHN387_ROM_INTERFACE_1_ | CLKBUF_X1 | 0.000 |   0.066 |    0.052 | 
     | FE_PHC341_ROM_INTERFACE_1_/Z       |   ^   | FE_PHN341_ROM_INTERFACE_1_ | CLKBUF_X1 | 0.025 |   0.091 |    0.077 | 
     | FE_PHC282_ROM_INTERFACE_1_/A       |   ^   | FE_PHN341_ROM_INTERFACE_1_ | CLKBUF_X1 | 0.000 |   0.091 |    0.077 | 
     | FE_PHC282_ROM_INTERFACE_1_/Z       |   ^   | FE_PHN282_ROM_INTERFACE_1_ | CLKBUF_X1 | 0.025 |   0.117 |    0.103 | 
     | FE_PHC228_ROM_INTERFACE_1_/A       |   ^   | FE_PHN282_ROM_INTERFACE_1_ | CLKBUF_X1 | 0.000 |   0.117 |    0.103 | 
     | FE_PHC228_ROM_INTERFACE_1_/Z       |   ^   | FE_PHN228_ROM_INTERFACE_1_ | CLKBUF_X1 | 0.025 |   0.141 |    0.127 | 
     | FE_PHC162_ROM_INTERFACE_1_/A       |   ^   | FE_PHN228_ROM_INTERFACE_1_ | CLKBUF_X1 | 0.000 |   0.141 |    0.127 | 
     | FE_PHC162_ROM_INTERFACE_1_/Z       |   ^   | FE_PHN162_ROM_INTERFACE_1_ | CLKBUF_X1 | 0.027 |   0.168 |    0.154 | 
     | U19921/A2                          |   ^   | FE_PHN162_ROM_INTERFACE_1_ | AND2_X1   | 0.000 |   0.168 |    0.154 | 
     | U19921/ZN                          |   ^   | core_inst/IFID_IR/DFF_1/N3 | AND2_X1   | 0.029 |   0.197 |    0.183 | 
     | core_inst/IFID_IR/DFF_1/data_reg/D |   ^   | core_inst/IFID_IR/DFF_1/N3 | DFFR_X1   | 0.000 |   0.197 |    0.183 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                     |       |                 |           |       |  Time   |   Time   | 
     |-------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                             |   ^   | DLX_CLK         |           |       |   0.000 |    0.014 | 
     | DLX_CLK__L1_I0/A                    |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.015 | 
     | DLX_CLK__L1_I0/Z                    |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.054 | 
     | DLX_CLK__L2_I2/A                    |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |    0.057 | 
     | DLX_CLK__L2_I2/Z                    |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.121 | 
     | DLX_CLK__L3_I32/A                   |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.003 |   0.110 |    0.124 | 
     | DLX_CLK__L3_I32/Z                   |   ^   | DLX_CLK__L3_N32 | CLKBUF_X3 | 0.058 |   0.168 |    0.182 | 
     | core_inst/IFID_IR/DFF_1/data_reg/CK |   ^   | DLX_CLK__L3_N32 | DFFR_X1   | 0.003 |   0.171 |    0.185 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin core_inst/IFID_IR/DFF_19/data_reg/CK 
Endpoint:   core_inst/IFID_IR/DFF_19/data_reg/D (^) checked with  leading edge 
of 'DLX_CLK'
Beginpoint: ROM_INTERFACE[19]                   (^) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.172
+ Hold                          0.014
+ Phase Shift                   0.000
= Required Time                 0.186
  Arrival Time                  0.200
  Slack Time                    0.014
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                     |       |                             |           |       |  Time   |   Time   | 
     |-------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | ROM_INTERFACE[19]                   |   ^   | ROM_INTERFACE[19]           |           |       |   0.000 |   -0.014 | 
     | FE_PHC465_ROM_INTERFACE_19_/A       |   ^   | ROM_INTERFACE[19]           | BUF_X1    | 0.000 |   0.000 |   -0.014 | 
     | FE_PHC465_ROM_INTERFACE_19_/Z       |   ^   | FE_PHN465_ROM_INTERFACE_19_ | BUF_X1    | 0.017 |   0.017 |    0.003 | 
     | FE_PHC426_ROM_INTERFACE_19_/A       |   ^   | FE_PHN465_ROM_INTERFACE_19_ | CLKBUF_X1 | 0.000 |   0.017 |    0.003 | 
     | FE_PHC426_ROM_INTERFACE_19_/Z       |   ^   | FE_PHN426_ROM_INTERFACE_19_ | CLKBUF_X1 | 0.025 |   0.043 |    0.028 | 
     | FE_PHC393_ROM_INTERFACE_19_/A       |   ^   | FE_PHN426_ROM_INTERFACE_19_ | CLKBUF_X1 | 0.000 |   0.043 |    0.028 | 
     | FE_PHC393_ROM_INTERFACE_19_/Z       |   ^   | FE_PHN393_ROM_INTERFACE_19_ | CLKBUF_X1 | 0.025 |   0.068 |    0.053 | 
     | FE_PHC352_ROM_INTERFACE_19_/A       |   ^   | FE_PHN393_ROM_INTERFACE_19_ | CLKBUF_X1 | 0.000 |   0.068 |    0.053 | 
     | FE_PHC352_ROM_INTERFACE_19_/Z       |   ^   | FE_PHN352_ROM_INTERFACE_19_ | CLKBUF_X1 | 0.025 |   0.093 |    0.078 | 
     | FE_PHC294_ROM_INTERFACE_19_/A       |   ^   | FE_PHN352_ROM_INTERFACE_19_ | CLKBUF_X1 | 0.000 |   0.093 |    0.078 | 
     | FE_PHC294_ROM_INTERFACE_19_/Z       |   ^   | FE_PHN294_ROM_INTERFACE_19_ | CLKBUF_X1 | 0.025 |   0.117 |    0.103 | 
     | FE_PHC227_ROM_INTERFACE_19_/A       |   ^   | FE_PHN294_ROM_INTERFACE_19_ | CLKBUF_X1 | 0.000 |   0.117 |    0.103 | 
     | FE_PHC227_ROM_INTERFACE_19_/Z       |   ^   | FE_PHN227_ROM_INTERFACE_19_ | CLKBUF_X1 | 0.025 |   0.142 |    0.128 | 
     | FE_PHC152_ROM_INTERFACE_19_/A       |   ^   | FE_PHN227_ROM_INTERFACE_19_ | CLKBUF_X1 | 0.000 |   0.142 |    0.128 | 
     | FE_PHC152_ROM_INTERFACE_19_/Z       |   ^   | FE_PHN152_ROM_INTERFACE_19_ | CLKBUF_X1 | 0.025 |   0.168 |    0.153 | 
     | U19927/A2                           |   ^   | FE_PHN152_ROM_INTERFACE_19_ | AND2_X1   | 0.000 |   0.168 |    0.153 | 
     | U19927/ZN                           |   ^   | core_inst/IFID_IR/DFF_19/N3 | AND2_X1   | 0.032 |   0.200 |    0.186 | 
     | core_inst/IFID_IR/DFF_19/data_reg/D |   ^   | core_inst/IFID_IR/DFF_19/N3 | DFFR_X1   | 0.000 |   0.200 |    0.186 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                 |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                              |   ^   | DLX_CLK         |           |       |   0.000 |    0.014 | 
     | DLX_CLK__L1_I0/A                     |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.015 | 
     | DLX_CLK__L1_I0/Z                     |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.054 | 
     | DLX_CLK__L2_I2/A                     |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |    0.057 | 
     | DLX_CLK__L2_I2/Z                     |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.121 | 
     | DLX_CLK__L3_I43/A                    |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.001 |   0.108 |    0.122 | 
     | DLX_CLK__L3_I43/Z                    |   ^   | DLX_CLK__L3_N43 | CLKBUF_X3 | 0.063 |   0.171 |    0.185 | 
     | core_inst/IFID_IR/DFF_19/data_reg/CK |   ^   | DLX_CLK__L3_N43 | DFFR_X1   | 0.002 |   0.172 |    0.186 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin core_inst/MEMWB_DATAOUT/DFF_18/data_reg/CK 
Endpoint:   core_inst/MEMWB_DATAOUT/DFF_18/data_reg/D (^) checked with  leading 
edge of 'DLX_CLK'
Beginpoint: DRAM_INTERFACE[18]                        (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.172
+ Hold                          0.015
+ Phase Shift                   0.000
= Required Time                 0.186
  Arrival Time                  0.201
  Slack Time                    0.014
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                Net                |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                   |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------+-----------+-------+---------+----------| 
     | DRAM_INTERFACE[18]                        |   ^   | DRAM_INTERFACE[18]                |           |       |   0.000 |   -0.014 | 
     | core_inst/s_DRAM_DLX_OUT_tri[18]/A        |   ^   | DRAM_INTERFACE[18]                | TBUF_X1   | 0.000 |   0.000 |   -0.014 | 
     | core_inst/s_DRAM_DLX_OUT_tri[18]/Z        |   ^   | core_inst/s_DRAM_DLX_OUT[18]      | TBUF_X1   | 0.035 |   0.035 |    0.021 | 
     | U17645/A2                                 |   ^   | core_inst/s_DRAM_DLX_OUT[18]      | NAND2_X1  | 0.000 |   0.035 |    0.021 | 
     | U17645/ZN                                 |   v   | n18216                            | NAND2_X1  | 0.017 |   0.052 |    0.038 | 
     | FE_PHC131_n18216/A                        |   v   | n18216                            | CLKBUF_X1 | 0.000 |   0.052 |    0.038 | 
     | FE_PHC131_n18216/Z                        |   v   | FE_PHN131_n18216                  | CLKBUF_X1 | 0.026 |   0.078 |    0.064 | 
     | FE_PHC250_n18216/A                        |   v   | FE_PHN131_n18216                  | CLKBUF_X1 | 0.000 |   0.078 |    0.064 | 
     | FE_PHC250_n18216/Z                        |   v   | FE_PHN250_n18216                  | CLKBUF_X1 | 0.026 |   0.104 |    0.090 | 
     | FE_PHC305_n18216/A                        |   v   | FE_PHN250_n18216                  | CLKBUF_X1 | 0.000 |   0.104 |    0.090 | 
     | FE_PHC305_n18216/Z                        |   v   | FE_PHN305_n18216                  | CLKBUF_X1 | 0.026 |   0.130 |    0.116 | 
     | FE_PHC405_n18216/A                        |   v   | FE_PHN305_n18216                  | BUF_X1    | 0.000 |   0.130 |    0.116 | 
     | FE_PHC405_n18216/Z                        |   v   | FE_PHN405_n18216                  | BUF_X1    | 0.024 |   0.154 |    0.139 | 
     | FE_PHC192_n18216/A                        |   v   | FE_PHN405_n18216                  | CLKBUF_X1 | 0.000 |   0.154 |    0.139 | 
     | FE_PHC192_n18216/Z                        |   v   | FE_PHN192_n18216                  | CLKBUF_X1 | 0.027 |   0.181 |    0.166 | 
     | U10181/A2                                 |   v   | FE_PHN192_n18216                  | NAND2_X1  | 0.000 |   0.181 |    0.166 | 
     | U10181/ZN                                 |   ^   | core_inst/MEMWB_DATAOUT/DFF_18/N3 | NAND2_X1  | 0.020 |   0.201 |    0.186 | 
     | core_inst/MEMWB_DATAOUT/DFF_18/data_reg/D |   ^   | core_inst/MEMWB_DATAOUT/DFF_18/N3 | DFFR_X1   | 0.000 |   0.201 |    0.186 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                            |       |                 |           |       |  Time   |   Time   | 
     |--------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                    |   ^   | DLX_CLK         |           |       |   0.000 |    0.014 | 
     | DLX_CLK__L1_I0/A                           |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.015 | 
     | DLX_CLK__L1_I0/Z                           |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.054 | 
     | DLX_CLK__L2_I3/A                           |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.001 |   0.041 |    0.055 | 
     | DLX_CLK__L2_I3/Z                           |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.063 |   0.104 |    0.118 | 
     | DLX_CLK__L3_I51/A                          |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.002 |   0.106 |    0.120 | 
     | DLX_CLK__L3_I51/Z                          |   ^   | DLX_CLK__L3_N51 | CLKBUF_X3 | 0.065 |   0.171 |    0.185 | 
     | core_inst/MEMWB_DATAOUT/DFF_18/data_reg/CK |   ^   | DLX_CLK__L3_N51 | DFFR_X1   | 0.000 |   0.172 |    0.186 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin core_inst/IFID_IR/DFF_25/data_reg/CK 
Endpoint:   core_inst/IFID_IR/DFF_25/data_reg/D (^) checked with  leading edge 
of 'DLX_CLK'
Beginpoint: ROM_INTERFACE[25]                   (^) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.171
+ Hold                          0.013
+ Phase Shift                   0.000
= Required Time                 0.184
  Arrival Time                  0.199
  Slack Time                    0.014
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                     |       |                             |           |       |  Time   |   Time   | 
     |-------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | ROM_INTERFACE[25]                   |   ^   | ROM_INTERFACE[25]           |           |       |   0.000 |   -0.014 | 
     | FE_PHC468_ROM_INTERFACE_25_/A       |   ^   | ROM_INTERFACE[25]           | BUF_X1    | 0.000 |   0.000 |   -0.014 | 
     | FE_PHC468_ROM_INTERFACE_25_/Z       |   ^   | FE_PHN468_ROM_INTERFACE_25_ | BUF_X1    | 0.017 |   0.017 |    0.003 | 
     | FE_PHC449_ROM_INTERFACE_25_/A       |   ^   | FE_PHN468_ROM_INTERFACE_25_ | CLKBUF_X1 | 0.000 |   0.017 |    0.003 | 
     | FE_PHC449_ROM_INTERFACE_25_/Z       |   ^   | FE_PHN449_ROM_INTERFACE_25_ | CLKBUF_X1 | 0.024 |   0.042 |    0.027 | 
     | FE_PHC397_ROM_INTERFACE_25_/A       |   ^   | FE_PHN449_ROM_INTERFACE_25_ | CLKBUF_X1 | 0.000 |   0.042 |    0.027 | 
     | FE_PHC397_ROM_INTERFACE_25_/Z       |   ^   | FE_PHN397_ROM_INTERFACE_25_ | CLKBUF_X1 | 0.025 |   0.067 |    0.052 | 
     | FE_PHC358_ROM_INTERFACE_25_/A       |   ^   | FE_PHN397_ROM_INTERFACE_25_ | CLKBUF_X1 | 0.000 |   0.067 |    0.052 | 
     | FE_PHC358_ROM_INTERFACE_25_/Z       |   ^   | FE_PHN358_ROM_INTERFACE_25_ | CLKBUF_X1 | 0.025 |   0.091 |    0.077 | 
     | FE_PHC300_ROM_INTERFACE_25_/A       |   ^   | FE_PHN358_ROM_INTERFACE_25_ | CLKBUF_X1 | 0.000 |   0.091 |    0.077 | 
     | FE_PHC300_ROM_INTERFACE_25_/Z       |   ^   | FE_PHN300_ROM_INTERFACE_25_ | CLKBUF_X1 | 0.025 |   0.116 |    0.102 | 
     | FE_PHC229_ROM_INTERFACE_25_/A       |   ^   | FE_PHN300_ROM_INTERFACE_25_ | CLKBUF_X1 | 0.000 |   0.116 |    0.102 | 
     | FE_PHC229_ROM_INTERFACE_25_/Z       |   ^   | FE_PHN229_ROM_INTERFACE_25_ | CLKBUF_X1 | 0.025 |   0.141 |    0.126 | 
     | FE_PHC139_ROM_INTERFACE_25_/A       |   ^   | FE_PHN229_ROM_INTERFACE_25_ | CLKBUF_X1 | 0.000 |   0.141 |    0.126 | 
     | FE_PHC139_ROM_INTERFACE_25_/Z       |   ^   | FE_PHN139_ROM_INTERFACE_25_ | CLKBUF_X1 | 0.026 |   0.166 |    0.152 | 
     | U20094/A2                           |   ^   | FE_PHN139_ROM_INTERFACE_25_ | AND2_X1   | 0.000 |   0.166 |    0.152 | 
     | U20094/ZN                           |   ^   | core_inst/IFID_IR/DFF_25/N3 | AND2_X1   | 0.032 |   0.199 |    0.184 | 
     | core_inst/IFID_IR/DFF_25/data_reg/D |   ^   | core_inst/IFID_IR/DFF_25/N3 | DFFR_X1   | 0.000 |   0.199 |    0.184 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                 |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                              |   ^   | DLX_CLK         |           |       |   0.000 |    0.014 | 
     | DLX_CLK__L1_I0/A                     |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.016 | 
     | DLX_CLK__L1_I0/Z                     |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.054 | 
     | DLX_CLK__L2_I2/A                     |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |    0.057 | 
     | DLX_CLK__L2_I2/Z                     |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.121 | 
     | DLX_CLK__L3_I41/A                    |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.002 |   0.109 |    0.123 | 
     | DLX_CLK__L3_I41/Z                    |   ^   | DLX_CLK__L3_N41 | CLKBUF_X3 | 0.061 |   0.170 |    0.184 | 
     | core_inst/IFID_IR/DFF_25/data_reg/CK |   ^   | DLX_CLK__L3_N41 | DFFR_X1   | 0.001 |   0.171 |    0.185 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin core_inst/IFID_IR/DFF_28/data_reg/CK 
Endpoint:   core_inst/IFID_IR/DFF_28/data_reg/D (^) checked with  leading edge 
of 'DLX_CLK'
Beginpoint: ROM_INTERFACE[28]                   (^) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.171
+ Hold                          0.012
+ Phase Shift                   0.000
= Required Time                 0.183
  Arrival Time                  0.197
  Slack Time                    0.014
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                     |       |                             |           |       |  Time   |   Time   | 
     |-------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | ROM_INTERFACE[28]                   |   ^   | ROM_INTERFACE[28]           |           |       |   0.000 |   -0.014 | 
     | FE_PHC474_ROM_INTERFACE_28_/A       |   ^   | ROM_INTERFACE[28]           | BUF_X1    | 0.000 |   0.000 |   -0.014 | 
     | FE_PHC474_ROM_INTERFACE_28_/Z       |   ^   | FE_PHN474_ROM_INTERFACE_28_ | BUF_X1    | 0.017 |   0.017 |    0.002 | 
     | FE_PHC429_ROM_INTERFACE_28_/A       |   ^   | FE_PHN474_ROM_INTERFACE_28_ | CLKBUF_X1 | 0.000 |   0.017 |    0.002 | 
     | FE_PHC429_ROM_INTERFACE_28_/Z       |   ^   | FE_PHN429_ROM_INTERFACE_28_ | CLKBUF_X1 | 0.025 |   0.041 |    0.027 | 
     | FE_PHC378_ROM_INTERFACE_28_/A       |   ^   | FE_PHN429_ROM_INTERFACE_28_ | CLKBUF_X1 | 0.000 |   0.041 |    0.027 | 
     | FE_PHC378_ROM_INTERFACE_28_/Z       |   ^   | FE_PHN378_ROM_INTERFACE_28_ | CLKBUF_X1 | 0.025 |   0.067 |    0.052 | 
     | FE_PHC340_ROM_INTERFACE_28_/A       |   ^   | FE_PHN378_ROM_INTERFACE_28_ | CLKBUF_X1 | 0.000 |   0.067 |    0.052 | 
     | FE_PHC340_ROM_INTERFACE_28_/Z       |   ^   | FE_PHN340_ROM_INTERFACE_28_ | CLKBUF_X1 | 0.025 |   0.092 |    0.077 | 
     | FE_PHC281_ROM_INTERFACE_28_/A       |   ^   | FE_PHN340_ROM_INTERFACE_28_ | CLKBUF_X1 | 0.000 |   0.092 |    0.077 | 
     | FE_PHC281_ROM_INTERFACE_28_/Z       |   ^   | FE_PHN281_ROM_INTERFACE_28_ | CLKBUF_X1 | 0.025 |   0.117 |    0.103 | 
     | FE_PHC210_ROM_INTERFACE_28_/A       |   ^   | FE_PHN281_ROM_INTERFACE_28_ | CLKBUF_X1 | 0.000 |   0.117 |    0.103 | 
     | FE_PHC210_ROM_INTERFACE_28_/Z       |   ^   | FE_PHN210_ROM_INTERFACE_28_ | CLKBUF_X1 | 0.025 |   0.142 |    0.128 | 
     | FE_PHC142_ROM_INTERFACE_28_/A       |   ^   | FE_PHN210_ROM_INTERFACE_28_ | CLKBUF_X1 | 0.000 |   0.142 |    0.128 | 
     | FE_PHC142_ROM_INTERFACE_28_/Z       |   ^   | FE_PHN142_ROM_INTERFACE_28_ | CLKBUF_X1 | 0.026 |   0.168 |    0.154 | 
     | U19930/A2                           |   ^   | FE_PHN142_ROM_INTERFACE_28_ | AND2_X1   | 0.000 |   0.168 |    0.154 | 
     | U19930/ZN                           |   ^   | core_inst/IFID_IR/DFF_28/N3 | AND2_X1   | 0.029 |   0.197 |    0.183 | 
     | core_inst/IFID_IR/DFF_28/data_reg/D |   ^   | core_inst/IFID_IR/DFF_28/N3 | DFFR_X1   | 0.000 |   0.197 |    0.183 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                 |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                              |   ^   | DLX_CLK         |           |       |   0.000 |    0.014 | 
     | DLX_CLK__L1_I0/A                     |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.016 | 
     | DLX_CLK__L1_I0/Z                     |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.054 | 
     | DLX_CLK__L2_I2/A                     |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |    0.057 | 
     | DLX_CLK__L2_I2/Z                     |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.121 | 
     | DLX_CLK__L3_I32/A                    |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.003 |   0.110 |    0.124 | 
     | DLX_CLK__L3_I32/Z                    |   ^   | DLX_CLK__L3_N32 | CLKBUF_X3 | 0.058 |   0.168 |    0.182 | 
     | core_inst/IFID_IR/DFF_28/data_reg/CK |   ^   | DLX_CLK__L3_N32 | DFFR_X1   | 0.003 |   0.171 |    0.185 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin core_inst/MEMWB_DATAOUT/DFF_12/data_reg/CK 
Endpoint:   core_inst/MEMWB_DATAOUT/DFF_12/data_reg/D (v) checked with  leading 
edge of 'DLX_CLK'
Beginpoint: DRAM_INTERFACE[12]                        (v) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.180
+ Hold                          0.010
+ Phase Shift                   0.000
= Required Time                 0.190
  Arrival Time                  0.205
  Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      |  Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                               |       |                                             |           |       |  Time   |   Time   | 
     |-----------------------------------------------+-------+---------------------------------------------+-----------+-------+---------+----------| 
     | DRAM_INTERFACE[12]                            |   v   | DRAM_INTERFACE[12]                          |           |       |   0.000 |   -0.015 | 
     | core_inst/s_DRAM_DLX_OUT_tri[12]/A            |   v   | DRAM_INTERFACE[12]                          | TBUF_X1   | 0.000 |   0.000 |   -0.015 | 
     | core_inst/s_DRAM_DLX_OUT_tri[12]/Z            |   v   | core_inst/MEM/MUX_LOAD/MUX_BIT_12/s_top     | TBUF_X1   | 0.048 |   0.048 |    0.033 | 
     | U17616/A                                      |   v   | core_inst/MEM/MUX_LOAD/MUX_BIT_12/s_top     | INV_X1    | 0.001 |   0.049 |    0.034 | 
     | U17616/ZN                                     |   ^   | n18223                                      | INV_X1    | 0.014 |   0.063 |    0.048 | 
     | FE_PHC198_n18223/A                            |   ^   | n18223                                      | CLKBUF_X1 | 0.000 |   0.063 |    0.048 | 
     | FE_PHC198_n18223/Z                            |   ^   | FE_PHN198_n18223                            | CLKBUF_X1 | 0.027 |   0.090 |    0.075 | 
     | FE_PHC311_n18223/A                            |   ^   | FE_PHN198_n18223                            | CLKBUF_X1 | 0.000 |   0.090 |    0.075 | 
     | FE_PHC311_n18223/Z                            |   ^   | FE_PHN311_n18223                            | CLKBUF_X1 | 0.026 |   0.115 |    0.100 | 
     | FE_PHC406_n18223/A                            |   ^   | FE_PHN311_n18223                            | BUF_X1    | 0.000 |   0.115 |    0.100 | 
     | FE_PHC406_n18223/Z                            |   ^   | FE_PHN406_n18223                            | BUF_X1    | 0.019 |   0.134 |    0.119 | 
     | FE_PHC252_n18223/A                            |   ^   | FE_PHN406_n18223                            | CLKBUF_X1 | 0.000 |   0.134 |    0.119 | 
     | FE_PHC252_n18223/Z                            |   ^   | FE_PHN252_n18223                            | CLKBUF_X1 | 0.027 |   0.161 |    0.146 | 
     | U10196/B2                                     |   ^   | FE_PHN252_n18223                            | OAI21_X1  | 0.000 |   0.161 |    0.146 | 
     | U10196/ZN                                     |   v   | core_inst/MEMWB_DATAOUT/DFF_12/N3           | OAI21_X1  | 0.016 |   0.177 |    0.162 | 
     | FE_PHC122_core_inst_MEMWB_DATAOUT_DFF_12_N3/A |   v   | core_inst/MEMWB_DATAOUT/DFF_12/N3           | CLKBUF_X1 | 0.000 |   0.177 |    0.162 | 
     | FE_PHC122_core_inst_MEMWB_DATAOUT_DFF_12_N3/Z |   v   | FE_PHN122_core_inst_MEMWB_DATAOUT_DFF_12_N3 | CLKBUF_X1 | 0.028 |   0.205 |    0.190 | 
     | core_inst/MEMWB_DATAOUT/DFF_12/data_reg/D     |   v   | FE_PHN122_core_inst_MEMWB_DATAOUT_DFF_12_N3 | DFFR_X1   | 0.000 |   0.205 |    0.190 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                            |       |                 |           |       |  Time   |   Time   | 
     |--------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                    |   ^   | DLX_CLK         |           |       |   0.000 |    0.015 | 
     | DLX_CLK__L1_I0/A                           |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.016 | 
     | DLX_CLK__L1_I0/Z                           |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.054 | 
     | DLX_CLK__L2_I2/A                           |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |    0.057 | 
     | DLX_CLK__L2_I2/Z                           |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.122 | 
     | DLX_CLK__L3_I35/A                          |   ^   | DLX_CLK__L2_N2  | CLKBUF_X2 | 0.002 |   0.109 |    0.124 | 
     | DLX_CLK__L3_I35/Z                          |   ^   | DLX_CLK__L3_N35 | CLKBUF_X2 | 0.069 |   0.179 |    0.194 | 
     | core_inst/MEMWB_DATAOUT/DFF_12/data_reg/CK |   ^   | DLX_CLK__L3_N35 | DFFR_X1   | 0.001 |   0.180 |    0.195 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin core_inst/IFID_IR/DFF_26/data_reg/CK 
Endpoint:   core_inst/IFID_IR/DFF_26/data_reg/D (^) checked with  leading edge 
of 'DLX_CLK'
Beginpoint: ROM_INTERFACE[26]                   (^) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.171
+ Hold                          0.013
+ Phase Shift                   0.000
= Required Time                 0.183
  Arrival Time                  0.198
  Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                     |       |                             |           |       |  Time   |   Time   | 
     |-------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | ROM_INTERFACE[26]                   |   ^   | ROM_INTERFACE[26]           |           |       |   0.000 |   -0.015 | 
     | FE_PHC477_ROM_INTERFACE_26_/A       |   ^   | ROM_INTERFACE[26]           | BUF_X1    | 0.000 |   0.000 |   -0.015 | 
     | FE_PHC477_ROM_INTERFACE_26_/Z       |   ^   | FE_PHN477_ROM_INTERFACE_26_ | BUF_X1    | 0.017 |   0.017 |    0.002 | 
     | FE_PHC422_ROM_INTERFACE_26_/A       |   ^   | FE_PHN477_ROM_INTERFACE_26_ | CLKBUF_X1 | 0.000 |   0.017 |    0.002 | 
     | FE_PHC422_ROM_INTERFACE_26_/Z       |   ^   | FE_PHN422_ROM_INTERFACE_26_ | CLKBUF_X1 | 0.025 |   0.042 |    0.027 | 
     | FE_PHC398_ROM_INTERFACE_26_/A       |   ^   | FE_PHN422_ROM_INTERFACE_26_ | CLKBUF_X1 | 0.000 |   0.042 |    0.027 | 
     | FE_PHC398_ROM_INTERFACE_26_/Z       |   ^   | FE_PHN398_ROM_INTERFACE_26_ | CLKBUF_X1 | 0.025 |   0.067 |    0.052 | 
     | FE_PHC359_ROM_INTERFACE_26_/A       |   ^   | FE_PHN398_ROM_INTERFACE_26_ | CLKBUF_X1 | 0.000 |   0.067 |    0.052 | 
     | FE_PHC359_ROM_INTERFACE_26_/Z       |   ^   | FE_PHN359_ROM_INTERFACE_26_ | CLKBUF_X1 | 0.025 |   0.092 |    0.077 | 
     | FE_PHC272_ROM_INTERFACE_26_/A       |   ^   | FE_PHN359_ROM_INTERFACE_26_ | CLKBUF_X1 | 0.000 |   0.092 |    0.077 | 
     | FE_PHC272_ROM_INTERFACE_26_/Z       |   ^   | FE_PHN272_ROM_INTERFACE_26_ | CLKBUF_X1 | 0.026 |   0.118 |    0.103 | 
     | FE_PHC226_ROM_INTERFACE_26_/A       |   ^   | FE_PHN272_ROM_INTERFACE_26_ | CLKBUF_X1 | 0.000 |   0.118 |    0.103 | 
     | FE_PHC226_ROM_INTERFACE_26_/Z       |   ^   | FE_PHN226_ROM_INTERFACE_26_ | CLKBUF_X1 | 0.025 |   0.143 |    0.128 | 
     | FE_PHC164_ROM_INTERFACE_26_/A       |   ^   | FE_PHN226_ROM_INTERFACE_26_ | CLKBUF_X1 | 0.000 |   0.143 |    0.128 | 
     | FE_PHC164_ROM_INTERFACE_26_/Z       |   ^   | FE_PHN164_ROM_INTERFACE_26_ | CLKBUF_X1 | 0.025 |   0.169 |    0.154 | 
     | U19288/A2                           |   ^   | FE_PHN164_ROM_INTERFACE_26_ | AND2_X1   | 0.000 |   0.169 |    0.154 | 
     | U19288/ZN                           |   ^   | core_inst/IFID_IR/DFF_26/N3 | AND2_X1   | 0.030 |   0.198 |    0.183 | 
     | core_inst/IFID_IR/DFF_26/data_reg/D |   ^   | core_inst/IFID_IR/DFF_26/N3 | DFFR_X1   | 0.000 |   0.198 |    0.183 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                 |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                              |   ^   | DLX_CLK         |           |       |   0.000 |    0.015 | 
     | DLX_CLK__L1_I0/A                     |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.016 | 
     | DLX_CLK__L1_I0/Z                     |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.055 | 
     | DLX_CLK__L2_I2/A                     |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |    0.058 | 
     | DLX_CLK__L2_I2/Z                     |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.122 | 
     | DLX_CLK__L3_I32/A                    |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.003 |   0.110 |    0.125 | 
     | DLX_CLK__L3_I32/Z                    |   ^   | DLX_CLK__L3_N32 | CLKBUF_X3 | 0.058 |   0.168 |    0.183 | 
     | core_inst/IFID_IR/DFF_26/data_reg/CK |   ^   | DLX_CLK__L3_N32 | DFFR_X1   | 0.003 |   0.171 |    0.186 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin core_inst/IFID_IR/DFF_5/data_reg/CK 
Endpoint:   core_inst/IFID_IR/DFF_5/data_reg/D (^) checked with  leading edge 
of 'DLX_CLK'
Beginpoint: ROM_INTERFACE[5]                   (^) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.171
+ Hold                          0.012
+ Phase Shift                   0.000
= Required Time                 0.183
  Arrival Time                  0.198
  Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                    |       |                            |           |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | ROM_INTERFACE[5]                   |   ^   | ROM_INTERFACE[5]           |           |       |   0.000 |   -0.015 | 
     | FE_PHC480_ROM_INTERFACE_5_/A       |   ^   | ROM_INTERFACE[5]           | BUF_X1    | 0.000 |   0.000 |   -0.015 | 
     | FE_PHC480_ROM_INTERFACE_5_/Z       |   ^   | FE_PHN480_ROM_INTERFACE_5_ | BUF_X1    | 0.017 |   0.017 |    0.001 | 
     | FE_PHC427_ROM_INTERFACE_5_/A       |   ^   | FE_PHN480_ROM_INTERFACE_5_ | CLKBUF_X1 | 0.000 |   0.017 |    0.001 | 
     | FE_PHC427_ROM_INTERFACE_5_/Z       |   ^   | FE_PHN427_ROM_INTERFACE_5_ | CLKBUF_X1 | 0.025 |   0.042 |    0.026 | 
     | FE_PHC391_ROM_INTERFACE_5_/A       |   ^   | FE_PHN427_ROM_INTERFACE_5_ | CLKBUF_X1 | 0.000 |   0.042 |    0.026 | 
     | FE_PHC391_ROM_INTERFACE_5_/Z       |   ^   | FE_PHN391_ROM_INTERFACE_5_ | CLKBUF_X1 | 0.025 |   0.067 |    0.051 | 
     | FE_PHC351_ROM_INTERFACE_5_/A       |   ^   | FE_PHN391_ROM_INTERFACE_5_ | CLKBUF_X1 | 0.000 |   0.067 |    0.051 | 
     | FE_PHC351_ROM_INTERFACE_5_/Z       |   ^   | FE_PHN351_ROM_INTERFACE_5_ | CLKBUF_X1 | 0.025 |   0.091 |    0.076 | 
     | FE_PHC269_ROM_INTERFACE_5_/A       |   ^   | FE_PHN351_ROM_INTERFACE_5_ | CLKBUF_X1 | 0.000 |   0.091 |    0.076 | 
     | FE_PHC269_ROM_INTERFACE_5_/Z       |   ^   | FE_PHN269_ROM_INTERFACE_5_ | CLKBUF_X1 | 0.027 |   0.118 |    0.103 | 
     | FE_PHC215_ROM_INTERFACE_5_/A       |   ^   | FE_PHN269_ROM_INTERFACE_5_ | CLKBUF_X1 | 0.000 |   0.118 |    0.103 | 
     | FE_PHC215_ROM_INTERFACE_5_/Z       |   ^   | FE_PHN215_ROM_INTERFACE_5_ | CLKBUF_X1 | 0.026 |   0.144 |    0.128 | 
     | FE_PHC143_ROM_INTERFACE_5_/A       |   ^   | FE_PHN215_ROM_INTERFACE_5_ | CLKBUF_X1 | 0.000 |   0.144 |    0.128 | 
     | FE_PHC143_ROM_INTERFACE_5_/Z       |   ^   | FE_PHN143_ROM_INTERFACE_5_ | CLKBUF_X1 | 0.026 |   0.169 |    0.154 | 
     | U20093/A2                          |   ^   | FE_PHN143_ROM_INTERFACE_5_ | AND2_X1   | 0.000 |   0.169 |    0.154 | 
     | U20093/ZN                          |   ^   | core_inst/IFID_IR/DFF_5/N3 | AND2_X1   | 0.029 |   0.198 |    0.183 | 
     | core_inst/IFID_IR/DFF_5/data_reg/D |   ^   | core_inst/IFID_IR/DFF_5/N3 | DFFR_X1   | 0.000 |   0.198 |    0.183 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                     |       |                 |           |       |  Time   |   Time   | 
     |-------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                             |   ^   | DLX_CLK         |           |       |   0.000 |    0.015 | 
     | DLX_CLK__L1_I0/A                    |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.016 | 
     | DLX_CLK__L1_I0/Z                    |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |    0.055 | 
     | DLX_CLK__L2_I2/A                    |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.042 |    0.058 | 
     | DLX_CLK__L2_I2/Z                    |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.122 | 
     | DLX_CLK__L3_I32/A                   |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.003 |   0.110 |    0.125 | 
     | DLX_CLK__L3_I32/Z                   |   ^   | DLX_CLK__L3_N32 | CLKBUF_X3 | 0.058 |   0.168 |    0.183 | 
     | core_inst/IFID_IR/DFF_5/data_reg/CK |   ^   | DLX_CLK__L3_N32 | DFFR_X1   | 0.003 |   0.171 |    0.186 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin core_inst/MEMWB_DATAOUT/DFF_30/data_reg/CK 
Endpoint:   core_inst/MEMWB_DATAOUT/DFF_30/data_reg/D (^) checked with  leading 
edge of 'DLX_CLK'
Beginpoint: DRAM_INTERFACE[30]                        (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.171
+ Hold                          0.013
+ Phase Shift                   0.000
= Required Time                 0.184
  Arrival Time                  0.199
  Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      |  Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                               |       |                                             |           |       |  Time   |   Time   | 
     |-----------------------------------------------+-------+---------------------------------------------+-----------+-------+---------+----------| 
     | DRAM_INTERFACE[30]                            |   ^   | DRAM_INTERFACE[30]                          |           |       |   0.000 |   -0.015 | 
     | core_inst/s_DRAM_DLX_OUT_tri[30]/A            |   ^   | DRAM_INTERFACE[30]                          | TBUF_X1   | 0.000 |   0.000 |   -0.015 | 
     | core_inst/s_DRAM_DLX_OUT_tri[30]/Z            |   ^   | core_inst/s_DRAM_DLX_OUT[30]                | TBUF_X1   | 0.042 |   0.042 |    0.027 | 
     | U17654/A2                                     |   ^   | core_inst/s_DRAM_DLX_OUT[30]                | NAND2_X1  | 0.000 |   0.042 |    0.027 | 
     | U17654/ZN                                     |   v   | n18204                                      | NAND2_X1  | 0.016 |   0.058 |    0.042 | 
     | FE_PHC176_n18204/A                            |   v   | n18204                                      | CLKBUF_X1 | 0.000 |   0.058 |    0.042 | 
     | FE_PHC176_n18204/Z                            |   v   | FE_PHN176_n18204                            | CLKBUF_X1 | 0.026 |   0.083 |    0.068 | 
     | FE_PHC270_n18204/A                            |   v   | FE_PHN176_n18204                            | BUF_X1    | 0.000 |   0.083 |    0.068 | 
     | FE_PHC270_n18204/Z                            |   v   | FE_PHN270_n18204                            | BUF_X1    | 0.025 |   0.108 |    0.093 | 
     | U10155/A2                                     |   v   | FE_PHN270_n18204                            | NAND2_X1  | 0.000 |   0.108 |    0.093 | 
     | U10155/ZN                                     |   ^   | core_inst/MEMWB_DATAOUT/DFF_30/N3           | NAND2_X1  | 0.062 |   0.170 |    0.155 | 
     | FE_PHC168_core_inst_MEMWB_DATAOUT_DFF_30_N3/A |   ^   | core_inst/MEMWB_DATAOUT/DFF_30/N3           | BUF_X32   | 0.003 |   0.174 |    0.158 | 
     | FE_PHC168_core_inst_MEMWB_DATAOUT_DFF_30_N3/Z |   ^   | FE_PHN168_core_inst_MEMWB_DATAOUT_DFF_30_N3 | BUF_X32   | 0.026 |   0.199 |    0.184 | 
     | core_inst/MEMWB_DATAOUT/DFF_30/data_reg/D     |   ^   | FE_PHN168_core_inst_MEMWB_DATAOUT_DFF_30_N3 | DFFR_X1   | 0.000 |   0.199 |    0.184 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                            |       |                 |           |       |  Time   |   Time   | 
     |--------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                    |   ^   | DLX_CLK         |           |       |   0.000 |    0.015 | 
     | DLX_CLK__L1_I0/A                           |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.016 | 
     | DLX_CLK__L1_I0/Z                           |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.055 | 
     | DLX_CLK__L2_I3/A                           |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.001 |   0.041 |    0.056 | 
     | DLX_CLK__L2_I3/Z                           |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.063 |   0.104 |    0.119 | 
     | DLX_CLK__L3_I51/A                          |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.002 |   0.106 |    0.121 | 
     | DLX_CLK__L3_I51/Z                          |   ^   | DLX_CLK__L3_N51 | CLKBUF_X3 | 0.065 |   0.171 |    0.186 | 
     | core_inst/MEMWB_DATAOUT/DFF_30/data_reg/CK |   ^   | DLX_CLK__L3_N51 | DFFR_X1   | 0.000 |   0.171 |    0.187 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin core_inst/MEMWB_DATAOUT/DFF_7/data_reg/CK 
Endpoint:   core_inst/MEMWB_DATAOUT/DFF_7/data_reg/D (^) checked with  leading 
edge of 'DLX_CLK'
Beginpoint: DRAM_INTERFACE[7]                        (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.180
+ Hold                          0.015
+ Phase Shift                   0.000
= Required Time                 0.195
  Arrival Time                  0.210
  Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                    Net                     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+--------------------------------------------+-----------+-------+---------+----------| 
     | DRAM_INTERFACE[7]                            |   ^   | DRAM_INTERFACE[7]                          |           |       |   0.000 |   -0.015 | 
     | core_inst/s_DRAM_DLX_OUT_tri[7]/A            |   ^   | DRAM_INTERFACE[7]                          | TBUF_X1   | 0.000 |   0.000 |   -0.015 | 
     | core_inst/s_DRAM_DLX_OUT_tri[7]/Z            |   ^   | core_inst/MEM/MUX_LOAD/MUX_BIT_7/s_top     | TBUF_X1   | 0.041 |   0.041 |    0.026 | 
     | U20734/A1                                    |   ^   | core_inst/MEM/MUX_LOAD/MUX_BIT_7/s_top     | AND2_X1   | 0.000 |   0.041 |    0.026 | 
     | U20734/ZN                                    |   ^   | core_inst/MEMWB_DATAOUT/DFF_7/N3           | AND2_X1   | 0.040 |   0.081 |    0.065 | 
     | FE_PHC119_core_inst_MEMWB_DATAOUT_DFF_7_N3/A |   ^   | core_inst/MEMWB_DATAOUT/DFF_7/N3           | CLKBUF_X1 | 0.000 |   0.081 |    0.065 | 
     | FE_PHC119_core_inst_MEMWB_DATAOUT_DFF_7_N3/Z |   ^   | FE_PHN119_core_inst_MEMWB_DATAOUT_DFF_7_N3 | CLKBUF_X1 | 0.029 |   0.110 |    0.094 | 
     | FE_PHC184_core_inst_MEMWB_DATAOUT_DFF_7_N3/A |   ^   | FE_PHN119_core_inst_MEMWB_DATAOUT_DFF_7_N3 | CLKBUF_X1 | 0.000 |   0.110 |    0.094 | 
     | FE_PHC184_core_inst_MEMWB_DATAOUT_DFF_7_N3/Z |   ^   | FE_PHN184_core_inst_MEMWB_DATAOUT_DFF_7_N3 | CLKBUF_X1 | 0.027 |   0.137 |    0.121 | 
     | FE_PHC306_core_inst_MEMWB_DATAOUT_DFF_7_N3/A |   ^   | FE_PHN184_core_inst_MEMWB_DATAOUT_DFF_7_N3 | CLKBUF_X1 | 0.000 |   0.137 |    0.121 | 
     | FE_PHC306_core_inst_MEMWB_DATAOUT_DFF_7_N3/Z |   ^   | FE_PHN306_core_inst_MEMWB_DATAOUT_DFF_7_N3 | CLKBUF_X1 | 0.027 |   0.164 |    0.148 | 
     | FE_PHC407_core_inst_MEMWB_DATAOUT_DFF_7_N3/A |   ^   | FE_PHN306_core_inst_MEMWB_DATAOUT_DFF_7_N3 | BUF_X1    | 0.000 |   0.164 |    0.148 | 
     | FE_PHC407_core_inst_MEMWB_DATAOUT_DFF_7_N3/Z |   ^   | FE_PHN407_core_inst_MEMWB_DATAOUT_DFF_7_N3 | BUF_X1    | 0.019 |   0.183 |    0.168 | 
     | FE_PHC246_core_inst_MEMWB_DATAOUT_DFF_7_N3/A |   ^   | FE_PHN407_core_inst_MEMWB_DATAOUT_DFF_7_N3 | CLKBUF_X1 | 0.000 |   0.183 |    0.168 | 
     | FE_PHC246_core_inst_MEMWB_DATAOUT_DFF_7_N3/Z |   ^   | FE_PHN246_core_inst_MEMWB_DATAOUT_DFF_7_N3 | CLKBUF_X1 | 0.027 |   0.210 |    0.195 | 
     | core_inst/MEMWB_DATAOUT/DFF_7/data_reg/D     |   ^   | FE_PHN246_core_inst_MEMWB_DATAOUT_DFF_7_N3 | DFFR_X1   | 0.000 |   0.210 |    0.195 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                 |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                   |   ^   | DLX_CLK         |           |       |   0.000 |    0.015 | 
     | DLX_CLK__L1_I0/A                          |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.017 | 
     | DLX_CLK__L1_I0/Z                          |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.055 | 
     | DLX_CLK__L2_I2/A                          |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |    0.058 | 
     | DLX_CLK__L2_I2/Z                          |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.122 | 
     | DLX_CLK__L3_I35/A                         |   ^   | DLX_CLK__L2_N2  | CLKBUF_X2 | 0.002 |   0.109 |    0.125 | 
     | DLX_CLK__L3_I35/Z                         |   ^   | DLX_CLK__L3_N35 | CLKBUF_X2 | 0.069 |   0.179 |    0.194 | 
     | core_inst/MEMWB_DATAOUT/DFF_7/data_reg/CK |   ^   | DLX_CLK__L3_N35 | DFFR_X1   | 0.001 |   0.180 |    0.195 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin core_inst/IFID_IR/DFF_18/data_reg/CK 
Endpoint:   core_inst/IFID_IR/DFF_18/data_reg/D (^) checked with  leading edge 
of 'DLX_CLK'
Beginpoint: ROM_INTERFACE[18]                   (^) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.172
+ Hold                          0.013
+ Phase Shift                   0.000
= Required Time                 0.185
  Arrival Time                  0.201
  Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                     |       |                             |           |       |  Time   |   Time   | 
     |-------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | ROM_INTERFACE[18]                   |   ^   | ROM_INTERFACE[18]           |           |       |   0.000 |   -0.015 | 
     | FE_PHC481_ROM_INTERFACE_18_/A       |   ^   | ROM_INTERFACE[18]           | BUF_X1    | 0.001 |   0.001 |   -0.014 | 
     | FE_PHC481_ROM_INTERFACE_18_/Z       |   ^   | FE_PHN481_ROM_INTERFACE_18_ | BUF_X1    | 0.017 |   0.018 |    0.002 | 
     | FE_PHC420_ROM_INTERFACE_18_/A       |   ^   | FE_PHN481_ROM_INTERFACE_18_ | CLKBUF_X1 | 0.000 |   0.018 |    0.002 | 
     | FE_PHC420_ROM_INTERFACE_18_/Z       |   ^   | FE_PHN420_ROM_INTERFACE_18_ | CLKBUF_X1 | 0.026 |   0.043 |    0.028 | 
     | FE_PHC372_ROM_INTERFACE_18_/A       |   ^   | FE_PHN420_ROM_INTERFACE_18_ | CLKBUF_X1 | 0.000 |   0.043 |    0.028 | 
     | FE_PHC372_ROM_INTERFACE_18_/Z       |   ^   | FE_PHN372_ROM_INTERFACE_18_ | CLKBUF_X1 | 0.025 |   0.068 |    0.053 | 
     | FE_PHC330_ROM_INTERFACE_18_/A       |   ^   | FE_PHN372_ROM_INTERFACE_18_ | CLKBUF_X1 | 0.000 |   0.068 |    0.053 | 
     | FE_PHC330_ROM_INTERFACE_18_/Z       |   ^   | FE_PHN330_ROM_INTERFACE_18_ | CLKBUF_X1 | 0.026 |   0.094 |    0.079 | 
     | FE_PHC279_ROM_INTERFACE_18_/A       |   ^   | FE_PHN330_ROM_INTERFACE_18_ | CLKBUF_X1 | 0.000 |   0.094 |    0.079 | 
     | FE_PHC279_ROM_INTERFACE_18_/Z       |   ^   | FE_PHN279_ROM_INTERFACE_18_ | CLKBUF_X1 | 0.026 |   0.120 |    0.105 | 
     | FE_PHC225_ROM_INTERFACE_18_/A       |   ^   | FE_PHN279_ROM_INTERFACE_18_ | CLKBUF_X1 | 0.000 |   0.120 |    0.105 | 
     | FE_PHC225_ROM_INTERFACE_18_/Z       |   ^   | FE_PHN225_ROM_INTERFACE_18_ | CLKBUF_X1 | 0.025 |   0.145 |    0.130 | 
     | FE_PHC149_ROM_INTERFACE_18_/A       |   ^   | FE_PHN225_ROM_INTERFACE_18_ | CLKBUF_X1 | 0.000 |   0.145 |    0.130 | 
     | FE_PHC149_ROM_INTERFACE_18_/Z       |   ^   | FE_PHN149_ROM_INTERFACE_18_ | CLKBUF_X1 | 0.025 |   0.170 |    0.155 | 
     | U20050/A2                           |   ^   | FE_PHN149_ROM_INTERFACE_18_ | AND2_X1   | 0.000 |   0.170 |    0.155 | 
     | U20050/ZN                           |   ^   | core_inst/IFID_IR/DFF_18/N3 | AND2_X1   | 0.030 |   0.201 |    0.185 | 
     | core_inst/IFID_IR/DFF_18/data_reg/D |   ^   | core_inst/IFID_IR/DFF_18/N3 | DFFR_X1   | 0.000 |   0.201 |    0.185 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                 |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                              |   ^   | DLX_CLK         |           |       |   0.000 |    0.015 | 
     | DLX_CLK__L1_I0/A                     |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.017 | 
     | DLX_CLK__L1_I0/Z                     |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.055 | 
     | DLX_CLK__L2_I2/A                     |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |    0.058 | 
     | DLX_CLK__L2_I2/Z                     |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.122 | 
     | DLX_CLK__L3_I43/A                    |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.001 |   0.108 |    0.123 | 
     | DLX_CLK__L3_I43/Z                    |   ^   | DLX_CLK__L3_N43 | CLKBUF_X3 | 0.063 |   0.171 |    0.186 | 
     | core_inst/IFID_IR/DFF_18/data_reg/CK |   ^   | DLX_CLK__L3_N43 | DFFR_X1   | 0.001 |   0.172 |    0.188 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin core_inst/IFID_IR/DFF_22/data_reg/CK 
Endpoint:   core_inst/IFID_IR/DFF_22/data_reg/D (^) checked with  leading edge 
of 'DLX_CLK'
Beginpoint: ROM_INTERFACE[22]                   (^) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.171
+ Hold                          0.013
+ Phase Shift                   0.000
= Required Time                 0.184
  Arrival Time                  0.199
  Slack Time                    0.016
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                     |       |                             |           |       |  Time   |   Time   | 
     |-------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | ROM_INTERFACE[22]                   |   ^   | ROM_INTERFACE[22]           |           |       |   0.000 |   -0.016 | 
     | FE_PHC476_ROM_INTERFACE_22_/A       |   ^   | ROM_INTERFACE[22]           | BUF_X1    | 0.000 |   0.000 |   -0.016 | 
     | FE_PHC476_ROM_INTERFACE_22_/Z       |   ^   | FE_PHN476_ROM_INTERFACE_22_ | BUF_X1    | 0.018 |   0.018 |    0.002 | 
     | FE_PHC440_ROM_INTERFACE_22_/A       |   ^   | FE_PHN476_ROM_INTERFACE_22_ | CLKBUF_X1 | 0.000 |   0.018 |    0.002 | 
     | FE_PHC440_ROM_INTERFACE_22_/Z       |   ^   | FE_PHN440_ROM_INTERFACE_22_ | CLKBUF_X1 | 0.025 |   0.042 |    0.027 | 
     | FE_PHC376_ROM_INTERFACE_22_/A       |   ^   | FE_PHN440_ROM_INTERFACE_22_ | CLKBUF_X1 | 0.000 |   0.042 |    0.027 | 
     | FE_PHC376_ROM_INTERFACE_22_/Z       |   ^   | FE_PHN376_ROM_INTERFACE_22_ | CLKBUF_X1 | 0.025 |   0.068 |    0.052 | 
     | FE_PHC353_ROM_INTERFACE_22_/A       |   ^   | FE_PHN376_ROM_INTERFACE_22_ | CLKBUF_X1 | 0.000 |   0.068 |    0.052 | 
     | FE_PHC353_ROM_INTERFACE_22_/Z       |   ^   | FE_PHN353_ROM_INTERFACE_22_ | CLKBUF_X1 | 0.025 |   0.093 |    0.077 | 
     | FE_PHC276_ROM_INTERFACE_22_/A       |   ^   | FE_PHN353_ROM_INTERFACE_22_ | CLKBUF_X1 | 0.000 |   0.093 |    0.077 | 
     | FE_PHC276_ROM_INTERFACE_22_/Z       |   ^   | FE_PHN276_ROM_INTERFACE_22_ | CLKBUF_X1 | 0.026 |   0.118 |    0.103 | 
     | FE_PHC202_ROM_INTERFACE_22_/A       |   ^   | FE_PHN276_ROM_INTERFACE_22_ | CLKBUF_X1 | 0.000 |   0.118 |    0.103 | 
     | FE_PHC202_ROM_INTERFACE_22_/Z       |   ^   | FE_PHN202_ROM_INTERFACE_22_ | CLKBUF_X1 | 0.026 |   0.144 |    0.129 | 
     | FE_PHC140_ROM_INTERFACE_22_/A       |   ^   | FE_PHN202_ROM_INTERFACE_22_ | CLKBUF_X1 | 0.000 |   0.144 |    0.129 | 
     | FE_PHC140_ROM_INTERFACE_22_/Z       |   ^   | FE_PHN140_ROM_INTERFACE_22_ | CLKBUF_X1 | 0.026 |   0.170 |    0.155 | 
     | U19933/A2                           |   ^   | FE_PHN140_ROM_INTERFACE_22_ | AND2_X1   | 0.000 |   0.170 |    0.155 | 
     | U19933/ZN                           |   ^   | core_inst/IFID_IR/DFF_22/N3 | AND2_X1   | 0.029 |   0.199 |    0.184 | 
     | core_inst/IFID_IR/DFF_22/data_reg/D |   ^   | core_inst/IFID_IR/DFF_22/N3 | DFFR_X1   | 0.000 |   0.199 |    0.184 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                 |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                              |   ^   | DLX_CLK         |           |       |   0.000 |    0.016 | 
     | DLX_CLK__L1_I0/A                     |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.017 | 
     | DLX_CLK__L1_I0/Z                     |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.055 | 
     | DLX_CLK__L2_I2/A                     |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |    0.058 | 
     | DLX_CLK__L2_I2/Z                     |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.123 | 
     | DLX_CLK__L3_I41/A                    |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.002 |   0.109 |    0.124 | 
     | DLX_CLK__L3_I41/Z                    |   ^   | DLX_CLK__L3_N41 | CLKBUF_X3 | 0.061 |   0.170 |    0.186 | 
     | core_inst/IFID_IR/DFF_22/data_reg/CK |   ^   | DLX_CLK__L3_N41 | DFFR_X1   | 0.001 |   0.171 |    0.187 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin core_inst/IFID_IR/DFF_27/data_reg/CK 
Endpoint:   core_inst/IFID_IR/DFF_27/data_reg/D (^) checked with  leading edge 
of 'DLX_CLK'
Beginpoint: ROM_INTERFACE[27]                   (^) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.170
+ Hold                          0.013
+ Phase Shift                   0.000
= Required Time                 0.183
  Arrival Time                  0.199
  Slack Time                    0.016
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                     |       |                             |           |       |  Time   |   Time   | 
     |-------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | ROM_INTERFACE[27]                   |   ^   | ROM_INTERFACE[27]           |           |       |   0.000 |   -0.016 | 
     | FE_PHC478_ROM_INTERFACE_27_/A       |   ^   | ROM_INTERFACE[27]           | BUF_X1    | 0.000 |   0.000 |   -0.016 | 
     | FE_PHC478_ROM_INTERFACE_27_/Z       |   ^   | FE_PHN478_ROM_INTERFACE_27_ | BUF_X1    | 0.017 |   0.017 |    0.001 | 
     | FE_PHC444_ROM_INTERFACE_27_/A       |   ^   | FE_PHN478_ROM_INTERFACE_27_ | CLKBUF_X1 | 0.000 |   0.017 |    0.001 | 
     | FE_PHC444_ROM_INTERFACE_27_/Z       |   ^   | FE_PHN444_ROM_INTERFACE_27_ | CLKBUF_X1 | 0.025 |   0.041 |    0.026 | 
     | FE_PHC388_ROM_INTERFACE_27_/A       |   ^   | FE_PHN444_ROM_INTERFACE_27_ | CLKBUF_X1 | 0.000 |   0.041 |    0.026 | 
     | FE_PHC388_ROM_INTERFACE_27_/Z       |   ^   | FE_PHN388_ROM_INTERFACE_27_ | CLKBUF_X1 | 0.025 |   0.067 |    0.051 | 
     | FE_PHC349_ROM_INTERFACE_27_/A       |   ^   | FE_PHN388_ROM_INTERFACE_27_ | CLKBUF_X1 | 0.000 |   0.067 |    0.051 | 
     | FE_PHC349_ROM_INTERFACE_27_/Z       |   ^   | FE_PHN349_ROM_INTERFACE_27_ | CLKBUF_X1 | 0.025 |   0.092 |    0.076 | 
     | FE_PHC292_ROM_INTERFACE_27_/A       |   ^   | FE_PHN349_ROM_INTERFACE_27_ | CLKBUF_X1 | 0.000 |   0.092 |    0.076 | 
     | FE_PHC292_ROM_INTERFACE_27_/Z       |   ^   | FE_PHN292_ROM_INTERFACE_27_ | CLKBUF_X1 | 0.025 |   0.117 |    0.102 | 
     | FE_PHC217_ROM_INTERFACE_27_/A       |   ^   | FE_PHN292_ROM_INTERFACE_27_ | CLKBUF_X1 | 0.000 |   0.117 |    0.102 | 
     | FE_PHC217_ROM_INTERFACE_27_/Z       |   ^   | FE_PHN217_ROM_INTERFACE_27_ | CLKBUF_X1 | 0.025 |   0.143 |    0.127 | 
     | FE_PHC157_ROM_INTERFACE_27_/A       |   ^   | FE_PHN217_ROM_INTERFACE_27_ | CLKBUF_X1 | 0.000 |   0.143 |    0.127 | 
     | FE_PHC157_ROM_INTERFACE_27_/Z       |   ^   | FE_PHN157_ROM_INTERFACE_27_ | CLKBUF_X1 | 0.026 |   0.168 |    0.153 | 
     | U19931/A2                           |   ^   | FE_PHN157_ROM_INTERFACE_27_ | AND2_X1   | 0.000 |   0.168 |    0.153 | 
     | U19931/ZN                           |   ^   | core_inst/IFID_IR/DFF_27/N3 | AND2_X1   | 0.030 |   0.199 |    0.183 | 
     | core_inst/IFID_IR/DFF_27/data_reg/D |   ^   | core_inst/IFID_IR/DFF_27/N3 | DFFR_X1   | 0.000 |   0.199 |    0.183 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                 |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                              |   ^   | DLX_CLK         |           |       |   0.000 |    0.016 | 
     | DLX_CLK__L1_I0/A                     |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.017 | 
     | DLX_CLK__L1_I0/Z                     |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.055 | 
     | DLX_CLK__L2_I2/A                     |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |    0.058 | 
     | DLX_CLK__L2_I2/Z                     |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.123 | 
     | DLX_CLK__L3_I32/A                    |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.003 |   0.110 |    0.125 | 
     | DLX_CLK__L3_I32/Z                    |   ^   | DLX_CLK__L3_N32 | CLKBUF_X3 | 0.058 |   0.168 |    0.183 | 
     | core_inst/IFID_IR/DFF_27/data_reg/CK |   ^   | DLX_CLK__L3_N32 | DFFR_X1   | 0.002 |   0.170 |    0.186 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin core_inst/MEMWB_DATAOUT/DFF_6/data_reg/CK 
Endpoint:   core_inst/MEMWB_DATAOUT/DFF_6/data_reg/D (^) checked with  leading 
edge of 'DLX_CLK'
Beginpoint: DRAM_INTERFACE[6]                        (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.171
+ Hold                          0.012
+ Phase Shift                   0.000
= Required Time                 0.183
  Arrival Time                  0.199
  Slack Time                    0.016
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                    Net                     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+--------------------------------------------+-----------+-------+---------+----------| 
     | DRAM_INTERFACE[6]                            |   ^   | DRAM_INTERFACE[6]                          |           |       |   0.000 |   -0.016 | 
     | core_inst/s_DRAM_DLX_OUT_tri[6]/A            |   ^   | DRAM_INTERFACE[6]                          | TBUF_X1   | 0.000 |   0.000 |   -0.016 | 
     | core_inst/s_DRAM_DLX_OUT_tri[6]/Z            |   ^   | core_inst/MEM/MUX_LOAD/MUX_BIT_6/s_top     | TBUF_X1   | 0.035 |   0.035 |    0.019 | 
     | U20735/A1                                    |   ^   | core_inst/MEM/MUX_LOAD/MUX_BIT_6/s_top     | AND2_X1   | 0.000 |   0.035 |    0.019 | 
     | U20735/ZN                                    |   ^   | core_inst/MEMWB_DATAOUT/DFF_6/N3           | AND2_X1   | 0.036 |   0.070 |    0.054 | 
     | FE_PHC127_core_inst_MEMWB_DATAOUT_DFF_6_N3/A |   ^   | core_inst/MEMWB_DATAOUT/DFF_6/N3           | CLKBUF_X1 | 0.000 |   0.070 |    0.054 | 
     | FE_PHC127_core_inst_MEMWB_DATAOUT_DFF_6_N3/Z |   ^   | FE_PHN127_core_inst_MEMWB_DATAOUT_DFF_6_N3 | CLKBUF_X1 | 0.027 |   0.097 |    0.081 | 
     | FE_PHC190_core_inst_MEMWB_DATAOUT_DFF_6_N3/A |   ^   | FE_PHN127_core_inst_MEMWB_DATAOUT_DFF_6_N3 | CLKBUF_X1 | 0.000 |   0.097 |    0.081 | 
     | FE_PHC190_core_inst_MEMWB_DATAOUT_DFF_6_N3/Z |   ^   | FE_PHN190_core_inst_MEMWB_DATAOUT_DFF_6_N3 | CLKBUF_X1 | 0.027 |   0.124 |    0.108 | 
     | FE_PHC304_core_inst_MEMWB_DATAOUT_DFF_6_N3/A |   ^   | FE_PHN190_core_inst_MEMWB_DATAOUT_DFF_6_N3 | CLKBUF_X1 | 0.000 |   0.124 |    0.108 | 
     | FE_PHC304_core_inst_MEMWB_DATAOUT_DFF_6_N3/Z |   ^   | FE_PHN304_core_inst_MEMWB_DATAOUT_DFF_6_N3 | CLKBUF_X1 | 0.028 |   0.152 |    0.136 | 
     | FE_PHC404_core_inst_MEMWB_DATAOUT_DFF_6_N3/A |   ^   | FE_PHN304_core_inst_MEMWB_DATAOUT_DFF_6_N3 | BUF_X1    | 0.000 |   0.152 |    0.136 | 
     | FE_PHC404_core_inst_MEMWB_DATAOUT_DFF_6_N3/Z |   ^   | FE_PHN404_core_inst_MEMWB_DATAOUT_DFF_6_N3 | BUF_X1    | 0.020 |   0.172 |    0.156 | 
     | FE_PHC245_core_inst_MEMWB_DATAOUT_DFF_6_N3/A |   ^   | FE_PHN404_core_inst_MEMWB_DATAOUT_DFF_6_N3 | CLKBUF_X1 | 0.000 |   0.172 |    0.156 | 
     | FE_PHC245_core_inst_MEMWB_DATAOUT_DFF_6_N3/Z |   ^   | FE_PHN245_core_inst_MEMWB_DATAOUT_DFF_6_N3 | CLKBUF_X1 | 0.027 |   0.199 |    0.183 | 
     | core_inst/MEMWB_DATAOUT/DFF_6/data_reg/D     |   ^   | FE_PHN245_core_inst_MEMWB_DATAOUT_DFF_6_N3 | DFFR_X1   | 0.000 |   0.199 |    0.183 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                 |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                   |   ^   | DLX_CLK         |           |       |   0.000 |    0.016 | 
     | DLX_CLK__L1_I0/A                          |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.017 | 
     | DLX_CLK__L1_I0/Z                          |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.055 | 
     | DLX_CLK__L2_I2/A                          |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |    0.058 | 
     | DLX_CLK__L2_I2/Z                          |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.123 | 
     | DLX_CLK__L3_I40/A                         |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.002 |   0.109 |    0.124 | 
     | DLX_CLK__L3_I40/Z                         |   ^   | DLX_CLK__L3_N40 | CLKBUF_X3 | 0.061 |   0.170 |    0.185 | 
     | core_inst/MEMWB_DATAOUT/DFF_6/data_reg/CK |   ^   | DLX_CLK__L3_N40 | DFFR_X1   | 0.001 |   0.171 |    0.186 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin core_inst/IFID_IR/DFF_11/data_reg/CK 
Endpoint:   core_inst/IFID_IR/DFF_11/data_reg/D (^) checked with  leading edge 
of 'DLX_CLK'
Beginpoint: ROM_INTERFACE[11]                   (^) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.172
+ Hold                          0.013
+ Phase Shift                   0.000
= Required Time                 0.185
  Arrival Time                  0.201
  Slack Time                    0.016
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                     |       |                             |           |       |  Time   |   Time   | 
     |-------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | ROM_INTERFACE[11]                   |   ^   | ROM_INTERFACE[11]           |           |       |   0.000 |   -0.016 | 
     | FE_PHC475_ROM_INTERFACE_11_/A       |   ^   | ROM_INTERFACE[11]           | BUF_X1    | 0.000 |   0.000 |   -0.016 | 
     | FE_PHC475_ROM_INTERFACE_11_/Z       |   ^   | FE_PHN475_ROM_INTERFACE_11_ | BUF_X1    | 0.018 |   0.018 |    0.002 | 
     | FE_PHC450_ROM_INTERFACE_11_/A       |   ^   | FE_PHN475_ROM_INTERFACE_11_ | CLKBUF_X1 | 0.000 |   0.018 |    0.002 | 
     | FE_PHC450_ROM_INTERFACE_11_/Z       |   ^   | FE_PHN450_ROM_INTERFACE_11_ | CLKBUF_X1 | 0.025 |   0.042 |    0.027 | 
     | FE_PHC399_ROM_INTERFACE_11_/A       |   ^   | FE_PHN450_ROM_INTERFACE_11_ | CLKBUF_X1 | 0.000 |   0.042 |    0.027 | 
     | FE_PHC399_ROM_INTERFACE_11_/Z       |   ^   | FE_PHN399_ROM_INTERFACE_11_ | CLKBUF_X1 | 0.025 |   0.067 |    0.052 | 
     | FE_PHC347_ROM_INTERFACE_11_/A       |   ^   | FE_PHN399_ROM_INTERFACE_11_ | CLKBUF_X1 | 0.000 |   0.067 |    0.052 | 
     | FE_PHC347_ROM_INTERFACE_11_/Z       |   ^   | FE_PHN347_ROM_INTERFACE_11_ | CLKBUF_X1 | 0.026 |   0.093 |    0.077 | 
     | FE_PHC298_ROM_INTERFACE_11_/A       |   ^   | FE_PHN347_ROM_INTERFACE_11_ | CLKBUF_X1 | 0.000 |   0.093 |    0.077 | 
     | FE_PHC298_ROM_INTERFACE_11_/Z       |   ^   | FE_PHN298_ROM_INTERFACE_11_ | CLKBUF_X1 | 0.026 |   0.119 |    0.103 | 
     | FE_PHC232_ROM_INTERFACE_11_/A       |   ^   | FE_PHN298_ROM_INTERFACE_11_ | CLKBUF_X1 | 0.000 |   0.119 |    0.103 | 
     | FE_PHC232_ROM_INTERFACE_11_/Z       |   ^   | FE_PHN232_ROM_INTERFACE_11_ | CLKBUF_X1 | 0.025 |   0.144 |    0.128 | 
     | FE_PHC138_ROM_INTERFACE_11_/A       |   ^   | FE_PHN232_ROM_INTERFACE_11_ | CLKBUF_X1 | 0.000 |   0.144 |    0.128 | 
     | FE_PHC138_ROM_INTERFACE_11_/Z       |   ^   | FE_PHN138_ROM_INTERFACE_11_ | CLKBUF_X1 | 0.026 |   0.169 |    0.154 | 
     | U19926/A2                           |   ^   | FE_PHN138_ROM_INTERFACE_11_ | AND2_X1   | 0.000 |   0.169 |    0.154 | 
     | U19926/ZN                           |   ^   | core_inst/IFID_IR/DFF_11/N3 | AND2_X1   | 0.032 |   0.201 |    0.185 | 
     | core_inst/IFID_IR/DFF_11/data_reg/D |   ^   | core_inst/IFID_IR/DFF_11/N3 | DFFR_X1   | 0.000 |   0.201 |    0.185 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                 |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                              |   ^   | DLX_CLK         |           |       |   0.000 |    0.016 | 
     | DLX_CLK__L1_I0/A                     |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.017 | 
     | DLX_CLK__L1_I0/Z                     |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.055 | 
     | DLX_CLK__L2_I2/A                     |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |    0.058 | 
     | DLX_CLK__L2_I2/Z                     |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.123 | 
     | DLX_CLK__L3_I37/A                    |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.002 |   0.109 |    0.125 | 
     | DLX_CLK__L3_I37/Z                    |   ^   | DLX_CLK__L3_N37 | CLKBUF_X3 | 0.060 |   0.169 |    0.185 | 
     | core_inst/IFID_IR/DFF_11/data_reg/CK |   ^   | DLX_CLK__L3_N37 | DFFR_X1   | 0.003 |   0.172 |    0.188 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin core_inst/IFID_IR/DFF_4/data_reg/CK 
Endpoint:   core_inst/IFID_IR/DFF_4/data_reg/D (^) checked with  leading edge 
of 'DLX_CLK'
Beginpoint: ROM_INTERFACE[4]                   (^) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.171
+ Hold                          0.012
+ Phase Shift                   0.000
= Required Time                 0.183
  Arrival Time                  0.199
  Slack Time                    0.016
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                    |       |                            |           |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | ROM_INTERFACE[4]                   |   ^   | ROM_INTERFACE[4]           |           |       |   0.000 |   -0.016 | 
     | FE_PHC479_ROM_INTERFACE_4_/A       |   ^   | ROM_INTERFACE[4]           | BUF_X1    | 0.000 |   0.000 |   -0.016 | 
     | FE_PHC479_ROM_INTERFACE_4_/Z       |   ^   | FE_PHN479_ROM_INTERFACE_4_ | BUF_X1    | 0.017 |   0.017 |    0.001 | 
     | FE_PHC443_ROM_INTERFACE_4_/A       |   ^   | FE_PHN479_ROM_INTERFACE_4_ | CLKBUF_X1 | 0.000 |   0.017 |    0.001 | 
     | FE_PHC443_ROM_INTERFACE_4_/Z       |   ^   | FE_PHN443_ROM_INTERFACE_4_ | CLKBUF_X1 | 0.025 |   0.042 |    0.026 | 
     | FE_PHC375_ROM_INTERFACE_4_/A       |   ^   | FE_PHN443_ROM_INTERFACE_4_ | CLKBUF_X1 | 0.000 |   0.042 |    0.026 | 
     | FE_PHC375_ROM_INTERFACE_4_/Z       |   ^   | FE_PHN375_ROM_INTERFACE_4_ | CLKBUF_X1 | 0.026 |   0.068 |    0.052 | 
     | FE_PHC331_ROM_INTERFACE_4_/A       |   ^   | FE_PHN375_ROM_INTERFACE_4_ | CLKBUF_X1 | 0.000 |   0.068 |    0.052 | 
     | FE_PHC331_ROM_INTERFACE_4_/Z       |   ^   | FE_PHN331_ROM_INTERFACE_4_ | CLKBUF_X1 | 0.026 |   0.094 |    0.078 | 
     | FE_PHC278_ROM_INTERFACE_4_/A       |   ^   | FE_PHN331_ROM_INTERFACE_4_ | CLKBUF_X1 | 0.000 |   0.094 |    0.078 | 
     | FE_PHC278_ROM_INTERFACE_4_/Z       |   ^   | FE_PHN278_ROM_INTERFACE_4_ | CLKBUF_X1 | 0.025 |   0.119 |    0.103 | 
     | FE_PHC221_ROM_INTERFACE_4_/A       |   ^   | FE_PHN278_ROM_INTERFACE_4_ | CLKBUF_X1 | 0.000 |   0.119 |    0.103 | 
     | FE_PHC221_ROM_INTERFACE_4_/Z       |   ^   | FE_PHN221_ROM_INTERFACE_4_ | CLKBUF_X1 | 0.025 |   0.144 |    0.128 | 
     | FE_PHC150_ROM_INTERFACE_4_/A       |   ^   | FE_PHN221_ROM_INTERFACE_4_ | CLKBUF_X1 | 0.000 |   0.144 |    0.128 | 
     | FE_PHC150_ROM_INTERFACE_4_/Z       |   ^   | FE_PHN150_ROM_INTERFACE_4_ | CLKBUF_X1 | 0.026 |   0.170 |    0.154 | 
     | U20095/A2                          |   ^   | FE_PHN150_ROM_INTERFACE_4_ | AND2_X1   | 0.000 |   0.170 |    0.154 | 
     | U20095/ZN                          |   ^   | core_inst/IFID_IR/DFF_4/N3 | AND2_X1   | 0.029 |   0.199 |    0.183 | 
     | core_inst/IFID_IR/DFF_4/data_reg/D |   ^   | core_inst/IFID_IR/DFF_4/N3 | DFFR_X1   | 0.000 |   0.199 |    0.183 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                     |       |                 |           |       |  Time   |   Time   | 
     |-------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                             |   ^   | DLX_CLK         |           |       |   0.000 |    0.016 | 
     | DLX_CLK__L1_I0/A                    |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.017 | 
     | DLX_CLK__L1_I0/Z                    |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.055 | 
     | DLX_CLK__L2_I2/A                    |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |    0.058 | 
     | DLX_CLK__L2_I2/Z                    |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.123 | 
     | DLX_CLK__L3_I32/A                   |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.003 |   0.110 |    0.126 | 
     | DLX_CLK__L3_I32/Z                   |   ^   | DLX_CLK__L3_N32 | CLKBUF_X3 | 0.058 |   0.168 |    0.184 | 
     | core_inst/IFID_IR/DFF_4/data_reg/CK |   ^   | DLX_CLK__L3_N32 | DFFR_X1   | 0.003 |   0.171 |    0.187 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin core_inst/IFID_IR/DFF_24/data_reg/CK 
Endpoint:   core_inst/IFID_IR/DFF_24/data_reg/D (^) checked with  leading edge 
of 'DLX_CLK'
Beginpoint: ROM_INTERFACE[24]                   (^) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.172
+ Hold                          0.014
+ Phase Shift                   0.000
= Required Time                 0.186
  Arrival Time                  0.202
  Slack Time                    0.016
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                     |       |                             |           |       |  Time   |   Time   | 
     |-------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | ROM_INTERFACE[24]                   |   ^   | ROM_INTERFACE[24]           |           |       |   0.000 |   -0.016 | 
     | FE_PHC482_ROM_INTERFACE_24_/A       |   ^   | ROM_INTERFACE[24]           | BUF_X1    | 0.000 |   0.000 |   -0.016 | 
     | FE_PHC482_ROM_INTERFACE_24_/Z       |   ^   | FE_PHN482_ROM_INTERFACE_24_ | BUF_X1    | 0.017 |   0.017 |    0.001 | 
     | FE_PHC430_ROM_INTERFACE_24_/A       |   ^   | FE_PHN482_ROM_INTERFACE_24_ | CLKBUF_X1 | 0.000 |   0.017 |    0.001 | 
     | FE_PHC430_ROM_INTERFACE_24_/Z       |   ^   | FE_PHN430_ROM_INTERFACE_24_ | CLKBUF_X1 | 0.025 |   0.042 |    0.025 | 
     | FE_PHC380_ROM_INTERFACE_24_/A       |   ^   | FE_PHN430_ROM_INTERFACE_24_ | CLKBUF_X1 | 0.000 |   0.042 |    0.025 | 
     | FE_PHC380_ROM_INTERFACE_24_/Z       |   ^   | FE_PHN380_ROM_INTERFACE_24_ | CLKBUF_X1 | 0.025 |   0.067 |    0.051 | 
     | FE_PHC333_ROM_INTERFACE_24_/A       |   ^   | FE_PHN380_ROM_INTERFACE_24_ | CLKBUF_X1 | 0.000 |   0.067 |    0.051 | 
     | FE_PHC333_ROM_INTERFACE_24_/Z       |   ^   | FE_PHN333_ROM_INTERFACE_24_ | CLKBUF_X1 | 0.026 |   0.092 |    0.076 | 
     | FE_PHC283_ROM_INTERFACE_24_/A       |   ^   | FE_PHN333_ROM_INTERFACE_24_ | CLKBUF_X1 | 0.000 |   0.092 |    0.076 | 
     | FE_PHC283_ROM_INTERFACE_24_/Z       |   ^   | FE_PHN283_ROM_INTERFACE_24_ | CLKBUF_X1 | 0.025 |   0.118 |    0.102 | 
     | FE_PHC205_ROM_INTERFACE_24_/A       |   ^   | FE_PHN283_ROM_INTERFACE_24_ | CLKBUF_X1 | 0.000 |   0.118 |    0.102 | 
     | FE_PHC205_ROM_INTERFACE_24_/Z       |   ^   | FE_PHN205_ROM_INTERFACE_24_ | CLKBUF_X1 | 0.025 |   0.143 |    0.127 | 
     | FE_PHC137_ROM_INTERFACE_24_/A       |   ^   | FE_PHN205_ROM_INTERFACE_24_ | CLKBUF_X1 | 0.000 |   0.143 |    0.127 | 
     | FE_PHC137_ROM_INTERFACE_24_/Z       |   ^   | FE_PHN137_ROM_INTERFACE_24_ | CLKBUF_X1 | 0.026 |   0.169 |    0.153 | 
     | U20100/A2                           |   ^   | FE_PHN137_ROM_INTERFACE_24_ | AND2_X1   | 0.000 |   0.169 |    0.153 | 
     | U20100/ZN                           |   ^   | core_inst/IFID_IR/DFF_24/N3 | AND2_X1   | 0.033 |   0.202 |    0.186 | 
     | core_inst/IFID_IR/DFF_24/data_reg/D |   ^   | core_inst/IFID_IR/DFF_24/N3 | DFFR_X1   | 0.000 |   0.202 |    0.186 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                 |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                              |   ^   | DLX_CLK         |           |       |   0.000 |    0.016 | 
     | DLX_CLK__L1_I0/A                     |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.017 | 
     | DLX_CLK__L1_I0/Z                     |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.056 | 
     | DLX_CLK__L2_I2/A                     |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |    0.059 | 
     | DLX_CLK__L2_I2/Z                     |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.123 | 
     | DLX_CLK__L3_I43/A                    |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.001 |   0.108 |    0.124 | 
     | DLX_CLK__L3_I43/Z                    |   ^   | DLX_CLK__L3_N43 | CLKBUF_X3 | 0.063 |   0.171 |    0.187 | 
     | core_inst/IFID_IR/DFF_24/data_reg/CK |   ^   | DLX_CLK__L3_N43 | DFFR_X1   | 0.001 |   0.172 |    0.188 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin core_inst/IFID_IR/DFF_3/data_reg/CK 
Endpoint:   core_inst/IFID_IR/DFF_3/data_reg/D (^) checked with  leading edge 
of 'DLX_CLK'
Beginpoint: ROM_INTERFACE[3]                   (^) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.171
+ Hold                          0.012
+ Phase Shift                   0.000
= Required Time                 0.183
  Arrival Time                  0.200
  Slack Time                    0.017
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                    |       |                            |           |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | ROM_INTERFACE[3]                   |   ^   | ROM_INTERFACE[3]           |           |       |   0.000 |   -0.017 | 
     | FE_PHC483_ROM_INTERFACE_3_/A       |   ^   | ROM_INTERFACE[3]           | BUF_X1    | 0.000 |   0.000 |   -0.017 | 
     | FE_PHC483_ROM_INTERFACE_3_/Z       |   ^   | FE_PHN483_ROM_INTERFACE_3_ | BUF_X1    | 0.017 |   0.017 |    0.000 | 
     | FE_PHC441_ROM_INTERFACE_3_/A       |   ^   | FE_PHN483_ROM_INTERFACE_3_ | CLKBUF_X1 | 0.000 |   0.017 |    0.000 | 
     | FE_PHC441_ROM_INTERFACE_3_/Z       |   ^   | FE_PHN441_ROM_INTERFACE_3_ | CLKBUF_X1 | 0.025 |   0.042 |    0.025 | 
     | FE_PHC377_ROM_INTERFACE_3_/A       |   ^   | FE_PHN441_ROM_INTERFACE_3_ | CLKBUF_X1 | 0.000 |   0.042 |    0.025 | 
     | FE_PHC377_ROM_INTERFACE_3_/Z       |   ^   | FE_PHN377_ROM_INTERFACE_3_ | CLKBUF_X1 | 0.025 |   0.067 |    0.051 | 
     | FE_PHC335_ROM_INTERFACE_3_/A       |   ^   | FE_PHN377_ROM_INTERFACE_3_ | CLKBUF_X1 | 0.000 |   0.067 |    0.051 | 
     | FE_PHC335_ROM_INTERFACE_3_/Z       |   ^   | FE_PHN335_ROM_INTERFACE_3_ | CLKBUF_X1 | 0.025 |   0.093 |    0.076 | 
     | FE_PHC271_ROM_INTERFACE_3_/A       |   ^   | FE_PHN335_ROM_INTERFACE_3_ | CLKBUF_X1 | 0.000 |   0.093 |    0.076 | 
     | FE_PHC271_ROM_INTERFACE_3_/Z       |   ^   | FE_PHN271_ROM_INTERFACE_3_ | CLKBUF_X1 | 0.027 |   0.119 |    0.103 | 
     | FE_PHC207_ROM_INTERFACE_3_/A       |   ^   | FE_PHN271_ROM_INTERFACE_3_ | CLKBUF_X1 | 0.000 |   0.119 |    0.103 | 
     | FE_PHC207_ROM_INTERFACE_3_/Z       |   ^   | FE_PHN207_ROM_INTERFACE_3_ | CLKBUF_X1 | 0.026 |   0.145 |    0.128 | 
     | FE_PHC156_ROM_INTERFACE_3_/A       |   ^   | FE_PHN207_ROM_INTERFACE_3_ | CLKBUF_X1 | 0.000 |   0.145 |    0.128 | 
     | FE_PHC156_ROM_INTERFACE_3_/Z       |   ^   | FE_PHN156_ROM_INTERFACE_3_ | CLKBUF_X1 | 0.026 |   0.171 |    0.154 | 
     | U19922/A2                          |   ^   | FE_PHN156_ROM_INTERFACE_3_ | AND2_X1   | 0.000 |   0.171 |    0.154 | 
     | U19922/ZN                          |   ^   | core_inst/IFID_IR/DFF_3/N3 | AND2_X1   | 0.029 |   0.200 |    0.183 | 
     | core_inst/IFID_IR/DFF_3/data_reg/D |   ^   | core_inst/IFID_IR/DFF_3/N3 | DFFR_X1   | 0.000 |   0.200 |    0.183 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                     |       |                 |           |       |  Time   |   Time   | 
     |-------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                             |   ^   | DLX_CLK         |           |       |   0.000 |    0.017 | 
     | DLX_CLK__L1_I0/A                    |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.018 | 
     | DLX_CLK__L1_I0/Z                    |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |    0.056 | 
     | DLX_CLK__L2_I2/A                    |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.042 |    0.059 | 
     | DLX_CLK__L2_I2/Z                    |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.124 | 
     | DLX_CLK__L3_I32/A                   |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.003 |   0.110 |    0.127 | 
     | DLX_CLK__L3_I32/Z                   |   ^   | DLX_CLK__L3_N32 | CLKBUF_X3 | 0.058 |   0.168 |    0.185 | 
     | core_inst/IFID_IR/DFF_3/data_reg/CK |   ^   | DLX_CLK__L3_N32 | DFFR_X1   | 0.003 |   0.171 |    0.188 | 
     +--------------------------------------------------------------------------------------------------------+ 

