// Seed: 4079085549
module module_0 (
    input supply1 id_0,
    input uwire id_1,
    output tri0 id_2,
    output tri0 id_3,
    output tri id_4,
    input wor id_5,
    output tri0 id_6,
    input tri0 id_7,
    output tri id_8,
    input wor id_9,
    input tri1 id_10
);
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    input tri id_2,
    output supply0 id_3,
    input tri0 id_4,
    input tri0 id_5
);
  wire id_7;
  module_0(
      id_0, id_5, id_3, id_3, id_3, id_0, id_1, id_0, id_1, id_5, id_0
  );
endmodule
