Analysis & Synthesis Status : Successful - Fri Jan 24 01:43:37 2025
Quartus Prime Version : 19.1.0 Build 670 09/22/2019 SJ Lite Edition
Revision Name : UART
Top-level Entity Name : UART
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 29
Total pins : 22
Total virtual pins : 0
Total block memory bits : 0
Total DSP Blocks : 0
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 0
Total DLLs : 0
