[View]
Entity=Comparator
Architecture=behv
TopLevelType=1
[file:.\src\comparator.vhd]
Enabled=1
[file:.\src\compLT.vhd]
Enabled=1
[file:.\src\inMux.vhd]
Enabled=1
[file:.\src\outmux.vhd]
Enabled=1
[file:.\src\reg_file.vhd]
Enabled=1
[file:.\src\register.vhd]
Enabled=1
[file:.\src\selector.vhd]
Enabled=1
[file:.\src\triSt_buf.vhd]
Enabled=1
[file:.\src\dataPath.bde]
Enabled=1
[file:.\src\ALU.vhd]
Enabled=1
[file:.\src\shifter.vhd]
Enabled=1
[file:.\compile\dataPath.vhd]
Generated=TRUE
Enabled=1
[file:.\src\hexdisp.vhd]
Enabled=1
[file:.\src\dispmux.vhd]
Enabled=1
[file:.\src\fsm.vhd]
Enabled=1
[file:.\src\GPP_TB.vhd]
Enabled=1
[file:.\src\instDecoder.vhd]
Enabled=1
[file:.\src\GPP.bde]
Enabled=1
[file:.\compile\GPP.vhd]
Generated=TRUE
Enabled=1
[file:.\src\finalFPGA.bde]
Enabled=1
[file:.\compile\finalFPGA.vhd]
Generated=TRUE
Enabled=1
[file:.\synthesis\finalFPGA.vhd]
Enabled=1
LIB=FinalExam_post_synthesis
SIM.POST.INCLUDED=1
SIM.FUNC.INCLUDED=0
SIM.POST.AUTO=1
SIM.POST.INDEX=0
[file:.\IMPLEMENT\TIME_SIM.VHD]
Enabled=1
SIM.FUNC.INCLUDED=0
LIB=FinalExam_timing
SIM.TIME.INCLUDED=1
SIM.TIME.AUTO=1
[file:.\IMPLEMENT\TIME_SIM.SDF]
Enabled=1
