# do scripts/run_fpmul_reg_stage2_opt_cmd.do fpmul_reg_stage2_opt 
# Loading project fpmul_reg_stage2_opt
# vcom -work work -2002 -explicit -vopt /home/isa18_2021_2022/github/isa/lab2/hdl/src/fpmul_pipeline_reg.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul
# -- Compiling architecture pipeline of fpmul
# -- Loading entity fpmul_stage1
# -- Loading entity fpmul_stage2
# -- Loading entity fpmul_stage3
# -- Loading entity fpmul_stage4
# -- Loading entity reg
# vcom -work work -2002 -explicit -vopt /home/isa18_2021_2022/github/isa/lab2/hdl/src/fpmul_stage2_struct_reg.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage2
# -- Compiling architecture struct of fpmul_stage2
# -- Loading entity ff
# -- Loading entity reg
# vcom -work work -2002 -explicit -vopt /home/isa18_2021_2022/github/isa/lab2/hdl/src/reg.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture str of reg
# vcom -work work -2002 -explicit -vopt /home/isa18_2021_2022/github/isa/lab2/hdl/src/ff.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity ff
# -- Compiling architecture str of ff
# vcom -work work -2002 -explicit -vopt /home/isa18_2021_2022/github/isa/lab2/hdl/src/common/fpmul_stage1_struct.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage1
# -- Compiling architecture struct of fpmul_stage1
# -- Loading entity unpackfp
# vcom -work work -2002 -explicit -vopt /home/isa18_2021_2022/github/isa/lab2/hdl/src/common/fpmul_stage3_struct.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage3
# -- Compiling architecture struct of fpmul_stage3
# -- Loading package std_logic_unsigned
# -- Loading entity fpnormalize
# -- Loading entity fpround
# vcom -work work -2002 -explicit -vopt /home/isa18_2021_2022/github/isa/lab2/hdl/src/common/fpmul_stage4_struct.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage4
# -- Compiling architecture struct of fpmul_stage4
# -- Loading package std_logic_unsigned
# -- Loading entity fpnormalize
# -- Loading entity packfp
# vcom -work work -2002 -explicit -vopt /home/isa18_2021_2022/github/isa/lab2/hdl/src/common/fpnormalize_fpnormalize.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity fpnormalize
# -- Compiling architecture fpnormalize of fpnormalize
# vcom -work work -2002 -explicit -vopt /home/isa18_2021_2022/github/isa/lab2/hdl/src/common/fpround_fpround.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity fpround
# -- Compiling architecture fpround of fpround
# vcom -work work -2002 -explicit -vopt /home/isa18_2021_2022/github/isa/lab2/hdl/src/common/packfp_packfp.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity packfp
# -- Compiling architecture packfp of packfp
# vcom -work work -2002 -explicit -vopt /home/isa18_2021_2022/github/isa/lab2/hdl/src/common/unpackfp_unpackfp.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity unpackfp
# -- Compiling architecture unpackfp of unpackfp
# vcom -work work -2002 -explicit -vopt /home/isa18_2021_2022/github/isa/lab2/hdl/tb/clk_gen.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# vcom -work work -2002 -explicit -vopt /home/isa18_2021_2022/github/isa/lab2/hdl/tb/data_maker.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity data_maker
# -- Compiling architecture beh of data_maker
# vcom -work work -2002 -explicit -vopt /home/isa18_2021_2022/github/isa/lab2/hdl/tb/data_sink_stage2_opt.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity data_sink
# -- Compiling architecture beh of data_sink
# vlog -work work -vopt /home/isa18_2021_2022/github/isa/lab2/hdl/tb/tb_fpmul_reg.v
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module tb_fpmul
# 
# Top level modules:
# 	tb_fpmul
# 15 compiles, 0 failed with no errors. 
# vsim -t ns work.tb_fpmul 
# //  ModelSim SE 6.2g Feb 21 2007 Linux 3.10.0-957.5.1.el7.x86_64
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.tb_fpmul(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.data_maker(beh)
# Loading work.fpmul(pipeline)#1
# Loading work.fpmul_stage1(struct)
# Loading work.unpackfp(unpackfp)
# Loading work.fpmul_stage2(struct)#1
# Loading work.ff(str)
# Loading work.reg(str)#1
# Loading work.reg(str)#2
# Loading work.fpmul_stage3(struct)#1
# Loading work.fpnormalize(fpnormalize)#1
# Loading work.fpround(fpround)#1
# Loading work.fpmul_stage4(struct)
# Loading work.packfp(packfp)
# Loading work.reg(str)#3
# Loading work.data_sink(beh)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_fpmul/UUT/i3/i11
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_fpmul/UUT/i3/i11
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_fpmul/UUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_fpmul/UUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_fpmul/UUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_fpmul/UUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_fpmul/UUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_fpmul/UUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_fpmul/UUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /tb_fpmul/UUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /tb_fpmul/UUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /tb_fpmul/UUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /tb_fpmul/UUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 15 ns  Iteration: 4  Instance: /tb_fpmul/UUT/i3/i11
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 15 ns  Iteration: 4  Instance: /tb_fpmul/UUT/i3/i11
# reading /software/mentor/modelsim_6.2g/linux/../modelsim.ini
