$date
	Fri Oct 21 00:43:31 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testshiftregister $end
$var wire 8 ! parallelDataOut [7:0] $end
$var wire 1 " serialDataOut $end
$var reg 1 # clk $end
$var reg 8 $ data [7:0] $end
$var reg 1 % dutPassed $end
$var integer 32 & i [31:0] $end
$var reg 8 ' parallelDataIn [7:0] $end
$var reg 1 ( parallelLoad $end
$var reg 1 ) peripheralClkEdge $end
$var reg 1 * serialDataIn $end
$scope module dut $end
$var wire 1 + clk $end
$var wire 8 , parallelDataIn [7:0] $end
$var wire 8 - parallelDataOut [7:0] $end
$var wire 1 . parallelLoad $end
$var wire 1 / peripheralClkEdge $end
$var wire 1 0 serialDataIn $end
$var wire 1 " serialDataOut $end
$var reg 8 1 shiftregistermem [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 1
10
0/
0.
bx -
bx ,
0+
1*
0)
0(
bx '
b0 &
1%
b10101010 $
0#
x"
bx !
$end
#10
1#
1+
#20
0#
0+
#30
1#
1+
#40
0#
0+
#50
1#
1+
#60
1)
1/
0#
0+
#70
bx1 1
bx1 !
bx1 -
1#
1+
#80
0)
0/
0#
0+
#90
1#
1+
#100
0*
00
0#
0+
b1 &
#110
1#
1+
#120
0#
0+
#130
1#
1+
#140
0#
0+
#150
1#
1+
#160
1)
1/
0#
0+
#170
bx10 1
bx10 !
bx10 -
1#
1+
#180
0)
0/
0#
0+
#190
1#
1+
#200
1*
10
0#
0+
b10 &
#210
1#
1+
#220
0#
0+
#230
1#
1+
#240
0#
0+
#250
1#
1+
#260
1)
1/
0#
0+
#270
bx101 1
bx101 !
bx101 -
1#
1+
#280
0)
0/
0#
0+
#290
1#
1+
#300
0*
00
0#
0+
b11 &
#310
1#
1+
#320
0#
0+
#330
1#
1+
#340
0#
0+
#350
1#
1+
#360
1)
1/
0#
0+
#370
bx1010 1
bx1010 !
bx1010 -
1#
1+
#380
0)
0/
0#
0+
#390
1#
1+
#400
1*
10
0#
0+
b100 &
#410
1#
1+
#420
0#
0+
#430
1#
1+
#440
0#
0+
#450
1#
1+
#460
1)
1/
0#
0+
#470
bx10101 1
bx10101 !
bx10101 -
1#
1+
#480
0)
0/
0#
0+
#490
1#
1+
#500
0*
00
0#
0+
b101 &
#510
1#
1+
#520
0#
0+
#530
1#
1+
#540
0#
0+
#550
1#
1+
#560
1)
1/
0#
0+
#570
bx101010 1
bx101010 !
bx101010 -
1#
1+
#580
0)
0/
0#
0+
#590
1#
1+
#600
1*
10
0#
0+
b110 &
#610
1#
1+
#620
0#
0+
#630
1#
1+
#640
0#
0+
#650
1#
1+
#660
1)
1/
0#
0+
#670
bx1010101 1
bx1010101 !
bx1010101 -
1#
1+
#680
0)
0/
0#
0+
#690
1#
1+
#700
0*
00
0#
0+
b111 &
#710
1#
1+
#720
0#
0+
#730
1#
1+
#740
0#
0+
#750
1#
1+
#760
1)
1/
0#
0+
#770
1"
b10101010 1
b10101010 !
b10101010 -
1#
1+
#780
0)
0/
0#
0+
#790
1#
1+
#800
b11111111 '
b11111111 ,
0#
0+
1(
1.
b11111111 $
b1000 &
#810
b11111111 1
b11111111 !
b11111111 -
1#
1+
#820
0#
0+
#830
1#
1+
#840
0#
0+
#850
1#
1+
b0 &
#860
0#
0+
#870
1#
1+
#880
0#
0+
#890
1#
1+
#900
0#
0+
#910
1)
1/
1#
1+
#920
0#
0+
#930
0)
0/
1#
1+
#940
0#
0+
#950
1#
1+
b1 &
#960
0#
0+
#970
1#
1+
#980
0#
0+
#990
1#
1+
#1000
0#
0+
#1010
1)
1/
1#
1+
#1020
0#
0+
#1030
0)
0/
1#
1+
#1040
0#
0+
#1050
1#
1+
b10 &
#1060
0#
0+
#1070
1#
1+
#1080
0#
0+
#1090
1#
1+
#1100
0#
0+
#1110
1)
1/
1#
1+
#1120
0#
0+
#1130
0)
0/
1#
1+
#1140
0#
0+
#1150
1#
1+
b11 &
#1160
0#
0+
#1170
1#
1+
#1180
0#
0+
#1190
1#
1+
#1200
0#
0+
#1210
1)
1/
1#
1+
#1220
0#
0+
#1230
0)
0/
1#
1+
#1240
0#
0+
#1250
1#
1+
b100 &
#1260
0#
0+
#1270
1#
1+
#1280
0#
0+
#1290
1#
1+
#1300
0#
0+
#1310
1)
1/
1#
1+
#1320
0#
0+
#1330
0)
0/
1#
1+
#1340
0#
0+
#1350
1#
1+
b101 &
#1360
0#
0+
#1370
1#
1+
#1380
0#
0+
#1390
1#
1+
#1400
0#
0+
#1410
1)
1/
1#
1+
#1420
0#
0+
#1430
0)
0/
1#
1+
#1440
0#
0+
#1450
1#
1+
b110 &
#1460
0#
0+
#1470
1#
1+
#1480
0#
0+
#1490
1#
1+
#1500
0#
0+
#1510
1)
1/
1#
1+
#1520
0#
0+
#1530
0)
0/
1#
1+
#1540
0#
0+
#1550
1#
1+
b111 &
#1560
0#
0+
#1570
1#
1+
#1580
0#
0+
#1590
1#
1+
#1600
0#
0+
#1610
1)
1/
1#
1+
#1620
0#
0+
#1630
0)
0/
1#
1+
#1640
0#
0+
#1650
b10100101 1
b10100101 !
b10100101 -
1#
1+
b10100101 '
b10100101 ,
b1000 &
#1660
0#
0+
#1670
1#
1+
#1680
0#
0+
#1690
1#
1+
#1700
0#
0+
