/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [13:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [23:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_23z;
  wire [7:0] celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire [19:0] celloutsig_0_3z;
  wire [9:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire [18:0] celloutsig_1_4z;
  wire [10:0] celloutsig_1_5z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = ~((celloutsig_1_0z[0] | celloutsig_1_2z) & (celloutsig_1_2z | in_data[188]));
  assign celloutsig_1_14z = { celloutsig_1_0z[4:3], celloutsig_1_10z } & in_data[158:156];
  assign celloutsig_0_11z = { celloutsig_0_0z[5], celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_4z } & in_data[49:26];
  assign celloutsig_0_1z = celloutsig_0_0z[12:8] & in_data[64:60];
  assign celloutsig_1_0z = in_data[152:147] & in_data[155:150];
  assign celloutsig_1_1z = { celloutsig_1_0z[3:2], celloutsig_1_0z } & in_data[173:166];
  assign celloutsig_1_4z = { in_data[162], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z } & { celloutsig_1_1z[5:1], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_5z = { in_data[186:177], celloutsig_1_2z } & { celloutsig_1_4z[13:4], celloutsig_1_2z };
  assign celloutsig_0_4z = in_data[58:49] / { 1'h1, celloutsig_0_0z[11:3] };
  assign celloutsig_1_3z = celloutsig_1_0z / { 1'h1, in_data[190:186] };
  assign celloutsig_0_16z = celloutsig_0_11z[18:8] >= celloutsig_0_0z[13:3];
  assign celloutsig_1_10z = in_data[149:147] <= { celloutsig_1_3z[4:3], celloutsig_1_9z };
  assign celloutsig_0_7z = celloutsig_0_0z[10:4] <= { celloutsig_0_3z[10:6], 2'h0 };
  assign celloutsig_1_19z = { celloutsig_1_4z[11], celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_12z } && { celloutsig_1_1z[7:1], celloutsig_1_18z, celloutsig_1_1z };
  assign celloutsig_0_6z = { celloutsig_0_0z[9:3], celloutsig_0_0z } && { celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_10z = celloutsig_0_3z[19:6] && celloutsig_0_3z[19:6];
  assign celloutsig_0_13z = { celloutsig_0_3z[13:6], celloutsig_0_7z } && { celloutsig_0_0z[11:1], celloutsig_0_9z, celloutsig_0_7z };
  assign celloutsig_0_14z = { celloutsig_0_4z[7:4], celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_9z } && { celloutsig_0_3z[12:6], celloutsig_0_6z };
  assign celloutsig_1_12z = ! celloutsig_1_1z[7:5];
  assign celloutsig_0_15z = ! celloutsig_0_4z[9:1];
  assign celloutsig_0_19z = ! { celloutsig_0_11z[15:4], celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_2z = ! celloutsig_0_0z[5:3];
  assign celloutsig_1_18z = { celloutsig_1_1z[5:1], celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_10z } < { celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_0_5z = celloutsig_0_0z[11:9] < celloutsig_0_1z[4:2];
  assign celloutsig_1_11z = celloutsig_1_8z & ~(in_data[165]);
  assign celloutsig_0_9z = celloutsig_0_8z & ~(celloutsig_0_5z);
  assign celloutsig_0_24z = { celloutsig_0_0z[2:1], celloutsig_0_5z, celloutsig_0_1z } ^ { celloutsig_0_11z[19:15], celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_9z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_0z = 14'h0000;
    else if (!clkin_data[0]) celloutsig_0_0z = in_data[74:61];
  assign celloutsig_1_9z = ~((celloutsig_1_3z[5] & celloutsig_1_8z) | (celloutsig_1_8z & celloutsig_1_5z[8]));
  assign celloutsig_0_8z = ~((celloutsig_0_3z[8] & celloutsig_0_1z[4]) | (celloutsig_0_7z & celloutsig_0_6z));
  assign celloutsig_0_23z = ~((celloutsig_0_5z & celloutsig_0_15z) | (celloutsig_0_19z & celloutsig_0_16z));
  assign celloutsig_1_2z = ~((celloutsig_1_0z[3] & celloutsig_1_1z[3]) | (celloutsig_1_0z[0] & in_data[154]));
  assign celloutsig_0_3z[19:6] = celloutsig_0_0z ^ { in_data[44:36], celloutsig_0_1z };
  assign celloutsig_0_3z[5:0] = 6'h00;
  assign { out_data[128], out_data[96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
