
User Interface.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007054  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000240  08007164  08007164  00017164  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080073a4  080073a4  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  080073a4  080073a4  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  080073a4  080073a4  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080073a4  080073a4  000173a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080073a8  080073a8  000173a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  080073ac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000024bc  20000010  080073bc  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200024cc  080073bc  000224cc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017925  00000000  00000000  00020039  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002e97  00000000  00000000  0003795e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000013c8  00000000  00000000  0003a7f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001270  00000000  00000000  0003bbc0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00018282  00000000  00000000  0003ce30  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000ff0e  00000000  00000000  000550b2  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00092f05  00000000  00000000  00064fc0  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000f7ec5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005240  00000000  00000000  000f7f40  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000010 	.word	0x20000010
 800012c:	00000000 	.word	0x00000000
 8000130:	0800714c 	.word	0x0800714c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000014 	.word	0x20000014
 800014c:	0800714c 	.word	0x0800714c

08000150 <letter>:
 */

#include "Letters.h"

void letter(char L)
{
 8000150:	b580      	push	{r7, lr}
 8000152:	b082      	sub	sp, #8
 8000154:	af00      	add	r7, sp, #0
 8000156:	4603      	mov	r3, r0
 8000158:	71fb      	strb	r3, [r7, #7]
	if(L == ':')
 800015a:	79fb      	ldrb	r3, [r7, #7]
 800015c:	2b3a      	cmp	r3, #58	; 0x3a
 800015e:	d13c      	bne.n	80001da <letter+0x8a>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 1);//E high
 8000160:	2201      	movs	r2, #1
 8000162:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000166:	48d6      	ldr	r0, [pc, #856]	; (80004c0 <letter+0x370>)
 8000168:	f003 f86d 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 0);//D0	//:
 800016c:	2200      	movs	r2, #0
 800016e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000172:	48d4      	ldr	r0, [pc, #848]	; (80004c4 <letter+0x374>)
 8000174:	f003 f867 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 1);//D1
 8000178:	2201      	movs	r2, #1
 800017a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800017e:	48d1      	ldr	r0, [pc, #836]	; (80004c4 <letter+0x374>)
 8000180:	f003 f861 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 0);//D2
 8000184:	2200      	movs	r2, #0
 8000186:	2140      	movs	r1, #64	; 0x40
 8000188:	48ce      	ldr	r0, [pc, #824]	; (80004c4 <letter+0x374>)
 800018a:	f003 f85c 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 1);//D3
 800018e:	2201      	movs	r2, #1
 8000190:	2180      	movs	r1, #128	; 0x80
 8000192:	48cc      	ldr	r0, [pc, #816]	; (80004c4 <letter+0x374>)
 8000194:	f003 f857 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 1);//D4
 8000198:	2201      	movs	r2, #1
 800019a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800019e:	48ca      	ldr	r0, [pc, #808]	; (80004c8 <letter+0x378>)
 80001a0:	f003 f851 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 1);//D5
 80001a4:	2201      	movs	r2, #1
 80001a6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80001aa:	48c7      	ldr	r0, [pc, #796]	; (80004c8 <letter+0x378>)
 80001ac:	f003 f84b 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 0);//D6
 80001b0:	2200      	movs	r2, #0
 80001b2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80001b6:	48c4      	ldr	r0, [pc, #784]	; (80004c8 <letter+0x378>)
 80001b8:	f003 f845 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);//D7
 80001bc:	2200      	movs	r2, #0
 80001be:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80001c2:	48c1      	ldr	r0, [pc, #772]	; (80004c8 <letter+0x378>)
 80001c4:	f003 f83f 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 0); //E low
 80001c8:	2200      	movs	r2, #0
 80001ca:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80001ce:	48bc      	ldr	r0, [pc, #752]	; (80004c0 <letter+0x370>)
 80001d0:	f003 f839 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_Delay(2);
 80001d4:	2002      	movs	r0, #2
 80001d6:	f002 fdc3 	bl	8002d60 <HAL_Delay>
	}
	if(L == '-')
 80001da:	79fb      	ldrb	r3, [r7, #7]
 80001dc:	2b2d      	cmp	r3, #45	; 0x2d
 80001de:	d13c      	bne.n	800025a <letter+0x10a>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 1);//E high
 80001e0:	2201      	movs	r2, #1
 80001e2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80001e6:	48b6      	ldr	r0, [pc, #728]	; (80004c0 <letter+0x370>)
 80001e8:	f003 f82d 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 1);//D0	//-
 80001ec:	2201      	movs	r2, #1
 80001ee:	f44f 7100 	mov.w	r1, #512	; 0x200
 80001f2:	48b4      	ldr	r0, [pc, #720]	; (80004c4 <letter+0x374>)
 80001f4:	f003 f827 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 0);//D1
 80001f8:	2200      	movs	r2, #0
 80001fa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80001fe:	48b1      	ldr	r0, [pc, #708]	; (80004c4 <letter+0x374>)
 8000200:	f003 f821 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 1);//D2
 8000204:	2201      	movs	r2, #1
 8000206:	2140      	movs	r1, #64	; 0x40
 8000208:	48ae      	ldr	r0, [pc, #696]	; (80004c4 <letter+0x374>)
 800020a:	f003 f81c 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 1);//D3
 800020e:	2201      	movs	r2, #1
 8000210:	2180      	movs	r1, #128	; 0x80
 8000212:	48ac      	ldr	r0, [pc, #688]	; (80004c4 <letter+0x374>)
 8000214:	f003 f817 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 0);//D4
 8000218:	2200      	movs	r2, #0
 800021a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800021e:	48aa      	ldr	r0, [pc, #680]	; (80004c8 <letter+0x378>)
 8000220:	f003 f811 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 1);//D5
 8000224:	2201      	movs	r2, #1
 8000226:	f44f 7180 	mov.w	r1, #256	; 0x100
 800022a:	48a7      	ldr	r0, [pc, #668]	; (80004c8 <letter+0x378>)
 800022c:	f003 f80b 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 0);//D6
 8000230:	2200      	movs	r2, #0
 8000232:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000236:	48a4      	ldr	r0, [pc, #656]	; (80004c8 <letter+0x378>)
 8000238:	f003 f805 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);//D7
 800023c:	2200      	movs	r2, #0
 800023e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000242:	48a1      	ldr	r0, [pc, #644]	; (80004c8 <letter+0x378>)
 8000244:	f002 ffff 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 0); //E low
 8000248:	2200      	movs	r2, #0
 800024a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800024e:	489c      	ldr	r0, [pc, #624]	; (80004c0 <letter+0x370>)
 8000250:	f002 fff9 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_Delay(2);
 8000254:	2002      	movs	r0, #2
 8000256:	f002 fd83 	bl	8002d60 <HAL_Delay>
	}
	if(L == ' ')
 800025a:	79fb      	ldrb	r3, [r7, #7]
 800025c:	2b20      	cmp	r3, #32
 800025e:	d13c      	bne.n	80002da <letter+0x18a>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 1);//E high
 8000260:	2201      	movs	r2, #1
 8000262:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000266:	4896      	ldr	r0, [pc, #600]	; (80004c0 <letter+0x370>)
 8000268:	f002 ffed 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 0);//D0	//space
 800026c:	2200      	movs	r2, #0
 800026e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000272:	4894      	ldr	r0, [pc, #592]	; (80004c4 <letter+0x374>)
 8000274:	f002 ffe7 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 0);//D1
 8000278:	2200      	movs	r2, #0
 800027a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800027e:	4891      	ldr	r0, [pc, #580]	; (80004c4 <letter+0x374>)
 8000280:	f002 ffe1 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 0);//D2
 8000284:	2200      	movs	r2, #0
 8000286:	2140      	movs	r1, #64	; 0x40
 8000288:	488e      	ldr	r0, [pc, #568]	; (80004c4 <letter+0x374>)
 800028a:	f002 ffdc 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 0);//D3
 800028e:	2200      	movs	r2, #0
 8000290:	2180      	movs	r1, #128	; 0x80
 8000292:	488c      	ldr	r0, [pc, #560]	; (80004c4 <letter+0x374>)
 8000294:	f002 ffd7 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 0);//D4
 8000298:	2200      	movs	r2, #0
 800029a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800029e:	488a      	ldr	r0, [pc, #552]	; (80004c8 <letter+0x378>)
 80002a0:	f002 ffd1 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 1);//D5
 80002a4:	2201      	movs	r2, #1
 80002a6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80002aa:	4887      	ldr	r0, [pc, #540]	; (80004c8 <letter+0x378>)
 80002ac:	f002 ffcb 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 0);//D6
 80002b0:	2200      	movs	r2, #0
 80002b2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80002b6:	4884      	ldr	r0, [pc, #528]	; (80004c8 <letter+0x378>)
 80002b8:	f002 ffc5 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);//D7
 80002bc:	2200      	movs	r2, #0
 80002be:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80002c2:	4881      	ldr	r0, [pc, #516]	; (80004c8 <letter+0x378>)
 80002c4:	f002 ffbf 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 0); //E low
 80002c8:	2200      	movs	r2, #0
 80002ca:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80002ce:	487c      	ldr	r0, [pc, #496]	; (80004c0 <letter+0x370>)
 80002d0:	f002 ffb9 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_Delay(2);
 80002d4:	2002      	movs	r0, #2
 80002d6:	f002 fd43 	bl	8002d60 <HAL_Delay>
	}
	if(L == '/')
 80002da:	79fb      	ldrb	r3, [r7, #7]
 80002dc:	2b2f      	cmp	r3, #47	; 0x2f
 80002de:	d13c      	bne.n	800035a <letter+0x20a>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 1);//E high
 80002e0:	2201      	movs	r2, #1
 80002e2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80002e6:	4876      	ldr	r0, [pc, #472]	; (80004c0 <letter+0x370>)
 80002e8:	f002 ffad 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 1);//D0	// /
 80002ec:	2201      	movs	r2, #1
 80002ee:	f44f 7100 	mov.w	r1, #512	; 0x200
 80002f2:	4874      	ldr	r0, [pc, #464]	; (80004c4 <letter+0x374>)
 80002f4:	f002 ffa7 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 1);//D1
 80002f8:	2201      	movs	r2, #1
 80002fa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80002fe:	4871      	ldr	r0, [pc, #452]	; (80004c4 <letter+0x374>)
 8000300:	f002 ffa1 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 1);//D2
 8000304:	2201      	movs	r2, #1
 8000306:	2140      	movs	r1, #64	; 0x40
 8000308:	486e      	ldr	r0, [pc, #440]	; (80004c4 <letter+0x374>)
 800030a:	f002 ff9c 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 1);//D3
 800030e:	2201      	movs	r2, #1
 8000310:	2180      	movs	r1, #128	; 0x80
 8000312:	486c      	ldr	r0, [pc, #432]	; (80004c4 <letter+0x374>)
 8000314:	f002 ff97 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 0);//D4
 8000318:	2200      	movs	r2, #0
 800031a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800031e:	486a      	ldr	r0, [pc, #424]	; (80004c8 <letter+0x378>)
 8000320:	f002 ff91 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 1);//D5
 8000324:	2201      	movs	r2, #1
 8000326:	f44f 7180 	mov.w	r1, #256	; 0x100
 800032a:	4867      	ldr	r0, [pc, #412]	; (80004c8 <letter+0x378>)
 800032c:	f002 ff8b 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 0);//D6
 8000330:	2200      	movs	r2, #0
 8000332:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000336:	4864      	ldr	r0, [pc, #400]	; (80004c8 <letter+0x378>)
 8000338:	f002 ff85 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);//D7
 800033c:	2200      	movs	r2, #0
 800033e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000342:	4861      	ldr	r0, [pc, #388]	; (80004c8 <letter+0x378>)
 8000344:	f002 ff7f 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 0); //E low
 8000348:	2200      	movs	r2, #0
 800034a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800034e:	485c      	ldr	r0, [pc, #368]	; (80004c0 <letter+0x370>)
 8000350:	f002 ff79 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_Delay(2);
 8000354:	2002      	movs	r0, #2
 8000356:	f002 fd03 	bl	8002d60 <HAL_Delay>
	}
	if(L == '!')
 800035a:	79fb      	ldrb	r3, [r7, #7]
 800035c:	2b21      	cmp	r3, #33	; 0x21
 800035e:	d139      	bne.n	80003d4 <letter+0x284>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 1);//E high
 8000360:	2201      	movs	r2, #1
 8000362:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000366:	4856      	ldr	r0, [pc, #344]	; (80004c0 <letter+0x370>)
 8000368:	f002 ff6d 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 1);//D0	//!
 800036c:	2201      	movs	r2, #1
 800036e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000372:	4854      	ldr	r0, [pc, #336]	; (80004c4 <letter+0x374>)
 8000374:	f002 ff67 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 0);//D1
 8000378:	2200      	movs	r2, #0
 800037a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800037e:	4851      	ldr	r0, [pc, #324]	; (80004c4 <letter+0x374>)
 8000380:	f002 ff61 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 0);//D2
 8000384:	2200      	movs	r2, #0
 8000386:	2140      	movs	r1, #64	; 0x40
 8000388:	484e      	ldr	r0, [pc, #312]	; (80004c4 <letter+0x374>)
 800038a:	f002 ff5c 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 0);//D3
 800038e:	2200      	movs	r2, #0
 8000390:	2180      	movs	r1, #128	; 0x80
 8000392:	484c      	ldr	r0, [pc, #304]	; (80004c4 <letter+0x374>)
 8000394:	f002 ff57 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 0);//D4
 8000398:	2200      	movs	r2, #0
 800039a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800039e:	484a      	ldr	r0, [pc, #296]	; (80004c8 <letter+0x378>)
 80003a0:	f002 ff51 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 1);//D5
 80003a4:	2201      	movs	r2, #1
 80003a6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80003aa:	4847      	ldr	r0, [pc, #284]	; (80004c8 <letter+0x378>)
 80003ac:	f002 ff4b 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 0);//D6
 80003b0:	2200      	movs	r2, #0
 80003b2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80003b6:	4844      	ldr	r0, [pc, #272]	; (80004c8 <letter+0x378>)
 80003b8:	f002 ff45 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);//D7
 80003bc:	2200      	movs	r2, #0
 80003be:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80003c2:	4841      	ldr	r0, [pc, #260]	; (80004c8 <letter+0x378>)
 80003c4:	f002 ff3f 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 0); //E low
 80003c8:	2200      	movs	r2, #0
 80003ca:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80003ce:	483c      	ldr	r0, [pc, #240]	; (80004c0 <letter+0x370>)
 80003d0:	f002 ff39 	bl	8003246 <HAL_GPIO_WritePin>
	}
	if(L == '?')
 80003d4:	79fb      	ldrb	r3, [r7, #7]
 80003d6:	2b3f      	cmp	r3, #63	; 0x3f
 80003d8:	d13c      	bne.n	8000454 <letter+0x304>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 1);//E high
 80003da:	2201      	movs	r2, #1
 80003dc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80003e0:	4837      	ldr	r0, [pc, #220]	; (80004c0 <letter+0x370>)
 80003e2:	f002 ff30 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 1);//D0	//?
 80003e6:	2201      	movs	r2, #1
 80003e8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80003ec:	4835      	ldr	r0, [pc, #212]	; (80004c4 <letter+0x374>)
 80003ee:	f002 ff2a 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 1);//D1
 80003f2:	2201      	movs	r2, #1
 80003f4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80003f8:	4832      	ldr	r0, [pc, #200]	; (80004c4 <letter+0x374>)
 80003fa:	f002 ff24 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 1);//D2
 80003fe:	2201      	movs	r2, #1
 8000400:	2140      	movs	r1, #64	; 0x40
 8000402:	4830      	ldr	r0, [pc, #192]	; (80004c4 <letter+0x374>)
 8000404:	f002 ff1f 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 1);//D3
 8000408:	2201      	movs	r2, #1
 800040a:	2180      	movs	r1, #128	; 0x80
 800040c:	482d      	ldr	r0, [pc, #180]	; (80004c4 <letter+0x374>)
 800040e:	f002 ff1a 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 1);//D4
 8000412:	2201      	movs	r2, #1
 8000414:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000418:	482b      	ldr	r0, [pc, #172]	; (80004c8 <letter+0x378>)
 800041a:	f002 ff14 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 1);//D5
 800041e:	2201      	movs	r2, #1
 8000420:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000424:	4828      	ldr	r0, [pc, #160]	; (80004c8 <letter+0x378>)
 8000426:	f002 ff0e 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 0);//D6
 800042a:	2200      	movs	r2, #0
 800042c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000430:	4825      	ldr	r0, [pc, #148]	; (80004c8 <letter+0x378>)
 8000432:	f002 ff08 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);//D7
 8000436:	2200      	movs	r2, #0
 8000438:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800043c:	4822      	ldr	r0, [pc, #136]	; (80004c8 <letter+0x378>)
 800043e:	f002 ff02 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 0); //E low
 8000442:	2200      	movs	r2, #0
 8000444:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000448:	481d      	ldr	r0, [pc, #116]	; (80004c0 <letter+0x370>)
 800044a:	f002 fefc 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_Delay(2);
 800044e:	2002      	movs	r0, #2
 8000450:	f002 fc86 	bl	8002d60 <HAL_Delay>
	}
	if(L == '*')
 8000454:	79fb      	ldrb	r3, [r7, #7]
 8000456:	2b2a      	cmp	r3, #42	; 0x2a
 8000458:	d144      	bne.n	80004e4 <letter+0x394>
	{
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 1);//E high
 800045a:	2201      	movs	r2, #1
 800045c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000460:	4817      	ldr	r0, [pc, #92]	; (80004c0 <letter+0x370>)
 8000462:	f002 fef0 	bl	8003246 <HAL_GPIO_WritePin>

	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 0);//D0	//*
 8000466:	2200      	movs	r2, #0
 8000468:	f44f 7100 	mov.w	r1, #512	; 0x200
 800046c:	4815      	ldr	r0, [pc, #84]	; (80004c4 <letter+0x374>)
 800046e:	f002 feea 	bl	8003246 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 1);//D1
 8000472:	2201      	movs	r2, #1
 8000474:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000478:	4812      	ldr	r0, [pc, #72]	; (80004c4 <letter+0x374>)
 800047a:	f002 fee4 	bl	8003246 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 0);//D2
 800047e:	2200      	movs	r2, #0
 8000480:	2140      	movs	r1, #64	; 0x40
 8000482:	4810      	ldr	r0, [pc, #64]	; (80004c4 <letter+0x374>)
 8000484:	f002 fedf 	bl	8003246 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 1);//D3
 8000488:	2201      	movs	r2, #1
 800048a:	2180      	movs	r1, #128	; 0x80
 800048c:	480d      	ldr	r0, [pc, #52]	; (80004c4 <letter+0x374>)
 800048e:	f002 feda 	bl	8003246 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 0);//D4
 8000492:	2200      	movs	r2, #0
 8000494:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000498:	480b      	ldr	r0, [pc, #44]	; (80004c8 <letter+0x378>)
 800049a:	f002 fed4 	bl	8003246 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 1);//D5
 800049e:	2201      	movs	r2, #1
 80004a0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80004a4:	4808      	ldr	r0, [pc, #32]	; (80004c8 <letter+0x378>)
 80004a6:	f002 fece 	bl	8003246 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 0);//D6
 80004aa:	2200      	movs	r2, #0
 80004ac:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80004b0:	4805      	ldr	r0, [pc, #20]	; (80004c8 <letter+0x378>)
 80004b2:	f002 fec8 	bl	8003246 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);//D7
 80004b6:	2200      	movs	r2, #0
 80004b8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80004bc:	e006      	b.n	80004cc <letter+0x37c>
 80004be:	bf00      	nop
 80004c0:	40010c00 	.word	0x40010c00
 80004c4:	40011000 	.word	0x40011000
 80004c8:	40010800 	.word	0x40010800
 80004cc:	48d5      	ldr	r0, [pc, #852]	; (8000824 <letter+0x6d4>)
 80004ce:	f002 feba 	bl	8003246 <HAL_GPIO_WritePin>

	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 0); //E low
 80004d2:	2200      	movs	r2, #0
 80004d4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004d8:	48d3      	ldr	r0, [pc, #844]	; (8000828 <letter+0x6d8>)
 80004da:	f002 feb4 	bl	8003246 <HAL_GPIO_WritePin>
	  HAL_Delay(2);
 80004de:	2002      	movs	r0, #2
 80004e0:	f002 fc3e 	bl	8002d60 <HAL_Delay>
	}
	if(L == '#')
 80004e4:	79fb      	ldrb	r3, [r7, #7]
 80004e6:	2b23      	cmp	r3, #35	; 0x23
 80004e8:	d13c      	bne.n	8000564 <letter+0x414>
	{
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 1);//E high
 80004ea:	2201      	movs	r2, #1
 80004ec:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004f0:	48cd      	ldr	r0, [pc, #820]	; (8000828 <letter+0x6d8>)
 80004f2:	f002 fea8 	bl	8003246 <HAL_GPIO_WritePin>

		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 1);//D0	//#
 80004f6:	2201      	movs	r2, #1
 80004f8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80004fc:	48cb      	ldr	r0, [pc, #812]	; (800082c <letter+0x6dc>)
 80004fe:	f002 fea2 	bl	8003246 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 1);//D1
 8000502:	2201      	movs	r2, #1
 8000504:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000508:	48c8      	ldr	r0, [pc, #800]	; (800082c <letter+0x6dc>)
 800050a:	f002 fe9c 	bl	8003246 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 0);//D2
 800050e:	2200      	movs	r2, #0
 8000510:	2140      	movs	r1, #64	; 0x40
 8000512:	48c6      	ldr	r0, [pc, #792]	; (800082c <letter+0x6dc>)
 8000514:	f002 fe97 	bl	8003246 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 0);//D3
 8000518:	2200      	movs	r2, #0
 800051a:	2180      	movs	r1, #128	; 0x80
 800051c:	48c3      	ldr	r0, [pc, #780]	; (800082c <letter+0x6dc>)
 800051e:	f002 fe92 	bl	8003246 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 0);//D4
 8000522:	2200      	movs	r2, #0
 8000524:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000528:	48be      	ldr	r0, [pc, #760]	; (8000824 <letter+0x6d4>)
 800052a:	f002 fe8c 	bl	8003246 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 1);//D5
 800052e:	2201      	movs	r2, #1
 8000530:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000534:	48bb      	ldr	r0, [pc, #748]	; (8000824 <letter+0x6d4>)
 8000536:	f002 fe86 	bl	8003246 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 0);//D6
 800053a:	2200      	movs	r2, #0
 800053c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000540:	48b8      	ldr	r0, [pc, #736]	; (8000824 <letter+0x6d4>)
 8000542:	f002 fe80 	bl	8003246 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);//D7
 8000546:	2200      	movs	r2, #0
 8000548:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800054c:	48b5      	ldr	r0, [pc, #724]	; (8000824 <letter+0x6d4>)
 800054e:	f002 fe7a 	bl	8003246 <HAL_GPIO_WritePin>

		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 0); //E low
 8000552:	2200      	movs	r2, #0
 8000554:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000558:	48b3      	ldr	r0, [pc, #716]	; (8000828 <letter+0x6d8>)
 800055a:	f002 fe74 	bl	8003246 <HAL_GPIO_WritePin>
		  HAL_Delay(2);
 800055e:	2002      	movs	r0, #2
 8000560:	f002 fbfe 	bl	8002d60 <HAL_Delay>
	}
	if(L == 'a')
 8000564:	79fb      	ldrb	r3, [r7, #7]
 8000566:	2b61      	cmp	r3, #97	; 0x61
 8000568:	d13c      	bne.n	80005e4 <letter+0x494>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 1);//E high
 800056a:	2201      	movs	r2, #1
 800056c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000570:	48ad      	ldr	r0, [pc, #692]	; (8000828 <letter+0x6d8>)
 8000572:	f002 fe68 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 1);//D0	//a
 8000576:	2201      	movs	r2, #1
 8000578:	f44f 7100 	mov.w	r1, #512	; 0x200
 800057c:	48ab      	ldr	r0, [pc, #684]	; (800082c <letter+0x6dc>)
 800057e:	f002 fe62 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 0);//D1
 8000582:	2200      	movs	r2, #0
 8000584:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000588:	48a8      	ldr	r0, [pc, #672]	; (800082c <letter+0x6dc>)
 800058a:	f002 fe5c 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 0);//D2
 800058e:	2200      	movs	r2, #0
 8000590:	2140      	movs	r1, #64	; 0x40
 8000592:	48a6      	ldr	r0, [pc, #664]	; (800082c <letter+0x6dc>)
 8000594:	f002 fe57 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 0);//D3
 8000598:	2200      	movs	r2, #0
 800059a:	2180      	movs	r1, #128	; 0x80
 800059c:	48a3      	ldr	r0, [pc, #652]	; (800082c <letter+0x6dc>)
 800059e:	f002 fe52 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 0);//D4
 80005a2:	2200      	movs	r2, #0
 80005a4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80005a8:	489e      	ldr	r0, [pc, #632]	; (8000824 <letter+0x6d4>)
 80005aa:	f002 fe4c 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 1);//D5
 80005ae:	2201      	movs	r2, #1
 80005b0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80005b4:	489b      	ldr	r0, [pc, #620]	; (8000824 <letter+0x6d4>)
 80005b6:	f002 fe46 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 1);//D6
 80005ba:	2201      	movs	r2, #1
 80005bc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80005c0:	4898      	ldr	r0, [pc, #608]	; (8000824 <letter+0x6d4>)
 80005c2:	f002 fe40 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);//D7
 80005c6:	2200      	movs	r2, #0
 80005c8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80005cc:	4895      	ldr	r0, [pc, #596]	; (8000824 <letter+0x6d4>)
 80005ce:	f002 fe3a 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 0); //E low
 80005d2:	2200      	movs	r2, #0
 80005d4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80005d8:	4893      	ldr	r0, [pc, #588]	; (8000828 <letter+0x6d8>)
 80005da:	f002 fe34 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_Delay(2);
 80005de:	2002      	movs	r0, #2
 80005e0:	f002 fbbe 	bl	8002d60 <HAL_Delay>
	}
	if(L == 'C')
 80005e4:	79fb      	ldrb	r3, [r7, #7]
 80005e6:	2b43      	cmp	r3, #67	; 0x43
 80005e8:	d13c      	bne.n	8000664 <letter+0x514>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 1);//E high
 80005ea:	2201      	movs	r2, #1
 80005ec:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80005f0:	488d      	ldr	r0, [pc, #564]	; (8000828 <letter+0x6d8>)
 80005f2:	f002 fe28 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 1);//D0	//C
 80005f6:	2201      	movs	r2, #1
 80005f8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80005fc:	488b      	ldr	r0, [pc, #556]	; (800082c <letter+0x6dc>)
 80005fe:	f002 fe22 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 1);//D1
 8000602:	2201      	movs	r2, #1
 8000604:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000608:	4888      	ldr	r0, [pc, #544]	; (800082c <letter+0x6dc>)
 800060a:	f002 fe1c 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 0);//D2
 800060e:	2200      	movs	r2, #0
 8000610:	2140      	movs	r1, #64	; 0x40
 8000612:	4886      	ldr	r0, [pc, #536]	; (800082c <letter+0x6dc>)
 8000614:	f002 fe17 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 0);//D3
 8000618:	2200      	movs	r2, #0
 800061a:	2180      	movs	r1, #128	; 0x80
 800061c:	4883      	ldr	r0, [pc, #524]	; (800082c <letter+0x6dc>)
 800061e:	f002 fe12 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 0);//D4
 8000622:	2200      	movs	r2, #0
 8000624:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000628:	487e      	ldr	r0, [pc, #504]	; (8000824 <letter+0x6d4>)
 800062a:	f002 fe0c 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 0);//D5
 800062e:	2200      	movs	r2, #0
 8000630:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000634:	487b      	ldr	r0, [pc, #492]	; (8000824 <letter+0x6d4>)
 8000636:	f002 fe06 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 1);//D6
 800063a:	2201      	movs	r2, #1
 800063c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000640:	4878      	ldr	r0, [pc, #480]	; (8000824 <letter+0x6d4>)
 8000642:	f002 fe00 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);//D7
 8000646:	2200      	movs	r2, #0
 8000648:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800064c:	4875      	ldr	r0, [pc, #468]	; (8000824 <letter+0x6d4>)
 800064e:	f002 fdfa 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 0); //E low
 8000652:	2200      	movs	r2, #0
 8000654:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000658:	4873      	ldr	r0, [pc, #460]	; (8000828 <letter+0x6d8>)
 800065a:	f002 fdf4 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_Delay(2);
 800065e:	2002      	movs	r0, #2
 8000660:	f002 fb7e 	bl	8002d60 <HAL_Delay>
	}
	if(L == 'c')
 8000664:	79fb      	ldrb	r3, [r7, #7]
 8000666:	2b63      	cmp	r3, #99	; 0x63
 8000668:	d13c      	bne.n	80006e4 <letter+0x594>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 1);//E high
 800066a:	2201      	movs	r2, #1
 800066c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000670:	486d      	ldr	r0, [pc, #436]	; (8000828 <letter+0x6d8>)
 8000672:	f002 fde8 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 1);//D0	//c
 8000676:	2201      	movs	r2, #1
 8000678:	f44f 7100 	mov.w	r1, #512	; 0x200
 800067c:	486b      	ldr	r0, [pc, #428]	; (800082c <letter+0x6dc>)
 800067e:	f002 fde2 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 1);//D1
 8000682:	2201      	movs	r2, #1
 8000684:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000688:	4868      	ldr	r0, [pc, #416]	; (800082c <letter+0x6dc>)
 800068a:	f002 fddc 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 0);//D2
 800068e:	2200      	movs	r2, #0
 8000690:	2140      	movs	r1, #64	; 0x40
 8000692:	4866      	ldr	r0, [pc, #408]	; (800082c <letter+0x6dc>)
 8000694:	f002 fdd7 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 0);//D3
 8000698:	2200      	movs	r2, #0
 800069a:	2180      	movs	r1, #128	; 0x80
 800069c:	4863      	ldr	r0, [pc, #396]	; (800082c <letter+0x6dc>)
 800069e:	f002 fdd2 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 0);//D4
 80006a2:	2200      	movs	r2, #0
 80006a4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80006a8:	485e      	ldr	r0, [pc, #376]	; (8000824 <letter+0x6d4>)
 80006aa:	f002 fdcc 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 1);//D5
 80006ae:	2201      	movs	r2, #1
 80006b0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80006b4:	485b      	ldr	r0, [pc, #364]	; (8000824 <letter+0x6d4>)
 80006b6:	f002 fdc6 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 1);//D6
 80006ba:	2201      	movs	r2, #1
 80006bc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80006c0:	4858      	ldr	r0, [pc, #352]	; (8000824 <letter+0x6d4>)
 80006c2:	f002 fdc0 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);//D7
 80006c6:	2200      	movs	r2, #0
 80006c8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80006cc:	4855      	ldr	r0, [pc, #340]	; (8000824 <letter+0x6d4>)
 80006ce:	f002 fdba 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 0); //E low
 80006d2:	2200      	movs	r2, #0
 80006d4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006d8:	4853      	ldr	r0, [pc, #332]	; (8000828 <letter+0x6d8>)
 80006da:	f002 fdb4 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_Delay(2);
 80006de:	2002      	movs	r0, #2
 80006e0:	f002 fb3e 	bl	8002d60 <HAL_Delay>
	}
	if(L == 'd')
 80006e4:	79fb      	ldrb	r3, [r7, #7]
 80006e6:	2b64      	cmp	r3, #100	; 0x64
 80006e8:	d13c      	bne.n	8000764 <letter+0x614>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 1);//E high
 80006ea:	2201      	movs	r2, #1
 80006ec:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006f0:	484d      	ldr	r0, [pc, #308]	; (8000828 <letter+0x6d8>)
 80006f2:	f002 fda8 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 0);//D0	//d
 80006f6:	2200      	movs	r2, #0
 80006f8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80006fc:	484b      	ldr	r0, [pc, #300]	; (800082c <letter+0x6dc>)
 80006fe:	f002 fda2 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 0);//D1
 8000702:	2200      	movs	r2, #0
 8000704:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000708:	4848      	ldr	r0, [pc, #288]	; (800082c <letter+0x6dc>)
 800070a:	f002 fd9c 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 1);//D2
 800070e:	2201      	movs	r2, #1
 8000710:	2140      	movs	r1, #64	; 0x40
 8000712:	4846      	ldr	r0, [pc, #280]	; (800082c <letter+0x6dc>)
 8000714:	f002 fd97 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 0);//D3
 8000718:	2200      	movs	r2, #0
 800071a:	2180      	movs	r1, #128	; 0x80
 800071c:	4843      	ldr	r0, [pc, #268]	; (800082c <letter+0x6dc>)
 800071e:	f002 fd92 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 0);//D4
 8000722:	2200      	movs	r2, #0
 8000724:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000728:	483e      	ldr	r0, [pc, #248]	; (8000824 <letter+0x6d4>)
 800072a:	f002 fd8c 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 1);//D5
 800072e:	2201      	movs	r2, #1
 8000730:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000734:	483b      	ldr	r0, [pc, #236]	; (8000824 <letter+0x6d4>)
 8000736:	f002 fd86 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 1);//D6
 800073a:	2201      	movs	r2, #1
 800073c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000740:	4838      	ldr	r0, [pc, #224]	; (8000824 <letter+0x6d4>)
 8000742:	f002 fd80 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);//D7
 8000746:	2200      	movs	r2, #0
 8000748:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800074c:	4835      	ldr	r0, [pc, #212]	; (8000824 <letter+0x6d4>)
 800074e:	f002 fd7a 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 0); //E low
 8000752:	2200      	movs	r2, #0
 8000754:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000758:	4833      	ldr	r0, [pc, #204]	; (8000828 <letter+0x6d8>)
 800075a:	f002 fd74 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_Delay(2);
 800075e:	2002      	movs	r0, #2
 8000760:	f002 fafe 	bl	8002d60 <HAL_Delay>
	}
	if(L == 'e')
 8000764:	79fb      	ldrb	r3, [r7, #7]
 8000766:	2b65      	cmp	r3, #101	; 0x65
 8000768:	d13c      	bne.n	80007e4 <letter+0x694>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 1);//E high
 800076a:	2201      	movs	r2, #1
 800076c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000770:	482d      	ldr	r0, [pc, #180]	; (8000828 <letter+0x6d8>)
 8000772:	f002 fd68 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 1);//D0	//e
 8000776:	2201      	movs	r2, #1
 8000778:	f44f 7100 	mov.w	r1, #512	; 0x200
 800077c:	482b      	ldr	r0, [pc, #172]	; (800082c <letter+0x6dc>)
 800077e:	f002 fd62 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 0);//D1
 8000782:	2200      	movs	r2, #0
 8000784:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000788:	4828      	ldr	r0, [pc, #160]	; (800082c <letter+0x6dc>)
 800078a:	f002 fd5c 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 1);//D2
 800078e:	2201      	movs	r2, #1
 8000790:	2140      	movs	r1, #64	; 0x40
 8000792:	4826      	ldr	r0, [pc, #152]	; (800082c <letter+0x6dc>)
 8000794:	f002 fd57 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 0);//D3
 8000798:	2200      	movs	r2, #0
 800079a:	2180      	movs	r1, #128	; 0x80
 800079c:	4823      	ldr	r0, [pc, #140]	; (800082c <letter+0x6dc>)
 800079e:	f002 fd52 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 0);//D4
 80007a2:	2200      	movs	r2, #0
 80007a4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80007a8:	481e      	ldr	r0, [pc, #120]	; (8000824 <letter+0x6d4>)
 80007aa:	f002 fd4c 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 1);//D5
 80007ae:	2201      	movs	r2, #1
 80007b0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007b4:	481b      	ldr	r0, [pc, #108]	; (8000824 <letter+0x6d4>)
 80007b6:	f002 fd46 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 1);//D6
 80007ba:	2201      	movs	r2, #1
 80007bc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80007c0:	4818      	ldr	r0, [pc, #96]	; (8000824 <letter+0x6d4>)
 80007c2:	f002 fd40 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);//D7
 80007c6:	2200      	movs	r2, #0
 80007c8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80007cc:	4815      	ldr	r0, [pc, #84]	; (8000824 <letter+0x6d4>)
 80007ce:	f002 fd3a 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 0); //E low
 80007d2:	2200      	movs	r2, #0
 80007d4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007d8:	4813      	ldr	r0, [pc, #76]	; (8000828 <letter+0x6d8>)
 80007da:	f002 fd34 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_Delay(2);
 80007de:	2002      	movs	r0, #2
 80007e0:	f002 fabe 	bl	8002d60 <HAL_Delay>
	}
	if(L == 'f')
 80007e4:	79fb      	ldrb	r3, [r7, #7]
 80007e6:	2b66      	cmp	r3, #102	; 0x66
 80007e8:	d143      	bne.n	8000872 <letter+0x722>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 1);//E high
 80007ea:	2201      	movs	r2, #1
 80007ec:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007f0:	480d      	ldr	r0, [pc, #52]	; (8000828 <letter+0x6d8>)
 80007f2:	f002 fd28 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 0);//D0	//f
 80007f6:	2200      	movs	r2, #0
 80007f8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80007fc:	480b      	ldr	r0, [pc, #44]	; (800082c <letter+0x6dc>)
 80007fe:	f002 fd22 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 1);//D1
 8000802:	2201      	movs	r2, #1
 8000804:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000808:	4808      	ldr	r0, [pc, #32]	; (800082c <letter+0x6dc>)
 800080a:	f002 fd1c 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 1);//D2
 800080e:	2201      	movs	r2, #1
 8000810:	2140      	movs	r1, #64	; 0x40
 8000812:	4806      	ldr	r0, [pc, #24]	; (800082c <letter+0x6dc>)
 8000814:	f002 fd17 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 0);//D3
 8000818:	2200      	movs	r2, #0
 800081a:	2180      	movs	r1, #128	; 0x80
 800081c:	4803      	ldr	r0, [pc, #12]	; (800082c <letter+0x6dc>)
 800081e:	f002 fd12 	bl	8003246 <HAL_GPIO_WritePin>
 8000822:	e005      	b.n	8000830 <letter+0x6e0>
 8000824:	40010800 	.word	0x40010800
 8000828:	40010c00 	.word	0x40010c00
 800082c:	40011000 	.word	0x40011000
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 0);//D4
 8000830:	2200      	movs	r2, #0
 8000832:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000836:	48d5      	ldr	r0, [pc, #852]	; (8000b8c <letter+0xa3c>)
 8000838:	f002 fd05 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 1);//D5
 800083c:	2201      	movs	r2, #1
 800083e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000842:	48d2      	ldr	r0, [pc, #840]	; (8000b8c <letter+0xa3c>)
 8000844:	f002 fcff 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 1);//D6
 8000848:	2201      	movs	r2, #1
 800084a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800084e:	48cf      	ldr	r0, [pc, #828]	; (8000b8c <letter+0xa3c>)
 8000850:	f002 fcf9 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);//D7
 8000854:	2200      	movs	r2, #0
 8000856:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800085a:	48cc      	ldr	r0, [pc, #816]	; (8000b8c <letter+0xa3c>)
 800085c:	f002 fcf3 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 0); //E low
 8000860:	2200      	movs	r2, #0
 8000862:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000866:	48ca      	ldr	r0, [pc, #808]	; (8000b90 <letter+0xa40>)
 8000868:	f002 fced 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_Delay(2);
 800086c:	2002      	movs	r0, #2
 800086e:	f002 fa77 	bl	8002d60 <HAL_Delay>
	}
	if(L == 'G')
 8000872:	79fb      	ldrb	r3, [r7, #7]
 8000874:	2b47      	cmp	r3, #71	; 0x47
 8000876:	d13c      	bne.n	80008f2 <letter+0x7a2>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 1);//E high
 8000878:	2201      	movs	r2, #1
 800087a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800087e:	48c4      	ldr	r0, [pc, #784]	; (8000b90 <letter+0xa40>)
 8000880:	f002 fce1 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 1);//D0	//G
 8000884:	2201      	movs	r2, #1
 8000886:	f44f 7100 	mov.w	r1, #512	; 0x200
 800088a:	48c2      	ldr	r0, [pc, #776]	; (8000b94 <letter+0xa44>)
 800088c:	f002 fcdb 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 1);//D1
 8000890:	2201      	movs	r2, #1
 8000892:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000896:	48bf      	ldr	r0, [pc, #764]	; (8000b94 <letter+0xa44>)
 8000898:	f002 fcd5 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 1);//D2
 800089c:	2201      	movs	r2, #1
 800089e:	2140      	movs	r1, #64	; 0x40
 80008a0:	48bc      	ldr	r0, [pc, #752]	; (8000b94 <letter+0xa44>)
 80008a2:	f002 fcd0 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 0);//D3
 80008a6:	2200      	movs	r2, #0
 80008a8:	2180      	movs	r1, #128	; 0x80
 80008aa:	48ba      	ldr	r0, [pc, #744]	; (8000b94 <letter+0xa44>)
 80008ac:	f002 fccb 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 0);//D4
 80008b0:	2200      	movs	r2, #0
 80008b2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80008b6:	48b5      	ldr	r0, [pc, #724]	; (8000b8c <letter+0xa3c>)
 80008b8:	f002 fcc5 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 0);//D5
 80008bc:	2200      	movs	r2, #0
 80008be:	f44f 7180 	mov.w	r1, #256	; 0x100
 80008c2:	48b2      	ldr	r0, [pc, #712]	; (8000b8c <letter+0xa3c>)
 80008c4:	f002 fcbf 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 1);//D6
 80008c8:	2201      	movs	r2, #1
 80008ca:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80008ce:	48af      	ldr	r0, [pc, #700]	; (8000b8c <letter+0xa3c>)
 80008d0:	f002 fcb9 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);//D7
 80008d4:	2200      	movs	r2, #0
 80008d6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80008da:	48ac      	ldr	r0, [pc, #688]	; (8000b8c <letter+0xa3c>)
 80008dc:	f002 fcb3 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 0); //E low
 80008e0:	2200      	movs	r2, #0
 80008e2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008e6:	48aa      	ldr	r0, [pc, #680]	; (8000b90 <letter+0xa40>)
 80008e8:	f002 fcad 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_Delay(2);
 80008ec:	2002      	movs	r0, #2
 80008ee:	f002 fa37 	bl	8002d60 <HAL_Delay>
	}
	if(L == 'g')
 80008f2:	79fb      	ldrb	r3, [r7, #7]
 80008f4:	2b67      	cmp	r3, #103	; 0x67
 80008f6:	d13c      	bne.n	8000972 <letter+0x822>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 1);//E high
 80008f8:	2201      	movs	r2, #1
 80008fa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008fe:	48a4      	ldr	r0, [pc, #656]	; (8000b90 <letter+0xa40>)
 8000900:	f002 fca1 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 1);//D0	//g
 8000904:	2201      	movs	r2, #1
 8000906:	f44f 7100 	mov.w	r1, #512	; 0x200
 800090a:	48a2      	ldr	r0, [pc, #648]	; (8000b94 <letter+0xa44>)
 800090c:	f002 fc9b 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 1);//D1
 8000910:	2201      	movs	r2, #1
 8000912:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000916:	489f      	ldr	r0, [pc, #636]	; (8000b94 <letter+0xa44>)
 8000918:	f002 fc95 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 1);//D2
 800091c:	2201      	movs	r2, #1
 800091e:	2140      	movs	r1, #64	; 0x40
 8000920:	489c      	ldr	r0, [pc, #624]	; (8000b94 <letter+0xa44>)
 8000922:	f002 fc90 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 0);//D3
 8000926:	2200      	movs	r2, #0
 8000928:	2180      	movs	r1, #128	; 0x80
 800092a:	489a      	ldr	r0, [pc, #616]	; (8000b94 <letter+0xa44>)
 800092c:	f002 fc8b 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 0);//D4
 8000930:	2200      	movs	r2, #0
 8000932:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000936:	4895      	ldr	r0, [pc, #596]	; (8000b8c <letter+0xa3c>)
 8000938:	f002 fc85 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 1);//D5
 800093c:	2201      	movs	r2, #1
 800093e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000942:	4892      	ldr	r0, [pc, #584]	; (8000b8c <letter+0xa3c>)
 8000944:	f002 fc7f 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 1);//D6
 8000948:	2201      	movs	r2, #1
 800094a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800094e:	488f      	ldr	r0, [pc, #572]	; (8000b8c <letter+0xa3c>)
 8000950:	f002 fc79 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);//D7
 8000954:	2200      	movs	r2, #0
 8000956:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800095a:	488c      	ldr	r0, [pc, #560]	; (8000b8c <letter+0xa3c>)
 800095c:	f002 fc73 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 0); //E low
 8000960:	2200      	movs	r2, #0
 8000962:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000966:	488a      	ldr	r0, [pc, #552]	; (8000b90 <letter+0xa40>)
 8000968:	f002 fc6d 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_Delay(2);
 800096c:	2002      	movs	r0, #2
 800096e:	f002 f9f7 	bl	8002d60 <HAL_Delay>
	}
	if(L == 'i')
 8000972:	79fb      	ldrb	r3, [r7, #7]
 8000974:	2b69      	cmp	r3, #105	; 0x69
 8000976:	d13c      	bne.n	80009f2 <letter+0x8a2>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 1);//E high
 8000978:	2201      	movs	r2, #1
 800097a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800097e:	4884      	ldr	r0, [pc, #528]	; (8000b90 <letter+0xa40>)
 8000980:	f002 fc61 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 1);//D0	//i
 8000984:	2201      	movs	r2, #1
 8000986:	f44f 7100 	mov.w	r1, #512	; 0x200
 800098a:	4882      	ldr	r0, [pc, #520]	; (8000b94 <letter+0xa44>)
 800098c:	f002 fc5b 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 0);//D1
 8000990:	2200      	movs	r2, #0
 8000992:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000996:	487f      	ldr	r0, [pc, #508]	; (8000b94 <letter+0xa44>)
 8000998:	f002 fc55 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 0);//D2
 800099c:	2200      	movs	r2, #0
 800099e:	2140      	movs	r1, #64	; 0x40
 80009a0:	487c      	ldr	r0, [pc, #496]	; (8000b94 <letter+0xa44>)
 80009a2:	f002 fc50 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 1);//D3
 80009a6:	2201      	movs	r2, #1
 80009a8:	2180      	movs	r1, #128	; 0x80
 80009aa:	487a      	ldr	r0, [pc, #488]	; (8000b94 <letter+0xa44>)
 80009ac:	f002 fc4b 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 0);//D4
 80009b0:	2200      	movs	r2, #0
 80009b2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80009b6:	4875      	ldr	r0, [pc, #468]	; (8000b8c <letter+0xa3c>)
 80009b8:	f002 fc45 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 1);//D5
 80009bc:	2201      	movs	r2, #1
 80009be:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009c2:	4872      	ldr	r0, [pc, #456]	; (8000b8c <letter+0xa3c>)
 80009c4:	f002 fc3f 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 1);//D6
 80009c8:	2201      	movs	r2, #1
 80009ca:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009ce:	486f      	ldr	r0, [pc, #444]	; (8000b8c <letter+0xa3c>)
 80009d0:	f002 fc39 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);//D7
 80009d4:	2200      	movs	r2, #0
 80009d6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80009da:	486c      	ldr	r0, [pc, #432]	; (8000b8c <letter+0xa3c>)
 80009dc:	f002 fc33 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 0); //E low
 80009e0:	2200      	movs	r2, #0
 80009e2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009e6:	486a      	ldr	r0, [pc, #424]	; (8000b90 <letter+0xa40>)
 80009e8:	f002 fc2d 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_Delay(2);
 80009ec:	2002      	movs	r0, #2
 80009ee:	f002 f9b7 	bl	8002d60 <HAL_Delay>
	}
	if(L == 'm')
 80009f2:	79fb      	ldrb	r3, [r7, #7]
 80009f4:	2b6d      	cmp	r3, #109	; 0x6d
 80009f6:	d13c      	bne.n	8000a72 <letter+0x922>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 1);//E high
 80009f8:	2201      	movs	r2, #1
 80009fa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009fe:	4864      	ldr	r0, [pc, #400]	; (8000b90 <letter+0xa40>)
 8000a00:	f002 fc21 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 1);//D0	//m
 8000a04:	2201      	movs	r2, #1
 8000a06:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a0a:	4862      	ldr	r0, [pc, #392]	; (8000b94 <letter+0xa44>)
 8000a0c:	f002 fc1b 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 0);//D1
 8000a10:	2200      	movs	r2, #0
 8000a12:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a16:	485f      	ldr	r0, [pc, #380]	; (8000b94 <letter+0xa44>)
 8000a18:	f002 fc15 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 1);//D2
 8000a1c:	2201      	movs	r2, #1
 8000a1e:	2140      	movs	r1, #64	; 0x40
 8000a20:	485c      	ldr	r0, [pc, #368]	; (8000b94 <letter+0xa44>)
 8000a22:	f002 fc10 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 1);//D3
 8000a26:	2201      	movs	r2, #1
 8000a28:	2180      	movs	r1, #128	; 0x80
 8000a2a:	485a      	ldr	r0, [pc, #360]	; (8000b94 <letter+0xa44>)
 8000a2c:	f002 fc0b 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 0);//D4
 8000a30:	2200      	movs	r2, #0
 8000a32:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a36:	4855      	ldr	r0, [pc, #340]	; (8000b8c <letter+0xa3c>)
 8000a38:	f002 fc05 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 1);//D5
 8000a3c:	2201      	movs	r2, #1
 8000a3e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a42:	4852      	ldr	r0, [pc, #328]	; (8000b8c <letter+0xa3c>)
 8000a44:	f002 fbff 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 1);//D6
 8000a48:	2201      	movs	r2, #1
 8000a4a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a4e:	484f      	ldr	r0, [pc, #316]	; (8000b8c <letter+0xa3c>)
 8000a50:	f002 fbf9 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);//D7
 8000a54:	2200      	movs	r2, #0
 8000a56:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a5a:	484c      	ldr	r0, [pc, #304]	; (8000b8c <letter+0xa3c>)
 8000a5c:	f002 fbf3 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 0); //E low
 8000a60:	2200      	movs	r2, #0
 8000a62:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a66:	484a      	ldr	r0, [pc, #296]	; (8000b90 <letter+0xa40>)
 8000a68:	f002 fbed 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_Delay(2);
 8000a6c:	2002      	movs	r0, #2
 8000a6e:	f002 f977 	bl	8002d60 <HAL_Delay>
	}
	if(L == 'n')
 8000a72:	79fb      	ldrb	r3, [r7, #7]
 8000a74:	2b6e      	cmp	r3, #110	; 0x6e
 8000a76:	d13c      	bne.n	8000af2 <letter+0x9a2>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 1);//E high
 8000a78:	2201      	movs	r2, #1
 8000a7a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a7e:	4844      	ldr	r0, [pc, #272]	; (8000b90 <letter+0xa40>)
 8000a80:	f002 fbe1 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 0);//D0	//n
 8000a84:	2200      	movs	r2, #0
 8000a86:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a8a:	4842      	ldr	r0, [pc, #264]	; (8000b94 <letter+0xa44>)
 8000a8c:	f002 fbdb 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 1);//D1
 8000a90:	2201      	movs	r2, #1
 8000a92:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a96:	483f      	ldr	r0, [pc, #252]	; (8000b94 <letter+0xa44>)
 8000a98:	f002 fbd5 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 1);//D2
 8000a9c:	2201      	movs	r2, #1
 8000a9e:	2140      	movs	r1, #64	; 0x40
 8000aa0:	483c      	ldr	r0, [pc, #240]	; (8000b94 <letter+0xa44>)
 8000aa2:	f002 fbd0 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 1);//D3
 8000aa6:	2201      	movs	r2, #1
 8000aa8:	2180      	movs	r1, #128	; 0x80
 8000aaa:	483a      	ldr	r0, [pc, #232]	; (8000b94 <letter+0xa44>)
 8000aac:	f002 fbcb 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 0);//D4
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ab6:	4835      	ldr	r0, [pc, #212]	; (8000b8c <letter+0xa3c>)
 8000ab8:	f002 fbc5 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 1);//D5
 8000abc:	2201      	movs	r2, #1
 8000abe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ac2:	4832      	ldr	r0, [pc, #200]	; (8000b8c <letter+0xa3c>)
 8000ac4:	f002 fbbf 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 1);//D6
 8000ac8:	2201      	movs	r2, #1
 8000aca:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ace:	482f      	ldr	r0, [pc, #188]	; (8000b8c <letter+0xa3c>)
 8000ad0:	f002 fbb9 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);//D7
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ada:	482c      	ldr	r0, [pc, #176]	; (8000b8c <letter+0xa3c>)
 8000adc:	f002 fbb3 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 0); //E low
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ae6:	482a      	ldr	r0, [pc, #168]	; (8000b90 <letter+0xa40>)
 8000ae8:	f002 fbad 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_Delay(2);
 8000aec:	2002      	movs	r0, #2
 8000aee:	f002 f937 	bl	8002d60 <HAL_Delay>
	}
	if(L == 'O')
 8000af2:	79fb      	ldrb	r3, [r7, #7]
 8000af4:	2b4f      	cmp	r3, #79	; 0x4f
 8000af6:	d13c      	bne.n	8000b72 <letter+0xa22>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 1);//E high
 8000af8:	2201      	movs	r2, #1
 8000afa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000afe:	4824      	ldr	r0, [pc, #144]	; (8000b90 <letter+0xa40>)
 8000b00:	f002 fba1 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 1);//D0	//O
 8000b04:	2201      	movs	r2, #1
 8000b06:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b0a:	4822      	ldr	r0, [pc, #136]	; (8000b94 <letter+0xa44>)
 8000b0c:	f002 fb9b 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 1);//D1
 8000b10:	2201      	movs	r2, #1
 8000b12:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b16:	481f      	ldr	r0, [pc, #124]	; (8000b94 <letter+0xa44>)
 8000b18:	f002 fb95 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 1);//D2
 8000b1c:	2201      	movs	r2, #1
 8000b1e:	2140      	movs	r1, #64	; 0x40
 8000b20:	481c      	ldr	r0, [pc, #112]	; (8000b94 <letter+0xa44>)
 8000b22:	f002 fb90 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 1);//D3
 8000b26:	2201      	movs	r2, #1
 8000b28:	2180      	movs	r1, #128	; 0x80
 8000b2a:	481a      	ldr	r0, [pc, #104]	; (8000b94 <letter+0xa44>)
 8000b2c:	f002 fb8b 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 0);//D4
 8000b30:	2200      	movs	r2, #0
 8000b32:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b36:	4815      	ldr	r0, [pc, #84]	; (8000b8c <letter+0xa3c>)
 8000b38:	f002 fb85 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 0);//D5
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b42:	4812      	ldr	r0, [pc, #72]	; (8000b8c <letter+0xa3c>)
 8000b44:	f002 fb7f 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 1);//D6
 8000b48:	2201      	movs	r2, #1
 8000b4a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b4e:	480f      	ldr	r0, [pc, #60]	; (8000b8c <letter+0xa3c>)
 8000b50:	f002 fb79 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);//D7
 8000b54:	2200      	movs	r2, #0
 8000b56:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000b5a:	480c      	ldr	r0, [pc, #48]	; (8000b8c <letter+0xa3c>)
 8000b5c:	f002 fb73 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 0); //E low
 8000b60:	2200      	movs	r2, #0
 8000b62:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b66:	480a      	ldr	r0, [pc, #40]	; (8000b90 <letter+0xa40>)
 8000b68:	f002 fb6d 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_Delay(2);
 8000b6c:	2002      	movs	r0, #2
 8000b6e:	f002 f8f7 	bl	8002d60 <HAL_Delay>
	}
	if(L == 'o')
 8000b72:	79fb      	ldrb	r3, [r7, #7]
 8000b74:	2b6f      	cmp	r3, #111	; 0x6f
 8000b76:	d143      	bne.n	8000c00 <letter+0xab0>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 1);//E high
 8000b78:	2201      	movs	r2, #1
 8000b7a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b7e:	4804      	ldr	r0, [pc, #16]	; (8000b90 <letter+0xa40>)
 8000b80:	f002 fb61 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 1);//D0	//o
 8000b84:	2201      	movs	r2, #1
 8000b86:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b8a:	e005      	b.n	8000b98 <letter+0xa48>
 8000b8c:	40010800 	.word	0x40010800
 8000b90:	40010c00 	.word	0x40010c00
 8000b94:	40011000 	.word	0x40011000
 8000b98:	48d6      	ldr	r0, [pc, #856]	; (8000ef4 <letter+0xda4>)
 8000b9a:	f002 fb54 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 1);//D1
 8000b9e:	2201      	movs	r2, #1
 8000ba0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ba4:	48d3      	ldr	r0, [pc, #844]	; (8000ef4 <letter+0xda4>)
 8000ba6:	f002 fb4e 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 1);//D2
 8000baa:	2201      	movs	r2, #1
 8000bac:	2140      	movs	r1, #64	; 0x40
 8000bae:	48d1      	ldr	r0, [pc, #836]	; (8000ef4 <letter+0xda4>)
 8000bb0:	f002 fb49 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 1);//D3
 8000bb4:	2201      	movs	r2, #1
 8000bb6:	2180      	movs	r1, #128	; 0x80
 8000bb8:	48ce      	ldr	r0, [pc, #824]	; (8000ef4 <letter+0xda4>)
 8000bba:	f002 fb44 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 0);//D4
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000bc4:	48cc      	ldr	r0, [pc, #816]	; (8000ef8 <letter+0xda8>)
 8000bc6:	f002 fb3e 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 1);//D5
 8000bca:	2201      	movs	r2, #1
 8000bcc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000bd0:	48c9      	ldr	r0, [pc, #804]	; (8000ef8 <letter+0xda8>)
 8000bd2:	f002 fb38 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 1);//D6
 8000bd6:	2201      	movs	r2, #1
 8000bd8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000bdc:	48c6      	ldr	r0, [pc, #792]	; (8000ef8 <letter+0xda8>)
 8000bde:	f002 fb32 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);//D7
 8000be2:	2200      	movs	r2, #0
 8000be4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000be8:	48c3      	ldr	r0, [pc, #780]	; (8000ef8 <letter+0xda8>)
 8000bea:	f002 fb2c 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 0); //E low
 8000bee:	2200      	movs	r2, #0
 8000bf0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bf4:	48c1      	ldr	r0, [pc, #772]	; (8000efc <letter+0xdac>)
 8000bf6:	f002 fb26 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_Delay(2);
 8000bfa:	2002      	movs	r0, #2
 8000bfc:	f002 f8b0 	bl	8002d60 <HAL_Delay>
	}
	if(L == 'P')
 8000c00:	79fb      	ldrb	r3, [r7, #7]
 8000c02:	2b50      	cmp	r3, #80	; 0x50
 8000c04:	d13c      	bne.n	8000c80 <letter+0xb30>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 1);//E high
 8000c06:	2201      	movs	r2, #1
 8000c08:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c0c:	48bb      	ldr	r0, [pc, #748]	; (8000efc <letter+0xdac>)
 8000c0e:	f002 fb1a 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 0);//D0	//P
 8000c12:	2200      	movs	r2, #0
 8000c14:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c18:	48b6      	ldr	r0, [pc, #728]	; (8000ef4 <letter+0xda4>)
 8000c1a:	f002 fb14 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 0);//D1
 8000c1e:	2200      	movs	r2, #0
 8000c20:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c24:	48b3      	ldr	r0, [pc, #716]	; (8000ef4 <letter+0xda4>)
 8000c26:	f002 fb0e 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 0);//D2
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	2140      	movs	r1, #64	; 0x40
 8000c2e:	48b1      	ldr	r0, [pc, #708]	; (8000ef4 <letter+0xda4>)
 8000c30:	f002 fb09 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 0);//D3
 8000c34:	2200      	movs	r2, #0
 8000c36:	2180      	movs	r1, #128	; 0x80
 8000c38:	48ae      	ldr	r0, [pc, #696]	; (8000ef4 <letter+0xda4>)
 8000c3a:	f002 fb04 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 1);//D4
 8000c3e:	2201      	movs	r2, #1
 8000c40:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c44:	48ac      	ldr	r0, [pc, #688]	; (8000ef8 <letter+0xda8>)
 8000c46:	f002 fafe 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 0);//D5
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c50:	48a9      	ldr	r0, [pc, #676]	; (8000ef8 <letter+0xda8>)
 8000c52:	f002 faf8 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 1);//D6
 8000c56:	2201      	movs	r2, #1
 8000c58:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c5c:	48a6      	ldr	r0, [pc, #664]	; (8000ef8 <letter+0xda8>)
 8000c5e:	f002 faf2 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);//D7
 8000c62:	2200      	movs	r2, #0
 8000c64:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000c68:	48a3      	ldr	r0, [pc, #652]	; (8000ef8 <letter+0xda8>)
 8000c6a:	f002 faec 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 0); //E low
 8000c6e:	2200      	movs	r2, #0
 8000c70:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c74:	48a1      	ldr	r0, [pc, #644]	; (8000efc <letter+0xdac>)
 8000c76:	f002 fae6 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_Delay(2);
 8000c7a:	2002      	movs	r0, #2
 8000c7c:	f002 f870 	bl	8002d60 <HAL_Delay>
	}
	if(L == 'Q')
 8000c80:	79fb      	ldrb	r3, [r7, #7]
 8000c82:	2b51      	cmp	r3, #81	; 0x51
 8000c84:	d13c      	bne.n	8000d00 <letter+0xbb0>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 1);//E high
 8000c86:	2201      	movs	r2, #1
 8000c88:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c8c:	489b      	ldr	r0, [pc, #620]	; (8000efc <letter+0xdac>)
 8000c8e:	f002 fada 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 1);//D0	//Q
 8000c92:	2201      	movs	r2, #1
 8000c94:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c98:	4896      	ldr	r0, [pc, #600]	; (8000ef4 <letter+0xda4>)
 8000c9a:	f002 fad4 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 0);//D1
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ca4:	4893      	ldr	r0, [pc, #588]	; (8000ef4 <letter+0xda4>)
 8000ca6:	f002 face 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 0);//D2
 8000caa:	2200      	movs	r2, #0
 8000cac:	2140      	movs	r1, #64	; 0x40
 8000cae:	4891      	ldr	r0, [pc, #580]	; (8000ef4 <letter+0xda4>)
 8000cb0:	f002 fac9 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 0);//D3
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	2180      	movs	r1, #128	; 0x80
 8000cb8:	488e      	ldr	r0, [pc, #568]	; (8000ef4 <letter+0xda4>)
 8000cba:	f002 fac4 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 1);//D4
 8000cbe:	2201      	movs	r2, #1
 8000cc0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000cc4:	488c      	ldr	r0, [pc, #560]	; (8000ef8 <letter+0xda8>)
 8000cc6:	f002 fabe 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 0);//D5
 8000cca:	2200      	movs	r2, #0
 8000ccc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000cd0:	4889      	ldr	r0, [pc, #548]	; (8000ef8 <letter+0xda8>)
 8000cd2:	f002 fab8 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 1);//D6
 8000cd6:	2201      	movs	r2, #1
 8000cd8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000cdc:	4886      	ldr	r0, [pc, #536]	; (8000ef8 <letter+0xda8>)
 8000cde:	f002 fab2 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);//D7
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ce8:	4883      	ldr	r0, [pc, #524]	; (8000ef8 <letter+0xda8>)
 8000cea:	f002 faac 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 0); //E low
 8000cee:	2200      	movs	r2, #0
 8000cf0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000cf4:	4881      	ldr	r0, [pc, #516]	; (8000efc <letter+0xdac>)
 8000cf6:	f002 faa6 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_Delay(2);
 8000cfa:	2002      	movs	r0, #2
 8000cfc:	f002 f830 	bl	8002d60 <HAL_Delay>
	}
	if(L == 'r')
 8000d00:	79fb      	ldrb	r3, [r7, #7]
 8000d02:	2b72      	cmp	r3, #114	; 0x72
 8000d04:	d13c      	bne.n	8000d80 <letter+0xc30>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 1);//E high
 8000d06:	2201      	movs	r2, #1
 8000d08:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d0c:	487b      	ldr	r0, [pc, #492]	; (8000efc <letter+0xdac>)
 8000d0e:	f002 fa9a 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 0);//D0	//r
 8000d12:	2200      	movs	r2, #0
 8000d14:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d18:	4876      	ldr	r0, [pc, #472]	; (8000ef4 <letter+0xda4>)
 8000d1a:	f002 fa94 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 1);//D1
 8000d1e:	2201      	movs	r2, #1
 8000d20:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d24:	4873      	ldr	r0, [pc, #460]	; (8000ef4 <letter+0xda4>)
 8000d26:	f002 fa8e 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 0);//D2
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	2140      	movs	r1, #64	; 0x40
 8000d2e:	4871      	ldr	r0, [pc, #452]	; (8000ef4 <letter+0xda4>)
 8000d30:	f002 fa89 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 0);//D3
 8000d34:	2200      	movs	r2, #0
 8000d36:	2180      	movs	r1, #128	; 0x80
 8000d38:	486e      	ldr	r0, [pc, #440]	; (8000ef4 <letter+0xda4>)
 8000d3a:	f002 fa84 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 1);//D4
 8000d3e:	2201      	movs	r2, #1
 8000d40:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d44:	486c      	ldr	r0, [pc, #432]	; (8000ef8 <letter+0xda8>)
 8000d46:	f002 fa7e 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 1);//D5
 8000d4a:	2201      	movs	r2, #1
 8000d4c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d50:	4869      	ldr	r0, [pc, #420]	; (8000ef8 <letter+0xda8>)
 8000d52:	f002 fa78 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 1);//D6
 8000d56:	2201      	movs	r2, #1
 8000d58:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d5c:	4866      	ldr	r0, [pc, #408]	; (8000ef8 <letter+0xda8>)
 8000d5e:	f002 fa72 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);//D7
 8000d62:	2200      	movs	r2, #0
 8000d64:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000d68:	4863      	ldr	r0, [pc, #396]	; (8000ef8 <letter+0xda8>)
 8000d6a:	f002 fa6c 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 0); //E low
 8000d6e:	2200      	movs	r2, #0
 8000d70:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d74:	4861      	ldr	r0, [pc, #388]	; (8000efc <letter+0xdac>)
 8000d76:	f002 fa66 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_Delay(2);
 8000d7a:	2002      	movs	r0, #2
 8000d7c:	f001 fff0 	bl	8002d60 <HAL_Delay>
	}
	if(L == 's')
 8000d80:	79fb      	ldrb	r3, [r7, #7]
 8000d82:	2b73      	cmp	r3, #115	; 0x73
 8000d84:	d13c      	bne.n	8000e00 <letter+0xcb0>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 1);//E high
 8000d86:	2201      	movs	r2, #1
 8000d88:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d8c:	485b      	ldr	r0, [pc, #364]	; (8000efc <letter+0xdac>)
 8000d8e:	f002 fa5a 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 1);//D0	//s
 8000d92:	2201      	movs	r2, #1
 8000d94:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d98:	4856      	ldr	r0, [pc, #344]	; (8000ef4 <letter+0xda4>)
 8000d9a:	f002 fa54 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 1);//D1
 8000d9e:	2201      	movs	r2, #1
 8000da0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000da4:	4853      	ldr	r0, [pc, #332]	; (8000ef4 <letter+0xda4>)
 8000da6:	f002 fa4e 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 0);//D2
 8000daa:	2200      	movs	r2, #0
 8000dac:	2140      	movs	r1, #64	; 0x40
 8000dae:	4851      	ldr	r0, [pc, #324]	; (8000ef4 <letter+0xda4>)
 8000db0:	f002 fa49 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 0);//D3
 8000db4:	2200      	movs	r2, #0
 8000db6:	2180      	movs	r1, #128	; 0x80
 8000db8:	484e      	ldr	r0, [pc, #312]	; (8000ef4 <letter+0xda4>)
 8000dba:	f002 fa44 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 1);//D4
 8000dbe:	2201      	movs	r2, #1
 8000dc0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000dc4:	484c      	ldr	r0, [pc, #304]	; (8000ef8 <letter+0xda8>)
 8000dc6:	f002 fa3e 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 1);//D5
 8000dca:	2201      	movs	r2, #1
 8000dcc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000dd0:	4849      	ldr	r0, [pc, #292]	; (8000ef8 <letter+0xda8>)
 8000dd2:	f002 fa38 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 1);//D6
 8000dd6:	2201      	movs	r2, #1
 8000dd8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ddc:	4846      	ldr	r0, [pc, #280]	; (8000ef8 <letter+0xda8>)
 8000dde:	f002 fa32 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);//D7
 8000de2:	2200      	movs	r2, #0
 8000de4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000de8:	4843      	ldr	r0, [pc, #268]	; (8000ef8 <letter+0xda8>)
 8000dea:	f002 fa2c 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 0); //E low
 8000dee:	2200      	movs	r2, #0
 8000df0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000df4:	4841      	ldr	r0, [pc, #260]	; (8000efc <letter+0xdac>)
 8000df6:	f002 fa26 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_Delay(2);
 8000dfa:	2002      	movs	r0, #2
 8000dfc:	f001 ffb0 	bl	8002d60 <HAL_Delay>
	}
	if(L == 'T')
 8000e00:	79fb      	ldrb	r3, [r7, #7]
 8000e02:	2b54      	cmp	r3, #84	; 0x54
 8000e04:	d13c      	bne.n	8000e80 <letter+0xd30>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 1);//E high
 8000e06:	2201      	movs	r2, #1
 8000e08:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e0c:	483b      	ldr	r0, [pc, #236]	; (8000efc <letter+0xdac>)
 8000e0e:	f002 fa1a 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 0);//D0	//T
 8000e12:	2200      	movs	r2, #0
 8000e14:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e18:	4836      	ldr	r0, [pc, #216]	; (8000ef4 <letter+0xda4>)
 8000e1a:	f002 fa14 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 0);//D1
 8000e1e:	2200      	movs	r2, #0
 8000e20:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e24:	4833      	ldr	r0, [pc, #204]	; (8000ef4 <letter+0xda4>)
 8000e26:	f002 fa0e 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 1);//D2
 8000e2a:	2201      	movs	r2, #1
 8000e2c:	2140      	movs	r1, #64	; 0x40
 8000e2e:	4831      	ldr	r0, [pc, #196]	; (8000ef4 <letter+0xda4>)
 8000e30:	f002 fa09 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 0);//D3
 8000e34:	2200      	movs	r2, #0
 8000e36:	2180      	movs	r1, #128	; 0x80
 8000e38:	482e      	ldr	r0, [pc, #184]	; (8000ef4 <letter+0xda4>)
 8000e3a:	f002 fa04 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 1);//D4
 8000e3e:	2201      	movs	r2, #1
 8000e40:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e44:	482c      	ldr	r0, [pc, #176]	; (8000ef8 <letter+0xda8>)
 8000e46:	f002 f9fe 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 0);//D5
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e50:	4829      	ldr	r0, [pc, #164]	; (8000ef8 <letter+0xda8>)
 8000e52:	f002 f9f8 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 1);//D6
 8000e56:	2201      	movs	r2, #1
 8000e58:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e5c:	4826      	ldr	r0, [pc, #152]	; (8000ef8 <letter+0xda8>)
 8000e5e:	f002 f9f2 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);//D7
 8000e62:	2200      	movs	r2, #0
 8000e64:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e68:	4823      	ldr	r0, [pc, #140]	; (8000ef8 <letter+0xda8>)
 8000e6a:	f002 f9ec 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 0); //E low
 8000e6e:	2200      	movs	r2, #0
 8000e70:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e74:	4821      	ldr	r0, [pc, #132]	; (8000efc <letter+0xdac>)
 8000e76:	f002 f9e6 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_Delay(2);
 8000e7a:	2002      	movs	r0, #2
 8000e7c:	f001 ff70 	bl	8002d60 <HAL_Delay>
	}
	if(L == 't')
 8000e80:	79fb      	ldrb	r3, [r7, #7]
 8000e82:	2b74      	cmp	r3, #116	; 0x74
 8000e84:	d144      	bne.n	8000f10 <letter+0xdc0>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 1);//E high
 8000e86:	2201      	movs	r2, #1
 8000e88:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e8c:	481b      	ldr	r0, [pc, #108]	; (8000efc <letter+0xdac>)
 8000e8e:	f002 f9da 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 0);//D0	//t
 8000e92:	2200      	movs	r2, #0
 8000e94:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e98:	4816      	ldr	r0, [pc, #88]	; (8000ef4 <letter+0xda4>)
 8000e9a:	f002 f9d4 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 0);//D1
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ea4:	4813      	ldr	r0, [pc, #76]	; (8000ef4 <letter+0xda4>)
 8000ea6:	f002 f9ce 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 1);//D2
 8000eaa:	2201      	movs	r2, #1
 8000eac:	2140      	movs	r1, #64	; 0x40
 8000eae:	4811      	ldr	r0, [pc, #68]	; (8000ef4 <letter+0xda4>)
 8000eb0:	f002 f9c9 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 0);//D3
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	2180      	movs	r1, #128	; 0x80
 8000eb8:	480e      	ldr	r0, [pc, #56]	; (8000ef4 <letter+0xda4>)
 8000eba:	f002 f9c4 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 1);//D4
 8000ebe:	2201      	movs	r2, #1
 8000ec0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ec4:	480c      	ldr	r0, [pc, #48]	; (8000ef8 <letter+0xda8>)
 8000ec6:	f002 f9be 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 1);//D5
 8000eca:	2201      	movs	r2, #1
 8000ecc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ed0:	4809      	ldr	r0, [pc, #36]	; (8000ef8 <letter+0xda8>)
 8000ed2:	f002 f9b8 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 1);//D6
 8000ed6:	2201      	movs	r2, #1
 8000ed8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000edc:	4806      	ldr	r0, [pc, #24]	; (8000ef8 <letter+0xda8>)
 8000ede:	f002 f9b2 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);//D7
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ee8:	4803      	ldr	r0, [pc, #12]	; (8000ef8 <letter+0xda8>)
 8000eea:	f002 f9ac 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 0); //E low
 8000eee:	2200      	movs	r2, #0
 8000ef0:	e006      	b.n	8000f00 <letter+0xdb0>
 8000ef2:	bf00      	nop
 8000ef4:	40011000 	.word	0x40011000
 8000ef8:	40010800 	.word	0x40010800
 8000efc:	40010c00 	.word	0x40010c00
 8000f00:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f04:	48d5      	ldr	r0, [pc, #852]	; (800125c <letter+0x110c>)
 8000f06:	f002 f99e 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_Delay(2);
 8000f0a:	2002      	movs	r0, #2
 8000f0c:	f001 ff28 	bl	8002d60 <HAL_Delay>
	}
	if(L == 'u')
 8000f10:	79fb      	ldrb	r3, [r7, #7]
 8000f12:	2b75      	cmp	r3, #117	; 0x75
 8000f14:	d13c      	bne.n	8000f90 <letter+0xe40>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 1);//E high
 8000f16:	2201      	movs	r2, #1
 8000f18:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f1c:	48cf      	ldr	r0, [pc, #828]	; (800125c <letter+0x110c>)
 8000f1e:	f002 f992 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 1);//D0	//u
 8000f22:	2201      	movs	r2, #1
 8000f24:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f28:	48cd      	ldr	r0, [pc, #820]	; (8001260 <letter+0x1110>)
 8000f2a:	f002 f98c 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 0);//D1
 8000f2e:	2200      	movs	r2, #0
 8000f30:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f34:	48ca      	ldr	r0, [pc, #808]	; (8001260 <letter+0x1110>)
 8000f36:	f002 f986 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 1);//D2
 8000f3a:	2201      	movs	r2, #1
 8000f3c:	2140      	movs	r1, #64	; 0x40
 8000f3e:	48c8      	ldr	r0, [pc, #800]	; (8001260 <letter+0x1110>)
 8000f40:	f002 f981 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 0);//D3
 8000f44:	2200      	movs	r2, #0
 8000f46:	2180      	movs	r1, #128	; 0x80
 8000f48:	48c5      	ldr	r0, [pc, #788]	; (8001260 <letter+0x1110>)
 8000f4a:	f002 f97c 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 1);//D4
 8000f4e:	2201      	movs	r2, #1
 8000f50:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f54:	48c3      	ldr	r0, [pc, #780]	; (8001264 <letter+0x1114>)
 8000f56:	f002 f976 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 1);//D5
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f60:	48c0      	ldr	r0, [pc, #768]	; (8001264 <letter+0x1114>)
 8000f62:	f002 f970 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 1);//D6
 8000f66:	2201      	movs	r2, #1
 8000f68:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f6c:	48bd      	ldr	r0, [pc, #756]	; (8001264 <letter+0x1114>)
 8000f6e:	f002 f96a 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);//D7
 8000f72:	2200      	movs	r2, #0
 8000f74:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f78:	48ba      	ldr	r0, [pc, #744]	; (8001264 <letter+0x1114>)
 8000f7a:	f002 f964 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 0); //E low
 8000f7e:	2200      	movs	r2, #0
 8000f80:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f84:	48b5      	ldr	r0, [pc, #724]	; (800125c <letter+0x110c>)
 8000f86:	f002 f95e 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_Delay(2);
 8000f8a:	2002      	movs	r0, #2
 8000f8c:	f001 fee8 	bl	8002d60 <HAL_Delay>
	}
	if(L == 'W')
 8000f90:	79fb      	ldrb	r3, [r7, #7]
 8000f92:	2b57      	cmp	r3, #87	; 0x57
 8000f94:	d13c      	bne.n	8001010 <letter+0xec0>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 1);//E high
 8000f96:	2201      	movs	r2, #1
 8000f98:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f9c:	48af      	ldr	r0, [pc, #700]	; (800125c <letter+0x110c>)
 8000f9e:	f002 f952 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 1);//D0	//W
 8000fa2:	2201      	movs	r2, #1
 8000fa4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000fa8:	48ad      	ldr	r0, [pc, #692]	; (8001260 <letter+0x1110>)
 8000faa:	f002 f94c 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 1);//D1
 8000fae:	2201      	movs	r2, #1
 8000fb0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fb4:	48aa      	ldr	r0, [pc, #680]	; (8001260 <letter+0x1110>)
 8000fb6:	f002 f946 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 1);//D2
 8000fba:	2201      	movs	r2, #1
 8000fbc:	2140      	movs	r1, #64	; 0x40
 8000fbe:	48a8      	ldr	r0, [pc, #672]	; (8001260 <letter+0x1110>)
 8000fc0:	f002 f941 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 0);//D3
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	2180      	movs	r1, #128	; 0x80
 8000fc8:	48a5      	ldr	r0, [pc, #660]	; (8001260 <letter+0x1110>)
 8000fca:	f002 f93c 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 1);//D4
 8000fce:	2201      	movs	r2, #1
 8000fd0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000fd4:	48a3      	ldr	r0, [pc, #652]	; (8001264 <letter+0x1114>)
 8000fd6:	f002 f936 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 0);//D5
 8000fda:	2200      	movs	r2, #0
 8000fdc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fe0:	48a0      	ldr	r0, [pc, #640]	; (8001264 <letter+0x1114>)
 8000fe2:	f002 f930 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 1);//D6
 8000fe6:	2201      	movs	r2, #1
 8000fe8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000fec:	489d      	ldr	r0, [pc, #628]	; (8001264 <letter+0x1114>)
 8000fee:	f002 f92a 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);//D7
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ff8:	489a      	ldr	r0, [pc, #616]	; (8001264 <letter+0x1114>)
 8000ffa:	f002 f924 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 0); //E low
 8000ffe:	2200      	movs	r2, #0
 8001000:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001004:	4895      	ldr	r0, [pc, #596]	; (800125c <letter+0x110c>)
 8001006:	f002 f91e 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_Delay(2);
 800100a:	2002      	movs	r0, #2
 800100c:	f001 fea8 	bl	8002d60 <HAL_Delay>
	}
	if(L == 'w')
 8001010:	79fb      	ldrb	r3, [r7, #7]
 8001012:	2b77      	cmp	r3, #119	; 0x77
 8001014:	d13c      	bne.n	8001090 <letter+0xf40>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 1);//E high
 8001016:	2201      	movs	r2, #1
 8001018:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800101c:	488f      	ldr	r0, [pc, #572]	; (800125c <letter+0x110c>)
 800101e:	f002 f912 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 1);//D0	//w
 8001022:	2201      	movs	r2, #1
 8001024:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001028:	488d      	ldr	r0, [pc, #564]	; (8001260 <letter+0x1110>)
 800102a:	f002 f90c 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 1);//D1
 800102e:	2201      	movs	r2, #1
 8001030:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001034:	488a      	ldr	r0, [pc, #552]	; (8001260 <letter+0x1110>)
 8001036:	f002 f906 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 1);//D2
 800103a:	2201      	movs	r2, #1
 800103c:	2140      	movs	r1, #64	; 0x40
 800103e:	4888      	ldr	r0, [pc, #544]	; (8001260 <letter+0x1110>)
 8001040:	f002 f901 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 0);//D3
 8001044:	2200      	movs	r2, #0
 8001046:	2180      	movs	r1, #128	; 0x80
 8001048:	4885      	ldr	r0, [pc, #532]	; (8001260 <letter+0x1110>)
 800104a:	f002 f8fc 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 1);//D4
 800104e:	2201      	movs	r2, #1
 8001050:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001054:	4883      	ldr	r0, [pc, #524]	; (8001264 <letter+0x1114>)
 8001056:	f002 f8f6 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 1);//D5
 800105a:	2201      	movs	r2, #1
 800105c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001060:	4880      	ldr	r0, [pc, #512]	; (8001264 <letter+0x1114>)
 8001062:	f002 f8f0 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 1);//D6
 8001066:	2201      	movs	r2, #1
 8001068:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800106c:	487d      	ldr	r0, [pc, #500]	; (8001264 <letter+0x1114>)
 800106e:	f002 f8ea 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);//D7
 8001072:	2200      	movs	r2, #0
 8001074:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001078:	487a      	ldr	r0, [pc, #488]	; (8001264 <letter+0x1114>)
 800107a:	f002 f8e4 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 0); //E low
 800107e:	2200      	movs	r2, #0
 8001080:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001084:	4875      	ldr	r0, [pc, #468]	; (800125c <letter+0x110c>)
 8001086:	f002 f8de 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_Delay(2);
 800108a:	2002      	movs	r0, #2
 800108c:	f001 fe68 	bl	8002d60 <HAL_Delay>
	}
	if(L == 'y')
 8001090:	79fb      	ldrb	r3, [r7, #7]
 8001092:	2b79      	cmp	r3, #121	; 0x79
 8001094:	d13c      	bne.n	8001110 <letter+0xfc0>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 1);//E high
 8001096:	2201      	movs	r2, #1
 8001098:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800109c:	486f      	ldr	r0, [pc, #444]	; (800125c <letter+0x110c>)
 800109e:	f002 f8d2 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 1);//D0	//y
 80010a2:	2201      	movs	r2, #1
 80010a4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010a8:	486d      	ldr	r0, [pc, #436]	; (8001260 <letter+0x1110>)
 80010aa:	f002 f8cc 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 0);//D1
 80010ae:	2200      	movs	r2, #0
 80010b0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80010b4:	486a      	ldr	r0, [pc, #424]	; (8001260 <letter+0x1110>)
 80010b6:	f002 f8c6 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 0);//D2
 80010ba:	2200      	movs	r2, #0
 80010bc:	2140      	movs	r1, #64	; 0x40
 80010be:	4868      	ldr	r0, [pc, #416]	; (8001260 <letter+0x1110>)
 80010c0:	f002 f8c1 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 1);//D3
 80010c4:	2201      	movs	r2, #1
 80010c6:	2180      	movs	r1, #128	; 0x80
 80010c8:	4865      	ldr	r0, [pc, #404]	; (8001260 <letter+0x1110>)
 80010ca:	f002 f8bc 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 1);//D4
 80010ce:	2201      	movs	r2, #1
 80010d0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010d4:	4863      	ldr	r0, [pc, #396]	; (8001264 <letter+0x1114>)
 80010d6:	f002 f8b6 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 1);//D5
 80010da:	2201      	movs	r2, #1
 80010dc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80010e0:	4860      	ldr	r0, [pc, #384]	; (8001264 <letter+0x1114>)
 80010e2:	f002 f8b0 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 1);//D6
 80010e6:	2201      	movs	r2, #1
 80010e8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80010ec:	485d      	ldr	r0, [pc, #372]	; (8001264 <letter+0x1114>)
 80010ee:	f002 f8aa 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);//D7
 80010f2:	2200      	movs	r2, #0
 80010f4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80010f8:	485a      	ldr	r0, [pc, #360]	; (8001264 <letter+0x1114>)
 80010fa:	f002 f8a4 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 0); //E low
 80010fe:	2200      	movs	r2, #0
 8001100:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001104:	4855      	ldr	r0, [pc, #340]	; (800125c <letter+0x110c>)
 8001106:	f002 f89e 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_Delay(2);
 800110a:	2002      	movs	r0, #2
 800110c:	f001 fe28 	bl	8002d60 <HAL_Delay>
	}
	if(L == '0')
 8001110:	79fb      	ldrb	r3, [r7, #7]
 8001112:	2b30      	cmp	r3, #48	; 0x30
 8001114:	d13c      	bne.n	8001190 <letter+0x1040>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 1);//E high
 8001116:	2201      	movs	r2, #1
 8001118:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800111c:	484f      	ldr	r0, [pc, #316]	; (800125c <letter+0x110c>)
 800111e:	f002 f892 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 0);//D0	//0
 8001122:	2200      	movs	r2, #0
 8001124:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001128:	484d      	ldr	r0, [pc, #308]	; (8001260 <letter+0x1110>)
 800112a:	f002 f88c 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 0);//D1
 800112e:	2200      	movs	r2, #0
 8001130:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001134:	484a      	ldr	r0, [pc, #296]	; (8001260 <letter+0x1110>)
 8001136:	f002 f886 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 0);//D2
 800113a:	2200      	movs	r2, #0
 800113c:	2140      	movs	r1, #64	; 0x40
 800113e:	4848      	ldr	r0, [pc, #288]	; (8001260 <letter+0x1110>)
 8001140:	f002 f881 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 0);//D3
 8001144:	2200      	movs	r2, #0
 8001146:	2180      	movs	r1, #128	; 0x80
 8001148:	4845      	ldr	r0, [pc, #276]	; (8001260 <letter+0x1110>)
 800114a:	f002 f87c 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 1);//D4
 800114e:	2201      	movs	r2, #1
 8001150:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001154:	4843      	ldr	r0, [pc, #268]	; (8001264 <letter+0x1114>)
 8001156:	f002 f876 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 1);//D5
 800115a:	2201      	movs	r2, #1
 800115c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001160:	4840      	ldr	r0, [pc, #256]	; (8001264 <letter+0x1114>)
 8001162:	f002 f870 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 0);//D6
 8001166:	2200      	movs	r2, #0
 8001168:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800116c:	483d      	ldr	r0, [pc, #244]	; (8001264 <letter+0x1114>)
 800116e:	f002 f86a 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);//D7
 8001172:	2200      	movs	r2, #0
 8001174:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001178:	483a      	ldr	r0, [pc, #232]	; (8001264 <letter+0x1114>)
 800117a:	f002 f864 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 0); //E low
 800117e:	2200      	movs	r2, #0
 8001180:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001184:	4835      	ldr	r0, [pc, #212]	; (800125c <letter+0x110c>)
 8001186:	f002 f85e 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_Delay(2);
 800118a:	2002      	movs	r0, #2
 800118c:	f001 fde8 	bl	8002d60 <HAL_Delay>
	}
	if(L == '1')
 8001190:	79fb      	ldrb	r3, [r7, #7]
 8001192:	2b31      	cmp	r3, #49	; 0x31
 8001194:	d13c      	bne.n	8001210 <letter+0x10c0>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 1);//E high
 8001196:	2201      	movs	r2, #1
 8001198:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800119c:	482f      	ldr	r0, [pc, #188]	; (800125c <letter+0x110c>)
 800119e:	f002 f852 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 1);//D0	//1
 80011a2:	2201      	movs	r2, #1
 80011a4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011a8:	482d      	ldr	r0, [pc, #180]	; (8001260 <letter+0x1110>)
 80011aa:	f002 f84c 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 0);//D1
 80011ae:	2200      	movs	r2, #0
 80011b0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011b4:	482a      	ldr	r0, [pc, #168]	; (8001260 <letter+0x1110>)
 80011b6:	f002 f846 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 0);//D2
 80011ba:	2200      	movs	r2, #0
 80011bc:	2140      	movs	r1, #64	; 0x40
 80011be:	4828      	ldr	r0, [pc, #160]	; (8001260 <letter+0x1110>)
 80011c0:	f002 f841 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 0);//D3
 80011c4:	2200      	movs	r2, #0
 80011c6:	2180      	movs	r1, #128	; 0x80
 80011c8:	4825      	ldr	r0, [pc, #148]	; (8001260 <letter+0x1110>)
 80011ca:	f002 f83c 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 1);//D4
 80011ce:	2201      	movs	r2, #1
 80011d0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011d4:	4823      	ldr	r0, [pc, #140]	; (8001264 <letter+0x1114>)
 80011d6:	f002 f836 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 1);//D5
 80011da:	2201      	movs	r2, #1
 80011dc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011e0:	4820      	ldr	r0, [pc, #128]	; (8001264 <letter+0x1114>)
 80011e2:	f002 f830 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 0);//D6
 80011e6:	2200      	movs	r2, #0
 80011e8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80011ec:	481d      	ldr	r0, [pc, #116]	; (8001264 <letter+0x1114>)
 80011ee:	f002 f82a 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);//D7
 80011f2:	2200      	movs	r2, #0
 80011f4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80011f8:	481a      	ldr	r0, [pc, #104]	; (8001264 <letter+0x1114>)
 80011fa:	f002 f824 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 0); //E low
 80011fe:	2200      	movs	r2, #0
 8001200:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001204:	4815      	ldr	r0, [pc, #84]	; (800125c <letter+0x110c>)
 8001206:	f002 f81e 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_Delay(2);
 800120a:	2002      	movs	r0, #2
 800120c:	f001 fda8 	bl	8002d60 <HAL_Delay>
	}
	if(L == '2')
 8001210:	79fb      	ldrb	r3, [r7, #7]
 8001212:	2b32      	cmp	r3, #50	; 0x32
 8001214:	d140      	bne.n	8001298 <letter+0x1148>
	{
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 1);//E high
 8001216:	2201      	movs	r2, #1
 8001218:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800121c:	480f      	ldr	r0, [pc, #60]	; (800125c <letter+0x110c>)
 800121e:	f002 f812 	bl	8003246 <HAL_GPIO_WritePin>

	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 0);//D0	//2
 8001222:	2200      	movs	r2, #0
 8001224:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001228:	480d      	ldr	r0, [pc, #52]	; (8001260 <letter+0x1110>)
 800122a:	f002 f80c 	bl	8003246 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 1);//D1
 800122e:	2201      	movs	r2, #1
 8001230:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001234:	480a      	ldr	r0, [pc, #40]	; (8001260 <letter+0x1110>)
 8001236:	f002 f806 	bl	8003246 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 0);//D2
 800123a:	2200      	movs	r2, #0
 800123c:	2140      	movs	r1, #64	; 0x40
 800123e:	4808      	ldr	r0, [pc, #32]	; (8001260 <letter+0x1110>)
 8001240:	f002 f801 	bl	8003246 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 0);//D3
 8001244:	2200      	movs	r2, #0
 8001246:	2180      	movs	r1, #128	; 0x80
 8001248:	4805      	ldr	r0, [pc, #20]	; (8001260 <letter+0x1110>)
 800124a:	f001 fffc 	bl	8003246 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 1);//D4
 800124e:	2201      	movs	r2, #1
 8001250:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001254:	4803      	ldr	r0, [pc, #12]	; (8001264 <letter+0x1114>)
 8001256:	f001 fff6 	bl	8003246 <HAL_GPIO_WritePin>
 800125a:	e005      	b.n	8001268 <letter+0x1118>
 800125c:	40010c00 	.word	0x40010c00
 8001260:	40011000 	.word	0x40011000
 8001264:	40010800 	.word	0x40010800
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 1);//D5
 8001268:	2201      	movs	r2, #1
 800126a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800126e:	48d6      	ldr	r0, [pc, #856]	; (80015c8 <letter+0x1478>)
 8001270:	f001 ffe9 	bl	8003246 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 0);//D6
 8001274:	2200      	movs	r2, #0
 8001276:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800127a:	48d3      	ldr	r0, [pc, #844]	; (80015c8 <letter+0x1478>)
 800127c:	f001 ffe3 	bl	8003246 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);//D7
 8001280:	2200      	movs	r2, #0
 8001282:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001286:	48d0      	ldr	r0, [pc, #832]	; (80015c8 <letter+0x1478>)
 8001288:	f001 ffdd 	bl	8003246 <HAL_GPIO_WritePin>

	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 0); //E low
 800128c:	2200      	movs	r2, #0
 800128e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001292:	48ce      	ldr	r0, [pc, #824]	; (80015cc <letter+0x147c>)
 8001294:	f001 ffd7 	bl	8003246 <HAL_GPIO_WritePin>
	}
	if(L == '3')
 8001298:	79fb      	ldrb	r3, [r7, #7]
 800129a:	2b33      	cmp	r3, #51	; 0x33
 800129c:	d13c      	bne.n	8001318 <letter+0x11c8>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 1);//E high
 800129e:	2201      	movs	r2, #1
 80012a0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80012a4:	48c9      	ldr	r0, [pc, #804]	; (80015cc <letter+0x147c>)
 80012a6:	f001 ffce 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 1);//D0	//3
 80012aa:	2201      	movs	r2, #1
 80012ac:	f44f 7100 	mov.w	r1, #512	; 0x200
 80012b0:	48c7      	ldr	r0, [pc, #796]	; (80015d0 <letter+0x1480>)
 80012b2:	f001 ffc8 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 1);//D1
 80012b6:	2201      	movs	r2, #1
 80012b8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80012bc:	48c4      	ldr	r0, [pc, #784]	; (80015d0 <letter+0x1480>)
 80012be:	f001 ffc2 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 0);//D2
 80012c2:	2200      	movs	r2, #0
 80012c4:	2140      	movs	r1, #64	; 0x40
 80012c6:	48c2      	ldr	r0, [pc, #776]	; (80015d0 <letter+0x1480>)
 80012c8:	f001 ffbd 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 0);//D3
 80012cc:	2200      	movs	r2, #0
 80012ce:	2180      	movs	r1, #128	; 0x80
 80012d0:	48bf      	ldr	r0, [pc, #764]	; (80015d0 <letter+0x1480>)
 80012d2:	f001 ffb8 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 1);//D4
 80012d6:	2201      	movs	r2, #1
 80012d8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80012dc:	48ba      	ldr	r0, [pc, #744]	; (80015c8 <letter+0x1478>)
 80012de:	f001 ffb2 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 1);//D5
 80012e2:	2201      	movs	r2, #1
 80012e4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80012e8:	48b7      	ldr	r0, [pc, #732]	; (80015c8 <letter+0x1478>)
 80012ea:	f001 ffac 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 0);//D6
 80012ee:	2200      	movs	r2, #0
 80012f0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80012f4:	48b4      	ldr	r0, [pc, #720]	; (80015c8 <letter+0x1478>)
 80012f6:	f001 ffa6 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);//D7
 80012fa:	2200      	movs	r2, #0
 80012fc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001300:	48b1      	ldr	r0, [pc, #708]	; (80015c8 <letter+0x1478>)
 8001302:	f001 ffa0 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 0); //E low
 8001306:	2200      	movs	r2, #0
 8001308:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800130c:	48af      	ldr	r0, [pc, #700]	; (80015cc <letter+0x147c>)
 800130e:	f001 ff9a 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_Delay(2);
 8001312:	2002      	movs	r0, #2
 8001314:	f001 fd24 	bl	8002d60 <HAL_Delay>
	}
	if(L == '4')
 8001318:	79fb      	ldrb	r3, [r7, #7]
 800131a:	2b34      	cmp	r3, #52	; 0x34
 800131c:	d13c      	bne.n	8001398 <letter+0x1248>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 1);//E high
 800131e:	2201      	movs	r2, #1
 8001320:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001324:	48a9      	ldr	r0, [pc, #676]	; (80015cc <letter+0x147c>)
 8001326:	f001 ff8e 	bl	8003246 <HAL_GPIO_WritePin>

	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 0);//D0	//4
 800132a:	2200      	movs	r2, #0
 800132c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001330:	48a7      	ldr	r0, [pc, #668]	; (80015d0 <letter+0x1480>)
 8001332:	f001 ff88 	bl	8003246 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 0);//D1
 8001336:	2200      	movs	r2, #0
 8001338:	f44f 7180 	mov.w	r1, #256	; 0x100
 800133c:	48a4      	ldr	r0, [pc, #656]	; (80015d0 <letter+0x1480>)
 800133e:	f001 ff82 	bl	8003246 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 1);//D2
 8001342:	2201      	movs	r2, #1
 8001344:	2140      	movs	r1, #64	; 0x40
 8001346:	48a2      	ldr	r0, [pc, #648]	; (80015d0 <letter+0x1480>)
 8001348:	f001 ff7d 	bl	8003246 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 0);//D3
 800134c:	2200      	movs	r2, #0
 800134e:	2180      	movs	r1, #128	; 0x80
 8001350:	489f      	ldr	r0, [pc, #636]	; (80015d0 <letter+0x1480>)
 8001352:	f001 ff78 	bl	8003246 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 1);//D4
 8001356:	2201      	movs	r2, #1
 8001358:	f44f 7100 	mov.w	r1, #512	; 0x200
 800135c:	489a      	ldr	r0, [pc, #616]	; (80015c8 <letter+0x1478>)
 800135e:	f001 ff72 	bl	8003246 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 1);//D5
 8001362:	2201      	movs	r2, #1
 8001364:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001368:	4897      	ldr	r0, [pc, #604]	; (80015c8 <letter+0x1478>)
 800136a:	f001 ff6c 	bl	8003246 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 0);//D6
 800136e:	2200      	movs	r2, #0
 8001370:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001374:	4894      	ldr	r0, [pc, #592]	; (80015c8 <letter+0x1478>)
 8001376:	f001 ff66 	bl	8003246 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);//D7
 800137a:	2200      	movs	r2, #0
 800137c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001380:	4891      	ldr	r0, [pc, #580]	; (80015c8 <letter+0x1478>)
 8001382:	f001 ff60 	bl	8003246 <HAL_GPIO_WritePin>

	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 0); //E low
 8001386:	2200      	movs	r2, #0
 8001388:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800138c:	488f      	ldr	r0, [pc, #572]	; (80015cc <letter+0x147c>)
 800138e:	f001 ff5a 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_Delay(2);
 8001392:	2002      	movs	r0, #2
 8001394:	f001 fce4 	bl	8002d60 <HAL_Delay>
	}
	if(L == '5')
 8001398:	79fb      	ldrb	r3, [r7, #7]
 800139a:	2b35      	cmp	r3, #53	; 0x35
 800139c:	d13c      	bne.n	8001418 <letter+0x12c8>
	{
		 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 1);//E high
 800139e:	2201      	movs	r2, #1
 80013a0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013a4:	4889      	ldr	r0, [pc, #548]	; (80015cc <letter+0x147c>)
 80013a6:	f001 ff4e 	bl	8003246 <HAL_GPIO_WritePin>

				  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 1);//D0	//5
 80013aa:	2201      	movs	r2, #1
 80013ac:	f44f 7100 	mov.w	r1, #512	; 0x200
 80013b0:	4887      	ldr	r0, [pc, #540]	; (80015d0 <letter+0x1480>)
 80013b2:	f001 ff48 	bl	8003246 <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 0);//D1
 80013b6:	2200      	movs	r2, #0
 80013b8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013bc:	4884      	ldr	r0, [pc, #528]	; (80015d0 <letter+0x1480>)
 80013be:	f001 ff42 	bl	8003246 <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 1);//D2
 80013c2:	2201      	movs	r2, #1
 80013c4:	2140      	movs	r1, #64	; 0x40
 80013c6:	4882      	ldr	r0, [pc, #520]	; (80015d0 <letter+0x1480>)
 80013c8:	f001 ff3d 	bl	8003246 <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 0);//D3
 80013cc:	2200      	movs	r2, #0
 80013ce:	2180      	movs	r1, #128	; 0x80
 80013d0:	487f      	ldr	r0, [pc, #508]	; (80015d0 <letter+0x1480>)
 80013d2:	f001 ff38 	bl	8003246 <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 1);//D4
 80013d6:	2201      	movs	r2, #1
 80013d8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80013dc:	487a      	ldr	r0, [pc, #488]	; (80015c8 <letter+0x1478>)
 80013de:	f001 ff32 	bl	8003246 <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 1);//D5
 80013e2:	2201      	movs	r2, #1
 80013e4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013e8:	4877      	ldr	r0, [pc, #476]	; (80015c8 <letter+0x1478>)
 80013ea:	f001 ff2c 	bl	8003246 <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 0);//D6
 80013ee:	2200      	movs	r2, #0
 80013f0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80013f4:	4874      	ldr	r0, [pc, #464]	; (80015c8 <letter+0x1478>)
 80013f6:	f001 ff26 	bl	8003246 <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);//D7
 80013fa:	2200      	movs	r2, #0
 80013fc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001400:	4871      	ldr	r0, [pc, #452]	; (80015c8 <letter+0x1478>)
 8001402:	f001 ff20 	bl	8003246 <HAL_GPIO_WritePin>

				  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 0); //E low
 8001406:	2200      	movs	r2, #0
 8001408:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800140c:	486f      	ldr	r0, [pc, #444]	; (80015cc <letter+0x147c>)
 800140e:	f001 ff1a 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_Delay(2);
 8001412:	2002      	movs	r0, #2
 8001414:	f001 fca4 	bl	8002d60 <HAL_Delay>
	}
	if(L == '6')
 8001418:	79fb      	ldrb	r3, [r7, #7]
 800141a:	2b36      	cmp	r3, #54	; 0x36
 800141c:	d13c      	bne.n	8001498 <letter+0x1348>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 1);//E high
 800141e:	2201      	movs	r2, #1
 8001420:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001424:	4869      	ldr	r0, [pc, #420]	; (80015cc <letter+0x147c>)
 8001426:	f001 ff0e 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 0);//D0	//6
 800142a:	2200      	movs	r2, #0
 800142c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001430:	4867      	ldr	r0, [pc, #412]	; (80015d0 <letter+0x1480>)
 8001432:	f001 ff08 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 1);//D1
 8001436:	2201      	movs	r2, #1
 8001438:	f44f 7180 	mov.w	r1, #256	; 0x100
 800143c:	4864      	ldr	r0, [pc, #400]	; (80015d0 <letter+0x1480>)
 800143e:	f001 ff02 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 1);//D2
 8001442:	2201      	movs	r2, #1
 8001444:	2140      	movs	r1, #64	; 0x40
 8001446:	4862      	ldr	r0, [pc, #392]	; (80015d0 <letter+0x1480>)
 8001448:	f001 fefd 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 0);//D3
 800144c:	2200      	movs	r2, #0
 800144e:	2180      	movs	r1, #128	; 0x80
 8001450:	485f      	ldr	r0, [pc, #380]	; (80015d0 <letter+0x1480>)
 8001452:	f001 fef8 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 1);//D4
 8001456:	2201      	movs	r2, #1
 8001458:	f44f 7100 	mov.w	r1, #512	; 0x200
 800145c:	485a      	ldr	r0, [pc, #360]	; (80015c8 <letter+0x1478>)
 800145e:	f001 fef2 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 1);//D5
 8001462:	2201      	movs	r2, #1
 8001464:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001468:	4857      	ldr	r0, [pc, #348]	; (80015c8 <letter+0x1478>)
 800146a:	f001 feec 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 0);//D6
 800146e:	2200      	movs	r2, #0
 8001470:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001474:	4854      	ldr	r0, [pc, #336]	; (80015c8 <letter+0x1478>)
 8001476:	f001 fee6 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);//D7
 800147a:	2200      	movs	r2, #0
 800147c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001480:	4851      	ldr	r0, [pc, #324]	; (80015c8 <letter+0x1478>)
 8001482:	f001 fee0 	bl	8003246 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 0); //E low
 8001486:	2200      	movs	r2, #0
 8001488:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800148c:	484f      	ldr	r0, [pc, #316]	; (80015cc <letter+0x147c>)
 800148e:	f001 feda 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_Delay(2);
 8001492:	2002      	movs	r0, #2
 8001494:	f001 fc64 	bl	8002d60 <HAL_Delay>
	}
	if(L == '7')
 8001498:	79fb      	ldrb	r3, [r7, #7]
 800149a:	2b37      	cmp	r3, #55	; 0x37
 800149c:	d13c      	bne.n	8001518 <letter+0x13c8>
	{
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 1);//E high
 800149e:	2201      	movs	r2, #1
 80014a0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014a4:	4849      	ldr	r0, [pc, #292]	; (80015cc <letter+0x147c>)
 80014a6:	f001 fece 	bl	8003246 <HAL_GPIO_WritePin>

		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 1);//D0	//7
 80014aa:	2201      	movs	r2, #1
 80014ac:	f44f 7100 	mov.w	r1, #512	; 0x200
 80014b0:	4847      	ldr	r0, [pc, #284]	; (80015d0 <letter+0x1480>)
 80014b2:	f001 fec8 	bl	8003246 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 1);//D1
 80014b6:	2201      	movs	r2, #1
 80014b8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80014bc:	4844      	ldr	r0, [pc, #272]	; (80015d0 <letter+0x1480>)
 80014be:	f001 fec2 	bl	8003246 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 1);//D2
 80014c2:	2201      	movs	r2, #1
 80014c4:	2140      	movs	r1, #64	; 0x40
 80014c6:	4842      	ldr	r0, [pc, #264]	; (80015d0 <letter+0x1480>)
 80014c8:	f001 febd 	bl	8003246 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 0);//D3
 80014cc:	2200      	movs	r2, #0
 80014ce:	2180      	movs	r1, #128	; 0x80
 80014d0:	483f      	ldr	r0, [pc, #252]	; (80015d0 <letter+0x1480>)
 80014d2:	f001 feb8 	bl	8003246 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 1);//D4
 80014d6:	2201      	movs	r2, #1
 80014d8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80014dc:	483a      	ldr	r0, [pc, #232]	; (80015c8 <letter+0x1478>)
 80014de:	f001 feb2 	bl	8003246 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 1);//D5
 80014e2:	2201      	movs	r2, #1
 80014e4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80014e8:	4837      	ldr	r0, [pc, #220]	; (80015c8 <letter+0x1478>)
 80014ea:	f001 feac 	bl	8003246 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 0);//D6
 80014ee:	2200      	movs	r2, #0
 80014f0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014f4:	4834      	ldr	r0, [pc, #208]	; (80015c8 <letter+0x1478>)
 80014f6:	f001 fea6 	bl	8003246 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);//D7
 80014fa:	2200      	movs	r2, #0
 80014fc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001500:	4831      	ldr	r0, [pc, #196]	; (80015c8 <letter+0x1478>)
 8001502:	f001 fea0 	bl	8003246 <HAL_GPIO_WritePin>

		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 0); //E low
 8001506:	2200      	movs	r2, #0
 8001508:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800150c:	482f      	ldr	r0, [pc, #188]	; (80015cc <letter+0x147c>)
 800150e:	f001 fe9a 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_Delay(2);
 8001512:	2002      	movs	r0, #2
 8001514:	f001 fc24 	bl	8002d60 <HAL_Delay>
	}
	if(L == '8')
 8001518:	79fb      	ldrb	r3, [r7, #7]
 800151a:	2b38      	cmp	r3, #56	; 0x38
 800151c:	d13c      	bne.n	8001598 <letter+0x1448>
	{
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 1);//E high
 800151e:	2201      	movs	r2, #1
 8001520:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001524:	4829      	ldr	r0, [pc, #164]	; (80015cc <letter+0x147c>)
 8001526:	f001 fe8e 	bl	8003246 <HAL_GPIO_WritePin>

		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 0);//D0	//8
 800152a:	2200      	movs	r2, #0
 800152c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001530:	4827      	ldr	r0, [pc, #156]	; (80015d0 <letter+0x1480>)
 8001532:	f001 fe88 	bl	8003246 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 0);//D1
 8001536:	2200      	movs	r2, #0
 8001538:	f44f 7180 	mov.w	r1, #256	; 0x100
 800153c:	4824      	ldr	r0, [pc, #144]	; (80015d0 <letter+0x1480>)
 800153e:	f001 fe82 	bl	8003246 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 0);//D2
 8001542:	2200      	movs	r2, #0
 8001544:	2140      	movs	r1, #64	; 0x40
 8001546:	4822      	ldr	r0, [pc, #136]	; (80015d0 <letter+0x1480>)
 8001548:	f001 fe7d 	bl	8003246 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 1);//D3
 800154c:	2201      	movs	r2, #1
 800154e:	2180      	movs	r1, #128	; 0x80
 8001550:	481f      	ldr	r0, [pc, #124]	; (80015d0 <letter+0x1480>)
 8001552:	f001 fe78 	bl	8003246 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 1);//D4
 8001556:	2201      	movs	r2, #1
 8001558:	f44f 7100 	mov.w	r1, #512	; 0x200
 800155c:	481a      	ldr	r0, [pc, #104]	; (80015c8 <letter+0x1478>)
 800155e:	f001 fe72 	bl	8003246 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 1);//D5
 8001562:	2201      	movs	r2, #1
 8001564:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001568:	4817      	ldr	r0, [pc, #92]	; (80015c8 <letter+0x1478>)
 800156a:	f001 fe6c 	bl	8003246 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 0);//D6
 800156e:	2200      	movs	r2, #0
 8001570:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001574:	4814      	ldr	r0, [pc, #80]	; (80015c8 <letter+0x1478>)
 8001576:	f001 fe66 	bl	8003246 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);//D7
 800157a:	2200      	movs	r2, #0
 800157c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001580:	4811      	ldr	r0, [pc, #68]	; (80015c8 <letter+0x1478>)
 8001582:	f001 fe60 	bl	8003246 <HAL_GPIO_WritePin>

		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 0); //E low
 8001586:	2200      	movs	r2, #0
 8001588:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800158c:	480f      	ldr	r0, [pc, #60]	; (80015cc <letter+0x147c>)
 800158e:	f001 fe5a 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_Delay(2);
 8001592:	2002      	movs	r0, #2
 8001594:	f001 fbe4 	bl	8002d60 <HAL_Delay>
	}
	if(L =='9')
 8001598:	79fb      	ldrb	r3, [r7, #7]
 800159a:	2b39      	cmp	r3, #57	; 0x39
 800159c:	d144      	bne.n	8001628 <letter+0x14d8>
	{
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 1);//E high
 800159e:	2201      	movs	r2, #1
 80015a0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80015a4:	4809      	ldr	r0, [pc, #36]	; (80015cc <letter+0x147c>)
 80015a6:	f001 fe4e 	bl	8003246 <HAL_GPIO_WritePin>

		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 1);//D0	//9
 80015aa:	2201      	movs	r2, #1
 80015ac:	f44f 7100 	mov.w	r1, #512	; 0x200
 80015b0:	4807      	ldr	r0, [pc, #28]	; (80015d0 <letter+0x1480>)
 80015b2:	f001 fe48 	bl	8003246 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 0);//D1
 80015b6:	2200      	movs	r2, #0
 80015b8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80015bc:	4804      	ldr	r0, [pc, #16]	; (80015d0 <letter+0x1480>)
 80015be:	f001 fe42 	bl	8003246 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 0);//D2
 80015c2:	2200      	movs	r2, #0
 80015c4:	e006      	b.n	80015d4 <letter+0x1484>
 80015c6:	bf00      	nop
 80015c8:	40010800 	.word	0x40010800
 80015cc:	40010c00 	.word	0x40010c00
 80015d0:	40011000 	.word	0x40011000
 80015d4:	2140      	movs	r1, #64	; 0x40
 80015d6:	4816      	ldr	r0, [pc, #88]	; (8001630 <letter+0x14e0>)
 80015d8:	f001 fe35 	bl	8003246 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 1);//D3
 80015dc:	2201      	movs	r2, #1
 80015de:	2180      	movs	r1, #128	; 0x80
 80015e0:	4813      	ldr	r0, [pc, #76]	; (8001630 <letter+0x14e0>)
 80015e2:	f001 fe30 	bl	8003246 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 1);//D4
 80015e6:	2201      	movs	r2, #1
 80015e8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80015ec:	4811      	ldr	r0, [pc, #68]	; (8001634 <letter+0x14e4>)
 80015ee:	f001 fe2a 	bl	8003246 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 1);//D5
 80015f2:	2201      	movs	r2, #1
 80015f4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80015f8:	480e      	ldr	r0, [pc, #56]	; (8001634 <letter+0x14e4>)
 80015fa:	f001 fe24 	bl	8003246 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 0);//D6
 80015fe:	2200      	movs	r2, #0
 8001600:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001604:	480b      	ldr	r0, [pc, #44]	; (8001634 <letter+0x14e4>)
 8001606:	f001 fe1e 	bl	8003246 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);//D7
 800160a:	2200      	movs	r2, #0
 800160c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001610:	4808      	ldr	r0, [pc, #32]	; (8001634 <letter+0x14e4>)
 8001612:	f001 fe18 	bl	8003246 <HAL_GPIO_WritePin>

		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 0); //E low
 8001616:	2200      	movs	r2, #0
 8001618:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800161c:	4806      	ldr	r0, [pc, #24]	; (8001638 <letter+0x14e8>)
 800161e:	f001 fe12 	bl	8003246 <HAL_GPIO_WritePin>
		HAL_Delay(2);
 8001622:	2002      	movs	r0, #2
 8001624:	f001 fb9c 	bl	8002d60 <HAL_Delay>
	}

}
 8001628:	bf00      	nop
 800162a:	3708      	adds	r7, #8
 800162c:	46bd      	mov	sp, r7
 800162e:	bd80      	pop	{r7, pc}
 8001630:	40011000 	.word	0x40011000
 8001634:	40010800 	.word	0x40010800
 8001638:	40010c00 	.word	0x40010c00

0800163c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001640:	f001 fb5c 	bl	8002cfc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001644:	f000 f89c 	bl	8001780 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001648:	f000 f952 	bl	80018f0 <MX_GPIO_Init>
  MX_TIM2_Init();
 800164c:	f000 f8da 	bl	8001804 <MX_TIM2_Init>
  MX_USART3_UART_Init();
 8001650:	f000 f924 	bl	800189c <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001654:	f002 ffe6 	bl	8004624 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of FlowQueue */
  FlowQueueHandle = osMessageQueueNew (16, sizeof(uint16_t), &FlowQueue_attributes);
 8001658:	4a2d      	ldr	r2, [pc, #180]	; (8001710 <main+0xd4>)
 800165a:	2102      	movs	r1, #2
 800165c:	2010      	movs	r0, #16
 800165e:	f003 f91f 	bl	80048a0 <osMessageQueueNew>
 8001662:	4602      	mov	r2, r0
 8001664:	4b2b      	ldr	r3, [pc, #172]	; (8001714 <main+0xd8>)
 8001666:	601a      	str	r2, [r3, #0]

  /* creation of WeatherQueue */
  WeatherQueueHandle = osMessageQueueNew (16, sizeof(uint16_t), &WeatherQueue_attributes);
 8001668:	4a2b      	ldr	r2, [pc, #172]	; (8001718 <main+0xdc>)
 800166a:	2102      	movs	r1, #2
 800166c:	2010      	movs	r0, #16
 800166e:	f003 f917 	bl	80048a0 <osMessageQueueNew>
 8001672:	4602      	mov	r2, r0
 8001674:	4b29      	ldr	r3, [pc, #164]	; (800171c <main+0xe0>)
 8001676:	601a      	str	r2, [r3, #0]

  /* creation of XbeeQueue */
  XbeeQueueHandle = osMessageQueueNew (16, sizeof(uint16_t), &XbeeQueue_attributes);
 8001678:	4a29      	ldr	r2, [pc, #164]	; (8001720 <main+0xe4>)
 800167a:	2102      	movs	r1, #2
 800167c:	2010      	movs	r0, #16
 800167e:	f003 f90f 	bl	80048a0 <osMessageQueueNew>
 8001682:	4602      	mov	r2, r0
 8001684:	4b27      	ldr	r3, [pc, #156]	; (8001724 <main+0xe8>)
 8001686:	601a      	str	r2, [r3, #0]

  /* creation of SolenoidQueue */
  SolenoidQueueHandle = osMessageQueueNew (16, sizeof(uint16_t), &SolenoidQueue_attributes);
 8001688:	4a27      	ldr	r2, [pc, #156]	; (8001728 <main+0xec>)
 800168a:	2102      	movs	r1, #2
 800168c:	2010      	movs	r0, #16
 800168e:	f003 f907 	bl	80048a0 <osMessageQueueNew>
 8001692:	4602      	mov	r2, r0
 8001694:	4b25      	ldr	r3, [pc, #148]	; (800172c <main+0xf0>)
 8001696:	601a      	str	r2, [r3, #0]

  /* creation of UserQueue */
  UserQueueHandle = osMessageQueueNew (16, sizeof(uint16_t), &UserQueue_attributes);
 8001698:	4a25      	ldr	r2, [pc, #148]	; (8001730 <main+0xf4>)
 800169a:	2102      	movs	r1, #2
 800169c:	2010      	movs	r0, #16
 800169e:	f003 f8ff 	bl	80048a0 <osMessageQueueNew>
 80016a2:	4602      	mov	r2, r0
 80016a4:	4b23      	ldr	r3, [pc, #140]	; (8001734 <main+0xf8>)
 80016a6:	601a      	str	r2, [r3, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of XbeeTask */
  XbeeTaskHandle = osThreadNew(StartXbeeTask, NULL, &XbeeTask_attributes);
 80016a8:	4a23      	ldr	r2, [pc, #140]	; (8001738 <main+0xfc>)
 80016aa:	2100      	movs	r1, #0
 80016ac:	4823      	ldr	r0, [pc, #140]	; (800173c <main+0x100>)
 80016ae:	f003 f81f 	bl	80046f0 <osThreadNew>
 80016b2:	4602      	mov	r2, r0
 80016b4:	4b22      	ldr	r3, [pc, #136]	; (8001740 <main+0x104>)
 80016b6:	601a      	str	r2, [r3, #0]

  /* creation of UserTask */
  UserTaskHandle = osThreadNew(StartUserTask, NULL, &UserTask_attributes);
 80016b8:	4a22      	ldr	r2, [pc, #136]	; (8001744 <main+0x108>)
 80016ba:	2100      	movs	r1, #0
 80016bc:	4822      	ldr	r0, [pc, #136]	; (8001748 <main+0x10c>)
 80016be:	f003 f817 	bl	80046f0 <osThreadNew>
 80016c2:	4602      	mov	r2, r0
 80016c4:	4b21      	ldr	r3, [pc, #132]	; (800174c <main+0x110>)
 80016c6:	601a      	str	r2, [r3, #0]

  /* creation of SolenoidTask */
  SolenoidTaskHandle = osThreadNew(StartSolenoidTask, NULL, &SolenoidTask_attributes);
 80016c8:	4a21      	ldr	r2, [pc, #132]	; (8001750 <main+0x114>)
 80016ca:	2100      	movs	r1, #0
 80016cc:	4821      	ldr	r0, [pc, #132]	; (8001754 <main+0x118>)
 80016ce:	f003 f80f 	bl	80046f0 <osThreadNew>
 80016d2:	4602      	mov	r2, r0
 80016d4:	4b20      	ldr	r3, [pc, #128]	; (8001758 <main+0x11c>)
 80016d6:	601a      	str	r2, [r3, #0]

  /* creation of WeatherTask */
  WeatherTaskHandle = osThreadNew(StartWeatherTask, NULL, &WeatherTask_attributes);
 80016d8:	4a20      	ldr	r2, [pc, #128]	; (800175c <main+0x120>)
 80016da:	2100      	movs	r1, #0
 80016dc:	4820      	ldr	r0, [pc, #128]	; (8001760 <main+0x124>)
 80016de:	f003 f807 	bl	80046f0 <osThreadNew>
 80016e2:	4602      	mov	r2, r0
 80016e4:	4b1f      	ldr	r3, [pc, #124]	; (8001764 <main+0x128>)
 80016e6:	601a      	str	r2, [r3, #0]

  /* creation of FlowTask */
  FlowTaskHandle = osThreadNew(StartFlowTask, NULL, &FlowTask_attributes);
 80016e8:	4a1f      	ldr	r2, [pc, #124]	; (8001768 <main+0x12c>)
 80016ea:	2100      	movs	r1, #0
 80016ec:	481f      	ldr	r0, [pc, #124]	; (800176c <main+0x130>)
 80016ee:	f002 ffff 	bl	80046f0 <osThreadNew>
 80016f2:	4602      	mov	r2, r0
 80016f4:	4b1e      	ldr	r3, [pc, #120]	; (8001770 <main+0x134>)
 80016f6:	601a      	str	r2, [r3, #0]

  /* creation of ProcessingTask */
  ProcessingTaskHandle = osThreadNew(StartProcessingTask, NULL, &ProcessingTask_attributes);
 80016f8:	4a1e      	ldr	r2, [pc, #120]	; (8001774 <main+0x138>)
 80016fa:	2100      	movs	r1, #0
 80016fc:	481e      	ldr	r0, [pc, #120]	; (8001778 <main+0x13c>)
 80016fe:	f002 fff7 	bl	80046f0 <osThreadNew>
 8001702:	4602      	mov	r2, r0
 8001704:	4b1d      	ldr	r3, [pc, #116]	; (800177c <main+0x140>)
 8001706:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001708:	f002 ffbe 	bl	8004688 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while(1)
 800170c:	e7fe      	b.n	800170c <main+0xd0>
 800170e:	bf00      	nop
 8001710:	08007314 	.word	0x08007314
 8001714:	2000213c 	.word	0x2000213c
 8001718:	0800732c 	.word	0x0800732c
 800171c:	200023b8 	.word	0x200023b8
 8001720:	08007344 	.word	0x08007344
 8001724:	200023a8 	.word	0x200023a8
 8001728:	0800735c 	.word	0x0800735c
 800172c:	20002138 	.word	0x20002138
 8001730:	08007374 	.word	0x08007374
 8001734:	20002144 	.word	0x20002144
 8001738:	0800723c 	.word	0x0800723c
 800173c:	08002729 	.word	0x08002729
 8001740:	20002140 	.word	0x20002140
 8001744:	08007260 	.word	0x08007260
 8001748:	08002751 	.word	0x08002751
 800174c:	200023a4 	.word	0x200023a4
 8001750:	08007284 	.word	0x08007284
 8001754:	080028b9 	.word	0x080028b9
 8001758:	20002408 	.word	0x20002408
 800175c:	080072a8 	.word	0x080072a8
 8001760:	080028c9 	.word	0x080028c9
 8001764:	20002388 	.word	0x20002388
 8001768:	080072cc 	.word	0x080072cc
 800176c:	08002931 	.word	0x08002931
 8001770:	200023b4 	.word	0x200023b4
 8001774:	080072f0 	.word	0x080072f0
 8001778:	08002941 	.word	0x08002941
 800177c:	20002404 	.word	0x20002404

08001780 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b090      	sub	sp, #64	; 0x40
 8001784:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001786:	f107 0318 	add.w	r3, r7, #24
 800178a:	2228      	movs	r2, #40	; 0x28
 800178c:	2100      	movs	r1, #0
 800178e:	4618      	mov	r0, r3
 8001790:	f005 fcd3 	bl	800713a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001794:	1d3b      	adds	r3, r7, #4
 8001796:	2200      	movs	r2, #0
 8001798:	601a      	str	r2, [r3, #0]
 800179a:	605a      	str	r2, [r3, #4]
 800179c:	609a      	str	r2, [r3, #8]
 800179e:	60da      	str	r2, [r3, #12]
 80017a0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80017a2:	2302      	movs	r3, #2
 80017a4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017a6:	2301      	movs	r3, #1
 80017a8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80017aa:	2310      	movs	r3, #16
 80017ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017ae:	2302      	movs	r3, #2
 80017b0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80017b2:	2300      	movs	r3, #0
 80017b4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80017b6:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 80017ba:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017bc:	f107 0318 	add.w	r3, r7, #24
 80017c0:	4618      	mov	r0, r3
 80017c2:	f001 fd7b 	bl	80032bc <HAL_RCC_OscConfig>
 80017c6:	4603      	mov	r3, r0
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d001      	beq.n	80017d0 <SystemClock_Config+0x50>
  {
    Error_Handler();
 80017cc:	f001 f8d2 	bl	8002974 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017d0:	230f      	movs	r3, #15
 80017d2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017d4:	2302      	movs	r3, #2
 80017d6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017d8:	2300      	movs	r3, #0
 80017da:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80017dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80017e0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017e2:	2300      	movs	r3, #0
 80017e4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80017e6:	1d3b      	adds	r3, r7, #4
 80017e8:	2102      	movs	r1, #2
 80017ea:	4618      	mov	r0, r3
 80017ec:	f001 ffe6 	bl	80037bc <HAL_RCC_ClockConfig>
 80017f0:	4603      	mov	r3, r0
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d001      	beq.n	80017fa <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80017f6:	f001 f8bd 	bl	8002974 <Error_Handler>
  }
}
 80017fa:	bf00      	nop
 80017fc:	3740      	adds	r7, #64	; 0x40
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}
	...

08001804 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b086      	sub	sp, #24
 8001808:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800180a:	f107 0308 	add.w	r3, r7, #8
 800180e:	2200      	movs	r2, #0
 8001810:	601a      	str	r2, [r3, #0]
 8001812:	605a      	str	r2, [r3, #4]
 8001814:	609a      	str	r2, [r3, #8]
 8001816:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001818:	463b      	mov	r3, r7
 800181a:	2200      	movs	r2, #0
 800181c:	601a      	str	r2, [r3, #0]
 800181e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001820:	4b1d      	ldr	r3, [pc, #116]	; (8001898 <MX_TIM2_Init+0x94>)
 8001822:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001826:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001828:	4b1b      	ldr	r3, [pc, #108]	; (8001898 <MX_TIM2_Init+0x94>)
 800182a:	2200      	movs	r2, #0
 800182c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800182e:	4b1a      	ldr	r3, [pc, #104]	; (8001898 <MX_TIM2_Init+0x94>)
 8001830:	2200      	movs	r2, #0
 8001832:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001834:	4b18      	ldr	r3, [pc, #96]	; (8001898 <MX_TIM2_Init+0x94>)
 8001836:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800183a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800183c:	4b16      	ldr	r3, [pc, #88]	; (8001898 <MX_TIM2_Init+0x94>)
 800183e:	2200      	movs	r2, #0
 8001840:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001842:	4b15      	ldr	r3, [pc, #84]	; (8001898 <MX_TIM2_Init+0x94>)
 8001844:	2200      	movs	r2, #0
 8001846:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001848:	4813      	ldr	r0, [pc, #76]	; (8001898 <MX_TIM2_Init+0x94>)
 800184a:	f002 f983 	bl	8003b54 <HAL_TIM_Base_Init>
 800184e:	4603      	mov	r3, r0
 8001850:	2b00      	cmp	r3, #0
 8001852:	d001      	beq.n	8001858 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001854:	f001 f88e 	bl	8002974 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001858:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800185c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800185e:	f107 0308 	add.w	r3, r7, #8
 8001862:	4619      	mov	r1, r3
 8001864:	480c      	ldr	r0, [pc, #48]	; (8001898 <MX_TIM2_Init+0x94>)
 8001866:	f002 fb69 	bl	8003f3c <HAL_TIM_ConfigClockSource>
 800186a:	4603      	mov	r3, r0
 800186c:	2b00      	cmp	r3, #0
 800186e:	d001      	beq.n	8001874 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001870:	f001 f880 	bl	8002974 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001874:	2300      	movs	r3, #0
 8001876:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001878:	2300      	movs	r3, #0
 800187a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800187c:	463b      	mov	r3, r7
 800187e:	4619      	mov	r1, r3
 8001880:	4805      	ldr	r0, [pc, #20]	; (8001898 <MX_TIM2_Init+0x94>)
 8001882:	f002 fd2f 	bl	80042e4 <HAL_TIMEx_MasterConfigSynchronization>
 8001886:	4603      	mov	r3, r0
 8001888:	2b00      	cmp	r3, #0
 800188a:	d001      	beq.n	8001890 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800188c:	f001 f872 	bl	8002974 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001890:	bf00      	nop
 8001892:	3718      	adds	r7, #24
 8001894:	46bd      	mov	sp, r7
 8001896:	bd80      	pop	{r7, pc}
 8001898:	200023bc 	.word	0x200023bc

0800189c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80018a0:	4b11      	ldr	r3, [pc, #68]	; (80018e8 <MX_USART3_UART_Init+0x4c>)
 80018a2:	4a12      	ldr	r2, [pc, #72]	; (80018ec <MX_USART3_UART_Init+0x50>)
 80018a4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80018a6:	4b10      	ldr	r3, [pc, #64]	; (80018e8 <MX_USART3_UART_Init+0x4c>)
 80018a8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80018ac:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80018ae:	4b0e      	ldr	r3, [pc, #56]	; (80018e8 <MX_USART3_UART_Init+0x4c>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80018b4:	4b0c      	ldr	r3, [pc, #48]	; (80018e8 <MX_USART3_UART_Init+0x4c>)
 80018b6:	2200      	movs	r2, #0
 80018b8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80018ba:	4b0b      	ldr	r3, [pc, #44]	; (80018e8 <MX_USART3_UART_Init+0x4c>)
 80018bc:	2200      	movs	r2, #0
 80018be:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80018c0:	4b09      	ldr	r3, [pc, #36]	; (80018e8 <MX_USART3_UART_Init+0x4c>)
 80018c2:	220c      	movs	r2, #12
 80018c4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018c6:	4b08      	ldr	r3, [pc, #32]	; (80018e8 <MX_USART3_UART_Init+0x4c>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80018cc:	4b06      	ldr	r3, [pc, #24]	; (80018e8 <MX_USART3_UART_Init+0x4c>)
 80018ce:	2200      	movs	r2, #0
 80018d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80018d2:	4805      	ldr	r0, [pc, #20]	; (80018e8 <MX_USART3_UART_Init+0x4c>)
 80018d4:	f002 fd76 	bl	80043c4 <HAL_UART_Init>
 80018d8:	4603      	mov	r3, r0
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d001      	beq.n	80018e2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80018de:	f001 f849 	bl	8002974 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80018e2:	bf00      	nop
 80018e4:	bd80      	pop	{r7, pc}
 80018e6:	bf00      	nop
 80018e8:	200020c0 	.word	0x200020c0
 80018ec:	40004800 	.word	0x40004800

080018f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b088      	sub	sp, #32
 80018f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018f6:	f107 0310 	add.w	r3, r7, #16
 80018fa:	2200      	movs	r2, #0
 80018fc:	601a      	str	r2, [r3, #0]
 80018fe:	605a      	str	r2, [r3, #4]
 8001900:	609a      	str	r2, [r3, #8]
 8001902:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001904:	4b65      	ldr	r3, [pc, #404]	; (8001a9c <MX_GPIO_Init+0x1ac>)
 8001906:	699b      	ldr	r3, [r3, #24]
 8001908:	4a64      	ldr	r2, [pc, #400]	; (8001a9c <MX_GPIO_Init+0x1ac>)
 800190a:	f043 0310 	orr.w	r3, r3, #16
 800190e:	6193      	str	r3, [r2, #24]
 8001910:	4b62      	ldr	r3, [pc, #392]	; (8001a9c <MX_GPIO_Init+0x1ac>)
 8001912:	699b      	ldr	r3, [r3, #24]
 8001914:	f003 0310 	and.w	r3, r3, #16
 8001918:	60fb      	str	r3, [r7, #12]
 800191a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800191c:	4b5f      	ldr	r3, [pc, #380]	; (8001a9c <MX_GPIO_Init+0x1ac>)
 800191e:	699b      	ldr	r3, [r3, #24]
 8001920:	4a5e      	ldr	r2, [pc, #376]	; (8001a9c <MX_GPIO_Init+0x1ac>)
 8001922:	f043 0320 	orr.w	r3, r3, #32
 8001926:	6193      	str	r3, [r2, #24]
 8001928:	4b5c      	ldr	r3, [pc, #368]	; (8001a9c <MX_GPIO_Init+0x1ac>)
 800192a:	699b      	ldr	r3, [r3, #24]
 800192c:	f003 0320 	and.w	r3, r3, #32
 8001930:	60bb      	str	r3, [r7, #8]
 8001932:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001934:	4b59      	ldr	r3, [pc, #356]	; (8001a9c <MX_GPIO_Init+0x1ac>)
 8001936:	699b      	ldr	r3, [r3, #24]
 8001938:	4a58      	ldr	r2, [pc, #352]	; (8001a9c <MX_GPIO_Init+0x1ac>)
 800193a:	f043 0304 	orr.w	r3, r3, #4
 800193e:	6193      	str	r3, [r2, #24]
 8001940:	4b56      	ldr	r3, [pc, #344]	; (8001a9c <MX_GPIO_Init+0x1ac>)
 8001942:	699b      	ldr	r3, [r3, #24]
 8001944:	f003 0304 	and.w	r3, r3, #4
 8001948:	607b      	str	r3, [r7, #4]
 800194a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800194c:	4b53      	ldr	r3, [pc, #332]	; (8001a9c <MX_GPIO_Init+0x1ac>)
 800194e:	699b      	ldr	r3, [r3, #24]
 8001950:	4a52      	ldr	r2, [pc, #328]	; (8001a9c <MX_GPIO_Init+0x1ac>)
 8001952:	f043 0308 	orr.w	r3, r3, #8
 8001956:	6193      	str	r3, [r2, #24]
 8001958:	4b50      	ldr	r3, [pc, #320]	; (8001a9c <MX_GPIO_Init+0x1ac>)
 800195a:	699b      	ldr	r3, [r3, #24]
 800195c:	f003 0308 	and.w	r3, r3, #8
 8001960:	603b      	str	r3, [r7, #0]
 8001962:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8001964:	2200      	movs	r2, #0
 8001966:	f44f 51f9 	mov.w	r1, #7968	; 0x1f20
 800196a:	484d      	ldr	r0, [pc, #308]	; (8001aa0 <MX_GPIO_Init+0x1b0>)
 800196c:	f001 fc6b 	bl	8003246 <HAL_GPIO_WritePin>
                          |GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_4
 8001970:	2200      	movs	r2, #0
 8001972:	f24e 01b0 	movw	r1, #57520	; 0xe0b0
 8001976:	484b      	ldr	r0, [pc, #300]	; (8001aa4 <MX_GPIO_Init+0x1b4>)
 8001978:	f001 fc65 	bl	8003246 <HAL_GPIO_WritePin>
                          |GPIO_PIN_5|GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 800197c:	2200      	movs	r2, #0
 800197e:	f44f 51fe 	mov.w	r1, #8128	; 0x1fc0
 8001982:	4849      	ldr	r0, [pc, #292]	; (8001aa8 <MX_GPIO_Init+0x1b8>)
 8001984:	f001 fc5f 	bl	8003246 <HAL_GPIO_WritePin>
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 8001988:	2200      	movs	r2, #0
 800198a:	2104      	movs	r1, #4
 800198c:	4847      	ldr	r0, [pc, #284]	; (8001aac <MX_GPIO_Init+0x1bc>)
 800198e:	f001 fc5a 	bl	8003246 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001992:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001996:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001998:	4b45      	ldr	r3, [pc, #276]	; (8001ab0 <MX_GPIO_Init+0x1c0>)
 800199a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800199c:	2300      	movs	r3, #0
 800199e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80019a0:	f107 0310 	add.w	r3, r7, #16
 80019a4:	4619      	mov	r1, r3
 80019a6:	4840      	ldr	r0, [pc, #256]	; (8001aa8 <MX_GPIO_Init+0x1b8>)
 80019a8:	f001 fadc 	bl	8002f64 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 80019ac:	2307      	movs	r3, #7
 80019ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019b0:	2300      	movs	r3, #0
 80019b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b4:	2300      	movs	r3, #0
 80019b6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019b8:	f107 0310 	add.w	r3, r7, #16
 80019bc:	4619      	mov	r1, r3
 80019be:	483a      	ldr	r0, [pc, #232]	; (8001aa8 <MX_GPIO_Init+0x1b8>)
 80019c0:	f001 fad0 	bl	8002f64 <HAL_GPIO_Init>

  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80019c4:	230c      	movs	r3, #12
 80019c6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019c8:	2302      	movs	r3, #2
 80019ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019cc:	2302      	movs	r3, #2
 80019ce:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019d0:	f107 0310 	add.w	r3, r7, #16
 80019d4:	4619      	mov	r1, r3
 80019d6:	4832      	ldr	r0, [pc, #200]	; (8001aa0 <MX_GPIO_Init+0x1b0>)
 80019d8:	f001 fac4 	bl	8002f64 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA8 PA9 PA10
                           PA11 PA12 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 80019dc:	f44f 53f9 	mov.w	r3, #7968	; 0x1f20
 80019e0:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019e2:	2301      	movs	r3, #1
 80019e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e6:	2300      	movs	r3, #0
 80019e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ea:	2302      	movs	r3, #2
 80019ec:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019ee:	f107 0310 	add.w	r3, r7, #16
 80019f2:	4619      	mov	r1, r3
 80019f4:	482a      	ldr	r0, [pc, #168]	; (8001aa0 <MX_GPIO_Init+0x1b0>)
 80019f6:	f001 fab5 	bl	8002f64 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 80019fa:	2307      	movs	r3, #7
 80019fc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019fe:	2300      	movs	r3, #0
 8001a00:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001a02:	2302      	movs	r3, #2
 8001a04:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a06:	f107 0310 	add.w	r3, r7, #16
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	4825      	ldr	r0, [pc, #148]	; (8001aa4 <MX_GPIO_Init+0x1b4>)
 8001a0e:	f001 faa9 	bl	8002f64 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB13 PB14 PB15 PB4
                           PB5 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_4
 8001a12:	f24e 03b0 	movw	r3, #57520	; 0xe0b0
 8001a16:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a18:	2301      	movs	r3, #1
 8001a1a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a20:	2302      	movs	r3, #2
 8001a22:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a24:	f107 0310 	add.w	r3, r7, #16
 8001a28:	4619      	mov	r1, r3
 8001a2a:	481e      	ldr	r0, [pc, #120]	; (8001aa4 <MX_GPIO_Init+0x1b4>)
 8001a2c:	f001 fa9a 	bl	8002f64 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC6 PC7 PC8 PC9
                           PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 8001a30:	f44f 53fe 	mov.w	r3, #8128	; 0x1fc0
 8001a34:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a36:	2301      	movs	r3, #1
 8001a38:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a3e:	2302      	movs	r3, #2
 8001a40:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a42:	f107 0310 	add.w	r3, r7, #16
 8001a46:	4619      	mov	r1, r3
 8001a48:	4817      	ldr	r0, [pc, #92]	; (8001aa8 <MX_GPIO_Init+0x1b8>)
 8001a4a:	f001 fa8b 	bl	8002f64 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001a4e:	2304      	movs	r3, #4
 8001a50:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a52:	2301      	movs	r3, #1
 8001a54:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a56:	2300      	movs	r3, #0
 8001a58:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a5a:	2302      	movs	r3, #2
 8001a5c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a5e:	f107 0310 	add.w	r3, r7, #16
 8001a62:	4619      	mov	r1, r3
 8001a64:	4811      	ldr	r0, [pc, #68]	; (8001aac <MX_GPIO_Init+0x1bc>)
 8001a66:	f001 fa7d 	bl	8002f64 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001a6a:	2340      	movs	r3, #64	; 0x40
 8001a6c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a72:	2300      	movs	r3, #0
 8001a74:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a76:	f107 0310 	add.w	r3, r7, #16
 8001a7a:	4619      	mov	r1, r3
 8001a7c:	4809      	ldr	r0, [pc, #36]	; (8001aa4 <MX_GPIO_Init+0x1b4>)
 8001a7e:	f001 fa71 	bl	8002f64 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8001a82:	2200      	movs	r2, #0
 8001a84:	2105      	movs	r1, #5
 8001a86:	2028      	movs	r0, #40	; 0x28
 8001a88:	f001 fa41 	bl	8002f0e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001a8c:	2028      	movs	r0, #40	; 0x28
 8001a8e:	f001 fa5a 	bl	8002f46 <HAL_NVIC_EnableIRQ>

}
 8001a92:	bf00      	nop
 8001a94:	3720      	adds	r7, #32
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	40021000 	.word	0x40021000
 8001aa0:	40010800 	.word	0x40010800
 8001aa4:	40010c00 	.word	0x40010c00
 8001aa8:	40011000 	.word	0x40011000
 8001aac:	40011400 	.word	0x40011400
 8001ab0:	10110000 	.word	0x10110000

08001ab4 <commandToLCD>:

/* USER CODE BEGIN 4 */
void commandToLCD(void)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	af00      	add	r7, sp, #0
	HAL_Delay(20);
 8001ab8:	2014      	movs	r0, #20
 8001aba:	f001 f951 	bl	8002d60 <HAL_Delay>

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, 0);//RS low
 8001abe:	2200      	movs	r2, #0
 8001ac0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001ac4:	4869      	ldr	r0, [pc, #420]	; (8001c6c <commandToLCD+0x1b8>)
 8001ac6:	f001 fbbe 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 0);//R/W low
 8001aca:	2200      	movs	r2, #0
 8001acc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001ad0:	4866      	ldr	r0, [pc, #408]	; (8001c6c <commandToLCD+0x1b8>)
 8001ad2:	f001 fbb8 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 1);//E high
 8001ad6:	2201      	movs	r2, #1
 8001ad8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001adc:	4863      	ldr	r0, [pc, #396]	; (8001c6c <commandToLCD+0x1b8>)
 8001ade:	f001 fbb2 	bl	8003246 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 0);//D0	//Enable 8 bit data, 2 display lines
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001ae8:	4861      	ldr	r0, [pc, #388]	; (8001c70 <commandToLCD+0x1bc>)
 8001aea:	f001 fbac 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 0);//D1
 8001aee:	2200      	movs	r2, #0
 8001af0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001af4:	485e      	ldr	r0, [pc, #376]	; (8001c70 <commandToLCD+0x1bc>)
 8001af6:	f001 fba6 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 0);//D2//letter font, 1 = 5x11, 0 = 5x8
 8001afa:	2200      	movs	r2, #0
 8001afc:	2140      	movs	r1, #64	; 0x40
 8001afe:	485c      	ldr	r0, [pc, #368]	; (8001c70 <commandToLCD+0x1bc>)
 8001b00:	f001 fba1 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 1);//D3//number of lines, 1 = 2, 0 = 1
 8001b04:	2201      	movs	r2, #1
 8001b06:	2180      	movs	r1, #128	; 0x80
 8001b08:	4859      	ldr	r0, [pc, #356]	; (8001c70 <commandToLCD+0x1bc>)
 8001b0a:	f001 fb9c 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 1);//D4//interface bit length, 1 = 8bit, 0 = 4bit
 8001b0e:	2201      	movs	r2, #1
 8001b10:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001b14:	4857      	ldr	r0, [pc, #348]	; (8001c74 <commandToLCD+0x1c0>)
 8001b16:	f001 fb96 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 1);//D5
 8001b1a:	2201      	movs	r2, #1
 8001b1c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001b20:	4854      	ldr	r0, [pc, #336]	; (8001c74 <commandToLCD+0x1c0>)
 8001b22:	f001 fb90 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 0);//D6
 8001b26:	2200      	movs	r2, #0
 8001b28:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001b2c:	4851      	ldr	r0, [pc, #324]	; (8001c74 <commandToLCD+0x1c0>)
 8001b2e:	f001 fb8a 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);//D7
 8001b32:	2200      	movs	r2, #0
 8001b34:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001b38:	484e      	ldr	r0, [pc, #312]	; (8001c74 <commandToLCD+0x1c0>)
 8001b3a:	f001 fb84 	bl	8003246 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 0);//E low
 8001b3e:	2200      	movs	r2, #0
 8001b40:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b44:	4849      	ldr	r0, [pc, #292]	; (8001c6c <commandToLCD+0x1b8>)
 8001b46:	f001 fb7e 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_Delay(5);
 8001b4a:	2005      	movs	r0, #5
 8001b4c:	f001 f908 	bl	8002d60 <HAL_Delay>



	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 1);//E high
 8001b50:	2201      	movs	r2, #1
 8001b52:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b56:	4845      	ldr	r0, [pc, #276]	; (8001c6c <commandToLCD+0x1b8>)
 8001b58:	f001 fb75 	bl	8003246 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 1);//D0//cursor blinking on = 1	//Enable Display, Cursor, Blink
 8001b5c:	2201      	movs	r2, #1
 8001b5e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001b62:	4843      	ldr	r0, [pc, #268]	; (8001c70 <commandToLCD+0x1bc>)
 8001b64:	f001 fb6f 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 1);//D1//cursor on = 1
 8001b68:	2201      	movs	r2, #1
 8001b6a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001b6e:	4840      	ldr	r0, [pc, #256]	; (8001c70 <commandToLCD+0x1bc>)
 8001b70:	f001 fb69 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 1);//D2//display on = 1
 8001b74:	2201      	movs	r2, #1
 8001b76:	2140      	movs	r1, #64	; 0x40
 8001b78:	483d      	ldr	r0, [pc, #244]	; (8001c70 <commandToLCD+0x1bc>)
 8001b7a:	f001 fb64 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 1);//D3
 8001b7e:	2201      	movs	r2, #1
 8001b80:	2180      	movs	r1, #128	; 0x80
 8001b82:	483b      	ldr	r0, [pc, #236]	; (8001c70 <commandToLCD+0x1bc>)
 8001b84:	f001 fb5f 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 0);//D4
 8001b88:	2200      	movs	r2, #0
 8001b8a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001b8e:	4839      	ldr	r0, [pc, #228]	; (8001c74 <commandToLCD+0x1c0>)
 8001b90:	f001 fb59 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 0);//D5
 8001b94:	2200      	movs	r2, #0
 8001b96:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001b9a:	4836      	ldr	r0, [pc, #216]	; (8001c74 <commandToLCD+0x1c0>)
 8001b9c:	f001 fb53 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 0);//D6
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ba6:	4833      	ldr	r0, [pc, #204]	; (8001c74 <commandToLCD+0x1c0>)
 8001ba8:	f001 fb4d 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);//D7
 8001bac:	2200      	movs	r2, #0
 8001bae:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001bb2:	4830      	ldr	r0, [pc, #192]	; (8001c74 <commandToLCD+0x1c0>)
 8001bb4:	f001 fb47 	bl	8003246 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 0);//E low
 8001bb8:	2200      	movs	r2, #0
 8001bba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001bbe:	482b      	ldr	r0, [pc, #172]	; (8001c6c <commandToLCD+0x1b8>)
 8001bc0:	f001 fb41 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_Delay(5);
 8001bc4:	2005      	movs	r0, #5
 8001bc6:	f001 f8cb 	bl	8002d60 <HAL_Delay>


	clear();
 8001bca:	f000 f92b 	bl	8001e24 <clear>


	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 1);//E high
 8001bce:	2201      	movs	r2, #1
 8001bd0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001bd4:	4825      	ldr	r0, [pc, #148]	; (8001c6c <commandToLCD+0x1b8>)
 8001bd6:	f001 fb36 	bl	8003246 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 0);//D0	//Set Move Cursor Right
 8001bda:	2200      	movs	r2, #0
 8001bdc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001be0:	4823      	ldr	r0, [pc, #140]	; (8001c70 <commandToLCD+0x1bc>)
 8001be2:	f001 fb30 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 1);//D1
 8001be6:	2201      	movs	r2, #1
 8001be8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001bec:	4820      	ldr	r0, [pc, #128]	; (8001c70 <commandToLCD+0x1bc>)
 8001bee:	f001 fb2a 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 1);//D2//right
 8001bf2:	2201      	movs	r2, #1
 8001bf4:	2140      	movs	r1, #64	; 0x40
 8001bf6:	481e      	ldr	r0, [pc, #120]	; (8001c70 <commandToLCD+0x1bc>)
 8001bf8:	f001 fb25 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 0);//D3
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	2180      	movs	r1, #128	; 0x80
 8001c00:	481b      	ldr	r0, [pc, #108]	; (8001c70 <commandToLCD+0x1bc>)
 8001c02:	f001 fb20 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 0);//D4
 8001c06:	2200      	movs	r2, #0
 8001c08:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001c0c:	4819      	ldr	r0, [pc, #100]	; (8001c74 <commandToLCD+0x1c0>)
 8001c0e:	f001 fb1a 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 0);//D5
 8001c12:	2200      	movs	r2, #0
 8001c14:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001c18:	4816      	ldr	r0, [pc, #88]	; (8001c74 <commandToLCD+0x1c0>)
 8001c1a:	f001 fb14 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 0);//D6
 8001c1e:	2200      	movs	r2, #0
 8001c20:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c24:	4813      	ldr	r0, [pc, #76]	; (8001c74 <commandToLCD+0x1c0>)
 8001c26:	f001 fb0e 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);//D7
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001c30:	4810      	ldr	r0, [pc, #64]	; (8001c74 <commandToLCD+0x1c0>)
 8001c32:	f001 fb08 	bl	8003246 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 0); //E low
 8001c36:	2200      	movs	r2, #0
 8001c38:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c3c:	480b      	ldr	r0, [pc, #44]	; (8001c6c <commandToLCD+0x1b8>)
 8001c3e:	f001 fb02 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_Delay(5);
 8001c42:	2005      	movs	r0, #5
 8001c44:	f001 f88c 	bl	8002d60 <HAL_Delay>

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 1);//R/W high
 8001c48:	2201      	movs	r2, #1
 8001c4a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001c4e:	4807      	ldr	r0, [pc, #28]	; (8001c6c <commandToLCD+0x1b8>)
 8001c50:	f001 faf9 	bl	8003246 <HAL_GPIO_WritePin>
	while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == 1)
 8001c54:	bf00      	nop
 8001c56:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001c5a:	4806      	ldr	r0, [pc, #24]	; (8001c74 <commandToLCD+0x1c0>)
 8001c5c:	f001 fadc 	bl	8003218 <HAL_GPIO_ReadPin>
 8001c60:	4603      	mov	r3, r0
 8001c62:	2b01      	cmp	r3, #1
 8001c64:	d0f7      	beq.n	8001c56 <commandToLCD+0x1a2>
	{}
}
 8001c66:	bf00      	nop
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	40010c00 	.word	0x40010c00
 8001c70:	40011000 	.word	0x40011000
 8001c74:	40010800 	.word	0x40010800

08001c78 <printPassword>:
void printPassword(void)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, 1);//RS high
 8001c7c:	2201      	movs	r2, #1
 8001c7e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001c82:	4813      	ldr	r0, [pc, #76]	; (8001cd0 <printPassword+0x58>)
 8001c84:	f001 fadf 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 0);//R/W low
 8001c88:	2200      	movs	r2, #0
 8001c8a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001c8e:	4810      	ldr	r0, [pc, #64]	; (8001cd0 <printPassword+0x58>)
 8001c90:	f001 fad9 	bl	8003246 <HAL_GPIO_WritePin>
	letter('P');
 8001c94:	2050      	movs	r0, #80	; 0x50
 8001c96:	f7fe fa5b 	bl	8000150 <letter>
	letter('a');
 8001c9a:	2061      	movs	r0, #97	; 0x61
 8001c9c:	f7fe fa58 	bl	8000150 <letter>
	letter('s');
 8001ca0:	2073      	movs	r0, #115	; 0x73
 8001ca2:	f7fe fa55 	bl	8000150 <letter>
	letter('s');
 8001ca6:	2073      	movs	r0, #115	; 0x73
 8001ca8:	f7fe fa52 	bl	8000150 <letter>
	letter('w');
 8001cac:	2077      	movs	r0, #119	; 0x77
 8001cae:	f7fe fa4f 	bl	8000150 <letter>
	letter('o');
 8001cb2:	206f      	movs	r0, #111	; 0x6f
 8001cb4:	f7fe fa4c 	bl	8000150 <letter>
	letter('r');
 8001cb8:	2072      	movs	r0, #114	; 0x72
 8001cba:	f7fe fa49 	bl	8000150 <letter>
	letter('d');
 8001cbe:	2064      	movs	r0, #100	; 0x64
 8001cc0:	f7fe fa46 	bl	8000150 <letter>
	letter(':');
 8001cc4:	203a      	movs	r0, #58	; 0x3a
 8001cc6:	f7fe fa43 	bl	8000150 <letter>
}
 8001cca:	bf00      	nop
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	bf00      	nop
 8001cd0:	40010c00 	.word	0x40010c00

08001cd4 <line1>:
void line1(void)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, 0);//RS low
 8001cd8:	2200      	movs	r2, #0
 8001cda:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001cde:	4824      	ldr	r0, [pc, #144]	; (8001d70 <line1+0x9c>)
 8001ce0:	f001 fab1 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 0);//R/W low
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001cea:	4821      	ldr	r0, [pc, #132]	; (8001d70 <line1+0x9c>)
 8001cec:	f001 faab 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 1);//E high
 8001cf0:	2201      	movs	r2, #1
 8001cf2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001cf6:	481e      	ldr	r0, [pc, #120]	; (8001d70 <line1+0x9c>)
 8001cf8:	f001 faa5 	bl	8003246 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 0);//D0	//Set DDRAM to start of line 1
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001d02:	481c      	ldr	r0, [pc, #112]	; (8001d74 <line1+0xa0>)
 8001d04:	f001 fa9f 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 0);//D1
 8001d08:	2200      	movs	r2, #0
 8001d0a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001d0e:	4819      	ldr	r0, [pc, #100]	; (8001d74 <line1+0xa0>)
 8001d10:	f001 fa99 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 0);//D2
 8001d14:	2200      	movs	r2, #0
 8001d16:	2140      	movs	r1, #64	; 0x40
 8001d18:	4816      	ldr	r0, [pc, #88]	; (8001d74 <line1+0xa0>)
 8001d1a:	f001 fa94 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 0);//D3
 8001d1e:	2200      	movs	r2, #0
 8001d20:	2180      	movs	r1, #128	; 0x80
 8001d22:	4814      	ldr	r0, [pc, #80]	; (8001d74 <line1+0xa0>)
 8001d24:	f001 fa8f 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 0);//D4
 8001d28:	2200      	movs	r2, #0
 8001d2a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001d2e:	4812      	ldr	r0, [pc, #72]	; (8001d78 <line1+0xa4>)
 8001d30:	f001 fa89 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 0);//D5
 8001d34:	2200      	movs	r2, #0
 8001d36:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001d3a:	480f      	ldr	r0, [pc, #60]	; (8001d78 <line1+0xa4>)
 8001d3c:	f001 fa83 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 0);//D6
 8001d40:	2200      	movs	r2, #0
 8001d42:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001d46:	480c      	ldr	r0, [pc, #48]	; (8001d78 <line1+0xa4>)
 8001d48:	f001 fa7d 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 1);//D7
 8001d4c:	2201      	movs	r2, #1
 8001d4e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001d52:	4809      	ldr	r0, [pc, #36]	; (8001d78 <line1+0xa4>)
 8001d54:	f001 fa77 	bl	8003246 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 0);//E low
 8001d58:	2200      	movs	r2, #0
 8001d5a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d5e:	4804      	ldr	r0, [pc, #16]	; (8001d70 <line1+0x9c>)
 8001d60:	f001 fa71 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_Delay(5);
 8001d64:	2005      	movs	r0, #5
 8001d66:	f000 fffb 	bl	8002d60 <HAL_Delay>
}
 8001d6a:	bf00      	nop
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	40010c00 	.word	0x40010c00
 8001d74:	40011000 	.word	0x40011000
 8001d78:	40010800 	.word	0x40010800

08001d7c <line2>:
void line2(void)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, 0);//RS low
 8001d80:	2200      	movs	r2, #0
 8001d82:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001d86:	4824      	ldr	r0, [pc, #144]	; (8001e18 <line2+0x9c>)
 8001d88:	f001 fa5d 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 0);//R/W low
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001d92:	4821      	ldr	r0, [pc, #132]	; (8001e18 <line2+0x9c>)
 8001d94:	f001 fa57 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 1);//E high
 8001d98:	2201      	movs	r2, #1
 8001d9a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d9e:	481e      	ldr	r0, [pc, #120]	; (8001e18 <line2+0x9c>)
 8001da0:	f001 fa51 	bl	8003246 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 0);//D0	//Set DDRAM to start of line 2
 8001da4:	2200      	movs	r2, #0
 8001da6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001daa:	481c      	ldr	r0, [pc, #112]	; (8001e1c <line2+0xa0>)
 8001dac:	f001 fa4b 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 0);//D1
 8001db0:	2200      	movs	r2, #0
 8001db2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001db6:	4819      	ldr	r0, [pc, #100]	; (8001e1c <line2+0xa0>)
 8001db8:	f001 fa45 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 0);//D2
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	2140      	movs	r1, #64	; 0x40
 8001dc0:	4816      	ldr	r0, [pc, #88]	; (8001e1c <line2+0xa0>)
 8001dc2:	f001 fa40 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 0);//D3
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	2180      	movs	r1, #128	; 0x80
 8001dca:	4814      	ldr	r0, [pc, #80]	; (8001e1c <line2+0xa0>)
 8001dcc:	f001 fa3b 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 0);//D4
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001dd6:	4812      	ldr	r0, [pc, #72]	; (8001e20 <line2+0xa4>)
 8001dd8:	f001 fa35 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 0);//D5
 8001ddc:	2200      	movs	r2, #0
 8001dde:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001de2:	480f      	ldr	r0, [pc, #60]	; (8001e20 <line2+0xa4>)
 8001de4:	f001 fa2f 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 1);//D6
 8001de8:	2201      	movs	r2, #1
 8001dea:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001dee:	480c      	ldr	r0, [pc, #48]	; (8001e20 <line2+0xa4>)
 8001df0:	f001 fa29 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 1);//D7
 8001df4:	2201      	movs	r2, #1
 8001df6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001dfa:	4809      	ldr	r0, [pc, #36]	; (8001e20 <line2+0xa4>)
 8001dfc:	f001 fa23 	bl	8003246 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 0);//E low
 8001e00:	2200      	movs	r2, #0
 8001e02:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001e06:	4804      	ldr	r0, [pc, #16]	; (8001e18 <line2+0x9c>)
 8001e08:	f001 fa1d 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_Delay(5);
 8001e0c:	2005      	movs	r0, #5
 8001e0e:	f000 ffa7 	bl	8002d60 <HAL_Delay>
}
 8001e12:	bf00      	nop
 8001e14:	bd80      	pop	{r7, pc}
 8001e16:	bf00      	nop
 8001e18:	40010c00 	.word	0x40010c00
 8001e1c:	40011000 	.word	0x40011000
 8001e20:	40010800 	.word	0x40010800

08001e24 <clear>:
void clear()
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, 0);//RS low
 8001e28:	2200      	movs	r2, #0
 8001e2a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001e2e:	4824      	ldr	r0, [pc, #144]	; (8001ec0 <clear+0x9c>)
 8001e30:	f001 fa09 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 0);//R/W low
 8001e34:	2200      	movs	r2, #0
 8001e36:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001e3a:	4821      	ldr	r0, [pc, #132]	; (8001ec0 <clear+0x9c>)
 8001e3c:	f001 fa03 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 1);//E high
 8001e40:	2201      	movs	r2, #1
 8001e42:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001e46:	481e      	ldr	r0, [pc, #120]	; (8001ec0 <clear+0x9c>)
 8001e48:	f001 f9fd 	bl	8003246 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 1);//D0	//Home and clear LCD
 8001e4c:	2201      	movs	r2, #1
 8001e4e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001e52:	481c      	ldr	r0, [pc, #112]	; (8001ec4 <clear+0xa0>)
 8001e54:	f001 f9f7 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 0);//D1
 8001e58:	2200      	movs	r2, #0
 8001e5a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001e5e:	4819      	ldr	r0, [pc, #100]	; (8001ec4 <clear+0xa0>)
 8001e60:	f001 f9f1 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 0);//D2
 8001e64:	2200      	movs	r2, #0
 8001e66:	2140      	movs	r1, #64	; 0x40
 8001e68:	4816      	ldr	r0, [pc, #88]	; (8001ec4 <clear+0xa0>)
 8001e6a:	f001 f9ec 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 0);//D3
 8001e6e:	2200      	movs	r2, #0
 8001e70:	2180      	movs	r1, #128	; 0x80
 8001e72:	4814      	ldr	r0, [pc, #80]	; (8001ec4 <clear+0xa0>)
 8001e74:	f001 f9e7 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 0);//D4
 8001e78:	2200      	movs	r2, #0
 8001e7a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001e7e:	4812      	ldr	r0, [pc, #72]	; (8001ec8 <clear+0xa4>)
 8001e80:	f001 f9e1 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 0);//D5
 8001e84:	2200      	movs	r2, #0
 8001e86:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001e8a:	480f      	ldr	r0, [pc, #60]	; (8001ec8 <clear+0xa4>)
 8001e8c:	f001 f9db 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 0);//D6
 8001e90:	2200      	movs	r2, #0
 8001e92:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001e96:	480c      	ldr	r0, [pc, #48]	; (8001ec8 <clear+0xa4>)
 8001e98:	f001 f9d5 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);//D7
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001ea2:	4809      	ldr	r0, [pc, #36]	; (8001ec8 <clear+0xa4>)
 8001ea4:	f001 f9cf 	bl	8003246 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 0); //E low
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001eae:	4804      	ldr	r0, [pc, #16]	; (8001ec0 <clear+0x9c>)
 8001eb0:	f001 f9c9 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_Delay(5);
 8001eb4:	2005      	movs	r0, #5
 8001eb6:	f000 ff53 	bl	8002d60 <HAL_Delay>
}
 8001eba:	bf00      	nop
 8001ebc:	bd80      	pop	{r7, pc}
 8001ebe:	bf00      	nop
 8001ec0:	40010c00 	.word	0x40010c00
 8001ec4:	40011000 	.word	0x40011000
 8001ec8:	40010800 	.word	0x40010800

08001ecc <correct>:
void correct()
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, 1);//RS high
 8001ed0:	2201      	movs	r2, #1
 8001ed2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001ed6:	4811      	ldr	r0, [pc, #68]	; (8001f1c <correct+0x50>)
 8001ed8:	f001 f9b5 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 0);//R/W low
 8001edc:	2200      	movs	r2, #0
 8001ede:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001ee2:	480e      	ldr	r0, [pc, #56]	; (8001f1c <correct+0x50>)
 8001ee4:	f001 f9af 	bl	8003246 <HAL_GPIO_WritePin>
	letter('C');
 8001ee8:	2043      	movs	r0, #67	; 0x43
 8001eea:	f7fe f931 	bl	8000150 <letter>
	letter('o');
 8001eee:	206f      	movs	r0, #111	; 0x6f
 8001ef0:	f7fe f92e 	bl	8000150 <letter>
	letter('r');
 8001ef4:	2072      	movs	r0, #114	; 0x72
 8001ef6:	f7fe f92b 	bl	8000150 <letter>
	letter('r');
 8001efa:	2072      	movs	r0, #114	; 0x72
 8001efc:	f7fe f928 	bl	8000150 <letter>
	letter('e');
 8001f00:	2065      	movs	r0, #101	; 0x65
 8001f02:	f7fe f925 	bl	8000150 <letter>
	letter('c');
 8001f06:	2063      	movs	r0, #99	; 0x63
 8001f08:	f7fe f922 	bl	8000150 <letter>
	letter('t');
 8001f0c:	2074      	movs	r0, #116	; 0x74
 8001f0e:	f7fe f91f 	bl	8000150 <letter>
	letter('!');
 8001f12:	2021      	movs	r0, #33	; 0x21
 8001f14:	f7fe f91c 	bl	8000150 <letter>
}
 8001f18:	bf00      	nop
 8001f1a:	bd80      	pop	{r7, pc}
 8001f1c:	40010c00 	.word	0x40010c00

08001f20 <getVal>:
void getVal(int max)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b082      	sub	sp, #8
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
	count = 0;
 8001f28:	4b01      	ldr	r3, [pc, #4]	; (8001f30 <getVal+0x10>)
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	601a      	str	r2, [r3, #0]
	while(count<max)
 8001f2e:	e1ba      	b.n	80022a6 <getVal+0x386>
 8001f30:	2000002c 	.word	0x2000002c
	{

	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, 1);//ROW1
 8001f34:	2201      	movs	r2, #1
 8001f36:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f3a:	48c0      	ldr	r0, [pc, #768]	; (800223c <getVal+0x31c>)
 8001f3c:	f001 f983 	bl	8003246 <HAL_GPIO_WritePin>

	  if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2) == 1)//COL1
 8001f40:	2104      	movs	r1, #4
 8001f42:	48bf      	ldr	r0, [pc, #764]	; (8002240 <getVal+0x320>)
 8001f44:	f001 f968 	bl	8003218 <HAL_GPIO_ReadPin>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	2b01      	cmp	r3, #1
 8001f4c:	d118      	bne.n	8001f80 <getVal+0x60>
	  {
		  letter('1');
 8001f4e:	2031      	movs	r0, #49	; 0x31
 8001f50:	f7fe f8fe 	bl	8000150 <letter>

		  while(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2) == 1)
 8001f54:	bf00      	nop
 8001f56:	2104      	movs	r1, #4
 8001f58:	48b9      	ldr	r0, [pc, #740]	; (8002240 <getVal+0x320>)
 8001f5a:	f001 f95d 	bl	8003218 <HAL_GPIO_ReadPin>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	2b01      	cmp	r3, #1
 8001f62:	d0f8      	beq.n	8001f56 <getVal+0x36>
		  {}
		  HAL_Delay(100);
 8001f64:	2064      	movs	r0, #100	; 0x64
 8001f66:	f000 fefb 	bl	8002d60 <HAL_Delay>
		  val[count] = 1;
 8001f6a:	4bb6      	ldr	r3, [pc, #728]	; (8002244 <getVal+0x324>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	4ab6      	ldr	r2, [pc, #728]	; (8002248 <getVal+0x328>)
 8001f70:	2101      	movs	r1, #1
 8001f72:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		  count++;
 8001f76:	4bb3      	ldr	r3, [pc, #716]	; (8002244 <getVal+0x324>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	3301      	adds	r3, #1
 8001f7c:	4ab1      	ldr	r2, [pc, #708]	; (8002244 <getVal+0x324>)
 8001f7e:	6013      	str	r3, [r2, #0]
	  }
	  if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_1) == 1)//COL2
 8001f80:	2102      	movs	r1, #2
 8001f82:	48af      	ldr	r0, [pc, #700]	; (8002240 <getVal+0x320>)
 8001f84:	f001 f948 	bl	8003218 <HAL_GPIO_ReadPin>
 8001f88:	4603      	mov	r3, r0
 8001f8a:	2b01      	cmp	r3, #1
 8001f8c:	d118      	bne.n	8001fc0 <getVal+0xa0>
	  {
		  letter('2');
 8001f8e:	2032      	movs	r0, #50	; 0x32
 8001f90:	f7fe f8de 	bl	8000150 <letter>

		  while(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_1) == 1)
 8001f94:	bf00      	nop
 8001f96:	2102      	movs	r1, #2
 8001f98:	48a9      	ldr	r0, [pc, #676]	; (8002240 <getVal+0x320>)
 8001f9a:	f001 f93d 	bl	8003218 <HAL_GPIO_ReadPin>
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	2b01      	cmp	r3, #1
 8001fa2:	d0f8      	beq.n	8001f96 <getVal+0x76>
		  {}
		  HAL_Delay(100);
 8001fa4:	2064      	movs	r0, #100	; 0x64
 8001fa6:	f000 fedb 	bl	8002d60 <HAL_Delay>
		  val[count] = 2;
 8001faa:	4ba6      	ldr	r3, [pc, #664]	; (8002244 <getVal+0x324>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	4aa6      	ldr	r2, [pc, #664]	; (8002248 <getVal+0x328>)
 8001fb0:	2102      	movs	r1, #2
 8001fb2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		  count++;
 8001fb6:	4ba3      	ldr	r3, [pc, #652]	; (8002244 <getVal+0x324>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	3301      	adds	r3, #1
 8001fbc:	4aa1      	ldr	r2, [pc, #644]	; (8002244 <getVal+0x324>)
 8001fbe:	6013      	str	r3, [r2, #0]
	  }
	  if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0) == 1)//COL3
 8001fc0:	2101      	movs	r1, #1
 8001fc2:	489f      	ldr	r0, [pc, #636]	; (8002240 <getVal+0x320>)
 8001fc4:	f001 f928 	bl	8003218 <HAL_GPIO_ReadPin>
 8001fc8:	4603      	mov	r3, r0
 8001fca:	2b01      	cmp	r3, #1
 8001fcc:	d118      	bne.n	8002000 <getVal+0xe0>
	  {
		  letter('3');
 8001fce:	2033      	movs	r0, #51	; 0x33
 8001fd0:	f7fe f8be 	bl	8000150 <letter>

		  while(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0) == 1)
 8001fd4:	bf00      	nop
 8001fd6:	2101      	movs	r1, #1
 8001fd8:	4899      	ldr	r0, [pc, #612]	; (8002240 <getVal+0x320>)
 8001fda:	f001 f91d 	bl	8003218 <HAL_GPIO_ReadPin>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	2b01      	cmp	r3, #1
 8001fe2:	d0f8      	beq.n	8001fd6 <getVal+0xb6>
		  {}
		  HAL_Delay(100);
 8001fe4:	2064      	movs	r0, #100	; 0x64
 8001fe6:	f000 febb 	bl	8002d60 <HAL_Delay>
		  val[count] = 3;
 8001fea:	4b96      	ldr	r3, [pc, #600]	; (8002244 <getVal+0x324>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	4a96      	ldr	r2, [pc, #600]	; (8002248 <getVal+0x328>)
 8001ff0:	2103      	movs	r1, #3
 8001ff2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		  count++;
 8001ff6:	4b93      	ldr	r3, [pc, #588]	; (8002244 <getVal+0x324>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	3301      	adds	r3, #1
 8001ffc:	4a91      	ldr	r2, [pc, #580]	; (8002244 <getVal+0x324>)
 8001ffe:	6013      	str	r3, [r2, #0]
	  }
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, 0);//ROW1
 8002000:	2200      	movs	r2, #0
 8002002:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002006:	488d      	ldr	r0, [pc, #564]	; (800223c <getVal+0x31c>)
 8002008:	f001 f91d 	bl	8003246 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, 1);//ROW2
 800200c:	2201      	movs	r2, #1
 800200e:	2104      	movs	r1, #4
 8002010:	488e      	ldr	r0, [pc, #568]	; (800224c <getVal+0x32c>)
 8002012:	f001 f918 	bl	8003246 <HAL_GPIO_WritePin>

	  if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2) == 1)//COL1
 8002016:	2104      	movs	r1, #4
 8002018:	4889      	ldr	r0, [pc, #548]	; (8002240 <getVal+0x320>)
 800201a:	f001 f8fd 	bl	8003218 <HAL_GPIO_ReadPin>
 800201e:	4603      	mov	r3, r0
 8002020:	2b01      	cmp	r3, #1
 8002022:	d118      	bne.n	8002056 <getVal+0x136>
	  {
		  letter('4');
 8002024:	2034      	movs	r0, #52	; 0x34
 8002026:	f7fe f893 	bl	8000150 <letter>

		  while(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2) == 1)
 800202a:	bf00      	nop
 800202c:	2104      	movs	r1, #4
 800202e:	4884      	ldr	r0, [pc, #528]	; (8002240 <getVal+0x320>)
 8002030:	f001 f8f2 	bl	8003218 <HAL_GPIO_ReadPin>
 8002034:	4603      	mov	r3, r0
 8002036:	2b01      	cmp	r3, #1
 8002038:	d0f8      	beq.n	800202c <getVal+0x10c>
		  {}
		  HAL_Delay(100);
 800203a:	2064      	movs	r0, #100	; 0x64
 800203c:	f000 fe90 	bl	8002d60 <HAL_Delay>
		  val[count] = 4;
 8002040:	4b80      	ldr	r3, [pc, #512]	; (8002244 <getVal+0x324>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	4a80      	ldr	r2, [pc, #512]	; (8002248 <getVal+0x328>)
 8002046:	2104      	movs	r1, #4
 8002048:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		  count++;
 800204c:	4b7d      	ldr	r3, [pc, #500]	; (8002244 <getVal+0x324>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	3301      	adds	r3, #1
 8002052:	4a7c      	ldr	r2, [pc, #496]	; (8002244 <getVal+0x324>)
 8002054:	6013      	str	r3, [r2, #0]
	  }
	  if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_1) == 1)//COL2
 8002056:	2102      	movs	r1, #2
 8002058:	4879      	ldr	r0, [pc, #484]	; (8002240 <getVal+0x320>)
 800205a:	f001 f8dd 	bl	8003218 <HAL_GPIO_ReadPin>
 800205e:	4603      	mov	r3, r0
 8002060:	2b01      	cmp	r3, #1
 8002062:	d118      	bne.n	8002096 <getVal+0x176>
	  {
		  letter('5');
 8002064:	2035      	movs	r0, #53	; 0x35
 8002066:	f7fe f873 	bl	8000150 <letter>

		  while(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_1) == 1)
 800206a:	bf00      	nop
 800206c:	2102      	movs	r1, #2
 800206e:	4874      	ldr	r0, [pc, #464]	; (8002240 <getVal+0x320>)
 8002070:	f001 f8d2 	bl	8003218 <HAL_GPIO_ReadPin>
 8002074:	4603      	mov	r3, r0
 8002076:	2b01      	cmp	r3, #1
 8002078:	d0f8      	beq.n	800206c <getVal+0x14c>
		  {}
		  HAL_Delay(100);
 800207a:	2064      	movs	r0, #100	; 0x64
 800207c:	f000 fe70 	bl	8002d60 <HAL_Delay>
		  val[count] = 5;
 8002080:	4b70      	ldr	r3, [pc, #448]	; (8002244 <getVal+0x324>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	4a70      	ldr	r2, [pc, #448]	; (8002248 <getVal+0x328>)
 8002086:	2105      	movs	r1, #5
 8002088:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		  count++;
 800208c:	4b6d      	ldr	r3, [pc, #436]	; (8002244 <getVal+0x324>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	3301      	adds	r3, #1
 8002092:	4a6c      	ldr	r2, [pc, #432]	; (8002244 <getVal+0x324>)
 8002094:	6013      	str	r3, [r2, #0]
	  }
	  if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0) == 1)//COL3
 8002096:	2101      	movs	r1, #1
 8002098:	4869      	ldr	r0, [pc, #420]	; (8002240 <getVal+0x320>)
 800209a:	f001 f8bd 	bl	8003218 <HAL_GPIO_ReadPin>
 800209e:	4603      	mov	r3, r0
 80020a0:	2b01      	cmp	r3, #1
 80020a2:	d118      	bne.n	80020d6 <getVal+0x1b6>
	  {
		  letter('6');
 80020a4:	2036      	movs	r0, #54	; 0x36
 80020a6:	f7fe f853 	bl	8000150 <letter>

		  while(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0) == 1)
 80020aa:	bf00      	nop
 80020ac:	2101      	movs	r1, #1
 80020ae:	4864      	ldr	r0, [pc, #400]	; (8002240 <getVal+0x320>)
 80020b0:	f001 f8b2 	bl	8003218 <HAL_GPIO_ReadPin>
 80020b4:	4603      	mov	r3, r0
 80020b6:	2b01      	cmp	r3, #1
 80020b8:	d0f8      	beq.n	80020ac <getVal+0x18c>
		  {}
		  HAL_Delay(100);
 80020ba:	2064      	movs	r0, #100	; 0x64
 80020bc:	f000 fe50 	bl	8002d60 <HAL_Delay>
		  val[count] = 6;
 80020c0:	4b60      	ldr	r3, [pc, #384]	; (8002244 <getVal+0x324>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	4a60      	ldr	r2, [pc, #384]	; (8002248 <getVal+0x328>)
 80020c6:	2106      	movs	r1, #6
 80020c8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		  count++;
 80020cc:	4b5d      	ldr	r3, [pc, #372]	; (8002244 <getVal+0x324>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	3301      	adds	r3, #1
 80020d2:	4a5c      	ldr	r2, [pc, #368]	; (8002244 <getVal+0x324>)
 80020d4:	6013      	str	r3, [r2, #0]
	  }

	  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, 0);//ROW2
 80020d6:	2200      	movs	r2, #0
 80020d8:	2104      	movs	r1, #4
 80020da:	485c      	ldr	r0, [pc, #368]	; (800224c <getVal+0x32c>)
 80020dc:	f001 f8b3 	bl	8003246 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, 1);//ROW3
 80020e0:	2201      	movs	r2, #1
 80020e2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80020e6:	4855      	ldr	r0, [pc, #340]	; (800223c <getVal+0x31c>)
 80020e8:	f001 f8ad 	bl	8003246 <HAL_GPIO_WritePin>

	  if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2) == 1)//COL1
 80020ec:	2104      	movs	r1, #4
 80020ee:	4854      	ldr	r0, [pc, #336]	; (8002240 <getVal+0x320>)
 80020f0:	f001 f892 	bl	8003218 <HAL_GPIO_ReadPin>
 80020f4:	4603      	mov	r3, r0
 80020f6:	2b01      	cmp	r3, #1
 80020f8:	d118      	bne.n	800212c <getVal+0x20c>
	  {
		  letter('7');
 80020fa:	2037      	movs	r0, #55	; 0x37
 80020fc:	f7fe f828 	bl	8000150 <letter>

		  while(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2) == 1)
 8002100:	bf00      	nop
 8002102:	2104      	movs	r1, #4
 8002104:	484e      	ldr	r0, [pc, #312]	; (8002240 <getVal+0x320>)
 8002106:	f001 f887 	bl	8003218 <HAL_GPIO_ReadPin>
 800210a:	4603      	mov	r3, r0
 800210c:	2b01      	cmp	r3, #1
 800210e:	d0f8      	beq.n	8002102 <getVal+0x1e2>
		  {}
		  HAL_Delay(100);
 8002110:	2064      	movs	r0, #100	; 0x64
 8002112:	f000 fe25 	bl	8002d60 <HAL_Delay>
		  val[count] = 7;
 8002116:	4b4b      	ldr	r3, [pc, #300]	; (8002244 <getVal+0x324>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	4a4b      	ldr	r2, [pc, #300]	; (8002248 <getVal+0x328>)
 800211c:	2107      	movs	r1, #7
 800211e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		  count++;
 8002122:	4b48      	ldr	r3, [pc, #288]	; (8002244 <getVal+0x324>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	3301      	adds	r3, #1
 8002128:	4a46      	ldr	r2, [pc, #280]	; (8002244 <getVal+0x324>)
 800212a:	6013      	str	r3, [r2, #0]
	  }
	  if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_1) == 1)//COL2
 800212c:	2102      	movs	r1, #2
 800212e:	4844      	ldr	r0, [pc, #272]	; (8002240 <getVal+0x320>)
 8002130:	f001 f872 	bl	8003218 <HAL_GPIO_ReadPin>
 8002134:	4603      	mov	r3, r0
 8002136:	2b01      	cmp	r3, #1
 8002138:	d118      	bne.n	800216c <getVal+0x24c>
	  {
		  letter('8');
 800213a:	2038      	movs	r0, #56	; 0x38
 800213c:	f7fe f808 	bl	8000150 <letter>

		  while(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_1) == 1)
 8002140:	bf00      	nop
 8002142:	2102      	movs	r1, #2
 8002144:	483e      	ldr	r0, [pc, #248]	; (8002240 <getVal+0x320>)
 8002146:	f001 f867 	bl	8003218 <HAL_GPIO_ReadPin>
 800214a:	4603      	mov	r3, r0
 800214c:	2b01      	cmp	r3, #1
 800214e:	d0f8      	beq.n	8002142 <getVal+0x222>
		  {}
		  HAL_Delay(100);
 8002150:	2064      	movs	r0, #100	; 0x64
 8002152:	f000 fe05 	bl	8002d60 <HAL_Delay>
		  val[count] = 8;
 8002156:	4b3b      	ldr	r3, [pc, #236]	; (8002244 <getVal+0x324>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	4a3b      	ldr	r2, [pc, #236]	; (8002248 <getVal+0x328>)
 800215c:	2108      	movs	r1, #8
 800215e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		  count++;
 8002162:	4b38      	ldr	r3, [pc, #224]	; (8002244 <getVal+0x324>)
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	3301      	adds	r3, #1
 8002168:	4a36      	ldr	r2, [pc, #216]	; (8002244 <getVal+0x324>)
 800216a:	6013      	str	r3, [r2, #0]
	  }
	  if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0) == 1)//COL3
 800216c:	2101      	movs	r1, #1
 800216e:	4834      	ldr	r0, [pc, #208]	; (8002240 <getVal+0x320>)
 8002170:	f001 f852 	bl	8003218 <HAL_GPIO_ReadPin>
 8002174:	4603      	mov	r3, r0
 8002176:	2b01      	cmp	r3, #1
 8002178:	d118      	bne.n	80021ac <getVal+0x28c>
	  {
		  letter('9');
 800217a:	2039      	movs	r0, #57	; 0x39
 800217c:	f7fd ffe8 	bl	8000150 <letter>

		  while(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0) == 1)
 8002180:	bf00      	nop
 8002182:	2101      	movs	r1, #1
 8002184:	482e      	ldr	r0, [pc, #184]	; (8002240 <getVal+0x320>)
 8002186:	f001 f847 	bl	8003218 <HAL_GPIO_ReadPin>
 800218a:	4603      	mov	r3, r0
 800218c:	2b01      	cmp	r3, #1
 800218e:	d0f8      	beq.n	8002182 <getVal+0x262>
		  {}
		  HAL_Delay(100);
 8002190:	2064      	movs	r0, #100	; 0x64
 8002192:	f000 fde5 	bl	8002d60 <HAL_Delay>
		  val[count] = 9;
 8002196:	4b2b      	ldr	r3, [pc, #172]	; (8002244 <getVal+0x324>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	4a2b      	ldr	r2, [pc, #172]	; (8002248 <getVal+0x328>)
 800219c:	2109      	movs	r1, #9
 800219e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		  count++;
 80021a2:	4b28      	ldr	r3, [pc, #160]	; (8002244 <getVal+0x324>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	3301      	adds	r3, #1
 80021a8:	4a26      	ldr	r2, [pc, #152]	; (8002244 <getVal+0x324>)
 80021aa:	6013      	str	r3, [r2, #0]
	  }

	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, 0);//ROW3
 80021ac:	2200      	movs	r2, #0
 80021ae:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80021b2:	4822      	ldr	r0, [pc, #136]	; (800223c <getVal+0x31c>)
 80021b4:	f001 f847 	bl	8003246 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, 1);//ROW4
 80021b8:	2201      	movs	r2, #1
 80021ba:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80021be:	481f      	ldr	r0, [pc, #124]	; (800223c <getVal+0x31c>)
 80021c0:	f001 f841 	bl	8003246 <HAL_GPIO_WritePin>

	  if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2) == 1)//COL1
 80021c4:	2104      	movs	r1, #4
 80021c6:	481e      	ldr	r0, [pc, #120]	; (8002240 <getVal+0x320>)
 80021c8:	f001 f826 	bl	8003218 <HAL_GPIO_ReadPin>
 80021cc:	4603      	mov	r3, r0
 80021ce:	2b01      	cmp	r3, #1
 80021d0:	d118      	bne.n	8002204 <getVal+0x2e4>
	  {
		  letter('*');
 80021d2:	202a      	movs	r0, #42	; 0x2a
 80021d4:	f7fd ffbc 	bl	8000150 <letter>

		  while(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2) == 1)
 80021d8:	bf00      	nop
 80021da:	2104      	movs	r1, #4
 80021dc:	4818      	ldr	r0, [pc, #96]	; (8002240 <getVal+0x320>)
 80021de:	f001 f81b 	bl	8003218 <HAL_GPIO_ReadPin>
 80021e2:	4603      	mov	r3, r0
 80021e4:	2b01      	cmp	r3, #1
 80021e6:	d0f8      	beq.n	80021da <getVal+0x2ba>
		  {}
		  HAL_Delay(100);
 80021e8:	2064      	movs	r0, #100	; 0x64
 80021ea:	f000 fdb9 	bl	8002d60 <HAL_Delay>
		  val[count] = 10;
 80021ee:	4b15      	ldr	r3, [pc, #84]	; (8002244 <getVal+0x324>)
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	4a15      	ldr	r2, [pc, #84]	; (8002248 <getVal+0x328>)
 80021f4:	210a      	movs	r1, #10
 80021f6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		  count++;
 80021fa:	4b12      	ldr	r3, [pc, #72]	; (8002244 <getVal+0x324>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	3301      	adds	r3, #1
 8002200:	4a10      	ldr	r2, [pc, #64]	; (8002244 <getVal+0x324>)
 8002202:	6013      	str	r3, [r2, #0]
	  }
	  if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_1) == 1)//COL2
 8002204:	2102      	movs	r1, #2
 8002206:	480e      	ldr	r0, [pc, #56]	; (8002240 <getVal+0x320>)
 8002208:	f001 f806 	bl	8003218 <HAL_GPIO_ReadPin>
 800220c:	4603      	mov	r3, r0
 800220e:	2b01      	cmp	r3, #1
 8002210:	d123      	bne.n	800225a <getVal+0x33a>
	  {
		  letter('0');
 8002212:	2030      	movs	r0, #48	; 0x30
 8002214:	f7fd ff9c 	bl	8000150 <letter>

		  while(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_1) == 1)
 8002218:	bf00      	nop
 800221a:	2102      	movs	r1, #2
 800221c:	4808      	ldr	r0, [pc, #32]	; (8002240 <getVal+0x320>)
 800221e:	f000 fffb 	bl	8003218 <HAL_GPIO_ReadPin>
 8002222:	4603      	mov	r3, r0
 8002224:	2b01      	cmp	r3, #1
 8002226:	d0f8      	beq.n	800221a <getVal+0x2fa>
		  {}
		  HAL_Delay(100);
 8002228:	2064      	movs	r0, #100	; 0x64
 800222a:	f000 fd99 	bl	8002d60 <HAL_Delay>
		  val[count] = 0;
 800222e:	4b05      	ldr	r3, [pc, #20]	; (8002244 <getVal+0x324>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4a05      	ldr	r2, [pc, #20]	; (8002248 <getVal+0x328>)
 8002234:	2100      	movs	r1, #0
 8002236:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 800223a:	e009      	b.n	8002250 <getVal+0x330>
 800223c:	40011000 	.word	0x40011000
 8002240:	40010c00 	.word	0x40010c00
 8002244:	2000002c 	.word	0x2000002c
 8002248:	2000238c 	.word	0x2000238c
 800224c:	40011400 	.word	0x40011400
		  count++;
 8002250:	4b1a      	ldr	r3, [pc, #104]	; (80022bc <getVal+0x39c>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	3301      	adds	r3, #1
 8002256:	4a19      	ldr	r2, [pc, #100]	; (80022bc <getVal+0x39c>)
 8002258:	6013      	str	r3, [r2, #0]
	  }
	  if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0) == 1)//COL3
 800225a:	2101      	movs	r1, #1
 800225c:	4818      	ldr	r0, [pc, #96]	; (80022c0 <getVal+0x3a0>)
 800225e:	f000 ffdb 	bl	8003218 <HAL_GPIO_ReadPin>
 8002262:	4603      	mov	r3, r0
 8002264:	2b01      	cmp	r3, #1
 8002266:	d118      	bne.n	800229a <getVal+0x37a>
	  {
		  letter('#');
 8002268:	2023      	movs	r0, #35	; 0x23
 800226a:	f7fd ff71 	bl	8000150 <letter>

		  while(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0) == 1)
 800226e:	bf00      	nop
 8002270:	2101      	movs	r1, #1
 8002272:	4813      	ldr	r0, [pc, #76]	; (80022c0 <getVal+0x3a0>)
 8002274:	f000 ffd0 	bl	8003218 <HAL_GPIO_ReadPin>
 8002278:	4603      	mov	r3, r0
 800227a:	2b01      	cmp	r3, #1
 800227c:	d0f8      	beq.n	8002270 <getVal+0x350>
		  {}
		  HAL_Delay(100);
 800227e:	2064      	movs	r0, #100	; 0x64
 8002280:	f000 fd6e 	bl	8002d60 <HAL_Delay>
		  val[count] = 11;
 8002284:	4b0d      	ldr	r3, [pc, #52]	; (80022bc <getVal+0x39c>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	4a0e      	ldr	r2, [pc, #56]	; (80022c4 <getVal+0x3a4>)
 800228a:	210b      	movs	r1, #11
 800228c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		  count++;
 8002290:	4b0a      	ldr	r3, [pc, #40]	; (80022bc <getVal+0x39c>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	3301      	adds	r3, #1
 8002296:	4a09      	ldr	r2, [pc, #36]	; (80022bc <getVal+0x39c>)
 8002298:	6013      	str	r3, [r2, #0]
	  }

	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, 0);//ROW3
 800229a:	2200      	movs	r2, #0
 800229c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80022a0:	4809      	ldr	r0, [pc, #36]	; (80022c8 <getVal+0x3a8>)
 80022a2:	f000 ffd0 	bl	8003246 <HAL_GPIO_WritePin>
	while(count<max)
 80022a6:	4b05      	ldr	r3, [pc, #20]	; (80022bc <getVal+0x39c>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	687a      	ldr	r2, [r7, #4]
 80022ac:	429a      	cmp	r2, r3
 80022ae:	f73f ae41 	bgt.w	8001f34 <getVal+0x14>
	}
}
 80022b2:	bf00      	nop
 80022b4:	3708      	adds	r7, #8
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}
 80022ba:	bf00      	nop
 80022bc:	2000002c 	.word	0x2000002c
 80022c0:	40010c00 	.word	0x40010c00
 80022c4:	2000238c 	.word	0x2000238c
 80022c8:	40011000 	.word	0x40011000

080022cc <wrongPass>:
void wrongPass(void)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, 1);//RS high
 80022d0:	2201      	movs	r2, #1
 80022d2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80022d6:	481a      	ldr	r0, [pc, #104]	; (8002340 <wrongPass+0x74>)
 80022d8:	f000 ffb5 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 0);//R/W low
 80022dc:	2200      	movs	r2, #0
 80022de:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80022e2:	4817      	ldr	r0, [pc, #92]	; (8002340 <wrongPass+0x74>)
 80022e4:	f000 ffaf 	bl	8003246 <HAL_GPIO_WritePin>
	letter('W');
 80022e8:	2057      	movs	r0, #87	; 0x57
 80022ea:	f7fd ff31 	bl	8000150 <letter>
	letter('r');
 80022ee:	2072      	movs	r0, #114	; 0x72
 80022f0:	f7fd ff2e 	bl	8000150 <letter>
	letter('o');
 80022f4:	206f      	movs	r0, #111	; 0x6f
 80022f6:	f7fd ff2b 	bl	8000150 <letter>
	letter('n');
 80022fa:	206e      	movs	r0, #110	; 0x6e
 80022fc:	f7fd ff28 	bl	8000150 <letter>
	letter('g');
 8002300:	2067      	movs	r0, #103	; 0x67
 8002302:	f7fd ff25 	bl	8000150 <letter>
	letter(' ');
 8002306:	2020      	movs	r0, #32
 8002308:	f7fd ff22 	bl	8000150 <letter>
	letter('P');
 800230c:	2050      	movs	r0, #80	; 0x50
 800230e:	f7fd ff1f 	bl	8000150 <letter>
	letter('a');
 8002312:	2061      	movs	r0, #97	; 0x61
 8002314:	f7fd ff1c 	bl	8000150 <letter>
	letter('s');
 8002318:	2073      	movs	r0, #115	; 0x73
 800231a:	f7fd ff19 	bl	8000150 <letter>
	letter('s');
 800231e:	2073      	movs	r0, #115	; 0x73
 8002320:	f7fd ff16 	bl	8000150 <letter>
	letter('w');
 8002324:	2077      	movs	r0, #119	; 0x77
 8002326:	f7fd ff13 	bl	8000150 <letter>
	letter('o');
 800232a:	206f      	movs	r0, #111	; 0x6f
 800232c:	f7fd ff10 	bl	8000150 <letter>
	letter('r');
 8002330:	2072      	movs	r0, #114	; 0x72
 8002332:	f7fd ff0d 	bl	8000150 <letter>
	letter('d');
 8002336:	2064      	movs	r0, #100	; 0x64
 8002338:	f7fd ff0a 	bl	8000150 <letter>
}
 800233c:	bf00      	nop
 800233e:	bd80      	pop	{r7, pc}
 8002340:	40010c00 	.word	0x40010c00

08002344 <green>:
void green(void)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, 1);//RS high
 8002348:	2201      	movs	r2, #1
 800234a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800234e:	4816      	ldr	r0, [pc, #88]	; (80023a8 <green+0x64>)
 8002350:	f000 ff79 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 0);//R/W low
 8002354:	2200      	movs	r2, #0
 8002356:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800235a:	4813      	ldr	r0, [pc, #76]	; (80023a8 <green+0x64>)
 800235c:	f000 ff73 	bl	8003246 <HAL_GPIO_WritePin>
	letter('G');
 8002360:	2047      	movs	r0, #71	; 0x47
 8002362:	f7fd fef5 	bl	8000150 <letter>
	letter('r');
 8002366:	2072      	movs	r0, #114	; 0x72
 8002368:	f7fd fef2 	bl	8000150 <letter>
	letter('e');
 800236c:	2065      	movs	r0, #101	; 0x65
 800236e:	f7fd feef 	bl	8000150 <letter>
	letter('e');
 8002372:	2065      	movs	r0, #101	; 0x65
 8002374:	f7fd feec 	bl	8000150 <letter>
	letter('n');
 8002378:	206e      	movs	r0, #110	; 0x6e
 800237a:	f7fd fee9 	bl	8000150 <letter>
	letter(' ');
 800237e:	2020      	movs	r0, #32
 8002380:	f7fd fee6 	bl	8000150 <letter>
	letter('1');
 8002384:	2031      	movs	r0, #49	; 0x31
 8002386:	f7fd fee3 	bl	8000150 <letter>
	letter('-');
 800238a:	202d      	movs	r0, #45	; 0x2d
 800238c:	f7fd fee0 	bl	8000150 <letter>
	letter('3');
 8002390:	2033      	movs	r0, #51	; 0x33
 8002392:	f7fd fedd 	bl	8000150 <letter>
	letter(':');
 8002396:	203a      	movs	r0, #58	; 0x3a
 8002398:	f7fd feda 	bl	8000150 <letter>

	getVal(1);
 800239c:	2001      	movs	r0, #1
 800239e:	f7ff fdbf 	bl	8001f20 <getVal>
}
 80023a2:	bf00      	nop
 80023a4:	bd80      	pop	{r7, pc}
 80023a6:	bf00      	nop
 80023a8:	40010c00 	.word	0x40010c00

080023ac <timer>:

void timer(void)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, 1);//RS high
 80023b0:	2201      	movs	r2, #1
 80023b2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80023b6:	481c      	ldr	r0, [pc, #112]	; (8002428 <timer+0x7c>)
 80023b8:	f000 ff45 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 0);//R/W low
 80023bc:	2200      	movs	r2, #0
 80023be:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80023c2:	4819      	ldr	r0, [pc, #100]	; (8002428 <timer+0x7c>)
 80023c4:	f000 ff3f 	bl	8003246 <HAL_GPIO_WritePin>

	letter('T');
 80023c8:	2054      	movs	r0, #84	; 0x54
 80023ca:	f7fd fec1 	bl	8000150 <letter>
	letter('i');
 80023ce:	2069      	movs	r0, #105	; 0x69
 80023d0:	f7fd febe 	bl	8000150 <letter>
	letter('m');
 80023d4:	206d      	movs	r0, #109	; 0x6d
 80023d6:	f7fd febb 	bl	8000150 <letter>
	letter('e');
 80023da:	2065      	movs	r0, #101	; 0x65
 80023dc:	f7fd feb8 	bl	8000150 <letter>
	letter(' ');
 80023e0:	2020      	movs	r0, #32
 80023e2:	f7fd feb5 	bl	8000150 <letter>
	letter('0');
 80023e6:	2030      	movs	r0, #48	; 0x30
 80023e8:	f7fd feb2 	bl	8000150 <letter>
	letter('0');
 80023ec:	2030      	movs	r0, #48	; 0x30
 80023ee:	f7fd feaf 	bl	8000150 <letter>
	letter('-');
 80023f2:	202d      	movs	r0, #45	; 0x2d
 80023f4:	f7fd feac 	bl	8000150 <letter>
	letter('6');
 80023f8:	2036      	movs	r0, #54	; 0x36
 80023fa:	f7fd fea9 	bl	8000150 <letter>
	letter('0');
 80023fe:	2030      	movs	r0, #48	; 0x30
 8002400:	f7fd fea6 	bl	8000150 <letter>
	letter('m');
 8002404:	206d      	movs	r0, #109	; 0x6d
 8002406:	f7fd fea3 	bl	8000150 <letter>
	letter('i');
 800240a:	2069      	movs	r0, #105	; 0x69
 800240c:	f7fd fea0 	bl	8000150 <letter>
	letter('n');
 8002410:	206e      	movs	r0, #110	; 0x6e
 8002412:	f7fd fe9d 	bl	8000150 <letter>
	letter(':');
 8002416:	203a      	movs	r0, #58	; 0x3a
 8002418:	f7fd fe9a 	bl	8000150 <letter>

	getVal(2);
 800241c:	2002      	movs	r0, #2
 800241e:	f7ff fd7f 	bl	8001f20 <getVal>
}
 8002422:	bf00      	nop
 8002424:	bd80      	pop	{r7, pc}
 8002426:	bf00      	nop
 8002428:	40010c00 	.word	0x40010c00

0800242c <quit>:

void quit(void)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, 1);//RS high
 8002430:	2201      	movs	r2, #1
 8002432:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002436:	4822      	ldr	r0, [pc, #136]	; (80024c0 <quit+0x94>)
 8002438:	f000 ff05 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 0);//R/W low
 800243c:	2200      	movs	r2, #0
 800243e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002442:	481f      	ldr	r0, [pc, #124]	; (80024c0 <quit+0x94>)
 8002444:	f000 feff 	bl	8003246 <HAL_GPIO_WritePin>

	letter('Q');
 8002448:	2051      	movs	r0, #81	; 0x51
 800244a:	f7fd fe81 	bl	8000150 <letter>
	letter('u');
 800244e:	2075      	movs	r0, #117	; 0x75
 8002450:	f7fd fe7e 	bl	8000150 <letter>
	letter('i');
 8002454:	2069      	movs	r0, #105	; 0x69
 8002456:	f7fd fe7b 	bl	8000150 <letter>
	letter('t');
 800245a:	2074      	movs	r0, #116	; 0x74
 800245c:	f7fd fe78 	bl	8000150 <letter>
	letter('?');
 8002460:	203f      	movs	r0, #63	; 0x3f
 8002462:	f7fd fe75 	bl	8000150 <letter>
	letter(' ');
 8002466:	2020      	movs	r0, #32
 8002468:	f7fd fe72 	bl	8000150 <letter>
	letter('y');
 800246c:	2079      	movs	r0, #121	; 0x79
 800246e:	f7fd fe6f 	bl	8000150 <letter>
	letter('e');
 8002472:	2065      	movs	r0, #101	; 0x65
 8002474:	f7fd fe6c 	bl	8000150 <letter>
	letter('s');
 8002478:	2073      	movs	r0, #115	; 0x73
 800247a:	f7fd fe69 	bl	8000150 <letter>
	letter('-');
 800247e:	202d      	movs	r0, #45	; 0x2d
 8002480:	f7fd fe66 	bl	8000150 <letter>
	letter('1');
 8002484:	2031      	movs	r0, #49	; 0x31
 8002486:	f7fd fe63 	bl	8000150 <letter>
	letter(' ');
 800248a:	2020      	movs	r0, #32
 800248c:	f7fd fe60 	bl	8000150 <letter>
	letter('n');
 8002490:	206e      	movs	r0, #110	; 0x6e
 8002492:	f7fd fe5d 	bl	8000150 <letter>
	letter('o');
 8002496:	206f      	movs	r0, #111	; 0x6f
 8002498:	f7fd fe5a 	bl	8000150 <letter>
	letter('-');
 800249c:	202d      	movs	r0, #45	; 0x2d
 800249e:	f7fd fe57 	bl	8000150 <letter>
	letter('0');
 80024a2:	2030      	movs	r0, #48	; 0x30
 80024a4:	f7fd fe54 	bl	8000150 <letter>

	line2();
 80024a8:	f7ff fc68 	bl	8001d7c <line2>
	getVal(1);
 80024ac:	2001      	movs	r0, #1
 80024ae:	f7ff fd37 	bl	8001f20 <getVal>
	val[6] = val[0];
 80024b2:	4b04      	ldr	r3, [pc, #16]	; (80024c4 <quit+0x98>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	4a03      	ldr	r2, [pc, #12]	; (80024c4 <quit+0x98>)
 80024b8:	6193      	str	r3, [r2, #24]
}
 80024ba:	bf00      	nop
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	40010c00 	.word	0x40010c00
 80024c4:	2000238c 	.word	0x2000238c

080024c8 <onOffTime>:
void onOffTime(void)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, 1);//RS high
 80024cc:	2201      	movs	r2, #1
 80024ce:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80024d2:	4820      	ldr	r0, [pc, #128]	; (8002554 <onOffTime+0x8c>)
 80024d4:	f000 feb7 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 0);//R/W low
 80024d8:	2200      	movs	r2, #0
 80024da:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80024de:	481d      	ldr	r0, [pc, #116]	; (8002554 <onOffTime+0x8c>)
 80024e0:	f000 feb1 	bl	8003246 <HAL_GPIO_WritePin>
	letter('0');
 80024e4:	2030      	movs	r0, #48	; 0x30
 80024e6:	f7fd fe33 	bl	8000150 <letter>
	letter('-');
 80024ea:	202d      	movs	r0, #45	; 0x2d
 80024ec:	f7fd fe30 	bl	8000150 <letter>
	letter('O');
 80024f0:	204f      	movs	r0, #79	; 0x4f
 80024f2:	f7fd fe2d 	bl	8000150 <letter>
	letter('n');
 80024f6:	206e      	movs	r0, #110	; 0x6e
 80024f8:	f7fd fe2a 	bl	8000150 <letter>
	letter('/');
 80024fc:	202f      	movs	r0, #47	; 0x2f
 80024fe:	f7fd fe27 	bl	8000150 <letter>
	letter('O');
 8002502:	204f      	movs	r0, #79	; 0x4f
 8002504:	f7fd fe24 	bl	8000150 <letter>
	letter('f');
 8002508:	2066      	movs	r0, #102	; 0x66
 800250a:	f7fd fe21 	bl	8000150 <letter>
	letter('f');
 800250e:	2066      	movs	r0, #102	; 0x66
 8002510:	f7fd fe1e 	bl	8000150 <letter>
	letter(' ');
 8002514:	2020      	movs	r0, #32
 8002516:	f7fd fe1b 	bl	8000150 <letter>
	letter('1');
 800251a:	2031      	movs	r0, #49	; 0x31
 800251c:	f7fd fe18 	bl	8000150 <letter>
	letter('-');
 8002520:	202d      	movs	r0, #45	; 0x2d
 8002522:	f7fd fe15 	bl	8000150 <letter>
	letter('T');
 8002526:	2054      	movs	r0, #84	; 0x54
 8002528:	f7fd fe12 	bl	8000150 <letter>
	letter('i');
 800252c:	2069      	movs	r0, #105	; 0x69
 800252e:	f7fd fe0f 	bl	8000150 <letter>
	letter('m');
 8002532:	206d      	movs	r0, #109	; 0x6d
 8002534:	f7fd fe0c 	bl	8000150 <letter>
	letter('e');
 8002538:	2065      	movs	r0, #101	; 0x65
 800253a:	f7fd fe09 	bl	8000150 <letter>
	letter('r');
 800253e:	2072      	movs	r0, #114	; 0x72
 8002540:	f7fd fe06 	bl	8000150 <letter>

	line2();
 8002544:	f7ff fc1a 	bl	8001d7c <line2>
	getVal(1);
 8002548:	2001      	movs	r0, #1
 800254a:	f7ff fce9 	bl	8001f20 <getVal>
}
 800254e:	bf00      	nop
 8002550:	bd80      	pop	{r7, pc}
 8002552:	bf00      	nop
 8002554:	40010c00 	.word	0x40010c00

08002558 <onOff>:
void onOff(void)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, 1);//RS high
 800255c:	2201      	movs	r2, #1
 800255e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002562:	4817      	ldr	r0, [pc, #92]	; (80025c0 <onOff+0x68>)
 8002564:	f000 fe6f 	bl	8003246 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 0);//R/W low
 8002568:	2200      	movs	r2, #0
 800256a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800256e:	4814      	ldr	r0, [pc, #80]	; (80025c0 <onOff+0x68>)
 8002570:	f000 fe69 	bl	8003246 <HAL_GPIO_WritePin>
	letter('0');
 8002574:	2030      	movs	r0, #48	; 0x30
 8002576:	f7fd fdeb 	bl	8000150 <letter>
	letter('-');
 800257a:	202d      	movs	r0, #45	; 0x2d
 800257c:	f7fd fde8 	bl	8000150 <letter>
	letter('O');
 8002580:	204f      	movs	r0, #79	; 0x4f
 8002582:	f7fd fde5 	bl	8000150 <letter>
	letter('n');
 8002586:	206e      	movs	r0, #110	; 0x6e
 8002588:	f7fd fde2 	bl	8000150 <letter>
	letter(' ');
 800258c:	2020      	movs	r0, #32
 800258e:	f7fd fddf 	bl	8000150 <letter>
	letter('1');
 8002592:	2031      	movs	r0, #49	; 0x31
 8002594:	f7fd fddc 	bl	8000150 <letter>
	letter('-');
 8002598:	202d      	movs	r0, #45	; 0x2d
 800259a:	f7fd fdd9 	bl	8000150 <letter>
	letter('O');
 800259e:	204f      	movs	r0, #79	; 0x4f
 80025a0:	f7fd fdd6 	bl	8000150 <letter>
	letter('f');
 80025a4:	2066      	movs	r0, #102	; 0x66
 80025a6:	f7fd fdd3 	bl	8000150 <letter>
	letter('f');
 80025aa:	2066      	movs	r0, #102	; 0x66
 80025ac:	f7fd fdd0 	bl	8000150 <letter>
	letter(':');
 80025b0:	203a      	movs	r0, #58	; 0x3a
 80025b2:	f7fd fdcd 	bl	8000150 <letter>

	getVal(1);
 80025b6:	2001      	movs	r0, #1
 80025b8:	f7ff fcb2 	bl	8001f20 <getVal>
}
 80025bc:	bf00      	nop
 80025be:	bd80      	pop	{r7, pc}
 80025c0:	40010c00 	.word	0x40010c00

080025c4 <setSolenoids>:

void setSolenoids(int grn, int state)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b082      	sub	sp, #8
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
 80025cc:	6039      	str	r1, [r7, #0]
	if(grn == 1)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2b01      	cmp	r3, #1
 80025d2:	d111      	bne.n	80025f8 <setSolenoids+0x34>
	{
		if(state == 0)
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d105      	bne.n	80025e6 <setSolenoids+0x22>
		{
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 1);
 80025da:	2201      	movs	r2, #1
 80025dc:	2120      	movs	r1, #32
 80025de:	481d      	ldr	r0, [pc, #116]	; (8002654 <setSolenoids+0x90>)
 80025e0:	f000 fe31 	bl	8003246 <HAL_GPIO_WritePin>
		else if(state == 1)
		{
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 0);
		}
	}
}
 80025e4:	e031      	b.n	800264a <setSolenoids+0x86>
		else if(state == 1)
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	2b01      	cmp	r3, #1
 80025ea:	d12e      	bne.n	800264a <setSolenoids+0x86>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 0);
 80025ec:	2200      	movs	r2, #0
 80025ee:	2120      	movs	r1, #32
 80025f0:	4818      	ldr	r0, [pc, #96]	; (8002654 <setSolenoids+0x90>)
 80025f2:	f000 fe28 	bl	8003246 <HAL_GPIO_WritePin>
}
 80025f6:	e028      	b.n	800264a <setSolenoids+0x86>
	else if(grn == 2)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2b02      	cmp	r3, #2
 80025fc:	d111      	bne.n	8002622 <setSolenoids+0x5e>
		if(state == 0)
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d105      	bne.n	8002610 <setSolenoids+0x4c>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, 1);
 8002604:	2201      	movs	r2, #1
 8002606:	2110      	movs	r1, #16
 8002608:	4812      	ldr	r0, [pc, #72]	; (8002654 <setSolenoids+0x90>)
 800260a:	f000 fe1c 	bl	8003246 <HAL_GPIO_WritePin>
}
 800260e:	e01c      	b.n	800264a <setSolenoids+0x86>
		else if(state == 1)
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	2b01      	cmp	r3, #1
 8002614:	d119      	bne.n	800264a <setSolenoids+0x86>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, 0);
 8002616:	2200      	movs	r2, #0
 8002618:	2110      	movs	r1, #16
 800261a:	480e      	ldr	r0, [pc, #56]	; (8002654 <setSolenoids+0x90>)
 800261c:	f000 fe13 	bl	8003246 <HAL_GPIO_WritePin>
}
 8002620:	e013      	b.n	800264a <setSolenoids+0x86>
	else if(grn == 3)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	2b03      	cmp	r3, #3
 8002626:	d110      	bne.n	800264a <setSolenoids+0x86>
		if(state == 0)
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	2b00      	cmp	r3, #0
 800262c:	d105      	bne.n	800263a <setSolenoids+0x76>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 1);
 800262e:	2201      	movs	r2, #1
 8002630:	2180      	movs	r1, #128	; 0x80
 8002632:	4808      	ldr	r0, [pc, #32]	; (8002654 <setSolenoids+0x90>)
 8002634:	f000 fe07 	bl	8003246 <HAL_GPIO_WritePin>
}
 8002638:	e007      	b.n	800264a <setSolenoids+0x86>
		else if(state == 1)
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	2b01      	cmp	r3, #1
 800263e:	d104      	bne.n	800264a <setSolenoids+0x86>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 0);
 8002640:	2200      	movs	r2, #0
 8002642:	2180      	movs	r1, #128	; 0x80
 8002644:	4803      	ldr	r0, [pc, #12]	; (8002654 <setSolenoids+0x90>)
 8002646:	f000 fdfe 	bl	8003246 <HAL_GPIO_WritePin>
}
 800264a:	bf00      	nop
 800264c:	3708      	adds	r7, #8
 800264e:	46bd      	mov	sp, r7
 8002650:	bd80      	pop	{r7, pc}
 8002652:	bf00      	nop
 8002654:	40010c00 	.word	0x40010c00

08002658 <flow>:
void flow (void)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b08c      	sub	sp, #48	; 0x30
 800265c:	af00      	add	r7, sp, #0
	uint32_t tickstart = HAL_GetTick();
 800265e:	f000 fb75 	bl	8002d4c <HAL_GetTick>
 8002662:	6138      	str	r0, [r7, #16]
	uint32_t wait = 1000;
 8002664:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002668:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t F1,F2,F3;
	uint32_t C1=0;
 800266a:	2300      	movs	r3, #0
 800266c:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t C2=0;
 800266e:	2300      	movs	r3, #0
 8002670:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t C3=0;
 8002672:	2300      	movs	r3, #0
 8002674:	623b      	str	r3, [r7, #32]
	uint32_t L1 =0;
 8002676:	2300      	movs	r3, #0
 8002678:	61fb      	str	r3, [r7, #28]
	uint32_t L2 =0;
 800267a:	2300      	movs	r3, #0
 800267c:	61bb      	str	r3, [r7, #24]
	uint32_t L3 =0;
 800267e:	2300      	movs	r3, #0
 8002680:	617b      	str	r3, [r7, #20]

	/* Add a freq to guarantee minimum wait */
	if (wait < HAL_MAX_DELAY)
 8002682:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002684:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002688:	d03c      	beq.n	8002704 <flow+0xac>
	{
	wait += (uint32_t)(uwTickFreq);
 800268a:	4b24      	ldr	r3, [pc, #144]	; (800271c <flow+0xc4>)
 800268c:	781b      	ldrb	r3, [r3, #0]
 800268e:	461a      	mov	r2, r3
 8002690:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002692:	4413      	add	r3, r2
 8002694:	62fb      	str	r3, [r7, #44]	; 0x2c
	}

	while ((HAL_GetTick() - tickstart) < wait)
 8002696:	e035      	b.n	8002704 <flow+0xac>
	{
		F1 = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_2);
 8002698:	2104      	movs	r1, #4
 800269a:	4821      	ldr	r0, [pc, #132]	; (8002720 <flow+0xc8>)
 800269c:	f000 fdbc 	bl	8003218 <HAL_GPIO_ReadPin>
 80026a0:	4603      	mov	r3, r0
 80026a2:	60fb      	str	r3, [r7, #12]
		F2 = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1);
 80026a4:	2102      	movs	r1, #2
 80026a6:	481e      	ldr	r0, [pc, #120]	; (8002720 <flow+0xc8>)
 80026a8:	f000 fdb6 	bl	8003218 <HAL_GPIO_ReadPin>
 80026ac:	4603      	mov	r3, r0
 80026ae:	60bb      	str	r3, [r7, #8]
		F3 = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6);
 80026b0:	2140      	movs	r1, #64	; 0x40
 80026b2:	481c      	ldr	r0, [pc, #112]	; (8002724 <flow+0xcc>)
 80026b4:	f000 fdb0 	bl	8003218 <HAL_GPIO_ReadPin>
 80026b8:	4603      	mov	r3, r0
 80026ba:	607b      	str	r3, [r7, #4]
		if(F1 == 1 && F1!=L1)
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	2b01      	cmp	r3, #1
 80026c0:	d106      	bne.n	80026d0 <flow+0x78>
 80026c2:	68fa      	ldr	r2, [r7, #12]
 80026c4:	69fb      	ldr	r3, [r7, #28]
 80026c6:	429a      	cmp	r2, r3
 80026c8:	d002      	beq.n	80026d0 <flow+0x78>
		{
			C1++;
 80026ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026cc:	3301      	adds	r3, #1
 80026ce:	62bb      	str	r3, [r7, #40]	; 0x28
		}
		if(F2 == 1 && F2!=L2)
 80026d0:	68bb      	ldr	r3, [r7, #8]
 80026d2:	2b01      	cmp	r3, #1
 80026d4:	d106      	bne.n	80026e4 <flow+0x8c>
 80026d6:	68ba      	ldr	r2, [r7, #8]
 80026d8:	69bb      	ldr	r3, [r7, #24]
 80026da:	429a      	cmp	r2, r3
 80026dc:	d002      	beq.n	80026e4 <flow+0x8c>
		{
			C2++;
 80026de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026e0:	3301      	adds	r3, #1
 80026e2:	627b      	str	r3, [r7, #36]	; 0x24
		}
		if(F3 == 1 && F3!=L3)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2b01      	cmp	r3, #1
 80026e8:	d106      	bne.n	80026f8 <flow+0xa0>
 80026ea:	687a      	ldr	r2, [r7, #4]
 80026ec:	697b      	ldr	r3, [r7, #20]
 80026ee:	429a      	cmp	r2, r3
 80026f0:	d002      	beq.n	80026f8 <flow+0xa0>
		{
			C3++;
 80026f2:	6a3b      	ldr	r3, [r7, #32]
 80026f4:	3301      	adds	r3, #1
 80026f6:	623b      	str	r3, [r7, #32]
		}
		L1=F1;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	61fb      	str	r3, [r7, #28]
		L2=F2;
 80026fc:	68bb      	ldr	r3, [r7, #8]
 80026fe:	61bb      	str	r3, [r7, #24]
		L3=F3;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	617b      	str	r3, [r7, #20]
	while ((HAL_GetTick() - tickstart) < wait)
 8002704:	f000 fb22 	bl	8002d4c <HAL_GetTick>
 8002708:	4602      	mov	r2, r0
 800270a:	693b      	ldr	r3, [r7, #16]
 800270c:	1ad3      	subs	r3, r2, r3
 800270e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002710:	429a      	cmp	r2, r3
 8002712:	d8c1      	bhi.n	8002698 <flow+0x40>

	//C1= C1*60;



}
 8002714:	bf00      	nop
 8002716:	3730      	adds	r7, #48	; 0x30
 8002718:	46bd      	mov	sp, r7
 800271a:	bd80      	pop	{r7, pc}
 800271c:	20000008 	.word	0x20000008
 8002720:	40011000 	.word	0x40011000
 8002724:	40010c00 	.word	0x40010c00

08002728 <StartXbeeTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartXbeeTask */
void StartXbeeTask(void *argument)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b082      	sub	sp, #8
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
	initializeNodes();
 8002730:	f000 f924 	bl	800297c <initializeNodes>
	//uartInterruptInit(26);
	HAL_UART_Receive_IT(&huart3, &uartBufferRX[0], 26);
 8002734:	221a      	movs	r2, #26
 8002736:	4904      	ldr	r1, [pc, #16]	; (8002748 <StartXbeeTask+0x20>)
 8002738:	4804      	ldr	r0, [pc, #16]	; (800274c <StartXbeeTask+0x24>)
 800273a:	f001 fe90 	bl	800445e <HAL_UART_Receive_IT>
  for(;;)
  {

    osDelay(1);
 800273e:	2001      	movs	r0, #1
 8002740:	f002 f880 	bl	8004844 <osDelay>
 8002744:	e7fb      	b.n	800273e <StartXbeeTask+0x16>
 8002746:	bf00      	nop
 8002748:	20002104 	.word	0x20002104
 800274c:	200020c0 	.word	0x200020c0

08002750 <StartUserTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartUserTask */
void StartUserTask(void *argument)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b082      	sub	sp, #8
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartUserTask */
	commandToLCD();
 8002758:	f7ff f9ac 	bl	8001ab4 <commandToLCD>

  while(1)
  {
	  val[6] = 0;
 800275c:	4b51      	ldr	r3, [pc, #324]	; (80028a4 <StartUserTask+0x154>)
 800275e:	2200      	movs	r2, #0
 8002760:	619a      	str	r2, [r3, #24]
	  clear();
 8002762:	f7ff fb5f 	bl	8001e24 <clear>
	  printPassword();
 8002766:	f7ff fa87 	bl	8001c78 <printPassword>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, 0);//ROW1
 800276a:	2200      	movs	r2, #0
 800276c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002770:	484d      	ldr	r0, [pc, #308]	; (80028a8 <StartUserTask+0x158>)
 8002772:	f000 fd68 	bl	8003246 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, 0);//ROW2
 8002776:	2200      	movs	r2, #0
 8002778:	2104      	movs	r1, #4
 800277a:	484c      	ldr	r0, [pc, #304]	; (80028ac <StartUserTask+0x15c>)
 800277c:	f000 fd63 	bl	8003246 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, 0);//ROW3
 8002780:	2200      	movs	r2, #0
 8002782:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002786:	4848      	ldr	r0, [pc, #288]	; (80028a8 <StartUserTask+0x158>)
 8002788:	f000 fd5d 	bl	8003246 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, 0);//ROW4
 800278c:	2200      	movs	r2, #0
 800278e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002792:	4845      	ldr	r0, [pc, #276]	; (80028a8 <StartUserTask+0x158>)
 8002794:	f000 fd57 	bl	8003246 <HAL_GPIO_WritePin>

	  getVal(4);
 8002798:	2004      	movs	r0, #4
 800279a:	f7ff fbc1 	bl	8001f20 <getVal>
	  if(val[0] == 1)
 800279e:	4b41      	ldr	r3, [pc, #260]	; (80028a4 <StartUserTask+0x154>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	2b01      	cmp	r3, #1
 80027a4:	d175      	bne.n	8002892 <StartUserTask+0x142>
	  {
		  if(val[1] == 2)
 80027a6:	4b3f      	ldr	r3, [pc, #252]	; (80028a4 <StartUserTask+0x154>)
 80027a8:	685b      	ldr	r3, [r3, #4]
 80027aa:	2b02      	cmp	r3, #2
 80027ac:	d168      	bne.n	8002880 <StartUserTask+0x130>
		  {
			  if(val[2] == 3)
 80027ae:	4b3d      	ldr	r3, [pc, #244]	; (80028a4 <StartUserTask+0x154>)
 80027b0:	689b      	ldr	r3, [r3, #8]
 80027b2:	2b03      	cmp	r3, #3
 80027b4:	d15b      	bne.n	800286e <StartUserTask+0x11e>
			  {
				  if(val[3] == 4)
 80027b6:	4b3b      	ldr	r3, [pc, #236]	; (80028a4 <StartUserTask+0x154>)
 80027b8:	68db      	ldr	r3, [r3, #12]
 80027ba:	2b04      	cmp	r3, #4
 80027bc:	d14e      	bne.n	800285c <StartUserTask+0x10c>
				  {
					  clear();
 80027be:	f7ff fb31 	bl	8001e24 <clear>
					  line1();
 80027c2:	f7ff fa87 	bl	8001cd4 <line1>
					  correct();
 80027c6:	f7ff fb81 	bl	8001ecc <correct>
					  HAL_Delay(2000);
 80027ca:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80027ce:	f000 fac7 	bl	8002d60 <HAL_Delay>
					  while(val[6] == 0)
 80027d2:	e03e      	b.n	8002852 <StartUserTask+0x102>
					  {
						  commandToLCD();
 80027d4:	f7ff f96e 	bl	8001ab4 <commandToLCD>
						  onOffTime();
 80027d8:	f7ff fe76 	bl	80024c8 <onOffTime>
						  if(val[0] == 0)
 80027dc:	4b31      	ldr	r3, [pc, #196]	; (80028a4 <StartUserTask+0x154>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d11e      	bne.n	8002822 <StartUserTask+0xd2>
						  {
							  commandToLCD();
 80027e4:	f7ff f966 	bl	8001ab4 <commandToLCD>
							  green();
 80027e8:	f7ff fdac 	bl	8002344 <green>
							  indc = val[0];///do something with val[0] aka green #
 80027ec:	4b2d      	ldr	r3, [pc, #180]	; (80028a4 <StartUserTask+0x154>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	4a2f      	ldr	r2, [pc, #188]	; (80028b0 <StartUserTask+0x160>)
 80027f2:	6013      	str	r3, [r2, #0]
							  line2();
 80027f4:	f7ff fac2 	bl	8001d7c <line2>
							  onOff();
 80027f8:	f7ff feae 	bl	8002558 <onOff>
							  onoff = val[0];///do something with val[0]
 80027fc:	4b29      	ldr	r3, [pc, #164]	; (80028a4 <StartUserTask+0x154>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4a2c      	ldr	r2, [pc, #176]	; (80028b4 <StartUserTask+0x164>)
 8002802:	6013      	str	r3, [r2, #0]
							  setSolenoids(indc, onoff);
 8002804:	4b2a      	ldr	r3, [pc, #168]	; (80028b0 <StartUserTask+0x160>)
 8002806:	681a      	ldr	r2, [r3, #0]
 8002808:	4b2a      	ldr	r3, [pc, #168]	; (80028b4 <StartUserTask+0x164>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4619      	mov	r1, r3
 800280e:	4610      	mov	r0, r2
 8002810:	f7ff fed8 	bl	80025c4 <setSolenoids>
							  clear();
 8002814:	f7ff fb06 	bl	8001e24 <clear>
							  quit();
 8002818:	f7ff fe08 	bl	800242c <quit>
							  commandToLCD();
 800281c:	f7ff f94a 	bl	8001ab4 <commandToLCD>
 8002820:	e017      	b.n	8002852 <StartUserTask+0x102>
						  }

						  else if(val[0] == 1)
 8002822:	4b20      	ldr	r3, [pc, #128]	; (80028a4 <StartUserTask+0x154>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	2b01      	cmp	r3, #1
 8002828:	d113      	bne.n	8002852 <StartUserTask+0x102>
						  {

								  commandToLCD();
 800282a:	f7ff f943 	bl	8001ab4 <commandToLCD>
								  green();
 800282e:	f7ff fd89 	bl	8002344 <green>
								  indc = val[0];///do something with val[0] aka green #
 8002832:	4b1c      	ldr	r3, [pc, #112]	; (80028a4 <StartUserTask+0x154>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	4a1e      	ldr	r2, [pc, #120]	; (80028b0 <StartUserTask+0x160>)
 8002838:	6013      	str	r3, [r2, #0]
								  line2();
 800283a:	f7ff fa9f 	bl	8001d7c <line2>
								  timer();
 800283e:	f7ff fdb5 	bl	80023ac <timer>
								  ///do something with val[0] and val[1]
								  flow();
 8002842:	f7ff ff09 	bl	8002658 <flow>
								  clear();
 8002846:	f7ff faed 	bl	8001e24 <clear>
								  quit();
 800284a:	f7ff fdef 	bl	800242c <quit>
								  commandToLCD();
 800284e:	f7ff f931 	bl	8001ab4 <commandToLCD>
					  while(val[6] == 0)
 8002852:	4b14      	ldr	r3, [pc, #80]	; (80028a4 <StartUserTask+0x154>)
 8002854:	699b      	ldr	r3, [r3, #24]
 8002856:	2b00      	cmp	r3, #0
 8002858:	d0bc      	beq.n	80027d4 <StartUserTask+0x84>
 800285a:	e77f      	b.n	800275c <StartUserTask+0xc>
						  }
					  }
				  }
				  else
				  {
					  line2();
 800285c:	f7ff fa8e 	bl	8001d7c <line2>
					  wrongPass();
 8002860:	f7ff fd34 	bl	80022cc <wrongPass>
					  HAL_Delay(2000);
 8002864:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002868:	f000 fa7a 	bl	8002d60 <HAL_Delay>
 800286c:	e776      	b.n	800275c <StartUserTask+0xc>
				  }
			  }
			  else
			  {
				  line2();
 800286e:	f7ff fa85 	bl	8001d7c <line2>
				  wrongPass();
 8002872:	f7ff fd2b 	bl	80022cc <wrongPass>
				  HAL_Delay(2000);
 8002876:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800287a:	f000 fa71 	bl	8002d60 <HAL_Delay>
 800287e:	e76d      	b.n	800275c <StartUserTask+0xc>
			  }
		  }
		  else
		  {
			  line2();
 8002880:	f7ff fa7c 	bl	8001d7c <line2>
			  wrongPass();
 8002884:	f7ff fd22 	bl	80022cc <wrongPass>
			  HAL_Delay(2000);
 8002888:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800288c:	f000 fa68 	bl	8002d60 <HAL_Delay>
 8002890:	e764      	b.n	800275c <StartUserTask+0xc>
		  }
	  }
	  else
	  {
		  line2();
 8002892:	f7ff fa73 	bl	8001d7c <line2>
		  wrongPass();
 8002896:	f7ff fd19 	bl	80022cc <wrongPass>
		  HAL_Delay(2000);
 800289a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800289e:	f000 fa5f 	bl	8002d60 <HAL_Delay>
	  val[6] = 0;
 80028a2:	e75b      	b.n	800275c <StartUserTask+0xc>
 80028a4:	2000238c 	.word	0x2000238c
 80028a8:	40011000 	.word	0x40011000
 80028ac:	40011400 	.word	0x40011400
 80028b0:	20002100 	.word	0x20002100
 80028b4:	200023b0 	.word	0x200023b0

080028b8 <StartSolenoidTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSolenoidTask */
void StartSolenoidTask(void *argument)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b082      	sub	sp, #8
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSolenoidTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80028c0:	2001      	movs	r0, #1
 80028c2:	f001 ffbf 	bl	8004844 <osDelay>
 80028c6:	e7fb      	b.n	80028c0 <StartSolenoidTask+0x8>

080028c8 <StartWeatherTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartWeatherTask */
void StartWeatherTask(void *argument)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b086      	sub	sp, #24
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartWeatherTask */
  /* Infinite loop */
  for(;;)
  {
		HAL_TIM_Base_Start(&htim2);
 80028d0:	4815      	ldr	r0, [pc, #84]	; (8002928 <StartWeatherTask+0x60>)
 80028d2:	f001 f98f 	bl	8003bf4 <HAL_TIM_Base_Start>
		uint32_t period; //frequency;
		uint32_t RH1 = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0);
 80028d6:	2101      	movs	r1, #1
 80028d8:	4814      	ldr	r0, [pc, #80]	; (800292c <StartWeatherTask+0x64>)
 80028da:	f000 fc9d 	bl	8003218 <HAL_GPIO_ReadPin>
 80028de:	4603      	mov	r3, r0
 80028e0:	617b      	str	r3, [r7, #20]
		uint32_t tickstart = __HAL_TIM_GET_COUNTER(&htim2);
 80028e2:	4b11      	ldr	r3, [pc, #68]	; (8002928 <StartWeatherTask+0x60>)
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028e8:	613b      	str	r3, [r7, #16]


		while(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0) == RH1)
 80028ea:	bf00      	nop
 80028ec:	2101      	movs	r1, #1
 80028ee:	480f      	ldr	r0, [pc, #60]	; (800292c <StartWeatherTask+0x64>)
 80028f0:	f000 fc92 	bl	8003218 <HAL_GPIO_ReadPin>
 80028f4:	4603      	mov	r3, r0
 80028f6:	461a      	mov	r2, r3
 80028f8:	697b      	ldr	r3, [r7, #20]
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d0f6      	beq.n	80028ec <StartWeatherTask+0x24>
		{}
		while(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0) != RH1)
 80028fe:	bf00      	nop
 8002900:	2101      	movs	r1, #1
 8002902:	480a      	ldr	r0, [pc, #40]	; (800292c <StartWeatherTask+0x64>)
 8002904:	f000 fc88 	bl	8003218 <HAL_GPIO_ReadPin>
 8002908:	4603      	mov	r3, r0
 800290a:	461a      	mov	r2, r3
 800290c:	697b      	ldr	r3, [r7, #20]
 800290e:	4293      	cmp	r3, r2
 8002910:	d1f6      	bne.n	8002900 <StartWeatherTask+0x38>
		{}
		period =  __HAL_TIM_GET_COUNTER(&htim2) - tickstart;
 8002912:	4b05      	ldr	r3, [pc, #20]	; (8002928 <StartWeatherTask+0x60>)
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002918:	693b      	ldr	r3, [r7, #16]
 800291a:	1ad3      	subs	r3, r2, r3
 800291c:	60fb      	str	r3, [r7, #12]
		//frequency = 10000/period;
    osDelay(1);
 800291e:	2001      	movs	r0, #1
 8002920:	f001 ff90 	bl	8004844 <osDelay>
  {
 8002924:	e7d4      	b.n	80028d0 <StartWeatherTask+0x8>
 8002926:	bf00      	nop
 8002928:	200023bc 	.word	0x200023bc
 800292c:	40011000 	.word	0x40011000

08002930 <StartFlowTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartFlowTask */
void StartFlowTask(void *argument)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b082      	sub	sp, #8
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartFlowTask */
  /* Infinite loop */
  for(;;)
  {

    osDelay(1);
 8002938:	2001      	movs	r0, #1
 800293a:	f001 ff83 	bl	8004844 <osDelay>
 800293e:	e7fb      	b.n	8002938 <StartFlowTask+0x8>

08002940 <StartProcessingTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartProcessingTask */
void StartProcessingTask(void *argument)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b082      	sub	sp, #8
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartProcessingTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8002948:	2001      	movs	r0, #1
 800294a:	f001 ff7b 	bl	8004844 <osDelay>
 800294e:	e7fb      	b.n	8002948 <StartProcessingTask+0x8>

08002950 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b082      	sub	sp, #8
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	4a04      	ldr	r2, [pc, #16]	; (8002970 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800295e:	4293      	cmp	r3, r2
 8002960:	d101      	bne.n	8002966 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002962:	f000 f9e1 	bl	8002d28 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002966:	bf00      	nop
 8002968:	3708      	adds	r7, #8
 800296a:	46bd      	mov	sp, r7
 800296c:	bd80      	pop	{r7, pc}
 800296e:	bf00      	nop
 8002970:	40000800 	.word	0x40000800

08002974 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002974:	b480      	push	{r7}
 8002976:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002978:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800297a:	e7fe      	b.n	800297a <Error_Handler+0x6>

0800297c <initializeNodes>:
 *      Author: Colton Moore
 */
#include "sensorObjects.h"

void initializeNodes()
{
 800297c:	b480      	push	{r7}
 800297e:	b089      	sub	sp, #36	; 0x24
 8002980:	af00      	add	r7, sp, #0
	//Address Arrays
	uint8_t BlueAddress[] 	= {0x00, 0x13, 0xA2, 0x00, 0x41, 0xCF, 0x0B, 0xD1};
 8002982:	4a34      	ldr	r2, [pc, #208]	; (8002a54 <initializeNodes+0xd8>)
 8002984:	f107 0314 	add.w	r3, r7, #20
 8002988:	e892 0003 	ldmia.w	r2, {r0, r1}
 800298c:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t GreenAddress[] 	= {0x00, 0x13, 0xA2, 0x00, 0x41, 0xCF, 0x0B, 0xDD};
 8002990:	4a31      	ldr	r2, [pc, #196]	; (8002a58 <initializeNodes+0xdc>)
 8002992:	f107 030c 	add.w	r3, r7, #12
 8002996:	e892 0003 	ldmia.w	r2, {r0, r1}
 800299a:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t RedAddress[] 	= {0x00, 0x13, 0xA2, 0x00, 0x41, 0xCF, 0x0C, 0xA6};
 800299e:	4a2f      	ldr	r2, [pc, #188]	; (8002a5c <initializeNodes+0xe0>)
 80029a0:	1d3b      	adds	r3, r7, #4
 80029a2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80029a6:	e883 0003 	stmia.w	r3, {r0, r1}

	uint8_t i = 0;
 80029aa:	2300      	movs	r3, #0
 80029ac:	77fb      	strb	r3, [r7, #31]
	for (i = 0; i<32; i++)
 80029ae:	2300      	movs	r3, #0
 80029b0:	77fb      	strb	r3, [r7, #31]
 80029b2:	e01e      	b.n	80029f2 <initializeNodes+0x76>
	{
		fairways[i].battery 	= 0;
 80029b4:	7ffb      	ldrb	r3, [r7, #31]
 80029b6:	4a2a      	ldr	r2, [pc, #168]	; (8002a60 <initializeNodes+0xe4>)
 80029b8:	011b      	lsls	r3, r3, #4
 80029ba:	4413      	add	r3, r2
 80029bc:	330c      	adds	r3, #12
 80029be:	2200      	movs	r2, #0
 80029c0:	801a      	strh	r2, [r3, #0]
		fairways[i].capacative	= 0;
 80029c2:	7ffb      	ldrb	r3, [r7, #31]
 80029c4:	4a26      	ldr	r2, [pc, #152]	; (8002a60 <initializeNodes+0xe4>)
 80029c6:	011b      	lsls	r3, r3, #4
 80029c8:	4413      	add	r3, r2
 80029ca:	330a      	adds	r3, #10
 80029cc:	2200      	movs	r2, #0
 80029ce:	801a      	strh	r2, [r3, #0]
		fairways[i].resistive 	= 0;
 80029d0:	7ffb      	ldrb	r3, [r7, #31]
 80029d2:	4a23      	ldr	r2, [pc, #140]	; (8002a60 <initializeNodes+0xe4>)
 80029d4:	011b      	lsls	r3, r3, #4
 80029d6:	4413      	add	r3, r2
 80029d8:	3308      	adds	r3, #8
 80029da:	2200      	movs	r2, #0
 80029dc:	801a      	strh	r2, [r3, #0]
		fairways[i].temperature	= 0;
 80029de:	7ffb      	ldrb	r3, [r7, #31]
 80029e0:	4a1f      	ldr	r2, [pc, #124]	; (8002a60 <initializeNodes+0xe4>)
 80029e2:	011b      	lsls	r3, r3, #4
 80029e4:	4413      	add	r3, r2
 80029e6:	330e      	adds	r3, #14
 80029e8:	2200      	movs	r2, #0
 80029ea:	801a      	strh	r2, [r3, #0]
	for (i = 0; i<32; i++)
 80029ec:	7ffb      	ldrb	r3, [r7, #31]
 80029ee:	3301      	adds	r3, #1
 80029f0:	77fb      	strb	r3, [r7, #31]
 80029f2:	7ffb      	ldrb	r3, [r7, #31]
 80029f4:	2b1f      	cmp	r3, #31
 80029f6:	d9dd      	bls.n	80029b4 <initializeNodes+0x38>
	}

	for (i= 0; i<8; i++)
 80029f8:	2300      	movs	r3, #0
 80029fa:	77fb      	strb	r3, [r7, #31]
 80029fc:	e022      	b.n	8002a44 <initializeNodes+0xc8>
	{
		fairways[0].address[i] = BlueAddress[i];
 80029fe:	7ffa      	ldrb	r2, [r7, #31]
 8002a00:	7ffb      	ldrb	r3, [r7, #31]
 8002a02:	f107 0120 	add.w	r1, r7, #32
 8002a06:	440a      	add	r2, r1
 8002a08:	f812 1c0c 	ldrb.w	r1, [r2, #-12]
 8002a0c:	4a14      	ldr	r2, [pc, #80]	; (8002a60 <initializeNodes+0xe4>)
 8002a0e:	54d1      	strb	r1, [r2, r3]
		fairways[1].address[i] = GreenAddress[i];
 8002a10:	7ffa      	ldrb	r2, [r7, #31]
 8002a12:	7ffb      	ldrb	r3, [r7, #31]
 8002a14:	f107 0120 	add.w	r1, r7, #32
 8002a18:	440a      	add	r2, r1
 8002a1a:	f812 1c14 	ldrb.w	r1, [r2, #-20]
 8002a1e:	4a10      	ldr	r2, [pc, #64]	; (8002a60 <initializeNodes+0xe4>)
 8002a20:	4413      	add	r3, r2
 8002a22:	460a      	mov	r2, r1
 8002a24:	741a      	strb	r2, [r3, #16]
		fairways[2].address[i] = RedAddress[i];
 8002a26:	7ffa      	ldrb	r2, [r7, #31]
 8002a28:	7ffb      	ldrb	r3, [r7, #31]
 8002a2a:	f107 0120 	add.w	r1, r7, #32
 8002a2e:	440a      	add	r2, r1
 8002a30:	f812 1c1c 	ldrb.w	r1, [r2, #-28]
 8002a34:	4a0a      	ldr	r2, [pc, #40]	; (8002a60 <initializeNodes+0xe4>)
 8002a36:	4413      	add	r3, r2
 8002a38:	460a      	mov	r2, r1
 8002a3a:	f883 2020 	strb.w	r2, [r3, #32]
	for (i= 0; i<8; i++)
 8002a3e:	7ffb      	ldrb	r3, [r7, #31]
 8002a40:	3301      	adds	r3, #1
 8002a42:	77fb      	strb	r3, [r7, #31]
 8002a44:	7ffb      	ldrb	r3, [r7, #31]
 8002a46:	2b07      	cmp	r3, #7
 8002a48:	d9d9      	bls.n	80029fe <initializeNodes+0x82>
	}

	return;
 8002a4a:	bf00      	nop
}
 8002a4c:	3724      	adds	r7, #36	; 0x24
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bc80      	pop	{r7}
 8002a52:	4770      	bx	lr
 8002a54:	080071f8 	.word	0x080071f8
 8002a58:	08007200 	.word	0x08007200
 8002a5c:	08007208 	.word	0x08007208
 8002a60:	20002148 	.word	0x20002148

08002a64 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b084      	sub	sp, #16
 8002a68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002a6a:	4b18      	ldr	r3, [pc, #96]	; (8002acc <HAL_MspInit+0x68>)
 8002a6c:	699b      	ldr	r3, [r3, #24]
 8002a6e:	4a17      	ldr	r2, [pc, #92]	; (8002acc <HAL_MspInit+0x68>)
 8002a70:	f043 0301 	orr.w	r3, r3, #1
 8002a74:	6193      	str	r3, [r2, #24]
 8002a76:	4b15      	ldr	r3, [pc, #84]	; (8002acc <HAL_MspInit+0x68>)
 8002a78:	699b      	ldr	r3, [r3, #24]
 8002a7a:	f003 0301 	and.w	r3, r3, #1
 8002a7e:	60bb      	str	r3, [r7, #8]
 8002a80:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a82:	4b12      	ldr	r3, [pc, #72]	; (8002acc <HAL_MspInit+0x68>)
 8002a84:	69db      	ldr	r3, [r3, #28]
 8002a86:	4a11      	ldr	r2, [pc, #68]	; (8002acc <HAL_MspInit+0x68>)
 8002a88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a8c:	61d3      	str	r3, [r2, #28]
 8002a8e:	4b0f      	ldr	r3, [pc, #60]	; (8002acc <HAL_MspInit+0x68>)
 8002a90:	69db      	ldr	r3, [r3, #28]
 8002a92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a96:	607b      	str	r3, [r7, #4]
 8002a98:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	210f      	movs	r1, #15
 8002a9e:	f06f 0001 	mvn.w	r0, #1
 8002aa2:	f000 fa34 	bl	8002f0e <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002aa6:	4b0a      	ldr	r3, [pc, #40]	; (8002ad0 <HAL_MspInit+0x6c>)
 8002aa8:	685b      	ldr	r3, [r3, #4]
 8002aaa:	60fb      	str	r3, [r7, #12]
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002ab2:	60fb      	str	r3, [r7, #12]
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002aba:	60fb      	str	r3, [r7, #12]
 8002abc:	4a04      	ldr	r2, [pc, #16]	; (8002ad0 <HAL_MspInit+0x6c>)
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002ac2:	bf00      	nop
 8002ac4:	3710      	adds	r7, #16
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}
 8002aca:	bf00      	nop
 8002acc:	40021000 	.word	0x40021000
 8002ad0:	40010000 	.word	0x40010000

08002ad4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	b085      	sub	sp, #20
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ae4:	d10b      	bne.n	8002afe <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002ae6:	4b08      	ldr	r3, [pc, #32]	; (8002b08 <HAL_TIM_Base_MspInit+0x34>)
 8002ae8:	69db      	ldr	r3, [r3, #28]
 8002aea:	4a07      	ldr	r2, [pc, #28]	; (8002b08 <HAL_TIM_Base_MspInit+0x34>)
 8002aec:	f043 0301 	orr.w	r3, r3, #1
 8002af0:	61d3      	str	r3, [r2, #28]
 8002af2:	4b05      	ldr	r3, [pc, #20]	; (8002b08 <HAL_TIM_Base_MspInit+0x34>)
 8002af4:	69db      	ldr	r3, [r3, #28]
 8002af6:	f003 0301 	and.w	r3, r3, #1
 8002afa:	60fb      	str	r3, [r7, #12]
 8002afc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002afe:	bf00      	nop
 8002b00:	3714      	adds	r7, #20
 8002b02:	46bd      	mov	sp, r7
 8002b04:	bc80      	pop	{r7}
 8002b06:	4770      	bx	lr
 8002b08:	40021000 	.word	0x40021000

08002b0c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b088      	sub	sp, #32
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b14:	f107 0310 	add.w	r3, r7, #16
 8002b18:	2200      	movs	r2, #0
 8002b1a:	601a      	str	r2, [r3, #0]
 8002b1c:	605a      	str	r2, [r3, #4]
 8002b1e:	609a      	str	r2, [r3, #8]
 8002b20:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART3)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	4a1c      	ldr	r2, [pc, #112]	; (8002b98 <HAL_UART_MspInit+0x8c>)
 8002b28:	4293      	cmp	r3, r2
 8002b2a:	d131      	bne.n	8002b90 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002b2c:	4b1b      	ldr	r3, [pc, #108]	; (8002b9c <HAL_UART_MspInit+0x90>)
 8002b2e:	69db      	ldr	r3, [r3, #28]
 8002b30:	4a1a      	ldr	r2, [pc, #104]	; (8002b9c <HAL_UART_MspInit+0x90>)
 8002b32:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002b36:	61d3      	str	r3, [r2, #28]
 8002b38:	4b18      	ldr	r3, [pc, #96]	; (8002b9c <HAL_UART_MspInit+0x90>)
 8002b3a:	69db      	ldr	r3, [r3, #28]
 8002b3c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b40:	60fb      	str	r3, [r7, #12]
 8002b42:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b44:	4b15      	ldr	r3, [pc, #84]	; (8002b9c <HAL_UART_MspInit+0x90>)
 8002b46:	699b      	ldr	r3, [r3, #24]
 8002b48:	4a14      	ldr	r2, [pc, #80]	; (8002b9c <HAL_UART_MspInit+0x90>)
 8002b4a:	f043 0308 	orr.w	r3, r3, #8
 8002b4e:	6193      	str	r3, [r2, #24]
 8002b50:	4b12      	ldr	r3, [pc, #72]	; (8002b9c <HAL_UART_MspInit+0x90>)
 8002b52:	699b      	ldr	r3, [r3, #24]
 8002b54:	f003 0308 	and.w	r3, r3, #8
 8002b58:	60bb      	str	r3, [r7, #8]
 8002b5a:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002b5c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002b60:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b62:	2302      	movs	r3, #2
 8002b64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002b66:	2303      	movs	r3, #3
 8002b68:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b6a:	f107 0310 	add.w	r3, r7, #16
 8002b6e:	4619      	mov	r1, r3
 8002b70:	480b      	ldr	r0, [pc, #44]	; (8002ba0 <HAL_UART_MspInit+0x94>)
 8002b72:	f000 f9f7 	bl	8002f64 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002b76:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002b7a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b80:	2300      	movs	r3, #0
 8002b82:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b84:	f107 0310 	add.w	r3, r7, #16
 8002b88:	4619      	mov	r1, r3
 8002b8a:	4805      	ldr	r0, [pc, #20]	; (8002ba0 <HAL_UART_MspInit+0x94>)
 8002b8c:	f000 f9ea 	bl	8002f64 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002b90:	bf00      	nop
 8002b92:	3720      	adds	r7, #32
 8002b94:	46bd      	mov	sp, r7
 8002b96:	bd80      	pop	{r7, pc}
 8002b98:	40004800 	.word	0x40004800
 8002b9c:	40021000 	.word	0x40021000
 8002ba0:	40010c00 	.word	0x40010c00

08002ba4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b08c      	sub	sp, #48	; 0x30
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002bac:	2300      	movs	r3, #0
 8002bae:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0);
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	6879      	ldr	r1, [r7, #4]
 8002bb8:	201e      	movs	r0, #30
 8002bba:	f000 f9a8 	bl	8002f0e <HAL_NVIC_SetPriority>

  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002bbe:	201e      	movs	r0, #30
 8002bc0:	f000 f9c1 	bl	8002f46 <HAL_NVIC_EnableIRQ>
  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8002bc4:	4b1f      	ldr	r3, [pc, #124]	; (8002c44 <HAL_InitTick+0xa0>)
 8002bc6:	69db      	ldr	r3, [r3, #28]
 8002bc8:	4a1e      	ldr	r2, [pc, #120]	; (8002c44 <HAL_InitTick+0xa0>)
 8002bca:	f043 0304 	orr.w	r3, r3, #4
 8002bce:	61d3      	str	r3, [r2, #28]
 8002bd0:	4b1c      	ldr	r3, [pc, #112]	; (8002c44 <HAL_InitTick+0xa0>)
 8002bd2:	69db      	ldr	r3, [r3, #28]
 8002bd4:	f003 0304 	and.w	r3, r3, #4
 8002bd8:	60fb      	str	r3, [r7, #12]
 8002bda:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002bdc:	f107 0210 	add.w	r2, r7, #16
 8002be0:	f107 0314 	add.w	r3, r7, #20
 8002be4:	4611      	mov	r1, r2
 8002be6:	4618      	mov	r0, r3
 8002be8:	f000 ff66 	bl	8003ab8 <HAL_RCC_GetClockConfig>

  /* Compute TIM4 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8002bec:	f000 ff3c 	bl	8003a68 <HAL_RCC_GetPCLK1Freq>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	005b      	lsls	r3, r3, #1
 8002bf4:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002bf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bf8:	4a13      	ldr	r2, [pc, #76]	; (8002c48 <HAL_InitTick+0xa4>)
 8002bfa:	fba2 2303 	umull	r2, r3, r2, r3
 8002bfe:	0c9b      	lsrs	r3, r3, #18
 8002c00:	3b01      	subs	r3, #1
 8002c02:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8002c04:	4b11      	ldr	r3, [pc, #68]	; (8002c4c <HAL_InitTick+0xa8>)
 8002c06:	4a12      	ldr	r2, [pc, #72]	; (8002c50 <HAL_InitTick+0xac>)
 8002c08:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 8002c0a:	4b10      	ldr	r3, [pc, #64]	; (8002c4c <HAL_InitTick+0xa8>)
 8002c0c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002c10:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8002c12:	4a0e      	ldr	r2, [pc, #56]	; (8002c4c <HAL_InitTick+0xa8>)
 8002c14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c16:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8002c18:	4b0c      	ldr	r3, [pc, #48]	; (8002c4c <HAL_InitTick+0xa8>)
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c1e:	4b0b      	ldr	r3, [pc, #44]	; (8002c4c <HAL_InitTick+0xa8>)
 8002c20:	2200      	movs	r2, #0
 8002c22:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 8002c24:	4809      	ldr	r0, [pc, #36]	; (8002c4c <HAL_InitTick+0xa8>)
 8002c26:	f000 ff95 	bl	8003b54 <HAL_TIM_Base_Init>
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d104      	bne.n	8002c3a <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 8002c30:	4806      	ldr	r0, [pc, #24]	; (8002c4c <HAL_InitTick+0xa8>)
 8002c32:	f001 f829 	bl	8003c88 <HAL_TIM_Base_Start_IT>
 8002c36:	4603      	mov	r3, r0
 8002c38:	e000      	b.n	8002c3c <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8002c3a:	2301      	movs	r3, #1
}
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	3730      	adds	r7, #48	; 0x30
 8002c40:	46bd      	mov	sp, r7
 8002c42:	bd80      	pop	{r7, pc}
 8002c44:	40021000 	.word	0x40021000
 8002c48:	431bde83 	.word	0x431bde83
 8002c4c:	20002440 	.word	0x20002440
 8002c50:	40000800 	.word	0x40000800

08002c54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002c54:	b480      	push	{r7}
 8002c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002c58:	e7fe      	b.n	8002c58 <NMI_Handler+0x4>

08002c5a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002c5a:	b480      	push	{r7}
 8002c5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002c5e:	e7fe      	b.n	8002c5e <HardFault_Handler+0x4>

08002c60 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002c60:	b480      	push	{r7}
 8002c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002c64:	e7fe      	b.n	8002c64 <MemManage_Handler+0x4>

08002c66 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002c66:	b480      	push	{r7}
 8002c68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002c6a:	e7fe      	b.n	8002c6a <BusFault_Handler+0x4>

08002c6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002c70:	e7fe      	b.n	8002c70 <UsageFault_Handler+0x4>

08002c72 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002c72:	b480      	push	{r7}
 8002c74:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002c76:	bf00      	nop
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	bc80      	pop	{r7}
 8002c7c:	4770      	bx	lr
	...

08002c80 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002c84:	4802      	ldr	r0, [pc, #8]	; (8002c90 <TIM4_IRQHandler+0x10>)
 8002c86:	f001 f851 	bl	8003d2c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002c8a:	bf00      	nop
 8002c8c:	bd80      	pop	{r7, pc}
 8002c8e:	bf00      	nop
 8002c90:	20002440 	.word	0x20002440

08002c94 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8002c98:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002c9c:	f000 faec 	bl	8003278 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002ca0:	bf00      	nop
 8002ca2:	bd80      	pop	{r7, pc}

08002ca4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002ca8:	bf00      	nop
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bc80      	pop	{r7}
 8002cae:	4770      	bx	lr

08002cb0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002cb0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8002cb2:	e003      	b.n	8002cbc <LoopCopyDataInit>

08002cb4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002cb4:	4b0b      	ldr	r3, [pc, #44]	; (8002ce4 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8002cb6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002cb8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002cba:	3104      	adds	r1, #4

08002cbc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002cbc:	480a      	ldr	r0, [pc, #40]	; (8002ce8 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8002cbe:	4b0b      	ldr	r3, [pc, #44]	; (8002cec <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002cc0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8002cc2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002cc4:	d3f6      	bcc.n	8002cb4 <CopyDataInit>
  ldr r2, =_sbss
 8002cc6:	4a0a      	ldr	r2, [pc, #40]	; (8002cf0 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002cc8:	e002      	b.n	8002cd0 <LoopFillZerobss>

08002cca <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002cca:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002ccc:	f842 3b04 	str.w	r3, [r2], #4

08002cd0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002cd0:	4b08      	ldr	r3, [pc, #32]	; (8002cf4 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8002cd2:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002cd4:	d3f9      	bcc.n	8002cca <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002cd6:	f7ff ffe5 	bl	8002ca4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002cda:	f004 f9ff 	bl	80070dc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002cde:	f7fe fcad 	bl	800163c <main>
  bx lr
 8002ce2:	4770      	bx	lr
  ldr r3, =_sidata
 8002ce4:	080073ac 	.word	0x080073ac
  ldr r0, =_sdata
 8002ce8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002cec:	20000010 	.word	0x20000010
  ldr r2, =_sbss
 8002cf0:	20000010 	.word	0x20000010
  ldr r3, = _ebss
 8002cf4:	200024cc 	.word	0x200024cc

08002cf8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002cf8:	e7fe      	b.n	8002cf8 <ADC1_2_IRQHandler>
	...

08002cfc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002d00:	4b08      	ldr	r3, [pc, #32]	; (8002d24 <HAL_Init+0x28>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	4a07      	ldr	r2, [pc, #28]	; (8002d24 <HAL_Init+0x28>)
 8002d06:	f043 0310 	orr.w	r3, r3, #16
 8002d0a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d0c:	2003      	movs	r0, #3
 8002d0e:	f000 f8f3 	bl	8002ef8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002d12:	2000      	movs	r0, #0
 8002d14:	f7ff ff46 	bl	8002ba4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002d18:	f7ff fea4 	bl	8002a64 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002d1c:	2300      	movs	r3, #0
}
 8002d1e:	4618      	mov	r0, r3
 8002d20:	bd80      	pop	{r7, pc}
 8002d22:	bf00      	nop
 8002d24:	40022000 	.word	0x40022000

08002d28 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002d2c:	4b05      	ldr	r3, [pc, #20]	; (8002d44 <HAL_IncTick+0x1c>)
 8002d2e:	781b      	ldrb	r3, [r3, #0]
 8002d30:	461a      	mov	r2, r3
 8002d32:	4b05      	ldr	r3, [pc, #20]	; (8002d48 <HAL_IncTick+0x20>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	4413      	add	r3, r2
 8002d38:	4a03      	ldr	r2, [pc, #12]	; (8002d48 <HAL_IncTick+0x20>)
 8002d3a:	6013      	str	r3, [r2, #0]
}
 8002d3c:	bf00      	nop
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bc80      	pop	{r7}
 8002d42:	4770      	bx	lr
 8002d44:	20000008 	.word	0x20000008
 8002d48:	20002488 	.word	0x20002488

08002d4c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d4c:	b480      	push	{r7}
 8002d4e:	af00      	add	r7, sp, #0
  return uwTick;
 8002d50:	4b02      	ldr	r3, [pc, #8]	; (8002d5c <HAL_GetTick+0x10>)
 8002d52:	681b      	ldr	r3, [r3, #0]
}
 8002d54:	4618      	mov	r0, r3
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bc80      	pop	{r7}
 8002d5a:	4770      	bx	lr
 8002d5c:	20002488 	.word	0x20002488

08002d60 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b084      	sub	sp, #16
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d68:	f7ff fff0 	bl	8002d4c <HAL_GetTick>
 8002d6c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d78:	d005      	beq.n	8002d86 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002d7a:	4b09      	ldr	r3, [pc, #36]	; (8002da0 <HAL_Delay+0x40>)
 8002d7c:	781b      	ldrb	r3, [r3, #0]
 8002d7e:	461a      	mov	r2, r3
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	4413      	add	r3, r2
 8002d84:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002d86:	bf00      	nop
 8002d88:	f7ff ffe0 	bl	8002d4c <HAL_GetTick>
 8002d8c:	4602      	mov	r2, r0
 8002d8e:	68bb      	ldr	r3, [r7, #8]
 8002d90:	1ad3      	subs	r3, r2, r3
 8002d92:	68fa      	ldr	r2, [r7, #12]
 8002d94:	429a      	cmp	r2, r3
 8002d96:	d8f7      	bhi.n	8002d88 <HAL_Delay+0x28>
  {
  }
}
 8002d98:	bf00      	nop
 8002d9a:	3710      	adds	r7, #16
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	bd80      	pop	{r7, pc}
 8002da0:	20000008 	.word	0x20000008

08002da4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002da4:	b480      	push	{r7}
 8002da6:	b085      	sub	sp, #20
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	f003 0307 	and.w	r3, r3, #7
 8002db2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002db4:	4b0c      	ldr	r3, [pc, #48]	; (8002de8 <__NVIC_SetPriorityGrouping+0x44>)
 8002db6:	68db      	ldr	r3, [r3, #12]
 8002db8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002dba:	68ba      	ldr	r2, [r7, #8]
 8002dbc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002dc0:	4013      	ands	r3, r2
 8002dc2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002dc8:	68bb      	ldr	r3, [r7, #8]
 8002dca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002dcc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002dd0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002dd4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002dd6:	4a04      	ldr	r2, [pc, #16]	; (8002de8 <__NVIC_SetPriorityGrouping+0x44>)
 8002dd8:	68bb      	ldr	r3, [r7, #8]
 8002dda:	60d3      	str	r3, [r2, #12]
}
 8002ddc:	bf00      	nop
 8002dde:	3714      	adds	r7, #20
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bc80      	pop	{r7}
 8002de4:	4770      	bx	lr
 8002de6:	bf00      	nop
 8002de8:	e000ed00 	.word	0xe000ed00

08002dec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002dec:	b480      	push	{r7}
 8002dee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002df0:	4b04      	ldr	r3, [pc, #16]	; (8002e04 <__NVIC_GetPriorityGrouping+0x18>)
 8002df2:	68db      	ldr	r3, [r3, #12]
 8002df4:	0a1b      	lsrs	r3, r3, #8
 8002df6:	f003 0307 	and.w	r3, r3, #7
}
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	bc80      	pop	{r7}
 8002e00:	4770      	bx	lr
 8002e02:	bf00      	nop
 8002e04:	e000ed00 	.word	0xe000ed00

08002e08 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	b083      	sub	sp, #12
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	4603      	mov	r3, r0
 8002e10:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	db0b      	blt.n	8002e32 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e1a:	79fb      	ldrb	r3, [r7, #7]
 8002e1c:	f003 021f 	and.w	r2, r3, #31
 8002e20:	4906      	ldr	r1, [pc, #24]	; (8002e3c <__NVIC_EnableIRQ+0x34>)
 8002e22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e26:	095b      	lsrs	r3, r3, #5
 8002e28:	2001      	movs	r0, #1
 8002e2a:	fa00 f202 	lsl.w	r2, r0, r2
 8002e2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002e32:	bf00      	nop
 8002e34:	370c      	adds	r7, #12
 8002e36:	46bd      	mov	sp, r7
 8002e38:	bc80      	pop	{r7}
 8002e3a:	4770      	bx	lr
 8002e3c:	e000e100 	.word	0xe000e100

08002e40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e40:	b480      	push	{r7}
 8002e42:	b083      	sub	sp, #12
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	4603      	mov	r3, r0
 8002e48:	6039      	str	r1, [r7, #0]
 8002e4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	db0a      	blt.n	8002e6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	b2da      	uxtb	r2, r3
 8002e58:	490c      	ldr	r1, [pc, #48]	; (8002e8c <__NVIC_SetPriority+0x4c>)
 8002e5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e5e:	0112      	lsls	r2, r2, #4
 8002e60:	b2d2      	uxtb	r2, r2
 8002e62:	440b      	add	r3, r1
 8002e64:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e68:	e00a      	b.n	8002e80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	b2da      	uxtb	r2, r3
 8002e6e:	4908      	ldr	r1, [pc, #32]	; (8002e90 <__NVIC_SetPriority+0x50>)
 8002e70:	79fb      	ldrb	r3, [r7, #7]
 8002e72:	f003 030f 	and.w	r3, r3, #15
 8002e76:	3b04      	subs	r3, #4
 8002e78:	0112      	lsls	r2, r2, #4
 8002e7a:	b2d2      	uxtb	r2, r2
 8002e7c:	440b      	add	r3, r1
 8002e7e:	761a      	strb	r2, [r3, #24]
}
 8002e80:	bf00      	nop
 8002e82:	370c      	adds	r7, #12
 8002e84:	46bd      	mov	sp, r7
 8002e86:	bc80      	pop	{r7}
 8002e88:	4770      	bx	lr
 8002e8a:	bf00      	nop
 8002e8c:	e000e100 	.word	0xe000e100
 8002e90:	e000ed00 	.word	0xe000ed00

08002e94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e94:	b480      	push	{r7}
 8002e96:	b089      	sub	sp, #36	; 0x24
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	60f8      	str	r0, [r7, #12]
 8002e9c:	60b9      	str	r1, [r7, #8]
 8002e9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	f003 0307 	and.w	r3, r3, #7
 8002ea6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ea8:	69fb      	ldr	r3, [r7, #28]
 8002eaa:	f1c3 0307 	rsb	r3, r3, #7
 8002eae:	2b04      	cmp	r3, #4
 8002eb0:	bf28      	it	cs
 8002eb2:	2304      	movcs	r3, #4
 8002eb4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002eb6:	69fb      	ldr	r3, [r7, #28]
 8002eb8:	3304      	adds	r3, #4
 8002eba:	2b06      	cmp	r3, #6
 8002ebc:	d902      	bls.n	8002ec4 <NVIC_EncodePriority+0x30>
 8002ebe:	69fb      	ldr	r3, [r7, #28]
 8002ec0:	3b03      	subs	r3, #3
 8002ec2:	e000      	b.n	8002ec6 <NVIC_EncodePriority+0x32>
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ec8:	f04f 32ff 	mov.w	r2, #4294967295
 8002ecc:	69bb      	ldr	r3, [r7, #24]
 8002ece:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed2:	43da      	mvns	r2, r3
 8002ed4:	68bb      	ldr	r3, [r7, #8]
 8002ed6:	401a      	ands	r2, r3
 8002ed8:	697b      	ldr	r3, [r7, #20]
 8002eda:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002edc:	f04f 31ff 	mov.w	r1, #4294967295
 8002ee0:	697b      	ldr	r3, [r7, #20]
 8002ee2:	fa01 f303 	lsl.w	r3, r1, r3
 8002ee6:	43d9      	mvns	r1, r3
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002eec:	4313      	orrs	r3, r2
         );
}
 8002eee:	4618      	mov	r0, r3
 8002ef0:	3724      	adds	r7, #36	; 0x24
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bc80      	pop	{r7}
 8002ef6:	4770      	bx	lr

08002ef8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b082      	sub	sp, #8
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f00:	6878      	ldr	r0, [r7, #4]
 8002f02:	f7ff ff4f 	bl	8002da4 <__NVIC_SetPriorityGrouping>
}
 8002f06:	bf00      	nop
 8002f08:	3708      	adds	r7, #8
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bd80      	pop	{r7, pc}

08002f0e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002f0e:	b580      	push	{r7, lr}
 8002f10:	b086      	sub	sp, #24
 8002f12:	af00      	add	r7, sp, #0
 8002f14:	4603      	mov	r3, r0
 8002f16:	60b9      	str	r1, [r7, #8]
 8002f18:	607a      	str	r2, [r7, #4]
 8002f1a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002f20:	f7ff ff64 	bl	8002dec <__NVIC_GetPriorityGrouping>
 8002f24:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f26:	687a      	ldr	r2, [r7, #4]
 8002f28:	68b9      	ldr	r1, [r7, #8]
 8002f2a:	6978      	ldr	r0, [r7, #20]
 8002f2c:	f7ff ffb2 	bl	8002e94 <NVIC_EncodePriority>
 8002f30:	4602      	mov	r2, r0
 8002f32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f36:	4611      	mov	r1, r2
 8002f38:	4618      	mov	r0, r3
 8002f3a:	f7ff ff81 	bl	8002e40 <__NVIC_SetPriority>
}
 8002f3e:	bf00      	nop
 8002f40:	3718      	adds	r7, #24
 8002f42:	46bd      	mov	sp, r7
 8002f44:	bd80      	pop	{r7, pc}

08002f46 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f46:	b580      	push	{r7, lr}
 8002f48:	b082      	sub	sp, #8
 8002f4a:	af00      	add	r7, sp, #0
 8002f4c:	4603      	mov	r3, r0
 8002f4e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f54:	4618      	mov	r0, r3
 8002f56:	f7ff ff57 	bl	8002e08 <__NVIC_EnableIRQ>
}
 8002f5a:	bf00      	nop
 8002f5c:	3708      	adds	r7, #8
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}
	...

08002f64 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f64:	b480      	push	{r7}
 8002f66:	b08b      	sub	sp, #44	; 0x2c
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
 8002f6c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002f6e:	2300      	movs	r3, #0
 8002f70:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002f72:	2300      	movs	r3, #0
 8002f74:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f76:	e127      	b.n	80031c8 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002f78:	2201      	movs	r2, #1
 8002f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f80:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	69fa      	ldr	r2, [r7, #28]
 8002f88:	4013      	ands	r3, r2
 8002f8a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002f8c:	69ba      	ldr	r2, [r7, #24]
 8002f8e:	69fb      	ldr	r3, [r7, #28]
 8002f90:	429a      	cmp	r2, r3
 8002f92:	f040 8116 	bne.w	80031c2 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	685b      	ldr	r3, [r3, #4]
 8002f9a:	2b12      	cmp	r3, #18
 8002f9c:	d034      	beq.n	8003008 <HAL_GPIO_Init+0xa4>
 8002f9e:	2b12      	cmp	r3, #18
 8002fa0:	d80d      	bhi.n	8002fbe <HAL_GPIO_Init+0x5a>
 8002fa2:	2b02      	cmp	r3, #2
 8002fa4:	d02b      	beq.n	8002ffe <HAL_GPIO_Init+0x9a>
 8002fa6:	2b02      	cmp	r3, #2
 8002fa8:	d804      	bhi.n	8002fb4 <HAL_GPIO_Init+0x50>
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d031      	beq.n	8003012 <HAL_GPIO_Init+0xae>
 8002fae:	2b01      	cmp	r3, #1
 8002fb0:	d01c      	beq.n	8002fec <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002fb2:	e048      	b.n	8003046 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002fb4:	2b03      	cmp	r3, #3
 8002fb6:	d043      	beq.n	8003040 <HAL_GPIO_Init+0xdc>
 8002fb8:	2b11      	cmp	r3, #17
 8002fba:	d01b      	beq.n	8002ff4 <HAL_GPIO_Init+0x90>
          break;
 8002fbc:	e043      	b.n	8003046 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002fbe:	4a89      	ldr	r2, [pc, #548]	; (80031e4 <HAL_GPIO_Init+0x280>)
 8002fc0:	4293      	cmp	r3, r2
 8002fc2:	d026      	beq.n	8003012 <HAL_GPIO_Init+0xae>
 8002fc4:	4a87      	ldr	r2, [pc, #540]	; (80031e4 <HAL_GPIO_Init+0x280>)
 8002fc6:	4293      	cmp	r3, r2
 8002fc8:	d806      	bhi.n	8002fd8 <HAL_GPIO_Init+0x74>
 8002fca:	4a87      	ldr	r2, [pc, #540]	; (80031e8 <HAL_GPIO_Init+0x284>)
 8002fcc:	4293      	cmp	r3, r2
 8002fce:	d020      	beq.n	8003012 <HAL_GPIO_Init+0xae>
 8002fd0:	4a86      	ldr	r2, [pc, #536]	; (80031ec <HAL_GPIO_Init+0x288>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d01d      	beq.n	8003012 <HAL_GPIO_Init+0xae>
          break;
 8002fd6:	e036      	b.n	8003046 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002fd8:	4a85      	ldr	r2, [pc, #532]	; (80031f0 <HAL_GPIO_Init+0x28c>)
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d019      	beq.n	8003012 <HAL_GPIO_Init+0xae>
 8002fde:	4a85      	ldr	r2, [pc, #532]	; (80031f4 <HAL_GPIO_Init+0x290>)
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d016      	beq.n	8003012 <HAL_GPIO_Init+0xae>
 8002fe4:	4a84      	ldr	r2, [pc, #528]	; (80031f8 <HAL_GPIO_Init+0x294>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d013      	beq.n	8003012 <HAL_GPIO_Init+0xae>
          break;
 8002fea:	e02c      	b.n	8003046 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	68db      	ldr	r3, [r3, #12]
 8002ff0:	623b      	str	r3, [r7, #32]
          break;
 8002ff2:	e028      	b.n	8003046 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	68db      	ldr	r3, [r3, #12]
 8002ff8:	3304      	adds	r3, #4
 8002ffa:	623b      	str	r3, [r7, #32]
          break;
 8002ffc:	e023      	b.n	8003046 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	68db      	ldr	r3, [r3, #12]
 8003002:	3308      	adds	r3, #8
 8003004:	623b      	str	r3, [r7, #32]
          break;
 8003006:	e01e      	b.n	8003046 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	68db      	ldr	r3, [r3, #12]
 800300c:	330c      	adds	r3, #12
 800300e:	623b      	str	r3, [r7, #32]
          break;
 8003010:	e019      	b.n	8003046 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	689b      	ldr	r3, [r3, #8]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d102      	bne.n	8003020 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800301a:	2304      	movs	r3, #4
 800301c:	623b      	str	r3, [r7, #32]
          break;
 800301e:	e012      	b.n	8003046 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	689b      	ldr	r3, [r3, #8]
 8003024:	2b01      	cmp	r3, #1
 8003026:	d105      	bne.n	8003034 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003028:	2308      	movs	r3, #8
 800302a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	69fa      	ldr	r2, [r7, #28]
 8003030:	611a      	str	r2, [r3, #16]
          break;
 8003032:	e008      	b.n	8003046 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003034:	2308      	movs	r3, #8
 8003036:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	69fa      	ldr	r2, [r7, #28]
 800303c:	615a      	str	r2, [r3, #20]
          break;
 800303e:	e002      	b.n	8003046 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003040:	2300      	movs	r3, #0
 8003042:	623b      	str	r3, [r7, #32]
          break;
 8003044:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003046:	69bb      	ldr	r3, [r7, #24]
 8003048:	2bff      	cmp	r3, #255	; 0xff
 800304a:	d801      	bhi.n	8003050 <HAL_GPIO_Init+0xec>
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	e001      	b.n	8003054 <HAL_GPIO_Init+0xf0>
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	3304      	adds	r3, #4
 8003054:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003056:	69bb      	ldr	r3, [r7, #24]
 8003058:	2bff      	cmp	r3, #255	; 0xff
 800305a:	d802      	bhi.n	8003062 <HAL_GPIO_Init+0xfe>
 800305c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800305e:	009b      	lsls	r3, r3, #2
 8003060:	e002      	b.n	8003068 <HAL_GPIO_Init+0x104>
 8003062:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003064:	3b08      	subs	r3, #8
 8003066:	009b      	lsls	r3, r3, #2
 8003068:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800306a:	697b      	ldr	r3, [r7, #20]
 800306c:	681a      	ldr	r2, [r3, #0]
 800306e:	210f      	movs	r1, #15
 8003070:	693b      	ldr	r3, [r7, #16]
 8003072:	fa01 f303 	lsl.w	r3, r1, r3
 8003076:	43db      	mvns	r3, r3
 8003078:	401a      	ands	r2, r3
 800307a:	6a39      	ldr	r1, [r7, #32]
 800307c:	693b      	ldr	r3, [r7, #16]
 800307e:	fa01 f303 	lsl.w	r3, r1, r3
 8003082:	431a      	orrs	r2, r3
 8003084:	697b      	ldr	r3, [r7, #20]
 8003086:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	685b      	ldr	r3, [r3, #4]
 800308c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003090:	2b00      	cmp	r3, #0
 8003092:	f000 8096 	beq.w	80031c2 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003096:	4b59      	ldr	r3, [pc, #356]	; (80031fc <HAL_GPIO_Init+0x298>)
 8003098:	699b      	ldr	r3, [r3, #24]
 800309a:	4a58      	ldr	r2, [pc, #352]	; (80031fc <HAL_GPIO_Init+0x298>)
 800309c:	f043 0301 	orr.w	r3, r3, #1
 80030a0:	6193      	str	r3, [r2, #24]
 80030a2:	4b56      	ldr	r3, [pc, #344]	; (80031fc <HAL_GPIO_Init+0x298>)
 80030a4:	699b      	ldr	r3, [r3, #24]
 80030a6:	f003 0301 	and.w	r3, r3, #1
 80030aa:	60bb      	str	r3, [r7, #8]
 80030ac:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80030ae:	4a54      	ldr	r2, [pc, #336]	; (8003200 <HAL_GPIO_Init+0x29c>)
 80030b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030b2:	089b      	lsrs	r3, r3, #2
 80030b4:	3302      	adds	r3, #2
 80030b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030ba:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80030bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030be:	f003 0303 	and.w	r3, r3, #3
 80030c2:	009b      	lsls	r3, r3, #2
 80030c4:	220f      	movs	r2, #15
 80030c6:	fa02 f303 	lsl.w	r3, r2, r3
 80030ca:	43db      	mvns	r3, r3
 80030cc:	68fa      	ldr	r2, [r7, #12]
 80030ce:	4013      	ands	r3, r2
 80030d0:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	4a4b      	ldr	r2, [pc, #300]	; (8003204 <HAL_GPIO_Init+0x2a0>)
 80030d6:	4293      	cmp	r3, r2
 80030d8:	d013      	beq.n	8003102 <HAL_GPIO_Init+0x19e>
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	4a4a      	ldr	r2, [pc, #296]	; (8003208 <HAL_GPIO_Init+0x2a4>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d00d      	beq.n	80030fe <HAL_GPIO_Init+0x19a>
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	4a49      	ldr	r2, [pc, #292]	; (800320c <HAL_GPIO_Init+0x2a8>)
 80030e6:	4293      	cmp	r3, r2
 80030e8:	d007      	beq.n	80030fa <HAL_GPIO_Init+0x196>
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	4a48      	ldr	r2, [pc, #288]	; (8003210 <HAL_GPIO_Init+0x2ac>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d101      	bne.n	80030f6 <HAL_GPIO_Init+0x192>
 80030f2:	2303      	movs	r3, #3
 80030f4:	e006      	b.n	8003104 <HAL_GPIO_Init+0x1a0>
 80030f6:	2304      	movs	r3, #4
 80030f8:	e004      	b.n	8003104 <HAL_GPIO_Init+0x1a0>
 80030fa:	2302      	movs	r3, #2
 80030fc:	e002      	b.n	8003104 <HAL_GPIO_Init+0x1a0>
 80030fe:	2301      	movs	r3, #1
 8003100:	e000      	b.n	8003104 <HAL_GPIO_Init+0x1a0>
 8003102:	2300      	movs	r3, #0
 8003104:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003106:	f002 0203 	and.w	r2, r2, #3
 800310a:	0092      	lsls	r2, r2, #2
 800310c:	4093      	lsls	r3, r2
 800310e:	68fa      	ldr	r2, [r7, #12]
 8003110:	4313      	orrs	r3, r2
 8003112:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003114:	493a      	ldr	r1, [pc, #232]	; (8003200 <HAL_GPIO_Init+0x29c>)
 8003116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003118:	089b      	lsrs	r3, r3, #2
 800311a:	3302      	adds	r3, #2
 800311c:	68fa      	ldr	r2, [r7, #12]
 800311e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	685b      	ldr	r3, [r3, #4]
 8003126:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800312a:	2b00      	cmp	r3, #0
 800312c:	d006      	beq.n	800313c <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800312e:	4b39      	ldr	r3, [pc, #228]	; (8003214 <HAL_GPIO_Init+0x2b0>)
 8003130:	681a      	ldr	r2, [r3, #0]
 8003132:	4938      	ldr	r1, [pc, #224]	; (8003214 <HAL_GPIO_Init+0x2b0>)
 8003134:	69bb      	ldr	r3, [r7, #24]
 8003136:	4313      	orrs	r3, r2
 8003138:	600b      	str	r3, [r1, #0]
 800313a:	e006      	b.n	800314a <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800313c:	4b35      	ldr	r3, [pc, #212]	; (8003214 <HAL_GPIO_Init+0x2b0>)
 800313e:	681a      	ldr	r2, [r3, #0]
 8003140:	69bb      	ldr	r3, [r7, #24]
 8003142:	43db      	mvns	r3, r3
 8003144:	4933      	ldr	r1, [pc, #204]	; (8003214 <HAL_GPIO_Init+0x2b0>)
 8003146:	4013      	ands	r3, r2
 8003148:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	685b      	ldr	r3, [r3, #4]
 800314e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003152:	2b00      	cmp	r3, #0
 8003154:	d006      	beq.n	8003164 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003156:	4b2f      	ldr	r3, [pc, #188]	; (8003214 <HAL_GPIO_Init+0x2b0>)
 8003158:	685a      	ldr	r2, [r3, #4]
 800315a:	492e      	ldr	r1, [pc, #184]	; (8003214 <HAL_GPIO_Init+0x2b0>)
 800315c:	69bb      	ldr	r3, [r7, #24]
 800315e:	4313      	orrs	r3, r2
 8003160:	604b      	str	r3, [r1, #4]
 8003162:	e006      	b.n	8003172 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003164:	4b2b      	ldr	r3, [pc, #172]	; (8003214 <HAL_GPIO_Init+0x2b0>)
 8003166:	685a      	ldr	r2, [r3, #4]
 8003168:	69bb      	ldr	r3, [r7, #24]
 800316a:	43db      	mvns	r3, r3
 800316c:	4929      	ldr	r1, [pc, #164]	; (8003214 <HAL_GPIO_Init+0x2b0>)
 800316e:	4013      	ands	r3, r2
 8003170:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	685b      	ldr	r3, [r3, #4]
 8003176:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800317a:	2b00      	cmp	r3, #0
 800317c:	d006      	beq.n	800318c <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800317e:	4b25      	ldr	r3, [pc, #148]	; (8003214 <HAL_GPIO_Init+0x2b0>)
 8003180:	689a      	ldr	r2, [r3, #8]
 8003182:	4924      	ldr	r1, [pc, #144]	; (8003214 <HAL_GPIO_Init+0x2b0>)
 8003184:	69bb      	ldr	r3, [r7, #24]
 8003186:	4313      	orrs	r3, r2
 8003188:	608b      	str	r3, [r1, #8]
 800318a:	e006      	b.n	800319a <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800318c:	4b21      	ldr	r3, [pc, #132]	; (8003214 <HAL_GPIO_Init+0x2b0>)
 800318e:	689a      	ldr	r2, [r3, #8]
 8003190:	69bb      	ldr	r3, [r7, #24]
 8003192:	43db      	mvns	r3, r3
 8003194:	491f      	ldr	r1, [pc, #124]	; (8003214 <HAL_GPIO_Init+0x2b0>)
 8003196:	4013      	ands	r3, r2
 8003198:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800319a:	683b      	ldr	r3, [r7, #0]
 800319c:	685b      	ldr	r3, [r3, #4]
 800319e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d006      	beq.n	80031b4 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80031a6:	4b1b      	ldr	r3, [pc, #108]	; (8003214 <HAL_GPIO_Init+0x2b0>)
 80031a8:	68da      	ldr	r2, [r3, #12]
 80031aa:	491a      	ldr	r1, [pc, #104]	; (8003214 <HAL_GPIO_Init+0x2b0>)
 80031ac:	69bb      	ldr	r3, [r7, #24]
 80031ae:	4313      	orrs	r3, r2
 80031b0:	60cb      	str	r3, [r1, #12]
 80031b2:	e006      	b.n	80031c2 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80031b4:	4b17      	ldr	r3, [pc, #92]	; (8003214 <HAL_GPIO_Init+0x2b0>)
 80031b6:	68da      	ldr	r2, [r3, #12]
 80031b8:	69bb      	ldr	r3, [r7, #24]
 80031ba:	43db      	mvns	r3, r3
 80031bc:	4915      	ldr	r1, [pc, #84]	; (8003214 <HAL_GPIO_Init+0x2b0>)
 80031be:	4013      	ands	r3, r2
 80031c0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80031c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031c4:	3301      	adds	r3, #1
 80031c6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80031c8:	683b      	ldr	r3, [r7, #0]
 80031ca:	681a      	ldr	r2, [r3, #0]
 80031cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031ce:	fa22 f303 	lsr.w	r3, r2, r3
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	f47f aed0 	bne.w	8002f78 <HAL_GPIO_Init+0x14>
  }
}
 80031d8:	bf00      	nop
 80031da:	372c      	adds	r7, #44	; 0x2c
 80031dc:	46bd      	mov	sp, r7
 80031de:	bc80      	pop	{r7}
 80031e0:	4770      	bx	lr
 80031e2:	bf00      	nop
 80031e4:	10210000 	.word	0x10210000
 80031e8:	10110000 	.word	0x10110000
 80031ec:	10120000 	.word	0x10120000
 80031f0:	10310000 	.word	0x10310000
 80031f4:	10320000 	.word	0x10320000
 80031f8:	10220000 	.word	0x10220000
 80031fc:	40021000 	.word	0x40021000
 8003200:	40010000 	.word	0x40010000
 8003204:	40010800 	.word	0x40010800
 8003208:	40010c00 	.word	0x40010c00
 800320c:	40011000 	.word	0x40011000
 8003210:	40011400 	.word	0x40011400
 8003214:	40010400 	.word	0x40010400

08003218 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003218:	b480      	push	{r7}
 800321a:	b085      	sub	sp, #20
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
 8003220:	460b      	mov	r3, r1
 8003222:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	689a      	ldr	r2, [r3, #8]
 8003228:	887b      	ldrh	r3, [r7, #2]
 800322a:	4013      	ands	r3, r2
 800322c:	2b00      	cmp	r3, #0
 800322e:	d002      	beq.n	8003236 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003230:	2301      	movs	r3, #1
 8003232:	73fb      	strb	r3, [r7, #15]
 8003234:	e001      	b.n	800323a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003236:	2300      	movs	r3, #0
 8003238:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800323a:	7bfb      	ldrb	r3, [r7, #15]
}
 800323c:	4618      	mov	r0, r3
 800323e:	3714      	adds	r7, #20
 8003240:	46bd      	mov	sp, r7
 8003242:	bc80      	pop	{r7}
 8003244:	4770      	bx	lr

08003246 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003246:	b480      	push	{r7}
 8003248:	b083      	sub	sp, #12
 800324a:	af00      	add	r7, sp, #0
 800324c:	6078      	str	r0, [r7, #4]
 800324e:	460b      	mov	r3, r1
 8003250:	807b      	strh	r3, [r7, #2]
 8003252:	4613      	mov	r3, r2
 8003254:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003256:	787b      	ldrb	r3, [r7, #1]
 8003258:	2b00      	cmp	r3, #0
 800325a:	d003      	beq.n	8003264 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800325c:	887a      	ldrh	r2, [r7, #2]
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003262:	e003      	b.n	800326c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003264:	887b      	ldrh	r3, [r7, #2]
 8003266:	041a      	lsls	r2, r3, #16
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	611a      	str	r2, [r3, #16]
}
 800326c:	bf00      	nop
 800326e:	370c      	adds	r7, #12
 8003270:	46bd      	mov	sp, r7
 8003272:	bc80      	pop	{r7}
 8003274:	4770      	bx	lr
	...

08003278 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b082      	sub	sp, #8
 800327c:	af00      	add	r7, sp, #0
 800327e:	4603      	mov	r3, r0
 8003280:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003282:	4b08      	ldr	r3, [pc, #32]	; (80032a4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003284:	695a      	ldr	r2, [r3, #20]
 8003286:	88fb      	ldrh	r3, [r7, #6]
 8003288:	4013      	ands	r3, r2
 800328a:	2b00      	cmp	r3, #0
 800328c:	d006      	beq.n	800329c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800328e:	4a05      	ldr	r2, [pc, #20]	; (80032a4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003290:	88fb      	ldrh	r3, [r7, #6]
 8003292:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003294:	88fb      	ldrh	r3, [r7, #6]
 8003296:	4618      	mov	r0, r3
 8003298:	f000 f806 	bl	80032a8 <HAL_GPIO_EXTI_Callback>
  }
}
 800329c:	bf00      	nop
 800329e:	3708      	adds	r7, #8
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bd80      	pop	{r7, pc}
 80032a4:	40010400 	.word	0x40010400

080032a8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80032a8:	b480      	push	{r7}
 80032aa:	b083      	sub	sp, #12
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	4603      	mov	r3, r0
 80032b0:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80032b2:	bf00      	nop
 80032b4:	370c      	adds	r7, #12
 80032b6:	46bd      	mov	sp, r7
 80032b8:	bc80      	pop	{r7}
 80032ba:	4770      	bx	lr

080032bc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	b086      	sub	sp, #24
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d101      	bne.n	80032ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80032ca:	2301      	movs	r3, #1
 80032cc:	e26c      	b.n	80037a8 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f003 0301 	and.w	r3, r3, #1
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	f000 8087 	beq.w	80033ea <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80032dc:	4b92      	ldr	r3, [pc, #584]	; (8003528 <HAL_RCC_OscConfig+0x26c>)
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	f003 030c 	and.w	r3, r3, #12
 80032e4:	2b04      	cmp	r3, #4
 80032e6:	d00c      	beq.n	8003302 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80032e8:	4b8f      	ldr	r3, [pc, #572]	; (8003528 <HAL_RCC_OscConfig+0x26c>)
 80032ea:	685b      	ldr	r3, [r3, #4]
 80032ec:	f003 030c 	and.w	r3, r3, #12
 80032f0:	2b08      	cmp	r3, #8
 80032f2:	d112      	bne.n	800331a <HAL_RCC_OscConfig+0x5e>
 80032f4:	4b8c      	ldr	r3, [pc, #560]	; (8003528 <HAL_RCC_OscConfig+0x26c>)
 80032f6:	685b      	ldr	r3, [r3, #4]
 80032f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80032fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003300:	d10b      	bne.n	800331a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003302:	4b89      	ldr	r3, [pc, #548]	; (8003528 <HAL_RCC_OscConfig+0x26c>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800330a:	2b00      	cmp	r3, #0
 800330c:	d06c      	beq.n	80033e8 <HAL_RCC_OscConfig+0x12c>
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	685b      	ldr	r3, [r3, #4]
 8003312:	2b00      	cmp	r3, #0
 8003314:	d168      	bne.n	80033e8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003316:	2301      	movs	r3, #1
 8003318:	e246      	b.n	80037a8 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	685b      	ldr	r3, [r3, #4]
 800331e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003322:	d106      	bne.n	8003332 <HAL_RCC_OscConfig+0x76>
 8003324:	4b80      	ldr	r3, [pc, #512]	; (8003528 <HAL_RCC_OscConfig+0x26c>)
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4a7f      	ldr	r2, [pc, #508]	; (8003528 <HAL_RCC_OscConfig+0x26c>)
 800332a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800332e:	6013      	str	r3, [r2, #0]
 8003330:	e02e      	b.n	8003390 <HAL_RCC_OscConfig+0xd4>
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	685b      	ldr	r3, [r3, #4]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d10c      	bne.n	8003354 <HAL_RCC_OscConfig+0x98>
 800333a:	4b7b      	ldr	r3, [pc, #492]	; (8003528 <HAL_RCC_OscConfig+0x26c>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	4a7a      	ldr	r2, [pc, #488]	; (8003528 <HAL_RCC_OscConfig+0x26c>)
 8003340:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003344:	6013      	str	r3, [r2, #0]
 8003346:	4b78      	ldr	r3, [pc, #480]	; (8003528 <HAL_RCC_OscConfig+0x26c>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	4a77      	ldr	r2, [pc, #476]	; (8003528 <HAL_RCC_OscConfig+0x26c>)
 800334c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003350:	6013      	str	r3, [r2, #0]
 8003352:	e01d      	b.n	8003390 <HAL_RCC_OscConfig+0xd4>
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	685b      	ldr	r3, [r3, #4]
 8003358:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800335c:	d10c      	bne.n	8003378 <HAL_RCC_OscConfig+0xbc>
 800335e:	4b72      	ldr	r3, [pc, #456]	; (8003528 <HAL_RCC_OscConfig+0x26c>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	4a71      	ldr	r2, [pc, #452]	; (8003528 <HAL_RCC_OscConfig+0x26c>)
 8003364:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003368:	6013      	str	r3, [r2, #0]
 800336a:	4b6f      	ldr	r3, [pc, #444]	; (8003528 <HAL_RCC_OscConfig+0x26c>)
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	4a6e      	ldr	r2, [pc, #440]	; (8003528 <HAL_RCC_OscConfig+0x26c>)
 8003370:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003374:	6013      	str	r3, [r2, #0]
 8003376:	e00b      	b.n	8003390 <HAL_RCC_OscConfig+0xd4>
 8003378:	4b6b      	ldr	r3, [pc, #428]	; (8003528 <HAL_RCC_OscConfig+0x26c>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	4a6a      	ldr	r2, [pc, #424]	; (8003528 <HAL_RCC_OscConfig+0x26c>)
 800337e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003382:	6013      	str	r3, [r2, #0]
 8003384:	4b68      	ldr	r3, [pc, #416]	; (8003528 <HAL_RCC_OscConfig+0x26c>)
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	4a67      	ldr	r2, [pc, #412]	; (8003528 <HAL_RCC_OscConfig+0x26c>)
 800338a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800338e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	685b      	ldr	r3, [r3, #4]
 8003394:	2b00      	cmp	r3, #0
 8003396:	d013      	beq.n	80033c0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003398:	f7ff fcd8 	bl	8002d4c <HAL_GetTick>
 800339c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800339e:	e008      	b.n	80033b2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80033a0:	f7ff fcd4 	bl	8002d4c <HAL_GetTick>
 80033a4:	4602      	mov	r2, r0
 80033a6:	693b      	ldr	r3, [r7, #16]
 80033a8:	1ad3      	subs	r3, r2, r3
 80033aa:	2b64      	cmp	r3, #100	; 0x64
 80033ac:	d901      	bls.n	80033b2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80033ae:	2303      	movs	r3, #3
 80033b0:	e1fa      	b.n	80037a8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033b2:	4b5d      	ldr	r3, [pc, #372]	; (8003528 <HAL_RCC_OscConfig+0x26c>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d0f0      	beq.n	80033a0 <HAL_RCC_OscConfig+0xe4>
 80033be:	e014      	b.n	80033ea <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033c0:	f7ff fcc4 	bl	8002d4c <HAL_GetTick>
 80033c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80033c6:	e008      	b.n	80033da <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80033c8:	f7ff fcc0 	bl	8002d4c <HAL_GetTick>
 80033cc:	4602      	mov	r2, r0
 80033ce:	693b      	ldr	r3, [r7, #16]
 80033d0:	1ad3      	subs	r3, r2, r3
 80033d2:	2b64      	cmp	r3, #100	; 0x64
 80033d4:	d901      	bls.n	80033da <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80033d6:	2303      	movs	r3, #3
 80033d8:	e1e6      	b.n	80037a8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80033da:	4b53      	ldr	r3, [pc, #332]	; (8003528 <HAL_RCC_OscConfig+0x26c>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d1f0      	bne.n	80033c8 <HAL_RCC_OscConfig+0x10c>
 80033e6:	e000      	b.n	80033ea <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f003 0302 	and.w	r3, r3, #2
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d063      	beq.n	80034be <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80033f6:	4b4c      	ldr	r3, [pc, #304]	; (8003528 <HAL_RCC_OscConfig+0x26c>)
 80033f8:	685b      	ldr	r3, [r3, #4]
 80033fa:	f003 030c 	and.w	r3, r3, #12
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d00b      	beq.n	800341a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003402:	4b49      	ldr	r3, [pc, #292]	; (8003528 <HAL_RCC_OscConfig+0x26c>)
 8003404:	685b      	ldr	r3, [r3, #4]
 8003406:	f003 030c 	and.w	r3, r3, #12
 800340a:	2b08      	cmp	r3, #8
 800340c:	d11c      	bne.n	8003448 <HAL_RCC_OscConfig+0x18c>
 800340e:	4b46      	ldr	r3, [pc, #280]	; (8003528 <HAL_RCC_OscConfig+0x26c>)
 8003410:	685b      	ldr	r3, [r3, #4]
 8003412:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003416:	2b00      	cmp	r3, #0
 8003418:	d116      	bne.n	8003448 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800341a:	4b43      	ldr	r3, [pc, #268]	; (8003528 <HAL_RCC_OscConfig+0x26c>)
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f003 0302 	and.w	r3, r3, #2
 8003422:	2b00      	cmp	r3, #0
 8003424:	d005      	beq.n	8003432 <HAL_RCC_OscConfig+0x176>
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	691b      	ldr	r3, [r3, #16]
 800342a:	2b01      	cmp	r3, #1
 800342c:	d001      	beq.n	8003432 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800342e:	2301      	movs	r3, #1
 8003430:	e1ba      	b.n	80037a8 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003432:	4b3d      	ldr	r3, [pc, #244]	; (8003528 <HAL_RCC_OscConfig+0x26c>)
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	695b      	ldr	r3, [r3, #20]
 800343e:	00db      	lsls	r3, r3, #3
 8003440:	4939      	ldr	r1, [pc, #228]	; (8003528 <HAL_RCC_OscConfig+0x26c>)
 8003442:	4313      	orrs	r3, r2
 8003444:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003446:	e03a      	b.n	80034be <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	691b      	ldr	r3, [r3, #16]
 800344c:	2b00      	cmp	r3, #0
 800344e:	d020      	beq.n	8003492 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003450:	4b36      	ldr	r3, [pc, #216]	; (800352c <HAL_RCC_OscConfig+0x270>)
 8003452:	2201      	movs	r2, #1
 8003454:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003456:	f7ff fc79 	bl	8002d4c <HAL_GetTick>
 800345a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800345c:	e008      	b.n	8003470 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800345e:	f7ff fc75 	bl	8002d4c <HAL_GetTick>
 8003462:	4602      	mov	r2, r0
 8003464:	693b      	ldr	r3, [r7, #16]
 8003466:	1ad3      	subs	r3, r2, r3
 8003468:	2b02      	cmp	r3, #2
 800346a:	d901      	bls.n	8003470 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800346c:	2303      	movs	r3, #3
 800346e:	e19b      	b.n	80037a8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003470:	4b2d      	ldr	r3, [pc, #180]	; (8003528 <HAL_RCC_OscConfig+0x26c>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f003 0302 	and.w	r3, r3, #2
 8003478:	2b00      	cmp	r3, #0
 800347a:	d0f0      	beq.n	800345e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800347c:	4b2a      	ldr	r3, [pc, #168]	; (8003528 <HAL_RCC_OscConfig+0x26c>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	695b      	ldr	r3, [r3, #20]
 8003488:	00db      	lsls	r3, r3, #3
 800348a:	4927      	ldr	r1, [pc, #156]	; (8003528 <HAL_RCC_OscConfig+0x26c>)
 800348c:	4313      	orrs	r3, r2
 800348e:	600b      	str	r3, [r1, #0]
 8003490:	e015      	b.n	80034be <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003492:	4b26      	ldr	r3, [pc, #152]	; (800352c <HAL_RCC_OscConfig+0x270>)
 8003494:	2200      	movs	r2, #0
 8003496:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003498:	f7ff fc58 	bl	8002d4c <HAL_GetTick>
 800349c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800349e:	e008      	b.n	80034b2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80034a0:	f7ff fc54 	bl	8002d4c <HAL_GetTick>
 80034a4:	4602      	mov	r2, r0
 80034a6:	693b      	ldr	r3, [r7, #16]
 80034a8:	1ad3      	subs	r3, r2, r3
 80034aa:	2b02      	cmp	r3, #2
 80034ac:	d901      	bls.n	80034b2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80034ae:	2303      	movs	r3, #3
 80034b0:	e17a      	b.n	80037a8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80034b2:	4b1d      	ldr	r3, [pc, #116]	; (8003528 <HAL_RCC_OscConfig+0x26c>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f003 0302 	and.w	r3, r3, #2
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d1f0      	bne.n	80034a0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f003 0308 	and.w	r3, r3, #8
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d03a      	beq.n	8003540 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	699b      	ldr	r3, [r3, #24]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d019      	beq.n	8003506 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80034d2:	4b17      	ldr	r3, [pc, #92]	; (8003530 <HAL_RCC_OscConfig+0x274>)
 80034d4:	2201      	movs	r2, #1
 80034d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034d8:	f7ff fc38 	bl	8002d4c <HAL_GetTick>
 80034dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80034de:	e008      	b.n	80034f2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034e0:	f7ff fc34 	bl	8002d4c <HAL_GetTick>
 80034e4:	4602      	mov	r2, r0
 80034e6:	693b      	ldr	r3, [r7, #16]
 80034e8:	1ad3      	subs	r3, r2, r3
 80034ea:	2b02      	cmp	r3, #2
 80034ec:	d901      	bls.n	80034f2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80034ee:	2303      	movs	r3, #3
 80034f0:	e15a      	b.n	80037a8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80034f2:	4b0d      	ldr	r3, [pc, #52]	; (8003528 <HAL_RCC_OscConfig+0x26c>)
 80034f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034f6:	f003 0302 	and.w	r3, r3, #2
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d0f0      	beq.n	80034e0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80034fe:	2001      	movs	r0, #1
 8003500:	f000 fb0a 	bl	8003b18 <RCC_Delay>
 8003504:	e01c      	b.n	8003540 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003506:	4b0a      	ldr	r3, [pc, #40]	; (8003530 <HAL_RCC_OscConfig+0x274>)
 8003508:	2200      	movs	r2, #0
 800350a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800350c:	f7ff fc1e 	bl	8002d4c <HAL_GetTick>
 8003510:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003512:	e00f      	b.n	8003534 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003514:	f7ff fc1a 	bl	8002d4c <HAL_GetTick>
 8003518:	4602      	mov	r2, r0
 800351a:	693b      	ldr	r3, [r7, #16]
 800351c:	1ad3      	subs	r3, r2, r3
 800351e:	2b02      	cmp	r3, #2
 8003520:	d908      	bls.n	8003534 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003522:	2303      	movs	r3, #3
 8003524:	e140      	b.n	80037a8 <HAL_RCC_OscConfig+0x4ec>
 8003526:	bf00      	nop
 8003528:	40021000 	.word	0x40021000
 800352c:	42420000 	.word	0x42420000
 8003530:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003534:	4b9e      	ldr	r3, [pc, #632]	; (80037b0 <HAL_RCC_OscConfig+0x4f4>)
 8003536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003538:	f003 0302 	and.w	r3, r3, #2
 800353c:	2b00      	cmp	r3, #0
 800353e:	d1e9      	bne.n	8003514 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f003 0304 	and.w	r3, r3, #4
 8003548:	2b00      	cmp	r3, #0
 800354a:	f000 80a6 	beq.w	800369a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800354e:	2300      	movs	r3, #0
 8003550:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003552:	4b97      	ldr	r3, [pc, #604]	; (80037b0 <HAL_RCC_OscConfig+0x4f4>)
 8003554:	69db      	ldr	r3, [r3, #28]
 8003556:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800355a:	2b00      	cmp	r3, #0
 800355c:	d10d      	bne.n	800357a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800355e:	4b94      	ldr	r3, [pc, #592]	; (80037b0 <HAL_RCC_OscConfig+0x4f4>)
 8003560:	69db      	ldr	r3, [r3, #28]
 8003562:	4a93      	ldr	r2, [pc, #588]	; (80037b0 <HAL_RCC_OscConfig+0x4f4>)
 8003564:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003568:	61d3      	str	r3, [r2, #28]
 800356a:	4b91      	ldr	r3, [pc, #580]	; (80037b0 <HAL_RCC_OscConfig+0x4f4>)
 800356c:	69db      	ldr	r3, [r3, #28]
 800356e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003572:	60bb      	str	r3, [r7, #8]
 8003574:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003576:	2301      	movs	r3, #1
 8003578:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800357a:	4b8e      	ldr	r3, [pc, #568]	; (80037b4 <HAL_RCC_OscConfig+0x4f8>)
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003582:	2b00      	cmp	r3, #0
 8003584:	d118      	bne.n	80035b8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003586:	4b8b      	ldr	r3, [pc, #556]	; (80037b4 <HAL_RCC_OscConfig+0x4f8>)
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	4a8a      	ldr	r2, [pc, #552]	; (80037b4 <HAL_RCC_OscConfig+0x4f8>)
 800358c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003590:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003592:	f7ff fbdb 	bl	8002d4c <HAL_GetTick>
 8003596:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003598:	e008      	b.n	80035ac <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800359a:	f7ff fbd7 	bl	8002d4c <HAL_GetTick>
 800359e:	4602      	mov	r2, r0
 80035a0:	693b      	ldr	r3, [r7, #16]
 80035a2:	1ad3      	subs	r3, r2, r3
 80035a4:	2b64      	cmp	r3, #100	; 0x64
 80035a6:	d901      	bls.n	80035ac <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80035a8:	2303      	movs	r3, #3
 80035aa:	e0fd      	b.n	80037a8 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035ac:	4b81      	ldr	r3, [pc, #516]	; (80037b4 <HAL_RCC_OscConfig+0x4f8>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d0f0      	beq.n	800359a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	68db      	ldr	r3, [r3, #12]
 80035bc:	2b01      	cmp	r3, #1
 80035be:	d106      	bne.n	80035ce <HAL_RCC_OscConfig+0x312>
 80035c0:	4b7b      	ldr	r3, [pc, #492]	; (80037b0 <HAL_RCC_OscConfig+0x4f4>)
 80035c2:	6a1b      	ldr	r3, [r3, #32]
 80035c4:	4a7a      	ldr	r2, [pc, #488]	; (80037b0 <HAL_RCC_OscConfig+0x4f4>)
 80035c6:	f043 0301 	orr.w	r3, r3, #1
 80035ca:	6213      	str	r3, [r2, #32]
 80035cc:	e02d      	b.n	800362a <HAL_RCC_OscConfig+0x36e>
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	68db      	ldr	r3, [r3, #12]
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d10c      	bne.n	80035f0 <HAL_RCC_OscConfig+0x334>
 80035d6:	4b76      	ldr	r3, [pc, #472]	; (80037b0 <HAL_RCC_OscConfig+0x4f4>)
 80035d8:	6a1b      	ldr	r3, [r3, #32]
 80035da:	4a75      	ldr	r2, [pc, #468]	; (80037b0 <HAL_RCC_OscConfig+0x4f4>)
 80035dc:	f023 0301 	bic.w	r3, r3, #1
 80035e0:	6213      	str	r3, [r2, #32]
 80035e2:	4b73      	ldr	r3, [pc, #460]	; (80037b0 <HAL_RCC_OscConfig+0x4f4>)
 80035e4:	6a1b      	ldr	r3, [r3, #32]
 80035e6:	4a72      	ldr	r2, [pc, #456]	; (80037b0 <HAL_RCC_OscConfig+0x4f4>)
 80035e8:	f023 0304 	bic.w	r3, r3, #4
 80035ec:	6213      	str	r3, [r2, #32]
 80035ee:	e01c      	b.n	800362a <HAL_RCC_OscConfig+0x36e>
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	68db      	ldr	r3, [r3, #12]
 80035f4:	2b05      	cmp	r3, #5
 80035f6:	d10c      	bne.n	8003612 <HAL_RCC_OscConfig+0x356>
 80035f8:	4b6d      	ldr	r3, [pc, #436]	; (80037b0 <HAL_RCC_OscConfig+0x4f4>)
 80035fa:	6a1b      	ldr	r3, [r3, #32]
 80035fc:	4a6c      	ldr	r2, [pc, #432]	; (80037b0 <HAL_RCC_OscConfig+0x4f4>)
 80035fe:	f043 0304 	orr.w	r3, r3, #4
 8003602:	6213      	str	r3, [r2, #32]
 8003604:	4b6a      	ldr	r3, [pc, #424]	; (80037b0 <HAL_RCC_OscConfig+0x4f4>)
 8003606:	6a1b      	ldr	r3, [r3, #32]
 8003608:	4a69      	ldr	r2, [pc, #420]	; (80037b0 <HAL_RCC_OscConfig+0x4f4>)
 800360a:	f043 0301 	orr.w	r3, r3, #1
 800360e:	6213      	str	r3, [r2, #32]
 8003610:	e00b      	b.n	800362a <HAL_RCC_OscConfig+0x36e>
 8003612:	4b67      	ldr	r3, [pc, #412]	; (80037b0 <HAL_RCC_OscConfig+0x4f4>)
 8003614:	6a1b      	ldr	r3, [r3, #32]
 8003616:	4a66      	ldr	r2, [pc, #408]	; (80037b0 <HAL_RCC_OscConfig+0x4f4>)
 8003618:	f023 0301 	bic.w	r3, r3, #1
 800361c:	6213      	str	r3, [r2, #32]
 800361e:	4b64      	ldr	r3, [pc, #400]	; (80037b0 <HAL_RCC_OscConfig+0x4f4>)
 8003620:	6a1b      	ldr	r3, [r3, #32]
 8003622:	4a63      	ldr	r2, [pc, #396]	; (80037b0 <HAL_RCC_OscConfig+0x4f4>)
 8003624:	f023 0304 	bic.w	r3, r3, #4
 8003628:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	68db      	ldr	r3, [r3, #12]
 800362e:	2b00      	cmp	r3, #0
 8003630:	d015      	beq.n	800365e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003632:	f7ff fb8b 	bl	8002d4c <HAL_GetTick>
 8003636:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003638:	e00a      	b.n	8003650 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800363a:	f7ff fb87 	bl	8002d4c <HAL_GetTick>
 800363e:	4602      	mov	r2, r0
 8003640:	693b      	ldr	r3, [r7, #16]
 8003642:	1ad3      	subs	r3, r2, r3
 8003644:	f241 3288 	movw	r2, #5000	; 0x1388
 8003648:	4293      	cmp	r3, r2
 800364a:	d901      	bls.n	8003650 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800364c:	2303      	movs	r3, #3
 800364e:	e0ab      	b.n	80037a8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003650:	4b57      	ldr	r3, [pc, #348]	; (80037b0 <HAL_RCC_OscConfig+0x4f4>)
 8003652:	6a1b      	ldr	r3, [r3, #32]
 8003654:	f003 0302 	and.w	r3, r3, #2
 8003658:	2b00      	cmp	r3, #0
 800365a:	d0ee      	beq.n	800363a <HAL_RCC_OscConfig+0x37e>
 800365c:	e014      	b.n	8003688 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800365e:	f7ff fb75 	bl	8002d4c <HAL_GetTick>
 8003662:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003664:	e00a      	b.n	800367c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003666:	f7ff fb71 	bl	8002d4c <HAL_GetTick>
 800366a:	4602      	mov	r2, r0
 800366c:	693b      	ldr	r3, [r7, #16]
 800366e:	1ad3      	subs	r3, r2, r3
 8003670:	f241 3288 	movw	r2, #5000	; 0x1388
 8003674:	4293      	cmp	r3, r2
 8003676:	d901      	bls.n	800367c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003678:	2303      	movs	r3, #3
 800367a:	e095      	b.n	80037a8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800367c:	4b4c      	ldr	r3, [pc, #304]	; (80037b0 <HAL_RCC_OscConfig+0x4f4>)
 800367e:	6a1b      	ldr	r3, [r3, #32]
 8003680:	f003 0302 	and.w	r3, r3, #2
 8003684:	2b00      	cmp	r3, #0
 8003686:	d1ee      	bne.n	8003666 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003688:	7dfb      	ldrb	r3, [r7, #23]
 800368a:	2b01      	cmp	r3, #1
 800368c:	d105      	bne.n	800369a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800368e:	4b48      	ldr	r3, [pc, #288]	; (80037b0 <HAL_RCC_OscConfig+0x4f4>)
 8003690:	69db      	ldr	r3, [r3, #28]
 8003692:	4a47      	ldr	r2, [pc, #284]	; (80037b0 <HAL_RCC_OscConfig+0x4f4>)
 8003694:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003698:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	69db      	ldr	r3, [r3, #28]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	f000 8081 	beq.w	80037a6 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80036a4:	4b42      	ldr	r3, [pc, #264]	; (80037b0 <HAL_RCC_OscConfig+0x4f4>)
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	f003 030c 	and.w	r3, r3, #12
 80036ac:	2b08      	cmp	r3, #8
 80036ae:	d061      	beq.n	8003774 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	69db      	ldr	r3, [r3, #28]
 80036b4:	2b02      	cmp	r3, #2
 80036b6:	d146      	bne.n	8003746 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036b8:	4b3f      	ldr	r3, [pc, #252]	; (80037b8 <HAL_RCC_OscConfig+0x4fc>)
 80036ba:	2200      	movs	r2, #0
 80036bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036be:	f7ff fb45 	bl	8002d4c <HAL_GetTick>
 80036c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80036c4:	e008      	b.n	80036d8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036c6:	f7ff fb41 	bl	8002d4c <HAL_GetTick>
 80036ca:	4602      	mov	r2, r0
 80036cc:	693b      	ldr	r3, [r7, #16]
 80036ce:	1ad3      	subs	r3, r2, r3
 80036d0:	2b02      	cmp	r3, #2
 80036d2:	d901      	bls.n	80036d8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80036d4:	2303      	movs	r3, #3
 80036d6:	e067      	b.n	80037a8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80036d8:	4b35      	ldr	r3, [pc, #212]	; (80037b0 <HAL_RCC_OscConfig+0x4f4>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d1f0      	bne.n	80036c6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6a1b      	ldr	r3, [r3, #32]
 80036e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80036ec:	d108      	bne.n	8003700 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80036ee:	4b30      	ldr	r3, [pc, #192]	; (80037b0 <HAL_RCC_OscConfig+0x4f4>)
 80036f0:	685b      	ldr	r3, [r3, #4]
 80036f2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	689b      	ldr	r3, [r3, #8]
 80036fa:	492d      	ldr	r1, [pc, #180]	; (80037b0 <HAL_RCC_OscConfig+0x4f4>)
 80036fc:	4313      	orrs	r3, r2
 80036fe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003700:	4b2b      	ldr	r3, [pc, #172]	; (80037b0 <HAL_RCC_OscConfig+0x4f4>)
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6a19      	ldr	r1, [r3, #32]
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003710:	430b      	orrs	r3, r1
 8003712:	4927      	ldr	r1, [pc, #156]	; (80037b0 <HAL_RCC_OscConfig+0x4f4>)
 8003714:	4313      	orrs	r3, r2
 8003716:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003718:	4b27      	ldr	r3, [pc, #156]	; (80037b8 <HAL_RCC_OscConfig+0x4fc>)
 800371a:	2201      	movs	r2, #1
 800371c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800371e:	f7ff fb15 	bl	8002d4c <HAL_GetTick>
 8003722:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003724:	e008      	b.n	8003738 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003726:	f7ff fb11 	bl	8002d4c <HAL_GetTick>
 800372a:	4602      	mov	r2, r0
 800372c:	693b      	ldr	r3, [r7, #16]
 800372e:	1ad3      	subs	r3, r2, r3
 8003730:	2b02      	cmp	r3, #2
 8003732:	d901      	bls.n	8003738 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003734:	2303      	movs	r3, #3
 8003736:	e037      	b.n	80037a8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003738:	4b1d      	ldr	r3, [pc, #116]	; (80037b0 <HAL_RCC_OscConfig+0x4f4>)
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003740:	2b00      	cmp	r3, #0
 8003742:	d0f0      	beq.n	8003726 <HAL_RCC_OscConfig+0x46a>
 8003744:	e02f      	b.n	80037a6 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003746:	4b1c      	ldr	r3, [pc, #112]	; (80037b8 <HAL_RCC_OscConfig+0x4fc>)
 8003748:	2200      	movs	r2, #0
 800374a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800374c:	f7ff fafe 	bl	8002d4c <HAL_GetTick>
 8003750:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003752:	e008      	b.n	8003766 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003754:	f7ff fafa 	bl	8002d4c <HAL_GetTick>
 8003758:	4602      	mov	r2, r0
 800375a:	693b      	ldr	r3, [r7, #16]
 800375c:	1ad3      	subs	r3, r2, r3
 800375e:	2b02      	cmp	r3, #2
 8003760:	d901      	bls.n	8003766 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003762:	2303      	movs	r3, #3
 8003764:	e020      	b.n	80037a8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003766:	4b12      	ldr	r3, [pc, #72]	; (80037b0 <HAL_RCC_OscConfig+0x4f4>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800376e:	2b00      	cmp	r3, #0
 8003770:	d1f0      	bne.n	8003754 <HAL_RCC_OscConfig+0x498>
 8003772:	e018      	b.n	80037a6 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	69db      	ldr	r3, [r3, #28]
 8003778:	2b01      	cmp	r3, #1
 800377a:	d101      	bne.n	8003780 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800377c:	2301      	movs	r3, #1
 800377e:	e013      	b.n	80037a8 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003780:	4b0b      	ldr	r3, [pc, #44]	; (80037b0 <HAL_RCC_OscConfig+0x4f4>)
 8003782:	685b      	ldr	r3, [r3, #4]
 8003784:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6a1b      	ldr	r3, [r3, #32]
 8003790:	429a      	cmp	r2, r3
 8003792:	d106      	bne.n	80037a2 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800379e:	429a      	cmp	r2, r3
 80037a0:	d001      	beq.n	80037a6 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80037a2:	2301      	movs	r3, #1
 80037a4:	e000      	b.n	80037a8 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80037a6:	2300      	movs	r3, #0
}
 80037a8:	4618      	mov	r0, r3
 80037aa:	3718      	adds	r7, #24
 80037ac:	46bd      	mov	sp, r7
 80037ae:	bd80      	pop	{r7, pc}
 80037b0:	40021000 	.word	0x40021000
 80037b4:	40007000 	.word	0x40007000
 80037b8:	42420060 	.word	0x42420060

080037bc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b084      	sub	sp, #16
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
 80037c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d101      	bne.n	80037d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80037cc:	2301      	movs	r3, #1
 80037ce:	e0d0      	b.n	8003972 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80037d0:	4b6a      	ldr	r3, [pc, #424]	; (800397c <HAL_RCC_ClockConfig+0x1c0>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f003 0307 	and.w	r3, r3, #7
 80037d8:	683a      	ldr	r2, [r7, #0]
 80037da:	429a      	cmp	r2, r3
 80037dc:	d910      	bls.n	8003800 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037de:	4b67      	ldr	r3, [pc, #412]	; (800397c <HAL_RCC_ClockConfig+0x1c0>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f023 0207 	bic.w	r2, r3, #7
 80037e6:	4965      	ldr	r1, [pc, #404]	; (800397c <HAL_RCC_ClockConfig+0x1c0>)
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	4313      	orrs	r3, r2
 80037ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80037ee:	4b63      	ldr	r3, [pc, #396]	; (800397c <HAL_RCC_ClockConfig+0x1c0>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f003 0307 	and.w	r3, r3, #7
 80037f6:	683a      	ldr	r2, [r7, #0]
 80037f8:	429a      	cmp	r2, r3
 80037fa:	d001      	beq.n	8003800 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80037fc:	2301      	movs	r3, #1
 80037fe:	e0b8      	b.n	8003972 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f003 0302 	and.w	r3, r3, #2
 8003808:	2b00      	cmp	r3, #0
 800380a:	d020      	beq.n	800384e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f003 0304 	and.w	r3, r3, #4
 8003814:	2b00      	cmp	r3, #0
 8003816:	d005      	beq.n	8003824 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003818:	4b59      	ldr	r3, [pc, #356]	; (8003980 <HAL_RCC_ClockConfig+0x1c4>)
 800381a:	685b      	ldr	r3, [r3, #4]
 800381c:	4a58      	ldr	r2, [pc, #352]	; (8003980 <HAL_RCC_ClockConfig+0x1c4>)
 800381e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003822:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f003 0308 	and.w	r3, r3, #8
 800382c:	2b00      	cmp	r3, #0
 800382e:	d005      	beq.n	800383c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003830:	4b53      	ldr	r3, [pc, #332]	; (8003980 <HAL_RCC_ClockConfig+0x1c4>)
 8003832:	685b      	ldr	r3, [r3, #4]
 8003834:	4a52      	ldr	r2, [pc, #328]	; (8003980 <HAL_RCC_ClockConfig+0x1c4>)
 8003836:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800383a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800383c:	4b50      	ldr	r3, [pc, #320]	; (8003980 <HAL_RCC_ClockConfig+0x1c4>)
 800383e:	685b      	ldr	r3, [r3, #4]
 8003840:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	689b      	ldr	r3, [r3, #8]
 8003848:	494d      	ldr	r1, [pc, #308]	; (8003980 <HAL_RCC_ClockConfig+0x1c4>)
 800384a:	4313      	orrs	r3, r2
 800384c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f003 0301 	and.w	r3, r3, #1
 8003856:	2b00      	cmp	r3, #0
 8003858:	d040      	beq.n	80038dc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	685b      	ldr	r3, [r3, #4]
 800385e:	2b01      	cmp	r3, #1
 8003860:	d107      	bne.n	8003872 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003862:	4b47      	ldr	r3, [pc, #284]	; (8003980 <HAL_RCC_ClockConfig+0x1c4>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800386a:	2b00      	cmp	r3, #0
 800386c:	d115      	bne.n	800389a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800386e:	2301      	movs	r3, #1
 8003870:	e07f      	b.n	8003972 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	685b      	ldr	r3, [r3, #4]
 8003876:	2b02      	cmp	r3, #2
 8003878:	d107      	bne.n	800388a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800387a:	4b41      	ldr	r3, [pc, #260]	; (8003980 <HAL_RCC_ClockConfig+0x1c4>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003882:	2b00      	cmp	r3, #0
 8003884:	d109      	bne.n	800389a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003886:	2301      	movs	r3, #1
 8003888:	e073      	b.n	8003972 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800388a:	4b3d      	ldr	r3, [pc, #244]	; (8003980 <HAL_RCC_ClockConfig+0x1c4>)
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f003 0302 	and.w	r3, r3, #2
 8003892:	2b00      	cmp	r3, #0
 8003894:	d101      	bne.n	800389a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003896:	2301      	movs	r3, #1
 8003898:	e06b      	b.n	8003972 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800389a:	4b39      	ldr	r3, [pc, #228]	; (8003980 <HAL_RCC_ClockConfig+0x1c4>)
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	f023 0203 	bic.w	r2, r3, #3
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	685b      	ldr	r3, [r3, #4]
 80038a6:	4936      	ldr	r1, [pc, #216]	; (8003980 <HAL_RCC_ClockConfig+0x1c4>)
 80038a8:	4313      	orrs	r3, r2
 80038aa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80038ac:	f7ff fa4e 	bl	8002d4c <HAL_GetTick>
 80038b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038b2:	e00a      	b.n	80038ca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038b4:	f7ff fa4a 	bl	8002d4c <HAL_GetTick>
 80038b8:	4602      	mov	r2, r0
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	1ad3      	subs	r3, r2, r3
 80038be:	f241 3288 	movw	r2, #5000	; 0x1388
 80038c2:	4293      	cmp	r3, r2
 80038c4:	d901      	bls.n	80038ca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80038c6:	2303      	movs	r3, #3
 80038c8:	e053      	b.n	8003972 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038ca:	4b2d      	ldr	r3, [pc, #180]	; (8003980 <HAL_RCC_ClockConfig+0x1c4>)
 80038cc:	685b      	ldr	r3, [r3, #4]
 80038ce:	f003 020c 	and.w	r2, r3, #12
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	685b      	ldr	r3, [r3, #4]
 80038d6:	009b      	lsls	r3, r3, #2
 80038d8:	429a      	cmp	r2, r3
 80038da:	d1eb      	bne.n	80038b4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80038dc:	4b27      	ldr	r3, [pc, #156]	; (800397c <HAL_RCC_ClockConfig+0x1c0>)
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f003 0307 	and.w	r3, r3, #7
 80038e4:	683a      	ldr	r2, [r7, #0]
 80038e6:	429a      	cmp	r2, r3
 80038e8:	d210      	bcs.n	800390c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038ea:	4b24      	ldr	r3, [pc, #144]	; (800397c <HAL_RCC_ClockConfig+0x1c0>)
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f023 0207 	bic.w	r2, r3, #7
 80038f2:	4922      	ldr	r1, [pc, #136]	; (800397c <HAL_RCC_ClockConfig+0x1c0>)
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	4313      	orrs	r3, r2
 80038f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80038fa:	4b20      	ldr	r3, [pc, #128]	; (800397c <HAL_RCC_ClockConfig+0x1c0>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f003 0307 	and.w	r3, r3, #7
 8003902:	683a      	ldr	r2, [r7, #0]
 8003904:	429a      	cmp	r2, r3
 8003906:	d001      	beq.n	800390c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003908:	2301      	movs	r3, #1
 800390a:	e032      	b.n	8003972 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f003 0304 	and.w	r3, r3, #4
 8003914:	2b00      	cmp	r3, #0
 8003916:	d008      	beq.n	800392a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003918:	4b19      	ldr	r3, [pc, #100]	; (8003980 <HAL_RCC_ClockConfig+0x1c4>)
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	68db      	ldr	r3, [r3, #12]
 8003924:	4916      	ldr	r1, [pc, #88]	; (8003980 <HAL_RCC_ClockConfig+0x1c4>)
 8003926:	4313      	orrs	r3, r2
 8003928:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f003 0308 	and.w	r3, r3, #8
 8003932:	2b00      	cmp	r3, #0
 8003934:	d009      	beq.n	800394a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003936:	4b12      	ldr	r3, [pc, #72]	; (8003980 <HAL_RCC_ClockConfig+0x1c4>)
 8003938:	685b      	ldr	r3, [r3, #4]
 800393a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	691b      	ldr	r3, [r3, #16]
 8003942:	00db      	lsls	r3, r3, #3
 8003944:	490e      	ldr	r1, [pc, #56]	; (8003980 <HAL_RCC_ClockConfig+0x1c4>)
 8003946:	4313      	orrs	r3, r2
 8003948:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800394a:	f000 f821 	bl	8003990 <HAL_RCC_GetSysClockFreq>
 800394e:	4601      	mov	r1, r0
 8003950:	4b0b      	ldr	r3, [pc, #44]	; (8003980 <HAL_RCC_ClockConfig+0x1c4>)
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	091b      	lsrs	r3, r3, #4
 8003956:	f003 030f 	and.w	r3, r3, #15
 800395a:	4a0a      	ldr	r2, [pc, #40]	; (8003984 <HAL_RCC_ClockConfig+0x1c8>)
 800395c:	5cd3      	ldrb	r3, [r2, r3]
 800395e:	fa21 f303 	lsr.w	r3, r1, r3
 8003962:	4a09      	ldr	r2, [pc, #36]	; (8003988 <HAL_RCC_ClockConfig+0x1cc>)
 8003964:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003966:	4b09      	ldr	r3, [pc, #36]	; (800398c <HAL_RCC_ClockConfig+0x1d0>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	4618      	mov	r0, r3
 800396c:	f7ff f91a 	bl	8002ba4 <HAL_InitTick>

  return HAL_OK;
 8003970:	2300      	movs	r3, #0
}
 8003972:	4618      	mov	r0, r3
 8003974:	3710      	adds	r7, #16
 8003976:	46bd      	mov	sp, r7
 8003978:	bd80      	pop	{r7, pc}
 800397a:	bf00      	nop
 800397c:	40022000 	.word	0x40022000
 8003980:	40021000 	.word	0x40021000
 8003984:	0800738c 	.word	0x0800738c
 8003988:	20000000 	.word	0x20000000
 800398c:	20000004 	.word	0x20000004

08003990 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003990:	b490      	push	{r4, r7}
 8003992:	b08a      	sub	sp, #40	; 0x28
 8003994:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003996:	4b2a      	ldr	r3, [pc, #168]	; (8003a40 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003998:	1d3c      	adds	r4, r7, #4
 800399a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800399c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80039a0:	4b28      	ldr	r3, [pc, #160]	; (8003a44 <HAL_RCC_GetSysClockFreq+0xb4>)
 80039a2:	881b      	ldrh	r3, [r3, #0]
 80039a4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80039a6:	2300      	movs	r3, #0
 80039a8:	61fb      	str	r3, [r7, #28]
 80039aa:	2300      	movs	r3, #0
 80039ac:	61bb      	str	r3, [r7, #24]
 80039ae:	2300      	movs	r3, #0
 80039b0:	627b      	str	r3, [r7, #36]	; 0x24
 80039b2:	2300      	movs	r3, #0
 80039b4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80039b6:	2300      	movs	r3, #0
 80039b8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80039ba:	4b23      	ldr	r3, [pc, #140]	; (8003a48 <HAL_RCC_GetSysClockFreq+0xb8>)
 80039bc:	685b      	ldr	r3, [r3, #4]
 80039be:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80039c0:	69fb      	ldr	r3, [r7, #28]
 80039c2:	f003 030c 	and.w	r3, r3, #12
 80039c6:	2b04      	cmp	r3, #4
 80039c8:	d002      	beq.n	80039d0 <HAL_RCC_GetSysClockFreq+0x40>
 80039ca:	2b08      	cmp	r3, #8
 80039cc:	d003      	beq.n	80039d6 <HAL_RCC_GetSysClockFreq+0x46>
 80039ce:	e02d      	b.n	8003a2c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80039d0:	4b1e      	ldr	r3, [pc, #120]	; (8003a4c <HAL_RCC_GetSysClockFreq+0xbc>)
 80039d2:	623b      	str	r3, [r7, #32]
      break;
 80039d4:	e02d      	b.n	8003a32 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80039d6:	69fb      	ldr	r3, [r7, #28]
 80039d8:	0c9b      	lsrs	r3, r3, #18
 80039da:	f003 030f 	and.w	r3, r3, #15
 80039de:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80039e2:	4413      	add	r3, r2
 80039e4:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80039e8:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80039ea:	69fb      	ldr	r3, [r7, #28]
 80039ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d013      	beq.n	8003a1c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80039f4:	4b14      	ldr	r3, [pc, #80]	; (8003a48 <HAL_RCC_GetSysClockFreq+0xb8>)
 80039f6:	685b      	ldr	r3, [r3, #4]
 80039f8:	0c5b      	lsrs	r3, r3, #17
 80039fa:	f003 0301 	and.w	r3, r3, #1
 80039fe:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003a02:	4413      	add	r3, r2
 8003a04:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003a08:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003a0a:	697b      	ldr	r3, [r7, #20]
 8003a0c:	4a0f      	ldr	r2, [pc, #60]	; (8003a4c <HAL_RCC_GetSysClockFreq+0xbc>)
 8003a0e:	fb02 f203 	mul.w	r2, r2, r3
 8003a12:	69bb      	ldr	r3, [r7, #24]
 8003a14:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a18:	627b      	str	r3, [r7, #36]	; 0x24
 8003a1a:	e004      	b.n	8003a26 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003a1c:	697b      	ldr	r3, [r7, #20]
 8003a1e:	4a0c      	ldr	r2, [pc, #48]	; (8003a50 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003a20:	fb02 f303 	mul.w	r3, r2, r3
 8003a24:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003a26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a28:	623b      	str	r3, [r7, #32]
      break;
 8003a2a:	e002      	b.n	8003a32 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003a2c:	4b07      	ldr	r3, [pc, #28]	; (8003a4c <HAL_RCC_GetSysClockFreq+0xbc>)
 8003a2e:	623b      	str	r3, [r7, #32]
      break;
 8003a30:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003a32:	6a3b      	ldr	r3, [r7, #32]
}
 8003a34:	4618      	mov	r0, r3
 8003a36:	3728      	adds	r7, #40	; 0x28
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bc90      	pop	{r4, r7}
 8003a3c:	4770      	bx	lr
 8003a3e:	bf00      	nop
 8003a40:	08007210 	.word	0x08007210
 8003a44:	08007220 	.word	0x08007220
 8003a48:	40021000 	.word	0x40021000
 8003a4c:	007a1200 	.word	0x007a1200
 8003a50:	003d0900 	.word	0x003d0900

08003a54 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a54:	b480      	push	{r7}
 8003a56:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a58:	4b02      	ldr	r3, [pc, #8]	; (8003a64 <HAL_RCC_GetHCLKFreq+0x10>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
}
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	bc80      	pop	{r7}
 8003a62:	4770      	bx	lr
 8003a64:	20000000 	.word	0x20000000

08003a68 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003a6c:	f7ff fff2 	bl	8003a54 <HAL_RCC_GetHCLKFreq>
 8003a70:	4601      	mov	r1, r0
 8003a72:	4b05      	ldr	r3, [pc, #20]	; (8003a88 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003a74:	685b      	ldr	r3, [r3, #4]
 8003a76:	0a1b      	lsrs	r3, r3, #8
 8003a78:	f003 0307 	and.w	r3, r3, #7
 8003a7c:	4a03      	ldr	r2, [pc, #12]	; (8003a8c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003a7e:	5cd3      	ldrb	r3, [r2, r3]
 8003a80:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003a84:	4618      	mov	r0, r3
 8003a86:	bd80      	pop	{r7, pc}
 8003a88:	40021000 	.word	0x40021000
 8003a8c:	0800739c 	.word	0x0800739c

08003a90 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003a94:	f7ff ffde 	bl	8003a54 <HAL_RCC_GetHCLKFreq>
 8003a98:	4601      	mov	r1, r0
 8003a9a:	4b05      	ldr	r3, [pc, #20]	; (8003ab0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003a9c:	685b      	ldr	r3, [r3, #4]
 8003a9e:	0adb      	lsrs	r3, r3, #11
 8003aa0:	f003 0307 	and.w	r3, r3, #7
 8003aa4:	4a03      	ldr	r2, [pc, #12]	; (8003ab4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003aa6:	5cd3      	ldrb	r3, [r2, r3]
 8003aa8:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003aac:	4618      	mov	r0, r3
 8003aae:	bd80      	pop	{r7, pc}
 8003ab0:	40021000 	.word	0x40021000
 8003ab4:	0800739c 	.word	0x0800739c

08003ab8 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003ab8:	b480      	push	{r7}
 8003aba:	b083      	sub	sp, #12
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
 8003ac0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	220f      	movs	r2, #15
 8003ac6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003ac8:	4b11      	ldr	r3, [pc, #68]	; (8003b10 <HAL_RCC_GetClockConfig+0x58>)
 8003aca:	685b      	ldr	r3, [r3, #4]
 8003acc:	f003 0203 	and.w	r2, r3, #3
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003ad4:	4b0e      	ldr	r3, [pc, #56]	; (8003b10 <HAL_RCC_GetClockConfig+0x58>)
 8003ad6:	685b      	ldr	r3, [r3, #4]
 8003ad8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003ae0:	4b0b      	ldr	r3, [pc, #44]	; (8003b10 <HAL_RCC_GetClockConfig+0x58>)
 8003ae2:	685b      	ldr	r3, [r3, #4]
 8003ae4:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003aec:	4b08      	ldr	r3, [pc, #32]	; (8003b10 <HAL_RCC_GetClockConfig+0x58>)
 8003aee:	685b      	ldr	r3, [r3, #4]
 8003af0:	08db      	lsrs	r3, r3, #3
 8003af2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003afa:	4b06      	ldr	r3, [pc, #24]	; (8003b14 <HAL_RCC_GetClockConfig+0x5c>)
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f003 0207 	and.w	r2, r3, #7
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8003b06:	bf00      	nop
 8003b08:	370c      	adds	r7, #12
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	bc80      	pop	{r7}
 8003b0e:	4770      	bx	lr
 8003b10:	40021000 	.word	0x40021000
 8003b14:	40022000 	.word	0x40022000

08003b18 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003b18:	b480      	push	{r7}
 8003b1a:	b085      	sub	sp, #20
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003b20:	4b0a      	ldr	r3, [pc, #40]	; (8003b4c <RCC_Delay+0x34>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	4a0a      	ldr	r2, [pc, #40]	; (8003b50 <RCC_Delay+0x38>)
 8003b26:	fba2 2303 	umull	r2, r3, r2, r3
 8003b2a:	0a5b      	lsrs	r3, r3, #9
 8003b2c:	687a      	ldr	r2, [r7, #4]
 8003b2e:	fb02 f303 	mul.w	r3, r2, r3
 8003b32:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003b34:	bf00      	nop
  }
  while (Delay --);
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	1e5a      	subs	r2, r3, #1
 8003b3a:	60fa      	str	r2, [r7, #12]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d1f9      	bne.n	8003b34 <RCC_Delay+0x1c>
}
 8003b40:	bf00      	nop
 8003b42:	3714      	adds	r7, #20
 8003b44:	46bd      	mov	sp, r7
 8003b46:	bc80      	pop	{r7}
 8003b48:	4770      	bx	lr
 8003b4a:	bf00      	nop
 8003b4c:	20000000 	.word	0x20000000
 8003b50:	10624dd3 	.word	0x10624dd3

08003b54 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b082      	sub	sp, #8
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d101      	bne.n	8003b66 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003b62:	2301      	movs	r3, #1
 8003b64:	e041      	b.n	8003bea <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b6c:	b2db      	uxtb	r3, r3
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d106      	bne.n	8003b80 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	2200      	movs	r2, #0
 8003b76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003b7a:	6878      	ldr	r0, [r7, #4]
 8003b7c:	f7fe ffaa 	bl	8002ad4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2202      	movs	r2, #2
 8003b84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681a      	ldr	r2, [r3, #0]
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	3304      	adds	r3, #4
 8003b90:	4619      	mov	r1, r3
 8003b92:	4610      	mov	r0, r2
 8003b94:	f000 faae 	bl	80040f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2201      	movs	r2, #1
 8003b9c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2201      	movs	r2, #1
 8003ba4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2201      	movs	r2, #1
 8003bac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2201      	movs	r2, #1
 8003bb4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2201      	movs	r2, #1
 8003bbc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2201      	movs	r2, #1
 8003bc4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2201      	movs	r2, #1
 8003bcc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2201      	movs	r2, #1
 8003bd4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2201      	movs	r2, #1
 8003bdc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2201      	movs	r2, #1
 8003be4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003be8:	2300      	movs	r3, #0
}
 8003bea:	4618      	mov	r0, r3
 8003bec:	3708      	adds	r7, #8
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	bd80      	pop	{r7, pc}
	...

08003bf4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003bf4:	b480      	push	{r7}
 8003bf6:	b085      	sub	sp, #20
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c02:	b2db      	uxtb	r3, r3
 8003c04:	2b01      	cmp	r3, #1
 8003c06:	d001      	beq.n	8003c0c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003c08:	2301      	movs	r3, #1
 8003c0a:	e032      	b.n	8003c72 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2202      	movs	r2, #2
 8003c10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	4a18      	ldr	r2, [pc, #96]	; (8003c7c <HAL_TIM_Base_Start+0x88>)
 8003c1a:	4293      	cmp	r3, r2
 8003c1c:	d00e      	beq.n	8003c3c <HAL_TIM_Base_Start+0x48>
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c26:	d009      	beq.n	8003c3c <HAL_TIM_Base_Start+0x48>
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	4a14      	ldr	r2, [pc, #80]	; (8003c80 <HAL_TIM_Base_Start+0x8c>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d004      	beq.n	8003c3c <HAL_TIM_Base_Start+0x48>
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	4a13      	ldr	r2, [pc, #76]	; (8003c84 <HAL_TIM_Base_Start+0x90>)
 8003c38:	4293      	cmp	r3, r2
 8003c3a:	d111      	bne.n	8003c60 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	689b      	ldr	r3, [r3, #8]
 8003c42:	f003 0307 	and.w	r3, r3, #7
 8003c46:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	2b06      	cmp	r3, #6
 8003c4c:	d010      	beq.n	8003c70 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	681a      	ldr	r2, [r3, #0]
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f042 0201 	orr.w	r2, r2, #1
 8003c5c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c5e:	e007      	b.n	8003c70 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	681a      	ldr	r2, [r3, #0]
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f042 0201 	orr.w	r2, r2, #1
 8003c6e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003c70:	2300      	movs	r3, #0
}
 8003c72:	4618      	mov	r0, r3
 8003c74:	3714      	adds	r7, #20
 8003c76:	46bd      	mov	sp, r7
 8003c78:	bc80      	pop	{r7}
 8003c7a:	4770      	bx	lr
 8003c7c:	40012c00 	.word	0x40012c00
 8003c80:	40000400 	.word	0x40000400
 8003c84:	40000800 	.word	0x40000800

08003c88 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003c88:	b480      	push	{r7}
 8003c8a:	b085      	sub	sp, #20
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c96:	b2db      	uxtb	r3, r3
 8003c98:	2b01      	cmp	r3, #1
 8003c9a:	d001      	beq.n	8003ca0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	e03a      	b.n	8003d16 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2202      	movs	r2, #2
 8003ca4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	68da      	ldr	r2, [r3, #12]
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f042 0201 	orr.w	r2, r2, #1
 8003cb6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	4a18      	ldr	r2, [pc, #96]	; (8003d20 <HAL_TIM_Base_Start_IT+0x98>)
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d00e      	beq.n	8003ce0 <HAL_TIM_Base_Start_IT+0x58>
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003cca:	d009      	beq.n	8003ce0 <HAL_TIM_Base_Start_IT+0x58>
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	4a14      	ldr	r2, [pc, #80]	; (8003d24 <HAL_TIM_Base_Start_IT+0x9c>)
 8003cd2:	4293      	cmp	r3, r2
 8003cd4:	d004      	beq.n	8003ce0 <HAL_TIM_Base_Start_IT+0x58>
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	4a13      	ldr	r2, [pc, #76]	; (8003d28 <HAL_TIM_Base_Start_IT+0xa0>)
 8003cdc:	4293      	cmp	r3, r2
 8003cde:	d111      	bne.n	8003d04 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	689b      	ldr	r3, [r3, #8]
 8003ce6:	f003 0307 	and.w	r3, r3, #7
 8003cea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	2b06      	cmp	r3, #6
 8003cf0:	d010      	beq.n	8003d14 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	681a      	ldr	r2, [r3, #0]
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f042 0201 	orr.w	r2, r2, #1
 8003d00:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d02:	e007      	b.n	8003d14 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	681a      	ldr	r2, [r3, #0]
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f042 0201 	orr.w	r2, r2, #1
 8003d12:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003d14:	2300      	movs	r3, #0
}
 8003d16:	4618      	mov	r0, r3
 8003d18:	3714      	adds	r7, #20
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	bc80      	pop	{r7}
 8003d1e:	4770      	bx	lr
 8003d20:	40012c00 	.word	0x40012c00
 8003d24:	40000400 	.word	0x40000400
 8003d28:	40000800 	.word	0x40000800

08003d2c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003d2c:	b580      	push	{r7, lr}
 8003d2e:	b082      	sub	sp, #8
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	691b      	ldr	r3, [r3, #16]
 8003d3a:	f003 0302 	and.w	r3, r3, #2
 8003d3e:	2b02      	cmp	r3, #2
 8003d40:	d122      	bne.n	8003d88 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	68db      	ldr	r3, [r3, #12]
 8003d48:	f003 0302 	and.w	r3, r3, #2
 8003d4c:	2b02      	cmp	r3, #2
 8003d4e:	d11b      	bne.n	8003d88 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f06f 0202 	mvn.w	r2, #2
 8003d58:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	2201      	movs	r2, #1
 8003d5e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	699b      	ldr	r3, [r3, #24]
 8003d66:	f003 0303 	and.w	r3, r3, #3
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d003      	beq.n	8003d76 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003d6e:	6878      	ldr	r0, [r7, #4]
 8003d70:	f000 f9a4 	bl	80040bc <HAL_TIM_IC_CaptureCallback>
 8003d74:	e005      	b.n	8003d82 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d76:	6878      	ldr	r0, [r7, #4]
 8003d78:	f000 f997 	bl	80040aa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d7c:	6878      	ldr	r0, [r7, #4]
 8003d7e:	f000 f9a6 	bl	80040ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2200      	movs	r2, #0
 8003d86:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	691b      	ldr	r3, [r3, #16]
 8003d8e:	f003 0304 	and.w	r3, r3, #4
 8003d92:	2b04      	cmp	r3, #4
 8003d94:	d122      	bne.n	8003ddc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	68db      	ldr	r3, [r3, #12]
 8003d9c:	f003 0304 	and.w	r3, r3, #4
 8003da0:	2b04      	cmp	r3, #4
 8003da2:	d11b      	bne.n	8003ddc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f06f 0204 	mvn.w	r2, #4
 8003dac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2202      	movs	r2, #2
 8003db2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	699b      	ldr	r3, [r3, #24]
 8003dba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d003      	beq.n	8003dca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003dc2:	6878      	ldr	r0, [r7, #4]
 8003dc4:	f000 f97a 	bl	80040bc <HAL_TIM_IC_CaptureCallback>
 8003dc8:	e005      	b.n	8003dd6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003dca:	6878      	ldr	r0, [r7, #4]
 8003dcc:	f000 f96d 	bl	80040aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003dd0:	6878      	ldr	r0, [r7, #4]
 8003dd2:	f000 f97c 	bl	80040ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	2200      	movs	r2, #0
 8003dda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	691b      	ldr	r3, [r3, #16]
 8003de2:	f003 0308 	and.w	r3, r3, #8
 8003de6:	2b08      	cmp	r3, #8
 8003de8:	d122      	bne.n	8003e30 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	68db      	ldr	r3, [r3, #12]
 8003df0:	f003 0308 	and.w	r3, r3, #8
 8003df4:	2b08      	cmp	r3, #8
 8003df6:	d11b      	bne.n	8003e30 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f06f 0208 	mvn.w	r2, #8
 8003e00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2204      	movs	r2, #4
 8003e06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	69db      	ldr	r3, [r3, #28]
 8003e0e:	f003 0303 	and.w	r3, r3, #3
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d003      	beq.n	8003e1e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003e16:	6878      	ldr	r0, [r7, #4]
 8003e18:	f000 f950 	bl	80040bc <HAL_TIM_IC_CaptureCallback>
 8003e1c:	e005      	b.n	8003e2a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e1e:	6878      	ldr	r0, [r7, #4]
 8003e20:	f000 f943 	bl	80040aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e24:	6878      	ldr	r0, [r7, #4]
 8003e26:	f000 f952 	bl	80040ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	691b      	ldr	r3, [r3, #16]
 8003e36:	f003 0310 	and.w	r3, r3, #16
 8003e3a:	2b10      	cmp	r3, #16
 8003e3c:	d122      	bne.n	8003e84 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	68db      	ldr	r3, [r3, #12]
 8003e44:	f003 0310 	and.w	r3, r3, #16
 8003e48:	2b10      	cmp	r3, #16
 8003e4a:	d11b      	bne.n	8003e84 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f06f 0210 	mvn.w	r2, #16
 8003e54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	2208      	movs	r2, #8
 8003e5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	69db      	ldr	r3, [r3, #28]
 8003e62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d003      	beq.n	8003e72 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003e6a:	6878      	ldr	r0, [r7, #4]
 8003e6c:	f000 f926 	bl	80040bc <HAL_TIM_IC_CaptureCallback>
 8003e70:	e005      	b.n	8003e7e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e72:	6878      	ldr	r0, [r7, #4]
 8003e74:	f000 f919 	bl	80040aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e78:	6878      	ldr	r0, [r7, #4]
 8003e7a:	f000 f928 	bl	80040ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2200      	movs	r2, #0
 8003e82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	691b      	ldr	r3, [r3, #16]
 8003e8a:	f003 0301 	and.w	r3, r3, #1
 8003e8e:	2b01      	cmp	r3, #1
 8003e90:	d10e      	bne.n	8003eb0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	68db      	ldr	r3, [r3, #12]
 8003e98:	f003 0301 	and.w	r3, r3, #1
 8003e9c:	2b01      	cmp	r3, #1
 8003e9e:	d107      	bne.n	8003eb0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f06f 0201 	mvn.w	r2, #1
 8003ea8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003eaa:	6878      	ldr	r0, [r7, #4]
 8003eac:	f7fe fd50 	bl	8002950 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	691b      	ldr	r3, [r3, #16]
 8003eb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003eba:	2b80      	cmp	r3, #128	; 0x80
 8003ebc:	d10e      	bne.n	8003edc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	68db      	ldr	r3, [r3, #12]
 8003ec4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ec8:	2b80      	cmp	r3, #128	; 0x80
 8003eca:	d107      	bne.n	8003edc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003ed4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003ed6:	6878      	ldr	r0, [r7, #4]
 8003ed8:	f000 fa6b 	bl	80043b2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	691b      	ldr	r3, [r3, #16]
 8003ee2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ee6:	2b40      	cmp	r3, #64	; 0x40
 8003ee8:	d10e      	bne.n	8003f08 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	68db      	ldr	r3, [r3, #12]
 8003ef0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ef4:	2b40      	cmp	r3, #64	; 0x40
 8003ef6:	d107      	bne.n	8003f08 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003f00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003f02:	6878      	ldr	r0, [r7, #4]
 8003f04:	f000 f8ec 	bl	80040e0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	691b      	ldr	r3, [r3, #16]
 8003f0e:	f003 0320 	and.w	r3, r3, #32
 8003f12:	2b20      	cmp	r3, #32
 8003f14:	d10e      	bne.n	8003f34 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	68db      	ldr	r3, [r3, #12]
 8003f1c:	f003 0320 	and.w	r3, r3, #32
 8003f20:	2b20      	cmp	r3, #32
 8003f22:	d107      	bne.n	8003f34 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f06f 0220 	mvn.w	r2, #32
 8003f2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003f2e:	6878      	ldr	r0, [r7, #4]
 8003f30:	f000 fa36 	bl	80043a0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003f34:	bf00      	nop
 8003f36:	3708      	adds	r7, #8
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	bd80      	pop	{r7, pc}

08003f3c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	b084      	sub	sp, #16
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
 8003f44:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f4c:	2b01      	cmp	r3, #1
 8003f4e:	d101      	bne.n	8003f54 <HAL_TIM_ConfigClockSource+0x18>
 8003f50:	2302      	movs	r3, #2
 8003f52:	e0a6      	b.n	80040a2 <HAL_TIM_ConfigClockSource+0x166>
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2201      	movs	r2, #1
 8003f58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2202      	movs	r2, #2
 8003f60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	689b      	ldr	r3, [r3, #8]
 8003f6a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003f72:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003f7a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	68fa      	ldr	r2, [r7, #12]
 8003f82:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	2b40      	cmp	r3, #64	; 0x40
 8003f8a:	d067      	beq.n	800405c <HAL_TIM_ConfigClockSource+0x120>
 8003f8c:	2b40      	cmp	r3, #64	; 0x40
 8003f8e:	d80b      	bhi.n	8003fa8 <HAL_TIM_ConfigClockSource+0x6c>
 8003f90:	2b10      	cmp	r3, #16
 8003f92:	d073      	beq.n	800407c <HAL_TIM_ConfigClockSource+0x140>
 8003f94:	2b10      	cmp	r3, #16
 8003f96:	d802      	bhi.n	8003f9e <HAL_TIM_ConfigClockSource+0x62>
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d06f      	beq.n	800407c <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8003f9c:	e078      	b.n	8004090 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003f9e:	2b20      	cmp	r3, #32
 8003fa0:	d06c      	beq.n	800407c <HAL_TIM_ConfigClockSource+0x140>
 8003fa2:	2b30      	cmp	r3, #48	; 0x30
 8003fa4:	d06a      	beq.n	800407c <HAL_TIM_ConfigClockSource+0x140>
      break;
 8003fa6:	e073      	b.n	8004090 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003fa8:	2b70      	cmp	r3, #112	; 0x70
 8003faa:	d00d      	beq.n	8003fc8 <HAL_TIM_ConfigClockSource+0x8c>
 8003fac:	2b70      	cmp	r3, #112	; 0x70
 8003fae:	d804      	bhi.n	8003fba <HAL_TIM_ConfigClockSource+0x7e>
 8003fb0:	2b50      	cmp	r3, #80	; 0x50
 8003fb2:	d033      	beq.n	800401c <HAL_TIM_ConfigClockSource+0xe0>
 8003fb4:	2b60      	cmp	r3, #96	; 0x60
 8003fb6:	d041      	beq.n	800403c <HAL_TIM_ConfigClockSource+0x100>
      break;
 8003fb8:	e06a      	b.n	8004090 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003fba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003fbe:	d066      	beq.n	800408e <HAL_TIM_ConfigClockSource+0x152>
 8003fc0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003fc4:	d017      	beq.n	8003ff6 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8003fc6:	e063      	b.n	8004090 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6818      	ldr	r0, [r3, #0]
 8003fcc:	683b      	ldr	r3, [r7, #0]
 8003fce:	6899      	ldr	r1, [r3, #8]
 8003fd0:	683b      	ldr	r3, [r7, #0]
 8003fd2:	685a      	ldr	r2, [r3, #4]
 8003fd4:	683b      	ldr	r3, [r7, #0]
 8003fd6:	68db      	ldr	r3, [r3, #12]
 8003fd8:	f000 f965 	bl	80042a6 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	689b      	ldr	r3, [r3, #8]
 8003fe2:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003fea:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	68fa      	ldr	r2, [r7, #12]
 8003ff2:	609a      	str	r2, [r3, #8]
      break;
 8003ff4:	e04c      	b.n	8004090 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6818      	ldr	r0, [r3, #0]
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	6899      	ldr	r1, [r3, #8]
 8003ffe:	683b      	ldr	r3, [r7, #0]
 8004000:	685a      	ldr	r2, [r3, #4]
 8004002:	683b      	ldr	r3, [r7, #0]
 8004004:	68db      	ldr	r3, [r3, #12]
 8004006:	f000 f94e 	bl	80042a6 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	689a      	ldr	r2, [r3, #8]
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004018:	609a      	str	r2, [r3, #8]
      break;
 800401a:	e039      	b.n	8004090 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6818      	ldr	r0, [r3, #0]
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	6859      	ldr	r1, [r3, #4]
 8004024:	683b      	ldr	r3, [r7, #0]
 8004026:	68db      	ldr	r3, [r3, #12]
 8004028:	461a      	mov	r2, r3
 800402a:	f000 f8c5 	bl	80041b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	2150      	movs	r1, #80	; 0x50
 8004034:	4618      	mov	r0, r3
 8004036:	f000 f91c 	bl	8004272 <TIM_ITRx_SetConfig>
      break;
 800403a:	e029      	b.n	8004090 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	6818      	ldr	r0, [r3, #0]
 8004040:	683b      	ldr	r3, [r7, #0]
 8004042:	6859      	ldr	r1, [r3, #4]
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	68db      	ldr	r3, [r3, #12]
 8004048:	461a      	mov	r2, r3
 800404a:	f000 f8e3 	bl	8004214 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	2160      	movs	r1, #96	; 0x60
 8004054:	4618      	mov	r0, r3
 8004056:	f000 f90c 	bl	8004272 <TIM_ITRx_SetConfig>
      break;
 800405a:	e019      	b.n	8004090 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6818      	ldr	r0, [r3, #0]
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	6859      	ldr	r1, [r3, #4]
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	68db      	ldr	r3, [r3, #12]
 8004068:	461a      	mov	r2, r3
 800406a:	f000 f8a5 	bl	80041b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	2140      	movs	r1, #64	; 0x40
 8004074:	4618      	mov	r0, r3
 8004076:	f000 f8fc 	bl	8004272 <TIM_ITRx_SetConfig>
      break;
 800407a:	e009      	b.n	8004090 <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681a      	ldr	r2, [r3, #0]
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	4619      	mov	r1, r3
 8004086:	4610      	mov	r0, r2
 8004088:	f000 f8f3 	bl	8004272 <TIM_ITRx_SetConfig>
        break;
 800408c:	e000      	b.n	8004090 <HAL_TIM_ConfigClockSource+0x154>
      break;
 800408e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2201      	movs	r2, #1
 8004094:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2200      	movs	r2, #0
 800409c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80040a0:	2300      	movs	r3, #0
}
 80040a2:	4618      	mov	r0, r3
 80040a4:	3710      	adds	r7, #16
 80040a6:	46bd      	mov	sp, r7
 80040a8:	bd80      	pop	{r7, pc}

080040aa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80040aa:	b480      	push	{r7}
 80040ac:	b083      	sub	sp, #12
 80040ae:	af00      	add	r7, sp, #0
 80040b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80040b2:	bf00      	nop
 80040b4:	370c      	adds	r7, #12
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bc80      	pop	{r7}
 80040ba:	4770      	bx	lr

080040bc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80040bc:	b480      	push	{r7}
 80040be:	b083      	sub	sp, #12
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80040c4:	bf00      	nop
 80040c6:	370c      	adds	r7, #12
 80040c8:	46bd      	mov	sp, r7
 80040ca:	bc80      	pop	{r7}
 80040cc:	4770      	bx	lr

080040ce <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80040ce:	b480      	push	{r7}
 80040d0:	b083      	sub	sp, #12
 80040d2:	af00      	add	r7, sp, #0
 80040d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80040d6:	bf00      	nop
 80040d8:	370c      	adds	r7, #12
 80040da:	46bd      	mov	sp, r7
 80040dc:	bc80      	pop	{r7}
 80040de:	4770      	bx	lr

080040e0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80040e0:	b480      	push	{r7}
 80040e2:	b083      	sub	sp, #12
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80040e8:	bf00      	nop
 80040ea:	370c      	adds	r7, #12
 80040ec:	46bd      	mov	sp, r7
 80040ee:	bc80      	pop	{r7}
 80040f0:	4770      	bx	lr
	...

080040f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80040f4:	b480      	push	{r7}
 80040f6:	b085      	sub	sp, #20
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
 80040fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	4a29      	ldr	r2, [pc, #164]	; (80041ac <TIM_Base_SetConfig+0xb8>)
 8004108:	4293      	cmp	r3, r2
 800410a:	d00b      	beq.n	8004124 <TIM_Base_SetConfig+0x30>
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004112:	d007      	beq.n	8004124 <TIM_Base_SetConfig+0x30>
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	4a26      	ldr	r2, [pc, #152]	; (80041b0 <TIM_Base_SetConfig+0xbc>)
 8004118:	4293      	cmp	r3, r2
 800411a:	d003      	beq.n	8004124 <TIM_Base_SetConfig+0x30>
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	4a25      	ldr	r2, [pc, #148]	; (80041b4 <TIM_Base_SetConfig+0xc0>)
 8004120:	4293      	cmp	r3, r2
 8004122:	d108      	bne.n	8004136 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800412a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	685b      	ldr	r3, [r3, #4]
 8004130:	68fa      	ldr	r2, [r7, #12]
 8004132:	4313      	orrs	r3, r2
 8004134:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	4a1c      	ldr	r2, [pc, #112]	; (80041ac <TIM_Base_SetConfig+0xb8>)
 800413a:	4293      	cmp	r3, r2
 800413c:	d00b      	beq.n	8004156 <TIM_Base_SetConfig+0x62>
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004144:	d007      	beq.n	8004156 <TIM_Base_SetConfig+0x62>
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	4a19      	ldr	r2, [pc, #100]	; (80041b0 <TIM_Base_SetConfig+0xbc>)
 800414a:	4293      	cmp	r3, r2
 800414c:	d003      	beq.n	8004156 <TIM_Base_SetConfig+0x62>
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	4a18      	ldr	r2, [pc, #96]	; (80041b4 <TIM_Base_SetConfig+0xc0>)
 8004152:	4293      	cmp	r3, r2
 8004154:	d108      	bne.n	8004168 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800415c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	68db      	ldr	r3, [r3, #12]
 8004162:	68fa      	ldr	r2, [r7, #12]
 8004164:	4313      	orrs	r3, r2
 8004166:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	695b      	ldr	r3, [r3, #20]
 8004172:	4313      	orrs	r3, r2
 8004174:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	68fa      	ldr	r2, [r7, #12]
 800417a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800417c:	683b      	ldr	r3, [r7, #0]
 800417e:	689a      	ldr	r2, [r3, #8]
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004184:	683b      	ldr	r3, [r7, #0]
 8004186:	681a      	ldr	r2, [r3, #0]
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	4a07      	ldr	r2, [pc, #28]	; (80041ac <TIM_Base_SetConfig+0xb8>)
 8004190:	4293      	cmp	r3, r2
 8004192:	d103      	bne.n	800419c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004194:	683b      	ldr	r3, [r7, #0]
 8004196:	691a      	ldr	r2, [r3, #16]
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2201      	movs	r2, #1
 80041a0:	615a      	str	r2, [r3, #20]
}
 80041a2:	bf00      	nop
 80041a4:	3714      	adds	r7, #20
 80041a6:	46bd      	mov	sp, r7
 80041a8:	bc80      	pop	{r7}
 80041aa:	4770      	bx	lr
 80041ac:	40012c00 	.word	0x40012c00
 80041b0:	40000400 	.word	0x40000400
 80041b4:	40000800 	.word	0x40000800

080041b8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80041b8:	b480      	push	{r7}
 80041ba:	b087      	sub	sp, #28
 80041bc:	af00      	add	r7, sp, #0
 80041be:	60f8      	str	r0, [r7, #12]
 80041c0:	60b9      	str	r1, [r7, #8]
 80041c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	6a1b      	ldr	r3, [r3, #32]
 80041c8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	6a1b      	ldr	r3, [r3, #32]
 80041ce:	f023 0201 	bic.w	r2, r3, #1
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	699b      	ldr	r3, [r3, #24]
 80041da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80041dc:	693b      	ldr	r3, [r7, #16]
 80041de:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80041e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	011b      	lsls	r3, r3, #4
 80041e8:	693a      	ldr	r2, [r7, #16]
 80041ea:	4313      	orrs	r3, r2
 80041ec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80041ee:	697b      	ldr	r3, [r7, #20]
 80041f0:	f023 030a 	bic.w	r3, r3, #10
 80041f4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80041f6:	697a      	ldr	r2, [r7, #20]
 80041f8:	68bb      	ldr	r3, [r7, #8]
 80041fa:	4313      	orrs	r3, r2
 80041fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	693a      	ldr	r2, [r7, #16]
 8004202:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	697a      	ldr	r2, [r7, #20]
 8004208:	621a      	str	r2, [r3, #32]
}
 800420a:	bf00      	nop
 800420c:	371c      	adds	r7, #28
 800420e:	46bd      	mov	sp, r7
 8004210:	bc80      	pop	{r7}
 8004212:	4770      	bx	lr

08004214 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004214:	b480      	push	{r7}
 8004216:	b087      	sub	sp, #28
 8004218:	af00      	add	r7, sp, #0
 800421a:	60f8      	str	r0, [r7, #12]
 800421c:	60b9      	str	r1, [r7, #8]
 800421e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	6a1b      	ldr	r3, [r3, #32]
 8004224:	f023 0210 	bic.w	r2, r3, #16
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	699b      	ldr	r3, [r3, #24]
 8004230:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	6a1b      	ldr	r3, [r3, #32]
 8004236:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004238:	697b      	ldr	r3, [r7, #20]
 800423a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800423e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	031b      	lsls	r3, r3, #12
 8004244:	697a      	ldr	r2, [r7, #20]
 8004246:	4313      	orrs	r3, r2
 8004248:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800424a:	693b      	ldr	r3, [r7, #16]
 800424c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004250:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004252:	68bb      	ldr	r3, [r7, #8]
 8004254:	011b      	lsls	r3, r3, #4
 8004256:	693a      	ldr	r2, [r7, #16]
 8004258:	4313      	orrs	r3, r2
 800425a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	697a      	ldr	r2, [r7, #20]
 8004260:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	693a      	ldr	r2, [r7, #16]
 8004266:	621a      	str	r2, [r3, #32]
}
 8004268:	bf00      	nop
 800426a:	371c      	adds	r7, #28
 800426c:	46bd      	mov	sp, r7
 800426e:	bc80      	pop	{r7}
 8004270:	4770      	bx	lr

08004272 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004272:	b480      	push	{r7}
 8004274:	b085      	sub	sp, #20
 8004276:	af00      	add	r7, sp, #0
 8004278:	6078      	str	r0, [r7, #4]
 800427a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	689b      	ldr	r3, [r3, #8]
 8004280:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004288:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800428a:	683a      	ldr	r2, [r7, #0]
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	4313      	orrs	r3, r2
 8004290:	f043 0307 	orr.w	r3, r3, #7
 8004294:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	68fa      	ldr	r2, [r7, #12]
 800429a:	609a      	str	r2, [r3, #8]
}
 800429c:	bf00      	nop
 800429e:	3714      	adds	r7, #20
 80042a0:	46bd      	mov	sp, r7
 80042a2:	bc80      	pop	{r7}
 80042a4:	4770      	bx	lr

080042a6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80042a6:	b480      	push	{r7}
 80042a8:	b087      	sub	sp, #28
 80042aa:	af00      	add	r7, sp, #0
 80042ac:	60f8      	str	r0, [r7, #12]
 80042ae:	60b9      	str	r1, [r7, #8]
 80042b0:	607a      	str	r2, [r7, #4]
 80042b2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	689b      	ldr	r3, [r3, #8]
 80042b8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80042ba:	697b      	ldr	r3, [r7, #20]
 80042bc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80042c0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	021a      	lsls	r2, r3, #8
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	431a      	orrs	r2, r3
 80042ca:	68bb      	ldr	r3, [r7, #8]
 80042cc:	4313      	orrs	r3, r2
 80042ce:	697a      	ldr	r2, [r7, #20]
 80042d0:	4313      	orrs	r3, r2
 80042d2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	697a      	ldr	r2, [r7, #20]
 80042d8:	609a      	str	r2, [r3, #8]
}
 80042da:	bf00      	nop
 80042dc:	371c      	adds	r7, #28
 80042de:	46bd      	mov	sp, r7
 80042e0:	bc80      	pop	{r7}
 80042e2:	4770      	bx	lr

080042e4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80042e4:	b480      	push	{r7}
 80042e6:	b085      	sub	sp, #20
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
 80042ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80042f4:	2b01      	cmp	r3, #1
 80042f6:	d101      	bne.n	80042fc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80042f8:	2302      	movs	r3, #2
 80042fa:	e046      	b.n	800438a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2201      	movs	r2, #1
 8004300:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2202      	movs	r2, #2
 8004308:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	685b      	ldr	r3, [r3, #4]
 8004312:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	689b      	ldr	r3, [r3, #8]
 800431a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004322:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	68fa      	ldr	r2, [r7, #12]
 800432a:	4313      	orrs	r3, r2
 800432c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	68fa      	ldr	r2, [r7, #12]
 8004334:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	4a16      	ldr	r2, [pc, #88]	; (8004394 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800433c:	4293      	cmp	r3, r2
 800433e:	d00e      	beq.n	800435e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004348:	d009      	beq.n	800435e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	4a12      	ldr	r2, [pc, #72]	; (8004398 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004350:	4293      	cmp	r3, r2
 8004352:	d004      	beq.n	800435e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	4a10      	ldr	r2, [pc, #64]	; (800439c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800435a:	4293      	cmp	r3, r2
 800435c:	d10c      	bne.n	8004378 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800435e:	68bb      	ldr	r3, [r7, #8]
 8004360:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004364:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	685b      	ldr	r3, [r3, #4]
 800436a:	68ba      	ldr	r2, [r7, #8]
 800436c:	4313      	orrs	r3, r2
 800436e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	68ba      	ldr	r2, [r7, #8]
 8004376:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2201      	movs	r2, #1
 800437c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2200      	movs	r2, #0
 8004384:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004388:	2300      	movs	r3, #0
}
 800438a:	4618      	mov	r0, r3
 800438c:	3714      	adds	r7, #20
 800438e:	46bd      	mov	sp, r7
 8004390:	bc80      	pop	{r7}
 8004392:	4770      	bx	lr
 8004394:	40012c00 	.word	0x40012c00
 8004398:	40000400 	.word	0x40000400
 800439c:	40000800 	.word	0x40000800

080043a0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80043a0:	b480      	push	{r7}
 80043a2:	b083      	sub	sp, #12
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80043a8:	bf00      	nop
 80043aa:	370c      	adds	r7, #12
 80043ac:	46bd      	mov	sp, r7
 80043ae:	bc80      	pop	{r7}
 80043b0:	4770      	bx	lr

080043b2 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80043b2:	b480      	push	{r7}
 80043b4:	b083      	sub	sp, #12
 80043b6:	af00      	add	r7, sp, #0
 80043b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80043ba:	bf00      	nop
 80043bc:	370c      	adds	r7, #12
 80043be:	46bd      	mov	sp, r7
 80043c0:	bc80      	pop	{r7}
 80043c2:	4770      	bx	lr

080043c4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b082      	sub	sp, #8
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d101      	bne.n	80043d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80043d2:	2301      	movs	r3, #1
 80043d4:	e03f      	b.n	8004456 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80043dc:	b2db      	uxtb	r3, r3
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d106      	bne.n	80043f0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	2200      	movs	r2, #0
 80043e6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80043ea:	6878      	ldr	r0, [r7, #4]
 80043ec:	f7fe fb8e 	bl	8002b0c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2224      	movs	r2, #36	; 0x24
 80043f4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	68da      	ldr	r2, [r3, #12]
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004406:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004408:	6878      	ldr	r0, [r7, #4]
 800440a:	f000 f87d 	bl	8004508 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	691a      	ldr	r2, [r3, #16]
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800441c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	695a      	ldr	r2, [r3, #20]
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800442c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	68da      	ldr	r2, [r3, #12]
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800443c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2200      	movs	r2, #0
 8004442:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2220      	movs	r2, #32
 8004448:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2220      	movs	r2, #32
 8004450:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8004454:	2300      	movs	r3, #0
}
 8004456:	4618      	mov	r0, r3
 8004458:	3708      	adds	r7, #8
 800445a:	46bd      	mov	sp, r7
 800445c:	bd80      	pop	{r7, pc}

0800445e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800445e:	b480      	push	{r7}
 8004460:	b085      	sub	sp, #20
 8004462:	af00      	add	r7, sp, #0
 8004464:	60f8      	str	r0, [r7, #12]
 8004466:	60b9      	str	r1, [r7, #8]
 8004468:	4613      	mov	r3, r2
 800446a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004472:	b2db      	uxtb	r3, r3
 8004474:	2b20      	cmp	r3, #32
 8004476:	d140      	bne.n	80044fa <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004478:	68bb      	ldr	r3, [r7, #8]
 800447a:	2b00      	cmp	r3, #0
 800447c:	d002      	beq.n	8004484 <HAL_UART_Receive_IT+0x26>
 800447e:	88fb      	ldrh	r3, [r7, #6]
 8004480:	2b00      	cmp	r3, #0
 8004482:	d101      	bne.n	8004488 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004484:	2301      	movs	r3, #1
 8004486:	e039      	b.n	80044fc <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800448e:	2b01      	cmp	r3, #1
 8004490:	d101      	bne.n	8004496 <HAL_UART_Receive_IT+0x38>
 8004492:	2302      	movs	r3, #2
 8004494:	e032      	b.n	80044fc <HAL_UART_Receive_IT+0x9e>
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	2201      	movs	r2, #1
 800449a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	68ba      	ldr	r2, [r7, #8]
 80044a2:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	88fa      	ldrh	r2, [r7, #6]
 80044a8:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	88fa      	ldrh	r2, [r7, #6]
 80044ae:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	2200      	movs	r2, #0
 80044b4:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	2222      	movs	r2, #34	; 0x22
 80044ba:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	2200      	movs	r2, #0
 80044c2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	68da      	ldr	r2, [r3, #12]
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80044d4:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	695a      	ldr	r2, [r3, #20]
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f042 0201 	orr.w	r2, r2, #1
 80044e4:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	68da      	ldr	r2, [r3, #12]
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f042 0220 	orr.w	r2, r2, #32
 80044f4:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80044f6:	2300      	movs	r3, #0
 80044f8:	e000      	b.n	80044fc <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80044fa:	2302      	movs	r3, #2
  }
}
 80044fc:	4618      	mov	r0, r3
 80044fe:	3714      	adds	r7, #20
 8004500:	46bd      	mov	sp, r7
 8004502:	bc80      	pop	{r7}
 8004504:	4770      	bx	lr
	...

08004508 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004508:	b580      	push	{r7, lr}
 800450a:	b084      	sub	sp, #16
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	691b      	ldr	r3, [r3, #16]
 8004516:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	68da      	ldr	r2, [r3, #12]
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	430a      	orrs	r2, r1
 8004524:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	689a      	ldr	r2, [r3, #8]
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	691b      	ldr	r3, [r3, #16]
 800452e:	431a      	orrs	r2, r3
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	695b      	ldr	r3, [r3, #20]
 8004534:	4313      	orrs	r3, r2
 8004536:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	68db      	ldr	r3, [r3, #12]
 800453e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004542:	f023 030c 	bic.w	r3, r3, #12
 8004546:	687a      	ldr	r2, [r7, #4]
 8004548:	6812      	ldr	r2, [r2, #0]
 800454a:	68b9      	ldr	r1, [r7, #8]
 800454c:	430b      	orrs	r3, r1
 800454e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	695b      	ldr	r3, [r3, #20]
 8004556:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	699a      	ldr	r2, [r3, #24]
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	430a      	orrs	r2, r1
 8004564:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	4a2c      	ldr	r2, [pc, #176]	; (800461c <UART_SetConfig+0x114>)
 800456c:	4293      	cmp	r3, r2
 800456e:	d103      	bne.n	8004578 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004570:	f7ff fa8e 	bl	8003a90 <HAL_RCC_GetPCLK2Freq>
 8004574:	60f8      	str	r0, [r7, #12]
 8004576:	e002      	b.n	800457e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004578:	f7ff fa76 	bl	8003a68 <HAL_RCC_GetPCLK1Freq>
 800457c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800457e:	68fa      	ldr	r2, [r7, #12]
 8004580:	4613      	mov	r3, r2
 8004582:	009b      	lsls	r3, r3, #2
 8004584:	4413      	add	r3, r2
 8004586:	009a      	lsls	r2, r3, #2
 8004588:	441a      	add	r2, r3
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	685b      	ldr	r3, [r3, #4]
 800458e:	009b      	lsls	r3, r3, #2
 8004590:	fbb2 f3f3 	udiv	r3, r2, r3
 8004594:	4a22      	ldr	r2, [pc, #136]	; (8004620 <UART_SetConfig+0x118>)
 8004596:	fba2 2303 	umull	r2, r3, r2, r3
 800459a:	095b      	lsrs	r3, r3, #5
 800459c:	0119      	lsls	r1, r3, #4
 800459e:	68fa      	ldr	r2, [r7, #12]
 80045a0:	4613      	mov	r3, r2
 80045a2:	009b      	lsls	r3, r3, #2
 80045a4:	4413      	add	r3, r2
 80045a6:	009a      	lsls	r2, r3, #2
 80045a8:	441a      	add	r2, r3
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	685b      	ldr	r3, [r3, #4]
 80045ae:	009b      	lsls	r3, r3, #2
 80045b0:	fbb2 f2f3 	udiv	r2, r2, r3
 80045b4:	4b1a      	ldr	r3, [pc, #104]	; (8004620 <UART_SetConfig+0x118>)
 80045b6:	fba3 0302 	umull	r0, r3, r3, r2
 80045ba:	095b      	lsrs	r3, r3, #5
 80045bc:	2064      	movs	r0, #100	; 0x64
 80045be:	fb00 f303 	mul.w	r3, r0, r3
 80045c2:	1ad3      	subs	r3, r2, r3
 80045c4:	011b      	lsls	r3, r3, #4
 80045c6:	3332      	adds	r3, #50	; 0x32
 80045c8:	4a15      	ldr	r2, [pc, #84]	; (8004620 <UART_SetConfig+0x118>)
 80045ca:	fba2 2303 	umull	r2, r3, r2, r3
 80045ce:	095b      	lsrs	r3, r3, #5
 80045d0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80045d4:	4419      	add	r1, r3
 80045d6:	68fa      	ldr	r2, [r7, #12]
 80045d8:	4613      	mov	r3, r2
 80045da:	009b      	lsls	r3, r3, #2
 80045dc:	4413      	add	r3, r2
 80045de:	009a      	lsls	r2, r3, #2
 80045e0:	441a      	add	r2, r3
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	685b      	ldr	r3, [r3, #4]
 80045e6:	009b      	lsls	r3, r3, #2
 80045e8:	fbb2 f2f3 	udiv	r2, r2, r3
 80045ec:	4b0c      	ldr	r3, [pc, #48]	; (8004620 <UART_SetConfig+0x118>)
 80045ee:	fba3 0302 	umull	r0, r3, r3, r2
 80045f2:	095b      	lsrs	r3, r3, #5
 80045f4:	2064      	movs	r0, #100	; 0x64
 80045f6:	fb00 f303 	mul.w	r3, r0, r3
 80045fa:	1ad3      	subs	r3, r2, r3
 80045fc:	011b      	lsls	r3, r3, #4
 80045fe:	3332      	adds	r3, #50	; 0x32
 8004600:	4a07      	ldr	r2, [pc, #28]	; (8004620 <UART_SetConfig+0x118>)
 8004602:	fba2 2303 	umull	r2, r3, r2, r3
 8004606:	095b      	lsrs	r3, r3, #5
 8004608:	f003 020f 	and.w	r2, r3, #15
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	440a      	add	r2, r1
 8004612:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004614:	bf00      	nop
 8004616:	3710      	adds	r7, #16
 8004618:	46bd      	mov	sp, r7
 800461a:	bd80      	pop	{r7, pc}
 800461c:	40013800 	.word	0x40013800
 8004620:	51eb851f 	.word	0x51eb851f

08004624 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004624:	b480      	push	{r7}
 8004626:	b085      	sub	sp, #20
 8004628:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800462a:	f3ef 8305 	mrs	r3, IPSR
 800462e:	60bb      	str	r3, [r7, #8]
  return(result);
 8004630:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004632:	2b00      	cmp	r3, #0
 8004634:	d10f      	bne.n	8004656 <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004636:	f3ef 8310 	mrs	r3, PRIMASK
 800463a:	607b      	str	r3, [r7, #4]
  return(result);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d109      	bne.n	8004656 <osKernelInitialize+0x32>
 8004642:	4b10      	ldr	r3, [pc, #64]	; (8004684 <osKernelInitialize+0x60>)
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	2b02      	cmp	r3, #2
 8004648:	d109      	bne.n	800465e <osKernelInitialize+0x3a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800464a:	f3ef 8311 	mrs	r3, BASEPRI
 800464e:	603b      	str	r3, [r7, #0]
  return(result);
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	2b00      	cmp	r3, #0
 8004654:	d003      	beq.n	800465e <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8004656:	f06f 0305 	mvn.w	r3, #5
 800465a:	60fb      	str	r3, [r7, #12]
 800465c:	e00c      	b.n	8004678 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800465e:	4b09      	ldr	r3, [pc, #36]	; (8004684 <osKernelInitialize+0x60>)
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	2b00      	cmp	r3, #0
 8004664:	d105      	bne.n	8004672 <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 8004666:	4b07      	ldr	r3, [pc, #28]	; (8004684 <osKernelInitialize+0x60>)
 8004668:	2201      	movs	r2, #1
 800466a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800466c:	2300      	movs	r3, #0
 800466e:	60fb      	str	r3, [r7, #12]
 8004670:	e002      	b.n	8004678 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8004672:	f04f 33ff 	mov.w	r3, #4294967295
 8004676:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8004678:	68fb      	ldr	r3, [r7, #12]
}
 800467a:	4618      	mov	r0, r3
 800467c:	3714      	adds	r7, #20
 800467e:	46bd      	mov	sp, r7
 8004680:	bc80      	pop	{r7}
 8004682:	4770      	bx	lr
 8004684:	20000030 	.word	0x20000030

08004688 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004688:	b580      	push	{r7, lr}
 800468a:	b084      	sub	sp, #16
 800468c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800468e:	f3ef 8305 	mrs	r3, IPSR
 8004692:	60bb      	str	r3, [r7, #8]
  return(result);
 8004694:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004696:	2b00      	cmp	r3, #0
 8004698:	d10f      	bne.n	80046ba <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800469a:	f3ef 8310 	mrs	r3, PRIMASK
 800469e:	607b      	str	r3, [r7, #4]
  return(result);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d109      	bne.n	80046ba <osKernelStart+0x32>
 80046a6:	4b11      	ldr	r3, [pc, #68]	; (80046ec <osKernelStart+0x64>)
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	2b02      	cmp	r3, #2
 80046ac:	d109      	bne.n	80046c2 <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80046ae:	f3ef 8311 	mrs	r3, BASEPRI
 80046b2:	603b      	str	r3, [r7, #0]
  return(result);
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d003      	beq.n	80046c2 <osKernelStart+0x3a>
    stat = osErrorISR;
 80046ba:	f06f 0305 	mvn.w	r3, #5
 80046be:	60fb      	str	r3, [r7, #12]
 80046c0:	e00e      	b.n	80046e0 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 80046c2:	4b0a      	ldr	r3, [pc, #40]	; (80046ec <osKernelStart+0x64>)
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	2b01      	cmp	r3, #1
 80046c8:	d107      	bne.n	80046da <osKernelStart+0x52>
      KernelState = osKernelRunning;
 80046ca:	4b08      	ldr	r3, [pc, #32]	; (80046ec <osKernelStart+0x64>)
 80046cc:	2202      	movs	r2, #2
 80046ce:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 80046d0:	f001 f926 	bl	8005920 <vTaskStartScheduler>
      stat = osOK;
 80046d4:	2300      	movs	r3, #0
 80046d6:	60fb      	str	r3, [r7, #12]
 80046d8:	e002      	b.n	80046e0 <osKernelStart+0x58>
    } else {
      stat = osError;
 80046da:	f04f 33ff 	mov.w	r3, #4294967295
 80046de:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80046e0:	68fb      	ldr	r3, [r7, #12]
}
 80046e2:	4618      	mov	r0, r3
 80046e4:	3710      	adds	r7, #16
 80046e6:	46bd      	mov	sp, r7
 80046e8:	bd80      	pop	{r7, pc}
 80046ea:	bf00      	nop
 80046ec:	20000030 	.word	0x20000030

080046f0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b092      	sub	sp, #72	; 0x48
 80046f4:	af04      	add	r7, sp, #16
 80046f6:	60f8      	str	r0, [r7, #12]
 80046f8:	60b9      	str	r1, [r7, #8]
 80046fa:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80046fc:	2300      	movs	r3, #0
 80046fe:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004700:	f3ef 8305 	mrs	r3, IPSR
 8004704:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8004706:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 8004708:	2b00      	cmp	r3, #0
 800470a:	f040 8094 	bne.w	8004836 <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800470e:	f3ef 8310 	mrs	r3, PRIMASK
 8004712:	623b      	str	r3, [r7, #32]
  return(result);
 8004714:	6a3b      	ldr	r3, [r7, #32]
 8004716:	2b00      	cmp	r3, #0
 8004718:	f040 808d 	bne.w	8004836 <osThreadNew+0x146>
 800471c:	4b48      	ldr	r3, [pc, #288]	; (8004840 <osThreadNew+0x150>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	2b02      	cmp	r3, #2
 8004722:	d106      	bne.n	8004732 <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004724:	f3ef 8311 	mrs	r3, BASEPRI
 8004728:	61fb      	str	r3, [r7, #28]
  return(result);
 800472a:	69fb      	ldr	r3, [r7, #28]
 800472c:	2b00      	cmp	r3, #0
 800472e:	f040 8082 	bne.w	8004836 <osThreadNew+0x146>
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	2b00      	cmp	r3, #0
 8004736:	d07e      	beq.n	8004836 <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 8004738:	2380      	movs	r3, #128	; 0x80
 800473a:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 800473c:	2318      	movs	r3, #24
 800473e:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 8004740:	2300      	movs	r3, #0
 8004742:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8004744:	f107 031b 	add.w	r3, r7, #27
 8004748:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 800474a:	f04f 33ff 	mov.w	r3, #4294967295
 800474e:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2b00      	cmp	r3, #0
 8004754:	d045      	beq.n	80047e2 <osThreadNew+0xf2>
      if (attr->name != NULL) {
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d002      	beq.n	8004764 <osThreadNew+0x74>
        name = attr->name;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	699b      	ldr	r3, [r3, #24]
 8004768:	2b00      	cmp	r3, #0
 800476a:	d002      	beq.n	8004772 <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	699b      	ldr	r3, [r3, #24]
 8004770:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004772:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004774:	2b00      	cmp	r3, #0
 8004776:	d008      	beq.n	800478a <osThreadNew+0x9a>
 8004778:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800477a:	2b38      	cmp	r3, #56	; 0x38
 800477c:	d805      	bhi.n	800478a <osThreadNew+0x9a>
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	685b      	ldr	r3, [r3, #4]
 8004782:	f003 0301 	and.w	r3, r3, #1
 8004786:	2b00      	cmp	r3, #0
 8004788:	d001      	beq.n	800478e <osThreadNew+0x9e>
        return (NULL);
 800478a:	2300      	movs	r3, #0
 800478c:	e054      	b.n	8004838 <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	695b      	ldr	r3, [r3, #20]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d003      	beq.n	800479e <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	695b      	ldr	r3, [r3, #20]
 800479a:	089b      	lsrs	r3, r3, #2
 800479c:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	689b      	ldr	r3, [r3, #8]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d00e      	beq.n	80047c4 <osThreadNew+0xd4>
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	68db      	ldr	r3, [r3, #12]
 80047aa:	2b5b      	cmp	r3, #91	; 0x5b
 80047ac:	d90a      	bls.n	80047c4 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d006      	beq.n	80047c4 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	695b      	ldr	r3, [r3, #20]
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d002      	beq.n	80047c4 <osThreadNew+0xd4>
        mem = 1;
 80047be:	2301      	movs	r3, #1
 80047c0:	62bb      	str	r3, [r7, #40]	; 0x28
 80047c2:	e010      	b.n	80047e6 <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	689b      	ldr	r3, [r3, #8]
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d10c      	bne.n	80047e6 <osThreadNew+0xf6>
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	68db      	ldr	r3, [r3, #12]
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d108      	bne.n	80047e6 <osThreadNew+0xf6>
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	691b      	ldr	r3, [r3, #16]
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d104      	bne.n	80047e6 <osThreadNew+0xf6>
          mem = 0;
 80047dc:	2300      	movs	r3, #0
 80047de:	62bb      	str	r3, [r7, #40]	; 0x28
 80047e0:	e001      	b.n	80047e6 <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 80047e2:	2300      	movs	r3, #0
 80047e4:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 80047e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047e8:	2b01      	cmp	r3, #1
 80047ea:	d110      	bne.n	800480e <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 80047f0:	687a      	ldr	r2, [r7, #4]
 80047f2:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80047f4:	9202      	str	r2, [sp, #8]
 80047f6:	9301      	str	r3, [sp, #4]
 80047f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047fa:	9300      	str	r3, [sp, #0]
 80047fc:	68bb      	ldr	r3, [r7, #8]
 80047fe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004800:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8004802:	68f8      	ldr	r0, [r7, #12]
 8004804:	f000 fec4 	bl	8005590 <xTaskCreateStatic>
 8004808:	4603      	mov	r3, r0
 800480a:	617b      	str	r3, [r7, #20]
 800480c:	e013      	b.n	8004836 <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 800480e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004810:	2b00      	cmp	r3, #0
 8004812:	d110      	bne.n	8004836 <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004814:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004816:	b29a      	uxth	r2, r3
 8004818:	f107 0314 	add.w	r3, r7, #20
 800481c:	9301      	str	r3, [sp, #4]
 800481e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004820:	9300      	str	r3, [sp, #0]
 8004822:	68bb      	ldr	r3, [r7, #8]
 8004824:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8004826:	68f8      	ldr	r0, [r7, #12]
 8004828:	f000 ff0b 	bl	8005642 <xTaskCreate>
 800482c:	4603      	mov	r3, r0
 800482e:	2b01      	cmp	r3, #1
 8004830:	d001      	beq.n	8004836 <osThreadNew+0x146>
          hTask = NULL;
 8004832:	2300      	movs	r3, #0
 8004834:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004836:	697b      	ldr	r3, [r7, #20]
}
 8004838:	4618      	mov	r0, r3
 800483a:	3738      	adds	r7, #56	; 0x38
 800483c:	46bd      	mov	sp, r7
 800483e:	bd80      	pop	{r7, pc}
 8004840:	20000030 	.word	0x20000030

08004844 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8004844:	b580      	push	{r7, lr}
 8004846:	b086      	sub	sp, #24
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800484c:	f3ef 8305 	mrs	r3, IPSR
 8004850:	613b      	str	r3, [r7, #16]
  return(result);
 8004852:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004854:	2b00      	cmp	r3, #0
 8004856:	d10f      	bne.n	8004878 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004858:	f3ef 8310 	mrs	r3, PRIMASK
 800485c:	60fb      	str	r3, [r7, #12]
  return(result);
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d109      	bne.n	8004878 <osDelay+0x34>
 8004864:	4b0d      	ldr	r3, [pc, #52]	; (800489c <osDelay+0x58>)
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	2b02      	cmp	r3, #2
 800486a:	d109      	bne.n	8004880 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800486c:	f3ef 8311 	mrs	r3, BASEPRI
 8004870:	60bb      	str	r3, [r7, #8]
  return(result);
 8004872:	68bb      	ldr	r3, [r7, #8]
 8004874:	2b00      	cmp	r3, #0
 8004876:	d003      	beq.n	8004880 <osDelay+0x3c>
    stat = osErrorISR;
 8004878:	f06f 0305 	mvn.w	r3, #5
 800487c:	617b      	str	r3, [r7, #20]
 800487e:	e007      	b.n	8004890 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8004880:	2300      	movs	r3, #0
 8004882:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2b00      	cmp	r3, #0
 8004888:	d002      	beq.n	8004890 <osDelay+0x4c>
      vTaskDelay(ticks);
 800488a:	6878      	ldr	r0, [r7, #4]
 800488c:	f001 f814 	bl	80058b8 <vTaskDelay>
    }
  }

  return (stat);
 8004890:	697b      	ldr	r3, [r7, #20]
}
 8004892:	4618      	mov	r0, r3
 8004894:	3718      	adds	r7, #24
 8004896:	46bd      	mov	sp, r7
 8004898:	bd80      	pop	{r7, pc}
 800489a:	bf00      	nop
 800489c:	20000030 	.word	0x20000030

080048a0 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b08c      	sub	sp, #48	; 0x30
 80048a4:	af02      	add	r7, sp, #8
 80048a6:	60f8      	str	r0, [r7, #12]
 80048a8:	60b9      	str	r1, [r7, #8]
 80048aa:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 80048ac:	2300      	movs	r3, #0
 80048ae:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80048b0:	f3ef 8305 	mrs	r3, IPSR
 80048b4:	61bb      	str	r3, [r7, #24]
  return(result);
 80048b6:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d170      	bne.n	800499e <osMessageQueueNew+0xfe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80048bc:	f3ef 8310 	mrs	r3, PRIMASK
 80048c0:	617b      	str	r3, [r7, #20]
  return(result);
 80048c2:	697b      	ldr	r3, [r7, #20]
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d16a      	bne.n	800499e <osMessageQueueNew+0xfe>
 80048c8:	4b37      	ldr	r3, [pc, #220]	; (80049a8 <osMessageQueueNew+0x108>)
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	2b02      	cmp	r3, #2
 80048ce:	d105      	bne.n	80048dc <osMessageQueueNew+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80048d0:	f3ef 8311 	mrs	r3, BASEPRI
 80048d4:	613b      	str	r3, [r7, #16]
  return(result);
 80048d6:	693b      	ldr	r3, [r7, #16]
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d160      	bne.n	800499e <osMessageQueueNew+0xfe>
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d05d      	beq.n	800499e <osMessageQueueNew+0xfe>
 80048e2:	68bb      	ldr	r3, [r7, #8]
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d05a      	beq.n	800499e <osMessageQueueNew+0xfe>
    mem = -1;
 80048e8:	f04f 33ff 	mov.w	r3, #4294967295
 80048ec:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d029      	beq.n	8004948 <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	689b      	ldr	r3, [r3, #8]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d012      	beq.n	8004922 <osMessageQueueNew+0x82>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	68db      	ldr	r3, [r3, #12]
 8004900:	2b4f      	cmp	r3, #79	; 0x4f
 8004902:	d90e      	bls.n	8004922 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8004908:	2b00      	cmp	r3, #0
 800490a:	d00a      	beq.n	8004922 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	695a      	ldr	r2, [r3, #20]
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	68b9      	ldr	r1, [r7, #8]
 8004914:	fb01 f303 	mul.w	r3, r1, r3
 8004918:	429a      	cmp	r2, r3
 800491a:	d302      	bcc.n	8004922 <osMessageQueueNew+0x82>
        mem = 1;
 800491c:	2301      	movs	r3, #1
 800491e:	623b      	str	r3, [r7, #32]
 8004920:	e014      	b.n	800494c <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	689b      	ldr	r3, [r3, #8]
 8004926:	2b00      	cmp	r3, #0
 8004928:	d110      	bne.n	800494c <osMessageQueueNew+0xac>
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	68db      	ldr	r3, [r3, #12]
 800492e:	2b00      	cmp	r3, #0
 8004930:	d10c      	bne.n	800494c <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8004936:	2b00      	cmp	r3, #0
 8004938:	d108      	bne.n	800494c <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	695b      	ldr	r3, [r3, #20]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d104      	bne.n	800494c <osMessageQueueNew+0xac>
          mem = 0;
 8004942:	2300      	movs	r3, #0
 8004944:	623b      	str	r3, [r7, #32]
 8004946:	e001      	b.n	800494c <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 8004948:	2300      	movs	r3, #0
 800494a:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800494c:	6a3b      	ldr	r3, [r7, #32]
 800494e:	2b01      	cmp	r3, #1
 8004950:	d10c      	bne.n	800496c <osMessageQueueNew+0xcc>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	691a      	ldr	r2, [r3, #16]
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6899      	ldr	r1, [r3, #8]
 800495a:	2300      	movs	r3, #0
 800495c:	9300      	str	r3, [sp, #0]
 800495e:	460b      	mov	r3, r1
 8004960:	68b9      	ldr	r1, [r7, #8]
 8004962:	68f8      	ldr	r0, [r7, #12]
 8004964:	f000 f96c 	bl	8004c40 <xQueueGenericCreateStatic>
 8004968:	6278      	str	r0, [r7, #36]	; 0x24
 800496a:	e008      	b.n	800497e <osMessageQueueNew+0xde>
    }
    else {
      if (mem == 0) {
 800496c:	6a3b      	ldr	r3, [r7, #32]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d105      	bne.n	800497e <osMessageQueueNew+0xde>
        hQueue = xQueueCreate (msg_count, msg_size);
 8004972:	2200      	movs	r2, #0
 8004974:	68b9      	ldr	r1, [r7, #8]
 8004976:	68f8      	ldr	r0, [r7, #12]
 8004978:	f000 f9d4 	bl	8004d24 <xQueueGenericCreate>
 800497c:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800497e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004980:	2b00      	cmp	r3, #0
 8004982:	d00c      	beq.n	800499e <osMessageQueueNew+0xfe>
      if (attr != NULL) {
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d003      	beq.n	8004992 <osMessageQueueNew+0xf2>
        name = attr->name;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	61fb      	str	r3, [r7, #28]
 8004990:	e001      	b.n	8004996 <osMessageQueueNew+0xf6>
      } else {
        name = NULL;
 8004992:	2300      	movs	r3, #0
 8004994:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 8004996:	69f9      	ldr	r1, [r7, #28]
 8004998:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800499a:	f000 fd9d 	bl	80054d8 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800499e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80049a0:	4618      	mov	r0, r3
 80049a2:	3728      	adds	r7, #40	; 0x28
 80049a4:	46bd      	mov	sp, r7
 80049a6:	bd80      	pop	{r7, pc}
 80049a8:	20000030 	.word	0x20000030

080049ac <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80049ac:	b480      	push	{r7}
 80049ae:	b085      	sub	sp, #20
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	60f8      	str	r0, [r7, #12]
 80049b4:	60b9      	str	r1, [r7, #8]
 80049b6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	4a06      	ldr	r2, [pc, #24]	; (80049d4 <vApplicationGetIdleTaskMemory+0x28>)
 80049bc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80049be:	68bb      	ldr	r3, [r7, #8]
 80049c0:	4a05      	ldr	r2, [pc, #20]	; (80049d8 <vApplicationGetIdleTaskMemory+0x2c>)
 80049c2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2280      	movs	r2, #128	; 0x80
 80049c8:	601a      	str	r2, [r3, #0]
}
 80049ca:	bf00      	nop
 80049cc:	3714      	adds	r7, #20
 80049ce:	46bd      	mov	sp, r7
 80049d0:	bc80      	pop	{r7}
 80049d2:	4770      	bx	lr
 80049d4:	20000034 	.word	0x20000034
 80049d8:	20000090 	.word	0x20000090

080049dc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80049dc:	b480      	push	{r7}
 80049de:	b085      	sub	sp, #20
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	60f8      	str	r0, [r7, #12]
 80049e4:	60b9      	str	r1, [r7, #8]
 80049e6:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	4a07      	ldr	r2, [pc, #28]	; (8004a08 <vApplicationGetTimerTaskMemory+0x2c>)
 80049ec:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80049ee:	68bb      	ldr	r3, [r7, #8]
 80049f0:	4a06      	ldr	r2, [pc, #24]	; (8004a0c <vApplicationGetTimerTaskMemory+0x30>)
 80049f2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80049fa:	601a      	str	r2, [r3, #0]
}
 80049fc:	bf00      	nop
 80049fe:	3714      	adds	r7, #20
 8004a00:	46bd      	mov	sp, r7
 8004a02:	bc80      	pop	{r7}
 8004a04:	4770      	bx	lr
 8004a06:	bf00      	nop
 8004a08:	20000290 	.word	0x20000290
 8004a0c:	200002ec 	.word	0x200002ec

08004a10 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004a10:	b480      	push	{r7}
 8004a12:	b083      	sub	sp, #12
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	f103 0208 	add.w	r2, r3, #8
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	f04f 32ff 	mov.w	r2, #4294967295
 8004a28:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	f103 0208 	add.w	r2, r3, #8
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	f103 0208 	add.w	r2, r3, #8
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	2200      	movs	r2, #0
 8004a42:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004a44:	bf00      	nop
 8004a46:	370c      	adds	r7, #12
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	bc80      	pop	{r7}
 8004a4c:	4770      	bx	lr

08004a4e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004a4e:	b480      	push	{r7}
 8004a50:	b083      	sub	sp, #12
 8004a52:	af00      	add	r7, sp, #0
 8004a54:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2200      	movs	r2, #0
 8004a5a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004a5c:	bf00      	nop
 8004a5e:	370c      	adds	r7, #12
 8004a60:	46bd      	mov	sp, r7
 8004a62:	bc80      	pop	{r7}
 8004a64:	4770      	bx	lr

08004a66 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004a66:	b480      	push	{r7}
 8004a68:	b085      	sub	sp, #20
 8004a6a:	af00      	add	r7, sp, #0
 8004a6c:	6078      	str	r0, [r7, #4]
 8004a6e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	685b      	ldr	r3, [r3, #4]
 8004a74:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004a76:	683b      	ldr	r3, [r7, #0]
 8004a78:	68fa      	ldr	r2, [r7, #12]
 8004a7a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	689a      	ldr	r2, [r3, #8]
 8004a80:	683b      	ldr	r3, [r7, #0]
 8004a82:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	689b      	ldr	r3, [r3, #8]
 8004a88:	683a      	ldr	r2, [r7, #0]
 8004a8a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	683a      	ldr	r2, [r7, #0]
 8004a90:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	687a      	ldr	r2, [r7, #4]
 8004a96:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	1c5a      	adds	r2, r3, #1
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	601a      	str	r2, [r3, #0]
}
 8004aa2:	bf00      	nop
 8004aa4:	3714      	adds	r7, #20
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	bc80      	pop	{r7}
 8004aaa:	4770      	bx	lr

08004aac <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004aac:	b480      	push	{r7}
 8004aae:	b085      	sub	sp, #20
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
 8004ab4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004abc:	68bb      	ldr	r3, [r7, #8]
 8004abe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ac2:	d103      	bne.n	8004acc <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	691b      	ldr	r3, [r3, #16]
 8004ac8:	60fb      	str	r3, [r7, #12]
 8004aca:	e00c      	b.n	8004ae6 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	3308      	adds	r3, #8
 8004ad0:	60fb      	str	r3, [r7, #12]
 8004ad2:	e002      	b.n	8004ada <vListInsert+0x2e>
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	685b      	ldr	r3, [r3, #4]
 8004ad8:	60fb      	str	r3, [r7, #12]
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	685b      	ldr	r3, [r3, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	68ba      	ldr	r2, [r7, #8]
 8004ae2:	429a      	cmp	r2, r3
 8004ae4:	d2f6      	bcs.n	8004ad4 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	685a      	ldr	r2, [r3, #4]
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	685b      	ldr	r3, [r3, #4]
 8004af2:	683a      	ldr	r2, [r7, #0]
 8004af4:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	68fa      	ldr	r2, [r7, #12]
 8004afa:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	683a      	ldr	r2, [r7, #0]
 8004b00:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	687a      	ldr	r2, [r7, #4]
 8004b06:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	1c5a      	adds	r2, r3, #1
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	601a      	str	r2, [r3, #0]
}
 8004b12:	bf00      	nop
 8004b14:	3714      	adds	r7, #20
 8004b16:	46bd      	mov	sp, r7
 8004b18:	bc80      	pop	{r7}
 8004b1a:	4770      	bx	lr

08004b1c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004b1c:	b480      	push	{r7}
 8004b1e:	b085      	sub	sp, #20
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	691b      	ldr	r3, [r3, #16]
 8004b28:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	685b      	ldr	r3, [r3, #4]
 8004b2e:	687a      	ldr	r2, [r7, #4]
 8004b30:	6892      	ldr	r2, [r2, #8]
 8004b32:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	689b      	ldr	r3, [r3, #8]
 8004b38:	687a      	ldr	r2, [r7, #4]
 8004b3a:	6852      	ldr	r2, [r2, #4]
 8004b3c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	685b      	ldr	r3, [r3, #4]
 8004b42:	687a      	ldr	r2, [r7, #4]
 8004b44:	429a      	cmp	r2, r3
 8004b46:	d103      	bne.n	8004b50 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	689a      	ldr	r2, [r3, #8]
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2200      	movs	r2, #0
 8004b54:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	1e5a      	subs	r2, r3, #1
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	681b      	ldr	r3, [r3, #0]
}
 8004b64:	4618      	mov	r0, r3
 8004b66:	3714      	adds	r7, #20
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	bc80      	pop	{r7}
 8004b6c:	4770      	bx	lr
	...

08004b70 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b084      	sub	sp, #16
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
 8004b78:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d109      	bne.n	8004b98 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004b84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b88:	f383 8811 	msr	BASEPRI, r3
 8004b8c:	f3bf 8f6f 	isb	sy
 8004b90:	f3bf 8f4f 	dsb	sy
 8004b94:	60bb      	str	r3, [r7, #8]
 8004b96:	e7fe      	b.n	8004b96 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8004b98:	f001 ffd6 	bl	8006b48 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	681a      	ldr	r2, [r3, #0]
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ba4:	68f9      	ldr	r1, [r7, #12]
 8004ba6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004ba8:	fb01 f303 	mul.w	r3, r1, r3
 8004bac:	441a      	add	r2, r3
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	681a      	ldr	r2, [r3, #0]
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	681a      	ldr	r2, [r3, #0]
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bc8:	3b01      	subs	r3, #1
 8004bca:	68f9      	ldr	r1, [r7, #12]
 8004bcc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004bce:	fb01 f303 	mul.w	r3, r1, r3
 8004bd2:	441a      	add	r2, r3
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	22ff      	movs	r2, #255	; 0xff
 8004bdc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	22ff      	movs	r2, #255	; 0xff
 8004be4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d114      	bne.n	8004c18 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	691b      	ldr	r3, [r3, #16]
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d01a      	beq.n	8004c2c <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	3310      	adds	r3, #16
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	f001 f914 	bl	8005e28 <xTaskRemoveFromEventList>
 8004c00:	4603      	mov	r3, r0
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d012      	beq.n	8004c2c <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004c06:	4b0d      	ldr	r3, [pc, #52]	; (8004c3c <xQueueGenericReset+0xcc>)
 8004c08:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004c0c:	601a      	str	r2, [r3, #0]
 8004c0e:	f3bf 8f4f 	dsb	sy
 8004c12:	f3bf 8f6f 	isb	sy
 8004c16:	e009      	b.n	8004c2c <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	3310      	adds	r3, #16
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	f7ff fef7 	bl	8004a10 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	3324      	adds	r3, #36	; 0x24
 8004c26:	4618      	mov	r0, r3
 8004c28:	f7ff fef2 	bl	8004a10 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004c2c:	f001 ffba 	bl	8006ba4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004c30:	2301      	movs	r3, #1
}
 8004c32:	4618      	mov	r0, r3
 8004c34:	3710      	adds	r7, #16
 8004c36:	46bd      	mov	sp, r7
 8004c38:	bd80      	pop	{r7, pc}
 8004c3a:	bf00      	nop
 8004c3c:	e000ed04 	.word	0xe000ed04

08004c40 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b08e      	sub	sp, #56	; 0x38
 8004c44:	af02      	add	r7, sp, #8
 8004c46:	60f8      	str	r0, [r7, #12]
 8004c48:	60b9      	str	r1, [r7, #8]
 8004c4a:	607a      	str	r2, [r7, #4]
 8004c4c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d109      	bne.n	8004c68 <xQueueGenericCreateStatic+0x28>
 8004c54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c58:	f383 8811 	msr	BASEPRI, r3
 8004c5c:	f3bf 8f6f 	isb	sy
 8004c60:	f3bf 8f4f 	dsb	sy
 8004c64:	62bb      	str	r3, [r7, #40]	; 0x28
 8004c66:	e7fe      	b.n	8004c66 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d109      	bne.n	8004c82 <xQueueGenericCreateStatic+0x42>
 8004c6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c72:	f383 8811 	msr	BASEPRI, r3
 8004c76:	f3bf 8f6f 	isb	sy
 8004c7a:	f3bf 8f4f 	dsb	sy
 8004c7e:	627b      	str	r3, [r7, #36]	; 0x24
 8004c80:	e7fe      	b.n	8004c80 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d002      	beq.n	8004c8e <xQueueGenericCreateStatic+0x4e>
 8004c88:	68bb      	ldr	r3, [r7, #8]
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d001      	beq.n	8004c92 <xQueueGenericCreateStatic+0x52>
 8004c8e:	2301      	movs	r3, #1
 8004c90:	e000      	b.n	8004c94 <xQueueGenericCreateStatic+0x54>
 8004c92:	2300      	movs	r3, #0
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d109      	bne.n	8004cac <xQueueGenericCreateStatic+0x6c>
 8004c98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c9c:	f383 8811 	msr	BASEPRI, r3
 8004ca0:	f3bf 8f6f 	isb	sy
 8004ca4:	f3bf 8f4f 	dsb	sy
 8004ca8:	623b      	str	r3, [r7, #32]
 8004caa:	e7fe      	b.n	8004caa <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d102      	bne.n	8004cb8 <xQueueGenericCreateStatic+0x78>
 8004cb2:	68bb      	ldr	r3, [r7, #8]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d101      	bne.n	8004cbc <xQueueGenericCreateStatic+0x7c>
 8004cb8:	2301      	movs	r3, #1
 8004cba:	e000      	b.n	8004cbe <xQueueGenericCreateStatic+0x7e>
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d109      	bne.n	8004cd6 <xQueueGenericCreateStatic+0x96>
 8004cc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cc6:	f383 8811 	msr	BASEPRI, r3
 8004cca:	f3bf 8f6f 	isb	sy
 8004cce:	f3bf 8f4f 	dsb	sy
 8004cd2:	61fb      	str	r3, [r7, #28]
 8004cd4:	e7fe      	b.n	8004cd4 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004cd6:	2350      	movs	r3, #80	; 0x50
 8004cd8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004cda:	697b      	ldr	r3, [r7, #20]
 8004cdc:	2b50      	cmp	r3, #80	; 0x50
 8004cde:	d009      	beq.n	8004cf4 <xQueueGenericCreateStatic+0xb4>
 8004ce0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ce4:	f383 8811 	msr	BASEPRI, r3
 8004ce8:	f3bf 8f6f 	isb	sy
 8004cec:	f3bf 8f4f 	dsb	sy
 8004cf0:	61bb      	str	r3, [r7, #24]
 8004cf2:	e7fe      	b.n	8004cf2 <xQueueGenericCreateStatic+0xb2>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004cf4:	683b      	ldr	r3, [r7, #0]
 8004cf6:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8004cf8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d00d      	beq.n	8004d1a <xQueueGenericCreateStatic+0xda>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004cfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d00:	2201      	movs	r2, #1
 8004d02:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004d06:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8004d0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d0c:	9300      	str	r3, [sp, #0]
 8004d0e:	4613      	mov	r3, r2
 8004d10:	687a      	ldr	r2, [r7, #4]
 8004d12:	68b9      	ldr	r1, [r7, #8]
 8004d14:	68f8      	ldr	r0, [r7, #12]
 8004d16:	f000 f842 	bl	8004d9e <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8004d1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	3730      	adds	r7, #48	; 0x30
 8004d20:	46bd      	mov	sp, r7
 8004d22:	bd80      	pop	{r7, pc}

08004d24 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	b08a      	sub	sp, #40	; 0x28
 8004d28:	af02      	add	r7, sp, #8
 8004d2a:	60f8      	str	r0, [r7, #12]
 8004d2c:	60b9      	str	r1, [r7, #8]
 8004d2e:	4613      	mov	r3, r2
 8004d30:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d109      	bne.n	8004d4c <xQueueGenericCreate+0x28>
 8004d38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d3c:	f383 8811 	msr	BASEPRI, r3
 8004d40:	f3bf 8f6f 	isb	sy
 8004d44:	f3bf 8f4f 	dsb	sy
 8004d48:	613b      	str	r3, [r7, #16]
 8004d4a:	e7fe      	b.n	8004d4a <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8004d4c:	68bb      	ldr	r3, [r7, #8]
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d102      	bne.n	8004d58 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8004d52:	2300      	movs	r3, #0
 8004d54:	61fb      	str	r3, [r7, #28]
 8004d56:	e004      	b.n	8004d62 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	68ba      	ldr	r2, [r7, #8]
 8004d5c:	fb02 f303 	mul.w	r3, r2, r3
 8004d60:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8004d62:	69fb      	ldr	r3, [r7, #28]
 8004d64:	3350      	adds	r3, #80	; 0x50
 8004d66:	4618      	mov	r0, r3
 8004d68:	f001 ffe4 	bl	8006d34 <pvPortMalloc>
 8004d6c:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004d6e:	69bb      	ldr	r3, [r7, #24]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d00f      	beq.n	8004d94 <xQueueGenericCreate+0x70>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8004d74:	69bb      	ldr	r3, [r7, #24]
 8004d76:	3350      	adds	r3, #80	; 0x50
 8004d78:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004d7a:	69bb      	ldr	r3, [r7, #24]
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004d82:	79fa      	ldrb	r2, [r7, #7]
 8004d84:	69bb      	ldr	r3, [r7, #24]
 8004d86:	9300      	str	r3, [sp, #0]
 8004d88:	4613      	mov	r3, r2
 8004d8a:	697a      	ldr	r2, [r7, #20]
 8004d8c:	68b9      	ldr	r1, [r7, #8]
 8004d8e:	68f8      	ldr	r0, [r7, #12]
 8004d90:	f000 f805 	bl	8004d9e <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8004d94:	69bb      	ldr	r3, [r7, #24]
	}
 8004d96:	4618      	mov	r0, r3
 8004d98:	3720      	adds	r7, #32
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	bd80      	pop	{r7, pc}

08004d9e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004d9e:	b580      	push	{r7, lr}
 8004da0:	b084      	sub	sp, #16
 8004da2:	af00      	add	r7, sp, #0
 8004da4:	60f8      	str	r0, [r7, #12]
 8004da6:	60b9      	str	r1, [r7, #8]
 8004da8:	607a      	str	r2, [r7, #4]
 8004daa:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004dac:	68bb      	ldr	r3, [r7, #8]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d103      	bne.n	8004dba <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004db2:	69bb      	ldr	r3, [r7, #24]
 8004db4:	69ba      	ldr	r2, [r7, #24]
 8004db6:	601a      	str	r2, [r3, #0]
 8004db8:	e002      	b.n	8004dc0 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004dba:	69bb      	ldr	r3, [r7, #24]
 8004dbc:	687a      	ldr	r2, [r7, #4]
 8004dbe:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004dc0:	69bb      	ldr	r3, [r7, #24]
 8004dc2:	68fa      	ldr	r2, [r7, #12]
 8004dc4:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004dc6:	69bb      	ldr	r3, [r7, #24]
 8004dc8:	68ba      	ldr	r2, [r7, #8]
 8004dca:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004dcc:	2101      	movs	r1, #1
 8004dce:	69b8      	ldr	r0, [r7, #24]
 8004dd0:	f7ff fece 	bl	8004b70 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004dd4:	69bb      	ldr	r3, [r7, #24]
 8004dd6:	78fa      	ldrb	r2, [r7, #3]
 8004dd8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004ddc:	bf00      	nop
 8004dde:	3710      	adds	r7, #16
 8004de0:	46bd      	mov	sp, r7
 8004de2:	bd80      	pop	{r7, pc}

08004de4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004de4:	b580      	push	{r7, lr}
 8004de6:	b08e      	sub	sp, #56	; 0x38
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	60f8      	str	r0, [r7, #12]
 8004dec:	60b9      	str	r1, [r7, #8]
 8004dee:	607a      	str	r2, [r7, #4]
 8004df0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004df2:	2300      	movs	r3, #0
 8004df4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004dfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d109      	bne.n	8004e14 <xQueueGenericSend+0x30>
 8004e00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e04:	f383 8811 	msr	BASEPRI, r3
 8004e08:	f3bf 8f6f 	isb	sy
 8004e0c:	f3bf 8f4f 	dsb	sy
 8004e10:	62bb      	str	r3, [r7, #40]	; 0x28
 8004e12:	e7fe      	b.n	8004e12 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004e14:	68bb      	ldr	r3, [r7, #8]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d103      	bne.n	8004e22 <xQueueGenericSend+0x3e>
 8004e1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d101      	bne.n	8004e26 <xQueueGenericSend+0x42>
 8004e22:	2301      	movs	r3, #1
 8004e24:	e000      	b.n	8004e28 <xQueueGenericSend+0x44>
 8004e26:	2300      	movs	r3, #0
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d109      	bne.n	8004e40 <xQueueGenericSend+0x5c>
 8004e2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e30:	f383 8811 	msr	BASEPRI, r3
 8004e34:	f3bf 8f6f 	isb	sy
 8004e38:	f3bf 8f4f 	dsb	sy
 8004e3c:	627b      	str	r3, [r7, #36]	; 0x24
 8004e3e:	e7fe      	b.n	8004e3e <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004e40:	683b      	ldr	r3, [r7, #0]
 8004e42:	2b02      	cmp	r3, #2
 8004e44:	d103      	bne.n	8004e4e <xQueueGenericSend+0x6a>
 8004e46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e4a:	2b01      	cmp	r3, #1
 8004e4c:	d101      	bne.n	8004e52 <xQueueGenericSend+0x6e>
 8004e4e:	2301      	movs	r3, #1
 8004e50:	e000      	b.n	8004e54 <xQueueGenericSend+0x70>
 8004e52:	2300      	movs	r3, #0
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d109      	bne.n	8004e6c <xQueueGenericSend+0x88>
 8004e58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e5c:	f383 8811 	msr	BASEPRI, r3
 8004e60:	f3bf 8f6f 	isb	sy
 8004e64:	f3bf 8f4f 	dsb	sy
 8004e68:	623b      	str	r3, [r7, #32]
 8004e6a:	e7fe      	b.n	8004e6a <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004e6c:	f001 f996 	bl	800619c <xTaskGetSchedulerState>
 8004e70:	4603      	mov	r3, r0
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d102      	bne.n	8004e7c <xQueueGenericSend+0x98>
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d101      	bne.n	8004e80 <xQueueGenericSend+0x9c>
 8004e7c:	2301      	movs	r3, #1
 8004e7e:	e000      	b.n	8004e82 <xQueueGenericSend+0x9e>
 8004e80:	2300      	movs	r3, #0
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d109      	bne.n	8004e9a <xQueueGenericSend+0xb6>
 8004e86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e8a:	f383 8811 	msr	BASEPRI, r3
 8004e8e:	f3bf 8f6f 	isb	sy
 8004e92:	f3bf 8f4f 	dsb	sy
 8004e96:	61fb      	str	r3, [r7, #28]
 8004e98:	e7fe      	b.n	8004e98 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004e9a:	f001 fe55 	bl	8006b48 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004e9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ea0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004ea2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ea4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ea6:	429a      	cmp	r2, r3
 8004ea8:	d302      	bcc.n	8004eb0 <xQueueGenericSend+0xcc>
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	2b02      	cmp	r3, #2
 8004eae:	d129      	bne.n	8004f04 <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004eb0:	683a      	ldr	r2, [r7, #0]
 8004eb2:	68b9      	ldr	r1, [r7, #8]
 8004eb4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004eb6:	f000 f9ff 	bl	80052b8 <prvCopyDataToQueue>
 8004eba:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004ebc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ebe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d010      	beq.n	8004ee6 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004ec4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ec6:	3324      	adds	r3, #36	; 0x24
 8004ec8:	4618      	mov	r0, r3
 8004eca:	f000 ffad 	bl	8005e28 <xTaskRemoveFromEventList>
 8004ece:	4603      	mov	r3, r0
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d013      	beq.n	8004efc <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004ed4:	4b3f      	ldr	r3, [pc, #252]	; (8004fd4 <xQueueGenericSend+0x1f0>)
 8004ed6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004eda:	601a      	str	r2, [r3, #0]
 8004edc:	f3bf 8f4f 	dsb	sy
 8004ee0:	f3bf 8f6f 	isb	sy
 8004ee4:	e00a      	b.n	8004efc <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004ee6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d007      	beq.n	8004efc <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004eec:	4b39      	ldr	r3, [pc, #228]	; (8004fd4 <xQueueGenericSend+0x1f0>)
 8004eee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004ef2:	601a      	str	r2, [r3, #0]
 8004ef4:	f3bf 8f4f 	dsb	sy
 8004ef8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004efc:	f001 fe52 	bl	8006ba4 <vPortExitCritical>
				return pdPASS;
 8004f00:	2301      	movs	r3, #1
 8004f02:	e063      	b.n	8004fcc <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d103      	bne.n	8004f12 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004f0a:	f001 fe4b 	bl	8006ba4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004f0e:	2300      	movs	r3, #0
 8004f10:	e05c      	b.n	8004fcc <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004f12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d106      	bne.n	8004f26 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004f18:	f107 0314 	add.w	r3, r7, #20
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	f000 ffe5 	bl	8005eec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004f22:	2301      	movs	r3, #1
 8004f24:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004f26:	f001 fe3d 	bl	8006ba4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004f2a:	f000 fd5d 	bl	80059e8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004f2e:	f001 fe0b 	bl	8006b48 <vPortEnterCritical>
 8004f32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f34:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004f38:	b25b      	sxtb	r3, r3
 8004f3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f3e:	d103      	bne.n	8004f48 <xQueueGenericSend+0x164>
 8004f40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f42:	2200      	movs	r2, #0
 8004f44:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004f48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f4a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004f4e:	b25b      	sxtb	r3, r3
 8004f50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f54:	d103      	bne.n	8004f5e <xQueueGenericSend+0x17a>
 8004f56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f58:	2200      	movs	r2, #0
 8004f5a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004f5e:	f001 fe21 	bl	8006ba4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004f62:	1d3a      	adds	r2, r7, #4
 8004f64:	f107 0314 	add.w	r3, r7, #20
 8004f68:	4611      	mov	r1, r2
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	f000 ffd4 	bl	8005f18 <xTaskCheckForTimeOut>
 8004f70:	4603      	mov	r3, r0
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d124      	bne.n	8004fc0 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004f76:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004f78:	f000 fa96 	bl	80054a8 <prvIsQueueFull>
 8004f7c:	4603      	mov	r3, r0
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d018      	beq.n	8004fb4 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004f82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f84:	3310      	adds	r3, #16
 8004f86:	687a      	ldr	r2, [r7, #4]
 8004f88:	4611      	mov	r1, r2
 8004f8a:	4618      	mov	r0, r3
 8004f8c:	f000 fefe 	bl	8005d8c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004f90:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004f92:	f000 fa21 	bl	80053d8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004f96:	f000 fd35 	bl	8005a04 <xTaskResumeAll>
 8004f9a:	4603      	mov	r3, r0
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	f47f af7c 	bne.w	8004e9a <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8004fa2:	4b0c      	ldr	r3, [pc, #48]	; (8004fd4 <xQueueGenericSend+0x1f0>)
 8004fa4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004fa8:	601a      	str	r2, [r3, #0]
 8004faa:	f3bf 8f4f 	dsb	sy
 8004fae:	f3bf 8f6f 	isb	sy
 8004fb2:	e772      	b.n	8004e9a <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004fb4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004fb6:	f000 fa0f 	bl	80053d8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004fba:	f000 fd23 	bl	8005a04 <xTaskResumeAll>
 8004fbe:	e76c      	b.n	8004e9a <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004fc0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004fc2:	f000 fa09 	bl	80053d8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004fc6:	f000 fd1d 	bl	8005a04 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004fca:	2300      	movs	r3, #0
		}
	}
}
 8004fcc:	4618      	mov	r0, r3
 8004fce:	3738      	adds	r7, #56	; 0x38
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	bd80      	pop	{r7, pc}
 8004fd4:	e000ed04 	.word	0xe000ed04

08004fd8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	b08e      	sub	sp, #56	; 0x38
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	60f8      	str	r0, [r7, #12]
 8004fe0:	60b9      	str	r1, [r7, #8]
 8004fe2:	607a      	str	r2, [r7, #4]
 8004fe4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004fea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d109      	bne.n	8005004 <xQueueGenericSendFromISR+0x2c>
 8004ff0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ff4:	f383 8811 	msr	BASEPRI, r3
 8004ff8:	f3bf 8f6f 	isb	sy
 8004ffc:	f3bf 8f4f 	dsb	sy
 8005000:	627b      	str	r3, [r7, #36]	; 0x24
 8005002:	e7fe      	b.n	8005002 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005004:	68bb      	ldr	r3, [r7, #8]
 8005006:	2b00      	cmp	r3, #0
 8005008:	d103      	bne.n	8005012 <xQueueGenericSendFromISR+0x3a>
 800500a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800500c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800500e:	2b00      	cmp	r3, #0
 8005010:	d101      	bne.n	8005016 <xQueueGenericSendFromISR+0x3e>
 8005012:	2301      	movs	r3, #1
 8005014:	e000      	b.n	8005018 <xQueueGenericSendFromISR+0x40>
 8005016:	2300      	movs	r3, #0
 8005018:	2b00      	cmp	r3, #0
 800501a:	d109      	bne.n	8005030 <xQueueGenericSendFromISR+0x58>
 800501c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005020:	f383 8811 	msr	BASEPRI, r3
 8005024:	f3bf 8f6f 	isb	sy
 8005028:	f3bf 8f4f 	dsb	sy
 800502c:	623b      	str	r3, [r7, #32]
 800502e:	e7fe      	b.n	800502e <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005030:	683b      	ldr	r3, [r7, #0]
 8005032:	2b02      	cmp	r3, #2
 8005034:	d103      	bne.n	800503e <xQueueGenericSendFromISR+0x66>
 8005036:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005038:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800503a:	2b01      	cmp	r3, #1
 800503c:	d101      	bne.n	8005042 <xQueueGenericSendFromISR+0x6a>
 800503e:	2301      	movs	r3, #1
 8005040:	e000      	b.n	8005044 <xQueueGenericSendFromISR+0x6c>
 8005042:	2300      	movs	r3, #0
 8005044:	2b00      	cmp	r3, #0
 8005046:	d109      	bne.n	800505c <xQueueGenericSendFromISR+0x84>
 8005048:	f04f 0350 	mov.w	r3, #80	; 0x50
 800504c:	f383 8811 	msr	BASEPRI, r3
 8005050:	f3bf 8f6f 	isb	sy
 8005054:	f3bf 8f4f 	dsb	sy
 8005058:	61fb      	str	r3, [r7, #28]
 800505a:	e7fe      	b.n	800505a <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800505c:	f001 fe2e 	bl	8006cbc <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005060:	f3ef 8211 	mrs	r2, BASEPRI
 8005064:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005068:	f383 8811 	msr	BASEPRI, r3
 800506c:	f3bf 8f6f 	isb	sy
 8005070:	f3bf 8f4f 	dsb	sy
 8005074:	61ba      	str	r2, [r7, #24]
 8005076:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005078:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800507a:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800507c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800507e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005080:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005082:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005084:	429a      	cmp	r2, r3
 8005086:	d302      	bcc.n	800508e <xQueueGenericSendFromISR+0xb6>
 8005088:	683b      	ldr	r3, [r7, #0]
 800508a:	2b02      	cmp	r3, #2
 800508c:	d12c      	bne.n	80050e8 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800508e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005090:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005094:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005098:	683a      	ldr	r2, [r7, #0]
 800509a:	68b9      	ldr	r1, [r7, #8]
 800509c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800509e:	f000 f90b 	bl	80052b8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80050a2:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 80050a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050aa:	d112      	bne.n	80050d2 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80050ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d016      	beq.n	80050e2 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80050b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050b6:	3324      	adds	r3, #36	; 0x24
 80050b8:	4618      	mov	r0, r3
 80050ba:	f000 feb5 	bl	8005e28 <xTaskRemoveFromEventList>
 80050be:	4603      	mov	r3, r0
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d00e      	beq.n	80050e2 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d00b      	beq.n	80050e2 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	2201      	movs	r2, #1
 80050ce:	601a      	str	r2, [r3, #0]
 80050d0:	e007      	b.n	80050e2 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80050d2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80050d6:	3301      	adds	r3, #1
 80050d8:	b2db      	uxtb	r3, r3
 80050da:	b25a      	sxtb	r2, r3
 80050dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050de:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80050e2:	2301      	movs	r3, #1
 80050e4:	637b      	str	r3, [r7, #52]	; 0x34
		{
 80050e6:	e001      	b.n	80050ec <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80050e8:	2300      	movs	r3, #0
 80050ea:	637b      	str	r3, [r7, #52]	; 0x34
 80050ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050ee:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80050f0:	693b      	ldr	r3, [r7, #16]
 80050f2:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80050f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80050f8:	4618      	mov	r0, r3
 80050fa:	3738      	adds	r7, #56	; 0x38
 80050fc:	46bd      	mov	sp, r7
 80050fe:	bd80      	pop	{r7, pc}

08005100 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005100:	b580      	push	{r7, lr}
 8005102:	b08c      	sub	sp, #48	; 0x30
 8005104:	af00      	add	r7, sp, #0
 8005106:	60f8      	str	r0, [r7, #12]
 8005108:	60b9      	str	r1, [r7, #8]
 800510a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800510c:	2300      	movs	r3, #0
 800510e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005114:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005116:	2b00      	cmp	r3, #0
 8005118:	d109      	bne.n	800512e <xQueueReceive+0x2e>
	__asm volatile
 800511a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800511e:	f383 8811 	msr	BASEPRI, r3
 8005122:	f3bf 8f6f 	isb	sy
 8005126:	f3bf 8f4f 	dsb	sy
 800512a:	623b      	str	r3, [r7, #32]
 800512c:	e7fe      	b.n	800512c <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800512e:	68bb      	ldr	r3, [r7, #8]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d103      	bne.n	800513c <xQueueReceive+0x3c>
 8005134:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005136:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005138:	2b00      	cmp	r3, #0
 800513a:	d101      	bne.n	8005140 <xQueueReceive+0x40>
 800513c:	2301      	movs	r3, #1
 800513e:	e000      	b.n	8005142 <xQueueReceive+0x42>
 8005140:	2300      	movs	r3, #0
 8005142:	2b00      	cmp	r3, #0
 8005144:	d109      	bne.n	800515a <xQueueReceive+0x5a>
 8005146:	f04f 0350 	mov.w	r3, #80	; 0x50
 800514a:	f383 8811 	msr	BASEPRI, r3
 800514e:	f3bf 8f6f 	isb	sy
 8005152:	f3bf 8f4f 	dsb	sy
 8005156:	61fb      	str	r3, [r7, #28]
 8005158:	e7fe      	b.n	8005158 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800515a:	f001 f81f 	bl	800619c <xTaskGetSchedulerState>
 800515e:	4603      	mov	r3, r0
 8005160:	2b00      	cmp	r3, #0
 8005162:	d102      	bne.n	800516a <xQueueReceive+0x6a>
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2b00      	cmp	r3, #0
 8005168:	d101      	bne.n	800516e <xQueueReceive+0x6e>
 800516a:	2301      	movs	r3, #1
 800516c:	e000      	b.n	8005170 <xQueueReceive+0x70>
 800516e:	2300      	movs	r3, #0
 8005170:	2b00      	cmp	r3, #0
 8005172:	d109      	bne.n	8005188 <xQueueReceive+0x88>
 8005174:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005178:	f383 8811 	msr	BASEPRI, r3
 800517c:	f3bf 8f6f 	isb	sy
 8005180:	f3bf 8f4f 	dsb	sy
 8005184:	61bb      	str	r3, [r7, #24]
 8005186:	e7fe      	b.n	8005186 <xQueueReceive+0x86>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8005188:	f001 fcde 	bl	8006b48 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800518c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800518e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005190:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005192:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005194:	2b00      	cmp	r3, #0
 8005196:	d01f      	beq.n	80051d8 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005198:	68b9      	ldr	r1, [r7, #8]
 800519a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800519c:	f000 f8f6 	bl	800538c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80051a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051a2:	1e5a      	subs	r2, r3, #1
 80051a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051a6:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80051a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051aa:	691b      	ldr	r3, [r3, #16]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d00f      	beq.n	80051d0 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80051b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051b2:	3310      	adds	r3, #16
 80051b4:	4618      	mov	r0, r3
 80051b6:	f000 fe37 	bl	8005e28 <xTaskRemoveFromEventList>
 80051ba:	4603      	mov	r3, r0
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d007      	beq.n	80051d0 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80051c0:	4b3c      	ldr	r3, [pc, #240]	; (80052b4 <xQueueReceive+0x1b4>)
 80051c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80051c6:	601a      	str	r2, [r3, #0]
 80051c8:	f3bf 8f4f 	dsb	sy
 80051cc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80051d0:	f001 fce8 	bl	8006ba4 <vPortExitCritical>
				return pdPASS;
 80051d4:	2301      	movs	r3, #1
 80051d6:	e069      	b.n	80052ac <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d103      	bne.n	80051e6 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80051de:	f001 fce1 	bl	8006ba4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80051e2:	2300      	movs	r3, #0
 80051e4:	e062      	b.n	80052ac <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 80051e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d106      	bne.n	80051fa <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80051ec:	f107 0310 	add.w	r3, r7, #16
 80051f0:	4618      	mov	r0, r3
 80051f2:	f000 fe7b 	bl	8005eec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80051f6:	2301      	movs	r3, #1
 80051f8:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80051fa:	f001 fcd3 	bl	8006ba4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80051fe:	f000 fbf3 	bl	80059e8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005202:	f001 fca1 	bl	8006b48 <vPortEnterCritical>
 8005206:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005208:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800520c:	b25b      	sxtb	r3, r3
 800520e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005212:	d103      	bne.n	800521c <xQueueReceive+0x11c>
 8005214:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005216:	2200      	movs	r2, #0
 8005218:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800521c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800521e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005222:	b25b      	sxtb	r3, r3
 8005224:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005228:	d103      	bne.n	8005232 <xQueueReceive+0x132>
 800522a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800522c:	2200      	movs	r2, #0
 800522e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005232:	f001 fcb7 	bl	8006ba4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005236:	1d3a      	adds	r2, r7, #4
 8005238:	f107 0310 	add.w	r3, r7, #16
 800523c:	4611      	mov	r1, r2
 800523e:	4618      	mov	r0, r3
 8005240:	f000 fe6a 	bl	8005f18 <xTaskCheckForTimeOut>
 8005244:	4603      	mov	r3, r0
 8005246:	2b00      	cmp	r3, #0
 8005248:	d123      	bne.n	8005292 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800524a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800524c:	f000 f916 	bl	800547c <prvIsQueueEmpty>
 8005250:	4603      	mov	r3, r0
 8005252:	2b00      	cmp	r3, #0
 8005254:	d017      	beq.n	8005286 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005256:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005258:	3324      	adds	r3, #36	; 0x24
 800525a:	687a      	ldr	r2, [r7, #4]
 800525c:	4611      	mov	r1, r2
 800525e:	4618      	mov	r0, r3
 8005260:	f000 fd94 	bl	8005d8c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005264:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005266:	f000 f8b7 	bl	80053d8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800526a:	f000 fbcb 	bl	8005a04 <xTaskResumeAll>
 800526e:	4603      	mov	r3, r0
 8005270:	2b00      	cmp	r3, #0
 8005272:	d189      	bne.n	8005188 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8005274:	4b0f      	ldr	r3, [pc, #60]	; (80052b4 <xQueueReceive+0x1b4>)
 8005276:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800527a:	601a      	str	r2, [r3, #0]
 800527c:	f3bf 8f4f 	dsb	sy
 8005280:	f3bf 8f6f 	isb	sy
 8005284:	e780      	b.n	8005188 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005286:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005288:	f000 f8a6 	bl	80053d8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800528c:	f000 fbba 	bl	8005a04 <xTaskResumeAll>
 8005290:	e77a      	b.n	8005188 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005292:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005294:	f000 f8a0 	bl	80053d8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005298:	f000 fbb4 	bl	8005a04 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800529c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800529e:	f000 f8ed 	bl	800547c <prvIsQueueEmpty>
 80052a2:	4603      	mov	r3, r0
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	f43f af6f 	beq.w	8005188 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80052aa:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 80052ac:	4618      	mov	r0, r3
 80052ae:	3730      	adds	r7, #48	; 0x30
 80052b0:	46bd      	mov	sp, r7
 80052b2:	bd80      	pop	{r7, pc}
 80052b4:	e000ed04 	.word	0xe000ed04

080052b8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80052b8:	b580      	push	{r7, lr}
 80052ba:	b086      	sub	sp, #24
 80052bc:	af00      	add	r7, sp, #0
 80052be:	60f8      	str	r0, [r7, #12]
 80052c0:	60b9      	str	r1, [r7, #8]
 80052c2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80052c4:	2300      	movs	r3, #0
 80052c6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052cc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d10d      	bne.n	80052f2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d14d      	bne.n	800537a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	685b      	ldr	r3, [r3, #4]
 80052e2:	4618      	mov	r0, r3
 80052e4:	f000 ff78 	bl	80061d8 <xTaskPriorityDisinherit>
 80052e8:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	2200      	movs	r2, #0
 80052ee:	605a      	str	r2, [r3, #4]
 80052f0:	e043      	b.n	800537a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d119      	bne.n	800532c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	6898      	ldr	r0, [r3, #8]
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005300:	461a      	mov	r2, r3
 8005302:	68b9      	ldr	r1, [r7, #8]
 8005304:	f001 ff0e 	bl	8007124 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	689a      	ldr	r2, [r3, #8]
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005310:	441a      	add	r2, r3
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	689a      	ldr	r2, [r3, #8]
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	685b      	ldr	r3, [r3, #4]
 800531e:	429a      	cmp	r2, r3
 8005320:	d32b      	bcc.n	800537a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	681a      	ldr	r2, [r3, #0]
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	609a      	str	r2, [r3, #8]
 800532a:	e026      	b.n	800537a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	68d8      	ldr	r0, [r3, #12]
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005334:	461a      	mov	r2, r3
 8005336:	68b9      	ldr	r1, [r7, #8]
 8005338:	f001 fef4 	bl	8007124 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	68da      	ldr	r2, [r3, #12]
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005344:	425b      	negs	r3, r3
 8005346:	441a      	add	r2, r3
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	68da      	ldr	r2, [r3, #12]
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	429a      	cmp	r2, r3
 8005356:	d207      	bcs.n	8005368 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	685a      	ldr	r2, [r3, #4]
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005360:	425b      	negs	r3, r3
 8005362:	441a      	add	r2, r3
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2b02      	cmp	r3, #2
 800536c:	d105      	bne.n	800537a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800536e:	693b      	ldr	r3, [r7, #16]
 8005370:	2b00      	cmp	r3, #0
 8005372:	d002      	beq.n	800537a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005374:	693b      	ldr	r3, [r7, #16]
 8005376:	3b01      	subs	r3, #1
 8005378:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800537a:	693b      	ldr	r3, [r7, #16]
 800537c:	1c5a      	adds	r2, r3, #1
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8005382:	697b      	ldr	r3, [r7, #20]
}
 8005384:	4618      	mov	r0, r3
 8005386:	3718      	adds	r7, #24
 8005388:	46bd      	mov	sp, r7
 800538a:	bd80      	pop	{r7, pc}

0800538c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800538c:	b580      	push	{r7, lr}
 800538e:	b082      	sub	sp, #8
 8005390:	af00      	add	r7, sp, #0
 8005392:	6078      	str	r0, [r7, #4]
 8005394:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800539a:	2b00      	cmp	r3, #0
 800539c:	d018      	beq.n	80053d0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	68da      	ldr	r2, [r3, #12]
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053a6:	441a      	add	r2, r3
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	68da      	ldr	r2, [r3, #12]
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	685b      	ldr	r3, [r3, #4]
 80053b4:	429a      	cmp	r2, r3
 80053b6:	d303      	bcc.n	80053c0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681a      	ldr	r2, [r3, #0]
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	68d9      	ldr	r1, [r3, #12]
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053c8:	461a      	mov	r2, r3
 80053ca:	6838      	ldr	r0, [r7, #0]
 80053cc:	f001 feaa 	bl	8007124 <memcpy>
	}
}
 80053d0:	bf00      	nop
 80053d2:	3708      	adds	r7, #8
 80053d4:	46bd      	mov	sp, r7
 80053d6:	bd80      	pop	{r7, pc}

080053d8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80053d8:	b580      	push	{r7, lr}
 80053da:	b084      	sub	sp, #16
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80053e0:	f001 fbb2 	bl	8006b48 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80053ea:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80053ec:	e011      	b.n	8005412 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d012      	beq.n	800541c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	3324      	adds	r3, #36	; 0x24
 80053fa:	4618      	mov	r0, r3
 80053fc:	f000 fd14 	bl	8005e28 <xTaskRemoveFromEventList>
 8005400:	4603      	mov	r3, r0
 8005402:	2b00      	cmp	r3, #0
 8005404:	d001      	beq.n	800540a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005406:	f000 fde7 	bl	8005fd8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800540a:	7bfb      	ldrb	r3, [r7, #15]
 800540c:	3b01      	subs	r3, #1
 800540e:	b2db      	uxtb	r3, r3
 8005410:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005412:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005416:	2b00      	cmp	r3, #0
 8005418:	dce9      	bgt.n	80053ee <prvUnlockQueue+0x16>
 800541a:	e000      	b.n	800541e <prvUnlockQueue+0x46>
					break;
 800541c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	22ff      	movs	r2, #255	; 0xff
 8005422:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8005426:	f001 fbbd 	bl	8006ba4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800542a:	f001 fb8d 	bl	8006b48 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005434:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005436:	e011      	b.n	800545c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	691b      	ldr	r3, [r3, #16]
 800543c:	2b00      	cmp	r3, #0
 800543e:	d012      	beq.n	8005466 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	3310      	adds	r3, #16
 8005444:	4618      	mov	r0, r3
 8005446:	f000 fcef 	bl	8005e28 <xTaskRemoveFromEventList>
 800544a:	4603      	mov	r3, r0
 800544c:	2b00      	cmp	r3, #0
 800544e:	d001      	beq.n	8005454 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005450:	f000 fdc2 	bl	8005fd8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005454:	7bbb      	ldrb	r3, [r7, #14]
 8005456:	3b01      	subs	r3, #1
 8005458:	b2db      	uxtb	r3, r3
 800545a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800545c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005460:	2b00      	cmp	r3, #0
 8005462:	dce9      	bgt.n	8005438 <prvUnlockQueue+0x60>
 8005464:	e000      	b.n	8005468 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005466:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	22ff      	movs	r2, #255	; 0xff
 800546c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8005470:	f001 fb98 	bl	8006ba4 <vPortExitCritical>
}
 8005474:	bf00      	nop
 8005476:	3710      	adds	r7, #16
 8005478:	46bd      	mov	sp, r7
 800547a:	bd80      	pop	{r7, pc}

0800547c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800547c:	b580      	push	{r7, lr}
 800547e:	b084      	sub	sp, #16
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005484:	f001 fb60 	bl	8006b48 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800548c:	2b00      	cmp	r3, #0
 800548e:	d102      	bne.n	8005496 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005490:	2301      	movs	r3, #1
 8005492:	60fb      	str	r3, [r7, #12]
 8005494:	e001      	b.n	800549a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005496:	2300      	movs	r3, #0
 8005498:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800549a:	f001 fb83 	bl	8006ba4 <vPortExitCritical>

	return xReturn;
 800549e:	68fb      	ldr	r3, [r7, #12]
}
 80054a0:	4618      	mov	r0, r3
 80054a2:	3710      	adds	r7, #16
 80054a4:	46bd      	mov	sp, r7
 80054a6:	bd80      	pop	{r7, pc}

080054a8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80054a8:	b580      	push	{r7, lr}
 80054aa:	b084      	sub	sp, #16
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80054b0:	f001 fb4a 	bl	8006b48 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054bc:	429a      	cmp	r2, r3
 80054be:	d102      	bne.n	80054c6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80054c0:	2301      	movs	r3, #1
 80054c2:	60fb      	str	r3, [r7, #12]
 80054c4:	e001      	b.n	80054ca <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80054c6:	2300      	movs	r3, #0
 80054c8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80054ca:	f001 fb6b 	bl	8006ba4 <vPortExitCritical>

	return xReturn;
 80054ce:	68fb      	ldr	r3, [r7, #12]
}
 80054d0:	4618      	mov	r0, r3
 80054d2:	3710      	adds	r7, #16
 80054d4:	46bd      	mov	sp, r7
 80054d6:	bd80      	pop	{r7, pc}

080054d8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80054d8:	b480      	push	{r7}
 80054da:	b085      	sub	sp, #20
 80054dc:	af00      	add	r7, sp, #0
 80054de:	6078      	str	r0, [r7, #4]
 80054e0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80054e2:	2300      	movs	r3, #0
 80054e4:	60fb      	str	r3, [r7, #12]
 80054e6:	e014      	b.n	8005512 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80054e8:	4a0e      	ldr	r2, [pc, #56]	; (8005524 <vQueueAddToRegistry+0x4c>)
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d10b      	bne.n	800550c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80054f4:	490b      	ldr	r1, [pc, #44]	; (8005524 <vQueueAddToRegistry+0x4c>)
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	683a      	ldr	r2, [r7, #0]
 80054fa:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80054fe:	4a09      	ldr	r2, [pc, #36]	; (8005524 <vQueueAddToRegistry+0x4c>)
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	00db      	lsls	r3, r3, #3
 8005504:	4413      	add	r3, r2
 8005506:	687a      	ldr	r2, [r7, #4]
 8005508:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800550a:	e005      	b.n	8005518 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	3301      	adds	r3, #1
 8005510:	60fb      	str	r3, [r7, #12]
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	2b07      	cmp	r3, #7
 8005516:	d9e7      	bls.n	80054e8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005518:	bf00      	nop
 800551a:	3714      	adds	r7, #20
 800551c:	46bd      	mov	sp, r7
 800551e:	bc80      	pop	{r7}
 8005520:	4770      	bx	lr
 8005522:	bf00      	nop
 8005524:	2000248c 	.word	0x2000248c

08005528 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005528:	b580      	push	{r7, lr}
 800552a:	b086      	sub	sp, #24
 800552c:	af00      	add	r7, sp, #0
 800552e:	60f8      	str	r0, [r7, #12]
 8005530:	60b9      	str	r1, [r7, #8]
 8005532:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005538:	f001 fb06 	bl	8006b48 <vPortEnterCritical>
 800553c:	697b      	ldr	r3, [r7, #20]
 800553e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005542:	b25b      	sxtb	r3, r3
 8005544:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005548:	d103      	bne.n	8005552 <vQueueWaitForMessageRestricted+0x2a>
 800554a:	697b      	ldr	r3, [r7, #20]
 800554c:	2200      	movs	r2, #0
 800554e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005552:	697b      	ldr	r3, [r7, #20]
 8005554:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005558:	b25b      	sxtb	r3, r3
 800555a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800555e:	d103      	bne.n	8005568 <vQueueWaitForMessageRestricted+0x40>
 8005560:	697b      	ldr	r3, [r7, #20]
 8005562:	2200      	movs	r2, #0
 8005564:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005568:	f001 fb1c 	bl	8006ba4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800556c:	697b      	ldr	r3, [r7, #20]
 800556e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005570:	2b00      	cmp	r3, #0
 8005572:	d106      	bne.n	8005582 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005574:	697b      	ldr	r3, [r7, #20]
 8005576:	3324      	adds	r3, #36	; 0x24
 8005578:	687a      	ldr	r2, [r7, #4]
 800557a:	68b9      	ldr	r1, [r7, #8]
 800557c:	4618      	mov	r0, r3
 800557e:	f000 fc29 	bl	8005dd4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005582:	6978      	ldr	r0, [r7, #20]
 8005584:	f7ff ff28 	bl	80053d8 <prvUnlockQueue>
	}
 8005588:	bf00      	nop
 800558a:	3718      	adds	r7, #24
 800558c:	46bd      	mov	sp, r7
 800558e:	bd80      	pop	{r7, pc}

08005590 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005590:	b580      	push	{r7, lr}
 8005592:	b08e      	sub	sp, #56	; 0x38
 8005594:	af04      	add	r7, sp, #16
 8005596:	60f8      	str	r0, [r7, #12]
 8005598:	60b9      	str	r1, [r7, #8]
 800559a:	607a      	str	r2, [r7, #4]
 800559c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800559e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d109      	bne.n	80055b8 <xTaskCreateStatic+0x28>
 80055a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055a8:	f383 8811 	msr	BASEPRI, r3
 80055ac:	f3bf 8f6f 	isb	sy
 80055b0:	f3bf 8f4f 	dsb	sy
 80055b4:	623b      	str	r3, [r7, #32]
 80055b6:	e7fe      	b.n	80055b6 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 80055b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d109      	bne.n	80055d2 <xTaskCreateStatic+0x42>
 80055be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055c2:	f383 8811 	msr	BASEPRI, r3
 80055c6:	f3bf 8f6f 	isb	sy
 80055ca:	f3bf 8f4f 	dsb	sy
 80055ce:	61fb      	str	r3, [r7, #28]
 80055d0:	e7fe      	b.n	80055d0 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80055d2:	235c      	movs	r3, #92	; 0x5c
 80055d4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80055d6:	693b      	ldr	r3, [r7, #16]
 80055d8:	2b5c      	cmp	r3, #92	; 0x5c
 80055da:	d009      	beq.n	80055f0 <xTaskCreateStatic+0x60>
 80055dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055e0:	f383 8811 	msr	BASEPRI, r3
 80055e4:	f3bf 8f6f 	isb	sy
 80055e8:	f3bf 8f4f 	dsb	sy
 80055ec:	61bb      	str	r3, [r7, #24]
 80055ee:	e7fe      	b.n	80055ee <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80055f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d01e      	beq.n	8005634 <xTaskCreateStatic+0xa4>
 80055f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d01b      	beq.n	8005634 <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80055fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055fe:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005602:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005604:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005608:	2202      	movs	r2, #2
 800560a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800560e:	2300      	movs	r3, #0
 8005610:	9303      	str	r3, [sp, #12]
 8005612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005614:	9302      	str	r3, [sp, #8]
 8005616:	f107 0314 	add.w	r3, r7, #20
 800561a:	9301      	str	r3, [sp, #4]
 800561c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800561e:	9300      	str	r3, [sp, #0]
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	687a      	ldr	r2, [r7, #4]
 8005624:	68b9      	ldr	r1, [r7, #8]
 8005626:	68f8      	ldr	r0, [r7, #12]
 8005628:	f000 f850 	bl	80056cc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800562c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800562e:	f000 f8d3 	bl	80057d8 <prvAddNewTaskToReadyList>
 8005632:	e001      	b.n	8005638 <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 8005634:	2300      	movs	r3, #0
 8005636:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005638:	697b      	ldr	r3, [r7, #20]
	}
 800563a:	4618      	mov	r0, r3
 800563c:	3728      	adds	r7, #40	; 0x28
 800563e:	46bd      	mov	sp, r7
 8005640:	bd80      	pop	{r7, pc}

08005642 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005642:	b580      	push	{r7, lr}
 8005644:	b08c      	sub	sp, #48	; 0x30
 8005646:	af04      	add	r7, sp, #16
 8005648:	60f8      	str	r0, [r7, #12]
 800564a:	60b9      	str	r1, [r7, #8]
 800564c:	603b      	str	r3, [r7, #0]
 800564e:	4613      	mov	r3, r2
 8005650:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005652:	88fb      	ldrh	r3, [r7, #6]
 8005654:	009b      	lsls	r3, r3, #2
 8005656:	4618      	mov	r0, r3
 8005658:	f001 fb6c 	bl	8006d34 <pvPortMalloc>
 800565c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800565e:	697b      	ldr	r3, [r7, #20]
 8005660:	2b00      	cmp	r3, #0
 8005662:	d00e      	beq.n	8005682 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8005664:	205c      	movs	r0, #92	; 0x5c
 8005666:	f001 fb65 	bl	8006d34 <pvPortMalloc>
 800566a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800566c:	69fb      	ldr	r3, [r7, #28]
 800566e:	2b00      	cmp	r3, #0
 8005670:	d003      	beq.n	800567a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005672:	69fb      	ldr	r3, [r7, #28]
 8005674:	697a      	ldr	r2, [r7, #20]
 8005676:	631a      	str	r2, [r3, #48]	; 0x30
 8005678:	e005      	b.n	8005686 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800567a:	6978      	ldr	r0, [r7, #20]
 800567c:	f001 fc1c 	bl	8006eb8 <vPortFree>
 8005680:	e001      	b.n	8005686 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005682:	2300      	movs	r3, #0
 8005684:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005686:	69fb      	ldr	r3, [r7, #28]
 8005688:	2b00      	cmp	r3, #0
 800568a:	d017      	beq.n	80056bc <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800568c:	69fb      	ldr	r3, [r7, #28]
 800568e:	2200      	movs	r2, #0
 8005690:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005694:	88fa      	ldrh	r2, [r7, #6]
 8005696:	2300      	movs	r3, #0
 8005698:	9303      	str	r3, [sp, #12]
 800569a:	69fb      	ldr	r3, [r7, #28]
 800569c:	9302      	str	r3, [sp, #8]
 800569e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056a0:	9301      	str	r3, [sp, #4]
 80056a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056a4:	9300      	str	r3, [sp, #0]
 80056a6:	683b      	ldr	r3, [r7, #0]
 80056a8:	68b9      	ldr	r1, [r7, #8]
 80056aa:	68f8      	ldr	r0, [r7, #12]
 80056ac:	f000 f80e 	bl	80056cc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80056b0:	69f8      	ldr	r0, [r7, #28]
 80056b2:	f000 f891 	bl	80057d8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80056b6:	2301      	movs	r3, #1
 80056b8:	61bb      	str	r3, [r7, #24]
 80056ba:	e002      	b.n	80056c2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80056bc:	f04f 33ff 	mov.w	r3, #4294967295
 80056c0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80056c2:	69bb      	ldr	r3, [r7, #24]
	}
 80056c4:	4618      	mov	r0, r3
 80056c6:	3720      	adds	r7, #32
 80056c8:	46bd      	mov	sp, r7
 80056ca:	bd80      	pop	{r7, pc}

080056cc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80056cc:	b580      	push	{r7, lr}
 80056ce:	b088      	sub	sp, #32
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	60f8      	str	r0, [r7, #12]
 80056d4:	60b9      	str	r1, [r7, #8]
 80056d6:	607a      	str	r2, [r7, #4]
 80056d8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80056da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056dc:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	009b      	lsls	r3, r3, #2
 80056e2:	461a      	mov	r2, r3
 80056e4:	21a5      	movs	r1, #165	; 0xa5
 80056e6:	f001 fd28 	bl	800713a <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80056ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80056f4:	3b01      	subs	r3, #1
 80056f6:	009b      	lsls	r3, r3, #2
 80056f8:	4413      	add	r3, r2
 80056fa:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80056fc:	69bb      	ldr	r3, [r7, #24]
 80056fe:	f023 0307 	bic.w	r3, r3, #7
 8005702:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005704:	69bb      	ldr	r3, [r7, #24]
 8005706:	f003 0307 	and.w	r3, r3, #7
 800570a:	2b00      	cmp	r3, #0
 800570c:	d009      	beq.n	8005722 <prvInitialiseNewTask+0x56>
 800570e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005712:	f383 8811 	msr	BASEPRI, r3
 8005716:	f3bf 8f6f 	isb	sy
 800571a:	f3bf 8f4f 	dsb	sy
 800571e:	617b      	str	r3, [r7, #20]
 8005720:	e7fe      	b.n	8005720 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005722:	2300      	movs	r3, #0
 8005724:	61fb      	str	r3, [r7, #28]
 8005726:	e012      	b.n	800574e <prvInitialiseNewTask+0x82>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005728:	68ba      	ldr	r2, [r7, #8]
 800572a:	69fb      	ldr	r3, [r7, #28]
 800572c:	4413      	add	r3, r2
 800572e:	7819      	ldrb	r1, [r3, #0]
 8005730:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005732:	69fb      	ldr	r3, [r7, #28]
 8005734:	4413      	add	r3, r2
 8005736:	3334      	adds	r3, #52	; 0x34
 8005738:	460a      	mov	r2, r1
 800573a:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800573c:	68ba      	ldr	r2, [r7, #8]
 800573e:	69fb      	ldr	r3, [r7, #28]
 8005740:	4413      	add	r3, r2
 8005742:	781b      	ldrb	r3, [r3, #0]
 8005744:	2b00      	cmp	r3, #0
 8005746:	d006      	beq.n	8005756 <prvInitialiseNewTask+0x8a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005748:	69fb      	ldr	r3, [r7, #28]
 800574a:	3301      	adds	r3, #1
 800574c:	61fb      	str	r3, [r7, #28]
 800574e:	69fb      	ldr	r3, [r7, #28]
 8005750:	2b0f      	cmp	r3, #15
 8005752:	d9e9      	bls.n	8005728 <prvInitialiseNewTask+0x5c>
 8005754:	e000      	b.n	8005758 <prvInitialiseNewTask+0x8c>
		{
			break;
 8005756:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005758:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800575a:	2200      	movs	r2, #0
 800575c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005760:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005762:	2b37      	cmp	r3, #55	; 0x37
 8005764:	d901      	bls.n	800576a <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005766:	2337      	movs	r3, #55	; 0x37
 8005768:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800576a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800576c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800576e:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005770:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005772:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005774:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005776:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005778:	2200      	movs	r2, #0
 800577a:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800577c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800577e:	3304      	adds	r3, #4
 8005780:	4618      	mov	r0, r3
 8005782:	f7ff f964 	bl	8004a4e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005786:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005788:	3318      	adds	r3, #24
 800578a:	4618      	mov	r0, r3
 800578c:	f7ff f95f 	bl	8004a4e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005790:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005792:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005794:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005796:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005798:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800579c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800579e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80057a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057a2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80057a4:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80057a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057a8:	2200      	movs	r2, #0
 80057aa:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80057ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057ae:	2200      	movs	r2, #0
 80057b0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80057b4:	683a      	ldr	r2, [r7, #0]
 80057b6:	68f9      	ldr	r1, [r7, #12]
 80057b8:	69b8      	ldr	r0, [r7, #24]
 80057ba:	f001 f8d7 	bl	800696c <pxPortInitialiseStack>
 80057be:	4602      	mov	r2, r0
 80057c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057c2:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 80057c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d002      	beq.n	80057d0 <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80057ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80057ce:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80057d0:	bf00      	nop
 80057d2:	3720      	adds	r7, #32
 80057d4:	46bd      	mov	sp, r7
 80057d6:	bd80      	pop	{r7, pc}

080057d8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80057d8:	b580      	push	{r7, lr}
 80057da:	b082      	sub	sp, #8
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80057e0:	f001 f9b2 	bl	8006b48 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80057e4:	4b2d      	ldr	r3, [pc, #180]	; (800589c <prvAddNewTaskToReadyList+0xc4>)
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	3301      	adds	r3, #1
 80057ea:	4a2c      	ldr	r2, [pc, #176]	; (800589c <prvAddNewTaskToReadyList+0xc4>)
 80057ec:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80057ee:	4b2c      	ldr	r3, [pc, #176]	; (80058a0 <prvAddNewTaskToReadyList+0xc8>)
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d109      	bne.n	800580a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80057f6:	4a2a      	ldr	r2, [pc, #168]	; (80058a0 <prvAddNewTaskToReadyList+0xc8>)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80057fc:	4b27      	ldr	r3, [pc, #156]	; (800589c <prvAddNewTaskToReadyList+0xc4>)
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	2b01      	cmp	r3, #1
 8005802:	d110      	bne.n	8005826 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005804:	f000 fc0c 	bl	8006020 <prvInitialiseTaskLists>
 8005808:	e00d      	b.n	8005826 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800580a:	4b26      	ldr	r3, [pc, #152]	; (80058a4 <prvAddNewTaskToReadyList+0xcc>)
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	2b00      	cmp	r3, #0
 8005810:	d109      	bne.n	8005826 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005812:	4b23      	ldr	r3, [pc, #140]	; (80058a0 <prvAddNewTaskToReadyList+0xc8>)
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800581c:	429a      	cmp	r2, r3
 800581e:	d802      	bhi.n	8005826 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005820:	4a1f      	ldr	r2, [pc, #124]	; (80058a0 <prvAddNewTaskToReadyList+0xc8>)
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005826:	4b20      	ldr	r3, [pc, #128]	; (80058a8 <prvAddNewTaskToReadyList+0xd0>)
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	3301      	adds	r3, #1
 800582c:	4a1e      	ldr	r2, [pc, #120]	; (80058a8 <prvAddNewTaskToReadyList+0xd0>)
 800582e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005830:	4b1d      	ldr	r3, [pc, #116]	; (80058a8 <prvAddNewTaskToReadyList+0xd0>)
 8005832:	681a      	ldr	r2, [r3, #0]
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800583c:	4b1b      	ldr	r3, [pc, #108]	; (80058ac <prvAddNewTaskToReadyList+0xd4>)
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	429a      	cmp	r2, r3
 8005842:	d903      	bls.n	800584c <prvAddNewTaskToReadyList+0x74>
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005848:	4a18      	ldr	r2, [pc, #96]	; (80058ac <prvAddNewTaskToReadyList+0xd4>)
 800584a:	6013      	str	r3, [r2, #0]
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005850:	4613      	mov	r3, r2
 8005852:	009b      	lsls	r3, r3, #2
 8005854:	4413      	add	r3, r2
 8005856:	009b      	lsls	r3, r3, #2
 8005858:	4a15      	ldr	r2, [pc, #84]	; (80058b0 <prvAddNewTaskToReadyList+0xd8>)
 800585a:	441a      	add	r2, r3
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	3304      	adds	r3, #4
 8005860:	4619      	mov	r1, r3
 8005862:	4610      	mov	r0, r2
 8005864:	f7ff f8ff 	bl	8004a66 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005868:	f001 f99c 	bl	8006ba4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800586c:	4b0d      	ldr	r3, [pc, #52]	; (80058a4 <prvAddNewTaskToReadyList+0xcc>)
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	2b00      	cmp	r3, #0
 8005872:	d00e      	beq.n	8005892 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005874:	4b0a      	ldr	r3, [pc, #40]	; (80058a0 <prvAddNewTaskToReadyList+0xc8>)
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800587e:	429a      	cmp	r2, r3
 8005880:	d207      	bcs.n	8005892 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005882:	4b0c      	ldr	r3, [pc, #48]	; (80058b4 <prvAddNewTaskToReadyList+0xdc>)
 8005884:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005888:	601a      	str	r2, [r3, #0]
 800588a:	f3bf 8f4f 	dsb	sy
 800588e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005892:	bf00      	nop
 8005894:	3708      	adds	r7, #8
 8005896:	46bd      	mov	sp, r7
 8005898:	bd80      	pop	{r7, pc}
 800589a:	bf00      	nop
 800589c:	20000bc0 	.word	0x20000bc0
 80058a0:	200006ec 	.word	0x200006ec
 80058a4:	20000bcc 	.word	0x20000bcc
 80058a8:	20000bdc 	.word	0x20000bdc
 80058ac:	20000bc8 	.word	0x20000bc8
 80058b0:	200006f0 	.word	0x200006f0
 80058b4:	e000ed04 	.word	0xe000ed04

080058b8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b084      	sub	sp, #16
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80058c0:	2300      	movs	r3, #0
 80058c2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d016      	beq.n	80058f8 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80058ca:	4b13      	ldr	r3, [pc, #76]	; (8005918 <vTaskDelay+0x60>)
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d009      	beq.n	80058e6 <vTaskDelay+0x2e>
 80058d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058d6:	f383 8811 	msr	BASEPRI, r3
 80058da:	f3bf 8f6f 	isb	sy
 80058de:	f3bf 8f4f 	dsb	sy
 80058e2:	60bb      	str	r3, [r7, #8]
 80058e4:	e7fe      	b.n	80058e4 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 80058e6:	f000 f87f 	bl	80059e8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80058ea:	2100      	movs	r1, #0
 80058ec:	6878      	ldr	r0, [r7, #4]
 80058ee:	f000 fcdf 	bl	80062b0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80058f2:	f000 f887 	bl	8005a04 <xTaskResumeAll>
 80058f6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d107      	bne.n	800590e <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 80058fe:	4b07      	ldr	r3, [pc, #28]	; (800591c <vTaskDelay+0x64>)
 8005900:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005904:	601a      	str	r2, [r3, #0]
 8005906:	f3bf 8f4f 	dsb	sy
 800590a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800590e:	bf00      	nop
 8005910:	3710      	adds	r7, #16
 8005912:	46bd      	mov	sp, r7
 8005914:	bd80      	pop	{r7, pc}
 8005916:	bf00      	nop
 8005918:	20000be8 	.word	0x20000be8
 800591c:	e000ed04 	.word	0xe000ed04

08005920 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005920:	b580      	push	{r7, lr}
 8005922:	b08a      	sub	sp, #40	; 0x28
 8005924:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005926:	2300      	movs	r3, #0
 8005928:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800592a:	2300      	movs	r3, #0
 800592c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800592e:	463a      	mov	r2, r7
 8005930:	1d39      	adds	r1, r7, #4
 8005932:	f107 0308 	add.w	r3, r7, #8
 8005936:	4618      	mov	r0, r3
 8005938:	f7ff f838 	bl	80049ac <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800593c:	6839      	ldr	r1, [r7, #0]
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	68ba      	ldr	r2, [r7, #8]
 8005942:	9202      	str	r2, [sp, #8]
 8005944:	9301      	str	r3, [sp, #4]
 8005946:	2300      	movs	r3, #0
 8005948:	9300      	str	r3, [sp, #0]
 800594a:	2300      	movs	r3, #0
 800594c:	460a      	mov	r2, r1
 800594e:	4920      	ldr	r1, [pc, #128]	; (80059d0 <vTaskStartScheduler+0xb0>)
 8005950:	4820      	ldr	r0, [pc, #128]	; (80059d4 <vTaskStartScheduler+0xb4>)
 8005952:	f7ff fe1d 	bl	8005590 <xTaskCreateStatic>
 8005956:	4602      	mov	r2, r0
 8005958:	4b1f      	ldr	r3, [pc, #124]	; (80059d8 <vTaskStartScheduler+0xb8>)
 800595a:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800595c:	4b1e      	ldr	r3, [pc, #120]	; (80059d8 <vTaskStartScheduler+0xb8>)
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	2b00      	cmp	r3, #0
 8005962:	d002      	beq.n	800596a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005964:	2301      	movs	r3, #1
 8005966:	617b      	str	r3, [r7, #20]
 8005968:	e001      	b.n	800596e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800596a:	2300      	movs	r3, #0
 800596c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800596e:	697b      	ldr	r3, [r7, #20]
 8005970:	2b01      	cmp	r3, #1
 8005972:	d102      	bne.n	800597a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005974:	f000 fcf0 	bl	8006358 <xTimerCreateTimerTask>
 8005978:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800597a:	697b      	ldr	r3, [r7, #20]
 800597c:	2b01      	cmp	r3, #1
 800597e:	d115      	bne.n	80059ac <vTaskStartScheduler+0x8c>
 8005980:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005984:	f383 8811 	msr	BASEPRI, r3
 8005988:	f3bf 8f6f 	isb	sy
 800598c:	f3bf 8f4f 	dsb	sy
 8005990:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005992:	4b12      	ldr	r3, [pc, #72]	; (80059dc <vTaskStartScheduler+0xbc>)
 8005994:	f04f 32ff 	mov.w	r2, #4294967295
 8005998:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800599a:	4b11      	ldr	r3, [pc, #68]	; (80059e0 <vTaskStartScheduler+0xc0>)
 800599c:	2201      	movs	r2, #1
 800599e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80059a0:	4b10      	ldr	r3, [pc, #64]	; (80059e4 <vTaskStartScheduler+0xc4>)
 80059a2:	2200      	movs	r2, #0
 80059a4:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80059a6:	f001 f85f 	bl	8006a68 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80059aa:	e00d      	b.n	80059c8 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80059ac:	697b      	ldr	r3, [r7, #20]
 80059ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059b2:	d109      	bne.n	80059c8 <vTaskStartScheduler+0xa8>
 80059b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059b8:	f383 8811 	msr	BASEPRI, r3
 80059bc:	f3bf 8f6f 	isb	sy
 80059c0:	f3bf 8f4f 	dsb	sy
 80059c4:	60fb      	str	r3, [r7, #12]
 80059c6:	e7fe      	b.n	80059c6 <vTaskStartScheduler+0xa6>
}
 80059c8:	bf00      	nop
 80059ca:	3718      	adds	r7, #24
 80059cc:	46bd      	mov	sp, r7
 80059ce:	bd80      	pop	{r7, pc}
 80059d0:	08007224 	.word	0x08007224
 80059d4:	08005ff1 	.word	0x08005ff1
 80059d8:	20000be4 	.word	0x20000be4
 80059dc:	20000be0 	.word	0x20000be0
 80059e0:	20000bcc 	.word	0x20000bcc
 80059e4:	20000bc4 	.word	0x20000bc4

080059e8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80059e8:	b480      	push	{r7}
 80059ea:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80059ec:	4b04      	ldr	r3, [pc, #16]	; (8005a00 <vTaskSuspendAll+0x18>)
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	3301      	adds	r3, #1
 80059f2:	4a03      	ldr	r2, [pc, #12]	; (8005a00 <vTaskSuspendAll+0x18>)
 80059f4:	6013      	str	r3, [r2, #0]
}
 80059f6:	bf00      	nop
 80059f8:	46bd      	mov	sp, r7
 80059fa:	bc80      	pop	{r7}
 80059fc:	4770      	bx	lr
 80059fe:	bf00      	nop
 8005a00:	20000be8 	.word	0x20000be8

08005a04 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005a04:	b580      	push	{r7, lr}
 8005a06:	b084      	sub	sp, #16
 8005a08:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005a0a:	2300      	movs	r3, #0
 8005a0c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005a0e:	2300      	movs	r3, #0
 8005a10:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005a12:	4b41      	ldr	r3, [pc, #260]	; (8005b18 <xTaskResumeAll+0x114>)
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d109      	bne.n	8005a2e <xTaskResumeAll+0x2a>
 8005a1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a1e:	f383 8811 	msr	BASEPRI, r3
 8005a22:	f3bf 8f6f 	isb	sy
 8005a26:	f3bf 8f4f 	dsb	sy
 8005a2a:	603b      	str	r3, [r7, #0]
 8005a2c:	e7fe      	b.n	8005a2c <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005a2e:	f001 f88b 	bl	8006b48 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005a32:	4b39      	ldr	r3, [pc, #228]	; (8005b18 <xTaskResumeAll+0x114>)
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	3b01      	subs	r3, #1
 8005a38:	4a37      	ldr	r2, [pc, #220]	; (8005b18 <xTaskResumeAll+0x114>)
 8005a3a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005a3c:	4b36      	ldr	r3, [pc, #216]	; (8005b18 <xTaskResumeAll+0x114>)
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d162      	bne.n	8005b0a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005a44:	4b35      	ldr	r3, [pc, #212]	; (8005b1c <xTaskResumeAll+0x118>)
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d05e      	beq.n	8005b0a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005a4c:	e02f      	b.n	8005aae <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8005a4e:	4b34      	ldr	r3, [pc, #208]	; (8005b20 <xTaskResumeAll+0x11c>)
 8005a50:	68db      	ldr	r3, [r3, #12]
 8005a52:	68db      	ldr	r3, [r3, #12]
 8005a54:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	3318      	adds	r3, #24
 8005a5a:	4618      	mov	r0, r3
 8005a5c:	f7ff f85e 	bl	8004b1c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	3304      	adds	r3, #4
 8005a64:	4618      	mov	r0, r3
 8005a66:	f7ff f859 	bl	8004b1c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a6e:	4b2d      	ldr	r3, [pc, #180]	; (8005b24 <xTaskResumeAll+0x120>)
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	429a      	cmp	r2, r3
 8005a74:	d903      	bls.n	8005a7e <xTaskResumeAll+0x7a>
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a7a:	4a2a      	ldr	r2, [pc, #168]	; (8005b24 <xTaskResumeAll+0x120>)
 8005a7c:	6013      	str	r3, [r2, #0]
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a82:	4613      	mov	r3, r2
 8005a84:	009b      	lsls	r3, r3, #2
 8005a86:	4413      	add	r3, r2
 8005a88:	009b      	lsls	r3, r3, #2
 8005a8a:	4a27      	ldr	r2, [pc, #156]	; (8005b28 <xTaskResumeAll+0x124>)
 8005a8c:	441a      	add	r2, r3
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	3304      	adds	r3, #4
 8005a92:	4619      	mov	r1, r3
 8005a94:	4610      	mov	r0, r2
 8005a96:	f7fe ffe6 	bl	8004a66 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a9e:	4b23      	ldr	r3, [pc, #140]	; (8005b2c <xTaskResumeAll+0x128>)
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005aa4:	429a      	cmp	r2, r3
 8005aa6:	d302      	bcc.n	8005aae <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8005aa8:	4b21      	ldr	r3, [pc, #132]	; (8005b30 <xTaskResumeAll+0x12c>)
 8005aaa:	2201      	movs	r2, #1
 8005aac:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005aae:	4b1c      	ldr	r3, [pc, #112]	; (8005b20 <xTaskResumeAll+0x11c>)
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d1cb      	bne.n	8005a4e <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d001      	beq.n	8005ac0 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005abc:	f000 fb4a 	bl	8006154 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8005ac0:	4b1c      	ldr	r3, [pc, #112]	; (8005b34 <xTaskResumeAll+0x130>)
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d010      	beq.n	8005aee <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005acc:	f000 f844 	bl	8005b58 <xTaskIncrementTick>
 8005ad0:	4603      	mov	r3, r0
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d002      	beq.n	8005adc <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8005ad6:	4b16      	ldr	r3, [pc, #88]	; (8005b30 <xTaskResumeAll+0x12c>)
 8005ad8:	2201      	movs	r2, #1
 8005ada:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	3b01      	subs	r3, #1
 8005ae0:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d1f1      	bne.n	8005acc <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8005ae8:	4b12      	ldr	r3, [pc, #72]	; (8005b34 <xTaskResumeAll+0x130>)
 8005aea:	2200      	movs	r2, #0
 8005aec:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005aee:	4b10      	ldr	r3, [pc, #64]	; (8005b30 <xTaskResumeAll+0x12c>)
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d009      	beq.n	8005b0a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005af6:	2301      	movs	r3, #1
 8005af8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005afa:	4b0f      	ldr	r3, [pc, #60]	; (8005b38 <xTaskResumeAll+0x134>)
 8005afc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005b00:	601a      	str	r2, [r3, #0]
 8005b02:	f3bf 8f4f 	dsb	sy
 8005b06:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005b0a:	f001 f84b 	bl	8006ba4 <vPortExitCritical>

	return xAlreadyYielded;
 8005b0e:	68bb      	ldr	r3, [r7, #8]
}
 8005b10:	4618      	mov	r0, r3
 8005b12:	3710      	adds	r7, #16
 8005b14:	46bd      	mov	sp, r7
 8005b16:	bd80      	pop	{r7, pc}
 8005b18:	20000be8 	.word	0x20000be8
 8005b1c:	20000bc0 	.word	0x20000bc0
 8005b20:	20000b80 	.word	0x20000b80
 8005b24:	20000bc8 	.word	0x20000bc8
 8005b28:	200006f0 	.word	0x200006f0
 8005b2c:	200006ec 	.word	0x200006ec
 8005b30:	20000bd4 	.word	0x20000bd4
 8005b34:	20000bd0 	.word	0x20000bd0
 8005b38:	e000ed04 	.word	0xe000ed04

08005b3c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005b3c:	b480      	push	{r7}
 8005b3e:	b083      	sub	sp, #12
 8005b40:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005b42:	4b04      	ldr	r3, [pc, #16]	; (8005b54 <xTaskGetTickCount+0x18>)
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005b48:	687b      	ldr	r3, [r7, #4]
}
 8005b4a:	4618      	mov	r0, r3
 8005b4c:	370c      	adds	r7, #12
 8005b4e:	46bd      	mov	sp, r7
 8005b50:	bc80      	pop	{r7}
 8005b52:	4770      	bx	lr
 8005b54:	20000bc4 	.word	0x20000bc4

08005b58 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005b58:	b580      	push	{r7, lr}
 8005b5a:	b086      	sub	sp, #24
 8005b5c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005b5e:	2300      	movs	r3, #0
 8005b60:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005b62:	4b51      	ldr	r3, [pc, #324]	; (8005ca8 <xTaskIncrementTick+0x150>)
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	f040 808d 	bne.w	8005c86 <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005b6c:	4b4f      	ldr	r3, [pc, #316]	; (8005cac <xTaskIncrementTick+0x154>)
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	3301      	adds	r3, #1
 8005b72:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005b74:	4a4d      	ldr	r2, [pc, #308]	; (8005cac <xTaskIncrementTick+0x154>)
 8005b76:	693b      	ldr	r3, [r7, #16]
 8005b78:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005b7a:	693b      	ldr	r3, [r7, #16]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d11f      	bne.n	8005bc0 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8005b80:	4b4b      	ldr	r3, [pc, #300]	; (8005cb0 <xTaskIncrementTick+0x158>)
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d009      	beq.n	8005b9e <xTaskIncrementTick+0x46>
 8005b8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b8e:	f383 8811 	msr	BASEPRI, r3
 8005b92:	f3bf 8f6f 	isb	sy
 8005b96:	f3bf 8f4f 	dsb	sy
 8005b9a:	603b      	str	r3, [r7, #0]
 8005b9c:	e7fe      	b.n	8005b9c <xTaskIncrementTick+0x44>
 8005b9e:	4b44      	ldr	r3, [pc, #272]	; (8005cb0 <xTaskIncrementTick+0x158>)
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	60fb      	str	r3, [r7, #12]
 8005ba4:	4b43      	ldr	r3, [pc, #268]	; (8005cb4 <xTaskIncrementTick+0x15c>)
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	4a41      	ldr	r2, [pc, #260]	; (8005cb0 <xTaskIncrementTick+0x158>)
 8005baa:	6013      	str	r3, [r2, #0]
 8005bac:	4a41      	ldr	r2, [pc, #260]	; (8005cb4 <xTaskIncrementTick+0x15c>)
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	6013      	str	r3, [r2, #0]
 8005bb2:	4b41      	ldr	r3, [pc, #260]	; (8005cb8 <xTaskIncrementTick+0x160>)
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	3301      	adds	r3, #1
 8005bb8:	4a3f      	ldr	r2, [pc, #252]	; (8005cb8 <xTaskIncrementTick+0x160>)
 8005bba:	6013      	str	r3, [r2, #0]
 8005bbc:	f000 faca 	bl	8006154 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005bc0:	4b3e      	ldr	r3, [pc, #248]	; (8005cbc <xTaskIncrementTick+0x164>)
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	693a      	ldr	r2, [r7, #16]
 8005bc6:	429a      	cmp	r2, r3
 8005bc8:	d34e      	bcc.n	8005c68 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005bca:	4b39      	ldr	r3, [pc, #228]	; (8005cb0 <xTaskIncrementTick+0x158>)
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d101      	bne.n	8005bd8 <xTaskIncrementTick+0x80>
 8005bd4:	2301      	movs	r3, #1
 8005bd6:	e000      	b.n	8005bda <xTaskIncrementTick+0x82>
 8005bd8:	2300      	movs	r3, #0
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d004      	beq.n	8005be8 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005bde:	4b37      	ldr	r3, [pc, #220]	; (8005cbc <xTaskIncrementTick+0x164>)
 8005be0:	f04f 32ff 	mov.w	r2, #4294967295
 8005be4:	601a      	str	r2, [r3, #0]
					break;
 8005be6:	e03f      	b.n	8005c68 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005be8:	4b31      	ldr	r3, [pc, #196]	; (8005cb0 <xTaskIncrementTick+0x158>)
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	68db      	ldr	r3, [r3, #12]
 8005bee:	68db      	ldr	r3, [r3, #12]
 8005bf0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005bf2:	68bb      	ldr	r3, [r7, #8]
 8005bf4:	685b      	ldr	r3, [r3, #4]
 8005bf6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005bf8:	693a      	ldr	r2, [r7, #16]
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	429a      	cmp	r2, r3
 8005bfe:	d203      	bcs.n	8005c08 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005c00:	4a2e      	ldr	r2, [pc, #184]	; (8005cbc <xTaskIncrementTick+0x164>)
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6013      	str	r3, [r2, #0]
						break;
 8005c06:	e02f      	b.n	8005c68 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005c08:	68bb      	ldr	r3, [r7, #8]
 8005c0a:	3304      	adds	r3, #4
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	f7fe ff85 	bl	8004b1c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005c12:	68bb      	ldr	r3, [r7, #8]
 8005c14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d004      	beq.n	8005c24 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005c1a:	68bb      	ldr	r3, [r7, #8]
 8005c1c:	3318      	adds	r3, #24
 8005c1e:	4618      	mov	r0, r3
 8005c20:	f7fe ff7c 	bl	8004b1c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005c24:	68bb      	ldr	r3, [r7, #8]
 8005c26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c28:	4b25      	ldr	r3, [pc, #148]	; (8005cc0 <xTaskIncrementTick+0x168>)
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	429a      	cmp	r2, r3
 8005c2e:	d903      	bls.n	8005c38 <xTaskIncrementTick+0xe0>
 8005c30:	68bb      	ldr	r3, [r7, #8]
 8005c32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c34:	4a22      	ldr	r2, [pc, #136]	; (8005cc0 <xTaskIncrementTick+0x168>)
 8005c36:	6013      	str	r3, [r2, #0]
 8005c38:	68bb      	ldr	r3, [r7, #8]
 8005c3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c3c:	4613      	mov	r3, r2
 8005c3e:	009b      	lsls	r3, r3, #2
 8005c40:	4413      	add	r3, r2
 8005c42:	009b      	lsls	r3, r3, #2
 8005c44:	4a1f      	ldr	r2, [pc, #124]	; (8005cc4 <xTaskIncrementTick+0x16c>)
 8005c46:	441a      	add	r2, r3
 8005c48:	68bb      	ldr	r3, [r7, #8]
 8005c4a:	3304      	adds	r3, #4
 8005c4c:	4619      	mov	r1, r3
 8005c4e:	4610      	mov	r0, r2
 8005c50:	f7fe ff09 	bl	8004a66 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005c54:	68bb      	ldr	r3, [r7, #8]
 8005c56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c58:	4b1b      	ldr	r3, [pc, #108]	; (8005cc8 <xTaskIncrementTick+0x170>)
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c5e:	429a      	cmp	r2, r3
 8005c60:	d3b3      	bcc.n	8005bca <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8005c62:	2301      	movs	r3, #1
 8005c64:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005c66:	e7b0      	b.n	8005bca <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005c68:	4b17      	ldr	r3, [pc, #92]	; (8005cc8 <xTaskIncrementTick+0x170>)
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c6e:	4915      	ldr	r1, [pc, #84]	; (8005cc4 <xTaskIncrementTick+0x16c>)
 8005c70:	4613      	mov	r3, r2
 8005c72:	009b      	lsls	r3, r3, #2
 8005c74:	4413      	add	r3, r2
 8005c76:	009b      	lsls	r3, r3, #2
 8005c78:	440b      	add	r3, r1
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	2b01      	cmp	r3, #1
 8005c7e:	d907      	bls.n	8005c90 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 8005c80:	2301      	movs	r3, #1
 8005c82:	617b      	str	r3, [r7, #20]
 8005c84:	e004      	b.n	8005c90 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8005c86:	4b11      	ldr	r3, [pc, #68]	; (8005ccc <xTaskIncrementTick+0x174>)
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	3301      	adds	r3, #1
 8005c8c:	4a0f      	ldr	r2, [pc, #60]	; (8005ccc <xTaskIncrementTick+0x174>)
 8005c8e:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8005c90:	4b0f      	ldr	r3, [pc, #60]	; (8005cd0 <xTaskIncrementTick+0x178>)
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d001      	beq.n	8005c9c <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 8005c98:	2301      	movs	r3, #1
 8005c9a:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8005c9c:	697b      	ldr	r3, [r7, #20]
}
 8005c9e:	4618      	mov	r0, r3
 8005ca0:	3718      	adds	r7, #24
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	bd80      	pop	{r7, pc}
 8005ca6:	bf00      	nop
 8005ca8:	20000be8 	.word	0x20000be8
 8005cac:	20000bc4 	.word	0x20000bc4
 8005cb0:	20000b78 	.word	0x20000b78
 8005cb4:	20000b7c 	.word	0x20000b7c
 8005cb8:	20000bd8 	.word	0x20000bd8
 8005cbc:	20000be0 	.word	0x20000be0
 8005cc0:	20000bc8 	.word	0x20000bc8
 8005cc4:	200006f0 	.word	0x200006f0
 8005cc8:	200006ec 	.word	0x200006ec
 8005ccc:	20000bd0 	.word	0x20000bd0
 8005cd0:	20000bd4 	.word	0x20000bd4

08005cd4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005cd4:	b480      	push	{r7}
 8005cd6:	b085      	sub	sp, #20
 8005cd8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005cda:	4b27      	ldr	r3, [pc, #156]	; (8005d78 <vTaskSwitchContext+0xa4>)
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d003      	beq.n	8005cea <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005ce2:	4b26      	ldr	r3, [pc, #152]	; (8005d7c <vTaskSwitchContext+0xa8>)
 8005ce4:	2201      	movs	r2, #1
 8005ce6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005ce8:	e040      	b.n	8005d6c <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8005cea:	4b24      	ldr	r3, [pc, #144]	; (8005d7c <vTaskSwitchContext+0xa8>)
 8005cec:	2200      	movs	r2, #0
 8005cee:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8005cf0:	4b23      	ldr	r3, [pc, #140]	; (8005d80 <vTaskSwitchContext+0xac>)
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	60fb      	str	r3, [r7, #12]
 8005cf6:	e00f      	b.n	8005d18 <vTaskSwitchContext+0x44>
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d109      	bne.n	8005d12 <vTaskSwitchContext+0x3e>
 8005cfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d02:	f383 8811 	msr	BASEPRI, r3
 8005d06:	f3bf 8f6f 	isb	sy
 8005d0a:	f3bf 8f4f 	dsb	sy
 8005d0e:	607b      	str	r3, [r7, #4]
 8005d10:	e7fe      	b.n	8005d10 <vTaskSwitchContext+0x3c>
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	3b01      	subs	r3, #1
 8005d16:	60fb      	str	r3, [r7, #12]
 8005d18:	491a      	ldr	r1, [pc, #104]	; (8005d84 <vTaskSwitchContext+0xb0>)
 8005d1a:	68fa      	ldr	r2, [r7, #12]
 8005d1c:	4613      	mov	r3, r2
 8005d1e:	009b      	lsls	r3, r3, #2
 8005d20:	4413      	add	r3, r2
 8005d22:	009b      	lsls	r3, r3, #2
 8005d24:	440b      	add	r3, r1
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d0e5      	beq.n	8005cf8 <vTaskSwitchContext+0x24>
 8005d2c:	68fa      	ldr	r2, [r7, #12]
 8005d2e:	4613      	mov	r3, r2
 8005d30:	009b      	lsls	r3, r3, #2
 8005d32:	4413      	add	r3, r2
 8005d34:	009b      	lsls	r3, r3, #2
 8005d36:	4a13      	ldr	r2, [pc, #76]	; (8005d84 <vTaskSwitchContext+0xb0>)
 8005d38:	4413      	add	r3, r2
 8005d3a:	60bb      	str	r3, [r7, #8]
 8005d3c:	68bb      	ldr	r3, [r7, #8]
 8005d3e:	685b      	ldr	r3, [r3, #4]
 8005d40:	685a      	ldr	r2, [r3, #4]
 8005d42:	68bb      	ldr	r3, [r7, #8]
 8005d44:	605a      	str	r2, [r3, #4]
 8005d46:	68bb      	ldr	r3, [r7, #8]
 8005d48:	685a      	ldr	r2, [r3, #4]
 8005d4a:	68bb      	ldr	r3, [r7, #8]
 8005d4c:	3308      	adds	r3, #8
 8005d4e:	429a      	cmp	r2, r3
 8005d50:	d104      	bne.n	8005d5c <vTaskSwitchContext+0x88>
 8005d52:	68bb      	ldr	r3, [r7, #8]
 8005d54:	685b      	ldr	r3, [r3, #4]
 8005d56:	685a      	ldr	r2, [r3, #4]
 8005d58:	68bb      	ldr	r3, [r7, #8]
 8005d5a:	605a      	str	r2, [r3, #4]
 8005d5c:	68bb      	ldr	r3, [r7, #8]
 8005d5e:	685b      	ldr	r3, [r3, #4]
 8005d60:	68db      	ldr	r3, [r3, #12]
 8005d62:	4a09      	ldr	r2, [pc, #36]	; (8005d88 <vTaskSwitchContext+0xb4>)
 8005d64:	6013      	str	r3, [r2, #0]
 8005d66:	4a06      	ldr	r2, [pc, #24]	; (8005d80 <vTaskSwitchContext+0xac>)
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	6013      	str	r3, [r2, #0]
}
 8005d6c:	bf00      	nop
 8005d6e:	3714      	adds	r7, #20
 8005d70:	46bd      	mov	sp, r7
 8005d72:	bc80      	pop	{r7}
 8005d74:	4770      	bx	lr
 8005d76:	bf00      	nop
 8005d78:	20000be8 	.word	0x20000be8
 8005d7c:	20000bd4 	.word	0x20000bd4
 8005d80:	20000bc8 	.word	0x20000bc8
 8005d84:	200006f0 	.word	0x200006f0
 8005d88:	200006ec 	.word	0x200006ec

08005d8c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005d8c:	b580      	push	{r7, lr}
 8005d8e:	b084      	sub	sp, #16
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
 8005d94:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d109      	bne.n	8005db0 <vTaskPlaceOnEventList+0x24>
 8005d9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005da0:	f383 8811 	msr	BASEPRI, r3
 8005da4:	f3bf 8f6f 	isb	sy
 8005da8:	f3bf 8f4f 	dsb	sy
 8005dac:	60fb      	str	r3, [r7, #12]
 8005dae:	e7fe      	b.n	8005dae <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005db0:	4b07      	ldr	r3, [pc, #28]	; (8005dd0 <vTaskPlaceOnEventList+0x44>)
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	3318      	adds	r3, #24
 8005db6:	4619      	mov	r1, r3
 8005db8:	6878      	ldr	r0, [r7, #4]
 8005dba:	f7fe fe77 	bl	8004aac <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005dbe:	2101      	movs	r1, #1
 8005dc0:	6838      	ldr	r0, [r7, #0]
 8005dc2:	f000 fa75 	bl	80062b0 <prvAddCurrentTaskToDelayedList>
}
 8005dc6:	bf00      	nop
 8005dc8:	3710      	adds	r7, #16
 8005dca:	46bd      	mov	sp, r7
 8005dcc:	bd80      	pop	{r7, pc}
 8005dce:	bf00      	nop
 8005dd0:	200006ec 	.word	0x200006ec

08005dd4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b086      	sub	sp, #24
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	60f8      	str	r0, [r7, #12]
 8005ddc:	60b9      	str	r1, [r7, #8]
 8005dde:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d109      	bne.n	8005dfa <vTaskPlaceOnEventListRestricted+0x26>
 8005de6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005dea:	f383 8811 	msr	BASEPRI, r3
 8005dee:	f3bf 8f6f 	isb	sy
 8005df2:	f3bf 8f4f 	dsb	sy
 8005df6:	617b      	str	r3, [r7, #20]
 8005df8:	e7fe      	b.n	8005df8 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005dfa:	4b0a      	ldr	r3, [pc, #40]	; (8005e24 <vTaskPlaceOnEventListRestricted+0x50>)
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	3318      	adds	r3, #24
 8005e00:	4619      	mov	r1, r3
 8005e02:	68f8      	ldr	r0, [r7, #12]
 8005e04:	f7fe fe2f 	bl	8004a66 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d002      	beq.n	8005e14 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 8005e0e:	f04f 33ff 	mov.w	r3, #4294967295
 8005e12:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005e14:	6879      	ldr	r1, [r7, #4]
 8005e16:	68b8      	ldr	r0, [r7, #8]
 8005e18:	f000 fa4a 	bl	80062b0 <prvAddCurrentTaskToDelayedList>
	}
 8005e1c:	bf00      	nop
 8005e1e:	3718      	adds	r7, #24
 8005e20:	46bd      	mov	sp, r7
 8005e22:	bd80      	pop	{r7, pc}
 8005e24:	200006ec 	.word	0x200006ec

08005e28 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005e28:	b580      	push	{r7, lr}
 8005e2a:	b086      	sub	sp, #24
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	68db      	ldr	r3, [r3, #12]
 8005e34:	68db      	ldr	r3, [r3, #12]
 8005e36:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005e38:	693b      	ldr	r3, [r7, #16]
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d109      	bne.n	8005e52 <xTaskRemoveFromEventList+0x2a>
 8005e3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e42:	f383 8811 	msr	BASEPRI, r3
 8005e46:	f3bf 8f6f 	isb	sy
 8005e4a:	f3bf 8f4f 	dsb	sy
 8005e4e:	60fb      	str	r3, [r7, #12]
 8005e50:	e7fe      	b.n	8005e50 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005e52:	693b      	ldr	r3, [r7, #16]
 8005e54:	3318      	adds	r3, #24
 8005e56:	4618      	mov	r0, r3
 8005e58:	f7fe fe60 	bl	8004b1c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005e5c:	4b1d      	ldr	r3, [pc, #116]	; (8005ed4 <xTaskRemoveFromEventList+0xac>)
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d11d      	bne.n	8005ea0 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005e64:	693b      	ldr	r3, [r7, #16]
 8005e66:	3304      	adds	r3, #4
 8005e68:	4618      	mov	r0, r3
 8005e6a:	f7fe fe57 	bl	8004b1c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005e6e:	693b      	ldr	r3, [r7, #16]
 8005e70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e72:	4b19      	ldr	r3, [pc, #100]	; (8005ed8 <xTaskRemoveFromEventList+0xb0>)
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	429a      	cmp	r2, r3
 8005e78:	d903      	bls.n	8005e82 <xTaskRemoveFromEventList+0x5a>
 8005e7a:	693b      	ldr	r3, [r7, #16]
 8005e7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e7e:	4a16      	ldr	r2, [pc, #88]	; (8005ed8 <xTaskRemoveFromEventList+0xb0>)
 8005e80:	6013      	str	r3, [r2, #0]
 8005e82:	693b      	ldr	r3, [r7, #16]
 8005e84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e86:	4613      	mov	r3, r2
 8005e88:	009b      	lsls	r3, r3, #2
 8005e8a:	4413      	add	r3, r2
 8005e8c:	009b      	lsls	r3, r3, #2
 8005e8e:	4a13      	ldr	r2, [pc, #76]	; (8005edc <xTaskRemoveFromEventList+0xb4>)
 8005e90:	441a      	add	r2, r3
 8005e92:	693b      	ldr	r3, [r7, #16]
 8005e94:	3304      	adds	r3, #4
 8005e96:	4619      	mov	r1, r3
 8005e98:	4610      	mov	r0, r2
 8005e9a:	f7fe fde4 	bl	8004a66 <vListInsertEnd>
 8005e9e:	e005      	b.n	8005eac <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005ea0:	693b      	ldr	r3, [r7, #16]
 8005ea2:	3318      	adds	r3, #24
 8005ea4:	4619      	mov	r1, r3
 8005ea6:	480e      	ldr	r0, [pc, #56]	; (8005ee0 <xTaskRemoveFromEventList+0xb8>)
 8005ea8:	f7fe fddd 	bl	8004a66 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005eac:	693b      	ldr	r3, [r7, #16]
 8005eae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005eb0:	4b0c      	ldr	r3, [pc, #48]	; (8005ee4 <xTaskRemoveFromEventList+0xbc>)
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005eb6:	429a      	cmp	r2, r3
 8005eb8:	d905      	bls.n	8005ec6 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005eba:	2301      	movs	r3, #1
 8005ebc:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005ebe:	4b0a      	ldr	r3, [pc, #40]	; (8005ee8 <xTaskRemoveFromEventList+0xc0>)
 8005ec0:	2201      	movs	r2, #1
 8005ec2:	601a      	str	r2, [r3, #0]
 8005ec4:	e001      	b.n	8005eca <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8005eca:	697b      	ldr	r3, [r7, #20]
}
 8005ecc:	4618      	mov	r0, r3
 8005ece:	3718      	adds	r7, #24
 8005ed0:	46bd      	mov	sp, r7
 8005ed2:	bd80      	pop	{r7, pc}
 8005ed4:	20000be8 	.word	0x20000be8
 8005ed8:	20000bc8 	.word	0x20000bc8
 8005edc:	200006f0 	.word	0x200006f0
 8005ee0:	20000b80 	.word	0x20000b80
 8005ee4:	200006ec 	.word	0x200006ec
 8005ee8:	20000bd4 	.word	0x20000bd4

08005eec <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005eec:	b480      	push	{r7}
 8005eee:	b083      	sub	sp, #12
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005ef4:	4b06      	ldr	r3, [pc, #24]	; (8005f10 <vTaskInternalSetTimeOutState+0x24>)
 8005ef6:	681a      	ldr	r2, [r3, #0]
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005efc:	4b05      	ldr	r3, [pc, #20]	; (8005f14 <vTaskInternalSetTimeOutState+0x28>)
 8005efe:	681a      	ldr	r2, [r3, #0]
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	605a      	str	r2, [r3, #4]
}
 8005f04:	bf00      	nop
 8005f06:	370c      	adds	r7, #12
 8005f08:	46bd      	mov	sp, r7
 8005f0a:	bc80      	pop	{r7}
 8005f0c:	4770      	bx	lr
 8005f0e:	bf00      	nop
 8005f10:	20000bd8 	.word	0x20000bd8
 8005f14:	20000bc4 	.word	0x20000bc4

08005f18 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005f18:	b580      	push	{r7, lr}
 8005f1a:	b088      	sub	sp, #32
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	6078      	str	r0, [r7, #4]
 8005f20:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d109      	bne.n	8005f3c <xTaskCheckForTimeOut+0x24>
 8005f28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f2c:	f383 8811 	msr	BASEPRI, r3
 8005f30:	f3bf 8f6f 	isb	sy
 8005f34:	f3bf 8f4f 	dsb	sy
 8005f38:	613b      	str	r3, [r7, #16]
 8005f3a:	e7fe      	b.n	8005f3a <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8005f3c:	683b      	ldr	r3, [r7, #0]
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d109      	bne.n	8005f56 <xTaskCheckForTimeOut+0x3e>
 8005f42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f46:	f383 8811 	msr	BASEPRI, r3
 8005f4a:	f3bf 8f6f 	isb	sy
 8005f4e:	f3bf 8f4f 	dsb	sy
 8005f52:	60fb      	str	r3, [r7, #12]
 8005f54:	e7fe      	b.n	8005f54 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8005f56:	f000 fdf7 	bl	8006b48 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005f5a:	4b1d      	ldr	r3, [pc, #116]	; (8005fd0 <xTaskCheckForTimeOut+0xb8>)
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	685b      	ldr	r3, [r3, #4]
 8005f64:	69ba      	ldr	r2, [r7, #24]
 8005f66:	1ad3      	subs	r3, r2, r3
 8005f68:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005f6a:	683b      	ldr	r3, [r7, #0]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f72:	d102      	bne.n	8005f7a <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005f74:	2300      	movs	r3, #0
 8005f76:	61fb      	str	r3, [r7, #28]
 8005f78:	e023      	b.n	8005fc2 <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681a      	ldr	r2, [r3, #0]
 8005f7e:	4b15      	ldr	r3, [pc, #84]	; (8005fd4 <xTaskCheckForTimeOut+0xbc>)
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	429a      	cmp	r2, r3
 8005f84:	d007      	beq.n	8005f96 <xTaskCheckForTimeOut+0x7e>
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	685b      	ldr	r3, [r3, #4]
 8005f8a:	69ba      	ldr	r2, [r7, #24]
 8005f8c:	429a      	cmp	r2, r3
 8005f8e:	d302      	bcc.n	8005f96 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005f90:	2301      	movs	r3, #1
 8005f92:	61fb      	str	r3, [r7, #28]
 8005f94:	e015      	b.n	8005fc2 <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005f96:	683b      	ldr	r3, [r7, #0]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	697a      	ldr	r2, [r7, #20]
 8005f9c:	429a      	cmp	r2, r3
 8005f9e:	d20b      	bcs.n	8005fb8 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005fa0:	683b      	ldr	r3, [r7, #0]
 8005fa2:	681a      	ldr	r2, [r3, #0]
 8005fa4:	697b      	ldr	r3, [r7, #20]
 8005fa6:	1ad2      	subs	r2, r2, r3
 8005fa8:	683b      	ldr	r3, [r7, #0]
 8005faa:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005fac:	6878      	ldr	r0, [r7, #4]
 8005fae:	f7ff ff9d 	bl	8005eec <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005fb2:	2300      	movs	r3, #0
 8005fb4:	61fb      	str	r3, [r7, #28]
 8005fb6:	e004      	b.n	8005fc2 <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8005fb8:	683b      	ldr	r3, [r7, #0]
 8005fba:	2200      	movs	r2, #0
 8005fbc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005fbe:	2301      	movs	r3, #1
 8005fc0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005fc2:	f000 fdef 	bl	8006ba4 <vPortExitCritical>

	return xReturn;
 8005fc6:	69fb      	ldr	r3, [r7, #28]
}
 8005fc8:	4618      	mov	r0, r3
 8005fca:	3720      	adds	r7, #32
 8005fcc:	46bd      	mov	sp, r7
 8005fce:	bd80      	pop	{r7, pc}
 8005fd0:	20000bc4 	.word	0x20000bc4
 8005fd4:	20000bd8 	.word	0x20000bd8

08005fd8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005fd8:	b480      	push	{r7}
 8005fda:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005fdc:	4b03      	ldr	r3, [pc, #12]	; (8005fec <vTaskMissedYield+0x14>)
 8005fde:	2201      	movs	r2, #1
 8005fe0:	601a      	str	r2, [r3, #0]
}
 8005fe2:	bf00      	nop
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	bc80      	pop	{r7}
 8005fe8:	4770      	bx	lr
 8005fea:	bf00      	nop
 8005fec:	20000bd4 	.word	0x20000bd4

08005ff0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005ff0:	b580      	push	{r7, lr}
 8005ff2:	b082      	sub	sp, #8
 8005ff4:	af00      	add	r7, sp, #0
 8005ff6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005ff8:	f000 f852 	bl	80060a0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005ffc:	4b06      	ldr	r3, [pc, #24]	; (8006018 <prvIdleTask+0x28>)
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	2b01      	cmp	r3, #1
 8006002:	d9f9      	bls.n	8005ff8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006004:	4b05      	ldr	r3, [pc, #20]	; (800601c <prvIdleTask+0x2c>)
 8006006:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800600a:	601a      	str	r2, [r3, #0]
 800600c:	f3bf 8f4f 	dsb	sy
 8006010:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006014:	e7f0      	b.n	8005ff8 <prvIdleTask+0x8>
 8006016:	bf00      	nop
 8006018:	200006f0 	.word	0x200006f0
 800601c:	e000ed04 	.word	0xe000ed04

08006020 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006020:	b580      	push	{r7, lr}
 8006022:	b082      	sub	sp, #8
 8006024:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006026:	2300      	movs	r3, #0
 8006028:	607b      	str	r3, [r7, #4]
 800602a:	e00c      	b.n	8006046 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800602c:	687a      	ldr	r2, [r7, #4]
 800602e:	4613      	mov	r3, r2
 8006030:	009b      	lsls	r3, r3, #2
 8006032:	4413      	add	r3, r2
 8006034:	009b      	lsls	r3, r3, #2
 8006036:	4a12      	ldr	r2, [pc, #72]	; (8006080 <prvInitialiseTaskLists+0x60>)
 8006038:	4413      	add	r3, r2
 800603a:	4618      	mov	r0, r3
 800603c:	f7fe fce8 	bl	8004a10 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	3301      	adds	r3, #1
 8006044:	607b      	str	r3, [r7, #4]
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	2b37      	cmp	r3, #55	; 0x37
 800604a:	d9ef      	bls.n	800602c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800604c:	480d      	ldr	r0, [pc, #52]	; (8006084 <prvInitialiseTaskLists+0x64>)
 800604e:	f7fe fcdf 	bl	8004a10 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006052:	480d      	ldr	r0, [pc, #52]	; (8006088 <prvInitialiseTaskLists+0x68>)
 8006054:	f7fe fcdc 	bl	8004a10 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006058:	480c      	ldr	r0, [pc, #48]	; (800608c <prvInitialiseTaskLists+0x6c>)
 800605a:	f7fe fcd9 	bl	8004a10 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800605e:	480c      	ldr	r0, [pc, #48]	; (8006090 <prvInitialiseTaskLists+0x70>)
 8006060:	f7fe fcd6 	bl	8004a10 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006064:	480b      	ldr	r0, [pc, #44]	; (8006094 <prvInitialiseTaskLists+0x74>)
 8006066:	f7fe fcd3 	bl	8004a10 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800606a:	4b0b      	ldr	r3, [pc, #44]	; (8006098 <prvInitialiseTaskLists+0x78>)
 800606c:	4a05      	ldr	r2, [pc, #20]	; (8006084 <prvInitialiseTaskLists+0x64>)
 800606e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006070:	4b0a      	ldr	r3, [pc, #40]	; (800609c <prvInitialiseTaskLists+0x7c>)
 8006072:	4a05      	ldr	r2, [pc, #20]	; (8006088 <prvInitialiseTaskLists+0x68>)
 8006074:	601a      	str	r2, [r3, #0]
}
 8006076:	bf00      	nop
 8006078:	3708      	adds	r7, #8
 800607a:	46bd      	mov	sp, r7
 800607c:	bd80      	pop	{r7, pc}
 800607e:	bf00      	nop
 8006080:	200006f0 	.word	0x200006f0
 8006084:	20000b50 	.word	0x20000b50
 8006088:	20000b64 	.word	0x20000b64
 800608c:	20000b80 	.word	0x20000b80
 8006090:	20000b94 	.word	0x20000b94
 8006094:	20000bac 	.word	0x20000bac
 8006098:	20000b78 	.word	0x20000b78
 800609c:	20000b7c 	.word	0x20000b7c

080060a0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80060a0:	b580      	push	{r7, lr}
 80060a2:	b082      	sub	sp, #8
 80060a4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80060a6:	e019      	b.n	80060dc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80060a8:	f000 fd4e 	bl	8006b48 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80060ac:	4b0f      	ldr	r3, [pc, #60]	; (80060ec <prvCheckTasksWaitingTermination+0x4c>)
 80060ae:	68db      	ldr	r3, [r3, #12]
 80060b0:	68db      	ldr	r3, [r3, #12]
 80060b2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	3304      	adds	r3, #4
 80060b8:	4618      	mov	r0, r3
 80060ba:	f7fe fd2f 	bl	8004b1c <uxListRemove>
				--uxCurrentNumberOfTasks;
 80060be:	4b0c      	ldr	r3, [pc, #48]	; (80060f0 <prvCheckTasksWaitingTermination+0x50>)
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	3b01      	subs	r3, #1
 80060c4:	4a0a      	ldr	r2, [pc, #40]	; (80060f0 <prvCheckTasksWaitingTermination+0x50>)
 80060c6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80060c8:	4b0a      	ldr	r3, [pc, #40]	; (80060f4 <prvCheckTasksWaitingTermination+0x54>)
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	3b01      	subs	r3, #1
 80060ce:	4a09      	ldr	r2, [pc, #36]	; (80060f4 <prvCheckTasksWaitingTermination+0x54>)
 80060d0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80060d2:	f000 fd67 	bl	8006ba4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80060d6:	6878      	ldr	r0, [r7, #4]
 80060d8:	f000 f80e 	bl	80060f8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80060dc:	4b05      	ldr	r3, [pc, #20]	; (80060f4 <prvCheckTasksWaitingTermination+0x54>)
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d1e1      	bne.n	80060a8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80060e4:	bf00      	nop
 80060e6:	3708      	adds	r7, #8
 80060e8:	46bd      	mov	sp, r7
 80060ea:	bd80      	pop	{r7, pc}
 80060ec:	20000b94 	.word	0x20000b94
 80060f0:	20000bc0 	.word	0x20000bc0
 80060f4:	20000ba8 	.word	0x20000ba8

080060f8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80060f8:	b580      	push	{r7, lr}
 80060fa:	b084      	sub	sp, #16
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8006106:	2b00      	cmp	r3, #0
 8006108:	d108      	bne.n	800611c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800610e:	4618      	mov	r0, r3
 8006110:	f000 fed2 	bl	8006eb8 <vPortFree>
				vPortFree( pxTCB );
 8006114:	6878      	ldr	r0, [r7, #4]
 8006116:	f000 fecf 	bl	8006eb8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800611a:	e017      	b.n	800614c <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8006122:	2b01      	cmp	r3, #1
 8006124:	d103      	bne.n	800612e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8006126:	6878      	ldr	r0, [r7, #4]
 8006128:	f000 fec6 	bl	8006eb8 <vPortFree>
	}
 800612c:	e00e      	b.n	800614c <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8006134:	2b02      	cmp	r3, #2
 8006136:	d009      	beq.n	800614c <prvDeleteTCB+0x54>
 8006138:	f04f 0350 	mov.w	r3, #80	; 0x50
 800613c:	f383 8811 	msr	BASEPRI, r3
 8006140:	f3bf 8f6f 	isb	sy
 8006144:	f3bf 8f4f 	dsb	sy
 8006148:	60fb      	str	r3, [r7, #12]
 800614a:	e7fe      	b.n	800614a <prvDeleteTCB+0x52>
	}
 800614c:	bf00      	nop
 800614e:	3710      	adds	r7, #16
 8006150:	46bd      	mov	sp, r7
 8006152:	bd80      	pop	{r7, pc}

08006154 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006154:	b480      	push	{r7}
 8006156:	b083      	sub	sp, #12
 8006158:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800615a:	4b0e      	ldr	r3, [pc, #56]	; (8006194 <prvResetNextTaskUnblockTime+0x40>)
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	2b00      	cmp	r3, #0
 8006162:	d101      	bne.n	8006168 <prvResetNextTaskUnblockTime+0x14>
 8006164:	2301      	movs	r3, #1
 8006166:	e000      	b.n	800616a <prvResetNextTaskUnblockTime+0x16>
 8006168:	2300      	movs	r3, #0
 800616a:	2b00      	cmp	r3, #0
 800616c:	d004      	beq.n	8006178 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800616e:	4b0a      	ldr	r3, [pc, #40]	; (8006198 <prvResetNextTaskUnblockTime+0x44>)
 8006170:	f04f 32ff 	mov.w	r2, #4294967295
 8006174:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006176:	e008      	b.n	800618a <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006178:	4b06      	ldr	r3, [pc, #24]	; (8006194 <prvResetNextTaskUnblockTime+0x40>)
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	68db      	ldr	r3, [r3, #12]
 800617e:	68db      	ldr	r3, [r3, #12]
 8006180:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	685b      	ldr	r3, [r3, #4]
 8006186:	4a04      	ldr	r2, [pc, #16]	; (8006198 <prvResetNextTaskUnblockTime+0x44>)
 8006188:	6013      	str	r3, [r2, #0]
}
 800618a:	bf00      	nop
 800618c:	370c      	adds	r7, #12
 800618e:	46bd      	mov	sp, r7
 8006190:	bc80      	pop	{r7}
 8006192:	4770      	bx	lr
 8006194:	20000b78 	.word	0x20000b78
 8006198:	20000be0 	.word	0x20000be0

0800619c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800619c:	b480      	push	{r7}
 800619e:	b083      	sub	sp, #12
 80061a0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80061a2:	4b0b      	ldr	r3, [pc, #44]	; (80061d0 <xTaskGetSchedulerState+0x34>)
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d102      	bne.n	80061b0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80061aa:	2301      	movs	r3, #1
 80061ac:	607b      	str	r3, [r7, #4]
 80061ae:	e008      	b.n	80061c2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80061b0:	4b08      	ldr	r3, [pc, #32]	; (80061d4 <xTaskGetSchedulerState+0x38>)
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d102      	bne.n	80061be <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80061b8:	2302      	movs	r3, #2
 80061ba:	607b      	str	r3, [r7, #4]
 80061bc:	e001      	b.n	80061c2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80061be:	2300      	movs	r3, #0
 80061c0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80061c2:	687b      	ldr	r3, [r7, #4]
	}
 80061c4:	4618      	mov	r0, r3
 80061c6:	370c      	adds	r7, #12
 80061c8:	46bd      	mov	sp, r7
 80061ca:	bc80      	pop	{r7}
 80061cc:	4770      	bx	lr
 80061ce:	bf00      	nop
 80061d0:	20000bcc 	.word	0x20000bcc
 80061d4:	20000be8 	.word	0x20000be8

080061d8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80061d8:	b580      	push	{r7, lr}
 80061da:	b086      	sub	sp, #24
 80061dc:	af00      	add	r7, sp, #0
 80061de:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80061e4:	2300      	movs	r3, #0
 80061e6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d054      	beq.n	8006298 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80061ee:	4b2d      	ldr	r3, [pc, #180]	; (80062a4 <xTaskPriorityDisinherit+0xcc>)
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	693a      	ldr	r2, [r7, #16]
 80061f4:	429a      	cmp	r2, r3
 80061f6:	d009      	beq.n	800620c <xTaskPriorityDisinherit+0x34>
 80061f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061fc:	f383 8811 	msr	BASEPRI, r3
 8006200:	f3bf 8f6f 	isb	sy
 8006204:	f3bf 8f4f 	dsb	sy
 8006208:	60fb      	str	r3, [r7, #12]
 800620a:	e7fe      	b.n	800620a <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 800620c:	693b      	ldr	r3, [r7, #16]
 800620e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006210:	2b00      	cmp	r3, #0
 8006212:	d109      	bne.n	8006228 <xTaskPriorityDisinherit+0x50>
 8006214:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006218:	f383 8811 	msr	BASEPRI, r3
 800621c:	f3bf 8f6f 	isb	sy
 8006220:	f3bf 8f4f 	dsb	sy
 8006224:	60bb      	str	r3, [r7, #8]
 8006226:	e7fe      	b.n	8006226 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8006228:	693b      	ldr	r3, [r7, #16]
 800622a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800622c:	1e5a      	subs	r2, r3, #1
 800622e:	693b      	ldr	r3, [r7, #16]
 8006230:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006232:	693b      	ldr	r3, [r7, #16]
 8006234:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006236:	693b      	ldr	r3, [r7, #16]
 8006238:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800623a:	429a      	cmp	r2, r3
 800623c:	d02c      	beq.n	8006298 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800623e:	693b      	ldr	r3, [r7, #16]
 8006240:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006242:	2b00      	cmp	r3, #0
 8006244:	d128      	bne.n	8006298 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006246:	693b      	ldr	r3, [r7, #16]
 8006248:	3304      	adds	r3, #4
 800624a:	4618      	mov	r0, r3
 800624c:	f7fe fc66 	bl	8004b1c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006250:	693b      	ldr	r3, [r7, #16]
 8006252:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006254:	693b      	ldr	r3, [r7, #16]
 8006256:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006258:	693b      	ldr	r3, [r7, #16]
 800625a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800625c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8006260:	693b      	ldr	r3, [r7, #16]
 8006262:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006264:	693b      	ldr	r3, [r7, #16]
 8006266:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006268:	4b0f      	ldr	r3, [pc, #60]	; (80062a8 <xTaskPriorityDisinherit+0xd0>)
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	429a      	cmp	r2, r3
 800626e:	d903      	bls.n	8006278 <xTaskPriorityDisinherit+0xa0>
 8006270:	693b      	ldr	r3, [r7, #16]
 8006272:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006274:	4a0c      	ldr	r2, [pc, #48]	; (80062a8 <xTaskPriorityDisinherit+0xd0>)
 8006276:	6013      	str	r3, [r2, #0]
 8006278:	693b      	ldr	r3, [r7, #16]
 800627a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800627c:	4613      	mov	r3, r2
 800627e:	009b      	lsls	r3, r3, #2
 8006280:	4413      	add	r3, r2
 8006282:	009b      	lsls	r3, r3, #2
 8006284:	4a09      	ldr	r2, [pc, #36]	; (80062ac <xTaskPriorityDisinherit+0xd4>)
 8006286:	441a      	add	r2, r3
 8006288:	693b      	ldr	r3, [r7, #16]
 800628a:	3304      	adds	r3, #4
 800628c:	4619      	mov	r1, r3
 800628e:	4610      	mov	r0, r2
 8006290:	f7fe fbe9 	bl	8004a66 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006294:	2301      	movs	r3, #1
 8006296:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006298:	697b      	ldr	r3, [r7, #20]
	}
 800629a:	4618      	mov	r0, r3
 800629c:	3718      	adds	r7, #24
 800629e:	46bd      	mov	sp, r7
 80062a0:	bd80      	pop	{r7, pc}
 80062a2:	bf00      	nop
 80062a4:	200006ec 	.word	0x200006ec
 80062a8:	20000bc8 	.word	0x20000bc8
 80062ac:	200006f0 	.word	0x200006f0

080062b0 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80062b0:	b580      	push	{r7, lr}
 80062b2:	b084      	sub	sp, #16
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	6078      	str	r0, [r7, #4]
 80062b8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80062ba:	4b21      	ldr	r3, [pc, #132]	; (8006340 <prvAddCurrentTaskToDelayedList+0x90>)
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80062c0:	4b20      	ldr	r3, [pc, #128]	; (8006344 <prvAddCurrentTaskToDelayedList+0x94>)
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	3304      	adds	r3, #4
 80062c6:	4618      	mov	r0, r3
 80062c8:	f7fe fc28 	bl	8004b1c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062d2:	d10a      	bne.n	80062ea <prvAddCurrentTaskToDelayedList+0x3a>
 80062d4:	683b      	ldr	r3, [r7, #0]
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d007      	beq.n	80062ea <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80062da:	4b1a      	ldr	r3, [pc, #104]	; (8006344 <prvAddCurrentTaskToDelayedList+0x94>)
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	3304      	adds	r3, #4
 80062e0:	4619      	mov	r1, r3
 80062e2:	4819      	ldr	r0, [pc, #100]	; (8006348 <prvAddCurrentTaskToDelayedList+0x98>)
 80062e4:	f7fe fbbf 	bl	8004a66 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80062e8:	e026      	b.n	8006338 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80062ea:	68fa      	ldr	r2, [r7, #12]
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	4413      	add	r3, r2
 80062f0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80062f2:	4b14      	ldr	r3, [pc, #80]	; (8006344 <prvAddCurrentTaskToDelayedList+0x94>)
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	68ba      	ldr	r2, [r7, #8]
 80062f8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80062fa:	68ba      	ldr	r2, [r7, #8]
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	429a      	cmp	r2, r3
 8006300:	d209      	bcs.n	8006316 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006302:	4b12      	ldr	r3, [pc, #72]	; (800634c <prvAddCurrentTaskToDelayedList+0x9c>)
 8006304:	681a      	ldr	r2, [r3, #0]
 8006306:	4b0f      	ldr	r3, [pc, #60]	; (8006344 <prvAddCurrentTaskToDelayedList+0x94>)
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	3304      	adds	r3, #4
 800630c:	4619      	mov	r1, r3
 800630e:	4610      	mov	r0, r2
 8006310:	f7fe fbcc 	bl	8004aac <vListInsert>
}
 8006314:	e010      	b.n	8006338 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006316:	4b0e      	ldr	r3, [pc, #56]	; (8006350 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006318:	681a      	ldr	r2, [r3, #0]
 800631a:	4b0a      	ldr	r3, [pc, #40]	; (8006344 <prvAddCurrentTaskToDelayedList+0x94>)
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	3304      	adds	r3, #4
 8006320:	4619      	mov	r1, r3
 8006322:	4610      	mov	r0, r2
 8006324:	f7fe fbc2 	bl	8004aac <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006328:	4b0a      	ldr	r3, [pc, #40]	; (8006354 <prvAddCurrentTaskToDelayedList+0xa4>)
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	68ba      	ldr	r2, [r7, #8]
 800632e:	429a      	cmp	r2, r3
 8006330:	d202      	bcs.n	8006338 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006332:	4a08      	ldr	r2, [pc, #32]	; (8006354 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006334:	68bb      	ldr	r3, [r7, #8]
 8006336:	6013      	str	r3, [r2, #0]
}
 8006338:	bf00      	nop
 800633a:	3710      	adds	r7, #16
 800633c:	46bd      	mov	sp, r7
 800633e:	bd80      	pop	{r7, pc}
 8006340:	20000bc4 	.word	0x20000bc4
 8006344:	200006ec 	.word	0x200006ec
 8006348:	20000bac 	.word	0x20000bac
 800634c:	20000b7c 	.word	0x20000b7c
 8006350:	20000b78 	.word	0x20000b78
 8006354:	20000be0 	.word	0x20000be0

08006358 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006358:	b580      	push	{r7, lr}
 800635a:	b08a      	sub	sp, #40	; 0x28
 800635c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800635e:	2300      	movs	r3, #0
 8006360:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006362:	f000 fac3 	bl	80068ec <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006366:	4b1c      	ldr	r3, [pc, #112]	; (80063d8 <xTimerCreateTimerTask+0x80>)
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	2b00      	cmp	r3, #0
 800636c:	d021      	beq.n	80063b2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800636e:	2300      	movs	r3, #0
 8006370:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006372:	2300      	movs	r3, #0
 8006374:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006376:	1d3a      	adds	r2, r7, #4
 8006378:	f107 0108 	add.w	r1, r7, #8
 800637c:	f107 030c 	add.w	r3, r7, #12
 8006380:	4618      	mov	r0, r3
 8006382:	f7fe fb2b 	bl	80049dc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006386:	6879      	ldr	r1, [r7, #4]
 8006388:	68bb      	ldr	r3, [r7, #8]
 800638a:	68fa      	ldr	r2, [r7, #12]
 800638c:	9202      	str	r2, [sp, #8]
 800638e:	9301      	str	r3, [sp, #4]
 8006390:	2302      	movs	r3, #2
 8006392:	9300      	str	r3, [sp, #0]
 8006394:	2300      	movs	r3, #0
 8006396:	460a      	mov	r2, r1
 8006398:	4910      	ldr	r1, [pc, #64]	; (80063dc <xTimerCreateTimerTask+0x84>)
 800639a:	4811      	ldr	r0, [pc, #68]	; (80063e0 <xTimerCreateTimerTask+0x88>)
 800639c:	f7ff f8f8 	bl	8005590 <xTaskCreateStatic>
 80063a0:	4602      	mov	r2, r0
 80063a2:	4b10      	ldr	r3, [pc, #64]	; (80063e4 <xTimerCreateTimerTask+0x8c>)
 80063a4:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80063a6:	4b0f      	ldr	r3, [pc, #60]	; (80063e4 <xTimerCreateTimerTask+0x8c>)
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d001      	beq.n	80063b2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80063ae:	2301      	movs	r3, #1
 80063b0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80063b2:	697b      	ldr	r3, [r7, #20]
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d109      	bne.n	80063cc <xTimerCreateTimerTask+0x74>
 80063b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063bc:	f383 8811 	msr	BASEPRI, r3
 80063c0:	f3bf 8f6f 	isb	sy
 80063c4:	f3bf 8f4f 	dsb	sy
 80063c8:	613b      	str	r3, [r7, #16]
 80063ca:	e7fe      	b.n	80063ca <xTimerCreateTimerTask+0x72>
	return xReturn;
 80063cc:	697b      	ldr	r3, [r7, #20]
}
 80063ce:	4618      	mov	r0, r3
 80063d0:	3718      	adds	r7, #24
 80063d2:	46bd      	mov	sp, r7
 80063d4:	bd80      	pop	{r7, pc}
 80063d6:	bf00      	nop
 80063d8:	20000c1c 	.word	0x20000c1c
 80063dc:	0800722c 	.word	0x0800722c
 80063e0:	08006501 	.word	0x08006501
 80063e4:	20000c20 	.word	0x20000c20

080063e8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80063e8:	b580      	push	{r7, lr}
 80063ea:	b08a      	sub	sp, #40	; 0x28
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	60f8      	str	r0, [r7, #12]
 80063f0:	60b9      	str	r1, [r7, #8]
 80063f2:	607a      	str	r2, [r7, #4]
 80063f4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80063f6:	2300      	movs	r3, #0
 80063f8:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d109      	bne.n	8006414 <xTimerGenericCommand+0x2c>
 8006400:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006404:	f383 8811 	msr	BASEPRI, r3
 8006408:	f3bf 8f6f 	isb	sy
 800640c:	f3bf 8f4f 	dsb	sy
 8006410:	623b      	str	r3, [r7, #32]
 8006412:	e7fe      	b.n	8006412 <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006414:	4b19      	ldr	r3, [pc, #100]	; (800647c <xTimerGenericCommand+0x94>)
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	2b00      	cmp	r3, #0
 800641a:	d02a      	beq.n	8006472 <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800641c:	68bb      	ldr	r3, [r7, #8]
 800641e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006428:	68bb      	ldr	r3, [r7, #8]
 800642a:	2b05      	cmp	r3, #5
 800642c:	dc18      	bgt.n	8006460 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800642e:	f7ff feb5 	bl	800619c <xTaskGetSchedulerState>
 8006432:	4603      	mov	r3, r0
 8006434:	2b02      	cmp	r3, #2
 8006436:	d109      	bne.n	800644c <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006438:	4b10      	ldr	r3, [pc, #64]	; (800647c <xTimerGenericCommand+0x94>)
 800643a:	6818      	ldr	r0, [r3, #0]
 800643c:	f107 0110 	add.w	r1, r7, #16
 8006440:	2300      	movs	r3, #0
 8006442:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006444:	f7fe fcce 	bl	8004de4 <xQueueGenericSend>
 8006448:	6278      	str	r0, [r7, #36]	; 0x24
 800644a:	e012      	b.n	8006472 <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800644c:	4b0b      	ldr	r3, [pc, #44]	; (800647c <xTimerGenericCommand+0x94>)
 800644e:	6818      	ldr	r0, [r3, #0]
 8006450:	f107 0110 	add.w	r1, r7, #16
 8006454:	2300      	movs	r3, #0
 8006456:	2200      	movs	r2, #0
 8006458:	f7fe fcc4 	bl	8004de4 <xQueueGenericSend>
 800645c:	6278      	str	r0, [r7, #36]	; 0x24
 800645e:	e008      	b.n	8006472 <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006460:	4b06      	ldr	r3, [pc, #24]	; (800647c <xTimerGenericCommand+0x94>)
 8006462:	6818      	ldr	r0, [r3, #0]
 8006464:	f107 0110 	add.w	r1, r7, #16
 8006468:	2300      	movs	r3, #0
 800646a:	683a      	ldr	r2, [r7, #0]
 800646c:	f7fe fdb4 	bl	8004fd8 <xQueueGenericSendFromISR>
 8006470:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006474:	4618      	mov	r0, r3
 8006476:	3728      	adds	r7, #40	; 0x28
 8006478:	46bd      	mov	sp, r7
 800647a:	bd80      	pop	{r7, pc}
 800647c:	20000c1c 	.word	0x20000c1c

08006480 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006480:	b580      	push	{r7, lr}
 8006482:	b088      	sub	sp, #32
 8006484:	af02      	add	r7, sp, #8
 8006486:	6078      	str	r0, [r7, #4]
 8006488:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800648a:	4b1c      	ldr	r3, [pc, #112]	; (80064fc <prvProcessExpiredTimer+0x7c>)
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	68db      	ldr	r3, [r3, #12]
 8006490:	68db      	ldr	r3, [r3, #12]
 8006492:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006494:	697b      	ldr	r3, [r7, #20]
 8006496:	3304      	adds	r3, #4
 8006498:	4618      	mov	r0, r3
 800649a:	f7fe fb3f 	bl	8004b1c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800649e:	697b      	ldr	r3, [r7, #20]
 80064a0:	69db      	ldr	r3, [r3, #28]
 80064a2:	2b01      	cmp	r3, #1
 80064a4:	d121      	bne.n	80064ea <prvProcessExpiredTimer+0x6a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80064a6:	697b      	ldr	r3, [r7, #20]
 80064a8:	699a      	ldr	r2, [r3, #24]
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	18d1      	adds	r1, r2, r3
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	683a      	ldr	r2, [r7, #0]
 80064b2:	6978      	ldr	r0, [r7, #20]
 80064b4:	f000 f8c8 	bl	8006648 <prvInsertTimerInActiveList>
 80064b8:	4603      	mov	r3, r0
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d015      	beq.n	80064ea <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80064be:	2300      	movs	r3, #0
 80064c0:	9300      	str	r3, [sp, #0]
 80064c2:	2300      	movs	r3, #0
 80064c4:	687a      	ldr	r2, [r7, #4]
 80064c6:	2100      	movs	r1, #0
 80064c8:	6978      	ldr	r0, [r7, #20]
 80064ca:	f7ff ff8d 	bl	80063e8 <xTimerGenericCommand>
 80064ce:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80064d0:	693b      	ldr	r3, [r7, #16]
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d109      	bne.n	80064ea <prvProcessExpiredTimer+0x6a>
 80064d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064da:	f383 8811 	msr	BASEPRI, r3
 80064de:	f3bf 8f6f 	isb	sy
 80064e2:	f3bf 8f4f 	dsb	sy
 80064e6:	60fb      	str	r3, [r7, #12]
 80064e8:	e7fe      	b.n	80064e8 <prvProcessExpiredTimer+0x68>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80064ea:	697b      	ldr	r3, [r7, #20]
 80064ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064ee:	6978      	ldr	r0, [r7, #20]
 80064f0:	4798      	blx	r3
}
 80064f2:	bf00      	nop
 80064f4:	3718      	adds	r7, #24
 80064f6:	46bd      	mov	sp, r7
 80064f8:	bd80      	pop	{r7, pc}
 80064fa:	bf00      	nop
 80064fc:	20000c14 	.word	0x20000c14

08006500 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8006500:	b580      	push	{r7, lr}
 8006502:	b084      	sub	sp, #16
 8006504:	af00      	add	r7, sp, #0
 8006506:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006508:	f107 0308 	add.w	r3, r7, #8
 800650c:	4618      	mov	r0, r3
 800650e:	f000 f857 	bl	80065c0 <prvGetNextExpireTime>
 8006512:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006514:	68bb      	ldr	r3, [r7, #8]
 8006516:	4619      	mov	r1, r3
 8006518:	68f8      	ldr	r0, [r7, #12]
 800651a:	f000 f803 	bl	8006524 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800651e:	f000 f8d5 	bl	80066cc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006522:	e7f1      	b.n	8006508 <prvTimerTask+0x8>

08006524 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006524:	b580      	push	{r7, lr}
 8006526:	b084      	sub	sp, #16
 8006528:	af00      	add	r7, sp, #0
 800652a:	6078      	str	r0, [r7, #4]
 800652c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800652e:	f7ff fa5b 	bl	80059e8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006532:	f107 0308 	add.w	r3, r7, #8
 8006536:	4618      	mov	r0, r3
 8006538:	f000 f866 	bl	8006608 <prvSampleTimeNow>
 800653c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800653e:	68bb      	ldr	r3, [r7, #8]
 8006540:	2b00      	cmp	r3, #0
 8006542:	d130      	bne.n	80065a6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006544:	683b      	ldr	r3, [r7, #0]
 8006546:	2b00      	cmp	r3, #0
 8006548:	d10a      	bne.n	8006560 <prvProcessTimerOrBlockTask+0x3c>
 800654a:	687a      	ldr	r2, [r7, #4]
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	429a      	cmp	r2, r3
 8006550:	d806      	bhi.n	8006560 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006552:	f7ff fa57 	bl	8005a04 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006556:	68f9      	ldr	r1, [r7, #12]
 8006558:	6878      	ldr	r0, [r7, #4]
 800655a:	f7ff ff91 	bl	8006480 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800655e:	e024      	b.n	80065aa <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006560:	683b      	ldr	r3, [r7, #0]
 8006562:	2b00      	cmp	r3, #0
 8006564:	d008      	beq.n	8006578 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006566:	4b13      	ldr	r3, [pc, #76]	; (80065b4 <prvProcessTimerOrBlockTask+0x90>)
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	2b00      	cmp	r3, #0
 800656e:	bf0c      	ite	eq
 8006570:	2301      	moveq	r3, #1
 8006572:	2300      	movne	r3, #0
 8006574:	b2db      	uxtb	r3, r3
 8006576:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006578:	4b0f      	ldr	r3, [pc, #60]	; (80065b8 <prvProcessTimerOrBlockTask+0x94>)
 800657a:	6818      	ldr	r0, [r3, #0]
 800657c:	687a      	ldr	r2, [r7, #4]
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	1ad3      	subs	r3, r2, r3
 8006582:	683a      	ldr	r2, [r7, #0]
 8006584:	4619      	mov	r1, r3
 8006586:	f7fe ffcf 	bl	8005528 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800658a:	f7ff fa3b 	bl	8005a04 <xTaskResumeAll>
 800658e:	4603      	mov	r3, r0
 8006590:	2b00      	cmp	r3, #0
 8006592:	d10a      	bne.n	80065aa <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006594:	4b09      	ldr	r3, [pc, #36]	; (80065bc <prvProcessTimerOrBlockTask+0x98>)
 8006596:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800659a:	601a      	str	r2, [r3, #0]
 800659c:	f3bf 8f4f 	dsb	sy
 80065a0:	f3bf 8f6f 	isb	sy
}
 80065a4:	e001      	b.n	80065aa <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80065a6:	f7ff fa2d 	bl	8005a04 <xTaskResumeAll>
}
 80065aa:	bf00      	nop
 80065ac:	3710      	adds	r7, #16
 80065ae:	46bd      	mov	sp, r7
 80065b0:	bd80      	pop	{r7, pc}
 80065b2:	bf00      	nop
 80065b4:	20000c18 	.word	0x20000c18
 80065b8:	20000c1c 	.word	0x20000c1c
 80065bc:	e000ed04 	.word	0xe000ed04

080065c0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80065c0:	b480      	push	{r7}
 80065c2:	b085      	sub	sp, #20
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80065c8:	4b0e      	ldr	r3, [pc, #56]	; (8006604 <prvGetNextExpireTime+0x44>)
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	bf0c      	ite	eq
 80065d2:	2301      	moveq	r3, #1
 80065d4:	2300      	movne	r3, #0
 80065d6:	b2db      	uxtb	r3, r3
 80065d8:	461a      	mov	r2, r3
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d105      	bne.n	80065f2 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80065e6:	4b07      	ldr	r3, [pc, #28]	; (8006604 <prvGetNextExpireTime+0x44>)
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	68db      	ldr	r3, [r3, #12]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	60fb      	str	r3, [r7, #12]
 80065f0:	e001      	b.n	80065f6 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80065f2:	2300      	movs	r3, #0
 80065f4:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80065f6:	68fb      	ldr	r3, [r7, #12]
}
 80065f8:	4618      	mov	r0, r3
 80065fa:	3714      	adds	r7, #20
 80065fc:	46bd      	mov	sp, r7
 80065fe:	bc80      	pop	{r7}
 8006600:	4770      	bx	lr
 8006602:	bf00      	nop
 8006604:	20000c14 	.word	0x20000c14

08006608 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006608:	b580      	push	{r7, lr}
 800660a:	b084      	sub	sp, #16
 800660c:	af00      	add	r7, sp, #0
 800660e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006610:	f7ff fa94 	bl	8005b3c <xTaskGetTickCount>
 8006614:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006616:	4b0b      	ldr	r3, [pc, #44]	; (8006644 <prvSampleTimeNow+0x3c>)
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	68fa      	ldr	r2, [r7, #12]
 800661c:	429a      	cmp	r2, r3
 800661e:	d205      	bcs.n	800662c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006620:	f000 f904 	bl	800682c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	2201      	movs	r2, #1
 8006628:	601a      	str	r2, [r3, #0]
 800662a:	e002      	b.n	8006632 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	2200      	movs	r2, #0
 8006630:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006632:	4a04      	ldr	r2, [pc, #16]	; (8006644 <prvSampleTimeNow+0x3c>)
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006638:	68fb      	ldr	r3, [r7, #12]
}
 800663a:	4618      	mov	r0, r3
 800663c:	3710      	adds	r7, #16
 800663e:	46bd      	mov	sp, r7
 8006640:	bd80      	pop	{r7, pc}
 8006642:	bf00      	nop
 8006644:	20000c24 	.word	0x20000c24

08006648 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006648:	b580      	push	{r7, lr}
 800664a:	b086      	sub	sp, #24
 800664c:	af00      	add	r7, sp, #0
 800664e:	60f8      	str	r0, [r7, #12]
 8006650:	60b9      	str	r1, [r7, #8]
 8006652:	607a      	str	r2, [r7, #4]
 8006654:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006656:	2300      	movs	r3, #0
 8006658:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	68ba      	ldr	r2, [r7, #8]
 800665e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	68fa      	ldr	r2, [r7, #12]
 8006664:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006666:	68ba      	ldr	r2, [r7, #8]
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	429a      	cmp	r2, r3
 800666c:	d812      	bhi.n	8006694 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800666e:	687a      	ldr	r2, [r7, #4]
 8006670:	683b      	ldr	r3, [r7, #0]
 8006672:	1ad2      	subs	r2, r2, r3
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	699b      	ldr	r3, [r3, #24]
 8006678:	429a      	cmp	r2, r3
 800667a:	d302      	bcc.n	8006682 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800667c:	2301      	movs	r3, #1
 800667e:	617b      	str	r3, [r7, #20]
 8006680:	e01b      	b.n	80066ba <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006682:	4b10      	ldr	r3, [pc, #64]	; (80066c4 <prvInsertTimerInActiveList+0x7c>)
 8006684:	681a      	ldr	r2, [r3, #0]
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	3304      	adds	r3, #4
 800668a:	4619      	mov	r1, r3
 800668c:	4610      	mov	r0, r2
 800668e:	f7fe fa0d 	bl	8004aac <vListInsert>
 8006692:	e012      	b.n	80066ba <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006694:	687a      	ldr	r2, [r7, #4]
 8006696:	683b      	ldr	r3, [r7, #0]
 8006698:	429a      	cmp	r2, r3
 800669a:	d206      	bcs.n	80066aa <prvInsertTimerInActiveList+0x62>
 800669c:	68ba      	ldr	r2, [r7, #8]
 800669e:	683b      	ldr	r3, [r7, #0]
 80066a0:	429a      	cmp	r2, r3
 80066a2:	d302      	bcc.n	80066aa <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80066a4:	2301      	movs	r3, #1
 80066a6:	617b      	str	r3, [r7, #20]
 80066a8:	e007      	b.n	80066ba <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80066aa:	4b07      	ldr	r3, [pc, #28]	; (80066c8 <prvInsertTimerInActiveList+0x80>)
 80066ac:	681a      	ldr	r2, [r3, #0]
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	3304      	adds	r3, #4
 80066b2:	4619      	mov	r1, r3
 80066b4:	4610      	mov	r0, r2
 80066b6:	f7fe f9f9 	bl	8004aac <vListInsert>
		}
	}

	return xProcessTimerNow;
 80066ba:	697b      	ldr	r3, [r7, #20]
}
 80066bc:	4618      	mov	r0, r3
 80066be:	3718      	adds	r7, #24
 80066c0:	46bd      	mov	sp, r7
 80066c2:	bd80      	pop	{r7, pc}
 80066c4:	20000c18 	.word	0x20000c18
 80066c8:	20000c14 	.word	0x20000c14

080066cc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80066cc:	b580      	push	{r7, lr}
 80066ce:	b08e      	sub	sp, #56	; 0x38
 80066d0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80066d2:	e099      	b.n	8006808 <prvProcessReceivedCommands+0x13c>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	da17      	bge.n	800670a <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80066da:	1d3b      	adds	r3, r7, #4
 80066dc:	3304      	adds	r3, #4
 80066de:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80066e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d109      	bne.n	80066fa <prvProcessReceivedCommands+0x2e>
 80066e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066ea:	f383 8811 	msr	BASEPRI, r3
 80066ee:	f3bf 8f6f 	isb	sy
 80066f2:	f3bf 8f4f 	dsb	sy
 80066f6:	61fb      	str	r3, [r7, #28]
 80066f8:	e7fe      	b.n	80066f8 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80066fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006700:	6850      	ldr	r0, [r2, #4]
 8006702:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006704:	6892      	ldr	r2, [r2, #8]
 8006706:	4611      	mov	r1, r2
 8006708:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	2b00      	cmp	r3, #0
 800670e:	db7a      	blt.n	8006806 <prvProcessReceivedCommands+0x13a>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006714:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006716:	695b      	ldr	r3, [r3, #20]
 8006718:	2b00      	cmp	r3, #0
 800671a:	d004      	beq.n	8006726 <prvProcessReceivedCommands+0x5a>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800671c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800671e:	3304      	adds	r3, #4
 8006720:	4618      	mov	r0, r3
 8006722:	f7fe f9fb 	bl	8004b1c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006726:	463b      	mov	r3, r7
 8006728:	4618      	mov	r0, r3
 800672a:	f7ff ff6d 	bl	8006608 <prvSampleTimeNow>
 800672e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	2b09      	cmp	r3, #9
 8006734:	d868      	bhi.n	8006808 <prvProcessReceivedCommands+0x13c>
 8006736:	a201      	add	r2, pc, #4	; (adr r2, 800673c <prvProcessReceivedCommands+0x70>)
 8006738:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800673c:	08006765 	.word	0x08006765
 8006740:	08006765 	.word	0x08006765
 8006744:	08006765 	.word	0x08006765
 8006748:	08006809 	.word	0x08006809
 800674c:	080067bf 	.word	0x080067bf
 8006750:	080067f5 	.word	0x080067f5
 8006754:	08006765 	.word	0x08006765
 8006758:	08006765 	.word	0x08006765
 800675c:	08006809 	.word	0x08006809
 8006760:	080067bf 	.word	0x080067bf
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006764:	68ba      	ldr	r2, [r7, #8]
 8006766:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006768:	699b      	ldr	r3, [r3, #24]
 800676a:	18d1      	adds	r1, r2, r3
 800676c:	68bb      	ldr	r3, [r7, #8]
 800676e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006770:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006772:	f7ff ff69 	bl	8006648 <prvInsertTimerInActiveList>
 8006776:	4603      	mov	r3, r0
 8006778:	2b00      	cmp	r3, #0
 800677a:	d045      	beq.n	8006808 <prvProcessReceivedCommands+0x13c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800677c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800677e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006780:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006782:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006784:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006786:	69db      	ldr	r3, [r3, #28]
 8006788:	2b01      	cmp	r3, #1
 800678a:	d13d      	bne.n	8006808 <prvProcessReceivedCommands+0x13c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800678c:	68ba      	ldr	r2, [r7, #8]
 800678e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006790:	699b      	ldr	r3, [r3, #24]
 8006792:	441a      	add	r2, r3
 8006794:	2300      	movs	r3, #0
 8006796:	9300      	str	r3, [sp, #0]
 8006798:	2300      	movs	r3, #0
 800679a:	2100      	movs	r1, #0
 800679c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800679e:	f7ff fe23 	bl	80063e8 <xTimerGenericCommand>
 80067a2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80067a4:	6a3b      	ldr	r3, [r7, #32]
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d12e      	bne.n	8006808 <prvProcessReceivedCommands+0x13c>
 80067aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067ae:	f383 8811 	msr	BASEPRI, r3
 80067b2:	f3bf 8f6f 	isb	sy
 80067b6:	f3bf 8f4f 	dsb	sy
 80067ba:	61bb      	str	r3, [r7, #24]
 80067bc:	e7fe      	b.n	80067bc <prvProcessReceivedCommands+0xf0>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80067be:	68ba      	ldr	r2, [r7, #8]
 80067c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067c2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80067c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067c6:	699b      	ldr	r3, [r3, #24]
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d109      	bne.n	80067e0 <prvProcessReceivedCommands+0x114>
 80067cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067d0:	f383 8811 	msr	BASEPRI, r3
 80067d4:	f3bf 8f6f 	isb	sy
 80067d8:	f3bf 8f4f 	dsb	sy
 80067dc:	617b      	str	r3, [r7, #20]
 80067de:	e7fe      	b.n	80067de <prvProcessReceivedCommands+0x112>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80067e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067e2:	699a      	ldr	r2, [r3, #24]
 80067e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067e6:	18d1      	adds	r1, r2, r3
 80067e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80067ec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80067ee:	f7ff ff2b 	bl	8006648 <prvInsertTimerInActiveList>
					break;
 80067f2:	e009      	b.n	8006808 <prvProcessReceivedCommands+0x13c>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80067f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067f6:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d104      	bne.n	8006808 <prvProcessReceivedCommands+0x13c>
						{
							vPortFree( pxTimer );
 80067fe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006800:	f000 fb5a 	bl	8006eb8 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006804:	e000      	b.n	8006808 <prvProcessReceivedCommands+0x13c>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8006806:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006808:	4b07      	ldr	r3, [pc, #28]	; (8006828 <prvProcessReceivedCommands+0x15c>)
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	1d39      	adds	r1, r7, #4
 800680e:	2200      	movs	r2, #0
 8006810:	4618      	mov	r0, r3
 8006812:	f7fe fc75 	bl	8005100 <xQueueReceive>
 8006816:	4603      	mov	r3, r0
 8006818:	2b00      	cmp	r3, #0
 800681a:	f47f af5b 	bne.w	80066d4 <prvProcessReceivedCommands+0x8>
	}
}
 800681e:	bf00      	nop
 8006820:	3730      	adds	r7, #48	; 0x30
 8006822:	46bd      	mov	sp, r7
 8006824:	bd80      	pop	{r7, pc}
 8006826:	bf00      	nop
 8006828:	20000c1c 	.word	0x20000c1c

0800682c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800682c:	b580      	push	{r7, lr}
 800682e:	b088      	sub	sp, #32
 8006830:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006832:	e044      	b.n	80068be <prvSwitchTimerLists+0x92>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006834:	4b2b      	ldr	r3, [pc, #172]	; (80068e4 <prvSwitchTimerLists+0xb8>)
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	68db      	ldr	r3, [r3, #12]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800683e:	4b29      	ldr	r3, [pc, #164]	; (80068e4 <prvSwitchTimerLists+0xb8>)
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	68db      	ldr	r3, [r3, #12]
 8006844:	68db      	ldr	r3, [r3, #12]
 8006846:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	3304      	adds	r3, #4
 800684c:	4618      	mov	r0, r3
 800684e:	f7fe f965 	bl	8004b1c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006856:	68f8      	ldr	r0, [r7, #12]
 8006858:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	69db      	ldr	r3, [r3, #28]
 800685e:	2b01      	cmp	r3, #1
 8006860:	d12d      	bne.n	80068be <prvSwitchTimerLists+0x92>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	699b      	ldr	r3, [r3, #24]
 8006866:	693a      	ldr	r2, [r7, #16]
 8006868:	4413      	add	r3, r2
 800686a:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800686c:	68ba      	ldr	r2, [r7, #8]
 800686e:	693b      	ldr	r3, [r7, #16]
 8006870:	429a      	cmp	r2, r3
 8006872:	d90e      	bls.n	8006892 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	68ba      	ldr	r2, [r7, #8]
 8006878:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	68fa      	ldr	r2, [r7, #12]
 800687e:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006880:	4b18      	ldr	r3, [pc, #96]	; (80068e4 <prvSwitchTimerLists+0xb8>)
 8006882:	681a      	ldr	r2, [r3, #0]
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	3304      	adds	r3, #4
 8006888:	4619      	mov	r1, r3
 800688a:	4610      	mov	r0, r2
 800688c:	f7fe f90e 	bl	8004aac <vListInsert>
 8006890:	e015      	b.n	80068be <prvSwitchTimerLists+0x92>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006892:	2300      	movs	r3, #0
 8006894:	9300      	str	r3, [sp, #0]
 8006896:	2300      	movs	r3, #0
 8006898:	693a      	ldr	r2, [r7, #16]
 800689a:	2100      	movs	r1, #0
 800689c:	68f8      	ldr	r0, [r7, #12]
 800689e:	f7ff fda3 	bl	80063e8 <xTimerGenericCommand>
 80068a2:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d109      	bne.n	80068be <prvSwitchTimerLists+0x92>
 80068aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068ae:	f383 8811 	msr	BASEPRI, r3
 80068b2:	f3bf 8f6f 	isb	sy
 80068b6:	f3bf 8f4f 	dsb	sy
 80068ba:	603b      	str	r3, [r7, #0]
 80068bc:	e7fe      	b.n	80068bc <prvSwitchTimerLists+0x90>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80068be:	4b09      	ldr	r3, [pc, #36]	; (80068e4 <prvSwitchTimerLists+0xb8>)
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d1b5      	bne.n	8006834 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80068c8:	4b06      	ldr	r3, [pc, #24]	; (80068e4 <prvSwitchTimerLists+0xb8>)
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80068ce:	4b06      	ldr	r3, [pc, #24]	; (80068e8 <prvSwitchTimerLists+0xbc>)
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	4a04      	ldr	r2, [pc, #16]	; (80068e4 <prvSwitchTimerLists+0xb8>)
 80068d4:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80068d6:	4a04      	ldr	r2, [pc, #16]	; (80068e8 <prvSwitchTimerLists+0xbc>)
 80068d8:	697b      	ldr	r3, [r7, #20]
 80068da:	6013      	str	r3, [r2, #0]
}
 80068dc:	bf00      	nop
 80068de:	3718      	adds	r7, #24
 80068e0:	46bd      	mov	sp, r7
 80068e2:	bd80      	pop	{r7, pc}
 80068e4:	20000c14 	.word	0x20000c14
 80068e8:	20000c18 	.word	0x20000c18

080068ec <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80068ec:	b580      	push	{r7, lr}
 80068ee:	b082      	sub	sp, #8
 80068f0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80068f2:	f000 f929 	bl	8006b48 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80068f6:	4b15      	ldr	r3, [pc, #84]	; (800694c <prvCheckForValidListAndQueue+0x60>)
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d120      	bne.n	8006940 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80068fe:	4814      	ldr	r0, [pc, #80]	; (8006950 <prvCheckForValidListAndQueue+0x64>)
 8006900:	f7fe f886 	bl	8004a10 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006904:	4813      	ldr	r0, [pc, #76]	; (8006954 <prvCheckForValidListAndQueue+0x68>)
 8006906:	f7fe f883 	bl	8004a10 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800690a:	4b13      	ldr	r3, [pc, #76]	; (8006958 <prvCheckForValidListAndQueue+0x6c>)
 800690c:	4a10      	ldr	r2, [pc, #64]	; (8006950 <prvCheckForValidListAndQueue+0x64>)
 800690e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006910:	4b12      	ldr	r3, [pc, #72]	; (800695c <prvCheckForValidListAndQueue+0x70>)
 8006912:	4a10      	ldr	r2, [pc, #64]	; (8006954 <prvCheckForValidListAndQueue+0x68>)
 8006914:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006916:	2300      	movs	r3, #0
 8006918:	9300      	str	r3, [sp, #0]
 800691a:	4b11      	ldr	r3, [pc, #68]	; (8006960 <prvCheckForValidListAndQueue+0x74>)
 800691c:	4a11      	ldr	r2, [pc, #68]	; (8006964 <prvCheckForValidListAndQueue+0x78>)
 800691e:	2110      	movs	r1, #16
 8006920:	200a      	movs	r0, #10
 8006922:	f7fe f98d 	bl	8004c40 <xQueueGenericCreateStatic>
 8006926:	4602      	mov	r2, r0
 8006928:	4b08      	ldr	r3, [pc, #32]	; (800694c <prvCheckForValidListAndQueue+0x60>)
 800692a:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800692c:	4b07      	ldr	r3, [pc, #28]	; (800694c <prvCheckForValidListAndQueue+0x60>)
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	2b00      	cmp	r3, #0
 8006932:	d005      	beq.n	8006940 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006934:	4b05      	ldr	r3, [pc, #20]	; (800694c <prvCheckForValidListAndQueue+0x60>)
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	490b      	ldr	r1, [pc, #44]	; (8006968 <prvCheckForValidListAndQueue+0x7c>)
 800693a:	4618      	mov	r0, r3
 800693c:	f7fe fdcc 	bl	80054d8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006940:	f000 f930 	bl	8006ba4 <vPortExitCritical>
}
 8006944:	bf00      	nop
 8006946:	46bd      	mov	sp, r7
 8006948:	bd80      	pop	{r7, pc}
 800694a:	bf00      	nop
 800694c:	20000c1c 	.word	0x20000c1c
 8006950:	20000bec 	.word	0x20000bec
 8006954:	20000c00 	.word	0x20000c00
 8006958:	20000c14 	.word	0x20000c14
 800695c:	20000c18 	.word	0x20000c18
 8006960:	20000cc8 	.word	0x20000cc8
 8006964:	20000c28 	.word	0x20000c28
 8006968:	08007234 	.word	0x08007234

0800696c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800696c:	b480      	push	{r7}
 800696e:	b085      	sub	sp, #20
 8006970:	af00      	add	r7, sp, #0
 8006972:	60f8      	str	r0, [r7, #12]
 8006974:	60b9      	str	r1, [r7, #8]
 8006976:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	3b04      	subs	r3, #4
 800697c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006984:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	3b04      	subs	r3, #4
 800698a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800698c:	68bb      	ldr	r3, [r7, #8]
 800698e:	f023 0201 	bic.w	r2, r3, #1
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	3b04      	subs	r3, #4
 800699a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800699c:	4a08      	ldr	r2, [pc, #32]	; (80069c0 <pxPortInitialiseStack+0x54>)
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	3b14      	subs	r3, #20
 80069a6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80069a8:	687a      	ldr	r2, [r7, #4]
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	3b20      	subs	r3, #32
 80069b2:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80069b4:	68fb      	ldr	r3, [r7, #12]
}
 80069b6:	4618      	mov	r0, r3
 80069b8:	3714      	adds	r7, #20
 80069ba:	46bd      	mov	sp, r7
 80069bc:	bc80      	pop	{r7}
 80069be:	4770      	bx	lr
 80069c0:	080069c5 	.word	0x080069c5

080069c4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80069c4:	b480      	push	{r7}
 80069c6:	b085      	sub	sp, #20
 80069c8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80069ca:	2300      	movs	r3, #0
 80069cc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80069ce:	4b10      	ldr	r3, [pc, #64]	; (8006a10 <prvTaskExitError+0x4c>)
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069d6:	d009      	beq.n	80069ec <prvTaskExitError+0x28>
 80069d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069dc:	f383 8811 	msr	BASEPRI, r3
 80069e0:	f3bf 8f6f 	isb	sy
 80069e4:	f3bf 8f4f 	dsb	sy
 80069e8:	60fb      	str	r3, [r7, #12]
 80069ea:	e7fe      	b.n	80069ea <prvTaskExitError+0x26>
 80069ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069f0:	f383 8811 	msr	BASEPRI, r3
 80069f4:	f3bf 8f6f 	isb	sy
 80069f8:	f3bf 8f4f 	dsb	sy
 80069fc:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80069fe:	bf00      	nop
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d0fc      	beq.n	8006a00 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006a06:	bf00      	nop
 8006a08:	3714      	adds	r7, #20
 8006a0a:	46bd      	mov	sp, r7
 8006a0c:	bc80      	pop	{r7}
 8006a0e:	4770      	bx	lr
 8006a10:	2000000c 	.word	0x2000000c
	...

08006a20 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006a20:	4b07      	ldr	r3, [pc, #28]	; (8006a40 <pxCurrentTCBConst2>)
 8006a22:	6819      	ldr	r1, [r3, #0]
 8006a24:	6808      	ldr	r0, [r1, #0]
 8006a26:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006a2a:	f380 8809 	msr	PSP, r0
 8006a2e:	f3bf 8f6f 	isb	sy
 8006a32:	f04f 0000 	mov.w	r0, #0
 8006a36:	f380 8811 	msr	BASEPRI, r0
 8006a3a:	f04e 0e0d 	orr.w	lr, lr, #13
 8006a3e:	4770      	bx	lr

08006a40 <pxCurrentTCBConst2>:
 8006a40:	200006ec 	.word	0x200006ec
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006a44:	bf00      	nop
 8006a46:	bf00      	nop

08006a48 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8006a48:	4806      	ldr	r0, [pc, #24]	; (8006a64 <prvPortStartFirstTask+0x1c>)
 8006a4a:	6800      	ldr	r0, [r0, #0]
 8006a4c:	6800      	ldr	r0, [r0, #0]
 8006a4e:	f380 8808 	msr	MSP, r0
 8006a52:	b662      	cpsie	i
 8006a54:	b661      	cpsie	f
 8006a56:	f3bf 8f4f 	dsb	sy
 8006a5a:	f3bf 8f6f 	isb	sy
 8006a5e:	df00      	svc	0
 8006a60:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006a62:	bf00      	nop
 8006a64:	e000ed08 	.word	0xe000ed08

08006a68 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006a68:	b580      	push	{r7, lr}
 8006a6a:	b084      	sub	sp, #16
 8006a6c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006a6e:	4b31      	ldr	r3, [pc, #196]	; (8006b34 <xPortStartScheduler+0xcc>)
 8006a70:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	781b      	ldrb	r3, [r3, #0]
 8006a76:	b2db      	uxtb	r3, r3
 8006a78:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	22ff      	movs	r2, #255	; 0xff
 8006a7e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	781b      	ldrb	r3, [r3, #0]
 8006a84:	b2db      	uxtb	r3, r3
 8006a86:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006a88:	78fb      	ldrb	r3, [r7, #3]
 8006a8a:	b2db      	uxtb	r3, r3
 8006a8c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006a90:	b2da      	uxtb	r2, r3
 8006a92:	4b29      	ldr	r3, [pc, #164]	; (8006b38 <xPortStartScheduler+0xd0>)
 8006a94:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006a96:	4b29      	ldr	r3, [pc, #164]	; (8006b3c <xPortStartScheduler+0xd4>)
 8006a98:	2207      	movs	r2, #7
 8006a9a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006a9c:	e009      	b.n	8006ab2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8006a9e:	4b27      	ldr	r3, [pc, #156]	; (8006b3c <xPortStartScheduler+0xd4>)
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	3b01      	subs	r3, #1
 8006aa4:	4a25      	ldr	r2, [pc, #148]	; (8006b3c <xPortStartScheduler+0xd4>)
 8006aa6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006aa8:	78fb      	ldrb	r3, [r7, #3]
 8006aaa:	b2db      	uxtb	r3, r3
 8006aac:	005b      	lsls	r3, r3, #1
 8006aae:	b2db      	uxtb	r3, r3
 8006ab0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006ab2:	78fb      	ldrb	r3, [r7, #3]
 8006ab4:	b2db      	uxtb	r3, r3
 8006ab6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006aba:	2b80      	cmp	r3, #128	; 0x80
 8006abc:	d0ef      	beq.n	8006a9e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006abe:	4b1f      	ldr	r3, [pc, #124]	; (8006b3c <xPortStartScheduler+0xd4>)
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	f1c3 0307 	rsb	r3, r3, #7
 8006ac6:	2b04      	cmp	r3, #4
 8006ac8:	d009      	beq.n	8006ade <xPortStartScheduler+0x76>
 8006aca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ace:	f383 8811 	msr	BASEPRI, r3
 8006ad2:	f3bf 8f6f 	isb	sy
 8006ad6:	f3bf 8f4f 	dsb	sy
 8006ada:	60bb      	str	r3, [r7, #8]
 8006adc:	e7fe      	b.n	8006adc <xPortStartScheduler+0x74>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006ade:	4b17      	ldr	r3, [pc, #92]	; (8006b3c <xPortStartScheduler+0xd4>)
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	021b      	lsls	r3, r3, #8
 8006ae4:	4a15      	ldr	r2, [pc, #84]	; (8006b3c <xPortStartScheduler+0xd4>)
 8006ae6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006ae8:	4b14      	ldr	r3, [pc, #80]	; (8006b3c <xPortStartScheduler+0xd4>)
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006af0:	4a12      	ldr	r2, [pc, #72]	; (8006b3c <xPortStartScheduler+0xd4>)
 8006af2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	b2da      	uxtb	r2, r3
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006afc:	4b10      	ldr	r3, [pc, #64]	; (8006b40 <xPortStartScheduler+0xd8>)
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	4a0f      	ldr	r2, [pc, #60]	; (8006b40 <xPortStartScheduler+0xd8>)
 8006b02:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006b06:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006b08:	4b0d      	ldr	r3, [pc, #52]	; (8006b40 <xPortStartScheduler+0xd8>)
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	4a0c      	ldr	r2, [pc, #48]	; (8006b40 <xPortStartScheduler+0xd8>)
 8006b0e:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8006b12:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006b14:	f000 f8b0 	bl	8006c78 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006b18:	4b0a      	ldr	r3, [pc, #40]	; (8006b44 <xPortStartScheduler+0xdc>)
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006b1e:	f7ff ff93 	bl	8006a48 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006b22:	f7ff f8d7 	bl	8005cd4 <vTaskSwitchContext>
	prvTaskExitError();
 8006b26:	f7ff ff4d 	bl	80069c4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006b2a:	2300      	movs	r3, #0
}
 8006b2c:	4618      	mov	r0, r3
 8006b2e:	3710      	adds	r7, #16
 8006b30:	46bd      	mov	sp, r7
 8006b32:	bd80      	pop	{r7, pc}
 8006b34:	e000e400 	.word	0xe000e400
 8006b38:	20000d18 	.word	0x20000d18
 8006b3c:	20000d1c 	.word	0x20000d1c
 8006b40:	e000ed20 	.word	0xe000ed20
 8006b44:	2000000c 	.word	0x2000000c

08006b48 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006b48:	b480      	push	{r7}
 8006b4a:	b083      	sub	sp, #12
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b52:	f383 8811 	msr	BASEPRI, r3
 8006b56:	f3bf 8f6f 	isb	sy
 8006b5a:	f3bf 8f4f 	dsb	sy
 8006b5e:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006b60:	4b0e      	ldr	r3, [pc, #56]	; (8006b9c <vPortEnterCritical+0x54>)
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	3301      	adds	r3, #1
 8006b66:	4a0d      	ldr	r2, [pc, #52]	; (8006b9c <vPortEnterCritical+0x54>)
 8006b68:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006b6a:	4b0c      	ldr	r3, [pc, #48]	; (8006b9c <vPortEnterCritical+0x54>)
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	2b01      	cmp	r3, #1
 8006b70:	d10e      	bne.n	8006b90 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006b72:	4b0b      	ldr	r3, [pc, #44]	; (8006ba0 <vPortEnterCritical+0x58>)
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	b2db      	uxtb	r3, r3
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d009      	beq.n	8006b90 <vPortEnterCritical+0x48>
 8006b7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b80:	f383 8811 	msr	BASEPRI, r3
 8006b84:	f3bf 8f6f 	isb	sy
 8006b88:	f3bf 8f4f 	dsb	sy
 8006b8c:	603b      	str	r3, [r7, #0]
 8006b8e:	e7fe      	b.n	8006b8e <vPortEnterCritical+0x46>
	}
}
 8006b90:	bf00      	nop
 8006b92:	370c      	adds	r7, #12
 8006b94:	46bd      	mov	sp, r7
 8006b96:	bc80      	pop	{r7}
 8006b98:	4770      	bx	lr
 8006b9a:	bf00      	nop
 8006b9c:	2000000c 	.word	0x2000000c
 8006ba0:	e000ed04 	.word	0xe000ed04

08006ba4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006ba4:	b480      	push	{r7}
 8006ba6:	b083      	sub	sp, #12
 8006ba8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006baa:	4b10      	ldr	r3, [pc, #64]	; (8006bec <vPortExitCritical+0x48>)
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d109      	bne.n	8006bc6 <vPortExitCritical+0x22>
 8006bb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bb6:	f383 8811 	msr	BASEPRI, r3
 8006bba:	f3bf 8f6f 	isb	sy
 8006bbe:	f3bf 8f4f 	dsb	sy
 8006bc2:	607b      	str	r3, [r7, #4]
 8006bc4:	e7fe      	b.n	8006bc4 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8006bc6:	4b09      	ldr	r3, [pc, #36]	; (8006bec <vPortExitCritical+0x48>)
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	3b01      	subs	r3, #1
 8006bcc:	4a07      	ldr	r2, [pc, #28]	; (8006bec <vPortExitCritical+0x48>)
 8006bce:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006bd0:	4b06      	ldr	r3, [pc, #24]	; (8006bec <vPortExitCritical+0x48>)
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d104      	bne.n	8006be2 <vPortExitCritical+0x3e>
 8006bd8:	2300      	movs	r3, #0
 8006bda:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006bdc:	683b      	ldr	r3, [r7, #0]
 8006bde:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8006be2:	bf00      	nop
 8006be4:	370c      	adds	r7, #12
 8006be6:	46bd      	mov	sp, r7
 8006be8:	bc80      	pop	{r7}
 8006bea:	4770      	bx	lr
 8006bec:	2000000c 	.word	0x2000000c

08006bf0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006bf0:	f3ef 8009 	mrs	r0, PSP
 8006bf4:	f3bf 8f6f 	isb	sy
 8006bf8:	4b0d      	ldr	r3, [pc, #52]	; (8006c30 <pxCurrentTCBConst>)
 8006bfa:	681a      	ldr	r2, [r3, #0]
 8006bfc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006c00:	6010      	str	r0, [r2, #0]
 8006c02:	e92d 4008 	stmdb	sp!, {r3, lr}
 8006c06:	f04f 0050 	mov.w	r0, #80	; 0x50
 8006c0a:	f380 8811 	msr	BASEPRI, r0
 8006c0e:	f7ff f861 	bl	8005cd4 <vTaskSwitchContext>
 8006c12:	f04f 0000 	mov.w	r0, #0
 8006c16:	f380 8811 	msr	BASEPRI, r0
 8006c1a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8006c1e:	6819      	ldr	r1, [r3, #0]
 8006c20:	6808      	ldr	r0, [r1, #0]
 8006c22:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006c26:	f380 8809 	msr	PSP, r0
 8006c2a:	f3bf 8f6f 	isb	sy
 8006c2e:	4770      	bx	lr

08006c30 <pxCurrentTCBConst>:
 8006c30:	200006ec 	.word	0x200006ec
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006c34:	bf00      	nop
 8006c36:	bf00      	nop

08006c38 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006c38:	b580      	push	{r7, lr}
 8006c3a:	b082      	sub	sp, #8
 8006c3c:	af00      	add	r7, sp, #0
	__asm volatile
 8006c3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c42:	f383 8811 	msr	BASEPRI, r3
 8006c46:	f3bf 8f6f 	isb	sy
 8006c4a:	f3bf 8f4f 	dsb	sy
 8006c4e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006c50:	f7fe ff82 	bl	8005b58 <xTaskIncrementTick>
 8006c54:	4603      	mov	r3, r0
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d003      	beq.n	8006c62 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006c5a:	4b06      	ldr	r3, [pc, #24]	; (8006c74 <SysTick_Handler+0x3c>)
 8006c5c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006c60:	601a      	str	r2, [r3, #0]
 8006c62:	2300      	movs	r3, #0
 8006c64:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006c66:	683b      	ldr	r3, [r7, #0]
 8006c68:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8006c6c:	bf00      	nop
 8006c6e:	3708      	adds	r7, #8
 8006c70:	46bd      	mov	sp, r7
 8006c72:	bd80      	pop	{r7, pc}
 8006c74:	e000ed04 	.word	0xe000ed04

08006c78 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006c78:	b480      	push	{r7}
 8006c7a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006c7c:	4b0a      	ldr	r3, [pc, #40]	; (8006ca8 <vPortSetupTimerInterrupt+0x30>)
 8006c7e:	2200      	movs	r2, #0
 8006c80:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006c82:	4b0a      	ldr	r3, [pc, #40]	; (8006cac <vPortSetupTimerInterrupt+0x34>)
 8006c84:	2200      	movs	r2, #0
 8006c86:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006c88:	4b09      	ldr	r3, [pc, #36]	; (8006cb0 <vPortSetupTimerInterrupt+0x38>)
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	4a09      	ldr	r2, [pc, #36]	; (8006cb4 <vPortSetupTimerInterrupt+0x3c>)
 8006c8e:	fba2 2303 	umull	r2, r3, r2, r3
 8006c92:	099b      	lsrs	r3, r3, #6
 8006c94:	4a08      	ldr	r2, [pc, #32]	; (8006cb8 <vPortSetupTimerInterrupt+0x40>)
 8006c96:	3b01      	subs	r3, #1
 8006c98:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006c9a:	4b03      	ldr	r3, [pc, #12]	; (8006ca8 <vPortSetupTimerInterrupt+0x30>)
 8006c9c:	2207      	movs	r2, #7
 8006c9e:	601a      	str	r2, [r3, #0]
}
 8006ca0:	bf00      	nop
 8006ca2:	46bd      	mov	sp, r7
 8006ca4:	bc80      	pop	{r7}
 8006ca6:	4770      	bx	lr
 8006ca8:	e000e010 	.word	0xe000e010
 8006cac:	e000e018 	.word	0xe000e018
 8006cb0:	20000000 	.word	0x20000000
 8006cb4:	10624dd3 	.word	0x10624dd3
 8006cb8:	e000e014 	.word	0xe000e014

08006cbc <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006cbc:	b480      	push	{r7}
 8006cbe:	b085      	sub	sp, #20
 8006cc0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006cc2:	f3ef 8305 	mrs	r3, IPSR
 8006cc6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	2b0f      	cmp	r3, #15
 8006ccc:	d913      	bls.n	8006cf6 <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006cce:	4a15      	ldr	r2, [pc, #84]	; (8006d24 <vPortValidateInterruptPriority+0x68>)
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	4413      	add	r3, r2
 8006cd4:	781b      	ldrb	r3, [r3, #0]
 8006cd6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006cd8:	4b13      	ldr	r3, [pc, #76]	; (8006d28 <vPortValidateInterruptPriority+0x6c>)
 8006cda:	781b      	ldrb	r3, [r3, #0]
 8006cdc:	7afa      	ldrb	r2, [r7, #11]
 8006cde:	429a      	cmp	r2, r3
 8006ce0:	d209      	bcs.n	8006cf6 <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8006ce2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ce6:	f383 8811 	msr	BASEPRI, r3
 8006cea:	f3bf 8f6f 	isb	sy
 8006cee:	f3bf 8f4f 	dsb	sy
 8006cf2:	607b      	str	r3, [r7, #4]
 8006cf4:	e7fe      	b.n	8006cf4 <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006cf6:	4b0d      	ldr	r3, [pc, #52]	; (8006d2c <vPortValidateInterruptPriority+0x70>)
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8006cfe:	4b0c      	ldr	r3, [pc, #48]	; (8006d30 <vPortValidateInterruptPriority+0x74>)
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	429a      	cmp	r2, r3
 8006d04:	d909      	bls.n	8006d1a <vPortValidateInterruptPriority+0x5e>
 8006d06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d0a:	f383 8811 	msr	BASEPRI, r3
 8006d0e:	f3bf 8f6f 	isb	sy
 8006d12:	f3bf 8f4f 	dsb	sy
 8006d16:	603b      	str	r3, [r7, #0]
 8006d18:	e7fe      	b.n	8006d18 <vPortValidateInterruptPriority+0x5c>
	}
 8006d1a:	bf00      	nop
 8006d1c:	3714      	adds	r7, #20
 8006d1e:	46bd      	mov	sp, r7
 8006d20:	bc80      	pop	{r7}
 8006d22:	4770      	bx	lr
 8006d24:	e000e3f0 	.word	0xe000e3f0
 8006d28:	20000d18 	.word	0x20000d18
 8006d2c:	e000ed0c 	.word	0xe000ed0c
 8006d30:	20000d1c 	.word	0x20000d1c

08006d34 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006d34:	b580      	push	{r7, lr}
 8006d36:	b08a      	sub	sp, #40	; 0x28
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006d3c:	2300      	movs	r3, #0
 8006d3e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006d40:	f7fe fe52 	bl	80059e8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006d44:	4b57      	ldr	r3, [pc, #348]	; (8006ea4 <pvPortMalloc+0x170>)
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d101      	bne.n	8006d50 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006d4c:	f000 f90c 	bl	8006f68 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006d50:	4b55      	ldr	r3, [pc, #340]	; (8006ea8 <pvPortMalloc+0x174>)
 8006d52:	681a      	ldr	r2, [r3, #0]
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	4013      	ands	r3, r2
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	f040 808c 	bne.w	8006e76 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d01c      	beq.n	8006d9e <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8006d64:	2208      	movs	r2, #8
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	4413      	add	r3, r2
 8006d6a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	f003 0307 	and.w	r3, r3, #7
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d013      	beq.n	8006d9e <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	f023 0307 	bic.w	r3, r3, #7
 8006d7c:	3308      	adds	r3, #8
 8006d7e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	f003 0307 	and.w	r3, r3, #7
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d009      	beq.n	8006d9e <pvPortMalloc+0x6a>
 8006d8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d8e:	f383 8811 	msr	BASEPRI, r3
 8006d92:	f3bf 8f6f 	isb	sy
 8006d96:	f3bf 8f4f 	dsb	sy
 8006d9a:	617b      	str	r3, [r7, #20]
 8006d9c:	e7fe      	b.n	8006d9c <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d068      	beq.n	8006e76 <pvPortMalloc+0x142>
 8006da4:	4b41      	ldr	r3, [pc, #260]	; (8006eac <pvPortMalloc+0x178>)
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	687a      	ldr	r2, [r7, #4]
 8006daa:	429a      	cmp	r2, r3
 8006dac:	d863      	bhi.n	8006e76 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006dae:	4b40      	ldr	r3, [pc, #256]	; (8006eb0 <pvPortMalloc+0x17c>)
 8006db0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006db2:	4b3f      	ldr	r3, [pc, #252]	; (8006eb0 <pvPortMalloc+0x17c>)
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006db8:	e004      	b.n	8006dc4 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8006dba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dbc:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006dbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006dc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dc6:	685b      	ldr	r3, [r3, #4]
 8006dc8:	687a      	ldr	r2, [r7, #4]
 8006dca:	429a      	cmp	r2, r3
 8006dcc:	d903      	bls.n	8006dd6 <pvPortMalloc+0xa2>
 8006dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d1f1      	bne.n	8006dba <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006dd6:	4b33      	ldr	r3, [pc, #204]	; (8006ea4 <pvPortMalloc+0x170>)
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006ddc:	429a      	cmp	r2, r3
 8006dde:	d04a      	beq.n	8006e76 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006de0:	6a3b      	ldr	r3, [r7, #32]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	2208      	movs	r2, #8
 8006de6:	4413      	add	r3, r2
 8006de8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dec:	681a      	ldr	r2, [r3, #0]
 8006dee:	6a3b      	ldr	r3, [r7, #32]
 8006df0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006df2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006df4:	685a      	ldr	r2, [r3, #4]
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	1ad2      	subs	r2, r2, r3
 8006dfa:	2308      	movs	r3, #8
 8006dfc:	005b      	lsls	r3, r3, #1
 8006dfe:	429a      	cmp	r2, r3
 8006e00:	d91e      	bls.n	8006e40 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006e02:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	4413      	add	r3, r2
 8006e08:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006e0a:	69bb      	ldr	r3, [r7, #24]
 8006e0c:	f003 0307 	and.w	r3, r3, #7
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d009      	beq.n	8006e28 <pvPortMalloc+0xf4>
 8006e14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e18:	f383 8811 	msr	BASEPRI, r3
 8006e1c:	f3bf 8f6f 	isb	sy
 8006e20:	f3bf 8f4f 	dsb	sy
 8006e24:	613b      	str	r3, [r7, #16]
 8006e26:	e7fe      	b.n	8006e26 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006e28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e2a:	685a      	ldr	r2, [r3, #4]
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	1ad2      	subs	r2, r2, r3
 8006e30:	69bb      	ldr	r3, [r7, #24]
 8006e32:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006e34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e36:	687a      	ldr	r2, [r7, #4]
 8006e38:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006e3a:	69b8      	ldr	r0, [r7, #24]
 8006e3c:	f000 f8f6 	bl	800702c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006e40:	4b1a      	ldr	r3, [pc, #104]	; (8006eac <pvPortMalloc+0x178>)
 8006e42:	681a      	ldr	r2, [r3, #0]
 8006e44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e46:	685b      	ldr	r3, [r3, #4]
 8006e48:	1ad3      	subs	r3, r2, r3
 8006e4a:	4a18      	ldr	r2, [pc, #96]	; (8006eac <pvPortMalloc+0x178>)
 8006e4c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006e4e:	4b17      	ldr	r3, [pc, #92]	; (8006eac <pvPortMalloc+0x178>)
 8006e50:	681a      	ldr	r2, [r3, #0]
 8006e52:	4b18      	ldr	r3, [pc, #96]	; (8006eb4 <pvPortMalloc+0x180>)
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	429a      	cmp	r2, r3
 8006e58:	d203      	bcs.n	8006e62 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006e5a:	4b14      	ldr	r3, [pc, #80]	; (8006eac <pvPortMalloc+0x178>)
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	4a15      	ldr	r2, [pc, #84]	; (8006eb4 <pvPortMalloc+0x180>)
 8006e60:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006e62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e64:	685a      	ldr	r2, [r3, #4]
 8006e66:	4b10      	ldr	r3, [pc, #64]	; (8006ea8 <pvPortMalloc+0x174>)
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	431a      	orrs	r2, r3
 8006e6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e6e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006e70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e72:	2200      	movs	r2, #0
 8006e74:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006e76:	f7fe fdc5 	bl	8005a04 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006e7a:	69fb      	ldr	r3, [r7, #28]
 8006e7c:	f003 0307 	and.w	r3, r3, #7
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d009      	beq.n	8006e98 <pvPortMalloc+0x164>
 8006e84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e88:	f383 8811 	msr	BASEPRI, r3
 8006e8c:	f3bf 8f6f 	isb	sy
 8006e90:	f3bf 8f4f 	dsb	sy
 8006e94:	60fb      	str	r3, [r7, #12]
 8006e96:	e7fe      	b.n	8006e96 <pvPortMalloc+0x162>
	return pvReturn;
 8006e98:	69fb      	ldr	r3, [r7, #28]
}
 8006e9a:	4618      	mov	r0, r3
 8006e9c:	3728      	adds	r7, #40	; 0x28
 8006e9e:	46bd      	mov	sp, r7
 8006ea0:	bd80      	pop	{r7, pc}
 8006ea2:	bf00      	nop
 8006ea4:	200020b0 	.word	0x200020b0
 8006ea8:	200020bc 	.word	0x200020bc
 8006eac:	200020b4 	.word	0x200020b4
 8006eb0:	200020a8 	.word	0x200020a8
 8006eb4:	200020b8 	.word	0x200020b8

08006eb8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006eb8:	b580      	push	{r7, lr}
 8006eba:	b086      	sub	sp, #24
 8006ebc:	af00      	add	r7, sp, #0
 8006ebe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d046      	beq.n	8006f58 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006eca:	2308      	movs	r3, #8
 8006ecc:	425b      	negs	r3, r3
 8006ece:	697a      	ldr	r2, [r7, #20]
 8006ed0:	4413      	add	r3, r2
 8006ed2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006ed4:	697b      	ldr	r3, [r7, #20]
 8006ed6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006ed8:	693b      	ldr	r3, [r7, #16]
 8006eda:	685a      	ldr	r2, [r3, #4]
 8006edc:	4b20      	ldr	r3, [pc, #128]	; (8006f60 <vPortFree+0xa8>)
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	4013      	ands	r3, r2
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d109      	bne.n	8006efa <vPortFree+0x42>
 8006ee6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006eea:	f383 8811 	msr	BASEPRI, r3
 8006eee:	f3bf 8f6f 	isb	sy
 8006ef2:	f3bf 8f4f 	dsb	sy
 8006ef6:	60fb      	str	r3, [r7, #12]
 8006ef8:	e7fe      	b.n	8006ef8 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006efa:	693b      	ldr	r3, [r7, #16]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d009      	beq.n	8006f16 <vPortFree+0x5e>
 8006f02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f06:	f383 8811 	msr	BASEPRI, r3
 8006f0a:	f3bf 8f6f 	isb	sy
 8006f0e:	f3bf 8f4f 	dsb	sy
 8006f12:	60bb      	str	r3, [r7, #8]
 8006f14:	e7fe      	b.n	8006f14 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006f16:	693b      	ldr	r3, [r7, #16]
 8006f18:	685a      	ldr	r2, [r3, #4]
 8006f1a:	4b11      	ldr	r3, [pc, #68]	; (8006f60 <vPortFree+0xa8>)
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	4013      	ands	r3, r2
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d019      	beq.n	8006f58 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006f24:	693b      	ldr	r3, [r7, #16]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d115      	bne.n	8006f58 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006f2c:	693b      	ldr	r3, [r7, #16]
 8006f2e:	685a      	ldr	r2, [r3, #4]
 8006f30:	4b0b      	ldr	r3, [pc, #44]	; (8006f60 <vPortFree+0xa8>)
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	43db      	mvns	r3, r3
 8006f36:	401a      	ands	r2, r3
 8006f38:	693b      	ldr	r3, [r7, #16]
 8006f3a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006f3c:	f7fe fd54 	bl	80059e8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006f40:	693b      	ldr	r3, [r7, #16]
 8006f42:	685a      	ldr	r2, [r3, #4]
 8006f44:	4b07      	ldr	r3, [pc, #28]	; (8006f64 <vPortFree+0xac>)
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	4413      	add	r3, r2
 8006f4a:	4a06      	ldr	r2, [pc, #24]	; (8006f64 <vPortFree+0xac>)
 8006f4c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006f4e:	6938      	ldr	r0, [r7, #16]
 8006f50:	f000 f86c 	bl	800702c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8006f54:	f7fe fd56 	bl	8005a04 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006f58:	bf00      	nop
 8006f5a:	3718      	adds	r7, #24
 8006f5c:	46bd      	mov	sp, r7
 8006f5e:	bd80      	pop	{r7, pc}
 8006f60:	200020bc 	.word	0x200020bc
 8006f64:	200020b4 	.word	0x200020b4

08006f68 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006f68:	b480      	push	{r7}
 8006f6a:	b085      	sub	sp, #20
 8006f6c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006f6e:	f241 3388 	movw	r3, #5000	; 0x1388
 8006f72:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006f74:	4b27      	ldr	r3, [pc, #156]	; (8007014 <prvHeapInit+0xac>)
 8006f76:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	f003 0307 	and.w	r3, r3, #7
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d00c      	beq.n	8006f9c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	3307      	adds	r3, #7
 8006f86:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	f023 0307 	bic.w	r3, r3, #7
 8006f8e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006f90:	68ba      	ldr	r2, [r7, #8]
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	1ad3      	subs	r3, r2, r3
 8006f96:	4a1f      	ldr	r2, [pc, #124]	; (8007014 <prvHeapInit+0xac>)
 8006f98:	4413      	add	r3, r2
 8006f9a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006fa0:	4a1d      	ldr	r2, [pc, #116]	; (8007018 <prvHeapInit+0xb0>)
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006fa6:	4b1c      	ldr	r3, [pc, #112]	; (8007018 <prvHeapInit+0xb0>)
 8006fa8:	2200      	movs	r2, #0
 8006faa:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	68ba      	ldr	r2, [r7, #8]
 8006fb0:	4413      	add	r3, r2
 8006fb2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006fb4:	2208      	movs	r2, #8
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	1a9b      	subs	r3, r3, r2
 8006fba:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	f023 0307 	bic.w	r3, r3, #7
 8006fc2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	4a15      	ldr	r2, [pc, #84]	; (800701c <prvHeapInit+0xb4>)
 8006fc8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006fca:	4b14      	ldr	r3, [pc, #80]	; (800701c <prvHeapInit+0xb4>)
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	2200      	movs	r2, #0
 8006fd0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006fd2:	4b12      	ldr	r3, [pc, #72]	; (800701c <prvHeapInit+0xb4>)
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	2200      	movs	r2, #0
 8006fd8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006fde:	683b      	ldr	r3, [r7, #0]
 8006fe0:	68fa      	ldr	r2, [r7, #12]
 8006fe2:	1ad2      	subs	r2, r2, r3
 8006fe4:	683b      	ldr	r3, [r7, #0]
 8006fe6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006fe8:	4b0c      	ldr	r3, [pc, #48]	; (800701c <prvHeapInit+0xb4>)
 8006fea:	681a      	ldr	r2, [r3, #0]
 8006fec:	683b      	ldr	r3, [r7, #0]
 8006fee:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006ff0:	683b      	ldr	r3, [r7, #0]
 8006ff2:	685b      	ldr	r3, [r3, #4]
 8006ff4:	4a0a      	ldr	r2, [pc, #40]	; (8007020 <prvHeapInit+0xb8>)
 8006ff6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006ff8:	683b      	ldr	r3, [r7, #0]
 8006ffa:	685b      	ldr	r3, [r3, #4]
 8006ffc:	4a09      	ldr	r2, [pc, #36]	; (8007024 <prvHeapInit+0xbc>)
 8006ffe:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007000:	4b09      	ldr	r3, [pc, #36]	; (8007028 <prvHeapInit+0xc0>)
 8007002:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007006:	601a      	str	r2, [r3, #0]
}
 8007008:	bf00      	nop
 800700a:	3714      	adds	r7, #20
 800700c:	46bd      	mov	sp, r7
 800700e:	bc80      	pop	{r7}
 8007010:	4770      	bx	lr
 8007012:	bf00      	nop
 8007014:	20000d20 	.word	0x20000d20
 8007018:	200020a8 	.word	0x200020a8
 800701c:	200020b0 	.word	0x200020b0
 8007020:	200020b8 	.word	0x200020b8
 8007024:	200020b4 	.word	0x200020b4
 8007028:	200020bc 	.word	0x200020bc

0800702c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800702c:	b480      	push	{r7}
 800702e:	b085      	sub	sp, #20
 8007030:	af00      	add	r7, sp, #0
 8007032:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007034:	4b27      	ldr	r3, [pc, #156]	; (80070d4 <prvInsertBlockIntoFreeList+0xa8>)
 8007036:	60fb      	str	r3, [r7, #12]
 8007038:	e002      	b.n	8007040 <prvInsertBlockIntoFreeList+0x14>
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	60fb      	str	r3, [r7, #12]
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	687a      	ldr	r2, [r7, #4]
 8007046:	429a      	cmp	r2, r3
 8007048:	d8f7      	bhi.n	800703a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	685b      	ldr	r3, [r3, #4]
 8007052:	68ba      	ldr	r2, [r7, #8]
 8007054:	4413      	add	r3, r2
 8007056:	687a      	ldr	r2, [r7, #4]
 8007058:	429a      	cmp	r2, r3
 800705a:	d108      	bne.n	800706e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	685a      	ldr	r2, [r3, #4]
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	685b      	ldr	r3, [r3, #4]
 8007064:	441a      	add	r2, r3
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	685b      	ldr	r3, [r3, #4]
 8007076:	68ba      	ldr	r2, [r7, #8]
 8007078:	441a      	add	r2, r3
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	429a      	cmp	r2, r3
 8007080:	d118      	bne.n	80070b4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	681a      	ldr	r2, [r3, #0]
 8007086:	4b14      	ldr	r3, [pc, #80]	; (80070d8 <prvInsertBlockIntoFreeList+0xac>)
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	429a      	cmp	r2, r3
 800708c:	d00d      	beq.n	80070aa <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	685a      	ldr	r2, [r3, #4]
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	685b      	ldr	r3, [r3, #4]
 8007098:	441a      	add	r2, r3
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	681a      	ldr	r2, [r3, #0]
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	601a      	str	r2, [r3, #0]
 80070a8:	e008      	b.n	80070bc <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80070aa:	4b0b      	ldr	r3, [pc, #44]	; (80070d8 <prvInsertBlockIntoFreeList+0xac>)
 80070ac:	681a      	ldr	r2, [r3, #0]
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	601a      	str	r2, [r3, #0]
 80070b2:	e003      	b.n	80070bc <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	681a      	ldr	r2, [r3, #0]
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80070bc:	68fa      	ldr	r2, [r7, #12]
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	429a      	cmp	r2, r3
 80070c2:	d002      	beq.n	80070ca <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	687a      	ldr	r2, [r7, #4]
 80070c8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80070ca:	bf00      	nop
 80070cc:	3714      	adds	r7, #20
 80070ce:	46bd      	mov	sp, r7
 80070d0:	bc80      	pop	{r7}
 80070d2:	4770      	bx	lr
 80070d4:	200020a8 	.word	0x200020a8
 80070d8:	200020b0 	.word	0x200020b0

080070dc <__libc_init_array>:
 80070dc:	b570      	push	{r4, r5, r6, lr}
 80070de:	2500      	movs	r5, #0
 80070e0:	4e0c      	ldr	r6, [pc, #48]	; (8007114 <__libc_init_array+0x38>)
 80070e2:	4c0d      	ldr	r4, [pc, #52]	; (8007118 <__libc_init_array+0x3c>)
 80070e4:	1ba4      	subs	r4, r4, r6
 80070e6:	10a4      	asrs	r4, r4, #2
 80070e8:	42a5      	cmp	r5, r4
 80070ea:	d109      	bne.n	8007100 <__libc_init_array+0x24>
 80070ec:	f000 f82e 	bl	800714c <_init>
 80070f0:	2500      	movs	r5, #0
 80070f2:	4e0a      	ldr	r6, [pc, #40]	; (800711c <__libc_init_array+0x40>)
 80070f4:	4c0a      	ldr	r4, [pc, #40]	; (8007120 <__libc_init_array+0x44>)
 80070f6:	1ba4      	subs	r4, r4, r6
 80070f8:	10a4      	asrs	r4, r4, #2
 80070fa:	42a5      	cmp	r5, r4
 80070fc:	d105      	bne.n	800710a <__libc_init_array+0x2e>
 80070fe:	bd70      	pop	{r4, r5, r6, pc}
 8007100:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007104:	4798      	blx	r3
 8007106:	3501      	adds	r5, #1
 8007108:	e7ee      	b.n	80070e8 <__libc_init_array+0xc>
 800710a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800710e:	4798      	blx	r3
 8007110:	3501      	adds	r5, #1
 8007112:	e7f2      	b.n	80070fa <__libc_init_array+0x1e>
 8007114:	080073a4 	.word	0x080073a4
 8007118:	080073a4 	.word	0x080073a4
 800711c:	080073a4 	.word	0x080073a4
 8007120:	080073a8 	.word	0x080073a8

08007124 <memcpy>:
 8007124:	b510      	push	{r4, lr}
 8007126:	1e43      	subs	r3, r0, #1
 8007128:	440a      	add	r2, r1
 800712a:	4291      	cmp	r1, r2
 800712c:	d100      	bne.n	8007130 <memcpy+0xc>
 800712e:	bd10      	pop	{r4, pc}
 8007130:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007134:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007138:	e7f7      	b.n	800712a <memcpy+0x6>

0800713a <memset>:
 800713a:	4603      	mov	r3, r0
 800713c:	4402      	add	r2, r0
 800713e:	4293      	cmp	r3, r2
 8007140:	d100      	bne.n	8007144 <memset+0xa>
 8007142:	4770      	bx	lr
 8007144:	f803 1b01 	strb.w	r1, [r3], #1
 8007148:	e7f9      	b.n	800713e <memset+0x4>
	...

0800714c <_init>:
 800714c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800714e:	bf00      	nop
 8007150:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007152:	bc08      	pop	{r3}
 8007154:	469e      	mov	lr, r3
 8007156:	4770      	bx	lr

08007158 <_fini>:
 8007158:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800715a:	bf00      	nop
 800715c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800715e:	bc08      	pop	{r3}
 8007160:	469e      	mov	lr, r3
 8007162:	4770      	bx	lr
