/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [14:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [22:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [5:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = ~(celloutsig_0_1z & celloutsig_0_0z);
  assign celloutsig_0_8z = !(celloutsig_0_3z ? celloutsig_0_6z : celloutsig_0_6z);
  assign celloutsig_0_7z = ~(celloutsig_0_1z | in_data[1]);
  assign celloutsig_1_3z = ~celloutsig_1_2z;
  assign celloutsig_0_3z = ~((celloutsig_0_0z | celloutsig_0_2z) & celloutsig_0_1z);
  assign celloutsig_0_2z = celloutsig_0_1z | ~(celloutsig_0_1z);
  assign celloutsig_1_0z = in_data[128] | ~(in_data[154]);
  assign celloutsig_0_13z = in_data[73] ^ celloutsig_0_5z[1];
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 15'h0000;
    else _00_ <= { in_data[45:35], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_15z = { _00_[1], celloutsig_0_0z, celloutsig_0_5z } & { in_data[59:55], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_13z };
  assign celloutsig_0_14z = in_data[65:37] <= { in_data[30:13], celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_13z };
  assign celloutsig_1_19z = celloutsig_1_1z[13:9] < celloutsig_1_9z[5:1];
  assign celloutsig_1_5z = { in_data[113:105], celloutsig_1_2z, celloutsig_1_2z } < { celloutsig_1_1z[13:8], celloutsig_1_4z };
  assign celloutsig_1_2z = celloutsig_1_0z & ~(in_data[165]);
  assign celloutsig_1_6z = { in_data[142:135], celloutsig_1_5z } != in_data[133:125];
  assign celloutsig_1_18z = in_data[104:101] !== in_data[107:104];
  assign celloutsig_0_0z = & in_data[52:42];
  assign celloutsig_0_1z = & in_data[26:23];
  assign celloutsig_0_9z = & { celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_5z[5:0] };
  assign celloutsig_1_4z = { in_data[172:169], celloutsig_1_3z } >>> in_data[142:138];
  assign celloutsig_1_9z = { celloutsig_1_0z, celloutsig_1_4z } - { in_data[162:161], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_0_5z = { in_data[16:11], celloutsig_0_1z } ~^ { _00_[4:1], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_1z = in_data[121:99] ~^ { in_data[174:153], celloutsig_1_0z };
  assign { out_data[128], out_data[96], out_data[32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
