module tff (
    output reg q,
    input clk,
    input reset
);
    always @(negedge clk or negedge reset) begin
        if (!reset)
            q <= 1'b0;
        else
            q <= ~q;
    end
endmodule
module async_up_counter_3bit_tff (
    input clk,
    input reset,
    output [2:0] q
);

    
    tff t0(q[0], clk,   reset);
    tff t1(q[1], q[0],  reset);
    tff t2(q[2], q[1],  reset);

endmodule 
