## NOTE: Do not edit this file.
## Auto generated by Project Navigator for VHDL Post-Translate Simulation
##
vlib work
## Compile Post-Translate Model for Module sec_func
vcom -87 -explicit  sec_func_translate.vhd
vcom -93 -explicit  ff.vhd
vsim -t 1ps    -lib work sec_func_ff_vhd_tb
do sec_func_ff_vhd_tb.udo
view wave
add wave *
view structure
view signals
run 1000ns
## End
