INFO: [HLS 200-10] Running '/home/zynq-user/xilinx/Vitis_HLS/2021.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'zynq-user' on host 'zynquser-PC' (Linux_x86_64 version 5.11.0-34-generic) on Sun Sep 19 19:17:50 KST 2021
INFO: [HLS 200-10] On os Ubuntu 20.04.2 LTS
INFO: [HLS 200-10] In directory '/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/zynq-tutorials/zynqbook_chapter3b'
Sourcing Tcl script '/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/zynq-tutorials/zynqbook_chapter3b/matrix_mult_prj/solution2/export.tcl'
INFO: [HLS 200-1510] Running: open_project matrix_mult_prj 
INFO: [HLS 200-10] Opening project '/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/zynq-tutorials/zynqbook_chapter3b/matrix_mult_prj'.
INFO: [HLS 200-1510] Running: set_top matrix_mult 
INFO: [HLS 200-1510] Running: add_files matrix_mult.cpp 
INFO: [HLS 200-10] Adding design file 'matrix_mult.cpp' to the project
INFO: [HLS 200-1510] Running: add_files matrix_mult.h 
INFO: [HLS 200-10] Adding design file 'matrix_mult.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb matrix_mult_test.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'matrix_mult_test.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution2 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/zynq-tutorials/zynqbook_chapter3b/matrix_mult_prj/solution2'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/zynq-tutorials/zynqbook_chapter3b/matrix_mult.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -output /home/zynq-user/Industri-University_Course/Git/Zynq-Learning/zynq-tutorials/zynqbook_chapter3b/matrix_mult.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name matrix_mult matrix_mult 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 2 matrix_mult/Product 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format sysgen -output /home/zynq-user/Industri-University_Course/Git/Zynq-Learning/zynq-tutorials/zynqbook_chapter3b/matrix_mult.zip 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/zynq-user/xilinx/Vivado/2021.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun Sep 19 19:18:04 2021...
INFO: [HLS 200-802] Generated output file matrix_mult.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 14.78 seconds. CPU system time: 0.88 seconds. Elapsed time: 15.98 seconds; current allocated memory: 322.981 MB.
