
CAN_reciver_node.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001104  08000130  08000130  00001130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000054  08001234  08001234  00002234  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001288  08001288  00003050  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08001288  08001288  00003050  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08001288  08001288  00003050  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001288  08001288  00002288  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800128c  0800128c  0000228c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000050  20000000  08001290  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000190  20000050  080012e0  00003050  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001e0  080012e0  000031e0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00003050  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001261  00000000  00000000  00003079  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000764  00000000  00000000  000042da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000170  00000000  00000000  00004a40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000000f7  00000000  00000000  00004bb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000112e9  00000000  00000000  00004ca7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00002819  00000000  00000000  00015f90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000581dd  00000000  00000000  000187a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00070986  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000928  00000000  00000000  000709cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  000712f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	@ (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	@ (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	@ (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000050 	.word	0x20000050
 800014c:	00000000 	.word	0x00000000
 8000150:	0800121c 	.word	0x0800121c

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	@ (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	@ (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	@ (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000054 	.word	0x20000054
 800016c:	0800121c 	.word	0x0800121c

08000170 <i2c2_start>:
 * STOP   → bus released
*/
#include "main.h"

void i2c2_start(void)
{
 8000170:	b480      	push	{r7}
 8000172:	af00      	add	r7, sp, #0
	// 1. Wait until I2C bus is free
	while (I2C2->SR2 & I2C_SR2_BUSY);
 8000174:	bf00      	nop
 8000176:	4b0c      	ldr	r3, [pc, #48]	@ (80001a8 <i2c2_start+0x38>)
 8000178:	699b      	ldr	r3, [r3, #24]
 800017a:	f003 0302 	and.w	r3, r3, #2
 800017e:	2b00      	cmp	r3, #0
 8000180:	d1f9      	bne.n	8000176 <i2c2_start+0x6>

	//2. Generate START condition
	I2C2->CR1 |= I2C_CR1_START;
 8000182:	4b09      	ldr	r3, [pc, #36]	@ (80001a8 <i2c2_start+0x38>)
 8000184:	681b      	ldr	r3, [r3, #0]
 8000186:	4a08      	ldr	r2, [pc, #32]	@ (80001a8 <i2c2_start+0x38>)
 8000188:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800018c:	6013      	str	r3, [r2, #0]

	// 3. Wait for START condition generated (SB flag set) */
	while (!(I2C2->SR1 & I2C_SR1_SB));
 800018e:	bf00      	nop
 8000190:	4b05      	ldr	r3, [pc, #20]	@ (80001a8 <i2c2_start+0x38>)
 8000192:	695b      	ldr	r3, [r3, #20]
 8000194:	f003 0301 	and.w	r3, r3, #1
 8000198:	2b00      	cmp	r3, #0
 800019a:	d0f9      	beq.n	8000190 <i2c2_start+0x20>

	// SB flag will be clearing while sending address


}
 800019c:	bf00      	nop
 800019e:	bf00      	nop
 80001a0:	46bd      	mov	sp, r7
 80001a2:	bc80      	pop	{r7}
 80001a4:	4770      	bx	lr
 80001a6:	bf00      	nop
 80001a8:	40005800 	.word	0x40005800

080001ac <i2c2_send_addr>:
void i2c2_send_addr(uint8_t addr,uint8_t rw)
{
 80001ac:	b480      	push	{r7}
 80001ae:	b085      	sub	sp, #20
 80001b0:	af00      	add	r7, sp, #0
 80001b2:	4603      	mov	r3, r0
 80001b4:	460a      	mov	r2, r1
 80001b6:	71fb      	strb	r3, [r7, #7]
 80001b8:	4613      	mov	r3, r2
 80001ba:	71bb      	strb	r3, [r7, #6]
	/*
	 * address 7bits
	 * rw 0/1 , 0=>write,1=>read
	 */
	I2C2->DR=(addr<<1)|rw ;   //sending slave address , also clears SR1 flags
 80001bc:	79fb      	ldrb	r3, [r7, #7]
 80001be:	005a      	lsls	r2, r3, #1
 80001c0:	79bb      	ldrb	r3, [r7, #6]
 80001c2:	431a      	orrs	r2, r3
 80001c4:	4b09      	ldr	r3, [pc, #36]	@ (80001ec <i2c2_send_addr+0x40>)
 80001c6:	611a      	str	r2, [r3, #16]
	while(!(I2C2->SR1 & I2C_SR1_ADDR)); //wait till address is tranfered
 80001c8:	bf00      	nop
 80001ca:	4b08      	ldr	r3, [pc, #32]	@ (80001ec <i2c2_send_addr+0x40>)
 80001cc:	695b      	ldr	r3, [r3, #20]
 80001ce:	f003 0302 	and.w	r3, r3, #2
 80001d2:	2b00      	cmp	r3, #0
 80001d4:	d0f9      	beq.n	80001ca <i2c2_send_addr+0x1e>

	//to clear SR1, SR2 flag
	volatile uint32_t temp;
	temp = I2C2->SR1;
 80001d6:	4b05      	ldr	r3, [pc, #20]	@ (80001ec <i2c2_send_addr+0x40>)
 80001d8:	695b      	ldr	r3, [r3, #20]
 80001da:	60fb      	str	r3, [r7, #12]
	temp = I2C2->SR2;
 80001dc:	4b03      	ldr	r3, [pc, #12]	@ (80001ec <i2c2_send_addr+0x40>)
 80001de:	699b      	ldr	r3, [r3, #24]
 80001e0:	60fb      	str	r3, [r7, #12]
}
 80001e2:	bf00      	nop
 80001e4:	3714      	adds	r7, #20
 80001e6:	46bd      	mov	sp, r7
 80001e8:	bc80      	pop	{r7}
 80001ea:	4770      	bx	lr
 80001ec:	40005800 	.word	0x40005800

080001f0 <i2c2_send_byte>:

void i2c2_send_byte(uint8_t data)
{
 80001f0:	b480      	push	{r7}
 80001f2:	b083      	sub	sp, #12
 80001f4:	af00      	add	r7, sp, #0
 80001f6:	4603      	mov	r3, r0
 80001f8:	71fb      	strb	r3, [r7, #7]
	// 1. Wait until DR is empty (TXE set)
	while (!(I2C2->SR1 & I2C_SR1_TXE));
 80001fa:	bf00      	nop
 80001fc:	4b0a      	ldr	r3, [pc, #40]	@ (8000228 <i2c2_send_byte+0x38>)
 80001fe:	695b      	ldr	r3, [r3, #20]
 8000200:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000204:	2b00      	cmp	r3, #0
 8000206:	d0f9      	beq.n	80001fc <i2c2_send_byte+0xc>

	// 2. Write data to DR
	I2C2->DR = data;
 8000208:	4a07      	ldr	r2, [pc, #28]	@ (8000228 <i2c2_send_byte+0x38>)
 800020a:	79fb      	ldrb	r3, [r7, #7]
 800020c:	6113      	str	r3, [r2, #16]

	// 3. Wait until byte transfer finished (BTF set)
	while (!(I2C2->SR1 & I2C_SR1_BTF));
 800020e:	bf00      	nop
 8000210:	4b05      	ldr	r3, [pc, #20]	@ (8000228 <i2c2_send_byte+0x38>)
 8000212:	695b      	ldr	r3, [r3, #20]
 8000214:	f003 0304 	and.w	r3, r3, #4
 8000218:	2b00      	cmp	r3, #0
 800021a:	d0f9      	beq.n	8000210 <i2c2_send_byte+0x20>
}
 800021c:	bf00      	nop
 800021e:	bf00      	nop
 8000220:	370c      	adds	r7, #12
 8000222:	46bd      	mov	sp, r7
 8000224:	bc80      	pop	{r7}
 8000226:	4770      	bx	lr
 8000228:	40005800 	.word	0x40005800

0800022c <i2c2_stop>:

void i2c2_stop(void)
{
 800022c:	b480      	push	{r7}
 800022e:	af00      	add	r7, sp, #0
    // 1. Generate STOP condition
    I2C2->CR1 |= I2C_CR1_STOP;
 8000230:	4b04      	ldr	r3, [pc, #16]	@ (8000244 <i2c2_stop+0x18>)
 8000232:	681b      	ldr	r3, [r3, #0]
 8000234:	4a03      	ldr	r2, [pc, #12]	@ (8000244 <i2c2_stop+0x18>)
 8000236:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800023a:	6013      	str	r3, [r2, #0]

}
 800023c:	bf00      	nop
 800023e:	46bd      	mov	sp, r7
 8000240:	bc80      	pop	{r7}
 8000242:	4770      	bx	lr
 8000244:	40005800 	.word	0x40005800

08000248 <CAN_receive>:

#include "main.h"
extern unsigned char lcd_buff1[17];
extern unsigned char lcd_buff2[17];
int CAN_receive(uint16_t *id,uint8_t *data,uint8_t *dlc)
{
 8000248:	b480      	push	{r7}
 800024a:	b089      	sub	sp, #36	@ 0x24
 800024c:	af00      	add	r7, sp, #0
 800024e:	60f8      	str	r0, [r7, #12]
 8000250:	60b9      	str	r1, [r7, #8]
 8000252:	607a      	str	r2, [r7, #4]

	//checking if any data present in FIFO 0
	if(CAN1->RF0R & CAN_RF0R_FMP0)
 8000254:	4b21      	ldr	r3, [pc, #132]	@ (80002dc <CAN_receive+0x94>)
 8000256:	68db      	ldr	r3, [r3, #12]
 8000258:	f003 0303 	and.w	r3, r3, #3
 800025c:	2b00      	cmp	r3, #0
 800025e:	d035      	beq.n	80002cc <CAN_receive+0x84>
	{
		uint32_t rec=CAN1->sFIFOMailBox[0].RIR;
 8000260:	4b1e      	ldr	r3, [pc, #120]	@ (80002dc <CAN_receive+0x94>)
 8000262:	f8d3 31b0 	ldr.w	r3, [r3, #432]	@ 0x1b0
 8000266:	61bb      	str	r3, [r7, #24]

		//extracting ID
		*id=(rec>>21)& 0x7FF;
 8000268:	69bb      	ldr	r3, [r7, #24]
 800026a:	0d5b      	lsrs	r3, r3, #21
 800026c:	b29a      	uxth	r2, r3
 800026e:	68fb      	ldr	r3, [r7, #12]
 8000270:	801a      	strh	r2, [r3, #0]

		//data lenth
		*dlc=CAN1->sFIFOMailBox[0].RDTR & 0x0F;
 8000272:	4b1a      	ldr	r3, [pc, #104]	@ (80002dc <CAN_receive+0x94>)
 8000274:	f8d3 31b4 	ldr.w	r3, [r3, #436]	@ 0x1b4
 8000278:	b2db      	uxtb	r3, r3
 800027a:	f003 030f 	and.w	r3, r3, #15
 800027e:	b2da      	uxtb	r2, r3
 8000280:	687b      	ldr	r3, [r7, #4]
 8000282:	701a      	strb	r2, [r3, #0]

		//reading data bytes only 4 bytes
		uint32_t tdlr=CAN1->sFIFOMailBox[0].RDLR;
 8000284:	4b15      	ldr	r3, [pc, #84]	@ (80002dc <CAN_receive+0x94>)
 8000286:	f8d3 31b8 	ldr.w	r3, [r3, #440]	@ 0x1b8
 800028a:	617b      	str	r3, [r7, #20]

		for(unsigned char i=0;i<dlc && i<4; i++)
 800028c:	2300      	movs	r3, #0
 800028e:	77fb      	strb	r3, [r7, #31]
 8000290:	e00c      	b.n	80002ac <CAN_receive+0x64>
		{
			data[i]=(tdlr>>(8*i)) & 0xFF;
 8000292:	7ffb      	ldrb	r3, [r7, #31]
 8000294:	00db      	lsls	r3, r3, #3
 8000296:	697a      	ldr	r2, [r7, #20]
 8000298:	fa22 f103 	lsr.w	r1, r2, r3
 800029c:	7ffb      	ldrb	r3, [r7, #31]
 800029e:	68ba      	ldr	r2, [r7, #8]
 80002a0:	4413      	add	r3, r2
 80002a2:	b2ca      	uxtb	r2, r1
 80002a4:	701a      	strb	r2, [r3, #0]
		for(unsigned char i=0;i<dlc && i<4; i++)
 80002a6:	7ffb      	ldrb	r3, [r7, #31]
 80002a8:	3301      	adds	r3, #1
 80002aa:	77fb      	strb	r3, [r7, #31]
 80002ac:	7ffb      	ldrb	r3, [r7, #31]
 80002ae:	461a      	mov	r2, r3
 80002b0:	687b      	ldr	r3, [r7, #4]
 80002b2:	4293      	cmp	r3, r2
 80002b4:	d902      	bls.n	80002bc <CAN_receive+0x74>
 80002b6:	7ffb      	ldrb	r3, [r7, #31]
 80002b8:	2b03      	cmp	r3, #3
 80002ba:	d9ea      	bls.n	8000292 <CAN_receive+0x4a>
		}

		// Release FIFO 0 output mailbox
		CAN1->RF0R |= CAN_RF0R_RFOM0;
 80002bc:	4b07      	ldr	r3, [pc, #28]	@ (80002dc <CAN_receive+0x94>)
 80002be:	68db      	ldr	r3, [r3, #12]
 80002c0:	4a06      	ldr	r2, [pc, #24]	@ (80002dc <CAN_receive+0x94>)
 80002c2:	f043 0320 	orr.w	r3, r3, #32
 80002c6:	60d3      	str	r3, [r2, #12]

		return 0; // Success
 80002c8:	2300      	movs	r3, #0
 80002ca:	e001      	b.n	80002d0 <CAN_receive+0x88>
	}
	return -1; // No message
 80002cc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80002d0:	4618      	mov	r0, r3
 80002d2:	3724      	adds	r7, #36	@ 0x24
 80002d4:	46bd      	mov	sp, r7
 80002d6:	bc80      	pop	{r7}
 80002d8:	4770      	bx	lr
 80002da:	bf00      	nop
 80002dc:	40006400 	.word	0x40006400

080002e0 <lcd_display>:
//to display sytem parameters
void lcd_display(uint8_t speed, uint8_t left,uint8_t right,uint8_t headlamp,uint8_t temp)
{
 80002e0:	b590      	push	{r4, r7, lr}
 80002e2:	b085      	sub	sp, #20
 80002e4:	af02      	add	r7, sp, #8
 80002e6:	4604      	mov	r4, r0
 80002e8:	4608      	mov	r0, r1
 80002ea:	4611      	mov	r1, r2
 80002ec:	461a      	mov	r2, r3
 80002ee:	4623      	mov	r3, r4
 80002f0:	71fb      	strb	r3, [r7, #7]
 80002f2:	4603      	mov	r3, r0
 80002f4:	71bb      	strb	r3, [r7, #6]
 80002f6:	460b      	mov	r3, r1
 80002f8:	717b      	strb	r3, [r7, #5]
 80002fa:	4613      	mov	r3, r2
 80002fc:	713b      	strb	r3, [r7, #4]
    lcd_clear();
 80002fe:	f000 f979 	bl	80005f4 <lcd_clear>

    /* First line */
    lcd_set_cursor(0, 0);
 8000302:	2100      	movs	r1, #0
 8000304:	2000      	movs	r0, #0
 8000306:	f000 f9c9 	bl	800069c <lcd_set_cursor>
    sprintf((char *)lcd_buff1, "SPD:%3d TMP:%2d", speed, temp);
 800030a:	79fa      	ldrb	r2, [r7, #7]
 800030c:	7e3b      	ldrb	r3, [r7, #24]
 800030e:	490d      	ldr	r1, [pc, #52]	@ (8000344 <lcd_display+0x64>)
 8000310:	480d      	ldr	r0, [pc, #52]	@ (8000348 <lcd_display+0x68>)
 8000312:	f000 fadb 	bl	80008cc <siprintf>
    lcd_print_string(lcd_buff1);
 8000316:	480c      	ldr	r0, [pc, #48]	@ (8000348 <lcd_display+0x68>)
 8000318:	f000 f9dd 	bl	80006d6 <lcd_print_string>

    /* Second line */
    lcd_set_cursor(1, 0);
 800031c:	2100      	movs	r1, #0
 800031e:	2001      	movs	r0, #1
 8000320:	f000 f9bc 	bl	800069c <lcd_set_cursor>
    sprintf((char *)lcd_buff2,
 8000324:	79ba      	ldrb	r2, [r7, #6]
 8000326:	7979      	ldrb	r1, [r7, #5]
 8000328:	793b      	ldrb	r3, [r7, #4]
 800032a:	9300      	str	r3, [sp, #0]
 800032c:	460b      	mov	r3, r1
 800032e:	4907      	ldr	r1, [pc, #28]	@ (800034c <lcd_display+0x6c>)
 8000330:	4807      	ldr	r0, [pc, #28]	@ (8000350 <lcd_display+0x70>)
 8000332:	f000 facb 	bl	80008cc <siprintf>
            "L:%d R:%d HL:%d",
            left, right, headlamp);
    lcd_print_string(lcd_buff2);
 8000336:	4806      	ldr	r0, [pc, #24]	@ (8000350 <lcd_display+0x70>)
 8000338:	f000 f9cd 	bl	80006d6 <lcd_print_string>
}
 800033c:	bf00      	nop
 800033e:	370c      	adds	r7, #12
 8000340:	46bd      	mov	sp, r7
 8000342:	bd90      	pop	{r4, r7, pc}
 8000344:	08001234 	.word	0x08001234
 8000348:	2000006c 	.word	0x2000006c
 800034c:	08001244 	.word	0x08001244
 8000350:	20000080 	.word	0x20000080

08000354 <clk_init>:

#include"stm32f1xx.h"

//clock configuration
void clk_init(void)
{
 8000354:	b480      	push	{r7}
 8000356:	af00      	add	r7, sp, #0
	//step 1 choosing clock source
	RCC->CR|=RCC_CR_HSEON;    //choosing hse
 8000358:	4b27      	ldr	r3, [pc, #156]	@ (80003f8 <clk_init+0xa4>)
 800035a:	681b      	ldr	r3, [r3, #0]
 800035c:	4a26      	ldr	r2, [pc, #152]	@ (80003f8 <clk_init+0xa4>)
 800035e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000362:	6013      	str	r3, [r2, #0]
	while(!(RCC->CR & RCC_CR_HSERDY));
 8000364:	bf00      	nop
 8000366:	4b24      	ldr	r3, [pc, #144]	@ (80003f8 <clk_init+0xa4>)
 8000368:	681b      	ldr	r3, [r3, #0]
 800036a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800036e:	2b00      	cmp	r3, #0
 8000370:	d0f9      	beq.n	8000366 <clk_init+0x12>

	//step 2 configure flash prefetch and latency
	FLASH->ACR|=FLASH_ACR_PRFTBE|FLASH_ACR_LATENCY_2;
 8000372:	4b22      	ldr	r3, [pc, #136]	@ (80003fc <clk_init+0xa8>)
 8000374:	681b      	ldr	r3, [r3, #0]
 8000376:	4a21      	ldr	r2, [pc, #132]	@ (80003fc <clk_init+0xa8>)
 8000378:	f043 0314 	orr.w	r3, r3, #20
 800037c:	6013      	str	r3, [r2, #0]

	//step 3 configurinh PLL
	RCC->CFGR|=RCC_CFGR_PLLSRC;            //hse as pll source
 800037e:	4b1e      	ldr	r3, [pc, #120]	@ (80003f8 <clk_init+0xa4>)
 8000380:	685b      	ldr	r3, [r3, #4]
 8000382:	4a1d      	ldr	r2, [pc, #116]	@ (80003f8 <clk_init+0xa4>)
 8000384:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000388:	6053      	str	r3, [r2, #4]
	RCC->CFGR&=~RCC_CFGR_PLLXTPRE_HSE;     //hse before pll not divided
 800038a:	4b1b      	ldr	r3, [pc, #108]	@ (80003f8 <clk_init+0xa4>)
 800038c:	4a1a      	ldr	r2, [pc, #104]	@ (80003f8 <clk_init+0xa4>)
 800038e:	685b      	ldr	r3, [r3, #4]
 8000390:	6053      	str	r3, [r2, #4]
	RCC->CFGR|=RCC_CFGR_PLLMULL9;         //pll multipiler
 8000392:	4b19      	ldr	r3, [pc, #100]	@ (80003f8 <clk_init+0xa4>)
 8000394:	685b      	ldr	r3, [r3, #4]
 8000396:	4a18      	ldr	r2, [pc, #96]	@ (80003f8 <clk_init+0xa4>)
 8000398:	f443 13e0 	orr.w	r3, r3, #1835008	@ 0x1c0000
 800039c:	6053      	str	r3, [r2, #4]

	// configuring speed of AHB,APB1,APB2
	RCC->CFGR|=RCC_CFGR_HPRE_DIV1;       //AHB =SYSCLK(72)
 800039e:	4b16      	ldr	r3, [pc, #88]	@ (80003f8 <clk_init+0xa4>)
 80003a0:	4a15      	ldr	r2, [pc, #84]	@ (80003f8 <clk_init+0xa4>)
 80003a2:	685b      	ldr	r3, [r3, #4]
 80003a4:	6053      	str	r3, [r2, #4]
	RCC->CFGR|=RCC_CFGR_PPRE2_DIV1;      //APB2=72mhz
 80003a6:	4b14      	ldr	r3, [pc, #80]	@ (80003f8 <clk_init+0xa4>)
 80003a8:	4a13      	ldr	r2, [pc, #76]	@ (80003f8 <clk_init+0xa4>)
 80003aa:	685b      	ldr	r3, [r3, #4]
 80003ac:	6053      	str	r3, [r2, #4]
	RCC->CFGR|=RCC_CFGR_PPRE1_DIV2;      //APB1=36mhz
 80003ae:	4b12      	ldr	r3, [pc, #72]	@ (80003f8 <clk_init+0xa4>)
 80003b0:	685b      	ldr	r3, [r3, #4]
 80003b2:	4a11      	ldr	r2, [pc, #68]	@ (80003f8 <clk_init+0xa4>)
 80003b4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80003b8:	6053      	str	r3, [r2, #4]


	//step 4 enable PLL and wait to get ready
	RCC->CR|=RCC_CR_PLLON;   //enable the PLL
 80003ba:	4b0f      	ldr	r3, [pc, #60]	@ (80003f8 <clk_init+0xa4>)
 80003bc:	681b      	ldr	r3, [r3, #0]
 80003be:	4a0e      	ldr	r2, [pc, #56]	@ (80003f8 <clk_init+0xa4>)
 80003c0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80003c4:	6013      	str	r3, [r2, #0]
	while(!(RCC->CR & RCC_CR_PLLRDY));
 80003c6:	bf00      	nop
 80003c8:	4b0b      	ldr	r3, [pc, #44]	@ (80003f8 <clk_init+0xa4>)
 80003ca:	681b      	ldr	r3, [r3, #0]
 80003cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	d0f9      	beq.n	80003c8 <clk_init+0x74>


	//step 5 enabling the systems clock
	RCC->CFGR|=RCC_CFGR_SW_PLL;
 80003d4:	4b08      	ldr	r3, [pc, #32]	@ (80003f8 <clk_init+0xa4>)
 80003d6:	685b      	ldr	r3, [r3, #4]
 80003d8:	4a07      	ldr	r2, [pc, #28]	@ (80003f8 <clk_init+0xa4>)
 80003da:	f043 0302 	orr.w	r3, r3, #2
 80003de:	6053      	str	r3, [r2, #4]
	while(!(RCC->CFGR & RCC_CFGR_SWS_PLL));
 80003e0:	bf00      	nop
 80003e2:	4b05      	ldr	r3, [pc, #20]	@ (80003f8 <clk_init+0xa4>)
 80003e4:	685b      	ldr	r3, [r3, #4]
 80003e6:	f003 0308 	and.w	r3, r3, #8
 80003ea:	2b00      	cmp	r3, #0
 80003ec:	d0f9      	beq.n	80003e2 <clk_init+0x8e>
}
 80003ee:	bf00      	nop
 80003f0:	bf00      	nop
 80003f2:	46bd      	mov	sp, r7
 80003f4:	bc80      	pop	{r7}
 80003f6:	4770      	bx	lr
 80003f8:	40021000 	.word	0x40021000
 80003fc:	40022000 	.word	0x40022000

08000400 <CAN_init>:

void CAN_init(void)
{
 8000400:	b480      	push	{r7}
 8000402:	af00      	add	r7, sp, #0
	// Enable clocks
	RCC->APB2ENR |= RCC_APB2ENR_IOPAEN;   // GPIOA
 8000404:	4b4e      	ldr	r3, [pc, #312]	@ (8000540 <CAN_init+0x140>)
 8000406:	699b      	ldr	r3, [r3, #24]
 8000408:	4a4d      	ldr	r2, [pc, #308]	@ (8000540 <CAN_init+0x140>)
 800040a:	f043 0304 	orr.w	r3, r3, #4
 800040e:	6193      	str	r3, [r2, #24]
	RCC->APB1ENR |= RCC_APB1ENR_CAN1EN;   // CAN1
 8000410:	4b4b      	ldr	r3, [pc, #300]	@ (8000540 <CAN_init+0x140>)
 8000412:	69db      	ldr	r3, [r3, #28]
 8000414:	4a4a      	ldr	r2, [pc, #296]	@ (8000540 <CAN_init+0x140>)
 8000416:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800041a:	61d3      	str	r3, [r2, #28]

	//configure PA11  RX
	  GPIOA->CRH &= ~(GPIO_CRH_MODE11 | GPIO_CRH_CNF11);
 800041c:	4b49      	ldr	r3, [pc, #292]	@ (8000544 <CAN_init+0x144>)
 800041e:	685b      	ldr	r3, [r3, #4]
 8000420:	4a48      	ldr	r2, [pc, #288]	@ (8000544 <CAN_init+0x144>)
 8000422:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8000426:	6053      	str	r3, [r2, #4]
	  GPIOA->CRH |=  GPIO_CRH_CNF11_1;      // Input pull-up/down
 8000428:	4b46      	ldr	r3, [pc, #280]	@ (8000544 <CAN_init+0x144>)
 800042a:	685b      	ldr	r3, [r3, #4]
 800042c:	4a45      	ldr	r2, [pc, #276]	@ (8000544 <CAN_init+0x144>)
 800042e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000432:	6053      	str	r3, [r2, #4]
	  GPIOA->ODR |=  GPIO_ODR_ODR11;        // Pull-up
 8000434:	4b43      	ldr	r3, [pc, #268]	@ (8000544 <CAN_init+0x144>)
 8000436:	68db      	ldr	r3, [r3, #12]
 8000438:	4a42      	ldr	r2, [pc, #264]	@ (8000544 <CAN_init+0x144>)
 800043a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800043e:	60d3      	str	r3, [r2, #12]

	// configure PA12 TX AF push pull 50mhz
	  GPIOA->CRH &= ~(GPIO_CRH_MODE12 | GPIO_CRH_CNF12);
 8000440:	4b40      	ldr	r3, [pc, #256]	@ (8000544 <CAN_init+0x144>)
 8000442:	685b      	ldr	r3, [r3, #4]
 8000444:	4a3f      	ldr	r2, [pc, #252]	@ (8000544 <CAN_init+0x144>)
 8000446:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 800044a:	6053      	str	r3, [r2, #4]
	  GPIOA->CRH |=  (GPIO_CRH_MODE12 | GPIO_CRH_CNF12_1);
 800044c:	4b3d      	ldr	r3, [pc, #244]	@ (8000544 <CAN_init+0x144>)
 800044e:	685b      	ldr	r3, [r3, #4]
 8000450:	4a3c      	ldr	r2, [pc, #240]	@ (8000544 <CAN_init+0x144>)
 8000452:	f443 2330 	orr.w	r3, r3, #720896	@ 0xb0000
 8000456:	6053      	str	r3, [r2, #4]


	  // ENter CAN init mode
	  CAN1->MCR |= CAN_MCR_INRQ;
 8000458:	4b3b      	ldr	r3, [pc, #236]	@ (8000548 <CAN_init+0x148>)
 800045a:	681b      	ldr	r3, [r3, #0]
 800045c:	4a3a      	ldr	r2, [pc, #232]	@ (8000548 <CAN_init+0x148>)
 800045e:	f043 0301 	orr.w	r3, r3, #1
 8000462:	6013      	str	r3, [r2, #0]
	  while (!(CAN1->MSR & CAN_MSR_INAK));
 8000464:	bf00      	nop
 8000466:	4b38      	ldr	r3, [pc, #224]	@ (8000548 <CAN_init+0x148>)
 8000468:	685b      	ldr	r3, [r3, #4]
 800046a:	f003 0301 	and.w	r3, r3, #1
 800046e:	2b00      	cmp	r3, #0
 8000470:	d0f9      	beq.n	8000466 <CAN_init+0x66>
	  /*
	   * CAN bit rate= (CAN_clk)/(BRP+1)*(1+TS1+TS2)
	   * Time quanta for stablity 18=1+TS1+TS2
	   * sampling point  (1+TS1)/1+TS1+TS2 =13/18
	   */
	  CAN1->BTR|=(3  << CAN_BTR_BRP_Pos);     // BRP = 4
 8000472:	4b35      	ldr	r3, [pc, #212]	@ (8000548 <CAN_init+0x148>)
 8000474:	69db      	ldr	r3, [r3, #28]
 8000476:	4a34      	ldr	r2, [pc, #208]	@ (8000548 <CAN_init+0x148>)
 8000478:	f043 0303 	orr.w	r3, r3, #3
 800047c:	61d3      	str	r3, [r2, #28]
	  CAN1->BTR|=(12 << CAN_BTR_TS1_Pos);   // TS1 = 13 tq
 800047e:	4b32      	ldr	r3, [pc, #200]	@ (8000548 <CAN_init+0x148>)
 8000480:	69db      	ldr	r3, [r3, #28]
 8000482:	4a31      	ldr	r2, [pc, #196]	@ (8000548 <CAN_init+0x148>)
 8000484:	f443 2340 	orr.w	r3, r3, #786432	@ 0xc0000
 8000488:	61d3      	str	r3, [r2, #28]
	  CAN1->BTR|=(5  << CAN_BTR_TS2_Pos);     // TS2 = 6 tq
 800048a:	4b2f      	ldr	r3, [pc, #188]	@ (8000548 <CAN_init+0x148>)
 800048c:	69db      	ldr	r3, [r3, #28]
 800048e:	4a2e      	ldr	r2, [pc, #184]	@ (8000548 <CAN_init+0x148>)
 8000490:	f443 03a0 	orr.w	r3, r3, #5242880	@ 0x500000
 8000494:	61d3      	str	r3, [r2, #28]

	  //configuring filter 0(accepts only ID 0x100)
	  CAN1->FMR |= CAN_FMR_FINIT;          // Filter init mode
 8000496:	4b2c      	ldr	r3, [pc, #176]	@ (8000548 <CAN_init+0x148>)
 8000498:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800049c:	4a2a      	ldr	r2, [pc, #168]	@ (8000548 <CAN_init+0x148>)
 800049e:	f043 0301 	orr.w	r3, r3, #1
 80004a2:	f8c2 3200 	str.w	r3, [r2, #512]	@ 0x200
	  CAN1->FA1R &= ~CAN_FA1R_FACT0;       // Disable filter 0
 80004a6:	4b28      	ldr	r3, [pc, #160]	@ (8000548 <CAN_init+0x148>)
 80004a8:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 80004ac:	4a26      	ldr	r2, [pc, #152]	@ (8000548 <CAN_init+0x148>)
 80004ae:	f023 0301 	bic.w	r3, r3, #1
 80004b2:	f8c2 321c 	str.w	r3, [r2, #540]	@ 0x21c
	  CAN1->FM1R &= ~CAN_FM1R_FBM0;        //  mode =>mask mode
 80004b6:	4b24      	ldr	r3, [pc, #144]	@ (8000548 <CAN_init+0x148>)
 80004b8:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80004bc:	4a22      	ldr	r2, [pc, #136]	@ (8000548 <CAN_init+0x148>)
 80004be:	f023 0301 	bic.w	r3, r3, #1
 80004c2:	f8c2 3204 	str.w	r3, [r2, #516]	@ 0x204
	  CAN1->FS1R |= CAN_FS1R_FSC0;         // 32-bit scale
 80004c6:	4b20      	ldr	r3, [pc, #128]	@ (8000548 <CAN_init+0x148>)
 80004c8:	f8d3 320c 	ldr.w	r3, [r3, #524]	@ 0x20c
 80004cc:	4a1e      	ldr	r2, [pc, #120]	@ (8000548 <CAN_init+0x148>)
 80004ce:	f043 0301 	orr.w	r3, r3, #1
 80004d2:	f8c2 320c 	str.w	r3, [r2, #524]	@ 0x20c
	  CAN1->FFA1R &= ~CAN_FFA1R_FFA0;      // FIFO 0
 80004d6:	4b1c      	ldr	r3, [pc, #112]	@ (8000548 <CAN_init+0x148>)
 80004d8:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80004dc:	4a1a      	ldr	r2, [pc, #104]	@ (8000548 <CAN_init+0x148>)
 80004de:	f023 0301 	bic.w	r3, r3, #1
 80004e2:	f8c2 3214 	str.w	r3, [r2, #532]	@ 0x214

	  CAN1->sFilterRegister[0].FR1 = (0x100 << 21);    // ID
 80004e6:	4b18      	ldr	r3, [pc, #96]	@ (8000548 <CAN_init+0x148>)
 80004e8:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80004ec:	f8c3 2240 	str.w	r2, [r3, #576]	@ 0x240
	  CAN1->sFilterRegister[0].FR2 = 0xFFFFFFFF;       // MASK = all bits must match
 80004f0:	4b15      	ldr	r3, [pc, #84]	@ (8000548 <CAN_init+0x148>)
 80004f2:	f04f 32ff 	mov.w	r2, #4294967295
 80004f6:	f8c3 2244 	str.w	r2, [r3, #580]	@ 0x244

	  CAN1->FA1R |= CAN_FA1R_FACT0;        // Enable filter 0
 80004fa:	4b13      	ldr	r3, [pc, #76]	@ (8000548 <CAN_init+0x148>)
 80004fc:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 8000500:	4a11      	ldr	r2, [pc, #68]	@ (8000548 <CAN_init+0x148>)
 8000502:	f043 0301 	orr.w	r3, r3, #1
 8000506:	f8c2 321c 	str.w	r3, [r2, #540]	@ 0x21c
	  CAN1->FMR &= ~CAN_FMR_FINIT;         // Exit filter init
 800050a:	4b0f      	ldr	r3, [pc, #60]	@ (8000548 <CAN_init+0x148>)
 800050c:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000510:	4a0d      	ldr	r2, [pc, #52]	@ (8000548 <CAN_init+0x148>)
 8000512:	f023 0301 	bic.w	r3, r3, #1
 8000516:	f8c2 3200 	str.w	r3, [r2, #512]	@ 0x200

	  // Exit init mode → normal mode
	  CAN1->MCR &= ~CAN_MCR_INRQ;
 800051a:	4b0b      	ldr	r3, [pc, #44]	@ (8000548 <CAN_init+0x148>)
 800051c:	681b      	ldr	r3, [r3, #0]
 800051e:	4a0a      	ldr	r2, [pc, #40]	@ (8000548 <CAN_init+0x148>)
 8000520:	f023 0301 	bic.w	r3, r3, #1
 8000524:	6013      	str	r3, [r2, #0]
	  while (CAN1->MSR & CAN_MSR_INAK);
 8000526:	bf00      	nop
 8000528:	4b07      	ldr	r3, [pc, #28]	@ (8000548 <CAN_init+0x148>)
 800052a:	685b      	ldr	r3, [r3, #4]
 800052c:	f003 0301 	and.w	r3, r3, #1
 8000530:	2b00      	cmp	r3, #0
 8000532:	d1f9      	bne.n	8000528 <CAN_init+0x128>

}
 8000534:	bf00      	nop
 8000536:	bf00      	nop
 8000538:	46bd      	mov	sp, r7
 800053a:	bc80      	pop	{r7}
 800053c:	4770      	bx	lr
 800053e:	bf00      	nop
 8000540:	40021000 	.word	0x40021000
 8000544:	40010800 	.word	0x40010800
 8000548:	40006400 	.word	0x40006400

0800054c <lcd_send_cmd>:
	for (volatile int i = 0; i < 5000; i++);

}
// to send instruction
void lcd_send_cmd(uint8_t cmd)
{
 800054c:	b580      	push	{r7, lr}
 800054e:	b082      	sub	sp, #8
 8000550:	af00      	add	r7, sp, #0
 8000552:	4603      	mov	r3, r0
 8000554:	71fb      	strb	r3, [r7, #7]
	lcd_send_byte(cmd,INST);   //RS =0 for command
 8000556:	79fb      	ldrb	r3, [r7, #7]
 8000558:	2100      	movs	r1, #0
 800055a:	4618      	mov	r0, r3
 800055c:	f000 f812 	bl	8000584 <lcd_send_byte>
}
 8000560:	bf00      	nop
 8000562:	3708      	adds	r7, #8
 8000564:	46bd      	mov	sp, r7
 8000566:	bd80      	pop	{r7, pc}

08000568 <lcd_send_data>:
// to send data
void lcd_send_data(uint8_t data)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b082      	sub	sp, #8
 800056c:	af00      	add	r7, sp, #0
 800056e:	4603      	mov	r3, r0
 8000570:	71fb      	strb	r3, [r7, #7]
	lcd_send_byte(data,DATA); //RS=1 for data
 8000572:	79fb      	ldrb	r3, [r7, #7]
 8000574:	2101      	movs	r1, #1
 8000576:	4618      	mov	r0, r3
 8000578:	f000 f804 	bl	8000584 <lcd_send_byte>
}
 800057c:	bf00      	nop
 800057e:	3708      	adds	r7, #8
 8000580:	46bd      	mov	sp, r7
 8000582:	bd80      	pop	{r7, pc}

08000584 <lcd_send_byte>:

void lcd_send_byte(uint8_t byte,uint8_t rs)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b082      	sub	sp, #8
 8000588:	af00      	add	r7, sp, #0
 800058a:	4603      	mov	r3, r0
 800058c:	460a      	mov	r2, r1
 800058e:	71fb      	strb	r3, [r7, #7]
 8000590:	4613      	mov	r3, r2
 8000592:	71bb      	strb	r3, [r7, #6]
	lcd_send_nibble(byte>>4,rs); // high nibble
 8000594:	79fb      	ldrb	r3, [r7, #7]
 8000596:	091b      	lsrs	r3, r3, #4
 8000598:	b2db      	uxtb	r3, r3
 800059a:	79ba      	ldrb	r2, [r7, #6]
 800059c:	4611      	mov	r1, r2
 800059e:	4618      	mov	r0, r3
 80005a0:	f000 f80d 	bl	80005be <lcd_send_nibble>
	lcd_send_nibble(byte & 0x0F,rs); //low nibble
 80005a4:	79fb      	ldrb	r3, [r7, #7]
 80005a6:	f003 030f 	and.w	r3, r3, #15
 80005aa:	b2db      	uxtb	r3, r3
 80005ac:	79ba      	ldrb	r2, [r7, #6]
 80005ae:	4611      	mov	r1, r2
 80005b0:	4618      	mov	r0, r3
 80005b2:	f000 f804 	bl	80005be <lcd_send_nibble>
}
 80005b6:	bf00      	nop
 80005b8:	3708      	adds	r7, #8
 80005ba:	46bd      	mov	sp, r7
 80005bc:	bd80      	pop	{r7, pc}

080005be <lcd_send_nibble>:

// to send 4 bits
void lcd_send_nibble(uint8_t nibble,uint8_t rs)
{
 80005be:	b580      	push	{r7, lr}
 80005c0:	b084      	sub	sp, #16
 80005c2:	af00      	add	r7, sp, #0
 80005c4:	4603      	mov	r3, r0
 80005c6:	460a      	mov	r2, r1
 80005c8:	71fb      	strb	r3, [r7, #7]
 80005ca:	4613      	mov	r3, r2
 80005cc:	71bb      	strb	r3, [r7, #6]
	uint8_t data=(nibble & 0x0F);   //P0-P3
 80005ce:	79fb      	ldrb	r3, [r7, #7]
 80005d0:	f003 030f 	and.w	r3, r3, #15
 80005d4:	73fb      	strb	r3, [r7, #15]
	if(rs)data|=(1<<7);    //RS=>Pin 7
 80005d6:	79bb      	ldrb	r3, [r7, #6]
 80005d8:	2b00      	cmp	r3, #0
 80005da:	d003      	beq.n	80005e4 <lcd_send_nibble+0x26>
 80005dc:	7bfb      	ldrb	r3, [r7, #15]
 80005de:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80005e2:	73fb      	strb	r3, [r7, #15]
	lcd_pulse_en(data);
 80005e4:	7bfb      	ldrb	r3, [r7, #15]
 80005e6:	4618      	mov	r0, r3
 80005e8:	f000 f81a 	bl	8000620 <lcd_pulse_en>
}
 80005ec:	bf00      	nop
 80005ee:	3710      	adds	r7, #16
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bd80      	pop	{r7, pc}

080005f4 <lcd_clear>:
//to clear the display
void lcd_clear(void)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b082      	sub	sp, #8
 80005f8:	af00      	add	r7, sp, #0
    lcd_send_cmd(0x01);                 // Clear display command
 80005fa:	2001      	movs	r0, #1
 80005fc:	f7ff ffa6 	bl	800054c <lcd_send_cmd>
    for (volatile int i = 0; i < 5000; i++);
 8000600:	2300      	movs	r3, #0
 8000602:	607b      	str	r3, [r7, #4]
 8000604:	e002      	b.n	800060c <lcd_clear+0x18>
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	3301      	adds	r3, #1
 800060a:	607b      	str	r3, [r7, #4]
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	f241 3287 	movw	r2, #4999	@ 0x1387
 8000612:	4293      	cmp	r3, r2
 8000614:	ddf7      	ble.n	8000606 <lcd_clear+0x12>
}
 8000616:	bf00      	nop
 8000618:	bf00      	nop
 800061a:	3708      	adds	r7, #8
 800061c:	46bd      	mov	sp, r7
 800061e:	bd80      	pop	{r7, pc}

08000620 <lcd_pulse_en>:

//to send data
void lcd_pulse_en(uint8_t data)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b084      	sub	sp, #16
 8000624:	af00      	add	r7, sp, #0
 8000626:	4603      	mov	r3, r0
 8000628:	71fb      	strb	r3, [r7, #7]
	i2c2_start();                                 //start i2c
 800062a:	f7ff fda1 	bl	8000170 <i2c2_start>
    i2c2_send_addr(PCF8574_ADDR, 0);              // send PCF8574 address
 800062e:	2100      	movs	r1, #0
 8000630:	2027      	movs	r0, #39	@ 0x27
 8000632:	f7ff fdbb 	bl	80001ac <i2c2_send_addr>
    i2c2_send_byte((data | LCD_EN) |LCD_BL);                // EN high
 8000636:	79fb      	ldrb	r3, [r7, #7]
 8000638:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 800063c:	b2db      	uxtb	r3, r3
 800063e:	4618      	mov	r0, r3
 8000640:	f7ff fdd6 	bl	80001f0 <i2c2_send_byte>
    for(volatile unsigned short i=0;i<500;i++);   //small delay
 8000644:	2300      	movs	r3, #0
 8000646:	81fb      	strh	r3, [r7, #14]
 8000648:	e004      	b.n	8000654 <lcd_pulse_en+0x34>
 800064a:	89fb      	ldrh	r3, [r7, #14]
 800064c:	b29b      	uxth	r3, r3
 800064e:	3301      	adds	r3, #1
 8000650:	b29b      	uxth	r3, r3
 8000652:	81fb      	strh	r3, [r7, #14]
 8000654:	89fb      	ldrh	r3, [r7, #14]
 8000656:	b29b      	uxth	r3, r3
 8000658:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800065c:	d3f5      	bcc.n	800064a <lcd_pulse_en+0x2a>
    i2c2_send_byte((data & ~LCD_EN) |LCD_BL);               // EN low
 800065e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000662:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8000666:	b25b      	sxtb	r3, r3
 8000668:	f043 0310 	orr.w	r3, r3, #16
 800066c:	b25b      	sxtb	r3, r3
 800066e:	b2db      	uxtb	r3, r3
 8000670:	4618      	mov	r0, r3
 8000672:	f7ff fdbd 	bl	80001f0 <i2c2_send_byte>
    for(volatile unsigned short i=0;i<500;i++);   //small delay
 8000676:	2300      	movs	r3, #0
 8000678:	81bb      	strh	r3, [r7, #12]
 800067a:	e004      	b.n	8000686 <lcd_pulse_en+0x66>
 800067c:	89bb      	ldrh	r3, [r7, #12]
 800067e:	b29b      	uxth	r3, r3
 8000680:	3301      	adds	r3, #1
 8000682:	b29b      	uxth	r3, r3
 8000684:	81bb      	strh	r3, [r7, #12]
 8000686:	89bb      	ldrh	r3, [r7, #12]
 8000688:	b29b      	uxth	r3, r3
 800068a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800068e:	d3f5      	bcc.n	800067c <lcd_pulse_en+0x5c>
    i2c2_stop();
 8000690:	f7ff fdcc 	bl	800022c <i2c2_stop>

}
 8000694:	bf00      	nop
 8000696:	3710      	adds	r7, #16
 8000698:	46bd      	mov	sp, r7
 800069a:	bd80      	pop	{r7, pc}

0800069c <lcd_set_cursor>:

// main user functions
//to set cursor on lcd
void lcd_set_cursor(uint8_t row,uint8_t col)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	b084      	sub	sp, #16
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	4603      	mov	r3, r0
 80006a4:	460a      	mov	r2, r1
 80006a6:	71fb      	strb	r3, [r7, #7]
 80006a8:	4613      	mov	r3, r2
 80006aa:	71bb      	strb	r3, [r7, #6]
	uint8_t address;
	if(row==0)        //first row
 80006ac:	79fb      	ldrb	r3, [r7, #7]
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d103      	bne.n	80006ba <lcd_set_cursor+0x1e>
	{
		address=0x80+col;
 80006b2:	79bb      	ldrb	r3, [r7, #6]
 80006b4:	3b80      	subs	r3, #128	@ 0x80
 80006b6:	73fb      	strb	r3, [r7, #15]
 80006b8:	e005      	b.n	80006c6 <lcd_set_cursor+0x2a>
	}
	else if(row==1)  // second row
 80006ba:	79fb      	ldrb	r3, [r7, #7]
 80006bc:	2b01      	cmp	r3, #1
 80006be:	d102      	bne.n	80006c6 <lcd_set_cursor+0x2a>
	{
		address=0xC0 +col;
 80006c0:	79bb      	ldrb	r3, [r7, #6]
 80006c2:	3b40      	subs	r3, #64	@ 0x40
 80006c4:	73fb      	strb	r3, [r7, #15]
	}

	lcd_send_cmd(address);
 80006c6:	7bfb      	ldrb	r3, [r7, #15]
 80006c8:	4618      	mov	r0, r3
 80006ca:	f7ff ff3f 	bl	800054c <lcd_send_cmd>
}
 80006ce:	bf00      	nop
 80006d0:	3710      	adds	r7, #16
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bd80      	pop	{r7, pc}

080006d6 <lcd_print_string>:
	lcd_send_data((uint8_t)ch);
}

// to print string
void lcd_print_string(const char* str)
{
 80006d6:	b580      	push	{r7, lr}
 80006d8:	b082      	sub	sp, #8
 80006da:	af00      	add	r7, sp, #0
 80006dc:	6078      	str	r0, [r7, #4]
	while(*str!='\0')
 80006de:	e006      	b.n	80006ee <lcd_print_string+0x18>
	{
		lcd_send_data(*str++);
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	1c5a      	adds	r2, r3, #1
 80006e4:	607a      	str	r2, [r7, #4]
 80006e6:	781b      	ldrb	r3, [r3, #0]
 80006e8:	4618      	mov	r0, r3
 80006ea:	f7ff ff3d 	bl	8000568 <lcd_send_data>
	while(*str!='\0')
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	781b      	ldrb	r3, [r3, #0]
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d1f4      	bne.n	80006e0 <lcd_print_string+0xa>
	}

}
 80006f6:	bf00      	nop
 80006f8:	bf00      	nop
 80006fa:	3708      	adds	r7, #8
 80006fc:	46bd      	mov	sp, r7
 80006fe:	bd80      	pop	{r7, pc}

08000700 <delay_ms>:
#include "stm32f1xx.h"
#include"main.h"
unsigned char lcd_buff1[17];
unsigned char lcd_buff2[17];
void delay_ms(uint32_t ms)
{
 8000700:	b480      	push	{r7}
 8000702:	b085      	sub	sp, #20
 8000704:	af00      	add	r7, sp, #0
 8000706:	6078      	str	r0, [r7, #4]
    for(uint32_t i = 0; i < ms * 8000; i++)
 8000708:	2300      	movs	r3, #0
 800070a:	60fb      	str	r3, [r7, #12]
 800070c:	e003      	b.n	8000716 <delay_ms+0x16>
        __NOP();
 800070e:	bf00      	nop
    for(uint32_t i = 0; i < ms * 8000; i++)
 8000710:	68fb      	ldr	r3, [r7, #12]
 8000712:	3301      	adds	r3, #1
 8000714:	60fb      	str	r3, [r7, #12]
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 800071c:	fb02 f303 	mul.w	r3, r2, r3
 8000720:	68fa      	ldr	r2, [r7, #12]
 8000722:	429a      	cmp	r2, r3
 8000724:	d3f3      	bcc.n	800070e <delay_ms+0xe>
}
 8000726:	bf00      	nop
 8000728:	bf00      	nop
 800072a:	3714      	adds	r7, #20
 800072c:	46bd      	mov	sp, r7
 800072e:	bc80      	pop	{r7}
 8000730:	4770      	bx	lr
	...

08000734 <main>:
int main(void)
{
 8000734:	b590      	push	{r4, r7, lr}
 8000736:	b087      	sub	sp, #28
 8000738:	af02      	add	r7, sp, #8
    /* Loop forever */
	clk_init();
 800073a:	f7ff fe0b 	bl	8000354 <clk_init>
	CAN_init();
 800073e:	f7ff fe5f 	bl	8000400 <CAN_init>
	uint8_t headlamp;


	while(1)
	{
		if(CAN_receive(&id,data,&dlc)==0)
 8000742:	1cfa      	adds	r2, r7, #3
 8000744:	1d39      	adds	r1, r7, #4
 8000746:	463b      	mov	r3, r7
 8000748:	4618      	mov	r0, r3
 800074a:	f7ff fd7d 	bl	8000248 <CAN_receive>
 800074e:	4603      	mov	r3, r0
 8000750:	2b00      	cmp	r3, #0
 8000752:	d11e      	bne.n	8000792 <main+0x5e>
		{
			//extract data
			uint8_t speed=data[0];
 8000754:	793b      	ldrb	r3, [r7, #4]
 8000756:	733b      	strb	r3, [r7, #12]
			uint8_t switches=data[1];
 8000758:	797b      	ldrb	r3, [r7, #5]
 800075a:	72fb      	strb	r3, [r7, #11]
			uint8_t temp =data[2];
 800075c:	79bb      	ldrb	r3, [r7, #6]
 800075e:	72bb      	strb	r3, [r7, #10]

			//decoding switches
			 left = switches & 0x01;
 8000760:	7afb      	ldrb	r3, [r7, #11]
 8000762:	f003 0301 	and.w	r3, r3, #1
 8000766:	73fb      	strb	r3, [r7, #15]
			 right = (switches >> 1) & 0x01;
 8000768:	7afb      	ldrb	r3, [r7, #11]
 800076a:	085b      	lsrs	r3, r3, #1
 800076c:	b2db      	uxtb	r3, r3
 800076e:	f003 0301 	and.w	r3, r3, #1
 8000772:	73bb      	strb	r3, [r7, #14]
			 headlamp = (switches >> 2) & 0x01;
 8000774:	7afb      	ldrb	r3, [r7, #11]
 8000776:	089b      	lsrs	r3, r3, #2
 8000778:	b2db      	uxtb	r3, r3
 800077a:	f003 0301 	and.w	r3, r3, #1
 800077e:	737b      	strb	r3, [r7, #13]

			lcd_display(speed, left, right, headlamp, temp);
 8000780:	7b7c      	ldrb	r4, [r7, #13]
 8000782:	7bba      	ldrb	r2, [r7, #14]
 8000784:	7bf9      	ldrb	r1, [r7, #15]
 8000786:	7b38      	ldrb	r0, [r7, #12]
 8000788:	7abb      	ldrb	r3, [r7, #10]
 800078a:	9300      	str	r3, [sp, #0]
 800078c:	4623      	mov	r3, r4
 800078e:	f7ff fda7 	bl	80002e0 <lcd_display>

		}

		//headlamp
		if (headlamp)
 8000792:	7b7b      	ldrb	r3, [r7, #13]
 8000794:	2b00      	cmp	r3, #0
 8000796:	d003      	beq.n	80007a0 <main+0x6c>
			GPIOB->BSRR = GPIO_BSRR_BS2;   // PB2 ON
 8000798:	4b1b      	ldr	r3, [pc, #108]	@ (8000808 <main+0xd4>)
 800079a:	2204      	movs	r2, #4
 800079c:	611a      	str	r2, [r3, #16]
 800079e:	e003      	b.n	80007a8 <main+0x74>
		else
			GPIOB->BSRR = GPIO_BSRR_BR2;   // PB2 OFF
 80007a0:	4b19      	ldr	r3, [pc, #100]	@ (8000808 <main+0xd4>)
 80007a2:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80007a6:	611a      	str	r2, [r3, #16]

		// left indicator
		if (left)
 80007a8:	7bfb      	ldrb	r3, [r7, #15]
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d00f      	beq.n	80007ce <main+0x9a>
		    {
		        GPIOB->BSRR = GPIO_BSRR_BS0;   // ON
 80007ae:	4b16      	ldr	r3, [pc, #88]	@ (8000808 <main+0xd4>)
 80007b0:	2201      	movs	r2, #1
 80007b2:	611a      	str	r2, [r3, #16]
		        delay_ms(300);
 80007b4:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80007b8:	f7ff ffa2 	bl	8000700 <delay_ms>
		        GPIOB->BSRR = GPIO_BSRR_BR0;   // OFF
 80007bc:	4b12      	ldr	r3, [pc, #72]	@ (8000808 <main+0xd4>)
 80007be:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80007c2:	611a      	str	r2, [r3, #16]
		        delay_ms(300);
 80007c4:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80007c8:	f7ff ff9a 	bl	8000700 <delay_ms>
 80007cc:	e003      	b.n	80007d6 <main+0xa2>
		    }
		else
		    {
		        GPIOB->BSRR = GPIO_BSRR_BR0;   // OFF
 80007ce:	4b0e      	ldr	r3, [pc, #56]	@ (8000808 <main+0xd4>)
 80007d0:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80007d4:	611a      	str	r2, [r3, #16]
		    }


		//right  indicator
		 if (right)
 80007d6:	7bbb      	ldrb	r3, [r7, #14]
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d00f      	beq.n	80007fc <main+0xc8>
		    {
		        GPIOB->BSRR = GPIO_BSRR_BS1;   // ON
 80007dc:	4b0a      	ldr	r3, [pc, #40]	@ (8000808 <main+0xd4>)
 80007de:	2202      	movs	r2, #2
 80007e0:	611a      	str	r2, [r3, #16]
		        delay_ms(300);
 80007e2:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80007e6:	f7ff ff8b 	bl	8000700 <delay_ms>
		        GPIOB->BSRR = GPIO_BSRR_BR1;   // OFF
 80007ea:	4b07      	ldr	r3, [pc, #28]	@ (8000808 <main+0xd4>)
 80007ec:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80007f0:	611a      	str	r2, [r3, #16]
		        delay_ms(300);
 80007f2:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80007f6:	f7ff ff83 	bl	8000700 <delay_ms>
 80007fa:	e7a2      	b.n	8000742 <main+0xe>
		    }
		 else
		    {
		        GPIOB->BSRR = GPIO_BSRR_BR1;   //  OFF
 80007fc:	4b02      	ldr	r3, [pc, #8]	@ (8000808 <main+0xd4>)
 80007fe:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000802:	611a      	str	r2, [r3, #16]
		if(CAN_receive(&id,data,&dlc)==0)
 8000804:	e79d      	b.n	8000742 <main+0xe>
 8000806:	bf00      	nop
 8000808:	40010c00 	.word	0x40010c00

0800080c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	b086      	sub	sp, #24
 8000810:	af00      	add	r7, sp, #0
 8000812:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000814:	4a14      	ldr	r2, [pc, #80]	@ (8000868 <_sbrk+0x5c>)
 8000816:	4b15      	ldr	r3, [pc, #84]	@ (800086c <_sbrk+0x60>)
 8000818:	1ad3      	subs	r3, r2, r3
 800081a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800081c:	697b      	ldr	r3, [r7, #20]
 800081e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000820:	4b13      	ldr	r3, [pc, #76]	@ (8000870 <_sbrk+0x64>)
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	2b00      	cmp	r3, #0
 8000826:	d102      	bne.n	800082e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000828:	4b11      	ldr	r3, [pc, #68]	@ (8000870 <_sbrk+0x64>)
 800082a:	4a12      	ldr	r2, [pc, #72]	@ (8000874 <_sbrk+0x68>)
 800082c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800082e:	4b10      	ldr	r3, [pc, #64]	@ (8000870 <_sbrk+0x64>)
 8000830:	681a      	ldr	r2, [r3, #0]
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	4413      	add	r3, r2
 8000836:	693a      	ldr	r2, [r7, #16]
 8000838:	429a      	cmp	r2, r3
 800083a:	d207      	bcs.n	800084c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800083c:	f000 f868 	bl	8000910 <__errno>
 8000840:	4603      	mov	r3, r0
 8000842:	220c      	movs	r2, #12
 8000844:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000846:	f04f 33ff 	mov.w	r3, #4294967295
 800084a:	e009      	b.n	8000860 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800084c:	4b08      	ldr	r3, [pc, #32]	@ (8000870 <_sbrk+0x64>)
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000852:	4b07      	ldr	r3, [pc, #28]	@ (8000870 <_sbrk+0x64>)
 8000854:	681a      	ldr	r2, [r3, #0]
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	4413      	add	r3, r2
 800085a:	4a05      	ldr	r2, [pc, #20]	@ (8000870 <_sbrk+0x64>)
 800085c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800085e:	68fb      	ldr	r3, [r7, #12]
}
 8000860:	4618      	mov	r0, r3
 8000862:	3718      	adds	r7, #24
 8000864:	46bd      	mov	sp, r7
 8000866:	bd80      	pop	{r7, pc}
 8000868:	20005000 	.word	0x20005000
 800086c:	00000400 	.word	0x00000400
 8000870:	20000094 	.word	0x20000094
 8000874:	200001e0 	.word	0x200001e0

08000878 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000878:	480d      	ldr	r0, [pc, #52]	@ (80008b0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800087a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800087c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000880:	480c      	ldr	r0, [pc, #48]	@ (80008b4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000882:	490d      	ldr	r1, [pc, #52]	@ (80008b8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000884:	4a0d      	ldr	r2, [pc, #52]	@ (80008bc <LoopForever+0xe>)
  movs r3, #0
 8000886:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000888:	e002      	b.n	8000890 <LoopCopyDataInit>

0800088a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800088a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800088c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800088e:	3304      	adds	r3, #4

08000890 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000890:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000892:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000894:	d3f9      	bcc.n	800088a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000896:	4a0a      	ldr	r2, [pc, #40]	@ (80008c0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000898:	4c0a      	ldr	r4, [pc, #40]	@ (80008c4 <LoopForever+0x16>)
  movs r3, #0
 800089a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800089c:	e001      	b.n	80008a2 <LoopFillZerobss>

0800089e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800089e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008a0:	3204      	adds	r2, #4

080008a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008a4:	d3fb      	bcc.n	800089e <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 80008a6:	f000 f839 	bl	800091c <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 80008aa:	f7ff ff43 	bl	8000734 <main>

080008ae <LoopForever>:

LoopForever:
  b LoopForever
 80008ae:	e7fe      	b.n	80008ae <LoopForever>
  ldr   r0, =_estack
 80008b0:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 80008b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80008b8:	20000050 	.word	0x20000050
  ldr r2, =_sidata
 80008bc:	08001290 	.word	0x08001290
  ldr r2, =_sbss
 80008c0:	20000050 	.word	0x20000050
  ldr r4, =_ebss
 80008c4:	200001e0 	.word	0x200001e0

080008c8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80008c8:	e7fe      	b.n	80008c8 <ADC1_2_IRQHandler>
	...

080008cc <siprintf>:
 80008cc:	b40e      	push	{r1, r2, r3}
 80008ce:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80008d2:	b510      	push	{r4, lr}
 80008d4:	2400      	movs	r4, #0
 80008d6:	b09d      	sub	sp, #116	@ 0x74
 80008d8:	ab1f      	add	r3, sp, #124	@ 0x7c
 80008da:	9002      	str	r0, [sp, #8]
 80008dc:	9006      	str	r0, [sp, #24]
 80008de:	9107      	str	r1, [sp, #28]
 80008e0:	9104      	str	r1, [sp, #16]
 80008e2:	4809      	ldr	r0, [pc, #36]	@ (8000908 <siprintf+0x3c>)
 80008e4:	4909      	ldr	r1, [pc, #36]	@ (800090c <siprintf+0x40>)
 80008e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80008ea:	9105      	str	r1, [sp, #20]
 80008ec:	6800      	ldr	r0, [r0, #0]
 80008ee:	a902      	add	r1, sp, #8
 80008f0:	9301      	str	r3, [sp, #4]
 80008f2:	941b      	str	r4, [sp, #108]	@ 0x6c
 80008f4:	f000 f98a 	bl	8000c0c <_svfiprintf_r>
 80008f8:	9b02      	ldr	r3, [sp, #8]
 80008fa:	701c      	strb	r4, [r3, #0]
 80008fc:	b01d      	add	sp, #116	@ 0x74
 80008fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000902:	b003      	add	sp, #12
 8000904:	4770      	bx	lr
 8000906:	bf00      	nop
 8000908:	20000000 	.word	0x20000000
 800090c:	ffff0208 	.word	0xffff0208

08000910 <__errno>:
 8000910:	4b01      	ldr	r3, [pc, #4]	@ (8000918 <__errno+0x8>)
 8000912:	6818      	ldr	r0, [r3, #0]
 8000914:	4770      	bx	lr
 8000916:	bf00      	nop
 8000918:	20000000 	.word	0x20000000

0800091c <__libc_init_array>:
 800091c:	b570      	push	{r4, r5, r6, lr}
 800091e:	2600      	movs	r6, #0
 8000920:	4d0c      	ldr	r5, [pc, #48]	@ (8000954 <__libc_init_array+0x38>)
 8000922:	4c0d      	ldr	r4, [pc, #52]	@ (8000958 <__libc_init_array+0x3c>)
 8000924:	1b64      	subs	r4, r4, r5
 8000926:	10a4      	asrs	r4, r4, #2
 8000928:	42a6      	cmp	r6, r4
 800092a:	d109      	bne.n	8000940 <__libc_init_array+0x24>
 800092c:	f000 fc76 	bl	800121c <_init>
 8000930:	2600      	movs	r6, #0
 8000932:	4d0a      	ldr	r5, [pc, #40]	@ (800095c <__libc_init_array+0x40>)
 8000934:	4c0a      	ldr	r4, [pc, #40]	@ (8000960 <__libc_init_array+0x44>)
 8000936:	1b64      	subs	r4, r4, r5
 8000938:	10a4      	asrs	r4, r4, #2
 800093a:	42a6      	cmp	r6, r4
 800093c:	d105      	bne.n	800094a <__libc_init_array+0x2e>
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f855 3b04 	ldr.w	r3, [r5], #4
 8000944:	4798      	blx	r3
 8000946:	3601      	adds	r6, #1
 8000948:	e7ee      	b.n	8000928 <__libc_init_array+0xc>
 800094a:	f855 3b04 	ldr.w	r3, [r5], #4
 800094e:	4798      	blx	r3
 8000950:	3601      	adds	r6, #1
 8000952:	e7f2      	b.n	800093a <__libc_init_array+0x1e>
 8000954:	08001288 	.word	0x08001288
 8000958:	08001288 	.word	0x08001288
 800095c:	08001288 	.word	0x08001288
 8000960:	0800128c 	.word	0x0800128c

08000964 <__retarget_lock_acquire_recursive>:
 8000964:	4770      	bx	lr

08000966 <__retarget_lock_release_recursive>:
 8000966:	4770      	bx	lr

08000968 <_free_r>:
 8000968:	b538      	push	{r3, r4, r5, lr}
 800096a:	4605      	mov	r5, r0
 800096c:	2900      	cmp	r1, #0
 800096e:	d040      	beq.n	80009f2 <_free_r+0x8a>
 8000970:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8000974:	1f0c      	subs	r4, r1, #4
 8000976:	2b00      	cmp	r3, #0
 8000978:	bfb8      	it	lt
 800097a:	18e4      	addlt	r4, r4, r3
 800097c:	f000 f8de 	bl	8000b3c <__malloc_lock>
 8000980:	4a1c      	ldr	r2, [pc, #112]	@ (80009f4 <_free_r+0x8c>)
 8000982:	6813      	ldr	r3, [r2, #0]
 8000984:	b933      	cbnz	r3, 8000994 <_free_r+0x2c>
 8000986:	6063      	str	r3, [r4, #4]
 8000988:	6014      	str	r4, [r2, #0]
 800098a:	4628      	mov	r0, r5
 800098c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000990:	f000 b8da 	b.w	8000b48 <__malloc_unlock>
 8000994:	42a3      	cmp	r3, r4
 8000996:	d908      	bls.n	80009aa <_free_r+0x42>
 8000998:	6820      	ldr	r0, [r4, #0]
 800099a:	1821      	adds	r1, r4, r0
 800099c:	428b      	cmp	r3, r1
 800099e:	bf01      	itttt	eq
 80009a0:	6819      	ldreq	r1, [r3, #0]
 80009a2:	685b      	ldreq	r3, [r3, #4]
 80009a4:	1809      	addeq	r1, r1, r0
 80009a6:	6021      	streq	r1, [r4, #0]
 80009a8:	e7ed      	b.n	8000986 <_free_r+0x1e>
 80009aa:	461a      	mov	r2, r3
 80009ac:	685b      	ldr	r3, [r3, #4]
 80009ae:	b10b      	cbz	r3, 80009b4 <_free_r+0x4c>
 80009b0:	42a3      	cmp	r3, r4
 80009b2:	d9fa      	bls.n	80009aa <_free_r+0x42>
 80009b4:	6811      	ldr	r1, [r2, #0]
 80009b6:	1850      	adds	r0, r2, r1
 80009b8:	42a0      	cmp	r0, r4
 80009ba:	d10b      	bne.n	80009d4 <_free_r+0x6c>
 80009bc:	6820      	ldr	r0, [r4, #0]
 80009be:	4401      	add	r1, r0
 80009c0:	1850      	adds	r0, r2, r1
 80009c2:	4283      	cmp	r3, r0
 80009c4:	6011      	str	r1, [r2, #0]
 80009c6:	d1e0      	bne.n	800098a <_free_r+0x22>
 80009c8:	6818      	ldr	r0, [r3, #0]
 80009ca:	685b      	ldr	r3, [r3, #4]
 80009cc:	4408      	add	r0, r1
 80009ce:	6010      	str	r0, [r2, #0]
 80009d0:	6053      	str	r3, [r2, #4]
 80009d2:	e7da      	b.n	800098a <_free_r+0x22>
 80009d4:	d902      	bls.n	80009dc <_free_r+0x74>
 80009d6:	230c      	movs	r3, #12
 80009d8:	602b      	str	r3, [r5, #0]
 80009da:	e7d6      	b.n	800098a <_free_r+0x22>
 80009dc:	6820      	ldr	r0, [r4, #0]
 80009de:	1821      	adds	r1, r4, r0
 80009e0:	428b      	cmp	r3, r1
 80009e2:	bf01      	itttt	eq
 80009e4:	6819      	ldreq	r1, [r3, #0]
 80009e6:	685b      	ldreq	r3, [r3, #4]
 80009e8:	1809      	addeq	r1, r1, r0
 80009ea:	6021      	streq	r1, [r4, #0]
 80009ec:	6063      	str	r3, [r4, #4]
 80009ee:	6054      	str	r4, [r2, #4]
 80009f0:	e7cb      	b.n	800098a <_free_r+0x22>
 80009f2:	bd38      	pop	{r3, r4, r5, pc}
 80009f4:	200001dc 	.word	0x200001dc

080009f8 <sbrk_aligned>:
 80009f8:	b570      	push	{r4, r5, r6, lr}
 80009fa:	4e0f      	ldr	r6, [pc, #60]	@ (8000a38 <sbrk_aligned+0x40>)
 80009fc:	460c      	mov	r4, r1
 80009fe:	6831      	ldr	r1, [r6, #0]
 8000a00:	4605      	mov	r5, r0
 8000a02:	b911      	cbnz	r1, 8000a0a <sbrk_aligned+0x12>
 8000a04:	f000 fba8 	bl	8001158 <_sbrk_r>
 8000a08:	6030      	str	r0, [r6, #0]
 8000a0a:	4621      	mov	r1, r4
 8000a0c:	4628      	mov	r0, r5
 8000a0e:	f000 fba3 	bl	8001158 <_sbrk_r>
 8000a12:	1c43      	adds	r3, r0, #1
 8000a14:	d103      	bne.n	8000a1e <sbrk_aligned+0x26>
 8000a16:	f04f 34ff 	mov.w	r4, #4294967295
 8000a1a:	4620      	mov	r0, r4
 8000a1c:	bd70      	pop	{r4, r5, r6, pc}
 8000a1e:	1cc4      	adds	r4, r0, #3
 8000a20:	f024 0403 	bic.w	r4, r4, #3
 8000a24:	42a0      	cmp	r0, r4
 8000a26:	d0f8      	beq.n	8000a1a <sbrk_aligned+0x22>
 8000a28:	1a21      	subs	r1, r4, r0
 8000a2a:	4628      	mov	r0, r5
 8000a2c:	f000 fb94 	bl	8001158 <_sbrk_r>
 8000a30:	3001      	adds	r0, #1
 8000a32:	d1f2      	bne.n	8000a1a <sbrk_aligned+0x22>
 8000a34:	e7ef      	b.n	8000a16 <sbrk_aligned+0x1e>
 8000a36:	bf00      	nop
 8000a38:	200001d8 	.word	0x200001d8

08000a3c <_malloc_r>:
 8000a3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000a40:	1ccd      	adds	r5, r1, #3
 8000a42:	f025 0503 	bic.w	r5, r5, #3
 8000a46:	3508      	adds	r5, #8
 8000a48:	2d0c      	cmp	r5, #12
 8000a4a:	bf38      	it	cc
 8000a4c:	250c      	movcc	r5, #12
 8000a4e:	2d00      	cmp	r5, #0
 8000a50:	4606      	mov	r6, r0
 8000a52:	db01      	blt.n	8000a58 <_malloc_r+0x1c>
 8000a54:	42a9      	cmp	r1, r5
 8000a56:	d904      	bls.n	8000a62 <_malloc_r+0x26>
 8000a58:	230c      	movs	r3, #12
 8000a5a:	6033      	str	r3, [r6, #0]
 8000a5c:	2000      	movs	r0, #0
 8000a5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000a62:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8000b38 <_malloc_r+0xfc>
 8000a66:	f000 f869 	bl	8000b3c <__malloc_lock>
 8000a6a:	f8d8 3000 	ldr.w	r3, [r8]
 8000a6e:	461c      	mov	r4, r3
 8000a70:	bb44      	cbnz	r4, 8000ac4 <_malloc_r+0x88>
 8000a72:	4629      	mov	r1, r5
 8000a74:	4630      	mov	r0, r6
 8000a76:	f7ff ffbf 	bl	80009f8 <sbrk_aligned>
 8000a7a:	1c43      	adds	r3, r0, #1
 8000a7c:	4604      	mov	r4, r0
 8000a7e:	d158      	bne.n	8000b32 <_malloc_r+0xf6>
 8000a80:	f8d8 4000 	ldr.w	r4, [r8]
 8000a84:	4627      	mov	r7, r4
 8000a86:	2f00      	cmp	r7, #0
 8000a88:	d143      	bne.n	8000b12 <_malloc_r+0xd6>
 8000a8a:	2c00      	cmp	r4, #0
 8000a8c:	d04b      	beq.n	8000b26 <_malloc_r+0xea>
 8000a8e:	6823      	ldr	r3, [r4, #0]
 8000a90:	4639      	mov	r1, r7
 8000a92:	4630      	mov	r0, r6
 8000a94:	eb04 0903 	add.w	r9, r4, r3
 8000a98:	f000 fb5e 	bl	8001158 <_sbrk_r>
 8000a9c:	4581      	cmp	r9, r0
 8000a9e:	d142      	bne.n	8000b26 <_malloc_r+0xea>
 8000aa0:	6821      	ldr	r1, [r4, #0]
 8000aa2:	4630      	mov	r0, r6
 8000aa4:	1a6d      	subs	r5, r5, r1
 8000aa6:	4629      	mov	r1, r5
 8000aa8:	f7ff ffa6 	bl	80009f8 <sbrk_aligned>
 8000aac:	3001      	adds	r0, #1
 8000aae:	d03a      	beq.n	8000b26 <_malloc_r+0xea>
 8000ab0:	6823      	ldr	r3, [r4, #0]
 8000ab2:	442b      	add	r3, r5
 8000ab4:	6023      	str	r3, [r4, #0]
 8000ab6:	f8d8 3000 	ldr.w	r3, [r8]
 8000aba:	685a      	ldr	r2, [r3, #4]
 8000abc:	bb62      	cbnz	r2, 8000b18 <_malloc_r+0xdc>
 8000abe:	f8c8 7000 	str.w	r7, [r8]
 8000ac2:	e00f      	b.n	8000ae4 <_malloc_r+0xa8>
 8000ac4:	6822      	ldr	r2, [r4, #0]
 8000ac6:	1b52      	subs	r2, r2, r5
 8000ac8:	d420      	bmi.n	8000b0c <_malloc_r+0xd0>
 8000aca:	2a0b      	cmp	r2, #11
 8000acc:	d917      	bls.n	8000afe <_malloc_r+0xc2>
 8000ace:	1961      	adds	r1, r4, r5
 8000ad0:	42a3      	cmp	r3, r4
 8000ad2:	6025      	str	r5, [r4, #0]
 8000ad4:	bf18      	it	ne
 8000ad6:	6059      	strne	r1, [r3, #4]
 8000ad8:	6863      	ldr	r3, [r4, #4]
 8000ada:	bf08      	it	eq
 8000adc:	f8c8 1000 	streq.w	r1, [r8]
 8000ae0:	5162      	str	r2, [r4, r5]
 8000ae2:	604b      	str	r3, [r1, #4]
 8000ae4:	4630      	mov	r0, r6
 8000ae6:	f000 f82f 	bl	8000b48 <__malloc_unlock>
 8000aea:	f104 000b 	add.w	r0, r4, #11
 8000aee:	1d23      	adds	r3, r4, #4
 8000af0:	f020 0007 	bic.w	r0, r0, #7
 8000af4:	1ac2      	subs	r2, r0, r3
 8000af6:	bf1c      	itt	ne
 8000af8:	1a1b      	subne	r3, r3, r0
 8000afa:	50a3      	strne	r3, [r4, r2]
 8000afc:	e7af      	b.n	8000a5e <_malloc_r+0x22>
 8000afe:	6862      	ldr	r2, [r4, #4]
 8000b00:	42a3      	cmp	r3, r4
 8000b02:	bf0c      	ite	eq
 8000b04:	f8c8 2000 	streq.w	r2, [r8]
 8000b08:	605a      	strne	r2, [r3, #4]
 8000b0a:	e7eb      	b.n	8000ae4 <_malloc_r+0xa8>
 8000b0c:	4623      	mov	r3, r4
 8000b0e:	6864      	ldr	r4, [r4, #4]
 8000b10:	e7ae      	b.n	8000a70 <_malloc_r+0x34>
 8000b12:	463c      	mov	r4, r7
 8000b14:	687f      	ldr	r7, [r7, #4]
 8000b16:	e7b6      	b.n	8000a86 <_malloc_r+0x4a>
 8000b18:	461a      	mov	r2, r3
 8000b1a:	685b      	ldr	r3, [r3, #4]
 8000b1c:	42a3      	cmp	r3, r4
 8000b1e:	d1fb      	bne.n	8000b18 <_malloc_r+0xdc>
 8000b20:	2300      	movs	r3, #0
 8000b22:	6053      	str	r3, [r2, #4]
 8000b24:	e7de      	b.n	8000ae4 <_malloc_r+0xa8>
 8000b26:	230c      	movs	r3, #12
 8000b28:	4630      	mov	r0, r6
 8000b2a:	6033      	str	r3, [r6, #0]
 8000b2c:	f000 f80c 	bl	8000b48 <__malloc_unlock>
 8000b30:	e794      	b.n	8000a5c <_malloc_r+0x20>
 8000b32:	6005      	str	r5, [r0, #0]
 8000b34:	e7d6      	b.n	8000ae4 <_malloc_r+0xa8>
 8000b36:	bf00      	nop
 8000b38:	200001dc 	.word	0x200001dc

08000b3c <__malloc_lock>:
 8000b3c:	4801      	ldr	r0, [pc, #4]	@ (8000b44 <__malloc_lock+0x8>)
 8000b3e:	f7ff bf11 	b.w	8000964 <__retarget_lock_acquire_recursive>
 8000b42:	bf00      	nop
 8000b44:	200001d4 	.word	0x200001d4

08000b48 <__malloc_unlock>:
 8000b48:	4801      	ldr	r0, [pc, #4]	@ (8000b50 <__malloc_unlock+0x8>)
 8000b4a:	f7ff bf0c 	b.w	8000966 <__retarget_lock_release_recursive>
 8000b4e:	bf00      	nop
 8000b50:	200001d4 	.word	0x200001d4

08000b54 <__ssputs_r>:
 8000b54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b58:	461f      	mov	r7, r3
 8000b5a:	688e      	ldr	r6, [r1, #8]
 8000b5c:	4682      	mov	sl, r0
 8000b5e:	42be      	cmp	r6, r7
 8000b60:	460c      	mov	r4, r1
 8000b62:	4690      	mov	r8, r2
 8000b64:	680b      	ldr	r3, [r1, #0]
 8000b66:	d82d      	bhi.n	8000bc4 <__ssputs_r+0x70>
 8000b68:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8000b6c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8000b70:	d026      	beq.n	8000bc0 <__ssputs_r+0x6c>
 8000b72:	6965      	ldr	r5, [r4, #20]
 8000b74:	6909      	ldr	r1, [r1, #16]
 8000b76:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8000b7a:	eba3 0901 	sub.w	r9, r3, r1
 8000b7e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8000b82:	1c7b      	adds	r3, r7, #1
 8000b84:	444b      	add	r3, r9
 8000b86:	106d      	asrs	r5, r5, #1
 8000b88:	429d      	cmp	r5, r3
 8000b8a:	bf38      	it	cc
 8000b8c:	461d      	movcc	r5, r3
 8000b8e:	0553      	lsls	r3, r2, #21
 8000b90:	d527      	bpl.n	8000be2 <__ssputs_r+0x8e>
 8000b92:	4629      	mov	r1, r5
 8000b94:	f7ff ff52 	bl	8000a3c <_malloc_r>
 8000b98:	4606      	mov	r6, r0
 8000b9a:	b360      	cbz	r0, 8000bf6 <__ssputs_r+0xa2>
 8000b9c:	464a      	mov	r2, r9
 8000b9e:	6921      	ldr	r1, [r4, #16]
 8000ba0:	f000 faf8 	bl	8001194 <memcpy>
 8000ba4:	89a3      	ldrh	r3, [r4, #12]
 8000ba6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8000baa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000bae:	81a3      	strh	r3, [r4, #12]
 8000bb0:	6126      	str	r6, [r4, #16]
 8000bb2:	444e      	add	r6, r9
 8000bb4:	6026      	str	r6, [r4, #0]
 8000bb6:	463e      	mov	r6, r7
 8000bb8:	6165      	str	r5, [r4, #20]
 8000bba:	eba5 0509 	sub.w	r5, r5, r9
 8000bbe:	60a5      	str	r5, [r4, #8]
 8000bc0:	42be      	cmp	r6, r7
 8000bc2:	d900      	bls.n	8000bc6 <__ssputs_r+0x72>
 8000bc4:	463e      	mov	r6, r7
 8000bc6:	4632      	mov	r2, r6
 8000bc8:	4641      	mov	r1, r8
 8000bca:	6820      	ldr	r0, [r4, #0]
 8000bcc:	f000 faaa 	bl	8001124 <memmove>
 8000bd0:	2000      	movs	r0, #0
 8000bd2:	68a3      	ldr	r3, [r4, #8]
 8000bd4:	1b9b      	subs	r3, r3, r6
 8000bd6:	60a3      	str	r3, [r4, #8]
 8000bd8:	6823      	ldr	r3, [r4, #0]
 8000bda:	4433      	add	r3, r6
 8000bdc:	6023      	str	r3, [r4, #0]
 8000bde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000be2:	462a      	mov	r2, r5
 8000be4:	f000 fae4 	bl	80011b0 <_realloc_r>
 8000be8:	4606      	mov	r6, r0
 8000bea:	2800      	cmp	r0, #0
 8000bec:	d1e0      	bne.n	8000bb0 <__ssputs_r+0x5c>
 8000bee:	4650      	mov	r0, sl
 8000bf0:	6921      	ldr	r1, [r4, #16]
 8000bf2:	f7ff feb9 	bl	8000968 <_free_r>
 8000bf6:	230c      	movs	r3, #12
 8000bf8:	f8ca 3000 	str.w	r3, [sl]
 8000bfc:	89a3      	ldrh	r3, [r4, #12]
 8000bfe:	f04f 30ff 	mov.w	r0, #4294967295
 8000c02:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000c06:	81a3      	strh	r3, [r4, #12]
 8000c08:	e7e9      	b.n	8000bde <__ssputs_r+0x8a>
	...

08000c0c <_svfiprintf_r>:
 8000c0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000c10:	4698      	mov	r8, r3
 8000c12:	898b      	ldrh	r3, [r1, #12]
 8000c14:	4607      	mov	r7, r0
 8000c16:	061b      	lsls	r3, r3, #24
 8000c18:	460d      	mov	r5, r1
 8000c1a:	4614      	mov	r4, r2
 8000c1c:	b09d      	sub	sp, #116	@ 0x74
 8000c1e:	d510      	bpl.n	8000c42 <_svfiprintf_r+0x36>
 8000c20:	690b      	ldr	r3, [r1, #16]
 8000c22:	b973      	cbnz	r3, 8000c42 <_svfiprintf_r+0x36>
 8000c24:	2140      	movs	r1, #64	@ 0x40
 8000c26:	f7ff ff09 	bl	8000a3c <_malloc_r>
 8000c2a:	6028      	str	r0, [r5, #0]
 8000c2c:	6128      	str	r0, [r5, #16]
 8000c2e:	b930      	cbnz	r0, 8000c3e <_svfiprintf_r+0x32>
 8000c30:	230c      	movs	r3, #12
 8000c32:	603b      	str	r3, [r7, #0]
 8000c34:	f04f 30ff 	mov.w	r0, #4294967295
 8000c38:	b01d      	add	sp, #116	@ 0x74
 8000c3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000c3e:	2340      	movs	r3, #64	@ 0x40
 8000c40:	616b      	str	r3, [r5, #20]
 8000c42:	2300      	movs	r3, #0
 8000c44:	9309      	str	r3, [sp, #36]	@ 0x24
 8000c46:	2320      	movs	r3, #32
 8000c48:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8000c4c:	2330      	movs	r3, #48	@ 0x30
 8000c4e:	f04f 0901 	mov.w	r9, #1
 8000c52:	f8cd 800c 	str.w	r8, [sp, #12]
 8000c56:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8000df0 <_svfiprintf_r+0x1e4>
 8000c5a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8000c5e:	4623      	mov	r3, r4
 8000c60:	469a      	mov	sl, r3
 8000c62:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000c66:	b10a      	cbz	r2, 8000c6c <_svfiprintf_r+0x60>
 8000c68:	2a25      	cmp	r2, #37	@ 0x25
 8000c6a:	d1f9      	bne.n	8000c60 <_svfiprintf_r+0x54>
 8000c6c:	ebba 0b04 	subs.w	fp, sl, r4
 8000c70:	d00b      	beq.n	8000c8a <_svfiprintf_r+0x7e>
 8000c72:	465b      	mov	r3, fp
 8000c74:	4622      	mov	r2, r4
 8000c76:	4629      	mov	r1, r5
 8000c78:	4638      	mov	r0, r7
 8000c7a:	f7ff ff6b 	bl	8000b54 <__ssputs_r>
 8000c7e:	3001      	adds	r0, #1
 8000c80:	f000 80a7 	beq.w	8000dd2 <_svfiprintf_r+0x1c6>
 8000c84:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8000c86:	445a      	add	r2, fp
 8000c88:	9209      	str	r2, [sp, #36]	@ 0x24
 8000c8a:	f89a 3000 	ldrb.w	r3, [sl]
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	f000 809f 	beq.w	8000dd2 <_svfiprintf_r+0x1c6>
 8000c94:	2300      	movs	r3, #0
 8000c96:	f04f 32ff 	mov.w	r2, #4294967295
 8000c9a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8000c9e:	f10a 0a01 	add.w	sl, sl, #1
 8000ca2:	9304      	str	r3, [sp, #16]
 8000ca4:	9307      	str	r3, [sp, #28]
 8000ca6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8000caa:	931a      	str	r3, [sp, #104]	@ 0x68
 8000cac:	4654      	mov	r4, sl
 8000cae:	2205      	movs	r2, #5
 8000cb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8000cb4:	484e      	ldr	r0, [pc, #312]	@ (8000df0 <_svfiprintf_r+0x1e4>)
 8000cb6:	f000 fa5f 	bl	8001178 <memchr>
 8000cba:	9a04      	ldr	r2, [sp, #16]
 8000cbc:	b9d8      	cbnz	r0, 8000cf6 <_svfiprintf_r+0xea>
 8000cbe:	06d0      	lsls	r0, r2, #27
 8000cc0:	bf44      	itt	mi
 8000cc2:	2320      	movmi	r3, #32
 8000cc4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8000cc8:	0711      	lsls	r1, r2, #28
 8000cca:	bf44      	itt	mi
 8000ccc:	232b      	movmi	r3, #43	@ 0x2b
 8000cce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8000cd2:	f89a 3000 	ldrb.w	r3, [sl]
 8000cd6:	2b2a      	cmp	r3, #42	@ 0x2a
 8000cd8:	d015      	beq.n	8000d06 <_svfiprintf_r+0xfa>
 8000cda:	4654      	mov	r4, sl
 8000cdc:	2000      	movs	r0, #0
 8000cde:	f04f 0c0a 	mov.w	ip, #10
 8000ce2:	9a07      	ldr	r2, [sp, #28]
 8000ce4:	4621      	mov	r1, r4
 8000ce6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000cea:	3b30      	subs	r3, #48	@ 0x30
 8000cec:	2b09      	cmp	r3, #9
 8000cee:	d94b      	bls.n	8000d88 <_svfiprintf_r+0x17c>
 8000cf0:	b1b0      	cbz	r0, 8000d20 <_svfiprintf_r+0x114>
 8000cf2:	9207      	str	r2, [sp, #28]
 8000cf4:	e014      	b.n	8000d20 <_svfiprintf_r+0x114>
 8000cf6:	eba0 0308 	sub.w	r3, r0, r8
 8000cfa:	fa09 f303 	lsl.w	r3, r9, r3
 8000cfe:	4313      	orrs	r3, r2
 8000d00:	46a2      	mov	sl, r4
 8000d02:	9304      	str	r3, [sp, #16]
 8000d04:	e7d2      	b.n	8000cac <_svfiprintf_r+0xa0>
 8000d06:	9b03      	ldr	r3, [sp, #12]
 8000d08:	1d19      	adds	r1, r3, #4
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	9103      	str	r1, [sp, #12]
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	bfbb      	ittet	lt
 8000d12:	425b      	neglt	r3, r3
 8000d14:	f042 0202 	orrlt.w	r2, r2, #2
 8000d18:	9307      	strge	r3, [sp, #28]
 8000d1a:	9307      	strlt	r3, [sp, #28]
 8000d1c:	bfb8      	it	lt
 8000d1e:	9204      	strlt	r2, [sp, #16]
 8000d20:	7823      	ldrb	r3, [r4, #0]
 8000d22:	2b2e      	cmp	r3, #46	@ 0x2e
 8000d24:	d10a      	bne.n	8000d3c <_svfiprintf_r+0x130>
 8000d26:	7863      	ldrb	r3, [r4, #1]
 8000d28:	2b2a      	cmp	r3, #42	@ 0x2a
 8000d2a:	d132      	bne.n	8000d92 <_svfiprintf_r+0x186>
 8000d2c:	9b03      	ldr	r3, [sp, #12]
 8000d2e:	3402      	adds	r4, #2
 8000d30:	1d1a      	adds	r2, r3, #4
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	9203      	str	r2, [sp, #12]
 8000d36:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8000d3a:	9305      	str	r3, [sp, #20]
 8000d3c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8000df4 <_svfiprintf_r+0x1e8>
 8000d40:	2203      	movs	r2, #3
 8000d42:	4650      	mov	r0, sl
 8000d44:	7821      	ldrb	r1, [r4, #0]
 8000d46:	f000 fa17 	bl	8001178 <memchr>
 8000d4a:	b138      	cbz	r0, 8000d5c <_svfiprintf_r+0x150>
 8000d4c:	2240      	movs	r2, #64	@ 0x40
 8000d4e:	9b04      	ldr	r3, [sp, #16]
 8000d50:	eba0 000a 	sub.w	r0, r0, sl
 8000d54:	4082      	lsls	r2, r0
 8000d56:	4313      	orrs	r3, r2
 8000d58:	3401      	adds	r4, #1
 8000d5a:	9304      	str	r3, [sp, #16]
 8000d5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8000d60:	2206      	movs	r2, #6
 8000d62:	4825      	ldr	r0, [pc, #148]	@ (8000df8 <_svfiprintf_r+0x1ec>)
 8000d64:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8000d68:	f000 fa06 	bl	8001178 <memchr>
 8000d6c:	2800      	cmp	r0, #0
 8000d6e:	d036      	beq.n	8000dde <_svfiprintf_r+0x1d2>
 8000d70:	4b22      	ldr	r3, [pc, #136]	@ (8000dfc <_svfiprintf_r+0x1f0>)
 8000d72:	bb1b      	cbnz	r3, 8000dbc <_svfiprintf_r+0x1b0>
 8000d74:	9b03      	ldr	r3, [sp, #12]
 8000d76:	3307      	adds	r3, #7
 8000d78:	f023 0307 	bic.w	r3, r3, #7
 8000d7c:	3308      	adds	r3, #8
 8000d7e:	9303      	str	r3, [sp, #12]
 8000d80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8000d82:	4433      	add	r3, r6
 8000d84:	9309      	str	r3, [sp, #36]	@ 0x24
 8000d86:	e76a      	b.n	8000c5e <_svfiprintf_r+0x52>
 8000d88:	460c      	mov	r4, r1
 8000d8a:	2001      	movs	r0, #1
 8000d8c:	fb0c 3202 	mla	r2, ip, r2, r3
 8000d90:	e7a8      	b.n	8000ce4 <_svfiprintf_r+0xd8>
 8000d92:	2300      	movs	r3, #0
 8000d94:	f04f 0c0a 	mov.w	ip, #10
 8000d98:	4619      	mov	r1, r3
 8000d9a:	3401      	adds	r4, #1
 8000d9c:	9305      	str	r3, [sp, #20]
 8000d9e:	4620      	mov	r0, r4
 8000da0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000da4:	3a30      	subs	r2, #48	@ 0x30
 8000da6:	2a09      	cmp	r2, #9
 8000da8:	d903      	bls.n	8000db2 <_svfiprintf_r+0x1a6>
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d0c6      	beq.n	8000d3c <_svfiprintf_r+0x130>
 8000dae:	9105      	str	r1, [sp, #20]
 8000db0:	e7c4      	b.n	8000d3c <_svfiprintf_r+0x130>
 8000db2:	4604      	mov	r4, r0
 8000db4:	2301      	movs	r3, #1
 8000db6:	fb0c 2101 	mla	r1, ip, r1, r2
 8000dba:	e7f0      	b.n	8000d9e <_svfiprintf_r+0x192>
 8000dbc:	ab03      	add	r3, sp, #12
 8000dbe:	9300      	str	r3, [sp, #0]
 8000dc0:	462a      	mov	r2, r5
 8000dc2:	4638      	mov	r0, r7
 8000dc4:	4b0e      	ldr	r3, [pc, #56]	@ (8000e00 <_svfiprintf_r+0x1f4>)
 8000dc6:	a904      	add	r1, sp, #16
 8000dc8:	f3af 8000 	nop.w
 8000dcc:	1c42      	adds	r2, r0, #1
 8000dce:	4606      	mov	r6, r0
 8000dd0:	d1d6      	bne.n	8000d80 <_svfiprintf_r+0x174>
 8000dd2:	89ab      	ldrh	r3, [r5, #12]
 8000dd4:	065b      	lsls	r3, r3, #25
 8000dd6:	f53f af2d 	bmi.w	8000c34 <_svfiprintf_r+0x28>
 8000dda:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8000ddc:	e72c      	b.n	8000c38 <_svfiprintf_r+0x2c>
 8000dde:	ab03      	add	r3, sp, #12
 8000de0:	9300      	str	r3, [sp, #0]
 8000de2:	462a      	mov	r2, r5
 8000de4:	4638      	mov	r0, r7
 8000de6:	4b06      	ldr	r3, [pc, #24]	@ (8000e00 <_svfiprintf_r+0x1f4>)
 8000de8:	a904      	add	r1, sp, #16
 8000dea:	f000 f87d 	bl	8000ee8 <_printf_i>
 8000dee:	e7ed      	b.n	8000dcc <_svfiprintf_r+0x1c0>
 8000df0:	08001254 	.word	0x08001254
 8000df4:	0800125a 	.word	0x0800125a
 8000df8:	0800125e 	.word	0x0800125e
 8000dfc:	00000000 	.word	0x00000000
 8000e00:	08000b55 	.word	0x08000b55

08000e04 <_printf_common>:
 8000e04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000e08:	4616      	mov	r6, r2
 8000e0a:	4698      	mov	r8, r3
 8000e0c:	688a      	ldr	r2, [r1, #8]
 8000e0e:	690b      	ldr	r3, [r1, #16]
 8000e10:	4607      	mov	r7, r0
 8000e12:	4293      	cmp	r3, r2
 8000e14:	bfb8      	it	lt
 8000e16:	4613      	movlt	r3, r2
 8000e18:	6033      	str	r3, [r6, #0]
 8000e1a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8000e1e:	460c      	mov	r4, r1
 8000e20:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8000e24:	b10a      	cbz	r2, 8000e2a <_printf_common+0x26>
 8000e26:	3301      	adds	r3, #1
 8000e28:	6033      	str	r3, [r6, #0]
 8000e2a:	6823      	ldr	r3, [r4, #0]
 8000e2c:	0699      	lsls	r1, r3, #26
 8000e2e:	bf42      	ittt	mi
 8000e30:	6833      	ldrmi	r3, [r6, #0]
 8000e32:	3302      	addmi	r3, #2
 8000e34:	6033      	strmi	r3, [r6, #0]
 8000e36:	6825      	ldr	r5, [r4, #0]
 8000e38:	f015 0506 	ands.w	r5, r5, #6
 8000e3c:	d106      	bne.n	8000e4c <_printf_common+0x48>
 8000e3e:	f104 0a19 	add.w	sl, r4, #25
 8000e42:	68e3      	ldr	r3, [r4, #12]
 8000e44:	6832      	ldr	r2, [r6, #0]
 8000e46:	1a9b      	subs	r3, r3, r2
 8000e48:	42ab      	cmp	r3, r5
 8000e4a:	dc2b      	bgt.n	8000ea4 <_printf_common+0xa0>
 8000e4c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8000e50:	6822      	ldr	r2, [r4, #0]
 8000e52:	3b00      	subs	r3, #0
 8000e54:	bf18      	it	ne
 8000e56:	2301      	movne	r3, #1
 8000e58:	0692      	lsls	r2, r2, #26
 8000e5a:	d430      	bmi.n	8000ebe <_printf_common+0xba>
 8000e5c:	4641      	mov	r1, r8
 8000e5e:	4638      	mov	r0, r7
 8000e60:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8000e64:	47c8      	blx	r9
 8000e66:	3001      	adds	r0, #1
 8000e68:	d023      	beq.n	8000eb2 <_printf_common+0xae>
 8000e6a:	6823      	ldr	r3, [r4, #0]
 8000e6c:	6922      	ldr	r2, [r4, #16]
 8000e6e:	f003 0306 	and.w	r3, r3, #6
 8000e72:	2b04      	cmp	r3, #4
 8000e74:	bf14      	ite	ne
 8000e76:	2500      	movne	r5, #0
 8000e78:	6833      	ldreq	r3, [r6, #0]
 8000e7a:	f04f 0600 	mov.w	r6, #0
 8000e7e:	bf08      	it	eq
 8000e80:	68e5      	ldreq	r5, [r4, #12]
 8000e82:	f104 041a 	add.w	r4, r4, #26
 8000e86:	bf08      	it	eq
 8000e88:	1aed      	subeq	r5, r5, r3
 8000e8a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8000e8e:	bf08      	it	eq
 8000e90:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8000e94:	4293      	cmp	r3, r2
 8000e96:	bfc4      	itt	gt
 8000e98:	1a9b      	subgt	r3, r3, r2
 8000e9a:	18ed      	addgt	r5, r5, r3
 8000e9c:	42b5      	cmp	r5, r6
 8000e9e:	d11a      	bne.n	8000ed6 <_printf_common+0xd2>
 8000ea0:	2000      	movs	r0, #0
 8000ea2:	e008      	b.n	8000eb6 <_printf_common+0xb2>
 8000ea4:	2301      	movs	r3, #1
 8000ea6:	4652      	mov	r2, sl
 8000ea8:	4641      	mov	r1, r8
 8000eaa:	4638      	mov	r0, r7
 8000eac:	47c8      	blx	r9
 8000eae:	3001      	adds	r0, #1
 8000eb0:	d103      	bne.n	8000eba <_printf_common+0xb6>
 8000eb2:	f04f 30ff 	mov.w	r0, #4294967295
 8000eb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eba:	3501      	adds	r5, #1
 8000ebc:	e7c1      	b.n	8000e42 <_printf_common+0x3e>
 8000ebe:	2030      	movs	r0, #48	@ 0x30
 8000ec0:	18e1      	adds	r1, r4, r3
 8000ec2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8000ec6:	1c5a      	adds	r2, r3, #1
 8000ec8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8000ecc:	4422      	add	r2, r4
 8000ece:	3302      	adds	r3, #2
 8000ed0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8000ed4:	e7c2      	b.n	8000e5c <_printf_common+0x58>
 8000ed6:	2301      	movs	r3, #1
 8000ed8:	4622      	mov	r2, r4
 8000eda:	4641      	mov	r1, r8
 8000edc:	4638      	mov	r0, r7
 8000ede:	47c8      	blx	r9
 8000ee0:	3001      	adds	r0, #1
 8000ee2:	d0e6      	beq.n	8000eb2 <_printf_common+0xae>
 8000ee4:	3601      	adds	r6, #1
 8000ee6:	e7d9      	b.n	8000e9c <_printf_common+0x98>

08000ee8 <_printf_i>:
 8000ee8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8000eec:	7e0f      	ldrb	r7, [r1, #24]
 8000eee:	4691      	mov	r9, r2
 8000ef0:	2f78      	cmp	r7, #120	@ 0x78
 8000ef2:	4680      	mov	r8, r0
 8000ef4:	460c      	mov	r4, r1
 8000ef6:	469a      	mov	sl, r3
 8000ef8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8000efa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8000efe:	d807      	bhi.n	8000f10 <_printf_i+0x28>
 8000f00:	2f62      	cmp	r7, #98	@ 0x62
 8000f02:	d80a      	bhi.n	8000f1a <_printf_i+0x32>
 8000f04:	2f00      	cmp	r7, #0
 8000f06:	f000 80d1 	beq.w	80010ac <_printf_i+0x1c4>
 8000f0a:	2f58      	cmp	r7, #88	@ 0x58
 8000f0c:	f000 80b8 	beq.w	8001080 <_printf_i+0x198>
 8000f10:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8000f14:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8000f18:	e03a      	b.n	8000f90 <_printf_i+0xa8>
 8000f1a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8000f1e:	2b15      	cmp	r3, #21
 8000f20:	d8f6      	bhi.n	8000f10 <_printf_i+0x28>
 8000f22:	a101      	add	r1, pc, #4	@ (adr r1, 8000f28 <_printf_i+0x40>)
 8000f24:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8000f28:	08000f81 	.word	0x08000f81
 8000f2c:	08000f95 	.word	0x08000f95
 8000f30:	08000f11 	.word	0x08000f11
 8000f34:	08000f11 	.word	0x08000f11
 8000f38:	08000f11 	.word	0x08000f11
 8000f3c:	08000f11 	.word	0x08000f11
 8000f40:	08000f95 	.word	0x08000f95
 8000f44:	08000f11 	.word	0x08000f11
 8000f48:	08000f11 	.word	0x08000f11
 8000f4c:	08000f11 	.word	0x08000f11
 8000f50:	08000f11 	.word	0x08000f11
 8000f54:	08001093 	.word	0x08001093
 8000f58:	08000fbf 	.word	0x08000fbf
 8000f5c:	0800104d 	.word	0x0800104d
 8000f60:	08000f11 	.word	0x08000f11
 8000f64:	08000f11 	.word	0x08000f11
 8000f68:	080010b5 	.word	0x080010b5
 8000f6c:	08000f11 	.word	0x08000f11
 8000f70:	08000fbf 	.word	0x08000fbf
 8000f74:	08000f11 	.word	0x08000f11
 8000f78:	08000f11 	.word	0x08000f11
 8000f7c:	08001055 	.word	0x08001055
 8000f80:	6833      	ldr	r3, [r6, #0]
 8000f82:	1d1a      	adds	r2, r3, #4
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	6032      	str	r2, [r6, #0]
 8000f88:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8000f8c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8000f90:	2301      	movs	r3, #1
 8000f92:	e09c      	b.n	80010ce <_printf_i+0x1e6>
 8000f94:	6833      	ldr	r3, [r6, #0]
 8000f96:	6820      	ldr	r0, [r4, #0]
 8000f98:	1d19      	adds	r1, r3, #4
 8000f9a:	6031      	str	r1, [r6, #0]
 8000f9c:	0606      	lsls	r6, r0, #24
 8000f9e:	d501      	bpl.n	8000fa4 <_printf_i+0xbc>
 8000fa0:	681d      	ldr	r5, [r3, #0]
 8000fa2:	e003      	b.n	8000fac <_printf_i+0xc4>
 8000fa4:	0645      	lsls	r5, r0, #25
 8000fa6:	d5fb      	bpl.n	8000fa0 <_printf_i+0xb8>
 8000fa8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8000fac:	2d00      	cmp	r5, #0
 8000fae:	da03      	bge.n	8000fb8 <_printf_i+0xd0>
 8000fb0:	232d      	movs	r3, #45	@ 0x2d
 8000fb2:	426d      	negs	r5, r5
 8000fb4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8000fb8:	230a      	movs	r3, #10
 8000fba:	4858      	ldr	r0, [pc, #352]	@ (800111c <_printf_i+0x234>)
 8000fbc:	e011      	b.n	8000fe2 <_printf_i+0xfa>
 8000fbe:	6821      	ldr	r1, [r4, #0]
 8000fc0:	6833      	ldr	r3, [r6, #0]
 8000fc2:	0608      	lsls	r0, r1, #24
 8000fc4:	f853 5b04 	ldr.w	r5, [r3], #4
 8000fc8:	d402      	bmi.n	8000fd0 <_printf_i+0xe8>
 8000fca:	0649      	lsls	r1, r1, #25
 8000fcc:	bf48      	it	mi
 8000fce:	b2ad      	uxthmi	r5, r5
 8000fd0:	2f6f      	cmp	r7, #111	@ 0x6f
 8000fd2:	6033      	str	r3, [r6, #0]
 8000fd4:	bf14      	ite	ne
 8000fd6:	230a      	movne	r3, #10
 8000fd8:	2308      	moveq	r3, #8
 8000fda:	4850      	ldr	r0, [pc, #320]	@ (800111c <_printf_i+0x234>)
 8000fdc:	2100      	movs	r1, #0
 8000fde:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8000fe2:	6866      	ldr	r6, [r4, #4]
 8000fe4:	2e00      	cmp	r6, #0
 8000fe6:	60a6      	str	r6, [r4, #8]
 8000fe8:	db05      	blt.n	8000ff6 <_printf_i+0x10e>
 8000fea:	6821      	ldr	r1, [r4, #0]
 8000fec:	432e      	orrs	r6, r5
 8000fee:	f021 0104 	bic.w	r1, r1, #4
 8000ff2:	6021      	str	r1, [r4, #0]
 8000ff4:	d04b      	beq.n	800108e <_printf_i+0x1a6>
 8000ff6:	4616      	mov	r6, r2
 8000ff8:	fbb5 f1f3 	udiv	r1, r5, r3
 8000ffc:	fb03 5711 	mls	r7, r3, r1, r5
 8001000:	5dc7      	ldrb	r7, [r0, r7]
 8001002:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8001006:	462f      	mov	r7, r5
 8001008:	42bb      	cmp	r3, r7
 800100a:	460d      	mov	r5, r1
 800100c:	d9f4      	bls.n	8000ff8 <_printf_i+0x110>
 800100e:	2b08      	cmp	r3, #8
 8001010:	d10b      	bne.n	800102a <_printf_i+0x142>
 8001012:	6823      	ldr	r3, [r4, #0]
 8001014:	07df      	lsls	r7, r3, #31
 8001016:	d508      	bpl.n	800102a <_printf_i+0x142>
 8001018:	6923      	ldr	r3, [r4, #16]
 800101a:	6861      	ldr	r1, [r4, #4]
 800101c:	4299      	cmp	r1, r3
 800101e:	bfde      	ittt	le
 8001020:	2330      	movle	r3, #48	@ 0x30
 8001022:	f806 3c01 	strble.w	r3, [r6, #-1]
 8001026:	f106 36ff 	addle.w	r6, r6, #4294967295
 800102a:	1b92      	subs	r2, r2, r6
 800102c:	6122      	str	r2, [r4, #16]
 800102e:	464b      	mov	r3, r9
 8001030:	4621      	mov	r1, r4
 8001032:	4640      	mov	r0, r8
 8001034:	f8cd a000 	str.w	sl, [sp]
 8001038:	aa03      	add	r2, sp, #12
 800103a:	f7ff fee3 	bl	8000e04 <_printf_common>
 800103e:	3001      	adds	r0, #1
 8001040:	d14a      	bne.n	80010d8 <_printf_i+0x1f0>
 8001042:	f04f 30ff 	mov.w	r0, #4294967295
 8001046:	b004      	add	sp, #16
 8001048:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800104c:	6823      	ldr	r3, [r4, #0]
 800104e:	f043 0320 	orr.w	r3, r3, #32
 8001052:	6023      	str	r3, [r4, #0]
 8001054:	2778      	movs	r7, #120	@ 0x78
 8001056:	4832      	ldr	r0, [pc, #200]	@ (8001120 <_printf_i+0x238>)
 8001058:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800105c:	6823      	ldr	r3, [r4, #0]
 800105e:	6831      	ldr	r1, [r6, #0]
 8001060:	061f      	lsls	r7, r3, #24
 8001062:	f851 5b04 	ldr.w	r5, [r1], #4
 8001066:	d402      	bmi.n	800106e <_printf_i+0x186>
 8001068:	065f      	lsls	r7, r3, #25
 800106a:	bf48      	it	mi
 800106c:	b2ad      	uxthmi	r5, r5
 800106e:	6031      	str	r1, [r6, #0]
 8001070:	07d9      	lsls	r1, r3, #31
 8001072:	bf44      	itt	mi
 8001074:	f043 0320 	orrmi.w	r3, r3, #32
 8001078:	6023      	strmi	r3, [r4, #0]
 800107a:	b11d      	cbz	r5, 8001084 <_printf_i+0x19c>
 800107c:	2310      	movs	r3, #16
 800107e:	e7ad      	b.n	8000fdc <_printf_i+0xf4>
 8001080:	4826      	ldr	r0, [pc, #152]	@ (800111c <_printf_i+0x234>)
 8001082:	e7e9      	b.n	8001058 <_printf_i+0x170>
 8001084:	6823      	ldr	r3, [r4, #0]
 8001086:	f023 0320 	bic.w	r3, r3, #32
 800108a:	6023      	str	r3, [r4, #0]
 800108c:	e7f6      	b.n	800107c <_printf_i+0x194>
 800108e:	4616      	mov	r6, r2
 8001090:	e7bd      	b.n	800100e <_printf_i+0x126>
 8001092:	6833      	ldr	r3, [r6, #0]
 8001094:	6825      	ldr	r5, [r4, #0]
 8001096:	1d18      	adds	r0, r3, #4
 8001098:	6961      	ldr	r1, [r4, #20]
 800109a:	6030      	str	r0, [r6, #0]
 800109c:	062e      	lsls	r6, r5, #24
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	d501      	bpl.n	80010a6 <_printf_i+0x1be>
 80010a2:	6019      	str	r1, [r3, #0]
 80010a4:	e002      	b.n	80010ac <_printf_i+0x1c4>
 80010a6:	0668      	lsls	r0, r5, #25
 80010a8:	d5fb      	bpl.n	80010a2 <_printf_i+0x1ba>
 80010aa:	8019      	strh	r1, [r3, #0]
 80010ac:	2300      	movs	r3, #0
 80010ae:	4616      	mov	r6, r2
 80010b0:	6123      	str	r3, [r4, #16]
 80010b2:	e7bc      	b.n	800102e <_printf_i+0x146>
 80010b4:	6833      	ldr	r3, [r6, #0]
 80010b6:	2100      	movs	r1, #0
 80010b8:	1d1a      	adds	r2, r3, #4
 80010ba:	6032      	str	r2, [r6, #0]
 80010bc:	681e      	ldr	r6, [r3, #0]
 80010be:	6862      	ldr	r2, [r4, #4]
 80010c0:	4630      	mov	r0, r6
 80010c2:	f000 f859 	bl	8001178 <memchr>
 80010c6:	b108      	cbz	r0, 80010cc <_printf_i+0x1e4>
 80010c8:	1b80      	subs	r0, r0, r6
 80010ca:	6060      	str	r0, [r4, #4]
 80010cc:	6863      	ldr	r3, [r4, #4]
 80010ce:	6123      	str	r3, [r4, #16]
 80010d0:	2300      	movs	r3, #0
 80010d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80010d6:	e7aa      	b.n	800102e <_printf_i+0x146>
 80010d8:	4632      	mov	r2, r6
 80010da:	4649      	mov	r1, r9
 80010dc:	4640      	mov	r0, r8
 80010de:	6923      	ldr	r3, [r4, #16]
 80010e0:	47d0      	blx	sl
 80010e2:	3001      	adds	r0, #1
 80010e4:	d0ad      	beq.n	8001042 <_printf_i+0x15a>
 80010e6:	6823      	ldr	r3, [r4, #0]
 80010e8:	079b      	lsls	r3, r3, #30
 80010ea:	d413      	bmi.n	8001114 <_printf_i+0x22c>
 80010ec:	68e0      	ldr	r0, [r4, #12]
 80010ee:	9b03      	ldr	r3, [sp, #12]
 80010f0:	4298      	cmp	r0, r3
 80010f2:	bfb8      	it	lt
 80010f4:	4618      	movlt	r0, r3
 80010f6:	e7a6      	b.n	8001046 <_printf_i+0x15e>
 80010f8:	2301      	movs	r3, #1
 80010fa:	4632      	mov	r2, r6
 80010fc:	4649      	mov	r1, r9
 80010fe:	4640      	mov	r0, r8
 8001100:	47d0      	blx	sl
 8001102:	3001      	adds	r0, #1
 8001104:	d09d      	beq.n	8001042 <_printf_i+0x15a>
 8001106:	3501      	adds	r5, #1
 8001108:	68e3      	ldr	r3, [r4, #12]
 800110a:	9903      	ldr	r1, [sp, #12]
 800110c:	1a5b      	subs	r3, r3, r1
 800110e:	42ab      	cmp	r3, r5
 8001110:	dcf2      	bgt.n	80010f8 <_printf_i+0x210>
 8001112:	e7eb      	b.n	80010ec <_printf_i+0x204>
 8001114:	2500      	movs	r5, #0
 8001116:	f104 0619 	add.w	r6, r4, #25
 800111a:	e7f5      	b.n	8001108 <_printf_i+0x220>
 800111c:	08001265 	.word	0x08001265
 8001120:	08001276 	.word	0x08001276

08001124 <memmove>:
 8001124:	4288      	cmp	r0, r1
 8001126:	b510      	push	{r4, lr}
 8001128:	eb01 0402 	add.w	r4, r1, r2
 800112c:	d902      	bls.n	8001134 <memmove+0x10>
 800112e:	4284      	cmp	r4, r0
 8001130:	4623      	mov	r3, r4
 8001132:	d807      	bhi.n	8001144 <memmove+0x20>
 8001134:	1e43      	subs	r3, r0, #1
 8001136:	42a1      	cmp	r1, r4
 8001138:	d008      	beq.n	800114c <memmove+0x28>
 800113a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800113e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8001142:	e7f8      	b.n	8001136 <memmove+0x12>
 8001144:	4601      	mov	r1, r0
 8001146:	4402      	add	r2, r0
 8001148:	428a      	cmp	r2, r1
 800114a:	d100      	bne.n	800114e <memmove+0x2a>
 800114c:	bd10      	pop	{r4, pc}
 800114e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8001152:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8001156:	e7f7      	b.n	8001148 <memmove+0x24>

08001158 <_sbrk_r>:
 8001158:	b538      	push	{r3, r4, r5, lr}
 800115a:	2300      	movs	r3, #0
 800115c:	4d05      	ldr	r5, [pc, #20]	@ (8001174 <_sbrk_r+0x1c>)
 800115e:	4604      	mov	r4, r0
 8001160:	4608      	mov	r0, r1
 8001162:	602b      	str	r3, [r5, #0]
 8001164:	f7ff fb52 	bl	800080c <_sbrk>
 8001168:	1c43      	adds	r3, r0, #1
 800116a:	d102      	bne.n	8001172 <_sbrk_r+0x1a>
 800116c:	682b      	ldr	r3, [r5, #0]
 800116e:	b103      	cbz	r3, 8001172 <_sbrk_r+0x1a>
 8001170:	6023      	str	r3, [r4, #0]
 8001172:	bd38      	pop	{r3, r4, r5, pc}
 8001174:	200001d0 	.word	0x200001d0

08001178 <memchr>:
 8001178:	4603      	mov	r3, r0
 800117a:	b510      	push	{r4, lr}
 800117c:	b2c9      	uxtb	r1, r1
 800117e:	4402      	add	r2, r0
 8001180:	4293      	cmp	r3, r2
 8001182:	4618      	mov	r0, r3
 8001184:	d101      	bne.n	800118a <memchr+0x12>
 8001186:	2000      	movs	r0, #0
 8001188:	e003      	b.n	8001192 <memchr+0x1a>
 800118a:	7804      	ldrb	r4, [r0, #0]
 800118c:	3301      	adds	r3, #1
 800118e:	428c      	cmp	r4, r1
 8001190:	d1f6      	bne.n	8001180 <memchr+0x8>
 8001192:	bd10      	pop	{r4, pc}

08001194 <memcpy>:
 8001194:	440a      	add	r2, r1
 8001196:	4291      	cmp	r1, r2
 8001198:	f100 33ff 	add.w	r3, r0, #4294967295
 800119c:	d100      	bne.n	80011a0 <memcpy+0xc>
 800119e:	4770      	bx	lr
 80011a0:	b510      	push	{r4, lr}
 80011a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80011a6:	4291      	cmp	r1, r2
 80011a8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80011ac:	d1f9      	bne.n	80011a2 <memcpy+0xe>
 80011ae:	bd10      	pop	{r4, pc}

080011b0 <_realloc_r>:
 80011b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80011b4:	4607      	mov	r7, r0
 80011b6:	4614      	mov	r4, r2
 80011b8:	460d      	mov	r5, r1
 80011ba:	b921      	cbnz	r1, 80011c6 <_realloc_r+0x16>
 80011bc:	4611      	mov	r1, r2
 80011be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80011c2:	f7ff bc3b 	b.w	8000a3c <_malloc_r>
 80011c6:	b92a      	cbnz	r2, 80011d4 <_realloc_r+0x24>
 80011c8:	f7ff fbce 	bl	8000968 <_free_r>
 80011cc:	4625      	mov	r5, r4
 80011ce:	4628      	mov	r0, r5
 80011d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80011d4:	f000 f81a 	bl	800120c <_malloc_usable_size_r>
 80011d8:	4284      	cmp	r4, r0
 80011da:	4606      	mov	r6, r0
 80011dc:	d802      	bhi.n	80011e4 <_realloc_r+0x34>
 80011de:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80011e2:	d8f4      	bhi.n	80011ce <_realloc_r+0x1e>
 80011e4:	4621      	mov	r1, r4
 80011e6:	4638      	mov	r0, r7
 80011e8:	f7ff fc28 	bl	8000a3c <_malloc_r>
 80011ec:	4680      	mov	r8, r0
 80011ee:	b908      	cbnz	r0, 80011f4 <_realloc_r+0x44>
 80011f0:	4645      	mov	r5, r8
 80011f2:	e7ec      	b.n	80011ce <_realloc_r+0x1e>
 80011f4:	42b4      	cmp	r4, r6
 80011f6:	4622      	mov	r2, r4
 80011f8:	4629      	mov	r1, r5
 80011fa:	bf28      	it	cs
 80011fc:	4632      	movcs	r2, r6
 80011fe:	f7ff ffc9 	bl	8001194 <memcpy>
 8001202:	4629      	mov	r1, r5
 8001204:	4638      	mov	r0, r7
 8001206:	f7ff fbaf 	bl	8000968 <_free_r>
 800120a:	e7f1      	b.n	80011f0 <_realloc_r+0x40>

0800120c <_malloc_usable_size_r>:
 800120c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001210:	1f18      	subs	r0, r3, #4
 8001212:	2b00      	cmp	r3, #0
 8001214:	bfbc      	itt	lt
 8001216:	580b      	ldrlt	r3, [r1, r0]
 8001218:	18c0      	addlt	r0, r0, r3
 800121a:	4770      	bx	lr

0800121c <_init>:
 800121c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800121e:	bf00      	nop
 8001220:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001222:	bc08      	pop	{r3}
 8001224:	469e      	mov	lr, r3
 8001226:	4770      	bx	lr

08001228 <_fini>:
 8001228:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800122a:	bf00      	nop
 800122c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800122e:	bc08      	pop	{r3}
 8001230:	469e      	mov	lr, r3
 8001232:	4770      	bx	lr
