{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 15 19:14:36 2015 " "Info: Processing started: Wed Apr 15 19:14:36 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off small8 -c small8 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off small8 -c small8" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "small8 EP3C16F484C6 " "Info: Selected device EP3C16F484C6 for design \"small8\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Info: Device EP3C40F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Info: Device EP3C55F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Info: Device EP3C80F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "~ALTERA_ASDO_DATA1~" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/" 0 { } { { 0 { 0 ""} 0 886 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "~ALTERA_FLASH_nCE_nCSO~" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/" 0 { } { { 0 { 0 ""} 0 889 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Info: Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "~ALTERA_DCLK~" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/" 0 { } { { 0 { 0 ""} 0 888 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Info: Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "~ALTERA_DATA0~" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/" 0 { } { { 0 { 0 ""} 0 887 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Info: Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "~ALTERA_nCEO~" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/" 0 { } { { 0 { 0 ""} 0 890 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|addrSel\[0\]\|combout " "Warning: Node \"U_CTRL\|addrSel\[0\]\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|addrSel\[1\]\|combout " "Warning: Node \"U_CTRL\|addrSel\[1\]\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|writeEnable\[11\]\|combout " "Warning: Node \"U_CTRL\|writeEnable\[11\]\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|writeEnable\[2\]\|combout " "Warning: Node \"U_CTRL\|writeEnable\[2\]\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|writeEnable\[0\]\|combout " "Warning: Node \"U_CTRL\|writeEnable\[0\]\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|writeEnable\[4\]\|combout " "Warning: Node \"U_CTRL\|writeEnable\[4\]\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|writeEnable\[3\]\|combout " "Warning: Node \"U_CTRL\|writeEnable\[3\]\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.Call9_3069\|combout " "Warning: Node \"U_CTRL\|save.Call9_3069\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.CallB_3049\|combout " "Warning: Node \"U_CTRL\|save.CallB_3049\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_inArch\|U_ALU\|output_us\[0\]\|combout " "Warning: Node \"U_inArch\|U_ALU\|output_us\[0\]\|combout\" is a latch" {  } { { "alu_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/alu_s8.vhd" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.CallD_3029\|combout " "Warning: Node \"U_CTRL\|save.CallD_3029\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.RET1_2999\|combout " "Warning: Node \"U_CTRL\|save.RET1_2999\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.catch_exeception_2889\|combout " "Warning: Node \"U_CTRL\|save.catch_exeception_2889\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.op_Fetch_Init_4129\|combout " "Warning: Node \"U_CTRL\|save.op_Fetch_Init_4129\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_inArch\|U_ALU\|output_us\[1\]\|combout " "Warning: Node \"U_inArch\|U_ALU\|output_us\[1\]\|combout\" is a latch" {  } { { "alu_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/alu_s8.vhd" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_inArch\|U_ALU\|output_us\[2\]\|combout " "Warning: Node \"U_inArch\|U_ALU\|output_us\[2\]\|combout\" is a latch" {  } { { "alu_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/alu_s8.vhd" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_inArch\|U_ALU\|output_us\[3\]\|combout " "Warning: Node \"U_inArch\|U_ALU\|output_us\[3\]\|combout\" is a latch" {  } { { "alu_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/alu_s8.vhd" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_inArch\|U_ALU\|output_us\[4\]\|combout " "Warning: Node \"U_inArch\|U_ALU\|output_us\[4\]\|combout\" is a latch" {  } { { "alu_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/alu_s8.vhd" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_inArch\|U_ALU\|output_us\[5\]\|combout " "Warning: Node \"U_inArch\|U_ALU\|output_us\[5\]\|combout\" is a latch" {  } { { "alu_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/alu_s8.vhd" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_inArch\|U_ALU\|output_us\[6\]\|combout " "Warning: Node \"U_inArch\|U_ALU\|output_us\[6\]\|combout\" is a latch" {  } { { "alu_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/alu_s8.vhd" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_inArch\|U_ALU\|output_us\[7\]\|combout " "Warning: Node \"U_inArch\|U_ALU\|output_us\[7\]\|combout\" is a latch" {  } { { "alu_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/alu_s8.vhd" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.Call1_3149\|combout " "Warning: Node \"U_CTRL\|save.Call1_3149\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.Call4_3119\|combout " "Warning: Node \"U_CTRL\|save.Call4_3119\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.RET5_2959\|combout " "Warning: Node \"U_CTRL\|save.RET5_2959\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.LDAA8_4009\|combout " "Warning: Node \"U_CTRL\|save.LDAA8_4009\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.takeBranch1_3239\|combout " "Warning: Node \"U_CTRL\|save.takeBranch1_3239\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.takeBranch4_3209\|combout " "Warning: Node \"U_CTRL\|save.takeBranch4_3209\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.LDAI4_3839\|combout " "Warning: Node \"U_CTRL\|save.LDAI4_3839\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.LDSI1_3719\|combout " "Warning: Node \"U_CTRL\|save.LDSI1_3719\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.LDXI1_3819\|combout " "Warning: Node \"U_CTRL\|save.LDXI1_3819\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.STAA4_3599\|combout " "Warning: Node \"U_CTRL\|save.STAA4_3599\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.LDAA1_4079\|combout " "Warning: Node \"U_CTRL\|save.LDAA1_4079\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.LDAA4_4049\|combout " "Warning: Node \"U_CTRL\|save.LDAA4_4049\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.LDAI1_3869\|combout " "Warning: Node \"U_CTRL\|save.LDAI1_3869\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.LDXI4_3789\|combout " "Warning: Node \"U_CTRL\|save.LDXI4_3789\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.LDSI4_3689\|combout " "Warning: Node \"U_CTRL\|save.LDSI4_3689\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.STAA1_3629\|combout " "Warning: Node \"U_CTRL\|save.STAA1_3629\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "small8.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'small8.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Info: Automatically promoted node clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrl_s8:U_CTRL\|state.STAA7 " "Info: Destination node ctrl_s8:U_CTRL\|state.STAA7" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 83 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl_s8:U_CTRL|state.STAA7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/" 0 { } { { 0 { 0 ""} 0 158 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrl_s8:U_CTRL\|state.STAA8 " "Info: Destination node ctrl_s8:U_CTRL\|state.STAA8" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 83 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl_s8:U_CTRL|state.STAA8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/" 0 { } { { 0 { 0 ""} 0 159 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrl_s8:U_CTRL\|state.Call9 " "Info: Destination node ctrl_s8:U_CTRL\|state.Call9" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 83 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl_s8:U_CTRL|state.Call9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/" 0 { } { { 0 { 0 ""} 0 195 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrl_s8:U_CTRL\|state.CallB " "Info: Destination node ctrl_s8:U_CTRL\|state.CallB" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 83 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl_s8:U_CTRL|state.CallB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/" 0 { } { { 0 { 0 ""} 0 197 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrl_s8:U_CTRL\|state.MOVDA0 " "Info: Destination node ctrl_s8:U_CTRL\|state.MOVDA0" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 83 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl_s8:U_CTRL|state.MOVDA0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/" 0 { } { { 0 { 0 ""} 0 161 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrl_s8:U_CTRL\|state.initialize " "Info: Destination node ctrl_s8:U_CTRL\|state.initialize" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 83 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl_s8:U_CTRL|state.initialize } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/" 0 { } { { 0 { 0 ""} 0 110 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrl_s8:U_CTRL\|state.LDAI3 " "Info: Destination node ctrl_s8:U_CTRL\|state.LDAI3" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 83 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl_s8:U_CTRL|state.LDAI3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/" 0 { } { { 0 { 0 ""} 0 133 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrl_s8:U_CTRL\|state.AND1 " "Info: Destination node ctrl_s8:U_CTRL\|state.AND1" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 83 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl_s8:U_CTRL|state.AND1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/" 0 { } { { 0 { 0 ""} 0 163 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrl_s8:U_CTRL\|state.RORC2 " "Info: Destination node ctrl_s8:U_CTRL\|state.RORC2" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 83 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl_s8:U_CTRL|state.RORC2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/" 0 { } { { 0 { 0 ""} 0 166 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrl_s8:U_CTRL\|state.DECA1 " "Info: Destination node ctrl_s8:U_CTRL\|state.DECA1" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 83 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl_s8:U_CTRL|state.DECA1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/" 0 { } { { 0 { 0 ""} 0 174 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "top_level_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/top_level_s8.vhd" 6 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/" 0 { } { { 0 { 0 ""} 0 1609 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ctrl_s8:U_CTRL\|Selector180~0  " "Info: Automatically promoted node ctrl_s8:U_CTRL\|Selector180~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 156 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl_s8:U_CTRL|Selector180~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/" 0 { } { { 0 { 0 ""} 0 1273 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "internalArch_s8:U_inArch\|alu_s8:U_ALU\|Mux10~0  " "Info: Automatically promoted node internalArch_s8:U_inArch\|alu_s8:U_ALU\|Mux10~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "alu_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/alu_s8.vhd" 49 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { internalArch_s8:U_inArch|alu_s8:U_ALU|Mux10~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/" 0 { } { { 0 { 0 ""} 0 1182 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ctrl_s8:U_CTRL\|WideOr71~1  " "Info: Automatically promoted node ctrl_s8:U_CTRL\|WideOr71~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 156 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl_s8:U_CTRL|WideOr71~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/" 0 { } { { 0 { 0 ""} 0 995 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ctrl_s8:U_CTRL\|WideOr105~0  " "Info: Automatically promoted node ctrl_s8:U_CTRL\|WideOr105~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 156 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl_s8:U_CTRL|WideOr105~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/" 0 { } { { 0 { 0 ""} 0 1060 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cin_out " "Warning: Node \"cin_out\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cin_out" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rst " "Warning: Node \"rst\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rst" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "test_cout " "Warning: Node \"test_cout\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "test_cout" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X10_Y10 X20_Y19 " "Info: Peak interconnect usage is 6% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 46 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "271 " "Info: Peak virtual memory: 271 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 15 19:14:48 2015 " "Info: Processing ended: Wed Apr 15 19:14:48 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Info: Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
