[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~forward1|forward1>io_fwd_data_rs1_0",
    "sources":[
      "~forward1|forward1>io_id_rs1_data_0",
      "~forward1|forward1>io_id_rs1_0",
      "~forward1|forward1>io_exmem_data_0",
      "~forward1|forward1>io_exmem_rdwen_0",
      "~forward1|forward1>io_exmem_data_1",
      "~forward1|forward1>io_exmem_rd_0",
      "~forward1|forward1>io_exmem_rdwen_1",
      "~forward1|forward1>io_mem_data_0",
      "~forward1|forward1>io_exmem_rd_1",
      "~forward1|forward1>io_mem_rdwen_0",
      "~forward1|forward1>io_mem_data_1",
      "~forward1|forward1>io_mem_rd_0",
      "~forward1|forward1>io_mem_rdwen_1",
      "~forward1|forward1>io_memwb_data_0",
      "~forward1|forward1>io_mem_rd_1",
      "~forward1|forward1>io_memwb_rdwen_0",
      "~forward1|forward1>io_memwb_data_1",
      "~forward1|forward1>io_memwb_rd_0",
      "~forward1|forward1>io_memwb_rdwen_1",
      "~forward1|forward1>io_memwb_rd_1"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~forward1|forward1>io_fwd_data_rs2_0",
    "sources":[
      "~forward1|forward1>io_id_rs2_data_0",
      "~forward1|forward1>io_id_rs2_0",
      "~forward1|forward1>io_exmem_data_0",
      "~forward1|forward1>io_exmem_rdwen_0",
      "~forward1|forward1>io_exmem_data_1",
      "~forward1|forward1>io_exmem_rd_0",
      "~forward1|forward1>io_exmem_rdwen_1",
      "~forward1|forward1>io_mem_data_0",
      "~forward1|forward1>io_exmem_rd_1",
      "~forward1|forward1>io_mem_rdwen_0",
      "~forward1|forward1>io_mem_data_1",
      "~forward1|forward1>io_mem_rd_0",
      "~forward1|forward1>io_mem_rdwen_1",
      "~forward1|forward1>io_memwb_data_0",
      "~forward1|forward1>io_mem_rd_1",
      "~forward1|forward1>io_memwb_rdwen_0",
      "~forward1|forward1>io_memwb_data_1",
      "~forward1|forward1>io_memwb_rd_0",
      "~forward1|forward1>io_memwb_rdwen_1",
      "~forward1|forward1>io_memwb_rd_1"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~forward1|forward1>io_stall_req",
    "sources":[
      "~forward1|forward1>io_exmem_rdlden_1",
      "~forward1|forward1>io_exmem_rd_1",
      "~forward1|forward1>io_exmem_rdlden_0",
      "~forward1|forward1>io_id_rs2_1",
      "~forward1|forward1>io_exmem_rd_0",
      "~forward1|forward1>io_id_rs1_1",
      "~forward1|forward1>io_id_rs1_0",
      "~forward1|forward1>io_id_rs2_0"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~forward1|forward1>io_fwd_data_rs2_1",
    "sources":[
      "~forward1|forward1>io_id_rs2_data_1",
      "~forward1|forward1>io_id_rs2_1",
      "~forward1|forward1>io_exmem_data_0",
      "~forward1|forward1>io_exmem_rdwen_0",
      "~forward1|forward1>io_exmem_data_1",
      "~forward1|forward1>io_exmem_rd_0",
      "~forward1|forward1>io_exmem_rdwen_1",
      "~forward1|forward1>io_mem_data_0",
      "~forward1|forward1>io_exmem_rd_1",
      "~forward1|forward1>io_mem_rdwen_0",
      "~forward1|forward1>io_mem_data_1",
      "~forward1|forward1>io_mem_rd_0",
      "~forward1|forward1>io_mem_rdwen_1",
      "~forward1|forward1>io_memwb_data_0",
      "~forward1|forward1>io_mem_rd_1",
      "~forward1|forward1>io_memwb_rdwen_0",
      "~forward1|forward1>io_memwb_data_1",
      "~forward1|forward1>io_memwb_rd_0",
      "~forward1|forward1>io_memwb_rdwen_1",
      "~forward1|forward1>io_memwb_rd_1"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~forward1|forward1>io_fwd_data_rs1_1",
    "sources":[
      "~forward1|forward1>io_id_rs1_data_1",
      "~forward1|forward1>io_id_rs1_1",
      "~forward1|forward1>io_exmem_data_0",
      "~forward1|forward1>io_exmem_rdwen_0",
      "~forward1|forward1>io_exmem_data_1",
      "~forward1|forward1>io_exmem_rd_0",
      "~forward1|forward1>io_exmem_rdwen_1",
      "~forward1|forward1>io_mem_data_0",
      "~forward1|forward1>io_exmem_rd_1",
      "~forward1|forward1>io_mem_rdwen_0",
      "~forward1|forward1>io_mem_data_1",
      "~forward1|forward1>io_mem_rd_0",
      "~forward1|forward1>io_mem_rdwen_1",
      "~forward1|forward1>io_memwb_data_0",
      "~forward1|forward1>io_mem_rd_1",
      "~forward1|forward1>io_memwb_rdwen_0",
      "~forward1|forward1>io_memwb_data_1",
      "~forward1|forward1>io_memwb_rd_0",
      "~forward1|forward1>io_memwb_rdwen_1",
      "~forward1|forward1>io_memwb_rd_1"
    ]
  }
]