{"vcs1":{"timestamp_begin":1728837056.232061732, "rt":1.91, "ut":0.75, "st":0.29}}
{"vcselab":{"timestamp_begin":1728837058.218922119, "rt":1.07, "ut":0.27, "st":0.20}}
{"link":{"timestamp_begin":1728837059.374832855, "rt":0.44, "ut":0.14, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728837055.585219881}
{"VCS_COMP_START_TIME": 1728837055.585219881}
{"VCS_COMP_END_TIME": 1728837187.516432514}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 332596}}
{"stitch_vcselab": {"peak_mem": 231552}}
