<profile>

<section name = "Vivado HLS Report for 'mem_read50230'" level="0">
<item name = "Date">Sat Feb 15 07:46:50 2025
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">partition_0</item>
<item name = "Solution">solution</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.375 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">793, 793, 3.965 us, 3.965 us, 793, 793, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- read_loop">785, 785, 3, 1, 1, 784, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 39, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 137, -</column>
<column name="Register">-, -, 42, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="size_index_fu_163_p2">+, 0, 0, 14, 10, 1</column>
<column name="ap_block_state10_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state9_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln59_fu_157_p2">icmp, 0, 0, 13, 10, 9</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">47, 10, 1, 10</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="in_0_V_V_blk_n">9, 2, 1, 2</column>
<column name="in_hw_V_blk_n_AR">9, 2, 1, 2</column>
<column name="in_hw_V_blk_n_R">9, 2, 1, 2</column>
<column name="out_hw_V_offset_out_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="size_index_0_i_i_i_i_reg_135">9, 2, 10, 20</column>
<column name="weights_reloading_in_3_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">9, 0, 9, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="icmp_ln59_reg_179">1, 0, 1, 0</column>
<column name="icmp_ln59_reg_179_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="p_Result_s_reg_188">16, 0, 16, 0</column>
<column name="size_index_0_i_i_i_i_reg_135">10, 0, 10, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, mem_read50230, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, mem_read50230, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, mem_read50230, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, mem_read50230, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, mem_read50230, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, mem_read50230, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, mem_read50230, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, mem_read50230, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, mem_read50230, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, mem_read50230, return value</column>
<column name="m_axi_in_hw_V_AWVALID">out, 1, m_axi, in_hw_V, pointer</column>
<column name="m_axi_in_hw_V_AWREADY">in, 1, m_axi, in_hw_V, pointer</column>
<column name="m_axi_in_hw_V_AWADDR">out, 32, m_axi, in_hw_V, pointer</column>
<column name="m_axi_in_hw_V_AWID">out, 1, m_axi, in_hw_V, pointer</column>
<column name="m_axi_in_hw_V_AWLEN">out, 32, m_axi, in_hw_V, pointer</column>
<column name="m_axi_in_hw_V_AWSIZE">out, 3, m_axi, in_hw_V, pointer</column>
<column name="m_axi_in_hw_V_AWBURST">out, 2, m_axi, in_hw_V, pointer</column>
<column name="m_axi_in_hw_V_AWLOCK">out, 2, m_axi, in_hw_V, pointer</column>
<column name="m_axi_in_hw_V_AWCACHE">out, 4, m_axi, in_hw_V, pointer</column>
<column name="m_axi_in_hw_V_AWPROT">out, 3, m_axi, in_hw_V, pointer</column>
<column name="m_axi_in_hw_V_AWQOS">out, 4, m_axi, in_hw_V, pointer</column>
<column name="m_axi_in_hw_V_AWREGION">out, 4, m_axi, in_hw_V, pointer</column>
<column name="m_axi_in_hw_V_AWUSER">out, 1, m_axi, in_hw_V, pointer</column>
<column name="m_axi_in_hw_V_WVALID">out, 1, m_axi, in_hw_V, pointer</column>
<column name="m_axi_in_hw_V_WREADY">in, 1, m_axi, in_hw_V, pointer</column>
<column name="m_axi_in_hw_V_WDATA">out, 64, m_axi, in_hw_V, pointer</column>
<column name="m_axi_in_hw_V_WSTRB">out, 8, m_axi, in_hw_V, pointer</column>
<column name="m_axi_in_hw_V_WLAST">out, 1, m_axi, in_hw_V, pointer</column>
<column name="m_axi_in_hw_V_WID">out, 1, m_axi, in_hw_V, pointer</column>
<column name="m_axi_in_hw_V_WUSER">out, 1, m_axi, in_hw_V, pointer</column>
<column name="m_axi_in_hw_V_ARVALID">out, 1, m_axi, in_hw_V, pointer</column>
<column name="m_axi_in_hw_V_ARREADY">in, 1, m_axi, in_hw_V, pointer</column>
<column name="m_axi_in_hw_V_ARADDR">out, 32, m_axi, in_hw_V, pointer</column>
<column name="m_axi_in_hw_V_ARID">out, 1, m_axi, in_hw_V, pointer</column>
<column name="m_axi_in_hw_V_ARLEN">out, 32, m_axi, in_hw_V, pointer</column>
<column name="m_axi_in_hw_V_ARSIZE">out, 3, m_axi, in_hw_V, pointer</column>
<column name="m_axi_in_hw_V_ARBURST">out, 2, m_axi, in_hw_V, pointer</column>
<column name="m_axi_in_hw_V_ARLOCK">out, 2, m_axi, in_hw_V, pointer</column>
<column name="m_axi_in_hw_V_ARCACHE">out, 4, m_axi, in_hw_V, pointer</column>
<column name="m_axi_in_hw_V_ARPROT">out, 3, m_axi, in_hw_V, pointer</column>
<column name="m_axi_in_hw_V_ARQOS">out, 4, m_axi, in_hw_V, pointer</column>
<column name="m_axi_in_hw_V_ARREGION">out, 4, m_axi, in_hw_V, pointer</column>
<column name="m_axi_in_hw_V_ARUSER">out, 1, m_axi, in_hw_V, pointer</column>
<column name="m_axi_in_hw_V_RVALID">in, 1, m_axi, in_hw_V, pointer</column>
<column name="m_axi_in_hw_V_RREADY">out, 1, m_axi, in_hw_V, pointer</column>
<column name="m_axi_in_hw_V_RDATA">in, 64, m_axi, in_hw_V, pointer</column>
<column name="m_axi_in_hw_V_RLAST">in, 1, m_axi, in_hw_V, pointer</column>
<column name="m_axi_in_hw_V_RID">in, 1, m_axi, in_hw_V, pointer</column>
<column name="m_axi_in_hw_V_RUSER">in, 1, m_axi, in_hw_V, pointer</column>
<column name="m_axi_in_hw_V_RRESP">in, 2, m_axi, in_hw_V, pointer</column>
<column name="m_axi_in_hw_V_BVALID">in, 1, m_axi, in_hw_V, pointer</column>
<column name="m_axi_in_hw_V_BREADY">out, 1, m_axi, in_hw_V, pointer</column>
<column name="m_axi_in_hw_V_BRESP">in, 2, m_axi, in_hw_V, pointer</column>
<column name="m_axi_in_hw_V_BID">in, 1, m_axi, in_hw_V, pointer</column>
<column name="m_axi_in_hw_V_BUSER">in, 1, m_axi, in_hw_V, pointer</column>
<column name="in_hw_V_offset">in, 29, ap_none, in_hw_V_offset, scalar</column>
<column name="in_0_V_V_din">out, 16, ap_fifo, in_0_V_V, pointer</column>
<column name="in_0_V_V_full_n">in, 1, ap_fifo, in_0_V_V, pointer</column>
<column name="in_0_V_V_write">out, 1, ap_fifo, in_0_V_V, pointer</column>
<column name="weights_reloading_in_2">in, 32, ap_none, weights_reloading_in_2, scalar</column>
<column name="weights_reloading_in_3_din">out, 32, ap_fifo, weights_reloading_in_3, pointer</column>
<column name="weights_reloading_in_3_full_n">in, 1, ap_fifo, weights_reloading_in_3, pointer</column>
<column name="weights_reloading_in_3_write">out, 1, ap_fifo, weights_reloading_in_3, pointer</column>
<column name="out_hw_V_offset">in, 29, ap_none, out_hw_V_offset, scalar</column>
<column name="out_hw_V_offset_out_din">out, 29, ap_fifo, out_hw_V_offset_out, pointer</column>
<column name="out_hw_V_offset_out_full_n">in, 1, ap_fifo, out_hw_V_offset_out, pointer</column>
<column name="out_hw_V_offset_out_write">out, 1, ap_fifo, out_hw_V_offset_out, pointer</column>
</table>
</item>
</section>
</profile>
