-- VHDL Entity abc_emu.abc130x3_top.symbol
--
-- Created by Matt Warren 2014
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2013.1 (Build 6)
--

library IEEE;
use IEEE.STD_LOGIC_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
library utils;
use utils.pkg_types.all;

entity abc130x3_top is
   port( 
      abc_BC_i          : in     std_logic;
      abc_CLK_i         : in     std_logic;
      abc_DATL_i        : in     std_logic;
      abc_DATR_i        : in     std_logic;
      abc_DIN1_i        : in     std_logic_vector (255 downto 0);
      abc_DIN2_i        : in     std_logic_vector (255 downto 0);
      abc_DIN3_i        : in     std_logic_vector (255 downto 0);
      abc_RSTB_i        : in     std_logic;
      abc_XOFFL_i       : in     std_logic;
      abc_XOFFR_i       : in     std_logic;
      abc_powerUpRstb_i : in     std_logic;
      addr0_i           : in     std_logic_vector (4 downto 0);
      addr1_i           : in     std_logic_vector (4 downto 0);
      addr2_i           : in     std_logic_vector (4 downto 0);
      com_i             : in     std_logic;
      l0_i              : in     std_logic;
      l1_i              : in     std_logic;
      r3s_i             : in     std_logic;
      abc_DATL_o        : out    std_logic;
      abc_DATR_o        : out    std_logic;
      abc_XOFFL_o       : out    std_logic;
      abc_XOFFR_o       : out    std_logic
   );

-- Declarations

end abc130x3_top ;

-- VHDL from Block Diagram 
-- Generated by Mentor Graphics HDL Designer(TM) 2013.1 (Build 6) 
--
-- abc_emu.abc130x3_top.struct
--
-- Created by Matt Warren 2014
--

library ieee;
use ieee.std_logic_1164.ALL;
use ieee.std_logic_arith.ALL;
use ieee.std_logic_unsigned.all;
library utils;
use utils.pkg_types.all;


architecture struct of abc130x3_top is

   -- Architecture declarations

   -- Internal signal declarations
   signal DAT12   : std_logic;
   signal DAT21   : std_logic;
   signal DAT23   : std_logic;
   signal DAT32   : std_logic;
   signal HI      : std_logic;
   signal LO      : std_logic;
   signal XOFF12  : std_logic;
   signal XOFF21  : std_logic;
   signal XOFF23  : std_logic;
   signal XOFF32  : std_logic;
   signal ZERO256 : std_logic_vector(255 downto 0);


   -- Component Declarations
   component abc130_top
   port (
      BC_i           : in     std_logic ;
      CLK_i          : in     std_logic ;
      -- /* ***
      -- input COM_LZERO_padP, COM_LZERO_padN; //serial command input port, embedded LZERO trigger on falling-edge
      -- input LONERTHREE_padP, LONERTHREE_padN;   //Level-1 and R3 trigger code
      -- */
      COM_i          : in     std_logic ;                    -- //***
      DATLi          : in     std_logic ;
      DATRi          : in     std_logic ;
      DIN_i          : in     std_logic_vector (255 downto 0);
      FastCLK_div2_i : in     std_logic ;                    -- // ***
      FastCLK_i      : in     std_logic ;
      -- /* ***
      -- input COM_LZERO_padP, COM_LZERO_padN; //serial command input port, embedded LZERO trigger on falling-edge
      -- input LONERTHREE_padP, LONERTHREE_padN;   //Level-1 and R3 trigger code
      -- */
      LONE_i         : in     std_logic ;                    -- //***
      -- /* ***
      -- input COM_LZERO_padP, COM_LZERO_padN; //serial command input port, embedded LZERO trigger on falling-edge
      -- input LONERTHREE_padP, LONERTHREE_padN;   //Level-1 and R3 trigger code
      -- */
      LZERO_i        : in     std_logic ;                    -- //***
      RSTB_i         : in     std_logic ;
      -- /* ***
      -- input COM_LZERO_padP, COM_LZERO_padN; //serial command input port, embedded LZERO trigger on falling-edge
      -- input LONERTHREE_padP, LONERTHREE_padN;   //Level-1 and R3 trigger code
      -- */
      RTHREE_i       : in     std_logic ;                    -- //***
      XOFFLi         : in     std_logic ;
      XOFFRi         : in     std_logic ;
      padID_i        : in     std_logic_vector (4 downto 0);
      padTerm_i      : in     std_logic ;
      powerUpRstb_i  : in     std_logic ;
      DATLo          : out    std_logic ;
      DATLoen        : out    std_logic ;                    -- // ***
      DATRo          : out    std_logic ;
      DATRoen        : out    std_logic ;                    -- // ***
      XOFFLo         : out    std_logic ;
      XOFFLoen       : out    std_logic ;                    -- // ***
      XOFFRo         : out    std_logic ;
      XOFFRoen       : out    std_logic ;                    -- // ***
      dataOutFC1_o   : out    std_logic ;
      dataOutFC2_o   : out    std_logic 
   );
   end component;


begin
   -- Architecture concurrent statements
   -- HDL Embedded Text Block 2 eb2
   HI <= '1';
   LO <= '0';
   ZERO256 <= (others => '0');


   -- Instance port mappings.
   Uabc0 : abc130_top
      port map (
         BC_i           => abc_BC_i,
         CLK_i          => abc_CLK_i,
         COM_i          => com_i,
         DATLi          => abc_DATL_i,
         DATRi          => DAT21,
         DIN_i          => abc_DIN1_i,
         FastCLK_div2_i => LO,
         FastCLK_i      => LO,
         LONE_i         => l1_i,
         LZERO_i        => l0_i,
         RSTB_i         => abc_RSTB_i,
         RTHREE_i       => r3s_i,
         XOFFLi         => abc_XOFFL_i,
         XOFFRi         => XOFF21,
         padID_i        => addr0_i,
         padTerm_i      => LO,
         powerUpRstb_i  => abc_powerUpRstb_i,
         DATLo          => abc_DATL_o,
         DATLoen        => open,
         DATRo          => DAT12,
         DATRoen        => open,
         XOFFLo         => abc_XOFFL_o,
         XOFFLoen       => open,
         XOFFRo         => XOFF12,
         XOFFRoen       => open,
         dataOutFC1_o   => open,
         dataOutFC2_o   => open
      );
   Uabc1 : abc130_top
      port map (
         BC_i           => abc_BC_i,
         CLK_i          => abc_CLK_i,
         COM_i          => com_i,
         DATLi          => DAT12,
         DATRi          => DAT32,
         DIN_i          => abc_DIN2_i,
         FastCLK_div2_i => LO,
         FastCLK_i      => LO,
         LONE_i         => l1_i,
         LZERO_i        => l0_i,
         RSTB_i         => abc_RSTB_i,
         RTHREE_i       => r3s_i,
         XOFFLi         => XOFF12,
         XOFFRi         => XOFF32,
         padID_i        => addr1_i,
         padTerm_i      => LO,
         powerUpRstb_i  => abc_powerUpRstb_i,
         DATLo          => DAT21,
         DATLoen        => open,
         DATRo          => DAT23,
         DATRoen        => open,
         XOFFLo         => XOFF21,
         XOFFLoen       => open,
         XOFFRo         => XOFF23,
         XOFFRoen       => open,
         dataOutFC1_o   => open,
         dataOutFC2_o   => open
      );
   Uabc2 : abc130_top
      port map (
         BC_i           => abc_BC_i,
         CLK_i          => abc_CLK_i,
         COM_i          => com_i,
         DATLi          => DAT23,
         DATRi          => abc_DATR_i,
         DIN_i          => abc_DIN3_i,
         FastCLK_div2_i => LO,
         FastCLK_i      => LO,
         LONE_i         => l1_i,
         LZERO_i        => l0_i,
         RSTB_i         => abc_RSTB_i,
         RTHREE_i       => r3s_i,
         XOFFLi         => XOFF23,
         XOFFRi         => abc_XOFFR_i,
         padID_i        => addr2_i,
         padTerm_i      => LO,
         powerUpRstb_i  => abc_powerUpRstb_i,
         DATLo          => DAT32,
         DATLoen        => open,
         DATRo          => abc_DATR_o,
         DATRoen        => open,
         XOFFLo         => XOFF32,
         XOFFLoen       => open,
         XOFFRo         => abc_XOFFR_o,
         XOFFRoen       => open,
         dataOutFC1_o   => open,
         dataOutFC2_o   => open
      );

end struct;
