{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1541190306805 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1541190306826 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 02 16:25:06 2018 " "Processing started: Fri Nov 02 16:25:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1541190306826 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1541190306826 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1541190306826 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "DE_NANO_SOPC.qip " "Tcl Script File DE_NANO_SOPC.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip " "set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1541190307307 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1541190307307 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1541190307683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_DRIVER " "Found entity 1: VGA_DRIVER" {  } { { "VGA_DRIVER.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/VGA_DRIVER.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541190320386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541190320386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO " "Found entity 1: DE0_NANO" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541190320389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541190320389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541190320392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541190320392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_port_ram_m9k.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_port_ram_m9k.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dual_Port_RAM_M9K " "Found entity 1: Dual_Port_RAM_M9K" {  } { { "Dual_Port_RAM_M9K.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/Dual_Port_RAM_M9K.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541190320395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541190320395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file image_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMAGE_PROCESSOR " "Found entity 1: IMAGE_PROCESSOR" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/IMAGE_PROCESSOR.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541190320399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541190320399 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_NANO " "Elaborating entity \"DE0_NANO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1541190320707 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pixel_data_RGB332 DE0_NANO.v(55) " "Verilog HDL or VHDL warning at DE0_NANO.v(55): object \"pixel_data_RGB332\" assigned a value but never read" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1541190320709 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 DE0_NANO.v(63) " "Verilog HDL assignment warning at DE0_NANO.v(63): truncated value with size 32 to match size of target (15)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541190320709 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 DE0_NANO.v(131) " "Verilog HDL assignment warning at DE0_NANO.v(131): truncated value with size 32 to match size of target (15)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541190320711 "|DE0_NANO"}
{ "Error" "EVRFX_VERI_UNSUPPORTED_MIXED_EDGE_EVENT_EXPRESSION" "DE0_NANO.v(141) " "Verilog HDL Event Control error at DE0_NANO.v(141): mixed single- and double-edge expressions are not supported" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 141 0 0 } }  } 0 10122 "Verilog HDL Event Control error at %1!s!: mixed single- and double-edge expressions are not supported" 0 0 "Quartus II" 0 -1 1541190320711 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CAM_COUNT DE0_NANO.v(145) " "Verilog HDL Always Construct warning at DE0_NANO.v(145): variable \"CAM_COUNT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 145 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1541190320711 "|DE0_NANO"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CAM_DATA DE0_NANO.v(147) " "Verilog HDL Always Construct warning at DE0_NANO.v(147): variable \"CAM_DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 147 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1541190320711 "|DE0_NANO"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data DE0_NANO.v(151) " "Verilog HDL Always Construct warning at DE0_NANO.v(151): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 151 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1541190320712 "|DE0_NANO"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CAM_DATA DE0_NANO.v(151) " "Verilog HDL Always Construct warning at DE0_NANO.v(151): variable \"CAM_DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 151 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1541190320712 "|DE0_NANO"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "X_ADDR DE0_NANO.v(156) " "Verilog HDL Always Construct warning at DE0_NANO.v(156): variable \"X_ADDR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 156 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1541190320712 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 DE0_NANO.v(156) " "Verilog HDL assignment warning at DE0_NANO.v(156): truncated value with size 32 to match size of target (15)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541190320712 "|DE0_NANO"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Y_ADDR DE0_NANO.v(164) " "Verilog HDL Always Construct warning at DE0_NANO.v(164): variable \"Y_ADDR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 164 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1541190320713 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 DE0_NANO.v(164) " "Verilog HDL assignment warning at DE0_NANO.v(164): truncated value with size 32 to match size of target (15)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541190320713 "|DE0_NANO"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "VSYNC DE0_NANO.v(167) " "Verilog HDL Always Construct warning at DE0_NANO.v(167): variable \"VSYNC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 167 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1541190320713 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inc DE0_NANO.v(141) " "Verilog HDL Always Construct warning at DE0_NANO.v(141): inferring latch(es) for variable \"inc\", which holds its previous value in one or more paths through the always construct" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 141 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1541190320713 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "W_EN DE0_NANO.v(141) " "Verilog HDL Always Construct warning at DE0_NANO.v(141): inferring latch(es) for variable \"W_EN\", which holds its previous value in one or more paths through the always construct" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 141 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1541190320714 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data DE0_NANO.v(141) " "Verilog HDL Always Construct warning at DE0_NANO.v(141): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 141 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1541190320714 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CAM_COUNT DE0_NANO.v(141) " "Verilog HDL Always Construct warning at DE0_NANO.v(141): inferring latch(es) for variable \"CAM_COUNT\", which holds its previous value in one or more paths through the always construct" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 141 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1541190320714 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "downsampled DE0_NANO.v(141) " "Verilog HDL Always Construct warning at DE0_NANO.v(141): inferring latch(es) for variable \"downsampled\", which holds its previous value in one or more paths through the always construct" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 141 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1541190320714 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "X_ADDR DE0_NANO.v(141) " "Verilog HDL Always Construct warning at DE0_NANO.v(141): inferring latch(es) for variable \"X_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 141 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1541190320714 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y_ADDR DE0_NANO.v(141) " "Verilog HDL Always Construct warning at DE0_NANO.v(141): inferring latch(es) for variable \"Y_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 141 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1541190320714 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[32..24\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[32..24\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541190320715 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[22\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[22\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541190320715 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[20\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[20\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541190320715 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[18\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[18\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541190320715 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[16\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[16\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541190320715 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[14\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[14\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541190320715 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[12\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[12\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541190320715 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[10\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[10\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541190320715 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[8\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[8\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541190320716 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[6\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[6\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541190320716 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[4..0\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[4..0\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1541190320716 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_EN DE0_NANO.v(173) " "Inferred latch for \"W_EN\" at DE0_NANO.v(173)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541190320716 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_ADDR\[0\] DE0_NANO.v(167) " "Inferred latch for \"Y_ADDR\[0\]\" at DE0_NANO.v(167)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541190320717 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_ADDR\[1\] DE0_NANO.v(167) " "Inferred latch for \"Y_ADDR\[1\]\" at DE0_NANO.v(167)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541190320717 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_ADDR\[2\] DE0_NANO.v(167) " "Inferred latch for \"Y_ADDR\[2\]\" at DE0_NANO.v(167)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541190320717 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_ADDR\[3\] DE0_NANO.v(167) " "Inferred latch for \"Y_ADDR\[3\]\" at DE0_NANO.v(167)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541190320717 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_ADDR\[4\] DE0_NANO.v(167) " "Inferred latch for \"Y_ADDR\[4\]\" at DE0_NANO.v(167)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541190320717 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_ADDR\[5\] DE0_NANO.v(167) " "Inferred latch for \"Y_ADDR\[5\]\" at DE0_NANO.v(167)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541190320717 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_ADDR\[6\] DE0_NANO.v(167) " "Inferred latch for \"Y_ADDR\[6\]\" at DE0_NANO.v(167)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541190320717 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_ADDR\[7\] DE0_NANO.v(167) " "Inferred latch for \"Y_ADDR\[7\]\" at DE0_NANO.v(167)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541190320717 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_ADDR\[8\] DE0_NANO.v(167) " "Inferred latch for \"Y_ADDR\[8\]\" at DE0_NANO.v(167)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541190320717 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_ADDR\[9\] DE0_NANO.v(167) " "Inferred latch for \"Y_ADDR\[9\]\" at DE0_NANO.v(167)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541190320717 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_ADDR\[10\] DE0_NANO.v(167) " "Inferred latch for \"Y_ADDR\[10\]\" at DE0_NANO.v(167)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541190320717 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_ADDR\[11\] DE0_NANO.v(167) " "Inferred latch for \"Y_ADDR\[11\]\" at DE0_NANO.v(167)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541190320717 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_ADDR\[12\] DE0_NANO.v(167) " "Inferred latch for \"Y_ADDR\[12\]\" at DE0_NANO.v(167)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541190320717 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_ADDR\[13\] DE0_NANO.v(167) " "Inferred latch for \"Y_ADDR\[13\]\" at DE0_NANO.v(167)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541190320718 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_ADDR\[14\] DE0_NANO.v(167) " "Inferred latch for \"Y_ADDR\[14\]\" at DE0_NANO.v(167)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541190320718 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_ADDR\[0\] DE0_NANO.v(167) " "Inferred latch for \"X_ADDR\[0\]\" at DE0_NANO.v(167)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541190320718 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_ADDR\[1\] DE0_NANO.v(167) " "Inferred latch for \"X_ADDR\[1\]\" at DE0_NANO.v(167)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541190320718 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_ADDR\[2\] DE0_NANO.v(167) " "Inferred latch for \"X_ADDR\[2\]\" at DE0_NANO.v(167)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541190320718 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_ADDR\[3\] DE0_NANO.v(167) " "Inferred latch for \"X_ADDR\[3\]\" at DE0_NANO.v(167)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541190320718 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_ADDR\[4\] DE0_NANO.v(167) " "Inferred latch for \"X_ADDR\[4\]\" at DE0_NANO.v(167)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541190320718 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_ADDR\[5\] DE0_NANO.v(167) " "Inferred latch for \"X_ADDR\[5\]\" at DE0_NANO.v(167)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541190320718 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_ADDR\[6\] DE0_NANO.v(167) " "Inferred latch for \"X_ADDR\[6\]\" at DE0_NANO.v(167)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541190320718 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_ADDR\[7\] DE0_NANO.v(167) " "Inferred latch for \"X_ADDR\[7\]\" at DE0_NANO.v(167)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541190320718 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_ADDR\[8\] DE0_NANO.v(167) " "Inferred latch for \"X_ADDR\[8\]\" at DE0_NANO.v(167)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541190320718 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_ADDR\[9\] DE0_NANO.v(167) " "Inferred latch for \"X_ADDR\[9\]\" at DE0_NANO.v(167)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541190320718 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_ADDR\[10\] DE0_NANO.v(167) " "Inferred latch for \"X_ADDR\[10\]\" at DE0_NANO.v(167)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541190320719 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_ADDR\[11\] DE0_NANO.v(167) " "Inferred latch for \"X_ADDR\[11\]\" at DE0_NANO.v(167)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541190320719 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_ADDR\[12\] DE0_NANO.v(167) " "Inferred latch for \"X_ADDR\[12\]\" at DE0_NANO.v(167)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541190320719 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_ADDR\[13\] DE0_NANO.v(167) " "Inferred latch for \"X_ADDR\[13\]\" at DE0_NANO.v(167)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541190320719 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_ADDR\[14\] DE0_NANO.v(167) " "Inferred latch for \"X_ADDR\[14\]\" at DE0_NANO.v(167)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541190320719 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc DE0_NANO.v(163) " "Inferred latch for \"inc\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541190320719 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "downsampled\[0\] DE0_NANO.v(161) " "Inferred latch for \"downsampled\[0\]\" at DE0_NANO.v(161)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541190320719 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "downsampled\[1\] DE0_NANO.v(161) " "Inferred latch for \"downsampled\[1\]\" at DE0_NANO.v(161)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541190320719 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "downsampled\[2\] DE0_NANO.v(161) " "Inferred latch for \"downsampled\[2\]\" at DE0_NANO.v(161)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541190320719 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "downsampled\[3\] DE0_NANO.v(161) " "Inferred latch for \"downsampled\[3\]\" at DE0_NANO.v(161)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541190320719 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "downsampled\[4\] DE0_NANO.v(161) " "Inferred latch for \"downsampled\[4\]\" at DE0_NANO.v(161)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541190320719 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "downsampled\[5\] DE0_NANO.v(161) " "Inferred latch for \"downsampled\[5\]\" at DE0_NANO.v(161)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541190320719 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "downsampled\[6\] DE0_NANO.v(161) " "Inferred latch for \"downsampled\[6\]\" at DE0_NANO.v(161)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541190320720 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "downsampled\[7\] DE0_NANO.v(161) " "Inferred latch for \"downsampled\[7\]\" at DE0_NANO.v(161)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541190320720 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CAM_COUNT DE0_NANO.v(161) " "Inferred latch for \"CAM_COUNT\" at DE0_NANO.v(161)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541190320720 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] DE0_NANO.v(161) " "Inferred latch for \"data\[3\]\" at DE0_NANO.v(161)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541190320720 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] DE0_NANO.v(161) " "Inferred latch for \"data\[4\]\" at DE0_NANO.v(161)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541190320720 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] DE0_NANO.v(161) " "Inferred latch for \"data\[8\]\" at DE0_NANO.v(161)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541190320720 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] DE0_NANO.v(161) " "Inferred latch for \"data\[9\]\" at DE0_NANO.v(161)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541190320720 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\] DE0_NANO.v(161) " "Inferred latch for \"data\[10\]\" at DE0_NANO.v(161)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541190320720 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\] DE0_NANO.v(161) " "Inferred latch for \"data\[13\]\" at DE0_NANO.v(161)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541190320720 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\] DE0_NANO.v(161) " "Inferred latch for \"data\[14\]\" at DE0_NANO.v(161)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541190320720 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\] DE0_NANO.v(161) " "Inferred latch for \"data\[15\]\" at DE0_NANO.v(161)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/Anthony Viego/Documents/ECE3400/website/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541190320720 "|DE0_NANO"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1541190320722 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 32 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 32 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4803 " "Peak virtual memory: 4803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1541190320893 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 02 16:25:20 2018 " "Processing ended: Fri Nov 02 16:25:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1541190320893 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1541190320893 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1541190320893 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1541190320893 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 32 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 32 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1541190321587 ""}
