<html lang="en">
<head>
<meta charset="utf-8"/>
<title offset="518">Tunnel field-effect transistor</title>
<script src="https://cdn.mathjax.org/mathjax/latest/MathJax.js?config=TeX-AMS-MML_SVG.js" type="text/javascript">
</script>
</head>
<body>
<h1>Tunnel field-effect transistor</h1>
<hr>The '''tunnel field-effect''' transistor (TFET) is a new type of transistor. Even though its structure is very similar to a metal-oxide-semiconductor field-effect ([[MOSFET]]), the fundamental switching 
<p>mechanism differs, making this device a promising candidate for low energy electronics. TFETs switch by modulating <a href="quantum_tunneling" title="wikilink">quantum tunneling</a> through a barrier instead of modulating <a href="thermionic_emission" title="wikilink">thermionic emission</a> over a barrier as in traditional MOSFETs. Because of this, TFETs are not limited by the thermal <a href="Maxwell–Boltzmann_statistics" title="wikilink">Maxwell–Boltzmann tail</a> of carriers, which limits the <a href="subthreshold_slope" title="wikilink">subthreshold swing</a> of MOSFETs to 60 mV/dec at room temperature (exactly 63mV/dec. at 300K<a class="footnoteRef" href="#fn1" id="fnref1"><sup>1</sup></a>). Joerg Appenzeller and his colleagues at IBM were the first to demonstrate that current swings below the MOSFET’s 60-mV-per-decade limit were possible. In 2004, they reported they had created a tunnel transistor with a carbon nanotube channel and a subthreshold swing of just 40 mV per decade. <a class="footnoteRef" href="#fn2" id="fnref2"><sup>2</sup></a></p>

<p>Theoretical work has indicated that significant power savings can be obtained by using low-voltage TFETs in place of MOSFETs in logic circuits.<a class="footnoteRef" href="#fn3" id="fnref3"><sup>3</sup></a>  In classical MOSFET devices, the 63mV/dec. is a fundamental limit to power scaling. The ratio between on-current and the off-current (especially the subthreshold leakage - one major contributor of power consumption) is given by the ratio between the threshold voltage and the subthreshold slope, e.g.:</p>

<p>

<math display="block" id="Tunnel_field-effect_transistor:0">
 <semantics>
  <mrow>
   <mi>n</mi>
   <mo>=</mo>
   <mn>63</mn>
   <mi>m</mi>
   <mi>V</mi>
   <mo>/</mo>
   <mi>d</mi>
   <mi>e</mi>
   <mi>c</mi>
   <mo rspace="7.6pt">.</mo>
   <msub>
    <mi>V</mi>
    <mrow>
     <mi>t</mi>
     <mi>h</mi>
    </mrow>
   </msub>
   <mo>=</mo>
   <mn>315</mn>
   <mi>m</mi>
   <mi>V</mi>
   <mo>→</mo>
   <msub>
    <mi>I</mi>
    <mrow>
     <mi>o</mi>
     <mi>n</mi>
    </mrow>
   </msub>
   <mo>/</mo>
   <msub>
    <mi>I</mi>
    <mrow>
     <mi>o</mi>
     <mi>f</mi>
     <mi>f</mi>
    </mrow>
   </msub>
   <mo>=</mo>
   <msub>
    <mi>V</mi>
    <mrow>
     <mi>t</mi>
     <mi>h</mi>
    </mrow>
   </msub>
   <mo>/</mo>
   <mi>n</mi>
   <mo>=</mo>
   <mpadded width="+1.7pt">
    <mn>5</mn>
   </mpadded>
   <mi>d</mi>
   <mi>e</mi>
   <mi>c</mi>
   <mo>.</mo>
   <mo>=</mo>
   <mn>10</mn>
   <mo>,</mo>
   <mn>000</mn>
  </mrow>
  <annotation-xml encoding="MathML-Content">
   <cerror>
    <csymbol cd="ambiguous">fragments</csymbol>
    <csymbol cd="unknown">n</csymbol>
    <eq></eq>
    <cn type="integer">63</cn>
    <csymbol cd="unknown">m</csymbol>
    <csymbol cd="unknown">V</csymbol>
    <divide></divide>
    <csymbol cd="unknown">d</csymbol>
    <csymbol cd="unknown">e</csymbol>
    <csymbol cd="unknown">c</csymbol>
    <ci>normal-.</ci>
    <apply>
     <csymbol cd="ambiguous">subscript</csymbol>
     <ci>V</ci>
     <apply>
      <times></times>
      <ci>t</ci>
      <ci>h</ci>
     </apply>
    </apply>
    <eq></eq>
    <cn type="integer">315</cn>
    <csymbol cd="unknown">m</csymbol>
    <csymbol cd="unknown">V</csymbol>
    <ci>normal-→</ci>
    <apply>
     <csymbol cd="ambiguous">subscript</csymbol>
     <ci>I</ci>
     <apply>
      <times></times>
      <ci>o</ci>
      <ci>n</ci>
     </apply>
    </apply>
    <divide></divide>
    <apply>
     <csymbol cd="ambiguous">subscript</csymbol>
     <ci>I</ci>
     <apply>
      <times></times>
      <ci>o</ci>
      <ci>f</ci>
      <ci>f</ci>
     </apply>
    </apply>
    <eq></eq>
    <apply>
     <csymbol cd="ambiguous">subscript</csymbol>
     <ci>V</ci>
     <apply>
      <times></times>
      <ci>t</ci>
      <ci>h</ci>
     </apply>
    </apply>
    <divide></divide>
    <csymbol cd="unknown">n</csymbol>
    <eq></eq>
    <cn type="integer">5</cn>
    <csymbol cd="unknown">d</csymbol>
    <csymbol cd="unknown">e</csymbol>
    <csymbol cd="unknown">c</csymbol>
    <ci>normal-.</ci>
    <eq></eq>
    <cn type="integer">10</cn>
    <ci>normal-,</ci>
    <cn type="integer">000</cn>
   </cerror>
  </annotation-xml>
  <annotation encoding="application/x-tex">
   n=63mV/dec.\,\,\,V_{th}=315mV\rightarrow I_{on}/I_{off}=V_{th}/n=5\,dec.=10,000
  </annotation>
 </semantics>
</math>

 The on-current is proportional to the transistor speed: The higher the on-current, the faster a transistor will be able to charge its fan-out (consecutive capacitive load). For a given transistor speed and a maximum acceptable subthreshold leakage, the subthreshold slope thus defines a certain minimal threshold voltage. Reducing the threshold voltage is an essential part for the idea of constant field scaling. Since 2003, the major technology developers got almost stuck in threshold voltage scaling and thus could also not scale supply voltage (which due to technical reasons has to be at least 3 times the threshold voltage for high performance devices). As a consequence, the processor speed did not develop as fast as before 2003 (see <a href="Beyond_CMOS" title="wikilink">Beyond CMOS</a>). The advent of a mass-producible TFET device with a slope far below 63mV/dec. will enable the industry to continue the scaling trends from the 1990s, where processor frequency doubled each 3 years.</p>
<h2 id="structure">Structure</h2>

<p>The basic TFET structure is similar to a MOSFET except that the source and drain terminals of a TFET are doped of opposite type (see figure). A common TFET device structure consists of a P-I-N (<a href="P-type_semiconductor" title="wikilink">p-type</a>, <a href="Intrinsic_semiconductor" title="wikilink">intrinsic</a>, <a href="N-type_semiconductor" title="wikilink">n-type</a>) junction, in which the electrostatic potential of the intrinsic region is controlled by a <a href="Gate_(transistor)" title="wikilink">gate</a> terminal.</p>
<figure><b>(Figure)</b>
<figcaption>Basic lateral TFET structure.</figcaption>
</figure>
<h2 id="device-operation">Device operation</h2>

<p>The device is operated by applying gate bias so that electron accumulation occurs in the intrinsic region. At sufficient gate bias, band-to-band tunneling (BTBT) occurs when the <a href="conduction_band" title="wikilink">conduction band</a> of the intrinsic region aligns with the <a href="valence_band" title="wikilink">valence band</a> of the P region. Electrons from the valence band of the p-type region tunnel into the conduction band of the intrinsic region and current can flow across the device. As the gate bias is reduced, the bands becomes misaligned and current can no longer flow. </p>
<h2 id="prototype-devices">Prototype devices</h2>

<p>A group at IBM were the first to demonstrate that current swings below the MOSFET’s 60-mV-per-decade limit were possible. In 2004, they reported a tunnel transistor with a <a href="carbon_nanotube" title="wikilink">carbon nanotube</a> channel and a subthreshold swing of just 40 mV per decade.<a class="footnoteRef" href="#fn4" id="fnref4"><sup>4</sup></a></p>

<p>By 2010, many TFETs have been fabricated in different material systems,<a class="footnoteRef" href="#fn5" id="fnref5"><sup>5</sup></a> but none has yet been able to demonstrate steep subthreshold slope at drive currents required for mainstream applications.</p>
<h2 id="future-work">Future work</h2>

<p><a class="uri" href="Double-gate" title="wikilink">Double-gate</a> thin-body <a href="quantum_well" title="wikilink">quantum well</a>-to-quantum well TFET structures have been proposed to overcome some challenges associated with the lateral TFET structure, such as its requirement for ultra sharp doping profiles; however, such devices may be plagued by gate leakage due to large vertical fields in the device structure.<a class="footnoteRef" href="#fn6" id="fnref6"><sup>6</sup></a></p>
<h2 id="theory-and-simulations">Theory and simulations</h2>

<p>Simulations in 2013 showed that TFETs using <a href="Indium_arsenide" title="wikilink">InAs</a>-<a href="Gallium_antimonide" title="wikilink">GaSb</a> may have a subthreshold swing of 33 mV/dec under ideal conditions.<a class="footnoteRef" href="#fn7" id="fnref7"><sup>7</sup></a></p>
<h2 id="references">References</h2>

<p>"</p>

<p><a href="Category:Transistor_types" title="wikilink">Category:Transistor types</a></p>
<section class="footnotes">
<hr/>
<ol>
<li id="fn1">DeMicheli, G.; Leblebici, Y:;Gijs, M.; Vörös, J. (2009). "Nanosystems Design and Technology." Springer. <a class="uri" href="doi:10.1007/978-1-4419-0255-9">doi:10.1007/978-1-4419-0255-9</a><a href="#fnref1">↩</a></li>
<li id="fn2"><a class="uri" href="http://dx.doi.org/10.1103/PhysRevLett.93.196805">http://dx.doi.org/10.1103/PhysRevLett.93.196805</a><a href="#fnref2">↩</a></li>
<li id="fn3"><a href="#fnref3">↩</a></li>
<li id="fn4"><a href="http://spectrum.ieee.org/semiconductors/devices/the-tunneling-transistor">The Tunneling Transistor. Seabaugh 2013</a><a href="#fnref4">↩</a></li>
<li id="fn5"></li>
<li id="fn6"><a href="#fnref6">↩</a></li>
<li id="fn7"><a href="http://www.e3s-center.org/pubs/187/Huang_David.pdf">Device Simulation of Tunnel Field Effect Transistor (TFET). Huang 2013</a><a href="#fnref7">↩</a></li>
</ol>
</section>
</hr></body>
</html>
