{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 14 23:42:54 2014 " "Info: Processing started: Fri Mar 14 23:42:54 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_d -c vga_d " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga_d -c vga_d" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "music.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file music.v" { { "Info" "ISGN_ENTITY_NAME" "1 Music " "Info: Found entity 1: Music" {  } { { "Music.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/Music.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_top.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ps2_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_top " "Info: Found entity 1: ps2_top" {  } { { "ps2_top.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/ps2_top.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_d.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_d " "Info: Found entity 1: vga_d" {  } { { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sm.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_sm.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_sm " "Info: Found entity 1: VGA_sm" {  } { { "VGA_sm.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_sm.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "VGA_display.v(1043) " "Warning (10268): Verilog HDL information at VGA_display.v(1043): always construct contains both blocking and non-blocking assignments" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "VGA_display.v(1192) " "Warning (10268): Verilog HDL information at VGA_display.v(1192): always construct contains both blocking and non-blocking assignments" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1192 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "VGA_display.v(1875) " "Warning (10268): Verilog HDL information at VGA_display.v(1875): always construct contains both blocking and non-blocking assignments" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1875 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "VGA_display.v(2027) " "Warning (10268): Verilog HDL information at VGA_display.v(2027): always construct contains both blocking and non-blocking assignments" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2027 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "VGA_display.v(2246) " "Warning (10268): Verilog HDL information at VGA_display.v(2246): always construct contains both blocking and non-blocking assignments" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2246 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_display.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_display " "Info: Found entity 1: VGA_display" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rom1.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom1 " "Info: Found entity 1: rom1" {  } { { "rom1.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/rom1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hsync VGA_display.v(1011) " "Warning (10236): Verilog HDL Implicit Net warning at VGA_display.v(1011): created implicit net for \"hsync\"" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1011 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vsync VGA_display.v(1011) " "Warning (10236): Verilog HDL Implicit Net warning at VGA_display.v(1011): created implicit net for \"vsync\"" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1011 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "speker VGA_display.v(1826) " "Warning (10236): Verilog HDL Implicit Net warning at VGA_display.v(1826): created implicit net for \"speker\"" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1826 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga_d.v(41) " "Critical Warning (10846): Verilog HDL Instantiation warning at vga_d.v(41): instance has no name" {  } { { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 41 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "VGA_display.v(1156) " "Critical Warning (10846): Verilog HDL Instantiation warning at VGA_display.v(1156): instance has no name" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1156 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "VGA_display.v(1200) " "Warning (10037): Verilog HDL or VHDL warning at VGA_display.v(1200): conditional expression evaluates to a constant" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1200 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "VGA_display.v(1883) " "Warning (10037): Verilog HDL or VHDL warning at VGA_display.v(1883): conditional expression evaluates to a constant" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1883 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_d " "Info: Elaborating entity \"vga_d\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_top ps2_top:comb_154 " "Info: Elaborating entity \"ps2_top\" for hierarchy \"ps2_top:comb_154\"" {  } { { "vga_d.v" "comb_154" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wei ps2_top.v(16) " "Warning (10036): Verilog HDL or VHDL warning at ps2_top.v(16): object \"wei\" assigned a value but never read" {  } { { "ps2_top.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/ps2_top.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "seg ps2_top.v(17) " "Warning (10036): Verilog HDL or VHDL warning at ps2_top.v(17): object \"seg\" assigned a value but never read" {  } { { "ps2_top.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/ps2_top.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led ps2_top.v(18) " "Warning (10036): Verilog HDL or VHDL warning at ps2_top.v(18): object \"led\" assigned a value but never read" {  } { { "ps2_top.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/ps2_top.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "ps2_top.v(218) " "Warning (10762): Verilog HDL Case Statement warning at ps2_top.v(218): can't check case statement for completeness because the case expression has too many possible states" {  } { { "ps2_top.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/ps2_top.v" 218 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "ps2_top.v(242) " "Warning (10762): Verilog HDL Case Statement warning at ps2_top.v(242): can't check case statement for completeness because the case expression has too many possible states" {  } { { "ps2_top.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/ps2_top.v" 242 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_sm VGA_sm:sm " "Info: Elaborating entity \"VGA_sm\" for hierarchy \"VGA_sm:sm\"" {  } { { "vga_d.v" "sm" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_sm.v(48) " "Warning (10230): Verilog HDL assignment warning at VGA_sm.v(48): truncated value with size 32 to match size of target (10)" {  } { { "VGA_sm.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_sm.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_sm.v(49) " "Warning (10230): Verilog HDL assignment warning at VGA_sm.v(49): truncated value with size 32 to match size of target (10)" {  } { { "VGA_sm.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_sm.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_display VGA_display:dis " "Info: Elaborating entity \"VGA_display\" for hierarchy \"VGA_display:dis\"" {  } { { "vga_d.v" "dis" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "n VGA_display.v(41) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(41): variable \"n\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gameoverflag VGA_display.v(43) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(43): variable \"gameoverflag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RGBx VGA_display.v(47) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(47): variable \"RGBx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RGB VGA_display.v(51) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(51): variable \"RGB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RGBx VGA_display.v(59) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(59): variable \"RGBx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RGB VGA_display.v(62) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(62): variable \"RGB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "n VGA_display.v(72) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(72): variable \"n\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RGB0 VGA_display.v(78) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(78): variable \"RGB0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "n VGA_display.v(81) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(81): variable \"n\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RGB1 VGA_display.v(87) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(87): variable \"RGB1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "n VGA_display.v(90) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(90): variable \"n\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RGB2 VGA_display.v(96) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(96): variable \"RGB2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RGB_top VGA_display.v(39) " "Warning (10240): Verilog HDL Always Construct warning at VGA_display.v(39): inferring latch(es) for variable \"RGB_top\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(117) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(117): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(118) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(118): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(132) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(132): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(139) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(139): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(146) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(146): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(153) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(153): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "board_cx VGA_display.v(113) " "Warning (10240): Verilog HDL Always Construct warning at VGA_display.v(113): inferring latch(es) for variable \"board_cx\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(240) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(240): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(241) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(241): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(242) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(242): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(243) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(243): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(244) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(244): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(245) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(245): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(246) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(246): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(247) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(247): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(248) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(248): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(249) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(249): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(250) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(250): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(251) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(251): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(252) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(252): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(253) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(253): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(254) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(254): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(255) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(255): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(256) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(256): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(257) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(257): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(258) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(258): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(259) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(259): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(263) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(263): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(268) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(268): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(273) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(273): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(290) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(290): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(302) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(302): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(304) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(304): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(305) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(305): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(309) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(309): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(311) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(311): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(312) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(312): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(316) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(316): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(318) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(318): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(319) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(319): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(323) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(323): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(325) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(325): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(326) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(326): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(331) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(331): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(332) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(332): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(333) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(333): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(337) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(337): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(339) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(339): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(340) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(340): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(344) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(344): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(346) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(346): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(347) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(347): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(356) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(356): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(358) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(358): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(359) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(359): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(363) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(363): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(365) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(365): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(366) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(366): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(376) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(376): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(377) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(377): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(378) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(378): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(383) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(383): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(384) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(384): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(385) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(385): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(395) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(395): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(396) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(396): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(397) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(397): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(402) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(402): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(403) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(403): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(404) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(404): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(409) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(409): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(410) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(410): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(411) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(411): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(416) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(416): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(417) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(417): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(418) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(418): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(423) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(423): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(424) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(424): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(425) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(425): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(430) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(430): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(431) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(431): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(432) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(432): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(436) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(436): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(438) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(438): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(439) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(439): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(450) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(450): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(452) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(452): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(453) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(453): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(457) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(457): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(459) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(459): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(460) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(460): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(464) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(464): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(466) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(466): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(467) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(467): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(472) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(472): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(473) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(473): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(474) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(474): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(479) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(479): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(480) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(480): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(481) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(481): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(486) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(486): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(487) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(487): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(488) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(488): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(493) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(493): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(494) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(494): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(495) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(495): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(505) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(505): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(506) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(506): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(507) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(507): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(512) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(512): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(513) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(513): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(514) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(514): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(524) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(524): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(525) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(525): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(526) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(526): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(530) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(530): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(532) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(532): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(533) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(533): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(543) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(543): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(544) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(544): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(545) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(545): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(550) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(550): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(551) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(551): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(552) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(552): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(557) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(557): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(558) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(558): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(559) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(559): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(564) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(564): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(565) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(565): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(566) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(566): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(571) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(571): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(572) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(572): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(573) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(573): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(578) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(578): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(579) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(579): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(580) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(580): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(585) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(585): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(586) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(586): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(587) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(587): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(597) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(597): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(599) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(599): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(600) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(600): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(604) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(604): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(606) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(606): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(607) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(607): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(611) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(611): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(613) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(613): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(614) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(614): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(618) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(618): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(620) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(620): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(621) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(621): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(630) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(630): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(632) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(632): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(633) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(633): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(637) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(637): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 637 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(639) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(639): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 639 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(640) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(640): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 640 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(649) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(649): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(651) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(651): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(652) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(652): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 652 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(656) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(656): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(658) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(658): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(659) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(659): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(668) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(668): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(670) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(670): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(671) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(671): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(675) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(675): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(677) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(677): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 677 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(678) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(678): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(687) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(687): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(689) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(689): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(690) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(690): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 690 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(694) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(694): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 694 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(696) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(696): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(697) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(697): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(706) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(706): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 706 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(708) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(708): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 708 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(709) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(709): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(713) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(713): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(715) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(715): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 715 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(716) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(716): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(725) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(725): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 725 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(727) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(727): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(728) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(728): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(732) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(732): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 732 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(734) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(734): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 734 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(735) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(735): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 735 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(739) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(739): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(741) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(741): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 741 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(742) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(742): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(746) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(746): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 746 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(748) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(748): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 748 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(749) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(749): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 749 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(759) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(759): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 759 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(761) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(761): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(762) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(762): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 762 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(766) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(766): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(768) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(768): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 768 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(769) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(769): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(773) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(773): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(775) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(775): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(776) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(776): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 776 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(780) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(780): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(782) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(782): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(783) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(783): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(792) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(792): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(794) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(794): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(795) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(795): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(799) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(799): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(801) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(801): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 801 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(802) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(802): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 802 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(811) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(811): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 811 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(813) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(813): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 813 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(814) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(814): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 814 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(818) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(818): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 818 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(820) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(820): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 820 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(821) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(821): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(829) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(829): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(831) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(831): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 831 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(832) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(832): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 832 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(836) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(836): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 836 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(838) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(838): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 838 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(839) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(839): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 839 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(848) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(848): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 848 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(850) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(850): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(851) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(851): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(855) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(855): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 855 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(857) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(857): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 857 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(858) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(858): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 858 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(867) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(867): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 867 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(869) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(869): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 869 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(870) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(870): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 870 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(874) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(874): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 874 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(876) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(876): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 876 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(877) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(877): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 877 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(886) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(886): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 886 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(888) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(888): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 888 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(889) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(889): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 889 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(893) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(893): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 893 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(895) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(895): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 895 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(896) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(896): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 896 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(900) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(900): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 900 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(902) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(902): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(903) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(903): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 903 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(907) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(907): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 907 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(909) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(909): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 909 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(910) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(910): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 910 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(929) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(929): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 929 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(931) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(931): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 931 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(939) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(939): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 939 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(941) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(941): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 941 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(1038) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1038): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1038 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA_display.v(1045) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1045): truncated value with size 32 to match size of target (4)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1045 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA_display.v(1046) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1046): truncated value with size 32 to match size of target (4)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1046 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA_display.v(1051) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1051): truncated value with size 32 to match size of target (4)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1051 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA_display.v(1052) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1052): truncated value with size 32 to match size of target (4)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1052 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(1059) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1059): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1059 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(1060) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1060): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1060 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(1061) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1061): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1061 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(1062) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1062): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1062 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(1063) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1063): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1063 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(1064) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1064): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1064 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(1065) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1065): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1065 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(1066) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1066): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1066 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(1067) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1067): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1067 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(1068) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1068): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1068 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "VGA_display.v(1058) " "Warning (10270): Verilog HDL Case Statement warning at VGA_display.v(1058): incomplete case statement has no default case item" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1058 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(1075) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1075): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1075 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(1076) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1076): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1076 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(1077) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1077): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1077 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(1078) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1078): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1078 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(1079) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1079): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1079 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(1080) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1080): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1080 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(1081) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1081): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1081 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(1082) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1082): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1082 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(1083) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1083): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1083 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(1084) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1084): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1084 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "VGA_display.v(1074) " "Warning (10270): Verilog HDL Case Statement warning at VGA_display.v(1074): incomplete case statement has no default case item" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1074 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(1091) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1091): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1091 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(1092) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1092): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1092 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(1093) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1093): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1093 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(1094) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1094): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1094 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(1095) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1095): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1095 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(1096) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1096): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1096 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(1097) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1097): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1097 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(1098) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1098): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1098 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(1099) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1099): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1099 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(1100) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1100): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "VGA_display.v(1090) " "Warning (10270): Verilog HDL Case Statement warning at VGA_display.v(1090): incomplete case statement has no default case item" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1090 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(1107) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1107): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(1108) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1108): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(1109) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1109): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(1110) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1110): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(1111) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1111): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(1112) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1112): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(1113) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1113): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(1114) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1114): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(1115) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1115): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(1116) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1116): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "VGA_display.v(1106) " "Warning (10270): Verilog HDL Case Statement warning at VGA_display.v(1106): incomplete case statement has no default case item" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1106 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(1121) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1121): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(1123) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1123): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(1125) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1125): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(1128) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1128): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(1131) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1131): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(1134) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1134): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(1137) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1137): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(1140) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1140): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(1143) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1143): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(1145) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1145): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "level_a VGA_display.v(1043) " "Warning (10240): Verilog HDL Always Construct warning at VGA_display.v(1043): inferring latch(es) for variable \"level_a\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "level_b VGA_display.v(1043) " "Warning (10240): Verilog HDL Always Construct warning at VGA_display.v(1043): inferring latch(es) for variable \"level_b\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "score_a VGA_display.v(1043) " "Warning (10240): Verilog HDL Always Construct warning at VGA_display.v(1043): inferring latch(es) for variable \"score_a\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "score_b VGA_display.v(1043) " "Warning (10240): Verilog HDL Always Construct warning at VGA_display.v(1043): inferring latch(es) for variable \"score_b\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr_res VGA_display.v(1043) " "Warning (10240): Verilog HDL Always Construct warning at VGA_display.v(1043): inferring latch(es) for variable \"addr_res\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(1211) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1211): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(1219) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1219): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(1226) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1226): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(1233) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1233): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 VGA_display.v(1288) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1288): truncated value with size 32 to match size of target (3)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 VGA_display.v(1302) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1302): truncated value with size 32 to match size of target (3)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 VGA_display.v(1314) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1314): truncated value with size 32 to match size of target (3)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 VGA_display.v(1327) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1327): truncated value with size 32 to match size of target (3)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 VGA_display.v(1341) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1341): truncated value with size 32 to match size of target (3)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 VGA_display.v(1354) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1354): truncated value with size 32 to match size of target (3)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 VGA_display.v(1366) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1366): truncated value with size 32 to match size of target (3)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 VGA_display.v(1379) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1379): truncated value with size 32 to match size of target (3)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 VGA_display.v(1393) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1393): truncated value with size 32 to match size of target (3)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 VGA_display.v(1406) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1406): truncated value with size 32 to match size of target (3)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 VGA_display.v(1418) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1418): truncated value with size 32 to match size of target (3)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 VGA_display.v(1431) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1431): truncated value with size 32 to match size of target (3)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 VGA_display.v(1445) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1445): truncated value with size 32 to match size of target (3)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 VGA_display.v(1458) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1458): truncated value with size 32 to match size of target (3)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 VGA_display.v(1470) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1470): truncated value with size 32 to match size of target (3)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 VGA_display.v(1483) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1483): truncated value with size 32 to match size of target (3)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 VGA_display.v(1499) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1499): truncated value with size 32 to match size of target (3)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 VGA_display.v(1510) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1510): truncated value with size 32 to match size of target (3)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 VGA_display.v(1521) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1521): truncated value with size 32 to match size of target (3)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 VGA_display.v(1532) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1532): truncated value with size 32 to match size of target (3)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 VGA_display.v(1546) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1546): truncated value with size 32 to match size of target (3)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 VGA_display.v(1557) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1557): truncated value with size 32 to match size of target (3)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 VGA_display.v(1568) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1568): truncated value with size 32 to match size of target (3)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 VGA_display.v(1579) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1579): truncated value with size 32 to match size of target (3)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 VGA_display.v(1593) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1593): truncated value with size 32 to match size of target (3)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 VGA_display.v(1604) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1604): truncated value with size 32 to match size of target (3)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 VGA_display.v(1615) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1615): truncated value with size 32 to match size of target (3)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 VGA_display.v(1626) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1626): truncated value with size 32 to match size of target (3)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1626 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 VGA_display.v(1640) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1640): truncated value with size 32 to match size of target (3)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1640 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 VGA_display.v(1651) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1651): truncated value with size 32 to match size of target (3)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 VGA_display.v(1662) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1662): truncated value with size 32 to match size of target (3)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 VGA_display.v(1673) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1673): truncated value with size 32 to match size of target (3)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(1693) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1693): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1693 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(1695) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1695): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(1713) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1713): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(1715) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1715): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1715 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lx1 VGA_display.v(1729) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(1729): variable \"lx1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1729 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ly1 VGA_display.v(1729) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(1729): variable \"ly1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1729 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lx_board1 VGA_display.v(1733) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(1733): variable \"lx_board1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1733 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ly_board1 VGA_display.v(1734) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(1734): variable \"ly_board1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1734 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lblock1_x VGA_display.v(1742) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(1742): variable \"lblock1_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1742 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lblock1_y VGA_display.v(1743) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(1743): variable \"lblock1_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1743 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ls1 VGA_display.v(1745) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(1745): variable \"ls1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1745 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "VGA_display.v(1745) " "Warning (10270): Verilog HDL Case Statement warning at VGA_display.v(1745): incomplete case statement has no default case item" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1745 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lblock2_x VGA_display.v(1756) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(1756): variable \"lblock2_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1756 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lblock2_y VGA_display.v(1757) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(1757): variable \"lblock2_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1757 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ls2 VGA_display.v(1759) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(1759): variable \"ls2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1759 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "VGA_display.v(1759) " "Warning (10270): Verilog HDL Case Statement warning at VGA_display.v(1759): incomplete case statement has no default case item" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1759 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lblock3_x VGA_display.v(1771) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(1771): variable \"lblock3_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1771 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lblock3_y VGA_display.v(1772) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(1772): variable \"lblock3_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1772 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ls3 VGA_display.v(1774) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(1774): variable \"ls3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1774 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "VGA_display.v(1774) " "Warning (10270): Verilog HDL Case Statement warning at VGA_display.v(1774): incomplete case statement has no default case item" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1774 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lblock4_x VGA_display.v(1786) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(1786): variable \"lblock4_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1786 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lblock4_y VGA_display.v(1787) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(1787): variable \"lblock4_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1787 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ls4 VGA_display.v(1789) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(1789): variable \"ls4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1789 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "VGA_display.v(1789) " "Warning (10270): Verilog HDL Case Statement warning at VGA_display.v(1789): incomplete case statement has no default case item" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1789 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 VGA_display.v(1804) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1804): truncated value with size 8 to match size of target (3)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1804 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RGB0 VGA_display.v(1727) " "Warning (10240): Verilog HDL Always Construct warning at VGA_display.v(1727): inferring latch(es) for variable \"RGB0\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1727 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(1894) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1894): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1894 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(1902) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1902): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(1909) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1909): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1909 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(1916) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1916): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1916 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "drawmap1 VGA_display.v(1922) " "Warning (10240): Verilog HDL Always Construct warning at VGA_display.v(1922): inferring latch(es) for variable \"drawmap1\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "drawmap2 VGA_display.v(1922) " "Warning (10240): Verilog HDL Always Construct warning at VGA_display.v(1922): inferring latch(es) for variable \"drawmap2\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "drawmap3 VGA_display.v(1922) " "Warning (10240): Verilog HDL Always Construct warning at VGA_display.v(1922): inferring latch(es) for variable \"drawmap3\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "drawmap4 VGA_display.v(1922) " "Warning (10240): Verilog HDL Always Construct warning at VGA_display.v(1922): inferring latch(es) for variable \"drawmap4\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "drawmap5 VGA_display.v(1922) " "Warning (10240): Verilog HDL Always Construct warning at VGA_display.v(1922): inferring latch(es) for variable \"drawmap5\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "drawmap6 VGA_display.v(1922) " "Warning (10240): Verilog HDL Always Construct warning at VGA_display.v(1922): inferring latch(es) for variable \"drawmap6\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "drawmap7 VGA_display.v(1922) " "Warning (10240): Verilog HDL Always Construct warning at VGA_display.v(1922): inferring latch(es) for variable \"drawmap7\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "drawmap8 VGA_display.v(1922) " "Warning (10240): Verilog HDL Always Construct warning at VGA_display.v(1922): inferring latch(es) for variable \"drawmap8\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "drawmap9 VGA_display.v(1922) " "Warning (10240): Verilog HDL Always Construct warning at VGA_display.v(1922): inferring latch(es) for variable \"drawmap9\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "drawmap10 VGA_display.v(1922) " "Warning (10240): Verilog HDL Always Construct warning at VGA_display.v(1922): inferring latch(es) for variable \"drawmap10\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "drawmap11 VGA_display.v(1922) " "Warning (10240): Verilog HDL Always Construct warning at VGA_display.v(1922): inferring latch(es) for variable \"drawmap11\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "drawmap12 VGA_display.v(1922) " "Warning (10240): Verilog HDL Always Construct warning at VGA_display.v(1922): inferring latch(es) for variable \"drawmap12\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "drawmap13 VGA_display.v(1922) " "Warning (10240): Verilog HDL Always Construct warning at VGA_display.v(1922): inferring latch(es) for variable \"drawmap13\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "drawmap14 VGA_display.v(1922) " "Warning (10240): Verilog HDL Always Construct warning at VGA_display.v(1922): inferring latch(es) for variable \"drawmap14\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "drawmap15 VGA_display.v(1922) " "Warning (10240): Verilog HDL Always Construct warning at VGA_display.v(1922): inferring latch(es) for variable \"drawmap15\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(1995) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1995): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(1997) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(1997): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1997 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(2016) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(2016): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2016 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(2018) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(2018): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2018 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lx2 VGA_display.v(2029) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2029): variable \"lx2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2029 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ly2 VGA_display.v(2029) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2029): variable \"ly2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2029 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lgs VGA_display.v(2030) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2030): variable \"lgs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2030 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA_display.v(2033) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(2033): truncated value with size 32 to match size of target (4)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2033 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "drawmap1 VGA_display.v(2042) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2042): variable \"drawmap1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2042 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "j VGA_display.v(2042) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2042): variable \"j\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2042 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "drawmap2 VGA_display.v(2045) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2045): variable \"drawmap2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2045 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "j VGA_display.v(2045) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2045): variable \"j\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2045 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "drawmap3 VGA_display.v(2048) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2048): variable \"drawmap3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2048 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "j VGA_display.v(2048) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2048): variable \"j\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2048 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "drawmap4 VGA_display.v(2051) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2051): variable \"drawmap4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2051 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "j VGA_display.v(2051) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2051): variable \"j\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2051 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "drawmap5 VGA_display.v(2054) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2054): variable \"drawmap5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2054 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "j VGA_display.v(2054) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2054): variable \"j\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2054 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "drawmap6 VGA_display.v(2057) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2057): variable \"drawmap6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2057 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "j VGA_display.v(2057) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2057): variable \"j\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2057 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "drawmap7 VGA_display.v(2060) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2060): variable \"drawmap7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2060 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "j VGA_display.v(2060) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2060): variable \"j\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2060 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "drawmap8 VGA_display.v(2063) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2063): variable \"drawmap8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2063 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "j VGA_display.v(2063) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2063): variable \"j\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2063 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "drawmap9 VGA_display.v(2066) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2066): variable \"drawmap9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2066 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "j VGA_display.v(2066) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2066): variable \"j\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2066 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "drawmap10 VGA_display.v(2069) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2069): variable \"drawmap10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2069 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "j VGA_display.v(2069) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2069): variable \"j\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2069 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "drawmap11 VGA_display.v(2072) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2072): variable \"drawmap11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2072 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "j VGA_display.v(2072) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2072): variable \"j\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2072 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "drawmap12 VGA_display.v(2075) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2075): variable \"drawmap12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2075 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "j VGA_display.v(2075) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2075): variable \"j\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2075 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "drawmap13 VGA_display.v(2078) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2078): variable \"drawmap13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2078 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "j VGA_display.v(2078) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2078): variable \"j\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2078 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "drawmap14 VGA_display.v(2081) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2081): variable \"drawmap14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2081 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "j VGA_display.v(2081) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2081): variable \"j\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2081 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "drawmap15 VGA_display.v(2084) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2084): variable \"drawmap15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2084 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "j VGA_display.v(2084) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2084): variable \"j\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2084 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lgs VGA_display.v(2105) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2105): variable \"lgs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA_display.v(2108) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(2108): truncated value with size 32 to match size of target (4)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "drawmap1 VGA_display.v(2117) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2117): variable \"drawmap1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "j VGA_display.v(2117) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2117): variable \"j\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "drawmap2 VGA_display.v(2120) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2120): variable \"drawmap2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2120 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "j VGA_display.v(2120) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2120): variable \"j\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2120 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "drawmap3 VGA_display.v(2123) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2123): variable \"drawmap3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2123 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "j VGA_display.v(2123) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2123): variable \"j\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2123 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "drawmap4 VGA_display.v(2126) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2126): variable \"drawmap4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2126 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "j VGA_display.v(2126) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2126): variable \"j\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2126 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "drawmap5 VGA_display.v(2129) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2129): variable \"drawmap5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2129 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "j VGA_display.v(2129) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2129): variable \"j\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2129 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "drawmap6 VGA_display.v(2132) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2132): variable \"drawmap6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2132 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "j VGA_display.v(2132) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2132): variable \"j\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2132 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "drawmap7 VGA_display.v(2135) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2135): variable \"drawmap7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "j VGA_display.v(2135) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2135): variable \"j\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "drawmap8 VGA_display.v(2138) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2138): variable \"drawmap8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2138 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "j VGA_display.v(2138) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2138): variable \"j\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2138 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "drawmap9 VGA_display.v(2141) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2141): variable \"drawmap9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2141 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "j VGA_display.v(2141) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2141): variable \"j\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2141 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "drawmap10 VGA_display.v(2144) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2144): variable \"drawmap10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2144 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "j VGA_display.v(2144) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2144): variable \"j\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2144 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "drawmap11 VGA_display.v(2147) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2147): variable \"drawmap11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2147 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "j VGA_display.v(2147) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2147): variable \"j\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2147 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "drawmap12 VGA_display.v(2150) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2150): variable \"drawmap12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2150 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "j VGA_display.v(2150) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2150): variable \"j\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2150 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "drawmap13 VGA_display.v(2153) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2153): variable \"drawmap13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2153 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "j VGA_display.v(2153) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2153): variable \"j\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2153 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "drawmap14 VGA_display.v(2156) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2156): variable \"drawmap14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2156 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "j VGA_display.v(2156) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2156): variable \"j\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2156 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "drawmap15 VGA_display.v(2159) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2159): variable \"drawmap15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2159 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "j VGA_display.v(2159) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2159): variable \"j\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2159 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lx_boardu VGA_display.v(2186) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2186): variable \"lx_boardu\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2186 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lx_boardd VGA_display.v(2189) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2189): variable \"lx_boardd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2189 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j VGA_display.v(2027) " "Warning (10240): Verilog HDL Always Construct warning at VGA_display.v(2027): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2027 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(2241) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(2241): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lpc VGA_display.v(2236) " "Warning (10240): Verilog HDL Always Construct warning at VGA_display.v(2236): inferring latch(es) for variable \"lpc\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2236 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(2265) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(2265): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(2273) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(2273): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(2278) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(2278): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(2287) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(2287): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(2303) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(2303): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(2364) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(2364): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(2366) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(2366): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(2385) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(2385): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(2387) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(2387): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lx3 VGA_display.v(2398) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2398): variable \"lx3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2398 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ly3 VGA_display.v(2398) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2398): variable \"ly3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2398 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lgs3 VGA_display.v(2399) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2399): variable \"lgs3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2399 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lgs3 VGA_display.v(2422) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2422): variable \"lgs3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2422 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lx_boardu3 VGA_display.v(2452) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2452): variable \"lx_boardu3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2452 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lx_boardd3 VGA_display.v(2455) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2455): variable \"lx_boardd3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2455 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ly_boardd3 VGA_display.v(2456) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(2456): variable \"ly_boardd3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2456 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "speaker VGA_display.v(13) " "Warning (10034): Output port \"speaker\" at VGA_display.v(13) has no driver" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lpc\[0\] VGA_display.v(2236) " "Info (10041): Inferred latch for \"lpc\[0\]\" at VGA_display.v(2236)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[0\] VGA_display.v(2027) " "Info (10041): Inferred latch for \"j\[0\]\" at VGA_display.v(2027)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2027 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[1\] VGA_display.v(2027) " "Info (10041): Inferred latch for \"j\[1\]\" at VGA_display.v(2027)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2027 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[2\] VGA_display.v(2027) " "Info (10041): Inferred latch for \"j\[2\]\" at VGA_display.v(2027)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2027 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[3\] VGA_display.v(2027) " "Info (10041): Inferred latch for \"j\[3\]\" at VGA_display.v(2027)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2027 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap15\[0\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap15\[0\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap15\[1\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap15\[1\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap15\[2\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap15\[2\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap15\[3\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap15\[3\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap15\[4\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap15\[4\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap15\[5\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap15\[5\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap14\[0\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap14\[0\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap14\[1\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap14\[1\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap14\[2\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap14\[2\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap14\[3\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap14\[3\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap14\[4\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap14\[4\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap14\[5\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap14\[5\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap13\[0\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap13\[0\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap13\[1\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap13\[1\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap13\[2\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap13\[2\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap13\[3\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap13\[3\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap13\[4\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap13\[4\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap13\[5\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap13\[5\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap12\[0\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap12\[0\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap12\[1\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap12\[1\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap12\[2\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap12\[2\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap12\[3\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap12\[3\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap12\[4\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap12\[4\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap12\[5\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap12\[5\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap11\[0\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap11\[0\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap11\[1\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap11\[1\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap11\[2\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap11\[2\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap11\[3\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap11\[3\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap11\[4\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap11\[4\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap11\[5\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap11\[5\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap10\[0\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap10\[0\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap10\[1\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap10\[1\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap10\[2\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap10\[2\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap10\[3\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap10\[3\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap10\[4\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap10\[4\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap10\[5\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap10\[5\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap9\[0\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap9\[0\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap9\[1\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap9\[1\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap9\[2\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap9\[2\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap9\[3\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap9\[3\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap9\[4\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap9\[4\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap9\[5\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap9\[5\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap8\[0\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap8\[0\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap8\[1\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap8\[1\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap8\[2\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap8\[2\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap8\[3\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap8\[3\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap8\[4\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap8\[4\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap8\[5\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap8\[5\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap7\[0\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap7\[0\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap7\[1\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap7\[1\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap7\[2\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap7\[2\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap7\[3\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap7\[3\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap7\[4\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap7\[4\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap7\[5\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap7\[5\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap6\[0\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap6\[0\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap6\[1\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap6\[1\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap6\[2\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap6\[2\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap6\[3\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap6\[3\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap6\[4\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap6\[4\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap6\[5\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap6\[5\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap5\[0\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap5\[0\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap5\[1\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap5\[1\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap5\[2\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap5\[2\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap5\[3\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap5\[3\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap5\[4\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap5\[4\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap5\[5\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap5\[5\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap4\[0\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap4\[0\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap4\[1\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap4\[1\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap4\[2\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap4\[2\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap4\[3\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap4\[3\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap4\[4\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap4\[4\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap4\[5\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap4\[5\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap3\[0\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap3\[0\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap3\[1\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap3\[1\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap3\[2\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap3\[2\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap3\[3\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap3\[3\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap3\[4\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap3\[4\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap3\[5\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap3\[5\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap2\[0\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap2\[0\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap2\[1\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap2\[1\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap2\[2\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap2\[2\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap2\[3\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap2\[3\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap2\[4\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap2\[4\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap2\[5\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap2\[5\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap1\[0\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap1\[0\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap1\[1\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap1\[1\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap1\[2\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap1\[2\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap1\[3\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap1\[3\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap1\[4\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap1\[4\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "drawmap1\[5\] VGA_display.v(1922) " "Info (10041): Inferred latch for \"drawmap1\[5\]\" at VGA_display.v(1922)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1922 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB0\[0\] VGA_display.v(1733) " "Info (10041): Inferred latch for \"RGB0\[0\]\" at VGA_display.v(1733)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1733 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB0\[1\] VGA_display.v(1733) " "Info (10041): Inferred latch for \"RGB0\[1\]\" at VGA_display.v(1733)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1733 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB0\[2\] VGA_display.v(1733) " "Info (10041): Inferred latch for \"RGB0\[2\]\" at VGA_display.v(1733)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1733 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_res\[0\] VGA_display.v(1043) " "Info (10041): Inferred latch for \"addr_res\[0\]\" at VGA_display.v(1043)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_res\[1\] VGA_display.v(1043) " "Info (10041): Inferred latch for \"addr_res\[1\]\" at VGA_display.v(1043)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_res\[2\] VGA_display.v(1043) " "Info (10041): Inferred latch for \"addr_res\[2\]\" at VGA_display.v(1043)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_res\[3\] VGA_display.v(1043) " "Info (10041): Inferred latch for \"addr_res\[3\]\" at VGA_display.v(1043)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_res\[4\] VGA_display.v(1043) " "Info (10041): Inferred latch for \"addr_res\[4\]\" at VGA_display.v(1043)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_res\[5\] VGA_display.v(1043) " "Info (10041): Inferred latch for \"addr_res\[5\]\" at VGA_display.v(1043)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_res\[6\] VGA_display.v(1043) " "Info (10041): Inferred latch for \"addr_res\[6\]\" at VGA_display.v(1043)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_res\[7\] VGA_display.v(1043) " "Info (10041): Inferred latch for \"addr_res\[7\]\" at VGA_display.v(1043)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_res\[8\] VGA_display.v(1043) " "Info (10041): Inferred latch for \"addr_res\[8\]\" at VGA_display.v(1043)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_res\[9\] VGA_display.v(1043) " "Info (10041): Inferred latch for \"addr_res\[9\]\" at VGA_display.v(1043)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_res\[10\] VGA_display.v(1043) " "Info (10041): Inferred latch for \"addr_res\[10\]\" at VGA_display.v(1043)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_res\[11\] VGA_display.v(1043) " "Info (10041): Inferred latch for \"addr_res\[11\]\" at VGA_display.v(1043)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_res\[12\] VGA_display.v(1043) " "Info (10041): Inferred latch for \"addr_res\[12\]\" at VGA_display.v(1043)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_res\[13\] VGA_display.v(1043) " "Info (10041): Inferred latch for \"addr_res\[13\]\" at VGA_display.v(1043)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_res\[14\] VGA_display.v(1043) " "Info (10041): Inferred latch for \"addr_res\[14\]\" at VGA_display.v(1043)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_res\[15\] VGA_display.v(1043) " "Info (10041): Inferred latch for \"addr_res\[15\]\" at VGA_display.v(1043)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_b\[0\] VGA_display.v(1049) " "Info (10041): Inferred latch for \"score_b\[0\]\" at VGA_display.v(1049)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1049 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_b\[1\] VGA_display.v(1049) " "Info (10041): Inferred latch for \"score_b\[1\]\" at VGA_display.v(1049)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1049 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_b\[2\] VGA_display.v(1049) " "Info (10041): Inferred latch for \"score_b\[2\]\" at VGA_display.v(1049)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1049 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_b\[3\] VGA_display.v(1049) " "Info (10041): Inferred latch for \"score_b\[3\]\" at VGA_display.v(1049)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1049 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_a\[0\] VGA_display.v(1049) " "Info (10041): Inferred latch for \"score_a\[0\]\" at VGA_display.v(1049)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1049 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_a\[1\] VGA_display.v(1049) " "Info (10041): Inferred latch for \"score_a\[1\]\" at VGA_display.v(1049)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1049 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_a\[2\] VGA_display.v(1049) " "Info (10041): Inferred latch for \"score_a\[2\]\" at VGA_display.v(1049)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1049 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_a\[3\] VGA_display.v(1049) " "Info (10041): Inferred latch for \"score_a\[3\]\" at VGA_display.v(1049)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1049 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level_b\[0\] VGA_display.v(1043) " "Info (10041): Inferred latch for \"level_b\[0\]\" at VGA_display.v(1043)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level_b\[1\] VGA_display.v(1043) " "Info (10041): Inferred latch for \"level_b\[1\]\" at VGA_display.v(1043)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level_b\[2\] VGA_display.v(1043) " "Info (10041): Inferred latch for \"level_b\[2\]\" at VGA_display.v(1043)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level_b\[3\] VGA_display.v(1043) " "Info (10041): Inferred latch for \"level_b\[3\]\" at VGA_display.v(1043)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level_a\[0\] VGA_display.v(1043) " "Info (10041): Inferred latch for \"level_a\[0\]\" at VGA_display.v(1043)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level_a\[1\] VGA_display.v(1043) " "Info (10041): Inferred latch for \"level_a\[1\]\" at VGA_display.v(1043)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level_a\[2\] VGA_display.v(1043) " "Info (10041): Inferred latch for \"level_a\[2\]\" at VGA_display.v(1043)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level_a\[3\] VGA_display.v(1043) " "Info (10041): Inferred latch for \"level_a\[3\]\" at VGA_display.v(1043)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_cx\[0\] VGA_display.v(113) " "Info (10041): Inferred latch for \"board_cx\[0\]\" at VGA_display.v(113)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_top\[0\] VGA_display.v(72) " "Info (10041): Inferred latch for \"RGB_top\[0\]\" at VGA_display.v(72)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_top\[1\] VGA_display.v(72) " "Info (10041): Inferred latch for \"RGB_top\[1\]\" at VGA_display.v(72)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_top\[2\] VGA_display.v(72) " "Info (10041): Inferred latch for \"RGB_top\[2\]\" at VGA_display.v(72)" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom1 VGA_display:dis\|rom1:comb_32104 " "Info: Elaborating entity \"rom1\" for hierarchy \"VGA_display:dis\|rom1:comb_32104\"" {  } { { "VGA_display.v" "comb_32104" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1156 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_display:dis\|rom1:comb_32104\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"VGA_display:dis\|rom1:comb_32104\|altsyncram:altsyncram_component\"" {  } { { "rom1.v" "altsyncram_component" { Text "C:/Users/Chen yue/Desktop/zuihouheji/rom1.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_display:dis\|rom1:comb_32104\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"VGA_display:dis\|rom1:comb_32104\|altsyncram:altsyncram_component\"" {  } { { "rom1.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/rom1.v" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_display:dis\|rom1:comb_32104\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"VGA_display:dis\|rom1:comb_32104\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tupian.mif " "Info: Parameter \"init_file\" = \"tupian.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Info: Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Info: Parameter \"widthad_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Info: Parameter \"width_a\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rom1.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/rom1.v" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ub91.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ub91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ub91 " "Info: Found entity 1: altsyncram_ub91" {  } { { "db/altsyncram_ub91.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/altsyncram_ub91.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ub91 VGA_display:dis\|rom1:comb_32104\|altsyncram:altsyncram_component\|altsyncram_ub91:auto_generated " "Info: Elaborating entity \"altsyncram_ub91\" for hierarchy \"VGA_display:dis\|rom1:comb_32104\|altsyncram:altsyncram_component\|altsyncram_ub91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_b7a.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_b7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_b7a " "Info: Found entity 1: decode_b7a" {  } { { "db/decode_b7a.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/decode_b7a.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_b7a VGA_display:dis\|rom1:comb_32104\|altsyncram:altsyncram_component\|altsyncram_ub91:auto_generated\|decode_b7a:rden_decode " "Info: Elaborating entity \"decode_b7a\" for hierarchy \"VGA_display:dis\|rom1:comb_32104\|altsyncram:altsyncram_component\|altsyncram_ub91:auto_generated\|decode_b7a:rden_decode\"" {  } { { "db/altsyncram_ub91.tdf" "rden_decode" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/altsyncram_ub91.tdf" 40 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tlb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_tlb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tlb " "Info: Found entity 1: mux_tlb" {  } { { "db/mux_tlb.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mux_tlb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tlb VGA_display:dis\|rom1:comb_32104\|altsyncram:altsyncram_component\|altsyncram_ub91:auto_generated\|mux_tlb:mux2 " "Info: Elaborating entity \"mux_tlb\" for hierarchy \"VGA_display:dis\|rom1:comb_32104\|altsyncram:altsyncram_component\|altsyncram_ub91:auto_generated\|mux_tlb:mux2\"" {  } { { "db/altsyncram_ub91.tdf" "mux2" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/altsyncram_ub91.tdf" 41 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Music VGA_display:dis\|Music:music " "Info: Elaborating entity \"Music\" for hierarchy \"VGA_display:dis\|Music:music\"" {  } { { "VGA_display.v" "music" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1826 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Music.v(115) " "Warning (10230): Verilog HDL assignment warning at Music.v(115): truncated value with size 32 to match size of target (9)" {  } { { "Music.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/Music.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Music.v(116) " "Warning (10230): Verilog HDL assignment warning at Music.v(116): truncated value with size 32 to match size of target (2)" {  } { { "Music.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/Music.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "music_1 Music.v(126) " "Warning (10235): Verilog HDL Always Construct warning at Music.v(126): variable \"music_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Music.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/Music.v" 126 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "music_2 Music.v(127) " "Warning (10235): Verilog HDL Always Construct warning at Music.v(127): variable \"music_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Music.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/Music.v" 127 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "47 " "Info: Inferred 47 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult83 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult83\"" {  } { { "VGA_display.v" "Mult83" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2398 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult84 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult84\"" {  } { { "VGA_display.v" "Mult84" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2398 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult85 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult85\"" {  } { { "VGA_display.v" "Mult85" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2424 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult86 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult86\"" {  } { { "VGA_display.v" "Mult86" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2424 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult89 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult89\"" {  } { { "VGA_display.v" "Mult89" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2429 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult90 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult90\"" {  } { { "VGA_display.v" "Mult90" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2429 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult87 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult87\"" {  } { { "VGA_display.v" "Mult87" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2427 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult72 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult72\"" {  } { { "VGA_display.v" "Mult72" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2035 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_display:dis\|Div3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_display:dis\|Div3\"" {  } { { "VGA_display.v" "Div3" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2108 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_display:dis\|Div2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_display:dis\|Div2\"" {  } { { "VGA_display.v" "Div2" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2033 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult76 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult76\"" {  } { { "VGA_display.v" "Mult76" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2040 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult69 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult69\"" {  } { { "VGA_display.v" "Mult69" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2029 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult70 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult70\"" {  } { { "VGA_display.v" "Mult70" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2029 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult78 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult78\"" {  } { { "VGA_display.v" "Mult78" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2110 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult82 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult82\"" {  } { { "VGA_display.v" "Mult82" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2115 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult0\"" {  } { { "VGA_display.v" "Mult0" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 948 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult1\"" {  } { { "VGA_display.v" "Mult1" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 948 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult67 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult67\"" {  } { { "VGA_display.v" "Mult67" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1729 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult68 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult68\"" {  } { { "VGA_display.v" "Mult68" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1729 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult60 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult60\"" {  } { { "VGA_display.v" "Mult60" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1636 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult55 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult55\"" {  } { { "VGA_display.v" "Mult55" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1589 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult59 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult59\"" {  } { { "VGA_display.v" "Mult59" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1636 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult51 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult51\"" {  } { { "VGA_display.v" "Mult51" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1542 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult56 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult56\"" {  } { { "VGA_display.v" "Mult56" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1600 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult52 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult52\"" {  } { { "VGA_display.v" "Mult52" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1553 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult62 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult62\"" {  } { { "VGA_display.v" "Mult62" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1647 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult61 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult61\"" {  } { { "VGA_display.v" "Mult61" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1647 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult58 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult58\"" {  } { { "VGA_display.v" "Mult58" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1622 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult54 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult54\"" {  } { { "VGA_display.v" "Mult54" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1575 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult66 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult66\"" {  } { { "VGA_display.v" "Mult66" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1669 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult65 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult65\"" {  } { { "VGA_display.v" "Mult65" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1669 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult57 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult57\"" {  } { { "VGA_display.v" "Mult57" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1611 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult53 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult53\"" {  } { { "VGA_display.v" "Mult53" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1564 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult64 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult64\"" {  } { { "VGA_display.v" "Mult64" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1658 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult63 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult63\"" {  } { { "VGA_display.v" "Mult63" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1658 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_display:dis\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_display:dis\|Div0\"" {  } { { "VGA_display.v" "Div0" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1045 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult12 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult12\"" {  } { { "VGA_display.v" "Mult12" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1075 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_display:dis\|Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_display:dis\|Div1\"" {  } { { "VGA_display.v" "Div1" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1051 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult32 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult32\"" {  } { { "VGA_display.v" "Mult32" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1107 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_display:dis\|Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_display:dis\|Mod1\"" {  } { { "VGA_display.v" "Mod1" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1052 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_display:dis\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_display:dis\|Mod0\"" {  } { { "VGA_display.v" "Mod0" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1046 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult43 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult43\"" {  } { { "VGA_display.v" "Mult43" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1123 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult44 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult44\"" {  } { { "VGA_display.v" "Mult44" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1125 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult45 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult45\"" {  } { { "VGA_display.v" "Mult45" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1128 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult47 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult47\"" {  } { { "VGA_display.v" "Mult47" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1137 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult50 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult50\"" {  } { { "VGA_display.v" "Mult50" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1145 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult42 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult42\"" {  } { { "VGA_display.v" "Mult42" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1121 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_display:dis\|lpm_mult:Mult83 " "Info: Elaborated megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult83\"" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2398 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_display:dis\|lpm_mult:Mult83 " "Info: Instantiated megafunction \"VGA_display:dis\|lpm_mult:Mult83\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Info: Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Info: Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Info: Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Info: Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2398 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_g4t.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_g4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_g4t " "Info: Found entity 1: mult_g4t" {  } { { "db/mult_g4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_g4t.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_display:dis\|lpm_mult:Mult85 " "Info: Elaborated megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult85\"" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2424 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_display:dis\|lpm_mult:Mult85 " "Info: Instantiated megafunction \"VGA_display:dis\|lpm_mult:Mult85\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Info: Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Info: Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Info: Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Info: Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2424 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_display:dis\|lpm_divide:Div3 " "Info: Elaborated megafunction instantiation \"VGA_display:dis\|lpm_divide:Div3\"" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2108 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_display:dis\|lpm_divide:Div3 " "Info: Instantiated megafunction \"VGA_display:dis\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info: Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Info: Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2108 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ohm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_ohm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ohm " "Info: Found entity 1: lpm_divide_ohm" {  } { { "db/lpm_divide_ohm.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/lpm_divide_ohm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Info: Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t5f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_t5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t5f " "Info: Found entity 1: alt_u_div_t5f" {  } { { "db/alt_u_div_t5f.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/alt_u_div_t5f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Info: Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/add_sub_unc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Info: Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_display:dis\|lpm_mult:Mult60 " "Info: Elaborated megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult60\"" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1636 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_display:dis\|lpm_mult:Mult60 " "Info: Instantiated megafunction \"VGA_display:dis\|lpm_mult:Mult60\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 26 " "Info: Parameter \"LPM_WIDTHA\" = \"26\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 26 " "Info: Parameter \"LPM_WIDTHB\" = \"26\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 52 " "Info: Parameter \"LPM_WIDTHP\" = \"52\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 52 " "Info: Parameter \"LPM_WIDTHR\" = \"52\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1636 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_u4t.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_u4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_u4t " "Info: Found entity 1: mult_u4t" {  } { { "db/mult_u4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_u4t.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_display:dis\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"VGA_display:dis\|lpm_divide:Div0\"" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1045 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_display:dis\|lpm_divide:Div0 " "Info: Instantiated megafunction \"VGA_display:dis\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Info: Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1045 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9gm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_9gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9gm " "Info: Found entity 1: lpm_divide_9gm" {  } { { "db/lpm_divide_9gm.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/lpm_divide_9gm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Info: Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_v2f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_v2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_v2f " "Info: Found entity 1: alt_u_div_v2f" {  } { { "db/alt_u_div_v2f.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/alt_u_div_v2f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_display:dis\|lpm_mult:Mult12 " "Info: Elaborated megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult12\"" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1075 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_display:dis\|lpm_mult:Mult12 " "Info: Instantiated megafunction \"VGA_display:dis\|lpm_mult:Mult12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Info: Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Info: Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Info: Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Info: Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1075 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_display:dis\|lpm_mult:Mult12\|multcore:mult_core VGA_display:dis\|lpm_mult:Mult12 " "Info: Elaborated megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult12\|multcore:mult_core\", which is child of megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult12\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1075 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_display:dis\|lpm_mult:Mult12\|multcore:mult_core\|mpar_add:padder VGA_display:dis\|lpm_mult:Mult12 " "Info: Elaborated megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult12\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult12\"" {  } { { "multcore.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1075 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_display:dis\|lpm_mult:Mult12\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] VGA_display:dis\|lpm_mult:Mult12 " "Info: Elaborated megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult12\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult12\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1075 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cfh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_cfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cfh " "Info: Found entity 1: add_sub_cfh" {  } { { "db/add_sub_cfh.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/add_sub_cfh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_display:dis\|lpm_mult:Mult12\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add VGA_display:dis\|lpm_mult:Mult12 " "Info: Elaborated megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult12\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult12\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1075 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_display:dis\|lpm_mult:Mult12\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] VGA_display:dis\|lpm_mult:Mult12 " "Info: Elaborated megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult12\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult12\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1075 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gfh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_gfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gfh " "Info: Found entity 1: add_sub_gfh" {  } { { "db/add_sub_gfh.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/add_sub_gfh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_display:dis\|lpm_mult:Mult12\|altshift:external_latency_ffs VGA_display:dis\|lpm_mult:Mult12 " "Info: Elaborated megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult12\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult12\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1075 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_display:dis\|lpm_divide:Mod1 " "Info: Elaborated megafunction instantiation \"VGA_display:dis\|lpm_divide:Mod1\"" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1052 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_display:dis\|lpm_divide:Mod1 " "Info: Instantiated megafunction \"VGA_display:dis\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Info: Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1052 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_c8m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_c8m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_c8m " "Info: Found entity 1: lpm_divide_c8m" {  } { { "db/lpm_divide_c8m.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/lpm_divide_c8m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_display:dis\|lpm_mult:Mult43 " "Info: Elaborated megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult43\"" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1123 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_display:dis\|lpm_mult:Mult43 " "Info: Instantiated megafunction \"VGA_display:dis\|lpm_mult:Mult43\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Info: Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Info: Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Info: Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Info: Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1123 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_display:dis\|lpm_mult:Mult47 " "Info: Elaborated megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult47\"" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1137 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_display:dis\|lpm_mult:Mult47 " "Info: Instantiated megafunction \"VGA_display:dis\|lpm_mult:Mult47\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Info: Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Info: Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Info: Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Info: Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1137 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_display:dis\|lpm_mult:Mult47\|multcore:mult_core VGA_display:dis\|lpm_mult:Mult47 " "Info: Elaborated megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult47\|multcore:mult_core\", which is child of megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult47\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1137 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_display:dis\|lpm_mult:Mult47\|multcore:mult_core\|mpar_add:padder VGA_display:dis\|lpm_mult:Mult47 " "Info: Elaborated megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult47\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult47\"" {  } { { "multcore.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1137 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_display:dis\|lpm_mult:Mult47\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add VGA_display:dis\|lpm_mult:Mult47 " "Info: Elaborated megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult47\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult47\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1137 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_display:dis\|lpm_mult:Mult47\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] VGA_display:dis\|lpm_mult:Mult47 " "Info: Elaborated megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult47\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult47\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1137 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_display:dis\|lpm_mult:Mult47\|altshift:external_latency_ffs VGA_display:dis\|lpm_mult:Mult47 " "Info: Elaborated megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult47\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult47\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1137 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Warning: Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_display:dis\|lpm_mult:Mult63\|mult_u4t:auto_generated\|mac_mult7 " "Warning (14320): Synthesized away node \"VGA_display:dis\|lpm_mult:Mult63\|mult_u4t:auto_generated\|mac_mult7\"" {  } { { "db/mult_u4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_u4t.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1658 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_display:dis\|lpm_mult:Mult63\|mult_u4t:auto_generated\|mac_out8 " "Warning (14320): Synthesized away node \"VGA_display:dis\|lpm_mult:Mult63\|mult_u4t:auto_generated\|mac_out8\"" {  } { { "db/mult_u4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_u4t.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1658 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_display:dis\|lpm_mult:Mult64\|mult_u4t:auto_generated\|mac_mult7 " "Warning (14320): Synthesized away node \"VGA_display:dis\|lpm_mult:Mult64\|mult_u4t:auto_generated\|mac_mult7\"" {  } { { "db/mult_u4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_u4t.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1658 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_display:dis\|lpm_mult:Mult64\|mult_u4t:auto_generated\|mac_out8 " "Warning (14320): Synthesized away node \"VGA_display:dis\|lpm_mult:Mult64\|mult_u4t:auto_generated\|mac_out8\"" {  } { { "db/mult_u4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_u4t.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1658 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_display:dis\|lpm_mult:Mult53\|mult_u4t:auto_generated\|mac_mult7 " "Warning (14320): Synthesized away node \"VGA_display:dis\|lpm_mult:Mult53\|mult_u4t:auto_generated\|mac_mult7\"" {  } { { "db/mult_u4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_u4t.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1564 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_display:dis\|lpm_mult:Mult53\|mult_u4t:auto_generated\|mac_out8 " "Warning (14320): Synthesized away node \"VGA_display:dis\|lpm_mult:Mult53\|mult_u4t:auto_generated\|mac_out8\"" {  } { { "db/mult_u4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_u4t.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1564 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_display:dis\|lpm_mult:Mult57\|mult_u4t:auto_generated\|mac_mult7 " "Warning (14320): Synthesized away node \"VGA_display:dis\|lpm_mult:Mult57\|mult_u4t:auto_generated\|mac_mult7\"" {  } { { "db/mult_u4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_u4t.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1611 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_display:dis\|lpm_mult:Mult57\|mult_u4t:auto_generated\|mac_out8 " "Warning (14320): Synthesized away node \"VGA_display:dis\|lpm_mult:Mult57\|mult_u4t:auto_generated\|mac_out8\"" {  } { { "db/mult_u4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_u4t.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1611 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_display:dis\|lpm_mult:Mult65\|mult_u4t:auto_generated\|mac_mult7 " "Warning (14320): Synthesized away node \"VGA_display:dis\|lpm_mult:Mult65\|mult_u4t:auto_generated\|mac_mult7\"" {  } { { "db/mult_u4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_u4t.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1669 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_display:dis\|lpm_mult:Mult65\|mult_u4t:auto_generated\|mac_out8 " "Warning (14320): Synthesized away node \"VGA_display:dis\|lpm_mult:Mult65\|mult_u4t:auto_generated\|mac_out8\"" {  } { { "db/mult_u4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_u4t.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1669 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_display:dis\|lpm_mult:Mult66\|mult_u4t:auto_generated\|mac_mult7 " "Warning (14320): Synthesized away node \"VGA_display:dis\|lpm_mult:Mult66\|mult_u4t:auto_generated\|mac_mult7\"" {  } { { "db/mult_u4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_u4t.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1669 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_display:dis\|lpm_mult:Mult66\|mult_u4t:auto_generated\|mac_out8 " "Warning (14320): Synthesized away node \"VGA_display:dis\|lpm_mult:Mult66\|mult_u4t:auto_generated\|mac_out8\"" {  } { { "db/mult_u4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_u4t.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1669 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_display:dis\|lpm_mult:Mult54\|mult_u4t:auto_generated\|mac_mult7 " "Warning (14320): Synthesized away node \"VGA_display:dis\|lpm_mult:Mult54\|mult_u4t:auto_generated\|mac_mult7\"" {  } { { "db/mult_u4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_u4t.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1575 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_display:dis\|lpm_mult:Mult54\|mult_u4t:auto_generated\|mac_out8 " "Warning (14320): Synthesized away node \"VGA_display:dis\|lpm_mult:Mult54\|mult_u4t:auto_generated\|mac_out8\"" {  } { { "db/mult_u4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_u4t.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1575 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_display:dis\|lpm_mult:Mult58\|mult_u4t:auto_generated\|mac_mult7 " "Warning (14320): Synthesized away node \"VGA_display:dis\|lpm_mult:Mult58\|mult_u4t:auto_generated\|mac_mult7\"" {  } { { "db/mult_u4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_u4t.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1622 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_display:dis\|lpm_mult:Mult58\|mult_u4t:auto_generated\|mac_out8 " "Warning (14320): Synthesized away node \"VGA_display:dis\|lpm_mult:Mult58\|mult_u4t:auto_generated\|mac_out8\"" {  } { { "db/mult_u4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_u4t.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1622 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_display:dis\|lpm_mult:Mult61\|mult_u4t:auto_generated\|mac_mult7 " "Warning (14320): Synthesized away node \"VGA_display:dis\|lpm_mult:Mult61\|mult_u4t:auto_generated\|mac_mult7\"" {  } { { "db/mult_u4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_u4t.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1647 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_display:dis\|lpm_mult:Mult61\|mult_u4t:auto_generated\|mac_out8 " "Warning (14320): Synthesized away node \"VGA_display:dis\|lpm_mult:Mult61\|mult_u4t:auto_generated\|mac_out8\"" {  } { { "db/mult_u4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_u4t.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1647 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_display:dis\|lpm_mult:Mult62\|mult_u4t:auto_generated\|mac_mult7 " "Warning (14320): Synthesized away node \"VGA_display:dis\|lpm_mult:Mult62\|mult_u4t:auto_generated\|mac_mult7\"" {  } { { "db/mult_u4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_u4t.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1647 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_display:dis\|lpm_mult:Mult62\|mult_u4t:auto_generated\|mac_out8 " "Warning (14320): Synthesized away node \"VGA_display:dis\|lpm_mult:Mult62\|mult_u4t:auto_generated\|mac_out8\"" {  } { { "db/mult_u4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_u4t.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1647 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_display:dis\|lpm_mult:Mult52\|mult_u4t:auto_generated\|mac_mult7 " "Warning (14320): Synthesized away node \"VGA_display:dis\|lpm_mult:Mult52\|mult_u4t:auto_generated\|mac_mult7\"" {  } { { "db/mult_u4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_u4t.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1553 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_display:dis\|lpm_mult:Mult52\|mult_u4t:auto_generated\|mac_out8 " "Warning (14320): Synthesized away node \"VGA_display:dis\|lpm_mult:Mult52\|mult_u4t:auto_generated\|mac_out8\"" {  } { { "db/mult_u4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_u4t.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1553 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_display:dis\|lpm_mult:Mult56\|mult_u4t:auto_generated\|mac_mult7 " "Warning (14320): Synthesized away node \"VGA_display:dis\|lpm_mult:Mult56\|mult_u4t:auto_generated\|mac_mult7\"" {  } { { "db/mult_u4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_u4t.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1600 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_display:dis\|lpm_mult:Mult56\|mult_u4t:auto_generated\|mac_out8 " "Warning (14320): Synthesized away node \"VGA_display:dis\|lpm_mult:Mult56\|mult_u4t:auto_generated\|mac_out8\"" {  } { { "db/mult_u4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_u4t.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1600 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_display:dis\|lpm_mult:Mult51\|mult_u4t:auto_generated\|mac_mult7 " "Warning (14320): Synthesized away node \"VGA_display:dis\|lpm_mult:Mult51\|mult_u4t:auto_generated\|mac_mult7\"" {  } { { "db/mult_u4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_u4t.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1542 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_display:dis\|lpm_mult:Mult51\|mult_u4t:auto_generated\|mac_out8 " "Warning (14320): Synthesized away node \"VGA_display:dis\|lpm_mult:Mult51\|mult_u4t:auto_generated\|mac_out8\"" {  } { { "db/mult_u4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_u4t.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1542 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_display:dis\|lpm_mult:Mult59\|mult_u4t:auto_generated\|mac_mult7 " "Warning (14320): Synthesized away node \"VGA_display:dis\|lpm_mult:Mult59\|mult_u4t:auto_generated\|mac_mult7\"" {  } { { "db/mult_u4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_u4t.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1636 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_display:dis\|lpm_mult:Mult59\|mult_u4t:auto_generated\|mac_out8 " "Warning (14320): Synthesized away node \"VGA_display:dis\|lpm_mult:Mult59\|mult_u4t:auto_generated\|mac_out8\"" {  } { { "db/mult_u4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_u4t.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1636 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_display:dis\|lpm_mult:Mult55\|mult_u4t:auto_generated\|mac_mult7 " "Warning (14320): Synthesized away node \"VGA_display:dis\|lpm_mult:Mult55\|mult_u4t:auto_generated\|mac_mult7\"" {  } { { "db/mult_u4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_u4t.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1589 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_display:dis\|lpm_mult:Mult55\|mult_u4t:auto_generated\|mac_out8 " "Warning (14320): Synthesized away node \"VGA_display:dis\|lpm_mult:Mult55\|mult_u4t:auto_generated\|mac_out8\"" {  } { { "db/mult_u4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_u4t.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1589 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_display:dis\|lpm_mult:Mult60\|mult_u4t:auto_generated\|mac_mult7 " "Warning (14320): Synthesized away node \"VGA_display:dis\|lpm_mult:Mult60\|mult_u4t:auto_generated\|mac_mult7\"" {  } { { "db/mult_u4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_u4t.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1636 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_display:dis\|lpm_mult:Mult60\|mult_u4t:auto_generated\|mac_out8 " "Warning (14320): Synthesized away node \"VGA_display:dis\|lpm_mult:Mult60\|mult_u4t:auto_generated\|mac_out8\"" {  } { { "db/mult_u4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_u4t.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1636 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "IBAL_BAL_CONVERTED_DSP_SLICES" "9 " "Info: Converted 9 DSP block slices" { { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "before 65 " "Info: Used 65 DSP blocks before DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 65 65 " "Info: Used 65 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 65 DSP blocks" {  } {  } 0 0 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "" 0 -1}  } {  } 0 0 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "" 0 -1} { "Info" "IBAL_BAL_CONVERTED_DSP_SLICES_TO_LE" "9 " "Info: Converted the following 9 DSP block slices to logic elements" { { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) VGA_display:dis\|lpm_mult:Mult83\|mult_g4t:auto_generated\|mac_out2 " "Info: DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"VGA_display:dis\|lpm_mult:Mult83\|mult_g4t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "VGA_display:dis\|lpm_mult:Mult83\|mult_g4t:auto_generated\|mac_out2 " "Info: DSP block output node \"VGA_display:dis\|lpm_mult:Mult83\|mult_g4t:auto_generated\|mac_out2\"" {  } { { "db/mult_g4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_g4t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2398 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_MAC_MULT_NODE" "VGA_display:dis\|lpm_mult:Mult83\|mult_g4t:auto_generated\|mac_mult1 " "Info: DSP block multiplier node \"VGA_display:dis\|lpm_mult:Mult83\|mult_g4t:auto_generated\|mac_mult1\"" {  } { { "db/mult_g4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_g4t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2398 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0 -1}  } { { "db/mult_g4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_g4t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2398 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) VGA_display:dis\|lpm_mult:Mult84\|mult_g4t:auto_generated\|mac_out2 " "Info: DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"VGA_display:dis\|lpm_mult:Mult84\|mult_g4t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "VGA_display:dis\|lpm_mult:Mult84\|mult_g4t:auto_generated\|mac_out2 " "Info: DSP block output node \"VGA_display:dis\|lpm_mult:Mult84\|mult_g4t:auto_generated\|mac_out2\"" {  } { { "db/mult_g4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_g4t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2398 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_MAC_MULT_NODE" "VGA_display:dis\|lpm_mult:Mult84\|mult_g4t:auto_generated\|mac_mult1 " "Info: DSP block multiplier node \"VGA_display:dis\|lpm_mult:Mult84\|mult_g4t:auto_generated\|mac_mult1\"" {  } { { "db/mult_g4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_g4t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2398 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0 -1}  } { { "db/mult_g4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_g4t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2398 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) VGA_display:dis\|lpm_mult:Mult85\|mult_g4t:auto_generated\|mac_out2 " "Info: DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"VGA_display:dis\|lpm_mult:Mult85\|mult_g4t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "VGA_display:dis\|lpm_mult:Mult85\|mult_g4t:auto_generated\|mac_out2 " "Info: DSP block output node \"VGA_display:dis\|lpm_mult:Mult85\|mult_g4t:auto_generated\|mac_out2\"" {  } { { "db/mult_g4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_g4t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2424 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_MAC_MULT_NODE" "VGA_display:dis\|lpm_mult:Mult85\|mult_g4t:auto_generated\|mac_mult1 " "Info: DSP block multiplier node \"VGA_display:dis\|lpm_mult:Mult85\|mult_g4t:auto_generated\|mac_mult1\"" {  } { { "db/mult_g4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_g4t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2424 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0 -1}  } { { "db/mult_g4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_g4t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2424 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) VGA_display:dis\|lpm_mult:Mult86\|mult_g4t:auto_generated\|mac_out2 " "Info: DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"VGA_display:dis\|lpm_mult:Mult86\|mult_g4t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "VGA_display:dis\|lpm_mult:Mult86\|mult_g4t:auto_generated\|mac_out2 " "Info: DSP block output node \"VGA_display:dis\|lpm_mult:Mult86\|mult_g4t:auto_generated\|mac_out2\"" {  } { { "db/mult_g4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_g4t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2424 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_MAC_MULT_NODE" "VGA_display:dis\|lpm_mult:Mult86\|mult_g4t:auto_generated\|mac_mult1 " "Info: DSP block multiplier node \"VGA_display:dis\|lpm_mult:Mult86\|mult_g4t:auto_generated\|mac_mult1\"" {  } { { "db/mult_g4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_g4t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2424 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0 -1}  } { { "db/mult_g4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_g4t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2424 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) VGA_display:dis\|lpm_mult:Mult89\|mult_g4t:auto_generated\|mac_out2 " "Info: DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"VGA_display:dis\|lpm_mult:Mult89\|mult_g4t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "VGA_display:dis\|lpm_mult:Mult89\|mult_g4t:auto_generated\|mac_out2 " "Info: DSP block output node \"VGA_display:dis\|lpm_mult:Mult89\|mult_g4t:auto_generated\|mac_out2\"" {  } { { "db/mult_g4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_g4t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2429 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_MAC_MULT_NODE" "VGA_display:dis\|lpm_mult:Mult89\|mult_g4t:auto_generated\|mac_mult1 " "Info: DSP block multiplier node \"VGA_display:dis\|lpm_mult:Mult89\|mult_g4t:auto_generated\|mac_mult1\"" {  } { { "db/mult_g4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_g4t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2429 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0 -1}  } { { "db/mult_g4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_g4t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2429 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) VGA_display:dis\|lpm_mult:Mult90\|mult_g4t:auto_generated\|mac_out2 " "Info: DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"VGA_display:dis\|lpm_mult:Mult90\|mult_g4t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "VGA_display:dis\|lpm_mult:Mult90\|mult_g4t:auto_generated\|mac_out2 " "Info: DSP block output node \"VGA_display:dis\|lpm_mult:Mult90\|mult_g4t:auto_generated\|mac_out2\"" {  } { { "db/mult_g4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_g4t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2429 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_MAC_MULT_NODE" "VGA_display:dis\|lpm_mult:Mult90\|mult_g4t:auto_generated\|mac_mult1 " "Info: DSP block multiplier node \"VGA_display:dis\|lpm_mult:Mult90\|mult_g4t:auto_generated\|mac_mult1\"" {  } { { "db/mult_g4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_g4t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2429 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0 -1}  } { { "db/mult_g4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_g4t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2429 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) VGA_display:dis\|lpm_mult:Mult87\|mult_g4t:auto_generated\|mac_out2 " "Info: DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"VGA_display:dis\|lpm_mult:Mult87\|mult_g4t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "VGA_display:dis\|lpm_mult:Mult87\|mult_g4t:auto_generated\|mac_out2 " "Info: DSP block output node \"VGA_display:dis\|lpm_mult:Mult87\|mult_g4t:auto_generated\|mac_out2\"" {  } { { "db/mult_g4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_g4t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2427 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_MAC_MULT_NODE" "VGA_display:dis\|lpm_mult:Mult87\|mult_g4t:auto_generated\|mac_mult1 " "Info: DSP block multiplier node \"VGA_display:dis\|lpm_mult:Mult87\|mult_g4t:auto_generated\|mac_mult1\"" {  } { { "db/mult_g4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_g4t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2427 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0 -1}  } { { "db/mult_g4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_g4t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2427 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) VGA_display:dis\|lpm_mult:Mult72\|mult_g4t:auto_generated\|mac_out2 " "Info: DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"VGA_display:dis\|lpm_mult:Mult72\|mult_g4t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "VGA_display:dis\|lpm_mult:Mult72\|mult_g4t:auto_generated\|mac_out2 " "Info: DSP block output node \"VGA_display:dis\|lpm_mult:Mult72\|mult_g4t:auto_generated\|mac_out2\"" {  } { { "db/mult_g4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_g4t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2035 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_MAC_MULT_NODE" "VGA_display:dis\|lpm_mult:Mult72\|mult_g4t:auto_generated\|mac_mult1 " "Info: DSP block multiplier node \"VGA_display:dis\|lpm_mult:Mult72\|mult_g4t:auto_generated\|mac_mult1\"" {  } { { "db/mult_g4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_g4t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2035 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0 -1}  } { { "db/mult_g4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_g4t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2035 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) VGA_display:dis\|lpm_mult:Mult76\|mult_g4t:auto_generated\|mac_out2 " "Info: DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"VGA_display:dis\|lpm_mult:Mult76\|mult_g4t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "VGA_display:dis\|lpm_mult:Mult76\|mult_g4t:auto_generated\|mac_out2 " "Info: DSP block output node \"VGA_display:dis\|lpm_mult:Mult76\|mult_g4t:auto_generated\|mac_out2\"" {  } { { "db/mult_g4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_g4t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2040 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_MAC_MULT_NODE" "VGA_display:dis\|lpm_mult:Mult76\|mult_g4t:auto_generated\|mac_mult1 " "Info: DSP block multiplier node \"VGA_display:dis\|lpm_mult:Mult76\|mult_g4t:auto_generated\|mac_mult1\"" {  } { { "db/mult_g4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_g4t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2040 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0 -1}  } { { "db/mult_g4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_g4t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2040 -1 0 } } { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 66 0 0 } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Converted the following %1!d! DSP block slices to logic elements" 0 0 "" 0 -1} { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "after 56 " "Info: Used 56 DSP blocks after DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 56 56 " "Info: Used 56 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 56 DSP blocks" {  } {  } 0 0 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "" 0 -1}  } {  } 0 0 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "" 0 -1}  } {  } 0 0 "Converted %1!d! DSP block slices" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_display:dis\|lpm_mult:Mult83\|mult_g4t:auto_generated\|alt_mac_mult:mac_mult1 " "Info: Elaborated megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult83\|mult_g4t:auto_generated\|alt_mac_mult:mac_mult1\"" {  } { { "db/mult_g4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_g4t.tdf" 35 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_display:dis\|lpm_mult:Mult83\|mult_g4t:auto_generated\|alt_mac_mult:mac_mult1 " "Info: Instantiated megafunction \"VGA_display:dis\|lpm_mult:Mult83\|mult_g4t:auto_generated\|alt_mac_mult:mac_mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Info: Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Info: Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Info: Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Info: Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Info: Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Info: Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Info: Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 11 " "Info: Parameter \"dataa_width\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 11 " "Info: Parameter \"datab_width\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Info: Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Info: Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Info: Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Info: Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Info: Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Info: Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Info: Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Info: Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Info: Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Info: Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "db/mult_g4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_g4t.tdf" 35 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_18h1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mac_mult_18h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_18h1 " "Info: Found entity 1: mac_mult_18h1" {  } { { "db/mac_mult_18h1.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mac_mult_18h1.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_reo.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_reo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_reo " "Info: Found entity 1: mult_reo" {  } { { "db/mult_reo.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_reo.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_display:dis\|lpm_mult:Mult83\|mult_g4t:auto_generated\|alt_mac_out:mac_out2 " "Info: Elaborated megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult83\|mult_g4t:auto_generated\|alt_mac_out:mac_out2\"" {  } { { "db/mult_g4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_g4t.tdf" 44 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_display:dis\|lpm_mult:Mult83\|mult_g4t:auto_generated\|alt_mac_out:mac_out2 " "Info: Instantiated megafunction \"VGA_display:dis\|lpm_mult:Mult83\|mult_g4t:auto_generated\|alt_mac_out:mac_out2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Info: Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 22 " "Info: Parameter \"dataa_width\" = \"22\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Info: Parameter \"datab_width\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Info: Parameter \"datac_width\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Info: Parameter \"datad_width\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Info: Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Info: Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Info: Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Info: Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Info: Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Info: Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Info: Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Info: Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Info: Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Info: Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Info: Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Info: Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Info: Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Info: Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Info: Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Info: Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Info: Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Info: Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Info: Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Info: Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Info: Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Info: Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Info: Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Info: Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Info: Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Info: Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "db/mult_g4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_g4t.tdf" 44 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_fq82.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mac_out_fq82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_fq82 " "Info: Found entity 1: mac_out_fq82" {  } { { "db/mac_out_fq82.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mac_out_fq82.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_display:dis\|lpm_mult:Mult85\|mult_g4t:auto_generated\|alt_mac_out:mac_out2 " "Info: Elaborated megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult85\|mult_g4t:auto_generated\|alt_mac_out:mac_out2\"" {  } { { "db/mult_g4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_g4t.tdf" 44 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_display:dis\|lpm_mult:Mult85\|mult_g4t:auto_generated\|alt_mac_out:mac_out2 " "Info: Instantiated megafunction \"VGA_display:dis\|lpm_mult:Mult85\|mult_g4t:auto_generated\|alt_mac_out:mac_out2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Info: Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 22 " "Info: Parameter \"dataa_width\" = \"22\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Info: Parameter \"datab_width\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Info: Parameter \"datac_width\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Info: Parameter \"datad_width\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Info: Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Info: Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Info: Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Info: Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Info: Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Info: Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Info: Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Info: Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Info: Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Info: Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Info: Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Info: Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Info: Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Info: Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Info: Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Info: Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Info: Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Info: Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Info: Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Info: Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Info: Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Info: Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Info: Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Info: Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Info: Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Info: Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "db/mult_g4t.tdf" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/db/mult_g4t.tdf" 44 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "3469 " "Info: Ignored 3469 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY_SUM" "90 " "Info: Ignored 90 CARRY_SUM buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "" 0 -1} { "Info" "IOPT_MLS_IGNORED_SOFT" "3379 " "Info: Ignored 3379 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|RGB_top\[0\] " "Warning: Latch VGA_display:dis\|RGB_top\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|n\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|n\[6\]" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1037 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 72 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|RGB_top\[1\] " "Warning: Latch VGA_display:dis\|RGB_top\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|n\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|n\[6\]" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1037 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 72 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|RGB_top\[2\] " "Warning: Latch VGA_display:dis\|RGB_top\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|n\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|n\[6\]" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1037 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 72 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|j\[3\] " "Warning: Latch VGA_display:dis\|j\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|lgs.01 " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|lgs.01" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1838 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2027 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|j\[2\] " "Warning: Latch VGA_display:dis\|j\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|lgs.01 " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|lgs.01" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1838 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2027 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|j\[1\] " "Warning: Latch VGA_display:dis\|j\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|lgs.01 " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|lgs.01" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1838 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2027 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|j\[0\] " "Warning: Latch VGA_display:dis\|j\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|lgs.01 " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|lgs.01" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1838 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2027 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|RGB0\[0\] " "Warning: Latch VGA_display:dis\|RGB0\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_sm:sm\|i\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_sm:sm\|i\[9\]" {  } { { "VGA_sm.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_sm.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE VGA_sm:sm\|i\[9\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal VGA_sm:sm\|i\[9\]" {  } { { "VGA_sm.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_sm.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1733 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|RGB0\[1\] " "Warning: Latch VGA_display:dis\|RGB0\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|lblock1_x\[23\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|lblock1_x\[23\]" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1260 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR VGA_sm:sm\|i\[9\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal VGA_sm:sm\|i\[9\]" {  } { { "VGA_sm.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_sm.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1733 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|RGB0\[2\] " "Warning: Latch VGA_display:dis\|RGB0\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_sm:sm\|i\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_sm:sm\|i\[9\]" {  } { { "VGA_sm.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_sm.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE VGA_sm:sm\|i\[9\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal VGA_sm:sm\|i\[9\]" {  } { { "VGA_sm.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_sm.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1733 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|addr_res\[15\] " "Warning: Latch VGA_display:dis\|addr_res\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|level_a\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|level_a\[1\]" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|addr_res\[13\] " "Warning: Latch VGA_display:dis\|addr_res\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|level_a\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|level_a\[1\]" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|addr_res\[14\] " "Warning: Latch VGA_display:dis\|addr_res\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|level_a\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|level_a\[1\]" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|addr_res\[0\] " "Warning: Latch VGA_display:dis\|addr_res\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|VGA_sm:u1\|i\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|VGA_sm:u1\|i\[9\]" {  } { { "VGA_sm.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_sm.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|addr_res\[1\] " "Warning: Latch VGA_display:dis\|addr_res\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|VGA_sm:u1\|i\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|VGA_sm:u1\|i\[9\]" {  } { { "VGA_sm.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_sm.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|addr_res\[2\] " "Warning: Latch VGA_display:dis\|addr_res\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|VGA_sm:u1\|i\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|VGA_sm:u1\|i\[9\]" {  } { { "VGA_sm.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_sm.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|addr_res\[3\] " "Warning: Latch VGA_display:dis\|addr_res\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|level_a\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|level_a\[3\]" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|addr_res\[4\] " "Warning: Latch VGA_display:dis\|addr_res\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|level_a\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|level_a\[1\]" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|addr_res\[5\] " "Warning: Latch VGA_display:dis\|addr_res\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|level_a\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|level_a\[2\]" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|addr_res\[6\] " "Warning: Latch VGA_display:dis\|addr_res\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|level_a\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|level_a\[1\]" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|addr_res\[7\] " "Warning: Latch VGA_display:dis\|addr_res\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|level_a\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|level_a\[1\]" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|addr_res\[8\] " "Warning: Latch VGA_display:dis\|addr_res\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|level_a\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|level_a\[1\]" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|addr_res\[9\] " "Warning: Latch VGA_display:dis\|addr_res\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|level_a\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|level_a\[1\]" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|addr_res\[10\] " "Warning: Latch VGA_display:dis\|addr_res\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|VGA_sm:u1\|i\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|VGA_sm:u1\|i\[9\]" {  } { { "VGA_sm.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_sm.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|addr_res\[11\] " "Warning: Latch VGA_display:dis\|addr_res\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|level_a\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|level_a\[1\]" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|addr_res\[12\] " "Warning: Latch VGA_display:dis\|addr_res\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|VGA_sm:u1\|i\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|VGA_sm:u1\|i\[9\]" {  } { { "VGA_sm.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_sm.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|score_b\[2\] " "Warning: Latch VGA_display:dis\|score_b\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|m\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|m\[2\]" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 261 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1049 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|score_b\[3\] " "Warning: Latch VGA_display:dis\|score_b\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|m\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|m\[3\]" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 261 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1049 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|level_b\[2\] " "Warning: Latch VGA_display:dis\|level_b\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|n\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|n\[2\]" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1037 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|level_b\[3\] " "Warning: Latch VGA_display:dis\|level_b\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|n\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|n\[3\]" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1037 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "VGA_sm.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_sm.v" 3 -1 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2256 -1 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 261 -1 0 } } { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 224 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "ps2_byte\[7\] GND " "Warning (13410): Pin \"ps2_byte\[7\]\" is stuck at GND" {  } { { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "speaker GND " "Warning (13410): Pin \"speaker\" is stuck at GND" {  } { { "vga_d.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Chen yue/Desktop/zuihouheji/vga_d.map.smsg " "Info: Generated suppressed messages file C:/Users/Chen yue/Desktop/zuihouheji/vga_d.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8640 " "Info: Implemented 8640 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "8483 " "Info: Implemented 8483 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Info: Implemented 24 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "112 " "Info: Implemented 112 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 619 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 619 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "331 " "Info: Peak virtual memory: 331 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 14 23:44:24 2014 " "Info: Processing ended: Fri Mar 14 23:44:24 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:30 " "Info: Elapsed time: 00:01:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:30 " "Info: Total CPU time (on all processors): 00:01:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
