"/home/jcarlin/e155/e155-lab3/fpga/src/key_decoder.sv=verilog,work,System Verilog"
"/home/jcarlin/e155/e155-lab3/fpga/testbench/key_decoder_tb.sv=verilog,work,System Verilog"
