# //  ModelSim SE-64 2020.4 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do ctrl_phy_sim.tcl
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap work work 
# Modifying modelsim.ini
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap usim ./../../pangu_sim_libraries/usim 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap adc_e2 ./../../pangu_sim_libraries/adc_e2 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap ddc_e2 ./../../pangu_sim_libraries/ddc_e2 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap dll_e2 ./../../pangu_sim_libraries/dll_e2 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap hsstlp_lane ./../../pangu_sim_libraries/hsstlp_lane 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap hsstlp_pll ./../../pangu_sim_libraries/hsstlp_pll 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap iolhr_dft ./../../pangu_sim_libraries/iolhr_dft 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap ipal_e1 ./../../pangu_sim_libraries/ipal_e1 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap ipal_e2 ./../../pangu_sim_libraries/ipal_e2 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap iserdes_e2 ./../../pangu_sim_libraries/iserdes_e2 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap oserdes_e2 ./../../pangu_sim_libraries/oserdes_e2 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap pciegen2 ./../../pangu_sim_libraries/pciegen2 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 12:04:17 on Mar 22,2025
# vlog -reportprogress 300 -sv -work work -mfcu -incr -suppress 2902 -f sim_file_list.f 
# -- Compiling module ddr3_read
# -- Compiling module slave_ddr3
# -- Compiling module ddr3_write
# -- Compiling module ddr3_top
# -- Compiling module slave_axi_async
# -- Compiling module ddr3
# -- Compiling module ddr3_slave_tb
# -- Compiling module ipm2l_fifo_ctrl_v1_1_fifo_ddr3_read
# -- Compiling module ipm2l_sdpram_v1_10_fifo_ddr3_read
# -- Compiling module ipm2l_fifo_v1_10_fifo_ddr3_read
# -- Compiling module fifo_ddr3_read
# -- Compiling module ipm2l_fifo_ctrl_v1_1_fifo_ddr3_write
# -- Compiling module ipm2l_sdpram_v1_10_fifo_ddr3_write
# -- Compiling module ipm2l_fifo_v1_10_fifo_ddr3_write
# -- Compiling module fifo_ddr3_write
# -- Compiling module ipm2l_fifo_ctrl_v1_1_fifo_ddr3_write_strb
# -- Compiling module ipm2l_sdpram_v1_10_fifo_ddr3_write_strb
# -- Compiling module ipm2l_fifo_v1_10_fifo_ddr3_write_strb
# -- Compiling module fifo_ddr3_write_strb
# -- Compiling module ips2l_rst_sync_v1_3
# -- Compiling module ips2l_ddrphy_gpll_v1_3
# -- Compiling module ips2l_ddrphy_ppll_v1_0
# -- Compiling module axi_ddr3
# -- Compiling module axi_ddr3_ddrphy_top
# -- Compiling module axi_ddr3_mcdq_wrapper_v1_9
# -- Compiling module axi_ddr3_slice_top_v1_15
# -- Compiling module ipm2l_fifo_ctrl_v1_1_async_addr_fifo
# -- Compiling module ipm2l_sdpram_v1_10_async_addr_fifo
# -- Compiling module ipm2l_fifo_v1_10_async_addr_fifo
# -- Compiling module async_addr_fifo
# -- Compiling module ipm2l_fifo_ctrl_v1_1_async_wr_data_fifo
# -- Compiling module ipm2l_sdpram_v1_10_async_wr_data_fifo
# -- Compiling module ipm2l_fifo_v1_10_async_wr_data_fifo
# -- Compiling module async_wr_data_fifo
# -- Compiling module ipm2l_fifo_ctrl_v1_1_async_rd_data_fifo
# -- Compiling module ipm2l_sdpram_v1_10_async_rd_data_fifo
# -- Compiling module ipm2l_fifo_v1_10_async_rd_data_fifo
# -- Compiling module async_rd_data_fifo
# 
# Top level modules:
# 	ddr3_slave_tb
# End time: 12:04:23 on Mar 22,2025, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
# ** Warning: (vsim-53) Cannot suppress or change severity level of message number 1.
# vsim -suppress 3486,3680,3781 -voptargs=""+acc"" "+nowarn1" -c -sva -L work -L usim -L adc_e2 -L ddc_e2 -L dll_e2 -L hsstlp_lane -L hsstlp_pll -L iolhr_dft -L ipal_e1 -L ipal_e2 -L iserdes_e2 -L oserdes_e2 -L pciegen2 ddr3_slave_tb usim.GTP_GRS 
# Start time: 12:04:23 on Mar 22,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_OSERDES_E2.v(692): (vopt-2241) Connection width does not match width of port 'ts_ctrl'. The port definition is at: ./oserdes_e2_source_codes/oserdes_e2_iolhr_ol.vp(23).
# ** Warning: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_OSERDES_E2.v(692): (vopt-2241) Connection width does not match width of port 'ts_ctrl'. The port definition is at: ./oserdes_e2_source_codes/oserdes_e2_iolhr_ol.vp(23).
# ** Warning: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v(740): (vopt-2241) Connection width does not match width of port 'ldo_ctrl'. The port definition is at: ./ddc_e2_source_codes/ddc_e2_dly_chain.vp(23).
# ** Warning: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v(739): (vopt-2241) Connection width does not match width of port 'ldo_ctrl'. The port definition is at: ./ddc_e2_source_codes/ddc_e2_dly_chain.vp(23).
# ** Warning: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v(397): (vopt-2241) Connection width does not match width of port 'ldo_ctrl'. The port definition is at: ./ddc_e2_source_codes/ddc_e2_dly_chain.vp(23).
# ** Warning: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v(395): (vopt-2241) Connection width does not match width of port 'ldo_ctrl'. The port definition is at: ./ddc_e2_source_codes/ddc_e2_dly_chain.vp(23).
# ** Warning: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v(394): (vopt-2241) Connection width does not match width of port 'ldo_ctrl'. The port definition is at: ./ddc_e2_source_codes/ddc_e2_dly_chain.vp(23).
# ** Warning: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v(393): (vopt-2241) Connection width does not match width of port 'ldo_ctrl'. The port definition is at: ./ddc_e2_source_codes/ddc_e2_dly_chain.vp(23).
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1275): (vopt-2685) [TFMPC] - Too few port connections for 'u_tserdes_ca0'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1275): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1275): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1317): (vopt-2685) [TFMPC] - Too few port connections for 'u_tserdes_ca1'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1317): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1317): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1275): (vopt-2685) [TFMPC] - Too few port connections for 'u_tserdes_ca0'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1275): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1275): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1317): (vopt-2685) [TFMPC] - Too few port connections for 'u_tserdes_ca1'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1317): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1317): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1275): (vopt-2685) [TFMPC] - Too few port connections for 'u_tserdes_ca0'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1275): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1275): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1317): (vopt-2685) [TFMPC] - Too few port connections for 'u_tserdes_ca1'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1317): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1317): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1362): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_ck'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1362): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1362): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1421): (vopt-2685) [TFMPC] - Too few port connections for 'u_iodelay_dq'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1421): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1458): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_odt'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1458): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1458): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1482): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_odt'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1482): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1518): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_csn'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1518): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1518): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1542): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_csn'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1542): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1578): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_rasn'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1578): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1578): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1602): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_rasn'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1602): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1638): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_casn'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1638): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1638): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1662): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_casn'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1662): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1697): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_wen'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1697): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1697): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1721): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_wen'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1721): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1757): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_cke'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1757): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1757): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1781): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_cke'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1781): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1888): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_ba'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1888): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1888): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1912): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_ba'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1912): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1888): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_ba'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1888): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1888): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1912): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_ba'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1912): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1888): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_ba'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1888): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1888): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1912): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_ba'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1912): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DRM36K_E1.v(746): (vopt-2250) Function "mem_read_a" has no return value assignment.
# ** Warning: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DRM36K_E1.v(746): (vopt-2250) Function "mem_read_a" has no return value assignment.
# ** Warning: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DRM36K_E1.v(746): (vopt-2250) Function "mem_read_a" has no return value assignment.
# ** Warning: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DRM36K_E1.v(746): (vopt-2250) Function "mem_read_a" has no return value assignment.
# ** Warning: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DRM36K_E1.v(746): (vopt-2250) Function "mem_read_a" has no return value assignment.
# ** Note: (vopt-143) Recognized 2 FSMs in module "GTP_DDC_E2(fast)".
# ** Warning: ../../../DDR3/ddr3_write.v(172): (vopt-2685) [TFMPC] - Too few port connections for 'fifo_ddr3_write'.  Expected 10, found 9.
# ** Warning: ../../../DDR3/ddr3_write.v(172): (vopt-2718) [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: ../../../DDR3/ddr3_write.v(188): (vopt-2685) [TFMPC] - Too few port connections for 'fifo_ddr3_write_strb'.  Expected 10, found 6.
# ** Warning: ../../../DDR3/ddr3_write.v(188): (vopt-2718) [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: ../../../DDR3/ddr3_write.v(188): (vopt-2718) [TFMPC] - Missing connection for port 'rd_empty'.
# ** Warning: ../../../DDR3/ddr3_write.v(188): (vopt-2718) [TFMPC] - Missing connection for port 'almost_full'.
# ** Warning: ../../../DDR3/ddr3_write.v(188): (vopt-2718) [TFMPC] - Missing connection for port 'wr_full'.
# ** Note: (vopt-143) Recognized 1 FSM in module "ddr3_write(fast)".
# ** Warning: ../../../AXI4/slave_axi_async.v(80): (vopt-2685) [TFMPC] - Too few port connections for 'async_wr_addr_fifo_inst'.  Expected 12, found 10.
# ** Warning: ../../../AXI4/slave_axi_async.v(80): (vopt-2718) [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: ../../../AXI4/slave_axi_async.v(80): (vopt-2718) [TFMPC] - Missing connection for port 'almost_full'.
# ** Warning: ../../../AXI4/slave_axi_async.v(124): (vopt-2685) [TFMPC] - Too few port connections for 'async_rd_addr_fifo_inst'.  Expected 12, found 10.
# ** Warning: ../../../AXI4/slave_axi_async.v(124): (vopt-2718) [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: ../../../AXI4/slave_axi_async.v(124): (vopt-2718) [TFMPC] - Missing connection for port 'almost_full'.
# ** Warning: ../../../AXI4/slave_axi_async.v(167): (vopt-2685) [TFMPC] - Too few port connections for 'async_wr_data_fifo_inst'.  Expected 12, found 10.
# ** Warning: ../../../AXI4/slave_axi_async.v(167): (vopt-2718) [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: ../../../AXI4/slave_axi_async.v(167): (vopt-2718) [TFMPC] - Missing connection for port 'almost_full'.
# ** Warning: ../../../AXI4/slave_axi_async.v(210): (vopt-2685) [TFMPC] - Too few port connections for 'async_rd_data_fifo_inst'.  Expected 12, found 10.
# ** Warning: ../../../AXI4/slave_axi_async.v(210): (vopt-2718) [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: ../../../AXI4/slave_axi_async.v(210): (vopt-2718) [TFMPC] - Missing connection for port 'almost_full'.
# ** Warning: ../../../DDR3/ddr3_read.v(167): (vopt-2685) [TFMPC] - Too few port connections for 'fifo_ddr3_read'.  Expected 10, found 8.
# ** Warning: ../../../DDR3/ddr3_read.v(167): (vopt-2718) [TFMPC] - Missing connection for port 'almost_full'.
# ** Warning: ../../../DDR3/ddr3_read.v(167): (vopt-2718) [TFMPC] - Missing connection for port 'wr_full'.
# ** Note: (vopt-143) Recognized 1 FSM in module "ddr3_read(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=179.
# Loading sv_std.std
# Loading work.ddr3_slave_tb(fast)
# Loading work.slave_ddr3(fast)
# Loading work.slave_axi_async(fast)
# Loading work.async_addr_fifo(fast)
# Loading work.ipm2l_fifo_v1_10_async_addr_fifo(fast)
# Loading work.ipm2l_sdpram_v1_10_async_addr_fifo(fast)
# Loading usim.GTP_DRM18K_E1(fast)
# Loading work.ipm2l_fifo_ctrl_v1_1_async_addr_fifo(fast)
# Loading work.async_wr_data_fifo(fast)
# Loading work.ipm2l_fifo_v1_10_async_wr_data_fifo(fast)
# Loading work.ipm2l_sdpram_v1_10_async_wr_data_fifo(fast)
# Loading usim.GTP_DRM36K_E1(fast)
# Loading work.ipm2l_fifo_ctrl_v1_1_async_wr_data_fifo(fast)
# Loading work.async_rd_data_fifo(fast)
# Loading work.ipm2l_fifo_v1_10_async_rd_data_fifo(fast)
# Loading work.ipm2l_sdpram_v1_10_async_rd_data_fifo(fast)
# Loading usim.GTP_DRM18K_E1(fast__1)
# Loading work.ipm2l_fifo_ctrl_v1_1_async_rd_data_fifo(fast)
# Loading work.ddr3_read(fast)
# Loading work.fifo_ddr3_read(fast)
# Loading work.ipm2l_fifo_v1_10_fifo_ddr3_read(fast)
# Loading work.ipm2l_sdpram_v1_10_fifo_ddr3_read(fast)
# Loading usim.GTP_DRM36K_E1(fast__1)
# Loading usim.GTP_DRM36K_E1(fast__2)
# Loading usim.GTP_DRM36K_E1(fast__3)
# Loading usim.GTP_DRM36K_E1(fast__4)
# Loading work.ipm2l_fifo_ctrl_v1_1_fifo_ddr3_read(fast)
# Loading work.ddr3_write(fast)
# Loading work.fifo_ddr3_write(fast)
# Loading work.ipm2l_fifo_v1_10_fifo_ddr3_write(fast)
# Loading work.ipm2l_sdpram_v1_10_fifo_ddr3_write(fast)
# Loading usim.GTP_DRM36K_E1(fast__5)
# Loading usim.GTP_DRM36K_E1(fast__6)
# Loading usim.GTP_DRM36K_E1(fast__7)
# Loading usim.GTP_DRM36K_E1(fast__8)
# Loading work.ipm2l_fifo_ctrl_v1_1_fifo_ddr3_write(fast)
# Loading work.fifo_ddr3_write_strb(fast)
# Loading work.ipm2l_fifo_v1_10_fifo_ddr3_write_strb(fast)
# Loading work.ipm2l_sdpram_v1_10_fifo_ddr3_write_strb(fast)
# Loading usim.GTP_DRM18K_E1(fast__2)
# Loading work.ipm2l_fifo_ctrl_v1_1_fifo_ddr3_write_strb(fast)
# Loading work.ddr3_top(fast)
# Loading work.axi_ddr3(fast)
# Loading work.ips2l_rst_sync_v1_3(fast)
# Loading work.axi_ddr3_mcdq_wrapper_v1_9(fast)
# Loading work.axi_ddr3_ddrphy_top(fast)
# Loading usim.GTP_CLKBUFM(fast)
# Loading work.ips2l_rst_sync_v1_3(fast__1)
# Loading work.ips2l_ddrphy_gpll_v1_3(fast)
# Loading usim.GTP_GPLL(fast)
# Loading usim.GTP_CLKBUFG(fast)
# Loading work.ips2l_ddrphy_gpll_v1_3(fast__1)
# Loading usim.GTP_GPLL(fast__1)
# Loading usim.GTP_CLKPD(fast)
# Loading work.ips2l_rst_sync_v1_3(fast__2)
# Loading work.axi_ddr3_slice_top_v1_15(fast)
# Loading usim.GTP_CLKBUFR(fast)
# Loading work.ips2l_ddrphy_ppll_v1_0(fast)
# Loading usim.GTP_PPLL(fast)
# Loading usim.GTP_IOCLKDIV_E3(fast)
# Loading usim.GTP_DDC_E2(fast)
# Loading usim.GTP_DLL_E2(fast)
# Loading usim.GTP_OSERDES_E2(fast)
# Loading usim.GTP_OSERDES_E2(fast__1)
# Loading usim.GTP_IOBUFCO(fast)
# Loading usim.GTP_IODELAY_E2(fast)
# Loading usim.GTP_ISERDES_E2(fast)
# Loading usim.GTP_GRS(fast__1)
# Loading usim.GTP_IOBUF(fast)
# Loading usim.GTP_OUTBUFT(fast)
# Loading usim.GTP_OUTBUFTCO(fast)
# Loading work.ddr3(fast)
# Loading usim.GTP_GRS(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0]/ddrphy_data_slice/<protected>/<protected>/dly_chain0 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 393
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0]/ddrphy_data_slice/<protected>/<protected>/dly_chain1 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 394
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0]/ddrphy_data_slice/<protected>/<protected>/dly_chain2 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 395
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0]/ddrphy_data_slice/<protected>/<protected>/dly_chain3 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 397
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0]/ddrphy_data_slice/<protected>/<protected>/dly_chain4 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 739
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0]/ddrphy_data_slice/<protected>/<protected>/dly_chain5 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 740
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1]/ddrphy_data_slice/<protected>/<protected>/dly_chain0 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 393
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1]/ddrphy_data_slice/<protected>/<protected>/dly_chain1 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 394
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1]/ddrphy_data_slice/<protected>/<protected>/dly_chain2 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 395
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1]/ddrphy_data_slice/<protected>/<protected>/dly_chain3 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 397
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1]/ddrphy_data_slice/<protected>/<protected>/dly_chain4 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 739
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1]/ddrphy_data_slice/<protected>/<protected>/dly_chain5 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 740
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2]/ddrphy_data_slice/<protected>/<protected>/dly_chain0 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 393
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2]/ddrphy_data_slice/<protected>/<protected>/dly_chain1 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 394
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2]/ddrphy_data_slice/<protected>/<protected>/dly_chain2 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 395
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2]/ddrphy_data_slice/<protected>/<protected>/dly_chain3 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 397
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2]/ddrphy_data_slice/<protected>/<protected>/dly_chain4 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 739
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2]/ddrphy_data_slice/<protected>/<protected>/dly_chain5 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 740
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3]/ddrphy_data_slice/<protected>/<protected>/dly_chain0 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 393
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3]/ddrphy_data_slice/<protected>/<protected>/dly_chain1 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 394
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3]/ddrphy_data_slice/<protected>/<protected>/dly_chain2 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 395
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3]/ddrphy_data_slice/<protected>/<protected>/dly_chain3 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 397
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3]/ddrphy_data_slice/<protected>/<protected>/dly_chain4 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 739
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3]/ddrphy_data_slice/<protected>/<protected>/dly_chain5 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 740
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[0]/u_ddc_ca/dly_chain0 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 393
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[0]/u_ddc_ca/dly_chain1 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 394
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[0]/u_ddc_ca/dly_chain2 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 395
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[0]/u_ddc_ca/dly_chain3 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 397
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[0]/u_ddc_ca/dly_chain4 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 739
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[0]/u_ddc_ca/dly_chain5 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 740
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[1]/u_ddc_ca/dly_chain0 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 393
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[1]/u_ddc_ca/dly_chain1 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 394
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[1]/u_ddc_ca/dly_chain2 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 395
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[1]/u_ddc_ca/dly_chain3 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 397
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[1]/u_ddc_ca/dly_chain4 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 739
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[1]/u_ddc_ca/dly_chain5 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 740
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[2]/u_ddc_ca/dly_chain0 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 393
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[2]/u_ddc_ca/dly_chain1 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 394
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[2]/u_ddc_ca/dly_chain2 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 395
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[2]/u_ddc_ca/dly_chain3 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 397
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[2]/u_ddc_ca/dly_chain4 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 739
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/slave_ddr3_inst/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[2]/u_ddc_ca/dly_chain5 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 740
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'rst_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(97).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[0]/mem_core File: ../ddr3_slave_tb.v Line: 213
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'ck'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(98).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[0]/mem_core File: ../ddr3_slave_tb.v Line: 213
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'ck_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(99).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[0]/mem_core File: ../ddr3_slave_tb.v Line: 213
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cke'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(100).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[0]/mem_core File: ../ddr3_slave_tb.v Line: 213
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cs_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(101).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[0]/mem_core File: ../ddr3_slave_tb.v Line: 213
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'ras_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(102).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[0]/mem_core File: ../ddr3_slave_tb.v Line: 213
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cas_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(103).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[0]/mem_core File: ../ddr3_slave_tb.v Line: 213
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'we_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(104).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[0]/mem_core File: ../ddr3_slave_tb.v Line: 213
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (6) for port 'ba'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(106).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[0]/mem_core File: ../ddr3_slave_tb.v Line: 213
# ** Warning: (vsim-3015) [PCDPC] - Port size (15) does not match connection size (30) for port 'addr'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(107).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[0]/mem_core File: ../ddr3_slave_tb.v Line: 213
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'odt'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(112).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[0]/mem_core File: ../ddr3_slave_tb.v Line: 213
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'rst_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(97).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[1]/mem_core File: ../ddr3_slave_tb.v Line: 213
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'ck'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(98).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[1]/mem_core File: ../ddr3_slave_tb.v Line: 213
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'ck_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(99).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[1]/mem_core File: ../ddr3_slave_tb.v Line: 213
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cke'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(100).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[1]/mem_core File: ../ddr3_slave_tb.v Line: 213
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cs_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(101).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[1]/mem_core File: ../ddr3_slave_tb.v Line: 213
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'ras_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(102).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[1]/mem_core File: ../ddr3_slave_tb.v Line: 213
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cas_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(103).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[1]/mem_core File: ../ddr3_slave_tb.v Line: 213
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'we_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(104).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[1]/mem_core File: ../ddr3_slave_tb.v Line: 213
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (6) for port 'ba'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(106).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[1]/mem_core File: ../ddr3_slave_tb.v Line: 213
# ** Warning: (vsim-3015) [PCDPC] - Port size (15) does not match connection size (30) for port 'addr'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(107).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[1]/mem_core File: ../ddr3_slave_tb.v Line: 213
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'odt'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(112).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_slave_tb/i_mem[1]/mem_core File: ../ddr3_slave_tb.v Line: 213
add wave -position end sim:/ddr3_slave_tb/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Alivender  Hostname: DESKTOP-73784OM  ProcessID: 16268
#           Attempting to use alternate WLF file "./wlftfx3n1b".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftfx3n1b
run -all
# IPSpecCheck: 04030101 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 18K
# IPSpecCheck: 04030101 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 18K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030101 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 18K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030132 ipm2l_flex_sdpram parameter setting error !!!: c_RD_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030103 ipm2l_flex_sdpram parameter setting error !!!: c_RD_ADDR_WIDTH must between 9-20 when DRM Resource is 18K
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task at time 832325150.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task at time 832325200.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 832645150.0 ps INFO: Load Mode 2
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 832645150.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 832645150.0 ps INFO: Load Mode 2 CAS Write Latency =           5
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 832645150.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 832645150.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 832645150.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 832645200.0 ps INFO: Load Mode 2
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 832645200.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 832645200.0 ps INFO: Load Mode 2 CAS Write Latency =           5
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 832645200.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 832645200.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 832645200.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 832675150.0 ps INFO: Load Mode 3
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 832675150.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 832675150.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 832675200.0 ps INFO: Load Mode 3
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 832675200.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 832675200.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 832705150.0 ps INFO: Load Mode 1
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 832705150.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 832705150.0 ps INFO: Load Mode 1 Output Drive Strength =          40 Ohm
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 832705150.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 832705150.0 ps INFO: Load Mode 1 Additive Latency = CL - 2
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 832705150.0 ps INFO: Load Mode 1 Write Levelization = Disabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 832705150.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 832705150.0 ps INFO: Load Mode 1 Qoff = Enabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 832705200.0 ps INFO: Load Mode 1
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 832705200.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 832705200.0 ps INFO: Load Mode 1 Output Drive Strength =          40 Ohm
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 832705200.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 832705200.0 ps INFO: Load Mode 1 Additive Latency = CL - 2
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 832705200.0 ps INFO: Load Mode 1 Write Levelization = Disabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 832705200.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 832705200.0 ps INFO: Load Mode 1 Qoff = Enabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 832735150.0 ps INFO: Load Mode 0
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 832735150.0 ps INFO: Load Mode 0 Burst Length =  8
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 832735150.0 ps INFO: Load Mode 0 Burst Order = Sequential
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 832735150.0 ps INFO: Load Mode 0 CAS Latency =           6
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 832735150.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 832735150.0 ps INFO: Load Mode 0 Write Recovery =           6
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 832735150.0 ps INFO: Load Mode 0 Power Down Mode = DLL on
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 832735200.0 ps INFO: Load Mode 0
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 832735200.0 ps INFO: Load Mode 0 Burst Length =  8
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 832735200.0 ps INFO: Load Mode 0 Burst Order = Sequential
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 832735200.0 ps INFO: Load Mode 0 CAS Latency =           6
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 832735200.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 832735200.0 ps INFO: Load Mode 0 Write Recovery =           6
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 832735200.0 ps INFO: Load Mode 0 Power Down Mode = DLL on
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 832785150.0 ps INFO: ZQ        long = 1
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 832785150.0 ps INFO: Initialization Sequence is complete
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 832785200.0 ps INFO: ZQ        long = 1
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 832785200.0 ps INFO: Initialization Sequence is complete
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 834105150.0 ps INFO: Load Mode 1
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 834105150.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 834105150.0 ps INFO: Load Mode 1 Output Drive Strength =          40 Ohm
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 834105150.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 834105150.0 ps INFO: Load Mode 1 Additive Latency = CL - 2
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 834105150.0 ps INFO: Load Mode 1 Write Levelization = Enabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 834105150.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 834105150.0 ps INFO: Load Mode 1 Qoff = Enabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 834105200.0 ps INFO: Load Mode 1
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 834105200.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 834105200.0 ps INFO: Load Mode 1 Output Drive Strength =          40 Ohm
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 834105200.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 834105200.0 ps INFO: Load Mode 1 Additive Latency = CL - 2
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 834105200.0 ps INFO: Load Mode 1 Write Levelization = Enabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 834105200.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 834105200.0 ps INFO: Load Mode 1 Qoff = Enabled
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 834162650.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 834162700.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 834622510.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 834622510.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 834622510.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 834622510.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 834622650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 834622650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 834622700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 834622700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 835112520.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 835112520.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 835112520.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 835112520.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 835112650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 835112650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 835112700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 835112700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 835602530.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 835602530.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 835602530.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 835602530.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 835602650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 835602650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 835602700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 835602700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 836092540.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 836092540.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 836092540.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 836092540.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 836092650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 836092650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 836092700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 836092700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 836582550.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 836582550.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 836582550.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 836582550.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 836582650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 836582650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 836582700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 836582700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 837072560.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 837072560.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 837072560.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 837072560.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 837072650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 837072650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 837072700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 837072700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 837562570.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 837562570.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 837562570.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 837562570.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 837562650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 837562650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 837562700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 837562700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 838052580.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 838052580.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 838052580.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 838052580.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 838052650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 838052650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 838052700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 838052700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 838542590.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 838542590.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 838542590.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 838542590.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 838542650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 838542650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 838542700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 838542700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 839032600.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 839032600.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 839032600.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 839032600.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 839032650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 839032650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 839032700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 839032700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 839522610.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 839522610.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 839522610.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 839522610.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 839522650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 839522650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 839522700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 839522700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 840012620.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 840012620.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 840012620.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 840012620.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 840012650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 840012650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 840012700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 840012700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 840502630.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 840502630.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 840502630.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 840502630.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 840502650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 840502650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 840502700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 840502700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 840992640.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 840992640.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 840992640.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 840992640.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 840992650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 840992650.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 840992700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 840992700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 841482650.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 841482650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 841482650.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 841482650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 841482650.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 841482650.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 841482700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 841482700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 841972650.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 841972650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 841972650.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 841972650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 841972660.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 841972660.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 841972700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 841972700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 842462650.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 842462650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 842462650.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 842462650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 842462670.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 842462670.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 842462700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 842462700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 842952650.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 842952650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 842952650.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 842952650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 842952680.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 842952680.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 842952700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 842952700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 843442650.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 843442650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 843442650.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 843442650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 843442690.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 843442690.0 ps Write Leveling @ DQS ck = 0
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 843442700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 843442700.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 843932650.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 843932650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 843932650.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[0].mem_core.dqs_pos_timing_check: at time 843932650.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 843932700.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 843932700.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 843932700.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# ddr3_slave_tb.i_mem[1].mem_core.dqs_pos_timing_check: at time 843932700.0 ps Write Leveling @ DQS ck = 1
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 844292650.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 844292700.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 844435150.0 ps INFO: Load Mode 1
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 844435150.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 844435150.0 ps INFO: Load Mode 1 Output Drive Strength =          40 Ohm
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 844435150.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 844435150.0 ps INFO: Load Mode 1 Additive Latency = CL - 2
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 844435150.0 ps INFO: Load Mode 1 Write Levelization = Disabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 844435150.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 844435150.0 ps INFO: Load Mode 1 Qoff = Enabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 844435200.0 ps INFO: Load Mode 1
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 844435200.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 844435200.0 ps INFO: Load Mode 1 Output Drive Strength =          40 Ohm
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 844435200.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 844435200.0 ps INFO: Load Mode 1 Additive Latency = CL - 2
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 844435200.0 ps INFO: Load Mode 1 Write Levelization = Disabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 844435200.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 844435200.0 ps INFO: Load Mode 1 Qoff = Enabled
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 844685150.0 ps INFO: Refresh  
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 844685200.0 ps INFO: Refresh  
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 845015150.0 ps INFO: Refresh  
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 845015200.0 ps INFO: Refresh  
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 845345150.0 ps INFO: Refresh  
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 845345200.0 ps INFO: Refresh  
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 845675150.0 ps INFO: Refresh  
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 845675200.0 ps INFO: Refresh  
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 846005150.0 ps INFO: Activate  bank 0 row 0000
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 846005200.0 ps INFO: Activate  bank 0 row 0000
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 846035150.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 846035200.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 846045150.0 ps INFO: Write     bank 0 col 008, auto precharge 0
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 846045200.0 ps INFO: Write     bank 0 col 008, auto precharge 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 846052650.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 846052700.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 846055150.0 ps INFO: Write     bank 0 col 010, auto precharge 0
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 846055200.0 ps INFO: Write     bank 0 col 010, auto precharge 0
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 846058900.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 846058950.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 846060150.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 846060200.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 846061400.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 846061450.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 846062650.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 846062700.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 846063900.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 846063950.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 846065150.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 846065200.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 846066400.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 846066450.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 846067650.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 846067700.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 846068900.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 846068950.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 846070150.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 846070200.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 846071400.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 846071450.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 846072650.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 846072700.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 846073900.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 846073950.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 846075150.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 846075200.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 846076400.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 846076450.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 846077650.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 846077700.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 846078900.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 846078950.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 846080150.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 846080200.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 846081400.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 846081450.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 846082650.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 846082700.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 846083900.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 846083950.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 846085150.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 846085200.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 846086400.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 846086450.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 846087650.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 846087700.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 846115150.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 846115200.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# ddr3_slave_tb.i_mem[0].mem_core.main: at time 846122650.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# ddr3_slave_tb.i_mem[1].mem_core.main: at time 846122700.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 846138900.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 846138950.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 846140150.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 846140200.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 846141400.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 846141450.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 846142650.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 846142700.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 846143900.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 846143950.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 846145150.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 846145200.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 846146400.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 846146450.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 846147650.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 846147700.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 846415150.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 846415200.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 846438900.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 846438950.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 846440150.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 846440200.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 846441400.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 846441450.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 846442650.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 846442700.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 846443900.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 846443950.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 846445150.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 846445200.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 846446400.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 846446450.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 846447650.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 846447700.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 846715150.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 846715200.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 846738900.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 846738950.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 846740150.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 846740200.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 846741400.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 846741450.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 846742650.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 846742700.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 846743900.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 846743950.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 846745150.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 846745200.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 846746400.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 846746450.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 846747650.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 846747700.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 847015150.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 847015200.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 847038900.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 847038950.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 847040150.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 847040200.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 847041400.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 847041450.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 847042650.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 847042700.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 847043900.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 847043950.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 847045150.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 847045200.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 847046400.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 847046450.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 847047650.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 847047700.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 847315150.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 847315200.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 847338900.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 847338950.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 847340150.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 847340200.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 847341400.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 847341450.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 847342650.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 847342700.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 847343900.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 847343950.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 847345150.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 847345200.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 847346400.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 847346450.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 847347650.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 847347700.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 847615150.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 847615200.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 847638900.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 847638950.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 847640150.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 847640200.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 847641400.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 847641450.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 847642650.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 847642700.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 847643900.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 847643950.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 847645150.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 847645200.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 847646400.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 847646450.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 847647650.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 847647700.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 847915150.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 847915200.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 847938900.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 847938950.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 847940150.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 847940200.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 847941400.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 847941450.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 847942650.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 847942700.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 847943900.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 847943950.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 847945150.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 847945200.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 847946400.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 847946450.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 847947650.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 847947700.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 848215150.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 848215200.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 848238900.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 848238950.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 848240150.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 848240200.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 848241400.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 848241450.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 848242650.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 848242700.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 848243900.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 848243950.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 848245150.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 848245200.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 848246400.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 848246450.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 848247650.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 848247700.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 848515150.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 848515200.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 848538900.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 848538950.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 848540150.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 848540200.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 848541400.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 848541450.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 848542650.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 848542700.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 848543900.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 848543950.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 848545150.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 848545200.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 848546400.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 848546450.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 848547650.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 848547700.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 848815150.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 848815200.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 848838900.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 848838950.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 848840150.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 848840200.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 848841400.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 848841450.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 848842650.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 848842700.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 848843900.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 848843950.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 848845150.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 848845200.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 848846400.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 848846450.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 848847650.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 848847700.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 849115150.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 849115200.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 849138900.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 849138950.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 849140150.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 849140200.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 849141400.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 849141450.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 849142650.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 849142700.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 849143900.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 849143950.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 849145150.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 849145200.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 849146400.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 849146450.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 849147650.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 849147700.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.cmd_task: at time 849415150.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# ddr3_slave_tb.i_mem[1].mem_core.cmd_task: at time 849415200.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 849438900.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 849438950.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 849440150.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 849440200.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 849441400.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 849441450.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 849442650.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 849442700.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 849443900.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 849443950.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 849445150.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 849445200.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 849446400.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 849446450.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = ffff
# ddr3_slave_tb.i_mem[0].mem_core.data_task: at time 849447650.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = ffff
# ddr3_slave_tb.i_mem[1].mem_core.data_task: at time 849447700.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = ffff
