============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 22 2019  08:04:28 pm
  Module:                 cas
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                            
  Gate   Instances   Area     Library   
----------------------------------------
AND2X1           1    2.346    gscl45nm 
AOI21X1          1    2.816    gscl45nm 
AOI22X1          2    6.570    gscl45nm 
BUFX2            7   16.425    gscl45nm 
INVX1           23   32.382    gscl45nm 
MUX2X1          15   56.316    gscl45nm 
NAND2X1          4    7.509    gscl45nm 
NOR3X1           1    2.816    gscl45nm 
OAI21X1          6   16.895    gscl45nm 
OR2X1            6   14.079    gscl45nm 
----------------------------------------
total           66  158.154             


                                  
  Type   Instances   Area  Area % 
----------------------------------
inverter        23  32.382   20.5 
buffer           7  16.425   10.4 
logic           36 109.347   69.1 
----------------------------------
total           66 158.154  100.0 

