****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 100
        -report_by design
Design : i2c_master_top
Version: O-2018.06-SP1
Date   : Mon May 20 01:00:04 2024
****************************************

  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  byte_controller/bit_controller/U43/QN (NAND4X0)
                                                   0.26      2.36 r
  byte_controller/bit_controller/U49/QN (NOR2X0)   0.30      2.66 f
  byte_controller/bit_controller/U27/QN (NOR2X0)   0.29      2.95 r
  byte_controller/bit_controller/U34/Q (AO222X1)   0.16      3.11 r
  byte_controller/bit_controller/cnt_reg_0_/D (DFFARX1)
                                                   0.00      3.11 r
  data arrival time                                          3.11

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/cnt_reg_0_/CLK (DFFARX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -3.11
  ------------------------------------------------------------------------
  slack (MET)                                               16.52



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  byte_controller/bit_controller/U43/QN (NAND4X0)
                                                   0.26      2.36 r
  byte_controller/bit_controller/U49/QN (NOR2X0)   0.30      2.66 f
  byte_controller/bit_controller/U27/QN (NOR2X0)   0.29      2.95 r
  byte_controller/bit_controller/U26/Q (AO222X1)   0.16      3.11 r
  byte_controller/bit_controller/cnt_reg_4_/D (DFFARX1)
                                                   0.00      3.11 r
  data arrival time                                          3.11

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/cnt_reg_4_/CLK (DFFARX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -3.11
  ------------------------------------------------------------------------
  slack (MET)                                               16.52



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  byte_controller/bit_controller/U43/QN (NAND4X0)
                                                   0.26      2.36 r
  byte_controller/bit_controller/U49/QN (NOR2X0)   0.30      2.66 f
  byte_controller/bit_controller/U27/QN (NOR2X0)   0.29      2.95 r
  byte_controller/bit_controller/U4/Q (AO222X1)    0.16      3.11 r
  byte_controller/bit_controller/cnt_reg_15_/D (DFFARX1)
                                                   0.00      3.11 r
  data arrival time                                          3.11

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/cnt_reg_15_/CLK (DFFARX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -3.11
  ------------------------------------------------------------------------
  slack (MET)                                               16.52



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  byte_controller/bit_controller/U43/QN (NAND4X0)
                                                   0.26      2.36 r
  byte_controller/bit_controller/U49/QN (NOR2X0)   0.30      2.66 f
  byte_controller/bit_controller/U27/QN (NOR2X0)   0.29      2.95 r
  byte_controller/bit_controller/U28/Q (AO222X1)   0.16      3.11 r
  byte_controller/bit_controller/cnt_reg_3_/D (DFFARX1)
                                                   0.00      3.11 r
  data arrival time                                          3.11

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/cnt_reg_3_/CLK (DFFARX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -3.11
  ------------------------------------------------------------------------
  slack (MET)                                               16.52



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  byte_controller/bit_controller/U43/QN (NAND4X0)
                                                   0.26      2.36 r
  byte_controller/bit_controller/U49/QN (NOR2X0)   0.30      2.66 f
  byte_controller/bit_controller/U27/QN (NOR2X0)   0.29      2.95 r
  byte_controller/bit_controller/U6/Q (AO222X1)    0.16      3.11 r
  byte_controller/bit_controller/cnt_reg_14_/D (DFFARX1)
                                                   0.00      3.11 r
  data arrival time                                          3.11

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/cnt_reg_14_/CLK (DFFARX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -3.11
  ------------------------------------------------------------------------
  slack (MET)                                               16.52



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  byte_controller/bit_controller/U43/QN (NAND4X0)
                                                   0.26      2.36 r
  byte_controller/bit_controller/U49/QN (NOR2X0)   0.30      2.66 f
  byte_controller/bit_controller/U27/QN (NOR2X0)   0.29      2.95 r
  byte_controller/bit_controller/U8/Q (AO222X1)    0.16      3.11 r
  byte_controller/bit_controller/cnt_reg_13_/D (DFFARX1)
                                                   0.00      3.11 r
  data arrival time                                          3.11

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/cnt_reg_13_/CLK (DFFARX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -3.11
  ------------------------------------------------------------------------
  slack (MET)                                               16.52



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  byte_controller/bit_controller/U43/QN (NAND4X0)
                                                   0.26      2.36 r
  byte_controller/bit_controller/U49/QN (NOR2X0)   0.30      2.66 f
  byte_controller/bit_controller/U27/QN (NOR2X0)   0.29      2.95 r
  byte_controller/bit_controller/U16/Q (AO222X1)   0.15      3.11 r
  byte_controller/bit_controller/cnt_reg_9_/D (DFFARX1)
                                                   0.00      3.11 r
  data arrival time                                          3.11

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/cnt_reg_9_/CLK (DFFARX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -3.11
  ------------------------------------------------------------------------
  slack (MET)                                               16.52



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  byte_controller/bit_controller/U43/QN (NAND4X0)
                                                   0.26      2.36 r
  byte_controller/bit_controller/U49/QN (NOR2X0)   0.30      2.66 f
  byte_controller/bit_controller/U27/QN (NOR2X0)   0.29      2.95 r
  byte_controller/bit_controller/U10/Q (AO222X1)   0.15      3.10 r
  byte_controller/bit_controller/cnt_reg_12_/D (DFFARX1)
                                                   0.00      3.10 r
  data arrival time                                          3.10

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/cnt_reg_12_/CLK (DFFARX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -3.10
  ------------------------------------------------------------------------
  slack (MET)                                               16.53



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  byte_controller/bit_controller/U43/QN (NAND4X0)
                                                   0.26      2.36 r
  byte_controller/bit_controller/U49/QN (NOR2X0)   0.30      2.66 f
  byte_controller/bit_controller/U27/QN (NOR2X0)   0.29      2.95 r
  byte_controller/bit_controller/U22/Q (AO222X1)   0.15      3.10 r
  byte_controller/bit_controller/cnt_reg_6_/D (DFFARX1)
                                                   0.00      3.10 r
  data arrival time                                          3.10

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/cnt_reg_6_/CLK (DFFARX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -3.10
  ------------------------------------------------------------------------
  slack (MET)                                               16.53



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  byte_controller/bit_controller/U43/QN (NAND4X0)
                                                   0.26      2.36 r
  byte_controller/bit_controller/U49/QN (NOR2X0)   0.30      2.66 f
  byte_controller/bit_controller/U27/QN (NOR2X0)   0.29      2.95 r
  byte_controller/bit_controller/U32/Q (AO222X1)   0.15      3.10 r
  byte_controller/bit_controller/cnt_reg_1_/D (DFFARX1)
                                                   0.00      3.10 r
  data arrival time                                          3.10

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/cnt_reg_1_/CLK (DFFARX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -3.10
  ------------------------------------------------------------------------
  slack (MET)                                               16.53



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  byte_controller/bit_controller/U43/QN (NAND4X0)
                                                   0.26      2.36 r
  byte_controller/bit_controller/U49/QN (NOR2X0)   0.30      2.66 f
  byte_controller/bit_controller/U27/QN (NOR2X0)   0.29      2.95 r
  byte_controller/bit_controller/U20/Q (AO222X1)   0.15      3.10 r
  byte_controller/bit_controller/cnt_reg_7_/D (DFFARX1)
                                                   0.00      3.10 r
  data arrival time                                          3.10

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/cnt_reg_7_/CLK (DFFARX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -3.10
  ------------------------------------------------------------------------
  slack (MET)                                               16.53



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  byte_controller/bit_controller/U43/QN (NAND4X0)
                                                   0.26      2.36 r
  byte_controller/bit_controller/U49/QN (NOR2X0)   0.30      2.66 f
  byte_controller/bit_controller/U27/QN (NOR2X0)   0.29      2.95 r
  byte_controller/bit_controller/U14/Q (AO222X1)   0.15      3.10 r
  byte_controller/bit_controller/cnt_reg_10_/D (DFFARX1)
                                                   0.00      3.10 r
  data arrival time                                          3.10

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/cnt_reg_10_/CLK (DFFARX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -3.10
  ------------------------------------------------------------------------
  slack (MET)                                               16.53



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  byte_controller/bit_controller/U43/QN (NAND4X0)
                                                   0.26      2.36 r
  byte_controller/bit_controller/U49/QN (NOR2X0)   0.30      2.66 f
  byte_controller/bit_controller/U27/QN (NOR2X0)   0.29      2.95 r
  byte_controller/bit_controller/U12/Q (AO222X1)   0.15      3.10 r
  byte_controller/bit_controller/cnt_reg_11_/D (DFFARX1)
                                                   0.00      3.10 r
  data arrival time                                          3.10

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/cnt_reg_11_/CLK (DFFARX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -3.10
  ------------------------------------------------------------------------
  slack (MET)                                               16.53



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  byte_controller/bit_controller/U43/QN (NAND4X0)
                                                   0.26      2.36 r
  byte_controller/bit_controller/U49/QN (NOR2X0)   0.30      2.66 f
  byte_controller/bit_controller/U27/QN (NOR2X0)   0.29      2.95 r
  byte_controller/bit_controller/U24/Q (AO222X1)   0.15      3.10 r
  byte_controller/bit_controller/cnt_reg_5_/D (DFFARX1)
                                                   0.00      3.10 r
  data arrival time                                          3.10

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/cnt_reg_5_/CLK (DFFARX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -3.10
  ------------------------------------------------------------------------
  slack (MET)                                               16.53



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  byte_controller/bit_controller/U43/QN (NAND4X0)
                                                   0.26      2.36 r
  byte_controller/bit_controller/U49/QN (NOR2X0)   0.30      2.66 f
  byte_controller/bit_controller/U27/QN (NOR2X0)   0.29      2.95 r
  byte_controller/bit_controller/U18/Q (AO222X1)   0.15      3.10 r
  byte_controller/bit_controller/cnt_reg_8_/D (DFFARX1)
                                                   0.00      3.10 r
  data arrival time                                          3.10

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/cnt_reg_8_/CLK (DFFARX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -3.10
  ------------------------------------------------------------------------
  slack (MET)                                               16.53



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  byte_controller/bit_controller/U43/QN (NAND4X0)
                                                   0.26      2.36 r
  byte_controller/bit_controller/U49/QN (NOR2X0)   0.30      2.66 f
  byte_controller/bit_controller/U27/QN (NOR2X0)   0.29      2.95 r
  byte_controller/bit_controller/U30/Q (AO222X1)   0.15      3.10 r
  byte_controller/bit_controller/cnt_reg_2_/D (DFFARX1)
                                                   0.00      3.10 r
  data arrival time                                          3.10

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/cnt_reg_2_/CLK (DFFARX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -3.10
  ------------------------------------------------------------------------
  slack (MET)                                               16.53



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  byte_controller/bit_controller/U68/QN (NAND2X1)
                                                   0.06      2.16 r
  byte_controller/bit_controller/U33/ZN (INVX0)    0.07      2.23 f
  byte_controller/bit_controller/U57/QN (NAND2X1)
                                                   0.09      2.32 r
  byte_controller/bit_controller/U35/QN (NAND2X1)
                                                   0.07      2.38 f
  byte_controller/bit_controller/U9/ZN (INVX0)     0.14      2.52 r
  byte_controller/bit_controller/U65/QN (NAND3X0)
                                                   0.07      2.59 f
  byte_controller/bit_controller/U13/ZN (INVX0)    0.04      2.63 r
  byte_controller/bit_controller/U42/QN (NAND4X0)
                                                   0.06      2.69 f
  byte_controller/bit_controller/U41/QN (OAI21X1)
                                                   0.11      2.80 r
  byte_controller/bit_controller/c_state_reg_13_/D (DFFARX1)
                                                   0.00      2.80 r
  data arrival time                                          2.80

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/c_state_reg_13_/CLK (DFFARX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.06     19.64
  data required time                                        19.64
  ------------------------------------------------------------------------
  data required time                                        19.64
  data arrival time                                         -2.80
  ------------------------------------------------------------------------
  slack (MET)                                               16.84



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  byte_controller/bit_controller/U68/QN (NAND2X1)
                                                   0.06      2.16 r
  byte_controller/bit_controller/U33/ZN (INVX0)    0.07      2.23 f
  byte_controller/bit_controller/U57/QN (NAND2X1)
                                                   0.09      2.32 r
  byte_controller/bit_controller/U35/QN (NAND2X1)
                                                   0.07      2.38 f
  byte_controller/bit_controller/U9/ZN (INVX0)     0.14      2.52 r
  byte_controller/bit_controller/U65/QN (NAND3X0)
                                                   0.07      2.59 f
  byte_controller/bit_controller/U64/Q (OR4X1)     0.09      2.68 f
  byte_controller/bit_controller/U63/QN (OAI21X1)
                                                   0.09      2.77 r
  byte_controller/bit_controller/c_state_reg_0_/D (DFFARX1)
                                                   0.00      2.77 r
  data arrival time                                          2.77

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/c_state_reg_0_/CLK (DFFARX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.06     19.64
  data required time                                        19.64
  ------------------------------------------------------------------------
  data required time                                        19.64
  data arrival time                                         -2.77
  ------------------------------------------------------------------------
  slack (MET)                                               16.87



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  byte_controller/bit_controller/U68/QN (NAND2X1)
                                                   0.06      2.16 r
  byte_controller/bit_controller/U33/ZN (INVX0)    0.07      2.23 f
  byte_controller/bit_controller/U57/QN (NAND2X1)
                                                   0.09      2.32 r
  byte_controller/bit_controller/U35/QN (NAND2X1)
                                                   0.07      2.38 f
  byte_controller/bit_controller/U9/ZN (INVX0)     0.14      2.52 r
  byte_controller/bit_controller/U65/QN (NAND3X0)
                                                   0.07      2.59 f
  byte_controller/bit_controller/U13/ZN (INVX0)    0.04      2.63 r
  byte_controller/bit_controller/U55/Q (AND2X1)    0.06      2.70 r
  byte_controller/bit_controller/U54/Q (AO22X1)    0.06      2.76 r
  byte_controller/bit_controller/c_state_reg_5_/D (DFFARX1)
                                                   0.00      2.76 r
  data arrival time                                          2.76

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/c_state_reg_5_/CLK (DFFARX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -2.76
  ------------------------------------------------------------------------
  slack (MET)                                               16.88



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: txr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 f
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 r
  U82/QN (NAND3X0)                                 0.12      2.22 f
  U122/ZN (INVX0)                                  0.08      2.30 r
  U126/QN (AOI21X1)                                0.14      2.44 f
  U121/QN (NOR2X0)                                 0.13      2.57 r
  U76/Q (AO22X1)                                   0.10      2.67 r
  txr_reg_3_/D (DFFARX1)                           0.00      2.67 r
  data arrival time                                          2.67

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  txr_reg_3_/CLK (DFFARX1)                         0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -2.67
  ------------------------------------------------------------------------
  slack (MET)                                               16.96



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: txr_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 f
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 r
  U82/QN (NAND3X0)                                 0.12      2.22 f
  U122/ZN (INVX0)                                  0.08      2.30 r
  U126/QN (AOI21X1)                                0.14      2.44 f
  U121/QN (NOR2X0)                                 0.13      2.57 r
  U75/Q (AO22X1)                                   0.10      2.67 r
  txr_reg_2_/D (DFFARX1)                           0.00      2.67 r
  data arrival time                                          2.67

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  txr_reg_2_/CLK (DFFARX1)                         0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -2.67
  ------------------------------------------------------------------------
  slack (MET)                                               16.96



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: txr_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 f
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 r
  U82/QN (NAND3X0)                                 0.12      2.22 f
  U122/ZN (INVX0)                                  0.08      2.30 r
  U126/QN (AOI21X1)                                0.14      2.44 f
  U121/QN (NOR2X0)                                 0.13      2.57 r
  U73/Q (AO22X1)                                   0.10      2.67 r
  txr_reg_0_/D (DFFARX1)                           0.00      2.67 r
  data arrival time                                          2.67

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  txr_reg_0_/CLK (DFFARX1)                         0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.06     19.64
  data required time                                        19.64
  ------------------------------------------------------------------------
  data required time                                        19.64
  data arrival time                                         -2.67
  ------------------------------------------------------------------------
  slack (MET)                                               16.97



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: txr_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 f
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 r
  U82/QN (NAND3X0)                                 0.12      2.22 f
  U122/ZN (INVX0)                                  0.08      2.30 r
  U126/QN (AOI21X1)                                0.14      2.44 f
  U121/QN (NOR2X0)                                 0.13      2.57 r
  U74/Q (AO22X1)                                   0.10      2.67 r
  txr_reg_1_/D (DFFARX1)                           0.00      2.67 r
  data arrival time                                          2.67

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  txr_reg_1_/CLK (DFFARX1)                         0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.06     19.64
  data required time                                        19.64
  ------------------------------------------------------------------------
  data required time                                        19.64
  data arrival time                                         -2.67
  ------------------------------------------------------------------------
  slack (MET)                                               16.97



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: txr_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 f
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 r
  U82/QN (NAND3X0)                                 0.12      2.22 f
  U122/ZN (INVX0)                                  0.08      2.30 r
  U126/QN (AOI21X1)                                0.14      2.44 f
  U121/QN (NOR2X0)                                 0.13      2.57 r
  U78/Q (AO22X1)                                   0.10      2.67 r
  txr_reg_5_/D (DFFARX1)                           0.00      2.67 r
  data arrival time                                          2.67

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  txr_reg_5_/CLK (DFFARX1)                         0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.06     19.64
  data required time                                        19.64
  ------------------------------------------------------------------------
  data required time                                        19.64
  data arrival time                                         -2.67
  ------------------------------------------------------------------------
  slack (MET)                                               16.97



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: txr_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 f
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 r
  U82/QN (NAND3X0)                                 0.12      2.22 f
  U122/ZN (INVX0)                                  0.08      2.30 r
  U126/QN (AOI21X1)                                0.14      2.44 f
  U121/QN (NOR2X0)                                 0.13      2.57 r
  U80/Q (AO22X1)                                   0.10      2.67 r
  txr_reg_7_/D (DFFARX1)                           0.00      2.67 r
  data arrival time                                          2.67

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  txr_reg_7_/CLK (DFFARX1)                         0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.06     19.64
  data required time                                        19.64
  ------------------------------------------------------------------------
  data required time                                        19.64
  data arrival time                                         -2.67
  ------------------------------------------------------------------------
  slack (MET)                                               16.97



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: txr_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 f
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 r
  U82/QN (NAND3X0)                                 0.12      2.22 f
  U122/ZN (INVX0)                                  0.08      2.30 r
  U126/QN (AOI21X1)                                0.14      2.44 f
  U121/QN (NOR2X0)                                 0.13      2.57 r
  U77/Q (AO22X1)                                   0.10      2.67 r
  txr_reg_4_/D (DFFARX1)                           0.00      2.67 r
  data arrival time                                          2.67

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  txr_reg_4_/CLK (DFFARX1)                         0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.06     19.64
  data required time                                        19.64
  ------------------------------------------------------------------------
  data required time                                        19.64
  data arrival time                                         -2.67
  ------------------------------------------------------------------------
  slack (MET)                                               16.97



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: txr_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 f
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 r
  U82/QN (NAND3X0)                                 0.12      2.22 f
  U122/ZN (INVX0)                                  0.08      2.30 r
  U126/QN (AOI21X1)                                0.14      2.44 f
  U121/QN (NOR2X0)                                 0.13      2.57 r
  U79/Q (AO22X1)                                   0.10      2.67 r
  txr_reg_6_/D (DFFARX1)                           0.00      2.67 r
  data arrival time                                          2.67

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  txr_reg_6_/CLK (DFFARX1)                         0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.06     19.64
  data required time                                        19.64
  ------------------------------------------------------------------------
  data required time                                        19.64
  data arrival time                                         -2.67
  ------------------------------------------------------------------------
  slack (MET)                                               16.97



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  U82/QN (NAND3X0)                                 0.13      2.23 r
  U119/QN (NOR2X0)                                 0.17      2.40 f
  U117/ZN (INVX0)                                  0.13      2.53 r
  U69/Q (AO221X1)                                  0.12      2.65 r
  prer_reg_12_/D (DFFASX1)                         0.00      2.65 r
  data arrival time                                          2.65

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  prer_reg_12_/CLK (DFFASX1)                       0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.08     19.62
  data required time                                        19.62
  ------------------------------------------------------------------------
  data required time                                        19.62
  data arrival time                                         -2.65
  ------------------------------------------------------------------------
  slack (MET)                                               16.97



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/c_state_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  byte_controller/U15/QN (NOR2X0)                  0.12      2.12 f
  byte_controller/U7/ZN (INVX0)                    0.08      2.20 r
  byte_controller/U18/QN (AOI221X1)                0.14      2.34 f
  byte_controller/U6/QN (NOR2X0)                   0.14      2.48 r
  byte_controller/U71/Q (AND3X1)                   0.12      2.60 r
  byte_controller/U70/Q (AO21X1)                   0.06      2.66 r
  byte_controller/c_state_reg_0_/D (DFFARX1)       0.00      2.66 r
  data arrival time                                          2.66

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/c_state_reg_0_/CLK (DFFARX1)     0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.06     19.64
  data required time                                        19.64
  ------------------------------------------------------------------------
  data required time                                        19.64
  data arrival time                                         -2.66
  ------------------------------------------------------------------------
  slack (MET)                                               16.97



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/core_cmd_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  byte_controller/U15/QN (NOR2X0)                  0.12      2.12 f
  byte_controller/U7/ZN (INVX0)                    0.08      2.20 r
  byte_controller/U18/QN (AOI221X1)                0.14      2.34 f
  byte_controller/U6/QN (NOR2X0)                   0.14      2.48 r
  byte_controller/U71/Q (AND3X1)                   0.12      2.60 r
  byte_controller/U51/Q (AO21X1)                   0.06      2.66 r
  byte_controller/core_cmd_reg_0_/D (DFFARX1)      0.00      2.66 r
  data arrival time                                          2.66

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/core_cmd_reg_0_/CLK (DFFARX1)    0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.06     19.64
  data required time                                        19.64
  ------------------------------------------------------------------------
  data required time                                        19.64
  data arrival time                                         -2.66
  ------------------------------------------------------------------------
  slack (MET)                                               16.97



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  U82/QN (NAND3X0)                                 0.13      2.23 r
  U119/QN (NOR2X0)                                 0.17      2.40 f
  U117/ZN (INVX0)                                  0.13      2.53 r
  U71/Q (AO221X1)                                  0.11      2.65 r
  prer_reg_14_/D (DFFASX1)                         0.00      2.65 r
  data arrival time                                          2.65

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  prer_reg_14_/CLK (DFFASX1)                       0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.08     19.62
  data required time                                        19.62
  ------------------------------------------------------------------------
  data required time                                        19.62
  data arrival time                                         -2.65
  ------------------------------------------------------------------------
  slack (MET)                                               16.98



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  U82/QN (NAND3X0)                                 0.13      2.23 r
  U119/QN (NOR2X0)                                 0.17      2.40 f
  U117/ZN (INVX0)                                  0.13      2.53 r
  U66/Q (AO221X1)                                  0.11      2.64 r
  prer_reg_9_/D (DFFASX1)                          0.00      2.64 r
  data arrival time                                          2.64

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  prer_reg_9_/CLK (DFFASX1)                        0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.08     19.62
  data required time                                        19.62
  ------------------------------------------------------------------------
  data required time                                        19.62
  data arrival time                                         -2.64
  ------------------------------------------------------------------------
  slack (MET)                                               16.98



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  U82/QN (NAND3X0)                                 0.13      2.23 r
  U119/QN (NOR2X0)                                 0.17      2.40 f
  U117/ZN (INVX0)                                  0.13      2.53 r
  U68/Q (AO221X1)                                  0.11      2.64 r
  prer_reg_11_/D (DFFASX1)                         0.00      2.64 r
  data arrival time                                          2.64

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  prer_reg_11_/CLK (DFFASX1)                       0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.08     19.62
  data required time                                        19.62
  ------------------------------------------------------------------------
  data required time                                        19.62
  data arrival time                                         -2.64
  ------------------------------------------------------------------------
  slack (MET)                                               16.98



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  U82/QN (NAND3X0)                                 0.13      2.23 r
  U119/QN (NOR2X0)                                 0.17      2.40 f
  U117/ZN (INVX0)                                  0.13      2.53 r
  U67/Q (AO221X1)                                  0.11      2.64 r
  prer_reg_10_/D (DFFASX1)                         0.00      2.64 r
  data arrival time                                          2.64

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  prer_reg_10_/CLK (DFFASX1)                       0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.08     19.62
  data required time                                        19.62
  ------------------------------------------------------------------------
  data required time                                        19.62
  data arrival time                                         -2.64
  ------------------------------------------------------------------------
  slack (MET)                                               16.98



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  U82/QN (NAND3X0)                                 0.13      2.23 r
  U119/QN (NOR2X0)                                 0.17      2.40 f
  U117/ZN (INVX0)                                  0.13      2.53 r
  U70/Q (AO221X1)                                  0.11      2.64 r
  prer_reg_13_/D (DFFASX1)                         0.00      2.64 r
  data arrival time                                          2.64

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  prer_reg_13_/CLK (DFFASX1)                       0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.08     19.62
  data required time                                        19.62
  ------------------------------------------------------------------------
  data required time                                        19.62
  data arrival time                                         -2.64
  ------------------------------------------------------------------------
  slack (MET)                                               16.98



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  U82/QN (NAND3X0)                                 0.13      2.23 r
  U119/QN (NOR2X0)                                 0.17      2.40 f
  U117/ZN (INVX0)                                  0.13      2.53 r
  U65/Q (AO221X1)                                  0.11      2.64 r
  prer_reg_8_/D (DFFASX1)                          0.00      2.64 r
  data arrival time                                          2.64

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  prer_reg_8_/CLK (DFFASX1)                        0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.08     19.62
  data required time                                        19.62
  ------------------------------------------------------------------------
  data required time                                        19.62
  data arrival time                                         -2.64
  ------------------------------------------------------------------------
  slack (MET)                                               16.98



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  U82/QN (NAND3X0)                                 0.13      2.23 r
  U119/QN (NOR2X0)                                 0.17      2.40 f
  U117/ZN (INVX0)                                  0.13      2.53 r
  U72/Q (AO221X1)                                  0.11      2.64 r
  prer_reg_15_/D (DFFASX1)                         0.00      2.64 r
  data arrival time                                          2.64

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  prer_reg_15_/CLK (DFFASX1)                       0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.08     19.62
  data required time                                        19.62
  ------------------------------------------------------------------------
  data required time                                        19.62
  data arrival time                                         -2.64
  ------------------------------------------------------------------------
  slack (MET)                                               16.98



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/c_state_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  byte_controller/U15/QN (NOR2X0)                  0.12      2.12 f
  byte_controller/U7/ZN (INVX0)                    0.08      2.20 r
  byte_controller/U18/QN (AOI221X1)                0.14      2.34 f
  byte_controller/U6/QN (NOR2X0)                   0.14      2.48 r
  byte_controller/U59/QN (NAND3X0)                 0.08      2.55 f
  byte_controller/U20/ZN (INVX0)                   0.03      2.59 r
  byte_controller/U58/Q (AO21X1)                   0.06      2.65 r
  byte_controller/c_state_reg_1_/D (DFFARX1)       0.00      2.65 r
  data arrival time                                          2.65

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/c_state_reg_1_/CLK (DFFARX1)     0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.06     19.64
  data required time                                        19.64
  ------------------------------------------------------------------------
  data required time                                        19.64
  data arrival time                                         -2.65
  ------------------------------------------------------------------------
  slack (MET)                                               16.99



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  U82/QN (NAND3X0)                                 0.13      2.23 r
  U118/QN (NOR2X0)                                 0.16      2.39 f
  U116/ZN (INVX0)                                  0.13      2.52 r
  U59/Q (AO221X1)                                  0.11      2.63 r
  prer_reg_2_/D (DFFASX1)                          0.00      2.63 r
  data arrival time                                          2.63

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  prer_reg_2_/CLK (DFFASX1)                        0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.08     19.62
  data required time                                        19.62
  ------------------------------------------------------------------------
  data required time                                        19.62
  data arrival time                                         -2.63
  ------------------------------------------------------------------------
  slack (MET)                                               16.99



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  U82/QN (NAND3X0)                                 0.13      2.23 r
  U118/QN (NOR2X0)                                 0.16      2.39 f
  U116/ZN (INVX0)                                  0.13      2.52 r
  U62/Q (AO221X1)                                  0.11      2.63 r
  prer_reg_5_/D (DFFASX1)                          0.00      2.63 r
  data arrival time                                          2.63

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  prer_reg_5_/CLK (DFFASX1)                        0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.08     19.62
  data required time                                        19.62
  ------------------------------------------------------------------------
  data required time                                        19.62
  data arrival time                                         -2.63
  ------------------------------------------------------------------------
  slack (MET)                                               16.99



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  U82/QN (NAND3X0)                                 0.13      2.23 r
  U118/QN (NOR2X0)                                 0.16      2.39 f
  U116/ZN (INVX0)                                  0.13      2.52 r
  U58/Q (AO221X1)                                  0.11      2.63 r
  prer_reg_1_/D (DFFASX1)                          0.00      2.63 r
  data arrival time                                          2.63

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  prer_reg_1_/CLK (DFFASX1)                        0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.08     19.62
  data required time                                        19.62
  ------------------------------------------------------------------------
  data required time                                        19.62
  data arrival time                                         -2.63
  ------------------------------------------------------------------------
  slack (MET)                                               16.99



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  U82/QN (NAND3X0)                                 0.13      2.23 r
  U118/QN (NOR2X0)                                 0.16      2.39 f
  U116/ZN (INVX0)                                  0.13      2.52 r
  U61/Q (AO221X1)                                  0.11      2.63 r
  prer_reg_4_/D (DFFASX1)                          0.00      2.63 r
  data arrival time                                          2.63

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  prer_reg_4_/CLK (DFFASX1)                        0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.08     19.62
  data required time                                        19.62
  ------------------------------------------------------------------------
  data required time                                        19.62
  data arrival time                                         -2.63
  ------------------------------------------------------------------------
  slack (MET)                                               16.99



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  U82/QN (NAND3X0)                                 0.13      2.23 r
  U118/QN (NOR2X0)                                 0.16      2.39 f
  U116/ZN (INVX0)                                  0.13      2.52 r
  U57/Q (AO221X1)                                  0.11      2.63 r
  prer_reg_0_/D (DFFASX1)                          0.00      2.63 r
  data arrival time                                          2.63

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  prer_reg_0_/CLK (DFFASX1)                        0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.08     19.62
  data required time                                        19.62
  ------------------------------------------------------------------------
  data required time                                        19.62
  data arrival time                                         -2.63
  ------------------------------------------------------------------------
  slack (MET)                                               16.99



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  U82/QN (NAND3X0)                                 0.13      2.23 r
  U118/QN (NOR2X0)                                 0.16      2.39 f
  U116/ZN (INVX0)                                  0.13      2.52 r
  U63/Q (AO221X1)                                  0.11      2.63 r
  prer_reg_6_/D (DFFASX1)                          0.00      2.63 r
  data arrival time                                          2.63

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  prer_reg_6_/CLK (DFFASX1)                        0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.08     19.62
  data required time                                        19.62
  ------------------------------------------------------------------------
  data required time                                        19.62
  data arrival time                                         -2.63
  ------------------------------------------------------------------------
  slack (MET)                                               16.99



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  U82/QN (NAND3X0)                                 0.13      2.23 r
  U118/QN (NOR2X0)                                 0.16      2.39 f
  U116/ZN (INVX0)                                  0.13      2.52 r
  U64/Q (AO221X1)                                  0.11      2.63 r
  prer_reg_7_/D (DFFASX1)                          0.00      2.63 r
  data arrival time                                          2.63

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  prer_reg_7_/CLK (DFFASX1)                        0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.08     19.62
  data required time                                        19.62
  ------------------------------------------------------------------------
  data required time                                        19.62
  data arrival time                                         -2.63
  ------------------------------------------------------------------------
  slack (MET)                                               16.99



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  U82/QN (NAND3X0)                                 0.13      2.23 r
  U118/QN (NOR2X0)                                 0.16      2.39 f
  U116/ZN (INVX0)                                  0.13      2.52 r
  U60/Q (AO221X1)                                  0.11      2.63 r
  prer_reg_3_/D (DFFASX1)                          0.00      2.63 r
  data arrival time                                          2.63

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  prer_reg_3_/CLK (DFFASX1)                        0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.08     19.62
  data required time                                        19.62
  ------------------------------------------------------------------------
  data required time                                        19.62
  data arrival time                                         -2.63
  ------------------------------------------------------------------------
  slack (MET)                                               16.99



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/c_state_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  byte_controller/U15/QN (NOR2X0)                  0.12      2.12 f
  byte_controller/U7/ZN (INVX0)                    0.08      2.20 r
  byte_controller/U18/QN (AOI221X1)                0.14      2.34 f
  byte_controller/U6/QN (NOR2X0)                   0.14      2.48 r
  byte_controller/U56/QN (NAND3X0)                 0.06      2.54 f
  byte_controller/U21/ZN (INVX0)                   0.03      2.57 r
  byte_controller/U55/Q (AO21X1)                   0.06      2.63 r
  byte_controller/c_state_reg_2_/D (DFFARX1)       0.00      2.63 r
  data arrival time                                          2.63

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/c_state_reg_2_/CLK (DFFARX1)     0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.06     19.64
  data required time                                        19.64
  ------------------------------------------------------------------------
  data required time                                        19.64
  data arrival time                                         -2.63
  ------------------------------------------------------------------------
  slack (MET)                                               17.00



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/core_cmd_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  byte_controller/U15/QN (NOR2X0)                  0.12      2.12 f
  byte_controller/U7/ZN (INVX0)                    0.08      2.20 r
  byte_controller/U18/QN (AOI221X1)                0.14      2.34 f
  byte_controller/U6/QN (NOR2X0)                   0.14      2.48 r
  byte_controller/U59/QN (NAND3X0)                 0.08      2.55 f
  byte_controller/U46/QN (NAND4X0)                 0.06      2.62 r
  byte_controller/core_cmd_reg_3_/D (DFFARX1)      0.00      2.62 r
  data arrival time                                          2.62

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/core_cmd_reg_3_/CLK (DFFARX1)    0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.08     19.62
  data required time                                        19.62
  ------------------------------------------------------------------------
  data required time                                        19.62
  data arrival time                                         -2.62
  ------------------------------------------------------------------------
  slack (MET)                                               17.01



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/core_cmd_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  byte_controller/U15/QN (NOR2X0)                  0.12      2.12 f
  byte_controller/U7/ZN (INVX0)                    0.08      2.20 r
  byte_controller/U18/QN (AOI221X1)                0.14      2.34 f
  byte_controller/U6/QN (NOR2X0)                   0.14      2.48 r
  byte_controller/U54/QN (NAND3X0)                 0.07      2.55 f
  byte_controller/U48/QN (NAND4X0)                 0.07      2.62 r
  byte_controller/core_cmd_reg_2_/D (DFFARX1)      0.00      2.62 r
  data arrival time                                          2.62

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/core_cmd_reg_2_/CLK (DFFARX1)    0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.08     19.62
  data required time                                        19.62
  ------------------------------------------------------------------------
  data required time                                        19.62
  data arrival time                                         -2.62
  ------------------------------------------------------------------------
  slack (MET)                                               17.01



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: cr_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  U82/QN (NAND3X0)                                 0.13      2.23 r
  U122/ZN (INVX0)                                  0.09      2.32 f
  U48/QN (NAND3X0)                                 0.06      2.38 r
  U44/Q (AND3X1)                                   0.10      2.49 r
  U123/QN (NOR2X0)                                 0.08      2.57 f
  U43/Q (AO22X1)                                   0.09      2.66 f
  cr_reg_4_/D (DFFARX1)                            0.00      2.66 f
  data arrival time                                          2.66

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  cr_reg_4_/CLK (DFFARX1)                          0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.03     19.67
  data required time                                        19.67
  ------------------------------------------------------------------------
  data required time                                        19.67
  data arrival time                                         -2.66
  ------------------------------------------------------------------------
  slack (MET)                                               17.01



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  byte_controller/bit_controller/U68/QN (NAND2X1)
                                                   0.06      2.16 r
  byte_controller/bit_controller/U33/ZN (INVX0)    0.07      2.23 f
  byte_controller/bit_controller/U57/QN (NAND2X1)
                                                   0.09      2.32 r
  byte_controller/bit_controller/U35/QN (NAND2X1)
                                                   0.07      2.38 f
  byte_controller/bit_controller/U9/ZN (INVX0)     0.14      2.52 r
  byte_controller/bit_controller/U59/Q (AO22X1)    0.10      2.62 r
  byte_controller/bit_controller/c_state_reg_3_/D (DFFARX1)
                                                   0.00      2.62 r
  data arrival time                                          2.62

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/c_state_reg_3_/CLK (DFFARX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -2.62
  ------------------------------------------------------------------------
  slack (MET)                                               17.01



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  byte_controller/bit_controller/U68/QN (NAND2X1)
                                                   0.06      2.16 r
  byte_controller/bit_controller/U33/ZN (INVX0)    0.07      2.23 f
  byte_controller/bit_controller/U57/QN (NAND2X1)
                                                   0.09      2.32 r
  byte_controller/bit_controller/U35/QN (NAND2X1)
                                                   0.07      2.38 f
  byte_controller/bit_controller/U9/ZN (INVX0)     0.14      2.52 r
  byte_controller/bit_controller/U60/Q (AO22X1)    0.10      2.62 r
  byte_controller/bit_controller/c_state_reg_2_/D (DFFARX1)
                                                   0.00      2.62 r
  data arrival time                                          2.62

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/c_state_reg_2_/CLK (DFFARX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -2.62
  ------------------------------------------------------------------------
  slack (MET)                                               17.01



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  byte_controller/bit_controller/U68/QN (NAND2X1)
                                                   0.06      2.16 r
  byte_controller/bit_controller/U33/ZN (INVX0)    0.07      2.23 f
  byte_controller/bit_controller/U57/QN (NAND2X1)
                                                   0.09      2.32 r
  byte_controller/bit_controller/U35/QN (NAND2X1)
                                                   0.07      2.38 f
  byte_controller/bit_controller/U9/ZN (INVX0)     0.14      2.52 r
  byte_controller/bit_controller/U61/Q (AO22X1)    0.10      2.62 r
  byte_controller/bit_controller/c_state_reg_1_/D (DFFARX1)
                                                   0.00      2.62 r
  data arrival time                                          2.62

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/c_state_reg_1_/CLK (DFFARX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -2.62
  ------------------------------------------------------------------------
  slack (MET)                                               17.01



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: cr_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  U82/QN (NAND3X0)                                 0.13      2.23 r
  U122/ZN (INVX0)                                  0.09      2.32 f
  U48/QN (NAND3X0)                                 0.06      2.38 r
  U44/Q (AND3X1)                                   0.10      2.49 r
  U123/QN (NOR2X0)                                 0.08      2.57 f
  U40/Q (AO22X1)                                   0.09      2.66 f
  cr_reg_7_/D (DFFARX1)                            0.00      2.66 f
  data arrival time                                          2.66

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  cr_reg_7_/CLK (DFFARX1)                          0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.03     19.67
  data required time                                        19.67
  ------------------------------------------------------------------------
  data required time                                        19.67
  data arrival time                                         -2.66
  ------------------------------------------------------------------------
  slack (MET)                                               17.01



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  byte_controller/bit_controller/U68/QN (NAND2X1)
                                                   0.06      2.16 r
  byte_controller/bit_controller/U33/ZN (INVX0)    0.07      2.23 f
  byte_controller/bit_controller/U57/QN (NAND2X1)
                                                   0.09      2.32 r
  byte_controller/bit_controller/U35/QN (NAND2X1)
                                                   0.07      2.38 f
  byte_controller/bit_controller/U9/ZN (INVX0)     0.14      2.52 r
  byte_controller/bit_controller/U39/Q (AO22X1)    0.10      2.62 r
  byte_controller/bit_controller/c_state_reg_15_/D (DFFARX1)
                                                   0.00      2.62 r
  data arrival time                                          2.62

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/c_state_reg_15_/CLK (DFFARX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -2.62
  ------------------------------------------------------------------------
  slack (MET)                                               17.01



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  byte_controller/bit_controller/U68/QN (NAND2X1)
                                                   0.06      2.16 r
  byte_controller/bit_controller/U33/ZN (INVX0)    0.07      2.23 f
  byte_controller/bit_controller/U57/QN (NAND2X1)
                                                   0.09      2.32 r
  byte_controller/bit_controller/U35/QN (NAND2X1)
                                                   0.07      2.38 f
  byte_controller/bit_controller/U9/ZN (INVX0)     0.14      2.52 r
  byte_controller/bit_controller/U58/Q (AO22X1)    0.10      2.62 r
  byte_controller/bit_controller/c_state_reg_4_/D (DFFARX1)
                                                   0.00      2.62 r
  data arrival time                                          2.62

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/c_state_reg_4_/CLK (DFFARX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -2.62
  ------------------------------------------------------------------------
  slack (MET)                                               17.01



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  byte_controller/bit_controller/U68/QN (NAND2X1)
                                                   0.06      2.16 r
  byte_controller/bit_controller/U33/ZN (INVX0)    0.07      2.23 f
  byte_controller/bit_controller/U57/QN (NAND2X1)
                                                   0.09      2.32 r
  byte_controller/bit_controller/U35/QN (NAND2X1)
                                                   0.07      2.38 f
  byte_controller/bit_controller/U9/ZN (INVX0)     0.14      2.52 r
  byte_controller/bit_controller/U46/Q (AO22X1)    0.10      2.62 r
  byte_controller/bit_controller/c_state_reg_10_/D (DFFARX1)
                                                   0.00      2.62 r
  data arrival time                                          2.62

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/c_state_reg_10_/CLK (DFFARX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -2.62
  ------------------------------------------------------------------------
  slack (MET)                                               17.01



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: cr_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  U82/QN (NAND3X0)                                 0.13      2.23 r
  U122/ZN (INVX0)                                  0.09      2.32 f
  U48/QN (NAND3X0)                                 0.06      2.38 r
  U44/Q (AND3X1)                                   0.10      2.49 r
  U123/QN (NOR2X0)                                 0.08      2.57 f
  U42/Q (AO22X1)                                   0.09      2.66 f
  cr_reg_5_/D (DFFARX1)                            0.00      2.66 f
  data arrival time                                          2.66

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  cr_reg_5_/CLK (DFFARX1)                          0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.03     19.67
  data required time                                        19.67
  ------------------------------------------------------------------------
  data required time                                        19.67
  data arrival time                                         -2.66
  ------------------------------------------------------------------------
  slack (MET)                                               17.01



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: cr_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  U82/QN (NAND3X0)                                 0.13      2.23 r
  U122/ZN (INVX0)                                  0.09      2.32 f
  U48/QN (NAND3X0)                                 0.06      2.38 r
  U44/Q (AND3X1)                                   0.10      2.49 r
  U123/QN (NOR2X0)                                 0.08      2.57 f
  U41/Q (AO22X1)                                   0.09      2.66 f
  cr_reg_6_/D (DFFARX1)                            0.00      2.66 f
  data arrival time                                          2.66

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  cr_reg_6_/CLK (DFFARX1)                          0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.03     19.67
  data required time                                        19.67
  ------------------------------------------------------------------------
  data required time                                        19.67
  data arrival time                                         -2.66
  ------------------------------------------------------------------------
  slack (MET)                                               17.01



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/sda_chk_reg (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  byte_controller/bit_controller/U68/QN (NAND2X1)
                                                   0.06      2.16 r
  byte_controller/bit_controller/U33/ZN (INVX0)    0.07      2.23 f
  byte_controller/bit_controller/U57/QN (NAND2X1)
                                                   0.09      2.32 r
  byte_controller/bit_controller/U35/QN (NAND2X1)
                                                   0.07      2.38 f
  byte_controller/bit_controller/U9/ZN (INVX0)     0.14      2.52 r
  byte_controller/bit_controller/U3/Q (AO22X1)     0.10      2.62 r
  byte_controller/bit_controller/sda_chk_reg/D (DFFARX1)
                                                   0.00      2.62 r
  data arrival time                                          2.62

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/sda_chk_reg/CLK (DFFARX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.06     19.64
  data required time                                        19.64
  ------------------------------------------------------------------------
  data required time                                        19.64
  data arrival time                                         -2.62
  ------------------------------------------------------------------------
  slack (MET)                                               17.01



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  byte_controller/bit_controller/U68/QN (NAND2X1)
                                                   0.06      2.16 r
  byte_controller/bit_controller/U33/ZN (INVX0)    0.07      2.23 f
  byte_controller/bit_controller/U57/QN (NAND2X1)
                                                   0.09      2.32 r
  byte_controller/bit_controller/U35/QN (NAND2X1)
                                                   0.07      2.38 f
  byte_controller/bit_controller/U9/ZN (INVX0)     0.14      2.52 r
  byte_controller/bit_controller/U44/Q (AO22X1)    0.10      2.62 r
  byte_controller/bit_controller/c_state_reg_12_/D (DFFARX1)
                                                   0.00      2.62 r
  data arrival time                                          2.62

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/c_state_reg_12_/CLK (DFFARX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -2.62
  ------------------------------------------------------------------------
  slack (MET)                                               17.01



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  byte_controller/bit_controller/U68/QN (NAND2X1)
                                                   0.06      2.16 r
  byte_controller/bit_controller/U33/ZN (INVX0)    0.07      2.23 f
  byte_controller/bit_controller/U57/QN (NAND2X1)
                                                   0.09      2.32 r
  byte_controller/bit_controller/U35/QN (NAND2X1)
                                                   0.07      2.38 f
  byte_controller/bit_controller/U9/ZN (INVX0)     0.14      2.52 r
  byte_controller/bit_controller/U53/Q (AO22X1)    0.10      2.62 r
  byte_controller/bit_controller/c_state_reg_6_/D (DFFARX1)
                                                   0.00      2.62 r
  data arrival time                                          2.62

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/c_state_reg_6_/CLK (DFFARX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -2.62
  ------------------------------------------------------------------------
  slack (MET)                                               17.01



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_16_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  byte_controller/bit_controller/U68/QN (NAND2X1)
                                                   0.06      2.16 r
  byte_controller/bit_controller/U33/ZN (INVX0)    0.07      2.23 f
  byte_controller/bit_controller/U57/QN (NAND2X1)
                                                   0.09      2.32 r
  byte_controller/bit_controller/U35/QN (NAND2X1)
                                                   0.07      2.38 f
  byte_controller/bit_controller/U9/ZN (INVX0)     0.14      2.52 r
  byte_controller/bit_controller/U67/Q (AO22X1)    0.10      2.62 r
  byte_controller/bit_controller/c_state_reg_16_/D (DFFARX1)
                                                   0.00      2.62 r
  data arrival time                                          2.62

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/c_state_reg_16_/CLK (DFFARX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -2.62
  ------------------------------------------------------------------------
  slack (MET)                                               17.01



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  byte_controller/bit_controller/U68/QN (NAND2X1)
                                                   0.06      2.16 r
  byte_controller/bit_controller/U33/ZN (INVX0)    0.07      2.23 f
  byte_controller/bit_controller/U57/QN (NAND2X1)
                                                   0.09      2.32 r
  byte_controller/bit_controller/U35/QN (NAND2X1)
                                                   0.07      2.38 f
  byte_controller/bit_controller/U9/ZN (INVX0)     0.14      2.52 r
  byte_controller/bit_controller/U45/Q (AO22X1)    0.10      2.62 r
  byte_controller/bit_controller/c_state_reg_11_/D (DFFARX1)
                                                   0.00      2.62 r
  data arrival time                                          2.62

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/c_state_reg_11_/CLK (DFFARX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -2.62
  ------------------------------------------------------------------------
  slack (MET)                                               17.01



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  byte_controller/bit_controller/U68/QN (NAND2X1)
                                                   0.06      2.16 r
  byte_controller/bit_controller/U33/ZN (INVX0)    0.07      2.23 f
  byte_controller/bit_controller/U57/QN (NAND2X1)
                                                   0.09      2.32 r
  byte_controller/bit_controller/U35/QN (NAND2X1)
                                                   0.07      2.38 f
  byte_controller/bit_controller/U9/ZN (INVX0)     0.14      2.52 r
  byte_controller/bit_controller/U52/Q (AO22X1)    0.10      2.62 r
  byte_controller/bit_controller/c_state_reg_7_/D (DFFARX1)
                                                   0.00      2.62 r
  data arrival time                                          2.62

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/c_state_reg_7_/CLK (DFFARX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -2.62
  ------------------------------------------------------------------------
  slack (MET)                                               17.01



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/dcnt_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  byte_controller/U67/QN (NAND3X0)                 0.07      2.17 r
  byte_controller/U5/ZN (INVX0)                    0.14      2.31 f
  byte_controller/U3/QN (NOR2X0)                   0.07      2.38 r
  byte_controller/U66/Q (AO21X1)                   0.08      2.47 r
  byte_controller/U63/Q (AO21X1)                   0.06      2.53 r
  byte_controller/U62/Q (AO221X1)                  0.09      2.62 r
  byte_controller/dcnt_reg_2_/D (DFFARX1)          0.00      2.62 r
  data arrival time                                          2.62

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/dcnt_reg_2_/CLK (DFFARX1)        0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -2.62
  ------------------------------------------------------------------------
  slack (MET)                                               17.02



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/c_state_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  byte_controller/U15/QN (NOR2X0)                  0.12      2.12 f
  byte_controller/U7/ZN (INVX0)                    0.08      2.20 r
  byte_controller/U18/QN (AOI221X1)                0.14      2.34 f
  byte_controller/U6/QN (NOR2X0)                   0.14      2.48 r
  byte_controller/U53/QN (NAND3X0)                 0.07      2.55 f
  byte_controller/U52/QN (NAND3X0)                 0.05      2.60 r
  byte_controller/c_state_reg_3_/D (DFFARX1)       0.00      2.60 r
  data arrival time                                          2.60

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/c_state_reg_3_/CLK (DFFARX1)     0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -2.60
  ------------------------------------------------------------------------
  slack (MET)                                               17.03



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/c_state_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  byte_controller/U15/QN (NOR2X0)                  0.12      2.12 f
  byte_controller/U7/ZN (INVX0)                    0.08      2.20 r
  byte_controller/U18/QN (AOI221X1)                0.14      2.34 f
  byte_controller/U6/QN (NOR2X0)                   0.14      2.48 r
  byte_controller/U68/Q (AO22X1)                   0.10      2.58 r
  byte_controller/c_state_reg_4_/D (DFFARX1)       0.00      2.58 r
  data arrival time                                          2.58

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/c_state_reg_4_/CLK (DFFARX1)     0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.06     19.64
  data required time                                        19.64
  ------------------------------------------------------------------------
  data required time                                        19.64
  data arrival time                                         -2.58
  ------------------------------------------------------------------------
  slack (MET)                                               17.06



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/core_cmd_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  byte_controller/U15/QN (NOR2X0)                  0.12      2.12 f
  byte_controller/U7/ZN (INVX0)                    0.08      2.20 r
  byte_controller/U18/QN (AOI221X1)                0.14      2.34 f
  byte_controller/U6/QN (NOR2X0)                   0.14      2.48 r
  byte_controller/U50/Q (AO22X1)                   0.10      2.58 r
  byte_controller/core_cmd_reg_1_/D (DFFARX1)      0.00      2.58 r
  data arrival time                                          2.58

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/core_cmd_reg_1_/CLK (DFFARX1)    0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.06     19.64
  data required time                                        19.64
  ------------------------------------------------------------------------
  data required time                                        19.64
  data arrival time                                         -2.58
  ------------------------------------------------------------------------
  slack (MET)                                               17.06



  Startpoint: wb_adr_i[2] (input port clocked by clk)
  Endpoint: ctr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_adr_i[2] (in)                                 0.00      2.00 f
  U128/ZN (INVX0)                                  0.11      2.11 r
  U105/QN (NAND3X0)                                0.12      2.23 f
  U125/Q (OA21X1)                                  0.13      2.36 f
  U120/QN (NOR2X0)                                 0.12      2.48 r
  U52/Q (AO22X1)                                   0.10      2.58 r
  ctr_reg_3_/D (DFFARX1)                           0.00      2.58 r
  data arrival time                                          2.58

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  ctr_reg_3_/CLK (DFFARX1)                         0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.06     19.64
  data required time                                        19.64
  ------------------------------------------------------------------------
  data required time                                        19.64
  data arrival time                                         -2.58
  ------------------------------------------------------------------------
  slack (MET)                                               17.06



  Startpoint: wb_adr_i[2] (input port clocked by clk)
  Endpoint: ctr_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_adr_i[2] (in)                                 0.00      2.00 f
  U128/ZN (INVX0)                                  0.11      2.11 r
  U105/QN (NAND3X0)                                0.12      2.23 f
  U125/Q (OA21X1)                                  0.13      2.36 f
  U120/QN (NOR2X0)                                 0.12      2.48 r
  U54/Q (AO22X1)                                   0.10      2.58 r
  ctr_reg_5_/D (DFFARX1)                           0.00      2.58 r
  data arrival time                                          2.58

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  ctr_reg_5_/CLK (DFFARX1)                         0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.06     19.64
  data required time                                        19.64
  ------------------------------------------------------------------------
  data required time                                        19.64
  data arrival time                                         -2.58
  ------------------------------------------------------------------------
  slack (MET)                                               17.06



  Startpoint: wb_adr_i[2] (input port clocked by clk)
  Endpoint: ctr_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_adr_i[2] (in)                                 0.00      2.00 f
  U128/ZN (INVX0)                                  0.11      2.11 r
  U105/QN (NAND3X0)                                0.12      2.23 f
  U125/Q (OA21X1)                                  0.13      2.36 f
  U120/QN (NOR2X0)                                 0.12      2.48 r
  U51/Q (AO22X1)                                   0.10      2.58 r
  ctr_reg_2_/D (DFFARX1)                           0.00      2.58 r
  data arrival time                                          2.58

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  ctr_reg_2_/CLK (DFFARX1)                         0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.06     19.64
  data required time                                        19.64
  ------------------------------------------------------------------------
  data required time                                        19.64
  data arrival time                                         -2.58
  ------------------------------------------------------------------------
  slack (MET)                                               17.06



  Startpoint: wb_adr_i[2] (input port clocked by clk)
  Endpoint: ctr_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_adr_i[2] (in)                                 0.00      2.00 f
  U128/ZN (INVX0)                                  0.11      2.11 r
  U105/QN (NAND3X0)                                0.12      2.23 f
  U125/Q (OA21X1)                                  0.13      2.36 f
  U120/QN (NOR2X0)                                 0.12      2.48 r
  U56/Q (AO22X1)                                   0.10      2.58 r
  ctr_reg_7_/D (DFFARX1)                           0.00      2.58 r
  data arrival time                                          2.58

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  ctr_reg_7_/CLK (DFFARX1)                         0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.06     19.64
  data required time                                        19.64
  ------------------------------------------------------------------------
  data required time                                        19.64
  data arrival time                                         -2.58
  ------------------------------------------------------------------------
  slack (MET)                                               17.06



  Startpoint: wb_adr_i[2] (input port clocked by clk)
  Endpoint: ctr_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_adr_i[2] (in)                                 0.00      2.00 f
  U128/ZN (INVX0)                                  0.11      2.11 r
  U105/QN (NAND3X0)                                0.12      2.23 f
  U125/Q (OA21X1)                                  0.13      2.36 f
  U120/QN (NOR2X0)                                 0.12      2.48 r
  U50/Q (AO22X1)                                   0.10      2.58 r
  ctr_reg_1_/D (DFFARX1)                           0.00      2.58 r
  data arrival time                                          2.58

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  ctr_reg_1_/CLK (DFFARX1)                         0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.06     19.64
  data required time                                        19.64
  ------------------------------------------------------------------------
  data required time                                        19.64
  data arrival time                                         -2.58
  ------------------------------------------------------------------------
  slack (MET)                                               17.06



  Startpoint: wb_adr_i[2] (input port clocked by clk)
  Endpoint: ctr_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_adr_i[2] (in)                                 0.00      2.00 f
  U128/ZN (INVX0)                                  0.11      2.11 r
  U105/QN (NAND3X0)                                0.12      2.23 f
  U125/Q (OA21X1)                                  0.13      2.36 f
  U120/QN (NOR2X0)                                 0.12      2.48 r
  U53/Q (AO22X1)                                   0.10      2.58 r
  ctr_reg_4_/D (DFFARX1)                           0.00      2.58 r
  data arrival time                                          2.58

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  ctr_reg_4_/CLK (DFFARX1)                         0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.06     19.64
  data required time                                        19.64
  ------------------------------------------------------------------------
  data required time                                        19.64
  data arrival time                                         -2.58
  ------------------------------------------------------------------------
  slack (MET)                                               17.06



  Startpoint: wb_adr_i[2] (input port clocked by clk)
  Endpoint: ctr_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_adr_i[2] (in)                                 0.00      2.00 f
  U128/ZN (INVX0)                                  0.11      2.11 r
  U105/QN (NAND3X0)                                0.12      2.23 f
  U125/Q (OA21X1)                                  0.13      2.36 f
  U120/QN (NOR2X0)                                 0.12      2.48 r
  U49/Q (AO22X1)                                   0.10      2.58 r
  ctr_reg_0_/D (DFFARX1)                           0.00      2.58 r
  data arrival time                                          2.58

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  ctr_reg_0_/CLK (DFFARX1)                         0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.06     19.64
  data required time                                        19.64
  ------------------------------------------------------------------------
  data required time                                        19.64
  data arrival time                                         -2.58
  ------------------------------------------------------------------------
  slack (MET)                                               17.06



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: cr_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 f
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 r
  U82/QN (NAND3X0)                                 0.12      2.22 f
  U122/ZN (INVX0)                                  0.08      2.30 r
  U48/QN (NAND3X0)                                 0.06      2.36 f
  U39/Q (AND2X1)                                   0.08      2.44 f
  U124/QN (NOR2X0)                                 0.06      2.50 r
  U36/Q (AO22X1)                                   0.08      2.58 r
  cr_reg_0_/D (DFFARX1)                            0.00      2.58 r
  data arrival time                                          2.58

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  cr_reg_0_/CLK (DFFARX1)                          0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.06     19.64
  data required time                                        19.64
  ------------------------------------------------------------------------
  data required time                                        19.64
  data arrival time                                         -2.58
  ------------------------------------------------------------------------
  slack (MET)                                               17.06



  Startpoint: wb_adr_i[2] (input port clocked by clk)
  Endpoint: ctr_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_adr_i[2] (in)                                 0.00      2.00 f
  U128/ZN (INVX0)                                  0.11      2.11 r
  U105/QN (NAND3X0)                                0.12      2.23 f
  U125/Q (OA21X1)                                  0.13      2.36 f
  U120/QN (NOR2X0)                                 0.12      2.48 r
  U55/Q (AO22X1)                                   0.10      2.58 r
  ctr_reg_6_/D (DFFARX1)                           0.00      2.58 r
  data arrival time                                          2.58

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  ctr_reg_6_/CLK (DFFARX1)                         0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.06     19.64
  data required time                                        19.64
  ------------------------------------------------------------------------
  data required time                                        19.64
  data arrival time                                         -2.58
  ------------------------------------------------------------------------
  slack (MET)                                               17.06



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: cr_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 f
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 r
  U82/QN (NAND3X0)                                 0.12      2.22 f
  U122/ZN (INVX0)                                  0.08      2.30 r
  U48/QN (NAND3X0)                                 0.06      2.36 f
  U39/Q (AND2X1)                                   0.08      2.44 f
  U124/QN (NOR2X0)                                 0.06      2.50 r
  U38/Q (AO22X1)                                   0.08      2.58 r
  cr_reg_2_/D (DFFARX1)                            0.00      2.58 r
  data arrival time                                          2.58

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  cr_reg_2_/CLK (DFFARX1)                          0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.06     19.64
  data required time                                        19.64
  ------------------------------------------------------------------------
  data required time                                        19.64
  data arrival time                                         -2.58
  ------------------------------------------------------------------------
  slack (MET)                                               17.06



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: cr_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 f
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 r
  U82/QN (NAND3X0)                                 0.12      2.22 f
  U122/ZN (INVX0)                                  0.08      2.30 r
  U48/QN (NAND3X0)                                 0.06      2.36 f
  U39/Q (AND2X1)                                   0.08      2.44 f
  U124/QN (NOR2X0)                                 0.06      2.50 r
  U37/Q (AO22X1)                                   0.08      2.57 r
  cr_reg_1_/D (DFFARX1)                            0.00      2.57 r
  data arrival time                                          2.57

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  cr_reg_1_/CLK (DFFARX1)                          0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.06     19.64
  data required time                                        19.64
  ------------------------------------------------------------------------
  data required time                                        19.64
  data arrival time                                         -2.57
  ------------------------------------------------------------------------
  slack (MET)                                               17.06



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 f
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 r
  byte_controller/bit_controller/U68/QN (NAND2X1)
                                                   0.05      2.15 f
  byte_controller/bit_controller/U33/ZN (INVX0)    0.07      2.22 r
  byte_controller/bit_controller/U57/QN (NAND2X1)
                                                   0.08      2.30 f
  byte_controller/bit_controller/U31/ZN (INVX0)    0.15      2.45 r
  byte_controller/bit_controller/U47/Q (AO21X1)    0.12      2.57 r
  byte_controller/bit_controller/c_state_reg_9_/D (DFFARX1)
                                                   0.00      2.57 r
  data arrival time                                          2.57

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/c_state_reg_9_/CLK (DFFARX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -2.57
  ------------------------------------------------------------------------
  slack (MET)                                               17.07



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/dcnt_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  byte_controller/U67/QN (NAND3X0)                 0.07      2.17 r
  byte_controller/U5/ZN (INVX0)                    0.14      2.31 f
  byte_controller/U3/QN (NOR2X0)                   0.07      2.38 r
  byte_controller/U66/Q (AO21X1)                   0.08      2.47 r
  byte_controller/U65/Q (AO221X1)                  0.09      2.55 r
  byte_controller/dcnt_reg_1_/D (DFFARX1)          0.00      2.55 r
  data arrival time                                          2.55

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/dcnt_reg_1_/CLK (DFFARX1)        0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -2.55
  ------------------------------------------------------------------------
  slack (MET)                                               17.08



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/sr_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  byte_controller/U67/QN (NAND3X0)                 0.07      2.17 r
  byte_controller/U5/ZN (INVX0)                    0.14      2.31 f
  byte_controller/U45/QN (NOR3X0)                  0.14      2.45 r
  byte_controller/U38/Q (AO222X1)                  0.11      2.55 r
  byte_controller/sr_reg_6_/D (DFFARX1)            0.00      2.55 r
  data arrival time                                          2.55

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/sr_reg_6_/CLK (DFFARX1)          0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -2.55
  ------------------------------------------------------------------------
  slack (MET)                                               17.08



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/sr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 f
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 r
  byte_controller/U67/QN (NAND3X0)                 0.06      2.15 f
  byte_controller/U5/ZN (INVX0)                    0.14      2.29 r
  byte_controller/U45/QN (NOR3X0)                  0.18      2.47 f
  byte_controller/U41/Q (AO222X1)                  0.10      2.58 f
  byte_controller/sr_reg_3_/D (DFFARX1)            0.00      2.58 f
  data arrival time                                          2.58

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/sr_reg_3_/CLK (DFFARX1)          0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.03     19.67
  data required time                                        19.67
  ------------------------------------------------------------------------
  data required time                                        19.67
  data arrival time                                         -2.58
  ------------------------------------------------------------------------
  slack (MET)                                               17.09



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/sr_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 f
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 r
  byte_controller/U67/QN (NAND3X0)                 0.06      2.15 f
  byte_controller/U5/ZN (INVX0)                    0.14      2.29 r
  byte_controller/U45/QN (NOR3X0)                  0.18      2.47 f
  byte_controller/U37/Q (AO222X1)                  0.10      2.57 f
  byte_controller/sr_reg_7_/D (DFFARX1)            0.00      2.57 f
  data arrival time                                          2.57

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/sr_reg_7_/CLK (DFFARX1)          0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.03     19.67
  data required time                                        19.67
  ------------------------------------------------------------------------
  data required time                                        19.67
  data arrival time                                         -2.57
  ------------------------------------------------------------------------
  slack (MET)                                               17.09



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/sr_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 f
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 r
  byte_controller/U67/QN (NAND3X0)                 0.06      2.15 f
  byte_controller/U5/ZN (INVX0)                    0.14      2.29 r
  byte_controller/U45/QN (NOR3X0)                  0.18      2.47 f
  byte_controller/U42/Q (AO222X1)                  0.10      2.57 f
  byte_controller/sr_reg_2_/D (DFFARX1)            0.00      2.57 f
  data arrival time                                          2.57

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/sr_reg_2_/CLK (DFFARX1)          0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.03     19.67
  data required time                                        19.67
  ------------------------------------------------------------------------
  data required time                                        19.67
  data arrival time                                         -2.57
  ------------------------------------------------------------------------
  slack (MET)                                               17.09



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/sr_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 f
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 r
  byte_controller/U67/QN (NAND3X0)                 0.06      2.15 f
  byte_controller/U5/ZN (INVX0)                    0.14      2.29 r
  byte_controller/U45/QN (NOR3X0)                  0.18      2.47 f
  byte_controller/U39/Q (AO222X1)                  0.10      2.57 f
  byte_controller/sr_reg_5_/D (DFFARX1)            0.00      2.57 f
  data arrival time                                          2.57

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/sr_reg_5_/CLK (DFFARX1)          0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.03     19.67
  data required time                                        19.67
  ------------------------------------------------------------------------
  data required time                                        19.67
  data arrival time                                         -2.57
  ------------------------------------------------------------------------
  slack (MET)                                               17.09



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/sr_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 f
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 r
  byte_controller/U67/QN (NAND3X0)                 0.06      2.15 f
  byte_controller/U5/ZN (INVX0)                    0.14      2.29 r
  byte_controller/U45/QN (NOR3X0)                  0.18      2.47 f
  byte_controller/U43/Q (AO222X1)                  0.10      2.57 f
  byte_controller/sr_reg_0_/D (DFFARX1)            0.00      2.57 f
  data arrival time                                          2.57

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/sr_reg_0_/CLK (DFFARX1)          0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.03     19.67
  data required time                                        19.67
  ------------------------------------------------------------------------
  data required time                                        19.67
  data arrival time                                         -2.57
  ------------------------------------------------------------------------
  slack (MET)                                               17.09



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/sr_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 f
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 r
  byte_controller/U67/QN (NAND3X0)                 0.06      2.15 f
  byte_controller/U5/ZN (INVX0)                    0.14      2.29 r
  byte_controller/U45/QN (NOR3X0)                  0.18      2.47 f
  byte_controller/U40/Q (AO222X1)                  0.10      2.57 f
  byte_controller/sr_reg_4_/D (DFFARX1)            0.00      2.57 f
  data arrival time                                          2.57

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/sr_reg_4_/CLK (DFFARX1)          0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.03     19.67
  data required time                                        19.67
  ------------------------------------------------------------------------
  data required time                                        19.67
  data arrival time                                         -2.57
  ------------------------------------------------------------------------
  slack (MET)                                               17.09



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/sr_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 f
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 r
  byte_controller/U67/QN (NAND3X0)                 0.06      2.15 f
  byte_controller/U5/ZN (INVX0)                    0.14      2.29 r
  byte_controller/U45/QN (NOR3X0)                  0.18      2.47 f
  byte_controller/U44/Q (AO222X1)                  0.10      2.57 f
  byte_controller/sr_reg_1_/D (DFFARX1)            0.00      2.57 f
  data arrival time                                          2.57

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/sr_reg_1_/CLK (DFFARX1)          0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.03     19.67
  data required time                                        19.67
  ------------------------------------------------------------------------
  data required time                                        19.67
  data arrival time                                         -2.57
  ------------------------------------------------------------------------
  slack (MET)                                               17.09



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/sda_oen_reg (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 f
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 r
  byte_controller/bit_controller/U68/QN (NAND2X1)
                                                   0.05      2.15 f
  byte_controller/bit_controller/U33/ZN (INVX0)    0.07      2.22 r
  byte_controller/bit_controller/U57/QN (NAND2X1)
                                                   0.08      2.30 f
  byte_controller/bit_controller/U74/Q (OA21X1)    0.09      2.39 f
  byte_controller/bit_controller/U72/ZN (INVX0)    0.02      2.41 r
  byte_controller/bit_controller/U85/Q (AO22X1)    0.08      2.50 r
  byte_controller/bit_controller/sda_oen_reg/D (DFFASX1)
                                                   0.00      2.50 r
  data arrival time                                          2.50

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/sda_oen_reg/CLK (DFFASX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -2.50
  ------------------------------------------------------------------------
  slack (MET)                                               17.13



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  byte_controller/bit_controller/U68/QN (NAND2X1)
                                                   0.06      2.16 r
  byte_controller/bit_controller/U33/ZN (INVX0)    0.07      2.23 f
  byte_controller/bit_controller/U57/QN (NAND2X1)
                                                   0.09      2.32 r
  byte_controller/bit_controller/U35/QN (NAND2X1)
                                                   0.07      2.38 f
  byte_controller/bit_controller/U51/QN (OAI22X1)
                                                   0.11      2.49 r
  byte_controller/bit_controller/c_state_reg_8_/D (DFFARX1)
                                                   0.00      2.49 r
  data arrival time                                          2.49

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/c_state_reg_8_/CLK (DFFARX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.06     19.64
  data required time                                        19.64
  ------------------------------------------------------------------------
  data required time                                        19.64
  data arrival time                                         -2.49
  ------------------------------------------------------------------------
  slack (MET)                                               17.15



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  byte_controller/bit_controller/U68/QN (NAND2X1)
                                                   0.06      2.16 r
  byte_controller/bit_controller/U33/ZN (INVX0)    0.07      2.23 f
  byte_controller/bit_controller/U57/QN (NAND2X1)
                                                   0.09      2.32 r
  byte_controller/bit_controller/U35/QN (NAND2X1)
                                                   0.07      2.38 f
  byte_controller/bit_controller/U40/QN (OAI22X1)
                                                   0.11      2.49 r
  byte_controller/bit_controller/c_state_reg_14_/D (DFFARX1)
                                                   0.00      2.49 r
  data arrival time                                          2.49

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/c_state_reg_14_/CLK (DFFARX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.06     19.64
  data required time                                        19.64
  ------------------------------------------------------------------------
  data required time                                        19.64
  data arrival time                                         -2.49
  ------------------------------------------------------------------------
  slack (MET)                                               17.15



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/scl_oen_reg (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  byte_controller/bit_controller/U68/QN (NAND2X1)
                                                   0.06      2.16 r
  byte_controller/bit_controller/U33/ZN (INVX0)    0.07      2.23 f
  byte_controller/bit_controller/U91/Q (AND4X1)    0.11      2.34 f
  byte_controller/bit_controller/U77/QN (NAND4X0)
                                                   0.06      2.39 r
  byte_controller/bit_controller/U76/Q (AO22X1)    0.07      2.47 r
  byte_controller/bit_controller/scl_oen_reg/D (DFFASX1)
                                                   0.00      2.47 r
  data arrival time                                          2.47

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/scl_oen_reg/CLK (DFFASX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -2.47
  ------------------------------------------------------------------------
  slack (MET)                                               17.16



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/dcnt_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  byte_controller/U67/QN (NAND3X0)                 0.07      2.17 r
  byte_controller/U5/ZN (INVX0)                    0.14      2.31 f
  byte_controller/U3/QN (NOR2X0)                   0.07      2.38 r
  byte_controller/U28/QN (NAND2X1)                 0.04      2.42 f
  byte_controller/U64/QN (NAND3X0)                 0.05      2.47 r
  byte_controller/dcnt_reg_0_/D (DFFARX1)          0.00      2.47 r
  data arrival time                                          2.47

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/dcnt_reg_0_/CLK (DFFARX1)        0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -2.47
  ------------------------------------------------------------------------
  slack (MET)                                               17.16



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: cr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  U82/QN (NAND3X0)                                 0.13      2.23 r
  U122/ZN (INVX0)                                  0.09      2.32 f
  U48/QN (NAND3X0)                                 0.06      2.38 r
  U47/QN (NAND3X0)                                 0.04      2.42 f
  U133/QN (NAND2X1)                                0.03      2.45 r
  cr_reg_3_/D (DFFARX1)                            0.00      2.45 r
  data arrival time                                          2.45

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  cr_reg_3_/CLK (DFFARX1)                          0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -2.45
  ------------------------------------------------------------------------
  slack (MET)                                               17.18



  Startpoint: wb_adr_i[2] (input port clocked by clk)
  Endpoint: wb_dat_o_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_adr_i[2] (in)                                 0.00      2.00 f
  U128/ZN (INVX0)                                  0.11      2.11 r
  U106/QN (NAND3X0)                                0.12      2.23 f
  U91/Q (OA222X1)                                  0.13      2.36 f
  U90/QN (NAND4X0)                                 0.07      2.43 r
  wb_dat_o_reg_5_/D (DFFX1)                        0.00      2.43 r
  data arrival time                                          2.43

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  wb_dat_o_reg_5_/CLK (DFFX1)                      0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.06     19.64
  data required time                                        19.64
  ------------------------------------------------------------------------
  data required time                                        19.64
  data arrival time                                         -2.43
  ------------------------------------------------------------------------
  slack (MET)                                               17.21



  Startpoint: wb_adr_i[2] (input port clocked by clk)
  Endpoint: wb_dat_o_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_adr_i[2] (in)                                 0.00      2.00 f
  U128/ZN (INVX0)                                  0.11      2.11 r
  U105/QN (NAND3X0)                                0.12      2.23 f
  U85/Q (OA222X1)                                  0.13      2.36 f
  U84/QN (NAND4X0)                                 0.07      2.43 r
  wb_dat_o_reg_7_/D (DFFX1)                        0.00      2.43 r
  data arrival time                                          2.43

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  wb_dat_o_reg_7_/CLK (DFFX1)                      0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.06     19.64
  data required time                                        19.64
  ------------------------------------------------------------------------
  data required time                                        19.64
  data arrival time                                         -2.43
  ------------------------------------------------------------------------
  slack (MET)                                               17.21



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/clk_en_reg (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX2)                          0.10      2.10 f
  byte_controller/bit_controller/U43/QN (NAND4X0)
                                                   0.26      2.36 r
  byte_controller/bit_controller/clk_en_reg/D (DFFASX1)
                                                   0.00      2.36 r
  data arrival time                                          2.36

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/clk_en_reg/CLK (DFFASX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.12     19.58
  data required time                                        19.58
  ------------------------------------------------------------------------
  data required time                                        19.58
  data arrival time                                         -2.36
  ------------------------------------------------------------------------
  slack (MET)                                               17.22



  Startpoint: wb_adr_i[2] (input port clocked by clk)
  Endpoint: wb_dat_o_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_adr_i[2] (in)                                 0.00      2.00 f
  U128/ZN (INVX0)                                  0.11      2.11 r
  U106/QN (NAND3X0)                                0.12      2.23 f
  U100/Q (OA222X1)                                 0.13      2.36 f
  U99/QN (NAND4X0)                                 0.05      2.42 r
  wb_dat_o_reg_1_/D (DFFX1)                        0.00      2.42 r
  data arrival time                                          2.42

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  wb_dat_o_reg_1_/CLK (DFFX1)                      0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.05     19.65
  data required time                                        19.65
  ------------------------------------------------------------------------
  data required time                                        19.65
  data arrival time                                         -2.42
  ------------------------------------------------------------------------
  slack (MET)                                               17.23


1
