Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: Main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Main"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : Main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/Study/THU/2016Autumn/CPU/THINPAD/DigitLights.vhd" in Library work.
Architecture behavioral of Entity digitlights is up to date.
Compiling vhdl file "D:/Study/THU/2016Autumn/CPU/THINPAD/RegistersHeap.vhd" in Library work.
Architecture behavioral of Entity registersheap is up to date.
Compiling vhdl file "D:/Study/THU/2016Autumn/CPU/THINPAD/SelectorWriteRegister.vhd" in Library work.
Architecture behavioral of Entity selectorwriteregister is up to date.
Compiling vhdl file "D:/Study/THU/2016Autumn/CPU/THINPAD/SelectorWriteRegisterData.vhd" in Library work.
Architecture behavioral of Entity selectorwriteregisterdata is up to date.
Compiling vhdl file "D:/Study/THU/2016Autumn/CPU/THINPAD/ALU.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "D:/Study/THU/2016Autumn/CPU/THINPAD/SelectorALUParam1.vhd" in Library work.
Architecture behavioral of Entity selectoraluparam1 is up to date.
Compiling vhdl file "D:/Study/THU/2016Autumn/CPU/THINPAD/SelectorALUParam2.vhd" in Library work.
Architecture behavioral of Entity selectoraluparam2 is up to date.
Compiling vhdl file "D:/Study/THU/2016Autumn/CPU/THINPAD/SelectorShiftParam.vhd" in Library work.
Architecture behavioral of Entity selectorshiftparam is up to date.
Compiling vhdl file "D:/Study/THU/2016Autumn/CPU/THINPAD/Timer.vhd" in Library work.
Architecture behavioral of Entity timer is up to date.
Compiling vhdl file "D:/Study/THU/2016Autumn/CPU/THINPAD/CPU.vhd" in Library work.
Entity <cpu> compiled.
Entity <cpu> (Architecture <behavioral>) compiled.
Compiling vhdl file "D:/Study/THU/2016Autumn/CPU/THINPAD/Main.vhd" in Library work.
Architecture behavioral of Entity main is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Main> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Timer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CPU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DigitLights> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RegistersHeap> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SelectorWriteRegister> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SelectorWriteRegisterData> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SelectorALUParam1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SelectorALUParam2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SelectorShiftParam> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Main> in library <work> (Architecture <behavioral>).
Entity <Main> analyzed. Unit <Main> generated.

Analyzing Entity <Timer> in library <work> (Architecture <behavioral>).
Entity <Timer> analyzed. Unit <Timer> generated.

Analyzing Entity <CPU> in library <work> (Architecture <behavioral>).
Entity <CPU> analyzed. Unit <CPU> generated.

Analyzing Entity <DigitLights> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "D:/Study/THU/2016Autumn/CPU/THINPAD/DigitLights.vhd" line 57: Mux is complete : default of case is discarded
Entity <DigitLights> analyzed. Unit <DigitLights> generated.

Analyzing Entity <RegistersHeap> in library <work> (Architecture <behavioral>).
Entity <RegistersHeap> analyzed. Unit <RegistersHeap> generated.

Analyzing Entity <SelectorWriteRegister> in library <work> (Architecture <behavioral>).
Entity <SelectorWriteRegister> analyzed. Unit <SelectorWriteRegister> generated.

Analyzing Entity <SelectorWriteRegisterData> in library <work> (Architecture <behavioral>).
Entity <SelectorWriteRegisterData> analyzed. Unit <SelectorWriteRegisterData> generated.

Analyzing Entity <ALU> in library <work> (Architecture <behavioral>).
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing Entity <SelectorALUParam1> in library <work> (Architecture <behavioral>).
Entity <SelectorALUParam1> analyzed. Unit <SelectorALUParam1> generated.

Analyzing Entity <SelectorALUParam2> in library <work> (Architecture <behavioral>).
Entity <SelectorALUParam2> analyzed. Unit <SelectorALUParam2> generated.

Analyzing Entity <SelectorShiftParam> in library <work> (Architecture <behavioral>).
Entity <SelectorShiftParam> analyzed. Unit <SelectorShiftParam> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Timer>.
    Related source file is "D:/Study/THU/2016Autumn/CPU/THINPAD/Timer.vhd".
    Found 1-bit register for signal <CLK_CURRENT>.
    Found 7-bit up counter for signal <count>.
    Found 7-bit up counter for signal <count2>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <Timer> synthesized.


Synthesizing Unit <DigitLights>.
    Related source file is "D:/Study/THU/2016Autumn/CPU/THINPAD/DigitLights.vhd".
    Found 16x7-bit ROM for signal <L>.
    Summary:
	inferred   1 ROM(s).
Unit <DigitLights> synthesized.


Synthesizing Unit <RegistersHeap>.
    Related source file is "D:/Study/THU/2016Autumn/CPU/THINPAD/RegistersHeap.vhd".
WARNING:Xst:737 - Found 16-bit latch for signal <REG0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <REG1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <REG2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <REG3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <REG4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <REG5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <REG6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <REG7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 16-bit 8-to-1 multiplexer for signal <ReadData1>.
    Found 16-bit 8-to-1 multiplexer for signal <ReadData2>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <RegistersHeap> synthesized.


Synthesizing Unit <SelectorWriteRegister>.
    Related source file is "D:/Study/THU/2016Autumn/CPU/THINPAD/SelectorWriteRegister.vhd".
    Found 3-bit 4-to-1 multiplexer for signal <output>.
    Summary:
	inferred   3 Multiplexer(s).
Unit <SelectorWriteRegister> synthesized.


Synthesizing Unit <SelectorWriteRegisterData>.
    Related source file is "D:/Study/THU/2016Autumn/CPU/THINPAD/SelectorWriteRegisterData.vhd".
    Found 16-bit 8-to-1 multiplexer for signal <WriteRegisterData>.
    Summary:
	inferred  16 Multiplexer(s).
Unit <SelectorWriteRegisterData> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "D:/Study/THU/2016Autumn/CPU/THINPAD/ALU.vhd".
    Found 16-bit addsub for signal <Result$addsub0000>.
    Found 16-bit shifter logical left for signal <Result$shift0004> created at line 52.
    Found 16-bit shifter arithmetic right for signal <Result$shift0005> created at line 53.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Combinational logic shifter(s).
Unit <ALU> synthesized.


Synthesizing Unit <SelectorALUParam1>.
    Related source file is "D:/Study/THU/2016Autumn/CPU/THINPAD/SelectorALUParam1.vhd".
    Found 16-bit 4-to-1 multiplexer for signal <ALUOperandA>.
    Summary:
	inferred  16 Multiplexer(s).
Unit <SelectorALUParam1> synthesized.


Synthesizing Unit <SelectorALUParam2>.
    Related source file is "D:/Study/THU/2016Autumn/CPU/THINPAD/SelectorALUParam2.vhd".
    Found 16-bit 4-to-1 multiplexer for signal <ALUOperandB>.
    Summary:
	inferred  16 Multiplexer(s).
Unit <SelectorALUParam2> synthesized.


Synthesizing Unit <SelectorShiftParam>.
    Related source file is "D:/Study/THU/2016Autumn/CPU/THINPAD/SelectorShiftParam.vhd".
Unit <SelectorShiftParam> synthesized.


Synthesizing Unit <CPU>.
    Related source file is "D:/Study/THU/2016Autumn/CPU/THINPAD/CPU.vhd".
WARNING:Xst:653 - Signal <SelectorOfWriteRegisterData> is used but never assigned. This sourceless signal will be automatically connected to value 000.
WARNING:Xst:653 - Signal <SelectorOfWriteRegister> is used but never assigned. This sourceless signal will be automatically connected to value 00.
WARNING:Xst:653 - Signal <SelectorOfALUParam2> is used but never assigned. This sourceless signal will be automatically connected to value 00.
WARNING:Xst:653 - Signal <SelectorOfALUParam1> is used but never assigned. This sourceless signal will be automatically connected to value 00.
WARNING:Xst:653 - Signal <SelectedImmediate> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:653 - Signal <SP> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:653 - Signal <RegisterHeapEN> is used but never assigned. This sourceless signal will be automatically connected to value 1.
WARNING:Xst:653 - Signal <PC> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:646 - Signal <Instruction<15:11>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <IH> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:1780 - Signal <DataMemoryWriteData> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <DataMemoryReadData> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:653 - Signal <ALUOperator> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
Unit <CPU> synthesized.


Synthesizing Unit <Main>.
    Related source file is "D:/Study/THU/2016Autumn/CPU/THINPAD/Main.vhd".
Unit <Main> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 16-bit addsub                                         : 1
# Counters                                             : 2
 7-bit up counter                                      : 2
# Latches                                              : 8
 16-bit latch                                          : 8
# Multiplexers                                         : 6
 16-bit 4-to-1 multiplexer                             : 2
 16-bit 8-to-1 multiplexer                             : 3
 3-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <RegisterHeap_Entity> is unconnected in block <CPU_ENTITY>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <SelectorWriteRegister_Entity> is unconnected in block <CPU_ENTITY>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <SelectorWriteRegisterData_Entity> is unconnected in block <CPU_ENTITY>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <ALU_Entity> is unconnected in block <CPU_ENTITY>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <SelectorALUParam1_Entity> is unconnected in block <CPU_ENTITY>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <SelectorALUParam2_Entity> is unconnected in block <CPU_ENTITY>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <SelectorShiftParam_Entity> is unconnected in block <CPU_ENTITY>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 16-bit addsub                                         : 1
# Latches                                              : 8
 16-bit latch                                          : 8
# Multiplexers                                         : 6
 16-bit 4-to-1 multiplexer                             : 2
 16-bit 8-to-1 multiplexer                             : 3
 3-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1294 - Latch <REG7_0> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG7_1> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG7_2> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG7_3> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG7_4> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG7_5> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG7_6> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG7_7> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG7_8> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG7_9> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG7_10> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG7_11> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG7_12> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG7_13> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG7_14> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG7_15> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG6_0> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG6_1> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG6_2> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG6_3> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG6_4> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG6_5> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG6_6> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG6_7> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG6_8> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG6_9> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG6_10> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG6_11> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG6_12> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG6_13> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG6_14> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG6_15> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG5_0> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG5_1> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG5_2> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG5_3> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG5_4> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG5_5> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG5_6> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG5_7> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG5_8> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG5_9> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG5_10> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG5_11> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG5_12> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG5_13> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG5_14> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG5_15> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG4_0> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG4_1> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG4_2> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG4_3> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG4_4> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG4_5> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG4_6> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG4_7> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG4_8> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG4_9> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG4_10> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG4_11> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG4_12> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG4_13> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG4_14> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG4_15> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG3_0> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG3_1> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG3_2> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG3_3> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG3_4> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG3_5> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG3_6> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG3_7> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG3_8> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG3_9> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG3_10> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG3_11> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG3_12> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG3_13> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG3_14> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG3_15> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG2_0> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG2_1> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG2_2> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG2_3> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG2_4> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG2_5> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG2_6> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG2_7> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG2_8> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG2_9> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG2_10> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG2_11> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG2_12> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG2_13> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG2_14> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG2_15> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG1_0> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG1_1> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG1_2> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG1_3> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG1_4> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG1_5> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG1_6> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG1_7> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG1_8> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG1_9> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG1_10> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG1_11> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG1_12> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG1_13> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG1_14> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG1_15> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG0_0> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG0_1> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG0_2> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG0_3> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG0_4> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG0_5> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG0_6> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG0_7> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG0_8> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG0_9> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG0_10> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG0_11> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG0_12> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG0_13> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG0_14> is equivalent to a wire in block <RegistersHeap>.
WARNING:Xst:1294 - Latch <REG0_15> is equivalent to a wire in block <RegistersHeap>.

Optimizing unit <Main> ...

Optimizing unit <RegistersHeap> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Main, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Main.ngr
Top Level Output File Name         : Main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 187

Cell Usage :
# BELS                             : 2
#      GND                         : 1
#      VCC                         : 1
# IO Buffers                       : 185
#      IBUF                        : 19
#      OBUF                        : 166
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                        0  out of   8672     0%  
 Number of IOs:                         187
 Number of bonded IOBs:                 185  out of    250    74%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 4.910ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 19 / 19
-------------------------------------------------------------------------
Delay:               4.910ns (Levels of Logic = 2)
  Source:            SW_DIP<15> (PAD)
  Destination:       FPGA_LED<15> (PAD)

  Data Path: SW_DIP<15> to FPGA_LED<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  SW_DIP_15_IBUF (SW_DIP_15_IBUF)
     OBUF:I->O                 3.272          FPGA_LED_15_OBUF (FPGA_LED<15>)
    ----------------------------------------
    Total                      4.910ns (4.490ns logic, 0.420ns route)
                                       (91.4% logic, 8.6% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.69 secs
 
--> 

Total memory usage is 307820 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  156 (   0 filtered)
Number of infos    :    2 (   0 filtered)

