# RGMII Gigabit Ethernet PHY

* 
* <https://github.com/alexforencich/verilog-ethernet/blob/master/rtl/eth_mac_1g_rgmii.v>
