rc file Version 1.0

[Design]
COMPILE_PATH=/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run
SystemC=FALSE
UUM=TRUE
KDB=FALSE
USE_NOVAS_HOME=FALSE
COSIM=FALSE
SYNOPSYS_SIM_SETUP=/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/synopsys_sim.setup 
TOP=LIB_TOP.zipline_tb 
OPTION=-ssz -ssv -ssy -ssz -ssv -ssy 

[Value]
WREALX=ffff534e50535f58
WREALZ=ffff534e50535f5a
