$date
	Tue Sep 10 16:16:18 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux2_tb $end
$var wire 1 ! o_out_primitive $end
$var wire 1 " o_out_if $end
$var wire 1 # o_out_case $end
$var wire 1 $ o_out_assign $end
$var reg 1 % i_in0 $end
$var reg 1 & i_in1 $end
$var reg 1 ' i_sel $end
$var reg 256 ( vcd_file [255:0] $end
$var integer 32 ) i [31:0] $end
$scope module u_mux2_assign $end
$var wire 1 % i_in0 $end
$var wire 1 & i_in1 $end
$var wire 1 ' i_sel $end
$var wire 1 $ o_out $end
$upscope $end
$scope module u_mux2_case $end
$var wire 1 % i_in0 $end
$var wire 1 & i_in1 $end
$var wire 1 ' i_sel $end
$var reg 1 # o_out $end
$upscope $end
$scope module u_mux2_if $end
$var wire 1 % i_in0 $end
$var wire 1 & i_in1 $end
$var wire 1 ' i_sel $end
$var reg 1 " o_out $end
$upscope $end
$scope module u_mux2_primitive $end
$var wire 1 % i_in0 $end
$var wire 1 & i_in1 $end
$var wire 1 ' i_sel $end
$var wire 1 ! o_out $end
$var wire 1 * out_0 $end
$var wire 1 + out_1 $end
$var wire 1 , sel_n $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
0+
0*
b0 )
b111010001100101011100110111010000101110011101100110001101100100 (
1'
0&
0%
0$
0#
0"
0!
$end
#10
1!
1*
1$
1,
1"
1#
0'
1%
b1 )
#20
0!
0$
0#
0"
0*
0%
b10 )
#30
1&
b11 )
#40
0,
1'
0&
b100 )
#50
1%
b101 )
#60
1,
0'
0%
1&
b110 )
#70
0&
b111 )
#80
0,
1'
b1000 )
#90
b1001 )
#100
1!
1$
1"
1#
1+
1&
b1010 )
#110
0!
0$
0#
0"
0+
0&
b1011 )
#120
1!
1$
1"
1#
1+
1%
1&
b1100 )
#130
0!
0$
0#
0"
0+
0&
b1101 )
#140
1!
1$
1"
1#
1+
1&
b1110 )
#150
1*
1!
1,
0+
0'
b1111 )
#160
b10000 )
#170
0&
b10001 )
#180
0*
0,
1+
1'
1&
b10010 )
#190
0!
0$
1,
0+
0"
0#
0'
0%
b10011 )
#200
0&
b10100 )
#210
0!
0,
0*
1'
1%
b10101 )
#220
1!
1$
1#
1"
1+
1&
b10110 )
#230
1*
1!
1,
0+
0'
b10111 )
#240
b11000 )
#250
b11001 )
#260
0,
1+
0*
1'
0%
b11010 )
#270
1*
1!
1,
0+
0'
1%
0&
b11011 )
#280
0!
0$
0#
0"
0*
0%
b11100 )
#290
1&
b11101 )
#300
b11110 )
#310
0,
1'
0&
b11111 )
#320
1!
1*
1$
1,
1"
1#
0'
1%
b100000 )
#330
0!
0,
0$
0#
0"
0*
1'
0%
b100001 )
#340
1%
b100010 )
#350
1!
1*
1$
1#
1"
1,
0'
b100011 )
#360
b100100 )
#370
0!
0$
0"
0#
0*
0%
b100101 )
#380
b100110 )
#390
1&
b100111 )
#400
1!
1$
1"
1#
0,
1+
1'
b101000 )
#410
1*
1!
1,
0+
0'
1%
b101001 )
#420
0!
0$
0*
0"
0#
0%
0&
b101010 )
#430
1!
1$
1#
1"
1*
1%
b101011 )
#440
0!
0,
0$
0"
0#
0*
1'
0%
b101100 )
#450
1!
1*
1,
1$
1#
1"
0'
1%
1&
b101101 )
#460
0!
0,
0$
0*
0"
0#
1'
0%
0&
b101110 )
#470
b101111 )
#480
1!
1*
1,
1$
1#
1"
0'
1%
1&
b110000 )
#490
0!
0$
0*
0"
0#
0%
0&
b110001 )
#500
1!
0,
1$
0*
1#
1"
1+
1'
1%
1&
b110010 )
#510
0!
0$
0"
0#
0+
0&
b110011 )
#520
1!
1$
1#
1"
1+
0%
1&
b110100 )
#530
1*
1!
1,
0+
0'
1%
b110101 )
#540
0,
1+
0*
1'
0%
b110110 )
#550
1*
1!
1,
0+
0'
1%
0&
b110111 )
#560
0*
0,
1+
1'
1&
b111000 )
#570
0!
0$
0"
0#
0+
0&
b111001 )
#580
1!
1$
1#
1"
1+
1&
b111010 )
#590
0!
0$
0"
0#
0+
0&
b111011 )
#600
1!
1*
1$
1#
1"
1,
0'
b111100 )
#610
0!
0,
0$
0"
0#
0*
1'
0%
b111101 )
#620
1,
0'
b111110 )
#630
1&
b111111 )
#640
0!
0,
0*
1'
1%
0&
b1000000 )
#650
1!
1$
1"
1#
1+
0%
1&
b1000001 )
#660
0!
1,
0$
0#
0"
0+
0'
0&
b1000010 )
#670
0,
1'
b1000011 )
#680
1,
0'
1&
b1000100 )
#690
0,
1'
0&
b1000101 )
#700
1!
1$
1#
1"
1+
1%
1&
b1000110 )
#710
b1000111 )
#720
0%
b1001000 )
#730
b1001001 )
#740
0!
0$
0#
0"
0+
1%
0&
b1001010 )
#750
b1001011 )
#760
1!
1$
1"
1#
1+
1&
b1001100 )
#770
1*
1!
1,
0+
0'
0&
b1001101 )
#780
b1001110 )
#790
0!
0$
0*
0"
0#
0%
1&
b1001111 )
#800
b1010000 )
#810
0!
0,
0*
1'
1%
0&
b1010001 )
#820
1,
0'
0%
1&
b1010010 )
#830
1!
1$
1#
1"
1*
1%
b1010011 )
#840
b1010100 )
#850
0!
0$
0"
0#
0*
0%
b1010101 )
#860
0!
0,
0*
1'
1%
0&
b1010110 )
#870
0%
b1010111 )
#880
1!
1*
1,
1$
1#
1"
0'
1%
1&
b1011000 )
#890
0*
0,
1+
1'
b1011001 )
#900
0!
0$
1,
0+
0#
0"
0'
0%
b1011010 )
#910
0,
1'
0&
b1011011 )
#920
b1011100 )
#930
1,
0'
1&
b1011101 )
#940
1!
1$
1"
1#
0,
1+
1'
b1011110 )
#950
0!
0$
0#
0"
0+
0&
b1011111 )
#960
b1100000 )
#970
1!
1*
1,
1$
1"
1#
0'
1%
1&
b1100001 )
#980
0!
0*
0$
0,
0#
0"
1'
0&
b1100010 )
#990
1,
0'
0%
1&
b1100011 )
#1000
b1100100 )
