

================================================================
== Vivado HLS Report for 'conv_layer2'
================================================================
* Date:           Wed Apr 25 13:26:56 2018

* Version:        2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)
* Project:        nnet
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.16|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1006353|  1006353|  1006353|  1006353|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                     |  1006352|  1006352|     62897|          -|          -|    16|    no    |
        | + Loop 1.1                  |    62894|    62894|      4838|          -|          -|    13|    no    |
        |  ++ Loop 1.1.1              |     4836|     4836|       372|          -|          -|    13|    no    |
        |   +++ Loop 1.1.1.1          |      364|      364|       182|          -|          -|     2|    no    |
        |    ++++ Loop 1.1.1.1.1      |      180|      180|        90|          -|          -|     2|    no    |
        |     +++++ Loop 1.1.1.1.1.1  |       88|       88|        11|          -|          -|     8|    no    |
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    382|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     414|    950|
|Memory           |        1|      -|      32|      8|
|Multiplexer      |        -|      -|       -|    237|
|Register         |        -|      -|     416|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      5|     862|   1577|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      2|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |nnet_fadd_32ns_32dEe_U14  |nnet_fadd_32ns_32dEe  |        0|      2|  205|  390|
    |nnet_fcmp_32ns_32fYi_U16  |nnet_fcmp_32ns_32fYi  |        0|      0|   66|  239|
    |nnet_fmul_32ns_32eOg_U15  |nnet_fmul_32ns_32eOg  |        0|      3|  143|  321|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|      5|  414|  950|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-----------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |         Memory        |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |conv_layer2_bias_U     |conv_layer2_conv_g8j  |        0|  32|   8|    16|   32|     1|          512|
    |conv_layer2_weights_U  |conv_layer2_conv_hbi  |        1|   0|   0|   512|   32|     1|        16384|
    +-----------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total                  |                      |        1|  32|   8|   528|   64|     2|        16896|
    +-----------------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |channel_offset_1_fu_458_p2  |     +    |      0|  0|  13|           4|           1|
    |col_offset_1_fu_410_p2      |     +    |      0|  0|  10|           2|           1|
    |filter_1_fu_260_p2          |     +    |      0|  0|  15|           5|           1|
    |i_5_fu_291_p2               |     +    |      0|  0|  13|           4|           1|
    |j_5_fu_303_p2               |     +    |      0|  0|  13|           4|           1|
    |next_mul_fu_279_p2          |     +    |      0|  0|  15|           8|           4|
    |row_offset_1_fu_319_p2      |     +    |      0|  0|  10|           2|           1|
    |tmp_20_fu_325_p2            |     +    |      0|  0|  13|           4|           4|
    |tmp_23_fu_416_p2            |     +    |      0|  0|  13|           4|           4|
    |tmp_58_fu_395_p2            |     +    |      0|  0|  20|          13|          13|
    |tmp_63_fu_426_p2            |     +    |      0|  0|  16|           9|           9|
    |tmp_64_fu_439_p2            |     +    |      0|  0|  13|           4|           4|
    |tmp_65_fu_472_p2            |     +    |      0|  0|  19|          12|          12|
    |tmp_66_fu_482_p2            |     +    |      0|  0|  15|           7|           7|
    |tmp_67_fu_495_p2            |     +    |      0|  0|  18|          11|          11|
    |tmp_s_fu_377_p2             |     +    |      0|  0|  15|           8|           8|
    |tmp_61_fu_355_p2            |     -    |      0|  0|  16|           9|           9|
    |tmp_45_fu_540_p2            |    and   |      0|  0|   8|           1|           1|
    |exitcond1_fu_404_p2         |   icmp   |      0|  0|   9|           2|           3|
    |exitcond2_fu_313_p2         |   icmp   |      0|  0|   9|           2|           3|
    |exitcond3_fu_297_p2         |   icmp   |      0|  0|   9|           4|           3|
    |exitcond4_fu_285_p2         |   icmp   |      0|  0|   9|           4|           3|
    |exitcond5_fu_254_p2         |   icmp   |      0|  0|  11|           5|           6|
    |exitcond_fu_452_p2          |   icmp   |      0|  0|  11|           4|           5|
    |notlhs_fu_522_p2            |   icmp   |      0|  0|  11|           8|           2|
    |notrhs_fu_528_p2            |   icmp   |      0|  0|  18|          23|           1|
    |tmp_43_fu_534_p2            |    or    |      0|  0|   8|           1|           1|
    |a_assign_6_fu_546_p3        |  select  |      0|  0|  32|           1|          32|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 382|         165|         151|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm               |  117|         25|    1|         25|
    |channel_offset_reg_228  |    9|          2|    4|          8|
    |col_offset_reg_205      |    9|          2|    2|          4|
    |filter_reg_122          |    9|          2|    5|         10|
    |grp_fu_239_p0           |   15|          3|   32|         96|
    |grp_fu_239_p1           |   15|          3|   32|         96|
    |i_reg_134               |    9|          2|    4|          8|
    |j_reg_158               |    9|          2|    4|          8|
    |phi_mul_reg_146         |    9|          2|    8|         16|
    |row_offset_reg_182      |    9|          2|    2|          4|
    |sum_1_reg_193           |    9|          2|   32|         64|
    |sum_2_reg_216           |    9|          2|   32|         64|
    |sum_reg_170             |    9|          2|   32|         64|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   |  237|         51|  190|        467|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |a_assign_6_reg_692             |  32|   0|   32|          0|
    |a_assign_reg_685               |  32|   0|   32|          0|
    |ap_CS_fsm                      |  24|   0|   24|          0|
    |channel_offset_1_reg_650       |   4|   0|    4|          0|
    |channel_offset_reg_228         |   4|   0|    4|          0|
    |col_offset_1_reg_632           |   2|   0|    2|          0|
    |col_offset_reg_205             |   2|   0|    2|          0|
    |conv_layer2_bias_loa_reg_580   |  32|   0|   32|          0|
    |conv_layer2_weights_1_reg_670  |  32|   0|   32|          0|
    |filter_1_reg_560               |   5|   0|    5|          0|
    |filter_reg_122                 |   5|   0|    5|          0|
    |i_5_reg_593                    |   4|   0|    4|          0|
    |i_reg_134                      |   4|   0|    4|          0|
    |image_load_reg_665             |  32|   0|   32|          0|
    |j_5_reg_601                    |   4|   0|    4|          0|
    |j_reg_158                      |   4|   0|    4|          0|
    |next_mul_reg_585               |   8|   0|    8|          0|
    |phi_mul_reg_146                |   8|   0|    8|          0|
    |row_offset_1_reg_609           |   2|   0|    2|          0|
    |row_offset_reg_182             |   2|   0|    2|          0|
    |sum_1_reg_193                  |  32|   0|   32|          0|
    |sum_2_reg_216                  |  32|   0|   32|          0|
    |sum_reg_170                    |  32|   0|   32|          0|
    |tmp_27_reg_675                 |  32|   0|   32|          0|
    |tmp_52_reg_642                 |   4|   0|    7|          3|
    |tmp_58_reg_624                 |  13|   0|   13|          0|
    |tmp_61_reg_614                 |   8|   0|    9|          1|
    |tmp_85_cast_reg_619            |   2|   0|    4|          2|
    |tmp_88_cast_reg_637            |   9|   0|   12|          3|
    |tmp_cast2_reg_570              |   5|   0|   11|          6|
    |tmp_cast_reg_575               |   5|   0|   13|          8|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 416|   0|  439|         23|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  conv_layer2 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  conv_layer2 | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  conv_layer2 | return value |
|ap_done            | out |    1| ap_ctrl_hs |  conv_layer2 | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  conv_layer2 | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  conv_layer2 | return value |
|output_r_address0  | out |   12|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |   output_r   |     array    |
|image_r_address0   | out |   11|  ap_memory |    image_r   |     array    |
|image_r_ce0        | out |    1|  ap_memory |    image_r   |     array    |
|image_r_q0         |  in |   32|  ap_memory |    image_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

