#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sun Aug 08 15:40:48 2021
# Process ID: 13680
# Current directory: C:/Xilinx/SHCodesign2021/detect011versions
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11104 C:\Xilinx\SHCodesign2021\detect011versions\detect011versions.xpr
# Log file: C:/Xilinx/SHCodesign2021/detect011versions/vivado.log
# Journal file: C:/Xilinx/SHCodesign2021/detect011versions\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Xilinx/SHCodesign2021/detect011versions/detect011versions.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Xilinx/SHCodesign2021/detect011versions/detect011versions.srcs/sources_1/imports/detect011versions/detect011StateMachine.v" into library work [C:/Xilinx/SHCodesign2021/detect011versions/detect011versions.srcs/sources_1/imports/detect011versions/detect011StateMachine.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Xilinx/SHCodesign2021/detect011versions/detect011versions.srcs/sources_1/imports/detect011versions/detect011StateMachineV1.v" into library work [C:/Xilinx/SHCodesign2021/detect011versions/detect011versions.srcs/sources_1/imports/detect011versions/detect011StateMachineV1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Xilinx/SHCodesign2021/detect011versions/detect011versions.srcs/sources_1/imports/detect011versions/detect011withExpressions.v" into library work [C:/Xilinx/SHCodesign2021/detect011versions/detect011versions.srcs/sources_1/imports/detect011versions/detect011withExpressions.v:1]
[Sun Aug 08 15:41:26 2021] Launched synth_1...
Run output will be captured here: C:/Xilinx/SHCodesign2021/detect011versions/detect011versions.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1109.922 ; gain = 296.430
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'detect011_test_circuit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SHCodesign2021/detect011versions/detect011versions.sim/sim_1/behav'
"xvlog -m64 --relax -prj detect011_test_circuit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SHCodesign2021/detect011versions/detect011versions.srcs/sources_1/imports/detect011versions/detect011StateMachineV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module detect011StateMachineV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SHCodesign2021/detect011versions/detect011versions.srcs/sources_1/imports/detect011versions/detect011StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module detect011StateMachineV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SHCodesign2021/detect011versions/detect011versions.srcs/sources_1/imports/detect011versions/detect011withExpressions.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module detect011Expressions
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SHCodesign2021/detect011versions/detect011versions.srcs/sim_1/imports/detect011versions/detect011TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module detect011_test_circuit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SHCodesign2021/detect011versions/detect011versions.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SHCodesign2021/detect011versions/detect011versions.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto ab65b8669ae049a09d769f6f66d9732a --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot detect011_test_circuit_behav xil_defaultlib.detect011_test_circuit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.detect011StateMachineV1
Compiling module xil_defaultlib.detect011Expressions
Compiling module xil_defaultlib.detect011StateMachineV2
Compiling module xil_defaultlib.detect011_test_circuit
Compiling module xil_defaultlib.glbl
Built simulation snapshot detect011_test_circuit_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx/SHCodesign2021/detect011versions/detect011versions.sim/sim_1/behav/xsim.dir/detect011_test_circuit_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Aug 08 15:42:02 2021...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1435.422 ; gain = 284.938
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/SHCodesign2021/detect011versions/detect011versions.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "detect011_test_circuit_behav -key {Behavioral:sim_1:Functional:detect011_test_circuit} -tclbatch {detect011_test_circuit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source detect011_test_circuit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'detect011_test_circuit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1454.098 ; gain = 305.121
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: detect011Expressions
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:55 ; elapsed = 00:02:19 . Memory (MB): peak = 1509.387 ; gain = 1302.055
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'detect011Expressions' [C:/Xilinx/SHCodesign2021/detect011versions/detect011versions.srcs/sources_1/imports/detect011versions/detect011withExpressions.v:9]
INFO: [Synth 8-256] done synthesizing module 'detect011Expressions' (1#1) [C:/Xilinx/SHCodesign2021/detect011versions/detect011versions.srcs/sources_1/imports/detect011versions/detect011withExpressions.v:9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:55 ; elapsed = 00:02:19 . Memory (MB): peak = 1536.488 ; gain = 1329.156
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:55 ; elapsed = 00:02:20 . Memory (MB): peak = 1536.488 ; gain = 1329.156
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:58 ; elapsed = 00:02:21 . Memory (MB): peak = 1620.656 ; gain = 1413.324
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1620.656 ; gain = 154.980
set_property top detect011StateMachineV2 [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:07 ; elapsed = 00:04:03 . Memory (MB): peak = 1655.082 ; gain = 1447.750
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'detect011StateMachineV2' [C:/Xilinx/SHCodesign2021/detect011versions/detect011versions.srcs/sources_1/imports/detect011versions/detect011StateMachine.v:9]
	Parameter State1 bound to: 2'b00 
	Parameter State0 bound to: 2'b01 
	Parameter State011 bound to: 2'b10 
	Parameter State01 bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'detect011StateMachineV2' (1#1) [C:/Xilinx/SHCodesign2021/detect011versions/detect011versions.srcs/sources_1/imports/detect011versions/detect011StateMachine.v:9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:08 ; elapsed = 00:04:03 . Memory (MB): peak = 1659.738 ; gain = 1452.406
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:08 ; elapsed = 00:04:03 . Memory (MB): peak = 1659.738 ; gain = 1452.406
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1659.738 ; gain = 4.656
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1659.738 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sun Aug 08 15:45:47 2021...
