# ECE4750 Lab 2
5-stage pipelined processor RTL implementation.
