module Sign_extend(out, in);
  input [15:0] in;
  output reg [31:0] out;
  always @(in)
  begin
    if(in[15 +: 1] == 0)
    	out = in + 16'b0000000000000000;
    else
	out = in + 16'b1111111111111111;
  end
endmodule
