#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Apr 17 21:54:02 2025
# Process ID         : 13660
# Current directory  : C:/Users/Jing Ting.LENOVO-T14/Documents/GitHub/DSL_group_03/T04TEST/T03_CmodA7_Uart_ADC
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent54804 C:\Users\Jing Ting.LENOVO-T14\Documents\GitHub\DSL_group_03\T04TEST\T03_CmodA7_Uart_ADC\p2_cmoda7_MP3202_Demo.xpr
# Log file           : C:/Users/Jing Ting.LENOVO-T14/Documents/GitHub/DSL_group_03/T04TEST/T03_CmodA7_Uart_ADC/vivado.log
# Journal file       : C:/Users/Jing Ting.LENOVO-T14/Documents/GitHub/DSL_group_03/T04TEST/T03_CmodA7_Uart_ADC\vivado.jou
# Running On         : Lenovo-T14
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : AMD Ryzen 7 PRO 4750U with Radeon Graphics
# CPU Frequency      : 1697 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 33528 MB
# Swap memory        : 4831 MB
# Total Virtual      : 38360 MB
# Available Virtual  : 11708 MB
#-----------------------------------------------------------
start_guiWWARNING: [Board 49-91] Board repository path 'C:/Windows/System32/Ting.LENOVO-T14/Downloads/suriyaDSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/Ting.LENOVO-T14/Downloads/suriyaDSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/Downloads/DSL/Lab4/Ting.LENOVO-T14/Downloads/DSL/Lab4/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/2024.2/xhub/board_store/xilinx_board_store' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/Windows/System32/Ting.LENOVO-T14/Downloads/suriyaDSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/Ting.LENOVO-T14/Downloads/suriyaDSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/Downloads/DSL/Lab4/Ting.LENOVO-T14/Downloads/DSL/Lab4/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/Downloads/Colab_DSL_Practice25-0865141e546e601a029f7c385b6bd2fd61b6fdb0/Demo_Code/T03_CmodA7_Uart_ADC/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/Downloads/Colab_DSL_Practice25-0865141e546e601a029f7c385b6bd2fd61b6fdb0/Demo_Code/T03_CmodA7_Uart_ADC/Ting.LENOVO-T14/Downloads/Colab_DSL_Practice25-0865141e546e601a029f7c385b6bd2fd61b6fdb0/Demo_Code/T03_CmodA7_Uart_ADC/Ting.LENOVO-T14/Downloads/Colab_DSL_Practice25-0865141e546e601a029f7c385b6bd2fd61b6fdb0/Demo_Code/T03_CmodA7_Uart_ADC/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/2024.2/xhub/board_store/xilinx_board_store' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/Windows/System32/Ting.LENOVO-T14/Downloads/suriyaDSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/Ting.LENOVO-T14/Downloads/suriyaDSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/Downloads/DSL/Lab4/Ting.LENOVO-T14/Downloads/DSL/Lab4/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/Downloads/Colab_DSL_Practice25-0865141e546e601a029f7c385b6bd2fd61b6fdb0/Demo_Code/T03_CmodA7_Uart_ADC/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/Downloads/Colab_DSL_Practice25-0865141e546e601a029f7c385b6bd2fd61b6fdb0/Demo_Code/T03_CmodA7_Uart_ADC/Ting.LENOVO-T14/Downloads/Colab_DSL_Practice25-0865141e546e601a029f7c385b6bd2fd61b6fdb0/Demo_Code/T03_CmodA7_Uart_ADC/Ting.LENOVO-T14/Downloads/Colab_DSL_Practice25-0865141e546e601a029f7c385b6bd2fd61b6fdb0/Demo_Code/T03_CmodA7_Uart_ADC/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/2024.2/xhub/board_store/xilinx_board_store' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/Windows/System32/Ting.LENOVO-T14/Downloads/suriyaDSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/Ting.LENOVO-T14/Downloads/suriyaDSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/Downloads/DSL/Lab4/Ting.LENOVO-T14/Downloads/DSL/Lab4/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/Downloads/Colab_DSL_Practice25-0865141e546e601a029f7c385b6bd2fd61b6fdb0/Demo_Code/T03_CmodA7_Uart_ADC/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/Downloads/Colab_DSL_Practice25-0865141e546e601a029f7c385b6bd2fd61b6fdb0/Demo_Code/T03_CmodA7_Uart_ADC/Ting.LENOVO-T14/Downloads/Colab_DSL_Practice25-0865141e546e601a029f7c385b6bd2fd61b6fdb0/Demo_Code/T03_CmodA7_Uart_ADC/Ting.LENOVO-T14/Downloads/Colab_DSL_Practice25-0865141e546e601a029f7c385b6bd2fd61b6fdb0/Demo_Code/T03_CmodA7_Uart_ADC/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/2024.2/xhub/board_store/xilinx_board_store' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/Windows/System32/Ting.LENOVO-T14/Downloads/suriyaDSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/Ting.LENOVO-T14/Downloads/suriyaDSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/Downloads/DSL/Lab4/Ting.LENOVO-T14/Downloads/DSL/Lab4/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/Downloads/Colab_DSL_Practice25-0865141e546e601a029f7c385b6bd2fd61b6fdb0/Demo_Code/T03_CmodA7_Uart_ADC/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/Downloads/Colab_DSL_Practice25-0865141e546e601a029f7c385b6bd2fd61b6fdb0/Demo_Code/T03_CmodA7_Uart_ADC/Ting.LENOVO-T14/Downloads/Colab_DSL_Practice25-0865141e546e601a029f7c385b6bd2fd61b6fdb0/Demo_Code/T03_CmodA7_Uart_ADC/Ting.LENOVO-T14/Downloads/Colab_DSL_Practice25-0865141e546e601a029f7c385b6bd2fd61b6fdb0/Demo_Code/T03_CmodA7_Uart_ADC/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/Ting.LENOVO-T14/AppData/Roaming/Xilinx/Vivado/2024.2/xhub/board_store/xilinx_board_store' does not exist, it will not be used to search board files.
open_project {C:/Users/Jing Ting.LENOVO-T14/Documents/GitHub/DSL_group_03/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Jing Ting.LENOVO-T14/Documents/GitHub/DSL_group_03/T04TEST/T03_CmodA7_Uart_ADC'
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Jing Ting.LENOVO-T14/Documents/GitHub/DSL_group_03/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 18 10:19:54 2025...
date_compile_order -fileset sim_1uexit
INFO: [Common 17-206] Exiting VWARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Jing Ting.LENOVO-T14\Documents\GitHub\DSL_group_03\T04TEST\T03_CmodA7_Uart_ADC\p2_cmoda7_MP3202_Demo.srcs\sources_1\new\clock_div.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Jing Ting.LENOVO-T14\Documents\GitHub\DSL_group_03\T04TEST\T03_CmodA7_Uart_ADC\p2_cmoda7_MP3202_Demo.srcs\sources_1\new\topmodule.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Jing Ting.LENOVO-T14\Documents\GitHub\DSL_group_03\T04TEST\T03_CmodA7_Uart_ADC\p2_cmoda7_MP3202_Demo.srcs\sources_1\new\clock_div.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Jing Ting.LENOVO-T14\Documents\GitHub\DSL_group_03\T04TEST\T03_CmodA7_Uart_ADC\p2_cmoda7_MP3202_Demo.srcs\sources_1\new\clock_div.v:]
launch_runs impl_1 -to_step write_bitstream
[Fri Apr 18 10:47:28 2025] Launched synth_1...
Run output will be captured here: C:/Users/Jing Ting.LENOVO-T14/Documents/GitHub/DSL_group_03/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.runs/synth_1/runme.log
ERROR: [Common 17-180] Spawn failed: No error
[Fri Apr 18 10:47:29 2025] Launched impl_1...
Run output will be captured here: C:/Users/Jing Ting.LENOVO-T14/Documents/GitHub/DSL_group_03/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.runs/impl_1/runme.log
ERROR: [Common 17-39] 'launch_runs' failed due to earlier errors.
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 31 2024-02:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1208.562 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210328B99808A
set_property PROGRAM.FILE {C:/Users/Jing Ting.LENOVO-T14/Documents/GitHub/DSL_group_03/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {mx25l3273f-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Jing Ting.LENOVO-T14\Documents\GitHub\DSL_group_03\T04TEST\T03_CmodA7_Uart_ADC\p2_cmoda7_MP3202_Demo.srcs\sources_1\new\clock_div.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Jing Ting.LENOVO-T14\Documents\GitHub\DSL_group_03\T04TEST\T03_CmodA7_Uart_ADC\p2_cmoda7_MP3202_Demo.srcs\sources_1\new\topmodule.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Jing Ting.LENOVO-T14\Documents\GitHub\DSL_group_03\T04TEST\T03_CmodA7_Uart_ADC\p2_cmoda7_MP3202_Demo.srcs\sources_1\new\clock_div.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Jing Ting.LENOVO-T14\Documents\GitHub\DSL_group_03\T04TEST\T03_CmodA7_Uart_ADC\p2_cmoda7_MP3202_Demo.srcs\sources_1\new\clock_div.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Jing Ting.LENOVO-T14/Documents/GitHub/DSL_group_03/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.srcs/utils_1/imports/synth_1/top_module.dcp with file C:/Users/Jing Ting.LENOVO-T14/Documents/GitHub/DSL_group_03/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.runs/synth_1/top_module.dcp
launch_runs impl_1 -to_step write_bitstream
[Fri Apr 18 13:40:15 2025] Launched synth_1...
Run output will be captured here: C:/Users/Jing Ting.LENOVO-T14/Documents/GitHub/DSL_group_03/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.runs/synth_1/runme.log
[Fri Apr 18 13:40:15 2025] Launched impl_1...
Run output will be captured here: C:/Users/Jing Ting.LENOVO-T14/Documents/GitHub/DSL_group_03/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Jing Ting.LENOVO-T14\Documents\GitHub\DSL_group_03\T04TEST\T03_CmodA7_Uart_ADC\p2_cmoda7_MP3202_Demo.srcs\sources_1\new\clock_div.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Jing Ting.LENOVO-T14\Documents\GitHub\DSL_group_03\T04TEST\T03_CmodA7_Uart_ADC\p2_cmoda7_MP3202_Demo.srcs\sources_1\new\topmodule.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Jing Ting.LENOVO-T14\Documents\GitHub\DSL_group_03\T04TEST\T03_CmodA7_Uart_ADC\p2_cmoda7_MP3202_Demo.srcs\sources_1\new\topmodule.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Jing Ting.LENOVO-T14\Documents\GitHub\DSL_group_03\T04TEST\T03_CmodA7_Uart_ADC\p2_cmoda7_MP3202_Demo.srcs\sources_1\new\topmodule.v:]
ERROR: [Common 17-180] Spawn failed: No error
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 31 2024-02:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1276.488 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210328B99808A
set_property PROGRAM.FILE {C:\Users\Jing Ting.LENOVO-T14\Desktop\LAB 3.1\DSL_group_03-main\T04TEST\T03_CmodA7_Uart_ADC\p2_cmoda7_MP3202_Demo.runs\impl_1\top_module.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {mx25l3273f-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Jing Ting.LENOVO-T14/Documents/GitHub/DSL_group_03/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Jing Ting.LENOVO-T14\Documents\GitHub\DSL_group_03\T04TEST\T03_CmodA7_Uart_ADC\p2_cmoda7_MP3202_Demo.srcs\sources_1\new\clock_div.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Jing Ting.LENOVO-T14\Documents\GitHub\DSL_group_03\T04TEST\T03_CmodA7_Uart_ADC\p2_cmoda7_MP3202_Demo.srcs\sources_1\new\topmodule.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Jing Ting.LENOVO-T14\Documents\GitHub\DSL_group_03\T04TEST\T03_CmodA7_Uart_ADC\p2_cmoda7_MP3202_Demo.srcs\sources_1\new\clock_div.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Jing Ting.LENOVO-T14\Documents\GitHub\DSL_group_03\T04TEST\T03_CmodA7_Uart_ADC\p2_cmoda7_MP3202_Demo.srcs\sources_1\new\clock_div.v:]
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Jing Ting.LENOVO-T14/Documents/GitHub/DSL_group_03/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.srcs/utils_1/imports/synth_1/top_module.dcp with file C:/Users/Jing Ting.LENOVO-T14/Documents/GitHub/DSL_group_03/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.runs/synth_1/top_module.dcp
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-39] 'reset_runs' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Jing Ting.LENOVO-T14\Documents\GitHub\DSL_group_03\T04TEST\T03_CmodA7_Uart_ADC\p2_cmoda7_MP3202_Demo.srcs\sources_1\new\clock_div.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Jing Ting.LENOVO-T14\Documents\GitHub\DSL_group_03\T04TEST\T03_CmodA7_Uart_ADC\p2_cmoda7_MP3202_Demo.srcs\sources_1\new\topmodule.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Jing Ting.LENOVO-T14\Documents\GitHub\DSL_group_03\T04TEST\T03_CmodA7_Uart_ADC\p2_cmoda7_MP3202_Demo.srcs\sources_1\new\clock_div.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Jing Ting.LENOVO-T14\Documents\GitHub\DSL_group_03\T04TEST\T03_CmodA7_Uart_ADC\p2_cmoda7_MP3202_Demo.srcs\sources_1\new\clock_div.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_runs impl_1 -to_step write_bitstream
[Fri Apr 18 13:50:49 2025] Launched synth_1...
Run output will be captured here: C:/Users/Jing Ting.LENOVO-T14/Documents/GitHub/DSL_group_03/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.runs/synth_1/runme.log
[Fri Apr 18 13:50:49 2025] Launched impl_1...
Run output will be captured here: C:/Users/Jing Ting.LENOVO-T14/Documents/GitHub/DSL_group_03/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 31 2024-02:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1294.543 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210328B99808A
set_property PROGRAM.FILE {C:/Users/Jing Ting.LENOVO-T14/Documents/GitHub/DSL_group_03/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {mx25l3273f-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Jing Ting.LENOVO-T14/Documents/GitHub/DSL_group_03/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Jing Ting.LENOVO-T14/Documents/GitHub/DSL_group_03/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Jing Ting.LENOVO-T14\Documents\GitHub\DSL_group_03\T04TEST\T03_CmodA7_Uart_ADC\p2_cmoda7_MP3202_Demo.srcs\sources_1\new\clock_div.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Jing Ting.LENOVO-T14\Documents\GitHub\DSL_group_03\T04TEST\T03_CmodA7_Uart_ADC\p2_cmoda7_MP3202_Demo.srcs\sources_1\new\topmodule.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Jing Ting.LENOVO-T14\Documents\GitHub\DSL_group_03\T04TEST\T03_CmodA7_Uart_ADC\p2_cmoda7_MP3202_Demo.srcs\sources_1\new\clock_div.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Jing Ting.LENOVO-T14\Documents\GitHub\DSL_group_03\T04TEST\T03_CmodA7_Uart_ADC\p2_cmoda7_MP3202_Demo.srcs\sources_1\new\clock_div.v:]
ERROR: [Common 17-180] Spawn failed: No error
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Jing Ting.LENOVO-T14/Documents/GitHub/DSL_group_03/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.srcs/utils_1/imports/synth_1/top_module.dcp with file C:/Users/Jing Ting.LENOVO-T14/Documents/GitHub/DSL_group_03/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.runs/synth_1/top_module.dcp
launch_runs impl_1 -to_step write_bitstream
[Fri Apr 18 15:18:07 2025] Launched synth_1...
Run output will be captured here: C:/Users/Jing Ting.LENOVO-T14/Documents/GitHub/DSL_group_03/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.runs/synth_1/runme.log
[Fri Apr 18 15:18:07 2025] Launched impl_1...
Run output will be captured here: C:/Users/Jing Ting.LENOVO-T14/Documents/GitHub/DSL_group_03/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Jing Ting.LENOVO-T14\Documents\GitHub\DSL_group_03\T04TEST\T03_CmodA7_Uart_ADC\p2_cmoda7_MP3202_Demo.srcs\sources_1\new\clock_div.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Jing Ting.LENOVO-T14\Documents\GitHub\DSL_group_03\T04TEST\T03_CmodA7_Uart_ADC\p2_cmoda7_MP3202_Demo.srcs\sources_1\new\topmodule.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Jing Ting.LENOVO-T14\Documents\GitHub\DSL_group_03\T04TEST\T03_CmodA7_Uart_ADC\p2_cmoda7_MP3202_Demo.srcs\sources_1\new\clock_div.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Jing Ting.LENOVO-T14\Documents\GitHub\DSL_group_03\T04TEST\T03_CmodA7_Uart_ADC\p2_cmoda7_MP3202_Demo.srcs\sources_1\new\clock_div.v:]
ERROR: [Common 17-180] Spawn failed: No error
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Jing Ting.LENOVO-T14/Documents/GitHub/DSL_group_03/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_project
open_project {C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/T04TEST/T03_CmodA7_Uart_ADC'
INFO: [Project 1-313] Project file moved from 'C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project {C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/T04TEST/T03_CmodA7_Uart_ADC'
INFO: [Project 1-313] Project file moved from 'C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.srcs/utils_1/imports/synth_1/top_module.dcp with file C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.runs/synth_1/top_module.dcp
launch_runs impl_1 -to_step write_bitstream
[Fri Apr 18 15:24:45 2025] Launched synth_1...
Run output will be captured here: C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.runs/synth_1/runme.log
[Fri Apr 18 15:24:45 2025] Launched impl_1...
Run output will be captured here: C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.runs/impl_1/runme.log
close_project
open_project {C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/T04TEST/T03_CmodA7_Uart_ADC'
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 31 2024-02:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1300.746 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210328B99808A
set_property PROGRAM.FILE {C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {mx25l3273f-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210328B99808A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210328B99808A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_hw_manager
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.srcs/utils_1/imports/synth_1/top_module.dcp with file C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.runs/synth_1/top_module.dcp
launch_runs impl_1 -to_step write_bitstream
[Fri Apr 18 15:36:32 2025] Launched synth_1...
Run output will be captured here: C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.runs/synth_1/runme.log
[Fri Apr 18 15:36:32 2025] Launched impl_1...
Run output will be captured here: C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 31 2024-02:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1317.027 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210328B99808A
set_property PROGRAM.FILE {C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {mx25l3273f-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
close_hw_manager
update_compile_order -fileset sources_1
close_project
open_project {C:/Users/Jing Ting.LENOVO-T14/Documents/GitHub/DSL_group_03/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Jing Ting.LENOVO-T14/Documents/GitHub/DSL_group_03/T04TEST/T03_CmodA7_Uart_ADC'
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Jing Ting.LENOVO-T14/Documents/GitHub/DSL_group_03/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Jing Ting.LENOVO-T14/Documents/GitHub/DSL_group_03/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.srcs/utils_1/imports/synth_1/top_module.dcp with file C:/Users/Jing Ting.LENOVO-T14/Documents/GitHub/DSL_group_03/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.runs/synth_1/top_module.dcp
launch_runs impl_1 -to_step write_bitstream
[Fri Apr 18 16:29:47 2025] Launched synth_1...
Run output will be captured here: C:/Users/Jing Ting.LENOVO-T14/Documents/GitHub/DSL_group_03/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.runs/synth_1/runme.log
[Fri Apr 18 16:29:47 2025] Launched impl_1...
Run output will be captured here: C:/Users/Jing Ting.LENOVO-T14/Documents/GitHub/DSL_group_03/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 31 2024-02:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1384.859 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210328B99808A
set_property PROGRAM.FILE {C:\Users\Jing Ting.LENOVO-T14\Desktop\LAB 3.1\DSL_group_03-main\T04TEST\T03_CmodA7_Uart_ADC\p2_cmoda7_MP3202_Demo.runs\impl_1\top_module.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {mx25l3273f-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Jing Ting.LENOVO-T14/Documents/GitHub/DSL_group_03/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Jing Ting.LENOVO-T14/Documents/GitHub/DSL_group_03/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.srcs/utils_1/imports/synth_1/top_module.dcp with file C:/Users/Jing Ting.LENOVO-T14/Documents/GitHub/DSL_group_03/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.runs/synth_1/top_module.dcp
launch_runs impl_1 -to_step write_bitstream
[Fri Apr 18 16:46:23 2025] Launched synth_1...
Run output will be captured here: C:/Users/Jing Ting.LENOVO-T14/Documents/GitHub/DSL_group_03/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.runs/synth_1/runme.log
[Fri Apr 18 16:46:23 2025] Launched impl_1...
Run output will be captured here: C:/Users/Jing Ting.LENOVO-T14/Documents/GitHub/DSL_group_03/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Jing Ting.LENOVO-T14/Documents/GitHub/DSL_group_03/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.srcs/utils_1/imports/synth_1/top_module.dcp with file C:/Users/Jing Ting.LENOVO-T14/Documents/GitHub/DSL_group_03/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.runs/synth_1/top_module.dcp
launch_runs impl_1 -to_step write_bitstream
[Sat Apr 19 23:16:23 2025] Launched synth_1...
Run output will be captured here: C:/Users/Jing Ting.LENOVO-T14/Documents/GitHub/DSL_group_03/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.runs/synth_1/runme.log
[Sat Apr 19 23:16:24 2025] Launched impl_1...
Run output will be captured here: C:/Users/Jing Ting.LENOVO-T14/Documents/GitHub/DSL_group_03/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 31 2024-02:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1384.859 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210328B99808A
set_property PROGRAM.FILE {C:/Users/Jing Ting.LENOVO-T14/Documents/GitHub/DSL_group_03/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {mx25l3273f-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Jing Ting.LENOVO-T14/Documents/GitHub/DSL_group_03/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Jing Ting.LENOVO-T14/Documents/GitHub/DSL_group_03/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.srcs/utils_1/imports/synth_1/top_module.dcp with file C:/Users/Jing Ting.LENOVO-T14/Documents/GitHub/DSL_group_03/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.runs/synth_1/top_module.dcp
launch_runs impl_1 -to_step write_bitstream
[Sun Apr 20 00:39:21 2025] Launched synth_1...
Run output will be captured here: C:/Users/Jing Ting.LENOVO-T14/Documents/GitHub/DSL_group_03/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.runs/synth_1/runme.log
[Sun Apr 20 00:39:21 2025] Launched impl_1...
Run output will be captured here: C:/Users/Jing Ting.LENOVO-T14/Documents/GitHub/DSL_group_03/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 31 2024-02:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1384.859 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210328B99808A
set_property PROGRAM.FILE {C:/Users/Jing Ting.LENOVO-T14/Documents/GitHub/DSL_group_03/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {mx25l3273f-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Jing Ting.LENOVO-T14/Documents/GitHub/DSL_group_03/T04TEST/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
