/***************************************************************************
 * liby1 - MT6572 AFE (/dev/eac) & MT6323 PMIC DAC / Headphone Amp / ADC
 ****************************************************************************/

#include <stdio.h>
#include <stdlib.h>
#include <stdbool.h>
#include <stdint.h>
#include <string.h>
#include <unistd.h>
#include <fcntl.h>
#include <errno.h>
#include <sys/ioctl.h>
#include <sys/stat.h>
#include <sys/types.h>
#include <sys/sysmacros.h>

#ifndef makedev
#define makedev(maj, min) (((maj) << 8) | (min))
#endif

#include "liby1.h"

#define SET_SPEAKER_OFF          0x400443a2
#define SET_HEADPHONE_ON         0x400443a4
#define SET_HEADPHONE_OFF        0x400443a5
#define SET_EARPIECE_OFF         0x400443a7
#define AUDDRV_ALLOCATE_DL1_BUF  0xc0044310
#define AUDDRV_FREE_DL1_BUF      0xc0044311
#define FREE_MEMIF_BUF           0xc004431f
#define SET_MEMIF_FP             0xc0044320
#define FREE_MEMIF_FP            0xc0044321
#define AUDDRV_SET_AFEREG        0xc0044300
#define AUDDRV_SET_ANAREG        0xc0044302
#define AUDDRV_GET_ANAREG        0xc0044303
#define AUD_DRV_AFE_CLK          0xc0044355
#define AUD_DRV_AIF_CLK          0xc0044351

#define MT6323_AUDTOP_CON5       0x070a

struct y1_reg_ctl {
    uint32_t offset;
    uint32_t value;
    uint32_t mask;
};

static int eac_fd = -1;
static unsigned long current_sampr = 44100;
static unsigned long programmed_sampr = 0;
static int current_hp_idx_l = -1;
static int current_hp_idx_r = -1;
static int saved_hp_idx_l = 7;
static int saved_hp_idx_r = 7;
static bool dma_is_running = false;
static bool deep_idle_enabled = true;
static bool cpu_powerdown_enabled = true;
static int wakelock_fd = -1;

static inline int set_afereg(int fd, uint32_t offset, uint32_t val, uint32_t mask)
{
    struct y1_reg_ctl reg = { offset, val, mask };
    return ioctl(fd, AUDDRV_SET_AFEREG, &reg);
}

static inline int set_anareg(int fd, uint32_t offset, uint32_t val, uint32_t mask)
{
    struct y1_reg_ctl reg = { offset, val, mask };
    return ioctl(fd, AUDDRV_SET_ANAREG, &reg);
}

static inline uint32_t get_anareg(int fd, uint32_t offset)
{
    struct y1_reg_ctl reg = { offset, 0, ~0U };
    if (ioctl(fd, AUDDRV_GET_ANAREG, &reg) == 0)
        return reg.value;
    return 0;
}

static inline void top_ctl_trigger(int fd)
{
    uint32_t val = get_anareg(fd, 0x4016);
    uint32_t toggle = (val ^ 0x300) & 0x300;
    set_anareg(fd, 0x4016, toggle, 0x300);
}

static void audio_clocks(int on)
{
    if (eac_fd < 0)
        return;
    ioctl(eac_fd, AUD_DRV_AFE_CLK, on);
    ioctl(eac_fd, AUD_DRV_AIF_CLK, on);
}

static void ensure_eac_node(void)
{
    int maj = 10, min = -1;
    FILE *fp = fopen("/sys/class/misc/eac/dev", "r");
    if (fp) {
        if (fscanf(fp, "%d:%d", &maj, &min) == 2 && min >= 0) {
            struct stat st;
            if (stat("/dev/eac", &st) != 0 || !S_ISCHR(st.st_mode) || st.st_rdev != (dev_t)makedev(maj, min)) {
                y1_logf("[liby1-audio] Discovered /sys/class/misc/eac/dev: major %d, minor %d\n", maj, min);
                unlink("/dev/eac");
                mknod("/dev/eac", S_IFCHR | 0666, makedev(maj, min));
            }
        }
        fclose(fp);
    }
}

static void calc_rate_params(unsigned long sampr, uint32_t *dac_con1, uint32_t *rate_code, uint32_t *pmic_newif_rate)
{
    switch (sampr) {
    case 48000:
        *dac_con1 = 0x83001803;
        *rate_code = 10;
        *pmic_newif_rate = 8;
        break;
    case 32000:
        *dac_con1 = 0x63001803;
        *rate_code = 8;
        *pmic_newif_rate = 6;
        break;
    case 24000:
        *dac_con1 = 0x53001803;
        *rate_code = 6;
        *pmic_newif_rate = 5;
        break;
    case 22050:
        *dac_con1 = 0x43001803;
        *rate_code = 5;
        *pmic_newif_rate = 4;
        break;
    case 16000:
        *dac_con1 = 0x33001823;
        *rate_code = 4;
        *pmic_newif_rate = 3;
        break;
    case 12000:
        *dac_con1 = 0x23001803;
        *rate_code = 2;
        *pmic_newif_rate = 2;
        break;
    case 11025:
        *dac_con1 = 0x13001803;
        *rate_code = 1;
        *pmic_newif_rate = 1;
        break;
    case 8000:
        *dac_con1 = 0x03001823;
        *rate_code = 0;
        *pmic_newif_rate = 0;
        break;
    case 44100:
    default:
        *dac_con1 = 0x73001803;
        *rate_code = 9;
        *pmic_newif_rate = 7;
        break;
    }
}

int y1_pmic_read_reg(uint32_t offset)
{
    if (eac_fd < 0)
        return -1;
    struct y1_reg_ctl reg = { offset, 0, ~0U };
    if (ioctl(eac_fd, AUDDRV_GET_ANAREG, &reg) == 0)
        return (int)reg.value;
    return -1;
}

int y1_pmic_write_reg(uint32_t offset, uint32_t val, uint32_t mask)
{
    if (eac_fd < 0)
        return -1;
    return set_anareg(eac_fd, offset, val, mask);
}

int y1_afe_write_reg(uint32_t offset, uint32_t val, uint32_t mask)
{
    if (eac_fd < 0)
        return -1;
    return set_afereg(eac_fd, offset, val, mask);
}

void y1_pmic_tune_accdet_debounce(void)
{
    if (eac_fd >= 0) {
        set_anareg(eac_fd, 0x0786, 0x0180, 0xffff);
        set_anareg(eac_fd, 0x0788, 0x0180, 0xffff);
    }
}

bool y1_audio_is_open(void)
{
    return eac_fd >= 0;
}

int y1_audio_get_fd(void)
{
    return eac_fd;
}

int y1_audio_open(unsigned long sample_rate)
{
    if (sample_rate == 0)
        sample_rate = current_sampr ? current_sampr : 44100;
    current_sampr = sample_rate;

    if (eac_fd >= 0)
        return 0;

    ensure_eac_node();
    eac_fd = open("/dev/eac", O_RDWR | O_CLOEXEC);
    if (eac_fd < 0) {
        y1_logf("[liby1-audio] ERROR: open(/dev/eac) failed: %s (errno=%d)\n", strerror(errno), errno);
        return -1;
    }
    y1_logf("[liby1-audio] open(/dev/eac) SUCCESS (fd=%d)\n", eac_fd);

    /* 1. Turn on Audio Clocks (Clock 4: AFE, Clock 1: AIF) */
    ioctl(eac_fd, AUD_DRV_AFE_CLK, 1);
    ioctl(eac_fd, AUD_DRV_AIF_CLK, 1);

    /* 2. Reset and release any previous buffer or filp reservation */
    ioctl(eac_fd, FREE_MEMIF_FP, 0);
    ioctl(eac_fd, AUDDRV_FREE_DL1_BUF, 0);
    ioctl(eac_fd, FREE_MEMIF_BUF, 0);

    /* 3. Allocate coherent DL1 DMA ring buffer (32768 bytes) */
    int ret_alloc = ioctl(eac_fd, AUDDRV_ALLOCATE_DL1_BUF, 32768);
    y1_logf("[liby1-audio] AUDDRV_ALLOCATE_DL1_BUF(32768) returned %d (errno=%d %s)\n",
            ret_alloc, errno, ret_alloc < 0 ? strerror(errno) : "OK");

    /* 4. Configure DL1 interface to this file descriptor */
    int ret_fp = ioctl(eac_fd, SET_MEMIF_FP, 0);
    y1_logf("[liby1-audio] SET_MEMIF_FP(0) returned %d (errno=%d %s)\n",
            ret_fp, errno, ret_fp < 0 ? strerror(errno) : "OK");

    /* 5. Set up AFE Digital Interconnections: DL1 -> I2S Out */
    set_afereg(eac_fd, 0x24, 1 << 21, 1 << 21); /* DL1 Left -> I2S Out Left (CONN1 bit 21) */
    set_afereg(eac_fd, 0x28, 1 << 6,  1 << 6);  /* DL1 Right -> I2S Out Right (CONN2 bit 6) */

    /* 6. Configure sample rate registers */
    uint32_t dac_con1, rate_code, pmic_newif_rate;
    calc_rate_params(sample_rate, &dac_con1, &rate_code, &pmic_newif_rate);

    set_afereg(eac_fd, 0x14, rate_code, 0x0f);                  /* AFE_DAC_CON1: DL1 */
    set_afereg(eac_fd, 0x3a0, (rate_code << 4) | 1, 0xf1);      /* AFE_IRQ_MCU_CON: IRQ1 & IRQ1 Enable */
    set_afereg(eac_fd, 0x3ac, 1024, ~0U);                       /* AFE_IRQ_MCU_CNT1: 1024 samples period */
    set_afereg(eac_fd, 0x108, dac_con1, ~0U);                   /* AFE_PMIC_NEWIF_CFG0 */
    set_afereg(eac_fd, 0x10c, 0xf74f0000, ~0U);                 /* AFE_PMIC_NEWIF_CFG1 */
    set_afereg(eac_fd, 0x34, (rate_code << 8) | 0x09, ~0U);     /* AFE_I2S_CON1: 16-bit stereo */
    set_afereg(eac_fd, 0x124, 1, 1);                            /* AFE_PMIC_NEWIF_CFG2: Enable I2S DAC */
    set_afereg(eac_fd, 0x4c4, 0, 0x10);                         /* Clear bit 4 of 0x4c4 */

    /* 7. Enable AFE Master Switch (bit 0: AFE_ON) and DL1 DMA (bit 1: DL1_ON) */
    set_afereg(eac_fd, 0x10, (1 << 0) | (1 << 1), (1 << 0) | (1 << 1));
    dma_is_running = true;

    /* 8. Mute unused endpoints */
    ioctl(eac_fd, SET_SPEAKER_OFF, 0);
    ioctl(eac_fd, SET_EARPIECE_OFF, 0);

    /* 9. Power up MT6323 PMIC Audio Clocks */
    set_anareg(eac_fd, 0x106, 1, 0xffff);        /* PMIC TOP_CKPDN_CON0: Power on audio clock */
    set_anareg(eac_fd, 0x10c, 0x100, 0x100);    /* PMIC TOP_CKG_CON1 bit 8: Audio 13M clock gating */

    /* 10. Power up MT6323 PMIC Audio Downlink DAC & Clocks */
    set_anareg(eac_fd, 0x700, 0x7800, 0x7f80);
    set_anareg(eac_fd, 0x704, 0x00f0, 0x00ff);
    set_anareg(eac_fd, 0x702, 0x0500, 0x0700); /* Maximum preamp buffer gain Right (5 << 8) */
    set_anareg(eac_fd, 0x700, 0x0050, 0x0070); /* Maximum preamp buffer gain Left (5 << 4) */
    set_anareg(eac_fd, 0x710, 0x0008, 0x0008);
    set_anareg(eac_fd, 0x700, 0x0180, 0x0180);
    set_anareg(eac_fd, 0x704, 0x0003, 0x0003);

    /* 11. Power up and configure MT6323 PMIC Headphone Amplifier */
    set_anareg(eac_fd, 0x70c, 0xf7f2, 0xffff);
    set_anareg(eac_fd, 0x700, 0x7000, 0xf000);
    set_anareg(eac_fd, 0x70a, 0x0014, 0xffff);
    set_anareg(eac_fd, 0x708, 0x007c, 0xffff);
    usleep(10000); /* 10ms settling time */
    set_anareg(eac_fd, 0x70c, 0xf5ba, 0xffff);

    current_hp_idx_l = -1;
    current_hp_idx_r = -1;
    y1_audio_set_hp_analog_gain(saved_hp_idx_l, saved_hp_idx_r);
    ioctl(eac_fd, SET_HEADPHONE_ON, 3);

    /* 12. Configure MT6323 PMIC Digital Audio Downlink (NewIF & Codec) */
    set_anareg(eac_fd, 0x4024, (pmic_newif_rate << 12) | 0x330, 0xffff); /* PMIC NewIF DL */
    set_anareg(eac_fd, 0x4002, rate_code, 0x0f);                          /* PMIC Codec DL */
    set_anareg(eac_fd, 0x4006, 0, 0xffff);                                /* PMIC DL Left digital gain: 0dB */
    set_anareg(eac_fd, 0x4008, 0, 0xffff);                                /* PMIC DL Right digital gain: 0dB */
    set_anareg(eac_fd, 0x4014, 1, 1);                                     /* PMIC Downlink channel enable */

    /* 13. PMIC CDC Clock Synchronization & Master Enable */
    top_ctl_trigger(eac_fd);
    set_anareg(eac_fd, 0x4000, 1, 1);                                     /* PMIC TOP_CON0: Audio Digital Master ON */

    programmed_sampr = sample_rate;
    y1_log("[liby1-audio] MT6323 PMIC Digital Audio Codec & Headphone Amp fully configured.\n");
    return 0;
}

void y1_audio_close(void)
{
    if (eac_fd < 0)
        return;

    set_afereg(eac_fd, 0x10, 0, 1 << 1);
    ioctl(eac_fd, SET_HEADPHONE_OFF, 0);
    set_anareg(eac_fd, 0x4014, 0, 1);
    set_anareg(eac_fd, 0x4000, 0, 1);
    top_ctl_trigger(eac_fd);

    /* Power down MT6323 analog headphone amp, charge pump, preamps, and DACs */
    set_anareg(eac_fd, 0x70a, 0x0000, 0xffff);
    set_anareg(eac_fd, 0x708, 0x0000, 0xffff);
    set_anareg(eac_fd, 0x70c, 0x0000, 0xffff);
    set_anareg(eac_fd, 0x704, 0x0000, 0x00ff);
    set_anareg(eac_fd, 0x702, 0x0000, 0x0700);
    set_anareg(eac_fd, 0x700, 0x0000, 0xfffa);
    set_anareg(eac_fd, 0x710, 0x0000, 0x0008);

    /* Gate PMIC 13MHz audio clock */
    set_anareg(eac_fd, 0x10c, 0x0000, 0x0100);
    set_anareg(eac_fd, 0x106, 0x0000, 0xffff);
    set_afereg(eac_fd, 0x10, 0, 1 << 0);

    /* Release DL1 DMA buffer and close /dev/eac so AudDrv_release() drops kernel audio wakelocks */
    ioctl(eac_fd, FREE_MEMIF_FP, 0);
    ioctl(eac_fd, AUDDRV_FREE_DL1_BUF, 0);
    ioctl(eac_fd, FREE_MEMIF_BUF, 0);
    audio_clocks(0);
    close(eac_fd);
    eac_fd = -1;

    programmed_sampr = 0;
    current_hp_idx_l = -1;
    current_hp_idx_r = -1;
    dma_is_running = false;
}

bool y1_audio_set_sample_rate(unsigned long sampr)
{
    current_sampr = sampr;
    if (eac_fd < 0)
        return true;
    if (sampr == programmed_sampr)
        return true;

    uint32_t dac_con1;
    uint32_t rate_code;
    uint32_t pmic_newif_rate;
    calc_rate_params(sampr, &dac_con1, &rate_code, &pmic_newif_rate);

    y1_logf("[liby1-audio] program_hw_sampr: %lu Hz\n", sampr);

    /* 1. Pause DL1 DMA during clock and PLL reconfiguration */
    set_afereg(eac_fd, 0x10, 0, 1 << 1);

    /* 2. Gate PMIC digital audio paths before reconfiguring clock dividers.
     * MT6323 internal digital FIR interpolation filters corrupt their history
     * state if sample rate dividers change while the processing pipeline is active. */
    set_anareg(eac_fd, 0x4014, 0, 1);  /* Disable PMIC downlink channel */
    set_anareg(eac_fd, 0x4000, 0, 1);  /* Disable PMIC Audio Digital Master */

    /* 3. Flush and reset coherent DL1 DMA ring buffer pointers to byte 0. */
    ioctl(eac_fd, FREE_MEMIF_FP, 0);
    ioctl(eac_fd, AUDDRV_FREE_DL1_BUF, 0);
    ioctl(eac_fd, AUDDRV_ALLOCATE_DL1_BUF, 32768);
    ioctl(eac_fd, SET_MEMIF_FP, 0);

    /* 4. Configure AFE digital interconnections: DL1 -> I2S Out */
    set_afereg(eac_fd, 0x24, 1 << 21, 1 << 21);
    set_afereg(eac_fd, 0x28, 1 << 6,  1 << 6);

    bool ok = true;
    if (set_afereg(eac_fd, 0x14, rate_code, 0x0f) < 0) ok = false;
    if (set_afereg(eac_fd, 0x3a0, (rate_code << 4) | 1, 0xf1) < 0) ok = false;
    if (set_afereg(eac_fd, 0x3ac, 1024, ~0U) < 0) ok = false;
    if (set_afereg(eac_fd, 0x108, dac_con1, ~0U) < 0) ok = false;
    if (set_afereg(eac_fd, 0x34, (rate_code << 8) | 0x09, ~0U) < 0) ok = false;
    if (set_anareg(eac_fd, 0x4024, (pmic_newif_rate << 12) | 0x330, 0xffff) < 0) ok = false;
    if (set_anareg(eac_fd, 0x4002, rate_code, 0x0f) < 0) ok = false;

    set_anareg(eac_fd, 0x4006, 0, 0xffff);
    set_anareg(eac_fd, 0x4008, 0, 0xffff);
    set_anareg(eac_fd, 0x4014, 1, 1);
    top_ctl_trigger(eac_fd);
    set_anareg(eac_fd, 0x4000, 1, 1);

    usleep(5000);

    /* Resume DL1 DMA if active */
    if (dma_is_running) {
        set_afereg(eac_fd, 0x10, (1 << 0) | (1 << 1), (1 << 0) | (1 << 1));
    }

    if (ok)
        programmed_sampr = sampr;
    return ok;
}

unsigned long y1_audio_get_sample_rate(void)
{
    return current_sampr;
}

void y1_audio_set_hp_analog_gain(int idx_l, int idx_r)
{
    if (idx_l < 0) idx_l = 0;
    if (idx_l > 7) idx_l = 7;
    if (idx_r < 0) idx_r = 0;
    if (idx_r > 7) idx_r = 7;

    saved_hp_idx_l = idx_l;
    saved_hp_idx_r = idx_r;

    if (eac_fd < 0)
        return;

    if (idx_l == current_hp_idx_l && idx_r == current_hp_idx_r)
        return;

    current_hp_idx_l = idx_l;
    current_hp_idx_r = idx_r;

    /* Bits [14:12] = HPL Gain (0..7), Bits [10:8] = HPR Gain (0..7).
     * Mask 0x7700 preserves HP mux/power bits [4:0] (0x0014) without pop. */
    uint32_t con5_gain = ((uint32_t)(idx_l & 0x7) << 12) |
                         ((uint32_t)(idx_r & 0x7) << 8);
    set_anareg(eac_fd, MT6323_AUDTOP_CON5, con5_gain, 0x7700);
}

void y1_audio_set_dma_running(bool running)
{
    dma_is_running = running;
    if (eac_fd < 0)
        return;
    if (running)
        set_afereg(eac_fd, 0x10, (1 << 0) | (1 << 1), (1 << 0) | (1 << 1));
    else
        set_afereg(eac_fd, 0x10, 0, 1 << 1);
}

ssize_t y1_audio_write_pcm(const void *pcm_stereo_s16, size_t bytes)
{
    if (eac_fd < 0 || !pcm_stereo_s16 || bytes == 0)
        return -1;

    ssize_t written = write(eac_fd, pcm_stereo_s16, bytes);
    if (written > 0) {
        size_t unaligned = (size_t)written & 3;
        if (unaligned != 0) {
            static const uint8_t pad[4] = {0, 0, 0, 0};
            size_t pad_len = 4 - unaligned;
            (void)!write(eac_fd, pad, pad_len);
        }
    }
    return written;
}

bool y1_audio_set_deep_idle(bool allow_cpu_powerdown)
{
    const char *cpu_powerdown = allow_cpu_powerdown ? "cpupdn 1\n" : "cpupdn 0\n";
    bool success = true;

    if (cpu_powerdown_enabled != allow_cpu_powerdown) {
        if (y1_sysfs_write("/sys/power/dpidle_state", cpu_powerdown))
            cpu_powerdown_enabled = allow_cpu_powerdown;
        else
            success = false;
    }

    if (!deep_idle_enabled) {
        if (y1_sysfs_write("/sys/power/dpidle_state", "1\n"))
            deep_idle_enabled = true;
        else
            success = false;
    }

    return success;
}

void y1_audio_wake_lock(bool hold)
{
    if (wakelock_fd < 0)
        wakelock_fd = open("/sys/power/wake_lock", O_WRONLY | O_CLOEXEC);
    if (wakelock_fd < 0)
        return;

    if (hold) {
        (void)!write(wakelock_fd, "y1play\n", 7);
    } else {
        int ufd = open("/sys/power/wake_unlock", O_WRONLY | O_CLOEXEC);
        if (ufd >= 0) {
            (void)!write(ufd, "y1play\n", 7);
            close(ufd);
        }
    }
}

void y1_audio_enable_recording_path(enum y1_audio_rec_source source)
{
    if (eac_fd < 0)
        return;

    set_anareg(eac_fd, 0x106, 1, 0xffff);

    if (source == Y1_REC_SOURCE_LINE_FM) {
        set_anareg(eac_fd, 0x700, 0x0000, 0x0006); /* Mic biases off */
        set_anareg(eac_fd, 0x704, 0x0010, 0x0030); /* Line-in ADC mux */
        set_anareg(eac_fd, 0x710, 0x0008, 0x0008);
        set_anareg(eac_fd, 0x4014, 1, 1);
        top_ctl_trigger(eac_fd);
        return;
    }

    if (source == Y1_REC_SOURCE_HEADPHONE_MIC) {
        /* Headphone TRRS Mic: ACC_MIC input, MICBIAS1 enable */
        set_anareg(eac_fd, 0x700, 0x0004, 0x0006);
        set_anareg(eac_fd, 0x704, 0x0005, 0x000f);
    } else {
        /* Built-in Main Mic: MIC_P1 input, MICBIAS0 enable */
        set_anareg(eac_fd, 0x700, 0x0002, 0x0006);
        set_anareg(eac_fd, 0x704, 0x0000, 0x000f);
    }
    set_anareg(eac_fd, 0x700, 0x0100, 0x0100);
    set_anareg(eac_fd, 0x702, 0x1000, 0x1000);
    set_anareg(eac_fd, 0x710, 0x0008, 0x0008);
    set_anareg(eac_fd, 0x4014, 1, 1);
    top_ctl_trigger(eac_fd);
}

void y1_audio_disable_recording_path(void)
{
    if (eac_fd < 0)
        return;
    set_anareg(eac_fd, 0x700, 0x0000, 0x0106);
    set_anareg(eac_fd, 0x702, 0x0000, 0x1000);
    top_ctl_trigger(eac_fd);
}

void y1_audio_set_recording_pga_db(int gain_db)
{
    if (eac_fd < 0)
        return;
    uint32_t pga = (uint32_t)((gain_db / 6) & 0x7);
    set_anareg(eac_fd, 0x702, pga << 8, 0x0700);
    set_anareg(eac_fd, 0x700, pga << 4, 0x0070);
}

