<stg><name>load_tile_mm</name>


<trans_list>

<trans id="42" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="43" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1 %w0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w0

]]></Node>
<StgValue><ssdm name="w0_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:2 %h0_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %h0

]]></Node>
<StgValue><ssdm name="h0_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="9" op_0_bw="8">
<![CDATA[
entry:4 %w0_cast2 = zext i8 %w0_read

]]></Node>
<StgValue><ssdm name="w0_cast2"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:5 %add_ln399 = add i9 %h0_read, i9 16

]]></Node>
<StgValue><ssdm name="add_ln399"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
entry:6 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln399, i32 8

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="9">
<![CDATA[
entry:7 %trunc_ln398 = trunc i9 %h0_read

]]></Node>
<StgValue><ssdm name="trunc_ln398"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:8 %xor_ln399 = xor i8 %trunc_ln398, i8 255

]]></Node>
<StgValue><ssdm name="xor_ln399"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:9 %th_eff = select i1 %tmp, i8 %xor_ln399, i8 16

]]></Node>
<StgValue><ssdm name="th_eff"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:10 %add_ln401 = add i9 %w0_cast2, i9 16

]]></Node>
<StgValue><ssdm name="add_ln401"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
entry:11 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln401, i32 8

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:12 %xor_ln401 = xor i8 %w0_read, i8 255

]]></Node>
<StgValue><ssdm name="xor_ln401"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:13 %tw_eff = select i1 %tmp_6, i8 %xor_ln401, i8 16

]]></Node>
<StgValue><ssdm name="tw_eff"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="8">
<![CDATA[
entry:18 %tw_eff_cast = zext i8 %tw_eff

]]></Node>
<StgValue><ssdm name="tw_eff_cast"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:19 %add_ln40 = add i9 %tw_eff_cast, i9 12

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="8">
<![CDATA[
entry:20 %th_eff_cast = zext i8 %th_eff

]]></Node>
<StgValue><ssdm name="th_eff_cast"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:21 %add_ln40_1 = add i9 %th_eff_cast, i9 12

]]></Node>
<StgValue><ssdm name="add_ln40_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="17" op_0_bw="9">
<![CDATA[
entry:24 %zext_ln44 = zext i9 %add_ln40_1

]]></Node>
<StgValue><ssdm name="zext_ln44"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="17" op_0_bw="9">
<![CDATA[
entry:25 %zext_ln44_2 = zext i9 %add_ln40

]]></Node>
<StgValue><ssdm name="zext_ln44_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:26 %mul_ln44 = mul i17 %zext_ln44, i17 %zext_ln44_2

]]></Node>
<StgValue><ssdm name="mul_ln44"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:26 %mul_ln44 = mul i17 %zext_ln44, i17 %zext_ln44_2

]]></Node>
<StgValue><ssdm name="mul_ln44"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="26" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:26 %mul_ln44 = mul i17 %zext_ln44, i17 %zext_ln44_2

]]></Node>
<StgValue><ssdm name="mul_ln44"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:0 %phase_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %phase

]]></Node>
<StgValue><ssdm name="phase_read"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:3 %input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap

]]></Node>
<StgValue><ssdm name="input_ftmap_read"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
entry:14 %select_ln53 = select i1 %phase_read, i3 4, i3 0

]]></Node>
<StgValue><ssdm name="select_ln53"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="9">
<![CDATA[
entry:15 %h0_cast11_i = zext i9 %h0_read

]]></Node>
<StgValue><ssdm name="h0_cast11_i"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:22 %add_ln44 = add i10 %h0_cast11_i, i10 1018

]]></Node>
<StgValue><ssdm name="add_ln44"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:23 %add_ln50 = add i9 %w0_cast2, i9 506

]]></Node>
<StgValue><ssdm name="add_ln50"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:26 %mul_ln44 = mul i17 %zext_ln44, i17 %zext_ln44_2

]]></Node>
<StgValue><ssdm name="mul_ln44"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10" op_3_bw="17" op_4_bw="9" op_5_bw="3" op_6_bw="9" op_7_bw="9" op_8_bw="64" op_9_bw="32" op_10_bw="32">
<![CDATA[
entry:27 %call_ln44 = call void @load_tile_mm_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_48_2, i10 %add_ln44, i10 %add_ln44, i17 %mul_ln44, i9 %add_ln40, i3 %select_ln53, i9 %add_ln50, i9 %add_ln50, i64 %input_ftmap_read, i32 %gmem_in, i32 %inbuf

]]></Node>
<StgValue><ssdm name="call_ln44"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="35" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:16 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %inbuf, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_in, void @empty_0, i32 0, i32 0, void @empty_34, i32 0, i32 65025, void @empty_7, void @empty_36, void @empty_34, i32 16, i32 16, i32 16, i32 16, void @empty_34, void @empty_34, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10" op_3_bw="17" op_4_bw="9" op_5_bw="3" op_6_bw="9" op_7_bw="9" op_8_bw="64" op_9_bw="32" op_10_bw="32">
<![CDATA[
entry:27 %call_ln44 = call void @load_tile_mm_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_48_2, i10 %add_ln44, i10 %add_ln44, i17 %mul_ln44, i9 %add_ln40, i3 %select_ln53, i9 %add_ln50, i9 %add_ln50, i64 %input_ftmap_read, i32 %gmem_in, i32 %inbuf

]]></Node>
<StgValue><ssdm name="call_ln44"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="19" op_0_bw="19" op_1_bw="9">
<![CDATA[
entry:28 %mrv = insertvalue i19 <undef>, i9 %h0_read

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="19" op_0_bw="19" op_1_bw="9">
<![CDATA[
entry:29 %mrv_1 = insertvalue i19 %mrv, i9 %w0_cast2

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="19" op_0_bw="19" op_1_bw="1">
<![CDATA[
entry:30 %mrv_2 = insertvalue i19 %mrv_1, i1 %phase_read

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="19">
<![CDATA[
entry:31 %ret_ln416 = ret i19 %mrv_2

]]></Node>
<StgValue><ssdm name="ret_ln416"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="46" name="gmem_in" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem_in"/></StgValue>
</port>
<port id="47" name="input_ftmap" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_ftmap"/></StgValue>
</port>
<port id="48" name="h0" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="h0"/></StgValue>
</port>
<port id="49" name="w0" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="w0"/></StgValue>
</port>
<port id="50" name="phase" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="phase"/></StgValue>
</port>
<port id="51" name="inbuf" dir="1" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="inbuf"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="53" from="_ssdm_op_Read.ap_auto.i8" to="w0_read" fromId="52" toId="6">
</dataflow>
<dataflow id="54" from="w0" to="w0_read" fromId="49" toId="6">
</dataflow>
<dataflow id="56" from="_ssdm_op_Read.ap_auto.i9" to="h0_read" fromId="55" toId="7">
</dataflow>
<dataflow id="57" from="h0" to="h0_read" fromId="48" toId="7">
</dataflow>
<dataflow id="58" from="w0_read" to="w0_cast2" fromId="6" toId="8">
</dataflow>
<dataflow id="59" from="h0_read" to="add_ln399" fromId="7" toId="9">
</dataflow>
<dataflow id="61" from="StgValue_60" to="add_ln399" fromId="60" toId="9">
</dataflow>
<dataflow id="63" from="_ssdm_op_BitSelect.i1.i9.i32" to="tmp" fromId="62" toId="10">
</dataflow>
<dataflow id="64" from="add_ln399" to="tmp" fromId="9" toId="10">
</dataflow>
<dataflow id="66" from="StgValue_65" to="tmp" fromId="65" toId="10">
</dataflow>
<dataflow id="67" from="h0_read" to="trunc_ln398" fromId="7" toId="11">
</dataflow>
<dataflow id="68" from="trunc_ln398" to="xor_ln399" fromId="11" toId="12">
</dataflow>
<dataflow id="70" from="StgValue_69" to="xor_ln399" fromId="69" toId="12">
</dataflow>
<dataflow id="71" from="tmp" to="th_eff" fromId="10" toId="13">
</dataflow>
<dataflow id="72" from="xor_ln399" to="th_eff" fromId="12" toId="13">
</dataflow>
<dataflow id="74" from="StgValue_73" to="th_eff" fromId="73" toId="13">
</dataflow>
<dataflow id="75" from="w0_cast2" to="add_ln401" fromId="8" toId="14">
</dataflow>
<dataflow id="76" from="StgValue_60" to="add_ln401" fromId="60" toId="14">
</dataflow>
<dataflow id="77" from="_ssdm_op_BitSelect.i1.i9.i32" to="tmp_6" fromId="62" toId="15">
</dataflow>
<dataflow id="78" from="add_ln401" to="tmp_6" fromId="14" toId="15">
</dataflow>
<dataflow id="79" from="StgValue_65" to="tmp_6" fromId="65" toId="15">
</dataflow>
<dataflow id="80" from="w0_read" to="xor_ln401" fromId="6" toId="16">
</dataflow>
<dataflow id="81" from="StgValue_69" to="xor_ln401" fromId="69" toId="16">
</dataflow>
<dataflow id="82" from="tmp_6" to="tw_eff" fromId="15" toId="17">
</dataflow>
<dataflow id="83" from="xor_ln401" to="tw_eff" fromId="16" toId="17">
</dataflow>
<dataflow id="84" from="StgValue_73" to="tw_eff" fromId="73" toId="17">
</dataflow>
<dataflow id="85" from="tw_eff" to="tw_eff_cast" fromId="17" toId="18">
</dataflow>
<dataflow id="86" from="tw_eff_cast" to="add_ln40" fromId="18" toId="19">
</dataflow>
<dataflow id="88" from="StgValue_87" to="add_ln40" fromId="87" toId="19">
</dataflow>
<dataflow id="89" from="th_eff" to="th_eff_cast" fromId="13" toId="20">
</dataflow>
<dataflow id="90" from="th_eff_cast" to="add_ln40_1" fromId="20" toId="21">
</dataflow>
<dataflow id="91" from="StgValue_87" to="add_ln40_1" fromId="87" toId="21">
</dataflow>
<dataflow id="92" from="add_ln40_1" to="zext_ln44" fromId="21" toId="22">
</dataflow>
<dataflow id="93" from="add_ln40" to="zext_ln44_2" fromId="19" toId="23">
</dataflow>
<dataflow id="94" from="zext_ln44" to="mul_ln44" fromId="22" toId="24">
</dataflow>
<dataflow id="95" from="zext_ln44_2" to="mul_ln44" fromId="23" toId="24">
</dataflow>
<dataflow id="96" from="zext_ln44" to="mul_ln44" fromId="22" toId="25">
</dataflow>
<dataflow id="97" from="zext_ln44_2" to="mul_ln44" fromId="23" toId="25">
</dataflow>
<dataflow id="98" from="zext_ln44" to="mul_ln44" fromId="22" toId="26">
</dataflow>
<dataflow id="99" from="zext_ln44_2" to="mul_ln44" fromId="23" toId="26">
</dataflow>
<dataflow id="101" from="_ssdm_op_Read.ap_auto.i1" to="phase_read" fromId="100" toId="27">
</dataflow>
<dataflow id="102" from="phase" to="phase_read" fromId="50" toId="27">
</dataflow>
<dataflow id="104" from="_ssdm_op_Read.ap_auto.i64" to="input_ftmap_read" fromId="103" toId="28">
</dataflow>
<dataflow id="105" from="input_ftmap" to="input_ftmap_read" fromId="47" toId="28">
</dataflow>
<dataflow id="106" from="phase_read" to="select_ln53" fromId="27" toId="29">
</dataflow>
<dataflow id="108" from="StgValue_107" to="select_ln53" fromId="107" toId="29">
</dataflow>
<dataflow id="110" from="StgValue_109" to="select_ln53" fromId="109" toId="29">
</dataflow>
<dataflow id="111" from="h0_read" to="h0_cast11_i" fromId="7" toId="30">
</dataflow>
<dataflow id="112" from="h0_cast11_i" to="add_ln44" fromId="30" toId="31">
</dataflow>
<dataflow id="114" from="StgValue_113" to="add_ln44" fromId="113" toId="31">
</dataflow>
<dataflow id="115" from="w0_cast2" to="add_ln50" fromId="8" toId="32">
</dataflow>
<dataflow id="117" from="StgValue_116" to="add_ln50" fromId="116" toId="32">
</dataflow>
<dataflow id="118" from="zext_ln44" to="mul_ln44" fromId="22" toId="33">
</dataflow>
<dataflow id="119" from="zext_ln44_2" to="mul_ln44" fromId="23" toId="33">
</dataflow>
<dataflow id="121" from="load_tile_mm_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_48_2" to="call_ln44" fromId="120" toId="34">
</dataflow>
<dataflow id="122" from="add_ln44" to="call_ln44" fromId="31" toId="34">
</dataflow>
<dataflow id="123" from="add_ln44" to="call_ln44" fromId="31" toId="34">
</dataflow>
<dataflow id="124" from="mul_ln44" to="call_ln44" fromId="33" toId="34">
</dataflow>
<dataflow id="125" from="add_ln40" to="call_ln44" fromId="19" toId="34">
</dataflow>
<dataflow id="126" from="select_ln53" to="call_ln44" fromId="29" toId="34">
</dataflow>
<dataflow id="127" from="add_ln50" to="call_ln44" fromId="32" toId="34">
</dataflow>
<dataflow id="128" from="add_ln50" to="call_ln44" fromId="32" toId="34">
</dataflow>
<dataflow id="129" from="input_ftmap_read" to="call_ln44" fromId="28" toId="34">
</dataflow>
<dataflow id="130" from="gmem_in" to="call_ln44" fromId="46" toId="34">
</dataflow>
<dataflow id="131" from="inbuf" to="call_ln44" fromId="51" toId="34">
</dataflow>
<dataflow id="133" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="132" toId="35">
</dataflow>
<dataflow id="134" from="inbuf" to="specmemcore_ln0" fromId="51" toId="35">
</dataflow>
<dataflow id="136" from="StgValue_135" to="specmemcore_ln0" fromId="135" toId="35">
</dataflow>
<dataflow id="138" from="StgValue_137" to="specmemcore_ln0" fromId="137" toId="35">
</dataflow>
<dataflow id="140" from="StgValue_139" to="specmemcore_ln0" fromId="139" toId="35">
</dataflow>
<dataflow id="142" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="141" toId="36">
</dataflow>
<dataflow id="143" from="gmem_in" to="specinterface_ln0" fromId="46" toId="36">
</dataflow>
<dataflow id="145" from="empty_0" to="specinterface_ln0" fromId="144" toId="36">
</dataflow>
<dataflow id="147" from="StgValue_146" to="specinterface_ln0" fromId="146" toId="36">
</dataflow>
<dataflow id="148" from="StgValue_146" to="specinterface_ln0" fromId="146" toId="36">
</dataflow>
<dataflow id="150" from="empty_34" to="specinterface_ln0" fromId="149" toId="36">
</dataflow>
<dataflow id="151" from="StgValue_146" to="specinterface_ln0" fromId="146" toId="36">
</dataflow>
<dataflow id="153" from="StgValue_152" to="specinterface_ln0" fromId="152" toId="36">
</dataflow>
<dataflow id="155" from="empty_7" to="specinterface_ln0" fromId="154" toId="36">
</dataflow>
<dataflow id="157" from="empty_36" to="specinterface_ln0" fromId="156" toId="36">
</dataflow>
<dataflow id="158" from="empty_34" to="specinterface_ln0" fromId="149" toId="36">
</dataflow>
<dataflow id="160" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="36">
</dataflow>
<dataflow id="161" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="36">
</dataflow>
<dataflow id="162" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="36">
</dataflow>
<dataflow id="163" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="36">
</dataflow>
<dataflow id="164" from="empty_34" to="specinterface_ln0" fromId="149" toId="36">
</dataflow>
<dataflow id="165" from="empty_34" to="specinterface_ln0" fromId="149" toId="36">
</dataflow>
<dataflow id="167" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="36">
</dataflow>
<dataflow id="168" from="StgValue_146" to="specinterface_ln0" fromId="146" toId="36">
</dataflow>
<dataflow id="169" from="load_tile_mm_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_48_2" to="call_ln44" fromId="120" toId="37">
</dataflow>
<dataflow id="170" from="add_ln44" to="call_ln44" fromId="31" toId="37">
</dataflow>
<dataflow id="171" from="add_ln44" to="call_ln44" fromId="31" toId="37">
</dataflow>
<dataflow id="172" from="mul_ln44" to="call_ln44" fromId="33" toId="37">
</dataflow>
<dataflow id="173" from="add_ln40" to="call_ln44" fromId="19" toId="37">
</dataflow>
<dataflow id="174" from="select_ln53" to="call_ln44" fromId="29" toId="37">
</dataflow>
<dataflow id="175" from="add_ln50" to="call_ln44" fromId="32" toId="37">
</dataflow>
<dataflow id="176" from="add_ln50" to="call_ln44" fromId="32" toId="37">
</dataflow>
<dataflow id="177" from="input_ftmap_read" to="call_ln44" fromId="28" toId="37">
</dataflow>
<dataflow id="178" from="gmem_in" to="call_ln44" fromId="46" toId="37">
</dataflow>
<dataflow id="179" from="inbuf" to="call_ln44" fromId="51" toId="37">
</dataflow>
<dataflow id="181" from="StgValue_180" to="mrv" fromId="180" toId="38">
</dataflow>
<dataflow id="182" from="h0_read" to="mrv" fromId="7" toId="38">
</dataflow>
<dataflow id="183" from="mrv" to="mrv_1" fromId="38" toId="39">
</dataflow>
<dataflow id="184" from="w0_cast2" to="mrv_1" fromId="8" toId="39">
</dataflow>
<dataflow id="185" from="mrv_1" to="mrv_2" fromId="39" toId="40">
</dataflow>
<dataflow id="186" from="phase_read" to="mrv_2" fromId="27" toId="40">
</dataflow>
<dataflow id="187" from="mrv_2" to="ret_ln416" fromId="40" toId="41">
</dataflow>
</dataflows>


</stg>
