{
  "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v": {
    "modules": [],
    "ports": [],
    "signals": [],
    "registers": [],
    "wires": [],
    "parameters": [],
    "instances": [],
    "assigns": [],
    "always_blocks": [
      {
        "lineno": 33,
        "senlist": [
          {
            "edge": "posedge",
            "sig": "PCLK"
          }
        ],
        "ast": "Always",
        "startline": 33,
        "endline": 52,
        "logic_type": "sequential",
        "cfg_data": {
          "INTERNAL_I2C_REGISTER_CONFIG": [
            {
              "condition": "!PRESETn",
              "line": 37,
              "logic_type": "sequential",
              "assignment_type": "non-blocking",
              "right_expr": "14'd0"
            },
            {
              "condition": "!(!PRESETn) && ((((PADDR == 32'd8) && (PSELx == 1'b1)) && (PWRITE == 1'b1)) && (PREADY == 1'b1))",
              "line": 44,
              "logic_type": "sequential",
              "assignment_type": "non-blocking",
              "right_expr": "PWDATA[13:0]"
            },
            {
              "condition": "!(!PRESETn) && !(((((PADDR == 32'd8) && (PSELx == 1'b1)) && (PWRITE == 1'b1)) && (PREADY == 1'b1))) && !(((((PADDR == 32'd12) && (PSELx == 1'b1)) && (PWRITE == 1'b1)) && (PREADY == 1'b1)))",
              "line": 52,
              "logic_type": "sequential",
              "assignment_type": "non-blocking",
              "right_expr": "INTERNAL_I2C_REGISTER_CONFIG"
            }
          ],
          "INTERNAL_I2C_REGISTER_TIMEOUT": [
            {
              "condition": "!PRESETn",
              "line": 38,
              "logic_type": "sequential",
              "assignment_type": "non-blocking",
              "right_expr": "14'd0"
            },
            {
              "condition": "!(!PRESETn) && !(((((PADDR == 32'd8) && (PSELx == 1'b1)) && (PWRITE == 1'b1)) && (PREADY == 1'b1))) && ((((PADDR == 32'd12) && (PSELx == 1'b1)) && (PWRITE == 1'b1)) && (PREADY == 1'b1))",
              "line": 48,
              "logic_type": "sequential",
              "assignment_type": "non-blocking",
              "right_expr": "PWDATA[13:0]"
            }
          ]
        },
        "parent_module": "apb"
      }
    ],
    "initial_blocks": [],
    "dataflow": []
  }
}