===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 27.4874 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.7724 ( 14.4%)    4.7724 ( 17.4%)  FIR Parser
   13.2335 ( 40.0%)    9.2943 ( 33.8%)  'firrtl.circuit' Pipeline
    2.2321 (  6.7%)    1.1182 (  4.1%)    'firrtl.module' Pipeline
    2.0369 (  6.1%)    1.0218 (  3.7%)      CSE
    0.0012 (  0.0%)    0.0007 (  0.0%)        (A) DominanceInfo
    0.1904 (  0.6%)    0.0961 (  0.3%)      LowerCHIRRTL
    0.2013 (  0.6%)    0.2013 (  0.7%)    InferWidths
    0.9243 (  2.8%)    0.9243 (  3.4%)    InferResets
    0.0722 (  0.2%)    0.0722 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.7483 (  2.3%)    0.7483 (  2.7%)    LowerFIRRTLTypes
    3.9807 ( 12.0%)    1.9960 (  7.3%)    'firrtl.module' Pipeline
    1.9495 (  5.9%)    1.0257 (  3.7%)      ExpandWhens
    2.0264 (  6.1%)    1.0589 (  3.9%)      Canonicalizer
    0.5865 (  1.8%)    0.5865 (  2.1%)    Inliner
    2.8790 (  8.7%)    2.8790 ( 10.5%)    IMConstProp
    0.0709 (  0.2%)    0.0709 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)    BlackBoxReader
    1.6630 (  5.0%)    0.8335 (  3.0%)    'firrtl.module' Pipeline
    1.6602 (  5.0%)    0.8321 (  3.0%)      Canonicalizer
    1.2834 (  3.9%)    1.2834 (  4.7%)  LowerFIRRTLToHW
    0.2963 (  0.9%)    0.2963 (  1.1%)  HWMemSimImpl
    2.8469 (  8.6%)    1.4240 (  5.2%)  'hw.module' Pipeline
    0.0924 (  0.3%)    0.0509 (  0.2%)    HWCleanup
    0.9601 (  2.9%)    0.4808 (  1.7%)    CSE
    0.0014 (  0.0%)    0.0007 (  0.0%)      (A) DominanceInfo
    1.7658 (  5.3%)    0.8865 (  3.2%)    Canonicalizer
    0.0182 (  0.1%)    0.0121 (  0.0%)    HWLegalizeModules
    0.5757 (  1.7%)    0.5757 (  2.1%)  HWLegalizeNames
    0.5422 (  1.6%)    0.2714 (  1.0%)  'hw.module' Pipeline
    0.5386 (  1.6%)    0.2697 (  1.0%)    PrettifyVerilog
    9.5562 ( 28.9%)    9.5562 ( 34.8%)  Output
    0.0086 (  0.0%)    0.0086 (  0.0%)  Rest
   33.1215 (100.0%)   27.4874 (100.0%)  Total

{
  totalTime: 27.537,
  maxMemory: 805961728
}
