ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f4xx_exmc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.exmc_norsram_deinit,"ax",%progbits
  18              		.align	1
  19              		.p2align 2,,3
  20              		.global	exmc_norsram_deinit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	exmc_norsram_deinit:
  26              	.LVL0:
  27              	.LFB116:
  28              		.file 1 "lib/GD32F4xx/Source/gd32f4xx_exmc.c"
   1:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** /*!
   2:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \file    gd32f4xx_exmc.c
   3:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \brief   EXMC driver
   4:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
   5:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \version 2016-08-15, V1.0.0, firmware for GD32F4xx
   6:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \version 2018-12-12, V2.0.0, firmware for GD32F4xx
   7:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F4xx
   8:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \version 2022-03-09, V3.0.0, firmware for GD32F4xx
   9:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** */
  10:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
  11:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** /*
  12:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  13:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
  14:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     Redistribution and use in source and binary forms, with or without modification,
  15:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** are permitted provided that the following conditions are met:
  16:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
  17:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     1. Redistributions of source code must retain the above copyright notice, this
  18:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****        list of conditions and the following disclaimer.
  19:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  20:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****        this list of conditions and the following disclaimer in the documentation
  21:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****        and/or other materials provided with the distribution.
  22:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  23:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****        may be used to endorse or promote products derived from this software without
  24:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****        specific prior written permission.
  25:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
  26:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  28:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  29:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  30:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 2


  31:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  32:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  33:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  34:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  35:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** OF SUCH DAMAGE.
  36:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** */
  37:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
  38:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #include "gd32f4xx_exmc.h"
  39:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
  40:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** /* EXMC bank0 register reset value */
  41:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define BANK0_SNCTL_RESET                 ((uint32_t)0x000030DAU)
  42:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define BANK0_SNTCFG_RESET                ((uint32_t)0x0FFFFFFFU)
  43:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define BANK0_SNWTCFG_RESET               ((uint32_t)0x0FFFFFFFU)
  44:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
  45:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** /* EXMC bank1/2 register reset mask */
  46:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define BANK1_2_NPCTL_RESET               ((uint32_t)0x00000008U)
  47:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define BANK1_2_NPINTEN_RESET             ((uint32_t)0x00000042U)
  48:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define BANK1_2_NPCTCFG_RESET             ((uint32_t)0xFFFFFFFFU)
  49:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define BANK1_2_NPATCFG_RESET             ((uint32_t)0xFFFFFFFFU)
  50:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
  51:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** /* EXMC bank3 register reset mask */
  52:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define BANK3_NPCTL_RESET                 ((uint32_t)0x00000008U)
  53:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define BANK3_NPINTEN_RESET               ((uint32_t)0x00000040U)
  54:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define BANK3_NPCTCFG_RESET               ((uint32_t)0xFFFFFFFFU)
  55:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define BANK3_NPATCFG_RESET               ((uint32_t)0xFFFFFFFFU)
  56:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define BANK3_PIOTCFG3_RESET              ((uint32_t)0xFFFFFFFFU)
  57:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
  58:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** /* EXMC SDRAM device register reset mask */
  59:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define SDRAM_DEVICE_SDCTL_RESET          ((uint32_t)0x000002D0U)
  60:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define SDRAM_DEVICE_SDTCFG_RESET         ((uint32_t)0x0FFFFFFFU)
  61:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define SDRAM_DEVICE_SDCMD_RESET          ((uint32_t)0x00000000U)
  62:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define SDRAM_DEVICE_SDARI_RESET          ((uint32_t)0x00000000U)
  63:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define SDRAM_DEVICE_SDSTAT_RESET         ((uint32_t)0x00000000U)
  64:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define SDRAM_DEVICE_SDRSCTL_RESET        ((uint32_t)0x00000000U)
  65:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
  66:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** /* EXMC bank0 SQPI-PSRAM register reset mask */
  67:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define BANK0_SQPI_SINIT_RESET            ((uint32_t)0x18010000U)
  68:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define BANK0_SQPI_SRCMD_RESET            ((uint32_t)0x00000000U)
  69:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define BANK0_SQPI_SWCMD_RESET            ((uint32_t)0x00000000U)
  70:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define BANK0_SQPI_SIDL_RESET             ((uint32_t)0x00000000U)
  71:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define BANK0_SQPI_SIDH_RESET             ((uint32_t)0x00000000U)
  72:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
  73:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** /* EXMC register bit offset */
  74:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define SNCTL_NRMUX_OFFSET                ((uint32_t)1U)
  75:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define SNCTL_SBRSTEN_OFFSET              ((uint32_t)8U)
  76:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define SNCTL_WRAPEN_OFFSET               ((uint32_t)10U)
  77:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define SNCTL_WREN_OFFSET                 ((uint32_t)12U)
  78:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define SNCTL_NRWTEN_OFFSET               ((uint32_t)13U)
  79:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define SNCTL_EXMODEN_OFFSET              ((uint32_t)14U)
  80:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define SNCTL_ASYNCWAIT_OFFSET            ((uint32_t)15U)
  81:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
  82:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define SNTCFG_AHLD_OFFSET                ((uint32_t)4U)
  83:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define SNTCFG_DSET_OFFSET                ((uint32_t)8U)
  84:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define SNTCFG_BUSLAT_OFFSET              ((uint32_t)16U)
  85:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
  86:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define NPCTL_NDWTEN_OFFSET               ((uint32_t)1U)
  87:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define NPCTL_ECCEN_OFFSET                ((uint32_t)6U)
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 3


  88:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
  89:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define NPCTCFG_COMWAIT_OFFSET            ((uint32_t)8U)
  90:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define NPCTCFG_COMHLD_OFFSET             ((uint32_t)16U)
  91:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define NPCTCFG_COMHIZ_OFFSET             ((uint32_t)24U)
  92:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
  93:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define NPATCFG_ATTWAIT_OFFSET            ((uint32_t)8U)
  94:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define NPATCFG_ATTHLD_OFFSET             ((uint32_t)16U)
  95:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define NPATCFG_ATTHIZ_OFFSET             ((uint32_t)24U)
  96:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
  97:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define PIOTCFG_IOWAIT_OFFSET             ((uint32_t)8U)
  98:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define PIOTCFG_IOHLD_OFFSET              ((uint32_t)16U)
  99:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define PIOTCFG_IOHIZ_OFFSET              ((uint32_t)24U)
 100:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 101:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define SDCTL_WPEN_OFFSET                 ((uint32_t)9U)
 102:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define SDCTL_BRSTRD_OFFSET               ((uint32_t)12U)
 103:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 104:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define SDTCFG_XSRD_OFFSET                ((uint32_t)4U)
 105:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define SDTCFG_RASD_OFFSET                ((uint32_t)8U)
 106:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define SDTCFG_ARFD_OFFSET                ((uint32_t)12U)
 107:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define SDTCFG_WRD_OFFSET                 ((uint32_t)16U)
 108:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define SDTCFG_RPD_OFFSET                 ((uint32_t)20U)
 109:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define SDTCFG_RCD_OFFSET                 ((uint32_t)24U)
 110:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 111:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define SDCMD_NARF_OFFSET                 ((uint32_t)5U)
 112:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define SDCMD_MRC_OFFSET                  ((uint32_t)9U)
 113:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 114:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define SDARI_ARINTV_OFFSET               ((uint32_t)1U)
 115:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 116:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define SDSTAT_STA0_OFFSET                ((uint32_t)1U)
 117:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define SDSTAT_STA1_OFFSET                ((uint32_t)3U)
 118:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 119:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define SRCMD_RWAITCYCLE_OFFSET           ((uint32_t)16U)
 120:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define SWCMD_WWAITCYCLE_OFFSET           ((uint32_t)16U)
 121:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 122:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** #define INTEN_INTS_OFFSET                 ((uint32_t)3U)
 123:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 124:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** /*!
 125:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \brief    deinitialize EXMC NOR/SRAM region
 126:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_norsram_region: select the region of bank0
 127:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 128:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK0_NORSRAM_REGIONx(x=0..3)
 129:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[out] none
 130:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \retval     none
 131:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** */
 132:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** void exmc_norsram_deinit(uint32_t exmc_norsram_region)
 133:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** {
  29              		.loc 1 133 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 134:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     /* reset the registers */
 135:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_SNCTL(exmc_norsram_region) = BANK0_SNCTL_RESET;
  34              		.loc 1 135 5 view .LVU1
  35 0000 00F1A050 		add	r0, r0, #335544320
  36              	.LVL1:
  37              		.loc 1 135 5 is_stmt 0 view .LVU2
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 4


  38 0004 C000     		lsls	r0, r0, #3
  39              	.LVL2:
 136:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_SNTCFG(exmc_norsram_region) = BANK0_SNTCFG_RESET;
  40              		.loc 1 136 38 view .LVU3
  41 0006 6FF07043 		mvn	r3, #-268435456
 135:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_SNTCFG(exmc_norsram_region) = BANK0_SNTCFG_RESET;
  42              		.loc 1 135 37 view .LVU4
  43 000a 43F2DA02 		movw	r2, #12506
  44 000e 0260     		str	r2, [r0]
  45              		.loc 1 136 5 is_stmt 1 view .LVU5
  46              		.loc 1 136 38 is_stmt 0 view .LVU6
  47 0010 4360     		str	r3, [r0, #4]
 137:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_SNWTCFG(exmc_norsram_region) = BANK0_SNWTCFG_RESET;
  48              		.loc 1 137 5 is_stmt 1 view .LVU7
  49              		.loc 1 137 39 is_stmt 0 view .LVU8
  50 0012 C0F80431 		str	r3, [r0, #260]
 138:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** }
  51              		.loc 1 138 1 view .LVU9
  52 0016 7047     		bx	lr
  53              		.cfi_endproc
  54              	.LFE116:
  56              		.section	.text.exmc_norsram_struct_para_init,"ax",%progbits
  57              		.align	1
  58              		.p2align 2,,3
  59              		.global	exmc_norsram_struct_para_init
  60              		.syntax unified
  61              		.thumb
  62              		.thumb_func
  64              	exmc_norsram_struct_para_init:
  65              	.LVL3:
  66              	.LFB117:
 139:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 140:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** /*!
 141:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \brief    initialize exmc_norsram_parameter_struct with the default values
 142:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  none
 143:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[out] exmc_norsram_init_struct: the initialized struct exmc_norsram_parameter_struct poin
 144:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \retval     none
 145:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** */
 146:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** void exmc_norsram_struct_para_init(exmc_norsram_parameter_struct *exmc_norsram_init_struct)
 147:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** {
  67              		.loc 1 147 1 is_stmt 1 view -0
  68              		.cfi_startproc
  69              		@ args = 0, pretend = 0, frame = 0
  70              		@ frame_needed = 0, uses_anonymous_args = 0
  71              		@ link register save eliminated.
 148:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     /* configure the structure with default values */
 149:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->norsram_region = EXMC_BANK0_NORSRAM_REGION0;
  72              		.loc 1 149 5 view .LVU11
 147:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     /* configure the structure with default values */
  73              		.loc 1 147 1 is_stmt 0 view .LVU12
  74 0000 30B4     		push	{r4, r5}
  75              	.LCFI0:
  76              		.cfi_def_cfa_offset 8
  77              		.cfi_offset 4, -8
  78              		.cfi_offset 5, -4
  79              		.loc 1 149 46 view .LVU13
  80 0002 0023     		movs	r3, #0
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 5


 150:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->address_data_mux = ENABLE;
  81              		.loc 1 150 48 view .LVU14
  82 0004 0124     		movs	r4, #1
 151:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->memory_type = EXMC_MEMORY_TYPE_SRAM;
 152:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->databus_width = EXMC_NOR_DATABUS_WIDTH_8B;
 153:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->burst_mode = DISABLE;
 154:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->nwait_polarity = EXMC_NWAIT_POLARITY_LOW;
 155:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->wrap_burst_mode = DISABLE;
 156:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->nwait_config = EXMC_NWAIT_CONFIG_BEFORE;
 157:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->memory_write = ENABLE;
  83              		.loc 1 157 44 view .LVU15
  84 0006 C0E90543 		strd	r4, r3, [r0, #20]
 158:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->nwait_signal = ENABLE;
  85              		.loc 1 158 44 view .LVU16
  86 000a 0461     		str	r4, [r0, #16]
 151:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->memory_type = EXMC_MEMORY_TYPE_SRAM;
  87              		.loc 1 151 43 view .LVU17
  88 000c C0E90B34 		strd	r3, r4, [r0, #44]
 159:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->extended_mode = DISABLE;
 160:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->asyn_wait = DISABLE;
  89              		.loc 1 160 41 view .LVU18
  90 0010 C0E90233 		strd	r3, r3, [r0, #8]
 149:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->address_data_mux = ENABLE;
  91              		.loc 1 149 46 view .LVU19
  92 0014 0360     		str	r3, [r0]
 150:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->memory_type = EXMC_MEMORY_TYPE_SRAM;
  93              		.loc 1 150 5 is_stmt 1 view .LVU20
 152:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->burst_mode = DISABLE;
  94              		.loc 1 152 5 view .LVU21
 153:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->nwait_polarity = EXMC_NWAIT_POLARITY_LOW;
  95              		.loc 1 153 42 is_stmt 0 view .LVU22
  96 0016 C0E90933 		strd	r3, r3, [r0, #36]
 154:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->wrap_burst_mode = DISABLE;
  97              		.loc 1 154 5 is_stmt 1 view .LVU23
 155:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->nwait_config = EXMC_NWAIT_CONFIG_BEFORE;
  98              		.loc 1 155 47 is_stmt 0 view .LVU24
  99 001a C0E90733 		strd	r3, r3, [r0, #28]
 156:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->memory_write = ENABLE;
 100              		.loc 1 156 5 is_stmt 1 view .LVU25
 158:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->extended_mode = DISABLE;
 101              		.loc 1 158 5 view .LVU26
 159:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->asyn_wait = DISABLE;
 102              		.loc 1 159 5 view .LVU27
 161:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->write_mode = EXMC_ASYN_WRITE;
 103              		.loc 1 161 5 view .LVU28
 162:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 163:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     /* configure read/write timing */
 164:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->read_write_timing->asyn_address_setuptime = 0xFU;
 104              		.loc 1 164 29 is_stmt 0 view .LVU29
 105 001e 426B     		ldr	r2, [r0, #52]
 161:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->write_mode = EXMC_ASYN_WRITE;
 106              		.loc 1 161 42 view .LVU30
 107 0020 4360     		str	r3, [r0, #4]
 108              		.loc 1 164 5 is_stmt 1 view .LVU31
 165:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->read_write_timing->asyn_address_holdtime = 0xFU;
 166:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->read_write_timing->asyn_data_setuptime = 0xFFU;
 167:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->read_write_timing->bus_latency = 0xFU;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 6


 168:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->read_write_timing->syn_clk_division = EXMC_SYN_CLOCK_RATIO_16_CLK;
 169:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->read_write_timing->syn_data_latency = EXMC_DATALAT_17_CLK;
 170:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->read_write_timing->asyn_access_mode = EXMC_ACCESS_MODE_A;
 171:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 172:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     /* write timing configure, when extended mode is used */
 173:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->write_timing->asyn_address_setuptime = 0xFU;
 109              		.loc 1 173 29 is_stmt 0 view .LVU32
 110 0022 806B     		ldr	r0, [r0, #56]
 111              	.LVL4:
 170:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 112              		.loc 1 170 67 view .LVU33
 113 0024 1360     		str	r3, [r2]
 164:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->read_write_timing->asyn_address_holdtime = 0xFU;
 114              		.loc 1 164 73 view .LVU34
 115 0026 0F21     		movs	r1, #15
 166:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->read_write_timing->bus_latency = 0xFU;
 116              		.loc 1 166 70 view .LVU35
 117 0028 FF24     		movs	r4, #255
 169:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->read_write_timing->asyn_access_mode = EXMC_ACCESS_MODE_A;
 118              		.loc 1 169 67 view .LVU36
 119 002a 4FF07065 		mov	r5, #251658240
 120 002e 4FF4700C 		mov	ip, #15728640
 167:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->read_write_timing->syn_clk_division = EXMC_SYN_CLOCK_RATIO_16_CLK;
 121              		.loc 1 167 62 view .LVU37
 122 0032 C2E90314 		strd	r1, r4, [r2, #12]
 169:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->read_write_timing->asyn_access_mode = EXMC_ACCESS_MODE_A;
 123              		.loc 1 169 67 view .LVU38
 124 0036 C2E9015C 		strd	r5, ip, [r2, #4]
 165:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->read_write_timing->asyn_data_setuptime = 0xFFU;
 125              		.loc 1 165 72 view .LVU39
 126 003a C2E90511 		strd	r1, r1, [r2, #20]
 166:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->read_write_timing->bus_latency = 0xFU;
 127              		.loc 1 166 5 is_stmt 1 view .LVU40
 168:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->read_write_timing->syn_data_latency = EXMC_DATALAT_17_CLK;
 128              		.loc 1 168 5 view .LVU41
 170:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 129              		.loc 1 170 5 view .LVU42
 130              		.loc 1 173 5 view .LVU43
 174:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->write_timing->asyn_address_holdtime = 0xFU;
 175:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->write_timing->asyn_data_setuptime = 0xFFU;
 176:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->write_timing->bus_latency = 0xFU;
 131              		.loc 1 176 57 is_stmt 0 view .LVU44
 132 003e C0E90314 		strd	r1, r4, [r0, #12]
 174:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->write_timing->asyn_address_holdtime = 0xFU;
 133              		.loc 1 174 67 view .LVU45
 134 0042 C0E90511 		strd	r1, r1, [r0, #20]
 175:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->write_timing->bus_latency = 0xFU;
 135              		.loc 1 175 5 is_stmt 1 view .LVU46
 177:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->write_timing->asyn_access_mode = EXMC_ACCESS_MODE_A;
 136              		.loc 1 177 5 view .LVU47
 178:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** }
 137              		.loc 1 178 1 is_stmt 0 view .LVU48
 138 0046 30BC     		pop	{r4, r5}
 139              	.LCFI1:
 140              		.cfi_restore 5
 141              		.cfi_restore 4
 142              		.cfi_def_cfa_offset 0
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 7


 177:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->write_timing->asyn_access_mode = EXMC_ACCESS_MODE_A;
 143              		.loc 1 177 62 view .LVU49
 144 0048 0360     		str	r3, [r0]
 145              		.loc 1 178 1 view .LVU50
 146 004a 7047     		bx	lr
 147              		.cfi_endproc
 148              	.LFE117:
 150              		.section	.text.exmc_norsram_init,"ax",%progbits
 151              		.align	1
 152              		.p2align 2,,3
 153              		.global	exmc_norsram_init
 154              		.syntax unified
 155              		.thumb
 156              		.thumb_func
 158              	exmc_norsram_init:
 159              	.LVL5:
 160              	.LFB118:
 179:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 180:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** /*!
 181:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \brief    initialize EXMC NOR/SRAM region
 182:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_norsram_parameter_struct: configure the EXMC NOR/SRAM parameter
 183:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   norsram_region: EXMC_BANK0_NORSRAM_REGIONx, x=0..3
 184:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   write_mode: EXMC_ASYN_WRITE, EXMC_SYN_WRITE
 185:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   extended_mode: ENABLE or DISABLE
 186:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   asyn_wait: ENABLE or DISABLE
 187:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   nwait_signal: ENABLE or DISABLE
 188:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   memory_write: ENABLE or DISABLE
 189:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   nwait_config: EXMC_NWAIT_CONFIG_BEFORE, EXMC_NWAIT_CONFIG_DURING
 190:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   wrap_burst_mode: ENABLE or DISABLE
 191:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   nwait_polarity: EXMC_NWAIT_POLARITY_LOW, EXMC_NWAIT_POLARITY_HIGH
 192:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   burst_mode: ENABLE or DISABLE
 193:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   databus_width: EXMC_NOR_DATABUS_WIDTH_8B, EXMC_NOR_DATABUS_WIDTH_16B
 194:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   memory_type: EXMC_MEMORY_TYPE_SRAM, EXMC_MEMORY_TYPE_PSRAM, EXMC_MEMORY_TYPE_NOR
 195:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   address_data_mux: ENABLE or DISABLE
 196:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   read_write_timing: struct exmc_norsram_timing_parameter_struct set the time
 197:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     asyn_access_mode: EXMC_ACCESS_MODE_A, EXMC_ACCESS_MODE_B, EXMC_ACCESS_MODE_C, E
 198:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     syn_data_latency: EXMC_DATALAT_x_CLK, x=2..17
 199:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     syn_clk_division: EXMC_SYN_CLOCK_RATIO_DISABLE, EXMC_SYN_CLOCK_RATIO_x_CLK, x=2
 200:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     bus_latency: 0x0U~0xFU
 201:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     asyn_data_setuptime: 0x01U~0xFFU
 202:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     asyn_address_holdtime: 0x1U~0xFU
 203:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     asyn_address_setuptime: 0x0U~0xFU
 204:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   write_timing: struct exmc_norsram_timing_parameter_struct set the time
 205:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     asyn_access_mode: EXMC_ACCESS_MODE_A, EXMC_ACCESS_MODE_B, EXMC_ACCESS_MODE_C, E
 206:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     syn_data_latency: EXMC_DATALAT_x_CLK, x=2..17
 207:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     syn_clk_division: EXMC_SYN_CLOCK_RATIO_x_CLK, x=2..16
 208:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     bus_latency: 0x0U~0xFU
 209:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     asyn_data_setuptime: 0x01U~0xFFU
 210:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     asyn_address_holdtime: 0x1U~0xFU
 211:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     asyn_address_setuptime: 0x0U~0xFU
 212:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[out] none
 213:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \retval     none
 214:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** */
 215:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** void exmc_norsram_init(exmc_norsram_parameter_struct *exmc_norsram_init_struct)
 216:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** {
 161              		.loc 1 216 1 is_stmt 1 view -0
 162              		.cfi_startproc
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 8


 163              		@ args = 0, pretend = 0, frame = 0
 164              		@ frame_needed = 0, uses_anonymous_args = 0
 165              		@ link register save eliminated.
 217:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     uint32_t snctl = 0x00000000U, sntcfg = 0x00000000U, snwtcfg = 0x00000000U;
 166              		.loc 1 217 5 view .LVU52
 218:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 219:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     /* get the register value */
 220:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     snctl = EXMC_SNCTL(exmc_norsram_init_struct->norsram_region);
 167              		.loc 1 220 5 view .LVU53
 221:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 222:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     /* clear relative bits */
 223:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     snctl &= ((uint32_t)~(EXMC_SNCTL_NREN | EXMC_SNCTL_NRTP | EXMC_SNCTL_NRW | EXMC_SNCTL_SBRSTEN |
 224:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                           EXMC_SNCTL_NRWTPOL | EXMC_SNCTL_WRAPEN | EXMC_SNCTL_NRWTCFG | EXMC_SNCTL_
 225:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                           EXMC_SNCTL_NRWTEN | EXMC_SNCTL_EXMODEN | EXMC_SNCTL_ASYNCWTEN | EXMC_SNCT
 226:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                           EXMC_SNCTL_NRMUX));
 227:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 228:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     snctl |= (uint32_t)(exmc_norsram_init_struct->address_data_mux << SNCTL_NRMUX_OFFSET) |
 229:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->memory_type |
 230:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->databus_width |
 231:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****              (exmc_norsram_init_struct->burst_mode << SNCTL_SBRSTEN_OFFSET) |
 232:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->nwait_polarity |
 233:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****              (exmc_norsram_init_struct->wrap_burst_mode << SNCTL_WRAPEN_OFFSET) |
 234:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->nwait_config |
 235:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****              (exmc_norsram_init_struct->memory_write << SNCTL_WREN_OFFSET) |
 236:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****              (exmc_norsram_init_struct->nwait_signal << SNCTL_NRWTEN_OFFSET) |
 237:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****              (exmc_norsram_init_struct->extended_mode << SNCTL_EXMODEN_OFFSET) |
 238:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****              (exmc_norsram_init_struct->asyn_wait << SNCTL_ASYNCWAIT_OFFSET) |
 168              		.loc 1 238 78 is_stmt 0 view .LVU54
 169 0000 D0E90A21 		ldrd	r2, r1, [r0, #40]
 216:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     uint32_t snctl = 0x00000000U, sntcfg = 0x00000000U, snwtcfg = 0x00000000U;
 170              		.loc 1 216 1 view .LVU55
 171 0004 F0B4     		push	{r4, r5, r6, r7}
 172              	.LCFI2:
 173              		.cfi_def_cfa_offset 16
 174              		.cfi_offset 4, -16
 175              		.cfi_offset 5, -12
 176              		.cfi_offset 6, -8
 177              		.cfi_offset 7, -4
 178              		.loc 1 238 78 view .LVU56
 179 0006 056A     		ldr	r5, [r0, #32]
 223:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                           EXMC_SNCTL_NRWTPOL | EXMC_SNCTL_WRAPEN | EXMC_SNCTL_NRWTCFG | EXMC_SNCTL_
 180              		.loc 1 223 11 view .LVU57
 181 0008 2D4C     		ldr	r4, .L11
 182              		.loc 1 238 78 view .LVU58
 183 000a 41EA0203 		orr	r3, r1, r2
 184 000e 2B43     		orrs	r3, r3, r5
 185 0010 8569     		ldr	r5, [r0, #24]
 220:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 186              		.loc 1 220 13 view .LVU59
 187 0012 0268     		ldr	r2, [r0]
 188              		.loc 1 238 78 view .LVU60
 189 0014 2B43     		orrs	r3, r3, r5
 190 0016 4568     		ldr	r5, [r0, #4]
 191 0018 2B43     		orrs	r3, r3, r5
 228:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->memory_type |
 192              		.loc 1 228 68 view .LVU61
 193 001a D0E90C65 		ldrd	r6, r5, [r0, #48]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 9


 194              		.loc 1 238 78 view .LVU62
 195 001e 43EA4603 		orr	r3, r3, r6, lsl #1
 231:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->nwait_polarity |
 196              		.loc 1 231 52 view .LVU63
 197 0022 466A     		ldr	r6, [r0, #36]
 239:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->write_mode;
 240:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 241:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     sntcfg = (uint32_t)exmc_norsram_init_struct->read_write_timing->asyn_address_setuptime |
 198              		.loc 1 241 12 view .LVU64
 199 0024 AF69     		ldr	r7, [r5, #24]
 238:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->write_mode;
 200              		.loc 1 238 78 view .LVU65
 201 0026 43EA0623 		orr	r3, r3, r6, lsl #8
 233:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->nwait_config |
 202              		.loc 1 233 57 view .LVU66
 203 002a C669     		ldr	r6, [r0, #28]
 238:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->write_mode;
 204              		.loc 1 238 78 view .LVU67
 205 002c 43EA8623 		orr	r3, r3, r6, lsl #10
 206              		.loc 1 241 12 view .LVU68
 207 0030 AE68     		ldr	r6, [r5, #8]
 208 0032 47EA060C 		orr	ip, r7, r6
 235:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****              (exmc_norsram_init_struct->nwait_signal << SNCTL_NRWTEN_OFFSET) |
 209              		.loc 1 235 54 view .LVU69
 210 0036 4669     		ldr	r6, [r0, #20]
 211              		.loc 1 241 12 view .LVU70
 212 0038 6F69     		ldr	r7, [r5, #20]
 238:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->write_mode;
 213              		.loc 1 238 78 view .LVU71
 214 003a 43EA0633 		orr	r3, r3, r6, lsl #12
 215              		.loc 1 241 12 view .LVU72
 216 003e 6E68     		ldr	r6, [r5, #4]
 217 0040 4CEA060C 		orr	ip, ip, r6
 236:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****              (exmc_norsram_init_struct->extended_mode << SNCTL_EXMODEN_OFFSET) |
 218              		.loc 1 236 54 view .LVU73
 219 0044 0669     		ldr	r6, [r0, #16]
 220:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 220              		.loc 1 220 13 view .LVU74
 221 0046 02F1A052 		add	r2, r2, #335544320
 238:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->write_mode;
 222              		.loc 1 238 78 view .LVU75
 223 004a 43EA4633 		orr	r3, r3, r6, lsl #13
 224              		.loc 1 241 12 view .LVU76
 225 004e 2E68     		ldr	r6, [r5]
 220:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 226              		.loc 1 220 13 view .LVU77
 227 0050 D200     		lsls	r2, r2, #3
 228              		.loc 1 241 12 view .LVU78
 229 0052 4CEA060C 		orr	ip, ip, r6
 230 0056 4CEA071C 		orr	ip, ip, r7, lsl #4
 220:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 231              		.loc 1 220 11 view .LVU79
 232 005a 1768     		ldr	r7, [r2]
 233              	.LVL6:
 223:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                           EXMC_SNCTL_NRWTPOL | EXMC_SNCTL_WRAPEN | EXMC_SNCTL_NRWTCFG | EXMC_SNCTL_
 234              		.loc 1 223 5 is_stmt 1 view .LVU80
 237:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****              (exmc_norsram_init_struct->asyn_wait << SNCTL_ASYNCWAIT_OFFSET) |
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 10


 235              		.loc 1 237 39 is_stmt 0 view .LVU81
 236 005c 8668     		ldr	r6, [r0, #8]
 223:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                           EXMC_SNCTL_NRWTPOL | EXMC_SNCTL_WRAPEN | EXMC_SNCTL_NRWTCFG | EXMC_SNCTL_
 237              		.loc 1 223 11 view .LVU82
 238 005e 3C40     		ands	r4, r4, r7
 239              	.LVL7:
 228:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->memory_type |
 240              		.loc 1 228 5 is_stmt 1 view .LVU83
 238:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->write_mode;
 241              		.loc 1 238 78 is_stmt 0 view .LVU84
 242 0060 C768     		ldr	r7, [r0, #12]
 243 0062 43EA8633 		orr	r3, r3, r6, lsl #14
 244 0066 43EAC733 		orr	r3, r3, r7, lsl #15
 228:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->memory_type |
 245              		.loc 1 228 11 view .LVU85
 246 006a 2343     		orrs	r3, r3, r4
 247              	.LVL8:
 248              		.loc 1 241 5 is_stmt 1 view .LVU86
 242:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****              (exmc_norsram_init_struct->read_write_timing->asyn_address_holdtime << SNTCFG_AHLD_OFF
 243:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****              (exmc_norsram_init_struct->read_write_timing->asyn_data_setuptime << SNTCFG_DSET_OFFSE
 249              		.loc 1 243 80 is_stmt 0 view .LVU87
 250 006c 2C69     		ldr	r4, [r5, #16]
 244:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****              (exmc_norsram_init_struct->read_write_timing->bus_latency << SNTCFG_BUSLAT_OFFSET) |
 251              		.loc 1 244 72 view .LVU88
 252 006e ED68     		ldr	r5, [r5, #12]
 245:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->read_write_timing->syn_clk_division |
 246:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->read_write_timing->syn_data_latency |
 247:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->read_write_timing->asyn_access_mode;
 248:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 249:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     /* nor flash access enable */
 250:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     if(EXMC_MEMORY_TYPE_NOR == exmc_norsram_init_struct->memory_type) {
 253              		.loc 1 250 7 view .LVU89
 254 0070 0829     		cmp	r1, #8
 241:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****              (exmc_norsram_init_struct->read_write_timing->asyn_address_holdtime << SNTCFG_AHLD_OFF
 255              		.loc 1 241 12 view .LVU90
 256 0072 4CEA0424 		orr	r4, ip, r4, lsl #8
 251:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         snctl |= (uint32_t)EXMC_SNCTL_NREN;
 257              		.loc 1 251 15 view .LVU91
 258 0076 08BF     		it	eq
 259 0078 43F04003 		orreq	r3, r3, #64
 260              	.LVL9:
 252:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     }
 253:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 254:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     /* extended mode configure */
 255:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     if(ENABLE == exmc_norsram_init_struct->extended_mode) {
 261              		.loc 1 255 7 view .LVU92
 262 007c 012E     		cmp	r6, #1
 241:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****              (exmc_norsram_init_struct->read_write_timing->asyn_address_holdtime << SNTCFG_AHLD_OFF
 263              		.loc 1 241 12 view .LVU93
 264 007e 44EA0544 		orr	r4, r4, r5, lsl #16
 265              	.LVL10:
 250:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         snctl |= (uint32_t)EXMC_SNCTL_NREN;
 266              		.loc 1 250 5 is_stmt 1 view .LVU94
 251:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     }
 267              		.loc 1 251 9 view .LVU95
 268              		.loc 1 255 5 view .LVU96
 269              		.loc 1 255 7 is_stmt 0 view .LVU97
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 11


 270 0082 0FD0     		beq	.L10
 256:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         snwtcfg = (uint32_t)exmc_norsram_init_struct->write_timing->asyn_address_setuptime |
 257:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   (exmc_norsram_init_struct->write_timing->asyn_address_holdtime << SNTCFG_AHLD_OFF
 258:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   (exmc_norsram_init_struct->write_timing->asyn_data_setuptime << SNTCFG_DSET_OFFSE
 259:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   (exmc_norsram_init_struct->write_timing->bus_latency << SNTCFG_BUSLAT_OFFSET) |
 260:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   exmc_norsram_init_struct->write_timing->asyn_access_mode;
 261:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     } else {
 262:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         snwtcfg = BANK0_SNWTCFG_RESET;
 271              		.loc 1 262 17 view .LVU98
 272 0084 6FF07041 		mvn	r1, #-268435456
 273              	.LVL11:
 274              	.L7:
 263:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     }
 264:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 265:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     /* configure the registers */
 266:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_SNCTL(exmc_norsram_init_struct->norsram_region) = snctl;
 275              		.loc 1 266 5 is_stmt 1 view .LVU99
 276              		.loc 1 266 58 is_stmt 0 view .LVU100
 277 0088 1360     		str	r3, [r2]
 267:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_SNTCFG(exmc_norsram_init_struct->norsram_region) = sntcfg;
 278              		.loc 1 267 5 is_stmt 1 view .LVU101
 279 008a 0368     		ldr	r3, [r0]
 280              	.LVL12:
 281              		.loc 1 267 5 is_stmt 0 view .LVU102
 282 008c DB00     		lsls	r3, r3, #3
 283 008e 03F12043 		add	r3, r3, #-1610612736
 284              		.loc 1 267 59 view .LVU103
 285 0092 5C60     		str	r4, [r3, #4]
 286              	.LVL13:
 268:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_SNWTCFG(exmc_norsram_init_struct->norsram_region) = snwtcfg;
 287              		.loc 1 268 5 is_stmt 1 view .LVU104
 288 0094 0368     		ldr	r3, [r0]
 289 0096 DB00     		lsls	r3, r3, #3
 290 0098 03F12043 		add	r3, r3, #-1610612736
 269:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** }
 291              		.loc 1 269 1 is_stmt 0 view .LVU105
 292 009c F0BC     		pop	{r4, r5, r6, r7}
 293              	.LCFI3:
 294              		.cfi_remember_state
 295              		.cfi_restore 7
 296              		.cfi_restore 6
 297              		.cfi_restore 5
 298              		.cfi_restore 4
 299              		.cfi_def_cfa_offset 0
 300              	.LVL14:
 268:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_SNWTCFG(exmc_norsram_init_struct->norsram_region) = snwtcfg;
 301              		.loc 1 268 60 view .LVU106
 302 009e C3F80411 		str	r1, [r3, #260]
 303              		.loc 1 269 1 view .LVU107
 304 00a2 7047     		bx	lr
 305              	.LVL15:
 306              	.L10:
 307              	.LCFI4:
 308              		.cfi_restore_state
 256:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   (exmc_norsram_init_struct->write_timing->asyn_address_holdtime << SNTCFG_AHLD_OFF
 309              		.loc 1 256 9 is_stmt 1 view .LVU108
 256:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   (exmc_norsram_init_struct->write_timing->asyn_address_holdtime << SNTCFG_AHLD_OFF
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 12


 310              		.loc 1 256 53 is_stmt 0 view .LVU109
 311 00a4 856B     		ldr	r5, [r0, #56]
 256:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   (exmc_norsram_init_struct->write_timing->asyn_address_holdtime << SNTCFG_AHLD_OFF
 312              		.loc 1 256 17 view .LVU110
 313 00a6 2E68     		ldr	r6, [r5]
 314 00a8 A969     		ldr	r1, [r5, #24]
 315 00aa 3143     		orrs	r1, r1, r6
 257:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   (exmc_norsram_init_struct->write_timing->asyn_data_setuptime << SNTCFG_DSET_OFFSE
 316              		.loc 1 257 82 view .LVU111
 317 00ac 6E69     		ldr	r6, [r5, #20]
 256:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   (exmc_norsram_init_struct->write_timing->asyn_address_holdtime << SNTCFG_AHLD_OFF
 318              		.loc 1 256 17 view .LVU112
 319 00ae 41EA0611 		orr	r1, r1, r6, lsl #4
 258:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   (exmc_norsram_init_struct->write_timing->bus_latency << SNTCFG_BUSLAT_OFFSET) |
 320              		.loc 1 258 80 view .LVU113
 321 00b2 2E69     		ldr	r6, [r5, #16]
 259:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   exmc_norsram_init_struct->write_timing->asyn_access_mode;
 322              		.loc 1 259 72 view .LVU114
 323 00b4 ED68     		ldr	r5, [r5, #12]
 256:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   (exmc_norsram_init_struct->write_timing->asyn_address_holdtime << SNTCFG_AHLD_OFF
 324              		.loc 1 256 17 view .LVU115
 325 00b6 41EA0621 		orr	r1, r1, r6, lsl #8
 326 00ba 41EA0541 		orr	r1, r1, r5, lsl #16
 327              	.LVL16:
 256:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   (exmc_norsram_init_struct->write_timing->asyn_address_holdtime << SNTCFG_AHLD_OFF
 328              		.loc 1 256 17 view .LVU116
 329 00be E3E7     		b	.L7
 330              	.L12:
 331              		.align	2
 332              	.L11:
 333 00c0 8100F7FF 		.word	-589695
 334              		.cfi_endproc
 335              	.LFE118:
 337              		.section	.text.exmc_norsram_enable,"ax",%progbits
 338              		.align	1
 339              		.p2align 2,,3
 340              		.global	exmc_norsram_enable
 341              		.syntax unified
 342              		.thumb
 343              		.thumb_func
 345              	exmc_norsram_enable:
 346              	.LVL17:
 347              	.LFB119:
 270:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 271:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** /*!
 272:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \brief    enable EXMC NOR/PSRAM bank region
 273:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_norsram_region: specify the region of NOR/PSRAM bank
 274:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 275:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK0_NORSRAM_REGIONx(x=0..3)
 276:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[out] none
 277:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \retval     none
 278:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** */
 279:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** void exmc_norsram_enable(uint32_t exmc_norsram_region)
 280:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** {
 348              		.loc 1 280 1 is_stmt 1 view -0
 349              		.cfi_startproc
 350              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 13


 351              		@ frame_needed = 0, uses_anonymous_args = 0
 352              		@ link register save eliminated.
 281:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_SNCTL(exmc_norsram_region) |= (uint32_t)EXMC_SNCTL_NRBKEN;
 353              		.loc 1 281 5 view .LVU118
 354              		.loc 1 281 37 is_stmt 0 view .LVU119
 355 0000 00F1A050 		add	r0, r0, #335544320
 356              	.LVL18:
 357              		.loc 1 281 37 view .LVU120
 358 0004 C000     		lsls	r0, r0, #3
 359              	.LVL19:
 360              		.loc 1 281 37 view .LVU121
 361 0006 0368     		ldr	r3, [r0]
 362 0008 43F00103 		orr	r3, r3, #1
 363 000c 0360     		str	r3, [r0]
 282:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** }
 364              		.loc 1 282 1 view .LVU122
 365 000e 7047     		bx	lr
 366              		.cfi_endproc
 367              	.LFE119:
 369              		.section	.text.exmc_norsram_disable,"ax",%progbits
 370              		.align	1
 371              		.p2align 2,,3
 372              		.global	exmc_norsram_disable
 373              		.syntax unified
 374              		.thumb
 375              		.thumb_func
 377              	exmc_norsram_disable:
 378              	.LVL20:
 379              	.LFB120:
 283:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 284:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** /*!
 285:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \brief    disable EXMC NOR/PSRAM bank region
 286:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_norsram_region: specify the region of NOR/PSRAM Bank
 287:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 288:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK0_NORSRAM_REGIONx(x=0..3)
 289:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[out] none
 290:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \retval     none
 291:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** */
 292:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** void exmc_norsram_disable(uint32_t exmc_norsram_region)
 293:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** {
 380              		.loc 1 293 1 is_stmt 1 view -0
 381              		.cfi_startproc
 382              		@ args = 0, pretend = 0, frame = 0
 383              		@ frame_needed = 0, uses_anonymous_args = 0
 384              		@ link register save eliminated.
 294:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_SNCTL(exmc_norsram_region) &= ~(uint32_t)EXMC_SNCTL_NRBKEN;
 385              		.loc 1 294 5 view .LVU124
 386              		.loc 1 294 37 is_stmt 0 view .LVU125
 387 0000 00F1A050 		add	r0, r0, #335544320
 388              	.LVL21:
 389              		.loc 1 294 37 view .LVU126
 390 0004 C000     		lsls	r0, r0, #3
 391              	.LVL22:
 392              		.loc 1 294 37 view .LVU127
 393 0006 0368     		ldr	r3, [r0]
 394 0008 23F00103 		bic	r3, r3, #1
 395 000c 0360     		str	r3, [r0]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 14


 295:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** }
 396              		.loc 1 295 1 view .LVU128
 397 000e 7047     		bx	lr
 398              		.cfi_endproc
 399              	.LFE120:
 401              		.section	.text.exmc_nand_deinit,"ax",%progbits
 402              		.align	1
 403              		.p2align 2,,3
 404              		.global	exmc_nand_deinit
 405              		.syntax unified
 406              		.thumb
 407              		.thumb_func
 409              	exmc_nand_deinit:
 410              	.LVL23:
 411              	.LFB121:
 296:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 297:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** /*!
 298:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \brief    deinitialize EXMC NAND bank
 299:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_nand_bank: select the bank of NAND
 300:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 301:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANKx_NAND(x=1..2)
 302:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[out] none
 303:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \retval     none
 304:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** */
 305:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** void exmc_nand_deinit(uint32_t exmc_nand_bank)
 306:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** {
 412              		.loc 1 306 1 is_stmt 1 view -0
 413              		.cfi_startproc
 414              		@ args = 0, pretend = 0, frame = 0
 415              		@ frame_needed = 0, uses_anonymous_args = 0
 416              		@ link register save eliminated.
 307:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     /* EXMC_BANK1_NAND or EXMC_BANK2_NAND */
 308:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_NPCTL(exmc_nand_bank) = BANK1_2_NPCTL_RESET;
 417              		.loc 1 308 5 view .LVU130
 418 0000 00F1A060 		add	r0, r0, #83886080
 419              	.LVL24:
 420              		.loc 1 308 5 is_stmt 0 view .LVU131
 421 0004 0230     		adds	r0, r0, #2
 422              	.LVL25:
 423              		.loc 1 308 5 view .LVU132
 424 0006 4001     		lsls	r0, r0, #5
 425              	.LVL26:
 309:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_NPINTEN(exmc_nand_bank) = BANK1_2_NPINTEN_RESET;
 310:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_NPCTCFG(exmc_nand_bank) = BANK1_2_NPCTCFG_RESET;
 426              		.loc 1 310 34 view .LVU133
 427 0008 4FF0FF33 		mov	r3, #-1
 308:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_NPINTEN(exmc_nand_bank) = BANK1_2_NPINTEN_RESET;
 428              		.loc 1 308 32 view .LVU134
 429 000c 0821     		movs	r1, #8
 309:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_NPINTEN(exmc_nand_bank) = BANK1_2_NPINTEN_RESET;
 430              		.loc 1 309 34 view .LVU135
 431 000e 4222     		movs	r2, #66
 308:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_NPINTEN(exmc_nand_bank) = BANK1_2_NPINTEN_RESET;
 432              		.loc 1 308 32 view .LVU136
 433 0010 0160     		str	r1, [r0]
 309:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_NPINTEN(exmc_nand_bank) = BANK1_2_NPINTEN_RESET;
 434              		.loc 1 309 5 is_stmt 1 view .LVU137
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 15


 309:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_NPINTEN(exmc_nand_bank) = BANK1_2_NPINTEN_RESET;
 435              		.loc 1 309 34 is_stmt 0 view .LVU138
 436 0012 4260     		str	r2, [r0, #4]
 437              		.loc 1 310 5 is_stmt 1 view .LVU139
 438              		.loc 1 310 34 is_stmt 0 view .LVU140
 439 0014 8360     		str	r3, [r0, #8]
 311:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_NPATCFG(exmc_nand_bank) = BANK1_2_NPATCFG_RESET;
 440              		.loc 1 311 5 is_stmt 1 view .LVU141
 441              		.loc 1 311 34 is_stmt 0 view .LVU142
 442 0016 C360     		str	r3, [r0, #12]
 312:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** }
 443              		.loc 1 312 1 view .LVU143
 444 0018 7047     		bx	lr
 445              		.cfi_endproc
 446              	.LFE121:
 448 001a 00BF     		.section	.text.exmc_nand_struct_para_init,"ax",%progbits
 449              		.align	1
 450              		.p2align 2,,3
 451              		.global	exmc_nand_struct_para_init
 452              		.syntax unified
 453              		.thumb
 454              		.thumb_func
 456              	exmc_nand_struct_para_init:
 457              	.LVL27:
 458              	.LFB122:
 313:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 314:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** /*!
 315:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \brief    initialize exmc_norsram_parameter_struct with the default values
 316:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  none
 317:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[out] the initialized struct exmc_norsram_parameter_struct pointer
 318:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \retval     none
 319:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** */
 320:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** void exmc_nand_struct_para_init(exmc_nand_parameter_struct *exmc_nand_init_struct)
 321:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** {
 459              		.loc 1 321 1 is_stmt 1 view -0
 460              		.cfi_startproc
 461              		@ args = 0, pretend = 0, frame = 0
 462              		@ frame_needed = 0, uses_anonymous_args = 0
 463              		@ link register save eliminated.
 322:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     /* configure the structure with default values */
 323:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->nand_bank = EXMC_BANK1_NAND;
 464              		.loc 1 323 5 view .LVU145
 321:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     /* configure the structure with default values */
 465              		.loc 1 321 1 is_stmt 0 view .LVU146
 466 0000 30B4     		push	{r4, r5}
 467              	.LCFI5:
 468              		.cfi_def_cfa_offset 8
 469              		.cfi_offset 4, -8
 470              		.cfi_offset 5, -4
 324:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->wait_feature = DISABLE;
 325:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->databus_width = EXMC_NAND_DATABUS_WIDTH_8B;
 326:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->ecc_logic = DISABLE;
 327:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->ecc_size = EXMC_ECC_SIZE_256BYTES;
 328:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->ctr_latency = 0x0U;
 329:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->atr_latency = 0x0U;
 330:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->common_space_timing->setuptime = 0xFCU;
 331:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->common_space_timing->waittime = 0xFCU;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 16


 332:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->common_space_timing->holdtime = 0xFCU;
 333:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->common_space_timing->databus_hiztime = 0xFCU;
 334:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->attribute_space_timing->setuptime = 0xFCU;
 471              		.loc 1 334 26 view .LVU147
 472 0002 D0E90741 		ldrd	r4, r1, [r0, #28]
 330:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->common_space_timing->waittime = 0xFCU;
 473              		.loc 1 330 59 view .LVU148
 474 0006 FC23     		movs	r3, #252
 324:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->wait_feature = DISABLE;
 475              		.loc 1 324 41 view .LVU149
 476 0008 0022     		movs	r2, #0
 323:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->wait_feature = DISABLE;
 477              		.loc 1 323 38 view .LVU150
 478 000a 0125     		movs	r5, #1
 479 000c 0560     		str	r5, [r0]
 324:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->wait_feature = DISABLE;
 480              		.loc 1 324 5 is_stmt 1 view .LVU151
 325:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->ecc_logic = DISABLE;
 481              		.loc 1 325 42 is_stmt 0 view .LVU152
 482 000e C0E90522 		strd	r2, r2, [r0, #20]
 326:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->ecc_size = EXMC_ECC_SIZE_256BYTES;
 483              		.loc 1 326 5 is_stmt 1 view .LVU153
 329:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->common_space_timing->setuptime = 0xFCU;
 484              		.loc 1 329 40 is_stmt 0 view .LVU154
 485 0012 C0E90222 		strd	r2, r2, [r0, #8]
 326:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->ecc_size = EXMC_ECC_SIZE_256BYTES;
 486              		.loc 1 326 38 view .LVU155
 487 0016 0261     		str	r2, [r0, #16]
 327:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->ctr_latency = 0x0U;
 488              		.loc 1 327 5 is_stmt 1 view .LVU156
 327:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->ctr_latency = 0x0U;
 489              		.loc 1 327 37 is_stmt 0 view .LVU157
 490 0018 4260     		str	r2, [r0, #4]
 328:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->atr_latency = 0x0U;
 491              		.loc 1 328 5 is_stmt 1 view .LVU158
 330:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->common_space_timing->waittime = 0xFCU;
 492              		.loc 1 330 5 view .LVU159
 331:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->common_space_timing->holdtime = 0xFCU;
 493              		.loc 1 331 58 is_stmt 0 view .LVU160
 494 001a C4E90233 		strd	r3, r3, [r4, #8]
 332:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->common_space_timing->databus_hiztime = 0xFCU;
 495              		.loc 1 332 5 is_stmt 1 view .LVU161
 333:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->attribute_space_timing->setuptime = 0xFCU;
 496              		.loc 1 333 65 is_stmt 0 view .LVU162
 497 001e C4E90033 		strd	r3, r3, [r4]
 498              		.loc 1 334 5 is_stmt 1 view .LVU163
 335:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->attribute_space_timing->waittime = 0xFCU;
 336:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->attribute_space_timing->holdtime = 0xFCU;
 337:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->attribute_space_timing->databus_hiztime = 0xFCU;
 338:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** }
 499              		.loc 1 338 1 is_stmt 0 view .LVU164
 500 0022 30BC     		pop	{r4, r5}
 501              	.LCFI6:
 502              		.cfi_restore 5
 503              		.cfi_restore 4
 504              		.cfi_def_cfa_offset 0
 335:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->attribute_space_timing->waittime = 0xFCU;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 17


 505              		.loc 1 335 61 view .LVU165
 506 0024 C1E90233 		strd	r3, r3, [r1, #8]
 336:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->attribute_space_timing->databus_hiztime = 0xFCU;
 507              		.loc 1 336 5 is_stmt 1 view .LVU166
 337:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** }
 508              		.loc 1 337 68 is_stmt 0 view .LVU167
 509 0028 C1E90033 		strd	r3, r3, [r1]
 510              		.loc 1 338 1 view .LVU168
 511 002c 7047     		bx	lr
 512              		.cfi_endproc
 513              	.LFE122:
 515 002e 00BF     		.section	.text.exmc_nand_init,"ax",%progbits
 516              		.align	1
 517              		.p2align 2,,3
 518              		.global	exmc_nand_init
 519              		.syntax unified
 520              		.thumb
 521              		.thumb_func
 523              	exmc_nand_init:
 524              	.LVL28:
 525              	.LFB123:
 339:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 340:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** /*!
 341:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \brief    initialize EXMC NAND bank
 342:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_nand_parameter_struct: configure the EXMC NAND parameter
 343:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   nand_bank: EXMC_BANK1_NAND,EXMC_BANK2_NAND
 344:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   ecc_size: EXMC_ECC_SIZE_xBYTES,x=256,512,1024,2048,4096
 345:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   atr_latency: EXMC_ALE_RE_DELAY_x_HCLK,x=1..16
 346:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   ctr_latency: EXMC_CLE_RE_DELAY_x_HCLK,x=1..16
 347:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   ecc_logic: ENABLE or DISABLE
 348:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   databus_width: EXMC_NAND_DATABUS_WIDTH_8B,EXMC_NAND_DATABUS_WIDTH_16B
 349:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   wait_feature: ENABLE or DISABLE
 350:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   common_space_timing: struct exmc_nand_pccard_timing_parameter_struct set the time
 351:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     databus_hiztime: 0x01U~0xFFU
 352:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     holdtime: 0x01U~0xFEU
 353:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     waittime: 0x02U~0xFFU
 354:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     setuptime: 0x01U~0xFFU
 355:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   attribute_space_timing: struct exmc_nand_pccard_timing_parameter_struct set the t
 356:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     databus_hiztime: 0x00U~0xFEU
 357:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     holdtime: 0x01U~0xFEU
 358:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     waittime: 0x02U~0xFFU
 359:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     setuptime: 0x01U~0xFFU
 360:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[out] none
 361:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \retval     none
 362:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** */
 363:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** void exmc_nand_init(exmc_nand_parameter_struct *exmc_nand_init_struct)
 364:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** {
 526              		.loc 1 364 1 is_stmt 1 view -0
 527              		.cfi_startproc
 528              		@ args = 0, pretend = 0, frame = 0
 529              		@ frame_needed = 0, uses_anonymous_args = 0
 530              		@ link register save eliminated.
 365:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     uint32_t npctl = 0x00000000U, npctcfg = 0x00000000U, npatcfg = 0x00000000U;
 531              		.loc 1 365 5 view .LVU170
 366:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 367:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     npctl = (uint32_t)(exmc_nand_init_struct->wait_feature << NPCTL_NDWTEN_OFFSET) |
 532              		.loc 1 367 5 view .LVU171
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 18


 364:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     uint32_t npctl = 0x00000000U, npctcfg = 0x00000000U, npatcfg = 0x00000000U;
 533              		.loc 1 364 1 is_stmt 0 view .LVU172
 534 0000 30B4     		push	{r4, r5}
 535              	.LCFI7:
 536              		.cfi_def_cfa_offset 8
 537              		.cfi_offset 4, -8
 538              		.cfi_offset 5, -4
 368:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****             EXMC_NPCTL_NDTP |
 369:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****             exmc_nand_init_struct->databus_width |
 370:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****             (exmc_nand_init_struct->ecc_logic << NPCTL_ECCEN_OFFSET) |
 371:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****             exmc_nand_init_struct->ecc_size |
 372:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****             exmc_nand_init_struct->ctr_latency |
 539              		.loc 1 372 48 view .LVU173
 540 0002 4369     		ldr	r3, [r0, #20]
 541 0004 4268     		ldr	r2, [r0, #4]
 373:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****             exmc_nand_init_struct->atr_latency;
 374:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 375:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     npctcfg = (uint32_t)((exmc_nand_init_struct->common_space_timing->setuptime - 1U) & EXMC_NPCTCF
 542              		.loc 1 375 48 view .LVU174
 543 0006 C569     		ldr	r5, [r0, #28]
 372:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****             exmc_nand_init_struct->atr_latency;
 544              		.loc 1 372 48 view .LVU175
 545 0008 D0E90341 		ldrd	r4, r1, [r0, #12]
 546 000c 1A43     		orrs	r2, r2, r3
 547 000e 42EA8112 		orr	r2, r2, r1, lsl #6
 548 0012 8368     		ldr	r3, [r0, #8]
 367:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****             EXMC_NPCTL_NDTP |
 549              		.loc 1 367 60 view .LVU176
 550 0014 8169     		ldr	r1, [r0, #24]
 372:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****             exmc_nand_init_struct->atr_latency;
 551              		.loc 1 372 48 view .LVU177
 552 0016 2243     		orrs	r2, r2, r4
 553 0018 1A43     		orrs	r2, r2, r3
 376:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->common_space_timing->waittime - 1U) << NPCTCFG_COMWAIT_OFFS
 377:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****               ((exmc_nand_init_struct->common_space_timing->holdtime << NPCTCFG_COMHLD_OFFSET) & EX
 554              		.loc 1 377 70 view .LVU178
 555 001a 6C68     		ldr	r4, [r5, #4]
 375:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->common_space_timing->waittime - 1U) << NPCTCFG_COMWAIT_OFFS
 556              		.loc 1 375 81 view .LVU179
 557 001c EB68     		ldr	r3, [r5, #12]
 372:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****             exmc_nand_init_struct->atr_latency;
 558              		.loc 1 372 48 view .LVU180
 559 001e 42EA4102 		orr	r2, r2, r1, lsl #1
 560              		.loc 1 377 70 view .LVU181
 561 0022 2404     		lsls	r4, r4, #16
 375:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->common_space_timing->waittime - 1U) << NPCTCFG_COMWAIT_OFFS
 562              		.loc 1 375 81 view .LVU182
 563 0024 591E     		subs	r1, r3, #1
 564              		.loc 1 377 96 view .LVU183
 565 0026 04F47F04 		and	r4, r4, #16711680
 375:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->common_space_timing->waittime - 1U) << NPCTCFG_COMWAIT_OFFS
 566              		.loc 1 375 15 view .LVU184
 567 002a C9B2     		uxtb	r1, r1
 375:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->common_space_timing->waittime - 1U) << NPCTCFG_COMWAIT_OFFS
 568              		.loc 1 375 13 view .LVU185
 569 002c 2143     		orrs	r1, r1, r4
 378:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->common_space_timing->databus_hiztime - 1U) << NPCTCFG_COMHI
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 19


 570              		.loc 1 378 78 view .LVU186
 571 002e 2C68     		ldr	r4, [r5]
 376:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****               ((exmc_nand_init_struct->common_space_timing->holdtime << NPCTCFG_COMHLD_OFFSET) & EX
 572              		.loc 1 376 71 view .LVU187
 573 0030 AB68     		ldr	r3, [r5, #8]
 379:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 380:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     npatcfg = (uint32_t)((exmc_nand_init_struct->attribute_space_timing->setuptime - 1U) & EXMC_NPA
 574              		.loc 1 380 48 view .LVU188
 575 0032 056A     		ldr	r5, [r0, #32]
 378:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 576              		.loc 1 378 78 view .LVU189
 577 0034 013C     		subs	r4, r4, #1
 375:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->common_space_timing->waittime - 1U) << NPCTCFG_COMWAIT_OFFS
 578              		.loc 1 375 13 view .LVU190
 579 0036 41EA0461 		orr	r1, r1, r4, lsl #24
 381:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->attribute_space_timing->waittime - 1U) << NPATCFG_ATTWAIT_O
 382:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****               ((exmc_nand_init_struct->attribute_space_timing->holdtime << NPATCFG_ATTHLD_OFFSET) &
 383:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****               ((exmc_nand_init_struct->attribute_space_timing->databus_hiztime << NPATCFG_ATTHIZ_OF
 384:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 385:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     /* EXMC_BANK1_NAND or EXMC_BANK2_NAND initialize */
 386:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_NPCTL(exmc_nand_init_struct->nand_bank) = npctl;
 580              		.loc 1 386 5 view .LVU191
 581 003a 0468     		ldr	r4, [r0]
 376:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****               ((exmc_nand_init_struct->common_space_timing->holdtime << NPCTCFG_COMHLD_OFFSET) & EX
 582              		.loc 1 376 71 view .LVU192
 583 003c 013B     		subs	r3, r3, #1
 376:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****               ((exmc_nand_init_struct->common_space_timing->holdtime << NPCTCFG_COMHLD_OFFSET) & EX
 584              		.loc 1 376 77 view .LVU193
 585 003e 1B02     		lsls	r3, r3, #8
 586              		.loc 1 386 5 view .LVU194
 587 0040 04F1A064 		add	r4, r4, #83886080
 376:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****               ((exmc_nand_init_struct->common_space_timing->holdtime << NPCTCFG_COMHLD_OFFSET) & EX
 588              		.loc 1 376 104 view .LVU195
 589 0044 9BB2     		uxth	r3, r3
 590              		.loc 1 386 5 view .LVU196
 591 0046 0234     		adds	r4, r4, #2
 375:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->common_space_timing->waittime - 1U) << NPCTCFG_COMWAIT_OFFS
 592              		.loc 1 375 13 view .LVU197
 593 0048 1943     		orrs	r1, r1, r3
 594              		.loc 1 386 5 view .LVU198
 595 004a 4FEA441C 		lsl	ip, r4, #5
 380:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->attribute_space_timing->waittime - 1U) << NPATCFG_ATTWAIT_O
 596              		.loc 1 380 84 view .LVU199
 597 004e EB68     		ldr	r3, [r5, #12]
 382:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****               ((exmc_nand_init_struct->attribute_space_timing->databus_hiztime << NPATCFG_ATTHIZ_OF
 598              		.loc 1 382 73 view .LVU200
 599 0050 6C68     		ldr	r4, [r5, #4]
 380:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->attribute_space_timing->waittime - 1U) << NPATCFG_ATTWAIT_O
 600              		.loc 1 380 84 view .LVU201
 601 0052 013B     		subs	r3, r3, #1
 382:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****               ((exmc_nand_init_struct->attribute_space_timing->databus_hiztime << NPATCFG_ATTHIZ_OF
 602              		.loc 1 382 73 view .LVU202
 603 0054 2404     		lsls	r4, r4, #16
 382:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****               ((exmc_nand_init_struct->attribute_space_timing->databus_hiztime << NPATCFG_ATTHIZ_OF
 604              		.loc 1 382 99 view .LVU203
 605 0056 04F47F04 		and	r4, r4, #16711680
 380:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->attribute_space_timing->waittime - 1U) << NPATCFG_ATTWAIT_O
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 20


 606              		.loc 1 380 15 view .LVU204
 607 005a DBB2     		uxtb	r3, r3
 380:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->attribute_space_timing->waittime - 1U) << NPATCFG_ATTWAIT_O
 608              		.loc 1 380 13 view .LVU205
 609 005c 2343     		orrs	r3, r3, r4
 383:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 610              		.loc 1 383 80 view .LVU206
 611 005e 2C68     		ldr	r4, [r5]
 367:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****             EXMC_NPCTL_NDTP |
 612              		.loc 1 367 11 view .LVU207
 613 0060 42F00802 		orr	r2, r2, #8
 614              	.LVL29:
 375:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->common_space_timing->waittime - 1U) << NPCTCFG_COMWAIT_OFFS
 615              		.loc 1 375 5 is_stmt 1 view .LVU208
 380:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->attribute_space_timing->waittime - 1U) << NPATCFG_ATTWAIT_O
 616              		.loc 1 380 5 view .LVU209
 380:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->attribute_space_timing->waittime - 1U) << NPATCFG_ATTWAIT_O
 617              		.loc 1 380 13 is_stmt 0 view .LVU210
 618 0064 43EA0463 		orr	r3, r3, r4, lsl #24
 381:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****               ((exmc_nand_init_struct->attribute_space_timing->holdtime << NPATCFG_ATTHLD_OFFSET) &
 619              		.loc 1 381 74 view .LVU211
 620 0068 AC68     		ldr	r4, [r5, #8]
 621              		.loc 1 386 50 view .LVU212
 622 006a CCF80020 		str	r2, [ip]
 381:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****               ((exmc_nand_init_struct->attribute_space_timing->holdtime << NPATCFG_ATTHLD_OFFSET) &
 623              		.loc 1 381 74 view .LVU213
 624 006e 621E     		subs	r2, r4, #1
 625              	.LVL30:
 387:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_NPCTCFG(exmc_nand_init_struct->nand_bank) = npctcfg;
 626              		.loc 1 387 5 view .LVU214
 627 0070 0468     		ldr	r4, [r0]
 628 0072 6401     		lsls	r4, r4, #5
 629 0074 04F12044 		add	r4, r4, #-1610612736
 381:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****               ((exmc_nand_init_struct->attribute_space_timing->holdtime << NPATCFG_ATTHLD_OFFSET) &
 630              		.loc 1 381 80 view .LVU215
 631 0078 1202     		lsls	r2, r2, #8
 632              		.loc 1 387 52 view .LVU216
 633 007a A164     		str	r1, [r4, #72]
 634              	.LVL31:
 388:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_NPATCFG(exmc_nand_init_struct->nand_bank) = npatcfg;
 635              		.loc 1 388 5 view .LVU217
 636 007c 0168     		ldr	r1, [r0]
 637              	.LVL32:
 381:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****               ((exmc_nand_init_struct->attribute_space_timing->holdtime << NPATCFG_ATTHLD_OFFSET) &
 638              		.loc 1 381 107 view .LVU218
 639 007e 92B2     		uxth	r2, r2
 380:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->attribute_space_timing->waittime - 1U) << NPATCFG_ATTWAIT_O
 640              		.loc 1 380 13 view .LVU219
 641 0080 1343     		orrs	r3, r3, r2
 642              	.LVL33:
 386:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_NPCTCFG(exmc_nand_init_struct->nand_bank) = npctcfg;
 643              		.loc 1 386 5 is_stmt 1 view .LVU220
 387:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_NPATCFG(exmc_nand_init_struct->nand_bank) = npatcfg;
 644              		.loc 1 387 5 view .LVU221
 645              		.loc 1 388 5 view .LVU222
 646 0082 4A01     		lsls	r2, r1, #5
 647 0084 02F12042 		add	r2, r2, #-1610612736
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 21


 389:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** }
 648              		.loc 1 389 1 is_stmt 0 view .LVU223
 649 0088 30BC     		pop	{r4, r5}
 650              	.LCFI8:
 651              		.cfi_restore 5
 652              		.cfi_restore 4
 653              		.cfi_def_cfa_offset 0
 654              	.LVL34:
 388:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** }
 655              		.loc 1 388 52 view .LVU224
 656 008a D364     		str	r3, [r2, #76]
 657              		.loc 1 389 1 view .LVU225
 658 008c 7047     		bx	lr
 659              		.cfi_endproc
 660              	.LFE123:
 662 008e 00BF     		.section	.text.exmc_nand_enable,"ax",%progbits
 663              		.align	1
 664              		.p2align 2,,3
 665              		.global	exmc_nand_enable
 666              		.syntax unified
 667              		.thumb
 668              		.thumb_func
 670              	exmc_nand_enable:
 671              	.LVL35:
 672              	.LFB124:
 390:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 391:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** /*!
 392:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \brief    enable NAND bank
 393:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_nand_bank: specify the NAND bank
 394:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 395:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANKx_NAND(x=1,2)
 396:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[out] none
 397:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \retval     none
 398:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** */
 399:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** void exmc_nand_enable(uint32_t exmc_nand_bank)
 400:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** {
 673              		.loc 1 400 1 is_stmt 1 view -0
 674              		.cfi_startproc
 675              		@ args = 0, pretend = 0, frame = 0
 676              		@ frame_needed = 0, uses_anonymous_args = 0
 677              		@ link register save eliminated.
 401:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_NPCTL(exmc_nand_bank) |= EXMC_NPCTL_NDBKEN;
 678              		.loc 1 401 5 view .LVU227
 679              		.loc 1 401 32 is_stmt 0 view .LVU228
 680 0000 00F1A060 		add	r0, r0, #83886080
 681              	.LVL36:
 682              		.loc 1 401 32 view .LVU229
 683 0004 0230     		adds	r0, r0, #2
 684              	.LVL37:
 685              		.loc 1 401 32 view .LVU230
 686 0006 4001     		lsls	r0, r0, #5
 687              	.LVL38:
 688              		.loc 1 401 32 view .LVU231
 689 0008 0368     		ldr	r3, [r0]
 690 000a 43F00403 		orr	r3, r3, #4
 691 000e 0360     		str	r3, [r0]
 402:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** }
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 22


 692              		.loc 1 402 1 view .LVU232
 693 0010 7047     		bx	lr
 694              		.cfi_endproc
 695              	.LFE124:
 697 0012 00BF     		.section	.text.exmc_nand_disable,"ax",%progbits
 698              		.align	1
 699              		.p2align 2,,3
 700              		.global	exmc_nand_disable
 701              		.syntax unified
 702              		.thumb
 703              		.thumb_func
 705              	exmc_nand_disable:
 706              	.LVL39:
 707              	.LFB125:
 403:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 404:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** /*!
 405:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \brief    disable NAND bank
 406:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_nand_bank: specify the NAND bank
 407:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 408:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANKx_NAND(x=1,2)
 409:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[out] none
 410:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \retval     none
 411:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** */
 412:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** void exmc_nand_disable(uint32_t exmc_nand_bank)
 413:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** {
 708              		.loc 1 413 1 is_stmt 1 view -0
 709              		.cfi_startproc
 710              		@ args = 0, pretend = 0, frame = 0
 711              		@ frame_needed = 0, uses_anonymous_args = 0
 712              		@ link register save eliminated.
 414:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_NPCTL(exmc_nand_bank) &= ~EXMC_NPCTL_NDBKEN;
 713              		.loc 1 414 5 view .LVU234
 714              		.loc 1 414 32 is_stmt 0 view .LVU235
 715 0000 00F1A060 		add	r0, r0, #83886080
 716              	.LVL40:
 717              		.loc 1 414 32 view .LVU236
 718 0004 0230     		adds	r0, r0, #2
 719              	.LVL41:
 720              		.loc 1 414 32 view .LVU237
 721 0006 4001     		lsls	r0, r0, #5
 722              	.LVL42:
 723              		.loc 1 414 32 view .LVU238
 724 0008 0368     		ldr	r3, [r0]
 725 000a 23F00403 		bic	r3, r3, #4
 726 000e 0360     		str	r3, [r0]
 415:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** }
 727              		.loc 1 415 1 view .LVU239
 728 0010 7047     		bx	lr
 729              		.cfi_endproc
 730              	.LFE125:
 732 0012 00BF     		.section	.text.exmc_pccard_deinit,"ax",%progbits
 733              		.align	1
 734              		.p2align 2,,3
 735              		.global	exmc_pccard_deinit
 736              		.syntax unified
 737              		.thumb
 738              		.thumb_func
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 23


 740              	exmc_pccard_deinit:
 741              	.LFB126:
 416:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 417:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** /*!
 418:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \brief    deinitialize EXMC PC card bank
 419:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  none
 420:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[out] none
 421:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \retval     none
 422:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** */
 423:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** void exmc_pccard_deinit(void)
 424:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** {
 742              		.loc 1 424 1 is_stmt 1 view -0
 743              		.cfi_startproc
 744              		@ args = 0, pretend = 0, frame = 0
 745              		@ frame_needed = 0, uses_anonymous_args = 0
 746              		@ link register save eliminated.
 425:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     /* EXMC_BANK3_PCCARD */
 426:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_NPCTL3 = BANK3_NPCTL_RESET;
 747              		.loc 1 426 5 view .LVU241
 748              		.loc 1 426 17 is_stmt 0 view .LVU242
 749 0000 4FF02043 		mov	r3, #-1610612736
 427:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_NPINTEN3 = BANK3_NPINTEN_RESET;
 428:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_NPCTCFG3 = BANK3_NPCTCFG_RESET;
 750              		.loc 1 428 19 view .LVU243
 751 0004 4FF0FF32 		mov	r2, #-1
 426:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_NPINTEN3 = BANK3_NPINTEN_RESET;
 752              		.loc 1 426 17 view .LVU244
 753 0008 0820     		movs	r0, #8
 427:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_NPINTEN3 = BANK3_NPINTEN_RESET;
 754              		.loc 1 427 19 view .LVU245
 755 000a 4021     		movs	r1, #64
 426:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_NPINTEN3 = BANK3_NPINTEN_RESET;
 756              		.loc 1 426 17 view .LVU246
 757 000c C3F8A000 		str	r0, [r3, #160]
 427:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_NPINTEN3 = BANK3_NPINTEN_RESET;
 758              		.loc 1 427 5 is_stmt 1 view .LVU247
 427:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_NPINTEN3 = BANK3_NPINTEN_RESET;
 759              		.loc 1 427 19 is_stmt 0 view .LVU248
 760 0010 C3F8A410 		str	r1, [r3, #164]
 761              		.loc 1 428 5 is_stmt 1 view .LVU249
 762              		.loc 1 428 19 is_stmt 0 view .LVU250
 763 0014 C3F8A820 		str	r2, [r3, #168]
 429:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_NPATCFG3 = BANK3_NPATCFG_RESET;
 764              		.loc 1 429 5 is_stmt 1 view .LVU251
 765              		.loc 1 429 19 is_stmt 0 view .LVU252
 766 0018 C3F8AC20 		str	r2, [r3, #172]
 430:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_PIOTCFG3 = BANK3_PIOTCFG3_RESET;
 767              		.loc 1 430 5 is_stmt 1 view .LVU253
 768              		.loc 1 430 19 is_stmt 0 view .LVU254
 769 001c C3F8B020 		str	r2, [r3, #176]
 431:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** }
 770              		.loc 1 431 1 view .LVU255
 771 0020 7047     		bx	lr
 772              		.cfi_endproc
 773              	.LFE126:
 775 0022 00BF     		.section	.text.exmc_pccard_struct_para_init,"ax",%progbits
 776              		.align	1
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 24


 777              		.p2align 2,,3
 778              		.global	exmc_pccard_struct_para_init
 779              		.syntax unified
 780              		.thumb
 781              		.thumb_func
 783              	exmc_pccard_struct_para_init:
 784              	.LVL43:
 785              	.LFB127:
 432:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 433:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** /*!
 434:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \brief    initialize exmc_pccard_parameter_struct with the default values
 435:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  none
 436:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[out] the initialized struct exmc_pccard_parameter_struct pointer
 437:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \retval     none
 438:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** */
 439:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** void exmc_pccard_struct_para_init(exmc_pccard_parameter_struct *exmc_pccard_init_struct)
 440:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** {
 786              		.loc 1 440 1 is_stmt 1 view -0
 787              		.cfi_startproc
 788              		@ args = 0, pretend = 0, frame = 0
 789              		@ frame_needed = 0, uses_anonymous_args = 0
 790              		@ link register save eliminated.
 441:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     /* configure the structure with default values */
 442:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->wait_feature = DISABLE;
 791              		.loc 1 442 5 view .LVU257
 440:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     /* configure the structure with default values */
 792              		.loc 1 440 1 is_stmt 0 view .LVU258
 793 0000 30B4     		push	{r4, r5}
 794              	.LCFI9:
 795              		.cfi_def_cfa_offset 8
 796              		.cfi_offset 4, -8
 797              		.cfi_offset 5, -4
 443:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->ctr_latency = 0x0U;
 444:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->atr_latency = 0x0U;
 445:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->common_space_timing->setuptime = 0xFCU;
 446:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->common_space_timing->waittime = 0xFCU;
 447:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->common_space_timing->holdtime = 0xFCU;
 448:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->common_space_timing->databus_hiztime = 0xFCU;
 449:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->attribute_space_timing->setuptime = 0xFCU;
 798              		.loc 1 449 28 view .LVU259
 799 0002 D0E90341 		ldrd	r4, r1, [r0, #12]
 450:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->attribute_space_timing->waittime = 0xFCU;
 451:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->attribute_space_timing->holdtime = 0xFCU;
 452:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->attribute_space_timing->databus_hiztime = 0xFCU;
 453:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->io_space_timing->setuptime = 0xFCU;
 800              		.loc 1 453 28 view .LVU260
 801 0006 4269     		ldr	r2, [r0, #20]
 445:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->common_space_timing->waittime = 0xFCU;
 802              		.loc 1 445 61 view .LVU261
 803 0008 FC23     		movs	r3, #252
 442:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->ctr_latency = 0x0U;
 804              		.loc 1 442 43 view .LVU262
 805 000a 0025     		movs	r5, #0
 443:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->atr_latency = 0x0U;
 806              		.loc 1 443 42 view .LVU263
 807 000c C0E90155 		strd	r5, r5, [r0, #4]
 444:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->common_space_timing->setuptime = 0xFCU;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 25


 808              		.loc 1 444 5 is_stmt 1 view .LVU264
 444:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->common_space_timing->setuptime = 0xFCU;
 809              		.loc 1 444 42 is_stmt 0 view .LVU265
 810 0010 0560     		str	r5, [r0]
 445:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->common_space_timing->waittime = 0xFCU;
 811              		.loc 1 445 5 is_stmt 1 view .LVU266
 446:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->common_space_timing->holdtime = 0xFCU;
 812              		.loc 1 446 60 is_stmt 0 view .LVU267
 813 0012 C4E90233 		strd	r3, r3, [r4, #8]
 447:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->common_space_timing->databus_hiztime = 0xFCU;
 814              		.loc 1 447 5 is_stmt 1 view .LVU268
 448:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->attribute_space_timing->setuptime = 0xFCU;
 815              		.loc 1 448 67 is_stmt 0 view .LVU269
 816 0016 C4E90033 		strd	r3, r3, [r4]
 449:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->attribute_space_timing->waittime = 0xFCU;
 817              		.loc 1 449 5 is_stmt 1 view .LVU270
 450:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->attribute_space_timing->holdtime = 0xFCU;
 818              		.loc 1 450 63 is_stmt 0 view .LVU271
 819 001a C1E90233 		strd	r3, r3, [r1, #8]
 451:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->attribute_space_timing->databus_hiztime = 0xFCU;
 820              		.loc 1 451 5 is_stmt 1 view .LVU272
 452:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->io_space_timing->setuptime = 0xFCU;
 821              		.loc 1 452 70 is_stmt 0 view .LVU273
 822 001e C1E90033 		strd	r3, r3, [r1]
 823              		.loc 1 453 5 is_stmt 1 view .LVU274
 454:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->io_space_timing->waittime = 0xFCU;
 455:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->io_space_timing->holdtime = 0xFCU;
 456:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->io_space_timing->databus_hiztime = 0xFCU;
 457:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** }
 824              		.loc 1 457 1 is_stmt 0 view .LVU275
 825 0022 30BC     		pop	{r4, r5}
 826              	.LCFI10:
 827              		.cfi_restore 5
 828              		.cfi_restore 4
 829              		.cfi_def_cfa_offset 0
 454:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->io_space_timing->waittime = 0xFCU;
 830              		.loc 1 454 56 view .LVU276
 831 0024 C2E90233 		strd	r3, r3, [r2, #8]
 455:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->io_space_timing->databus_hiztime = 0xFCU;
 832              		.loc 1 455 5 is_stmt 1 view .LVU277
 456:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** }
 833              		.loc 1 456 63 is_stmt 0 view .LVU278
 834 0028 C2E90033 		strd	r3, r3, [r2]
 835              		.loc 1 457 1 view .LVU279
 836 002c 7047     		bx	lr
 837              		.cfi_endproc
 838              	.LFE127:
 840              		.section	.text.exmc_pccard_init,"ax",%progbits
 841              		.align	1
 842              		.p2align 2,,3
 843              		.global	exmc_pccard_init
 844              		.syntax unified
 845              		.thumb
 846              		.thumb_func
 848              	exmc_pccard_init:
 849              	.LVL44:
 850              	.LFB128:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 26


 458:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 459:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** /*!
 460:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \brief    initialize EXMC PC card bank
 461:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_pccard_parameter_struct: configure the EXMC NAND parameter
 462:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   atr_latency: EXMC_ALE_RE_DELAY_x_HCLK,x=1..16
 463:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   ctr_latency: EXMC_CLE_RE_DELAY_x_HCLK,x=1..16
 464:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   wait_feature: ENABLE or DISABLE
 465:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   common_space_timing: struct exmc_nand_pccard_timing_parameter_struct set the time
 466:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     databus_hiztime: 0x01U~0xFFU
 467:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     holdtime: 0x01U~0xFEU
 468:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     waittime: 0x02U~0xFFU
 469:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     setuptime: 0x01U~0xFFU
 470:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   attribute_space_timing: struct exmc_nand_pccard_timing_parameter_struct set the t
 471:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     databus_hiztime: 0x00U~0xFEU
 472:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     holdtime: 0x01U~0xFEU
 473:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     waittime: 0x02U~0xFFU
 474:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     setuptime: 0x01U~0xFFU
 475:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   io_space_timing: exmc_nand_pccard_timing_parameter_struct set the time
 476:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     databus_hiztime: 0x00U~0xFFU
 477:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     holdtime: 0x01U~0xFFU
 478:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     waittime: 0x02U~0x100U
 479:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     setuptime: 0x01U~0x100U
 480:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[out] none
 481:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \retval     none
 482:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** */
 483:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** void exmc_pccard_init(exmc_pccard_parameter_struct *exmc_pccard_init_struct)
 484:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** {
 851              		.loc 1 484 1 is_stmt 1 view -0
 852              		.cfi_startproc
 853              		@ args = 0, pretend = 0, frame = 0
 854              		@ frame_needed = 0, uses_anonymous_args = 0
 855              		@ link register save eliminated.
 485:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     /* configure the EXMC bank3 PC card control register */
 486:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_NPCTL3 = (uint32_t)(exmc_pccard_init_struct->wait_feature << NPCTL_NDWTEN_OFFSET) |
 856              		.loc 1 486 5 view .LVU281
 484:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     /* configure the EXMC bank3 PC card control register */
 857              		.loc 1 484 1 is_stmt 0 view .LVU282
 858 0000 30B4     		push	{r4, r5}
 859              	.LCFI11:
 860              		.cfi_def_cfa_offset 8
 861              		.cfi_offset 4, -8
 862              		.cfi_offset 5, -4
 487:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   EXMC_NAND_DATABUS_WIDTH_16B |
 488:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   exmc_pccard_init_struct->ctr_latency |
 863              		.loc 1 488 56 view .LVU283
 864 0002 D0E90043 		ldrd	r4, r3, [r0]
 486:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   EXMC_NAND_DATABUS_WIDTH_16B |
 865              		.loc 1 486 68 view .LVU284
 866 0006 8168     		ldr	r1, [r0, #8]
 867              		.loc 1 488 56 view .LVU285
 868 0008 2343     		orrs	r3, r3, r4
 486:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   EXMC_NAND_DATABUS_WIDTH_16B |
 869              		.loc 1 486 17 view .LVU286
 870 000a 4FF02042 		mov	r2, #-1610612736
 871              		.loc 1 488 56 view .LVU287
 872 000e 43EA4103 		orr	r3, r3, r1, lsl #1
 489:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   exmc_pccard_init_struct->atr_latency ;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 27


 490:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 491:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     /* configure the EXMC bank3 PC card common space timing configuration register */
 492:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_NPCTCFG3 = (uint32_t)((exmc_pccard_init_struct->common_space_timing->setuptime - 1U) & EXM
 873              		.loc 1 492 56 view .LVU288
 874 0012 C468     		ldr	r4, [r0, #12]
 488:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   exmc_pccard_init_struct->atr_latency ;
 875              		.loc 1 488 56 view .LVU289
 876 0014 43F01003 		orr	r3, r3, #16
 486:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   EXMC_NAND_DATABUS_WIDTH_16B |
 877              		.loc 1 486 17 view .LVU290
 878 0018 C2F8A030 		str	r3, [r2, #160]
 879              		.loc 1 492 5 is_stmt 1 view .LVU291
 880              		.loc 1 492 89 is_stmt 0 view .LVU292
 881 001c E368     		ldr	r3, [r4, #12]
 493:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->common_space_timing->waittime - 1U) << NPCTCFG_COMW
 494:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->common_space_timing->holdtime << NPCTCFG_COMHLD_OFFS
 882              		.loc 1 494 78 view .LVU293
 883 001e 6168     		ldr	r1, [r4, #4]
 495:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->common_space_timing->databus_hiztime - 1U) << NPCTC
 884              		.loc 1 495 86 view .LVU294
 885 0020 2568     		ldr	r5, [r4]
 492:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->common_space_timing->waittime - 1U) << NPCTCFG_COMW
 886              		.loc 1 492 89 view .LVU295
 887 0022 013B     		subs	r3, r3, #1
 494:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->common_space_timing->databus_hiztime - 1U) << NPCTC
 888              		.loc 1 494 78 view .LVU296
 889 0024 0904     		lsls	r1, r1, #16
 494:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->common_space_timing->databus_hiztime - 1U) << NPCTC
 890              		.loc 1 494 104 view .LVU297
 891 0026 01F47F01 		and	r1, r1, #16711680
 492:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->common_space_timing->waittime - 1U) << NPCTCFG_COMW
 892              		.loc 1 492 21 view .LVU298
 893 002a DBB2     		uxtb	r3, r3
 494:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->common_space_timing->databus_hiztime - 1U) << NPCTC
 894              		.loc 1 494 127 view .LVU299
 895 002c 0B43     		orrs	r3, r3, r1
 493:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->common_space_timing->holdtime << NPCTCFG_COMHLD_OFFS
 896              		.loc 1 493 79 view .LVU300
 897 002e A168     		ldr	r1, [r4, #8]
 898 0030 0139     		subs	r1, r1, #1
 899              		.loc 1 495 86 view .LVU301
 900 0032 6C1E     		subs	r4, r5, #1
 493:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->common_space_timing->holdtime << NPCTCFG_COMHLD_OFFS
 901              		.loc 1 493 85 view .LVU302
 902 0034 0902     		lsls	r1, r1, #8
 494:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->common_space_timing->databus_hiztime - 1U) << NPCTC
 903              		.loc 1 494 127 view .LVU303
 904 0036 43EA0463 		orr	r3, r3, r4, lsl #24
 493:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->common_space_timing->holdtime << NPCTCFG_COMHLD_OFFS
 905              		.loc 1 493 112 view .LVU304
 906 003a 89B2     		uxth	r1, r1
 496:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 497:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     /* configure the EXMC bank3 PC card attribute space timing configuration register */
 498:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_NPATCFG3 = (uint32_t)((exmc_pccard_init_struct->attribute_space_timing->setuptime - 1U) & 
 907              		.loc 1 498 56 view .LVU305
 908 003c 0469     		ldr	r4, [r0, #16]
 494:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->common_space_timing->databus_hiztime - 1U) << NPCTC
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 28


 909              		.loc 1 494 127 view .LVU306
 910 003e 0B43     		orrs	r3, r3, r1
 492:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->common_space_timing->waittime - 1U) << NPCTCFG_COMW
 911              		.loc 1 492 19 view .LVU307
 912 0040 C2F8A830 		str	r3, [r2, #168]
 913              		.loc 1 498 5 is_stmt 1 view .LVU308
 914              		.loc 1 498 92 is_stmt 0 view .LVU309
 915 0044 E368     		ldr	r3, [r4, #12]
 499:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->attribute_space_timing->waittime - 1U) << NPATCFG_A
 500:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->attribute_space_timing->holdtime << NPATCFG_ATTHLD_O
 916              		.loc 1 500 81 view .LVU310
 917 0046 6168     		ldr	r1, [r4, #4]
 501:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->attribute_space_timing->databus_hiztime << NPATCFG_A
 918              		.loc 1 501 88 view .LVU311
 919 0048 2568     		ldr	r5, [r4]
 498:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->attribute_space_timing->waittime - 1U) << NPATCFG_A
 920              		.loc 1 498 92 view .LVU312
 921 004a 013B     		subs	r3, r3, #1
 500:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->attribute_space_timing->databus_hiztime << NPATCFG_A
 922              		.loc 1 500 81 view .LVU313
 923 004c 0904     		lsls	r1, r1, #16
 500:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->attribute_space_timing->databus_hiztime << NPATCFG_A
 924              		.loc 1 500 107 view .LVU314
 925 004e 01F47F01 		and	r1, r1, #16711680
 498:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->attribute_space_timing->waittime - 1U) << NPATCFG_A
 926              		.loc 1 498 21 view .LVU315
 927 0052 DBB2     		uxtb	r3, r3
 500:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->attribute_space_timing->databus_hiztime << NPATCFG_A
 928              		.loc 1 500 130 view .LVU316
 929 0054 0B43     		orrs	r3, r3, r1
 499:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->attribute_space_timing->holdtime << NPATCFG_ATTHLD_O
 930              		.loc 1 499 82 view .LVU317
 931 0056 A168     		ldr	r1, [r4, #8]
 502:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 503:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     /* configure the EXMC bank3 PC card io space timing configuration register */
 504:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_PIOTCFG3 = (uint32_t)((exmc_pccard_init_struct->io_space_timing->setuptime - 1U) & EXMC_PI
 932              		.loc 1 504 56 view .LVU318
 933 0058 4469     		ldr	r4, [r0, #20]
 499:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->attribute_space_timing->holdtime << NPATCFG_ATTHLD_O
 934              		.loc 1 499 82 view .LVU319
 935 005a 0139     		subs	r1, r1, #1
 499:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->attribute_space_timing->holdtime << NPATCFG_ATTHLD_O
 936              		.loc 1 499 88 view .LVU320
 937 005c 0902     		lsls	r1, r1, #8
 500:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->attribute_space_timing->databus_hiztime << NPATCFG_A
 938              		.loc 1 500 130 view .LVU321
 939 005e 43EA0563 		orr	r3, r3, r5, lsl #24
 499:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->attribute_space_timing->holdtime << NPATCFG_ATTHLD_O
 940              		.loc 1 499 115 view .LVU322
 941 0062 89B2     		uxth	r1, r1
 500:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->attribute_space_timing->databus_hiztime << NPATCFG_A
 942              		.loc 1 500 130 view .LVU323
 943 0064 0B43     		orrs	r3, r3, r1
 498:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->attribute_space_timing->waittime - 1U) << NPATCFG_A
 944              		.loc 1 498 19 view .LVU324
 945 0066 C2F8AC30 		str	r3, [r2, #172]
 946              		.loc 1 504 5 is_stmt 1 view .LVU325
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 29


 505:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->io_space_timing->waittime - 1U) << PIOTCFG_IOWAIT_O
 947              		.loc 1 505 75 is_stmt 0 view .LVU326
 948 006a 201D     		adds	r0, r4, #4
 949              	.LVL45:
 950              		.loc 1 505 75 view .LVU327
 951 006c 0BC8     		ldm	r0, {r0, r1, r3}
 504:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->io_space_timing->waittime - 1U) << PIOTCFG_IOWAIT_O
 952              		.loc 1 504 85 view .LVU328
 953 006e 013B     		subs	r3, r3, #1
 506:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->io_space_timing->holdtime << PIOTCFG_IOHLD_OFFSET) &
 954              		.loc 1 506 74 view .LVU329
 955 0070 0004     		lsls	r0, r0, #16
 507:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->io_space_timing->databus_hiztime << PIOTCFG_IOHIZ_OF
 956              		.loc 1 507 81 view .LVU330
 957 0072 2468     		ldr	r4, [r4]
 504:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->io_space_timing->waittime - 1U) << PIOTCFG_IOWAIT_O
 958              		.loc 1 504 21 view .LVU331
 959 0074 DBB2     		uxtb	r3, r3
 506:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->io_space_timing->holdtime << PIOTCFG_IOHLD_OFFSET) &
 960              		.loc 1 506 99 view .LVU332
 961 0076 00F47F00 		and	r0, r0, #16711680
 505:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->io_space_timing->holdtime << PIOTCFG_IOHLD_OFFSET) &
 962              		.loc 1 505 75 view .LVU333
 963 007a 0139     		subs	r1, r1, #1
 506:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->io_space_timing->holdtime << PIOTCFG_IOHLD_OFFSET) &
 964              		.loc 1 506 122 view .LVU334
 965 007c 0343     		orrs	r3, r3, r0
 505:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->io_space_timing->holdtime << PIOTCFG_IOHLD_OFFSET) &
 966              		.loc 1 505 81 view .LVU335
 967 007e 0902     		lsls	r1, r1, #8
 506:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->io_space_timing->holdtime << PIOTCFG_IOHLD_OFFSET) &
 968              		.loc 1 506 122 view .LVU336
 969 0080 43EA0463 		orr	r3, r3, r4, lsl #24
 505:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->io_space_timing->holdtime << PIOTCFG_IOHLD_OFFSET) &
 970              		.loc 1 505 107 view .LVU337
 971 0084 89B2     		uxth	r1, r1
 506:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->io_space_timing->holdtime << PIOTCFG_IOHLD_OFFSET) &
 972              		.loc 1 506 122 view .LVU338
 973 0086 0B43     		orrs	r3, r3, r1
 508:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** }
 974              		.loc 1 508 1 view .LVU339
 975 0088 30BC     		pop	{r4, r5}
 976              	.LCFI12:
 977              		.cfi_restore 5
 978              		.cfi_restore 4
 979              		.cfi_def_cfa_offset 0
 504:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->io_space_timing->waittime - 1U) << PIOTCFG_IOWAIT_O
 980              		.loc 1 504 19 view .LVU340
 981 008a C2F8B030 		str	r3, [r2, #176]
 982              		.loc 1 508 1 view .LVU341
 983 008e 7047     		bx	lr
 984              		.cfi_endproc
 985              	.LFE128:
 987              		.section	.text.exmc_pccard_enable,"ax",%progbits
 988              		.align	1
 989              		.p2align 2,,3
 990              		.global	exmc_pccard_enable
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 30


 991              		.syntax unified
 992              		.thumb
 993              		.thumb_func
 995              	exmc_pccard_enable:
 996              	.LFB129:
 509:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 510:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** /*!
 511:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \brief    enable PC Card Bank
 512:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  none
 513:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[out] none
 514:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \retval     none
 515:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** */
 516:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** void exmc_pccard_enable(void)
 517:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** {
 997              		.loc 1 517 1 is_stmt 1 view -0
 998              		.cfi_startproc
 999              		@ args = 0, pretend = 0, frame = 0
 1000              		@ frame_needed = 0, uses_anonymous_args = 0
 1001              		@ link register save eliminated.
 518:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_NPCTL3 |= EXMC_NPCTL_NDBKEN;
 1002              		.loc 1 518 5 view .LVU343
 1003              		.loc 1 518 17 is_stmt 0 view .LVU344
 1004 0000 4FF02042 		mov	r2, #-1610612736
 1005 0004 D2F8A030 		ldr	r3, [r2, #160]
 1006 0008 43F00403 		orr	r3, r3, #4
 1007 000c C2F8A030 		str	r3, [r2, #160]
 519:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** }
 1008              		.loc 1 519 1 view .LVU345
 1009 0010 7047     		bx	lr
 1010              		.cfi_endproc
 1011              	.LFE129:
 1013 0012 00BF     		.section	.text.exmc_pccard_disable,"ax",%progbits
 1014              		.align	1
 1015              		.p2align 2,,3
 1016              		.global	exmc_pccard_disable
 1017              		.syntax unified
 1018              		.thumb
 1019              		.thumb_func
 1021              	exmc_pccard_disable:
 1022              	.LFB130:
 520:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 521:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** /*!
 522:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \brief    disable PC Card Bank
 523:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  none
 524:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[out] none
 525:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \retval     none
 526:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** */
 527:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** void exmc_pccard_disable(void)
 528:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** {
 1023              		.loc 1 528 1 is_stmt 1 view -0
 1024              		.cfi_startproc
 1025              		@ args = 0, pretend = 0, frame = 0
 1026              		@ frame_needed = 0, uses_anonymous_args = 0
 1027              		@ link register save eliminated.
 529:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_NPCTL3 &= ~EXMC_NPCTL_NDBKEN;
 1028              		.loc 1 529 5 view .LVU347
 1029              		.loc 1 529 17 is_stmt 0 view .LVU348
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 31


 1030 0000 4FF02042 		mov	r2, #-1610612736
 1031 0004 D2F8A030 		ldr	r3, [r2, #160]
 1032 0008 23F00403 		bic	r3, r3, #4
 1033 000c C2F8A030 		str	r3, [r2, #160]
 530:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** }
 1034              		.loc 1 530 1 view .LVU349
 1035 0010 7047     		bx	lr
 1036              		.cfi_endproc
 1037              	.LFE130:
 1039 0012 00BF     		.section	.text.exmc_sdram_deinit,"ax",%progbits
 1040              		.align	1
 1041              		.p2align 2,,3
 1042              		.global	exmc_sdram_deinit
 1043              		.syntax unified
 1044              		.thumb
 1045              		.thumb_func
 1047              	exmc_sdram_deinit:
 1048              	.LVL46:
 1049              	.LFB131:
 531:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 532:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** /*!
 533:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \brief    deinitialize EXMC SDRAM device
 534:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****    \param[in]   exmc_sdram_device: select the SRAM device
 535:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 536:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICEx(x=0, 1)
 537:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  none
 538:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[out] none
 539:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \retval     none
 540:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** */
 541:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** void exmc_sdram_deinit(uint32_t exmc_sdram_device)
 542:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** {
 1050              		.loc 1 542 1 is_stmt 1 view -0
 1051              		.cfi_startproc
 1052              		@ args = 0, pretend = 0, frame = 0
 1053              		@ frame_needed = 0, uses_anonymous_args = 0
 1054              		@ link register save eliminated.
 543:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     /* reset SDRAM registers */
 544:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_SDCTL(exmc_sdram_device) = SDRAM_DEVICE_SDCTL_RESET;
 1055              		.loc 1 544 5 view .LVU351
 1056 0000 00F12050 		add	r0, r0, #671088640
 1057              	.LVL47:
 1058              		.loc 1 544 5 is_stmt 0 view .LVU352
 1059 0004 4C30     		adds	r0, r0, #76
 1060              	.LVL48:
 545:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_SDTCFG(exmc_sdram_device) = SDRAM_DEVICE_SDTCFG_RESET;
 546:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_SDCMD = SDRAM_DEVICE_SDCMD_RESET;
 1061              		.loc 1 546 16 view .LVU353
 1062 0006 4FF02043 		mov	r3, #-1610612736
 544:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_SDTCFG(exmc_sdram_device) = SDRAM_DEVICE_SDTCFG_RESET;
 1063              		.loc 1 544 5 view .LVU354
 1064 000a 8000     		lsls	r0, r0, #2
 1065              	.LVL49:
 542:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     /* reset SDRAM registers */
 1066              		.loc 1 542 1 view .LVU355
 1067 000c 10B4     		push	{r4}
 1068              	.LCFI13:
 1069              		.cfi_def_cfa_offset 4
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 32


 1070              		.cfi_offset 4, -4
 1071              		.loc 1 546 16 view .LVU356
 1072 000e 0022     		movs	r2, #0
 544:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_SDTCFG(exmc_sdram_device) = SDRAM_DEVICE_SDTCFG_RESET;
 1073              		.loc 1 544 35 view .LVU357
 1074 0010 4FF43474 		mov	r4, #720
 545:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_SDTCFG(exmc_sdram_device) = SDRAM_DEVICE_SDTCFG_RESET;
 1075              		.loc 1 545 36 view .LVU358
 1076 0014 6FF07041 		mvn	r1, #-268435456
 544:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_SDTCFG(exmc_sdram_device) = SDRAM_DEVICE_SDTCFG_RESET;
 1077              		.loc 1 544 35 view .LVU359
 1078 0018 0460     		str	r4, [r0]
 545:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_SDTCFG(exmc_sdram_device) = SDRAM_DEVICE_SDTCFG_RESET;
 1079              		.loc 1 545 5 is_stmt 1 view .LVU360
 545:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_SDTCFG(exmc_sdram_device) = SDRAM_DEVICE_SDTCFG_RESET;
 1080              		.loc 1 545 36 is_stmt 0 view .LVU361
 1081 001a 8160     		str	r1, [r0, #8]
 1082              		.loc 1 546 5 is_stmt 1 view .LVU362
 547:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_SDARI = SDRAM_DEVICE_SDARI_RESET;
 548:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_SDRSCTL = SDRAM_DEVICE_SDRSCTL_RESET;
 549:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** }
 1083              		.loc 1 549 1 is_stmt 0 view .LVU363
 1084 001c 10BC     		pop	{r4}
 1085              	.LCFI14:
 1086              		.cfi_restore 4
 1087              		.cfi_def_cfa_offset 0
 546:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_SDARI = SDRAM_DEVICE_SDARI_RESET;
 1088              		.loc 1 546 16 view .LVU364
 1089 001e C3F85021 		str	r2, [r3, #336]
 547:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_SDARI = SDRAM_DEVICE_SDARI_RESET;
 1090              		.loc 1 547 5 is_stmt 1 view .LVU365
 547:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_SDARI = SDRAM_DEVICE_SDARI_RESET;
 1091              		.loc 1 547 16 is_stmt 0 view .LVU366
 1092 0022 C3F85421 		str	r2, [r3, #340]
 548:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** }
 1093              		.loc 1 548 5 is_stmt 1 view .LVU367
 548:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** }
 1094              		.loc 1 548 18 is_stmt 0 view .LVU368
 1095 0026 C3F88021 		str	r2, [r3, #384]
 1096              		.loc 1 549 1 view .LVU369
 1097 002a 7047     		bx	lr
 1098              		.cfi_endproc
 1099              	.LFE131:
 1101              		.section	.text.exmc_sdram_struct_para_init,"ax",%progbits
 1102              		.align	1
 1103              		.p2align 2,,3
 1104              		.global	exmc_sdram_struct_para_init
 1105              		.syntax unified
 1106              		.thumb
 1107              		.thumb_func
 1109              	exmc_sdram_struct_para_init:
 1110              	.LVL50:
 1111              	.LFB132:
 550:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 551:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** /*!
 552:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \brief    initialize exmc_sdram_parameter_struct with the default values
 553:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  none
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 33


 554:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[out] the initialized struct exmc_pccard_parameter_struct pointer
 555:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \retval     none
 556:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** */
 557:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** void exmc_sdram_struct_para_init(exmc_sdram_parameter_struct *exmc_sdram_init_struct)
 558:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** {
 1112              		.loc 1 558 1 is_stmt 1 view -0
 1113              		.cfi_startproc
 1114              		@ args = 0, pretend = 0, frame = 0
 1115              		@ frame_needed = 0, uses_anonymous_args = 0
 1116              		@ link register save eliminated.
 559:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     /* configure the structure with default values */
 560:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->sdram_device = EXMC_SDRAM_DEVICE0;
 1117              		.loc 1 560 5 view .LVU371
 558:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     /* configure the structure with default values */
 1118              		.loc 1 558 1 is_stmt 0 view .LVU372
 1119 0000 10B4     		push	{r4}
 1120              	.LCFI15:
 1121              		.cfi_def_cfa_offset 4
 1122              		.cfi_offset 4, -4
 1123              		.loc 1 560 42 view .LVU373
 1124 0002 0424     		movs	r4, #4
 561:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->column_address_width = EXMC_SDRAM_COW_ADDRESS_8;
 562:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->row_address_width = EXMC_SDRAM_ROW_ADDRESS_11;
 563:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->data_width = EXMC_SDRAM_DATABUS_WIDTH_16B;
 1125              		.loc 1 563 40 view .LVU374
 1126 0004 1023     		movs	r3, #16
 560:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->column_address_width = EXMC_SDRAM_COW_ADDRESS_8;
 1127              		.loc 1 560 42 view .LVU375
 1128 0006 0460     		str	r4, [r0]
 561:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->column_address_width = EXMC_SDRAM_COW_ADDRESS_8;
 1129              		.loc 1 561 5 is_stmt 1 view .LVU376
 564:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->internal_bank_number = EXMC_SDRAM_4_INTER_BANK;
 565:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->cas_latency = EXMC_CAS_LATENCY_1_SDCLK;
 566:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->write_protection = ENABLE;
 567:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->sdclock_config = EXMC_SDCLK_DISABLE;
 568:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->brust_read_switch = DISABLE;
 569:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->pipeline_read_delay = EXMC_PIPELINE_DELAY_0_HCLK;
 570:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 571:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->timing->load_mode_register_delay = 16U;
 1130              		.loc 1 571 27 is_stmt 0 view .LVU377
 1131 0008 826A     		ldr	r2, [r0, #40]
 564:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->internal_bank_number = EXMC_SDRAM_4_INTER_BANK;
 1132              		.loc 1 564 50 view .LVU378
 1133 000a 4024     		movs	r4, #64
 1134 000c C0E90643 		strd	r4, r3, [r0, #24]
 561:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->row_address_width = EXMC_SDRAM_ROW_ADDRESS_11;
 1135              		.loc 1 561 50 view .LVU379
 1136 0010 0021     		movs	r1, #0
 566:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->sdclock_config = EXMC_SDCLK_DISABLE;
 1137              		.loc 1 566 46 view .LVU380
 1138 0012 0124     		movs	r4, #1
 1139 0014 4FF0800C 		mov	ip, #128
 1140 0018 C0E9044C 		strd	r4, ip, [r0, #16]
 562:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->data_width = EXMC_SDRAM_DATABUS_WIDTH_16B;
 1141              		.loc 1 562 47 view .LVU381
 1142 001c C0E90811 		strd	r1, r1, [r0, #32]
 563:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->internal_bank_number = EXMC_SDRAM_4_INTER_BANK;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 34


 1143              		.loc 1 563 5 is_stmt 1 view .LVU382
 565:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->write_protection = ENABLE;
 1144              		.loc 1 565 5 view .LVU383
 567:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->brust_read_switch = DISABLE;
 1145              		.loc 1 567 5 view .LVU384
 568:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->pipeline_read_delay = EXMC_PIPELINE_DELAY_0_HCLK;
 1146              		.loc 1 568 47 is_stmt 0 view .LVU385
 1147 0020 C0E90211 		strd	r1, r1, [r0, #8]
 569:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 1148              		.loc 1 569 5 is_stmt 1 view .LVU386
 569:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 1149              		.loc 1 569 49 is_stmt 0 view .LVU387
 1150 0024 4160     		str	r1, [r0, #4]
 1151              		.loc 1 571 5 is_stmt 1 view .LVU388
 572:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->timing->exit_selfrefresh_delay = 16U;
 573:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->timing->row_address_select_delay = 16U;
 574:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->timing->auto_refresh_delay = 16U;
 575:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->timing->write_recovery_delay = 16U;
 576:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->timing->row_precharge_delay = 16U;
 577:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->timing->row_to_column_delay = 16U;
 578:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** }
 1152              		.loc 1 578 1 is_stmt 0 view .LVU389
 1153 0026 10BC     		pop	{r4}
 1154              	.LCFI16:
 1155              		.cfi_restore 4
 1156              		.cfi_def_cfa_offset 0
 577:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** }
 1157              		.loc 1 577 57 view .LVU390
 1158 0028 1360     		str	r3, [r2]
 572:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->timing->exit_selfrefresh_delay = 16U;
 1159              		.loc 1 572 60 view .LVU391
 1160 002a C2E90533 		strd	r3, r3, [r2, #20]
 573:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->timing->auto_refresh_delay = 16U;
 1161              		.loc 1 573 5 is_stmt 1 view .LVU392
 574:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->timing->write_recovery_delay = 16U;
 1162              		.loc 1 574 56 is_stmt 0 view .LVU393
 1163 002e C2E90333 		strd	r3, r3, [r2, #12]
 575:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->timing->row_precharge_delay = 16U;
 1164              		.loc 1 575 5 is_stmt 1 view .LVU394
 576:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->timing->row_to_column_delay = 16U;
 1165              		.loc 1 576 57 is_stmt 0 view .LVU395
 1166 0032 C2E90133 		strd	r3, r3, [r2, #4]
 577:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** }
 1167              		.loc 1 577 5 is_stmt 1 view .LVU396
 1168              		.loc 1 578 1 is_stmt 0 view .LVU397
 1169 0036 7047     		bx	lr
 1170              		.cfi_endproc
 1171              	.LFE132:
 1173              		.section	.text.exmc_sdram_init,"ax",%progbits
 1174              		.align	1
 1175              		.p2align 2,,3
 1176              		.global	exmc_sdram_init
 1177              		.syntax unified
 1178              		.thumb
 1179              		.thumb_func
 1181              	exmc_sdram_init:
 1182              	.LVL51:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 35


 1183              	.LFB133:
 579:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 580:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** /*!
 581:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \brief    initialize EXMC SDRAM device
 582:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_sdram_parameter_struct: configure the EXMC SDRAM parameter
 583:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   sdram_device: EXMC_SDRAM_DEVICE0,EXMC_SDRAM_DEVICE1
 584:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   pipeline_read_delay: EXMC_PIPELINE_DELAY_x_HCLK,x=0..2
 585:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   brust_read_switch: ENABLE or DISABLE
 586:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   sdclock_config: EXMC_SDCLK_DISABLE,EXMC_SDCLK_PERIODS_2_HCLK,EXMC_SDCLK_PERIODS_3
 587:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   write_protection: ENABLE or DISABLE
 588:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   cas_latency: EXMC_CAS_LATENCY_x_SDCLK,x=1..3
 589:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   internal_bank_number: EXMC_SDRAM_2_INTER_BANK,EXMC_SDRAM_4_INTER_BANK
 590:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   data_width: EXMC_SDRAM_DATABUS_WIDTH_8B,EXMC_SDRAM_DATABUS_WIDTH_16B,EXMC_SDRAM_D
 591:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   row_address_width: EXMC_SDRAM_ROW_ADDRESS_x,x=11..13
 592:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   column_address_width: EXMC_SDRAM_COW_ADDRESS_x,x=8..11
 593:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   timing: exmc_sdram_timing_parameter_struct set the time
 594:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     row_to_column_delay: 1U~16U
 595:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     row_precharge_delay: 1U~16U
 596:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     write_recovery_delay: 1U~16U
 597:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     auto_refresh_delay: 1U~16U
 598:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     row_address_select_delay: 1U~16U
 599:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     exit_selfrefresh_delay: 1U~16U
 600:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                     load_mode_register_delay: 1U~16U
 601:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[out] none
 602:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \retval     none
 603:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** */
 604:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** void exmc_sdram_init(exmc_sdram_parameter_struct *exmc_sdram_init_struct)
 605:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** {
 1184              		.loc 1 605 1 is_stmt 1 view -0
 1185              		.cfi_startproc
 1186              		@ args = 0, pretend = 0, frame = 0
 1187              		@ frame_needed = 0, uses_anonymous_args = 0
 1188              		@ link register save eliminated.
 606:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     uint32_t sdctl0, sdctl1, sdtcfg0, sdtcfg1;
 1189              		.loc 1 606 5 view .LVU399
 607:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 608:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     /* configuration EXMC_SDCTL0 or EXMC_SDCTL1 */
 609:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     if(EXMC_SDRAM_DEVICE0 == exmc_sdram_init_struct->sdram_device) {
 1190              		.loc 1 609 5 view .LVU400
 1191              		.loc 1 609 7 is_stmt 0 view .LVU401
 1192 0000 0368     		ldr	r3, [r0]
 1193 0002 042B     		cmp	r3, #4
 605:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     uint32_t sdctl0, sdctl1, sdtcfg0, sdtcfg1;
 1194              		.loc 1 605 1 view .LVU402
 1195 0004 30B4     		push	{r4, r5}
 1196              	.LCFI17:
 1197              		.cfi_def_cfa_offset 8
 1198              		.cfi_offset 4, -8
 1199              		.cfi_offset 5, -4
 1200              		.loc 1 609 7 view .LVU403
 1201 0006 42D0     		beq	.L37
 610:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         /* configuration EXMC_SDCTL0 */
 611:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         EXMC_SDCTL(EXMC_SDRAM_DEVICE0)  = (uint32_t)exmc_sdram_init_struct->column_address_width |
 612:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                                           exmc_sdram_init_struct->row_address_width |
 613:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                                           exmc_sdram_init_struct->data_width |
 614:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                                           exmc_sdram_init_struct->internal_bank_number |
 615:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                                           exmc_sdram_init_struct->cas_latency |
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 36


 616:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                                           (exmc_sdram_init_struct->write_protection << SDCTL_WPEN_O
 617:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                                           exmc_sdram_init_struct->sdclock_config |
 618:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                                           (exmc_sdram_init_struct->brust_read_switch << SDCTL_BRSTR
 619:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                                           exmc_sdram_init_struct->pipeline_read_delay;
 620:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 621:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         /* configuration EXMC_SDTCFG0 */
 622:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         EXMC_SDTCFG(EXMC_SDRAM_DEVICE0) = (uint32_t)((exmc_sdram_init_struct->timing->load_mode_reg
 623:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->exit_selfrefresh_delay
 624:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->row_address_select_del
 625:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->auto_refresh_delay) - 
 626:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->write_recovery_delay) 
 627:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->row_precharge_delay) -
 628:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->row_to_column_delay) -
 629:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     } else {
 630:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         /* configuration EXMC_SDCTL0 and EXMC_SDCTL1 */
 631:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         /* some bits in the EXMC_SDCTL1 register are reserved */
 632:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         sdctl0 = EXMC_SDCTL(EXMC_SDRAM_DEVICE0) & (~(EXMC_SDCTL_PIPED | EXMC_SDCTL_BRSTRD | EXMC_SD
 1202              		.loc 1 632 9 is_stmt 1 view .LVU404
 633:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 634:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         sdctl0 |= (uint32_t)exmc_sdram_init_struct->sdclock_config |
 635:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   exmc_sdram_init_struct->brust_read_switch |
 636:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   exmc_sdram_init_struct->pipeline_read_delay;
 637:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 638:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         sdctl1 = (uint32_t)exmc_sdram_init_struct->column_address_width |
 1203              		.loc 1 638 73 is_stmt 0 view .LVU405
 1204 0008 056A     		ldr	r5, [r0, #32]
 1205 000a 436A     		ldr	r3, [r0, #36]
 634:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   exmc_sdram_init_struct->brust_read_switch |
 1206              		.loc 1 634 68 view .LVU406
 1207 000c C268     		ldr	r2, [r0, #12]
 632:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 1208              		.loc 1 632 18 view .LVU407
 1209 000e 4FF02041 		mov	r1, #-1610612736
 1210              		.loc 1 638 73 view .LVU408
 1211 0012 2B43     		orrs	r3, r3, r5
 639:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                  exmc_sdram_init_struct->row_address_width |
 1212              		.loc 1 639 60 view .LVU409
 1213 0014 C569     		ldr	r5, [r0, #28]
 632:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 1214              		.loc 1 632 18 view .LVU410
 1215 0016 D1F84041 		ldr	r4, [r1, #320]
 1216              	.LVL52:
 634:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   exmc_sdram_init_struct->brust_read_switch |
 1217              		.loc 1 634 9 is_stmt 1 view .LVU411
 1218              		.loc 1 639 60 is_stmt 0 view .LVU412
 1219 001a 2B43     		orrs	r3, r3, r5
 634:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   exmc_sdram_init_struct->brust_read_switch |
 1220              		.loc 1 634 68 view .LVU413
 1221 001c 8568     		ldr	r5, [r0, #8]
 632:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 1222              		.loc 1 632 16 view .LVU414
 1223 001e 24F4F844 		bic	r4, r4, #31744
 1224              	.LVL53:
 634:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   exmc_sdram_init_struct->brust_read_switch |
 1225              		.loc 1 634 68 view .LVU415
 1226 0022 2A43     		orrs	r2, r2, r5
 1227 0024 2243     		orrs	r2, r2, r4
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 37


 634:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   exmc_sdram_init_struct->brust_read_switch |
 1228              		.loc 1 634 16 view .LVU416
 1229 0026 4468     		ldr	r4, [r0, #4]
 1230              	.LVL54:
 634:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   exmc_sdram_init_struct->brust_read_switch |
 1231              		.loc 1 634 16 view .LVU417
 1232 0028 2243     		orrs	r2, r2, r4
 1233              	.LVL55:
 638:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                  exmc_sdram_init_struct->row_address_width |
 1234              		.loc 1 638 9 is_stmt 1 view .LVU418
 640:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                  exmc_sdram_init_struct->data_width |
 1235              		.loc 1 640 53 is_stmt 0 view .LVU419
 1236 002a 8469     		ldr	r4, [r0, #24]
 1237 002c 2343     		orrs	r3, r3, r4
 641:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                  exmc_sdram_init_struct->internal_bank_number |
 1238              		.loc 1 641 63 view .LVU420
 1239 002e 4469     		ldr	r4, [r0, #20]
 1240 0030 2343     		orrs	r3, r3, r4
 638:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                  exmc_sdram_init_struct->row_address_width |
 1241              		.loc 1 638 16 view .LVU421
 1242 0032 0469     		ldr	r4, [r0, #16]
 642:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                  exmc_sdram_init_struct->cas_latency |
 643:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                  exmc_sdram_init_struct->write_protection ;
 644:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 645:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         EXMC_SDCTL(EXMC_SDRAM_DEVICE0) = sdctl0;
 646:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         EXMC_SDCTL(EXMC_SDRAM_DEVICE1) = sdctl1;
 647:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 648:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         /* configuration EXMC_SDTCFG0 and EXMC_SDTCFG1 */
 649:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         /* some bits in the EXMC_SDTCFG1 register are reserved */
 650:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         sdtcfg0 = EXMC_SDTCFG(EXMC_SDRAM_DEVICE0) & (~(EXMC_SDTCFG_RPD | EXMC_SDTCFG_WRD | EXMC_SDT
 651:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 652:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         sdtcfg0 |= (uint32_t)(((exmc_sdram_init_struct->timing->auto_refresh_delay) - 1U) << SDTCFG
 1243              		.loc 1 652 55 view .LVU422
 1244 0034 806A     		ldr	r0, [r0, #40]
 1245              	.LVL56:
 645:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         EXMC_SDCTL(EXMC_SDRAM_DEVICE1) = sdctl1;
 1246              		.loc 1 645 40 view .LVU423
 1247 0036 C1F84021 		str	r2, [r1, #320]
 638:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                  exmc_sdram_init_struct->row_address_width |
 1248              		.loc 1 638 16 view .LVU424
 1249 003a 2343     		orrs	r3, r3, r4
 1250              	.LVL57:
 645:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         EXMC_SDCTL(EXMC_SDRAM_DEVICE1) = sdctl1;
 1251              		.loc 1 645 9 is_stmt 1 view .LVU425
 646:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 1252              		.loc 1 646 9 view .LVU426
 646:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 1253              		.loc 1 646 40 is_stmt 0 view .LVU427
 1254 003c C1F84431 		str	r3, [r1, #324]
 650:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 1255              		.loc 1 650 9 is_stmt 1 view .LVU428
 650:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 1256              		.loc 1 650 19 is_stmt 0 view .LVU429
 1257 0040 D1F84841 		ldr	r4, [r1, #328]
 1258              	.LVL58:
 1259              		.loc 1 652 9 is_stmt 1 view .LVU430
 653:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                    (((exmc_sdram_init_struct->timing->row_precharge_delay) - 1U) << SDTCFG_RPD_OFFS
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 38


 1260              		.loc 1 653 76 is_stmt 0 view .LVU431
 1261 0044 4268     		ldr	r2, [r0, #4]
 1262              	.LVL59:
 654:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                    (((exmc_sdram_init_struct->timing->write_recovery_delay) - 1U) << SDTCFG_WRD_OFF
 655:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 656:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         sdtcfg1 = (uint32_t)((exmc_sdram_init_struct->timing->load_mode_register_delay) - 1U) |
 657:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   (((exmc_sdram_init_struct->timing->exit_selfrefresh_delay) - 1U) << SDTCFG_XSRD_O
 658:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   (((exmc_sdram_init_struct->timing->row_address_select_delay) - 1U) << SDTCFG_RASD
 1263              		.loc 1 658 80 view .LVU432
 1264 0046 0369     		ldr	r3, [r0, #16]
 1265              	.LVL60:
 650:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 1266              		.loc 1 650 17 view .LVU433
 1267 0048 24F47F0C 		bic	ip, r4, #16711680
 652:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                    (((exmc_sdram_init_struct->timing->row_precharge_delay) - 1U) << SDTCFG_RPD_OFFS
 1268              		.loc 1 652 85 view .LVU434
 1269 004c C468     		ldr	r4, [r0, #12]
 1270              	.LVL61:
 653:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                    (((exmc_sdram_init_struct->timing->write_recovery_delay) - 1U) << SDTCFG_WRD_OFF
 1271              		.loc 1 653 76 view .LVU435
 1272 004e 013A     		subs	r2, r2, #1
 652:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                    (((exmc_sdram_init_struct->timing->row_precharge_delay) - 1U) << SDTCFG_RPD_OFFS
 1273              		.loc 1 652 85 view .LVU436
 1274 0050 013C     		subs	r4, r4, #1
 653:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                    (((exmc_sdram_init_struct->timing->write_recovery_delay) - 1U) << SDTCFG_WRD_OFF
 1275              		.loc 1 653 82 view .LVU437
 1276 0052 1205     		lsls	r2, r2, #20
 652:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                    (((exmc_sdram_init_struct->timing->row_precharge_delay) - 1U) << SDTCFG_RPD_OFFS
 1277              		.loc 1 652 114 view .LVU438
 1278 0054 42EA0432 		orr	r2, r2, r4, lsl #12
 654:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 1279              		.loc 1 654 77 view .LVU439
 1280 0058 8468     		ldr	r4, [r0, #8]
 650:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 1281              		.loc 1 650 17 view .LVU440
 1282 005a 2CF4704C 		bic	ip, ip, #61440
 654:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 1283              		.loc 1 654 77 view .LVU441
 1284 005e 013C     		subs	r4, r4, #1
 1285 0060 42EA0C02 		orr	r2, r2, ip
 652:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                    (((exmc_sdram_init_struct->timing->row_precharge_delay) - 1U) << SDTCFG_RPD_OFFS
 1286              		.loc 1 652 17 view .LVU442
 1287 0064 42EA0442 		orr	r2, r2, r4, lsl #16
 1288              	.LVL62:
 656:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   (((exmc_sdram_init_struct->timing->exit_selfrefresh_delay) - 1U) << SDTCFG_XSRD_O
 1289              		.loc 1 656 9 is_stmt 1 view .LVU443
 657:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   (((exmc_sdram_init_struct->timing->row_address_select_delay) - 1U) << SDTCFG_RASD
 1290              		.loc 1 657 78 is_stmt 0 view .LVU444
 1291 0068 4469     		ldr	r4, [r0, #20]
 1292              		.loc 1 658 80 view .LVU445
 1293 006a 013B     		subs	r3, r3, #1
 657:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   (((exmc_sdram_init_struct->timing->row_address_select_delay) - 1U) << SDTCFG_RASD
 1294              		.loc 1 657 78 view .LVU446
 1295 006c 013C     		subs	r4, r4, #1
 1296              		.loc 1 658 86 view .LVU447
 1297 006e 1B02     		lsls	r3, r3, #8
 657:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   (((exmc_sdram_init_struct->timing->row_address_select_delay) - 1U) << SDTCFG_RASD
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 39


 1298              		.loc 1 657 107 view .LVU448
 1299 0070 43EA0413 		orr	r3, r3, r4, lsl #4
 656:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   (((exmc_sdram_init_struct->timing->exit_selfrefresh_delay) - 1U) << SDTCFG_XSRD_O
 1300              		.loc 1 656 19 view .LVU449
 1301 0074 8469     		ldr	r4, [r0, #24]
 659:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   (((exmc_sdram_init_struct->timing->row_to_column_delay) - 1U) << SDTCFG_RCD_OFFSE
 1302              		.loc 1 659 75 view .LVU450
 1303 0076 0068     		ldr	r0, [r0]
 660:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 661:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         EXMC_SDTCFG(EXMC_SDRAM_DEVICE0) = sdtcfg0;
 1304              		.loc 1 661 41 view .LVU451
 1305 0078 C1F84821 		str	r2, [r1, #328]
 1306              	.LVL63:
 656:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   (((exmc_sdram_init_struct->timing->exit_selfrefresh_delay) - 1U) << SDTCFG_XSRD_O
 1307              		.loc 1 656 19 view .LVU452
 1308 007c 013C     		subs	r4, r4, #1
 657:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   (((exmc_sdram_init_struct->timing->row_address_select_delay) - 1U) << SDTCFG_RASD
 1309              		.loc 1 657 107 view .LVU453
 1310 007e 2343     		orrs	r3, r3, r4
 659:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 1311              		.loc 1 659 75 view .LVU454
 1312 0080 0138     		subs	r0, r0, #1
 656:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   (((exmc_sdram_init_struct->timing->exit_selfrefresh_delay) - 1U) << SDTCFG_XSRD_O
 1313              		.loc 1 656 17 view .LVU455
 1314 0082 43EA0063 		orr	r3, r3, r0, lsl #24
 1315              	.LVL64:
 1316              		.loc 1 661 9 is_stmt 1 view .LVU456
 662:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         EXMC_SDTCFG(EXMC_SDRAM_DEVICE1) = sdtcfg1;
 1317              		.loc 1 662 9 view .LVU457
 663:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     }
 664:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** }
 1318              		.loc 1 664 1 is_stmt 0 view .LVU458
 1319 0086 30BC     		pop	{r4, r5}
 1320              	.LCFI18:
 1321              		.cfi_remember_state
 1322              		.cfi_restore 5
 1323              		.cfi_restore 4
 1324              		.cfi_def_cfa_offset 0
 662:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         EXMC_SDTCFG(EXMC_SDRAM_DEVICE1) = sdtcfg1;
 1325              		.loc 1 662 41 view .LVU459
 1326 0088 C1F84C31 		str	r3, [r1, #332]
 1327              		.loc 1 664 1 view .LVU460
 1328 008c 7047     		bx	lr
 1329              	.LVL65:
 1330              	.L37:
 1331              	.LCFI19:
 1332              		.cfi_restore_state
 611:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                                           exmc_sdram_init_struct->row_address_width |
 1333              		.loc 1 611 9 is_stmt 1 view .LVU461
 618:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                                           exmc_sdram_init_struct->pipeline_read_delay;
 1334              		.loc 1 618 110 is_stmt 0 view .LVU462
 1335 008e D0E90843 		ldrd	r4, r3, [r0, #32]
 1336 0092 D0E90612 		ldrd	r1, r2, [r0, #24]
 1337 0096 2343     		orrs	r3, r3, r4
 1338 0098 1343     		orrs	r3, r3, r2
 1339 009a 4269     		ldr	r2, [r0, #20]
 1340 009c C468     		ldr	r4, [r0, #12]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 40


 1341 009e 0B43     		orrs	r3, r3, r1
 1342 00a0 1343     		orrs	r3, r3, r2
 1343 00a2 4268     		ldr	r2, [r0, #4]
 616:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                                           exmc_sdram_init_struct->sdclock_config |
 1344              		.loc 1 616 85 view .LVU463
 1345 00a4 0169     		ldr	r1, [r0, #16]
 618:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                                           exmc_sdram_init_struct->pipeline_read_delay;
 1346              		.loc 1 618 110 view .LVU464
 1347 00a6 2343     		orrs	r3, r3, r4
 1348 00a8 1343     		orrs	r3, r3, r2
 618:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                                           exmc_sdram_init_struct->pipeline_read_delay;
 1349              		.loc 1 618 86 view .LVU465
 1350 00aa 8468     		ldr	r4, [r0, #8]
 611:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                                           exmc_sdram_init_struct->row_address_width |
 1351              		.loc 1 611 41 view .LVU466
 1352 00ac 4FF02042 		mov	r2, #-1610612736
 618:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                                           exmc_sdram_init_struct->pipeline_read_delay;
 1353              		.loc 1 618 110 view .LVU467
 1354 00b0 43EA4123 		orr	r3, r3, r1, lsl #9
 1355 00b4 43EA0433 		orr	r3, r3, r4, lsl #12
 622:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->exit_selfrefresh_delay
 1356              		.loc 1 622 77 view .LVU468
 1357 00b8 816A     		ldr	r1, [r0, #40]
 611:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                                           exmc_sdram_init_struct->row_address_width |
 1358              		.loc 1 611 41 view .LVU469
 1359 00ba C2F84031 		str	r3, [r2, #320]
 622:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->exit_selfrefresh_delay
 1360              		.loc 1 622 9 is_stmt 1 view .LVU470
 623:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->row_address_select_del
 1361              		.loc 1 623 102 is_stmt 0 view .LVU471
 1362 00be D1E90434 		ldrd	r3, r4, [r1, #16]
 622:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->exit_selfrefresh_delay
 1363              		.loc 1 622 43 view .LVU472
 1364 00c2 8869     		ldr	r0, [r1, #24]
 1365              	.LVL66:
 624:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->auto_refresh_delay) - 
 1366              		.loc 1 624 104 view .LVU473
 1367 00c4 013B     		subs	r3, r3, #1
 623:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->row_address_select_del
 1368              		.loc 1 623 102 view .LVU474
 1369 00c6 013C     		subs	r4, r4, #1
 624:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->auto_refresh_delay) - 
 1370              		.loc 1 624 110 view .LVU475
 1371 00c8 1B02     		lsls	r3, r3, #8
 623:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->row_address_select_del
 1372              		.loc 1 623 131 view .LVU476
 1373 00ca 43EA0413 		orr	r3, r3, r4, lsl #4
 622:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->exit_selfrefresh_delay
 1374              		.loc 1 622 43 view .LVU477
 1375 00ce 0138     		subs	r0, r0, #1
 623:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->row_address_select_del
 1376              		.loc 1 623 131 view .LVU478
 1377 00d0 0343     		orrs	r3, r3, r0
 626:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->row_precharge_delay) -
 1378              		.loc 1 626 100 view .LVU479
 1379 00d2 D1E90204 		ldrd	r0, r4, [r1, #8]
 625:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->write_recovery_delay) 
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 41


 1380              		.loc 1 625 98 view .LVU480
 1381 00d6 013C     		subs	r4, r4, #1
 624:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->auto_refresh_delay) - 
 1382              		.loc 1 624 133 view .LVU481
 1383 00d8 43EA0433 		orr	r3, r3, r4, lsl #12
 626:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->row_precharge_delay) -
 1384              		.loc 1 626 100 view .LVU482
 1385 00dc 0138     		subs	r0, r0, #1
 625:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->write_recovery_delay) 
 1386              		.loc 1 625 127 view .LVU483
 1387 00de 43EA0043 		orr	r3, r3, r0, lsl #16
 628:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     } else {
 1388              		.loc 1 628 99 view .LVU484
 1389 00e2 D1E90010 		ldrd	r1, r0, [r1]
 627:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->row_to_column_delay) -
 1390              		.loc 1 627 99 view .LVU485
 1391 00e6 0138     		subs	r0, r0, #1
 626:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->row_precharge_delay) -
 1392              		.loc 1 626 128 view .LVU486
 1393 00e8 43EA0053 		orr	r3, r3, r0, lsl #20
 628:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     } else {
 1394              		.loc 1 628 99 view .LVU487
 1395 00ec 0139     		subs	r1, r1, #1
 627:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->row_to_column_delay) -
 1396              		.loc 1 627 127 view .LVU488
 1397 00ee 43EA0163 		orr	r3, r3, r1, lsl #24
 1398              		.loc 1 664 1 view .LVU489
 1399 00f2 30BC     		pop	{r4, r5}
 1400              	.LCFI20:
 1401              		.cfi_restore 5
 1402              		.cfi_restore 4
 1403              		.cfi_def_cfa_offset 0
 622:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->exit_selfrefresh_delay
 1404              		.loc 1 622 41 view .LVU490
 1405 00f4 C2F84831 		str	r3, [r2, #328]
 1406              		.loc 1 664 1 view .LVU491
 1407 00f8 7047     		bx	lr
 1408              		.cfi_endproc
 1409              	.LFE133:
 1411 00fa 00BF     		.section	.text.exmc_sqpipsram_deinit,"ax",%progbits
 1412              		.align	1
 1413              		.p2align 2,,3
 1414              		.global	exmc_sqpipsram_deinit
 1415              		.syntax unified
 1416              		.thumb
 1417              		.thumb_func
 1419              	exmc_sqpipsram_deinit:
 1420              	.LFB134:
 665:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 666:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** /*!
 667:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \brief    deinitialize exmc SQPIPSRAM
 668:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  none
 669:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[out] none
 670:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \retval     none
 671:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** */
 672:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** void exmc_sqpipsram_deinit(void)
 673:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** {
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 42


 1421              		.loc 1 673 1 is_stmt 1 view -0
 1422              		.cfi_startproc
 1423              		@ args = 0, pretend = 0, frame = 0
 1424              		@ frame_needed = 0, uses_anonymous_args = 0
 1425              		@ link register save eliminated.
 674:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     /* reset the registers */
 675:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_SINIT = BANK0_SQPI_SINIT_RESET;
 1426              		.loc 1 675 5 view .LVU493
 1427              		.loc 1 675 16 is_stmt 0 view .LVU494
 1428 0000 4FF02043 		mov	r3, #-1610612736
 676:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_SRCMD = BANK0_SQPI_SRCMD_RESET;
 1429              		.loc 1 676 16 view .LVU495
 1430 0004 0022     		movs	r2, #0
 675:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_SRCMD = BANK0_SQPI_SRCMD_RESET;
 1431              		.loc 1 675 16 view .LVU496
 1432 0006 0649     		ldr	r1, .L39
 1433 0008 C3F81013 		str	r1, [r3, #784]
 1434              		.loc 1 676 5 is_stmt 1 view .LVU497
 1435              		.loc 1 676 16 is_stmt 0 view .LVU498
 1436 000c C3F82023 		str	r2, [r3, #800]
 677:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_SWCMD = BANK0_SQPI_SWCMD_RESET;
 1437              		.loc 1 677 5 is_stmt 1 view .LVU499
 1438              		.loc 1 677 16 is_stmt 0 view .LVU500
 1439 0010 C3F83023 		str	r2, [r3, #816]
 678:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_SIDL = BANK0_SQPI_SIDL_RESET;
 1440              		.loc 1 678 5 is_stmt 1 view .LVU501
 1441              		.loc 1 678 15 is_stmt 0 view .LVU502
 1442 0014 C3F84023 		str	r2, [r3, #832]
 679:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_SIDH = BANK0_SQPI_SIDH_RESET;
 1443              		.loc 1 679 5 is_stmt 1 view .LVU503
 1444              		.loc 1 679 15 is_stmt 0 view .LVU504
 1445 0018 C3F85023 		str	r2, [r3, #848]
 680:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** }
 1446              		.loc 1 680 1 view .LVU505
 1447 001c 7047     		bx	lr
 1448              	.L40:
 1449 001e 00BF     		.align	2
 1450              	.L39:
 1451 0020 00000118 		.word	402718720
 1452              		.cfi_endproc
 1453              	.LFE134:
 1455              		.section	.text.exmc_sqpipsram_struct_para_init,"ax",%progbits
 1456              		.align	1
 1457              		.p2align 2,,3
 1458              		.global	exmc_sqpipsram_struct_para_init
 1459              		.syntax unified
 1460              		.thumb
 1461              		.thumb_func
 1463              	exmc_sqpipsram_struct_para_init:
 1464              	.LVL67:
 1465              	.LFB135:
 681:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 682:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** /*!
 683:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \brief    initialize exmc_sqpipsram_parameter_struct with the default values
 684:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  the struct exmc_sqpipsram_parameter_struct pointer
 685:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[out] none
 686:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \retval     none
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 43


 687:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** */
 688:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** void exmc_sqpipsram_struct_para_init(exmc_sqpipsram_parameter_struct *exmc_sqpipsram_init_struct)
 689:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** {
 1466              		.loc 1 689 1 is_stmt 1 view -0
 1467              		.cfi_startproc
 1468              		@ args = 0, pretend = 0, frame = 0
 1469              		@ frame_needed = 0, uses_anonymous_args = 0
 1470              		@ link register save eliminated.
 690:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     /* configure the structure with default values */
 691:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_sqpipsram_init_struct->sample_polarity = EXMC_SQPIPSRAM_SAMPLE_RISING_EDGE;
 1471              		.loc 1 691 5 view .LVU507
 1472              		.loc 1 691 49 is_stmt 0 view .LVU508
 1473 0000 0023     		movs	r3, #0
 692:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_sqpipsram_init_struct->id_length = EXMC_SQPIPSRAM_ID_LENGTH_64B;
 693:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_sqpipsram_init_struct->address_bits = EXMC_SQPIPSRAM_ADDR_LENGTH_24B;
 1474              		.loc 1 693 46 view .LVU509
 1475 0002 4FF0C051 		mov	r1, #402653184
 694:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_sqpipsram_init_struct->command_bits = EXMC_SQPIPSRAM_COMMAND_LENGTH_8B;
 1476              		.loc 1 694 46 view .LVU510
 1477 0006 4FF48032 		mov	r2, #65536
 692:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_sqpipsram_init_struct->id_length = EXMC_SQPIPSRAM_ID_LENGTH_64B;
 1478              		.loc 1 692 43 view .LVU511
 1479 000a C0E90033 		strd	r3, r3, [r0]
 693:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     exmc_sqpipsram_init_struct->command_bits = EXMC_SQPIPSRAM_COMMAND_LENGTH_8B;
 1480              		.loc 1 693 5 is_stmt 1 view .LVU512
 1481              		.loc 1 694 46 is_stmt 0 view .LVU513
 1482 000e C0E90212 		strd	r1, r2, [r0, #8]
 695:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** }
 1483              		.loc 1 695 1 view .LVU514
 1484 0012 7047     		bx	lr
 1485              		.cfi_endproc
 1486              	.LFE135:
 1488              		.section	.text.exmc_sqpipsram_init,"ax",%progbits
 1489              		.align	1
 1490              		.p2align 2,,3
 1491              		.global	exmc_sqpipsram_init
 1492              		.syntax unified
 1493              		.thumb
 1494              		.thumb_func
 1496              	exmc_sqpipsram_init:
 1497              	.LVL68:
 1498              	.LFB136:
 696:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 697:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** /*!
 698:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \brief    initialize EXMC SQPIPSRAM
 699:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_sqpipsram_parameter_struct: configure the EXMC SQPIPSRAM parameter
 700:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   sample_polarity: EXMC_SQPIPSRAM_SAMPLE_RISING_EDGE,EXMC_SQPIPSRAM_SAMPLE_FALLING_
 701:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   id_length: EXMC_SQPIPSRAM_ID_LENGTH_xB,x=8,16,32,64
 702:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   address_bits: EXMC_SQPIPSRAM_ADDR_LENGTH_xB,x=1..26
 703:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   command_bits: EXMC_SQPIPSRAM_COMMAND_LENGTH_xB,x=4,8,16
 704:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[out] none
 705:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \retval     none
 706:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** */
 707:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** void exmc_sqpipsram_init(exmc_sqpipsram_parameter_struct *exmc_sqpipsram_init_struct)
 708:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** {
 1499              		.loc 1 708 1 is_stmt 1 view -0
 1500              		.cfi_startproc
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 44


 1501              		@ args = 0, pretend = 0, frame = 0
 1502              		@ frame_needed = 0, uses_anonymous_args = 0
 1503              		@ link register save eliminated.
 709:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     /* initialize SQPI controller */
 710:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_SINIT = (uint32_t)exmc_sqpipsram_init_struct->sample_polarity |
 1504              		.loc 1 710 5 view .LVU516
 708:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     /* initialize SQPI controller */
 1505              		.loc 1 708 1 is_stmt 0 view .LVU517
 1506 0000 30B4     		push	{r4, r5}
 1507              	.LCFI21:
 1508              		.cfi_def_cfa_offset 8
 1509              		.cfi_offset 4, -8
 1510              		.cfi_offset 5, -4
 1511              		.loc 1 710 72 view .LVU518
 1512 0002 D0E90035 		ldrd	r3, r5, [r0]
 711:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                  exmc_sqpipsram_init_struct->id_length |
 712:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                  exmc_sqpipsram_init_struct->address_bits |
 1513              		.loc 1 712 59 view .LVU519
 1514 0006 D0E90241 		ldrd	r4, r1, [r0, #8]
 710:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                  exmc_sqpipsram_init_struct->id_length |
 1515              		.loc 1 710 72 view .LVU520
 1516 000a 2B43     		orrs	r3, r3, r5
 711:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                  exmc_sqpipsram_init_struct->id_length |
 1517              		.loc 1 711 56 view .LVU521
 1518 000c 2343     		orrs	r3, r3, r4
 710:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                  exmc_sqpipsram_init_struct->id_length |
 1519              		.loc 1 710 16 view .LVU522
 1520 000e 4FF02042 		mov	r2, #-1610612736
 1521              		.loc 1 712 59 view .LVU523
 1522 0012 0B43     		orrs	r3, r3, r1
 713:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                  exmc_sqpipsram_init_struct->command_bits;
 714:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** }
 1523              		.loc 1 714 1 view .LVU524
 1524 0014 30BC     		pop	{r4, r5}
 1525              	.LCFI22:
 1526              		.cfi_restore 5
 1527              		.cfi_restore 4
 1528              		.cfi_def_cfa_offset 0
 710:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                  exmc_sqpipsram_init_struct->id_length |
 1529              		.loc 1 710 16 view .LVU525
 1530 0016 C2F81033 		str	r3, [r2, #784]
 1531              		.loc 1 714 1 view .LVU526
 1532 001a 7047     		bx	lr
 1533              		.cfi_endproc
 1534              	.LFE136:
 1536              		.section	.text.exmc_norsram_consecutive_clock_config,"ax",%progbits
 1537              		.align	1
 1538              		.p2align 2,,3
 1539              		.global	exmc_norsram_consecutive_clock_config
 1540              		.syntax unified
 1541              		.thumb
 1542              		.thumb_func
 1544              	exmc_norsram_consecutive_clock_config:
 1545              	.LVL69:
 1546              	.LFB137:
 715:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 716:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** /*!
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 45


 717:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \brief    configure consecutive clock
 718:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  clock_mode: specify when the clock is generated
 719:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 720:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_CLOCK_SYN_MODE: the clock is generated only during synchronous access
 721:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_CLOCK_UNCONDITIONALLY: the clock is generated unconditionally
 722:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[out] none
 723:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \retval     none
 724:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** */
 725:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** void exmc_norsram_consecutive_clock_config(uint32_t clock_mode)
 726:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** {
 1547              		.loc 1 726 1 is_stmt 1 view -0
 1548              		.cfi_startproc
 1549              		@ args = 0, pretend = 0, frame = 0
 1550              		@ frame_needed = 0, uses_anonymous_args = 0
 1551              		@ link register save eliminated.
 727:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     if(EXMC_CLOCK_UNCONDITIONALLY == clock_mode) {
 1552              		.loc 1 727 5 view .LVU528
 728:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         EXMC_SNCTL(EXMC_BANK0_NORSRAM_REGION0) |= EXMC_CLOCK_UNCONDITIONALLY;
 1553              		.loc 1 728 48 is_stmt 0 view .LVU529
 1554 0000 4FF02042 		mov	r2, #-1610612736
 727:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     if(EXMC_CLOCK_UNCONDITIONALLY == clock_mode) {
 1555              		.loc 1 727 7 view .LVU530
 1556 0004 B0F5801F 		cmp	r0, #1048576
 1557              		.loc 1 728 9 is_stmt 1 view .LVU531
 1558              		.loc 1 728 48 is_stmt 0 view .LVU532
 1559 0008 1368     		ldr	r3, [r2]
 1560 000a 0CBF     		ite	eq
 1561 000c 43F48013 		orreq	r3, r3, #1048576
 729:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     } else {
 730:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         EXMC_SNCTL(EXMC_BANK0_NORSRAM_REGION0) &= ~EXMC_CLOCK_UNCONDITIONALLY;
 1562              		.loc 1 730 9 is_stmt 1 view .LVU533
 1563              		.loc 1 730 48 is_stmt 0 view .LVU534
 1564 0010 23F48013 		bicne	r3, r3, #1048576
 1565 0014 1360     		str	r3, [r2]
 731:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     }
 732:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** }
 1566              		.loc 1 732 1 view .LVU535
 1567 0016 7047     		bx	lr
 1568              		.cfi_endproc
 1569              	.LFE137:
 1571              		.section	.text.exmc_norsram_page_size_config,"ax",%progbits
 1572              		.align	1
 1573              		.p2align 2,,3
 1574              		.global	exmc_norsram_page_size_config
 1575              		.syntax unified
 1576              		.thumb
 1577              		.thumb_func
 1579              	exmc_norsram_page_size_config:
 1580              	.LVL70:
 1581              	.LFB138:
 733:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 734:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** /*!
 735:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \brief    configure CRAM page size
 736:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_norsram_region: select the region of bank0
 737:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 738:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK0_NORSRAM_REGIONx(x=0..3)
 739:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  page_size: CRAM page size
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 46


 740:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 741:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_CRAM_AUTO_SPLIT: the clock is generated only during synchronous access
 742:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_CRAM_PAGE_SIZE_128_BYTES: page size is 128 bytes
 743:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_CRAM_PAGE_SIZE_256_BYTES: page size is 256 bytes
 744:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_CRAM_PAGE_SIZE_512_BYTES: page size is 512 bytes
 745:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_CRAM_PAGE_SIZE_1024_BYTES: page size is 1024 bytes
 746:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[out] none
 747:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \retval     none
 748:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** */
 749:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** void exmc_norsram_page_size_config(uint32_t exmc_norsram_region, uint32_t page_size)
 750:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** {
 1582              		.loc 1 750 1 is_stmt 1 view -0
 1583              		.cfi_startproc
 1584              		@ args = 0, pretend = 0, frame = 0
 1585              		@ frame_needed = 0, uses_anonymous_args = 0
 1586              		@ link register save eliminated.
 751:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     /* reset the bits */
 752:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_SNCTL(exmc_norsram_region) &= ~EXMC_SNCTL_CPS;
 1587              		.loc 1 752 5 view .LVU537
 1588              		.loc 1 752 37 is_stmt 0 view .LVU538
 1589 0000 00F1A050 		add	r0, r0, #335544320
 1590              	.LVL71:
 1591              		.loc 1 752 37 view .LVU539
 1592 0004 C000     		lsls	r0, r0, #3
 1593              	.LVL72:
 1594              		.loc 1 752 37 view .LVU540
 1595 0006 0268     		ldr	r2, [r0]
 1596 0008 22F4E022 		bic	r2, r2, #458752
 1597 000c 0260     		str	r2, [r0]
 753:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 754:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     /* set the CPS bits */
 755:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_SNCTL(exmc_norsram_region) |= page_size;
 1598              		.loc 1 755 5 is_stmt 1 view .LVU541
 1599              		.loc 1 755 37 is_stmt 0 view .LVU542
 1600 000e 0368     		ldr	r3, [r0]
 1601 0010 0B43     		orrs	r3, r3, r1
 1602 0012 0360     		str	r3, [r0]
 756:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** }
 1603              		.loc 1 756 1 view .LVU543
 1604 0014 7047     		bx	lr
 1605              		.cfi_endproc
 1606              	.LFE138:
 1608 0016 00BF     		.section	.text.exmc_nand_ecc_config,"ax",%progbits
 1609              		.align	1
 1610              		.p2align 2,,3
 1611              		.global	exmc_nand_ecc_config
 1612              		.syntax unified
 1613              		.thumb
 1614              		.thumb_func
 1616              	exmc_nand_ecc_config:
 1617              	.LVL73:
 1618              	.LFB139:
 757:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 758:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** /*!
 759:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \brief    enable or disable the EXMC NAND ECC function
 760:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_nand_bank: specify the NAND bank
 761:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 47


 762:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANKx_NAND(x=1,2)
 763:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  newvalue: ENABLE or DISABLE
 764:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[out] none
 765:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \retval     none
 766:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** */
 767:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** void exmc_nand_ecc_config(uint32_t exmc_nand_bank, ControlStatus newvalue)
 768:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** {
 1619              		.loc 1 768 1 is_stmt 1 view -0
 1620              		.cfi_startproc
 1621              		@ args = 0, pretend = 0, frame = 0
 1622              		@ frame_needed = 0, uses_anonymous_args = 0
 1623              		@ link register save eliminated.
 769:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     if(ENABLE == newvalue) {
 1624              		.loc 1 769 5 view .LVU545
 770:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         /* enable the selected NAND bank ECC function */
 771:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         EXMC_NPCTL(exmc_nand_bank) |= EXMC_NPCTL_ECCEN;
 1625              		.loc 1 771 9 view .LVU546
 772:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     } else {
 773:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         /* disable the selected NAND bank ECC function */
 774:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         EXMC_NPCTL(exmc_nand_bank) &= ~EXMC_NPCTL_ECCEN;
 1626              		.loc 1 774 9 view .LVU547
 771:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     } else {
 1627              		.loc 1 771 36 is_stmt 0 view .LVU548
 1628 0000 00F1A060 		add	r0, r0, #83886080
 1629              	.LVL74:
 771:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     } else {
 1630              		.loc 1 771 36 view .LVU549
 1631 0004 0230     		adds	r0, r0, #2
 1632              	.LVL75:
 771:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     } else {
 1633              		.loc 1 771 36 view .LVU550
 1634 0006 4001     		lsls	r0, r0, #5
 1635              	.LVL76:
 769:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         /* enable the selected NAND bank ECC function */
 1636              		.loc 1 769 7 view .LVU551
 1637 0008 0129     		cmp	r1, #1
 771:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     } else {
 1638              		.loc 1 771 36 view .LVU552
 1639 000a 0368     		ldr	r3, [r0]
 1640 000c 0CBF     		ite	eq
 1641 000e 43F04003 		orreq	r3, r3, #64
 1642              		.loc 1 774 36 view .LVU553
 1643 0012 23F04003 		bicne	r3, r3, #64
 1644 0016 0360     		str	r3, [r0]
 775:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     }
 776:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** }
 1645              		.loc 1 776 1 view .LVU554
 1646 0018 7047     		bx	lr
 1647              		.cfi_endproc
 1648              	.LFE139:
 1650 001a 00BF     		.section	.text.exmc_ecc_get,"ax",%progbits
 1651              		.align	1
 1652              		.p2align 2,,3
 1653              		.global	exmc_ecc_get
 1654              		.syntax unified
 1655              		.thumb
 1656              		.thumb_func
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 48


 1658              	exmc_ecc_get:
 1659              	.LVL77:
 1660              	.LFB140:
 777:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 778:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** /*!
 779:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \brief    get the EXMC ECC value
 780:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_nand_bank: specify the NAND bank
 781:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 782:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANKx_NAND(x=1,2)
 783:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[out] none
 784:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \retval     the error correction code(ECC) value
 785:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** */
 786:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** uint32_t exmc_ecc_get(uint32_t exmc_nand_bank)
 787:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** {
 1661              		.loc 1 787 1 is_stmt 1 view -0
 1662              		.cfi_startproc
 1663              		@ args = 0, pretend = 0, frame = 0
 1664              		@ frame_needed = 0, uses_anonymous_args = 0
 1665              		@ link register save eliminated.
 788:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     return(EXMC_NECC(exmc_nand_bank));
 1666              		.loc 1 788 5 view .LVU556
 1667              		.loc 1 788 12 is_stmt 0 view .LVU557
 1668 0000 4001     		lsls	r0, r0, #5
 1669              	.LVL78:
 1670              		.loc 1 788 12 view .LVU558
 1671 0002 00F12040 		add	r0, r0, #-1610612736
 1672 0006 406D     		ldr	r0, [r0, #84]
 789:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** }
 1673              		.loc 1 789 1 view .LVU559
 1674 0008 7047     		bx	lr
 1675              		.cfi_endproc
 1676              	.LFE140:
 1678 000a 00BF     		.section	.text.exmc_sdram_readsample_enable,"ax",%progbits
 1679              		.align	1
 1680              		.p2align 2,,3
 1681              		.global	exmc_sdram_readsample_enable
 1682              		.syntax unified
 1683              		.thumb
 1684              		.thumb_func
 1686              	exmc_sdram_readsample_enable:
 1687              	.LVL79:
 1688              	.LFB141:
 790:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 791:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** /*!
 792:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \brief    enable or disable read sample
 793:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  newvalue: ENABLE or DISABLE
 794:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[out] none
 795:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \retval     none
 796:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** */
 797:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** void exmc_sdram_readsample_enable(ControlStatus newvalue)
 798:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** {
 1689              		.loc 1 798 1 is_stmt 1 view -0
 1690              		.cfi_startproc
 1691              		@ args = 0, pretend = 0, frame = 0
 1692              		@ frame_needed = 0, uses_anonymous_args = 0
 1693              		@ link register save eliminated.
 799:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     if(ENABLE == newvalue) {
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 49


 1694              		.loc 1 799 5 view .LVU561
 800:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         EXMC_SDRSCTL |=  EXMC_SDRSCTL_RSEN;
 1695              		.loc 1 800 22 is_stmt 0 view .LVU562
 1696 0000 4FF02042 		mov	r2, #-1610612736
 799:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     if(ENABLE == newvalue) {
 1697              		.loc 1 799 7 view .LVU563
 1698 0004 0128     		cmp	r0, #1
 1699              		.loc 1 800 9 is_stmt 1 view .LVU564
 1700              		.loc 1 800 22 is_stmt 0 view .LVU565
 1701 0006 D2F88031 		ldr	r3, [r2, #384]
 1702 000a 0CBF     		ite	eq
 1703 000c 43F00103 		orreq	r3, r3, #1
 801:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     } else {
 802:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         EXMC_SDRSCTL &= (uint32_t)(~EXMC_SDRSCTL_RSEN);
 1704              		.loc 1 802 9 is_stmt 1 view .LVU566
 1705              		.loc 1 802 22 is_stmt 0 view .LVU567
 1706 0010 23F00103 		bicne	r3, r3, #1
 1707 0014 C2F88031 		str	r3, [r2, #384]
 803:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     }
 804:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** }
 1708              		.loc 1 804 1 view .LVU568
 1709 0018 7047     		bx	lr
 1710              		.cfi_endproc
 1711              	.LFE141:
 1713 001a 00BF     		.section	.text.exmc_sdram_readsample_config,"ax",%progbits
 1714              		.align	1
 1715              		.p2align 2,,3
 1716              		.global	exmc_sdram_readsample_config
 1717              		.syntax unified
 1718              		.thumb
 1719              		.thumb_func
 1721              	exmc_sdram_readsample_config:
 1722              	.LVL80:
 1723              	.LFB142:
 805:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 806:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** /*!
 807:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \brief    configure the delayed sample clock of read data
 808:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  delay_cell: SDRAM the delayed sample clock of read data
 809:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 810:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_x_DELAY_CELL(x=0..15)
 811:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  extra_hclk: sample cycle of read data
 812:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 813:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_READSAMPLE_x_EXTRAHCLK(x=0,1)
 814:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[out] none
 815:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \retval     none
 816:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** */
 817:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** void exmc_sdram_readsample_config(uint32_t delay_cell, uint32_t extra_hclk)
 818:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** {
 1724              		.loc 1 818 1 is_stmt 1 view -0
 1725              		.cfi_startproc
 1726              		@ args = 0, pretend = 0, frame = 0
 1727              		@ frame_needed = 0, uses_anonymous_args = 0
 1728              		@ link register save eliminated.
 819:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     uint32_t sdrsctl = 0U;
 1729              		.loc 1 819 5 view .LVU570
 820:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 821:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     /* reset the bits */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 50


 822:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     sdrsctl = EXMC_SDRSCTL & (~(EXMC_SDRSCTL_SDSC | EXMC_SDRSCTL_SSCR));
 1730              		.loc 1 822 5 view .LVU571
 1731              		.loc 1 822 15 is_stmt 0 view .LVU572
 1732 0000 4FF02042 		mov	r2, #-1610612736
 1733 0004 D2F88031 		ldr	r3, [r2, #384]
 1734              	.LVL81:
 823:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     /* set the bits */
 824:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     sdrsctl |= (uint32_t)(delay_cell | extra_hclk);
 1735              		.loc 1 824 5 is_stmt 1 view .LVU573
 822:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     /* set the bits */
 1736              		.loc 1 822 13 is_stmt 0 view .LVU574
 1737 0008 23F0F203 		bic	r3, r3, #242
 1738              	.LVL82:
 822:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     /* set the bits */
 1739              		.loc 1 822 13 view .LVU575
 1740 000c 0B43     		orrs	r3, r3, r1
 1741              	.LVL83:
 1742              		.loc 1 824 13 view .LVU576
 1743 000e 0343     		orrs	r3, r3, r0
 1744              	.LVL84:
 825:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_SDRSCTL = sdrsctl;
 1745              		.loc 1 825 5 is_stmt 1 view .LVU577
 1746              		.loc 1 825 18 is_stmt 0 view .LVU578
 1747 0010 C2F88031 		str	r3, [r2, #384]
 826:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** }
 1748              		.loc 1 826 1 view .LVU579
 1749 0014 7047     		bx	lr
 1750              		.cfi_endproc
 1751              	.LFE142:
 1753 0016 00BF     		.section	.text.exmc_sdram_command_config,"ax",%progbits
 1754              		.align	1
 1755              		.p2align 2,,3
 1756              		.global	exmc_sdram_command_config
 1757              		.syntax unified
 1758              		.thumb
 1759              		.thumb_func
 1761              	exmc_sdram_command_config:
 1762              	.LVL85:
 1763              	.LFB143:
 827:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 828:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** /*!
 829:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \brief    configure the SDRAM memory command
 830:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_sdram_command_init_struct: initialize EXMC SDRAM command
 831:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   mode_register_content:
 832:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   auto_refresh_number: EXMC_SDRAM_AUTO_REFLESH_x_SDCLK, x=1..15
 833:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   bank_select: EXMC_SDRAM_DEVICE0_SELECT, EXMC_SDRAM_DEVICE1_SELECT, EXMC_SDRAM_DEV
 834:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                   command: EXMC_SDRAM_NORMAL_OPERATION, EXMC_SDRAM_CLOCK_ENABLE, EXMC_SDRAM_PRECHAR
 835:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                            EXMC_SDRAM_AUTO_REFRESH, EXMC_SDRAM_LOAD_MODE_REGISTER, EXMC_SDRAM_SELF_
 836:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                            EXMC_SDRAM_POWERDOWN_ENTRY
 837:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[out] none
 838:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \retval     none
 839:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** */
 840:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** void exmc_sdram_command_config(exmc_sdram_command_parameter_struct *exmc_sdram_command_init_struct)
 841:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** {
 1764              		.loc 1 841 1 is_stmt 1 view -0
 1765              		.cfi_startproc
 1766              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 51


 1767              		@ frame_needed = 0, uses_anonymous_args = 0
 1768              		@ link register save eliminated.
 842:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     /* configure command register */
 843:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_SDCMD = (uint32_t)((exmc_sdram_command_init_struct->command) |
 1769              		.loc 1 843 5 view .LVU581
 841:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     /* configure command register */
 1770              		.loc 1 841 1 is_stmt 0 view .LVU582
 1771 0000 30B4     		push	{r4, r5}
 1772              	.LCFI23:
 1773              		.cfi_def_cfa_offset 8
 1774              		.cfi_offset 4, -8
 1775              		.cfi_offset 5, -4
 1776              		.loc 1 843 71 view .LVU583
 1777 0002 D0E90253 		ldrd	r5, r3, [r0, #8]
 844:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                             (exmc_sdram_command_init_struct->bank_select) |
 845:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                             ((exmc_sdram_command_init_struct->auto_refresh_number)) |
 846:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                             ((exmc_sdram_command_init_struct->mode_register_content) << SDCMD_MRC_O
 1778              		.loc 1 846 86 view .LVU584
 1779 0006 D0E90014 		ldrd	r1, r4, [r0]
 843:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                             (exmc_sdram_command_init_struct->bank_select) |
 1780              		.loc 1 843 71 view .LVU585
 1781 000a 2B43     		orrs	r3, r3, r5
 844:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                             (exmc_sdram_command_init_struct->bank_select) |
 1782              		.loc 1 844 75 view .LVU586
 1783 000c 2343     		orrs	r3, r3, r4
 843:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                             (exmc_sdram_command_init_struct->bank_select) |
 1784              		.loc 1 843 16 view .LVU587
 1785 000e 4FF02042 		mov	r2, #-1610612736
 845:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                             ((exmc_sdram_command_init_struct->mode_register_content) << SDCMD_MRC_O
 1786              		.loc 1 845 85 view .LVU588
 1787 0012 43EA4123 		orr	r3, r3, r1, lsl #9
 847:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** }
 1788              		.loc 1 847 1 view .LVU589
 1789 0016 30BC     		pop	{r4, r5}
 1790              	.LCFI24:
 1791              		.cfi_restore 5
 1792              		.cfi_restore 4
 1793              		.cfi_def_cfa_offset 0
 843:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                             (exmc_sdram_command_init_struct->bank_select) |
 1794              		.loc 1 843 16 view .LVU590
 1795 0018 C2F85031 		str	r3, [r2, #336]
 1796              		.loc 1 847 1 view .LVU591
 1797 001c 7047     		bx	lr
 1798              		.cfi_endproc
 1799              	.LFE143:
 1801 001e 00BF     		.section	.text.exmc_sdram_refresh_count_set,"ax",%progbits
 1802              		.align	1
 1803              		.p2align 2,,3
 1804              		.global	exmc_sdram_refresh_count_set
 1805              		.syntax unified
 1806              		.thumb
 1807              		.thumb_func
 1809              	exmc_sdram_refresh_count_set:
 1810              	.LVL86:
 1811              	.LFB144:
 848:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 849:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** /*!
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 52


 850:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \brief    set auto-refresh interval
 851:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_count: the number SDRAM clock cycles unit between two successive auto-refresh 
 852:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[out] none
 853:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \retval     none
 854:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** */
 855:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** void exmc_sdram_refresh_count_set(uint32_t exmc_count)
 856:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** {
 1812              		.loc 1 856 1 is_stmt 1 view -0
 1813              		.cfi_startproc
 1814              		@ args = 0, pretend = 0, frame = 0
 1815              		@ frame_needed = 0, uses_anonymous_args = 0
 1816              		@ link register save eliminated.
 857:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     uint32_t sdari;
 1817              		.loc 1 857 5 view .LVU593
 858:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     sdari = EXMC_SDARI & (~EXMC_SDARI_ARINTV);
 1818              		.loc 1 858 5 view .LVU594
 1819              		.loc 1 858 13 is_stmt 0 view .LVU595
 1820 0000 4FF02041 		mov	r1, #-1610612736
 859:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_SDARI = sdari | (uint32_t)((exmc_count << SDARI_ARINTV_OFFSET) & EXMC_SDARI_ARINTV);
 1821              		.loc 1 859 26 view .LVU596
 1822 0004 43F6FE73 		movw	r3, #16382
 858:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     sdari = EXMC_SDARI & (~EXMC_SDARI_ARINTV);
 1823              		.loc 1 858 13 view .LVU597
 1824 0008 D1F85421 		ldr	r2, [r1, #340]
 1825              	.LVL87:
 1826              		.loc 1 859 5 is_stmt 1 view .LVU598
 858:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     sdari = EXMC_SDARI & (~EXMC_SDARI_ARINTV);
 1827              		.loc 1 858 11 is_stmt 0 view .LVU599
 1828 000c 22F47F52 		bic	r2, r2, #16320
 1829              	.LVL88:
 1830              		.loc 1 859 26 view .LVU600
 1831 0010 03EA4003 		and	r3, r3, r0, lsl #1
 858:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     sdari = EXMC_SDARI & (~EXMC_SDARI_ARINTV);
 1832              		.loc 1 858 11 view .LVU601
 1833 0014 22F03E02 		bic	r2, r2, #62
 1834              		.loc 1 859 24 view .LVU602
 1835 0018 1343     		orrs	r3, r3, r2
 1836              		.loc 1 859 16 view .LVU603
 1837 001a C1F85431 		str	r3, [r1, #340]
 860:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** }
 1838              		.loc 1 860 1 view .LVU604
 1839 001e 7047     		bx	lr
 1840              		.cfi_endproc
 1841              	.LFE144:
 1843              		.section	.text.exmc_sdram_autorefresh_number_set,"ax",%progbits
 1844              		.align	1
 1845              		.p2align 2,,3
 1846              		.global	exmc_sdram_autorefresh_number_set
 1847              		.syntax unified
 1848              		.thumb
 1849              		.thumb_func
 1851              	exmc_sdram_autorefresh_number_set:
 1852              	.LVL89:
 1853              	.LFB145:
 861:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 862:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** /*!
 863:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \brief    set the number of successive auto-refresh command
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 53


 864:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_number: the number of successive Auto-refresh cycles will be send, 1~15
 865:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[out] none
 866:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \retval     none
 867:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** */
 868:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** void exmc_sdram_autorefresh_number_set(uint32_t exmc_number)
 869:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** {
 1854              		.loc 1 869 1 is_stmt 1 view -0
 1855              		.cfi_startproc
 1856              		@ args = 0, pretend = 0, frame = 0
 1857              		@ frame_needed = 0, uses_anonymous_args = 0
 1858              		@ link register save eliminated.
 870:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     uint32_t sdcmd;
 1859              		.loc 1 870 5 view .LVU606
 871:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     sdcmd = EXMC_SDCMD & (~EXMC_SDCMD_NARF);
 1860              		.loc 1 871 5 view .LVU607
 1861              		.loc 1 871 13 is_stmt 0 view .LVU608
 1862 0000 4FF02042 		mov	r2, #-1610612736
 872:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_SDCMD = sdcmd | (uint32_t)((exmc_number << SDCMD_NARF_OFFSET) & EXMC_SDCMD_NARF) ;
 1863              		.loc 1 872 50 view .LVU609
 1864 0004 4001     		lsls	r0, r0, #5
 1865              	.LVL90:
 871:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     sdcmd = EXMC_SDCMD & (~EXMC_SDCMD_NARF);
 1866              		.loc 1 871 13 view .LVU610
 1867 0006 D2F85031 		ldr	r3, [r2, #336]
 1868              	.LVL91:
 1869              		.loc 1 872 5 is_stmt 1 view .LVU611
 1870              		.loc 1 872 26 is_stmt 0 view .LVU612
 1871 000a 00F4F070 		and	r0, r0, #480
 871:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     sdcmd = EXMC_SDCMD & (~EXMC_SDCMD_NARF);
 1872              		.loc 1 871 11 view .LVU613
 1873 000e 23F4F073 		bic	r3, r3, #480
 1874              	.LVL92:
 1875              		.loc 1 872 24 view .LVU614
 1876 0012 1843     		orrs	r0, r0, r3
 1877              		.loc 1 872 16 view .LVU615
 1878 0014 C2F85001 		str	r0, [r2, #336]
 873:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** }
 1879              		.loc 1 873 1 view .LVU616
 1880 0018 7047     		bx	lr
 1881              		.cfi_endproc
 1882              	.LFE145:
 1884 001a 00BF     		.section	.text.exmc_sdram_write_protection_config,"ax",%progbits
 1885              		.align	1
 1886              		.p2align 2,,3
 1887              		.global	exmc_sdram_write_protection_config
 1888              		.syntax unified
 1889              		.thumb
 1890              		.thumb_func
 1892              	exmc_sdram_write_protection_config:
 1893              	.LVL93:
 1894              	.LFB146:
 874:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 875:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** /*!
 876:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \brief    config the write protection function
 877:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_sdram_device: specify the SDRAM device
 878:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 879:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICEx(x=0,1)
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 54


 880:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  newvalue: ENABLE or DISABLE
 881:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[out] none
 882:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \retval     none
 883:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** */
 884:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** void exmc_sdram_write_protection_config(uint32_t exmc_sdram_device, ControlStatus newvalue)
 885:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** {
 1895              		.loc 1 885 1 is_stmt 1 view -0
 1896              		.cfi_startproc
 1897              		@ args = 0, pretend = 0, frame = 0
 1898              		@ frame_needed = 0, uses_anonymous_args = 0
 1899              		@ link register save eliminated.
 886:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     if(ENABLE == newvalue) {
 1900              		.loc 1 886 5 view .LVU618
 887:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         EXMC_SDCTL(exmc_sdram_device) |= (uint32_t)EXMC_SDCTL_WPEN;
 1901              		.loc 1 887 9 view .LVU619
 888:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     } else {
 889:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         EXMC_SDCTL(exmc_sdram_device) &= ~((uint32_t)EXMC_SDCTL_WPEN);
 1902              		.loc 1 889 9 view .LVU620
 887:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         EXMC_SDCTL(exmc_sdram_device) |= (uint32_t)EXMC_SDCTL_WPEN;
 1903              		.loc 1 887 39 is_stmt 0 view .LVU621
 1904 0000 00F12050 		add	r0, r0, #671088640
 1905              	.LVL94:
 887:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         EXMC_SDCTL(exmc_sdram_device) |= (uint32_t)EXMC_SDCTL_WPEN;
 1906              		.loc 1 887 39 view .LVU622
 1907 0004 4C30     		adds	r0, r0, #76
 1908              	.LVL95:
 887:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         EXMC_SDCTL(exmc_sdram_device) |= (uint32_t)EXMC_SDCTL_WPEN;
 1909              		.loc 1 887 39 view .LVU623
 1910 0006 8000     		lsls	r0, r0, #2
 1911              	.LVL96:
 886:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         EXMC_SDCTL(exmc_sdram_device) |= (uint32_t)EXMC_SDCTL_WPEN;
 1912              		.loc 1 886 7 view .LVU624
 1913 0008 0129     		cmp	r1, #1
 887:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         EXMC_SDCTL(exmc_sdram_device) |= (uint32_t)EXMC_SDCTL_WPEN;
 1914              		.loc 1 887 39 view .LVU625
 1915 000a 0368     		ldr	r3, [r0]
 1916 000c 0CBF     		ite	eq
 1917 000e 43F40073 		orreq	r3, r3, #512
 1918              		.loc 1 889 39 view .LVU626
 1919 0012 23F40073 		bicne	r3, r3, #512
 1920 0016 0360     		str	r3, [r0]
 890:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     }
 891:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 892:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** }
 1921              		.loc 1 892 1 view .LVU627
 1922 0018 7047     		bx	lr
 1923              		.cfi_endproc
 1924              	.LFE146:
 1926 001a 00BF     		.section	.text.exmc_sdram_bankstatus_get,"ax",%progbits
 1927              		.align	1
 1928              		.p2align 2,,3
 1929              		.global	exmc_sdram_bankstatus_get
 1930              		.syntax unified
 1931              		.thumb
 1932              		.thumb_func
 1934              	exmc_sdram_bankstatus_get:
 1935              	.LVL97:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 55


 1936              	.LFB147:
 893:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 894:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** /*!
 895:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \brief    get the status of SDRAM device0 or device1
 896:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_sdram_device: specify the SDRAM device
 897:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 898:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICEx(x=0,1)
 899:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[out] none
 900:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \retval     the status of SDRAM device
 901:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** */
 902:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** uint32_t exmc_sdram_bankstatus_get(uint32_t exmc_sdram_device)
 903:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** {
 1937              		.loc 1 903 1 is_stmt 1 view -0
 1938              		.cfi_startproc
 1939              		@ args = 0, pretend = 0, frame = 0
 1940              		@ frame_needed = 0, uses_anonymous_args = 0
 1941              		@ link register save eliminated.
 904:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     uint32_t sdstat = 0U;
 1942              		.loc 1 904 5 view .LVU629
 905:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 906:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     if(EXMC_SDRAM_DEVICE0 == exmc_sdram_device) {
 1943              		.loc 1 906 5 view .LVU630
 907:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         sdstat = ((uint32_t)(EXMC_SDSTAT & EXMC_SDSDAT_STA0) >> SDSTAT_STA0_OFFSET);
 1944              		.loc 1 907 9 view .LVU631
 1945              		.loc 1 907 30 is_stmt 0 view .LVU632
 1946 0000 4FF02043 		mov	r3, #-1610612736
 906:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         sdstat = ((uint32_t)(EXMC_SDSTAT & EXMC_SDSDAT_STA0) >> SDSTAT_STA0_OFFSET);
 1947              		.loc 1 906 7 view .LVU633
 1948 0004 0428     		cmp	r0, #4
 1949              		.loc 1 907 30 view .LVU634
 1950 0006 D3F85801 		ldr	r0, [r3, #344]
 1951              	.LVL98:
 1952              		.loc 1 907 16 view .LVU635
 1953 000a 0CBF     		ite	eq
 1954 000c C0F34100 		ubfxeq	r0, r0, #1, #2
 1955              	.LVL99:
 908:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     } else {
 909:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         sdstat = ((uint32_t)(EXMC_SDSTAT & EXMC_SDSDAT_STA1) >> SDSTAT_STA1_OFFSET);
 1956              		.loc 1 909 9 is_stmt 1 view .LVU636
 1957              		.loc 1 909 16 is_stmt 0 view .LVU637
 1958 0010 C0F3C100 		ubfxne	r0, r0, #3, #2
 1959              	.LVL100:
 910:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     }
 911:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 912:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     return sdstat;
 1960              		.loc 1 912 5 is_stmt 1 view .LVU638
 913:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** }
 1961              		.loc 1 913 1 is_stmt 0 view .LVU639
 1962 0014 7047     		bx	lr
 1963              		.cfi_endproc
 1964              	.LFE147:
 1966 0016 00BF     		.section	.text.exmc_sqpipsram_read_command_set,"ax",%progbits
 1967              		.align	1
 1968              		.p2align 2,,3
 1969              		.global	exmc_sqpipsram_read_command_set
 1970              		.syntax unified
 1971              		.thumb
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 56


 1972              		.thumb_func
 1974              	exmc_sqpipsram_read_command_set:
 1975              	.LVL101:
 1976              	.LFB148:
 914:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 915:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** /*!
 916:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \brief    set the read command
 917:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  read_command_mode: configure SPI PSRAM read command mode
 918:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 919:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SQPIPSRAM_READ_MODE_DISABLE: not SPI mode
 920:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SQPIPSRAM_READ_MODE_SPI: SPI mode
 921:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SQPIPSRAM_READ_MODE_SQPI: SQPI mode
 922:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SQPIPSRAM_READ_MODE_QPI: QPI mode
 923:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  read_wait_cycle: wait cycle number after address phase,0..15
 924:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  read_command_code: read command for AHB read transfer
 925:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[out] none
 926:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \retval     none
 927:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** */
 928:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** void exmc_sqpipsram_read_command_set(uint32_t read_command_mode, uint32_t read_wait_cycle, uint32_t
 929:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** {
 1977              		.loc 1 929 1 is_stmt 1 view -0
 1978              		.cfi_startproc
 1979              		@ args = 0, pretend = 0, frame = 0
 1980              		@ frame_needed = 0, uses_anonymous_args = 0
 1981              		@ link register save eliminated.
 930:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     uint32_t srcmd;
 1982              		.loc 1 930 5 view .LVU641
 931:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 932:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     srcmd = (uint32_t) read_command_mode |
 1983              		.loc 1 932 5 view .LVU642
 933:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****             ((read_wait_cycle << SRCMD_RWAITCYCLE_OFFSET) & EXMC_SRCMD_RWAITCYCLE) |
 1984              		.loc 1 933 31 is_stmt 0 view .LVU643
 1985 0000 0904     		lsls	r1, r1, #16
 1986              	.LVL102:
 934:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****             ((read_command_code & EXMC_SRCMD_RCMD));
 1987              		.loc 1 934 33 view .LVU644
 1988 0002 92B2     		uxth	r2, r2
 1989              	.LVL103:
 933:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****             ((read_wait_cycle << SRCMD_RWAITCYCLE_OFFSET) & EXMC_SRCMD_RWAITCYCLE) |
 1990              		.loc 1 933 59 view .LVU645
 1991 0004 01F47021 		and	r1, r1, #983040
 932:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****             ((read_wait_cycle << SRCMD_RWAITCYCLE_OFFSET) & EXMC_SRCMD_RWAITCYCLE) |
 1992              		.loc 1 932 11 view .LVU646
 1993 0008 0243     		orrs	r2, r2, r0
 935:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_SRCMD = srcmd;
 1994              		.loc 1 935 16 view .LVU647
 1995 000a 4FF02043 		mov	r3, #-1610612736
 932:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****             ((read_wait_cycle << SRCMD_RWAITCYCLE_OFFSET) & EXMC_SRCMD_RWAITCYCLE) |
 1996              		.loc 1 932 11 view .LVU648
 1997 000e 1143     		orrs	r1, r1, r2
 1998              	.LVL104:
 1999              		.loc 1 935 5 is_stmt 1 view .LVU649
 2000              		.loc 1 935 16 is_stmt 0 view .LVU650
 2001 0010 C3F82013 		str	r1, [r3, #800]
 936:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** }
 2002              		.loc 1 936 1 view .LVU651
 2003 0014 7047     		bx	lr
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 57


 2004              		.cfi_endproc
 2005              	.LFE148:
 2007 0016 00BF     		.section	.text.exmc_sqpipsram_write_command_set,"ax",%progbits
 2008              		.align	1
 2009              		.p2align 2,,3
 2010              		.global	exmc_sqpipsram_write_command_set
 2011              		.syntax unified
 2012              		.thumb
 2013              		.thumb_func
 2015              	exmc_sqpipsram_write_command_set:
 2016              	.LVL105:
 2017              	.LFB149:
 937:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 938:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** /*!
 939:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \brief    set the write command
 940:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  write_command_mode: configure SPI PSRAM write command mode
 941:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 942:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SQPIPSRAM_WRITE_MODE_DISABLE: not SPI mode
 943:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SQPIPSRAM_WRITE_MODE_SPI: SPI mode
 944:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SQPIPSRAM_WRITE_MODE_SQPI: SQPI mode
 945:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SQPIPSRAM_WRITE_MODE_QPI: QPI mode
 946:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  write_wait_cycle: wait cycle number after address phase,0..15
 947:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  write_command_code: read command for AHB read transfer
 948:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[out] none
 949:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \retval     none
 950:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** */
 951:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** void exmc_sqpipsram_write_command_set(uint32_t write_command_mode, uint32_t write_wait_cycle, uint3
 952:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** {
 2018              		.loc 1 952 1 is_stmt 1 view -0
 2019              		.cfi_startproc
 2020              		@ args = 0, pretend = 0, frame = 0
 2021              		@ frame_needed = 0, uses_anonymous_args = 0
 2022              		@ link register save eliminated.
 953:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     uint32_t swcmd;
 2023              		.loc 1 953 5 view .LVU653
 954:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 955:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     swcmd = (uint32_t) write_command_mode |
 2024              		.loc 1 955 5 view .LVU654
 956:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****             ((write_wait_cycle << SWCMD_WWAITCYCLE_OFFSET) & EXMC_SWCMD_WWAITCYCLE) |
 2025              		.loc 1 956 32 is_stmt 0 view .LVU655
 2026 0000 0904     		lsls	r1, r1, #16
 2027              	.LVL106:
 957:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****             ((write_command_code & EXMC_SWCMD_WCMD));
 2028              		.loc 1 957 34 view .LVU656
 2029 0002 92B2     		uxth	r2, r2
 2030              	.LVL107:
 956:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****             ((write_wait_cycle << SWCMD_WWAITCYCLE_OFFSET) & EXMC_SWCMD_WWAITCYCLE) |
 2031              		.loc 1 956 60 view .LVU657
 2032 0004 01F47021 		and	r1, r1, #983040
 955:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****             ((write_wait_cycle << SWCMD_WWAITCYCLE_OFFSET) & EXMC_SWCMD_WWAITCYCLE) |
 2033              		.loc 1 955 11 view .LVU658
 2034 0008 0243     		orrs	r2, r2, r0
 958:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_SWCMD = swcmd;
 2035              		.loc 1 958 16 view .LVU659
 2036 000a 4FF02043 		mov	r3, #-1610612736
 955:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****             ((write_wait_cycle << SWCMD_WWAITCYCLE_OFFSET) & EXMC_SWCMD_WWAITCYCLE) |
 2037              		.loc 1 955 11 view .LVU660
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 58


 2038 000e 1143     		orrs	r1, r1, r2
 2039              	.LVL108:
 2040              		.loc 1 958 5 is_stmt 1 view .LVU661
 2041              		.loc 1 958 16 is_stmt 0 view .LVU662
 2042 0010 C3F83013 		str	r1, [r3, #816]
 959:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** }
 2043              		.loc 1 959 1 view .LVU663
 2044 0014 7047     		bx	lr
 2045              		.cfi_endproc
 2046              	.LFE149:
 2048 0016 00BF     		.section	.text.exmc_sqpipsram_read_id_command_send,"ax",%progbits
 2049              		.align	1
 2050              		.p2align 2,,3
 2051              		.global	exmc_sqpipsram_read_id_command_send
 2052              		.syntax unified
 2053              		.thumb
 2054              		.thumb_func
 2056              	exmc_sqpipsram_read_id_command_send:
 2057              	.LFB150:
 960:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 961:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** /*!
 962:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \brief    send SPI read ID command
 963:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  none
 964:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[out] none
 965:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \retval     none
 966:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** */
 967:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** void exmc_sqpipsram_read_id_command_send(void)
 968:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** {
 2058              		.loc 1 968 1 is_stmt 1 view -0
 2059              		.cfi_startproc
 2060              		@ args = 0, pretend = 0, frame = 0
 2061              		@ frame_needed = 0, uses_anonymous_args = 0
 2062              		@ link register save eliminated.
 969:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_SRCMD |= EXMC_SRCMD_RDID;
 2063              		.loc 1 969 5 view .LVU665
 2064              		.loc 1 969 16 is_stmt 0 view .LVU666
 2065 0000 4FF02042 		mov	r2, #-1610612736
 2066 0004 D2F82033 		ldr	r3, [r2, #800]
 2067 0008 43F00043 		orr	r3, r3, #-2147483648
 2068 000c C2F82033 		str	r3, [r2, #800]
 970:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** }
 2069              		.loc 1 970 1 view .LVU667
 2070 0010 7047     		bx	lr
 2071              		.cfi_endproc
 2072              	.LFE150:
 2074 0012 00BF     		.section	.text.exmc_sqpipsram_write_cmd_send,"ax",%progbits
 2075              		.align	1
 2076              		.p2align 2,,3
 2077              		.global	exmc_sqpipsram_write_cmd_send
 2078              		.syntax unified
 2079              		.thumb
 2080              		.thumb_func
 2082              	exmc_sqpipsram_write_cmd_send:
 2083              	.LFB151:
 971:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 972:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** /*!
 973:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \brief    send SPI special command which does not have address and data phase
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 59


 974:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  none
 975:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[out] none
 976:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \retval     none
 977:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** */
 978:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** void exmc_sqpipsram_write_cmd_send(void)
 979:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** {
 2084              		.loc 1 979 1 is_stmt 1 view -0
 2085              		.cfi_startproc
 2086              		@ args = 0, pretend = 0, frame = 0
 2087              		@ frame_needed = 0, uses_anonymous_args = 0
 2088              		@ link register save eliminated.
 980:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     EXMC_SWCMD |= EXMC_SWCMD_SC;
 2089              		.loc 1 980 5 view .LVU669
 2090              		.loc 1 980 16 is_stmt 0 view .LVU670
 2091 0000 4FF02042 		mov	r2, #-1610612736
 2092 0004 D2F83033 		ldr	r3, [r2, #816]
 2093 0008 43F00043 		orr	r3, r3, #-2147483648
 2094 000c C2F83033 		str	r3, [r2, #816]
 981:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** }
 2095              		.loc 1 981 1 view .LVU671
 2096 0010 7047     		bx	lr
 2097              		.cfi_endproc
 2098              	.LFE151:
 2100 0012 00BF     		.section	.text.exmc_sqpipsram_low_id_get,"ax",%progbits
 2101              		.align	1
 2102              		.p2align 2,,3
 2103              		.global	exmc_sqpipsram_low_id_get
 2104              		.syntax unified
 2105              		.thumb
 2106              		.thumb_func
 2108              	exmc_sqpipsram_low_id_get:
 2109              	.LFB152:
 982:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 983:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** /*!
 984:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \brief    get the EXMC SPI ID low data
 985:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  none
 986:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[out] none
 987:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \retval     the ID low data
 988:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** */
 989:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** uint32_t exmc_sqpipsram_low_id_get(void)
 990:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** {
 2110              		.loc 1 990 1 is_stmt 1 view -0
 2111              		.cfi_startproc
 2112              		@ args = 0, pretend = 0, frame = 0
 2113              		@ frame_needed = 0, uses_anonymous_args = 0
 2114              		@ link register save eliminated.
 991:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     return (EXMC_SIDL);
 2115              		.loc 1 991 5 view .LVU673
 2116              		.loc 1 991 13 is_stmt 0 view .LVU674
 2117 0000 4FF02043 		mov	r3, #-1610612736
 2118 0004 D3F84003 		ldr	r0, [r3, #832]
 992:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** }
 2119              		.loc 1 992 1 view .LVU675
 2120 0008 7047     		bx	lr
 2121              		.cfi_endproc
 2122              	.LFE152:
 2124 000a 00BF     		.section	.text.exmc_sqpipsram_high_id_get,"ax",%progbits
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 60


 2125              		.align	1
 2126              		.p2align 2,,3
 2127              		.global	exmc_sqpipsram_high_id_get
 2128              		.syntax unified
 2129              		.thumb
 2130              		.thumb_func
 2132              	exmc_sqpipsram_high_id_get:
 2133              	.LFB153:
 993:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
 994:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** /*!
 995:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \brief    get the EXMC SPI ID high data
 996:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  none
 997:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[out] none
 998:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \retval     the ID high data
 999:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** */
1000:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** uint32_t exmc_sqpipsram_high_id_get(void)
1001:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** {
 2134              		.loc 1 1001 1 is_stmt 1 view -0
 2135              		.cfi_startproc
 2136              		@ args = 0, pretend = 0, frame = 0
 2137              		@ frame_needed = 0, uses_anonymous_args = 0
 2138              		@ link register save eliminated.
1002:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     return (EXMC_SIDH);
 2139              		.loc 1 1002 5 view .LVU677
 2140              		.loc 1 1002 13 is_stmt 0 view .LVU678
 2141 0000 4FF02043 		mov	r3, #-1610612736
 2142 0004 D3F85003 		ldr	r0, [r3, #848]
1003:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** }
 2143              		.loc 1 1003 1 view .LVU679
 2144 0008 7047     		bx	lr
 2145              		.cfi_endproc
 2146              	.LFE153:
 2148 000a 00BF     		.section	.text.exmc_sqpipsram_send_command_state_get,"ax",%progbits
 2149              		.align	1
 2150              		.p2align 2,,3
 2151              		.global	exmc_sqpipsram_send_command_state_get
 2152              		.syntax unified
 2153              		.thumb
 2154              		.thumb_func
 2156              	exmc_sqpipsram_send_command_state_get:
 2157              	.LVL109:
 2158              	.LFB154:
1004:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
1005:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** /*!
1006:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \brief    get the bit value of EXMC send write command bit or read ID command
1007:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  send_command_flag: the send command flag
1008:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
1009:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SEND_COMMAND_FLAG_RDID: EXMC_SRCMD_RDID flag bit
1010:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SEND_COMMAND_FLAG_SC: EXMC_SWCMD_SC flag bit
1011:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[out] none
1012:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \retval     the new value of send command flag
1013:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** */
1014:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** FlagStatus exmc_sqpipsram_send_command_state_get(uint32_t send_command_flag)
1015:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** {
 2159              		.loc 1 1015 1 is_stmt 1 view -0
 2160              		.cfi_startproc
 2161              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 61


 2162              		@ frame_needed = 0, uses_anonymous_args = 0
 2163              		@ link register save eliminated.
1016:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     uint32_t flag = 0x00000000U;
 2164              		.loc 1 1016 5 view .LVU681
1017:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
1018:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     if(EXMC_SEND_COMMAND_FLAG_RDID == send_command_flag) {
 2165              		.loc 1 1018 5 view .LVU682
1019:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         flag = EXMC_SRCMD;
 2166              		.loc 1 1019 9 view .LVU683
1018:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         flag = EXMC_SRCMD;
 2167              		.loc 1 1018 7 is_stmt 0 view .LVU684
 2168 0000 B0F1004F 		cmp	r0, #-2147483648
 2169              		.loc 1 1019 14 view .LVU685
 2170 0004 03BF     		ittte	eq
 2171 0006 4FF02043 		moveq	r3, #-1610612736
 2172 000a D3F82003 		ldreq	r0, [r3, #800]
 2173              	.LVL110:
1020:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     } else if(EXMC_SEND_COMMAND_FLAG_SC == send_command_flag) {
1021:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         flag = EXMC_SWCMD;
1022:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     } else {
1023:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     }
 2174              		.loc 1 1023 5 is_stmt 1 view .LVU686
1024:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
1025:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     if(flag & send_command_flag) {
 2175              		.loc 1 1025 5 view .LVU687
1026:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         /* flag is set */
1027:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         return SET;
 2176              		.loc 1 1027 16 is_stmt 0 view .LVU688
 2177 000e C00F     		lsreq	r0, r0, #31
 2178              	.LVL111:
1028:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     } else {
1029:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         /* flag is reset */
1030:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         return RESET;
 2179              		.loc 1 1030 16 view .LVU689
 2180 0010 0020     		movne	r0, #0
1031:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     }
1032:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** }
 2181              		.loc 1 1032 1 view .LVU690
 2182 0012 7047     		bx	lr
 2183              		.cfi_endproc
 2184              	.LFE154:
 2186              		.section	.text.exmc_interrupt_enable,"ax",%progbits
 2187              		.align	1
 2188              		.p2align 2,,3
 2189              		.global	exmc_interrupt_enable
 2190              		.syntax unified
 2191              		.thumb
 2192              		.thumb_func
 2194              	exmc_interrupt_enable:
 2195              	.LVL112:
 2196              	.LFB155:
1033:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
1034:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** /*!
1035:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \brief    enable EXMC interrupt
1036:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_bank: specify the NAND bank,PC card bank or SDRAM device
1037:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
1038:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK1_NAND: the NAND bank1
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 62


1039:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK2_NAND: the NAND bank2
1040:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK3_PCCARD: the PC card bank
1041:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICE0: the SDRAM device0
1042:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICE1: the SDRAM device1
1043:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  interrupt: specify EXMC interrupt flag
1044:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
1045:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_RISE: rising edge interrupt and flag
1046:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_LEVEL: high-level interrupt and flag
1047:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_FALL: falling edge interrupt and flag
1048:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_INT_FLAG_REFRESH: refresh error interrupt and flag
1049:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[out] none
1050:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \retval     none
1051:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** */
1052:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** void exmc_interrupt_enable(uint32_t exmc_bank, uint32_t interrupt)
1053:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** {
 2197              		.loc 1 1053 1 is_stmt 1 view -0
 2198              		.cfi_startproc
 2199              		@ args = 0, pretend = 0, frame = 0
 2200              		@ frame_needed = 0, uses_anonymous_args = 0
 2201              		@ link register save eliminated.
1054:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     if((EXMC_BANK1_NAND == exmc_bank) || (EXMC_BANK2_NAND == exmc_bank) || (EXMC_BANK3_PCCARD == ex
 2202              		.loc 1 1054 5 view .LVU692
 2203              		.loc 1 1054 73 is_stmt 0 view .LVU693
 2204 0000 431E     		subs	r3, r0, #1
 2205              		.loc 1 1054 7 view .LVU694
 2206 0002 022B     		cmp	r3, #2
 2207 0004 06D8     		bhi	.L76
1055:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         /* NAND bank1,bank2 or PC card bank3 */
1056:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         EXMC_NPINTEN(exmc_bank) |= interrupt;
 2208              		.loc 1 1056 9 is_stmt 1 view .LVU695
 2209              		.loc 1 1056 33 is_stmt 0 view .LVU696
 2210 0006 4001     		lsls	r0, r0, #5
 2211              	.LVL113:
 2212              		.loc 1 1056 33 view .LVU697
 2213 0008 00F12040 		add	r0, r0, #-1610612736
 2214 000c 436C     		ldr	r3, [r0, #68]
 2215              	.LVL114:
 2216              		.loc 1 1056 33 view .LVU698
 2217 000e 1943     		orrs	r1, r1, r3
 2218              	.LVL115:
 2219              		.loc 1 1056 33 view .LVU699
 2220 0010 4164     		str	r1, [r0, #68]
 2221 0012 7047     		bx	lr
 2222              	.LVL116:
 2223              	.L76:
1057:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     } else {
1058:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         /* SDRAM device0 or device1 */
1059:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         EXMC_SDARI |= EXMC_SDARI_REIE;
 2224              		.loc 1 1059 9 is_stmt 1 view .LVU700
 2225              		.loc 1 1059 20 is_stmt 0 view .LVU701
 2226 0014 4FF02042 		mov	r2, #-1610612736
 2227 0018 D2F85431 		ldr	r3, [r2, #340]
 2228 001c 43F48043 		orr	r3, r3, #16384
 2229 0020 C2F85431 		str	r3, [r2, #340]
1060:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     }
1061:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** }
 2230              		.loc 1 1061 1 view .LVU702
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 63


 2231 0024 7047     		bx	lr
 2232              		.cfi_endproc
 2233              	.LFE155:
 2235 0026 00BF     		.section	.text.exmc_interrupt_disable,"ax",%progbits
 2236              		.align	1
 2237              		.p2align 2,,3
 2238              		.global	exmc_interrupt_disable
 2239              		.syntax unified
 2240              		.thumb
 2241              		.thumb_func
 2243              	exmc_interrupt_disable:
 2244              	.LVL117:
 2245              	.LFB156:
1062:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
1063:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** /*!
1064:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \brief    disable EXMC interrupt
1065:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_bank: specify the NAND bank , PC card bank or SDRAM device
1066:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
1067:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK1_NAND: the NAND bank1
1068:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK2_NAND: the NAND bank2
1069:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK3_PCCARD: the PC card bank
1070:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICE0: the SDRAM device0
1071:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICE1: the SDRAM device1
1072:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  interrupt: specify EXMC interrupt flag
1073:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
1074:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_RISE: rising edge interrupt and flag
1075:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_LEVEL: high-level interrupt and flag
1076:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_FALL: falling edge interrupt and flag
1077:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_INT_FLAG_REFRESH: refresh error interrupt and flag
1078:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[out] none
1079:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \retval     none
1080:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** */
1081:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** void exmc_interrupt_disable(uint32_t exmc_bank, uint32_t interrupt)
1082:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** {
 2246              		.loc 1 1082 1 is_stmt 1 view -0
 2247              		.cfi_startproc
 2248              		@ args = 0, pretend = 0, frame = 0
 2249              		@ frame_needed = 0, uses_anonymous_args = 0
 2250              		@ link register save eliminated.
1083:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     if((EXMC_BANK1_NAND == exmc_bank) || (EXMC_BANK2_NAND == exmc_bank) || (EXMC_BANK3_PCCARD == ex
 2251              		.loc 1 1083 5 view .LVU704
 2252              		.loc 1 1083 73 is_stmt 0 view .LVU705
 2253 0000 431E     		subs	r3, r0, #1
 2254              		.loc 1 1083 7 view .LVU706
 2255 0002 022B     		cmp	r3, #2
 2256 0004 07D8     		bhi	.L79
1084:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         /* NAND bank1,bank2 or PC card bank3 */
1085:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         EXMC_NPINTEN(exmc_bank) &= ~interrupt;
 2257              		.loc 1 1085 9 is_stmt 1 view .LVU707
 2258              		.loc 1 1085 33 is_stmt 0 view .LVU708
 2259 0006 4001     		lsls	r0, r0, #5
 2260              	.LVL118:
 2261              		.loc 1 1085 33 view .LVU709
 2262 0008 00F12040 		add	r0, r0, #-1610612736
 2263 000c 436C     		ldr	r3, [r0, #68]
 2264              	.LVL119:
 2265              		.loc 1 1085 33 view .LVU710
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 64


 2266 000e 23EA0101 		bic	r1, r3, r1
 2267              	.LVL120:
 2268              		.loc 1 1085 33 view .LVU711
 2269 0012 4164     		str	r1, [r0, #68]
 2270 0014 7047     		bx	lr
 2271              	.LVL121:
 2272              	.L79:
1086:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     } else {
1087:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         /* SDRAM device0 or device1 */
1088:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         EXMC_SDARI &= ~EXMC_SDARI_REIE;
 2273              		.loc 1 1088 9 is_stmt 1 view .LVU712
 2274              		.loc 1 1088 20 is_stmt 0 view .LVU713
 2275 0016 4FF02042 		mov	r2, #-1610612736
 2276 001a D2F85431 		ldr	r3, [r2, #340]
 2277 001e 23F48043 		bic	r3, r3, #16384
 2278 0022 C2F85431 		str	r3, [r2, #340]
1089:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     }
1090:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** }
 2279              		.loc 1 1090 1 view .LVU714
 2280 0026 7047     		bx	lr
 2281              		.cfi_endproc
 2282              	.LFE156:
 2284              		.section	.text.exmc_flag_get,"ax",%progbits
 2285              		.align	1
 2286              		.p2align 2,,3
 2287              		.global	exmc_flag_get
 2288              		.syntax unified
 2289              		.thumb
 2290              		.thumb_func
 2292              	exmc_flag_get:
 2293              	.LVL122:
 2294              	.LFB157:
1091:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
1092:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** /*!
1093:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \brief    get EXMC flag status
1094:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_bank: specify the NAND bank , PC card bank or SDRAM device
1095:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
1096:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK1_NAND: the NAND bank1
1097:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK2_NAND: the NAND bank2
1098:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK3_PCCARD: the PC Card bank
1099:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICE0: the SDRAM device0
1100:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICE1: the SDRAM device1
1101:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  flag: EXMC status and flag
1102:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
1103:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_FLAG_RISE: interrupt rising edge status
1104:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_FLAG_LEVEL: interrupt high-level status
1105:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_FLAG_FALL: interrupt falling edge status
1106:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_FLAG_FIFOE: FIFO empty flag
1107:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_FLAG_REFRESH: refresh error interrupt flag
1108:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_FLAG_NREADY: not ready status
1109:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[out] none
1110:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \retval     FlagStatus: SET or RESET
1111:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** */
1112:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** FlagStatus exmc_flag_get(uint32_t exmc_bank, uint32_t flag)
1113:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** {
 2295              		.loc 1 1113 1 is_stmt 1 view -0
 2296              		.cfi_startproc
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 65


 2297              		@ args = 0, pretend = 0, frame = 0
 2298              		@ frame_needed = 0, uses_anonymous_args = 0
 2299              		@ link register save eliminated.
1114:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     uint32_t status = 0x00000000U;
 2300              		.loc 1 1114 5 view .LVU716
1115:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
1116:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     if((EXMC_BANK1_NAND == exmc_bank) || (EXMC_BANK2_NAND == exmc_bank) || (EXMC_BANK3_PCCARD == ex
 2301              		.loc 1 1116 5 view .LVU717
 2302              		.loc 1 1116 73 is_stmt 0 view .LVU718
 2303 0000 431E     		subs	r3, r0, #1
 2304              		.loc 1 1116 7 view .LVU719
 2305 0002 022B     		cmp	r3, #2
 2306 0004 09D8     		bhi	.L82
1117:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         /* NAND bank1,bank2 or PC card bank3 */
1118:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         status = EXMC_NPINTEN(exmc_bank);
 2307              		.loc 1 1118 9 is_stmt 1 view .LVU720
 2308              		.loc 1 1118 18 is_stmt 0 view .LVU721
 2309 0006 4001     		lsls	r0, r0, #5
 2310              	.LVL123:
 2311              		.loc 1 1118 18 view .LVU722
 2312 0008 00F12040 		add	r0, r0, #-1610612736
 2313              		.loc 1 1118 16 view .LVU723
 2314 000c 436C     		ldr	r3, [r0, #68]
 2315              	.LVL124:
 2316              	.L83:
1119:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     } else {
1120:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         /* SDRAM device0 or device1 */
1121:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         status = EXMC_SDSTAT;
1122:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     }
1123:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
1124:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     if((status & flag) != (uint32_t)flag) {
 2317              		.loc 1 1124 5 is_stmt 1 view .LVU724
 2318              		.loc 1 1124 7 is_stmt 0 view .LVU725
 2319 000e 31EA0303 		bics	r3, r1, r3
 2320              	.LVL125:
1125:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         /* flag is reset */
1126:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         return RESET;
1127:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     } else {
1128:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         /* flag is set */
1129:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         return SET;
1130:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     }
1131:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** }
 2321              		.loc 1 1131 1 view .LVU726
 2322 0012 0CBF     		ite	eq
 2323 0014 0120     		moveq	r0, #1
 2324 0016 0020     		movne	r0, #0
 2325 0018 7047     		bx	lr
 2326              	.LVL126:
 2327              	.L82:
1121:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     }
 2328              		.loc 1 1121 9 is_stmt 1 view .LVU727
1121:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     }
 2329              		.loc 1 1121 16 is_stmt 0 view .LVU728
 2330 001a 4FF02043 		mov	r3, #-1610612736
 2331 001e D3F85831 		ldr	r3, [r3, #344]
 2332              	.LVL127:
1121:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     }
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 66


 2333              		.loc 1 1121 16 view .LVU729
 2334 0022 F4E7     		b	.L83
 2335              		.cfi_endproc
 2336              	.LFE157:
 2338              		.section	.text.exmc_flag_clear,"ax",%progbits
 2339              		.align	1
 2340              		.p2align 2,,3
 2341              		.global	exmc_flag_clear
 2342              		.syntax unified
 2343              		.thumb
 2344              		.thumb_func
 2346              	exmc_flag_clear:
 2347              	.LVL128:
 2348              	.LFB158:
1132:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
1133:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** /*!
1134:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \brief    clear EXMC flag status
1135:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_bank: specify the NAND bank , PCCARD bank or SDRAM device
1136:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
1137:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK1_NAND: the NAND bank1
1138:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK2_NAND: the NAND bank2
1139:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK3_PCCARD: the PC card bank
1140:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICE0: the SDRAM device0
1141:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICE1: the SDRAM device1
1142:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  flag: EXMC status and flag
1143:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
1144:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_FLAG_RISE: interrupt rising edge status
1145:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_FLAG_LEVEL: interrupt high-level status
1146:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_FLAG_FALL: interrupt falling edge status
1147:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_FLAG_FIFOE: FIFO empty flag
1148:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_FLAG_REFRESH: refresh error interrupt flag
1149:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_FLAG_NREADY: not ready status
1150:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[out] none
1151:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \retval     none
1152:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** */
1153:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** void exmc_flag_clear(uint32_t exmc_bank, uint32_t flag)
1154:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** {
 2349              		.loc 1 1154 1 is_stmt 1 view -0
 2350              		.cfi_startproc
 2351              		@ args = 0, pretend = 0, frame = 0
 2352              		@ frame_needed = 0, uses_anonymous_args = 0
 2353              		@ link register save eliminated.
1155:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     if((EXMC_BANK1_NAND == exmc_bank) || (EXMC_BANK2_NAND == exmc_bank) || (EXMC_BANK3_PCCARD == ex
 2354              		.loc 1 1155 5 view .LVU731
 2355              		.loc 1 1155 73 is_stmt 0 view .LVU732
 2356 0000 431E     		subs	r3, r0, #1
 2357              		.loc 1 1155 7 view .LVU733
 2358 0002 022B     		cmp	r3, #2
 2359 0004 07D8     		bhi	.L85
1156:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         /* NAND bank1,bank2 or PC card bank3 */
1157:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         EXMC_NPINTEN(exmc_bank) &= ~flag;
 2360              		.loc 1 1157 9 is_stmt 1 view .LVU734
 2361              		.loc 1 1157 33 is_stmt 0 view .LVU735
 2362 0006 4001     		lsls	r0, r0, #5
 2363              	.LVL129:
 2364              		.loc 1 1157 33 view .LVU736
 2365 0008 00F12040 		add	r0, r0, #-1610612736
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 67


 2366 000c 436C     		ldr	r3, [r0, #68]
 2367              	.LVL130:
 2368              		.loc 1 1157 33 view .LVU737
 2369 000e 23EA0101 		bic	r1, r3, r1
 2370              	.LVL131:
 2371              		.loc 1 1157 33 view .LVU738
 2372 0012 4164     		str	r1, [r0, #68]
 2373 0014 7047     		bx	lr
 2374              	.LVL132:
 2375              	.L85:
1158:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     } else {
1159:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         /* SDRAM device0 or device1 */
1160:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         EXMC_SDSTAT &= ~flag;
 2376              		.loc 1 1160 9 is_stmt 1 view .LVU739
 2377              		.loc 1 1160 21 is_stmt 0 view .LVU740
 2378 0016 4FF02042 		mov	r2, #-1610612736
 2379 001a D2F85831 		ldr	r3, [r2, #344]
 2380 001e 23EA0101 		bic	r1, r3, r1
 2381              	.LVL133:
 2382              		.loc 1 1160 21 view .LVU741
 2383 0022 C2F85811 		str	r1, [r2, #344]
1161:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     }
1162:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** }
 2384              		.loc 1 1162 1 view .LVU742
 2385 0026 7047     		bx	lr
 2386              		.cfi_endproc
 2387              	.LFE158:
 2389              		.section	.text.exmc_interrupt_flag_get,"ax",%progbits
 2390              		.align	1
 2391              		.p2align 2,,3
 2392              		.global	exmc_interrupt_flag_get
 2393              		.syntax unified
 2394              		.thumb
 2395              		.thumb_func
 2397              	exmc_interrupt_flag_get:
 2398              	.LVL134:
 2399              	.LFB159:
1163:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
1164:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** /*!
1165:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \brief    get EXMC interrupt flag
1166:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_bank: specify the NAND bank , PC card bank or SDRAM device
1167:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
1168:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK1_NAND: the NAND bank1
1169:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK2_NAND: the NAND bank2
1170:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK3_PCCARD: the PC card bank
1171:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICE0: the SDRAM device0
1172:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICE1: the SDRAM device1
1173:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  interrupt: EXMC interrupt flag
1174:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
1175:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_RISE: rising edge interrupt and flag
1176:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_LEVEL: high-level interrupt and flag
1177:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_FALL: falling edge interrupt and flag
1178:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_INT_FLAG_REFRESH: refresh error interrupt and flag
1179:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[out] none
1180:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \retval     FlagStatus: SET or RESET
1181:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** */
1182:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** FlagStatus exmc_interrupt_flag_get(uint32_t exmc_bank, uint32_t interrupt)
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 68


1183:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** {
 2400              		.loc 1 1183 1 is_stmt 1 view -0
 2401              		.cfi_startproc
 2402              		@ args = 0, pretend = 0, frame = 0
 2403              		@ frame_needed = 0, uses_anonymous_args = 0
 2404              		@ link register save eliminated.
1184:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     uint32_t status = 0x00000000U, interrupt_enable = 0x00000000U, interrupt_state = 0x00000000U;
 2405              		.loc 1 1184 5 view .LVU744
1185:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
1186:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     if((EXMC_BANK1_NAND == exmc_bank) || (EXMC_BANK2_NAND == exmc_bank) || (EXMC_BANK3_PCCARD == ex
 2406              		.loc 1 1186 5 view .LVU745
 2407              		.loc 1 1186 73 is_stmt 0 view .LVU746
 2408 0000 431E     		subs	r3, r0, #1
 2409              		.loc 1 1186 7 view .LVU747
 2410 0002 022B     		cmp	r3, #2
 2411 0004 0CD8     		bhi	.L88
1187:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         /* NAND bank1,bank2 or PC card bank3 */
1188:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         status = EXMC_NPINTEN(exmc_bank);
 2412              		.loc 1 1188 9 is_stmt 1 view .LVU748
 2413              		.loc 1 1188 18 is_stmt 0 view .LVU749
 2414 0006 4201     		lsls	r2, r0, #5
 2415 0008 02F12042 		add	r2, r2, #-1610612736
 2416              		.loc 1 1188 16 view .LVU750
 2417 000c 536C     		ldr	r3, [r2, #68]
 2418              	.LVL135:
1189:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         interrupt_state = (status & (interrupt >> INTEN_INTS_OFFSET));
 2419              		.loc 1 1189 9 is_stmt 1 view .LVU751
 2420              		.loc 1 1189 25 is_stmt 0 view .LVU752
 2421 000e 03EAD102 		and	r2, r3, r1, lsr #3
 2422              	.LVL136:
 2423              	.L89:
1190:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     } else {
1191:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         /* SDRAM device0 or device1 */
1192:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         status = EXMC_SDARI;
1193:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         interrupt_state = (EXMC_SDSTAT & EXMC_SDSDAT_REIF);
1194:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     }
1195:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
1196:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     interrupt_enable = (status & interrupt);
 2424              		.loc 1 1196 5 is_stmt 1 view .LVU753
1197:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
1198:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     if((interrupt_enable) && (interrupt_state)) {
 2425              		.loc 1 1198 5 view .LVU754
 2426              		.loc 1 1198 7 is_stmt 0 view .LVU755
 2427 0012 13EA0100 		ands	r0, r3, r1
 2428              	.LVL137:
 2429              		.loc 1 1198 7 view .LVU756
 2430 0016 02D0     		beq	.L90
1199:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         /* interrupt flag is set */
1200:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         return SET;
1201:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     } else {
1202:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         /* interrupt flag is reset */
1203:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         return RESET;
 2431              		.loc 1 1203 16 discriminator 1 view .LVU757
 2432 0018 101E     		subs	r0, r2, #0
 2433              	.LVL138:
 2434              		.loc 1 1203 16 discriminator 1 view .LVU758
 2435 001a 18BF     		it	ne
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 69


 2436 001c 0120     		movne	r0, #1
 2437              	.L90:
1204:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     }
1205:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** }
 2438              		.loc 1 1205 1 view .LVU759
 2439 001e 7047     		bx	lr
 2440              	.LVL139:
 2441              	.L88:
1192:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         interrupt_state = (EXMC_SDSTAT & EXMC_SDSDAT_REIF);
 2442              		.loc 1 1192 9 is_stmt 1 view .LVU760
1192:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         interrupt_state = (EXMC_SDSTAT & EXMC_SDSDAT_REIF);
 2443              		.loc 1 1192 16 is_stmt 0 view .LVU761
 2444 0020 4FF02042 		mov	r2, #-1610612736
 2445 0024 D2F85431 		ldr	r3, [r2, #340]
 2446              	.LVL140:
1193:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     }
 2447              		.loc 1 1193 9 is_stmt 1 view .LVU762
1193:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     }
 2448              		.loc 1 1193 28 is_stmt 0 view .LVU763
 2449 0028 D2F85821 		ldr	r2, [r2, #344]
1193:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     }
 2450              		.loc 1 1193 25 view .LVU764
 2451 002c 02F00102 		and	r2, r2, #1
 2452              	.LVL141:
1193:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     }
 2453              		.loc 1 1193 25 view .LVU765
 2454 0030 EFE7     		b	.L89
 2455              		.cfi_endproc
 2456              	.LFE159:
 2458 0032 00BF     		.section	.text.exmc_interrupt_flag_clear,"ax",%progbits
 2459              		.align	1
 2460              		.p2align 2,,3
 2461              		.global	exmc_interrupt_flag_clear
 2462              		.syntax unified
 2463              		.thumb
 2464              		.thumb_func
 2466              	exmc_interrupt_flag_clear:
 2467              	.LVL142:
 2468              	.LFB160:
1206:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** 
1207:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** /*!
1208:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \brief    clear EXMC interrupt flag
1209:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_bank: specify the NAND bank , PC card bank or SDRAM device
1210:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
1211:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK1_NAND: the NAND bank1
1212:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK2_NAND: the NAND bank2
1213:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK3_PCCARD: the PC card bank
1214:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICE0: the SDRAM device0
1215:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICE1: the SDRAM device1
1216:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[in]  interrupt: EXMC interrupt flag
1217:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
1218:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_RISE: rising edge interrupt and flag
1219:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_LEVEL: high-level interrupt and flag
1220:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_FALL: falling edge interrupt and flag
1221:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_INT_FLAG_REFRESH: refresh error interrupt and flag
1222:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \param[out] none
1223:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     \retval     none
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 70


1224:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** */
1225:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** void exmc_interrupt_flag_clear(uint32_t exmc_bank, uint32_t interrupt)
1226:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** {
 2469              		.loc 1 1226 1 is_stmt 1 view -0
 2470              		.cfi_startproc
 2471              		@ args = 0, pretend = 0, frame = 0
 2472              		@ frame_needed = 0, uses_anonymous_args = 0
 2473              		@ link register save eliminated.
1227:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     if((EXMC_BANK1_NAND == exmc_bank) || (EXMC_BANK2_NAND == exmc_bank) || (EXMC_BANK3_PCCARD == ex
 2474              		.loc 1 1227 5 view .LVU767
 2475              		.loc 1 1227 73 is_stmt 0 view .LVU768
 2476 0000 431E     		subs	r3, r0, #1
 2477              		.loc 1 1227 7 view .LVU769
 2478 0002 022B     		cmp	r3, #2
 2479 0004 07D8     		bhi	.L93
1228:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         /* NAND bank1,bank2 or PC card bank3 */
1229:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         EXMC_NPINTEN(exmc_bank) &= ~(interrupt >> INTEN_INTS_OFFSET);
 2480              		.loc 1 1229 9 is_stmt 1 view .LVU770
 2481              		.loc 1 1229 33 is_stmt 0 view .LVU771
 2482 0006 4001     		lsls	r0, r0, #5
 2483              	.LVL143:
 2484              		.loc 1 1229 33 view .LVU772
 2485 0008 00F12040 		add	r0, r0, #-1610612736
 2486 000c 436C     		ldr	r3, [r0, #68]
 2487              	.LVL144:
 2488              		.loc 1 1229 33 view .LVU773
 2489 000e 23EAD101 		bic	r1, r3, r1, lsr #3
 2490              	.LVL145:
 2491              		.loc 1 1229 33 view .LVU774
 2492 0012 4164     		str	r1, [r0, #68]
 2493 0014 7047     		bx	lr
 2494              	.LVL146:
 2495              	.L93:
1230:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     } else {
1231:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         /* SDRAM device0 or device1 */
1232:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****         EXMC_SDARI |= EXMC_SDARI_REC;
 2496              		.loc 1 1232 9 is_stmt 1 view .LVU775
 2497              		.loc 1 1232 20 is_stmt 0 view .LVU776
 2498 0016 4FF02042 		mov	r2, #-1610612736
 2499 001a D2F85431 		ldr	r3, [r2, #340]
 2500 001e 43F00103 		orr	r3, r3, #1
 2501 0022 C2F85431 		str	r3, [r2, #340]
1233:lib/GD32F4xx/Source/gd32f4xx_exmc.c ****     }
1234:lib/GD32F4xx/Source/gd32f4xx_exmc.c **** }
 2502              		.loc 1 1234 1 view .LVU777
 2503 0026 7047     		bx	lr
 2504              		.cfi_endproc
 2505              	.LFE160:
 2507              		.text
 2508              	.Letext0:
 2509              		.file 2 "/Applications/ARM/arm-none-eabi/include/machine/_default_types.h"
 2510              		.file 3 "/Applications/ARM/arm-none-eabi/include/sys/_stdint.h"
 2511              		.file 4 "lib/CMSIS/GD/GD32F4xx/Include/gd32f4xx.h"
 2512              		.file 5 "lib/GD32F4xx/Include/gd32f4xx_exmc.h"
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 71


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f4xx_exmc.c
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:18     .text.exmc_norsram_deinit:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:25     .text.exmc_norsram_deinit:0000000000000000 exmc_norsram_deinit
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:57     .text.exmc_norsram_struct_para_init:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:64     .text.exmc_norsram_struct_para_init:0000000000000000 exmc_norsram_struct_para_init
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:151    .text.exmc_norsram_init:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:158    .text.exmc_norsram_init:0000000000000000 exmc_norsram_init
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:333    .text.exmc_norsram_init:00000000000000c0 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:338    .text.exmc_norsram_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:345    .text.exmc_norsram_enable:0000000000000000 exmc_norsram_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:370    .text.exmc_norsram_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:377    .text.exmc_norsram_disable:0000000000000000 exmc_norsram_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:402    .text.exmc_nand_deinit:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:409    .text.exmc_nand_deinit:0000000000000000 exmc_nand_deinit
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:449    .text.exmc_nand_struct_para_init:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:456    .text.exmc_nand_struct_para_init:0000000000000000 exmc_nand_struct_para_init
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:516    .text.exmc_nand_init:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:523    .text.exmc_nand_init:0000000000000000 exmc_nand_init
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:663    .text.exmc_nand_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:670    .text.exmc_nand_enable:0000000000000000 exmc_nand_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:698    .text.exmc_nand_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:705    .text.exmc_nand_disable:0000000000000000 exmc_nand_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:733    .text.exmc_pccard_deinit:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:740    .text.exmc_pccard_deinit:0000000000000000 exmc_pccard_deinit
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:776    .text.exmc_pccard_struct_para_init:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:783    .text.exmc_pccard_struct_para_init:0000000000000000 exmc_pccard_struct_para_init
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:841    .text.exmc_pccard_init:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:848    .text.exmc_pccard_init:0000000000000000 exmc_pccard_init
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:988    .text.exmc_pccard_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:995    .text.exmc_pccard_enable:0000000000000000 exmc_pccard_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:1014   .text.exmc_pccard_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:1021   .text.exmc_pccard_disable:0000000000000000 exmc_pccard_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:1040   .text.exmc_sdram_deinit:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:1047   .text.exmc_sdram_deinit:0000000000000000 exmc_sdram_deinit
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:1102   .text.exmc_sdram_struct_para_init:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:1109   .text.exmc_sdram_struct_para_init:0000000000000000 exmc_sdram_struct_para_init
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:1174   .text.exmc_sdram_init:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:1181   .text.exmc_sdram_init:0000000000000000 exmc_sdram_init
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:1412   .text.exmc_sqpipsram_deinit:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:1419   .text.exmc_sqpipsram_deinit:0000000000000000 exmc_sqpipsram_deinit
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:1451   .text.exmc_sqpipsram_deinit:0000000000000020 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:1456   .text.exmc_sqpipsram_struct_para_init:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:1463   .text.exmc_sqpipsram_struct_para_init:0000000000000000 exmc_sqpipsram_struct_para_init
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:1489   .text.exmc_sqpipsram_init:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:1496   .text.exmc_sqpipsram_init:0000000000000000 exmc_sqpipsram_init
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:1537   .text.exmc_norsram_consecutive_clock_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:1544   .text.exmc_norsram_consecutive_clock_config:0000000000000000 exmc_norsram_consecutive_clock_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:1572   .text.exmc_norsram_page_size_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:1579   .text.exmc_norsram_page_size_config:0000000000000000 exmc_norsram_page_size_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:1609   .text.exmc_nand_ecc_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:1616   .text.exmc_nand_ecc_config:0000000000000000 exmc_nand_ecc_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:1651   .text.exmc_ecc_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:1658   .text.exmc_ecc_get:0000000000000000 exmc_ecc_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:1679   .text.exmc_sdram_readsample_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:1686   .text.exmc_sdram_readsample_enable:0000000000000000 exmc_sdram_readsample_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:1714   .text.exmc_sdram_readsample_config:0000000000000000 $t
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s 			page 72


/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:1721   .text.exmc_sdram_readsample_config:0000000000000000 exmc_sdram_readsample_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:1754   .text.exmc_sdram_command_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:1761   .text.exmc_sdram_command_config:0000000000000000 exmc_sdram_command_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:1802   .text.exmc_sdram_refresh_count_set:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:1809   .text.exmc_sdram_refresh_count_set:0000000000000000 exmc_sdram_refresh_count_set
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:1844   .text.exmc_sdram_autorefresh_number_set:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:1851   .text.exmc_sdram_autorefresh_number_set:0000000000000000 exmc_sdram_autorefresh_number_set
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:1885   .text.exmc_sdram_write_protection_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:1892   .text.exmc_sdram_write_protection_config:0000000000000000 exmc_sdram_write_protection_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:1927   .text.exmc_sdram_bankstatus_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:1934   .text.exmc_sdram_bankstatus_get:0000000000000000 exmc_sdram_bankstatus_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:1967   .text.exmc_sqpipsram_read_command_set:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:1974   .text.exmc_sqpipsram_read_command_set:0000000000000000 exmc_sqpipsram_read_command_set
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:2008   .text.exmc_sqpipsram_write_command_set:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:2015   .text.exmc_sqpipsram_write_command_set:0000000000000000 exmc_sqpipsram_write_command_set
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:2049   .text.exmc_sqpipsram_read_id_command_send:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:2056   .text.exmc_sqpipsram_read_id_command_send:0000000000000000 exmc_sqpipsram_read_id_command_send
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:2075   .text.exmc_sqpipsram_write_cmd_send:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:2082   .text.exmc_sqpipsram_write_cmd_send:0000000000000000 exmc_sqpipsram_write_cmd_send
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:2101   .text.exmc_sqpipsram_low_id_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:2108   .text.exmc_sqpipsram_low_id_get:0000000000000000 exmc_sqpipsram_low_id_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:2125   .text.exmc_sqpipsram_high_id_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:2132   .text.exmc_sqpipsram_high_id_get:0000000000000000 exmc_sqpipsram_high_id_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:2149   .text.exmc_sqpipsram_send_command_state_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:2156   .text.exmc_sqpipsram_send_command_state_get:0000000000000000 exmc_sqpipsram_send_command_state_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:2187   .text.exmc_interrupt_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:2194   .text.exmc_interrupt_enable:0000000000000000 exmc_interrupt_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:2236   .text.exmc_interrupt_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:2243   .text.exmc_interrupt_disable:0000000000000000 exmc_interrupt_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:2285   .text.exmc_flag_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:2292   .text.exmc_flag_get:0000000000000000 exmc_flag_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:2339   .text.exmc_flag_clear:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:2346   .text.exmc_flag_clear:0000000000000000 exmc_flag_clear
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:2390   .text.exmc_interrupt_flag_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:2397   .text.exmc_interrupt_flag_get:0000000000000000 exmc_interrupt_flag_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:2459   .text.exmc_interrupt_flag_clear:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2mtFuZ.s:2466   .text.exmc_interrupt_flag_clear:0000000000000000 exmc_interrupt_flag_clear

NO UNDEFINED SYMBOLS
