<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
    "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head>
<meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
<title>IOSF Sideband Router Release Notes</title>
</head>
<body>
    <table>
      <tr>
        <td align=left width=100 rowspan=2>
          <image src="Intel_logo.jpg" height=40 width=60 />
        </td>
        <td width=550 align=right><div class=title1>SIP Release Notes</div></td>
      </tr>
      <tr>
        <td width=550 align=right><div class=title2>22 February 2019</div></td>
      </tr>
    <table>
    <table>
      <tr>
        <td align=left>
          <div class=title3>IOSF Sideband Fabric PIC</div>
          <div class=title3>Revision: 2019WW08_RTL1P0_PICr28</div>
        </td>
      </tr>
    </table>    

   <h2>RTL Updates:</h2>
   <dl>
      <dt>HSDs: <dt>
    </dl>      
     
<dd>1.	<a href="https://hsdes.intel.com/appstore/article/#/1409013358">1409013358:</a> "FWD (PCR)  Request for an optional bypass for the doublesync synchronizers on the parity_err_in signals used in parity error daisy chains."</dd>
<dd>2.	<a href="https://hsdes.intel.com/appstore/article/#/1408932398">1408932398:</a> "Invalid Dest_pids above threshold are being routed to different router(s) instead of UR from same router."</dd>
<dd>3.	<a href="https://hsdes.intel.com/appstore/article/#/1408924624">1408924624:</a> "FWD (PCR) ADP-S PCH: TFM and PVT Requirement."</dd>
<dd>4.	<a href="https://hsdes.intel.com/appstore/article/#/1408664820">1408664820:</a> "(PCR) Wave 3 Server - When local endpoint sending global mcast, txn gets wrongly terminated at transbridge."</dd>
<dd>5.	<a href="https://hsdes.intel.com/appstore/article/#/1408647917">1408647917:</a> "In hierarchical routing, completion has to be the reverse of the non-posted."</dd>
<dd>6.	<a href="https://hsdes.intel.com/appstore/article/#/1408584696">1408584696:</a> "FWD FWD:  Async crossing on pceomq_req/npeomq_req flops in SNR/parnuk/panec/SBR missing not-qempty qualifier."</dd>
<dd>7.	<a href="https://hsdes.intel.com/appstore/article/#/1408565777">1408565777:</a> "FWD PCR:  iosb sb fabric compiler does not allow creation of local2global groups without also specifying a global EP as the destination."</dd>
<dd>8.	<a href="https://hsdes.intel.com/appstore/article/#/1408556693">1408556693:</a> "FWD PCR:  iosb sb fabric compiler does not allow creation of local2global groups without also specifying a global EP as the destination."</dd>
<dd>9.	<a href="https://hsdes.intel.com/appstore/article/#/1408148546">1408148546:</a> "[TFM] New Lintra rule - SubIP PGCB follow up."</dd>
<dd>10.	<a href="https://hsdes.intel.com/appstore/article/#/1407980936">1407980936:</a> "RTR directed test is hanging."</dd>
<dd>11.	<a href="https://hsdes.intel.com/appstore/article/#/1407720472">1407720472:</a> "FWD (PCR) [EHL MCC FuSa][PCH IOSF-SB] FuSa work-products support needed from safety related IP."</dd>
<dd>12.	<a href="https://hsdes.intel.com/appstore/article/#/1407720058">1407720058:</a> "FWD (PCR) [EHL JSL FuSa][IOSF-SB] FuSa work-products support needed from safety related IP."</dd>
<dd>13.	<a href="https://hsdes.intel.com/appstore/article/#/1407682459">1407682459:</a> "FWD (PCR)  Request for MI_RTR_TABLE_SEL consistency check in IOSFSB Fabric Compiler."</dd>
<dd>14.	<a href="https://hsdes.intel.com/appstore/article/#/1407312098">1407312098:</a> "Dynamo SBR needs PSMI consistency check for  crossbar arbiter configs."</dd>
<dd>15.	<a href="https://hsdes.intel.com/appstore/article/#/1407226207">1407226207:</a> "FWD fab_agent_idle_ff appears to be unused in clkgaterst."</dd>
<dd>16.	<a href="https://hsdes.intel.com/appstore/article/#/1406941498">1406941498:</a> "LTE mcast transaction has taken multiple paths even the paths that is not leading to destination."</dd>
<dd>17.	<a href="https://hsdes.intel.com/appstore/article/#/2204077721">2204077721:</a> "FWD (PCR) DDG Request - Add SVA to help prove SOC MCOs."</dd>
<dd>18.	<a href="https://hsdes.intel.com/appstore/article/#/2201682009">2201682009:</a> "TGL CDC constraints enhancement request."</dd>
<dd>19.	<a href="https://hsdes.intel.com/appstore/article/#/1407808917">1407808917:</a> "FWD (PCR) Enable GLS on SBR."</dd>
   </dl>

   <h3>Backend and Validation Updates:</h3>
      <dd>General Updates </dd>
   <h3>Known Issues:</h3>
        <dd> None. </dd>
   <h3>Special Considerations and Instructions:</h3>
   <li>For support file an <b>HSD</b> at <a href="https://hsdes.intel.com/appstore/article/#/sip.bugeco/create?=&subject=bugeco&tenant=sip">SIP HSD</a></li>
   <li>The Zircon scores are uploaded to the IPDS dashboard for the SBR IP at <a href= "https://zircon.echo.intel.com/zircon/index.php/zirconIPDashboardTable.php?FiltersModel[IP_id]=17319&FiltersModel[Ver_id]=2.10&FiltersModel[ruleversion]=2.10.05&FiltersModel[App_id]=1&FiltersModel[Proj_id]=all&FiltersModel[Milestone]=4&FiltersModel[Rules_type]=IP&FiltersModel[top_filter_checkbox]=0&FiltersModel[showlatest]=0">SBR Zircon Scores</a></li>  
</body>
</html>
