#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri Jun  1 14:20:30 2018
# Process ID: 19665
# Current directory: /home/tarafdar/workDir/galapagos
# Command line: vivado -mode tcl -source tclScripts/flatten_adm-8k5.tcl -tclargs adm-8k5_flatten dariusFlatten 0
# Log file: /home/tarafdar/workDir/galapagos/vivado.log
# Journal file: /home/tarafdar/workDir/galapagos/vivado.jou
#-----------------------------------------------------------
source tclScripts/flatten_adm-8k5.tcl
# set boardName [lindex $argv 0]
# set projName [lindex $argv 1]
# set fpgaNum [lindex $argv 2]
# puts $boardName
adm-8k5_flatten
# puts $projName
dariusFlatten
# puts $fpgaNum
0
# set origin_dir "."
# if { [info exists ::origin_dir_loc] } {
#   set origin_dir $::origin_dir_loc
# }
# set orig_proj_dir "[file normalize "projects/$projName"]"
# create_project $fpgaNum projects/$projName/$fpgaNum -part xcku115-flva1517-2-e
# set proj_dir [get_property directory [current_project]]
# set_msg_config  -ruleid {7}  -id {[BD 41-1306]}  -suppress  -source 2
# set_msg_config  -ruleid {8}  -id {[BD 41-1271]}  -suppress  -source 2
# set obj [get_projects $fpgaNum]
# set_property "corecontainer.enable" "1" $obj
# set_property "default_lib" "xil_defaultlib" $obj
# set_property "ip_cache_permissions" "read write" $obj
# set_property "ip_output_repo" "shells/projects/$projName/$projName.cache/ip" $obj
# set_property "part" "xcku115-flva1517-2-e" $obj
# set_property "sim.ip.auto_export_scripts" "1" $obj
# set_property "simulator_language" "Mixed" $obj
# set_property "xpm_libraries" "XPM_CDC XPM_MEMORY" $obj
# set_property "xsim.array_display_limit" "64" $obj
# set_property "xsim.trace_limit" "65536" $obj
# if {[string equal [get_filesets -quiet sources_1] ""]} {
#   create_fileset -srcset sources_1
# }
# set obj [get_filesets sources_1]
# set_property ip_repo_paths {hlsIP_adm-8k5 shells/shell_ips userIP} [current_project]
# update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tarafdar/workDir/galapagos/hlsIP_adm-8k5'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tarafdar/workDir/galapagos/shells/shell_ips'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tarafdar/workDir/galapagos/userIP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
# set obj [get_filesets sources_1]
# set files [list \
#  "[file normalize "shells/$boardName/srcs/shell.bd"]"\
#  "[file normalize "shells/$boardName/srcs/shellTop.v"]"\
#  "[file normalize "shells/$boardName/constraints/custom_parts_2133.csv"]"\
# ]
# import_files -norecurse -fileset $obj $files
# set file "projects/$projName/$fpgaNum/$fpgaNum.srcs/sources_1/bd/srcs/shell.bd"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# if { ![get_property "is_locked" $file_obj] } {
#   set_property "synth_checkpoint_mode" "Hierarchical" $file_obj
# }
# set obj [get_filesets sources_1]
# set_property "top" "shellTop" $obj
# create_bd_design "pr"
Wrote  : </home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/pr/pr.bd> 
# open_bd_design {projects/$projName/$fpgaNum/$fpgaNum.srcs/sources_1/bd/pr/pr.bd}
# source projects/$projName/$fpgaNum/$fpgaNum.tcl
## namespace eval _tcl {
## proc get_script_folder {} {
##    set script_path [file normalize [info script]]
##    set script_folder [file dirname $script_path]
##    return $script_folder
## }
## }
## variable script_folder
## set script_folder [_tcl::get_script_folder]
## set scripts_vivado_version 2018.1
## set current_vivado_version [version -short]
## if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
##    puts ""
##    catch {common::send_msg_id "BD_TCL-109" "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
## 
##    return 1
## }
## set list_projs [get_projects -quiet]
## if { $list_projs eq "" } {
##    create_project project_1 myproj -part xcku115-flva1517-2-e
## }
## variable design_name
## set design_name pr
## set errMsg ""
## set nRet 0
## set cur_design [current_bd_design -quiet]
## set list_cells [get_bd_cells -quiet]
## if { ${design_name} eq "" } {
##    # USE CASES:
##    #    1) Design_name not set
## 
##    set errMsg "Please set the variable <design_name> to a non-empty value."
##    set nRet 1
## 
## } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
##    # USE CASES:
##    #    2): Current design opened AND is empty AND names same.
##    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
##    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
## 
##    if { $cur_design ne $design_name } {
##       common::send_msg_id "BD_TCL-001" "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
##       set design_name [get_property NAME $cur_design]
##    }
##    common::send_msg_id "BD_TCL-002" "INFO" "Constructing design in IPI design <$cur_design>..."
## 
## } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
##    # USE CASES:
##    #    5) Current design opened AND has components AND same names.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 1
## } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
##    # USE CASES: 
##    #    6) Current opened design, has components, but diff names, design_name exists in project.
##    #    7) No opened design, design_name exists in project.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 2
## 
## } else {
##    # USE CASES:
##    #    8) No opened design, design_name not in project.
##    #    9) Current opened design, has components, but diff names, design_name not in project.
## 
##    common::send_msg_id "BD_TCL-003" "INFO" "Currently there is no design <$design_name> in project, so creating one..."
## 
##    create_bd_design $design_name
## 
##    common::send_msg_id "BD_TCL-004" "INFO" "Making design <$design_name> as current_bd_design."
##    current_bd_design $design_name
## 
## }
INFO: [BD_TCL-2] Constructing design in IPI design <pr>...
## common::send_msg_id "BD_TCL-005" "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD_TCL-5] Currently the variable <design_name> is equal to "pr".
## if { $nRet != 0 } {
##    catch {common::send_msg_id "BD_TCL-114" "ERROR" $errMsg}
##    return $nRet
## }
## set bCheckIPsPassed 1
## set bCheckIPs 1
## if { $bCheckIPs == 1 } {
##    set list_check_ips "\ 
## xilinx.com:ip:axis_data_fifo:1.1\
## xilinx.com:user:cnn_dataflow_v2_0:2.0\
## "
## 
##    set list_ips_missing ""
##    common::send_msg_id "BD_TCL-006" "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
## 
##    foreach ip_vlnv $list_check_ips {
##       set ip_obj [get_ipdefs -all $ip_vlnv]
##       if { $ip_obj eq "" } {
##          lappend list_ips_missing $ip_vlnv
##       }
##    }
## 
##    if { $list_ips_missing ne "" } {
##       catch {common::send_msg_id "BD_TCL-115" "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
##       set bCheckIPsPassed 0
##    }
## 
## }
INFO: [BD_TCL-6] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:ip:axis_data_fifo:1.1 xilinx.com:user:cnn_dataflow_v2_0:2.0  .
## if { $bCheckIPsPassed != 1 } {
##   common::send_msg_id "BD_TCL-1003" "WARNING" "Will not continue with creation of design due to the error(s) above."
##   return 3
## }
## proc create_root_design { parentCell } {
## 
##   variable script_folder
##   variable design_name
## 
##   if { $parentCell eq "" } {
##      set parentCell [get_bd_cells /]
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
## 
##   # Create interface ports
##   set M_AXIS [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS ]
##   set_property -dict [ list \
##    CONFIG.FREQ_HZ {156250000} \
##    ] $M_AXIS
##   set S_AXIS [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS ]
##   set_property -dict [ list \
##    CONFIG.HAS_TKEEP {1} \
##    CONFIG.HAS_TLAST {1} \
##    CONFIG.HAS_TREADY {1} \
##    CONFIG.HAS_TSTRB {0} \
##    CONFIG.LAYERED_METADATA {undef} \
##    CONFIG.TDATA_NUM_BYTES {8} \
##    CONFIG.TDEST_WIDTH {0} \
##    CONFIG.TID_WIDTH {0} \
##    CONFIG.TUSER_WIDTH {0} \
##    ] $S_AXIS
##   set S_AXI_CONTROL [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_CONTROL ]
##   set_property -dict [ list \
##    CONFIG.ADDR_WIDTH {16} \
##    CONFIG.ARUSER_WIDTH {0} \
##    CONFIG.AWUSER_WIDTH {0} \
##    CONFIG.BUSER_WIDTH {0} \
##    CONFIG.DATA_WIDTH {32} \
##    CONFIG.FREQ_HZ {156250000} \
##    CONFIG.HAS_BRESP {1} \
##    CONFIG.HAS_BURST {1} \
##    CONFIG.HAS_CACHE {1} \
##    CONFIG.HAS_LOCK {1} \
##    CONFIG.HAS_PROT {1} \
##    CONFIG.HAS_QOS {0} \
##    CONFIG.HAS_REGION {0} \
##    CONFIG.HAS_RRESP {1} \
##    CONFIG.HAS_WSTRB {1} \
##    CONFIG.ID_WIDTH {0} \
##    CONFIG.MAX_BURST_LENGTH {1} \
##    CONFIG.NUM_READ_OUTSTANDING {2} \
##    CONFIG.NUM_READ_THREADS {1} \
##    CONFIG.NUM_WRITE_OUTSTANDING {2} \
##    CONFIG.NUM_WRITE_THREADS {1} \
##    CONFIG.PROTOCOL {AXI4LITE} \
##    CONFIG.READ_WRITE_MODE {READ_WRITE} \
##    CONFIG.RUSER_BITS_PER_BYTE {0} \
##    CONFIG.RUSER_WIDTH {0} \
##    CONFIG.SUPPORTS_NARROW_BURST {0} \
##    CONFIG.WUSER_BITS_PER_BYTE {0} \
##    CONFIG.WUSER_WIDTH {0} \
##    ] $S_AXI_CONTROL
##   set S_AXI_MEM [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_MEM ]
##   set_property -dict [ list \
##    CONFIG.ADDR_WIDTH {32} \
##    CONFIG.DATA_WIDTH {512} \
##    CONFIG.FREQ_HZ {156250000} \
##    CONFIG.HAS_BURST {1} \
##    CONFIG.HAS_REGION {1} \
##    CONFIG.NUM_READ_OUTSTANDING {2} \
##    CONFIG.NUM_WRITE_OUTSTANDING {2} \
##    CONFIG.PROTOCOL {AXI4} \
##    ] $S_AXI_MEM
## 
##   # Create ports
##   set ARESETN [ create_bd_port -dir I -type rst ARESETN ]
##   set CLK [ create_bd_port -dir I -type clk CLK ]
##   set_property -dict [ list \
##    CONFIG.ASSOCIATED_BUSIF {S_AXIS:M_AXIS:S_AXI_MEM:S_AXI_CONTROL} \
##    CONFIG.FREQ_HZ {156250000} \
##  ] $CLK
## 
##   # Create instance: axi_interconnect_0, and set properties
##   set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]
##   set_property -dict [ list \
##    CONFIG.NUM_MI {1} \
##    CONFIG.NUM_SI {4} \
##  ] $axi_interconnect_0
## 
##   # Create instance: axis_data_fifo_0, and set properties
##   set axis_data_fifo_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:1.1 axis_data_fifo_0 ]
##   set_property -dict [ list \
##    CONFIG.HAS_TKEEP {1} \
##    CONFIG.HAS_TLAST {1} \
##    CONFIG.TDATA_NUM_BYTES {8} \
##  ] $axis_data_fifo_0
## 
##   # Create instance: cnn_dataflow_v2_0_0, and set properties
##   set cnn_dataflow_v2_0_0 [ create_bd_cell -type ip -vlnv xilinx.com:user:cnn_dataflow_v2_0:2.0 cnn_dataflow_v2_0_0 ]
## 
##   set_property -dict [ list \
##    CONFIG.SUPPORTS_NARROW_BURST {1} \
##    CONFIG.NUM_READ_OUTSTANDING {2} \
##    CONFIG.NUM_WRITE_OUTSTANDING {2} \
##    CONFIG.MAX_BURST_LENGTH {256} \
##  ] [get_bd_intf_pins /cnn_dataflow_v2_0_0/m_axi_cmd]
## 
##   set_property -dict [ list \
##    CONFIG.SUPPORTS_NARROW_BURST {1} \
##    CONFIG.NUM_READ_OUTSTANDING {2} \
##    CONFIG.NUM_WRITE_OUTSTANDING {2} \
##    CONFIG.MAX_BURST_LENGTH {256} \
##  ] [get_bd_intf_pins /cnn_dataflow_v2_0_0/m_axi_ifm]
## 
##   set_property -dict [ list \
##    CONFIG.SUPPORTS_NARROW_BURST {1} \
##    CONFIG.NUM_READ_OUTSTANDING {2} \
##    CONFIG.NUM_WRITE_OUTSTANDING {2} \
##    CONFIG.MAX_BURST_LENGTH {256} \
##  ] [get_bd_intf_pins /cnn_dataflow_v2_0_0/m_axi_ofm]
## 
##   set_property -dict [ list \
##    CONFIG.SUPPORTS_NARROW_BURST {1} \
##    CONFIG.NUM_READ_OUTSTANDING {2} \
##    CONFIG.NUM_WRITE_OUTSTANDING {2} \
##    CONFIG.MAX_BURST_LENGTH {256} \
##  ] [get_bd_intf_pins /cnn_dataflow_v2_0_0/m_axi_weight]
## 
##   set_property -dict [ list \
##    CONFIG.SUPPORTS_NARROW_BURST {0} \
##    CONFIG.NUM_READ_OUTSTANDING {1} \
##    CONFIG.NUM_WRITE_OUTSTANDING {1} \
##    CONFIG.MAX_BURST_LENGTH {1} \
##  ] [get_bd_intf_pins /cnn_dataflow_v2_0_0/s_axi_control]
## 
##   # Create interface connections
##   connect_bd_intf_net -intf_net S02_AXI_1 [get_bd_intf_pins axi_interconnect_0/S02_AXI] [get_bd_intf_pins cnn_dataflow_v2_0_0/m_axi_ofm]
##   connect_bd_intf_net -intf_net S_AXIS_1 [get_bd_intf_ports S_AXIS] [get_bd_intf_pins axis_data_fifo_0/S_AXIS]
##   connect_bd_intf_net -intf_net S_AXI_CONTROL_1 [get_bd_intf_ports S_AXI_CONTROL] [get_bd_intf_pins cnn_dataflow_v2_0_0/s_axi_control]
##   connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_ports S_AXI_MEM] [get_bd_intf_pins axi_interconnect_0/M00_AXI]
##   connect_bd_intf_net -intf_net axis_data_fifo_0_M_AXIS [get_bd_intf_ports M_AXIS] [get_bd_intf_pins axis_data_fifo_0/M_AXIS]
##   connect_bd_intf_net -intf_net cnn_dataflow_v2_0_0_m_axi_cmd [get_bd_intf_pins axi_interconnect_0/S00_AXI] [get_bd_intf_pins cnn_dataflow_v2_0_0/m_axi_cmd]
##   connect_bd_intf_net -intf_net cnn_dataflow_v2_0_0_m_axi_ifm [get_bd_intf_pins axi_interconnect_0/S01_AXI] [get_bd_intf_pins cnn_dataflow_v2_0_0/m_axi_ifm]
##   connect_bd_intf_net -intf_net cnn_dataflow_v2_0_0_m_axi_weight [get_bd_intf_pins axi_interconnect_0/S03_AXI] [get_bd_intf_pins cnn_dataflow_v2_0_0/m_axi_weight]
## 
##   # Create port connections
##   connect_bd_net -net s_axi_aresetn_1 [get_bd_ports ARESETN] [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_interconnect_0/S01_ARESETN] [get_bd_pins axi_interconnect_0/S02_ARESETN] [get_bd_pins axi_interconnect_0/S03_ARESETN] [get_bd_pins axis_data_fifo_0/s_axis_aresetn] [get_bd_pins cnn_dataflow_v2_0_0/i_rst_n] [get_bd_pins cnn_dataflow_v2_0_0/m_axi_cmd_aresetn] [get_bd_pins cnn_dataflow_v2_0_0/m_axi_ifm_aresetn] [get_bd_pins cnn_dataflow_v2_0_0/m_axi_ofm_aresetn] [get_bd_pins cnn_dataflow_v2_0_0/m_axi_weight_aresetn] [get_bd_pins cnn_dataflow_v2_0_0/s_axi_control_aresetn]
##   connect_bd_net -net s_axis_aclk_1 [get_bd_ports CLK] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_interconnect_0/S01_ACLK] [get_bd_pins axi_interconnect_0/S02_ACLK] [get_bd_pins axi_interconnect_0/S03_ACLK] [get_bd_pins axis_data_fifo_0/s_axis_aclk] [get_bd_pins cnn_dataflow_v2_0_0/i_clk] [get_bd_pins cnn_dataflow_v2_0_0/m_axi_cmd_aclk] [get_bd_pins cnn_dataflow_v2_0_0/m_axi_ifm_aclk] [get_bd_pins cnn_dataflow_v2_0_0/m_axi_ofm_aclk] [get_bd_pins cnn_dataflow_v2_0_0/m_axi_weight_aclk] [get_bd_pins cnn_dataflow_v2_0_0/s_axi_control_aclk]
## 
##   # Create address segments
##   create_bd_addr_seg -range 0x40000000 -offset 0x00000000 [get_bd_addr_spaces cnn_dataflow_v2_0_0/m_axi_cmd] [get_bd_addr_segs S_AXI_MEM/Reg] SEG_S_AXI_MEM_Reg
##   create_bd_addr_seg -range 0x40000000 -offset 0x00000000 [get_bd_addr_spaces cnn_dataflow_v2_0_0/m_axi_ifm] [get_bd_addr_segs S_AXI_MEM/Reg] SEG_S_AXI_MEM_Reg
##   create_bd_addr_seg -range 0x40000000 -offset 0x00000000 [get_bd_addr_spaces cnn_dataflow_v2_0_0/m_axi_ofm] [get_bd_addr_segs S_AXI_MEM/Reg] SEG_S_AXI_MEM_Reg
##   create_bd_addr_seg -range 0x40000000 -offset 0x00000000 [get_bd_addr_spaces cnn_dataflow_v2_0_0/m_axi_weight] [get_bd_addr_segs S_AXI_MEM/Reg] SEG_S_AXI_MEM_Reg
##   create_bd_addr_seg -range 0x00001000 -offset 0x00000000 [get_bd_addr_spaces S_AXI_CONTROL] [get_bd_addr_segs cnn_dataflow_v2_0_0/s_axi_control/reg0] SEG_cnn_dataflow_v2_0_0_reg0
## 
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## 
##   save_bd_design
## }
## common::send_msg_id "BD_TCL-2000" "CRITICAL WARNING" "This Tcl script was generated from a block design that is out-of-date/locked. It is possible that design <$design_name> may result in errors during construction."
CRITICAL WARNING: [BD_TCL-2000] This Tcl script was generated from a block design that is out-of-date/locked. It is possible that design <pr> may result in errors during construction.
## create_root_design ""
CRITICAL WARNING: [BD 41-737] Cannot set the parameter SUPPORTS_NARROW_BURST on /cnn_dataflow_v2_0_0/s_axi_control. It is read-only.
CRITICAL WARNING: [BD 41-737] Cannot set the parameter MAX_BURST_LENGTH on /cnn_dataflow_v2_0_0/s_axi_control. It is read-only.
Wrote  : </home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/pr/pr.bd> 
## common::send_msg_id "BD_TCL-1000" "WARNING" "This Tcl script was generated from a block design that has not been validated. It is possible that design <$design_name> may result in errors during validation."
WARNING: [BD_TCL-1000] This Tcl script was generated from a block design that has not been validated. It is possible that design <pr> may result in errors during validation.
# set file "projects/$projName/$fpgaNum/$fpgaNum.srcs/sources_1/bd/pr/pr.bd"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# if { ![get_property "is_locked" $file_obj] } {
#   set_property "synth_checkpoint_mode" "Singular" $file_obj
# }
# if {[string equal [get_filesets -quiet constrs_1] ""]} {
#   create_fileset -constrset constrs_1
# }
# set obj [get_filesets constrs_1]
# set file "[file normalize "shells/$boardName/constraints/ad_8k5.xdc"]"
# set file_imported [import_files -norecurse -fileset $obj $file]
# set file "projects/$projName/$fpgaNum/$fpgaNum.srcs/constrs_1/imports/constraints/ad_8k5.xdc"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
# set_property "file_type" "XDC" $file_obj
# set_property "is_enabled" "1" $file_obj
# set_property "is_global_include" "0" $file_obj
# set_property "library" "xil_defaultlib" $file_obj
# set_property "path_mode" "RelativeFirst" $file_obj
# set_property "processing_order" "NORMAL" $file_obj
# set_property "scoped_to_cells" "" $file_obj
# set_property "scoped_to_ref" "" $file_obj
# set_property "used_in" "synthesis implementation" $file_obj
# set_property "used_in_implementation" "1" $file_obj
# set_property "used_in_synthesis" "1" $file_obj
# set file "[file normalize "shells/$boardName/constraints/bitstream.xdc"]"
# set file_imported [import_files -norecurse -fileset $obj $file]
# set file "projects/$projName/$fpgaNum/$fpgaNum.srcs/constrs_1/imports/constraints/bitstream.xdc"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
# set_property "file_type" "XDC" $file_obj
# set_property "is_enabled" "1" $file_obj
# set_property "is_global_include" "0" $file_obj
# set_property "library" "xil_defaultlib" $file_obj
# set_property "path_mode" "RelativeFirst" $file_obj
# set_property "processing_order" "NORMAL" $file_obj
# set_property "scoped_to_cells" "" $file_obj
# set_property "scoped_to_ref" "" $file_obj
# set_property "used_in" "synthesis implementation" $file_obj
# set_property "used_in_implementation" "1" $file_obj
# set_property "used_in_synthesis" "1" $file_obj
# set file "[file normalize "shells/$boardName/constraints/pcie.xdc"]"
# set file_imported [import_files -norecurse -fileset $obj $file]
# set file "projects/$projName/$fpgaNum/$fpgaNum.srcs/constrs_1/imports/constraints/pcie.xdc"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
# set_property "file_type" "XDC" $file_obj
# set_property "is_enabled" "1" $file_obj
# set_property "is_global_include" "0" $file_obj
# set_property "library" "xil_defaultlib" $file_obj
# set_property "path_mode" "RelativeFirst" $file_obj
# set_property "processing_order" "NORMAL" $file_obj
# set_property "scoped_to_cells" "" $file_obj
# set_property "scoped_to_ref" "" $file_obj
# set_property "used_in" "synthesis implementation" $file_obj
# set_property "used_in_implementation" "1" $file_obj
# set_property "used_in_synthesis" "1" $file_obj
# set file "[file normalize "shells/$boardName/constraints/ddr4_test.xdc"]"
# set file_imported [import_files -fileset constrs_1 $file]
# set file "projects/$projName/$fpgaNum/$fpgaNum.srcs/constrs_1/imports/constraints/ddr4_test.xdc"
# set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
# set_property "file_type" "XDC" $file_obj
# set_property "is_enabled" "1" $file_obj
# set_property "is_global_include" "0" $file_obj
# set_property "library" "xil_defaultlib" $file_obj
# set_property "path_mode" "RelativeFirst" $file_obj
# set_property "processing_order" "NORMAL" $file_obj
# set_property "scoped_to_cells" "" $file_obj
# set_property "scoped_to_ref" "" $file_obj
# set_property "used_in" "synthesis implementation" $file_obj
# set_property "used_in_implementation" "1" $file_obj
# set_property "used_in_synthesis" "1" $file_obj
# set file "[file normalize "shells/$boardName/constraints/ddr4_test_axi4.xdc"]"
# set file_imported [import_files -fileset constrs_1 $file]
# set file "projects/$projName/$fpgaNum/$fpgaNum.srcs/constrs_1/imports/constraints/ddr4_test_axi4.xdc"
# set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
# set_property "file_type" "XDC" $file_obj
# set_property "is_enabled" "1" $file_obj
# set_property "is_global_include" "0" $file_obj
# set_property "library" "xil_defaultlib" $file_obj
# set_property "path_mode" "RelativeFirst" $file_obj
# set_property "processing_order" "NORMAL" $file_obj
# set_property "scoped_to_cells" "" $file_obj
# set_property "scoped_to_ref" "" $file_obj
# set_property "used_in" "synthesis implementation" $file_obj
# set_property "used_in_implementation" "1" $file_obj
# set_property "used_in_synthesis" "1" $file_obj
# set file "[file normalize "shells/$boardName/constraints/ddr4sdram_b0_lane8.xdc"]"
# set file_imported [import_files -fileset constrs_1 $file]
# set file "projects/$projName/$fpgaNum/$fpgaNum.srcs/constrs_1/imports/constraints/ddr4sdram_b0_lane8.xdc"
# set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
# set_property "file_type" "XDC" $file_obj
# set_property "is_enabled" "1" $file_obj
# set_property "is_global_include" "0" $file_obj
# set_property "library" "xil_defaultlib" $file_obj
# set_property "path_mode" "RelativeFirst" $file_obj
# set_property "processing_order" "NORMAL" $file_obj
# set_property "scoped_to_cells" "" $file_obj
# set_property "scoped_to_ref" "" $file_obj
# set_property "used_in" "synthesis implementation" $file_obj
# set_property "used_in_implementation" "1" $file_obj
# set_property "used_in_synthesis" "1" $file_obj
# set file "[file normalize "shells/$boardName/constraints/ddr4sdram_b0_unused.xdc"]"
# set file_imported [import_files -fileset constrs_1 $file]
# set file "projects/$projName/$fpgaNum/$fpgaNum.srcs/constrs_1/imports/constraints/ddr4sdram_b0_unused.xdc"
# set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
# set_property "file_type" "XDC" $file_obj
# set_property "is_enabled" "1" $file_obj
# set_property "is_global_include" "0" $file_obj
# set_property "library" "xil_defaultlib" $file_obj
# set_property "path_mode" "RelativeFirst" $file_obj
# set_property "processing_order" "NORMAL" $file_obj
# set_property "scoped_to_cells" "" $file_obj
# set_property "scoped_to_ref" "" $file_obj
# set_property "used_in" "synthesis implementation" $file_obj
# set_property "used_in_implementation" "1" $file_obj
# set_property "used_in_synthesis" "1" $file_obj
# set file "[file normalize "shells/$boardName/constraints/ddr4sdram_locs_b0_twin_die.xdc"]"
# set file_imported [import_files -fileset constrs_1 $file]
# set file "projects/$projName/$fpgaNum/$fpgaNum.srcs/constrs_1/imports/constraints/ddr4sdram_locs_b0_twin_die.xdc"
# set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
# set_property "file_type" "XDC" $file_obj
# set_property "is_enabled" "1" $file_obj
# set_property "is_global_include" "0" $file_obj
# set_property "library" "xil_defaultlib" $file_obj
# set_property "path_mode" "RelativeFirst" $file_obj
# set_property "processing_order" "NORMAL" $file_obj
# set_property "scoped_to_cells" "" $file_obj
# set_property "scoped_to_ref" "" $file_obj
# set_property "used_in" "synthesis implementation" $file_obj
# set_property "used_in_implementation" "1" $file_obj
# set_property "used_in_synthesis" "1" $file_obj
# set file "[file normalize "shells/$boardName/constraints/ddr4sdram_locs_b0_x64.xdc"]"
# set file_imported [import_files -fileset constrs_1 $file]
# set file "projects/$projName/$fpgaNum/$fpgaNum.srcs/constrs_1/imports/constraints/ddr4sdram_locs_b0_x64.xdc"
# set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
# set_property "file_type" "XDC" $file_obj
# set_property "is_enabled" "1" $file_obj
# set_property "is_global_include" "0" $file_obj
# set_property "library" "xil_defaultlib" $file_obj
# set_property "path_mode" "RelativeFirst" $file_obj
# set_property "processing_order" "NORMAL" $file_obj
# set_property "scoped_to_cells" "" $file_obj
# set_property "scoped_to_ref" "" $file_obj
# set_property "used_in" "synthesis implementation" $file_obj
# set_property "used_in_implementation" "1" $file_obj
# set_property "used_in_synthesis" "1" $file_obj
# set file "[file normalize "shells/$boardName/constraints/ddr4sdram_locs_b0_x72.xdc"]"
# set file_imported [import_files -fileset constrs_1 $file]
# set file "projects/$projName/$fpgaNum/$fpgaNum.srcs/constrs_1/imports/constraints/ddr4sdram_locs_b0_x72.xdc"
# set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
# set_property "file_type" "XDC" $file_obj
# set_property "is_enabled" "1" $file_obj
# set_property "is_global_include" "0" $file_obj
# set_property "library" "xil_defaultlib" $file_obj
# set_property "path_mode" "RelativeFirst" $file_obj
# set_property "processing_order" "NORMAL" $file_obj
# set_property "scoped_to_cells" "" $file_obj
# set_property "scoped_to_ref" "" $file_obj
# set_property "used_in" "synthesis implementation" $file_obj
# set_property "used_in_implementation" "1" $file_obj
# set_property "used_in_synthesis" "1" $file_obj
# set file "[file normalize "shells/$boardName/constraints/ddr4sdram_props_b0_twin_die.xdc"]"
# set file_imported [import_files -fileset constrs_1 $file]
# set file "projects/$projName/$fpgaNum/$fpgaNum.srcs/constrs_1/imports/constraints/ddr4sdram_props_b0_twin_die.xdc"
# set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
# set_property "file_type" "XDC" $file_obj
# set_property "is_enabled" "1" $file_obj
# set_property "is_global_include" "0" $file_obj
# set_property "library" "xil_defaultlib" $file_obj
# set_property "path_mode" "RelativeFirst" $file_obj
# set_property "processing_order" "NORMAL" $file_obj
# set_property "scoped_to_cells" "" $file_obj
# set_property "scoped_to_ref" "" $file_obj
# set_property "used_in" "synthesis implementation" $file_obj
# set_property "used_in_implementation" "1" $file_obj
# set_property "used_in_synthesis" "1" $file_obj
# set file "[file normalize "shells/$boardName/constraints/refclk200.xdc"]"
# set file_import [import_files -norecurse -fileset $obj $file]
# set file "projects/$projName/$fpgaNum/$fpgaNum.srcs/constrs_1/imports/constraints/refclk200.xdc"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
# set_property "file_type" "XDC" $file_obj
# set_property "is_enabled" "1" $file_obj
# set_property "is_global_include" "0" $file_obj
# set_property "library" "xil_defaultlib" $file_obj
# set_property "path_mode" "RelativeFirst" $file_obj
# set_property "processing_order" "NORMAL" $file_obj
# set_property "scoped_to_cells" "" $file_obj
# set_property "scoped_to_ref" "" $file_obj
# set_property "used_in" "synthesis implementation" $file_obj
# set_property "used_in_implementation" "1" $file_obj
# set_property "used_in_synthesis" "1" $file_obj
# set obj [get_filesets constrs_1]
# if {[string equal [get_filesets -quiet sim_1] ""]} {
#   create_fileset -simset sim_1
# }
# set obj [get_filesets sim_1]
# set obj [get_filesets sim_1]
# set_property "top" "shellTop" $obj
# set_property "transport_int_delay" "0" $obj
# set_property "transport_path_delay" "0" $obj
# set_property "xelab.nosort" "1" $obj
# set_property "xelab.unifast" "" $obj
# if {[string equal [get_runs -quiet synth_1] ""]} {
#   create_run -name synth_1 -part xcku115-flva1517-2-e -flow {Vivado Synthesis 2016} -strategy "Vivado Synthesis Defaults" -constrset constrs_1
# } else {
#   set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
#   set_property flow "Vivado Synthesis 2016" [get_runs synth_1]
# }
# set obj [get_runs synth_1]
# set_property "part" "xcku115-flva1517-2-e" $obj
# if {[string equal [get_runs -quiet impl_1] ""]} {
#   create_run -name impl_1 -part xcku115-flva1517-2-e -flow {Vivado Implementation 2016} -strategy "Vivado Implementation Defaults" -constrset constrs_1 -parent_run synth_1
# } else {
#   set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
#   set_property flow "Vivado Implementation 2016" [get_runs impl_1]
# }
# set obj [get_runs impl_1]
# set_property "part" "xcku115-flva1517-2-e" $obj
# set_property "steps.write_bitstream.args.readback_file" "0" $obj
# set_property "steps.write_bitstream.args.verbose" "0" $obj
# current_run -implementation [get_runs impl_1]
# puts "INFO: Project created:$projName"
INFO: Project created:dariusFlatten
start_gui
update_compile_order -fileset sources_1
open_bd_design {/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/shell.bd}
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_util_vector_logic_0_0 
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_util_vector_logic_1_0 
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_clk_wiz_0_0 
Adding cell -- xilinx.com:ip:xlconstant:1.1 - gnd
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_gnd_0 
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_2
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_util_vector_logic_2_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_axi_interconnect_0_0 
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_axi_bram_ctrl_0_0 
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] shell_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] shell_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] shell_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] shell_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_blk_mem_gen_0_0 
INFO: [Device 21-403] Loading part xcku115-flva1517-2-e
Adding cell -- xilinx.com:hls:reverseEndian64:1.0 - reverseEndian64_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_reverseEndian64_0_0 
Adding cell -- xilinx.com:hls:reverseEndian64:1.0 - reverseEndian64_1
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_reverseEndian64_1_0 
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_axi_gpio_0_0 
Adding cell -- xilinx.com:ip:vio:3.0 - vio_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_vio_0_0 
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_3
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_util_vector_logic_1_1 
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_proc_sys_reset_1_0 
Adding cell -- xilinx.com:ip:ddr4:2.2 - ddr4_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_ddr4_0_0 
ERROR: [IP_Flow 19-3461] Value 'CUSTOM_DBI_MT40A1G8PM-083E' is out of the range for parameter 'C0.DDR4 MemoryPart(C0.DDR4_MemoryPart)' for BD Cell 'ddr4_0' . Valid values are - MT40A512M8RH-075E, MT40A1G8PM-075E, MT40A512M8HX-083, MT40A256M16GE-075E, EDY4016AABG-DR-F, MT40A512M8HX-093, MT40A256M16HA-093, MT40A512M8HX-107, MT40A256M16HA-107, MT40A2G8FSE-083E, MT40A2G8TRF-093E, MT40A1G8TRF-093E, MT40A512M16HA-083E, MT40A512M16HA-075E, MT40A1G8WE-075E, MT40A2G8HPR-083J, MT40A4G8KVA-083J, MT40A256M16GE-083E, MT40A1G16WBU-083E
ERROR: [IP_Flow 19-3461] Value '18' is out of the range for parameter 'C0.DDR4 CasLatency(C0.DDR4_CasLatency)' for BD Cell 'ddr4_0' . Valid values are - 15, 16
ERROR: [IP_Flow 19-3461] Value '33' is out of the range for parameter 'C0.DDR4 AxiAddressWidth(C0.DDR4_AxiAddressWidth)' for BD Cell 'ddr4_0' . Valid values are - 29
ERROR: [IP_Flow 19-4627] Invalid value specified for C0.DDR4_CustomParts. Unable to open the file ../constraints/custom_parts_2133.csv
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_mem_interconnect_0 
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_xbar_0 
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - s01_data_fifo
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_s01_data_fifo_0 
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_s00_data_fifo_0 
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_xbar_1 
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_mdm_1_0 
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_100M
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_rst_clk_wiz_0_100M_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_microblaze_0_axi_periph_0 
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_microblaze_0_0 
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_dlmb_v10_0 
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_ilmb_v10_0 
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_dlmb_bram_if_cntlr_0 
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_ilmb_bram_if_cntlr_0 
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_lmb_bram_0 
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_xbar_2 
Adding cell -- xilinx.com:ip:xdma:4.1 - xdma_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_xdma_0_0 
Adding cell -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_util_ds_buf_0 
Adding cell -- xilinx.com:ip:xlconstant:1.1 - gnd
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_gnd_1 
Adding cell -- xilinx.com:ip:axis_register_slice:1.1 - tx_register_slice_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_tx_register_slice_0_0 
Adding cell -- xilinx.com:ip:axi_10g_ethernet:3.1 - axi_10g_ethernet_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_axi_10g_ethernet_0_0 
create_bd_cell: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 7324.531 ; gain = 0.000 ; free physical = 25853 ; free virtual = 61812
</xmac/s_axi/Reg> is being mapped into </s_axi> at <0x44A00000 [ 64K ]>
create_bd_cell: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 7326.375 ; gain = 1.844 ; free physical = 25844 ; free virtual = 61803
WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {Mode=="Slave" && VLNV=="xilinx.com:interface:aximm_rtl:1.0"}'
Adding cell -- xilinx.com:ip:xlconstant:1.1 - mac_config_vector
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_mac_config_vector_0 
Adding cell -- xilinx.com:ip:xlconstant:1.1 - tx_ifg_tuser
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_tx_ifg_tuser_0 
Adding cell -- xilinx.com:ip:xlconstant:1.1 - ifg_delay
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_ifg_delay_0 
Adding cell -- xilinx.com:ip:xlconstant:1.1 - vcc
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_vcc_0 
Adding cell -- xilinx.com:ip:xlconstant:1.1 - pcs_config_vector
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_pcs_config_vector_0 
Adding cell -- xilinx.com:ip:axis_register_slice:1.1 - rx_register_slice_1
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_rx_register_slice_1_0 
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - rx_data_fifo_1
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_rx_data_fifo_1_0 
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - tx_data_fifo_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_tx_data_fifo_0_0 
Successfully read diagram <shell> from BD file </home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/shell.bd>
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
Wrote  : </home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ui/bd_d9cfc7b0.ui> 
open_bd_design: Time (s): cpu = 00:03:16 ; elapsed = 00:03:38 . Memory (MB): peak = 7367.980 ; gain = 963.039 ; free physical = 25787 ; free virtual = 61750
ERROR: [Common 17-39] 'open_bd_design' failed due to earlier errors.
INFO: [IP_Flow 19-3484] Absolute path of file '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/imports/adm-8k5_flatten/constraints/custom_parts_2133.csv' provided. It will be converted relative to IP Instance files '../../../../projects/dariusFlatten/0/0.srcs/sources_1/imports/adm-8k5_flatten/constraints/custom_parts_2133.csv'
INFO: [IP_Flow 19-3484] Absolute path of file '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/imports/adm-8k5_flatten/constraints/custom_parts_2133.csv' provided. It will be converted relative to IP Instance files '../../../../projects/dariusFlatten/0/0.srcs/sources_1/imports/adm-8k5_flatten/constraints/custom_parts_2133.csv'
INFO: [IP_Flow 19-3484] Absolute path of file '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/imports/adm-8k5_flatten/constraints/custom_parts_2133.csv' provided. It will be converted relative to IP Instance files '../../../../projects/dariusFlatten/0/0.srcs/sources_1/imports/adm-8k5_flatten/constraints/custom_parts_2133.csv'
INFO: [IP_Flow 19-3484] Absolute path of file '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/imports/adm-8k5_flatten/constraints/custom_parts_2133.csv' provided. It will be converted relative to IP Instance files '../../../../projects/dariusFlatten/0/0.srcs/sources_1/imports/adm-8k5_flatten/constraints/custom_parts_2133.csv'
startgroup
set_property -dict [list CONFIG.C0.DDR4_CustomParts {/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/imports/adm-8k5_flatten/constraints/custom_parts_2133.csv} CONFIG.C0.ADDR_WIDTH {17} CONFIG.C0.BANK_GROUP_WIDTH {2}] [get_bd_cells mem_interface/ddr4_0]
INFO: [IP_Flow 19-3484] Absolute path of file '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/imports/adm-8k5_flatten/constraints/custom_parts_2133.csv' provided. It will be converted relative to IP Instance files '../../../../imports/adm-8k5_flatten/constraints/custom_parts_2133.csv'
endgroup
save_bd_design
Wrote  : </home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/shell.bd> 
Wrote  : </home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ui/bd_d9cfc7b0.ui> 
set_property synth_checkpoint_mode Singular [get_files  /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/shell.bd]
generate_target all [get_files  /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/shell.bd]
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'YES' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'YES' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'YES' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'YES' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
CRITICAL WARNING: [BD 41-1343] Reset pin /axi_interconnect_0/M01_ARESETN (associated clock /axi_interconnect_0/M01_ACLK) is connected to reset source /PCIe/xdma_0/axi_aresetn (synchronous to clock source /PCIe/xdma_0/axi_aclk).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /network/axi_10g_ethernet_0/txusrclk2_out.
CRITICAL WARNING: [BD 41-1344] Reset pin /mem_interface/mem_interconnect/S00_ARESETN (associated clock /mem_interface/mem_interconnect/S00_ACLK) is connected to reset source /mem_interface/proc_sys_reset_1/interconnect_aresetn (synchronous to clock source /mem_interface/ddr4_0/c0_ddr4_ui_clk).
This may prevent design from meeting timing. Instead it should be connected to reset source /PCIe/xdma_0/axi_aresetn.
CRITICAL WARNING: [xilinx.com:ip:ddr4:2.2-1] /mem_interface/ddr4_0 Clock frequency of the connected clock (/mem_interface/ddr4_0/C0_SYS_CLK) is 100.000 MHz while "Reference Input Clock Speed" is 299.581 MHz. Please either reconfigure the parameter "Reference Input Clock Speed (CONFIG.C0.DDR4_InputClockPeriod)" of IP or change frequency of the connected clock (CONFIG.FREQ_HZ) within the range of 299132515.704 to 300030003.000 Hz.
WARNING: [BD 41-926] Following properties on interface pin /network/axi_10g_ethernet_0/s_axis_tx have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	TDATA_NUM_BYTES=8
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} TDATA_WIDTH 64}

WARNING: [BD 41-927] Following properties on pin /network/axi_10g_ethernet_0/dclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=shell_clk_wiz_0_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /network/axi_10g_ethernet_0/txusrclk2_out have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=bd_01e2_xpcs_0_txusrclk2_out 
Wrote  : </home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/shell.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/m_axi_bid'(1) to net 's01_data_fifo_to_s01_couplers_BID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/m_axi_rid'(1) to net 's01_data_fifo_to_s01_couplers_RID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mem_interface/mem_interconnect/xbar/s_axi_awid'(2) to net 's01_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mem_interface/mem_interconnect/xbar/s_axi_arid'(2) to net 's01_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
VHDL Output written to : /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/synth/shell.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/m_axi_bid'(1) to net 's01_data_fifo_to_s01_couplers_BID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/m_axi_rid'(1) to net 's01_data_fifo_to_s01_couplers_RID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mem_interface/mem_interconnect/xbar/s_axi_awid'(2) to net 's01_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mem_interface/mem_interconnect/xbar/s_axi_arid'(2) to net 's01_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
VHDL Output written to : /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/sim/shell.v
VHDL Output written to : /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/hdl/shell_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gnd .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reverseEndian64_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reverseEndian64_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mem_interface/proc_sys_reset_1 .
Exporting to file /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/bd_0/hw_handoff/shell_ddr4_0_0_microblaze_mcs.hwh
Generated Block Design Tcl file /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/bd_0/hw_handoff/shell_ddr4_0_0_microblaze_mcs_bd.tcl
Generated Hardware Definition File /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/bd_0/synth/shell_ddr4_0_0_microblaze_mcs.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block mem_interface/ddr4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mem_interface/mem_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mb_system/mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mb_system/rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mb_system/microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mb_system/microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mb_system/microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mb_system/microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mb_system/microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mb_system/microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mb_system/microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PCIe/xdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PCIe/util_ds_buf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/gnd .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/tx_register_slice_0 .
WARNING: [IP_Flow 19-650] IP license key 'ten_gig_eth_pcs_pma_basekr@2015.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'ten_gig_eth_pcs_pma_basekr@2015.04' is enabled with a Design_Linking license.
Exporting to file /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/hw_handoff/shell_axi_10g_ethernet_0_0.hwh
Generated Block Design Tcl file /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/hw_handoff/shell_axi_10g_ethernet_0_0_bd.tcl
Generated Hardware Definition File /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/synth/shell_axi_10g_ethernet_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/axi_10g_ethernet_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/mac_config_vector .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/tx_ifg_tuser .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/ifg_delay .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/vcc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/pcs_config_vector .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/rx_register_slice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/rx_data_fifo_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/tx_data_fifo_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_auto_cc_4/shell_auto_cc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block mem_interface/mem_interconnect/m00_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_s01_data_fifo_0/shell_s01_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block mem_interface/mem_interconnect/s01_couplers/s01_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_auto_us_cc_df_0/shell_auto_us_cc_df_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_auto_cc_2/shell_auto_cc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_auto_cc_1/shell_auto_cc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_auto_cc_0/shell_auto_cc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_auto_cc_3/shell_auto_cc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_cc .
Exporting to file /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/hw_handoff/shell.hwh
Generated Block Design Tcl file /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/hw_handoff/shell_bd.tcl
Generated Hardware Definition File /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/synth/shell.hwdef
generate_target: Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 8062.316 ; gain = 0.000 ; free physical = 25446 ; free virtual = 61483
export_ip_user_files -of_objects [get_files /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/shell.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/shell.bd]
launch_runs -jobs 8 shell_synth_1
[Fri Jun  1 14:33:11 2018] Launched shell_synth_1...
Run output will be captured here: /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.runs/shell_synth_1/runme.log
export_simulation -of_objects [get_files /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/shell.bd] -directory /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.ip_user_files/sim_scripts -ip_user_files_dir /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.ip_user_files -ipstatic_source_dir /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.cache/compile_simlib/modelsim} {questa=/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.cache/compile_simlib/questa} {ies=/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.cache/compile_simlib/ies} {xcelium=/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.cache/compile_simlib/xcelium} {vcs=/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.cache/compile_simlib/vcs} {riviera=/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
open_bd_design {/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/pr/pr.bd}
