
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /Users/brandon/Documents/CoursesWi22/CSE240C/Homework2/traces/hmmer_397B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 3996186 heartbeat IPC: 2.50239 cumulative IPC: 2.50239 (Simulation time: 0 hr 1 min 40 sec) 

Warmup complete CPU 0 instructions: 10000005 cycles: 3996189 (Simulation time: 0 hr 1 min 40 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 9055292 heartbeat IPC: 1.97663 cumulative IPC: 1.97663 (Simulation time: 0 hr 3 min 41 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 14190042 heartbeat IPC: 1.94751 cumulative IPC: 1.96197 (Simulation time: 0 hr 5 min 37 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 18665127 heartbeat IPC: 2.23459 cumulative IPC: 2.04514 (Simulation time: 0 hr 7 min 26 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 23746580 heartbeat IPC: 1.96794 cumulative IPC: 2.02528 (Simulation time: 0 hr 9 min 19 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 28575286 heartbeat IPC: 2.07095 cumulative IPC: 2.03425 (Simulation time: 0 hr 11 min 14 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 33354265 heartbeat IPC: 2.0925 cumulative IPC: 2.04373 (Simulation time: 0 hr 13 min 6 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 37837312 heartbeat IPC: 2.23062 cumulative IPC: 2.06849 (Simulation time: 0 hr 15 min 0 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 42188877 heartbeat IPC: 2.29802 cumulative IPC: 2.09464 (Simulation time: 0 hr 16 min 51 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 46526787 heartbeat IPC: 2.30526 cumulative IPC: 2.11612 (Simulation time: 0 hr 18 min 51 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 50874665 heartbeat IPC: 2.29997 cumulative IPC: 2.13318 (Simulation time: 0 hr 20 min 45 sec) 
Finished CPU 0 instructions: 100000001 cycles: 46878477 cumulative IPC: 2.13318 (Simulation time: 0 hr 20 min 45 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.13318 instructions: 100000001 cycles: 46878477
cpu0_DTLB TOTAL     ACCESS:   40467496  HIT:   40459543  MISS:       7953
cpu0_DTLB LOAD      ACCESS:   32303956  HIT:   32301084  MISS:       2872
cpu0_DTLB RFO       ACCESS:    8163540  HIT:    8158459  MISS:       5081
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 26.3379 cycles
cpu0_ITLB TOTAL     ACCESS:     797135  HIT:     797028  MISS:        107
cpu0_ITLB LOAD      ACCESS:     797135  HIT:     797028  MISS:        107
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 77.7477 cycles
cpu0_L1I TOTAL     ACCESS:      64630  HIT:      64294  MISS:        336
cpu0_L1I LOAD      ACCESS:      64630  HIT:      64294  MISS:        336
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 282.277 cycles
cpu0_STLB TOTAL     ACCESS:       8060  HIT:       7280  MISS:        780
cpu0_STLB LOAD      ACCESS:       2979  HIT:       2812  MISS:        167
cpu0_STLB RFO       ACCESS:       5081  HIT:       4468  MISS:        613
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 186.121 cycles
cpu0_L1D TOTAL     ACCESS:   32340485  HIT:   31874750  MISS:     465735
cpu0_L1D LOAD      ACCESS:   28655198  HIT:   28498634  MISS:     156564
cpu0_L1D RFO       ACCESS:    3684519  HIT:    3375534  MISS:     308985
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        768  HIT:        582  MISS:        186
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 364.642 cycles
cpu0_L2C TOTAL     ACCESS:     772349  HIT:     486592  MISS:     285757
cpu0_L2C LOAD      ACCESS:     156900  HIT:     142961  MISS:      13939
cpu0_L2C RFO       ACCESS:     308985  HIT:      37229  MISS:     271756
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     306278  HIT:     306235  MISS:         43
cpu0_L2C TRANSLATION ACCESS:        186  HIT:        167  MISS:         19
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 576.681 cycles
LLC TOTAL     ACCESS:     555293  HIT:     274469  MISS:     280824
LLC LOAD      ACCESS:      13939  HIT:      10983  MISS:       2956
LLC RFO       ACCESS:     271638  HIT:     116520  MISS:     155118
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     269697  HIT:     146957  MISS:     122740
LLC TRANSLATION ACCESS:         19  HIT:          9  MISS:         10
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 565.454 cycles
Insertion Distribution: 
	LOAD 396 0 3191 668 
	RFO 7480 0 45689 132690 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 123317 
	 0 0 15 7 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       2312  ROW_BUFFER_MISS:     155743
 DBUS AVG_CONGESTED_CYCLE:     3.9929
 WQ ROW_BUFFER_HIT:      10591  ROW_BUFFER_MISS:     140236  FULL:       2304


CPU 0 Branch Prediction Accuracy: 98.9257% MPKI: 0.41399 Average ROB Occupancy at Mispredict: 250.05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00081
BRANCH_INDIRECT: 0.00176
BRANCH_CONDITIONAL: 0.40978
BRANCH_DIRECT_CALL: 0.00081
BRANCH_INDIRECT_CALL: 2e-05
BRANCH_RETURN: 0.00081

