<html><body><samp><pre>
<!@TC:1489336086>
<a name=mapperReport7>Synopsys Lattice Technology Mapper, Version maplat, Build 1062R, Built Nov 13 2014 09:43:00</a>
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1489336086> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1489336086> | Clock conversion enabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 111MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 113MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Available hyper_sources - for debug and ip models
	None Found

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_controller.v:47:0:47:6:@W:BN132:@XP_MSG">i2s_controller.v(47)</a><!@TM:1489336086> | Removing sequential instance port2.count[3:0],  because it is equivalent to instance port1.count[3:0]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_controller.v:57:9:57:17:@W:BN132:@XP_MSG">i2s_controller.v(57)</a><!@TM:1489336086> | Removing user instance port2.un2_count[3:0],  because it is equivalent to instance port1.un2_count[3:0]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_controller.v:56:5:56:14:@W:BN132:@XP_MSG">i2s_controller.v(56)</a><!@TM:1489336086> | Removing user instance port2.count12,  because it is equivalent to instance port1.count12</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_controller.v:47:0:47:6:@W:BN132:@XP_MSG">i2s_controller.v(47)</a><!@TM:1489336086> | Removing sequential instance port2.o_ws,  because it is equivalent to instance port1.o_ws</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:64:4:64:10:@W:BN132:@XP_MSG">i2s_rx.v(64)</a><!@TM:1489336086> | Removing sequential instance port2.i2s_rx_inst.ws_i,  because it is equivalent to instance port1.i2s_rx_inst.ws_i</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_controller.v:60:9:60:14:@W:BN132:@XP_MSG">i2s_controller.v(60)</a><!@TM:1489336086> | Removing user instance port2.o_ws_2,  because it is equivalent to instance port1.o_ws_2</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:64:4:64:10:@W:BN132:@XP_MSG">i2s_rx.v(64)</a><!@TM:1489336086> | Removing sequential instance port2.i2s_rx_inst.ws_reg_i,  because it is equivalent to instance port1.i2s_rx_inst.ws_reg_i</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:87:16:87:25:@W:BN132:@XP_MSG">i2s_rx.v(87)</a><!@TM:1489336086> | Removing user instance port2.i2s_rx_inst.left_data_reg_i7,  because it is equivalent to instance port1.i2s_rx_inst.left_data_reg_i7</font>
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_controller.v:47:0:47:6:@A:BN291:@XP_MSG">i2s_controller.v(47)</a><!@TM:1489336086> | Boundary register port2.o_ws packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:93:4:93:10:@W:BN132:@XP_MSG">i2s_rx.v(93)</a><!@TM:1489336086> | Removing sequential instance port2.i2s_rx_inst.left_vld_i,  because it is equivalent to instance port1.i2s_rx_inst.left_vld_i</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\sec29\desktop\i2s_iot\rd1171\source\verilog\i2s_rx.v:111:4:111:10:@W:BN132:@XP_MSG">i2s_rx.v(111)</a><!@TM:1489336086> | Removing sequential instance port2.i2s_rx_inst.left_vld_reg_i,  because it is equivalent to instance port1.i2s_rx_inst.left_vld_reg_i</font>
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1489336086> | Applying initial value "0000000000000000" on instance subMean1.avg[15:0]  

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

@N: : <a href="c:\users\sec29\desktop\i2s_iot\char_cntrl.v:16:0:16:6:@N::@XP_MSG">char_cntrl.v(16)</a><!@TM:1489336086> | Found counter in view:work.char_cntrl(verilog) inst counter[6:0]
@N: : <a href="c:\users\sec29\desktop\i2s_iot\zcr.v:61:0:61:6:@N::@XP_MSG">zcr.v(61)</a><!@TM:1489336086> | Found counter in view:work.zcr(verilog) inst zcr_count_temp[5:0]
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Removing sequential instance ste[30] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Boundary register ste[30] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Removing sequential instance ste[29] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Boundary register ste[29] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Removing sequential instance ste[28] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Boundary register ste[28] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Removing sequential instance ste[27] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Boundary register ste[27] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Removing sequential instance ste[26] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Boundary register ste[26] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Removing sequential instance ste[25] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Boundary register ste[25] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Removing sequential instance ste[24] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Boundary register ste[24] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Removing sequential instance ste[23] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Boundary register ste[23] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Removing sequential instance ste[22] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Boundary register ste[22] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Removing sequential instance ste[21] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Boundary register ste[21] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Removing sequential instance ste[20] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Boundary register ste[20] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Removing sequential instance ste[19] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Boundary register ste[19] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Removing sequential instance ste[18] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Boundary register ste[18] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Removing sequential instance ste[17] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Boundary register ste[17] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Removing sequential instance ste[16] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Boundary register ste[16] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Removing sequential instance ste[15] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Boundary register ste[15] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Removing sequential instance ste[14] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Boundary register ste[14] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Removing sequential instance ste[13] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Boundary register ste[13] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Removing sequential instance ste[12] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Boundary register ste[12] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Removing sequential instance ste[11] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Boundary register ste[11] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Removing sequential instance ste[10] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Boundary register ste[10] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Removing sequential instance ste[9] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Boundary register ste[9] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Removing sequential instance ste[8] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Boundary register ste[8] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Removing sequential instance ste[7] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Boundary register ste[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Removing sequential instance ste[6] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Boundary register ste[6] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Removing sequential instance ste[5] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Boundary register ste[5] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Removing sequential instance ste[4] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Boundary register ste[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Removing sequential instance ste[3] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Boundary register ste[3] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Removing sequential instance ste[2] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Boundary register ste[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Removing sequential instance ste[1] in hierarchy view:work.ste(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1489336086> | Boundary register ste[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 

Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 144MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 144MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 144MB)

@N:<a href="@N:FA113:@XP_HELP">FA113</a> : <a href="c:\users\sec29\desktop\i2s_iot\submean2.v:37:1:37:3:@N:FA113:@XP_MSG">submean2.v(37)</a><!@TM:1489336086> | Pipelining module un1_sum[19:0]
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="c:\users\sec29\desktop\i2s_iot\submean2.v:35:0:35:6:@N:MF169:@XP_MSG">submean2.v(35)</a><!@TM:1489336086> | Register sum[19:0] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="c:\users\sec29\desktop\i2s_iot\submean2.v:35:0:35:6:@N:MF169:@XP_MSG">submean2.v(35)</a><!@TM:1489336086> | Register avg[15:0] pushed in.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1489336086> | Removing sequential instance ste2.sum[1] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1489336086> | Removing sequential instance ste2.sum[2] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1489336086> | Removing sequential instance ste2.sum[3] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1489336086> | Removing sequential instance ste2.sum[4] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1489336086> | Removing sequential instance ste2.sum[5] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1489336086> | Removing sequential instance ste2.sum[6] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1489336086> | Removing sequential instance ste2.sum[7] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1489336086> | Removing sequential instance ste2.sum[8] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1489336086> | Removing sequential instance ste2.sum[9] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1489336086> | Removing sequential instance ste2.sum[10] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1489336086> | Removing sequential instance ste2.sum[11] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1489336086> | Removing sequential instance ste2.sum[12] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1489336086> | Removing sequential instance ste2.sum[13] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1489336086> | Removing sequential instance ste2.sum[14] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1489336086> | Removing sequential instance ste2.sum[15] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1489336086> | Removing sequential instance ste2.sum[16] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1489336086> | Removing sequential instance ste2.sum[17] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1489336086> | Removing sequential instance ste2.sum[18] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1489336086> | Removing sequential instance ste2.sum[19] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1489336086> | Removing sequential instance ste2.sum[20] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1489336086> | Removing sequential instance ste2.sum[21] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1489336086> | Removing sequential instance ste2.sum[22] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1489336086> | Removing sequential instance ste2.sum[23] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1489336086> | Removing sequential instance ste2.sum[24] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1489336086> | Removing sequential instance ste2.sum[25] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1489336086> | Removing sequential instance ste2.sum[26] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1489336086> | Removing sequential instance ste2.sum[27] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1489336086> | Removing sequential instance ste2.sum[28] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1489336086> | Removing sequential instance ste2.sum[29] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1489336086> | Removing sequential instance ste2.sum[30] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\squares.v:31:12:31:17:@N:BN362:@XP_MSG">squares.v(31)</a><!@TM:1489336086> | Removing sequential instance ste2.sq1.FF_14 of view:LUCENT.FD1P3DX(PRIM) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\squares.v:35:12:35:17:@N:BN362:@XP_MSG">squares.v(35)</a><!@TM:1489336086> | Removing sequential instance ste2.sq1.FF_13 of view:LUCENT.FD1P3DX(PRIM) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\squares.v:39:12:39:17:@N:BN362:@XP_MSG">squares.v(39)</a><!@TM:1489336086> | Removing sequential instance ste2.sq1.FF_12 of view:LUCENT.FD1P3DX(PRIM) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\squares.v:43:12:43:17:@N:BN362:@XP_MSG">squares.v(43)</a><!@TM:1489336086> | Removing sequential instance ste2.sq1.FF_11 of view:LUCENT.FD1P3DX(PRIM) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\squares.v:47:12:47:17:@N:BN362:@XP_MSG">squares.v(47)</a><!@TM:1489336086> | Removing sequential instance ste2.sq1.FF_10 of view:LUCENT.FD1P3DX(PRIM) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\squares.v:51:12:51:16:@N:BN362:@XP_MSG">squares.v(51)</a><!@TM:1489336086> | Removing sequential instance ste2.sq1.FF_9 of view:LUCENT.FD1P3DX(PRIM) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\squares.v:55:12:55:16:@N:BN362:@XP_MSG">squares.v(55)</a><!@TM:1489336086> | Removing sequential instance ste2.sq1.FF_8 of view:LUCENT.FD1P3DX(PRIM) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\squares.v:59:12:59:16:@N:BN362:@XP_MSG">squares.v(59)</a><!@TM:1489336086> | Removing sequential instance ste2.sq1.FF_7 of view:LUCENT.FD1P3DX(PRIM) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\squares.v:63:12:63:16:@N:BN362:@XP_MSG">squares.v(63)</a><!@TM:1489336086> | Removing sequential instance ste2.sq1.FF_6 of view:LUCENT.FD1P3DX(PRIM) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\squares.v:67:12:67:16:@N:BN362:@XP_MSG">squares.v(67)</a><!@TM:1489336086> | Removing sequential instance ste2.sq1.FF_5 of view:LUCENT.FD1P3DX(PRIM) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\squares.v:71:12:71:16:@N:BN362:@XP_MSG">squares.v(71)</a><!@TM:1489336086> | Removing sequential instance ste2.sq1.FF_4 of view:LUCENT.FD1P3DX(PRIM) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\squares.v:75:12:75:16:@N:BN362:@XP_MSG">squares.v(75)</a><!@TM:1489336086> | Removing sequential instance ste2.sq1.FF_3 of view:LUCENT.FD1P3DX(PRIM) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\squares.v:79:12:79:16:@N:BN362:@XP_MSG">squares.v(79)</a><!@TM:1489336086> | Removing sequential instance ste2.sq1.FF_2 of view:LUCENT.FD1P3DX(PRIM) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\sec29\desktop\i2s_iot\squares.v:83:12:83:16:@N:BN362:@XP_MSG">squares.v(83)</a><!@TM:1489336086> | Removing sequential instance ste2.sq1.FF_1 of view:LUCENT.FD1P3DX(PRIM) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N:<a href="@N:BN114:@XP_HELP">BN114</a> : <a href="c:\users\sec29\desktop\i2s_iot\squares.v:92:14:92:22:@N:BN114:@XP_MSG">squares.v(92)</a><!@TM:1489336086> | Removing instance ste2.sq1.mem_0_14 of black_box view:LUCENT.ROM128X1A(PRIM) because there are no references to its outputs 
@N:<a href="@N:BN114:@XP_HELP">BN114</a> : <a href="c:\users\sec29\desktop\i2s_iot\squares.v:97:14:97:22:@N:BN114:@XP_MSG">squares.v(97)</a><!@TM:1489336086> | Removing instance ste2.sq1.mem_0_13 of black_box view:LUCENT.ROM128X1A(PRIM) because there are no references to its outputs 
@N:<a href="@N:BN114:@XP_HELP">BN114</a> : <a href="c:\users\sec29\desktop\i2s_iot\squares.v:102:14:102:22:@N:BN114:@XP_MSG">squares.v(102)</a><!@TM:1489336086> | Removing instance ste2.sq1.mem_0_12 of black_box view:LUCENT.ROM128X1A(PRIM) because there are no references to its outputs 
@N:<a href="@N:BN114:@XP_HELP">BN114</a> : <a href="c:\users\sec29\desktop\i2s_iot\squares.v:107:14:107:22:@N:BN114:@XP_MSG">squares.v(107)</a><!@TM:1489336086> | Removing instance ste2.sq1.mem_0_11 of black_box view:LUCENT.ROM128X1A(PRIM) because there are no references to its outputs 
@N:<a href="@N:BN114:@XP_HELP">BN114</a> : <a href="c:\users\sec29\desktop\i2s_iot\squares.v:112:14:112:22:@N:BN114:@XP_MSG">squares.v(112)</a><!@TM:1489336086> | Removing instance ste2.sq1.mem_0_10 of black_box view:LUCENT.ROM128X1A(PRIM) because there are no references to its outputs 
@N:<a href="@N:BN114:@XP_HELP">BN114</a> : <a href="c:\users\sec29\desktop\i2s_iot\squares.v:117:14:117:21:@N:BN114:@XP_MSG">squares.v(117)</a><!@TM:1489336086> | Removing instance ste2.sq1.mem_0_9 of black_box view:LUCENT.ROM128X1A(PRIM) because there are no references to its outputs 
@N:<a href="@N:BN114:@XP_HELP">BN114</a> : <a href="c:\users\sec29\desktop\i2s_iot\squares.v:122:14:122:21:@N:BN114:@XP_MSG">squares.v(122)</a><!@TM:1489336086> | Removing instance ste2.sq1.mem_0_8 of black_box view:LUCENT.ROM128X1A(PRIM) because there are no references to its outputs 
@N:<a href="@N:BN114:@XP_HELP">BN114</a> : <a href="c:\users\sec29\desktop\i2s_iot\squares.v:127:14:127:21:@N:BN114:@XP_MSG">squares.v(127)</a><!@TM:1489336086> | Removing instance ste2.sq1.mem_0_7 of black_box view:LUCENT.ROM128X1A(PRIM) because there are no references to its outputs 
@N:<a href="@N:BN114:@XP_HELP">BN114</a> : <a href="c:\users\sec29\desktop\i2s_iot\squares.v:132:14:132:21:@N:BN114:@XP_MSG">squares.v(132)</a><!@TM:1489336086> | Removing instance ste2.sq1.mem_0_6 of black_box view:LUCENT.ROM128X1A(PRIM) because there are no references to its outputs 
@N:<a href="@N:BN114:@XP_HELP">BN114</a> : <a href="c:\users\sec29\desktop\i2s_iot\squares.v:137:14:137:21:@N:BN114:@XP_MSG">squares.v(137)</a><!@TM:1489336086> | Removing instance ste2.sq1.mem_0_5 of black_box view:LUCENT.ROM128X1A(PRIM) because there are no references to its outputs 
@N:<a href="@N:BN114:@XP_HELP">BN114</a> : <a href="c:\users\sec29\desktop\i2s_iot\squares.v:142:14:142:21:@N:BN114:@XP_MSG">squares.v(142)</a><!@TM:1489336086> | Removing instance ste2.sq1.mem_0_4 of black_box view:LUCENT.ROM128X1A(PRIM) because there are no references to its outputs 
@N:<a href="@N:BN114:@XP_HELP">BN114</a> : <a href="c:\users\sec29\desktop\i2s_iot\squares.v:147:14:147:21:@N:BN114:@XP_MSG">squares.v(147)</a><!@TM:1489336086> | Removing instance ste2.sq1.mem_0_3 of black_box view:LUCENT.ROM128X1A(PRIM) because there are no references to its outputs 
@N:<a href="@N:BN114:@XP_HELP">BN114</a> : <a href="c:\users\sec29\desktop\i2s_iot\squares.v:152:14:152:21:@N:BN114:@XP_MSG">squares.v(152)</a><!@TM:1489336086> | Removing instance ste2.sq1.mem_0_2 of black_box view:LUCENT.ROM128X1A(PRIM) because there are no references to its outputs 
@N:<a href="@N:BN114:@XP_HELP">BN114</a> : <a href="c:\users\sec29\desktop\i2s_iot\squares.v:157:14:157:21:@N:BN114:@XP_MSG">squares.v(157)</a><!@TM:1489336086> | Removing instance ste2.sq1.mem_0_1 of black_box view:LUCENT.ROM128X1A(PRIM) because there are no references to its outputs 

Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 145MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 145MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 145MB)


Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 145MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 154MB peak: 156MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 145MB peak: 156MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1489336086> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   

Finished restoring hierarchy (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 145MB peak: 156MB)



<a name=clockReport8>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 355 clock pin(s) of sequential element(s)
0 instances converted, 355 sequential instances remain driven by gated/generated clocks

================================================================================================= Gated/Generated Clocks ==================================================================================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:my_pll.PLLInst_0@|E:zcr2.current@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       my_pll.PLLInst_0     EHXPLLJ                191        zcr2.current        Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
<a href="@|S:my_pll.PLLInst_0@|E:div8.clk_track@|F:@syn_sample_clock_path1==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       my_pll.PLLInst_0     EHXPLLJ                164        div8.clk_track      No gated clock conversion method for cell cell:LUCENT.FD1S3DX                                                                 
===========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base C:\Users\SEC29\Desktop\i2s_iot\impl1\i2s_small_impl1.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:03s; Memory used current: 144MB peak: 156MB)

Writing Analyst data base C:\Users\SEC29\Desktop\i2s_iot\impl1\synwork\i2s_small_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:03s; Memory used current: 144MB peak: 156MB)

Writing EDIF Netlist and constraint files
<font color=#A52A2A>@W:<a href="@W:MT558:@XP_HELP">MT558</a> : <!@TM:1489336086> | Unable to locate source for clock clk_div|clk_track_derived_clock. Clock will not be forward annotated</font> 
J-2014.09L
@N:<a href="@N:BW106:@XP_HELP">BW106</a> : <!@TM:1489336086> | Synplicity Constraint File capacitance units using default value of 1pF  

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:04s; Memory used current: 148MB peak: 156MB)


Start final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:04s; Memory used current: 148MB peak: 156MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\users\sec29\desktop\i2s_iot\fifo_submean.v:46:12:46:28:@W:MT246:@XP_MSG">fifo_submean.v(46)</a><!@TM:1489336086> | Blackbox FIFO8KB is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\users\sec29\desktop\i2s_iot\pll1.v:67:12:67:21:@W:MT246:@XP_MSG">pll1.v(67)</a><!@TM:1489336086> | Blackbox EHXPLLJ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1489336086> | Found inferred clock pll1|CLKOS_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:my_pll.CLKOS"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1489336086> | Found inferred clock pll1|CLKOP_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:my_pll.CLKOP"</font> 



<a name=timingReport9>@S |##### START OF TIMING REPORT #####[</a>
# Timing Report written on Sun Mar 12 11:28:06 2017
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1489336086> | Timing report estimates place and route data. Please look at the place and route timing report for final timing. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1489336086> | Clock constraints cover only FF-to-FF paths associated with the clock. 



<a name=performanceSummary10>Performance Summary </a>
*******************


Worst slack in design: 992.518

                                    Requested     Estimated     Requested     Estimated                 Clock                                        Clock              
Starting Clock                      Frequency     Frequency     Period        Period        Slack       Type                                         Group              
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clk_div|clk_track_derived_clock     1.0 MHz       NA            1000.000      NA            NA          derived (from pll1|CLKOS_inferred_clock)     Inferred_clkgroup_1
pll1|CLKOP_inferred_clock           1.0 MHz       133.7 MHz     1000.000      7.482         992.518     inferred                                     Inferred_clkgroup_0
pll1|CLKOS_inferred_clock           1.0 MHz       190.7 MHz     1000.000      5.242         994.758     inferred                                     Inferred_clkgroup_1
System                              1.0 MHz       626.9 MHz     1000.000      1.595         998.405     system                                       system_clkgroup    
========================================================================================================================================================================
@N:<a href="@N:MT582:@XP_HELP">MT582</a> : <!@TM:1489336086> | Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack 





<a name=clockRelationships11>Clock Relationships</a>
*******************

Clocks                                                |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------
Starting                   Ending                     |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------
System                     System                     |  1000.000    998.405  |  No paths    -      |  No paths    -      |  No paths    -    
System                     pll1|CLKOP_inferred_clock  |  1000.000    994.667  |  No paths    -      |  No paths    -      |  No paths    -    
pll1|CLKOP_inferred_clock  System                     |  1000.000    997.217  |  No paths    -      |  No paths    -      |  No paths    -    
pll1|CLKOP_inferred_clock  pll1|CLKOP_inferred_clock  |  1000.000    992.518  |  No paths    -      |  No paths    -      |  No paths    -    
pll1|CLKOS_inferred_clock  System                     |  1000.000    994.623  |  No paths    -      |  No paths    -      |  No paths    -    
pll1|CLKOS_inferred_clock  pll1|CLKOS_inferred_clock  |  1000.000    994.758  |  No paths    -      |  No paths    -      |  No paths    -    
==============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13>Detailed Report for Clock: pll1|CLKOP_inferred_clock</a>
====================================



<a name=startingSlack14>Starting Points with Worst Slack</a>
********************************

                         Starting                                                                   Arrival            
Instance                 Reference                     Type        Pin     Net                      Time        Slack  
                         Clock                                                                                         
-----------------------------------------------------------------------------------------------------------------------
zcr2.window_count[5]     pll1|CLKOP_inferred_clock     FD1S3DX     Q       window_count[5]          1.406       992.518
zcr2.window_count[4]     pll1|CLKOP_inferred_clock     FD1S3DX     Q       window_count[4]          1.397       992.528
zcr2.window_count[3]     pll1|CLKOP_inferred_clock     FD1S3DX     Q       window_count[3]          1.305       992.619
zcr2.window_count[2]     pll1|CLKOP_inferred_clock     FD1S3DX     Q       window_count[2]          1.299       992.625
subMean1.sum_pipe_20     pll1|CLKOP_inferred_clock     FD1S3DX     Q       horizontal_out_cf[0]     1.148       993.279
subMean1.sum_pipe        pll1|CLKOP_inferred_clock     FD1S3DX     Q       sumf[0]                  1.108       993.319
subMean1.sum_pipe_35     pll1|CLKOP_inferred_clock     FD1S3DX     Q       un2f[0]                  1.148       993.422
subMean1.sum_pipe_21     pll1|CLKOP_inferred_clock     FD1S3DX     Q       horizontal_out_cf[1]     1.108       993.462
subMean1.sum_pipe_22     pll1|CLKOP_inferred_clock     FD1S3DX     Q       horizontal_out_cf[2]     1.108       993.462
subMean1.sum_pipe_36     pll1|CLKOP_inferred_clock     FD1S3DX     Q       un2f[1]                  1.108       993.462
=======================================================================================================================


<a name=endingSlack15>Ending Points with Worst Slack</a>
******************************

                           Starting                                                                  Required            
Instance                   Reference                     Type        Pin     Net                     Time         Slack  
                           Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------------
zcr2.zcr_count_temp[0]     pll1|CLKOP_inferred_clock     FD1P3DX     SP      zcr_count_tempe         999.528      992.518
zcr2.zcr_count_temp[1]     pll1|CLKOP_inferred_clock     FD1P3DX     SP      zcr_count_tempe         999.528      992.518
zcr2.zcr_count_temp[2]     pll1|CLKOP_inferred_clock     FD1P3DX     SP      zcr_count_tempe         999.528      992.518
zcr2.zcr_count_temp[3]     pll1|CLKOP_inferred_clock     FD1P3DX     SP      zcr_count_tempe         999.528      992.518
zcr2.zcr_count_temp[4]     pll1|CLKOP_inferred_clock     FD1P3DX     SP      zcr_count_tempe         999.528      992.518
zcr2.zcr_count_temp[5]     pll1|CLKOP_inferred_clock     FD1P3DX     SP      zcr_count_tempe         999.528      992.518
zcr2.zcr_count_temp[5]     pll1|CLKOP_inferred_clock     FD1P3DX     D       zcr_count_temp_s[5]     999.894      992.611
zcr2.zcr_count_temp[3]     pll1|CLKOP_inferred_clock     FD1P3DX     D       zcr_count_temp_s[3]     999.894      992.754
zcr2.zcr_count_temp[4]     pll1|CLKOP_inferred_clock     FD1P3DX     D       zcr_count_temp_s[4]     999.894      992.754
zcr2.zcr_count_temp[1]     pll1|CLKOP_inferred_clock     FD1P3DX     D       zcr_count_temp_s[1]     999.894      992.897
=========================================================================================================================



<a name=worstPaths16>Worst Path Information</a>
<a href="C:\Users\SEC29\Desktop\i2s_iot\impl1\synlog\i2s_small_impl1_fpga_mapper.srr:srsfC:\Users\SEC29\Desktop\i2s_iot\impl1\i2s_small_impl1.srs:fp:41775:43881:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.472
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.528

    - Propagation time:                      7.010
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     992.518

    Number of logic level(s):                5
    Starting point:                          zcr2.window_count[5] / Q
    Ending point:                            zcr2.zcr_count_temp[0] / SP
    The start point is clocked by            pll1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll1|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
zcr2.window_count[5]                                 FD1S3DX      Q        Out     1.406     1.406       -         
window_count[5]                                      Net          -        -       -         -           83        
zcr2.zcr_window\[1\]_1_sqmuxa_i_0_0_o2_0             ORCALUT4     C        In      0.000     1.406       -         
zcr2.zcr_window\[1\]_1_sqmuxa_i_0_0_o2_0             ORCALUT4     Z        Out     1.249     2.655       -         
N_517                                                Net          -        -       -         -           7         
zcr2.zcr_window\[1\]_1_sqmuxa_i_0_0_o2_0_RNIUD5I     ORCALUT4     A        In      0.000     2.655       -         
zcr2.zcr_window\[1\]_1_sqmuxa_i_0_0_o2_0_RNIUD5I     ORCALUT4     Z        Out     1.089     3.744       -         
N_519                                                Net          -        -       -         -           2         
zcr2.zcr_count_temp16_i_0                            ORCALUT4     A        In      0.000     3.744       -         
zcr2.zcr_count_temp16_i_0                            ORCALUT4     Z        Out     1.017     4.761       -         
N_37                                                 Net          -        -       -         -           1         
zcr2.zcr_count_temp16_i_0_RNI7F1L                    ORCALUT4     A        In      0.000     4.761       -         
zcr2.zcr_count_temp16_i_0_RNI7F1L                    ORCALUT4     Z        Out     1.017     5.777       -         
N_672                                                Net          -        -       -         -           1         
zcr2.un72_not_previous_63_i_i_a2_6_RNIJE3J1[0]       ORCALUT4     B        In      0.000     5.777       -         
zcr2.un72_not_previous_63_i_i_a2_6_RNIJE3J1[0]       ORCALUT4     Z        Out     1.233     7.010       -         
zcr_count_tempe                                      Net          -        -       -         -           6         
zcr2.zcr_count_temp[0]                               FD1P3DX      SP       In      0.000     7.010       -         
===================================================================================================================




====================================
<a name=clockReport17>Detailed Report for Clock: pll1|CLKOS_inferred_clock</a>
====================================



<a name=startingSlack18>Starting Points with Worst Slack</a>
********************************

                                                 Starting                                                                         Arrival            
Instance                                         Reference                     Type        Pin     Net                            Time        Slack  
                                                 Clock                                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------
port1.o_ws                                       pll1|CLKOS_inferred_clock     FD1S3DX     Q       o_ws_c                         1.284       994.623
port2.i2s_rx_inst.left_data_ones_compl_i[0]      pll1|CLKOS_inferred_clock     FD1P3DX     Q       left_data_ones_compl_i[0]      1.044       994.758
port2.i2s_rx_inst.right_data_ones_compl_i[0]     pll1|CLKOS_inferred_clock     FD1P3DX     Q       right_data_ones_compl_i[0]     1.044       994.758
port1.i2s_rx_inst.right_data_ones_compl_i[0]     pll1|CLKOS_inferred_clock     FD1P3DX     Q       right_data_ones_compl_i[0]     1.044       994.758
port2.i2s_rx_inst.left_data_twos_compl_i[0]      pll1|CLKOS_inferred_clock     FD1P3DX     Q       o_left_data2[0]                1.044       994.863
port2.i2s_rx_inst.right_data_twos_compl_i[0]     pll1|CLKOS_inferred_clock     FD1P3DX     Q       o_right_data2[0]               1.044       994.863
port1.i2s_rx_inst.right_data_twos_compl_i[0]     pll1|CLKOS_inferred_clock     FD1P3DX     Q       un1_fifo_in1                   1.044       994.863
port2.i2s_rx_inst.left_data_ones_compl_i[1]      pll1|CLKOS_inferred_clock     FD1P3DX     Q       left_data_ones_compl_i[1]      0.972       994.972
port2.i2s_rx_inst.left_data_ones_compl_i[2]      pll1|CLKOS_inferred_clock     FD1P3DX     Q       left_data_ones_compl_i[2]      0.972       994.972
port1.i2s_rx_inst.right_data_ones_compl_i[1]     pll1|CLKOS_inferred_clock     FD1P3DX     Q       right_data_ones_compl_i[1]     0.972       994.972
=====================================================================================================================================================


<a name=endingSlack19>Ending Points with Worst Slack</a>
******************************

                                                  Starting                                                                               Required            
Instance                                          Reference                     Type        Pin      Net                                 Time         Slack  
                                                  Clock                                                                                                      
-------------------------------------------------------------------------------------------------------------------------------------------------------------
vertical_port.fifo_right_1_0                      pll1|CLKOS_inferred_clock     FIFO8KB     DI6      un1_o_left_data2_1_i[15]            1000.000     994.623
port2.i2s_rx_inst.left_data_twos_compl_i[15]      pll1|CLKOS_inferred_clock     FD1P3DX     D        un1_left_data_twos_compl_i[15]      999.894      994.758
port2.i2s_rx_inst.right_data_twos_compl_i[15]     pll1|CLKOS_inferred_clock     FD1P3DX     D        un1_right_data_twos_compl_i[15]     999.894      994.758
port1.i2s_rx_inst.right_data_twos_compl_i[15]     pll1|CLKOS_inferred_clock     FD1P3DX     D        un1_right_data_twos_compl_i[15]     999.894      994.758
vertical_port.fifo_right_1_0                      pll1|CLKOS_inferred_clock     FIFO8KB     DI4      un1_o_left_data2_1_i[13]            1000.000     994.766
vertical_port.fifo_right_1_0                      pll1|CLKOS_inferred_clock     FIFO8KB     DI5      un1_o_left_data2_1_i[14]            1000.000     994.766
horizontal_port.fifo_left_0_0                     pll1|CLKOS_inferred_clock     FIFO8KB     DI15     un1_fifo_in1_i[15]                  1000.000     994.863
port2.i2s_rx_inst.left_data_twos_compl_i[13]      pll1|CLKOS_inferred_clock     FD1P3DX     D        un1_left_data_twos_compl_i[13]      999.894      994.900
port2.i2s_rx_inst.left_data_twos_compl_i[14]      pll1|CLKOS_inferred_clock     FD1P3DX     D        un1_left_data_twos_compl_i[14]      999.894      994.900
port1.i2s_rx_inst.right_data_twos_compl_i[13]     pll1|CLKOS_inferred_clock     FD1P3DX     D        un1_right_data_twos_compl_i[13]     999.894      994.900
=============================================================================================================================================================



<a name=worstPaths20>Worst Path Information</a>
<a href="C:\Users\SEC29\Desktop\i2s_iot\impl1\synlog\i2s_small_impl1_fpga_mapper.srr:srsfC:\Users\SEC29\Desktop\i2s_iot\impl1\i2s_small_impl1.srs:fp:50125:53491:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1000.000

    - Propagation time:                      5.377
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 994.623

    Number of logic level(s):                10
    Starting point:                          port1.o_ws / Q
    Ending point:                            vertical_port.fifo_right_1_0 / DI6
    The start point is clocked by            pll1|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
port1.o_ws                             FD1S3DX     Q        Out     1.284     1.284       -         
o_ws_c                                 Net         -        -       -         -           21        
un1_o_left_data2_1_cry_0_0             CCU2D       A1       In      0.000     1.284       -         
un1_o_left_data2_1_cry_0_0             CCU2D       COUT     Out     1.545     2.828       -         
un1_o_left_data2_1_cry_0               Net         -        -       -         -           1         
un1_o_left_data2_1_cry_1_0             CCU2D       CIN      In      0.000     2.828       -         
un1_o_left_data2_1_cry_1_0             CCU2D       COUT     Out     0.143     2.971       -         
un1_o_left_data2_1_cry_2               Net         -        -       -         -           1         
un1_o_left_data2_1_cry_3_0             CCU2D       CIN      In      0.000     2.971       -         
un1_o_left_data2_1_cry_3_0             CCU2D       COUT     Out     0.143     3.114       -         
un1_o_left_data2_1_cry_4               Net         -        -       -         -           1         
un1_o_left_data2_1_cry_5_0             CCU2D       CIN      In      0.000     3.114       -         
un1_o_left_data2_1_cry_5_0             CCU2D       COUT     Out     0.143     3.257       -         
un1_o_left_data2_1_cry_6               Net         -        -       -         -           1         
un1_o_left_data2_1_cry_7_0             CCU2D       CIN      In      0.000     3.257       -         
un1_o_left_data2_1_cry_7_0             CCU2D       COUT     Out     0.143     3.400       -         
un1_o_left_data2_1_cry_8               Net         -        -       -         -           1         
un1_o_left_data2_1_cry_9_0             CCU2D       CIN      In      0.000     3.400       -         
un1_o_left_data2_1_cry_9_0             CCU2D       COUT     Out     0.143     3.542       -         
un1_o_left_data2_1_cry_10              Net         -        -       -         -           1         
un1_o_left_data2_1_cry_11_0            CCU2D       CIN      In      0.000     3.542       -         
un1_o_left_data2_1_cry_11_0            CCU2D       COUT     Out     0.143     3.685       -         
un1_o_left_data2_1_cry_12              Net         -        -       -         -           1         
un1_o_left_data2_1_cry_13_0            CCU2D       CIN      In      0.000     3.685       -         
un1_o_left_data2_1_cry_13_0            CCU2D       COUT     Out     0.143     3.828       -         
un1_o_left_data2_1_cry_14              Net         -        -       -         -           1         
un1_o_left_data2_1_s_15_0              CCU2D       CIN      In      0.000     3.828       -         
un1_o_left_data2_1_s_15_0              CCU2D       S0       Out     0.981     4.809       -         
un1_o_left_data2_1[15]                 Net         -        -       -         -           1         
vertical_port.fifo_right_1_0_RNO_5     INV         A        In      0.000     4.809       -         
vertical_port.fifo_right_1_0_RNO_5     INV         Z        Out     0.568     5.377       -         
un1_o_left_data2_1_i[15]               Net         -        -       -         -           1         
vertical_port.fifo_right_1_0           FIFO8KB     DI6      In      0.000     5.377       -         
====================================================================================================




====================================
<a name=clockReport21>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack22>Starting Points with Worst Slack</a>
********************************

                                  Starting                                                   Arrival            
Instance                          Reference     Type        Pin      Net                     Time        Slack  
                                  Clock                                                                         
----------------------------------------------------------------------------------------------------------------
my_pll.PLLInst_0                  System        EHXPLLJ     LOCK     lock                    0.000       994.667
horizontal_port.fifo_left_0_0     System        FIFO8KB     DO9      horizontal_out_c[0]     0.000       996.369
horizontal_port.fifo_left_0_0     System        FIFO8KB     DO10     horizontal_out_c[1]     0.000       996.512
horizontal_port.fifo_left_0_0     System        FIFO8KB     DO11     horizontal_out_c[2]     0.000       996.512
horizontal_port.fifo_left_0_0     System        FIFO8KB     DO12     horizontal_out_c[3]     0.000       996.655
horizontal_port.fifo_left_0_0     System        FIFO8KB     DO13     horizontal_out_c[4]     0.000       996.655
horizontal_port.fifo_left_0_0     System        FIFO8KB     DO14     horizontal_out_c[5]     0.000       996.798
horizontal_port.fifo_left_0_0     System        FIFO8KB     DO15     horizontal_out_c[6]     0.000       996.798
horizontal_port.fifo_left_0_0     System        FIFO8KB     DO16     horizontal_out_c[7]     0.000       996.941
horizontal_port.fifo_left_0_0     System        FIFO8KB     DO17     horizontal_out_c[8]     0.000       996.941
================================================================================================================


<a name=endingSlack23>Ending Points with Worst Slack</a>
******************************

                           Starting                                              Required            
Instance                   Reference     Type        Pin     Net                 Time         Slack  
                           Clock                                                                     
-----------------------------------------------------------------------------------------------------
zcr2.zcr_count_temp[0]     System        FD1P3DX     SP      zcr_count_tempe     999.528      994.667
zcr2.zcr_count_temp[1]     System        FD1P3DX     SP      zcr_count_tempe     999.528      994.667
zcr2.zcr_count_temp[2]     System        FD1P3DX     SP      zcr_count_tempe     999.528      994.667
zcr2.zcr_count_temp[3]     System        FD1P3DX     SP      zcr_count_tempe     999.528      994.667
zcr2.zcr_count_temp[4]     System        FD1P3DX     SP      zcr_count_tempe     999.528      994.667
zcr2.zcr_count_temp[5]     System        FD1P3DX     SP      zcr_count_tempe     999.528      994.667
f1.counter[5]              System        FD1P3AX     D       counter_s[5]        999.894      995.250
f1.counter[6]              System        FD1P3AX     D       counter_s[6]        999.894      995.250
f1.counter[3]              System        FD1P3AX     D       counter_s[3]        999.894      995.393
f1.counter[4]              System        FD1P3AX     D       counter_s[4]        999.894      995.393
=====================================================================================================



<a name=worstPaths24>Worst Path Information</a>
<a href="C:\Users\SEC29\Desktop\i2s_iot\impl1\synlog\i2s_small_impl1_fpga_mapper.srr:srsfC:\Users\SEC29\Desktop\i2s_iot\impl1\i2s_small_impl1.srs:fp:58346:60071:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.472
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.528

    - Propagation time:                      4.862
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 994.667

    Number of logic level(s):                4
    Starting point:                          my_pll.PLLInst_0 / LOCK
    Ending point:                            zcr2.zcr_count_temp[0] / SP
    The start point is clocked by            System [rising]
    The end   point is clocked by            pll1|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
my_pll.PLLInst_0                                   EHXPLLJ      LOCK     Out     0.000     0.000       -         
lock                                               Net          -        -       -         -           8         
zcr2.un2_i_sys_rst_i_i_o2_1                        ORCALUT4     C        In      0.000     0.000       -         
zcr2.un2_i_sys_rst_i_i_o2_1                        ORCALUT4     Z        Out     1.595     1.595       -         
un2_i_sys_rst_i_i_o2_1                             Net          -        -       -         -           173       
zcr2.zcr_count_temp16_i_0                          ORCALUT4     B        In      0.000     1.595       -         
zcr2.zcr_count_temp16_i_0                          ORCALUT4     Z        Out     1.017     2.612       -         
N_37                                               Net          -        -       -         -           1         
zcr2.zcr_count_temp16_i_0_RNI7F1L                  ORCALUT4     A        In      0.000     2.612       -         
zcr2.zcr_count_temp16_i_0_RNI7F1L                  ORCALUT4     Z        Out     1.017     3.629       -         
N_672                                              Net          -        -       -         -           1         
zcr2.un72_not_previous_63_i_i_a2_6_RNIJE3J1[0]     ORCALUT4     B        In      0.000     3.629       -         
zcr2.un72_not_previous_63_i_i_a2_6_RNIJE3J1[0]     ORCALUT4     Z        Out     1.233     4.862       -         
zcr_count_tempe                                    Net          -        -       -         -           6         
zcr2.zcr_count_temp[0]                             FD1P3DX      SP       In      0.000     4.862       -         
=================================================================================================================



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:04s; Memory used current: 148MB peak: 156MB)

---------------------------------------
<a name=resourceUsage25>Resource Usage Report</a>
Part: lcmxo3l_6900c-5

Register bits: 355 of 54912 (1%)
PIC Latch:       0
I/O cells:       65
Block Rams : 4 of 240 (1%)


Details:
CCU2D:          77
EHXPLLJ:        1
FD1P3AX:        11
FD1P3DX:        228
FD1S3AX:        1
FD1S3DX:        88
FIFO8KB:        4
GSR:            1
IB:             3
IFS1P3DX:       2
INV:            85
L6MUX21:        3
OB:             62
OFS1P3DX:       25
ORCALUT4:       248
OSCH:           1
PFUMX:          15
PUR:            1
ROM128X1A:      1
VHI:            14
VLO:            14
false:          2
true:           2
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:04s; Memory used current: 56MB peak: 156MB)

Process took 0h:00m:06s realtime, 0h:00m:04s cputime
# Sun Mar 12 11:28:06 2017

###########################################################]

</pre></samp></body></html>
