library verilog;
use verilog.vl_types.all;
entity II is
    port(
        a               : in     vl_logic_vector(3 downto 0);
        b               : in     vl_logic_vector(25 downto 0);
        \out\           : out    vl_logic_vector(31 downto 0);
        rst             : in     vl_logic
    );
end II;
