[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of STM32L011G4U6 production of ST MICROELECTRONICS from the text:This is information on a product in full production. September 2017 DocID027973 Rev 5 1/119STM32L011x3 STM32L011x4\nAccess line ultra-low-power 32-bit MCU Arm®-based\nCortex®-M0+, up to 16KB Flash, 2KB SRAM, 512B EEPROM, ADC\nDatasheet - production data\nFeatures\n•Ultra-low-power platform\n– 1.65 V to 3.6 V power supply\n–-40 to 125 °C temperature range\n– 0.23 µA Standby mode (2 wakeup pins)– 0.29 µA Stop mode (16 wakeup lines)– 0.54 µA Stop mode + RTC + 2 KB RAM \nretention\n– Down to 76 µA/MHz in Run mode – 5 µs wakeup time (from Flash memory)– 41 µA 12-bit ADC conversion at 10 ksps\n•Core: Arm® 32-bit Cortex®-M0+\n– From 32 kHz to 32 MHz max.\n– 0.95 DMIPS/MHz\n• Reset and supply management\n– Ultra-safe, low-power BOR (brownout reset) \nwith 5 selectable thresholds\n– Ultralow power POR/PDR– Programmable voltage detector (PVD)\n•Clock sources\n– 0 to 32 MHz external clock\n– 32 kHz oscillator for RTC with calibration– High speed internal 16 MHz factory-trimmed RC \n(+/- 1%)\n– Internal low-power 37 kHz RC– Internal multispeed low-power 65 kHz to \n4.2 MHz RC\n– PLL for CPU clock\n•Pre-programmed bootloader\n– USART, SPI supported\n•Development support– Serial wire debug supported\n•Up to 28 fast I/Os (23 I/Os 5V tolerant)\n•Memories  \n–Up to 16 KB Flash memory with ECC\n– 2 KB RAM– 512 B of data EEPROM with ECC– 20-byte backup register– Sector protection against R/W operation–\n•Rich Analog peripherals\n– 12-bit ADC 1.14 Msps up to 10 channels (down \nto 1.65 V)\n– 2x ultra-low-power comparators (window mode \nand wake up capability, down to 1.65 V)\n•5-channel DMA controller, supporting ADC, SPI, \nI2C, USART, Timers\n•4x peripherals communication interface\n•1x USART (ISO 7816, IrDA), 1x UART (low power)\n•1x SPI 16 Mbits/s\n•1x I2C (SMBus/PMBus)\n•7x timers: 1x 16-bit with up to 4 channels, 1x 16-bit with up to 2 channels, 1x 16-bit ultra-low-power \ntimer, 1x SysTick, 1x RTC and 2x watchdogs \n(independent/window)\n•CRC calculation unit, 96-bit unique ID\n•All packages are ECOPACK®2 \n         \n         Table 1. Device summary\nReference Part number\nSTM32L011x3STM32L011G3, STM32L011K3, \nSTM32L011E3, STM32L011F3, STM32L011D3\nSTM32L011x4STM32L011G4, STM32L011K4, \nSTM32L011E4, STM32L011F4, STM32L011D4UFQFPN20 3x3 mm\nUFQFPN28 4x4 mmUFQFPN32 5x5 mmLQFP32\n7x7 mmWLCSP25\n2.133x2.070 mmTSSOP14/20\n169 mils\nwww.st.com\nContents STM32L011x3/4\n2/119 DocID027973 Rev 5Contents\n1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9\n2 Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10\n2.1 Device overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .11\n2.2 Ultra-low-power device continuum . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13\n3 Functional overview  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14\n3.1 Low-power modes  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14\n3.2 Interconnect matrix . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 183.3 Arm® Cortex®-M0+ core  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19\n3.4 Reset and supply management  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20\n3.4.1 Power supply schemes  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20\n3.4.2 Power supply supervisor  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20\n3.4.3 Voltage regulator  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 213.4.4 Boot modes  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21\n3.5 Clock management  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22\n3.6 Low-power real-time clock and backup registers . . . . . . . . . . . . . . . . . . . 243.7 General-purpose inputs/outputs (GPIOs) . . . . . . . . . . . . . . . . . . . . . . . . . 24\n3.8 Memories  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25\n3.9 Direct memory access (DMA)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 253.10 Analog-to-digital converter (ADC)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 263.11 Temperature sensor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26\n3.11.1 Internal voltage reference (VREFINT )  . . . . . . . . . . . . . . . . . . . . . . . . . . . 26\n3.12 Ultra-low-power comparators and reference voltage . . . . . . . . . . . . . . . . 27\n3.13 System configuration controller  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27\n3.14 Timers and watchdogs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27\n3.14.1 General-purpose timers (TIM2, TIM21) . . . . . . . . . . . . . . . . . . . . . . . . . 28\n3.14.2 Low-power Timer (LPTIM) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28\n3.14.3 SysTick timer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28\n3.14.4 Independent watchdog (IWDG) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29\n3.14.5 Window watchdog (WWDG)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29\n3.15 Communication interfaces  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29\nDocID027973 Rev 5 3/119STM32L011x3/4 Contents\n43.15.1 I2C bus  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29\n3.15.2 Universal synchronous/asynchronous receiver transmitter (USART)  . . 30\n3.15.3 Low-power universal asynchronous receiver transmitter (LPUART) . . . 31\n3.15.4 Serial peripheral interface (SPI) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31\n3.16 Cyclic redundancy check (CRC) calculation unit  . . . . . . . . . . . . . . . . . . . 31\n3.17 Serial wire debug port (SW-DP) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32\n4 Pin descriptions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33\n5 Memory mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43\n6 Electrical characteristi cs  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44\n6.1 Parameter conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44\n6.1.1 Minimum and maximum values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44\n6.1.2 Typical values  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44\n6.1.3 Typical curves  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 446.1.4 Loading capacitor  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44\n6.1.5 Pin input voltage  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44\n6.1.6 Power supply scheme  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 456.1.7 Current consumption measurement  . . . . . . . . . . . . . . . . . . . . . . . . . . . 45\n6.2 Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46\n6.3 Operating conditions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48\n6.3.1 General operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48\n6.3.2 Embedded reset and power control bloc k characteristics . . . . . . . . . . . 49\n6.3.3 Embedded internal reference voltage  . . . . . . . . . . . . . . . . . . . . . . . . . . 51\n6.3.4 Supply current characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 526.3.5 Wakeup time from low-power mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . 62\n6.3.6 External clock source characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . 64\n6.3.7 Internal clock source charac teristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . 67\n6.3.8 PLL characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69\n6.3.9 Memory characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70\n6.3.10 EMC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 726.3.11 Electrical sensitivity characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73\n6.3.12 I/O current injection characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74\n6.3.13 I/O port characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75\n6.3.14 NRST pin characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79\n6.3.15 12-bit ADC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80\nContents STM32L011x3/4\n4/119 DocID027973 Rev 56.3.16 Temperature sensor characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84\n6.3.17 Comparators  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 856.3.18 Timer characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86\n6.3.19 Communications interfaces . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87\n7 Package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94\n7.1 LQFP32 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94\n7.2 UFQFPN32 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 977.3 WLCSP25 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100\n7.4 UFQFPN28 4 x 4 mm package information . . . . . . . . . . . . . . . . . . . . . . 103\n7.5 UFQFPN20 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1067.6 TSSOP20 package information  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 109\n7.7 TSSOP14 package information  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .112\n7.8 Thermal characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .113\n7.8.1 Reference document . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 114\n8 Ordering information  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 115\n9 Revision history  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 116\nDocID027973 Rev 5 5/119STM32L011x3/4 List of tables\n6List of tables\nTable 1. Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 1\nTable 2. Ultra-low-power STM32L011x3/x4 device features  and peripheral counts. . . . . . . . . . . . . 11\nTable 3. Functionalities depending on the operating power supply range . . . . . . . . . . . . . . . . . . . . 16\nTable 4. CPU frequency range depending on dynamic voltag e scaling . . . . . . . . . . . . . . . . . . . . . . 16\nTable 5. Functionalities depending on the working mode\n(from Run/active down to standby)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17\nTable 6. STM32L011x3/4 peripherals interconnect matrix . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19\nTable 7. Timer feature comparison. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 27\nTable 8. Comparison of I2C analog and digital filters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29Table 9. STM32L011x3/4 I\n2C implementation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30\nTable 10. USART implementation  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 30\nTable 11. SPI implementation. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31\nTable 12. Legend/abbreviations used in the pinout table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36\nTable 13. Pin definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . 37\nTable 14. Alternate functions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41\nTable 15. Voltage characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46\nTable 16. Current characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47\nTable 17. Thermal characteristics.  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 47\nTable 18. General operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 48\nTable 19. Embedded reset and power control block characterist ics. . . . . . . . . . . . . . . . . . . . . . . . . . 49\nTable 20. Embedded internal reference voltage calibration valu es  . . . . . . . . . . . . . . . . . . . . . . . . . . 51\nTable 21. Embedded internal reference voltage. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 1\nTable 22. Current consumption in Run mode, code with data processing running from Flash. . . . . . 53\nTable 23. Current consumption in Run mode vs code type, \ncode with data processing running from Flash . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53\nTable 24. Current consumption in Run mode, code wit h data processing running from RAM . . . . . . 55\nTable 25. Current consumption in Run mode vs code type, \ncode with data processing running from  RAM  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55\nTable 26. Current consumption in Sleep mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56Table 27. Current consumption in Low-power Run mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57Table 28. Current consumption in Low-power Sleep mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58Table 29. Typical and maximum current consumptions in St op mode . . . . . . . . . . . . . . . . . . . . . . . . 59\nTable 30. Typical and maximum current consumptions in Standby mode . . . . . . . . . . . . . . . . . . . . . 60\nTable 31. Average current consumption during wakeup  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60\nTable 32. Peripheral current consumption in run or Sleep mo de . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61\nTable 33. Peripheral current consumption in Stop and Stan dby mode  . . . . . . . . . . . . . . . . . . . . . . . 62\nTable 34. Low-power mode wakeup timings  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62Table 35. High-speed external user clock characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64\nTable 36. Low-speed external user clock characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65\nTable 37. LSE oscillator characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 66\nTable 38. 16 MHz HSI16 oscillator characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67\nTable 39. LSI oscillator characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68\nTable 40. MSI oscillator ch aracteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 68\nTable 41. PLL characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 69\nTable 42. RAM and hardware registers  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 70\nTable 43. Flash memory and dat a EEPROM characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71\nTable 44. Flash memory and data EEPROM endurance and retention . . . . . . . . . . . . . . . . . . . . . . . 71\nTable 45. EMS characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72\nList of tables STM32L011x3/4\n6/119 DocID027973 Rev 5Table 46. EMI characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 73\nTable 47. ESD absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73\nTable 48. Electrical sensitivities . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . 74\nTable 49. I/O current injection susceptibility . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74\nTable 50. I/O static characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 75\nTable 51. Output voltage characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 77\nTable 52. I/O AC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78\nTable 53. NRST pin characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 79\nTable 54. ADC characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80\nTable 55. RAIN max for fADC = 16 MHz. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82\nTable 56. ADC accuracy. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82\nTable 57. Temperature sensor calibration values. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 4\nTable 58. Temperature sensor characteristic s . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84\nTable 59. Comparator 1 characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 85\nTable 60. Comparator 2 characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 85\nTable 61. TIMx characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 86\nTable 62. I2C analog filter characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 87\nTable 63. I2C frequency in all I2C modes. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88\nTable 64. SPI characteristics in voltage Range 1  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 89\nTable 65. SPI characteristics in voltage Range 2  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90\nTable 66. SPI characteristics in voltage Range 3  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91\nTable 67. LQFP32 - 32-pin, 7 x 7 mm, 32-pin low-profile quad flat package \nmechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 95\nTable 68. UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat \npackage mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98\nTable 69. WLCSP25 - 25-ball, 2.133 x 2.070 mm, 0.4 mm pitch wafer level chip scale\npackage mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100\nTable 70. WLCSP25 recommended PCB design rules (0.4 mm pi tch)  . . . . . . . . . . . . . . . . . . . . . . 101\nTable 71. UFQFPN28 - 28-lead, 4x4 mm, 0.5 mm pitch, ultra thin fine pitch quad flat \npackage mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 103\nTable 72. UFQFPN20 - 20-lead, 3x3 mm, 0.5 mm pitch, ultra thin fine pitch quad flat \npackage mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 106\nTable 73. TSSOP20 – 20-lead thin shrink sm all outline, 6.5 x 4.4 mm, 0.65 mm pitch, \npackage mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 109\nTable 74. TSSOP14 – 14-lead thin shrink sm all outline, 5 x 4.4 mm, 0.65 mm pitch, \npackage mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 112\nTable 75. Thermal characteristics.  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 114\nTable 76. STM32L011x3/4 ordering information scheme. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 115\nTable 77. Document revision history  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 116\nDocID027973 Rev 5 7/119STM32L011x3/4 List of figures\n8List of figures\nFigure 1. STM32L011x3/4 block diagram  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12\nFigure 2. Clock tree   . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . 23\nFigure 3. STM32L011x3/4 LQFP32 pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33\nFigure 4. STM32L011x3/4 UFQFPN32 pinout  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33\nFigure 5. STM32L011x3/4 WLCSP25 pinout  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34Figure 6. STM32L011x3/4 UFQFPN28 pinout  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34\nFigure 7. STM32L011x3/4 UFQFPN20 pinout  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35\nFigure 8. STM32L011x3/4 TSSOP20 pinout  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35\nFigure 9. STM32L011x3/4 TSSOP14 pinout  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36\nFigure 10. Pin loading conditions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 44\nFigure 11. Pin input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44\nFigure 12. Power supply scheme. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45\nFigure 13. Current consumption measurement scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45\nFigure 14. IDD vs VDD, at TA= 25 °C, Run mode, code running from \nFlash memory, Range 2, 16 MHz HSE, 1WS. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54\nFigure 15. IDD vs VDD, at TA= 25 °C, Run mode, code running from \nFlash memory, Range 2, HSI16, 1WS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54\nFigure 16. IDD vs VDD, at TA= -40/25/ 55/ 85/105/125 °C, Low-power run mode, \ncode running from RAM, Range 3, MSI (Range 0) at 64 KHz, 0 WS . . . . . . . . . . . . . . . . . 58\nFigure 17. IDD vs VDD, at TA= -40/25/55/  85/105/125 °C, Stop mode with RTC enabled \nand running on LSE Low drive . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59\nFigure 18. IDD vs VDD, at TA= -40/25/55/85 /105/125 °C, Stop mode with RTC disabled, \nall clocks OFF . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 59\nFigure 19. High-speed external clock source AC timing diagra m  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64\nFigure 20. Low-speed external clock source AC timing diagram.  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65\nFigure 21. Typical application with a 32.768 kHz crystal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66\nFigure 22. HSI16 minimum and maximum value versus temperat ure . . . . . . . . . . . . . . . . . . . . . . . . . 67\nFigure 23. VIH/VIL versus VDD (CMOS I/Os) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 6\nFigure 24. VIH/VIL versus VDD (TTL I/Os) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 76\nFigure 25. I/O AC characteristics definition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 79\nFigure 26. Recommended NRST pin protection  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80\nFigure 27. ADC accuracy characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 83\nFigure 28. Typical connection diagram using the ADC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84Figure 29. SPI timing diagram - slave mode and CPHA = 0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92Figure 30. SPI timing diagram - slave mode and CPHA = 1\n(1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92\nFigure 31. SPI timing diagram - master mode(1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 93\nFigure 32. LQFP32 - 32-pin, 7 x 7 mm, 32-pin low-profile quad flat package outline  . . . . . . . . . . . . . 94Figure 33. LQFP32 recommended footprint  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95\nFigure 34. Example of LQFP32 marking (package top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96\nFigure 35. UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat \npackage outline. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 97\nFigure 36. UFQFPN32 recommended footprint . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98Figure 37. Example of UFQFPN32 marking (package top view) .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 99\nFigure 38. WLCSP25 - 25-ball, 2.133 x 2.070 mm, 0.4 mm pitch wafer level chip scale \npackage outline. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100\nFigure 39. WLCSP25 - 25-ball, 2.133 x 2.070 mm, 0.4 mm pitch wafer level chip scale\npackage recommended footprint  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 101\nFigure 40. Example of WLCSP25 marking (package top view) .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 102\nList of figures STM32L011x3/4\n8/119 DocID027973 Rev 5Figure 41. UFQFPN28 - 28-lead, 4x4 mm, 0.5 m m pitch, ultra thin fine pitch quad flat \npackage outline. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 103\nFigure 42. UFQFPN28 recommended footprint . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 104Figure 43. Example of UFQFPN28 marking (package top view)  . . . . . . . . . . . . . . . . . . . . . . . . . . . 105\nFigure 44. UFQFPN20 - 20-lead, 3x3 mm, 0.5 m m pitch, ultra thin fine pitch quad flat \npackage outline. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 106\nFigure 45. UFQFPN20 - 20-lead, 3x3 mm, 0.5 m m pitch, ultra thin fine pitch quad flat \npackage recommended footprint  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 107\nFigure 46. Example of UFQFPN20 marking (package top view)  . . . . . . . . . . . . . . . . . . . . . . . . . . . 108\nFigure 47. TSSOP20 – 20-lead thin shrink sm all outline, 6.5 x 4.4 mm, 0.65 mm pitch, \npackage outline. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 109\nFigure 48. TSSOP20 – 20-lead thin shrink sm all outline, 6.5 x 4.4 mm, 0.65 mm pitch, \npackage footprint  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  110\nFigure 49. Example of TSSOP20 marking (package top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 111\nFigure 50. TSSOP14 – 14-lead thin shrink sm all outline, 5.0 x 4.4 mm, 0.65 mm pitch, \npackage outline. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 112\nFigure 51. Example of TSSOP14 marking (package top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 113\nFigure 52. Thermal resistance  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 114\nDocID027973 Rev 5 9/119STM32L011x3/4 Introduction\n321 Introduction\nThe ultra-low-power STM32L011x3/4 family includes devices in 7 different package types \nfrom 14 to 32 pins. The description below gives an overview of the complete range of \nperipherals proposed in this family.\nThese features make the ultra-low-power STM32L011x3/4 microcontrollers suitable for a \nwide range of applications:\n• Gas/water meters and industrial sensors\n• Healthcare and fitness equipment\n• Remote control and user interface\n• PC peripherals, gaming, GPS equipment\n• Alarm system, wired and wireless sensors, video intercom\nThis STM32L011x3/4 datasheet should be read in conjunction with the STM32L0x1 \nreference manual (RM0377).\nFor information on the Arm® Cortex®-M0+ core please refer to the Cortex®-M0+ Technical \nReference Manual, available from the www.arm.com website.\nFigure 1  shows the general block diagram of the device family.\nDescription STM32L011x3/4\n10/119 DocID027973 Rev 52 Description\nThe access line ultra-low-power STM32L011x3/4 family incorporates the high-performance \nArm® Cortex®-M0+ 32-bit RISC core operating at a 32 MHz frequency, high-speed \nembedded memories (up to 16Kbytes of Flash program memory, 512bytes of data \nEEPROM and 2 Kbytes of RAM) plus an extensiv e range of enh anced I/Os an d peripherals.\nThe STM32L011x3/4 devices provide high power efficiency for a wide range of \nperformance. It is achieved with a large choice of internal and external clock sources, an \ninternal voltage adaptation and several low-power modes.\nThe STM32L011x3/4 devices offer several analog features, one 12-bit ADC with hardware \noversampling, two ultra-low-power comparators, several timers, one low-power timer (LPTIM), three general-purpose 16-bit timers, one RTC and one SysTick which can be used as timebases. They also feature two watchdogs, one watchdog with independent clock and window capability and one window watchdog based on bus clock.\nMoreover, the STM32L011x3/4 devices embed standard and advanced communication \ninterfaces: one I2C, one SPI, one USART, and a low-power UART (LPUART).\nThe STM32L011x3/4 also include a real-time clo ck and a set of backup registers that remain \npowered in Standby mode.\nThe ultra-low-power STM32L011x3/4 devices operate from a 1.8 to 3.6 V power supply \n(down to 1.65 V at power down) with BOR and from a 1.65 to 3.6 V power supply without \nBOR option. They are available in the -40 to  +125 °C temperature range. A comprehensive \nset of power-saving  modes allows the design of  low-power applications.\n \nDocID027973 Rev 5 11/119STM32L011x3/4 Description\n322.1 Device overview\n         \n         Table 2. Ultra-low-power STM32L011x3/x4 device features and peripheral counts\nPeripheralSTM32 \nL011D3STM32 \nL011F3STM32 \nL011E3STM32 \nL011G3STM32\nL011K3STM32 \nL011D4STM32 \nL011F4STM32 \nL011E4STM32 \nL011G4STM32\nL011K4\nFlash (Kbytes) 81 6\nData EEPROM (bytes) 512\nRAM (Kbytes) 2\nTimersGeneral-\npurpose2\nLPTIM 1\nRTC/SYSTICK/IWDG/\nWWDG1/1/1/1\nCommuni-\ncation \ninterfacesSPI 1\nI2C 1\nUSART 1\nLPUART 1\nGPIOs 11 16 21 24 26/28(1)11 16 21 24 26/28(1)\nClocks: \nHSE(2)/LSE/HSI/MSI/LSI1/1/1/1/1\n12b synchronized ADC\nNumber of channels1\n41\n7/9(3)1\n101\n41\n7/9(3)1\n10\nComparators 2\nMax. CPU frequency 32 MHz\nOperating voltage1.8 V to 3.6 V (down to 1.65 V at power-down) with BOR option\n1.65 V to 3.6 V without BOR option\nOperating \ntemperaturesAmbient temperature: –40 to +125 °C\nJunction temperature: –40 to +130 °C\nPackagesTSSOP\n14TSSOP/\nUFQFPN\n20WLCSP\n25UFQFPN\n28LQFP/ \nUFQFPN\n32TSSOP\n14TSSOP/\nUFQFPN\n20WLCSP\n25UFQFPN\n28LQFP/, \nUFQFPN\n32\n1. The devices feature 26 and 28 GPIOs on LQFP32 and UFQFPN32, respectively.\n2. HSE available only as exter nal clock input (HSE bypass). \n3. The devices feature 7 and 9 ADC channels on UFQFPN20 and TSSOP20, respectively. \nDescription STM32L011x3/4\n12/119 DocID027973 Rev 5         Figure 1. STM32L011x3/4 block diagram\n         \n&257(;\x030\x13\x0e\x03&38\n)PD[\x1d\x16\x150+]6:\'\n19,&\n*3,2\x033257\x03$\n*3,2\x033257\x03%\n*3,2\x033257\x03&7HPS\x03\nVHQVRU\n5(6(7\x03\t\x03&/.)/$6+\n((3520\n%227\n5$0\n\'0$\x14$+%\x1d\x03)PD[\x03\x16\x150+]&5&%5,\'*($3%\x15\'%*\n(;7,$\'&\x14\n63,\x14\n7,0\x15\x14\n&203\x14\n/6(%5,\'*(\n$3%\x14,\x15&\x14\n86$57\x15\n/38$57\x14\n7,0\x15,:\'*\n57&::\'*/37,0\x14\n%&.3\x035(*+6( +6,\x03\x14\x190\n3//\n06,/6,\n308\n5(*8/$725 9\'\'9\'\'$95()B287\n156739\'B,126&\x16\x15B,1\x0f\n26&\x16\x15B287&.B,1\n:.83[3$>\x13\x1d\x14\x18@\n3&>\x14\x17\x1d\x14\x18@3%>\x13\x1d\x14\x18@$,1[\n0,62\x0f\x03026,\x0f\x03\n6&.\x0f\x03166\n\x15FK\n,13\x0f\x03,10\x0f\x03287\n,1\x14\x0f\x03,1\x15\x0f\x03\n(75\x0f\x03287\n6&/\x0f\x036\'$\x0f\x03\n60%$\n5;\x0f\x037;\x0f\x03576\x0f\n&76\x0f\x03&.\n5;\x0f\x037;\x0f\x03576\x0f\x03\n&76\n\x17FK6:\'\n06Y\x16\x1a\x1b\x19\x1b9\x14&203\x15 ,13\x0f\x03,10\x0f\x03287\nDocID027973 Rev 5 13/119STM32L011x3/4 Description\n322.2 Ultra-low-power device continuum\nThe ultra-low-power family offers a large choice  of core and features, from 8-bit proprietary \ncore up to Arm® Cortex®-M4, including Arm® Cortex®-M3 and Arm® Cortex®-M0+. The \nSTM32Lx series are the best choice to answer your needs in terms of ultra-low-power features. The STM32 Ultra-low-power series are the best solution for applications such as gas/water meter, keyboard/mouse or fitness and healthcare application. Several built-in features like LCD drivers, dual-bank memory, low-power Run mode, o perational amplifiers, \n128-bit AES, DAC, crystal-less USB and many other definitely help you building a highly \ncost optimized application by reducing BOM cost. STMicroelectronics, as a reliable and \nlong-term manufacturer, ensures as much as possible pin-to -pin compatibility between all \nSTM8Lx and STM32Lx on one hand, and between all STM32Lx and STM32Fx on the other hand. Thanks to this un precedented scalability, your legacy applicat ion can be upgraded to \nrespond to the latest market feature and efficiency requirements.\nFunctional overview STM32L011x3/4\n14/119 DocID027973 Rev 53 Functional overview\n3.1 Low-power modes\nThe ultra-low-power STM32L011x3/4 supports  dynamic voltage scaling to optimize its \npower consumption in Run mode. The voltage from the internal low-drop regulator that supplies the logic can be adjusted according to the system’s maximum operating frequency \nand the external voltage supply. \nThere are three power consumption ranges: \n• Range 1 (V\nDD range limited to 1.71-3.6 V), with the CPU running at up to 32 MHz\n• Range 2 (full VDD range), with a maximum CPU frequency of 16 MHz\n• Range 3 (full VDD range), with a maximum CPU frequency limited to 4.2 MHz\nSeven low-power modes are provided to achieve the best compromise between low-power \nconsumption, short startup time and available wakeup sources:\n• Sleep  mode\nIn Sleep mode, only the CPU is stopped. All peripherals continue to operate and can \nwake up the CPU when an interrupt/event occurs. Sleep mode power consumption at 16 MHz is about 1 mA with all peripherals off.\n• Low-power run mode\nThis mode is achieved with t he multispeed in ternal (MSI) RC oscilla tor set to the low-\nspeed clock (max 131 kHz), execution from  SRAM or Flash memory, and internal \nregulator in low-power mode to minimize the regulator\'s operating current. In Low-power run mode, the clock frequency and the number of enabled peripherals are both limited.\n• Low-power sleep  mode\nThis mode is achieved by entering Sleep mode with the internal voltage regulator in \nlow-power mode to minimize the regulator’s operating current. In Low-power sleep mode, both the clock frequency and the number of enabled peripherals are limited; a typical example would be to have a timer running at 32 kHz.\nWhen wakeup is triggered by an event or an interrupt, the system reverts to the Run \nmode with the regulator on.\n• Stop  mode with RTC\nThe Stop mode achieves the lowest powe r consumption while retaining the RAM and \nregister contents and real time clock. All clocks in the V\nCORE domain are stopped, the \nPLL, MSI RC, HSE and HSI RC oscillators are disabled. The LSE or LSI is still running. \nThe voltage regulator is in the low-power mode.\nSome peripherals featuring wakeup capability can enable the HSI RC during Stop \nmode to detect their wakeup condition.\nThe device can be woken up from Stop mode by any of the EXTI line, in 3.5 µs, the \nprocessor can serve the interrupt or resume the code. The EXTI line source can be any GPIO. It can be the PVD output, the comp arator 1 event or comparator 2 event \nDocID027973 Rev 5 15/119STM32L011x3/4 Functional overview\n32(if internal reference voltage is on), it c an be the RTC alarm/tamper/timestamp/wakeup \nevents, the USART/I2C/LPUART/LPTIM wakeup events.\n• Stop mode without RTC\nThe Stop mode achieves the lowest powe r consumption while retaining the RAM and \nregister contents. All clocks are stopped,  the PLL, MSI RC, HSI and LSI RC, HSE and \nLSE crystal oscillator are disabled. \nSome peripherals featuring wakeup capability can enable the HSI RC during Stop \nmode to detect their wakeup condition.\nThe voltage regulator is in the low-power mode. The device can be woken up from Stop \nmode by any of the EXTI line, in 3.5 µs, the processor can serve the interrupt or \nresume the code. The EXTI line source can be any GPIO. It can be the PVD output, the comparator 1 event or comparator 2 event (if internal reference voltage is on). It can \nalso be wakened by the USART/I2C/LPUART/LPTIM wakeup events.\n• Standby mode with RTC\nThe Standby mode is used to achieve the lowest power consumption and real time \nclock. The internal voltage regulator is switched off so that the entire V\nCORE  domain is \npowered off. The PLL, MSI RC, HSE bypass and HSI RC oscillators are also switched \noff. The LSE or LSI is still running. After entering Standby mode, the RAM and register \ncontents are lost except fo r registers in the Standby circuitry (wakeup logic, IWDG, \nRTC, LSI, LSE Crystal 32 KHz os cillator, RCC_CSR register).\nThe device exits Standby mode in 60 µs when an external reset (NRST pin), an IWDG \nreset, a rising edge on one of the three WKUP pins, RTC alarm (Alarm A or Alarm B), RTC tamper event, RTC timestamp event or RTC Wakeup event occurs.\n• Standby mode without RTC\nThe Standby mode is used to achieve the lowest power consumption. The internal \nvoltage regulator is switched off so that the entire V\nCORE  domain is powered off. The \nPLL, MSI RC, HSI and LSI RC, HSE and LSE cr ystal oscillator are also switched off. \nAfter entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32 KHz \noscillator, RCC_CSR register).\nThe device exits Standby mode in 60 µs when an external reset (NRST pin) or a rising \nedge on one of the three WKUP pin occurs.\nNote: The RTC, the IWDG, and the corresponding clock sources are not stopped automatically by \nentering Stop or Standby mode.\nFunctional overview STM32L011x3/4\n16/119 DocID027973 Rev 5         Table 3. Functionalities depending on  the operating power supply range\nOperating power supply rangeFunctionalities depending on the operating power \nsupply range\nADC operationDynamic voltage scaling \nrange\nVDD = 1.65 to 1.71 VADC only, conversion time \nup to 570 kspsRange 2 or \nrange 3\nVDD = 1.71 to 1.8 V(1)\n1. CPU frequency changes from initial to final must respect the condition: fCPU initial  <4fCPU initial . It must also \nrespect 5 μs delay between two changes. For example to switch  from 4.2 MHz to 32 MHz, you can switch \nfrom 4.2 MHz to 16 MHz, wait 5 μs, then switch from 16 MHz to 32 MHz.ADC only, conversion time \nup to 1.14 MspsRange 1, range 2 or range 3\nVDD = 1.8 to 2.0 V(1) Conversion time up to 1.14 \nMspsRange1, range 2 or range 3\nVDD = 2.0 to 2.4 VConversion time up to 1.14 \nMspsRange 1, range 2 or range 3\nVDD = 2.4 to 3.6 VConversion time up to 1.14 \nMspsRange 1, range 2 or range 3\nTable 4. CPU frequency range de pending on dynamic voltage scaling\n CPU frequency range Dynamic voltage scaling range\n16 MHz to 32 MHz (1ws)\n32 kHz to 16 MHz (0ws)Range 1\n8 MHz to 16 MHz (1ws)\n32 kHz to 8 MHz (0ws)Range 2\n32 kHz to 4.2 MHz (0ws) Range 3\nDocID027973 Rev 5 17/119STM32L011x3/4 Functional overview\n32         Table 5. Functionalities depending on the working mode\n(from Run/active down to standby)(1)(2)\nIPs Run/Active SleepLow-\npower \nrunLow-\npower \nsleepStop Standby\nWakeup \ncapabilityWakeup \ncapability\nCPU Y - Y - - - - -\nFlash memory O O O O - - - -\nRAM Y Y Y Y Y - - -\nBackup registers Y Y Y Y Y - Y -EEPROM O O O O - - - -\nBrown-out reset \n(BOR)OO O O O O O O\nDMA O O O O - - - -\nProgrammable \nVoltage Detector \n(PVD)OO O O O O - -\nPower-on/down \nreset (POR/PDR)YY Y Y Y Y Y Y\nHigh Speed \nInternal (HSI)OO - -\n(3)---\nHigh Speed \nExternal (HSE)OO O O - - - -\nLow Speed Internal \n(LSI)OO O O O - O -\nLow Speed \nExternal (LSE)OO O O O - O -\nMulti-Speed \nInternal (MSI)OO Y Y - - - -\nInter-Connect \nControllerYY Y Y Y - - -\nRTC O O O O O O O -\nRTC Tamper O O O O O O O OAuto WakeUp \n(AWU)OO O O O - O O\nUSART O O O O O\n(4)O- -\nLPUART O O O O O(4)O- -\nSPI O O O O - - -\nI2C O O O O O(5)O- -\nADC O O - - - - - -\nTemperature \nsensorOO O O O - - -\nFunctional overview STM32L011x3/4\n18/119 DocID027973 Rev 53.2 Interconnect matrix\nSeveral peripherals are directly interconnec ted. This allows autonomous communication \nbetween peripherals, thus saving CPU resources and power consumption. In addition, these hardware connections allow fast and predictable latency. \nDepending on peripherals, these interconnect ions can operate in Run, Sleep, Low-power \nrun, Low-power sleep and Stop modes. Comparators O O O O O O - -\n16-bit timers O O O O - - - -LPTIM O O O O O O - -\nIWDG O O O O O O O O\nWWDG O O O O - - - -SysTick Timer O O O O - - - -\nGPIOs O O O O O O - 2 pins\nWakeup time to \nRun mode0 µs 6 CPU cycles 3 µs7 CPU \ncycles5µ s 6 5µ s\nConsumption \nV\nDD=1.8 to 3.6 V \n(Typ)Down to \n128 µA/MHz \n(from Flash)Down to \n31 µA/MHz \n(from Flash)Down to \n7µ ADown to \n3.8 µA0.29 µA (No \nRTC) VDD=1.8 V 0.18 µA (No \nRTC) VDD=1.8 V\n0.54 µA (with \nRTC) VDD=1.8 V0.41 µA (with \nRTC) VDD=1.8 V\n0.34 µA (No \nRTC) VDD=3.0 V 0.23 µA (No \nRTC) VDD=3.0 V\n0.67 µA (with \nRTC) VDD=3.0 V0.53 µA (with \nRTC) VDD=3.0 V\n1. Legend: \n“Y” = Yes (enable). “O” = Optional, can be enabled/disabled by software)\n“-” = Not available\n2. The consumption values given in this ta ble are preliminary data given for indicati on. They are subject to slight changes.\n3. Some peripherals with wakeup from Stop capability can reques t HSI to be enabled. In this case, HSI is woken up by the \nperipheral, and only feeds the peripheral which requested it. HSI is automatically put off when the peripheral does not need \nit anymore. \n4. UART and LPUART reception is functional in Stop mode. It generates a wakeup interrupt on Start.To generate a wakeup on \naddress match or received frame event, the LPUART can run on LSE clock while the UART has to wake up or keep running \nthe HSI clock.\n5. I2C address detection is functional in Stop mode. It generates a wakeup interrupt in case of address match. It will wake up \nthe HSI during recepti on.Table 5. Functionalities depending on the working mode\n(from Run/active down to standby) (continued)(1)(2)\nIPs Run/Active SleepLow-\npower \nrunLow-\npower \nsleepStop Standby\nWakeup \ncapabilityWakeup \ncapability\nDocID027973 Rev 5 19/119STM32L011x3/4 Functional overview\n32         \n3.3 Arm® Cortex®-M0+ core\nThe Cortex-M0+ processor is an entry-level 32-bit Arm Cortex processor designed for a \nbroad range of embedded applications. It offers  significant benefits to developers, including:\n• a simple architecture that is easy to learn and program\n• ultra-low power, energy-efficient operation\n• excellent code density\n• deterministic, high-performance interrupt handling\n• upward compatibility with Co rtex-M processor family\n• platform security robustness.\nThe Cortex-M0+ processor is built on a highly  area and power optimized 32-bit processor \ncore, with a 2-stage pipeline von Neumann architecture. The processor delivers exceptional energy efficiency through a small but powerful instruction set and extensively optimized design, providing high-end processing hardware including a single-cycle multiplier.\nThe Cortex-M0+ processor provides the except ional performance expected of a modern 32-\nbit architecture, with a higher code density t han other 8-bit and 16-bit microcontrollers.\nOwing to its embedded Arm core, the STM32L011x3/4 are compatible with all Arm tools and \nsoftware.Table 6. STM32L011x3/4 peripherals interconnect matrix\nInterconnect \nsource Interconnect \ndestination Interconnect action Run Sleep Low- \npower \nrun Low- \npower \nsleep Stop\nCOMPxTIM2,TIM21Timer input channel, \ntrigger from analog \nsignals comparison YY Y Y -\nLPTIM1Timer input channel, \ntrigger from analog \nsignals comparison YY Y Y Y\nTIMx TIMxTimer triggered by other \ntimerYY Y Y -\nRTCTIM21Timer triggered by Auto \nwake-upYY Y Y -\nLPTIM1Timer triggered by RTC \neventYY Y Y Y\nAll clock \nsourceTIMxClock source used as \ninput channel for RC \nmeasurement and \ntrimming YY Y Y -\nGPIOTIMx Timer input channel and \ntrigger YY Y Y -\nLPTIM1Timer input channel and \ntrigger YY Y Y Y\nADC Conversion  trigger Y Y Y Y -\nFunctional overview STM32L011x3/4\n20/119 DocID027973 Rev 5Nested vectored interrupt controller (NVIC)\nThe ultra-low-power STM32L011x3/4 embed a nes ted vectored interrupt controller able to \nhandle up to 32 maskable interrupt channels and 4 priority levels.\nThe Cortex-M0+ processor closely integrates a configurable Nested Vectored Interrupt \nController (NVIC), to deliver  industry-leading interrupt performance. The NVIC: \n• includes a Non-Mask able Interrupt (NMI)\n• provides zero jitte r interrupt option\n• provides four interr upt priority levels\nThe tight integration of the processor core and  NVIC provides fast execution of Interrupt \nService Routines (ISRs), dramatically reducing  the interrupt latency. This is achieved \nthrough the hardware stacking  of registers, and the abilit y to abandon and restart load-\nmultiple and store-multiple operations. Interrupt handlers do not require any assembler wrapper code, removing any code overhead from the ISRs. Tail-chaining optimization also significantly reduces the overhead when switching from one ISR to another.\nTo optimize low-power designs, the NVIC int egrates with the sleep modes, that include a \ndeep sleep function that enables the entire device to enter rapidly stop or standby mode.\nThis hardware block provides flexible interrupt management features with minimal interrupt \nlatency.\n3.4 Reset and supply management\n3.4.1 Power supply schemes\n• VDD = 1.65 to 3.6 V: external power supply fo r I/Os and the internal regulator. Provided \nexternally through VDD pins.\n• VSSA, VDDA = 1.65 to 3.6 V: external analog power supplies for ADC, reset blocks, RCs \nand PLL. VDDA and VSSA must be connected to VDD and VSS, respectively. On \nTSSOP14 package, VDDA is internally connected to VDD.\n3.4.2 Power supply supervisor\nThe devices feature an integr ated ZEROPOWER power-on reset (POR)/power-down reset \n(PDR) that can be coupled with a brownout reset (BOR) circuitry. \nTwo versions are available:\n• The version with BOR activated at power-on operates between 1.8 V and 3.6 V.\n• The other version without BOR oper ates between 1.65 V and 3.6 V. \nAfter the VDD threshold is reached (1.65 V or 1.8 V depending on the BOR which is active or \nnot at power-on), the option byte loading process starts, either to confirm or modify default thresholds, or to disable the BOR permanently: in this case, the VDD min value becomes 1.65 V (whatever the version, BO R active or not, at power-on).\nWhen BOR is active at power- on, it ensures proper operation starting from 1.8 V whatever \nthe power ramp-up phase before it reaches 1.8 V. When BOR is not active at power-up, the power ramp-up should guarantee that 1.65 V is reached on V\nDD at least 1 ms after it exits \nthe POR area.\nDocID027973 Rev 5 21/119STM32L011x3/4 Functional overview\n32Five BOR thresholds are available through opti on bytes, starting from 1.8 V to 3 V. To \nreduce the power consumption in Stop mode, it is possible to automatically switch off the internal reference voltage (V\nREFINT ) in Stop mode. The device remains in reset mode when \nVDD is below a specified threshold, VPOR/PDR  or VBOR, without the need for any external \nreset circuit.\nNote: The start-up time at power-on is typically 3.3 ms when BOR is active  at power-up, the start-\nup time at power-on can be decreased down to  1 ms typically for devices with BOR inactive \nat power-up.\nThe devices feature an embedded programmable voltage detector (PVD) that monitors the \nVDD/VDDA  power supply and compares it to the VPVD threshold. This PVD offers 7 different \nlevels between 1.85 V and 3.05 V, chosen by software, with a step around 200 mV. An interrupt can be generated when V\nDD/VDDA  drops below the VPVD threshold and/or when \nVDD/VDDA  is higher than the VPVD threshold. The interrupt service routine can then generate \na warning message and/or put the MCU into a safe state. The PVD is enabled by software.\n3.4.3 Voltage regulator\nThe regulator has three operation modes: main (MR), low power (LPR) and power down.\n• MR is used in Run mode (nominal regulation)\n• LPR is used in the Low-power run, Low-power sleep and Stop modes\n• Power down is used in Standby mode. The regulator output is high impedance, the \nkernel circuitry is powered down, inducing zero consumption but the contents of the registers and RAM are lost except for the st andby circuitry (wakeup logic, IWDG, RTC, \nLSI, LSE crystal 32 KHz oscillator, RCC_CSR).\n3.4.4 Boot modes\nAt startup, BOOT0 pin and nBOOT0, nBOOT1 and nBOOT_SEL option bits are used to \nselect one of three boot options:\n• Boot from Flash memory\n• Boot from System memory\n• Boot from embedded RAM\nThe bootloader is located in System memory. It is used to reprogram the Flash memory by \nusing SPI1 (PA4, PA7, PA13 and PA14 on TSSO P14 package or PA4, PA5, PA6 and PA7 \non other packages) or USART2 (PA2, PA3 and PA9, PA10). \nIf the bootloader is activated (the bootloader is  active on all empty devices due to the empty \ncheck mechanism), then the above mentioned bits are configured depending on whether SPI1 or USART2 functionality is used.\nSee STM32™ microcontroller system memory boot mode AN2606 for details.\nFunctional overview STM32L011x3/4\n22/119 DocID027973 Rev 53.5 Clock management\nThe clock controller distributes the clocks coming  from different oscillators to the core and \nthe peripherals. It also manages clock gating for low-power modes and ensures clock robustness. It features:\n• Clock prescaler\nTo get the best trade-off between speed a nd current consumption, the clock frequency \nto the CPU and peripherals can be adjusted by a programmable prescaler.\n• Safe clock switching\nClock sources can be changed safely on the fly in Run mode through a configuration \nregister.\n• Clock management\nTo reduce power consumption, the clock controller can stop the clock to the core, \nindividual peripherals or memory.\n• System clock source\nThree different clock sources can be used to drive the master clock SYSCLK:– 0-32 MHz high-speed external (HSE bypass), that can supply a PLL– 16 MHz high-speed internal RC oscillator (H SI), trimmable by software, that can \nsupply a PLL\n– Multispeed internal RC oscilla tor (MSI), trimmable by soft ware, able to generate 7 \nfrequencies (65 kHz, 131 kHz, 262 kHz, 524 kHz, 1.05 MHz, 2.1 MHz, 4.2 MHz). \nWhen a 32.768 kHz clock source is available in the system (LSE), the MSI frequency can be trimmed by software down to a ±0.5% accuracy.\n• Auxiliary clock source\nTwo ultra-low-power clock sources that c an be used to drive the real-time clock:\n– 32.768 kHz low-speed external crystal (LSE)– 37 kHz low-speed internal RC (LSI), also used to drive the independent watchdog. \nThe LSI clock can be measured using the high-speed internal RC oscillator for greater precision.\n• RTC clock sources\nThe LSI, LSE or HSE sources can be chosen  to clock the RTC, whatever the system \nclock.\n• Startup clock\nAfter reset, the microcontroller restarts by default with an internal  2 MHz clock (MSI). \nThe prescaler ratio and clock source can be  changed by the application program as \nsoon as the code execution starts.\n• Clock security system (CSS)\nThis feature can be enabled by software. If an LSE clock failure occurs, it provides an \ninterrupt or wakeup event which is generated assuming it has been previously enabled. This feature is not available on the HSE clock.\n• Clock-out capability (MCO: microcontroller clock output)\nIt outputs one of the internal clocks for external use by the application.\nSeveral prescalers allow the configuration of the AHB fr equency, each APB (APB1 and \nAPB2) domains. The maximum frequency of the AHB and the APB domains  is 32 MHz. See \nFigure 2  for details on the clock tree.\nDocID027973 Rev 5 23/119STM32L011x3/4 Functional overview\n32Figure 2. Clock tree      \n06Y\x16\x1a\x1b\x19\x1c9\x14/HJHQG\x1d\n+6(\x03 \x03+LJK\x10VSHHG\x03H[WHUQDO\x03FORFN\x03VLJQDO+6,\x03 \x03+LJK\x10VSHHG\x03LQWHUQDO\x03FORFN\x03VLJQDO/6,\x03 \x03/RZ\x10VSHHG\x03LQWHUQDO\x03FORFN\x03VLJQDO/6(\x03 \x03/RZ\x10VSHHG\x03H[WHUQDO\x03FORFN\x03VLJQDO06,\x03 \x030XOWLVSHHG\x03LQWHUQDO\x03FORFN\x03VLJQDO:DWFKGRJ\x03/6/6,\x035&\n/6(\x0326&57&/6,\x03WHPSR#9\x16\x16\n\x12\x03\x14\x0f\x15\x0f\x17\x0f\x1b\x0f\x14\x19\n+6,\x14\x19\x035&\n/HYHO\x03VKLIWHUV\n+6(\x03\n%<3$66\n/HYHO\x03VKLIWHUV\x12\x03\x1b/6(\x03WHPSR\n06,\x035&\n/HYHO\x03VKLIWHUV\n\x12\x03\x15\x0f\x17\x0f\x1b\x0f\x14\x19\n\x12\x03\x15\x0f\x16\x0f\x17\n/HYHO\x03VKLIWHUV3//\n;\x03\n\x16\x0f\x17\x0f\x19\x0f\x1b\x0f\x14\x15\x0f\x14\x19\x0f\n\x15\x17\x0f\x16\x15\x0f\x17\x1b$+%\x03\n35(6&\n\x12\x03\x14\x0f\x15\x0f«\x0f\x03\x18\x14\x15\n&ORFN\x03\n6RXUFH\x03\n&RQWURO#9\x16\x16\n#9\x16\x16\n#9\x16\x16\n#9\x14\x1b#9\x14\x1b\n#9\x14\x1b#9\x14\x1b\n,\x15&\x14&/./38$57\x12\n8$57&/./37,0&/.\n/6(\n+6,\x14\x19\n6<6&/.\n3&/./6,QRW\x03\x0bVOHHS\x03RU\x03\nGHHSVOHHS\x0cQRW\x03\x0bVOHHS\x03RU\x03\nGHHSVOHHS\x0cQRW\x03GHHSVOHHSQRW\x03GHHSVOHHS\n+&/.\n7,0[&/.&.B3:5\n)&/.\n3//&/.+6(+6,\x14\x1906,/6(/6,\n#9\x16\x16\n#9\'\'&25(FNBUFKV\n\x12\x03\x14\x0f\x17+6,\x14\x1906,\x14\x030+]\nFNBSOOLQ(QDEOH\x03:DWFKGRJ\n57&\x15\x03HQDEOH\n$\'&\x03HQDEOH\n$\'&&/./68/6\'/6\'\n0&20&26(/\n3//65&57&6(/\n6\\VWHP\x03\n&ORFN\n3HULSKHUDOV\x03\nHQDEOH\n3HULSKHUDOV\x03\nHQDEOH3HULSKHUDO\nFORFN\x03HQDEOH3&/.\x14\x03WR\x03$3%\x14\x03\nSHULSKHUDOV\n,I\x03\x0b$3%\x14\x03SUHVF \x14\x0c\x03[\x14\nHOVH\x03[\x15\x0cWR\x037,0\x15\n3HULSKHUDO\nFORFN\x03HQDEOH\n$3%\x15\x03\n35(6&\n\x12\x03\x14\x0f\x15\x0f\x17\x0f\x1b\x0f\x14\x19\n3HULSKHUDO\nFORFN\x03HQDEOH3&/.\x15\x03WR\x03$3%\x15\x03\nSHULSKHUDOV\x16\x15\x030+]\x03\nPD[\x11\n,I\x03\x0b$3%\x15\x03SUHVF \x14\x0c\x03[\x14\nHOVH\x03[\x15\x0cWR\x037,0\x15\x14\n3HULSKHUDOV\x03\nHQDEOH$3%\x14\x03\n35(6&\n\x12\x03\x14\x0f\x15\x0f\x17\x0f\x1b\x0f\x14\x19\nFunctional overview STM32L011x3/4\n24/119 DocID027973 Rev 53.6 Low-power real-time cl ock and backup registers\nThe real time clock (RTC) and the 5 backup registers are supplied in all modes including \nstandby mode. The backup registers are five 32-b it registers used to store 20 bytes of user \napplication data. They are not reset by a system reset, or when the device wakes up from Standby mode.\nThe RTC is an independent BCD timer/counter. Its main features are the following:\n• Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, \nmonth, year, in BCD (binary-coded decimal) format\n• Automatically correction for 28, 29 (leap year), 30, and 31 day of the month\n• Two programmable alarms with wake up from Stop and Stan dby mode capability\n• Periodic wakeup from Stop and Standby with programmable resolution and period\n• On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to \nsynchronize it with a master clock.\n• Reference clock detection: a more precise se cond source clock (50 or 60 Hz) can be \nused to enhance the calendar precision.\n• Digital calibration circuit with 1 ppm resolu tion, to compensate for quartz crystal \ninaccuracy\n• 2 anti-tamper detection pins with programma ble filter. The MCU can be woken up from \nStop and Standby modes on tamper event detection.\n• Timestamp feature which can be used to save the calendar content. This function can \nbe triggered by an event on the timestamp pin, or by a tamper event. The MCU can be \nwoken up from Stop and Standby modes on timestamp event detection.\nThe RTC clock sources can be:\n• A 32.768 kHz external crystal\n• A resonator or  oscillator\n• The internal low-power RC oscillator (typical frequency of 37 kHz) \n• The high-speed external clock\n3.7 General-purpose inputs/outputs (GPIOs)\nEach of the GPIO pins can be configured by so ftware as output (push-pull or open-drain), as \ninput (with or without pull-up or pull-down) or as peripheral alternate function. Most of the \nGPIO pins are shared with digital or analog alternate functions, and can be individually \nremapped using dedicated alternate function regi sters. All GPIOs are high current capable. \nEach GPIO output, speed can be slowed (40 M Hz, 10 MHz, 2 MHz, 400 kHz). The alternate \nfunction configuration of I/Os can be locked if  needed following a specific sequence in order \nto avoid spurious writing to the I/O registers.  The I/O controller is connected to a dedicated \nIO bus with a toggling speed of up to 32 MHz.\nThe BOOT0 pin is shared with PB9 GPIO pin. This pin is an input-only pin. If nBOOT_SEL \noption bit is reset, sampling this pin on NRST rising edge gives the internal BOOT0 state. This pin then works as PB9 pin. The input volta ge characteristics of this  pin are specific for \nBOOT0 pin type (see Table 50: I/O static characteristics ).\nExtended interrupt/event controller (EXTI)\nThe extended interrupt/event co ntroller consists of 26 edge det ector lines used to generate \ninterrupt/event requests. Each line can be individually configured to select the trigger event \nDocID027973 Rev 5 25/119STM32L011x3/4 Functional overview\n32(rising edge, falling edge, both) and can be masked independently. A pending register \nmaintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the In ternal APB2 clock period. Up to  38 GPIOs can be connected \nto the 16 configurable interr upt/event lines. The 10 other lines are connected to PVD, RTC, \nUSART, I2C, LPUART, LPTIM or comparator events.\n3.8 Memories\nThe STM32L011x3/4 devices have the following features:\n• 2 Kbytes of embedded SRAM accessed (read/write) at CPU clock speed with 0 wait \nstates. With the enhanced bus matrix, op erating the RAM does not lead to any \nperformance penalty during  accesses to th e system bus (AHB and APB buses).\n• The non-volatile memory is divided into three arrays:\n– 8 or 16 Kbytes of embedded Flash program memory– 512 bytes of data EEPROM– Information block containing 32 user and factory options bytes plus 4 Kbytes of \nsystem memory\nThe user options bytes are used to write-pr otect or read-out protect the memory (with \n4 Kbyte granularity) and/or readout-protect the whole memory with the following options:\n• Level 0 : no protection\n• Level 1 : memory readout protected. \nThe Flash memory cannot be read from or written to if either debug features are \nconnected or boot in RAM is selected\n• Level 2 : chip readout protected, debug features (Cortex-M0+ serial wire) and boot in \nRAM selection disabled (debugline fuse)\nThe whole non-volatile memory embeds th e error correction code (ECC) feature.\n3.9 Direct memory  access (DMA)\nThe flexible 5-channel, general-purpose DMA is able to manage memory-to-memory, \nperipheral-to-memory and memory-to-peripheral transfers. The DMA controller supports circular buffer management, avoiding the generation of interrupts when the controller reaches the end of the buffer.\nEach channel is connected to dedicated hardware DMA requests, with software trigger \nsupport for each channel. Configuration is done by software and transfer sizes between source and destination are independent.\nThe DMA can be used with the main peripherals: SPI, I\n2C, USART, LPUART, \ngeneral-purpose timers, and ADC.\nFunctional overview STM32L011x3/4\n26/119 DocID027973 Rev 53.10 Analog-to-digita l converter (ADC)\nA native 12-bit, extended to 16-bit through hardware oversampling, analog-to-digital \nconverter is embedded into STM32L011x3/4 devices. It has up to 10 external channels and 2 internal channels (temperature sensor, volt age reference). Three channels, PA0, PA4 and \nPA5, are fast channels, while the others are standard channels. \nThe ADC performs conversions in single-shot  or scan mode. In sc an mode, automatic \nconversion is performed on a selected group of analog inputs.\nThe ADC frequency is independent from t he CPU frequency, allo wing maximum sampling \nrate of 1.14 MSPS even with a low CPU spee d. The ADC consumption is low at all \nfrequencies (~25 µA at 10 kSPS, ~200 µA at 1MSPS). An auto-shutdown function \nguarantees that the ADC is powered off ex cept during the active conversion phase.\nThe ADC can be served by the DMA controller. It can operate from a supply voltage down to \n1.65 V. \nThe ADC features a hardware oversampler up to 256 samples, this improves the resolution \nto 16 bits (see AN2668).\nAn analog watchdog feature allows very precis e monitoring of the converted voltage of one, \nsome or all scanned channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.\nThe events generated by the general-purpose timers (TIMx) can be internally connected to \nthe ADC start triggers, to allow the application to synchronize A/D conversions and timers.\n3.11 Temperature sensor\nThe temperature sensor (TSENSE ) generates a voltage VSENSE that varies linearly with \ntemperature.\nThe temperature sensor is internally connec ted to the ADC_IN18 input channel which is \nused to convert the sensor output voltage into a digital value. \nThe sensor provides good linearity but it has to be calibrated to obtain good overall \naccuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.\nTo improve the accuracy of the temperature sensor measurement, each device is \nindividually factory-calibrated by ST. The te mperature sensor factory calibration data are \nstored by ST in the system memory area, accessible in read-only mode (see Table 57: \nTemperature sensor calibration values ). \n3.11.1 Internal voltage reference (VREFINT )\nThe internal voltage reference (VREFINT ) provides a stable (bandgap) voltage output for the \nADC and Comparators. VREFINT  is internally con nected to the ADC_IN17 input channel. It \nenables accurate monitoring of the VDD value (since no external voltage, VREF+, is available \nfor ADC). The precise voltage of VREFINT  is individually measured for each part by ST during \nproduction test and stored in the system memory area (see Table 20: Embedded internal \nreference voltage calibration values ). It is accessible in read-only mode. \nDocID027973 Rev 5 27/119STM32L011x3/4 Functional overview\n323.12 Ultra-low-power comparators and reference voltage\nThe STM32L011x3/4 embed two comparators sharing the same current bias and reference \nvoltage. The reference voltage can be internal or external (coming from an I/O).\n• One comparator with ultra low consumption\n• One comparator with rail-to-rail inputs, fast or slow mode. \n• The threshold can be one of the following:\n– External I/O pins– Internal reference voltage (V\nREFINT )\n– submultiple of Internal reference voltage(1/4, 1/2, 3/4) for the rail to rail \ncomparator.\nBoth comparators can wake up the devices from Stop mode, and be combined into a \nwindow comparator.\nThe internal reference voltage is available externally via a low-power / low-current output \nbuffer (driving current capability of 1 µA typical).\n3.13 System config uration controller\nThe system configuration cont roller provides the capabilit y to remap some alternate \nfunctions on different I/O ports.\nThe highly flexible routing inte rface allows the application firm ware to control the routing of \ndifferent I/Os to the TIM2, TIM21 and LPTIM1 timer input captures. It also controls the \nrouting of internal analog signals to th e ADC, COMP1 and COMP2 and the internal \nreference voltage VREFINT . \n3.14 Timers and watchdogs\nThe ultra-low-power STM32L011x3/4 devices include two general-purpose timers, one low- power timer (LPTIM1), two watchdog  timers and the SysTick timer.\nTable 7  compares the features of the general-purpose and basic timers.\n         Table 7. Timer feature comparison\nTimerCounter \nresolutionCounter type Prescaler factorDMA \nrequest \ngenerationCapture/compare \nchannelsComplementary\noutputs\nTIM2 16-bitUp, down, \nup/downAny integer between \n1 and 65536Yes 4 No\nTIM21 16-bitUp, down, \nup/downAny integer between \n1 and 65536No 2 No\nFunctional overview STM32L011x3/4\n28/119 DocID027973 Rev 53.14.1 General-purpose ti mers (TIM2, TIM21)\nThere are three synchronizable general-purpose timers embedded in the STM32L011x3/4 \ndevices (see Table 7  for differences).\nTIM2\nTIM2 is based on 16-bit auto-reload up/down counter. It includes a 16-bit prescaler. It \nfeatures four independent channels each for input capture/output compare, PWM or one-\npulse mode output. \nThe TIM2 general-purpose timers can work together or with the TIM21 general-purpose \ntimer via the Timer Link feature for synchroniz ation or event chaining. Its counter can be \nfrozen in debug mode. Any of the general-purpose timers can be used to generate PWM outputs.\nTIM2 has independent DMA request generation.This timer is capable of handling quadrature (incremental) encoder signals and the digital \noutputs from 1 to 3 hall-effect sensors.\nTIM21\nTIM21 is based on a 16-bit auto-reload up/down c ounter. It includes a 16-bit prescaler. It has \ntwo independent channels for input capture/output compare, PWM or one-pulse mode output. It can work together and be synchronized with TIM2 full-featured general-purpose timer.\nIt can also be used as simple timebase and be clocked by the LSE clock source \n(32.768 kHz) to provide independent timebase from the main CPU clock.\n3.14.2 Low-power Timer (LPTIM)\nThe low-power timer has an independent clock and is running also in Stop mode if it is clocked by LSE, LSI or an external clock. It is able to wakeup the devices from Stop mode.\nThis low-power timer supports the following features:\n• 16-bit up counter with 16-bit autoreload register\n• 16-bit compare register\n• Configurable output: pulse, PWM\n• Continuous / one shot mode\n• Selectable software / hardware input trigger\n• Selectable clock source\n– Internal clock source: L SE, LSI, HSI or APB clock\n– External clock source over LPTIM1 inpu t (working even with no internal clock \nsource running, used by the Pulse Counter Application)\n• Programmable digital glitch filter\n• Encoder mode\n3.14.3 SysTick timer\nThis timer is dedicated to the OS, but could also be used as a standard downcounter. It is \nbased on a 24-bit downcounter with autore load capability and a programmable clock \nsource. It features a maskable system interr upt generation when the counter reaches ‘0’.\nDocID027973 Rev 5 29/119STM32L011x3/4 Functional overview\n323.14.4 Independent watchdog (IWDG)\nThe independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is \nclocked from an independent 37 kHz internal RC  and, as it operates independently of the \nmain clock, it can operate in Stop and Stan dby modes. It can be used either as a watchdog \nto reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes. The counter can be frozen in debug mode. \n3.14.5 Window watchdog (WWDG)\nThe window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It  has an early warning interrupt capab ility and the counter can be frozen in \ndebug mode.\n3.15 Communication interfaces\n3.15.1 I2C bus\nOne I2C interface (I2C1) can operate in multimaster or slave modes. The I2C interface can \nsupport Standard mode (Sm, up to 100 kbit/s), Fast mode (Fm, up to 400 kbit/s) and Fast \nMode Plus (Fm+, up to 1 Mbit/s) with 20 mA output drive on some I/Os.\nThe I2C interface supports 7-bit and 10-bit addressing modes, multiple 7-bit slave \naddresses (2 addresses, 1 with configurable mask). They also include programmable analog and digital noise filters.\n         \nIn addition, I2C1 provides hardware support for SMBus 2.0 and PMBus 1.1: ARP capability, \nHost notify protocol, hardware CRC (PEC) gener ation/verification, timeouts verifications and \nALERT protocol management. I2C1 also has a clock domain independent from the CPU clock, allowing the I2C1 to wake up the MCU from Stop mode on address match.\nThe I2C interface can be served by the DMA controller.Refer to Table 9  for the supported modes and features of I2C interface.Table 8. Comparison of I2C analog and digital filters\nAnalog filter Digital filter\nPulse width of \nsuppressed spikes ≥ 50 nsProgrammable length from 1 to 15 \nI2C peripheral clocks\nBenefits Available in Stop mode1. Extra filtering capability vs. \nstandard requirements.\n2. Stable length\nDrawbacksVariations depending on \ntemperature, voltage, processWakeup from Stop on address \nmatch is not available when digital \nfilter is enabled.\nFunctional overview STM32L011x3/4\n30/119 DocID027973 Rev 5         \n3.15.2 Universal synchronous/asynchr onous receiver tran smitter (USART)\nThe USART interface (USART2) is able to co mmunicate at speeds of up to 4 Mbit/s.\nIt provides hardware management of the CTS, RTS and RS485 driver enable (DE) signals, \nmultiprocessor communication mode and single-wire half-duplex communication mode. USART2 also supports Smartcard communication (ISO 7816, T=0 protocol) and IrDA SIR ENDEC.\nUSART2 interface can be served by the DMA controller.Table 10  for the supported modes and features of USART interface.\n         Table 9. STM32L011x3/4 I2C implementation\nI2C features(1)\n1. X = supported.I2C1\n7-bit addressing mode X\n10-bit addressing mode XStandard mode (up to 100 kbit/s) X\nFast mode (up to 400 kbit/s) X\nFast Mode Plus with 20 mA output drive I/Os (up to 1 Mbit/s) X\n(2)\n2. See Table 13: Pin definitions on page 37  for the list of I/Os that feature Fast Mode Plus capability Independent clock X\nSMBus X\nWakeup from STOP X\nTable 10. USART implementation\nUSART modes/features(1)\n1. X = supported.USART2\nHardware flow control for modem X\nContinuous communication using DMA X\nMultiprocessor communication X\nSynchronous mode -Smartcard mode X\nSingle-wire half-duplex communication X\nIrDA SIR ENDEC block XLIN mode -\nDual clock domain and wakeup from Stop mode -\nReceiver timeout interrupt -Modbus communication -\nAuto baud rate detection (4 modes) -\nDriver Enable X\nDocID027973 Rev 5 31/119STM32L011x3/4 Functional overview\n323.15.3 Low-power universal asynchron ous receiver transmitter (LPUART)\nThe devices embed one Low-power UART. The LPUART supports asynchronous serial \ncommunication with minimum power consumption.  It supports half duplex single wire \ncommunication and modem operations (C TS/RTS). It allows multiprocessor \ncommunication.\nThe LPUART has a clock domain independent from the CPU clock, and can wake up the \nsystem from Stop mode, using baudrates up to 46 Kbaud. The Wakeup events from Stop mode are programmable and can be: \n• Start bit detection\n• Or any received data frame \n• Or a specific programmed data frame\nOnly a 32.768 kHz clock (LSE) is needed to allow LPUART communication up to 9600 \nbaud. Therefore, even in Stop mode, the LPUART can wait for an incoming frame while having an extremely low energy consumption.  Higher speed clock can be used to reach \nhigher baudrates.\nLPUART interface can be served by the DMA controller.\n3.15.4 Serial peripheral interface (SPI)\nThe SPI is able to communicate at up to 16 Mbit s/s in slave and master modes in full-duplex \nand half-duplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification support s basic SD Card/MMC modes. \nThe SPI can be served by the DMA controller.Refer to Table 11  for the supported modes and features of SPI interface. \n         \n3.16 Cyclic redundancy che ck (CRC) calculation unit\nThe CRC (cyclic redundancy check) calculati on unit is used to get a CRC code using a \nconfigurable generator polynomial value and size.\nAmong other applications, CRC-based techniques are used to verify data transmission or \nstorage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compar ed with a reference signature generated at \nlinktime and stored at a given memory location.Table 11. SPI implementation\nSPI features(1)\n1. X = supported.SPI1\nHardware CRC calculation X\nI2S mode -\nTI mode X\nFunctional overview STM32L011x3/4\n32/119 DocID027973 Rev 53.17 Serial wire debug port (SW-DP)\nAn Arm SW-DP interface is provided to allow a serial wire debugging tool to be connected to \nthe MCU.\nDocID027973 Rev 5 33/119STM32L011x3/4 Pin descriptions\n424 Pin descriptions\nFigure 3. STM32L011x3/4 LQFP32 pinout \n1. The above figure shows the package top view.\nFigure 4. STM32L011x3/4 UFQFPN32 pinout \n1. The above figure shows the package top view.06Y\x16\x1a\x1b\x1a\x139\x14\x16\x15 \x16\x14 \x16\x13 \x15\x1c \x15\x1b \x15\x1a \x15\x19 \x15\x18\n\x15\x17\n\x15\x16\x15\x15\n\x15\x13\n\x14\x1c\x14\x1b\x14\x1a \x1b\x1c\x14 \x13\x14 \x14\x14 \x15\x14 \x16\x14\x17 \x14\x18 \x14\x19\x14\n\x15\x16\x17\n\x18\n\x19\x03\x03\n\x1a\x03\x03\n3$\x16\n3$\x17\n3$\x18\n3$\x19\n3$\x1a\n3%\x13\n3%\x14\n9663$\x14\x17\n3$\x14\x16\n3$\x14\x15\n3$\x14\x14\n3$\x14\x13\n3$\x1c\n3$\x1b9\'\'\n3&\x14\x18\x1026&\x16\x15B287\n1567\n9\'\'$\n3$\x14\n3$\x15\n966\n3%\x1a\n3%\x19\n3%\x18\n3%\x17\n3%\x16\n3$\x14\x18\n3&\x14\x17\x1026&\x16\x15B,1\n9\'\'\x15\x14 /4)3\x16\x15\n3$\x13\x10&.B,1\n3%\x1c\x10%227\x13\n06Y\x16\x1a\x1b\x1a\x149\x14\x16\x15\x16\x14 \x16\x13\x15\x1c \x15\x1b\x15\x1a \x15\x19\x15\x18\x15\x17\n\x15\x16\n\x15\x15\n\x15\x13\n\x14\x1c\x14\x1b\n\x14\x1a \x1b\x1c\x14 \x13\x14 \x14\x14 \x15\x14 \x16 \x14\x17 \x14\x18\x14\x19\x14\n\x15\x16\n\x17\n\x18\n\x19\x03\x03\n\x1a\x03\x03\n3$\x16\n3$\x17\n3$\x18\n3$\x19\n3$\x1a\n3%\x13\n3%\x14\n3%\x153$\x14\x17\n3$\x14\x16\n3$\x14\x153$\x14\x143$\x14\x133$\x1c3$\x1b3&\x14\x18\x1026&\x16\x15B287\n9\'\'$\n3$\x13\x10&.B,1\n3$\x14\n3$\x15\n3%\x1b\n3%\x1c\x10%227\x13\n3%\x1a\n3%\x19\n3%\x18\n3%\x17\n3%\x16\n3$\x14\x18\n9\'\'\n3&\x14\x17\x1026&\x16\x15B,1\n9\'\'\x15\x14 966 1567\nPin descriptions STM32L011x3/4\n34/119 DocID027973 Rev 5Figure 5. STM32L011x3/4 WLCSP25 pinout \n1. The above figure shows the package top view.\nFigure 6. STM32L011x3/4 UFQFPN28 pinout \n1. The above figure shows the package top view.3$\x1b3$\x14\x16\n06Y\x16\x1a\x1b\x1a\x159\x14$\n%\n&\n\'\n(\x14\x15\x16 \x17\x18\n3$\x1c\n9\'\'\n9663$\x14\x17\n3%\x16\n3$\x14\x13\n3%\x14\n3%\x133%\x19 3%\x1a3%\x1c\x10\n%227\x13\n3$\x17 3$\x143&\x14\x17\x10\n26&\x16\x15B\n,1\n3$\x1a 9\'\'$3&\x14\x18\x10\n26&\x16\x15\nB287\n3$\x18 3$\x15 1567\n3$\x19 3$\x163$\x13\x10\n&.B,1\n06Y\x16\x1a\x1b\x1a\x169\x14\x15\x1b \x15\x1a \x15\x19 \x15\x18 \x15\x17 \x15\x16 \x15\x15\n\x15\x13\n\x14\x1c\x14\x1b\x14\x1a\n\x1c\x14 \x13 \x14 \x15 \x14 \x17\x14\n\x15\n\x16\x17\x18\n\x19\x03\x03\n\x1a\x03\x03\n3$\x15\n3$\x163$\x17\n3$\x18\n3$\x193$\x1a\n3%\x133$\x14\x16\n3$\x14\x133$\x1c3$\x1b9\'\'9663%\x143%\x1c\x10%227\x13\n3&\x14\x17\x1026&\x16\x15B,1\n1567\n9\'\'$\n3$\x13\x10&.B,1\n3$\x14\n3%\x1a\n3%\x18\n3%\x17\n3%\x16\n3$\x14\x18\n3$\x14\x17\n\x15\x14\n\x1b\x14 \x16\x14\x19\n\x14\x18\n\x14\x143%\x19\n3&\x14\x18\x1026&\x16\x15B287\nDocID027973 Rev 5 35/119STM32L011x3/4 Pin descriptions\n42Figure 7. STM32L011x3/4 UFQFPN20 pinout \n1. The above figure shows the package top view.\nFigure 8. STM32L011x3/4 TSSOP20 pinout \n1. The above figure shows the package top view.06Y\x16\x1a\x1b\x1a\x179\x14\x15\x13 \x14\x1c \x14\x1b \x14\x1a \x14\x19\x14\x18\n\x14\x17\n\x14\x16\n\x1a\x1b \x14 \x13\x14\n\x15\x16\n\x17\n\x18\n3$\x14\n3$\x17\n3$\x183$\x19\n3$\x1a3$\x14\x13\n3$\x1c\n9\'\'9663%\x143&\x14\x17\x1026&\x16\x15B,1\n1567\n9\'\'$\n3$\x13\x10&.B,1\n3%\x1c\x10%227\x13\n3%\x1a\n3%\x19\n3$\x14\x17\n3$\x14\x16\n\x19\x14\x15\n\x14\x14\x1c3&\x14\x18\x1026&\x16\x15B287\n06Y\x16\x1a\x1b\x1a\x189\x14\x15\x13\n\x14\x1c\n\x14\x1b\x14\x1a\x14\x19\n\x14\x18\n\x14\x17\x14\x16\x14\n\x15\x16\x17\x18\x19\x1a\x1b3%\x1c\x10%227\x13\n1567\n3$\x153$\x13\x10&.B,13$\x14\x17\n3$\x14\x13\n3$\x193$\x1a3%\x14966\n\x14\x15\n\x14\x14\x1c\n\x14\x133$\x173$\x14\x16\n9\'\'$\n3$\x183&\x14\x17\x1026&\x16\x15B,1\n3&\x14\x18\x1026&\x16\x15B287\n9\'\'3$\x1c\n3$\x14\n3$\x16\nPin descriptions STM32L011x3/4\n36/119 DocID027973 Rev 5Figure 9. STM32L011x3/4 TSSOP14 pinout \n1. The above figure shows the package top view.\n         06Y\x16\x1a\x1b\x1a\x199\x14\x14\x17\n\x14\x16\n\x14\x15\x14\x14\x14\x13\n\x1c\n\x1b\x14\n\x15\x16\n\x17\n\x18\x19\n\x1a3%\x1c\x10%227\x13\n1567\n3$\x13\x10&.B,13$\x14\x17\n3$\x14\x13\n3$\x1a966\n3$\x173$\x14\x16 3&\x14\x17\x1026&\x16\x15B,1\n3&\x14\x18\x1026&\x16\x15B287\n9\'\'3$\x1c\n3$\x14\nTable 12. Legend/abbreviations used in the pinout table\nName Abbreviation Definition \nPin name Unless otherwise specified in brackets be low the pin name, the pin function during \nand after reset is the same as the actual pin name \nPin type S Supply pin \nI Input only pin \nI/O Input / output pin \nI/O structure FT 5 V tolerant I/O \nFTf 5 V tolerant I/O, FM+ capable \nTTa 3.3 V tolerant I/O directly connected to the ADC\nTC Standard 3.3V I/O \nB Dedicated BOOT0 pin\nRST Bidirectional reset pin with embedded weak pull-up resistor\nNotes Unless otherwise specified by a note, all I/Os are set as floating inputs during and \nafter reset. \nPin functions Alternate \nfunctions Functions selected through GPIOx_AFR registers \nAdditional \nfunctions Functions directly selected/enabl ed through peripheral registers \nDocID027973 Rev 5 37/119STM32L011x3/4 Pin descriptions\n42Table 13. Pin definitions\nPin number\nPin name \n(function \nafter reset)\nPin type\nI/O structureNotesPin functionsTSSOP14\nUFQFPN20\nTSSOP20\nUFQFPN28\nLQFP32\nUFQFPN32(1)\nWLCSP25Alternate functionsAdditional \nfunctions\n212222 B 5PC14-\nOSC32_INI/O FT - - OSC32_IN\n323333 C 5PC15-\nOSC32_OUTI/O TC - - OSC32_OUT\n434444 D 5 N R S T I / O R S T(2)--\n1 0 45555 C 4 V D D A S -(3)(4)--\n556666 E 5 P A 0 - C K _ I N I / O T T a -USART2_RX, \nLPTIM1_IN1, \nTIM2_CH1, \nUSART2_CTS, \nTIM2_ETR, \nLPUART1_RX, \nCOMP1_OUTCOMP1_INM, \nADC_IN0, \nRTC_TAMP2/WKU\nP1/CK_IN\n667777 B 4 P A 1 I / O F T -EVENTOUT, \nLPTIM1_IN2, \nTIM2_CH2, \nI2C1_SMBA, \nUSART2_RTS_DE, \nTIM21_ETR, \nLPUART1_TXCOMP1_INP, \nADC_IN1\n- -8888 D 4 P A 2 I / O T T a -TIM21_CH1, \nTIM2_CH3, \nUSART2_TX, \nLPUART1_TX, \nCOMP2_OUTCOMP2_INM, \nADC_IN2, \nRTC_TAMP3/RTC_\nTS/RTC_OUT/WKU\nP3\n- -9999 E 4 P A 3 I / O F T -TIM21_CH2, \nTIM2_CH4, \nUSART2_RX, \nLPUART1_RXCOMP2_INP, \nADC_IN3\n7 7 10 10 10 10 B3 PA4 I/O TTa -SPI1_NSS, \nLPTIM1_IN1, \nLPTIM1_ETR, \nI2C1_SCL, \nUSART2_CK, \nTIM2_ETR, \nLPUART1_TX, \nCOMP2_OUTCOMP1_INM, \nCOMP2_INM, \nADC_IN4\nPin descriptions STM32L011x3/4\n38/119 DocID027973 Rev 5- 8 11 11 11 11 D3 PA5 I/O TTa -SPI1_SCK, \nLPTIM1_IN2, \nTIM2_ETR, \nTIM2_CH1COMP1_INM, \nCOMP2_INM, \nADC_IN5\n- 9 12 12 12 12 E3 PA6 I/O FT -SPI1_MISO, \nLPTIM1_ETR, \nLPUART1_CTS, \nEVENTOUT, \nCOMP1_OUTADC_IN6\n8 1 01 31 31 31 3C 3 P A 7 I / O F T -SPI1_MOSI, \nLPTIM1_OUT, \nUSART2_CTS, \nTIM21_ETR, \nEVENTOUT, \nCOMP2_OUTCOMP2_INP, \nADC_IN7\n- - - 14 14 14 E2 PB0 I/O FT -EVENTOUT, \nSPI1_MISO, \nTIM2_CH2, \nUSART2_RTS_DE, \nTIM2_CH3ADC_IN8, \nVREF_OUT\n- 1 11 41 51 51 5D 2 P B 1 I / O F T -USART2_CK, \nSPI1_MOSI, \nLPTIM1_IN1, \nLPUART1_RTS_DE\n, TIM2_CH4ADC_IN9, \nVREF_OUT\n----- 1 6 - P B 2 I / O F T - L P T I M 1 _ O U T -\n9 12 15 16 16 - E1 VSS S -(5)--\n10 13 16 17 17 17 D1 VDD S -(6)--\n- - - 18 18 18 C1 PA8 I/O FT -MCO, LPTIM1_IN1, \nEVENTOUT, \nUSART2_CK, \nTIM2_CH1-\n11 14 17 19 19 19 B1 PA9 I/O FTf -MCO, I2C1_SCL, \nLPTIM1_OUT, \nUSART2_TX, \nTIM21_CH2, \nCOMP1_OUT-Table 13. Pin definitions (continued)\nPin number\nPin name \n(function \nafter reset)\nPin type\nI/O structureNotesPin functionsTSSOP14\nUFQFPN20\nTSSOP20\nUFQFPN28\nLQFP32\nUFQFPN32(1)\nWLCSP25Alternate functionsAdditional \nfunctions\nDocID027973 Rev 5 39/119STM32L011x3/4 Pin descriptions\n4212 15 18 20 20 20 C2 PA10 I/O FTf(7)TIM21_CH1, \nI2C1_SDA, \nRTC_REFIN, \nUSART2_RX, \nTIM2_CH3, \nCOMP1_OUT-\n---- 2 1 2 1 - P A 1 1 I / O F T -SPI1_MISO, \nLPTIM1_OUT, \nEVENTOUT, \nUSART2_CTS, \nTIM21_CH2, \nCOMP1_OUT-\n---- 2 2 2 2 - P A 1 2 I / O F T -SPI1_MOSI, \nEVENTOUT, \nUSART2_RTS_DE, \nCOMP2_OUT-\n13 16 19 21 23 23 A1 PA13 I/O FTf -SWDIO, \nLPTIM1_ETR, \nI2C1_SDA, \nSPI1_SCK, \nLPUART1_RX, \nCOMP1_OUT-\n14 17 20 22 24 24 A2 PA14 I/O FT(7)SWCLK, \nLPTIM1_OUT, \nI2C1_SMBA, \nUSART2_TX, \nSPI1_MISO, \nLPUART1_TX, \nCOMP2_OUT-\n- - - 23 25 25 - PA15 I/O FT -SPI1_NSS, \nTIM2_ETR, \nEVENTOUT, \nUSART2_RX, \nTIM2_CH1-\n- - - 24 26 26 B2 PB3 I/O FT -SPI1_SCK, \nTIM2_CH2, \nEVENTOUTCOMP2_INM\n- - - 25 27 27 - PB4 I/O FT -SPI1_MISO, \nEVENTOUTCOMP2_INPTable 13. Pin definitions (continued)\nPin number\nPin name \n(function \nafter reset)\nPin type\nI/O structureNotesPin functionsTSSOP14\nUFQFPN20\nTSSOP20\nUFQFPN28\nLQFP32\nUFQFPN32(1)\nWLCSP25Alternate functionsAdditional \nfunctions\nPin descriptions STM32L011x3/4\n40/119 DocID027973 Rev 5- - - 26 28 28 - PB5 I/O FT -SPI1_MOSI, \nLPTIM1_IN1, \nI2C1_SMBA, \nTIM21_CH1COMP2_INP\n- 18 - 27 29 29 A3 PB6 I/O FTf -USART2_TX, \nI2C1_SCL, \nLPTIM1_ETR, \nTIM2_CH3, \nLPUART1_TXCOMP2_INP\n- 19 - 28 30 30 A4 PB7 I/O FTf -USART2_RX, \nI2C1_SDA, \nLPTIM1_IN2, \nTIM2_CH4, \nLPUART1_RXCOMP2_INP, \nVREF_PVD_IN\n12 01 13 1 3 1 A 5 P B 9 - B O O T 0 I B - -BOOT0 (Boot \nmemory selection)\n----- 3 2 - P B 8 I / O F T f -USART2_TX, \nEVENTOUT, \nI2C1_SCL, \nSPI1_NSS-\n---- 3 2 -- V S S S -(5)--\n----1 1- V D D S -(6)--\n1. VSS pins are connected to the exposed pad (see Figure 35: UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch \nquad flat package outline ).\n2. Device reset input/internal reset output (active low). 3. Analog power supply.4. On TSSOP14 package, V\nDDA is internally connected to VDD.\n5. Digital and analog ground.\n6. Digital power supply.7. PA14 pin on TSSOP14 package acts as an output pin when the embedded bootloader is active (SPI1_MISO). On empty \ndevices (devices from factory), the boot loader is active due to the empty che ck mechanism (refer to RM0377 reference \nmanual). PA14 pin also acts as SWCLK. When programming devices  in TSSOP14 for the first time, it is necessary to use the \n"connect under reset" method and the SWD interface to disable the bootloader by dr iving this PA14/SWCLK pin.Table 13. Pin definitions (continued)\nPin number\nPin name \n(function \nafter reset)\nPin type\nI/O structureNotesPin functionsTSSOP14\nUFQFPN20\nTSSOP20\nUFQFPN28\nLQFP32\nUFQFPN32(1)\nWLCSP25Alternate functionsAdditional \nfunctions\nSTM32L011x3/4 Pin descriptions\nDocID027973 Rev 5 41/119         \nTable 14. Alternate functions\nPortsAF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7\nSPI1/USART2/\nTIM21/\nEVENTOUT/\nSYS_AFSPI1/I2C1/\nLPTIMLPUART1/\nLPTIM/TIM2/\nEVENTOUT/\nSYS_AFI2C1/LPTIM/\nEVENTOUTI2C1/USART2/L\nPUART1/\nEVENTOUTSPI1/TIM2/21LPUART1/EVE\nVENTOUTCOMP1/2\nPort APA0 USART2_RX LPTIM1_IN1 TIM2_CH1 - USART 2_CTS TIM2_ETR LPUART1_RX COMP1_OUT\nPA1 EVENTOUT LPTIM1_IN2 TIM2_CH2 I2C1_SMBAUSART2_RTS_\nDETIM21_ETR LPUART1_TX -\nPA2 TIM21_CH1 - TIM2_CH3 - USART2_TX - LPUART1_TX COMP2_OUT\nPA3 TIM21_CH2 - TIM2_CH4 - USART2_RX - LPUART1_RX -\nPA4 SPI1_NSS LPTIM1_IN1 LPTIM1_ETR I2C1_SC L USART2_CK TIM2_ETR LPUART1_TX COMP2_OUT\nPA5 SPI1_SCK LPTIM1_IN2 TIM2_ETR - - TIM2_CH1 - -\nPA6 SPI1_MISO LPTIM1_ETR - - LPUART1_CTS - EVENTOUT COMP1_OUT\nPA7 SPI1_MOSI LPTIM1_OUT - - USART 2_CTS TIM21_ETR EVENTOUT COMP2_OUT\nPA8 MCO - LPTIM1_IN1 EVENTOUT USART2_CK TIM2_CH1 - -\nPA9 MCO I2C1_SCL LPTIM1_OUT - USART2_TX TIM21_CH2 - COMP1_OUT\nPA10 TIM21_CH1 I2C1_SDA RTC_REFIN - USART2_RX TIM2_CH3 - COMP1_OUT\nPA11 SPI1_MISO LPTIM1_OUT EVENTOUT - USART2_CTS TIM21_CH2 - COMP1_OUT\nPA12 SPI1_MOSI - EVENTOUT -USART2_RTS_\nDE- - COMP2_OUT\nPA13 SWDIO LPTIM1_ETR - I2C1_SDA - SPI1_SCK LPUART1_RX COMP1_OUT\nPA14 SWCLK LPTIM1_OUT - I2C1_SMBA USA RT2_TX SPI1_MISO LPUART1_TX COMP2_OUT\nPA15 SPI1_NSS - TIM2_ETR EVENTOUT USART2_RX TIM2_CH1 - -\nPin descriptions STM32L011x3/4\n42/119 DocID027973 Rev 5\nPort BPB0 EVENTOUT SPI1_MISO TIM2_CH2 -USART2_RTS_\nDETIM2_CH3 - -\nPB1 USART2_CK SPI1_MOSI LPTIM1_IN1 -LPUART1_RTS_\nDETIM2_CH4 - -\nPB2 - - LPTIM1_OUT - - - - -\nPB3 SPI1_SCK - TIM2_CH2 - EVENTOUT - - -PB4 SPI1_MISO - EVENTOUT - - - - -\nPB5 SPI1_MOSI - LPTIM1_IN1 I2C1_SMBA - TIM21_CH1 - -\nPB6 USART2_TX I2C1_SCL LPTIM1_ETR - - TIM2_CH3 LPUART1_TX -PB7 USART2_RX I2C1_SDA LPTIM1_IN2 - - TIM2_CH4 LPUART1_RX -\nPB8 USART2_TX - EVENTOUT - I2C1_SCL SPI1_NSS - -\nP B 9 -- - - - ---\nPort CP C 1 4 -- - - - ---\nP C 1 5 -- - - - ---Table 14. Alternate functions (continued)\nPortsAF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7\nSPI1/USART2/\nTIM21/\nEVENTOUT/\nSYS_AFSPI1/I2C1/\nLPTIMLPUART1/\nLPTIM/TIM2/\nEVENTOUT/\nSYS_AFI2C1/LPTIM/\nEVENTOUTI2C1/USART2/L\nPUART1/\nEVENTOUTSPI1/TIM2/21LPUART1/EVE\nVENTOUTCOMP1/2\nDocID027973 Rev 5 43/119STM32L011x3/4 Memory mapping\n435 Memory mapping\nRefer to the product line reference manual for details on the memory mapping as well as the \nboundary addresses for all peripherals.\nElectrical characteristics STM32L011x3/4\n44/119 DocID027973 Rev 56 Electrical characteristics\n6.1 Parameter conditions\nUnless otherwise specified, all voltages are referenced to VSS.\n6.1.1 Minimum and maximum values\nUnless otherwise specified the minimum and ma ximum values are guaranteed in the worst \nconditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at T\nA = 25 °C and TA = TAmax (given by \nthe selected temperature range).\nData based on characterization results, design  simulation and/or technology characteristics \nare indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean±3 σ).\n6.1.2 Typical values\nUnless otherwise specified, typical data are based on TA = 25 °C, VDD = 3.6 V (for the \n1.65 V ≤ VDD≤ 3.6 V voltage range). They are given only as design guidelines and are not \ntested.\nTypical ADC accuracy values are determined by characterization of a batch of samples from \na standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated\n (mean±2 σ).\n6.1.3 Typical curves\nUnless otherwise specified, all typical curves  are given only as design guidelines and are \nnot tested.\n6.1.4 Loading capacitor\nThe loading conditions used for pin parameter measurement are shown in Figure 10 .\n6.1.5 Pin input voltage\nThe input voltage measurement on a pin of the device is described in Figure 11 .\n         \nFigure 10. Pin loading conditions Figure 11. Pin input voltage\nDL\x14\x1a\x1b\x18\x14F&\x03 \x03\x18\x13\x03S)0&8\x03SLQ\nDL\x14\x1a\x1b\x18\x15F0&8\x03SLQ\n9,1\nDocID027973 Rev 5 45/119STM32L011x3/4 Electrical characteristics\n936.1.6 Power supply scheme\nFigure 12. Power supply scheme\n1. On TSSOP14 package, VDDA is internally connected to VDD.\n2. VSSA is internally connected to VSS on all packages. \n6.1.7 Current consumption measurement\nFigure 13. Current consum ption measurement scheme06Y\x16\x19\x14\x16\x189\x14$QDORJ\x1d\x03\n5&\x0f3//\x0f&203\x0f\n«\x119\'\'*3\x03,\x122V287\n,1.HUQHO\x03ORJLF\x03\n\x0b&38\x0f\x03\n\'LJLWDO\x03\t\x03\n0HPRULHV\x0c\x03\x036WDQGE\\\x10SRZHU\x03FLUFXLWU\\\n\x0b26&\x16\x15\x0f57&\x0f:DNH\x10XS\x03\nORJLF\x0f\x0357&\x03EDFNXS\x03\nUHJLVWHUV\x0c\n1\x03î\x03\x14\x13\x13\x03Q)\x03\n\x0e\x03\x14\x03î\x03\x14\x13\x03\x97)5HJXODWRU\n966\n9\'\'$\n966$$\'&\n/HYHO\x03VKLIWHU,2\n/RJLF\n9\'\'\n\x14\x13\x13\x03Q)\x03\x0e\x03\x14\x03\x97)9\'\'$\n06Y\x16\x17\x1a\x14\x149\x141[9\'\',\'\'\n1\x03î\x03\x14\x13\x13\x03Q)\x03\n\x0e\x03\x14\x03î\x03\x14\x13\x03\x97)1[9669\'\'$\nElectrical characteristics STM32L011x3/4\n46/119 DocID027973 Rev 56.2 Absolute maximum ratings\nStresses above the absolute maximum ratings listed in Table 15: Voltage characteristics , \nTable 16: Current characteristics , and Table 17: Thermal characteristics  may cause \npermanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied.  Exposure to maximum rating conditions for \nextended periods may affect device reliability. Device mission profile (application conditions) \nis compliant with JEDEC JESD47 Qualificat ion Standard. Extended mission profiles are \navailable on demand. \n          Table 15. Voltage characteristics\nSymbol Ratings Min Max Unit\nVDD–VSSExternal main supply voltage \n(including VDDA, VDD)(1)\n1. All main power (VDD, VDDA) and ground (VSS, VSSA) pins must always be connected to the external power \nsupply, in the permitted range.–0.3 4.0\nV\nVIN(2)\n2.  VIN maximum must always be respected. Refer to Table 16  for maximum allowed injected current values.Input voltage on FT and FTf pins VSS − 0.3 VDD+4.0\nInput voltage on TC pins VSS − 0.3 4.0\nInput voltage on BOOT0 VSS VDD + 4.0\nInput voltage on any other pin VSS − 0.3 4.0\n|ΔVDD| Variations between different VDDx power pins - 50\nmV\n|VDDA-VDDx|Variations between any VDDx and VDDA power \npins(3)\n3. It is recommended to power VDD and VDDA from the same source. A maximum difference of 300 mV \nbetween VDD and VDDA can be tolerated during power-up and device operation. its value does not need to \nrespect this rule.- 300\n|ΔVSS| Variations between all different ground pins - 50\nVESD(HBM)Electrostatic discharge voltage \n(human body model)see Section 6.3.11\nDocID027973 Rev 5 47/119STM32L011x3/4 Electrical characteristics\n93          Table 16. Current characteristics\nSymbol Ratings  Max. Unit\nΣIVDD(2)Total current into sum of all VDD power lines (source)(1)\n1. All main power (VDD, VDDA) and ground (VSS, VSSA) pins must always be connected to the external power \nsupply, in the permitted range.105\nmAΣIVSS(2)\n2. This current consumption must be correctly distri buted over all I/Os and control pins. The total output \ncurrent must not be sunk/sourced between two consecut ive power supply pins referring to high pin count \nLQFP packages.Total current out of sum of all VSS ground lines (sink)(1)105\nIVDD(PIN)  Maximum current into each VDD power pin (source)(1)100\nIVSS(PIN) Maximum current out of each VSS ground pin (sink)(1)100\nIIOOutput current sunk by any I/O and control pin except FTf \npins16\nOutput current sunk by FTf pins 22\nOutput current sourced by any I/O and control pin -16\nΣIIO(PIN)(3)\n3. These values apply only to STM32L01 1GxUx part number (UFQFPN28 package).Total output current sunk by sum of all IOs and control \npins(4)\n4. This current consumption must be correctly distributed ov er all I/Os and control pins. In particular, it must \nbe located the closest possible to the couple of supply and ground, and distributed on both sides.45\nTotal output current sourced by  sum of all IOs and control \npins-45\nΣIIO(PIN)Total output current sunk by sum of all IOs and control \npins(2) 90\n Total output current sourced by sum of all IOs and control \npins(2) -90\nIINJ(PIN)Injected current on FT, FFf, RST and B pins -5/+0(5) \n5. Positive current injection is not possible on these I/Os. A negative injection is induced by VIN<VSS. IINJ(PIN)  \nmust never be exceeded. Refer to Table 15  for maximum allowed input voltage values.Injected current on TC pin ± 5(6)\n6. A positive injection is induced by VIN > VDD while a negative injection is induced by VIN < VSS. IINJ(PIN)  \nmust never be exceeded. Refer to Table 15: Voltage characteristics  for the maximum allowed input voltage \nvalues.ΣIINJ(PIN) Total injected current (sum of all I/O and control pins)(7)\n7. When several inputs are submitted to a current injection, the maximum ΣIINJ(PIN)  is the absolute sum of the \npositive and negative injected currents (instantaneous values).± 25\nTable 17. Thermal characteristics\nSymbol Ratings  Value Unit\nTSTG Storage temperature range –65 to +150 °C\nTJ Maximum junction temperature 150 °C\nElectrical characteristics STM32L011x3/4\n48/119 DocID027973 Rev 56.3 Operating conditions\n6.3.1 General operating conditions\n         Table 18. General operating conditions\nSymbol Parameter  Conditions Min Max Unit\nfHCLK Internal AHB clock frequency - 0 32\nMHz fPCLK1 Internal APB1 clock frequency - 0 32\nfPCLK2 Internal APB2 clock frequency - 0 32\nVDD Standard operating voltageBOR detector disabled 1.65 3.6\nVBOR detector enabled, \nat power on1.8 3.6\nBOR detector disabled, \nafter power on1.65 3.6\nVDDAAnalog operating voltage\n(all features)Must be the same voltage \nas VDD(1) 1.65 3.6 V\nVINInput voltage on FT, FTf and RST pins(2)2.0 V ≤ VDD ≤ 3.6 V -0.3 5.5\nV1.65 V ≤ VDD ≤ 2.0 V -0.3 5.2\nInput voltage on BOOT0 pin - 0 5.5Input voltage on TC pin - -0.3 V\nDD+0.3\nPDPower dissipation at TA = 85 °C (range 6) \nor TA =105 °C (rage 7) (3)LQFP32 package - 333\nmWUFQFPN32 package - 513\nUFQFPN28 package - 206\nWLCSP25 package - 286\nTSSOP20 package - 270UFQFPN20 package - 196\nTSSOP14 package - 210\nPower dissipation at T\nA = 125 °C (range \n3) (3)LQFP32 package - 83\nUFQFPN32 package - 128\nUFQFPN28 package - 52\nWLCSP25 package - 71TSSOP20 package - 67\nUFQFPN20 package - 49\nTSSOP14 package - 53\nDocID027973 Rev 5 49/119STM32L011x3/4 Electrical characteristics\n93         \n6.3.2 Embedded reset and power control block characteristics\nThe parameters given in the following table are derived from the tests performed under the \nambient temperature condition summarized in Table 18 .\n          TA Temperature rangeMaximum power \ndissipation (range 6)–40 85\n°CMaximum power \ndissipation (range 7)–40 105\nMaximum power \ndissipation (range 3)–40 125\nTJ Junction temperature range (range 6) -40 °C ≤ TA ≤ 85 ° –40 105\nJunction temperature range (range 7) -40 °C ≤ TA ≤ 105 °C –40 125\nJunction temperature range (range 3) -40 °C ≤ TA ≤ 125 °C –40 130\n1. It is recommended to power VDD and VDDA from the same source. A maximum difference of 300 mV between VDD and \nVDDA can be tolerated during power-up and normal operation.\n2. To sustain a voltage higher than VDD+0.3V, the internal pull-up/pull-down resistors must be disabled.\n3. If TA is lower, higher PD values are allowed as long as TJ does not exceed TJ max (see Table 17: Thermal characteristics \non page 47 ).Table 18. General operating conditions (continued)\nSymbol Parameter  Conditions Min Max Unit\nTable 19. Embedded reset and power control block characteristics\nSymbol Parameter Conditions Min Typ Max Unit\ntVDD(1)VDD rise time rateBOR detector enabled 0 - ∞\nµs/VBOR detector disabled 0 - 1000\nVDD fall time rateBOR detector enabled 20 - ∞\nBOR detector disabled 0 - 1000\nTRSTTEMPO(1)Reset temporizationVDD rising, BOR enabled - 2 3.3\nms\nVDD rising, BOR disabled(2)0.4 0.7 1.6\nVPOR/PDRPower on/power down reset \nthresholdFalling edge 1 1.5 1.65\nVRising edge 1.3 1.5 1.65\nVBOR0 Brown-out reset threshold 0Falling edge 1.67 1.7 1.74\nRising edge 1.69 1.76 1.8\nVBOR1 Brown-out reset threshold 1Falling edge 1.87 1.93 1.97\nRising edge 1.96 2.03 2.07\nVBOR2 Brown-out reset threshold 2Falling edge 2.22 2.30 2.35\nRising edge 2.31 2.41 2.44\nElectrical characteristics STM32L011x3/4\n50/119 DocID027973 Rev 5VBOR3 Brown-out reset threshold 3Falling edge 2.45 2.55 2.6\nVRising edge 2.54 2.66 2.7\nVBOR4 Brown-out reset threshold 4Falling edge 2.68 2.8 2.85\nRising edge 2.78 2.9 2.95\nVPVD0Programmable voltage detector \nthreshold 0Falling edge 1.8 1.85 1.88\nRising edge 1.88 1.94 1.99\nVPVD1 PVD threshold 1Falling edge 1.98 2.04 2.09\nRising edge 2.08 2.14 2.18\nVPVD2 PVD threshold 2Falling edge 2.20 2.24 2.28\nRising edge 2.28 2.34 2.38\nVPVD3 PVD threshold 3Falling edge 2.39 2.44 2.48\nRising edge 2.47 2.54 2.58\nVPVD4 PVD threshold 4Falling edge 2.57 2.64 2.69\nRising edge 2.68 2.74 2.79\nVPVD5 PVD threshold 5Falling edge 2.77 2.83 2.88\nRising edge 2.87 2.94 2.99\nVPVD6 PVD threshold 6Falling edge 2.97 3.05 3.09\nRising edge 3.08 3.15 3.20\nVhyst Hysteresis voltageBOR0 threshold - 40 -\nmVAll BOR and PVD thresholds \nexcepting BOR0-1 0 0-\n1. Guaranteed by characterization results, not tested in production.\n2. Valid for device version without BOR at power up. Please see option "D" in Orderi ng information scheme for more details.Table 19. Embedded reset and power control block characteristics (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nDocID027973 Rev 5 51/119STM32L011x3/4 Electrical characteristics\n936.3.3 Embedded internal  reference voltage\nThe parameters given in Table 21  are based on characterization results, unless otherwise \nspecified.\n         \n          Table 20. Embedded internal reference voltage calibration values\nCalibration value name Description Memory address\nVREFINT_CALRaw data acquired at \ntemperature of 25°C\nVDDA= 3 V0x1FF8 0078 - 0x1FF8 0079\nTable 21. Embedded internal reference voltage(1)\nSymbol Parameter Conditions Min Typ Max Unit\nVREFINT out(2)Internal reference voltage – 40 °C < TJ < +125 °C 1.202 1.224 1.242 V\nTVREFINT Internal reference startup time - - 2 3 ms\nVVREF_MEASVDDA voltage during VREFINT  \nfactory measure-2 . 9 9 3 3 . 0 1 V\nAVREF_MEASAccuracy of factory-measured \nVREFINT  value(3)Including uncertainties \ndue to ADC and VDDA \nvalues-- ± 5 m V\nTCoeff(4)Temperature coefficient–40 °C < TJ < +125 °C - 25 100\nppm/°C\n0 °C < TJ < +50 °C - - 20\nACoeff(4)Long-term stability 1000 hours, T= 25 °C - - 1000 ppm\nVDDCoeff(4)Voltage coefficient 3.0 V < VDDA < 3.6 V - - 2000 ppm/V\nTS_vrefint(4)(5)ADC sampling time when \nreading the internal reference \nvoltage-5 1 0 - µ s\nTADC_BUF(4) Startup time of reference \nvoltage buffer for ADC-- - 1 0 µ s\nIBUF_ADC(4) Consumption of reference \nvoltage buffer for ADC- - 13.5 25 µA\nIVREF_OUT(4)VREF_OUT output current(6)-- - 1 µ A\nCVREF_OUT(4)VREF_OUT output load - - - 50 pF\nILPBUF(4)Consumption of reference \nvoltage buffer for VREF_OUT \nand COMP - - 730 1200 nA\nVREFINT_DIV1(4)1/4 reference voltage - 24 25 26\n% \nVREFINTVREFINT_DIV2(4)1/2 reference voltage - 49 50 51\nVREFINT_DIV3(4)3/4 reference voltage - 74 75 76\n1. Refer to Table 33: Peripheral current c onsumption in Stop and Standby mode  for the value of the internal reference current \nconsumption (IREFINT ). \n2. Guaranteed by test in production.\n3. The internal VREF value is individually measured in produc tion and stored in dedicated EEPROM bytes.\nElectrical characteristics STM32L011x3/4\n52/119 DocID027973 Rev 56.3.4 Supply current characteristics\nThe current consumption is a function of several parameters and factors such as the \noperating voltage, temperature, I/O pin loadi ng, device software conf iguration, operating \nfrequencies, I/O pin switching rate, program lo cation in memory and executed binary code. \nThe current consumption is measured as described in Figure 13: Current consumption \nmeasurement scheme .\nAll Run-mode current consumption measurements  given in this section are performed with a \nreduced code that gives a consumption equival ent to Dhrystone 2.1 code if not specified \notherwise. \nThe current consumption values are derived from the tests performed under ambient \ntemperature and VDD supply voltage conditions summarized in Table 18: General operating \nconditions  unless otherwis e specified. \nThe MCU is placed under the following conditions:\n• All I/O pins are configured in analog input mode\n• All peripherals are disabled ex cept when explicitly mentioned\n• The Flash memory access time and pr efetch is adjusted depending on fHCLK  frequency \nand voltage range to provide the best CPU performance unless otherwise specified.\n• When the peripherals are enabled fAPB1 = fAPB2 = fAPB\n• When PLL is ON, the PLL inputs are equal to HSI = 16 MHz (if internal clock is used) or \nHSE = 16 MHz (if HSE bypass mode is used)\n• The HSE user clock is applied to CK_IN. It follows the characteristic specified in \nTable 35: High-speed external user clock characteristics\n• For maximum current consumption VDD = VDDA = 3.6 V is applied to all supply pins\n• For typical current consumption VDD = VDDA = 3.0 V is applied to all supply pins if not \nspecified otherwise4. Guaranteed by design, not tested in production.\n5. Shortest sampling time can be determined in  the application by multiple iterations.\n6. To guarantee less than 1% VREF_OUT deviation.\nDocID027973 Rev 5 53/119STM32L011x3/4 Electrical characteristics\n93         Table 22. Current consumption in Run mode, code with data processing running from Flash\nSymbol Parameter Conditions fHCLK Typ Max(1)Unit\nIDD\n(Run \nfrom Flash)Supply \ncurrent in \nRun mode, \ncode executed \nfrom Flashf\nHSE = fHCLK  up to \n16 MHz included, f\nHSE = fHCLK /2 above \n16 MHz (PLL ON)(2)Range 3, VCORE =1.2 V\nVOS[1:0]=111 MHz 140 180\nµA 2 MHz 245 290\n4M H z 4 6 0 5 4 0\nRange 2, VCORE =1.5 V, \nVOS[1:0]=10, 4 MHz 0.56 0.65\nmA8 MHz 1.1 1.3\n16 MHz 2.1 2.4\nRange 1, VCORE =1.8 V, \nVOS[1:0]=018 MHz 1.3 1.6\n16 MHz 2.6 3\n32 MHz 5.3 6.5\nMSI clockRange 3, VCORE =1.2 V, \nVOS[1:0]=1165 kHz 34.5 54\nµA 524 kHz 86 120\n4.2 MHz 505 560\nHSI clockRange 2, VCORE =1.5 V, \nVOS[1:0]=10,16 MHz 2.2 2.6\nmA\nRange 1, VCORE =1.8 V, \nVOS[1:0]=0132 MHz 5.4 5.9\n1. Guaranteed by characterization re sults at 125 °C, not tested in production, unless otherwise specified.\n2. Oscillator bypassed (HSEBYP = 1 in RCC_CR register).\nTable 23. Current consumption in Run mode vs code type, \ncode with data processing running from Flash\nSymbol Parameter Conditions fHCLK Typ Unit\nIDD\n(Run \nfrom \nFlash)Supply \ncurrent in Run mode, \ncode \nexecuted from Flashf\nHSE = fHCLK  up to \n16 MHz included, \nfHSE = fHCLK /2 above \n16 MHz (PLL ON)(1)Range 3, V\nCORE =1.2 V, \nVOS[1:0]=11Dhrystone\n4 MHz460\nµACoreMark 440\nFibonacci 330\nwhile(1) 305\nwhile(1), prefetch \nOFF320\nRange 1, \nVOS[1:0]=01, V\nCORE =1.8 VDhrystone\n32 MHz5.4\nmACoreMark 4.9\nFibonacci 5\nwhile(1) 4.35\nwhile(1), prefetch \nOFF3.7\n1. Oscillator bypassed (HSEBYP = 1 in RCC_CR register).\nElectrical characteristics STM32L011x3/4\n54/119 DocID027973 Rev 5Figure 14. IDD vs VDD, at TA= 25 °C, Run mode, code running from \nFlash memory, Range 2, 16 MHz HSE, 1WS\nFigure 15. IDD vs VDD, at TA= 25 °C, Run mode, code running from \nFlash memory, Range 2, HSI16, 1WS06Y\x17\x13\x16\x18\x189\x15ϬϬ͘ϱϭϭ͘ϱϮϮ͘ϱ\nϭ͘ϲ ϭ͘ϴ Ϯ Ϯ͘Ϯ Ϯ͘ϰ Ϯ͘ϲ Ϯ͘ϴ ϯ ϯ͘Ϯ ϯ͘ϰ ϯ͘ϲ/\x18\x18\x03;ŵ\x04Ϳ\ns\x18\x18\x03;sͿ\n\x18ŚƌǇƐƚŽŶĞ\x03Ϯ͘ϭ͕\x03ϭ\x03t^͕\x03d\x04\x03с\x03Ϯϱ\x03Σ\x12\n06Y\x17\x13\x16\x18\x199\x15ϬϬ͘ϱϭϭ͘ϱϮϮ͘ϱ\nϭ͘ϲ ϭ͘ϴ Ϯ Ϯ͘Ϯ Ϯ͘ϰ Ϯ͘ϲ Ϯ͘ϴ ϯ ϯ͘Ϯ ϯ͘ϰ ϯ͘ϲ/\x18\x18\x03;ŵ\x04Ϳ\ns\x18\x18\x03;sͿ\n\x18ŚƌǇƐƚŽŶĞ\x03Ϯ͘ϭ͕\x03ϭ\x03t^͕\x03d\x04\x03с\x03Ϯϱ\x03Σ\x12\nDocID027973 Rev 5 55/119STM32L011x3/4 Electrical characteristics\n93         \n         Table 24. Current consumption in Run mode, code with data processing running from RAM\nSymbol Parameter Conditions fHCLK Typ Max(1)Unit\nIDD (Run \nfrom RAM)Supply current in \nRun mode, code \nexecuted from RAM, Flash \nswitched OFFf\nHSE = fHCLK  up to 16 \nMHz, included \nfHSE = fHCLK /2 above \n16 MHz\n(PLL ON)(2)Range 3, \nVCORE =1.2 V, \nVOS[1:0]=111 MHz 115 140\nµA 2 MHz 205 240\n4 MHz 385 420\nRange 2, \nVCORE =1.5 ,V, \nVOS[1:0]=104 MHz 0.48 0.55\nmA8 MHz 0.935 1.1\n16 MHz 1.8 2\nRange 1, \nVCORE =1.8 V, \nVOS[1:0]=01 8 MHz 1.1 1.4\n16 MHz 2.1 2.532 MHz 4.5 4.9\nMSI clockRange 3, \nV\nCORE =1.2 V, \nVOS[1:0]=1165 kHz 22 38\nµA 524 kHz 67 91\n4.2 MHz 415 450\nHSI16 clock source \n(16 MHz)Range 2, \nVCORE =1.5 V, \nVOS[1:0]=1016 MHz 1.95 2.2\nmA\nRange 1, \nVCORE =1.8 V, \nVOS[1:0]=0132 MHz 4.7 5.2\n1. Guaranteed by char acterization results at 125 °C , not tested in production, unless otherwise specified.\n2. Oscillator bypassed (HSEBYP = 1 in RCC_CR register).\nTable 25. Current consumption in Run mode vs code type, \ncode with data processing running from RAM(1)\nSymbol Parameter Conditions fHCLK Typ Unit\nIDD (Run \nfrom \nRAM)Supply current in \nRun mode, code executed from \nRAM, Flash \nswitched OFFf\nHSE = fHCLK  up to 16 \nMHz, included, \nfHSE = fHCLK /2 above \n16 MHz (PLL ON)(2)Range 3, \nVCORE =1.2 V, \nVOS[1:0]=11Dhrystone\n4 MHz385\nµACoreMark -(3)\nFibonacci 350\nwhile(1) 340\nRange 1, \nVCORE =1.8 V, \nVOS[1:0]=01Dhrystone\n32 MHz4.5\nmACoreMark -(3)\nFibonacci 4.2\nwhile(1) 3\n1. Guaranteed by characterization results, not te sted in production, unless otherwise specified.\n2. Oscillator bypassed (HSEBYP = 1 in RCC_CR register).3. CoreMark code is unable to run from RAM since the RAM size is only 2 Kbytes.\nElectrical characteristics STM32L011x3/4\n56/119 DocID027973 Rev 5         Table 26. Current consumption in Sleep mode\nSymbol Parameter Conditions fHCLK Typ Max(1)Unit\nIDD (Sleep)Supply current \nin Sleep \nmode, Flash \nOFFfHSE = fHCLK  up to \n16 MHz included, \nfHSE = fHCLK /2 \nabove 16 MHz \n(PLL ON)(2)Range 3, \nVCORE =1.2 V, \nVOS[1:0]=111 MHz 36.5 70\nµA2 MHz 58 95\n4 MHz 100 150\nRange 2, \nVCORE =1.5 V, \nVOS[1:0]=104 MHz 125 170\n8 MHz 230 300\n16 MHz 450 540\nRange 1, \nVCORE =1.8 V, \nVOS[1:0]=018 MHz 275 350\n16 MHz 555 65032 MHz 1350 1600\nMSI clockRange 3, \nV\nCORE =1.2 V, \nVOS[1:0]=1165 kHz 15.5 32\n524 kHz 26.5 55\n4.2 MHz 115 160\nHSI16 clock source \n(16 MHz)Range 2, \nVCORE =1.5 V, \nVOS[1:0]=1016 MHz 585 670\nRange 1, \nVCORE =1.8 V, \nVOS[1:0]=0132 MHz 1500 1700\nSupply current \nin Sleep \nmode, Flash ONf\nHSE = fHCLK  up to \n16 MHz included, f\nHSE = fHCLK /2 \nabove 16 MHz (PLL \nON)(2)Range 3, V\nCORE =1.2 V, \nVOS[1:0]=111 MHz 49 88\n2 MHz 69 120\n4 MHz 115 190\nRange 2, \nCORE =1.5 V, \nVOS[1:0]=104 MHz 135 200\n8 MHz 240 340\n16 MHz 460 650\nRange 1, \nVCORE =1.8 V, \nVOS[1:0]=018 MHz 290 400\n16 MHz 565 750\n32 MHz 1350 1900\nMSI clockRange 3, \nVCORE =1.2 V, \nVOS[1:0]=1165 kHz 26.5 46\n524 kHz 38.5 70\n4.2 MHz 125 190\nHSI16 clock source \n(16 MHz)Range 2, \nVCORE =1.5 V, \nVOS[1:0]=1016 MHz 600 760\nRange 1, \nVCORE =1.8 V, \nVOS[1:0]=0132 MHz 1500 1850\n1. Guaranteed by characterization results at 125 °C, not tested in production, unless otherwise specified.\n2. Oscillator bypassed (HSEBYP = 1 in RCC_CR register).\nDocID027973 Rev 5 57/119STM32L011x3/4 Electrical characteristics\n93         Table 27. Current consumption in Low-power Run mode\nSymbol Parameter Conditions Typ Max(1)Unit\nIDD \n(LP Run)Supply \ncurrent in Low-power \nrun modeAll \nperipherals OFF, code \nexecuted \nfrom RAM, Flash \nswitched \nOFF, V\nDD \nfrom 1.65 V \nto 3.6 VMSI clock, 65 kHz\nfHCLK  = 32 kHzTA = -40 °C to 25 °C 5.7 8.1\nµATA = 85 °C 6.5 9\nTA = 105 °C 8 13\nTA = 125 °C 11.5 22\nMSI clock, 65 kHz\nfHCLK  = 65 kHzTA =-40 °C to 25 °C 8.7 11\nTA = 85 °C 9.5 12\nTA = 105 °C 11 15\nTA = 125 °C 15 24\nMSI clock, 131 kHz\nfHCLK  = 131 kHzTA = -40 °C to 25 °C 17 19\nTA = 55 °C 17 19.5\nTA = 85 °C 17.5 20\nTA = 105 °C 19 22\nTA = 125 °C 22.5 31\nAll \nperipherals OFF, code \nexecuted \nfrom Flash, V\nDD from \n1.65 V to \n3.6 VMSI clock, 65 kHz\nfHCLK  = 32 kHzTA = -40 °C to 25 °C 18 22\nTA = 85 °C 20 24\nTA = 105 °C 22 27\nTA = 125 °C 26.5 37\nMSI clock, 65 kHz\nfHCLK  = 65 kHzTA = -40 °C to 25 °C 22 25\nTA = 85 °C 24 27\nTA = 105 °C 26 30\nTA = 125 °C 30.5 39\nMSI clock, 131 kHz\nfHCLK  = 131 kHzTA = -40 °C to 25 °C 32 34\nTA = 55 °C 32.5 35\nTA = 85 °C 34 37\nTA = 105 °C 36 39\nTA = 125 °C 40 47\n1. Guaranteed by characterization results at 125 °C, not tested in production, unless otherwise specified.\nElectrical characteristics STM32L011x3/4\n58/119 DocID027973 Rev 5Figure 16. IDD vs VDD, at TA= -40/25/55/ 85/105/125 °C,  Low-power run mode, \ncode running from RAM, Range 3, MSI (Range 0) at 64 KHz, 0 WS\n         06Y\x17\x13\x16\x18\x1a9\x14\nTable 28. Current consumption in Low-power Sleep mode\nSymbol Parameter Conditions Typ Max(1)Unit\nIDD \n(LP Sleep)Supply \ncurrent in Low-power \nsleep modeAll peripherals \nOFF, V\nDD from \n1.65 V to 3.6 VMSI clock, 65 kHz\nfHCLK  = 32 kHz\nFlash OFFTA = -40 °C to 25 °C 2.5(2)-\nµAMSI clock, 65 kHz\nfHCLK  = 32 kHz\nFlash ONTA = -40 °C to 25 °C 13 19\nTA = 85 °C 15.5 20\nTA = 105 °C 17.5 22\nTA = 125 °C 21 29\nMSI clock, 65 kHz\nfHCLK  = 65 kHz, \nFlash ONTA = -40 °C to 25 °C 13.5 19\nTA = 85 °C 16 20\nTA = 105 °C 18 22\nTA = 125 °C 21.5 29\nMSI clock, 131 kHz\nfHCLK  = 131 kHz, \nFlash ONTA = -40 °C to 25 °C 15.5 21\nTA = 55 °C 17 22\nTA = 85 °C 18 23\nTA = 105 °C 19.5 24\nTA = 125 °C 23.5 31\n1. Guaranteed by characterization results at 125 °C, not tested in production, unl ess otherwise specified.\n2. As the CPU is in Sleep mode, the difference between the cu rrent consumption with Flas h memory ON and OFF (nearly \n12 µA) is the same whatever the clock frequency.\nDocID027973 Rev 5 59/119STM32L011x3/4 Electrical characteristics\n93         \nFigure 17. IDD vs VDD, at TA= -40/25/55/ 85/105/125 °C, Stop mode with RTC enabled \nand running on LSE Low drive\nFigure 18. IDD vs VDD, at TA= -40/25/55/85/105/125 °C, St op mode with RTC disabled, \nall clocks OFFTable 29. Typical and maximum current consumptions in Stop mode\nSymbol Parameter Conditions Typ Max(1)\n1. Guaranteed by characterization results at 125 °C, not  tested in production, unless otherwise specified.Unit\nIDD (Stop) Supply current in Stop modeTA = -40°C to 25°C 0.34 0.99\nµATA = 55°C 0.43 1.9\nTA= 85°C 0.94 4.2\nTA = 105°C 2.0 9\nTA = 125°C 4.9 19\n06Y\x17\x13\x16\x18\x1b9\x14ϬϭϮϯϰϱϲϳ\nϭ͘ϲ ϭ͘ϴ Ϯ Ϯ͘Ϯ Ϯ͘ϰ Ϯ͘ϲ Ϯ͘ϴ ϯ ϯ͘Ϯ ϯ͘ϰ ϯ͘ϲs\x18\x18\x03;sͿͲϰϬΣ\x12\nϮϱΣ\x12\nϱϱΣ\x12\nϴϱΣ\x12\nϭϬϱΣ\x12\nϭϮϱΣ\x12\n06Y\x17\x13\x16\x18\x1c9\x14ϬϭϮϯϰϱϲ\nϭ͘ϲ ϭ͘ϴ Ϯ Ϯ͘Ϯ Ϯ͘ϰ Ϯ͘ϲ Ϯ͘ϴ ϯ ϯ͘Ϯ ϯ͘ϰ ϯ͘ϲs\x18\x18\x03;sͿͲϰϬΣ\x12\nϮϱΣ\x12\nϱϱΣ\x12\nϴϱΣ\x12\nϭϬϱΣ\x12\nϭϮϱΣ\x12\n\nElectrical characteristics STM32L011x3/4\n60/119 DocID027973 Rev 5         \n         \nOn-chip peripheral current consumption\nThe current consumption of the on-chip peripherals is given in the following tables. The \nMCU is placed under the following conditions:\n• all I/O pins are in input mode with a static value at VDD or VSS (no load)\n• all peripherals are disabled unless otherwise mentioned\n• the given value is calculated by measuring the current consumption\n– with all peripherals clocked OFF– with only one peripheral clocked ONTable 30. Typical and maximum current consumptions in Standby mode\nSymbol Parameter Conditions Typ Max(1)Unit\nIDD \n(Standby)Supply current in Standby \nmode Independent watchdog \nand LSI enabledTA = -40 °C to 25 °C 0.8 1.6\nµATA = 55 °C 0.9 1.8\nTA= 85 °C 1 2\nTA = 105 °C 1.25 3\nTA = 125 °C 2 7\nIndependent watchdog \nand LSI OFFTA = -40 °C to 25 °C 0.23 0.6\nTA = 55 °C 0.25 0.7\nTA = 85 °C 0.36 1\nTA = 105 °C 0.62 1.7\nTA = 125 °C 1.35 5\n1. Guaranteed by characterization results at 125 °C, not tested in production, unless otherwise specified\nTable 31. Average current consumption during wakeup\nSymbol parameter System frequencyCurrent \nconsumption \nduring wakeup Unit\nIDD (WU from \nStop)Supply current during wakeup from \nStop modeHSI 1\nmAHSI/4 0,7\nMSI 4,2 MHz 0,7\nMSI 1,05 MHz 0,4\nMSI 65 KHz 0,1\nIDD (Reset) Reset pin pulled down - 0,21\nIDD (Power Up) BOR ON - 0,23\nIDD (WU from \nStandBy)With Fast wakeup set MSI 2,1 MHz 0,5\nWith Fast wakeup disabled MSI 2,1 MHz 0,12\nDocID027973 Rev 5 61/119STM32L011x3/4 Electrical characteristics\n93 \nTable 32. Peripheral current consumption in run or Sleep mode(1)\n1. Data based on differential IDD measurement between all peripherals OFF an one peripheral with clock \nenabled, in the following conditions: fHCLK  = 32 MHz (range 1), fHCLK  = 16 MHz (range 2), fHCLK  = 4 MHz \n(range 3), fHCLK  = 64kHz (Low-power run/sleep), fAPB1 = fHCLK , fAPB2 = fHCLK , default prescaler value for \neach peripheral. The CPU is in Sleep mode in both cases.  No I/O pins toggling. Not tested in production.PeripheralTypical consumption, VDD = 3.0 V, TA = 25 °C\nUnit Range 1, \nVCORE =1.8 V \nVOS[1:0] = 01Range 2, \nVCORE =1.5 V \nVOS[1:0] = 10Range 3, \nVCORE =1.2 V \nVOS[1:0] = 11Low-power \nsleep and \nrun\nAPB1WWDG 2.5 2 1.6 2\nµA/MHz \n(fHCLK )LPUART1 8.3 7.2 5.4 7.2\nI2C1 11 8.2 6.8 8.9\nLPTIM1 14 11 8.7 11\nTIM2 10.5 8.5 6.4 8.5USART2 8.5 6.8 5.4 7.1\nAPB2ADC1\n(2)\n2. HSI oscillator is OFF for this measure.5.0 3.9 3.3 4\nµA/MHz \n(fHCLK )SPI1 4.5 3.5 2.9 3.6\nTIM21 6.8 6.1 4.5 5.6\nDBGMCU 1.7 1.7 1.1 1.4SYSCFG/\nCOMP2.5 2.4 1.6 2.3\nCortex-\nM0+ core \nI/O port GPIOA 7.6 6.3 4.9 6.5\nµA/MHz \n(f\nHCLK )GPIOB 5.1 4.1 3.2 4\nGPIOC 1.1 0.7 0.6 0.8\nAHBCRC 1.5 1.1 1 1.2\nµA/MHz \n(fHCLK )FLASH(3)\n3. These values correspond to the Flash memory dynami c current consumption. The Flash memory static \nconsumption (Flash memory ON) equals  12 µA and does not depend on the frequency.\nThe Flash memory consumption is already taken into account in all the supply cu rrent consumption tables \n(Flash memory ON cases).10 8.5 7 8.5\nDMA1 5.3 4.2 3.5 4.8\nAll enabled 96 80 62 88\nPWR 2.1 1.9 1.4 1.8µA/MHz \n(fHCLK )\nElectrical characteristics STM32L011x3/4\n62/119 DocID027973 Rev 5         \n6.3.5 Wakeup time from low-power mode\nThe wakeup times given in the following table are measured with the MSI or HSI16 RC \noscillator. The clock source us ed to wake up the device d epends on the cu rrent op erating \nmode:\n• Sleep mode: the clock source is the clock that was set before entering Sleep mode\n• Stop mode: the clock source is either the MS I oscillator in the range  configured before \nentering Stop mode, the HSI16 or HSI16/4. \n• Standby mode: the clock source is the MSI oscillator running at 2.1 MHz\nAll timings are derived from tests performed under ambient temperature and VDD supply \nvoltage conditions summarized in Table 18 . \n         Table 33. Peripheral current consumption in Stop and Standby mode\nSymbol PeripheralTypical consumption, TA = 25 °C\nUnit\nVDD=1.8 V VDD=3.0 V\nIDD(PVD / BOR) -0 . 61\nµAIREFINT -1 . 2 5 1 . 3\n- LSE Low drive 0.11 0.16\n- LPTIM1, Input 100 Hz 0.01 0.02\n- LPTIM1, Input 1 MHz 8 9\n- LPUART1 0.025 0.027\n-R T C 0 . 1 0 . 1 9\nTable 34. Low-power mode wakeup timings\nSymbol Parameter Conditions Typ Max Unit\ntWUSLEEP Wakeup from Sleep mode fHCLK  = 32 MHz 7 8\nCPU \ncyclestWUSLEEP_LPWakeup from Low-power sleep mode, \nfHCLK  = 262 kHzfHCLK  = 262 kHz\nFlash enabled78\nfHCLK  = 262 kHz\nFlash switched OFF91 0\nDocID027973 Rev 5 63/119STM32L011x3/4 Electrical characteristics\n93tWUSTOPWakeup from Stop mode, regulator in \nRun modefHCLK  = fMSI = 4.2 MHz 5.1 8\nµsfHCLK  = fHSI = 16 MHz 5.1 7\nfHCLK  = fHSI/4 = 4 MHz 8.1 11\nWakeup from Stop mode, regulator in \nlow-power modefHCLK  = fMSI = 4.2 MHz\nVoltage range 158\nfHCLK  = fMSI = 4.2 MHz\nVoltage range 258\nfHCLK  = fMSI = 4.2 MHz\nVoltage range 358\nfHCLK  = fMSI = 2.1 MHz 7.4 13\nfHCLK  = fMSI = 1.05 MHz 14 23\nfHCLK  = fMSI = 524 kHz 28 38\nfHCLK  = fMSI = 262 kHz 51 65\nfHCLK  = fMSI = 131 kHz 99 120\nfHCLK  = fMSI = 65 kHz 196 260\nfHCLK  = fHSI = 16 MHz 5.1 7\nfHCLK  = fHSI/4 = 4 MHz 8.2 11\nWakeup from Stop mode, regulator in \nlow-power mode, HSI kept running in \nStop modefHCLK  = fHSI = 16 MHz 3.25 -\nWakeup from Stop mode, regulator in \nlow-power mode, code running from \nRAMfHCLK  = fHSI = 16 MHz 4.9 7\nfHCLK  = fHSI/4 = 4 MHz 7.9 10\nfHCLK  = fMSI = 4.2 MHz 4.8 8\ntWUSTDBYWakeup from Standby mode\nFWU bit = 1fHCLK  = fMSI = 2.1 MHz 65 130\nWakeup from Standby mode\nFWU bit = 0fHCLK  = fMSI = 2.1 MHz 2.2 3 msTable 34. Low-power mode wakeup timings (continued)\nSymbol Parameter Conditions Typ Max Unit\nElectrical characteristics STM32L011x3/4\n64/119 DocID027973 Rev 56.3.6 External clock source characteristics\nHigh-speed external user clock generated from an external source\nIn bypass mode the input pin is a standard GPIO.The external clock signal has to respect \nthe I/O characteristics in Section 6.3.12 . However, the recommended clock input waveform \nis shown in Figure 19 .\n         \nFigure 19. High-speed external clock source AC timing diagram\n         Table 35. High-speed external user clock characteristics(1)\n1. Guaranteed by design, not tested in production.Symbol Parameter Conditions Min Typ Max Unit\nfHSE_extUser external clock source \nfrequencyCSS is ON or \nPLL is used18 3 2 M H z\nCSS is OFF, \nPLL not used08 3 2 M H z\nVHSEH CK_IN input pin high level voltage\n-0.7VDD -VDDV\nVHSEL CK_IN input pin low level voltage VSS -0 . 3 VDD\ntw(HSE)\ntw(HSE)CK_IN high or low time 12 - -\nns\ntr(HSE)\ntf(HSE)CK_IN rise or fall time - - 20\nCin(HSE) CK_IN input capacitance - 2.6 - pF\nDuCy(HSE) Duty cycle 45 - 55 %\nIL CK_IN Input leakage current VSS≤VIN≤VDD -- ± 1 µ A\n06Y\x16\x1a\x1b\x1a\x1a9\x14&.B,1(;7(51$/\n670\x16\x15/\x13\x14\x14\x12\x15\x14[[&/2&.6285&(9+6(+\nWI\x0b+6(\x0c W:\x0b+6(\x0c\n,/\x1c\x13\x08\n\x14\x13\x08\n7+6(WWU\x0b+6(\x0cW:\x0b+6(\x0c\nI+6(BH[W9+6(/\nDocID027973 Rev 5 65/119STM32L011x3/4 Electrical characteristics\n93Low-speed external user clock generated from an external source\nThe characteristics given in the following table result from tests performed using a low-\nspeed external clock source, and under ambien t temperature and supply voltage conditions \nsummarized in Table 18 .\n         \nFigure 20. Low-speed external clock source AC timing diagram\nLow-speed external clock generated from a crystal/ceramic resonator\nThe low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic \nresonator oscillator. All th e information given in this  paragraph are based on \ncharacterization results obtained with typical external components specified in Table 37 . In \nthe application, the resonator and the load capacitors have to be placed as close as \npossible to the oscillator pins in order to minimize output distortion an d startup stabilization Table 36. Low-speed external user clock characteristics(1)\n1. Guaranteed by design, not tested in productionSymbol Parameter Conditions Min Typ Max Unit\nfLSE_extUser external clock source \nfrequency\n-- 32.768 1000 kHz\nVLSEHOSC32_IN input pin high level \nvoltage0.7VDD -VDD\nV\nVLSELOSC32_IN input pin low level \nvoltageVSS -0 . 3 VDD\ntw(LSE)\ntw(LSE)OSC32_IN high or low time 465 - -\nns\ntr(LSE)\ntf(LSE)OSC32_IN rise or fall time - - 10\nCIN(LSE) OSC32_IN input capacitance - - 0.6 - pF\nDuCy(LSE) Duty cycle - 45 - 55 %\nIL OSC32_IN Input leakage current VSS≤VIN≤VDD -- ± 1 µ A\nDL\x14\x1b\x15\x16\x16F26&\x16\x15B,1(;7(51$/\n670\x16\x15/[[&/2&. 6285&(9/6(+\nWI\x0b/6(\x0c W:\x0b/6(\x0c\n,/\x1c\x13\x08\n\x14\x13\x08\n7/6(WWU\x0b/6(\x0cW:\x0b/6(\x0c\nI/6(BH[W9/6(/\nElectrical characteristics STM32L011x3/4\n66/119 DocID027973 Rev 5time. Refer to the crystal resonator manufacturer for more details on the resonator \ncharacteristics (frequenc y, package, accuracy).\n         \nNote: For information on selecting the crystal, refer to the application note AN2867 “Oscillator \ndesign guide for ST microcontrollers” available from the ST website http://www.st.com .\nFigure 21. Typical applicati on with a 32.768 kHz crystal\nNote: An external resistor is not required between OSC32_IN and OSC32_OUT and it is forbidden \nto add one.Table 37. LSE oscillator characteristics(1)\nSymbol Parameter Conditions(2)Min(2)Typ Max Unit\nfLSE LSE oscillator frequency - 32.768 - kHz\nGmMaximum critical crystal \ntransconductanceLSEDRV[1:0]=00 \nlower driving capability-- 0 . 5\nµA/VLSEDRV[1:0]= 01 \nmedium low driving capability- - 0.75\nLSEDRV[1:0] = 10 \nmedium high driving capability-- 1 . 7\nLSEDRV[1:0]=11 \nhigher driving capability-- 2 . 7\ntSU(LSE)(3)Startup time  VDD is stabilized - 2 - s\n1. Guaranteed by design, not tested in production.\n2. Refer to the note and caution paragraphs below the table, and to the application note AN2867 “Oscillator design guide for ST \nmicrocontrollers”.\n3. Guaranteed by characterization results, not tested in production. tSU(LSE)  is the startup time measured from the moment it is \nenabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal \nresonator and it can vary significantly with the crystal manuf acturer. To increase speed, address a lower-drive quartz with a \nhigh- driver mode.\n06\x16\x13\x15\x18\x169\x1526&\x16\x15B,1\n26&\x16\x15B287\'ULYH\x03\nSURJUDPPDEOH\x03\nDPSOLILHUI/6(\n\x16\x15\x11\x1a\x19\x1b\x03N+]\x03\nUHVRQDWRU5HVRQDWRU\x03ZLWK\x03LQWHJUDWHG\x03\nFDSDFLWRUV\n&/\x14\n&/\x15\nDocID027973 Rev 5 67/119STM32L011x3/4 Electrical characteristics\n936.3.7 Internal clock source characteristics\nThe parameters given in Table 38  are derived from tests performed under ambient \ntemperature and VDD supply voltage conditions summarized in Table 18 .\nHigh-speed internal 16 MHz (HSI16) RC oscillator\n         \nFigure 22. HSI16 minimum and maxi mum value versus temperatureTable 38. 16 MHz HSI16 oscillator characteristics \nSymbol Parameter Conditions Min Typ Max Unit\nfHSI16 Frequency VDD = 3.0 V - 16 - MHz \nTRIM(1)(2)\n1. The trimming step differs depending on the trimming code. It is usually negativ e on the codes which are \nmultiples of 16 (0x00, 0x10, 0x20, 0x30...0xE0).HSI16 user-\ntrimmed resolutionTrimming code is not a multiple of 16 - ± 0.4 0.7 %\nTrimming code is a multiple of 16 - - ± 1.5 %\nACCHSI16(2)\n2. Guaranteed by characterization re sults, not tested in production.Accuracy of the \nfactory-calibrated \nHSI16 oscillatorVDDA = 3.0 V, TA = 25 °C -1(3)\n3. Guaranteed by test in production.-1(3)%\nVDDA = 3.0 V, TA = 0 to 55 °C -1.5 - 1.5 %\nVDDA = 3.0 V, TA = -10 to 70 °C -2 - 2 %\nVDDA = 3.0 V, TA = -10 to 85 °C -2.5 - 2 %\nVDDA = 3.0 V, TA = -10 to 105 °C -4 - 2 %\nVDDA = 1.65 V to 3.6 V\nTA = -40 to 125 °C-5.45 - 3.25 %\ntSU(HSI16)(2)HSI16 oscillator \nstartup time- - 3.7 6 µs\nIDD(HSI16)(2)HSI16 oscillator \npower consumption- - 100 140 µA\n06Y\x16\x17\x1a\x1c\x149\x14\x10\x19\x11\x13\x13\x08\x10\x18\x11\x13\x13\x08\x10\x17\x11\x13\x13\x08\x10\x16\x11\x13\x13\x08\x10\x15\x11\x13\x13\x08\x10\x14\x11\x13\x13\x08\x13\x11\x13\x13\x08\x14\x11\x13\x13\x08\x15\x11\x13\x13\x08\x16\x11\x13\x13\x08\x17\x11\x13\x13\x08\n\x10\x19\x13 \x10\x17\x13 \x10\x15\x13 \x13 \x15\x13 \x17\x13 \x19\x13 \x1b\x13 \x14\x13\x13 \x14\x15\x13 \x14\x17\x13\x14\x11\x19\x189\x03PLQ\n\x169\x03W\\S\n\x16\x11\x199\x03PD[\n\x14\x11\x19\x189\x03PD[\n\x16\x11\x199\x03PLQ\nElectrical characteristics STM32L011x3/4\n68/119 DocID027973 Rev 5Low-speed internal (LSI) RC oscillator\n         \nMulti-speed internal (MSI) RC oscillator\n         Table 39. LSI oscillator characteristics \nSymbol Parameter Min Typ Max Unit\nfLSI(1)\n1.Guaranteed by test in production.LSI frequency 26 38 56 kHz \nDLSI(2)\n2. This is a deviation for an individual part, once the init ial frequency has been measured.LSI oscillator frequency drift\n0°C ≤ TA ≤ 85°C-10 - 4 %\ntsu(LSI)(3)\n3. Guaranteed by design, not tested in production.LSI oscillator startup time - - 200 µs\nIDD(LSI)(3)LSI oscillator power consumption - 400 510 nA\nTable 40. MSI oscillator characteristics\nSymbol Parameter Condition Typ Max Unit\nfMSIFrequency after factory calibration, done at \nVDD= 3.3 V and TA = 25 °CMSI range 0 65.5 -\nkHz MSI range 1 131 -\nMSI range 2 262 -MSI range 3 524 -\nMSI range 4 1.05 -\nMHz MSI range 5 2.1 -\nMSI range 6 4.2 -\nACC\nMSI Frequency error after factory calibration - ±0.5 - %\nDTEMP(MSI)(1)MSI oscillator frequency drift\n0° C  ≤ TA ≤ 85 °C- ±3- %\nDVOLT(MSI)(1)MSI oscillator frequency drift\n1.65 V ≤ VDD ≤ 3.6 V, TA = 25 °C-- 2 . 5 % / V\nIDD(MSI)(2)MSI oscillator power consumptionMSI range 0 0.75 -\nµAMSI range 1 1 -\nMSI range 2 1.5 -MSI range 3 2.5 -\nMSI range 4 4.5 -\nMSI range 5 8 -\nMSI range 6 15 -\nDocID027973 Rev 5 69/119STM32L011x3/4 Electrical characteristics\n936.3.8 PLL characteristics\nThe parameters given in Table 41  are derived from tests performed under ambient \ntemperature and VDD supply voltage conditions summarized in Table 18 .\n         tSU(MSI) MSI oscillator startup timeMSI range 0 30 -\nµsMSI range 1 20 -\nMSI range 2 15 -MSI range 3 10 -\nMSI range 4 6 -\nMSI range 5 5 -\nMSI range 6, \nVoltage range 1 \nand 23.5 -\nMSI range 6, \nVoltage range 35-\nt\nSTAB(MSI)(2)MSI oscillator stabilization timeMSI range 0 - 40\nµsMSI range 1 - 20\nMSI range 2 - 10MSI range 3 - 4\nMSI range 4 - 2.5\nMSI range 5 - 2MSI range 6, \nVoltage range 1 \nand 2-2\nMSI range 3, \nVoltage range 3-3\nf\nOVER(MSI) MSI oscillator frequency overshootAny range to \nrange 5-4\nMHz\nAny range to \nrange 6-6\n1. This is a deviation for an individual part, once the init ial frequency has been measured.\n2. Guaranteed by characterization results, not tested in production.Table 40. MSI oscillator characteristics (continued)\nSymbol Parameter Condition Typ Max Unit\nTable 41. PLL characteristics\nSymbol ParameterValue\nUnit\nMin Typ Max(1)\nfPLL_INPLL input clock(2)2- 2 4 M H z\nPLL input clock duty cycle 45 - 55 %\nElectrical characteristics STM32L011x3/4\n70/119 DocID027973 Rev 56.3.9 Memory characteristics\nRAM memory\n         fPLL_OUT PLL output clock 2 - 32 MHz\ntLOCKPLL input = 16 MHz\nPLL VCO = 96 MHz- 115 160 µs\nJitter Cycle-to-cycle jitter - ±600 ps\nIDDA(PLL) Current consumption on VDDA - 220 450\nµA\nIDD(PLL) Current consumption on VDD - 120 150\n1. Guaranteed by characterization results, not tested in production.\n2. Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with \nthe range defined by fPLL_OUT .Table 41. PLL characteristics (continued)\nSymbol ParameterValue\nUnit\nMin Typ Max(1)\nTable 42. RAM and hardware registers\nSymbol Parameter  Cond itions Min Typ Max Unit\nVRM Data retention mode(1)\n1. Minimum supply voltage without losing data stored in RAM (in Stop mode or under Reset) or in hardware \nregisters (only in Stop mode).STOP mode (or RESET) 1.65 - - V\nDocID027973 Rev 5 71/119STM32L011x3/4 Electrical characteristics\n93Flash memory and data EEPROM\n         \n         Table 43. Flash memo ry and data EEPROM  characteristics\nSymbol Parameter  Conditions Min Typ Max(1)\n1. Guaranteed by design, not tested in production.Unit\nVDDOperating voltage\nRead / Write / Erase-1 . 6 5 - 3 . 6 V\ntprogProgramming time for \nword or half-pageErasing - 3.28 3.94\nms\nProgramming - 3.28 3.94\nIDDAverage current during \nthe whole programming / erase operation\nT\nA = 25 °C, VDD = 3.6 V- 500 700 µA\nMaximum current (peak) \nduring the whole programming / erase \noperation-1 . 5 2 . 5 m A\nTable 44. Flash memory  and data EEPROM endurance and retention\nSymbol Parameter  ConditionsValue\nUnit\nMin(1)\n1. Guaranteed by characterization re sults, not tested in production.NCYC(2)Cycling (erase / write)\nProgram memory\nTA = -40°C to 105 °C10\nkcyclesCycling (erase / write)\nEEPROM data memory100\nCycling (erase / write)\nProgram memory\nTA = -40°C to 125 °C0.2\nCycling (erase / write)\nEEPROM data memory2\ntRET(2)\n2. Characterization is done according to JEDEC JESD22-A117.Data retention (program memory) after \n10 kcycles at TA = 85 °C\nTRET = +85 °C30\nyearsData retention (EEPROM data memory) \nafter 100 kcycles at TA = 85 °C30\nData retention (program memory) after \n10 kcycles at TA = 105 °C\nTRET = +105 °C\n10Data retention (EEPROM data memory) \nafter 100 kcycles at TA = 105 °C\nData retention (program memory) after \n200 cycles at TA = 125 °C\nTRET = +125 °C\nData retention (EEPROM data memory) \nafter 2 kcycles at TA = 125 °C\nElectrical characteristics STM32L011x3/4\n72/119 DocID027973 Rev 56.3.10 EMC characteristics\nSusceptibility tests are perf ormed on a sample basis duri ng device characterization.\nFunctional EMS (electromagnetic susceptibility)\nWhile a simple application is executed on t he device (toggling 2 LEDs through I/O ports). \nthe device is stressed by two electromagnetic  events until a failure o ccurs. The failure is \nindicated by the LEDs:\n• Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until \na functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.\n• FTB: A Burst of Fast Transient voltage (positive and negative) is applied to VDD and \nVSS through a 100 pF capacitor, until a func tional disturbance occurs. This test is \ncompliant with the IEC 61000-4-4 standard.\nA device reset allows normal operations to be resumed. The test results are given in Table 45 . They are based on the EMS levels and classes \ndefined in application note AN1709.\n         \nDesigning hardened software to avoid noise problems\nEMC characterization and optimization are per formed at component level with a typical \napplication environment and simplified MCU soft ware. It should be noted that good EMC \nperformance is highly dependent on the user application and the software in particular.\nTherefore it is recommended that the user  applies EMC software optimization and \nprequalification tests in re lation with the EMC level requested for his application.\nSoftware recommendationsThe software flowchart must include the m anagement of runaway conditions such as:\n• Corrupted program counter\n• Unexpected reset\n• Critical data corruption (control registers...)\nPrequalification trialsMost of the common failures (unexpected reset and program counter corruption) can be \nreproduced by manually forci ng a low state on the NRST pin or the oscillator pins for 1 \nsecond.Table 45. EMS characteristics\nSymbol Parameter ConditionsLevel/\nClass\nVFESDVoltage limits to be applied on any I/O pin to \ninduce a functional disturbanceVDD = 3.3 V, LQFP32, TA = +25 °C, \nfHCLK = 32 MHz\nconforms to IEC 61000-4-23B\nVEFTBFast transient voltage burst limits to be \napplied through 100 pF on VDD and VSS \npins to induce a functional disturbanceVDD = 3.3 V, LQFP32, TA = +25 °C, \nfHCLK = 32 MHz\nconforms to IEC 61000-4-44A\nDocID027973 Rev 5 73/119STM32L011x3/4 Electrical characteristics\n93To complete these trials, ESD stress can be applie d directly on the device, over the range of \nspecification values. When unexpected behavior is detected, the software can be hardened \nto prevent unrecoverable errors occurring (see application note AN1015).\nElectromagnetic Interference (EMI)\nThe electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O por ts). This emission test is compliant with \nIEC 61967-2 standard which specifies the test board and the pin loading.\n         \n6.3.11 Electrical sens itivity characteristics\nBased on three different tests (ESD, LU) using specific measurement methods, the device is \nstressed in order to determ ine its performance in terms of electrical sensitivity.\nElectrostatic discharge (ESD)\nElectrostatic discharges (a positive then a negative pulse separated by 1 second) are \napplied to the pins of each sample according to each pin combinati on. The sample size \ndepends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the ANSI/JEDEC standard.\n          \nStatic latch-up\nTwo complementary static te sts are required on six pa rts to assess the latch-up \nperformance: \n• A supply overvoltage is applied to each power supply pin\n• A current injection is applied to each input, output and configurable I/O pin\nThese tests are compliant with EIA/JESD 78A IC latch-up standard.Table 46. EMI characteristics\nSymbol Parameter ConditionsMonitored\nfrequency bandMax vs. frequency range \n(32 MHz voltage Range 1)Unit\nSEMI Peak levelVDD = 3.3 V,\nTA = 25 °C,\nLQFP32 package\ncompliant with IEC \n61967-20.1 to 30 MHz -22\ndBµV 30 to 130 MHz -7\n130 MHz to 1GHz -12\nSAE EMI Level 1 -\nTable 47. ESD absolute maximum ratings\nSymbol Ratings Conditions ClassMaximum \nvalue(1)\n1. Guaranteed by characterization re sults, not tested in production.Unit\nVESD(HBM)Electrostatic discharge \nvoltage (human body model)TA = +25 °C, \nconforming to \nANSI/JEDEC JS-00122 0 0 0\nV\nVESD(CDM)Electrostatic discharge \nvoltage (charge device \nmodel)TA = +25 °C, \nconforming to \nANSI/ESD STM5.3.1.C4 500\nElectrical characteristics STM32L011x3/4\n74/119 DocID027973 Rev 5         \n6.3.12 I/O current in jection characteristics\nAs a general rule, current injection to the I/O pins, due to external voltage below VSS or \nabove VDD (for standard pins) should be avoided during normal product operation. \nHowever, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection acci dentally happens, susceptibility tests are performed on a \nsample basis during device characterization.\nFunctional susceptibility to I/O current injection \nWhile a simple application is executed on the device, the device is stressed by injecting \ncurrent into the I/O pins  programmed in floating input mode . While current is  injected into \nthe I/O pin, one at a time, the device is checked for functional failures. \nThe failure is indicated by an out of range parameter: ADC error above a certain limit (higher \nthan 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of –5 µA/+0 µA range), or ot her functional failure (for ex ample reset occurrence oscillator \nfrequency deviation).\nThe test results are given in the Table 49 .\n         Table 48. Electrical sensitivities\nSymbol Parameter Conditions Class\nLU Static latch-up class TA = +125 °C conforming to JESD78A II level A\nTable 49. I/O current injection susceptibility\nSymbol DescriptionFunctional susceptibility \nUnitNegative \ninjectionPositive \ninjection\nIINJInjected current on BOOT0 -0 NA(1)\n1. Current injection is not possible.mA Injected current on all FT pins -5 (2)\n2. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject \nnegative currents.NA(1)\nInjected current on any other pin -5 (2)+5\nDocID027973 Rev 5 75/119STM32L011x3/4 Electrical characteristics\n936.3.13 I/O port characteristics\nGeneral input/output characteristics\nUnless otherwise specified,  the parameters given in Table 50  are derived from tests \nperformed under the conditions summarized in Table 18 . All I/Os are CMOS and TTL \ncompliant.\nTable 50. I/O static characteristics\nSymbol Parameter Conditions Min Typ Max Unit\nVIL Input low level voltageTC, FT, FTf, RST \nI/Os- - 0.3VDD\nV BOOT0 pin - - 0.14VDD(1)\nVIH Input high level voltageAll I/Os except \nBOOT0 pin0.7 VDD --\nBOOT0 pin0.15\nVDD+0.56(1) --\nVhysI/O Schmitt trigger voltage hysteresis \n(2)Standard I/Os - 10% VDD(3)-\nBOOT0 pin - 0.01 -\nIlkg Input leakage current (4)VSS≤VIN≤VDD\nAll I/Os except \nBOOT0 and FTf \nI/Os-- ± 5 0 n A\nBOOT0(5)\nVIN = VDD-+ 2 -\nµA\nBOOT0\nVIN = VSS-0 -\nVDD≤VIN≤5V\nFT I/Os -- 2 0 0\nnA\nVDD≤VIN≤5V\nFTf I/Os -- 5 0 0\nVDD≤VIN≤5V\nBOOT0 - - 10 µA\nRPU Weak pull-up equivalent resistor(6)VIN = VSS 25 45 65 k Ω\nRPD Weak pull-down equivalent resistor(6)VIN = VDD 25 45 65 k Ω\nCIO I/O pin capacitance - - 5 - pF\n1.Guaranteed by characterization, not tested in production\n2. Hysteresis voltage between Schmitt trigger switching levels. Guaranteed by characteri zation results, not tested in production .\n3. With a minimum of 200 mV. Guaranteed by c haracterization results, not tested in production.\n4. The max. value may be exceeded if negative current is injected on adjacent pins.\n5. BOOT0/PB9 pin limitation: typi cal input leakage current = 2 µA  and input frequency limited to 10 kHz (1.65 V < VDD < 2.7 V) \nand 5 MHz (2.7 V < VDD<3 . 6V ) .\n6. Pull-up and pull-down resistor s are designed with a true resistance in seri es with a switchable PMOS/NMOS. This \nMOS/NMOS contribution to the series  resistance is minimum (~10% order).\nElectrical characteristics STM32L011x3/4\n76/119 DocID027973 Rev 5Figure 23. VIH/VIL versus VDD (CMOS I/Os)\nFigure 24. VIH/VIL versus VDD (TTL I/Os)\nOutput driving current\nThe GPIOs (general purpose input/outputs) can si nk or source up to ±8 mA, and sink or \nsource up to ±15 mA with the non-standard VOL/VOH specifications given in Table 51 .\nIn the user application, the number of I/O pi ns which can drive curr ent must be limited to \nrespect the absolute maximum rating specified in Section 6.2 :\n• The sum of the currents sourced by all the I/Os on VDD, plus the maximum Run \nconsumption of the MCU sourced on VDD, cannot exceed the absolute maximum rating \nIVDD(Σ) (see Table 16 ). \n• The sum of the currents sunk by all the I/Os on VSS plus the maximum Run \nconsumption of the MCU sunk on VSS cannot exceed the absolute maximum rating \nIVSS(Σ) (see Table 16 ). 06Y\x16\x17\x1a\x1b\x1c9\x149\'\'\x03\x0b9\x0c9,+PLQ\x03\x15\x11\x13\n9,/PD[\x03\x13\x11\x1a9,/\x129,+\x03\x0b9\x0c\n\x14\x11\x16\n\x15\x11\x13 \x16\x11\x19&026\x03VWDQGDUG\x03\x03UHTXLUHPHQWV\x039,+PLQ\x03 \x03\x13\x11\x1a9\'\'\n9,/PD[\x03 \x03\x13\x11\x169\'\'\n\x13\x11\x19\n\x15\x11\x1a \x16\x11\x13 \x16\x11\x16&026\x03VWDQGDUG\x03\x03UHTXLUHPHQWV\x039 ,/PD[\x03 \x03\x13\x11\x169 \'\'9,+PLQ\x03 \x03\x13\x11\x16\x1c9\'\'\x0e\x13\x11\x18\x1c\x03\x0bDOO\x03SLQV\x03\nH[FHSW\x03%227\x13\x0f\x033&\x14\x18\x0f\x033+\x13\x12\x149\n,+PLQ\x03 \x03\x13\x11\x17\x189\'\'\x0e\x13\x11\x16\x1b\x03IRU\x03\n%227\x13\x0f\x033&\x14\x18\x0f\x033+\x13\x12\x14\n,QSXW\x03UDQJH\x03QRW\x03\nJXDUDQWHHG\n06Y\x16\x17\x1a\x1c\x139\x149\'\'\x03\x0b9\x0c9,+PLQ\x03\x15\x11\x13\n9,/PD[\x03\x13\x11\x1b9,/\x129,+\x03\x0b9\x0c\n\x14\x11\x16\n\x15\x11\x13 \x16\x11\x1977/\x03VWDQGDUG\x03\x03UHTXLUHPHQWV\x039 ,+PLQ\x03 \x03\x15\x039\n9,/PD[\x03 \x03\x13\x11\x169\'\'\n\x13\x11\x1a\n\x15\x11\x1a \x16\x11\x13 \x16\x11\x1677/\x03VWDQGDUG\x03\x03UHTXLUHPHQWV\x039 ,/PD[\x03 \x03\x13\x11\x1b\x039,QSXW\x03UDQJH\x03QRW\x03\nJXDUDQWHHG9,+PLQ\x03 \x03\x13\x11\x16\x1c9\'\'\x0e\x13\x11\x18\x1c\x03\x0bDOO\x03SLQV\x03\nH[FHSW\x03%227\x13\x0f\x033&\x14\x18\x0f\x033+\x13\x12\x149\n,+PLQ\x03 \x03\x13\x11\x17\x189\'\'\x0e\x13\x11\x16\x1b\x03IRU\x03\n%227\x13\x0f\x03\x033&\x14\x18\x0f\x033+\x13\x12\x14\nDocID027973 Rev 5 77/119STM32L011x3/4 Electrical characteristics\n93Output voltage levels\nUnless otherwise specified,  the parameters given in Table 51  are derived from tests \nperformed under ambient temperature and VDD supply voltage conditions summarized in \nTable 18 . All I/Os are CMOS and TTL compliant.\n         Table 51. Output voltage characteristics\nSymbol Parameter Conditions Min Max Unit\nVOL(1)\n1. The IIO current sunk by the device must always respect the absolute maximum rating specified in Table 16 . \nThe sum of the currents sunk by all the I/Os (I/O ports and control pins) must always be respected and \nmust not exceed ΣIIO(PIN) .Output low level voltage for an I/O \npin CMOS port(2), \nIIO = +8 mA\n2.7 V ≤ VDD ≤ 3.6 V\n2. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.-0 . 4\nVVOH(3)\n3. The IIO current sourced by the device must always re spect the absolute maximum rating specified in \nTable 16 . The sum of the currents sourced by all the I/O s (I/O ports and control pins) must always be \nrespected and must not exceed ΣIIO(PIN) .Output high level voltage for an I/O \npinVDD-0.4 -\nVOL (1) Output low level voltage for an I/O \npinTTL port(2), \nIIO =+ 8 mA\n2.7 V ≤VDD ≤ 3.6 V-0 . 4\nVOH (3)(4)\n4. Guaranteed by characterization results, not tested in production.Output high level voltage for an I/O \npinTTL port(2), \nIIO = -6 mA\n2.7 V ≤VDD ≤ 3.6 V2.4 -\nVOL(1)(4) Output low level voltage for an I/O \npinIIO = +15 mA\n2.7 V ≤VDD ≤ 3.6 V-1 . 3\nVOH(3)(4) Output high level voltage for an I/O \npinIIO = -15 mA\n2.7 V ≤ VDD ≤ 3.6 VVDD-1.3 -\nVOL(1)(4) Output low level voltage for an I/O \npinIIO = +4 mA\n1.65 V ≤ VDD < 3.6 V-0 . 4 5\nVOH(3)(4) Output high level voltage for an I/O \npinIIO = -4 mA\n1.65 V ≤ VDD ≤ 3.6 VVDD-0.45 -\nVOLFM+(1)(4) Output low level voltage for an FTf \nI/O pin in Fm+ modeIIO = 20 mA\n2.7 V ≤ VDD ≤ 3.6 V-0 . 4\nIIO = 10 mA\n1.65 V ≤ VDD ≤ 3.6 V-0 . 4\nElectrical characteristics STM32L011x3/4\n78/119 DocID027973 Rev 5Input/output AC characteristics\nThe definition and values of input/output AC characteristics are given in Figure 25  and \nTable 52 , respectively.\nUnless otherwise specified,  the parameters given in Table 52  are derived from tests \nperformed under ambient temperature and VDD supply voltage conditions summarized in \nTable 18 . \n         Table 52. I/O AC characteristics(1)(2)\nOSPEEDRx\n[1:0] bit \nvalue(1)Symbol Parameter Conditions Min Max(3)Unit\n00fmax(IO)out Maximum frequency(4)CL = 50 pF, VDD = 2.7 V to 3.6 V - 400\nkHz\nCL = 50 pF, VDD = 1.65 V to 2.7 V - 100\ntf(IO)out\ntr(IO)outOutput rise and fall timeCL = 50 pF, VDD = 2.7 V to 3.6 V - 125\nns\nCL = 50 pF, VDD = 1.65 V to 2.7 V - 320\n01fmax(IO)out Maximum frequency(4)CL = 50 pF, VDD = 2.7 V to 3.6 V - 2\nMHz\nCL = 50 pF, VDD = 1.65 V to 2.7 V - 0.6\ntf(IO)out\ntr(IO)outOutput rise and fall timeCL = 50 pF, VDD = 2.7 V to 3.6 V - 30\nns\nCL = 50 pF, VDD = 1.65 V to 2.7 V - 65\n10Fmax(IO)out Maximum frequency(4)CL = 50 pF, VDD = 2.7 V to 3.6 V - 10\nMHz\nCL = 50 pF, VDD = 1.65 V to 2.7 V - 2\ntf(IO)out\ntr(IO)outOutput rise and fall timeCL = 50 pF, VDD = 2.7 V to 3.6 V - 13\nns\nCL = 50 pF, VDD = 1.65 V to 2.7 V - 28\n11Fmax(IO)out Maximum frequency(4)CL = 30 pF, VDD = 2.7 V to 3.6 V - 35\nMHz\nCL = 50 pF, VDD = 1.65 V to 2.7 V - 10\ntf(IO)out\ntr(IO)outOutput rise and fall timeCL = 30 pF, VDD = 2.7 V to 3.6 V - 6\nns\nCL = 50 pF, VDD = 1.65 V to 2.7 V - 17\n-tEXTIpwPulse width of external \nsignals detected by the \nEXTI controller-8 - n s\n1. The I/O speed is configured using the OSPEEDRx[1:0] bits. Refer to the line reference m anual for a description of GPIO \nPort configuration register.\n2. BOOT0/PB9 maximum input frequency is 10 kHz (1.65 V < VDD < 2.7 V) and 5 MHz (2.7 V < VDD<3 . 6V ) .\n3. Guaranteed by design. Not tested in production.4. The maximum frequency is defined in Figure 25 .\nDocID027973 Rev 5 79/119STM32L011x3/4 Electrical characteristics\n93Figure 25. I/O AC charac teristics definition \n6.3.14 NRST pin characteristics\nThe NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up \nresistor, RPU , except when it is internally driven low (see Table 53 ).\nUnless otherwise specified,  the parameters given in Table 53  are derived from tests \nperformed under ambient temperature and VDD supply voltage conditions summarized in \nTable 18 . \n         DL\x14\x17\x14\x16\x14G\x14\x13\x08\x1c\x13\x08\n\x18\x13\x08\nWU\x0b,2\x0cRXW\n287387(;7(51$/\n21\x03&/\n0D[LPXP\x03IUHTXHQF\\\x03LV\x03DFKLHYHG\x03LI\x03\x0bWU\x03\x0e\x03WI\x0c\x03\x94\x03\x0b\x15\x12\x16\x0c7\x03DQG\x03LI\x03WKH\x03GXW\\\x03F\\FOH\x03LV\x03\x0b\x17\x18\x10\x18\x18\x08\x0c\x03\nZKHQ\x03ORDGHG\x03E\\\x03& /\x03VSHFLILHG\x03LQ\x03WKH\x03WDEOH\x03³\x03 ,\x122\x03$&\x03FKDUDFWHULVWLFV ´\x11\x03\n\x03\x14\x13\x08\n\x18\x13\x08\n\x1c\x13\x08\n7WI\x0b,2\x0cRXW\nTable 53. NRST pin characteristics\nSymbol Parameter Conditions Min Typ Max Unit\nVIL(NRST)(1)NRST input low level voltage - - - 0.3VDD\nVVIH(NRST)(1)NRST input high level voltage -0.39VDD+\n0.59--\nVOL(NRST)(1)NRST output low level voltageIOL = 2 mA\n2.7 V < VDD < 3.6 V--\n0.4\nIOL = 1.5 mA\n1.65 V < VDD < 2.7 V--\nVhys(NRST)(1)NRST Schmitt trigger voltage \nhysteresis -- 1 0 % VDD(2)-m V\nRPUWeak pull-up equivalent \nresistor(3) VIN = VSS 25 45 65 k Ω\nVF(NRST)(1)NRST input filtered pulse - - - 50 ns\nVNF(NRST)(1)NRST input not filtered pulse - 350 - - ns\n1. Guaranteed by design, not tested in production.\n2. 200 mV minimum value3. The pull-up is designed with a true resist ance in series with a switchable PMOS. This PMOS contribution to the series \nresistance is around 10%.\nElectrical characteristics STM32L011x3/4\n80/119 DocID027973 Rev 5Figure 26. Recommended NRST pin protection \n1. The reset network protects t he device against par asitic resets.\n2. The external capacitor must be placed as close as possibl e to the device. \n3. The user must ensure that the level on the NRST pin can go below the VIL(NRST)  max level specified in \nTable 53 . Otherwise the reset will not be taken into account by the device.\n6.3.15 12-bit ADC characteristics\nUnless otherwise specified,  the parameters given in Table 54  are values derived from tests \nperformed under ambient temperature, fPCLK frequency and VDDA supply voltage conditions \nsummarized in Table 18: General operating conditions .\nNote: It is recommended to perform a calibration after each power-up.\n         DL\x14\x1a\x1b\x18\x17F670\x16\x15/[[5381567\x0b\x15\x0c9\'\'\n)LOWHU,QWHUQDO\x03UHVHW\n\x13\x11\x14\x03\x97)([WHUQDO\x03UHVHW\x03FLUFXLW\x0b\x14\x0c\nTable 54. ADC characteristics\nSymbol Parameter  Conditions Min Typ Max Unit\nVDDAAnalog supply voltage for \nADC ONFast channel 1.65 - 3.6\nV\nStandard channels 1.75(1)-3 . 6\nIDDA (ADC)Current consumption of the \nADC on VDDA1.14 Msps - 200 -\nµA10 ksps - 40 -\nCurrent consumption of the \nADC on VDD(2)1.14 Msps - 70 -\n10 ksps - 1 -\nfADC ADC clock frequencyVoltage scaling Range 1 0.14 - 16\nMHz Voltage scaling Range 2 0.14 - 8\nVoltage scaling Range 3 0.14 - 4\nfS(3)Sampling rate - 0.05 - 1.14 MHz\nfTRIG(3)External trigger frequencyfADC = 16 MHz, \n16-bit resolution- - 941 kHz\n-- - 1 7 1 / fADC\nVAIN Conversion voltage range - 0 - VDDA V\nRAIN(3)External input impedanceSee Equation 1  and \nTable 55  for details-- 5 0 k Ω\nRADC(3)(4)Sampling switch resistance - - - 1 k Ω\nDocID027973 Rev 5 81/119STM32L011x3/4 Electrical characteristics\n93Equation 1: RAIN max formula\nThe simplified formula above ( Equation 1 ) is used to determine the maximum external \nimpedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).CADC(3) Internal sample and hold \ncapacitor-- - 8 p F\ntCAL(3)Calibration timefADC = 16 MHz 5.2 µs\n-8 3 1 / fADC\nWLATENCYADC_DR register write \nlatencyADC clock = HSI161.5 ADC \ncycles + 2 \nfPCLK  cycles-1.5 ADC \ncycles + 3 \nfPCLK cycles-\nADC clock = PCLK/2 - 4.5 -fPCLK\ncycle\nADC clock = PCLK/4 - 8.5 -fPCLK\ncycle\ntlatr(3)Trigger conversion latencyfADC = fPCLK /2 = 16 MHz 0.266 µs\nfADC = fPCLK/2 8.5 1/fPCLK\nfADC = fPCLK /4 = 8 MHz 0.516 µs\nfADC = fPCLK/4 16.5 1/fPCLK\nfADC = fHSI16 = 16 MHz 0.252 - 0.260 µs\nJitterADCADC jitter on trigger \nconversionfADC = fHSI16 -1 - 1 / fHSI16\ntS(3)Sampling timefADC = 16 MHz 0.093 - 10.03 µs\n- 1.5 - 239.5 1/fADC\ntSTAB(3)Power-up time - 0 0 1 µs\ntConV(3) Total conversion time \n(including sampling time)fADC = 16 MHz 0.875 10.81 µs\n-14 to 173 (tS for sampling +12.5 for \nsuccessive approximation)1/fADC\n1. VDDA minimum value can be decreased in spec ific temperature conditions. Refer to Table 55: RAIN max for fADC = 16 \nMHz.\n2. A current consumption proportional to the APB clock frequency has to be added (see Table 32: Peripheral current \nconsumption in run or Sleep mode ).\n3. Guaranteed by design, not tested in production.4. Standard channels have an extra protection resistan ce which depends on supply voltage. Refer to Table 55: RAIN max for \nfADC = 16 MHz .Table 54. ADC characteristics (continued)\nSymbol Parameter  Conditions Min Typ Max Unit\nRAINTS\nfADC CADC 2N2+()ln× ×--------------------------------------------------------------- -RADC– <\nElectrical characteristics STM32L011x3/4\n82/119 DocID027973 Rev 5         \n         Table 55. RAIN max for fADC = 16 MHz(1)\nTs \n(cycles)tS \n(µs)RAIN max for \nfast channels \n(kΩ)RAIN max for standard channels (k Ω)\nVDD > \n2.7 VVDD > \n2.4 VVDD > \n2.0 VVDD > \n1.8 VVDD > \n1.75 VVDD > 1.65 V \nand \nTA > −10 °CVDD > 1.65 V \nand \nTA > 25 °C\n1.5 0.09 0.5 < 0.1 NA NA NA NA NA NA\n3.5 0.22 1 0.2 < 0.1 NA NA NA NA NA\n7.5 0.47 2.5 1.7 1.5 < 0.1 NA NA NA NA\n12.5 0.78 4 3.2 3 1 NA NA NA NA\n19.5 1.22 6.5 5.7 5.5 3.5 NA NA NA < 0.1\n39.5 2.47 13 12.2 12 10 NA NA NA 579.5 4.97 27 26.2 26 24 < 0.1 NA NA 19\n160.5 10.03 50 49.2 49 47 32 < 0.1 < 0.1 42\n1. Guaranteed by design.\nTable 56. ADC accuracy(1)(2)(3)(4)\nSymbol Parameter Conditions Min Typ Max Unit\nET Total unadjusted error\n1.65 V < VDDA < 3.6 V, range \n1/2/3, except for TSSOP14 package-2 4\nLSBEO Offset error - 1 2.5\nEG Gain error - 1 2\nEL Integral linearity error - 1.5 2.5\nED Differential linearity error - 1 1.5\nENOBEffective number of bits 10.2 11\nbits\nEffective number of bits (16-bit mode \noversampling with ratio =256)(5)11.3 12.1 -\nSINAD Signal-to-noise distortion 62 67.8 -\ndB SNRSignal-to-noise ratio 63 68 -\nSignal-to-noise ratio (16-bit mode \noversampling with ratio =256)(5) 70 76 -\nTHD Total harmonic distortion - -81 -68.5\nDocID027973 Rev 5 83/119STM32L011x3/4 Electrical characteristics\n93Figure 27. ADC accuracy characteristicsET Total unadjusted error\n1.65 V < VDDA < 3.6 V, range \n1/2/3, TSSOP14 package-3 5\nLSBEO Offset error - 2 2.5\nEG Gain error - 2 2.5\nEL Integral linearity error - 1.5 2.5\nED Differential linearity error - 1 1.7\nENOBEffective number of bits 9.5 10.5 -\nbits\nEffective number of bits (16-bit mode \noversampling with ratio =256)(5)10.7 11.6 -\nSINAD Signal-to-noise distortion 59 65 -\ndB SNRSignal-to-noise ratio 59 65 -\nSignal-to-noise ratio (16-bit mode \noversampling with ratio =256)(5) 66 73 -\nTHD Total harmonic distortion - -75 -63\n1. ADC DC accuracy values are meas ured after internal calibration.\n2. ADC Accuracy vs. Negative Injection Current: Injecting negativ e current on any of the standard (non-robust) analog input \npins should be avoided as this significantly reduces the ac curacy of the conversion bei ng performed on another analog input. \nIt is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative \ncurrent. \nAny positive injection current within the limits specified for IINJ(PIN)  and ΣIINJ(PIN)  in Section 6.3.12  does not affect the ADC \naccuracy.\n3. Better performance may be achieved in restricted VDDA, frequency and temperature ranges.\n4. In TSSOP14 package, where VDDA pin is shared with VDD pin, I/O toggling should be minimiz ed to reach the values given in \nthe above table. I/O toggling with l oaded I/O pins can generate ripple on VDD/VDDA and degrade the ADC accuracy.\n5. This number is obtained by the test boar d without additional noise, resulting in non-optimized value for oversampling mode.Table 56. ADC accuracy(1)(2)(3)(4)\nSymbol Parameter Conditions Min Typ Max Unit\n(7\x03 \x037RWDO\x038QDMXVWHG\x03(UURU\x1d\x03PD[LPXP\x03GHYLDWLRQ\x03\nEHWZHHQ\x03WKH\x03DFWXDO\x03DQG\x03LGHDO\x03WUDQVIHU\x03FXUYHV\x11(\n2\x03 \x032IIVHW\x03(UURU\x1d\x03PD[LPXP\x03GHYLDWLRQ\x03\nEHWZHHQ\x03WKH\x03ILUVW\x03DFWXDO\x03WUDQVLWLRQ\x03DQG\x03WKH\x03ILUVWLGHDO\x03RQH\x11(\n*\x03 \x03*DLQ\x03(UURU\x1d\x03GHYLDWLRQ\x03EHWZHHQ\x03WKH\x03ODVW\x03\nLGHDO\x03WUDQVLWLRQ\x03DQG\x03WKH\x03ODVW\x03DFWXDO\x03RQH\x11(\n\'\x03 \x03\'LIIHUHQWLDO\x03/LQHDULW\\\x03(UURU\x1d\x03PD[LPXP\x03\nGHYLDWLRQ\x03EHWZHHQ\x03DFWXDO\x03VWHSV\x03DQG\x03WKH\x03LGHDO\x03RQHV\x11(\n/\x03 \x03,QWHJUDO\x03/LQHDULW\\\x03(UURU\x1d\x03PD[LPXP\x03GHYLDWLRQ\x03\nEHWZHHQ\x03DQ\\\x03DFWXDO\x03WUDQVLWLRQ\x03DQG\x03WKH\x03HQG\x03SRLQW\x03FRUUHODWLRQ\x03OLQH\x11\x0b\x14\x0c\x03([DPSOH\x03RI\x03DQ\x03DFWXDO\x03WUDQVIHU\x03FXUYH\n\x0b\x15\x0c\x037KH\x03LGHDO\x03WUDQVIHU\x03FXUYH\x0b\x16\x0c\x03(QG\x03SRLQW\x03FRUUHODWLRQ\x03OLQH\x17\x13\x1c\x18\n\x17\x13\x1c\x17\n\x17\x13\x1c\x16\n\x1a\n\x19\n\x18\n\x17\n\x16\n\x15\n\x14\n\x13\x15\x16 \x17 \x18\x19\x14 \x1a \x17\x13\x1c\x16 \x17\x13\x1c\x17 \x17\x13\x1c\x18 \x17\x13\x1c\x199\'\'$966$\n(2(7\n(/(*\n(\'\n\x14\x03/6%\x03,\'($/\x0b\x14\x0c\x0b\x16\x0c\x0b\x15\x0c\n06\x14\x1c\x1b\x1b\x139\x15\nElectrical characteristics STM32L011x3/4\n84/119 DocID027973 Rev 5Figure 28. Typical connecti on diagram using the ADC\n1. Refer to Table 54: ADC characteristics  for the values of RAIN, RADC and CADC.\n2. Cparasitic  represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the \npad capacitance (roughly 7 pF). A high Cparasitic  value will downgrade conversion accuracy. To remedy \nthis, fADC should be reduced.\n6.3.16 Temperature sensor characteristics\n         \n         06Y\x16\x17\x1a\x14\x159\x149\'\'$\n$,1[\n,/\x93\x18\x13Q$\n975$,1\x0b\x14\x0c\n&SDUDVLWLF9$,197\n5$\'&\x14\x15\x10ELW\nFRQYHUWHU\n&$\'&6DPSOH\x03DQG\x03KROG\x03$\'&\nFRQYHUWHU\nTable 57. Temperature sensor calibration values\nCalibration value name Description Memory address\nTS_CAL2TS ADC raw data acquired at \ntemperature of 130 °C ±5° C ,  \nVDDA= 3 V±10 mV0x1FF8 007E - 0x1FF8 007F\nTable 58. Temperature sensor characteristics\nSymbol Parameter Min Typ Max Unit\nTL(1)\n1. Guaranteed by characterization results, not tested in production.VSENSE  linearity with temperature - ±1 ±2° C\nAvg_Slope(1)Average slope 1.48 1.61 1.75 mV/°C\nV130 Voltage at 130°C ±5°C(2)\n2. Measured at VDD = 3 V ±10 mV. V30 ADC conversion result is stored in the TS_CAL1 byte.640 670 700 mV\nIDDA (TEMP)(3)Current consumption - 3.4 6 µA\ntSTART(3)\n3. Guaranteed by design, not tested in production.Startup time - - 10\nµs\nTS_temp(4)(3)\n4. Shortest sampling time can be determined in the application by multiple iterations.ADC sampling time when reading the \ntemperature10 - -\nDocID027973 Rev 5 85/119STM32L011x3/4 Electrical characteristics\n936.3.17 Comparators\n         \n         Table 59. Comparator 1 characteristics\nSymbol Parameter Conditions Min(1)Typ Max(1)\n1.Guaranteed by characterization, not tested in production.Unit\nVDDA Analog supply voltage - 1.65 3.6 V\nR400K R400K value - - 400 -\nkΩ\nR10K R10K value - - 10 -\nVINComparator 1 input \nvoltage range-0 . 6 - VDDA V\ntSTART Comparator startup time - - 7 10\nµs\ntd Propagation delay(2)\n2. The delay is characterized for 100 mV input step wi th 10 mV overdrive on the inverting input, the non-\ninverting input set to the reference.-- 3 1 0\nVoffset Comparator offset(3)\n3. In TSSOP14 package, where VDDA pin is shared with VDD pin, I/O toggling should be minimized to reach \nthe values given in the above table. I/O toggl ing with loaded I/O pins can generate ripple on VDD/VDDA and \ndegrade the comparator performance.-- ±3 ±10 mV\ndVoffset /dtComparator offset \nvariation in worst voltage \nstress conditions(3)VDDA = 3.6 V\nVIN+ = 0 V\nVIN- = VREFINT\nTA = 25 °C0 1.5 10 mV/1000 h\nICOMP1 Current consumption(4)\n4. Comparator consumption only. Internal reference voltage not included.- - 160 260 nA\nTable 60. Comparator 2 characteristics\nSymbol Parameter Conditions Min Typ Max(1)Unit\nVDDA Analog supply voltage - 1.65 - 3.6 V\nVIN Comparator 2 input voltage range - 0 - VDDA V\ntSTART Comparator startup time Fast mode - 15 20\nµsSlow mode - 20 25\ntd slow Propagation delay(2) in slow mode1.65 V ≤ VDDA ≤ 2.7 V - 1.8 3.5\n2.7 V ≤ VDDA ≤ 3.6 V - 2.5 6\ntd fast Propagation delay(2) in fast mode1.65 V ≤ VDDA ≤ 2.7 V - 0.8 2\n2.7 V ≤ VDDA ≤ 3.6 V - 1.2 4\nVoffset Comparator offset error(3)- ±4 ±20 mV\ndThreshold/\ndtThreshold voltage temperature \ncoefficientVDDA = 3.3V\nTA = 0 to 50 °C\nV- =VREFINT ,\n3/4 VREFINT ,\n1/2 VREFINT ,\n1/4 VREFINT .-1 53 0ppm\n/°C\nElectrical characteristics STM32L011x3/4\n86/119 DocID027973 Rev 56.3.18 Timer characteristics\nTIM timer characteristics\nThe parameters given in the Table 61  are guaranteed by design.\nRefer to Section 6.3.13: I/O port characteristics  for details on the input/output alternate \nfunction characteristics (output compare, i nput capture, external clock, PWM output).\n          ICOMP2 Current consumption(4)Fast mode - 3.5 5\nµA\nSlow mode - 0.5 2\n1. Guaranteed by characterization results, not tested in production.\n2. The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the non-\ninverting input set to the reference.\n3. In TSSOP14 package, where VDDA pin is shared with VDD pin, I/O toggling should be minimized to reach \nthe values given in the above table. I/O toggl ing with loaded I/O pins can generate ripple on VDD/VDDA and \ndegrade the comparator performance.\n4. Comparator consumption only. Internal reference voltage (necessary for comparator operation) is not \nincluded.Table 60. Comparator 2 characteristics (continued)\nSymbol Parameter Conditions Min Typ Max(1)Unit\nTable 61. TIMx(1) characteristics\n1. TIMx is used as a general term to refer to the TIM2 and TIM21 timers.Symbol Parameter Conditions Min Max Unit\ntres(TIM) Timer resolution time1- tTIMxCLK\n fTIMxCLK  = 32 MHz 31.25 - ns\nfEXTTimer external clock \nfrequency on CH1 to CH4 0fTIMxCLK /2 MHz\nfTIMxCLK  = 32 MHz 0 16 MHz\nResTIM Timer resolution - 16 bit\ntCOUNTER16-bit counter clock \nperiod when internal clock is selected (timer’s \nprescaler disabled)- 1 65536 t\nTIMxCLK\n fTIMxCLK  = 32 MHz 0.0312 2048 µs\ntMAX_COUNT Maximum possible count- - 65536 × 65536 tTIMxCLK\n fTIMxCLK  = 32 MHz - 134.2 s\nDocID027973 Rev 5 87/119STM32L011x3/4 Electrical characteristics\n936.3.19 Communications interfaces\nI2C interface  characteristics\nThe I2C interface meets the timings requirements of the I2C-bus specification and user \nmanual rev. 03 for: \n• Standard-mode (Sm) : with a bit rate up to 100 kbit/s\n• Fast-mode (Fm) : with a bit rate up to 400 kbit/s \n• Fast-mode Plus (Fm+) : with a bit rate up to 1 Mbit/s. \nThe I2C timing requirements are guaranteed by design when the I2C peripheral is properly \nconfigured (refer to the reference manual for details) and when the I2CCLK frequency is greater than the minimum given in Table 63 . The SDA and SCL I/O requirements are met \nwith the following restrictions: the SDA and SCL I/O pins are not "true" open-drain. When \nconfigured as open-drain, the PMOS connected between the I/O pin and VDDIOx is disabled, but is still present. Only FTf I/O pins support Fm+ low level output  current \nmaximum requirement (refer to Section 6.3.13: I/O po rt characteristics  for the I2C I/Os \ncharacteristics). \nAll I\n2C SDA and SCL I/Os embed an analog filter (see Table 62  for the analog filter \ncharacteristics). \nThe analog spike filter is compliant with I2C timings requirements only for the following \nvoltage ranges:\n• Fast mode Plus: 2.7 V ≤ VDD ≤ 3.6 V and voltage scaling Range 1\n• Fast mode: \n–2 V  ≤ VDD ≤ 3.6 V and voltage scaling Range 1 or Range 2. \n–VDD < 2 V, voltage scaling Range 1 or Range 2, Cload < 200 pF. \nIn other ranges, the analog filter should be di sabled. The digital filter can be used instead. \nNote: In Standard mode, no spike filter is required. \n         Table 62. I2C analog filter characteristics(1)\n1. Guaranteed by characterization results.Symbol Parameter Conditions Min Max Unit\ntAFMaximum pulse width of spikes that \nare suppressed by the analog filterRange 1\n50(2)\n2. Spikes with widths below tAF(min) are filtered.260(3)\n3. Spikes with widths above tAF(max)  are not filteredns Range 2 -\nRange 3 -\nElectrical characteristics STM32L011x3/4\n88/119 DocID027973 Rev 5         Table 63. I2C frequency in all I2C modes\nSymbol Parameter C ondition Min Unit\nfI2CCLK I2C clock frequencyStandard-mode 2\nMHzFast-mode 8\nFast-mode PlusAnalog filter ON, \nDNF = 018\nAnalog filter OFF, \nDNF = 116\nDocID027973 Rev 5 89/119STM32L011x3/4 Electrical characteristics\n93SPI characteristics\nUnless otherwise specified, th e parameters given in the following tables are derived from \ntests performed under ambient temperature, fPCLKx frequency and VDD supply voltage \nconditions su mmarized in Table 18 .\nRefer to Section 6.3.12: I/O current injection char acteristics  for more details on the \ninput/output alternate function char acteristics (NSS, SCK, MOSI, MISO).\nTable 64. SPI characteristics in voltage Range 1 (1)\nSymbol  Parameter  Cond itions  Min Typ Max Unit\nfSCK\n1/tc(SCK)SPI clock frequencyMaster mode\n--16\nMHzSlave mode receiver 16\nSlave mode Transmitter \n1.71<VDD<3.6V-- 1 2(2)\nSlave mode Transmitter \n2.7<VDD<3.6V-- 1 6(2)\nDuty(SCK)Duty cycle of SPI clock \nfrequencySlave mode 30 50 70 %\ntsu(NSS) NSS setup time Slave mode, SPI presc = 2 4Tpclk - -\nnsth(NSS) NSS hold time Slave mode, SPI presc = 2 2Tpclk - -\ntw(SCKH)\ntw(SCKL)SCK high and low time Master mode Tpclk-2 Tpclk Tpclk+2\ntsu(MI)Data input setup timeMaster mode 3 - -\ntsu(SI) Slave mode 3 - -\nth(MI)Data input hold timeMaster mode 3.5 - -\nth(SI) Slave mode 0 - -\nta(SO Data output access time Slave mode 15 - 36\ntdis(SO) Data output disable time Slave mode 10 - 30\ntv(SO)Data output valid timeSlave mode 1.71<VDD<3.6V - 14 35\nSlave mode 2.7<VDD<3.6V - 14 20\ntv(MO) Master mode - 4 6\nth(SO)Data output hold timeSlave mode 10 - -\nth(MO) Master mode 3 - -\n1. Guaranteed by characterization re sults, not tested in production.\n2. The maximum SPI clock frequency in slave tr ansmitter mode is determined by the sum of tv(SO)  and tsu(MI)  which has to fit \ninto SCK low or high phase preceding the SCK sampling edge.  This value can be achieved when the SPI communicates \nwith a master having tsu(MI)  = 0 while Duty(SCK)  = 50%.\nElectrical characteristics STM32L011x3/4\n90/119 DocID027973 Rev 5         Table 65. SPI characteristics in voltage Range 2 (1)\nSymbol  Parameter  Cond itions  Min Typ Max Unit\nfSCK\n1/tc(SCK)SPI clock frequencyMaster mode\n--8\nMHzSlave mode Transmitter \n1.65<VDD<3.6V8\nSlave mode Transmitter \n2.7<VDD<3.6V8(2)\nDuty(SCK)Duty cycle of SPI clock \nfrequencySlave mode 30 50 70 %\ntsu(NSS) NSS setup time Slave mode, SPI presc = 2 4Tpclk - -\nnsth(NSS) NSS hold time Slave mode, SPI presc = 2 2Tpclk - -\ntw(SCKH)\ntw(SCKL)SCK high and low time Master mode Tpclk-2 Tpclk Tpclk+2\ntsu(MI)Data input setup timeMaster mode 3 - -\ntsu(SI) Slave mode 3 - -\nth(MI)Data input hold timeMaster mode 6 - -\nth(SI) Slave mode 2 - -\nta(SO Data output access time Slave mode 18 - 52\ntdis(SO) Data output disable time Slave mode 12 - 42\ntv(SO) Data output valid timeSlave mode - 16 33\nMaster mode - 4 6\ntv(MO)Data output hold timeSlave mode 11 - -\nth(SO) Master mode 3 - -\n1. Guaranteed by characterization results, not tested in production.\n2. The maximum SPI clock frequency in slave trans mitter mode is determined by the sum of tv(SO)  and tsu(MI)  which has to fit \ninto SCK low or high phase preceding the SCK sampling edge.  This value can be achieved when the SPI communicates \nwith a master having tsu(MI)  = 0 while Duty(SCK)  = 50%.\nDocID027973 Rev 5 91/119STM32L011x3/4 Electrical characteristics\n93         Table 66. SPI characteristics in voltage Range 3 (1)\nSymbol  Parameter  Cond itions  Min Typ Max Unit\n fSCK\n1/tc(SCK)SPI clock frequencyMaster mode\n--2\nMHz\nSlave mode 2(2)\nDuty(SCK)Duty cycle of SPI clock \nfrequencySlave mode 30 50 70 %\ntsu(NSS) NSS setup time Slave mode, SPI presc = 2 4Tpclk - -\nnsth(NSS) NSS hold time Slave mode, SPI presc = 2 2Tpclk - -\ntw(SCKH)\ntw(SCKL)SCK high and low time Master mode Tpclk-2 Tpclk Tpclk+2\ntsu(MI)Data input setup timeMaster mode 3 - -\ntsu(SI) Slave mode 3 - -\nth(MI)Data input hold timeMaster mode 16 - -\nth(SI) Slave mode 14 - -\nta(SO Data output access time Slave mode 30 - 70\ntdis(SO) Data output disable time Slave mode 40 - 80\ntv(SO) Data output valid timeSlave mode - 26.5 47\nMaster mode - 4 6\ntv(MO)Data output hold timeSlave mode 20 - -\nth(SO) Master mode 3 - -\n1. Guaranteed by characterization results, not tested in production.\n2. The maximum SPI clock frequency in slave tr ansmitter mode is determined by the sum of tv(SO)  and tsu(MI)  which has to fit \ninto SCK low or high phase preceding the SCK sampling edge.  This value can be achieved when the SPI communicates \nwith a master having tsu(MI)  = 0 while Duty(SCK)  = 50%.\nElectrical characteristics STM32L011x3/4\n92/119 DocID027973 Rev 5Figure 29. SPI timing diagram - slave mode and CPHA = 0\nFigure 30. SPI timing diagram - slave mode and CPHA = 1(1)\n1. Measurement points are done at CMOS levels: 0.3VDD and 0.7VDD.06Y\x17\x14\x19\x18\x1b9\x14166\x03LQSXW\n&3+$ \x13\n&32/ \x136&.\x03LQSXW&3+$ \x13\n&32/ \x14\n0,62\x03RXWSXW\n026,\x03LQSXWWVX\x0b6,\x0cWK\x0b6,\x0cWZ\x0b6&./\x0cWZ\x0b6&.+\x0cWF\x0b6&.\x0c\nWU\x0b6&.\x0cWK\x0b166\x0c\nWGLV\x0b62\x0cWVX\x0b166\x0c\nWD\x0b62\x0c WY\x0b62\x0c\n1H[W\x03ELWV\x03,1/DVW\x03ELW\x03287\n)LUVW\x03ELW\x03,1)LUVW\x03ELW\x03287 1H[W\x03ELWV\x03287WK\x0b62\x0c WI\x0b6&.\x0c\n/DVW\x03ELW\x03,1\n06Y\x17\x14\x19\x18\x1c9\x14166\x03LQSXW\n&3+$ \x14\n&32/ \x136&.\x03LQSXW&3+$ \x14\n&32/ \x14\n0,62\x03RXWSXW\n026,\x03LQSXWWVX\x0b6,\x0c WK\x0b6,\x0cWZ\x0b6&./\x0cWZ\x0b6&.+\x0c WVX\x0b166\x0cWF\x0b6&.\x0c\nWD\x0b62\x0c WY\x0b62\x0c\n)LUVW\x03ELW\x03287 1H[W\x03ELWV\x03287\n1H[W\x03ELWV\x03,1/DVW\x03ELW\x03287WK\x0b62\x0c WU\x0b6&.\x0cWI\x0b6&.\x0c WK\x0b166\x0c\nWGLV\x0b62\x0c\n)LUVW\x03ELW\x03,1 /DVW\x03ELW\x03,1\nDocID027973 Rev 5 93/119STM32L011x3/4 Electrical characteristics\n93Figure 31. SPI timing diagram - master mode(1)\n1. Measurement points are done at CMOS levels: 0.3VDD and 0.7VDD.DL\x14\x17\x14\x16\x19G6&.\x032XWSXW&3+$ \x13\n026,\n2873870,62\n,1387&3+$ \x13\n/6%\x03287/6%\x03,1&32/ \x13\n&32/ \x14\n%,7\x14\x03287166\x03LQSXW\nWF\x0b6&.\x0c\nWZ\x0b6&.+\x0c\nWZ\x0b6&./\x0cWU\x0b6&.\x0c\nWI\x0b6&.\x0c\nWK\x0b0,\x0c+LJK6&.\x032XWSXW&3+$ \x14\n&3+$ \x14&32/ \x13\n&32/ \x14\nWVX\x0b0,\x0c\nWY\x0b02\x0c WK\x0b02\x0c06%\x03,1 %,7\x19\x03,1\n06%\x03287\nPackage information STM32L011x3/4\n94/119 DocID027973 Rev 57 Package information\nIn order to meet environmental requirements, ST offers these devices in different grades of \nECOPACK® packages, depending on their level of environmental compliance. ECOPACK® \nspecifications, grade definitions and product status  are available at http://www.st.com . \nECOPACK® is an ST trademark.\n7.1 LQFP32 package information\nFigure 32. LQFP32 - 32-pin, 7 x 7 mm, 32-pin low-profile quad flat package outline\n1. Drawing is not to scale.$\n$\x11\n$\x13\n%\x13\n%\x11\n%\n\x11 \x18\x19\x11\x16\x11\x17 \x12\x14\n\x12\x15\n\x13\x12\n!\x11\n,\x11,+!\x11!\x12!\nCB\'!5\'%\x000,!.%\x10\x0e\x12\x15\x00MM3%!4).\'\n0,!.%\n#\n0).\x00\x11\n)$%.4)&)#!4)/.CCC#\n\x167@.&@7\x13E\nDocID027973 Rev 5 95/119STM32L011x3/4 Package information\n115         \nFigure 33. LQFP32 recommended footprint\n1. Dimensions are expr essed in millimeters.Table 67. LQFP32 - 32-pin, 7 x 7 mm, 32-pin low-profile quad flat package \nmechanical data\nSymbolmillimeters inches(1)\n1. Values in inches are converted from mm and rounded to 4 decimal digits.Min Typ Max Min Typ Max\nA  -  - 1.600  -  - 0.0630\nA1 0.050  - 0.150 0.0020  - 0.0059A2 1.350 1.400 1.450 0.0531 0.0551 0.0571\nb 0.300 0.370 0.450 0.0118 0.0146 0.0177\nc 0.090  - 0.200 0.0035  - 0.0079\nD 8.800 9.000 9.200 0.3465 0.3543 0.3622\nD1 6.800 7.000 7.200 0.2677 0.2756 0.2835\nD3  - 5.600  -  - 0.2205  -\nE 8.800 9.000 9.200 0.3465 0.3543 0.3622\nE1 6.800 7.000 7.200 0.2677 0.2756 0.2835\nE3  - 5.600  -  - 0.2205  -\ne  - 0.800  -  - 0.0315  -\nL 0.450 0.600 0.750 0.0177 0.0236 0.0295\nL1  - 1.000  -  - 0.0394  -\nccc  -  - 0.100  -  - 0.0039\nk 0 °3 . 5 °7 ° 0 °3 . 5 °7 °\n\x156?&0?6\x12\x12 \x19\x1a\x12\x17\x12\x18 \x13\x15\n\x13\x16\n\x14\x13\x19\x0e\x17\x10\x17\x0e\x13\x10\n\x17\x0e\x13\x10\n\x11\x0e\x12\x10\x13\x11\x16\x13\x10\x0e\x15\x10\x11\x0e\x12\x10\n\x16\x0e\x11\x10\n\x19\x0e\x17\x10\x10\x0e\x18\x10\n\x16\x0e\x11\x10\nPackage information STM32L011x3/4\n96/119 DocID027973 Rev 5LQFP32 device marking\nThe following figure gives an example of tops ide marking versus pin 1 position identifier \nlocation. \nOther optional marking or inset/upset marks, which depends assembly location, are not \nindicated below.\nFigure 34. Example of LQFP32 marking (package top view) \n1. Parts marked as “ES”, “E” or accompanied by an Engineering Sample notification letter, are not yet \nqualified and therefore not yet ready to be used in  production and any consequences  deriving from such \nusage will not be at ST charge. In no event, ST will  be liable for any customer usage of these engineering \nsamples in production. ST Quality has to be cont acted prior to any decisi on to use these Engineering \nsamples to run qualification activity. 06Y\x16\x1a\x1b\x1a\x1b9\x145HYLVLRQ\x03FRGH670\x16\x15/3URGXFW\x03LGHQWLILFDWLRQ\x0b\x14\x0c\n\'DWH\x03FRGH\n<: :\n3LQ\x03\x14\x03\nLQGHQWLILHU\n\x13\x14\x14.\x177\x19\n5\nDocID027973 Rev 5 97/119STM32L011x3/4 Package information\n1157.2 UFQFPN32 package information\nFigure 35. UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat \npackage outline\n1. Drawing is not to scale.\n2. There is an exposed die pad on the underside of t he UFQFPN package. It is recommended to connect and \nsolder this backside pad to PCB ground.$\x13%\x1bB0(B9\x16\x14\n\x16\x15\n3,1\x03\x14\x03,GHQWLILHU6($7,1*3/$1(&&GGG$\n$\x14\n$\x16H\nE\'\x14\nE(\x15\n/H\n(\x14(\n\'\x15 /\'\nPackage information STM32L011x3/4\n98/119 DocID027973 Rev 5         \nFigure 36. UFQFPN32 recommended footprint\n1. Dimensions are expr essed in millimeters.Table 68. UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat \npackage mechanical data\nSymbolmillimeters inches(1)\n1. Values in inches are converted from mm and rounded to 4 decimal digits.Min Typ Max Min Typ Max\nA 0.500 0.550 0.600 0.0197  0.0217 0.0236\nA1 - - 0.050 - - 0.0020A3  - 0.152  -  - 0.0060 -\nb 0.180 0.230 0.280 0.0071 0.0091 0.0110\nD 4.900 5.000 5.100 0.1929 0.1969 0.2008\nD1 3.400 3.500 3.600 0.1339 0.1378 0.1417\nD2 3.400 3.500 3.600 0.1339 0.1378 0.1417\nE 4.900 5.000 5.100 0.1929 0.1969 0.2008\nE1 3.400 3.500 3.600 0.1339 0.1378 0.1417\nE2 3.400 3.500 3.600 0.1339 0.1378 0.1417\ne  - 0.500  -  -  0.0197  -\nL 0.300 0.400 0.500 0.0118 0.0157 0.0197\nddd - - 0.080 - - 0.0031\n$\x13%\x1bB)3B9\x15\x18\x11\x16\x13\n\x16\x11\x1b\x13\n\x13\x11\x19\x13\n\x16\x11\x17\x18\n\x13\x11\x18\x13\x16\x11\x17\x18\x16\x11\x1b\x13\n\x13\x11\x1a\x18\n\x16\x11\x1b\x13\x13\x11\x16\x13\x18\x11\x16\x13\n\x12\x17\x12\x18\n\x1a\x19\x12\x13\x16 \x14\x13\n\x13\x15\nDocID027973 Rev 5 99/119STM32L011x3/4 Package information\n115Device marking\nThe following figure gives an example of tops ide marking versus pin 1 position identifier \nlocation. \nOther optional marking or inset/upset marks, which depends assembly location, are not \nindicated below.\nFigure 37. Example of UFQFPN32 marking (package top view)\n1. Parts marked as “ES”, “E” or accompanied by an Engineering Sample notification letter, are not yet \nqualified and therefore not yet ready to be used in  production and any consequences  deriving from such \nusage will not be at ST charge. In no event, ST will  be liable for any customer usage of these engineering \nsamples in production. ST Quality has to be cont acted prior to any decisi on to use these Engineering \nsamples to run qualification activity. /\x13\x14\x14.\x17\x19\n06Y\x16\x1a\x1b\x1c\x139\x145HYLVLRQ\x03FRGH3URGXFW\x03LGHQWLILFDWLRQ\x0b\x14\x0c\n3LQ\x03\x14\x03\nLQGHQWLILHU\'DWH\x03FRGH\n<: :\n5\nPackage information STM32L011x3/4\n100/119 DocID027973 Rev 57.3 WLCSP25 pac kage information\nFigure 38. WLCSP25 - 25-ball, 2.133 x 2.07 0 mm, 0.4 mm pitch wafe r level chip scale \npackage outline\n1. Drawing is not to scale.\n         Table 69. WLCSP25 - 25-ball, 2.133 x 2.070 mm, 0.4 mm pitch wafer level chip scale\npackage mechanical data\n Symbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nA 0.525 0.555 0.585 0.0207 0.0219 0.0230\nA1 - 0.175 - - 0.0069 -A2 - 0.380 - - 0.0150 -\nA3\n(2)- 0.025 - - 0.0010 -\nb(3)0.220 0.250 0.280 0.0087 0.0098 0.0110\nD 2.098 2.133 2.168 0.0826 0.0840 0.0854\nE 2.035 2.070 2.105 0.0801 0.0815 0.0829\ne - 0.400 - - 0.0157 -\ne1 - 1.600 - - 0.0630 -\ne2 - 1.600 - - 0.0630 -\nF - 0.2665 - - 0.0105 -:/&63\x15\x18B$\x13\x180B0(B9\x14$\x14\x03\nRULHQWDWLRQ\x03UHIHUHQFH\n:DIHU\x03EDFN\x03VLGH\x1c\x18\n\'HWDLO\x03$\n\x0bURWDWHG\x03\x1c\x13\x83\x0c6HDWLQJ\x03SODQH$\x14%XPS\nE6LGH\x03YLHZ$$\x15\'HWDLO\x03$H\x14\n)\n*\nHH$\x14\x03EDOO\x03ORFDWLRQ\nH\x15\n%XPS\x03VLGH\nHHH=($\n\x18 \x14 $\x16\n=;<\n=FFF\nGGG\x91E\x03\x0b\x15\x18\x03EDOOV\x0c=DDD\n\x17[EEE=\nDocID027973 Rev 5 101/119STM32L011x3/4 Package information\n115Figure 39. WLCSP25 - 25-ball, 2.133 x 2.07 0 mm, 0.4 mm pitch wafe r level chip scale\npackage recommended footprint\n         G - 0.235 - - 0.0093 -\naaa - - 0.100 - - 0.0039\nbbb - - 0.100 - - 0.0039\nccc - - 0.100 - - 0.0039\nddd - - 0.050 - - 0.0020\neee - - 0.050 - - 0.0020\n1. Values in inches are converted from mm and rounded to 4 decimal digits. \n2. Back side coating.\n3. Dimension is measured at the maximum bum p diameter parallel to primary datum Z.\nTable 70. WLCSP25 recommended PCB design rules (0.4 mm pitch)\nDimension Recommended values\nPitch 0.4 mm\nDpad 0.225 mm\nDsm0.290 mm typ. (depends on the soldermask \nregistration tolerance)\nStencil opening 0.250 mmStencil thickness 0.100 mmTable 69. WLCSP25 - 25-ball, 2.133 x 2.070 mm, 0.4 mm pitch wafer level chip scale\npackage mechanical data (continued)\n Symbolmillimeters inches(1)\nMin Typ Max Min Typ Max\n:/&63\x15\x18B$\x13\x180B)3B9\x14\'SDG\n\'VP\nPackage information STM32L011x3/4\n102/119 DocID027973 Rev 5Device marking\nThe following figure gives an example of topside marking versus ball A1 position identifier \nlocation. \nOther optional marking or inset/upset marks, which depends assembly location, are not \nindicated below.\nFigure 40. Example of WLCSP25 marking (package top view)\n1. Parts marked as “ES”, “E” or accompanied by an Engineering Sample notification letter, are not yet \nqualified and therefore not yet ready to be used in  production and any consequences  deriving from such \nusage will not be at ST charge. In no event, ST will  be liable for any customer usage of these engineering \nsamples in production. ST Quality has to be cont acted prior to any decisi on to use these Engineering \nsamples to run qualification activity. /\x13\x14\x17\n<::\n06Y\x17\x13\x16\x13\x169\x143URGXFW\x03LGHQWLILFDWLRQ\x0b\x14\x0c\n\'DWH\x03FRGH\x03 \x03<HDU\x03\x0e\x03ZHHN%DOO\x03$\x14\nLGHQWLILHU\n5HYLVLRQ\x03\nFRGH\n5\nDocID027973 Rev 5 103/119STM32L011x3/4 Package information\n1157.4 UFQFPN28 4 x 4 mm package information\nFigure 41. UFQFPN28 - 28-lead, 4x4 mm, 0.5 mm pitch, ultra thin fine pitch quad flat \npackage outline\n1. Drawing is not to scale.\n         !\x10"\x10?-%?6\x15\'\x14\n(\x14\'\n(\n\'HWDLO\x03=\'HWDLO\x03<\n\'\nTable 71. UFQFPN28 - 28-lead, 4x4 mm, 0.5 m m pitch, ultra thin fine pitch quad flat \npackage mechanical data(1)\nSymbolmillimeters inches\nMin Typ Max Min Typ Max\nA 0.500 0.550 0.600 0.0197 0.0217 0.0236\nA1 - 0.000 0.050 - 0.0000 0.0020\nD 3.900 4.000 4.100 0.1535 0.1575 0.1614\nD1 2.900 3.000 3.100 0.1142 0.1181 0.1220\nE 3.900 4.000 4.100 0.1535 0.1575 0.1614\nE1 2.900 3.000 3.100 0.1142 0.1181 0.1220\nL 0.300 0.400 0.500 0.0118 0.0157 0.0197\nL1 0.250 0.350 0.450 0.0098 0.0138 0.0177\nT  - 0.152  -  - 0.0060  -\nPackage information STM32L011x3/4\n104/119 DocID027973 Rev 5Figure 42. UFQFPN28 recommended footprint\n1. Dimensions are expr essed in millimeters.b 0.200 0.250 0.300 0.0079 0.0098 0.0118\ne  - 0.500  -  - 0.0197 - \n1. Values in inches are converted fr om mm and rounded to 4 decimal digits.Table 71. UFQFPN28 - 28-lead, 4x4 mm, 0.5 m m pitch, ultra thin fine pitch quad flat \npackage mechanical data(1)\nSymbolmillimeters inches\nMin Typ Max Min Typ Max\n\x13\x0e\x13\x10\n\x13\x0e\x13\x10\x13\x0e\x12\x10\n\x13\x0e\x12\x10\x14\x0e\x13\x10\n\x10\x0e\x15\x10\x10\x0e\x15\x15 \x10\x0e\x15\x10\x10\x0e\x15\x10\n\x10\x0e\x13\x10\n!\x10"\x10?&0?6\x12\nDocID027973 Rev 5 105/119STM32L011x3/4 Package information\n115UFQFPN28 device marking\nThe following figure gives an example of tops ide marking versus pin 1 position identifier \nlocation. \nOther optional marking or inset/upset marks, which depends assembly location, are not \nindicated below.\nFigure 43. Example of UFQFPN28 marking (package top view) \n1. Parts marked as “ES”, “E” or accompanied by an Engineering Sample notification letter, are not yet \nqualified and therefore not yet ready to be used in  production and any consequences  deriving from such \nusage will not be at ST charge. In no event, ST will  be liable for any customer usage of these engineering \nsamples in production. ST Quality has to be cont acted prior to any decisi on to use these Engineering \nsamples to run qualification activity. 06Y\x17\x13\x16\x13\x179\x14::5HYLVLRQ\x03FRGH3URGXFW\x03LGHQWLILFDWLRQ\x0b\x14\x0c\n\'DWH\x03FRGH\n3LQ\x03\x14\x03\nLQGHQWLILHU< 5/\x13\x14\x14*\x17\nPackage information STM32L011x3/4\n106/119 DocID027973 Rev 57.5 UFQFPN20 package information\nFigure 44. UFQFPN20 - 20-lead, 3x3 mm, 0.5 mm pitch, ultra thin fine pitch quad flat \npackage outline\n1. Drawing is not to scale.\n         Table 72. UFQFPN20 - 20-lead, 3x3 mm, 0.5 mm pitch, ultra thin fine pitch quad flat \npackage mechanical data\nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nA 0.500 0.550 0.600 0.0197 0.0217 0.0236\nA1 0.000  0.020 0.050 0.0000  0.0008 0.0020\nA3 - 0.152 - - 0.060 -\nD 2.900 3.000 3.100 0.1142 0.1181 0.1220D1 - 2.000 - - 0.0790 -\nE 2.900 3.000 3.100 0.1142 0.1181 0.1220\nE1 - 2.000 - - 0.0790 -L1 0.500 0.550 0.600 0.0197 0.0217 0.0236\nL2 0.300 0.350 0.400 0.0118 0.0138 0.0157\nL3 - 0.200 - 0.0079L5 - 0.150 - 0.0059$\x13$\x18B0(B9\x17\x14\x18\n\x14\x19\x15\x13\x14\x18\'\nH\nEH\n(\n$\x14\n$GGG\n/\x15 \x14\x13/\x14\n$\x16\n/\x18\'\n(\n723\x039,(:\n6,\'(\x039,(: %27720\x039,(:3LQ\x03\x14\n/\x16\n(\x14\'\x14\nDocID027973 Rev 5 107/119STM32L011x3/4 Package information\n115Figure 45. UFQFPN20 - 20-lead, 3x3 mm, 0.5 mm pitch, ultra thin fine pitch quad flat \npackage recommended footprint\n1. Dimensions are expr essed in millimeters.b 0.180 0.250 0.300 0.0071 0.0098 0.0118\ne - 0.500 - - 0.0197 -\nddd - - 0.050 - - 0.0020\n1. Values in inches are converted from mm and rounded to 4 decimal digits.Table 72. UFQFPN20 - 20-lead, 3x3 mm, 0.5 mm pitch, ultra thin fine pitch quad flat \npackage mechanical data (continued)\nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\n!\x10!\x15?&0?6\x12\nPackage information STM32L011x3/4\n108/119 DocID027973 Rev 5UFQFPN20 device marking\nThe following figure gives an example of tops ide marking versus pin 1 position identifier \nlocation. \nOther optional marking or inset/upset marks, which depends assembly location, are not \nindicated below.\nFigure 46. Example of UFQFPN20 marking (package top view) \n1. Parts marked as “ES”, “E” or accompanied by an Engineering Sample notification letter, are not yet \nqualified and therefore not yet ready to be used in  production and any consequences  deriving from such \nusage will not be at ST charge. In no event, ST will  be liable for any customer usage of these engineering \nsamples in production. ST Quality has to be cont acted prior to any decisi on to use these Engineering \nsamples to run qualification activity. 06Y\x17\x13\x16\x13\x189\x145HYLVLRQ\x03FRGH3URGXFW\x03LGHQWLILFDWLRQ\x0b\x14\x0c\n\'DWH\x03FRGH\n3LQ\x03\x14\x03\nLQGHQWLILHU<::/\x13\x14\x14)\n5\nDocID027973 Rev 5 109/119STM32L011x3/4 Package information\n1157.6 TSSOP20 package information\nFigure 47.TSSOP20 – 20-lead thin shrink sm all outline, 6.5 x 4.4 mm, 0.65 mm pitch, \npackage outline\n1. Drawing is not to scale.\n         Table 73. TSSOP20 – 20-lead thin shrink sm all outline, 6.5 x 4.4 mm, 0.65 mm pitch, \npackage mechanical data\nSymbolmillimeters inches(1)\nMin. Typ. Max. Min. Typ. Max.\nA - - 1.200 - - 0.0472\nA1 0.050 - 0.150 0.0020 - 0.0059\nA2 0.800 1.000 1.050 0.0315 0.0394 0.0413\nb 0.190 - 0.300 0.0075 - 0.0118\nc 0.090 - 0.200 0.0035 - 0.0079\nD(2)6.400 6.500 6.600 0.2520 0.2559 0.2598\nE 6.200 6.400 6.600 0.2441 0.2520 0.2598\nE1(3)4.300 4.400 4.500 0.1693 0.1732 0.1772\ne - 0.650 - - 0.0256 -\nL 0.450 0.600 0.750 0.0177 0.0236 0.0295\nL1 - 1.000 - - 0.0394 -<$B0(B9\x16\x14\x15\x13\n&F\n/((\x14\'\n$\x15 $N\nH E\x14\x13\x14\x14\n$\x14\n/\x14DDD6($7,1*\n3/$1(\n&*$8*(\x033/$1(\x13\x11\x15\x18\x03PP\n3,1\x03\x14\n,\'(17,),&$7,21\nPackage information STM32L011x3/4\n110/119 DocID027973 Rev 5         \nFigure 48. TSSOP20 – 20-lead thin shrink sm all outline, 6.5 x 4. 4 mm, 0.65 mm pitch, \npackage footprint\n1. Dimensions are expr essed in millimeters.k 0° - 8° 0° - 8°\naaa - - 0.100 - - 0.0039\n1. Values in inches are converted fr om mm and rounded to four decimal digits.\n2. Dimension “D” does not include mold fl ash, protrusions or gate burrs. Mold  flash, protrusions or gate burrs \nshall not exceed 0.15mm per side.\n3. Dimension “E1” does not include interlead flash or pr otrusions. Interlead flash or protrusions shall not \nexceed 0.25mm per side.Table 73. TSSOP20 – 20-lead thin shrink sm all outline, 6.5 x 4.4 mm, 0.65 mm pitch, \npackage mechanical data (continued)\nSymbolmillimeters inches(1)\nMin. Typ. Max. Min. Typ. Max.\n<$B)3B9\x14\x1a\x11\x14\x13 \x17\x11\x17\x13\x13\x11\x15\x18\x13\x11\x15\x18\n\x19\x11\x15\x18\n\x14\x11\x16\x18\n\x13\x11\x17\x13\x13\x11\x19\x18\x14\x11\x16\x18\n\x14\x15\x13 \x14\x14\n\x14\x13\nDocID027973 Rev 5 111/119STM32L011x3/4 Package information\n115Device marking\nThe following figure gives an example of tops ide marking versus pin 1 position identifier \nlocation. \nOther optional marking or inset/upset marks, which depends assembly location, are not \nindicated below.\nFigure 49. Example of TSSOP20 marking (package top view) \n1. Parts marked as “ES”, “E” or accompanied by an Engineering Sample notification letter, are not yet \nqualified and therefore not yet ready to be used in  production and any consequences  deriving from such \nusage will not be at ST charge. In no event, ST will  be liable for any customer usage of these engineering \nsamples in production. ST Quality has to be cont acted prior to any decisi on to use these Engineering \nsamples to run qualification activity. 06Y\x16\x1a\x1b\x1c\x149\x143LQ\x03\x14\x03\nLQGHQWLILHU\n5HYLVLRQ\x03FRGH \'DWH\x03FRGH3URGXFW\x03LGHQWLILFDWLRQ\x0b\x14\x0c\n\x16\x15/\x13\x14\x14)\x173\x19\n<::5\nPackage information STM32L011x3/4\n112/119 DocID027973 Rev 57.7 TSSOP14 package information\nFigure 50.TSSOP14 – 14-lead thin shrink sm all outline, 5.0 x 4.4 mm, 0.65 mm pitch, \npackage outline\n1. Drawing is not to scale.\n         Table 74. TSSOP14 – 14-lead thin shrink small outline, 5 x 4.4 mm, 0.65 mm pitch, \npackage mechanical data\nSymbolmillimeters inches(1)\n1. Values in inches are converted fr om mm and rounded to four decimal digits.Min. Typ. Max. Min. Typ. Max.\nA - - 1.200 - - 0.0472\nA1 0.050 - 0.150 0.0020 - 0.0059A2 0.800 1.000 1.050 0.0315 0.0394 0.0413\nb 0.190 - 0.300 0.0075 - 0.0118\nc 0.090 - 0.200 0.0035 - 0.0079\nD 4.900 5.000 5.100 0.1929 0.1969 0.2008\nE 6.200 6.400 6.600 0.2441 0.2520 0.2598\nE1 4.300 4.400 4.500 0.1693 0.1732 0.1772\ne - 0.650 - - 0.0256 -\nL 0.450 0.600 0.750 0.0177 0.0236 0.0295\nL1 - 1.000 - - 0.0394 -\nk 0° - 8° 0° - 8°\naaa - - 0.100 - - 0.0039433/0\x11\x14?\x162?-%?6\x11\x11\x11\x14\n#C\n,%%\x11$\n!\x12 !K\nE B\x17\x18\n!\x11\n,\x11AAA3%!4).\'\n0,!.%\n#\'!\'%\x000,!.%\x10\x0e\x12\x15\x00MM\n0).\x00\x11\n)$%.4)&)#!4)/.\nDocID027973 Rev 5 113/119STM32L011x3/4 Package information\n115TSSOP14 device marking\nThe following figure gives an example of tops ide marking versus pin 1 position identifier \nlocation. \nOther optional marking or inset/upset marks, which depends assembly location, are not \nindicated below.\nFigure 51. Example of TSSOP14 marking (package top view) \n1. Parts marked as “ES”, “E” or accompanied by an Engineering Sample notification letter, are not yet \nqualified and therefore not yet ready to be used in  production and any consequences  deriving from such \nusage will not be at ST charge. In no event, ST will  be liable for any customer usage of these engineering \nsamples in production. ST Quality has to be cont acted prior to any decisi on to use these Engineering \nsamples to run qualification activity. \n7.8 Thermal characteristics\nThe maximum chip-junction temperature, TJ max, in degrees Celsius, may be calculated \nusing the following equation:\nTJ max = TA max + (PD max × ΘJA)\nWhere:\n• TA max is the maximum ambient temperature in °C,\n•ΘJA is the package junction-to-ambient thermal resistance, in °C/W,\n• PD max is the sum of PINT max and PI/O max (PD max = PINT max + PI/Omax),\n• PINT max is the product of IDD and VDD, expressed in Watts. Th is is the maximum chip \ninternal power.\nPI/O max represents the maximum power dissipation on  output pins where:\nPI/O max  = Σ (VOL × IOL) + Σ((VDD – VOH) × IOH),\ntaking into account the actual VOL / IOL and VOH / IOH of the I/Os at low and high level in the \napplication.06Y\x16\x1a\x1b\x1a\x1c9\x143LQ\x03\x14\x03\nLQGHQWLILHU\n5HYLVLRQ\x03FRGH \'DWH\x03FRGH3URGXFW\x03LGHQWLILFDWLRQ\x0b\x14\x0c\n/\x13\x14\x14\'\x173\x19\n<::5\nPackage information STM32L011x3/4\n114/119 DocID027973 Rev 5Figure 52. Thermal resistance \n1. The above curves are valid for range 3. \n7.8.1 Reference document\nJESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural \nConvection (Still Air). Available from www.jedec.org.Table 75. Thermal characteristics\nSymbol Parameter Value Unit\nΘJAThermal resistance junction-ambient\nLQFP32 - 7 x 7 mm / 0.8 mm pitch60\n°C/WThermal resistance junction-ambient\nUFQFPN32 - 5 x 5 mm / 0.5 mm pitch39\nThermal resistance junction-ambient\nWLCSP25 - 2.133 x 2.070 mm, 0.4 mm pitch70\nThermal resistance junction-ambient\nUFQFPN28 - 4 x 4 mm, 0.5 mm pitch97\nThermal resistance junction-ambient\nUFQFPN20 - 3 x 3 mm, 0.5 mm pitch102\nThermal resistance junction-ambient\nTSSOP20 - 169 mils74\nThermal resistance junction-ambient\nTSSOP14 - 169 mils95\n06Y\x16\x1a\x1b\x1c\x159\x147HPSHUDWXUH\x03\x0b\x83&\x0c3\'\x03\x0bP:\x0c\n\x13\x18\x13\x13\x14\x13\x13\x13\x14\x18\x13\x13\x15\x13\x13\x13\x15\x18\x13\x13\x16\x13\x13\x13\x16\x18\x13\x13\x17\x13\x13\x13\n\x14\x15\x18 \x14\x13\x13 \x1a\x18 \x18\x13 \x15\x18 \x1376623\x14\x17:/&63\x15\x188)4)31\x15\x138)4)31\x15\x1b8)4)1\x16\x15\n76623\x15\x13/4)3\x16\x15\nDocID027973 Rev 5 115/119STM32L011x3/4 Ordering information\n1158 Ordering information\n         \nFor a list of available options (speed, package, etc.) or for further information on any aspect \nof this device, please contact your nearest ST sales office.Table 76. STM32L011x3/4 ordering information scheme\nExample: STM32  L 011 K 4 T 6  D xxx \nDevice family\nSTM32 = Arm-based 32-bit microcontroller\nProduct type\nL = Low power\nDevice subfamily\n011 = Access line\nPin count\nK = 32 pinsG = 28 pinsE = 25 pinsF = 20 pinsD = 14 pins\nFlash memory size\n3 = 8 Kbytes4 = 16 Kbytes\nPackage\nT = LQFPU = UFQFPN\nY = WLCSPP = TSSOP\nTemperature range\n6 = Industrial temperature range, –40 to 85 °C7 = Industrial temperature range, –40 to 105 °C3 = Industrial temperature range, –40 to 125 °C\nOptions\nNo character = V\nDD range: 1.8 to 3.6 V and BOR enabled\nD = VDD range: 1.65 to 3.6 V and BOR disabled\nPacking\nTR = tape and reelNo character = tray or tube\nRevision history STM32L011x3/4\n116/119 DocID027973 Rev 59 Revision history\n         Table 77. Document revision history\nDate Revision Changes\n07-Dec-2015 1 Initial release.\n11-Feb-2016 2Features : modified current consumption in run mode, \nCortex®-M0+ core frequency range and total number of timers. \nUpdated ADC conversion consumption on cover page. \nUpdated UFQFPN28 pinout: Figure 6: STM32L011x3/4 \nUFQFPN28 pinout  and Table 13: Pin definitions .\nUpdated Table 55: RAIN max for fADC = 16 MHz .\nModified TS_CAL2 description in Table 57: Temperature \nsensor calibration values .\n18-Mar-2016 3Changed minimum comparator supply voltage to 1.65 V \non cover page.\nAdded baudrate allowing to wake up the MCU from Stop \nmode in Section 3.15.3: Low-power universal \nasynchronous receiver transmitter (LPUART) .\nAdded number of fast and standard channels in \nSection 3.10: Analog-to-digital converter (ADC) .\nUpdated Table 16: Current characteristics  to add the \ntotal output current for STM32L011GxUx.\nChanged VDDA minimum value to 1.65 V.in Table 18: \nGeneral operating conditions .\nUpdated Table 26: Current consumption in Sleep mode , \nTable 27: Current consumption in Low-power Run \nmode , Table 28: Current consumption in Low-power \nSleep mode  and Table 30: Typical and  maximum current \nconsumptions in Standby mode .\nSection 6.3.15: 12-bit ADC characteristics :\n–Table 54: ADC characteristics : \nDistinction made between VDDA for fast and standard \nchannels; added note 1.\nUpdated condition for fTRIG measurement.\nAdded note 4. related to RADC and removed \nmeasurement condition.\nUpdated tS and tCONV .\n– Updated equation 1 description.– Updated Table 55: RAIN max for fADC = 16 MHz  for \nf\nADC = 16 MHz and distinction made between fast and \nstandard channels.\n– Updated measurement condition in Table 56: ADC \naccuracy .\nAdded Table 63: USART/LPUART characteristics .\nDocID027973 Rev 5 117/119STM32L011x3/4 Revision history\n11820-Jun-2016 4Updated:\n–Features  in cover page: Stop mode values, channels’ \nnumber of DMA controller, I/Os’ number, number of \nperipherals communication interface.\n–Table 27: Current consumption in Low-power Run \nmode , Table 28: Current consumption in Low-power \nSleep mode , Table 34: Low-power mode wakeup \ntimings , Table 36: Low-speed external user clock \ncharacteristics\n12-Sep-2017 5Removed I/O operation from Table 3: Functionalities \ndepending on the operating power supply range .\nUpdated Section 3.4.4: Boot modes  and added Note 7. \nin Table 13: Pin definitions .\nChanged USARTx_RTS and LPUARTx_RTS into \nUSARTx_RTS_DE and LPUARTx_RTS_DE, respectively in Section 4: Pin descriptions .\nIn Section 5: Memory mapping , replaced memory \nmapping schematic by refe rence to the reference \nmanual. \nUpdated introduction text in Section 6.2: Absolute \nmaximum ratings  to mention device mission profile and \nextended mission profiles.\nAdded note in Table 49: I/O current injection \nsusceptibility . \nUpdated minimum and maximum values of I/O weak \npull-up equivalent resistor (R\nPU) and weak pull-down \nequivalent resistor (RPD) in Table 50: I/O static \ncharacteristics .\nUpdated minimum and maximum values of NRST weak \npull-up equivalent resistor (RPU) in Table 53: NRST pin \ncharacteristics . Added note 2  related to the position of \nthe external capacitor below Figure 26: Recommended \nNRST pin protection .\nUpdated Section : I2C interface characteristics .\nRemoved section USART/LPUART characteristics .\nUpdated Figure 29: SPI timing diagram - slave mode \nand CPHA = 0 , Figure 30: SPI timing diagram - slave \nmode and CPHA = 1(1)  and Figure 31: SPI timing \ndiagram - master mode(1) .Table 77. Document revision history\nDate Revision Changes\nRevision history STM32L011x3/4\n118/119 DocID027973 Rev 5         12-Sep-2017 5 (continued)In Section 7: Package information :\n– Added paragraph related to optional marking or \ninset/upset marks in all device marking sections.\n– Updated Table 67: LQFP32 - 32-pin, 7 x 7 mm, 32-pin \nlow-profile quad flat package   mechanical data .\n– Updated Figure 35: UFQFPN32 - 32-pin, 5x5 mm, \n0.5 mm pitch ultra thin fine pitch quad flat package \noutline  and Table 68: UFQFPN32 - 32-pin, 5x5 mm, \n0.5 mm pitch ultra thin fine pitch quad flat package \nmechanical data .\n– Updated Figure 44: UFQFPN20 - 20-lead, 3x3 mm, \n0.5 mm pitch, ultra thin fine pitch quad flat package \noutline  and Table 72: UFQFPN20 - 20-lead, 3x3 mm, \n0.5 mm pitch, ultra thin fine pitch quad flat package \nmechanical data .\n– Added notes related to D and E1 in Table 73: \nTSSOP20 – 20-lead thin shrink small outline, 6.5 x \n4.4 mm, 0.65 mm pitch, package mechanical data .\n– Updated Figure 50: TSSOP14 – 14-lead thin shrink \nsmall outline, 5.0 x 4.4 mm, 0.65 mm pitch, package \noutline  and Table 73: TSSOP20 – 20-lead thin shrink \nsmall outline, 6.5 x 4.4 mm, 0.65 mm pitch, package mechanical data\nSection 8  renamed into Ordering information. Table 77. Document revision history\nDate Revision Changes\nDocID027973 Rev 5 119/119STM32L011x3/4\n119         \nIMPORTANT NOTICE – PLEASE READ CAREFULLY\nSTMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and \nimprovements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant in formation on \nST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of o rder \nacknowledgement.\nPurchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application  assistance or \nthe design of Purchasers’ products.\nNo license, express or implied, to any intellectual property right is granted by ST herein.Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for  such product.\nST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.Information in this document supersedes and replaces information previously supplied in any prior versions of this document.\n© 2017 STMicroelectronics – All rights reserved\nMouser Electronics\n  \nAuthorized Distributor\n \n  \nClick to View Pricing, Inventory, Delivery & Lifecycle Information:\n \n \n \n STMicroelectronics:   \n\xa0 STM32L011K4U6\xa0 STM32L011G4U6\xa0 STM32L011K4T6D\xa0 STM32L011F4P6\xa0 STM32L011D4P6\xa0 STM32L011K4T6\xa0\nSTM32L011F4U6TR\xa0 STM32L011F3P6\xa0 STM32L011K3U6\xa0 STM32L011E4Y6TR\xa0 STM32L011E3Y6TR\xa0\nSTM32L011G3U6\xa0 STM32L011D3P6\xa0 STM32L011F3U6TR\xa0 STM32L011D3P6TR\xa0 STM32L011G4U6TR\xa0\nSTM32L011K4U3\xa0 STM32L011D4P7\xa0 STM32L011F4U3TR\xa0 STM32L011F4P6TR\xa0 STM32L011F3P6TR\xa0\nSTM32L011K4U3TR\xa0 STM32L011K4T6TR\xa0 STM32L011K4U6TR\xa0 STM32L011D4P6TR\xa0 STM32L011G3U7\xa0\nSTM32L011G4U7\xa0 STM32L011F3U3TR\xa0 STM32L011G3U6TR\n'}]
!==============================================================================!
### STM32L011G4U6 Summary

#### Key Characteristics and Specifications:
- **Voltage Ratings**: 
  - Operating Voltage: 1.65 V to 3.6 V (with BOR disabled)
  - Operating Voltage: 1.8 V to 3.6 V (with BOR enabled)
  
- **Current Ratings**:
  - Standby Mode: 0.23 µA
  - Stop Mode: 0.29 µA (without RTC), 0.54 µA (with RTC)
  - Run Mode: Down to 76 µA/MHz

- **Power Consumption**:
  - Typical current consumption in Run mode (32 MHz): 5.3 mA
  - Low-power Run mode: 5.7 µA (MSI clock at 65 kHz)
  
- **Operating Temperature Range**: 
  - -40 °C to +125 °C

- **Package Type**: 
  - Available in multiple packages: LQFP32 (7x7 mm), UFQFPN32 (5x5 mm), WLCSP25 (2.133x2.070 mm), TSSOP20 (6.5x4.4 mm), TSSOP14 (5x4.4 mm)

- **Special Features**:
  - Ultra-low-power consumption modes
  - Integrated 12-bit ADC with up to 10 channels
  - Multiple communication interfaces: USART, I2C, SPI, LPUART
  - 5-channel DMA controller
  - Real-time clock (RTC) with backup registers
  - Programmable voltage detector (PVD)
  - Bootloader support via USART and SPI

- **Moisture Sensitive Level**: 
  - Not specified in the provided data.

#### Description:
The **STM32L011G4U6** is an ultra-low-power 32-bit microcontroller based on the Arm Cortex-M0+ architecture. It features a high-performance core capable of operating at frequencies up to 32 MHz, with a focus on energy efficiency. The device includes up to 16 KB of Flash memory, 2 KB of SRAM, and 512 B of EEPROM, making it suitable for a variety of embedded applications.

#### Typical Applications:
The STM32L011G4U6 is designed for applications that require low power consumption and high efficiency, including:
- **Healthcare and Fitness Equipment**: Wearable devices that monitor health metrics.
- **Industrial Sensors**: Devices for monitoring environmental conditions or equipment status.
- **Remote Control Systems**: Wireless devices for controlling appliances or systems.
- **PC Peripherals**: Low-power devices that connect to computers, such as keyboards and mice.
- **Alarm Systems**: Security devices that require low power for extended battery life.

This microcontroller is particularly well-suited for battery-operated devices due to its low power consumption in various operational modes, making it an ideal choice for IoT applications and portable electronics.