logic_analyzer
===================
VHDL test project
