Analysis & Synthesis report for DTBDM
Sun Sep 17 00:49:23 2017
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |mProjectTop|rv2ImageState
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Registers Added for RAM Pass-Through Logic
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for ImageInRam:uImageInRam|altsyncram:altsyncram_component|altsyncram_e091:auto_generated
 16. Source assignments for altsyncram:ImageOutRam_rtl_0|altsyncram_u1c1:auto_generated
 17. Parameter Settings for User Entity Instance: ImageInRam:uImageInRam|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: sys_pll:sys_pll_inst|altpll:altpll_component
 19. Parameter Settings for User Entity Instance: sync_gen:sync
 20. Parameter Settings for Inferred Entity Instance: altsyncram:ImageOutRam_rtl_0
 21. altsyncram Parameter Settings by Entity Instance
 22. altpll Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "mDTBDMTop:uTopModule|mFilterModule:uFilterModule|mSort4:uSortAscending4"
 24. Port Connectivity Checks: "mDTBDMTop:uTopModule|mFilterModule:uFilterModule|mSort8:uSortAscending"
 25. Port Connectivity Checks: "mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|mDifference:uMedianijMinusThSMb"
 26. Port Connectivity Checks: "mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|mSort:uSortAscending"
 27. Port Connectivity Checks: "mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|mDifference:uMinij"
 28. Post-Synthesis Netlist Statistics for Top Partition
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Sep 17 00:49:23 2017           ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Standard Edition ;
; Revision Name                      ; DTBDM                                           ;
; Top-level Entity Name              ; mProjectTop                                     ;
; Family                             ; MAX 10                                          ;
; Total logic elements               ; 3,867                                           ;
;     Total combinational functions  ; 3,745                                           ;
;     Dedicated logic registers      ; 360                                             ;
; Total registers                    ; 360                                             ;
; Total pins                         ; 225                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 1,048,576                                       ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
; UFM blocks                         ; 0                                               ;
; ADC blocks                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                                      ; mProjectTop        ; DTBDM              ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Auto RAM to Logic Cell Conversion                                          ; On                 ; Off                ;
; Auto Resource Sharing                                                      ; On                 ; Off                ;
; Allow Any RAM Size For Recognition                                         ; On                 ; Off                ;
; Allow Any ROM Size For Recognition                                         ; On                 ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; On                 ; Off                ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                            ;
+----------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                    ; Library ;
+----------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------------------------------+---------+
; mProjectTop.v                    ; yes             ; User Verilog HDL File            ; C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v          ;         ;
; mDTBDMTop.v                      ; yes             ; User Verilog HDL File            ; C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mDTBDMTop.v            ;         ;
; sys_pll.v                        ; yes             ; User Wizard-Generated File       ; C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/sys_pll.v              ;         ;
; sync_gen.sv                      ; yes             ; User SystemVerilog HDL File      ; C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/sync_gen.sv            ;         ;
; mSimilarityModule.v              ; yes             ; User Verilog HDL File            ; C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mSimilarityModule.v    ;         ;
; mIsolateModule.v                 ; yes             ; User Verilog HDL File            ; C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mIsolateModule.v       ;         ;
; mFringeModule.v                  ; yes             ; User Verilog HDL File            ; C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mFringeModule.v        ;         ;
; mFilterModule.v                  ; yes             ; User Verilog HDL File            ; C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mFilterModule.v        ;         ;
; ImageInRam.v                     ; yes             ; User Wizard-Generated File       ; C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/ImageInRam.v           ;         ;
; ImageData.mif                    ; yes             ; User Memory Initialization File  ; C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/ImageData.mif          ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf                                   ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/altera/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc                            ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_mux.inc                                      ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_decode.inc                                   ;         ;
; aglobal151.inc                   ; yes             ; Megafunction                     ; c:/altera/15.1/quartus/libraries/megafunctions/aglobal151.inc                                   ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/altera/15.1/quartus/libraries/megafunctions/a_rdenreg.inc                                    ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/altera/15.1/quartus/libraries/megafunctions/altrom.inc                                       ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/altera/15.1/quartus/libraries/megafunctions/altram.inc                                       ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/altera/15.1/quartus/libraries/megafunctions/altdpram.inc                                     ;         ;
; db/altsyncram_e091.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/db/altsyncram_e091.tdf ;         ;
; db/decode_aj9.tdf                ; yes             ; Auto-Generated Megafunction      ; C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/db/decode_aj9.tdf      ;         ;
; db/mux_12b.tdf                   ; yes             ; Auto-Generated Megafunction      ; C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/db/mux_12b.tdf         ;         ;
; altpll.tdf                       ; yes             ; Megafunction                     ; c:/altera/15.1/quartus/libraries/megafunctions/altpll.tdf                                       ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                     ; c:/altera/15.1/quartus/libraries/megafunctions/stratix_pll.inc                                  ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                     ; c:/altera/15.1/quartus/libraries/megafunctions/stratixii_pll.inc                                ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                     ; c:/altera/15.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                ;         ;
; db/sys_pll_altpll.v              ; yes             ; Auto-Generated Megafunction      ; C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/db/sys_pll_altpll.v    ;         ;
; db/altsyncram_u1c1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/db/altsyncram_u1c1.tdf ;         ;
; db/decode_h7a.tdf                ; yes             ; Auto-Generated Megafunction      ; C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/db/decode_h7a.tdf      ;         ;
+----------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                               ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                       ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 3,867                                                                                       ;
;                                             ;                                                                                             ;
; Total combinational functions               ; 3745                                                                                        ;
; Logic element usage by number of LUT inputs ;                                                                                             ;
;     -- 4 input functions                    ; 646                                                                                         ;
;     -- 3 input functions                    ; 2712                                                                                        ;
;     -- <=2 input functions                  ; 387                                                                                         ;
;                                             ;                                                                                             ;
; Logic elements by mode                      ;                                                                                             ;
;     -- normal mode                          ; 2282                                                                                        ;
;     -- arithmetic mode                      ; 1463                                                                                        ;
;                                             ;                                                                                             ;
; Total registers                             ; 360                                                                                         ;
;     -- Dedicated logic registers            ; 360                                                                                         ;
;     -- I/O registers                        ; 0                                                                                           ;
;                                             ;                                                                                             ;
; I/O pins                                    ; 225                                                                                         ;
; Total memory bits                           ; 1048576                                                                                     ;
;                                             ;                                                                                             ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                           ;
;                                             ;                                                                                             ;
; Total PLLs                                  ; 1                                                                                           ;
;     -- PLLs                                 ; 1                                                                                           ;
;                                             ;                                                                                             ;
; Maximum fan-out node                        ; sys_pll:sys_pll_inst|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 490                                                                                         ;
; Total fan-out                               ; 15809                                                                                       ;
; Average fan-out                             ; 3.34                                                                                        ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                          ;
+---------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                  ; LC Combinationals ; LC Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                       ; Library Name ;
+---------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------+--------------+
; |mProjectTop                                ; 3745 (471)        ; 360 (217)    ; 1048576     ; 0          ; 0            ; 0       ; 0         ; 225  ; 0            ; 0          ; |mProjectTop                                                                                                              ; work         ;
;    |ImageInRam:uImageInRam|                 ; 48 (0)            ; 6 (0)        ; 524288      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|ImageInRam:uImageInRam                                                                                       ; work         ;
;       |altsyncram:altsyncram_component|     ; 48 (0)            ; 6 (0)        ; 524288      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|ImageInRam:uImageInRam|altsyncram:altsyncram_component                                                       ; work         ;
;          |altsyncram_e091:auto_generated|   ; 48 (0)            ; 6 (6)        ; 524288      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|ImageInRam:uImageInRam|altsyncram:altsyncram_component|altsyncram_e091:auto_generated                        ; work         ;
;             |decode_aj9:rden_decode|        ; 8 (8)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|ImageInRam:uImageInRam|altsyncram:altsyncram_component|altsyncram_e091:auto_generated|decode_aj9:rden_decode ; work         ;
;             |mux_12b:mux2|                  ; 40 (40)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|ImageInRam:uImageInRam|altsyncram:altsyncram_component|altsyncram_e091:auto_generated|mux_12b:mux2           ; work         ;
;    |altsyncram:ImageOutRam_rtl_0|           ; 15 (0)            ; 3 (0)        ; 524288      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|altsyncram:ImageOutRam_rtl_0                                                                                 ; work         ;
;       |altsyncram_u1c1:auto_generated|      ; 15 (0)            ; 3 (3)        ; 524288      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|altsyncram:ImageOutRam_rtl_0|altsyncram_u1c1:auto_generated                                                  ; work         ;
;          |decode_aj9:rden_decode_b|         ; 8 (8)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|altsyncram:ImageOutRam_rtl_0|altsyncram_u1c1:auto_generated|decode_aj9:rden_decode_b                         ; work         ;
;          |decode_h7a:decode2|               ; 7 (7)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|altsyncram:ImageOutRam_rtl_0|altsyncram_u1c1:auto_generated|decode_h7a:decode2                               ; work         ;
;    |mDTBDMTop:uTopModule|                   ; 3151 (19)         ; 112 (0)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|mDTBDMTop:uTopModule                                                                                         ; work         ;
;       |mFilterModule:uFilterModule|         ; 1525 (464)        ; 73 (73)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|mDTBDMTop:uTopModule|mFilterModule:uFilterModule                                                             ; work         ;
;          |mDifference:uAminusE|             ; 32 (32)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|mDTBDMTop:uTopModule|mFilterModule:uFilterModule|mDifference:uAminusE                                        ; work         ;
;          |mDifference:uAminusG|             ; 32 (32)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|mDTBDMTop:uTopModule|mFilterModule:uFilterModule|mDifference:uAminusG                                        ; work         ;
;          |mDifference:uBminusF|             ; 32 (32)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|mDTBDMTop:uTopModule|mFilterModule:uFilterModule|mDifference:uBminusF                                        ; work         ;
;          |mDifference:uBminusH|             ; 32 (32)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|mDTBDMTop:uTopModule|mFilterModule:uFilterModule|mDifference:uBminusH                                        ; work         ;
;          |mDifference:uCminusD|             ; 32 (32)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|mDTBDMTop:uTopModule|mFilterModule:uFilterModule|mDifference:uCminusD                                        ; work         ;
;          |mDifference:uCminusG|             ; 32 (32)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|mDTBDMTop:uTopModule|mFilterModule:uFilterModule|mDifference:uCminusG                                        ; work         ;
;          |mDifference:uDminusH|             ; 32 (32)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|mDTBDMTop:uTopModule|mFilterModule:uFilterModule|mDifference:uDminusH                                        ; work         ;
;          |mDifference:uEminusF|             ; 24 (24)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|mDTBDMTop:uTopModule|mFilterModule:uFilterModule|mDifference:uEminusF                                        ; work         ;
;          |mSort4:uSortAscending4|           ; 128 (128)         ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|mDTBDMTop:uTopModule|mFilterModule:uFilterModule|mSort4:uSortAscending4                                      ; work         ;
;          |mSort8:uSortAscending|            ; 685 (685)         ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|mDTBDMTop:uTopModule|mFilterModule:uFilterModule|mSort8:uSortAscending                                       ; work         ;
;       |mFringeModule:uFringeModule|         ; 387 (67)          ; 10 (10)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|mDTBDMTop:uTopModule|mFringeModule:uFringeModule                                                             ; work         ;
;          |mDifference:uAminusFij|           ; 24 (24)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|mDTBDMTop:uTopModule|mFringeModule:uFringeModule|mDifference:uAminusFij                                      ; work         ;
;          |mDifference:uAminusH|             ; 32 (32)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|mDTBDMTop:uTopModule|mFringeModule:uFringeModule|mDifference:uAminusH                                        ; work         ;
;          |mDifference:uBminusFij|           ; 24 (24)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|mDTBDMTop:uTopModule|mFringeModule:uFringeModule|mDifference:uBminusFij                                      ; work         ;
;          |mDifference:uBminusG|             ; 32 (32)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|mDTBDMTop:uTopModule|mFringeModule:uFringeModule|mDifference:uBminusG                                        ; work         ;
;          |mDifference:uCminusFij|           ; 24 (24)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|mDTBDMTop:uTopModule|mFringeModule:uFringeModule|mDifference:uCminusFij                                      ; work         ;
;          |mDifference:uCminusF|             ; 32 (32)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|mDTBDMTop:uTopModule|mFringeModule:uFringeModule|mDifference:uCminusF                                        ; work         ;
;          |mDifference:uDminusE|             ; 32 (32)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|mDTBDMTop:uTopModule|mFringeModule:uFringeModule|mDifference:uDminusE                                        ; work         ;
;          |mDifference:uDminusFij|           ; 24 (24)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|mDTBDMTop:uTopModule|mFringeModule:uFringeModule|mDifference:uDminusFij                                      ; work         ;
;          |mDifference:uEminusFij|           ; 24 (24)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|mDTBDMTop:uTopModule|mFringeModule:uFringeModule|mDifference:uEminusFij                                      ; work         ;
;          |mDifference:uFminusFij|           ; 24 (24)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|mDTBDMTop:uTopModule|mFringeModule:uFringeModule|mDifference:uFminusFij                                      ; work         ;
;          |mDifference:uGminusFij|           ; 24 (24)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|mDTBDMTop:uTopModule|mFringeModule:uFringeModule|mDifference:uGminusFij                                      ; work         ;
;          |mDifference:uHminusFij|           ; 24 (24)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|mDTBDMTop:uTopModule|mFringeModule:uFringeModule|mDifference:uHminusFij                                      ; work         ;
;       |mIsolateModule:uIsolateModule|       ; 381 (45)          ; 11 (11)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule                                                           ; work         ;
;          |mDifference:FijBtmHalfMaxDiff|    ; 24 (24)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|mDifference:FijBtmHalfMaxDiff                             ; work         ;
;          |mDifference:FijBtmHalfMinDiff|    ; 24 (24)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|mDifference:FijBtmHalfMinDiff                             ; work         ;
;          |mDifference:FijTopHalfMaxDiff|    ; 24 (24)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|mDifference:FijTopHalfMaxDiff                             ; work         ;
;          |mDifference:FijTopHalfMinDiff|    ; 24 (24)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|mDifference:FijTopHalfMinDiff                             ; work         ;
;          |mDifference:uBottomHalfDiff|      ; 24 (24)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|mDifference:uBottomHalfDiff                               ; work         ;
;          |mDifference:uTopHalfDiff|         ; 24 (24)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|mDifference:uTopHalfDiff                                  ; work         ;
;          |mMaxNum:uBottomHalfMax0|          ; 16 (16)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|mMaxNum:uBottomHalfMax0                                   ; work         ;
;          |mMaxNum:uBottomHalfMax1|          ; 16 (16)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|mMaxNum:uBottomHalfMax1                                   ; work         ;
;          |mMaxNum:uBottomHalfMax2|          ; 16 (16)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|mMaxNum:uBottomHalfMax2                                   ; work         ;
;          |mMaxNum:uTopHalfMax0|             ; 16 (16)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|mMaxNum:uTopHalfMax0                                      ; work         ;
;          |mMaxNum:uTopHalfMax1|             ; 16 (16)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|mMaxNum:uTopHalfMax1                                      ; work         ;
;          |mMaxNum:uTopHalfMax|              ; 16 (16)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|mMaxNum:uTopHalfMax                                       ; work         ;
;          |mMinNum:uBottomHalfMin0|          ; 16 (16)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|mMinNum:uBottomHalfMin0                                   ; work         ;
;          |mMinNum:uBottomHalfMin1|          ; 16 (16)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|mMinNum:uBottomHalfMin1                                   ; work         ;
;          |mMinNum:uBottomHalfMin2|          ; 16 (16)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|mMinNum:uBottomHalfMin2                                   ; work         ;
;          |mMinNum:uTopHalfMin0|             ; 16 (16)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|mMinNum:uTopHalfMin0                                      ; work         ;
;          |mMinNum:uTopHalfMin1|             ; 16 (16)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|mMinNum:uTopHalfMin1                                      ; work         ;
;          |mMinNum:uTopHalfMin2|             ; 16 (16)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|mMinNum:uTopHalfMin2                                      ; work         ;
;       |mSimilarityModule:uSimilarityModule| ; 839 (71)          ; 18 (18)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule                                                     ; work         ;
;          |mDifference:uMedianijMinusThSMb|  ; 23 (23)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|mDifference:uMedianijMinusThSMb                     ; work         ;
;          |mDifference:uMinij|               ; 17 (17)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|mDifference:uMinij                                  ; work         ;
;          |mSort:uSortAscending|             ; 728 (728)         ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|mSort:uSortAscending                                ; work         ;
;    |sync_gen:sync|                          ; 60 (60)           ; 22 (22)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|sync_gen:sync                                                                                                ; work         ;
;    |sys_pll:sys_pll_inst|                   ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|sys_pll:sys_pll_inst                                                                                         ; work         ;
;       |altpll:altpll_component|             ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|sys_pll:sys_pll_inst|altpll:altpll_component                                                                 ; work         ;
;          |sys_pll_altpll:auto_generated|    ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mProjectTop|sys_pll:sys_pll_inst|altpll:altpll_component|sys_pll_altpll:auto_generated                                   ; work         ;
+---------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------+
; Name                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF           ;
+--------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------+
; ImageInRam:uImageInRam|altsyncram:altsyncram_component|altsyncram_e091:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 65536        ; 8            ; --           ; --           ; 524288 ; ImageData.mif ;
; altsyncram:ImageOutRam_rtl_0|altsyncram_u1c1:auto_generated|ALTSYNCRAM                           ; AUTO ; Simple Dual Port ; 65536        ; 8            ; 65536        ; 8            ; 524288 ; None          ;
+--------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                     ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+-----------------+
; Altera ; ALTPLL       ; 15.0    ; N/A          ; N/A          ; |mProjectTop|sys_pll:sys_pll_inst   ; sys_pll.v       ;
; Altera ; ROM: 1-PORT  ; 15.1    ; N/A          ; N/A          ; |mProjectTop|ImageInRam:uImageInRam ; ImageInRam.v    ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |mProjectTop|rv2ImageState                                                ;
+----------------------+----------------------+----------------------+----------------------+
; Name                 ; rv2ImageState.State1 ; rv2ImageState.State3 ; rv2ImageState.State2 ;
+----------------------+----------------------+----------------------+----------------------+
; rv2ImageState.State1 ; 0                    ; 0                    ; 0                    ;
; rv2ImageState.State2 ; 1                    ; 0                    ; 1                    ;
; rv2ImageState.State3 ; 1                    ; 1                    ; 0                    ;
+----------------------+----------------------+----------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                      ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; Register name                                                                ; Reason for Removal                                                                       ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[8][7] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[8][7]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[8][7]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[8][7]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[8][7]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[8][7]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[8][6] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[8][6]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[8][6]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[8][6]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[8][6]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[8][6]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[8][5] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[8][5]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[8][5]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[8][5]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[8][5]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[8][5]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[8][4] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[8][4]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[8][4]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[8][4]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[8][4]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[8][4]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[8][3] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[8][3]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[8][3]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[8][3]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[8][3]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[8][3]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[8][2] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[8][2]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[8][2]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[8][2]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[8][2]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[8][2]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[8][1] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[8][1]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[8][1]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[8][1]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[8][1]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[8][1]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[8][0] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[8][0]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[8][0]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[8][0]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[8][0]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[8][0]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[7][7] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[7][7]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[7][7]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[7][7]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[7][7]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[7][7]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[7][6] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[7][6]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[7][6]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[7][6]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[7][6]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[7][6]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[7][5] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[7][5]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[7][5]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[7][5]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[7][5]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[7][5]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[7][4] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[7][4]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[7][4]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[7][4]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[7][4]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[7][4]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[7][3] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[7][3]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[7][3]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[7][3]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[7][3]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[7][3]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[7][2] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[7][2]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[7][2]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[7][2]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[7][2]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[7][2]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[7][1] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[7][1]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[7][1]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[7][1]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[7][1]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[7][1]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[7][0] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[7][0]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[7][0]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[7][0]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[7][0]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[7][0]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[6][7] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[6][7]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[6][7]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[6][7]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[6][7]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[6][7]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[6][6] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[6][6]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[6][6]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[6][6]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[6][6]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[6][6]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[6][5] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[6][5]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[6][5]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[6][5]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[6][5]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[6][5]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[6][4] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[6][4]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[6][4]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[6][4]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[6][4]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[6][4]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[6][3] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[6][3]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[6][3]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[6][3]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[6][3]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[6][3]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[6][2] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[6][2]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[6][2]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[6][2]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[6][2]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[6][2]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[6][1] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[6][1]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[6][1]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[6][1]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[6][1]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[6][1]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[6][0] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[6][0]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[6][0]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[6][0]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[6][0]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[6][0]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[5][7] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[5][7]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[5][7]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[5][7]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[5][7]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[5][7]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[5][6] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[5][6]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[5][6]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[5][6]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[5][6]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[5][6]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[5][5] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[5][5]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[5][5]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[5][5]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[5][5]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[5][5]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[5][4] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[5][4]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[5][4]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[5][4]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[5][4]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[5][4]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[5][3] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[5][3]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[5][3]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[5][3]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[5][3]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[5][3]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[5][2] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[5][2]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[5][2]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[5][2]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[5][2]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[5][2]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[5][1] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[5][1]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[5][1]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[5][1]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[5][1]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[5][1]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[5][0] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[5][0]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[5][0]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[5][0]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[5][0]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[5][0]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[3][7] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[3][7]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[3][7]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[3][7]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[3][7]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[3][7]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[3][6] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[3][6]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[3][6]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[3][6]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[3][6]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[3][6]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[3][5] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[3][5]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[3][5]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[3][5]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[3][5]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[3][5]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[3][4] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[3][4]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[3][4]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[3][4]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[3][4]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[3][4]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[3][3] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[3][3]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[3][3]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[3][3]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[3][3]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[3][3]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[3][2] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[3][2]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[3][2]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[3][2]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[3][2]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[3][2]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[3][1] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[3][1]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[3][1]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[3][1]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[3][1]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[3][1]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[3][0] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[3][0]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[3][0]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[3][0]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[3][0]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[3][0]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[2][7] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[2][7]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[2][7]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[2][7]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[2][7]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[2][7]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[2][6] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[2][6]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[2][6]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[2][6]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[2][6]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[2][6]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[2][5] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[2][5]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[2][5]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[2][5]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[2][5]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[2][5]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[2][4] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[2][4]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[2][4]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[2][4]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[2][4]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[2][4]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[2][3] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[2][3]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[2][3]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[2][3]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[2][3]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[2][3]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[2][2] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[2][2]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[2][2]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[2][2]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[2][2]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[2][2]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[2][1] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[2][1]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[2][1]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[2][1]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[2][1]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[2][1]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[2][0] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[2][0]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[2][0]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[2][0]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[2][0]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[2][0]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[1][7] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[1][7]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[1][7]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[1][7]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[1][7]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[1][7]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[1][6] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[1][6]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[1][6]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[1][6]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[1][6]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[1][6]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[1][5] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[1][5]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[1][5]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[1][5]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[1][5]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[1][5]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[1][4] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[1][4]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[1][4]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[1][4]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[1][4]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[1][4]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[1][3] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[1][3]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[1][3]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[1][3]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[1][3]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[1][3]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[1][2] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[1][2]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[1][2]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[1][2]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[1][2]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[1][2]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[1][1] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[1][1]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[1][1]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[1][1]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[1][1]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[1][1]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[1][0] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[1][0]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[1][0]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[1][0]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[1][0]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[1][0]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[0][7] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[0][7]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[0][7]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[0][7]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[0][7]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[0][7]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[0][6] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[0][6]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[0][6]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[0][6]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[0][6]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[0][6]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[0][5] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[0][5]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[0][5]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[0][5]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[0][5]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[0][5]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[0][4] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[0][4]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[0][4]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[0][4]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[0][4]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[0][4]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[0][3] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[0][3]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[0][3]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[0][3]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[0][3]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[0][3]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[0][2] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[0][2]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[0][2]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[0][2]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[0][2]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[0][2]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[0][1] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[0][1]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[0][1]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[0][1]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[0][1]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[0][1]         ;
; mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[0][0] ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[0][0]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[0][0]         ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[0][0]         ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[0][0]       ; Merged with mDTBDMTop:uTopModule|mFilterModule:uFilterModule|rv9x8ImgArray[0][0]         ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[4][7]         ; Merged with mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[4][7] ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[4][7]       ; Merged with mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[4][7] ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[4][6]         ; Merged with mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[4][6] ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[4][6]       ; Merged with mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[4][6] ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[4][5]         ; Merged with mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[4][5] ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[4][5]       ; Merged with mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[4][5] ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[4][4]         ; Merged with mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[4][4] ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[4][4]       ; Merged with mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[4][4] ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[4][3]         ; Merged with mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[4][3] ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[4][3]       ; Merged with mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[4][3] ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[4][2]         ; Merged with mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[4][2] ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[4][2]       ; Merged with mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[4][2] ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[4][1]         ; Merged with mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[4][1] ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[4][1]       ; Merged with mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[4][1] ;
; mDTBDMTop:uTopModule|mFringeModule:uFringeModule|rv9x8ImgArray[4][0]         ; Merged with mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[4][0] ;
; mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|rv9x8ImgArray[4][0]       ; Merged with mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|rv9x8ImgArray[4][0] ;
; Total Number of Removed Registers = 208                                      ;                                                                                          ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 360   ;
; Number of registers using Synchronous Clear  ; 8     ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 223   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 211   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Registers Added for RAM Pass-Through Logic       ;
+------------------------------+-------------------+
; Register Name                ; RAM Name          ;
+------------------------------+-------------------+
; ImageOutRam_rtl_0_bypass[0]  ; ImageOutRam_rtl_0 ;
; ImageOutRam_rtl_0_bypass[1]  ; ImageOutRam_rtl_0 ;
; ImageOutRam_rtl_0_bypass[2]  ; ImageOutRam_rtl_0 ;
; ImageOutRam_rtl_0_bypass[3]  ; ImageOutRam_rtl_0 ;
; ImageOutRam_rtl_0_bypass[4]  ; ImageOutRam_rtl_0 ;
; ImageOutRam_rtl_0_bypass[5]  ; ImageOutRam_rtl_0 ;
; ImageOutRam_rtl_0_bypass[6]  ; ImageOutRam_rtl_0 ;
; ImageOutRam_rtl_0_bypass[7]  ; ImageOutRam_rtl_0 ;
; ImageOutRam_rtl_0_bypass[8]  ; ImageOutRam_rtl_0 ;
; ImageOutRam_rtl_0_bypass[9]  ; ImageOutRam_rtl_0 ;
; ImageOutRam_rtl_0_bypass[10] ; ImageOutRam_rtl_0 ;
; ImageOutRam_rtl_0_bypass[11] ; ImageOutRam_rtl_0 ;
; ImageOutRam_rtl_0_bypass[12] ; ImageOutRam_rtl_0 ;
; ImageOutRam_rtl_0_bypass[13] ; ImageOutRam_rtl_0 ;
; ImageOutRam_rtl_0_bypass[14] ; ImageOutRam_rtl_0 ;
; ImageOutRam_rtl_0_bypass[15] ; ImageOutRam_rtl_0 ;
; ImageOutRam_rtl_0_bypass[16] ; ImageOutRam_rtl_0 ;
; ImageOutRam_rtl_0_bypass[17] ; ImageOutRam_rtl_0 ;
; ImageOutRam_rtl_0_bypass[18] ; ImageOutRam_rtl_0 ;
; ImageOutRam_rtl_0_bypass[19] ; ImageOutRam_rtl_0 ;
; ImageOutRam_rtl_0_bypass[20] ; ImageOutRam_rtl_0 ;
; ImageOutRam_rtl_0_bypass[21] ; ImageOutRam_rtl_0 ;
; ImageOutRam_rtl_0_bypass[22] ; ImageOutRam_rtl_0 ;
; ImageOutRam_rtl_0_bypass[23] ; ImageOutRam_rtl_0 ;
; ImageOutRam_rtl_0_bypass[24] ; ImageOutRam_rtl_0 ;
; ImageOutRam_rtl_0_bypass[25] ; ImageOutRam_rtl_0 ;
; ImageOutRam_rtl_0_bypass[26] ; ImageOutRam_rtl_0 ;
; ImageOutRam_rtl_0_bypass[27] ; ImageOutRam_rtl_0 ;
; ImageOutRam_rtl_0_bypass[28] ; ImageOutRam_rtl_0 ;
; ImageOutRam_rtl_0_bypass[29] ; ImageOutRam_rtl_0 ;
; ImageOutRam_rtl_0_bypass[30] ; ImageOutRam_rtl_0 ;
; ImageOutRam_rtl_0_bypass[31] ; ImageOutRam_rtl_0 ;
; ImageOutRam_rtl_0_bypass[32] ; ImageOutRam_rtl_0 ;
; ImageOutRam_rtl_0_bypass[33] ; ImageOutRam_rtl_0 ;
; ImageOutRam_rtl_0_bypass[34] ; ImageOutRam_rtl_0 ;
; ImageOutRam_rtl_0_bypass[35] ; ImageOutRam_rtl_0 ;
; ImageOutRam_rtl_0_bypass[36] ; ImageOutRam_rtl_0 ;
; ImageOutRam_rtl_0_bypass[37] ; ImageOutRam_rtl_0 ;
; ImageOutRam_rtl_0_bypass[38] ; ImageOutRam_rtl_0 ;
; ImageOutRam_rtl_0_bypass[39] ; ImageOutRam_rtl_0 ;
; ImageOutRam_rtl_0_bypass[40] ; ImageOutRam_rtl_0 ;
+------------------------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------+
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |mProjectTop|rv10Vcount[9]                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |mProjectTop|mDTBDMTop:uTopModule|mFringeModule:uFringeModule|ov8PixelOut[6]         ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |mProjectTop|sync_gen:sync|hcount[2]                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |mProjectTop|mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|ov8PixelOut[3]       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |mProjectTop|mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|ov8PixelOut[3] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |mProjectTop|mDTBDMTop:uTopModule|mFilterModule:uFilterModule|ov8PixelOut[0]         ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |mProjectTop|sync_gen:sync|vcount[9]                                                 ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |mProjectTop|rv16InRamAddr[7]                                                        ;
; 10:1               ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |mProjectTop|rv16InRamAddr[8]                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |mProjectTop|rv16OutRamRdAddr                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |mProjectTop|MTL2_B                                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |mProjectTop|mDTBDMTop:uTopModule|ov8PixelOut[6]                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |mProjectTop|mDTBDMTop:uTopModule|mFilterModule:uFilterModule|wv8Fcapij[2]           ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |mProjectTop|mDTBDMTop:uTopModule|mFilterModule:uFilterModule|Add5                   ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; No         ; |mProjectTop|mDTBDMTop:uTopModule|mFilterModule:uFilterModule|Add5                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |mProjectTop|Add1                                                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |mProjectTop|Add1                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for ImageInRam:uImageInRam|altsyncram:altsyncram_component|altsyncram_e091:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+------------------------------------------------------------------------------------+
; Source assignments for altsyncram:ImageOutRam_rtl_0|altsyncram_u1c1:auto_generated ;
+---------------------------------+--------------------+------+----------------------+
; Assignment                      ; Value              ; From ; To                   ;
+---------------------------------+--------------------+------+----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                    ;
+---------------------------------+--------------------+------+----------------------+


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ImageInRam:uImageInRam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                 ;
; WIDTH_A                            ; 8                    ; Signed Integer                          ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                          ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; ImageData.mif        ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_e091      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys_pll:sys_pll_inst|altpll:altpll_component ;
+-------------------------------+---------------------------+-------------------------------+
; Parameter Name                ; Value                     ; Type                          ;
+-------------------------------+---------------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                       ;
; PLL_TYPE                      ; AUTO                      ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=sys_pll ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                       ;
; LOCK_HIGH                     ; 1                         ; Untyped                       ;
; LOCK_LOW                      ; 1                         ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                       ;
; SKIP_VCO                      ; OFF                       ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                       ;
; BANDWIDTH                     ; 0                         ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                       ;
; DOWN_SPREAD                   ; 0                         ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK0_MULTIPLY_BY              ; 2                         ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK0_DIVIDE_BY                ; 3                         ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                       ;
; DPA_DIVIDER                   ; 0                         ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; VCO_MIN                       ; 0                         ; Untyped                       ;
; VCO_MAX                       ; 0                         ; Untyped                       ;
; VCO_CENTER                    ; 0                         ; Untyped                       ;
; PFD_MIN                       ; 0                         ; Untyped                       ;
; PFD_MAX                       ; 0                         ; Untyped                       ;
; M_INITIAL                     ; 0                         ; Untyped                       ;
; M                             ; 0                         ; Untyped                       ;
; N                             ; 1                         ; Untyped                       ;
; M2                            ; 1                         ; Untyped                       ;
; N2                            ; 1                         ; Untyped                       ;
; SS                            ; 1                         ; Untyped                       ;
; C0_HIGH                       ; 0                         ; Untyped                       ;
; C1_HIGH                       ; 0                         ; Untyped                       ;
; C2_HIGH                       ; 0                         ; Untyped                       ;
; C3_HIGH                       ; 0                         ; Untyped                       ;
; C4_HIGH                       ; 0                         ; Untyped                       ;
; C5_HIGH                       ; 0                         ; Untyped                       ;
; C6_HIGH                       ; 0                         ; Untyped                       ;
; C7_HIGH                       ; 0                         ; Untyped                       ;
; C8_HIGH                       ; 0                         ; Untyped                       ;
; C9_HIGH                       ; 0                         ; Untyped                       ;
; C0_LOW                        ; 0                         ; Untyped                       ;
; C1_LOW                        ; 0                         ; Untyped                       ;
; C2_LOW                        ; 0                         ; Untyped                       ;
; C3_LOW                        ; 0                         ; Untyped                       ;
; C4_LOW                        ; 0                         ; Untyped                       ;
; C5_LOW                        ; 0                         ; Untyped                       ;
; C6_LOW                        ; 0                         ; Untyped                       ;
; C7_LOW                        ; 0                         ; Untyped                       ;
; C8_LOW                        ; 0                         ; Untyped                       ;
; C9_LOW                        ; 0                         ; Untyped                       ;
; C0_INITIAL                    ; 0                         ; Untyped                       ;
; C1_INITIAL                    ; 0                         ; Untyped                       ;
; C2_INITIAL                    ; 0                         ; Untyped                       ;
; C3_INITIAL                    ; 0                         ; Untyped                       ;
; C4_INITIAL                    ; 0                         ; Untyped                       ;
; C5_INITIAL                    ; 0                         ; Untyped                       ;
; C6_INITIAL                    ; 0                         ; Untyped                       ;
; C7_INITIAL                    ; 0                         ; Untyped                       ;
; C8_INITIAL                    ; 0                         ; Untyped                       ;
; C9_INITIAL                    ; 0                         ; Untyped                       ;
; C0_MODE                       ; BYPASS                    ; Untyped                       ;
; C1_MODE                       ; BYPASS                    ; Untyped                       ;
; C2_MODE                       ; BYPASS                    ; Untyped                       ;
; C3_MODE                       ; BYPASS                    ; Untyped                       ;
; C4_MODE                       ; BYPASS                    ; Untyped                       ;
; C5_MODE                       ; BYPASS                    ; Untyped                       ;
; C6_MODE                       ; BYPASS                    ; Untyped                       ;
; C7_MODE                       ; BYPASS                    ; Untyped                       ;
; C8_MODE                       ; BYPASS                    ; Untyped                       ;
; C9_MODE                       ; BYPASS                    ; Untyped                       ;
; C0_PH                         ; 0                         ; Untyped                       ;
; C1_PH                         ; 0                         ; Untyped                       ;
; C2_PH                         ; 0                         ; Untyped                       ;
; C3_PH                         ; 0                         ; Untyped                       ;
; C4_PH                         ; 0                         ; Untyped                       ;
; C5_PH                         ; 0                         ; Untyped                       ;
; C6_PH                         ; 0                         ; Untyped                       ;
; C7_PH                         ; 0                         ; Untyped                       ;
; C8_PH                         ; 0                         ; Untyped                       ;
; C9_PH                         ; 0                         ; Untyped                       ;
; L0_HIGH                       ; 1                         ; Untyped                       ;
; L1_HIGH                       ; 1                         ; Untyped                       ;
; G0_HIGH                       ; 1                         ; Untyped                       ;
; G1_HIGH                       ; 1                         ; Untyped                       ;
; G2_HIGH                       ; 1                         ; Untyped                       ;
; G3_HIGH                       ; 1                         ; Untyped                       ;
; E0_HIGH                       ; 1                         ; Untyped                       ;
; E1_HIGH                       ; 1                         ; Untyped                       ;
; E2_HIGH                       ; 1                         ; Untyped                       ;
; E3_HIGH                       ; 1                         ; Untyped                       ;
; L0_LOW                        ; 1                         ; Untyped                       ;
; L1_LOW                        ; 1                         ; Untyped                       ;
; G0_LOW                        ; 1                         ; Untyped                       ;
; G1_LOW                        ; 1                         ; Untyped                       ;
; G2_LOW                        ; 1                         ; Untyped                       ;
; G3_LOW                        ; 1                         ; Untyped                       ;
; E0_LOW                        ; 1                         ; Untyped                       ;
; E1_LOW                        ; 1                         ; Untyped                       ;
; E2_LOW                        ; 1                         ; Untyped                       ;
; E3_LOW                        ; 1                         ; Untyped                       ;
; L0_INITIAL                    ; 1                         ; Untyped                       ;
; L1_INITIAL                    ; 1                         ; Untyped                       ;
; G0_INITIAL                    ; 1                         ; Untyped                       ;
; G1_INITIAL                    ; 1                         ; Untyped                       ;
; G2_INITIAL                    ; 1                         ; Untyped                       ;
; G3_INITIAL                    ; 1                         ; Untyped                       ;
; E0_INITIAL                    ; 1                         ; Untyped                       ;
; E1_INITIAL                    ; 1                         ; Untyped                       ;
; E2_INITIAL                    ; 1                         ; Untyped                       ;
; E3_INITIAL                    ; 1                         ; Untyped                       ;
; L0_MODE                       ; BYPASS                    ; Untyped                       ;
; L1_MODE                       ; BYPASS                    ; Untyped                       ;
; G0_MODE                       ; BYPASS                    ; Untyped                       ;
; G1_MODE                       ; BYPASS                    ; Untyped                       ;
; G2_MODE                       ; BYPASS                    ; Untyped                       ;
; G3_MODE                       ; BYPASS                    ; Untyped                       ;
; E0_MODE                       ; BYPASS                    ; Untyped                       ;
; E1_MODE                       ; BYPASS                    ; Untyped                       ;
; E2_MODE                       ; BYPASS                    ; Untyped                       ;
; E3_MODE                       ; BYPASS                    ; Untyped                       ;
; L0_PH                         ; 0                         ; Untyped                       ;
; L1_PH                         ; 0                         ; Untyped                       ;
; G0_PH                         ; 0                         ; Untyped                       ;
; G1_PH                         ; 0                         ; Untyped                       ;
; G2_PH                         ; 0                         ; Untyped                       ;
; G3_PH                         ; 0                         ; Untyped                       ;
; E0_PH                         ; 0                         ; Untyped                       ;
; E1_PH                         ; 0                         ; Untyped                       ;
; E2_PH                         ; 0                         ; Untyped                       ;
; E3_PH                         ; 0                         ; Untyped                       ;
; M_PH                          ; 0                         ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; CLK0_COUNTER                  ; G0                        ; Untyped                       ;
; CLK1_COUNTER                  ; G0                        ; Untyped                       ;
; CLK2_COUNTER                  ; G0                        ; Untyped                       ;
; CLK3_COUNTER                  ; G0                        ; Untyped                       ;
; CLK4_COUNTER                  ; G0                        ; Untyped                       ;
; CLK5_COUNTER                  ; G0                        ; Untyped                       ;
; CLK6_COUNTER                  ; E0                        ; Untyped                       ;
; CLK7_COUNTER                  ; E1                        ; Untyped                       ;
; CLK8_COUNTER                  ; E2                        ; Untyped                       ;
; CLK9_COUNTER                  ; E3                        ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; M_TIME_DELAY                  ; 0                         ; Untyped                       ;
; N_TIME_DELAY                  ; 0                         ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                       ;
; VCO_POST_SCALE                ; 0                         ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                    ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                       ;
; CBXI_PARAMETER                ; sys_pll_altpll            ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                       ;
; DEVICE_FAMILY                 ; MAX 10                    ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                ;
+-------------------------------+---------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sync_gen:sync ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 11    ; Signed Integer                    ;
; H_VISIBLE      ; 800   ; Signed Integer                    ;
; H_FRONT_PORCH  ; 210   ; Signed Integer                    ;
; H_SYNC         ; 30    ; Signed Integer                    ;
; H_BACK_PORCH   ; 16    ; Signed Integer                    ;
; V_VISIBLE      ; 480   ; Signed Integer                    ;
; V_FRONT_PORCH  ; 22    ; Signed Integer                    ;
; V_SYNC         ; 13    ; Signed Integer                    ;
; V_BACK_PORCH   ; 10    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:ImageOutRam_rtl_0 ;
+------------------------------------+----------------------+-------------------+
; Parameter Name                     ; Value                ; Type              ;
+------------------------------------+----------------------+-------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped           ;
; WIDTH_A                            ; 8                    ; Untyped           ;
; WIDTHAD_A                          ; 16                   ; Untyped           ;
; NUMWORDS_A                         ; 65536                ; Untyped           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped           ;
; WIDTH_B                            ; 8                    ; Untyped           ;
; WIDTHAD_B                          ; 16                   ; Untyped           ;
; NUMWORDS_B                         ; 65536                ; Untyped           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped           ;
; BYTE_SIZE                          ; 8                    ; Untyped           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped           ;
; INIT_FILE                          ; UNUSED               ; Untyped           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped           ;
; ENABLE_ECC                         ; FALSE                ; Untyped           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped           ;
; CBXI_PARAMETER                     ; altsyncram_u1c1      ; Untyped           ;
+------------------------------------+----------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                   ;
+-------------------------------------------+--------------------------------------------------------+
; Name                                      ; Value                                                  ;
+-------------------------------------------+--------------------------------------------------------+
; Number of entity instances                ; 2                                                      ;
; Entity Instance                           ; ImageInRam:uImageInRam|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                    ;
;     -- WIDTH_A                            ; 8                                                      ;
;     -- NUMWORDS_A                         ; 65536                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                 ;
;     -- WIDTH_B                            ; 1                                                      ;
;     -- NUMWORDS_B                         ; 1                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ;
; Entity Instance                           ; altsyncram:ImageOutRam_rtl_0                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                              ;
;     -- WIDTH_A                            ; 8                                                      ;
;     -- NUMWORDS_A                         ; 65536                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                           ;
;     -- WIDTH_B                            ; 8                                                      ;
;     -- NUMWORDS_B                         ; 65536                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ;
+-------------------------------------------+--------------------------------------------------------+


+------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                 ;
+-------------------------------+----------------------------------------------+
; Name                          ; Value                                        ;
+-------------------------------+----------------------------------------------+
; Number of entity instances    ; 1                                            ;
; Entity Instance               ; sys_pll:sys_pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                       ;
;     -- PLL_TYPE               ; AUTO                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                            ;
+-------------------------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mDTBDMTop:uTopModule|mFilterModule:uFilterModule|mSort4:uSortAscending4"                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ov8Data_0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ov8Data_3 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mDTBDMTop:uTopModule|mFilterModule:uFilterModule|mSort8:uSortAscending"                  ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ov8Data_1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ov8Data_2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ov8Data_3 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ov8Data_4 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ov8Data_5 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ov8Data_6 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ov8Data_7 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|mDifference:uMedianijMinusThSMb" ;
+---------------+-------+----------+-----------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                           ;
+---------------+-------+----------+-----------------------------------------------------------------------------------+
; iv8Num2[5..2] ; Input ; Info     ; Stuck at VCC                                                                      ;
; iv8Num2[7..6] ; Input ; Info     ; Stuck at GND                                                                      ;
; iv8Num2[1..0] ; Input ; Info     ; Stuck at GND                                                                      ;
+---------------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|mSort:uSortAscending"           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ov8Data_0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ov8Data_1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ov8Data_2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ov8Data_6 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ov8Data_7 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ov8Data_8 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|mDifference:uMinij" ;
+---------------+-------+----------+----------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                              ;
+---------------+-------+----------+----------------------------------------------------------------------+
; iv8Num2[3..0] ; Input ; Info     ; Stuck at VCC                                                         ;
; iv8Num2[7..4] ; Input ; Info     ; Stuck at GND                                                         ;
+---------------+-------+----------+----------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 225                         ;
; cycloneiii_ff         ; 360                         ;
;     CLR               ; 96                          ;
;     CLR SCLR SLD      ; 8                           ;
;     ENA               ; 92                          ;
;     ENA CLR           ; 119                         ;
;     plain             ; 45                          ;
; cycloneiii_io_obuf    ; 46                          ;
; cycloneiii_lcell_comb ; 3747                        ;
;     arith             ; 1463                        ;
;         2 data inputs ; 130                         ;
;         3 data inputs ; 1333                        ;
;     normal            ; 2284                        ;
;         0 data inputs ; 18                          ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 230                         ;
;         3 data inputs ; 1379                        ;
;         4 data inputs ; 646                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 128                         ;
;                       ;                             ;
; Max LUT depth         ; 92.30                       ;
; Average LUT depth     ; 47.77                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Sun Sep 17 00:48:57 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DTBDM -c DTBDM
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file mprojecttop.v
    Info (12023): Found entity 1: mProjectTop File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file mdtbdmtop.v
    Info (12023): Found entity 1: mDTBDMTop File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mDTBDMTop.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sys_pll.v
    Info (12023): Found entity 1: sys_pll File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/sys_pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file sync_gen.sv
    Info (12023): Found entity 1: sync_gen File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/sync_gen.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file msimilaritymodule.v
    Info (12023): Found entity 1: mSimilarityModule File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mSimilarityModule.v Line: 1
    Info (12023): Found entity 2: mSort File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mSimilarityModule.v Line: 161
Info (12021): Found 4 design units, including 4 entities, in source file misolatemodule.v
    Info (12023): Found entity 1: mIsolateModule File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mIsolateModule.v Line: 1
    Info (12023): Found entity 2: mMaxNum File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mIsolateModule.v Line: 279
    Info (12023): Found entity 3: mMinNum File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mIsolateModule.v Line: 292
    Info (12023): Found entity 4: mDifference File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mIsolateModule.v Line: 305
Info (12021): Found 1 design units, including 1 entities, in source file mfringemodule.v
    Info (12023): Found entity 1: mFringeModule File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mFringeModule.v Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file mfiltermodule.v
    Info (12023): Found entity 1: mFilterModule File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mFilterModule.v Line: 1
    Info (12023): Found entity 2: mSort4 File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mFilterModule.v Line: 392
    Info (12023): Found entity 3: mSort8 File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mFilterModule.v Line: 436
Info (12021): Found 1 design units, including 1 entities, in source file imageinram.v
    Info (12023): Found entity 1: ImageInRam File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/ImageInRam.v Line: 40
Info (12127): Elaborating entity "mProjectTop" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at mProjectTop.v(252): truncated value with size 32 to match size of target (16) File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 252
Warning (10230): Verilog HDL assignment warning at mProjectTop.v(273): truncated value with size 32 to match size of target (16) File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 273
Warning (10230): Verilog HDL assignment warning at mProjectTop.v(278): truncated value with size 32 to match size of target (16) File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 278
Warning (10230): Verilog HDL assignment warning at mProjectTop.v(291): truncated value with size 32 to match size of target (16) File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 291
Warning (10230): Verilog HDL assignment warning at mProjectTop.v(301): truncated value with size 32 to match size of target (16) File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 301
Warning (10230): Verilog HDL assignment warning at mProjectTop.v(311): truncated value with size 32 to match size of target (16) File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 311
Warning (10230): Verilog HDL assignment warning at mProjectTop.v(321): truncated value with size 32 to match size of target (16) File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 321
Warning (10230): Verilog HDL assignment warning at mProjectTop.v(331): truncated value with size 32 to match size of target (16) File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 331
Warning (10230): Verilog HDL assignment warning at mProjectTop.v(341): truncated value with size 32 to match size of target (16) File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 341
Warning (10230): Verilog HDL assignment warning at mProjectTop.v(368): truncated value with size 32 to match size of target (8) File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 368
Warning (10230): Verilog HDL assignment warning at mProjectTop.v(371): truncated value with size 32 to match size of target (8) File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 371
Warning (10230): Verilog HDL assignment warning at mProjectTop.v(380): truncated value with size 32 to match size of target (16) File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 380
Warning (10230): Verilog HDL assignment warning at mProjectTop.v(384): truncated value with size 32 to match size of target (16) File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 384
Warning (10034): Output port "LEDR[9..1]" at mProjectTop.v(24) has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 24
Warning (10034): Output port "HEX0" at mProjectTop.v(27) has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 27
Warning (10034): Output port "HEX1" at mProjectTop.v(28) has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 28
Warning (10034): Output port "NET_TX_D" at mProjectTop.v(141) has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 141
Warning (10034): Output port "AUDIO_DIN_MFP1" at mProjectTop.v(32) has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 32
Warning (10034): Output port "AUDIO_MCLK" at mProjectTop.v(35) has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 35
Warning (10034): Output port "AUDIO_SCL_SS_n" at mProjectTop.v(38) has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 38
Warning (10034): Output port "AUDIO_SCLK_MFP3" at mProjectTop.v(39) has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 39
Warning (10034): Output port "AUDIO_SPI_SELECT" at mProjectTop.v(41) has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 41
Warning (10034): Output port "DAC_SCLK" at mProjectTop.v(46) has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 46
Warning (10034): Output port "DAC_SYNC_n" at mProjectTop.v(47) has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 47
Warning (10034): Output port "FLASH_DCLK" at mProjectTop.v(70) has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 70
Warning (10034): Output port "FLASH_NCSO" at mProjectTop.v(71) has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 71
Warning (10034): Output port "FLASH_RESET_n" at mProjectTop.v(72) has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 72
Warning (10034): Output port "GSENSOR_CS_n" at mProjectTop.v(75) has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 75
Warning (10034): Output port "LSENSOR_SCL" at mProjectTop.v(98) has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 98
Warning (10034): Output port "CAMERA_I2C_SCL" at mProjectTop.v(102) has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 102
Warning (10034): Output port "MIPI_CS_n" at mProjectTop.v(105) has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 105
Warning (10034): Output port "MIPI_I2C_SCL" at mProjectTop.v(106) has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 106
Warning (10034): Output port "MIPI_REFCLK" at mProjectTop.v(112) has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 112
Warning (10034): Output port "MIPI_RESET_n" at mProjectTop.v(113) has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 113
Warning (10034): Output port "MTL2_I2C_SCL" at mProjectTop.v(121) has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 121
Warning (10034): Output port "NET_GTX_CLK" at mProjectTop.v(128) has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 128
Warning (10034): Output port "NET_MDC" at mProjectTop.v(131) has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 131
Warning (10034): Output port "NET_RST_N" at mProjectTop.v(133) has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 133
Warning (10034): Output port "NET_TX_EN" at mProjectTop.v(142) has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 142
Warning (10034): Output port "NET_TX_ER" at mProjectTop.v(143) has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 143
Warning (10034): Output port "PM_I2C_SCL" at mProjectTop.v(146) has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 146
Warning (10034): Output port "RH_TEMP_I2C_SCL" at mProjectTop.v(157) has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 157
Warning (10034): Output port "SD_CLK" at mProjectTop.v(161) has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 161
Warning (10034): Output port "UART_TX" at mProjectTop.v(168) has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 168
Info (12128): Elaborating entity "mDTBDMTop" for hierarchy "mDTBDMTop:uTopModule" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 233
Info (12128): Elaborating entity "mIsolateModule" for hierarchy "mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mDTBDMTop.v Line: 49
Warning (10240): Verilog HDL Always Construct warning at mIsolateModule.v(66): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mIsolateModule.v Line: 66
Info (12128): Elaborating entity "mMaxNum" for hierarchy "mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|mMaxNum:uTopHalfMax0" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mIsolateModule.v Line: 127
Info (12128): Elaborating entity "mMinNum" for hierarchy "mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|mMinNum:uTopHalfMin0" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mIsolateModule.v Line: 171
Info (12128): Elaborating entity "mDifference" for hierarchy "mDTBDMTop:uTopModule|mIsolateModule:uIsolateModule|mDifference:uTopHalfDiff" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mIsolateModule.v Line: 216
Info (12128): Elaborating entity "mFringeModule" for hierarchy "mDTBDMTop:uTopModule|mFringeModule:uFringeModule" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mDTBDMTop.v Line: 68
Warning (10240): Verilog HDL Always Construct warning at mFringeModule.v(65): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mFringeModule.v Line: 65
Info (12128): Elaborating entity "mSimilarityModule" for hierarchy "mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mDTBDMTop.v Line: 89
Warning (10240): Verilog HDL Always Construct warning at mSimilarityModule.v(67): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mSimilarityModule.v Line: 67
Info (12128): Elaborating entity "mSort" for hierarchy "mDTBDMTop:uTopModule|mSimilarityModule:uSimilarityModule|mSort:uSortAscending" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mSimilarityModule.v Line: 141
Warning (10240): Verilog HDL Always Construct warning at mSimilarityModule.v(190): inferring latch(es) for variable "temp", which holds its previous value in one or more paths through the always construct File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mSimilarityModule.v Line: 190
Info (12128): Elaborating entity "mFilterModule" for hierarchy "mDTBDMTop:uTopModule|mFilterModule:uFilterModule" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mDTBDMTop.v Line: 110
Warning (10240): Verilog HDL Always Construct warning at mFilterModule.v(85): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mFilterModule.v Line: 85
Warning (10230): Verilog HDL assignment warning at mFilterModule.v(148): truncated value with size 32 to match size of target (8) File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mFilterModule.v Line: 148
Warning (10230): Verilog HDL assignment warning at mFilterModule.v(171): truncated value with size 32 to match size of target (8) File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mFilterModule.v Line: 171
Warning (10230): Verilog HDL assignment warning at mFilterModule.v(208): truncated value with size 32 to match size of target (8) File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mFilterModule.v Line: 208
Warning (10230): Verilog HDL assignment warning at mFilterModule.v(231): truncated value with size 32 to match size of target (8) File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mFilterModule.v Line: 231
Warning (10230): Verilog HDL assignment warning at mFilterModule.v(350): truncated value with size 32 to match size of target (8) File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mFilterModule.v Line: 350
Warning (10230): Verilog HDL assignment warning at mFilterModule.v(355): truncated value with size 32 to match size of target (8) File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mFilterModule.v Line: 355
Warning (10230): Verilog HDL assignment warning at mFilterModule.v(357): truncated value with size 32 to match size of target (8) File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mFilterModule.v Line: 357
Warning (10230): Verilog HDL assignment warning at mFilterModule.v(359): truncated value with size 32 to match size of target (8) File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mFilterModule.v Line: 359
Warning (10230): Verilog HDL assignment warning at mFilterModule.v(361): truncated value with size 32 to match size of target (8) File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mFilterModule.v Line: 361
Warning (10230): Verilog HDL assignment warning at mFilterModule.v(363): truncated value with size 32 to match size of target (8) File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mFilterModule.v Line: 363
Warning (10230): Verilog HDL assignment warning at mFilterModule.v(365): truncated value with size 32 to match size of target (8) File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mFilterModule.v Line: 365
Warning (10230): Verilog HDL assignment warning at mFilterModule.v(367): truncated value with size 32 to match size of target (8) File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mFilterModule.v Line: 367
Warning (10230): Verilog HDL assignment warning at mFilterModule.v(369): truncated value with size 32 to match size of target (8) File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mFilterModule.v Line: 369
Warning (10230): Verilog HDL assignment warning at mFilterModule.v(371): truncated value with size 32 to match size of target (8) File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mFilterModule.v Line: 371
Info (12128): Elaborating entity "mSort8" for hierarchy "mDTBDMTop:uTopModule|mFilterModule:uFilterModule|mSort8:uSortAscending" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mFilterModule.v Line: 321
Warning (10240): Verilog HDL Always Construct warning at mFilterModule.v(463): inferring latch(es) for variable "temp", which holds its previous value in one or more paths through the always construct File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mFilterModule.v Line: 463
Info (12128): Elaborating entity "mSort4" for hierarchy "mDTBDMTop:uTopModule|mFilterModule:uFilterModule|mSort4:uSortAscending4" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mFilterModule.v Line: 341
Warning (10240): Verilog HDL Always Construct warning at mFilterModule.v(411): inferring latch(es) for variable "temp", which holds its previous value in one or more paths through the always construct File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mFilterModule.v Line: 411
Info (12128): Elaborating entity "ImageInRam" for hierarchy "ImageInRam:uImageInRam" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 239
Info (12128): Elaborating entity "altsyncram" for hierarchy "ImageInRam:uImageInRam|altsyncram:altsyncram_component" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/ImageInRam.v Line: 82
Info (12130): Elaborated megafunction instantiation "ImageInRam:uImageInRam|altsyncram:altsyncram_component" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/ImageInRam.v Line: 82
Info (12133): Instantiated megafunction "ImageInRam:uImageInRam|altsyncram:altsyncram_component" with the following parameter: File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/ImageInRam.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "ImageData.mif"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e091.tdf
    Info (12023): Found entity 1: altsyncram_e091 File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/db/altsyncram_e091.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_e091" for hierarchy "ImageInRam:uImageInRam|altsyncram:altsyncram_component|altsyncram_e091:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_aj9.tdf
    Info (12023): Found entity 1: decode_aj9 File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/db/decode_aj9.tdf Line: 23
Info (12128): Elaborating entity "decode_aj9" for hierarchy "ImageInRam:uImageInRam|altsyncram:altsyncram_component|altsyncram_e091:auto_generated|decode_aj9:rden_decode" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/db/altsyncram_e091.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_12b.tdf
    Info (12023): Found entity 1: mux_12b File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/db/mux_12b.tdf Line: 23
Info (12128): Elaborating entity "mux_12b" for hierarchy "ImageInRam:uImageInRam|altsyncram:altsyncram_component|altsyncram_e091:auto_generated|mux_12b:mux2" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/db/altsyncram_e091.tdf Line: 42
Info (12128): Elaborating entity "sys_pll" for hierarchy "sys_pll:sys_pll_inst" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 423
Info (12128): Elaborating entity "altpll" for hierarchy "sys_pll:sys_pll_inst|altpll:altpll_component" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/sys_pll.v Line: 91
Info (12130): Elaborated megafunction instantiation "sys_pll:sys_pll_inst|altpll:altpll_component" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/sys_pll.v Line: 91
Info (12133): Instantiated megafunction "sys_pll:sys_pll_inst|altpll:altpll_component" with the following parameter: File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/sys_pll.v Line: 91
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "3"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=sys_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/sys_pll_altpll.v
    Info (12023): Found entity 1: sys_pll_altpll File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/db/sys_pll_altpll.v Line: 30
Info (12128): Elaborating entity "sys_pll_altpll" for hierarchy "sys_pll:sys_pll_inst|altpll:altpll_component|sys_pll_altpll:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "sync_gen" for hierarchy "sync_gen:sync" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 435
Warning (10230): Verilog HDL assignment warning at sync_gen.sv(25): truncated value with size 32 to match size of target (11) File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/sync_gen.sv Line: 25
Warning (10230): Verilog HDL assignment warning at sync_gen.sv(26): truncated value with size 32 to match size of target (11) File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/sync_gen.sv Line: 26
Warning (276020): Inferred RAM node "ImageOutRam_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ImageOutRam_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 65536
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 16
        Info (286033): Parameter NUMWORDS_B set to 65536
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "altsyncram:ImageOutRam_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:ImageOutRam_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "65536"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "16"
    Info (12134): Parameter "NUMWORDS_B" = "65536"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u1c1.tdf
    Info (12023): Found entity 1: altsyncram_u1c1 File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/db/altsyncram_u1c1.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_h7a.tdf
    Info (12023): Found entity 1: decode_h7a File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/db/decode_h7a.tdf Line: 23
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "AUDIO_BCLK" has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 31
    Warning (13040): bidirectional pin "AUDIO_GPIO_MFP5" has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 34
    Warning (13040): bidirectional pin "AUDIO_RESET_n" has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 37
    Warning (13040): bidirectional pin "AUDIO_SDA_MOSI" has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 40
    Warning (13040): bidirectional pin "AUDIO_WCLK" has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 42
    Warning (13040): bidirectional pin "DAC_DATA" has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 45
    Warning (13040): bidirectional pin "FLASH_DATA[0]" has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 69
    Warning (13040): bidirectional pin "FLASH_DATA[1]" has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 69
    Warning (13040): bidirectional pin "FLASH_DATA[2]" has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 69
    Warning (13040): bidirectional pin "FLASH_DATA[3]" has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 69
    Warning (13040): bidirectional pin "GSENSOR_SCLK" has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 77
    Warning (13040): bidirectional pin "GSENSOR_SDI" has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 78
    Warning (13040): bidirectional pin "GSENSOR_SDO" has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 79
    Warning (13040): bidirectional pin "HDMI_I2C_SCL" has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 83
    Warning (13040): bidirectional pin "HDMI_I2C_SDA" has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 84
    Warning (13040): bidirectional pin "HDMI_LRCLK" has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 85
    Warning (13040): bidirectional pin "HDMI_MCLK" has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 86
    Warning (13040): bidirectional pin "HDMI_RX_HS" has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 90
    Warning (13040): bidirectional pin "HDMI_RX_RESET_n" has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 92
    Warning (13040): bidirectional pin "HDMI_SCLK" has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 94
    Warning (13040): bidirectional pin "LSENSOR_INT" has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 97
    Warning (13040): bidirectional pin "LSENSOR_SDA" has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 99
    Warning (13040): bidirectional pin "CAMERA_I2C_SDA" has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 103
    Warning (13040): bidirectional pin "CAMERA_PWDN_n" has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 104
    Warning (13040): bidirectional pin "MIPI_I2C_SDA" has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 107
    Warning (13040): bidirectional pin "MTL2_I2C_SDA" has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 122
    Warning (13040): bidirectional pin "NET_MDIO" has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 132
    Warning (13040): bidirectional pin "PM_I2C_SDA" has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 147
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 150
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 151
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 152
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 153
    Warning (13040): bidirectional pin "RH_TEMP_I2C_SDA" has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 158
    Warning (13040): bidirectional pin "SD_CMD" has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 162
    Warning (13040): bidirectional pin "SD_DATA[0]" has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 163
    Warning (13040): bidirectional pin "SD_DATA[1]" has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 163
    Warning (13040): bidirectional pin "SD_DATA[2]" has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 163
    Warning (13040): bidirectional pin "SD_DATA[3]" has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 163
    Warning (13040): bidirectional pin "GPIO[0]" has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 172
    Warning (13040): bidirectional pin "GPIO[1]" has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 172
    Warning (13040): bidirectional pin "GPIO[2]" has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 172
    Warning (13040): bidirectional pin "GPIO[3]" has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 172
    Warning (13040): bidirectional pin "GPIO[4]" has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 172
    Warning (13040): bidirectional pin "GPIO[5]" has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 172
    Warning (13040): bidirectional pin "GPIO[6]" has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 172
    Warning (13040): bidirectional pin "GPIO[7]" has no driver File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 172
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "rv16InRamAddr[15]" is converted into an equivalent circuit using register "rv16InRamAddr[15]~_emulated" and latch "rv16InRamAddr[15]~1" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 263
    Warning (13310): Register "rv16InRamAddr[14]" is converted into an equivalent circuit using register "rv16InRamAddr[14]~_emulated" and latch "rv16InRamAddr[14]~5" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 263
    Warning (13310): Register "rv16InRamAddr[13]" is converted into an equivalent circuit using register "rv16InRamAddr[13]~_emulated" and latch "rv16InRamAddr[13]~9" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 263
    Warning (13310): Register "rv16InRamAddr[0]" is converted into an equivalent circuit using register "rv16InRamAddr[0]~_emulated" and latch "rv16InRamAddr[0]~13" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 263
    Warning (13310): Register "rv16InRamAddr[1]" is converted into an equivalent circuit using register "rv16InRamAddr[1]~_emulated" and latch "rv16InRamAddr[1]~17" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 263
    Warning (13310): Register "rv16InRamAddr[2]" is converted into an equivalent circuit using register "rv16InRamAddr[2]~_emulated" and latch "rv16InRamAddr[2]~21" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 263
    Warning (13310): Register "rv16InRamAddr[3]" is converted into an equivalent circuit using register "rv16InRamAddr[3]~_emulated" and latch "rv16InRamAddr[3]~25" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 263
    Warning (13310): Register "rv16InRamAddr[4]" is converted into an equivalent circuit using register "rv16InRamAddr[4]~_emulated" and latch "rv16InRamAddr[4]~29" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 263
    Warning (13310): Register "rv16InRamAddr[5]" is converted into an equivalent circuit using register "rv16InRamAddr[5]~_emulated" and latch "rv16InRamAddr[5]~33" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 263
    Warning (13310): Register "rv16InRamAddr[6]" is converted into an equivalent circuit using register "rv16InRamAddr[6]~_emulated" and latch "rv16InRamAddr[6]~37" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 263
    Warning (13310): Register "rv16InRamAddr[7]" is converted into an equivalent circuit using register "rv16InRamAddr[7]~_emulated" and latch "rv16InRamAddr[7]~41" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 263
    Warning (13310): Register "rv16InRamAddr[8]" is converted into an equivalent circuit using register "rv16InRamAddr[8]~_emulated" and latch "rv16InRamAddr[8]~45" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 263
    Warning (13310): Register "rv16InRamAddr[9]" is converted into an equivalent circuit using register "rv16InRamAddr[9]~_emulated" and latch "rv16InRamAddr[9]~49" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 263
    Warning (13310): Register "rv16InRamAddr[10]" is converted into an equivalent circuit using register "rv16InRamAddr[10]~_emulated" and latch "rv16InRamAddr[10]~53" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 263
    Warning (13310): Register "rv16InRamAddr[11]" is converted into an equivalent circuit using register "rv16InRamAddr[11]~_emulated" and latch "rv16InRamAddr[11]~57" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 263
    Warning (13310): Register "rv16InRamAddr[12]" is converted into an equivalent circuit using register "rv16InRamAddr[12]~_emulated" and latch "rv16InRamAddr[12]~61" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 263
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 24
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 24
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 24
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 24
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 24
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 24
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 24
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 24
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 24
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 27
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 27
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 27
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 27
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 27
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 27
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 27
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 28
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 28
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 28
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 28
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 28
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 28
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 28
    Warning (13410): Pin "AUDIO_DIN_MFP1" is stuck at GND File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 32
    Warning (13410): Pin "AUDIO_MCLK" is stuck at GND File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 35
    Warning (13410): Pin "AUDIO_SCL_SS_n" is stuck at GND File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 38
    Warning (13410): Pin "AUDIO_SCLK_MFP3" is stuck at GND File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 39
    Warning (13410): Pin "AUDIO_SPI_SELECT" is stuck at GND File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 41
    Warning (13410): Pin "DAC_SCLK" is stuck at GND File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 46
    Warning (13410): Pin "DAC_SYNC_n" is stuck at GND File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 47
    Warning (13410): Pin "FLASH_DCLK" is stuck at GND File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 70
    Warning (13410): Pin "FLASH_NCSO" is stuck at GND File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 71
    Warning (13410): Pin "FLASH_RESET_n" is stuck at GND File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 72
    Warning (13410): Pin "GSENSOR_CS_n" is stuck at GND File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 75
    Warning (13410): Pin "LSENSOR_SCL" is stuck at GND File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 98
    Warning (13410): Pin "CAMERA_I2C_SCL" is stuck at GND File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 102
    Warning (13410): Pin "MIPI_CS_n" is stuck at GND File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 105
    Warning (13410): Pin "MIPI_I2C_SCL" is stuck at GND File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 106
    Warning (13410): Pin "MIPI_REFCLK" is stuck at GND File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 112
    Warning (13410): Pin "MIPI_RESET_n" is stuck at GND File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 113
    Warning (13410): Pin "MTL2_BL_ON_n" is stuck at GND File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 117
    Warning (13410): Pin "MTL2_I2C_SCL" is stuck at GND File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 121
    Warning (13410): Pin "NET_GTX_CLK" is stuck at GND File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 128
    Warning (13410): Pin "NET_MDC" is stuck at GND File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 131
    Warning (13410): Pin "NET_RST_N" is stuck at GND File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 133
    Warning (13410): Pin "NET_TX_D[0]" is stuck at GND File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 141
    Warning (13410): Pin "NET_TX_D[1]" is stuck at GND File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 141
    Warning (13410): Pin "NET_TX_D[2]" is stuck at GND File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 141
    Warning (13410): Pin "NET_TX_D[3]" is stuck at GND File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 141
    Warning (13410): Pin "NET_TX_EN" is stuck at GND File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 142
    Warning (13410): Pin "NET_TX_ER" is stuck at GND File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 143
    Warning (13410): Pin "PM_I2C_SCL" is stuck at GND File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 146
    Warning (13410): Pin "RH_TEMP_I2C_SCL" is stuck at GND File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 157
    Warning (13410): Pin "SD_CLK" is stuck at GND File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 161
    Warning (13410): Pin "UART_RESET_n" is stuck at VCC File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 166
    Warning (13410): Pin "UART_TX" is stuck at GND File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 168
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 93 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_CLK_10" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 11
    Warning (15610): No output dependent on input pin "MAX10_CLK2_50" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 13
    Warning (15610): No output dependent on input pin "MAX10_CLK3_50" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 14
    Warning (15610): No output dependent on input pin "FPGA_RESET_n" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 17
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 18
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 18
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 18
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 18
    Warning (15610): No output dependent on input pin "KEY[4]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 18
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 21
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 21
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 21
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 21
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 21
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 21
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 21
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 21
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 21
    Warning (15610): No output dependent on input pin "AUDIO_DOUT_MFP2" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 33
    Warning (15610): No output dependent on input pin "AUDIO_MISO_MFP4" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 36
    Warning (15610): No output dependent on input pin "GSENSOR_INT[1]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 76
    Warning (15610): No output dependent on input pin "GSENSOR_INT[2]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 76
    Warning (15610): No output dependent on input pin "HDMI_AP" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 82
    Warning (15610): No output dependent on input pin "HDMI_RX_CLK" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 87
    Warning (15610): No output dependent on input pin "HDMI_RX_D[0]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 88
    Warning (15610): No output dependent on input pin "HDMI_RX_D[1]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 88
    Warning (15610): No output dependent on input pin "HDMI_RX_D[2]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 88
    Warning (15610): No output dependent on input pin "HDMI_RX_D[3]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 88
    Warning (15610): No output dependent on input pin "HDMI_RX_D[4]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 88
    Warning (15610): No output dependent on input pin "HDMI_RX_D[5]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 88
    Warning (15610): No output dependent on input pin "HDMI_RX_D[6]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 88
    Warning (15610): No output dependent on input pin "HDMI_RX_D[7]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 88
    Warning (15610): No output dependent on input pin "HDMI_RX_D[8]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 88
    Warning (15610): No output dependent on input pin "HDMI_RX_D[9]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 88
    Warning (15610): No output dependent on input pin "HDMI_RX_D[10]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 88
    Warning (15610): No output dependent on input pin "HDMI_RX_D[11]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 88
    Warning (15610): No output dependent on input pin "HDMI_RX_D[12]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 88
    Warning (15610): No output dependent on input pin "HDMI_RX_D[13]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 88
    Warning (15610): No output dependent on input pin "HDMI_RX_D[14]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 88
    Warning (15610): No output dependent on input pin "HDMI_RX_D[15]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 88
    Warning (15610): No output dependent on input pin "HDMI_RX_D[16]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 88
    Warning (15610): No output dependent on input pin "HDMI_RX_D[17]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 88
    Warning (15610): No output dependent on input pin "HDMI_RX_D[18]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 88
    Warning (15610): No output dependent on input pin "HDMI_RX_D[19]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 88
    Warning (15610): No output dependent on input pin "HDMI_RX_D[20]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 88
    Warning (15610): No output dependent on input pin "HDMI_RX_D[21]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 88
    Warning (15610): No output dependent on input pin "HDMI_RX_D[22]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 88
    Warning (15610): No output dependent on input pin "HDMI_RX_D[23]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 88
    Warning (15610): No output dependent on input pin "HDMI_RX_DE" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 89
    Warning (15610): No output dependent on input pin "HDMI_RX_INT1" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 91
    Warning (15610): No output dependent on input pin "HDMI_RX_VS" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 93
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_CLK" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 108
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[0]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 109
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[1]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 109
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[2]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 109
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[3]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 109
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[4]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 109
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[5]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 109
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[6]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 109
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[7]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 109
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[8]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 109
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[9]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 109
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[10]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 109
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[11]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 109
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[12]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 109
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[13]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 109
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[14]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 109
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[15]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 109
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[16]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 109
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[17]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 109
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[18]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 109
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[19]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 109
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[20]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 109
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[21]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 109
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[22]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 109
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[23]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 109
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_HS" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 110
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_VS" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 111
    Warning (15610): No output dependent on input pin "MTL2_INT" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 123
    Warning (15610): No output dependent on input pin "NET_INT_n" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 129
    Warning (15610): No output dependent on input pin "NET_LINK100" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 130
    Warning (15610): No output dependent on input pin "NET_RX_CLK" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 134
    Warning (15610): No output dependent on input pin "NET_RX_COL" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 135
    Warning (15610): No output dependent on input pin "NET_RX_CRS" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 136
    Warning (15610): No output dependent on input pin "NET_RX_D[0]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 137
    Warning (15610): No output dependent on input pin "NET_RX_D[1]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 137
    Warning (15610): No output dependent on input pin "NET_RX_D[2]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 137
    Warning (15610): No output dependent on input pin "NET_RX_D[3]" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 137
    Warning (15610): No output dependent on input pin "NET_RX_DV" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 138
    Warning (15610): No output dependent on input pin "NET_RX_ER" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 139
    Warning (15610): No output dependent on input pin "NET_TX_CLK" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 140
    Warning (15610): No output dependent on input pin "RH_TEMP_DRDY_n" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 156
    Warning (15610): No output dependent on input pin "UART_RX" File: C:/DRIVE_D/Personal/fpga/upwrk/ComputationalLoadsWorkig/ImageDisplayBlog/mProjectTop.v Line: 167
Info (21057): Implemented 4273 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 95 input pins
    Info (21059): Implemented 84 output pins
    Info (21060): Implemented 46 bidirectional pins
    Info (21061): Implemented 3919 logic cells
    Info (21064): Implemented 128 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 283 warnings
    Info: Peak virtual memory: 862 megabytes
    Info: Processing ended: Sun Sep 17 00:49:23 2017
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:38


