############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_pipeline "floydwarshall/loop3"
set_directive_pipeline "floydwarshall/loop3"
set_directive_loop_tripcount -min 1024 -max 1024 "floydwarshall/loop3"
set_directive_pipeline "floydwarshall/loop3"
set_directive_loop_tripcount -min 1024 -max 1024 "floydwarshall/loop3"
set_directive_loop_tripcount -min 1024 -max 1024 "floydwarshall/loop2"
set_directive_pipeline "floydwarshall/loop2"
set_directive_loop_tripcount -min 1024 -max 1024 "floydwarshall/loop2"
set_directive_pipeline "floydwarshall/loop2"
set_directive_pipeline "floydwarshall/loop1"
set_directive_loop_tripcount -min 1024 -max 1024 "floydwarshall/loop1"
set_directive_loop_tripcount -min 1024 -max 1024 "floydwarshall/loop1"
set_directive_pipeline "floydwarshall/loop1"
set_directive_loop_tripcount -min 1024 -max 1024 "floydwarshall/loop1"
set_directive_dataflow "floydwarshall"
