#Build: Fabric Compiler 2021.1-SP7.3, Build 94852, May 25 15:09 2022
#Install: D:\Softwares\PDS_2021.1-SP7.3-ads\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19044
#Hostname: thesame
Generated by Fabric Compiler (version 2021.1-SP7.3 build 94852) at Thu Nov 10 04:12:49 2022
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 684)] | Port tmds_data_n[1] has been placed at location A11, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 693)] | Port tmds_data_n[2] has been placed at location A10, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 711)] | Port tmds_data_p[1] has been placed at location B11, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 720)] | Port tmds_data_p[2] has been placed at location B10, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 855)] | Port ds1 has been placed at location E18, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 861)] | Port ds2 has been placed at location H13, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 867)] | Port ds3 has been placed at location G13, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 898)] | Port ds0 has been placed at location D17, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 910)] | Port stcp1 has been placed at location F14, whose type is share pin.
W: ConstraintEditor-4019: Port 'ddr_init_done' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ddrphy_rst_done' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'pll_lock' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'uart_rx' unspecified I/O constraint.
Constraint check end.
Executing : get_ports pclk_mod_in
Executing : get_ports pclk_mod_in successfully.
Executing : create_clock -name top|pclk_mod_in [get_ports pclk_mod_in] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top|pclk_mod_in [get_ports pclk_mod_in] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins video_pll_m0/u_pll_e1:CLKOUT1
Executing : get_pins video_pll_m0/u_pll_e1:CLKOUT1 successfully.
Executing : create_generated_clock -name sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins video_pll_m0/u_pll_e1:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -3.269231 -6.538462} -add
Executing : create_generated_clock -name sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins video_pll_m0/u_pll_e1:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -3.269231 -6.538462} -add successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins video_pll_m0/u_pll_e1:CLKOUT0
Executing : get_pins video_pll_m0/u_pll_e1:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins video_pll_m0/u_pll_e1:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -8.653846 -17.307692} -add
Executing : create_generated_clock -name sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins video_pll_m0/u_pll_e1:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -8.653846 -17.307692} -add successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT3
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT3 successfully.
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred -source [get_ports sys_clk] [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT3] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -5.000000 -10.000000} -add
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred -source [get_ports sys_clk] [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT3] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -5.000000 -10.000000} -add successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT1
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT1 successfully.
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -8.750000 -17.500000} -add
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -8.750000 -17.500000} -add successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0 successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut:CLKDIVOUT
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut:CLKDIVOUT successfully.
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred -source [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0] [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut:CLKDIVOUT] -master_clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -edges {1 2 3} -edge_shift {0.000000 1.250000 2.500000} -add
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred -source [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0] [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut:CLKDIVOUT] -master_clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -edges {1 2 3} -edge_shift {0.000000 1.250000 2.500000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|pclk_mod_in
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|pclk_mod_in successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|pclk_mod_in
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|pclk_mod_in successfully.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_mod5[2:0]' is being ignored due to limitations in architecture.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_shift_0h[4:0]' is being ignored due to limitations in architecture.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_shift_0l[4:0]' is being ignored due to limitations in architecture.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_shift_1h[4:0]' is being ignored due to limitations in architecture.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_shift_1l[4:0]' is being ignored due to limitations in architecture.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_shift_2h[4:0]' is being ignored due to limitations in architecture.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_shift_2l[4:0]' is being ignored due to limitations in architecture.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_shift_3h[4:0]' is being ignored due to limitations in architecture.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_shift_3l[4:0]' is being ignored due to limitations in architecture.
Start pre-mapping.
I: Removed bmsDECODER inst ND50_0 that is redundant to ND47
I: Removed bmsDECODER inst ND52_0 that is redundant to ND47
I: Removed bmsDECODER inst ND54_0 that is redundant to ND47
I: Removed bmsDECODER inst ND56_0 that is redundant to ND47
I: Removed bmsDECODER inst ND58_0 that is redundant to ND47
I: Removed bmsDECODER inst ND60_0 that is redundant to ND47
I: Removed bmsDECODER inst ND62_0 that is redundant to ND47
I: Removed bmsDECODER inst ND64_0 that is redundant to ND47
I: Removed bmsDECODER inst ND66_0 that is redundant to ND47
I: Removed bmsDECODER inst ND68_0 that is redundant to ND47
I: Removed bmsDECODER inst ND70_0 that is redundant to ND47
I: Removed bmsDECODER inst ND72_0 that is redundant to ND47
I: Removed bmsDECODER inst ND74_0 that is redundant to ND47
I: Removed bmsDECODER inst ND76_0 that is redundant to ND47
I: Removed bmsDECODER inst ND78_0 that is redundant to ND47
I: Removed bmsDECODER inst ND80_0 that is redundant to ND47
I: Removed bmsDECODER inst ND82_0 that is redundant to ND47
I: Removed bmsDECODER inst ND84_0 that is redundant to ND47
I: Removed bmsDECODER inst ND86_0 that is redundant to ND47
I: Removed bmsDECODER inst ND48_0 that is redundant to ND47
I: Removed bmsPMUX inst N253_1 that is redundant to N224_1
I: Removed bmsPMUX inst N282_1 that is redundant to N224_1
I: Removed bmsPMUX inst N311_1 that is redundant to N224_1
I: Removed bmsPMUX inst N340_1 that is redundant to N224_1
I: Removed bmsPMUX inst N369_1 that is redundant to N224_1
I: Removed bmsPMUX inst N398_1 that is redundant to N224_1
I: Removed bmsPMUX inst N427_1 that is redundant to N224_1
I: Removed bmsPMUX inst N456_1 that is redundant to N224_1
I: Removed bmsPMUX inst N485_1 that is redundant to N224_1
I: Removed bmsPMUX inst N514_1 that is redundant to N224_1
I: Removed bmsPMUX inst N543_1 that is redundant to N224_1
I: Removed bmsPMUX inst N572_1 that is redundant to N224_1
I: Removed bmsPMUX inst N601_1 that is redundant to N224_1
I: Removed bmsPMUX inst N630_1 that is redundant to N224_1
I: Removed bmsPMUX inst N659_1 that is redundant to N224_1
I: Removed bmsPMUX inst N688_1 that is redundant to N224_1
I: Removed bmsPMUX inst N717_1 that is redundant to N224_1
I: Removed bmsPMUX inst N746_1 that is redundant to N224_1
I: Removed bmsPMUX inst N775_1 that is redundant to N224_1
I: Removed bmsREDOR inst N260 that is redundant to N231
I: Removed bmsREDOR inst N289 that is redundant to N231
I: Removed bmsREDOR inst N318 that is redundant to N231
I: Removed bmsREDOR inst N347 that is redundant to N231
I: Removed bmsREDOR inst N376 that is redundant to N231
I: Removed bmsREDOR inst N405 that is redundant to N231
I: Removed bmsREDOR inst N434 that is redundant to N231
I: Removed bmsREDOR inst N463 that is redundant to N231
I: Removed bmsREDOR inst N492 that is redundant to N231
I: Removed bmsREDOR inst N521 that is redundant to N231
I: Removed bmsREDOR inst N550 that is redundant to N231
I: Removed bmsREDOR inst N579 that is redundant to N231
I: Removed bmsREDOR inst N608 that is redundant to N231
I: Removed bmsREDOR inst N637 that is redundant to N231
I: Removed bmsREDOR inst N666 that is redundant to N231
I: Removed bmsREDOR inst N695 that is redundant to N231
I: Removed bmsREDOR inst N724 that is redundant to N231
I: Removed bmsREDOR inst N753 that is redundant to N231
I: Removed bmsREDOR inst N782 that is redundant to N231
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  frame_read_write_m0/frame_fifo_read_m0/state[3] frame_read_write_m0/frame_fifo_read_m0/state[2] frame_read_write_m0/frame_fifo_read_m0/state[1] frame_read_write_m0/frame_fifo_read_m0/state[0]
I: to  frame_read_write_m0/frame_fifo_read_m0/state_6 frame_read_write_m0/frame_fifo_read_m0/state_5 frame_read_write_m0/frame_fifo_read_m0/state_4 frame_read_write_m0/frame_fifo_read_m0/state_3 frame_read_write_m0/frame_fifo_read_m0/state_2 frame_read_write_m0/frame_fifo_read_m0/state_1 frame_read_write_m0/frame_fifo_read_m0/state_0
I: 0000 => 0000001
I: 0001 => 0000010
I: 0010 => 0000100
I: 0011 => 0001000
I: 0100 => 0010000
I: 0101 => 0100000
I: 0110 => 1000000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  frame_read_write_m0/frame_fifo_write_m0/state[3] frame_read_write_m0/frame_fifo_write_m0/state[2] frame_read_write_m0/frame_fifo_write_m0/state[1] frame_read_write_m0/frame_fifo_write_m0/state[0]
I: to  frame_read_write_m0/frame_fifo_write_m0/state_5 frame_read_write_m0/frame_fifo_write_m0/state_4 frame_read_write_m0/frame_fifo_write_m0/state_3 frame_read_write_m0/frame_fifo_write_m0/state_2 frame_read_write_m0/frame_fifo_write_m0/state_1 frame_read_write_m0/frame_fifo_write_m0/state_0
I: 0000 => 000001
I: 0001 => 000010
I: 0010 => 000100
I: 0011 => 001000
I: 0100 => 010000
I: 0101 => 100000
I: Encoding type of FSM 'wr_state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'wr_state_fsm[2:0]':
I: from  u_aq_axi_master/wr_state[2] u_aq_axi_master/wr_state[1] u_aq_axi_master/wr_state[0]
I: to  u_aq_axi_master/wr_state_6 u_aq_axi_master/wr_state_5 u_aq_axi_master/wr_state_4 u_aq_axi_master/wr_state_3 u_aq_axi_master/wr_state_2 u_aq_axi_master/wr_state_1 u_aq_axi_master/wr_state_0
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
I: Encoding type of FSM 'rd_state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'rd_state_fsm[2:0]':
I: from  u_aq_axi_master/rd_state[2] u_aq_axi_master/rd_state[1] u_aq_axi_master/rd_state[0]
I: to  u_aq_axi_master/rd_state_5 u_aq_axi_master/rd_state_4 u_aq_axi_master/rd_state_3 u_aq_axi_master/rd_state_2 u_aq_axi_master/rd_state_1 u_aq_axi_master/rd_state_0
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'state_c_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state_c_fsm[3:0]':
I: from  u_top_uart_cmd_resolve/u_m_decoder/state_c[3] u_top_uart_cmd_resolve/u_m_decoder/state_c[2] u_top_uart_cmd_resolve/u_m_decoder/state_c[1] u_top_uart_cmd_resolve/u_m_decoder/state_c[0]
I: to  u_top_uart_cmd_resolve/u_m_decoder/state_c_4 u_top_uart_cmd_resolve/u_m_decoder/state_c_3 u_top_uart_cmd_resolve/u_m_decoder/state_c_2 u_top_uart_cmd_resolve/u_m_decoder/state_c_1 u_top_uart_cmd_resolve/u_m_decoder/state_c_0
I: 0000 => 00001
I: 0001 => 00010
I: 0010 => 00100
I: 0011 => 01000
I: 0100 => 10000
I: Encoding type of FSM 'state_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[1:0]':
I: from  u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state[1] u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state[0]
I: to  u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state[3] u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state[2] u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state[1] u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state[0]
I: to  u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_10 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_9 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_8 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_7 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_6 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_5 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_4 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_3 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_2 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_1 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_0
I: 0000 => 00000000001
I: 0001 => 00000000010
I: 0010 => 00000000100
I: 0011 => 00000001000
I: 0100 => 00000010000
I: 0101 => 00000100000
I: 0110 => 00001000000
I: 0111 => 00010000000
I: 1000 => 00100000000
I: 1001 => 01000000000
I: 1010 => 10000000000
I: Encoding type of FSM 'state_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[1:0]':
I: from  u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state[1] u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state[0]
I: to  u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_1 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0
I: 00 => 01
I: 10 => 10
W: Public-4008: Instance 'state_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on block_mean_cal/gamma_fix_2_2_rom/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2/N115 (bmsREDAND).
I: Constant propagation done on block_mean_cal/gamma_fix_2_2_rom/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2/N27 (bmsWIDEINV).
I: Constant propagation done on frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K (GTP_DRM18K).
Executing : pre-mapping successfully. Time elapsed: 0.834s wall, 0.719s user + 0.094s system = 0.812s CPU (97.4%)

Start mod-gen.
W: Public-4008: Instance 'u_video_pixel_counter/line_cnt_temp[10:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_video_pixel_counter/p_cnt_temp[10:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rd_water_level[10:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wr_water_level[10:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wr_water_level[13:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rd_water_level[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'color_bar_m0/active_x[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'color_bar_m0/rgb_b_reg[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'color_bar_m0/rgb_g_reg[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'color_bar_m0/rgb_r_reg[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_bps/o_bps_done' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_bps/r_bps_cnt[15:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_decoder/byte1[0][7:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_decoder/byte1[1][7:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_decoder/byte1[2][7:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_decoder/byte1[3][7:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_decoder/cnt[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_decoder/o_check[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_decoder/o_para_list[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_decoder/r_cmd_vaild' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_decoder/r_cmdcode[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_decoder/r_cmdlen[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_decoder/state_d[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_decoder/state_c_0' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_decoder/state_c_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_decoder/state_c_2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_decoder/state_c_3' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_decoder/state_c_4' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_s2p/r_uart_rx[1:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_s2p/o_bps_en' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_s2p/o_rx_data[7:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_s2p/o_rx_en' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_s2p/r_bit_cnt[3:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d0[24:0] that is redundant to frame_read_write_m0/frame_fifo_read_m0/read_len_d0[24:0]
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encg/c1_q that is redundant to dvi_encoder_m0/encg/c0_q
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/c0_q that is redundant to dvi_encoder_m0/encg/c0_q
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/c1_q that is redundant to dvi_encoder_m0/encg/c0_q
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encg/de_q that is redundant to dvi_encoder_m0/encb/de_q
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/de_q that is redundant to dvi_encoder_m0/encb/de_q
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encg/de_reg that is redundant to dvi_encoder_m0/encb/de_reg
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/de_reg that is redundant to dvi_encoder_m0/encb/de_reg
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encg/c1_reg that is redundant to dvi_encoder_m0/encg/c0_reg
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/c0_reg that is redundant to dvi_encoder_m0/encg/c0_reg
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/c1_reg that is redundant to dvi_encoder_m0/encg/c0_reg
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d1[24:0] that is redundant to frame_read_write_m0/frame_fifo_read_m0/read_len_d1[24:0]
W: Register block_mean_cal/u_block_mean/block_mean_temp[9] is reduced to constant 0.
W: Register block_mean_cal/u_rgb_to_gray/b_temp[13] is reduced to constant 0.
W: Register block_mean_cal/u_rgb_to_gray/g_temp[0] is reduced to constant 0.
W: Register block_mean_cal/u_rgb_to_gray/r_temp[15] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[0] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[0] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[0] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[0] is reduced to constant 0.
W: Register u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[1] is reduced to constant 0.
W: Register u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[1] is reduced to constant 0.
W: Register dvi_encoder_m0/encg/c0_q is reduced to constant 0.
W: Register dvi_encoder_m0/encg/c0_reg is reduced to constant 0.
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_len[4] that is redundant to u_aq_axi_master/reg_rd_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_len[5] that is redundant to u_aq_axi_master/reg_rd_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_len[6] that is redundant to u_aq_axi_master/reg_rd_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_len[7] that is redundant to u_aq_axi_master/reg_rd_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_len[8] that is redundant to u_aq_axi_master/reg_rd_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_len[4] that is redundant to u_aq_axi_master/reg_wr_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_len[5] that is redundant to u_aq_axi_master/reg_wr_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_len[6] that is redundant to u_aq_axi_master/reg_wr_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_len[7] that is redundant to u_aq_axi_master/reg_wr_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_len[8] that is redundant to u_aq_axi_master/reg_wr_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_len[10] that is redundant to u_aq_axi_master/reg_rd_len[9]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_len[10] that is redundant to u_aq_axi_master/reg_wr_len[9]
Executing : mod-gen successfully. Time elapsed: 3.974s wall, 3.938s user + 0.016s system = 3.953s CPU (99.5%)

Start logic-optimization.
W: Removed GTP_DLATCH inst block_mean_cal/u_block_mean/next_state[1] that is stuck at constant 0.
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7657_4 that is redundant to fifo_led/u_WS2812/N6877_4
I: Removed bmsREDOR inst fifo_led/u_WS2812/N6877_4 that is redundant to fifo_led/u_WS2812/N6757_4
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7837_4 that is redundant to fifo_led/u_WS2812/N6757_4
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7237_4 that is redundant to fifo_led/u_WS2812/N6757_4
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7417_4 that is redundant to fifo_led/u_WS2812/N6757_4
I: Removed bmsREDOR inst fifo_led/u_WS2812/N6817_4 that is redundant to fifo_led/u_WS2812/N6757_4
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7717_4 that is redundant to fifo_led/u_WS2812/N6757_4
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7357_4 that is redundant to fifo_led/u_WS2812/N6757_4
I: Removed bmsREDOR inst fifo_led/u_WS2812/N6937_4 that is redundant to fifo_led/u_WS2812/N6757_4
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7477_4 that is redundant to fifo_led/u_WS2812/N6757_4
I: Removed bmsREDOR inst fifo_led/u_WS2812/N6757_4 that is redundant to fifo_led/u_WS2812/N911
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7597_4 that is redundant to fifo_led/u_WS2812/N911
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7897_4 that is redundant to fifo_led/u_WS2812/N911
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7177_4 that is redundant to fifo_led/u_WS2812/N911
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7117_4 that is redundant to fifo_led/u_WS2812/N911
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7537_4 that is redundant to fifo_led/u_WS2812/N911
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7777_4 that is redundant to fifo_led/u_WS2812/N911
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7057_4 that is redundant to fifo_led/u_WS2812/N911
I: Removed bmsREDOR inst fifo_led/u_WS2812/N7297_4 that is redundant to fifo_led/u_WS2812/N911
I: Removed bmsREDOR inst fifo_led/u_WS2812/N6997_4 that is redundant to fifo_led/u_WS2812/N911
Executing : logic-optimization successfully. Time elapsed: 3.312s wall, 2.875s user + 0.438s system = 3.312s CPU (100.0%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_timing_data_m0/vout_data_r[24]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_timing_data_m0/vout_data_r[25]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_timing_data_m0/vout_data_r[26]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_timing_data_m0/vout_data_r[27]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_timing_data_m0/vout_data_r[28]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_timing_data_m0/vout_data_r[29]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_timing_data_m0/vout_data_r[30]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_timing_data_m0/vout_data_r[31]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'block_mean_cal/u_rgb_to_gray/gray_temp_0[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'block_mean_cal/u_rgb_to_gray/gray_temp_0[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'block_mean_cal/u_rgb_to_gray/gray_temp_0[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'block_mean_cal/u_rgb_to_gray/gray_temp_0[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'block_mean_cal/u_rgb_to_gray/gray_temp_0[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'block_mean_cal/u_rgb_to_gray/gray_temp_0[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'block_mean_cal/u_rgb_to_gray/gray_temp_0[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'block_mean_cal/u_rgb_to_gray/gray_temp_0[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo_led/u_WS2812/led_cnt[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo_led/u_WS2812/led_cnt[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo_led/u_WS2812/led_cnt[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo_led/u_WS2812/led_cnt[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Removed GTP_DFF_C inst block_mean_cal/u_block_mean/state[1] that is stuck at constant 0.
I: Removed GTP_DFF inst dvi_encoder_m0/encg/n1q_m[0] that is redundant to dvi_encoder_m0/encg/n0q_m[0]
I: Removed GTP_DFF inst dvi_encoder_m0/encb/n1q_m[0] that is redundant to dvi_encoder_m0/encb/n0q_m[0]
I: Removed GTP_DFF inst dvi_encoder_m0/encr/n1q_m[0] that is redundant to dvi_encoder_m0/encr/n0q_m[0]
I: Removed GTP_DFF_S inst dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[4] that is redundant to dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[4]
I: Removed GTP_DFF_S inst dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[3] that is redundant to dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_wr_adrs[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_wr_adrs[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_wr_adrs[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/read_cnt[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/read_cnt[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/read_cnt[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/read_cnt[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/read_cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/read_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_wr_adrs[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_wr_adrs[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_wr_adrs[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_wr_adrs[6] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_wr_adrs[7] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_wr_adrs[8] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[6] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[7] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[8] that is stuck at constant 0.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.611s wall, 0.609s user + 0.000s system = 0.609s CPU (99.7%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 2.999s wall, 2.750s user + 0.219s system = 2.969s CPU (99.0%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.743s wall, 0.750s user + 0.000s system = 0.750s CPU (101.0%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.987s wall, 0.984s user + 0.000s system = 0.984s CPU (99.7%)


Cell Usage:
GTP_APM_E1 (SIMD)           4 uses
GTP_CLKBUFG                   4 uses
GTP_DDC_E1                    5 uses
GTP_DDRC                      1 use
GTP_DDRPHY                    1 use
GTP_DFF                     548 uses
GTP_DFF_C                   591 uses
GTP_DFF_CE                 1953 uses
GTP_DFF_E                    31 uses
GTP_DFF_P                     8 uses
GTP_DFF_PE                   13 uses
GTP_DFF_R                     8 uses
GTP_DFF_S                     3 uses
GTP_DLL                       2 uses
GTP_DRM18K                   20 uses
GTP_DRM9K                     2 uses
GTP_GRS                       1 use
GTP_INV                      56 uses
GTP_IOCLKBUF                  2 uses
GTP_IOCLKDIV                  1 use
GTP_IODELAY                  16 uses
GTP_ISERDES                  16 uses
GTP_LUT1                     27 uses
GTP_LUT2                    155 uses
GTP_LUT3                    271 uses
GTP_LUT4                    216 uses
GTP_LUT5                    463 uses
GTP_LUT5CARRY              1960 uses
GTP_LUT5M                   374 uses
GTP_MUX2LUT6                120 uses
GTP_MUX2LUT7                 34 uses
GTP_OSERDES                  54 uses
GTP_PLL_E1                    2 uses
GTP_ROM128X1                 30 uses
GTP_ROM64X1                  11 uses

I/O ports: 102
GTP_INBUF                  30 uses
GTP_INBUFG                  2 uses
GTP_IOBUF                  16 uses
GTP_IOBUFCO                 2 uses
GTP_OUTBUF                 15 uses
GTP_OUTBUFT                36 uses
GTP_OUTBUFTCO               1 use

Mapping Summary:
Total LUTs: 3608 of 17536 (20.57%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 3608
Total Registers: 3155 of 26304 (11.99%)
Total Latches: 0

DRM18K:
Total DRM18K = 21.0 of 48 (43.75%)

APMs:
Total APMs = 2.00 of 30 (6.67%)

Total I/O ports = 105 of 240 (43.75%)


Number of unique control sets : 176
  CLK(video_clk5x)                                 : 30
  CLK(pclk_mod_in_g)                               : 34
  CLK(video_clk)                                   : 90
  CLK(sys_clk_g)                                   : 394
  CLK(ui_clk), CE(u_aq_axi_master.N649)            : 1
  CLK(sys_clk_g), CE(fifo_led.u_hc595.N143)        : 2
  CLK(sys_clk_g), CE(fifo_led.u_hc595.N168)        : 3
  CLK(video_clk), CE(nt_rst_n)                     : 3
  CLK(pclk_mod_in_g), CE(~fifo_led.u_port_in.mean_in_led_out.U_ipml_fifo_fifo_led.U_ipml_fifo_ctrl.wfull)      : 11
  CLK(sys_clk_g), CE(~fifo_led.empty)              : 11
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.presetn)       : 3
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~nt_rst_n)    : 11
  CLK(block_mean_cal.cnt_de_o), C(block_mean_cal.u_video_pixel_counter.N11)      : 13
  CLK(ui_clk), C(~nt_rst_n)                        : 32
  CLK(video_clk), CP(frame_read_write_m0.read_fifo_aclr)       : 34
      CLK(video_clk), C(frame_read_write_m0.read_fifo_aclr)    : 33
      CLK(video_clk), P(frame_read_write_m0.read_fifo_aclr)    : 1
  CLK(pclk_mod_in_g), C(frame_read_write_m0.write_fifo_aclr)   : 40
  CLK(ui_clk), C(frame_read_write_m0.read_fifo_aclr)     : 42
  CLK(ui_clk), CP(frame_read_write_m0.write_fifo_aclr)         : 43
      CLK(ui_clk), C(frame_read_write_m0.write_fifo_aclr)      : 42
      CLK(ui_clk), P(frame_read_write_m0.write_fifo_aclr)      : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n)         : 51
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n)      : 46
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n)      : 5
  CLK(video_clk), C(~nt_rst_n)                     : 92
  CLK(pclk_mod_in_g), CP(~nt_rst_n)                : 113
      CLK(pclk_mod_in_g), C(~nt_rst_n)             : 112
      CLK(pclk_mod_in_g), P(~nt_rst_n)             : 1
  CLK(sys_clk_g), C(~nt_rst_n)                     : 125
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N6757)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N6817)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N6877)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N6937)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N6997)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7057)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7117)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7177)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7237)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7297)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7357)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7417)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7477)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7537)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7597)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7657)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7717)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7777)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7837)    : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N7897)    : 2
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N104)       : 2
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N104)    : 1
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N104)    : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.ddrc_init_done)         : 2
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.ddrc_init_done)      : 1
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.ddrc_init_done)      : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N294)      : 2
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N294)   : 1
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N294)   : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N315)      : 2
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N321)      : 2
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N412)           : 2
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N412)  : 1
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N412)  : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(~u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.rst_flag)       : 2
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(~u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.rst_flag)    : 1
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(~u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.rst_flag)    : 1
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N19)     : 2
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N583)    : 2
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_training_ctrl_v1_1.N23)     : 3
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(cmos_write_req_gen_m0.N6)     : 4
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl_v1_1.N99)        : 4
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl_v1_1.N99)     : 3
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl_v1_1.N99)     : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N403)      : 4
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N421)      : 4
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N110)  : 5
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N3)    : 5
  CLK(block_mean_cal.cnt_de_o), CP(block_mean_cal.u_video_pixel_counter.N11), CE(block_mean_cal.u_video_pixel_counter.N45)       : 6
      CLK(block_mean_cal.cnt_de_o), C(block_mean_cal.u_video_pixel_counter.N11), CE(block_mean_cal.u_video_pixel_counter.N45)    : 5
      CLK(block_mean_cal.cnt_de_o), P(block_mean_cal.u_video_pixel_counter.N11), CE(block_mean_cal.u_video_pixel_counter.N45)    : 1
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1121)  : 6
  CLK(pclk_mod_in_g), CP(~nt_rst_n), CE(block_mean_cal.u_video_pixel_counter.N88)      : 6
      CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_video_pixel_counter.N88)   : 5
      CLK(pclk_mod_in_g), P(~nt_rst_n), CE(block_mean_cal.u_video_pixel_counter.N88)   : 1
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N6639)    : 6
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.data_flag)     : 6
  CLK(ui_clk), CP(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_write_m0.N166)         : 6
      CLK(ui_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_write_m0.N166)      : 5
      CLK(ui_clk), P(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_write_m0.N166)      : 1
  CLK(ui_clk), CP(~nt_rst_n), CE(u_aq_axi_master.N594)         : 6
      CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N594)      : 5
      CLK(ui_clk), P(~nt_rst_n), CE(u_aq_axi_master.N594)      : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.presetn), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.u_ddrc_apb_reset_v1_1.N383)       : 7
  CLK(ui_clk), CP(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N185)          : 7
      CLK(ui_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N185)       : 6
      CLK(ui_clk), P(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N185)       : 1
  CLK(ui_clk), CP(~nt_rst_n), CE(u_aq_axi_master.N488)         : 7
      CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N488)      : 6
      CLK(ui_clk), P(~nt_rst_n), CE(u_aq_axi_master.N488)      : 1
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N151)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N153)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N154)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N155)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N156)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N157)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N158)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N159)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N160)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N161)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N162)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N163)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N164)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N165)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N166)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N167)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N168)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N169)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N170)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N171)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N172)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N173)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N174)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N175)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N176)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N177)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N178)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N179)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N180)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N181)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N182)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N183)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N184)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N185)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N186)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N187)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N188)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N189)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N190)    : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_data_tx.N191)    : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~nt_rst_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N286)       : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N363)      : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N373)      : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N379)      : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.dll_update_pos)  : 8
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N559)    : 8
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N644)    : 8
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1117)  : 9
  CLK(sys_clk_g), C(~nt_rst_n), CE(fifo_led.u_WS2812.N6697)    : 10
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~nt_rst_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N267)      : 11
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~nt_rst_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N267)   : 10
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~nt_rst_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N267)   : 1
  CLK(ui_clk), C(frame_read_write_m0.read_fifo_aclr), CE(~frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.wfull)       : 11
  CLK(video_clk), C(frame_read_write_m0.read_fifo_aclr), CE(~frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.rempty)   : 12
  CLK(video_clk), C(~nt_rst_n), CE(video_timing_data_m0.color_bar_m0.N248)       : 12
  CLK(ui_clk), C(frame_read_write_m0.write_fifo_aclr), CE(~frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rempty)    : 13
  CLK(pclk_mod_in_g), C(frame_read_write_m0.write_fifo_aclr), CE(~frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wfull)    : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1091)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1096)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1101)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1106)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1208)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1213)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1218)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1223)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1228)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1233)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1238)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1243)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1248)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1253)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1258)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1263)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1268)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1273)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1278)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1283)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1288)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1293)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1298)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1303)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1308)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1313)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1318)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1323)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1328)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1333)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1338)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1343)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1348)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1353)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1358)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1363)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1368)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1373)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1378)  : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1383)  : 14
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N360)      : 16
  CLK(ui_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N281)     : 16
  CLK(ui_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N228)     : 19
  CLK(ui_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N252)     : 19
  CLK(ui_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_write_m0.N209)    : 19
  CLK(ui_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_write_m0.N232)    : 19
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N513)    : 21
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N731)    : 21
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N504)    : 23
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master._N23)    : 23
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N450)    : 32
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(block_mean_cal.u_block_mean.N1125)  : 560
  CLK(video_clk5x), RS(dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2])           : 11
      CLK(video_clk5x), R(dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2])  : 8
      CLK(video_clk5x), S(dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2])  : 3


Number of DFF:CE Signals : 159
  u_aq_axi_master.N649(from GTP_LUT2:Z)            : 1
  fifo_led.u_WS2812.N6757(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N6817(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N6877(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N6937(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N6997(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7057(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7117(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7177(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7237(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7297(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7357(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7417(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7477(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7537(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7597(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7657(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7717(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7777(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7837(from GTP_LUT4:Z)         : 2
  fifo_led.u_WS2812.N7897(from GTP_LUT4:Z)         : 2
  fifo_led.u_hc595.N143(from GTP_LUT5:Z)           : 2
  u_aq_axi_master.N19(from GTP_LUT2:Z)             : 2
  u_aq_axi_master.N583(from GTP_LUT2:Z)            : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N104(from GTP_LUT5:Z)      : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.ddrc_init_done(from GTP_DFF_C:Q)       : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N294(from GTP_LUT2:Z)     : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N315(from GTP_LUT5:Z)    : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N321(from GTP_LUT5:Z)    : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N412(from GTP_LUT2:Z)    : 2
  ~u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.rst_flag(from GTP_INV:Z)       : 2
  fifo_led.u_hc595.N168(from GTP_LUT4:Z)           : 3
  nt_rst_n(from GTP_INBUF:O)                       : 3
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_training_ctrl_v1_1.N23(from GTP_LUT5:Z)   : 3
  cmos_write_req_gen_m0.N6(from GTP_LUT2:Z)        : 4
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl_v1_1.N99(from GTP_LUT5:Z)       : 4
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N403(from GTP_LUT3:Z)    : 4
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N421(from GTP_LUT3:Z)    : 4
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N110(from GTP_LUT5:Z)      : 5
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N3(from GTP_LUT4:Z)  : 5
  block_mean_cal.u_block_mean.N1121(from GTP_LUT3:Z)     : 6
  block_mean_cal.u_video_pixel_counter.N45(from GTP_LUT5:Z)    : 6
  block_mean_cal.u_video_pixel_counter.N88(from GTP_LUT3:Z)    : 6
  fifo_led.u_WS2812.N6639(from GTP_LUT4:Z)         : 6
  fifo_led.u_data_tx.data_flag(from GTP_LUT2:Z)    : 6
  frame_read_write_m0.frame_fifo_write_m0.N166(from GTP_LUT4:Z)      : 6
  u_aq_axi_master.N594(from GTP_LUT5:Z)            : 6
  frame_read_write_m0.frame_fifo_read_m0.N185(from GTP_LUT5:Z)       : 7
  u_aq_axi_master.N488(from GTP_LUT5:Z)            : 7
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.u_ddrc_apb_reset_v1_1.N383(from GTP_LUT5:Z)  : 7
  fifo_led.u_data_tx.N151(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N153(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N154(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N155(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N156(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N157(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N158(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N159(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N160(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N161(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N162(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N163(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N164(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N165(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N166(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N167(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N168(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N169(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N170(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N171(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N172(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N173(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N174(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N175(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N176(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N177(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N178(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N179(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N180(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N181(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N182(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N183(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N184(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N185(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N186(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N187(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N188(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N189(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N190(from GTP_LUT5:Z)         : 8
  fifo_led.u_data_tx.N191(from GTP_LUT5:Z)         : 8
  u_aq_axi_master.N559(from GTP_LUT3:Z)            : 8
  u_aq_axi_master.N644(from GTP_LUT5:Z)            : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N286(from GTP_LUT5:Z)     : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N363(from GTP_LUT5:Z)    : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N373(from GTP_LUT5:Z)    : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N379(from GTP_LUT5:Z)    : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.dll_update_pos(from GTP_LUT2:Z)      : 8
  block_mean_cal.u_block_mean.N1117(from GTP_LUT5M:Z)    : 9
  fifo_led.u_WS2812.N6697(from GTP_LUT5M:Z)        : 10
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N267(from GTP_LUT4:Z)     : 11
  ~fifo_led.empty(from GTP_INV:Z)                  : 11
  ~fifo_led.u_port_in.mean_in_led_out.U_ipml_fifo_fifo_led.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)  : 11
  ~frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)     : 11
  video_timing_data_m0.color_bar_m0.N248(from GTP_LUT4:Z)      : 12
  ~frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.rempty(from GTP_INV:Z)    : 12
  ~frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rempty(from GTP_INV:Z)   : 13
  block_mean_cal.u_block_mean.N1091(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1096(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1101(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1106(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1208(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1213(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1218(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1223(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1228(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1233(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1238(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1243(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1248(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1253(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1258(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1263(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1268(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1273(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1278(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1283(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1288(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1293(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1298(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1303(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1308(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1313(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1318(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1323(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1328(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1333(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1338(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1343(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1348(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1353(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1358(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1363(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1368(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1373(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1378(from GTP_LUT5:Z)     : 14
  block_mean_cal.u_block_mean.N1383(from GTP_LUT5:Z)     : 14
  ~frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)    : 14
  frame_read_write_m0.frame_fifo_read_m0.N281(from GTP_LUT4:Z)       : 16
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N360(from GTP_LUT4:Z)    : 16
  frame_read_write_m0.frame_fifo_read_m0.N228(from GTP_LUT4:Z)       : 19
  frame_read_write_m0.frame_fifo_read_m0.N252(from GTP_LUT3:Z)       : 19
  frame_read_write_m0.frame_fifo_write_m0.N209(from GTP_LUT4:Z)      : 19
  frame_read_write_m0.frame_fifo_write_m0.N232(from GTP_LUT3:Z)      : 19
  u_aq_axi_master.N513(from GTP_LUT3:Z)            : 21
  u_aq_axi_master.N731(from GTP_LUT3:Z)            : 21
  u_aq_axi_master.N504(from GTP_LUT5:Z)            : 23
  u_aq_axi_master._N23(from GTP_LUT5:Z)            : 23
  u_aq_axi_master.N450(from GTP_LUT5:Z)            : 32
  block_mean_cal.u_block_mean.N1125(from GTP_LUT3:Z)     : 560

Number of DFF:CLK Signals : 7
  block_mean_cal.cnt_de_o(from GTP_DFF_C:Q)        : 19
  video_clk5x(from GTP_CLKBUFG:CLKOUT)             : 41
  u_ipsl_hmic_h_top.pll_pclk(from GTP_PLL_E1:CLKOUT1)    : 178
  video_clk(from GTP_CLKBUFG:CLKOUT)               : 243
  ui_clk(from GTP_PLL_E1:CLKOUT3)                  : 400
  sys_clk_g(from GTP_CLKBUFG:CLKOUT)               : 917
  pclk_mod_in_g(from GTP_CLKBUFG:CLKOUT)           : 1357

Number of DFF:CP Signals : 6
  ~u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.presetn(from GTP_INV:Z)   : 10
  block_mean_cal.u_video_pixel_counter.N11(from GTP_LUT2:Z)    : 19
  frame_read_write_m0.read_fifo_aclr(from GTP_DFF_C:Q)   : 99
  frame_read_write_m0.write_fifo_aclr(from GTP_DFF_C:Q)  : 110
  ~u_ipsl_hmic_h_top.global_reset_n(from GTP_INV:Z)      : 138
  ~nt_rst_n(from GTP_INV:Z)                        : 2189

Number of DFF:RS Signals : 1
  dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2](from GTP_DFF_R:Q)   : 11

Design 'top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_syn.vm
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'block_mean_cal/gamma_fix_2_2_rom/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2' is overwritten by new value.
Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/block_v_cnt[0]/CLK' (GTP_DFF_PE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/block_v_cnt[1]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/block_v_cnt[2]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/block_v_cnt[3]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/block_v_cnt[4]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/block_v_cnt[5]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/cnt_36[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/cnt_36[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/cnt_36[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/cnt_36[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/cnt_36[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/cnt_36[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/cnt_36[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/inblock_line_cnt[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/inblock_line_cnt[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/inblock_line_cnt[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/inblock_line_cnt[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/inblock_line_cnt[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'block_mean_cal/u_video_pixel_counter/inblock_line_cnt[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/CLKB' (GTP_DDC_E1.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/CLKB' (GTP_DDC_E1.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/CLKB' (GTP_DDC_E1.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/CLKB' (GTP_DDC_E1.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/CLKB' (GTP_DDC_E1.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr6_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr6_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr7_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr7_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr10_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr10_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr11_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr11_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr27_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr27_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr28_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr28_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr29_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr29_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr32_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr32_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr33_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr33_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr34_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr34_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr35_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr35_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr36_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr36_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr2_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr2_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr2_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr3_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr3_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr3_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr4_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr4_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr4_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr5_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr5_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr5_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr6_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr6_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr6_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr7_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr7_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr7_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr9_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr9_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr9_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr10_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr10_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr10_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr11_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr11_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr11_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr12_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr12_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr12_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr17_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr17_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr17_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr18_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr18_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr18_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr19_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr19_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr19_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr20_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr20_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr20_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr21_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr21_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr21_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr22_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr22_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr22_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr23_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr23_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr23_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr24_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr24_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr24_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr25_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr25_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr25_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr27_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr27_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr27_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr28_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr28_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr28_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr29_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr29_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr29_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr31_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr31_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr31_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr32_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr32_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr32_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr33_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr33_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr33_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr34_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr34_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr34_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr35_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr35_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr35_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr36_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr36_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr36_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr37_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr37_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr37_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr40_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr40_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr40_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr41_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr41_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr41_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr42_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr42_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr42_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr43_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr43_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr43_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr44_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr44_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr44_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr45_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr45_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr45_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr46_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr46_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr46_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr47_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr47_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr47_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr48_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr48_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr48_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr49_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr49_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr49_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr51_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr51_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr51_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr52_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr52_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr52_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr55_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr55_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr55_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr56_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr56_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr56_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr57_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr57_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr57_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr58_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr58_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr58_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr59_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr59_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_oddr59_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ddr_init_done' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ddrphy_rst_done' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ds0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ds1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ds2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ds3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ds4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ds5' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_casn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_cke_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_csn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clk_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clkn_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out_h' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_odt_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rasn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rstn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_wen_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pll_lock' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'shcp' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'shcp1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'stcp' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'stcp1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'de_input' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'hs_input' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in_h' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_b[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_g[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgb_r[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vs_input' is not constrained, it is treated as combinational input.
C: STA-3002: Can not calculate least common multiplier between clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred(period: 10000 ps) and sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred(period: 13461 ps), its may be asynchronous clocks.
Begin dump timing report
End dump timing report
Action synthesize: Real time elapsed is 19.000 sec
Action synthesize: CPU time elapsed is 16.656 sec
Current time: Thu Nov 10 04:13:07 2022
Action synthesize: Peak memory pool usage is 307,118,080 bytes
