/******************************************************************************
 *  Copyright (C) 2017 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Tue Oct 10 01:11:42 2017
 *                 Full Compile MD5 Checksum  ea353cbbaf7534b1acfabe87187756c5
 *                     (minus title and desc)
 *                 MD5 Checksum               bd09f6ea4577b9d8ea88a425effe4ef4
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1777
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              projects/stbgit/bin/gen_rdb.pl
 *                 DVTSWVER                   LOCAL projects/stbgit/bin/gen_rdb.pl
 *
 *
********************************************************************************/

#ifndef BCHP_AON_PM_L2_H__
#define BCHP_AON_PM_L2_H__

/***************************************************************************
 *AON_PM_L2 - AON Power Management L2 Interrupt Controller Registers
 ***************************************************************************/
#define BCHP_AON_PM_L2_CPU_STATUS                0x0000410640 /* [RO][32] CPU interrupt Status Register */
#define BCHP_AON_PM_L2_CPU_SET                   0x0000410644 /* [WO][32] CPU interrupt Set Register */
#define BCHP_AON_PM_L2_CPU_CLEAR                 0x0000410648 /* [WO][32] CPU interrupt Clear Register */
#define BCHP_AON_PM_L2_CPU_MASK_STATUS           0x000041064c /* [RO][32] CPU interrupt Mask Status Register */
#define BCHP_AON_PM_L2_CPU_MASK_SET              0x0000410650 /* [WO][32] CPU interrupt Mask Set Register */
#define BCHP_AON_PM_L2_CPU_MASK_CLEAR            0x0000410654 /* [WO][32] CPU interrupt Mask Clear Register */
#define BCHP_AON_PM_L2_PCI_STATUS                0x0000410658 /* [RO][32] PCI interrupt Status Register */
#define BCHP_AON_PM_L2_PCI_SET                   0x000041065c /* [WO][32] PCI interrupt Set Register */
#define BCHP_AON_PM_L2_PCI_CLEAR                 0x0000410660 /* [WO][32] PCI interrupt Clear Register */
#define BCHP_AON_PM_L2_PCI_MASK_STATUS           0x0000410664 /* [RO][32] PCI interrupt Mask Status Register */
#define BCHP_AON_PM_L2_PCI_MASK_SET              0x0000410668 /* [WO][32] PCI interrupt Mask Set Register */
#define BCHP_AON_PM_L2_PCI_MASK_CLEAR            0x000041066c /* [WO][32] PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* AON_PM_L2 :: CPU_STATUS :: reserved0 [31:17] */
#define BCHP_AON_PM_L2_CPU_STATUS_reserved0_MASK                   0xfffe0000
#define BCHP_AON_PM_L2_CPU_STATUS_reserved0_SHIFT                  17

/* AON_PM_L2 :: CPU_STATUS :: SPARE_WAKEUP_EVENT_16 [16:16] */
#define BCHP_AON_PM_L2_CPU_STATUS_SPARE_WAKEUP_EVENT_16_MASK       0x00010000
#define BCHP_AON_PM_L2_CPU_STATUS_SPARE_WAKEUP_EVENT_16_SHIFT      16
#define BCHP_AON_PM_L2_CPU_STATUS_SPARE_WAKEUP_EVENT_16_DEFAULT    0x00000000

/* AON_PM_L2 :: CPU_STATUS :: SPARE_WAKEUP_EVENT_15 [15:15] */
#define BCHP_AON_PM_L2_CPU_STATUS_SPARE_WAKEUP_EVENT_15_MASK       0x00008000
#define BCHP_AON_PM_L2_CPU_STATUS_SPARE_WAKEUP_EVENT_15_SHIFT      15
#define BCHP_AON_PM_L2_CPU_STATUS_SPARE_WAKEUP_EVENT_15_DEFAULT    0x00000000

/* AON_PM_L2 :: CPU_STATUS :: WOL_SYSTEMPORT_1 [14:14] */
#define BCHP_AON_PM_L2_CPU_STATUS_WOL_SYSTEMPORT_1_MASK            0x00004000
#define BCHP_AON_PM_L2_CPU_STATUS_WOL_SYSTEMPORT_1_SHIFT           14
#define BCHP_AON_PM_L2_CPU_STATUS_WOL_SYSTEMPORT_1_DEFAULT         0x00000000

/* AON_PM_L2 :: CPU_STATUS :: WOL_SYSTEMPORT_0 [13:13] */
#define BCHP_AON_PM_L2_CPU_STATUS_WOL_SYSTEMPORT_0_MASK            0x00002000
#define BCHP_AON_PM_L2_CPU_STATUS_WOL_SYSTEMPORT_0_SHIFT           13
#define BCHP_AON_PM_L2_CPU_STATUS_WOL_SYSTEMPORT_0_DEFAULT         0x00000000

/* AON_PM_L2 :: CPU_STATUS :: FP_RESET [12:12] */
#define BCHP_AON_PM_L2_CPU_STATUS_FP_RESET_MASK                    0x00001000
#define BCHP_AON_PM_L2_CPU_STATUS_FP_RESET_SHIFT                   12
#define BCHP_AON_PM_L2_CPU_STATUS_FP_RESET_DEFAULT                 0x00000000

/* AON_PM_L2 :: CPU_STATUS :: BOUNDARY_SCAN_REQ [11:11] */
#define BCHP_AON_PM_L2_CPU_STATUS_BOUNDARY_SCAN_REQ_MASK           0x00000800
#define BCHP_AON_PM_L2_CPU_STATUS_BOUNDARY_SCAN_REQ_SHIFT          11
#define BCHP_AON_PM_L2_CPU_STATUS_BOUNDARY_SCAN_REQ_DEFAULT        0x00000000

/* AON_PM_L2 :: CPU_STATUS :: USB0 [10:10] */
#define BCHP_AON_PM_L2_CPU_STATUS_USB0_MASK                        0x00000400
#define BCHP_AON_PM_L2_CPU_STATUS_USB0_SHIFT                       10
#define BCHP_AON_PM_L2_CPU_STATUS_USB0_DEFAULT                     0x00000000

/* AON_PM_L2 :: CPU_STATUS :: SPARE_WAKEUP_EVENT_9 [09:09] */
#define BCHP_AON_PM_L2_CPU_STATUS_SPARE_WAKEUP_EVENT_9_MASK        0x00000200
#define BCHP_AON_PM_L2_CPU_STATUS_SPARE_WAKEUP_EVENT_9_SHIFT       9
#define BCHP_AON_PM_L2_CPU_STATUS_SPARE_WAKEUP_EVENT_9_DEFAULT     0x00000000

/* AON_PM_L2 :: CPU_STATUS :: XPT_PMU [08:08] */
#define BCHP_AON_PM_L2_CPU_STATUS_XPT_PMU_MASK                     0x00000100
#define BCHP_AON_PM_L2_CPU_STATUS_XPT_PMU_SHIFT                    8
#define BCHP_AON_PM_L2_CPU_STATUS_XPT_PMU_DEFAULT                  0x00000000

/* AON_PM_L2 :: CPU_STATUS :: SPARE_WAKEUP_EVENT_7 [07:07] */
#define BCHP_AON_PM_L2_CPU_STATUS_SPARE_WAKEUP_EVENT_7_MASK        0x00000080
#define BCHP_AON_PM_L2_CPU_STATUS_SPARE_WAKEUP_EVENT_7_SHIFT       7
#define BCHP_AON_PM_L2_CPU_STATUS_SPARE_WAKEUP_EVENT_7_DEFAULT     0x00000000

/* AON_PM_L2 :: CPU_STATUS :: AVS_WATCHDOG [06:06] */
#define BCHP_AON_PM_L2_CPU_STATUS_AVS_WATCHDOG_MASK                0x00000040
#define BCHP_AON_PM_L2_CPU_STATUS_AVS_WATCHDOG_SHIFT               6
#define BCHP_AON_PM_L2_CPU_STATUS_AVS_WATCHDOG_DEFAULT             0x00000000

/* AON_PM_L2 :: CPU_STATUS :: GPIO [05:05] */
#define BCHP_AON_PM_L2_CPU_STATUS_GPIO_MASK                        0x00000020
#define BCHP_AON_PM_L2_CPU_STATUS_GPIO_SHIFT                       5
#define BCHP_AON_PM_L2_CPU_STATUS_GPIO_DEFAULT                     0x00000000

/* AON_PM_L2 :: CPU_STATUS :: NMI_B_INTR [04:04] */
#define BCHP_AON_PM_L2_CPU_STATUS_NMI_B_INTR_MASK                  0x00000010
#define BCHP_AON_PM_L2_CPU_STATUS_NMI_B_INTR_SHIFT                 4
#define BCHP_AON_PM_L2_CPU_STATUS_NMI_B_INTR_DEFAULT               0x00000000

/* AON_PM_L2 :: CPU_STATUS :: TIMER_INTR [03:03] */
#define BCHP_AON_PM_L2_CPU_STATUS_TIMER_INTR_MASK                  0x00000008
#define BCHP_AON_PM_L2_CPU_STATUS_TIMER_INTR_SHIFT                 3
#define BCHP_AON_PM_L2_CPU_STATUS_TIMER_INTR_DEFAULT               0x00000000

/* AON_PM_L2 :: CPU_STATUS :: KPD_INTR [02:02] */
#define BCHP_AON_PM_L2_CPU_STATUS_KPD_INTR_MASK                    0x00000004
#define BCHP_AON_PM_L2_CPU_STATUS_KPD_INTR_SHIFT                   2
#define BCHP_AON_PM_L2_CPU_STATUS_KPD_INTR_DEFAULT                 0x00000000

/* AON_PM_L2 :: CPU_STATUS :: IRR_INTR [01:01] */
#define BCHP_AON_PM_L2_CPU_STATUS_IRR_INTR_MASK                    0x00000002
#define BCHP_AON_PM_L2_CPU_STATUS_IRR_INTR_SHIFT                   1
#define BCHP_AON_PM_L2_CPU_STATUS_IRR_INTR_DEFAULT                 0x00000000

/* AON_PM_L2 :: CPU_STATUS :: CEC_INTR [00:00] */
#define BCHP_AON_PM_L2_CPU_STATUS_CEC_INTR_MASK                    0x00000001
#define BCHP_AON_PM_L2_CPU_STATUS_CEC_INTR_SHIFT                   0
#define BCHP_AON_PM_L2_CPU_STATUS_CEC_INTR_DEFAULT                 0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* AON_PM_L2 :: CPU_SET :: reserved0 [31:17] */
#define BCHP_AON_PM_L2_CPU_SET_reserved0_MASK                      0xfffe0000
#define BCHP_AON_PM_L2_CPU_SET_reserved0_SHIFT                     17

/* AON_PM_L2 :: CPU_SET :: SPARE_WAKEUP_EVENT_16 [16:16] */
#define BCHP_AON_PM_L2_CPU_SET_SPARE_WAKEUP_EVENT_16_MASK          0x00010000
#define BCHP_AON_PM_L2_CPU_SET_SPARE_WAKEUP_EVENT_16_SHIFT         16
#define BCHP_AON_PM_L2_CPU_SET_SPARE_WAKEUP_EVENT_16_DEFAULT       0x00000000

/* AON_PM_L2 :: CPU_SET :: SPARE_WAKEUP_EVENT_15 [15:15] */
#define BCHP_AON_PM_L2_CPU_SET_SPARE_WAKEUP_EVENT_15_MASK          0x00008000
#define BCHP_AON_PM_L2_CPU_SET_SPARE_WAKEUP_EVENT_15_SHIFT         15
#define BCHP_AON_PM_L2_CPU_SET_SPARE_WAKEUP_EVENT_15_DEFAULT       0x00000000

/* AON_PM_L2 :: CPU_SET :: WOL_SYSTEMPORT_1 [14:14] */
#define BCHP_AON_PM_L2_CPU_SET_WOL_SYSTEMPORT_1_MASK               0x00004000
#define BCHP_AON_PM_L2_CPU_SET_WOL_SYSTEMPORT_1_SHIFT              14
#define BCHP_AON_PM_L2_CPU_SET_WOL_SYSTEMPORT_1_DEFAULT            0x00000000

/* AON_PM_L2 :: CPU_SET :: WOL_SYSTEMPORT_0 [13:13] */
#define BCHP_AON_PM_L2_CPU_SET_WOL_SYSTEMPORT_0_MASK               0x00002000
#define BCHP_AON_PM_L2_CPU_SET_WOL_SYSTEMPORT_0_SHIFT              13
#define BCHP_AON_PM_L2_CPU_SET_WOL_SYSTEMPORT_0_DEFAULT            0x00000000

/* AON_PM_L2 :: CPU_SET :: FP_RESET [12:12] */
#define BCHP_AON_PM_L2_CPU_SET_FP_RESET_MASK                       0x00001000
#define BCHP_AON_PM_L2_CPU_SET_FP_RESET_SHIFT                      12
#define BCHP_AON_PM_L2_CPU_SET_FP_RESET_DEFAULT                    0x00000000

/* AON_PM_L2 :: CPU_SET :: BOUNDARY_SCAN_REQ [11:11] */
#define BCHP_AON_PM_L2_CPU_SET_BOUNDARY_SCAN_REQ_MASK              0x00000800
#define BCHP_AON_PM_L2_CPU_SET_BOUNDARY_SCAN_REQ_SHIFT             11
#define BCHP_AON_PM_L2_CPU_SET_BOUNDARY_SCAN_REQ_DEFAULT           0x00000000

/* AON_PM_L2 :: CPU_SET :: USB0 [10:10] */
#define BCHP_AON_PM_L2_CPU_SET_USB0_MASK                           0x00000400
#define BCHP_AON_PM_L2_CPU_SET_USB0_SHIFT                          10
#define BCHP_AON_PM_L2_CPU_SET_USB0_DEFAULT                        0x00000000

/* AON_PM_L2 :: CPU_SET :: SPARE_WAKEUP_EVENT_9 [09:09] */
#define BCHP_AON_PM_L2_CPU_SET_SPARE_WAKEUP_EVENT_9_MASK           0x00000200
#define BCHP_AON_PM_L2_CPU_SET_SPARE_WAKEUP_EVENT_9_SHIFT          9
#define BCHP_AON_PM_L2_CPU_SET_SPARE_WAKEUP_EVENT_9_DEFAULT        0x00000000

/* AON_PM_L2 :: CPU_SET :: XPT_PMU [08:08] */
#define BCHP_AON_PM_L2_CPU_SET_XPT_PMU_MASK                        0x00000100
#define BCHP_AON_PM_L2_CPU_SET_XPT_PMU_SHIFT                       8
#define BCHP_AON_PM_L2_CPU_SET_XPT_PMU_DEFAULT                     0x00000000

/* AON_PM_L2 :: CPU_SET :: SPARE_WAKEUP_EVENT_7 [07:07] */
#define BCHP_AON_PM_L2_CPU_SET_SPARE_WAKEUP_EVENT_7_MASK           0x00000080
#define BCHP_AON_PM_L2_CPU_SET_SPARE_WAKEUP_EVENT_7_SHIFT          7
#define BCHP_AON_PM_L2_CPU_SET_SPARE_WAKEUP_EVENT_7_DEFAULT        0x00000000

/* AON_PM_L2 :: CPU_SET :: AVS_WATCHDOG [06:06] */
#define BCHP_AON_PM_L2_CPU_SET_AVS_WATCHDOG_MASK                   0x00000040
#define BCHP_AON_PM_L2_CPU_SET_AVS_WATCHDOG_SHIFT                  6
#define BCHP_AON_PM_L2_CPU_SET_AVS_WATCHDOG_DEFAULT                0x00000000

/* AON_PM_L2 :: CPU_SET :: GPIO [05:05] */
#define BCHP_AON_PM_L2_CPU_SET_GPIO_MASK                           0x00000020
#define BCHP_AON_PM_L2_CPU_SET_GPIO_SHIFT                          5
#define BCHP_AON_PM_L2_CPU_SET_GPIO_DEFAULT                        0x00000000

/* AON_PM_L2 :: CPU_SET :: NMI_B_INTR [04:04] */
#define BCHP_AON_PM_L2_CPU_SET_NMI_B_INTR_MASK                     0x00000010
#define BCHP_AON_PM_L2_CPU_SET_NMI_B_INTR_SHIFT                    4
#define BCHP_AON_PM_L2_CPU_SET_NMI_B_INTR_DEFAULT                  0x00000000

/* AON_PM_L2 :: CPU_SET :: TIMER_INTR [03:03] */
#define BCHP_AON_PM_L2_CPU_SET_TIMER_INTR_MASK                     0x00000008
#define BCHP_AON_PM_L2_CPU_SET_TIMER_INTR_SHIFT                    3
#define BCHP_AON_PM_L2_CPU_SET_TIMER_INTR_DEFAULT                  0x00000000

/* AON_PM_L2 :: CPU_SET :: KPD_INTR [02:02] */
#define BCHP_AON_PM_L2_CPU_SET_KPD_INTR_MASK                       0x00000004
#define BCHP_AON_PM_L2_CPU_SET_KPD_INTR_SHIFT                      2
#define BCHP_AON_PM_L2_CPU_SET_KPD_INTR_DEFAULT                    0x00000000

/* AON_PM_L2 :: CPU_SET :: IRR_INTR [01:01] */
#define BCHP_AON_PM_L2_CPU_SET_IRR_INTR_MASK                       0x00000002
#define BCHP_AON_PM_L2_CPU_SET_IRR_INTR_SHIFT                      1
#define BCHP_AON_PM_L2_CPU_SET_IRR_INTR_DEFAULT                    0x00000000

/* AON_PM_L2 :: CPU_SET :: CEC_INTR [00:00] */
#define BCHP_AON_PM_L2_CPU_SET_CEC_INTR_MASK                       0x00000001
#define BCHP_AON_PM_L2_CPU_SET_CEC_INTR_SHIFT                      0
#define BCHP_AON_PM_L2_CPU_SET_CEC_INTR_DEFAULT                    0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* AON_PM_L2 :: CPU_CLEAR :: reserved0 [31:17] */
#define BCHP_AON_PM_L2_CPU_CLEAR_reserved0_MASK                    0xfffe0000
#define BCHP_AON_PM_L2_CPU_CLEAR_reserved0_SHIFT                   17

/* AON_PM_L2 :: CPU_CLEAR :: SPARE_WAKEUP_EVENT_16 [16:16] */
#define BCHP_AON_PM_L2_CPU_CLEAR_SPARE_WAKEUP_EVENT_16_MASK        0x00010000
#define BCHP_AON_PM_L2_CPU_CLEAR_SPARE_WAKEUP_EVENT_16_SHIFT       16
#define BCHP_AON_PM_L2_CPU_CLEAR_SPARE_WAKEUP_EVENT_16_DEFAULT     0x00000000

/* AON_PM_L2 :: CPU_CLEAR :: SPARE_WAKEUP_EVENT_15 [15:15] */
#define BCHP_AON_PM_L2_CPU_CLEAR_SPARE_WAKEUP_EVENT_15_MASK        0x00008000
#define BCHP_AON_PM_L2_CPU_CLEAR_SPARE_WAKEUP_EVENT_15_SHIFT       15
#define BCHP_AON_PM_L2_CPU_CLEAR_SPARE_WAKEUP_EVENT_15_DEFAULT     0x00000000

/* AON_PM_L2 :: CPU_CLEAR :: WOL_SYSTEMPORT_1 [14:14] */
#define BCHP_AON_PM_L2_CPU_CLEAR_WOL_SYSTEMPORT_1_MASK             0x00004000
#define BCHP_AON_PM_L2_CPU_CLEAR_WOL_SYSTEMPORT_1_SHIFT            14
#define BCHP_AON_PM_L2_CPU_CLEAR_WOL_SYSTEMPORT_1_DEFAULT          0x00000000

/* AON_PM_L2 :: CPU_CLEAR :: WOL_SYSTEMPORT_0 [13:13] */
#define BCHP_AON_PM_L2_CPU_CLEAR_WOL_SYSTEMPORT_0_MASK             0x00002000
#define BCHP_AON_PM_L2_CPU_CLEAR_WOL_SYSTEMPORT_0_SHIFT            13
#define BCHP_AON_PM_L2_CPU_CLEAR_WOL_SYSTEMPORT_0_DEFAULT          0x00000000

/* AON_PM_L2 :: CPU_CLEAR :: FP_RESET [12:12] */
#define BCHP_AON_PM_L2_CPU_CLEAR_FP_RESET_MASK                     0x00001000
#define BCHP_AON_PM_L2_CPU_CLEAR_FP_RESET_SHIFT                    12
#define BCHP_AON_PM_L2_CPU_CLEAR_FP_RESET_DEFAULT                  0x00000000

/* AON_PM_L2 :: CPU_CLEAR :: BOUNDARY_SCAN_REQ [11:11] */
#define BCHP_AON_PM_L2_CPU_CLEAR_BOUNDARY_SCAN_REQ_MASK            0x00000800
#define BCHP_AON_PM_L2_CPU_CLEAR_BOUNDARY_SCAN_REQ_SHIFT           11
#define BCHP_AON_PM_L2_CPU_CLEAR_BOUNDARY_SCAN_REQ_DEFAULT         0x00000000

/* AON_PM_L2 :: CPU_CLEAR :: USB0 [10:10] */
#define BCHP_AON_PM_L2_CPU_CLEAR_USB0_MASK                         0x00000400
#define BCHP_AON_PM_L2_CPU_CLEAR_USB0_SHIFT                        10
#define BCHP_AON_PM_L2_CPU_CLEAR_USB0_DEFAULT                      0x00000000

/* AON_PM_L2 :: CPU_CLEAR :: SPARE_WAKEUP_EVENT_9 [09:09] */
#define BCHP_AON_PM_L2_CPU_CLEAR_SPARE_WAKEUP_EVENT_9_MASK         0x00000200
#define BCHP_AON_PM_L2_CPU_CLEAR_SPARE_WAKEUP_EVENT_9_SHIFT        9
#define BCHP_AON_PM_L2_CPU_CLEAR_SPARE_WAKEUP_EVENT_9_DEFAULT      0x00000000

/* AON_PM_L2 :: CPU_CLEAR :: XPT_PMU [08:08] */
#define BCHP_AON_PM_L2_CPU_CLEAR_XPT_PMU_MASK                      0x00000100
#define BCHP_AON_PM_L2_CPU_CLEAR_XPT_PMU_SHIFT                     8
#define BCHP_AON_PM_L2_CPU_CLEAR_XPT_PMU_DEFAULT                   0x00000000

/* AON_PM_L2 :: CPU_CLEAR :: SPARE_WAKEUP_EVENT_7 [07:07] */
#define BCHP_AON_PM_L2_CPU_CLEAR_SPARE_WAKEUP_EVENT_7_MASK         0x00000080
#define BCHP_AON_PM_L2_CPU_CLEAR_SPARE_WAKEUP_EVENT_7_SHIFT        7
#define BCHP_AON_PM_L2_CPU_CLEAR_SPARE_WAKEUP_EVENT_7_DEFAULT      0x00000000

/* AON_PM_L2 :: CPU_CLEAR :: AVS_WATCHDOG [06:06] */
#define BCHP_AON_PM_L2_CPU_CLEAR_AVS_WATCHDOG_MASK                 0x00000040
#define BCHP_AON_PM_L2_CPU_CLEAR_AVS_WATCHDOG_SHIFT                6
#define BCHP_AON_PM_L2_CPU_CLEAR_AVS_WATCHDOG_DEFAULT              0x00000000

/* AON_PM_L2 :: CPU_CLEAR :: GPIO [05:05] */
#define BCHP_AON_PM_L2_CPU_CLEAR_GPIO_MASK                         0x00000020
#define BCHP_AON_PM_L2_CPU_CLEAR_GPIO_SHIFT                        5
#define BCHP_AON_PM_L2_CPU_CLEAR_GPIO_DEFAULT                      0x00000000

/* AON_PM_L2 :: CPU_CLEAR :: NMI_B_INTR [04:04] */
#define BCHP_AON_PM_L2_CPU_CLEAR_NMI_B_INTR_MASK                   0x00000010
#define BCHP_AON_PM_L2_CPU_CLEAR_NMI_B_INTR_SHIFT                  4
#define BCHP_AON_PM_L2_CPU_CLEAR_NMI_B_INTR_DEFAULT                0x00000000

/* AON_PM_L2 :: CPU_CLEAR :: TIMER_INTR [03:03] */
#define BCHP_AON_PM_L2_CPU_CLEAR_TIMER_INTR_MASK                   0x00000008
#define BCHP_AON_PM_L2_CPU_CLEAR_TIMER_INTR_SHIFT                  3
#define BCHP_AON_PM_L2_CPU_CLEAR_TIMER_INTR_DEFAULT                0x00000000

/* AON_PM_L2 :: CPU_CLEAR :: KPD_INTR [02:02] */
#define BCHP_AON_PM_L2_CPU_CLEAR_KPD_INTR_MASK                     0x00000004
#define BCHP_AON_PM_L2_CPU_CLEAR_KPD_INTR_SHIFT                    2
#define BCHP_AON_PM_L2_CPU_CLEAR_KPD_INTR_DEFAULT                  0x00000000

/* AON_PM_L2 :: CPU_CLEAR :: IRR_INTR [01:01] */
#define BCHP_AON_PM_L2_CPU_CLEAR_IRR_INTR_MASK                     0x00000002
#define BCHP_AON_PM_L2_CPU_CLEAR_IRR_INTR_SHIFT                    1
#define BCHP_AON_PM_L2_CPU_CLEAR_IRR_INTR_DEFAULT                  0x00000000

/* AON_PM_L2 :: CPU_CLEAR :: CEC_INTR [00:00] */
#define BCHP_AON_PM_L2_CPU_CLEAR_CEC_INTR_MASK                     0x00000001
#define BCHP_AON_PM_L2_CPU_CLEAR_CEC_INTR_SHIFT                    0
#define BCHP_AON_PM_L2_CPU_CLEAR_CEC_INTR_DEFAULT                  0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* AON_PM_L2 :: CPU_MASK_STATUS :: reserved0 [31:17] */
#define BCHP_AON_PM_L2_CPU_MASK_STATUS_reserved0_MASK              0xfffe0000
#define BCHP_AON_PM_L2_CPU_MASK_STATUS_reserved0_SHIFT             17

/* AON_PM_L2 :: CPU_MASK_STATUS :: SPARE_WAKEUP_EVENT_16 [16:16] */
#define BCHP_AON_PM_L2_CPU_MASK_STATUS_SPARE_WAKEUP_EVENT_16_MASK  0x00010000
#define BCHP_AON_PM_L2_CPU_MASK_STATUS_SPARE_WAKEUP_EVENT_16_SHIFT 16
#define BCHP_AON_PM_L2_CPU_MASK_STATUS_SPARE_WAKEUP_EVENT_16_DEFAULT 0x00000001

/* AON_PM_L2 :: CPU_MASK_STATUS :: SPARE_WAKEUP_EVENT_15 [15:15] */
#define BCHP_AON_PM_L2_CPU_MASK_STATUS_SPARE_WAKEUP_EVENT_15_MASK  0x00008000
#define BCHP_AON_PM_L2_CPU_MASK_STATUS_SPARE_WAKEUP_EVENT_15_SHIFT 15
#define BCHP_AON_PM_L2_CPU_MASK_STATUS_SPARE_WAKEUP_EVENT_15_DEFAULT 0x00000001

/* AON_PM_L2 :: CPU_MASK_STATUS :: WOL_SYSTEMPORT_1 [14:14] */
#define BCHP_AON_PM_L2_CPU_MASK_STATUS_WOL_SYSTEMPORT_1_MASK       0x00004000
#define BCHP_AON_PM_L2_CPU_MASK_STATUS_WOL_SYSTEMPORT_1_SHIFT      14
#define BCHP_AON_PM_L2_CPU_MASK_STATUS_WOL_SYSTEMPORT_1_DEFAULT    0x00000001

/* AON_PM_L2 :: CPU_MASK_STATUS :: WOL_SYSTEMPORT_0 [13:13] */
#define BCHP_AON_PM_L2_CPU_MASK_STATUS_WOL_SYSTEMPORT_0_MASK       0x00002000
#define BCHP_AON_PM_L2_CPU_MASK_STATUS_WOL_SYSTEMPORT_0_SHIFT      13
#define BCHP_AON_PM_L2_CPU_MASK_STATUS_WOL_SYSTEMPORT_0_DEFAULT    0x00000001

/* AON_PM_L2 :: CPU_MASK_STATUS :: FP_RESET [12:12] */
#define BCHP_AON_PM_L2_CPU_MASK_STATUS_FP_RESET_MASK               0x00001000
#define BCHP_AON_PM_L2_CPU_MASK_STATUS_FP_RESET_SHIFT              12
#define BCHP_AON_PM_L2_CPU_MASK_STATUS_FP_RESET_DEFAULT            0x00000001

/* AON_PM_L2 :: CPU_MASK_STATUS :: BOUNDARY_SCAN_REQ [11:11] */
#define BCHP_AON_PM_L2_CPU_MASK_STATUS_BOUNDARY_SCAN_REQ_MASK      0x00000800
#define BCHP_AON_PM_L2_CPU_MASK_STATUS_BOUNDARY_SCAN_REQ_SHIFT     11
#define BCHP_AON_PM_L2_CPU_MASK_STATUS_BOUNDARY_SCAN_REQ_DEFAULT   0x00000001

/* AON_PM_L2 :: CPU_MASK_STATUS :: USB0 [10:10] */
#define BCHP_AON_PM_L2_CPU_MASK_STATUS_USB0_MASK                   0x00000400
#define BCHP_AON_PM_L2_CPU_MASK_STATUS_USB0_SHIFT                  10
#define BCHP_AON_PM_L2_CPU_MASK_STATUS_USB0_DEFAULT                0x00000001

/* AON_PM_L2 :: CPU_MASK_STATUS :: SPARE_WAKEUP_EVENT_9 [09:09] */
#define BCHP_AON_PM_L2_CPU_MASK_STATUS_SPARE_WAKEUP_EVENT_9_MASK   0x00000200
#define BCHP_AON_PM_L2_CPU_MASK_STATUS_SPARE_WAKEUP_EVENT_9_SHIFT  9
#define BCHP_AON_PM_L2_CPU_MASK_STATUS_SPARE_WAKEUP_EVENT_9_DEFAULT 0x00000001

/* AON_PM_L2 :: CPU_MASK_STATUS :: XPT_PMU [08:08] */
#define BCHP_AON_PM_L2_CPU_MASK_STATUS_XPT_PMU_MASK                0x00000100
#define BCHP_AON_PM_L2_CPU_MASK_STATUS_XPT_PMU_SHIFT               8
#define BCHP_AON_PM_L2_CPU_MASK_STATUS_XPT_PMU_DEFAULT             0x00000001

/* AON_PM_L2 :: CPU_MASK_STATUS :: SPARE_WAKEUP_EVENT_7 [07:07] */
#define BCHP_AON_PM_L2_CPU_MASK_STATUS_SPARE_WAKEUP_EVENT_7_MASK   0x00000080
#define BCHP_AON_PM_L2_CPU_MASK_STATUS_SPARE_WAKEUP_EVENT_7_SHIFT  7
#define BCHP_AON_PM_L2_CPU_MASK_STATUS_SPARE_WAKEUP_EVENT_7_DEFAULT 0x00000001

/* AON_PM_L2 :: CPU_MASK_STATUS :: AVS_WATCHDOG [06:06] */
#define BCHP_AON_PM_L2_CPU_MASK_STATUS_AVS_WATCHDOG_MASK           0x00000040
#define BCHP_AON_PM_L2_CPU_MASK_STATUS_AVS_WATCHDOG_SHIFT          6
#define BCHP_AON_PM_L2_CPU_MASK_STATUS_AVS_WATCHDOG_DEFAULT        0x00000001

/* AON_PM_L2 :: CPU_MASK_STATUS :: GPIO [05:05] */
#define BCHP_AON_PM_L2_CPU_MASK_STATUS_GPIO_MASK                   0x00000020
#define BCHP_AON_PM_L2_CPU_MASK_STATUS_GPIO_SHIFT                  5
#define BCHP_AON_PM_L2_CPU_MASK_STATUS_GPIO_DEFAULT                0x00000001

/* AON_PM_L2 :: CPU_MASK_STATUS :: NMI_B_INTR [04:04] */
#define BCHP_AON_PM_L2_CPU_MASK_STATUS_NMI_B_INTR_MASK             0x00000010
#define BCHP_AON_PM_L2_CPU_MASK_STATUS_NMI_B_INTR_SHIFT            4
#define BCHP_AON_PM_L2_CPU_MASK_STATUS_NMI_B_INTR_DEFAULT          0x00000001

/* AON_PM_L2 :: CPU_MASK_STATUS :: TIMER_INTR [03:03] */
#define BCHP_AON_PM_L2_CPU_MASK_STATUS_TIMER_INTR_MASK             0x00000008
#define BCHP_AON_PM_L2_CPU_MASK_STATUS_TIMER_INTR_SHIFT            3
#define BCHP_AON_PM_L2_CPU_MASK_STATUS_TIMER_INTR_DEFAULT          0x00000001

/* AON_PM_L2 :: CPU_MASK_STATUS :: KPD_INTR [02:02] */
#define BCHP_AON_PM_L2_CPU_MASK_STATUS_KPD_INTR_MASK               0x00000004
#define BCHP_AON_PM_L2_CPU_MASK_STATUS_KPD_INTR_SHIFT              2
#define BCHP_AON_PM_L2_CPU_MASK_STATUS_KPD_INTR_DEFAULT            0x00000001

/* AON_PM_L2 :: CPU_MASK_STATUS :: IRR_INTR [01:01] */
#define BCHP_AON_PM_L2_CPU_MASK_STATUS_IRR_INTR_MASK               0x00000002
#define BCHP_AON_PM_L2_CPU_MASK_STATUS_IRR_INTR_SHIFT              1
#define BCHP_AON_PM_L2_CPU_MASK_STATUS_IRR_INTR_DEFAULT            0x00000001

/* AON_PM_L2 :: CPU_MASK_STATUS :: CEC_INTR [00:00] */
#define BCHP_AON_PM_L2_CPU_MASK_STATUS_CEC_INTR_MASK               0x00000001
#define BCHP_AON_PM_L2_CPU_MASK_STATUS_CEC_INTR_SHIFT              0
#define BCHP_AON_PM_L2_CPU_MASK_STATUS_CEC_INTR_DEFAULT            0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* AON_PM_L2 :: CPU_MASK_SET :: reserved0 [31:17] */
#define BCHP_AON_PM_L2_CPU_MASK_SET_reserved0_MASK                 0xfffe0000
#define BCHP_AON_PM_L2_CPU_MASK_SET_reserved0_SHIFT                17

/* AON_PM_L2 :: CPU_MASK_SET :: SPARE_WAKEUP_EVENT_16 [16:16] */
#define BCHP_AON_PM_L2_CPU_MASK_SET_SPARE_WAKEUP_EVENT_16_MASK     0x00010000
#define BCHP_AON_PM_L2_CPU_MASK_SET_SPARE_WAKEUP_EVENT_16_SHIFT    16
#define BCHP_AON_PM_L2_CPU_MASK_SET_SPARE_WAKEUP_EVENT_16_DEFAULT  0x00000001

/* AON_PM_L2 :: CPU_MASK_SET :: SPARE_WAKEUP_EVENT_15 [15:15] */
#define BCHP_AON_PM_L2_CPU_MASK_SET_SPARE_WAKEUP_EVENT_15_MASK     0x00008000
#define BCHP_AON_PM_L2_CPU_MASK_SET_SPARE_WAKEUP_EVENT_15_SHIFT    15
#define BCHP_AON_PM_L2_CPU_MASK_SET_SPARE_WAKEUP_EVENT_15_DEFAULT  0x00000001

/* AON_PM_L2 :: CPU_MASK_SET :: WOL_SYSTEMPORT_1 [14:14] */
#define BCHP_AON_PM_L2_CPU_MASK_SET_WOL_SYSTEMPORT_1_MASK          0x00004000
#define BCHP_AON_PM_L2_CPU_MASK_SET_WOL_SYSTEMPORT_1_SHIFT         14
#define BCHP_AON_PM_L2_CPU_MASK_SET_WOL_SYSTEMPORT_1_DEFAULT       0x00000001

/* AON_PM_L2 :: CPU_MASK_SET :: WOL_SYSTEMPORT_0 [13:13] */
#define BCHP_AON_PM_L2_CPU_MASK_SET_WOL_SYSTEMPORT_0_MASK          0x00002000
#define BCHP_AON_PM_L2_CPU_MASK_SET_WOL_SYSTEMPORT_0_SHIFT         13
#define BCHP_AON_PM_L2_CPU_MASK_SET_WOL_SYSTEMPORT_0_DEFAULT       0x00000001

/* AON_PM_L2 :: CPU_MASK_SET :: FP_RESET [12:12] */
#define BCHP_AON_PM_L2_CPU_MASK_SET_FP_RESET_MASK                  0x00001000
#define BCHP_AON_PM_L2_CPU_MASK_SET_FP_RESET_SHIFT                 12
#define BCHP_AON_PM_L2_CPU_MASK_SET_FP_RESET_DEFAULT               0x00000001

/* AON_PM_L2 :: CPU_MASK_SET :: BOUNDARY_SCAN_REQ [11:11] */
#define BCHP_AON_PM_L2_CPU_MASK_SET_BOUNDARY_SCAN_REQ_MASK         0x00000800
#define BCHP_AON_PM_L2_CPU_MASK_SET_BOUNDARY_SCAN_REQ_SHIFT        11
#define BCHP_AON_PM_L2_CPU_MASK_SET_BOUNDARY_SCAN_REQ_DEFAULT      0x00000001

/* AON_PM_L2 :: CPU_MASK_SET :: USB0 [10:10] */
#define BCHP_AON_PM_L2_CPU_MASK_SET_USB0_MASK                      0x00000400
#define BCHP_AON_PM_L2_CPU_MASK_SET_USB0_SHIFT                     10
#define BCHP_AON_PM_L2_CPU_MASK_SET_USB0_DEFAULT                   0x00000001

/* AON_PM_L2 :: CPU_MASK_SET :: SPARE_WAKEUP_EVENT_9 [09:09] */
#define BCHP_AON_PM_L2_CPU_MASK_SET_SPARE_WAKEUP_EVENT_9_MASK      0x00000200
#define BCHP_AON_PM_L2_CPU_MASK_SET_SPARE_WAKEUP_EVENT_9_SHIFT     9
#define BCHP_AON_PM_L2_CPU_MASK_SET_SPARE_WAKEUP_EVENT_9_DEFAULT   0x00000001

/* AON_PM_L2 :: CPU_MASK_SET :: XPT_PMU [08:08] */
#define BCHP_AON_PM_L2_CPU_MASK_SET_XPT_PMU_MASK                   0x00000100
#define BCHP_AON_PM_L2_CPU_MASK_SET_XPT_PMU_SHIFT                  8
#define BCHP_AON_PM_L2_CPU_MASK_SET_XPT_PMU_DEFAULT                0x00000001

/* AON_PM_L2 :: CPU_MASK_SET :: SPARE_WAKEUP_EVENT_7 [07:07] */
#define BCHP_AON_PM_L2_CPU_MASK_SET_SPARE_WAKEUP_EVENT_7_MASK      0x00000080
#define BCHP_AON_PM_L2_CPU_MASK_SET_SPARE_WAKEUP_EVENT_7_SHIFT     7
#define BCHP_AON_PM_L2_CPU_MASK_SET_SPARE_WAKEUP_EVENT_7_DEFAULT   0x00000001

/* AON_PM_L2 :: CPU_MASK_SET :: AVS_WATCHDOG [06:06] */
#define BCHP_AON_PM_L2_CPU_MASK_SET_AVS_WATCHDOG_MASK              0x00000040
#define BCHP_AON_PM_L2_CPU_MASK_SET_AVS_WATCHDOG_SHIFT             6
#define BCHP_AON_PM_L2_CPU_MASK_SET_AVS_WATCHDOG_DEFAULT           0x00000001

/* AON_PM_L2 :: CPU_MASK_SET :: GPIO [05:05] */
#define BCHP_AON_PM_L2_CPU_MASK_SET_GPIO_MASK                      0x00000020
#define BCHP_AON_PM_L2_CPU_MASK_SET_GPIO_SHIFT                     5
#define BCHP_AON_PM_L2_CPU_MASK_SET_GPIO_DEFAULT                   0x00000001

/* AON_PM_L2 :: CPU_MASK_SET :: NMI_B_INTR [04:04] */
#define BCHP_AON_PM_L2_CPU_MASK_SET_NMI_B_INTR_MASK                0x00000010
#define BCHP_AON_PM_L2_CPU_MASK_SET_NMI_B_INTR_SHIFT               4
#define BCHP_AON_PM_L2_CPU_MASK_SET_NMI_B_INTR_DEFAULT             0x00000001

/* AON_PM_L2 :: CPU_MASK_SET :: TIMER_INTR [03:03] */
#define BCHP_AON_PM_L2_CPU_MASK_SET_TIMER_INTR_MASK                0x00000008
#define BCHP_AON_PM_L2_CPU_MASK_SET_TIMER_INTR_SHIFT               3
#define BCHP_AON_PM_L2_CPU_MASK_SET_TIMER_INTR_DEFAULT             0x00000001

/* AON_PM_L2 :: CPU_MASK_SET :: KPD_INTR [02:02] */
#define BCHP_AON_PM_L2_CPU_MASK_SET_KPD_INTR_MASK                  0x00000004
#define BCHP_AON_PM_L2_CPU_MASK_SET_KPD_INTR_SHIFT                 2
#define BCHP_AON_PM_L2_CPU_MASK_SET_KPD_INTR_DEFAULT               0x00000001

/* AON_PM_L2 :: CPU_MASK_SET :: IRR_INTR [01:01] */
#define BCHP_AON_PM_L2_CPU_MASK_SET_IRR_INTR_MASK                  0x00000002
#define BCHP_AON_PM_L2_CPU_MASK_SET_IRR_INTR_SHIFT                 1
#define BCHP_AON_PM_L2_CPU_MASK_SET_IRR_INTR_DEFAULT               0x00000001

/* AON_PM_L2 :: CPU_MASK_SET :: CEC_INTR [00:00] */
#define BCHP_AON_PM_L2_CPU_MASK_SET_CEC_INTR_MASK                  0x00000001
#define BCHP_AON_PM_L2_CPU_MASK_SET_CEC_INTR_SHIFT                 0
#define BCHP_AON_PM_L2_CPU_MASK_SET_CEC_INTR_DEFAULT               0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* AON_PM_L2 :: CPU_MASK_CLEAR :: reserved0 [31:17] */
#define BCHP_AON_PM_L2_CPU_MASK_CLEAR_reserved0_MASK               0xfffe0000
#define BCHP_AON_PM_L2_CPU_MASK_CLEAR_reserved0_SHIFT              17

/* AON_PM_L2 :: CPU_MASK_CLEAR :: SPARE_WAKEUP_EVENT_16 [16:16] */
#define BCHP_AON_PM_L2_CPU_MASK_CLEAR_SPARE_WAKEUP_EVENT_16_MASK   0x00010000
#define BCHP_AON_PM_L2_CPU_MASK_CLEAR_SPARE_WAKEUP_EVENT_16_SHIFT  16
#define BCHP_AON_PM_L2_CPU_MASK_CLEAR_SPARE_WAKEUP_EVENT_16_DEFAULT 0x00000001

/* AON_PM_L2 :: CPU_MASK_CLEAR :: SPARE_WAKEUP_EVENT_15 [15:15] */
#define BCHP_AON_PM_L2_CPU_MASK_CLEAR_SPARE_WAKEUP_EVENT_15_MASK   0x00008000
#define BCHP_AON_PM_L2_CPU_MASK_CLEAR_SPARE_WAKEUP_EVENT_15_SHIFT  15
#define BCHP_AON_PM_L2_CPU_MASK_CLEAR_SPARE_WAKEUP_EVENT_15_DEFAULT 0x00000001

/* AON_PM_L2 :: CPU_MASK_CLEAR :: WOL_SYSTEMPORT_1 [14:14] */
#define BCHP_AON_PM_L2_CPU_MASK_CLEAR_WOL_SYSTEMPORT_1_MASK        0x00004000
#define BCHP_AON_PM_L2_CPU_MASK_CLEAR_WOL_SYSTEMPORT_1_SHIFT       14
#define BCHP_AON_PM_L2_CPU_MASK_CLEAR_WOL_SYSTEMPORT_1_DEFAULT     0x00000001

/* AON_PM_L2 :: CPU_MASK_CLEAR :: WOL_SYSTEMPORT_0 [13:13] */
#define BCHP_AON_PM_L2_CPU_MASK_CLEAR_WOL_SYSTEMPORT_0_MASK        0x00002000
#define BCHP_AON_PM_L2_CPU_MASK_CLEAR_WOL_SYSTEMPORT_0_SHIFT       13
#define BCHP_AON_PM_L2_CPU_MASK_CLEAR_WOL_SYSTEMPORT_0_DEFAULT     0x00000001

/* AON_PM_L2 :: CPU_MASK_CLEAR :: FP_RESET [12:12] */
#define BCHP_AON_PM_L2_CPU_MASK_CLEAR_FP_RESET_MASK                0x00001000
#define BCHP_AON_PM_L2_CPU_MASK_CLEAR_FP_RESET_SHIFT               12
#define BCHP_AON_PM_L2_CPU_MASK_CLEAR_FP_RESET_DEFAULT             0x00000001

/* AON_PM_L2 :: CPU_MASK_CLEAR :: BOUNDARY_SCAN_REQ [11:11] */
#define BCHP_AON_PM_L2_CPU_MASK_CLEAR_BOUNDARY_SCAN_REQ_MASK       0x00000800
#define BCHP_AON_PM_L2_CPU_MASK_CLEAR_BOUNDARY_SCAN_REQ_SHIFT      11
#define BCHP_AON_PM_L2_CPU_MASK_CLEAR_BOUNDARY_SCAN_REQ_DEFAULT    0x00000001

/* AON_PM_L2 :: CPU_MASK_CLEAR :: USB0 [10:10] */
#define BCHP_AON_PM_L2_CPU_MASK_CLEAR_USB0_MASK                    0x00000400
#define BCHP_AON_PM_L2_CPU_MASK_CLEAR_USB0_SHIFT                   10
#define BCHP_AON_PM_L2_CPU_MASK_CLEAR_USB0_DEFAULT                 0x00000001

/* AON_PM_L2 :: CPU_MASK_CLEAR :: SPARE_WAKEUP_EVENT_9 [09:09] */
#define BCHP_AON_PM_L2_CPU_MASK_CLEAR_SPARE_WAKEUP_EVENT_9_MASK    0x00000200
#define BCHP_AON_PM_L2_CPU_MASK_CLEAR_SPARE_WAKEUP_EVENT_9_SHIFT   9
#define BCHP_AON_PM_L2_CPU_MASK_CLEAR_SPARE_WAKEUP_EVENT_9_DEFAULT 0x00000001

/* AON_PM_L2 :: CPU_MASK_CLEAR :: XPT_PMU [08:08] */
#define BCHP_AON_PM_L2_CPU_MASK_CLEAR_XPT_PMU_MASK                 0x00000100
#define BCHP_AON_PM_L2_CPU_MASK_CLEAR_XPT_PMU_SHIFT                8
#define BCHP_AON_PM_L2_CPU_MASK_CLEAR_XPT_PMU_DEFAULT              0x00000001

/* AON_PM_L2 :: CPU_MASK_CLEAR :: SPARE_WAKEUP_EVENT_7 [07:07] */
#define BCHP_AON_PM_L2_CPU_MASK_CLEAR_SPARE_WAKEUP_EVENT_7_MASK    0x00000080
#define BCHP_AON_PM_L2_CPU_MASK_CLEAR_SPARE_WAKEUP_EVENT_7_SHIFT   7
#define BCHP_AON_PM_L2_CPU_MASK_CLEAR_SPARE_WAKEUP_EVENT_7_DEFAULT 0x00000001

/* AON_PM_L2 :: CPU_MASK_CLEAR :: AVS_WATCHDOG [06:06] */
#define BCHP_AON_PM_L2_CPU_MASK_CLEAR_AVS_WATCHDOG_MASK            0x00000040
#define BCHP_AON_PM_L2_CPU_MASK_CLEAR_AVS_WATCHDOG_SHIFT           6
#define BCHP_AON_PM_L2_CPU_MASK_CLEAR_AVS_WATCHDOG_DEFAULT         0x00000001

/* AON_PM_L2 :: CPU_MASK_CLEAR :: GPIO [05:05] */
#define BCHP_AON_PM_L2_CPU_MASK_CLEAR_GPIO_MASK                    0x00000020
#define BCHP_AON_PM_L2_CPU_MASK_CLEAR_GPIO_SHIFT                   5
#define BCHP_AON_PM_L2_CPU_MASK_CLEAR_GPIO_DEFAULT                 0x00000001

/* AON_PM_L2 :: CPU_MASK_CLEAR :: NMI_B_INTR [04:04] */
#define BCHP_AON_PM_L2_CPU_MASK_CLEAR_NMI_B_INTR_MASK              0x00000010
#define BCHP_AON_PM_L2_CPU_MASK_CLEAR_NMI_B_INTR_SHIFT             4
#define BCHP_AON_PM_L2_CPU_MASK_CLEAR_NMI_B_INTR_DEFAULT           0x00000001

/* AON_PM_L2 :: CPU_MASK_CLEAR :: TIMER_INTR [03:03] */
#define BCHP_AON_PM_L2_CPU_MASK_CLEAR_TIMER_INTR_MASK              0x00000008
#define BCHP_AON_PM_L2_CPU_MASK_CLEAR_TIMER_INTR_SHIFT             3
#define BCHP_AON_PM_L2_CPU_MASK_CLEAR_TIMER_INTR_DEFAULT           0x00000001

/* AON_PM_L2 :: CPU_MASK_CLEAR :: KPD_INTR [02:02] */
#define BCHP_AON_PM_L2_CPU_MASK_CLEAR_KPD_INTR_MASK                0x00000004
#define BCHP_AON_PM_L2_CPU_MASK_CLEAR_KPD_INTR_SHIFT               2
#define BCHP_AON_PM_L2_CPU_MASK_CLEAR_KPD_INTR_DEFAULT             0x00000001

/* AON_PM_L2 :: CPU_MASK_CLEAR :: IRR_INTR [01:01] */
#define BCHP_AON_PM_L2_CPU_MASK_CLEAR_IRR_INTR_MASK                0x00000002
#define BCHP_AON_PM_L2_CPU_MASK_CLEAR_IRR_INTR_SHIFT               1
#define BCHP_AON_PM_L2_CPU_MASK_CLEAR_IRR_INTR_DEFAULT             0x00000001

/* AON_PM_L2 :: CPU_MASK_CLEAR :: CEC_INTR [00:00] */
#define BCHP_AON_PM_L2_CPU_MASK_CLEAR_CEC_INTR_MASK                0x00000001
#define BCHP_AON_PM_L2_CPU_MASK_CLEAR_CEC_INTR_SHIFT               0
#define BCHP_AON_PM_L2_CPU_MASK_CLEAR_CEC_INTR_DEFAULT             0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* AON_PM_L2 :: PCI_STATUS :: reserved0 [31:17] */
#define BCHP_AON_PM_L2_PCI_STATUS_reserved0_MASK                   0xfffe0000
#define BCHP_AON_PM_L2_PCI_STATUS_reserved0_SHIFT                  17

/* AON_PM_L2 :: PCI_STATUS :: SPARE_WAKEUP_EVENT_16 [16:16] */
#define BCHP_AON_PM_L2_PCI_STATUS_SPARE_WAKEUP_EVENT_16_MASK       0x00010000
#define BCHP_AON_PM_L2_PCI_STATUS_SPARE_WAKEUP_EVENT_16_SHIFT      16
#define BCHP_AON_PM_L2_PCI_STATUS_SPARE_WAKEUP_EVENT_16_DEFAULT    0x00000000

/* AON_PM_L2 :: PCI_STATUS :: SPARE_WAKEUP_EVENT_15 [15:15] */
#define BCHP_AON_PM_L2_PCI_STATUS_SPARE_WAKEUP_EVENT_15_MASK       0x00008000
#define BCHP_AON_PM_L2_PCI_STATUS_SPARE_WAKEUP_EVENT_15_SHIFT      15
#define BCHP_AON_PM_L2_PCI_STATUS_SPARE_WAKEUP_EVENT_15_DEFAULT    0x00000000

/* AON_PM_L2 :: PCI_STATUS :: WOL_SYSTEMPORT_1 [14:14] */
#define BCHP_AON_PM_L2_PCI_STATUS_WOL_SYSTEMPORT_1_MASK            0x00004000
#define BCHP_AON_PM_L2_PCI_STATUS_WOL_SYSTEMPORT_1_SHIFT           14
#define BCHP_AON_PM_L2_PCI_STATUS_WOL_SYSTEMPORT_1_DEFAULT         0x00000000

/* AON_PM_L2 :: PCI_STATUS :: WOL_SYSTEMPORT_0 [13:13] */
#define BCHP_AON_PM_L2_PCI_STATUS_WOL_SYSTEMPORT_0_MASK            0x00002000
#define BCHP_AON_PM_L2_PCI_STATUS_WOL_SYSTEMPORT_0_SHIFT           13
#define BCHP_AON_PM_L2_PCI_STATUS_WOL_SYSTEMPORT_0_DEFAULT         0x00000000

/* AON_PM_L2 :: PCI_STATUS :: FP_RESET [12:12] */
#define BCHP_AON_PM_L2_PCI_STATUS_FP_RESET_MASK                    0x00001000
#define BCHP_AON_PM_L2_PCI_STATUS_FP_RESET_SHIFT                   12
#define BCHP_AON_PM_L2_PCI_STATUS_FP_RESET_DEFAULT                 0x00000000

/* AON_PM_L2 :: PCI_STATUS :: BOUNDARY_SCAN_REQ [11:11] */
#define BCHP_AON_PM_L2_PCI_STATUS_BOUNDARY_SCAN_REQ_MASK           0x00000800
#define BCHP_AON_PM_L2_PCI_STATUS_BOUNDARY_SCAN_REQ_SHIFT          11
#define BCHP_AON_PM_L2_PCI_STATUS_BOUNDARY_SCAN_REQ_DEFAULT        0x00000000

/* AON_PM_L2 :: PCI_STATUS :: USB0 [10:10] */
#define BCHP_AON_PM_L2_PCI_STATUS_USB0_MASK                        0x00000400
#define BCHP_AON_PM_L2_PCI_STATUS_USB0_SHIFT                       10
#define BCHP_AON_PM_L2_PCI_STATUS_USB0_DEFAULT                     0x00000000

/* AON_PM_L2 :: PCI_STATUS :: SPARE_WAKEUP_EVENT_9 [09:09] */
#define BCHP_AON_PM_L2_PCI_STATUS_SPARE_WAKEUP_EVENT_9_MASK        0x00000200
#define BCHP_AON_PM_L2_PCI_STATUS_SPARE_WAKEUP_EVENT_9_SHIFT       9
#define BCHP_AON_PM_L2_PCI_STATUS_SPARE_WAKEUP_EVENT_9_DEFAULT     0x00000000

/* AON_PM_L2 :: PCI_STATUS :: XPT_PMU [08:08] */
#define BCHP_AON_PM_L2_PCI_STATUS_XPT_PMU_MASK                     0x00000100
#define BCHP_AON_PM_L2_PCI_STATUS_XPT_PMU_SHIFT                    8
#define BCHP_AON_PM_L2_PCI_STATUS_XPT_PMU_DEFAULT                  0x00000000

/* AON_PM_L2 :: PCI_STATUS :: SPARE_WAKEUP_EVENT_7 [07:07] */
#define BCHP_AON_PM_L2_PCI_STATUS_SPARE_WAKEUP_EVENT_7_MASK        0x00000080
#define BCHP_AON_PM_L2_PCI_STATUS_SPARE_WAKEUP_EVENT_7_SHIFT       7
#define BCHP_AON_PM_L2_PCI_STATUS_SPARE_WAKEUP_EVENT_7_DEFAULT     0x00000000

/* AON_PM_L2 :: PCI_STATUS :: AVS_WATCHDOG [06:06] */
#define BCHP_AON_PM_L2_PCI_STATUS_AVS_WATCHDOG_MASK                0x00000040
#define BCHP_AON_PM_L2_PCI_STATUS_AVS_WATCHDOG_SHIFT               6
#define BCHP_AON_PM_L2_PCI_STATUS_AVS_WATCHDOG_DEFAULT             0x00000000

/* AON_PM_L2 :: PCI_STATUS :: GPIO [05:05] */
#define BCHP_AON_PM_L2_PCI_STATUS_GPIO_MASK                        0x00000020
#define BCHP_AON_PM_L2_PCI_STATUS_GPIO_SHIFT                       5
#define BCHP_AON_PM_L2_PCI_STATUS_GPIO_DEFAULT                     0x00000000

/* AON_PM_L2 :: PCI_STATUS :: NMI_B_INTR [04:04] */
#define BCHP_AON_PM_L2_PCI_STATUS_NMI_B_INTR_MASK                  0x00000010
#define BCHP_AON_PM_L2_PCI_STATUS_NMI_B_INTR_SHIFT                 4
#define BCHP_AON_PM_L2_PCI_STATUS_NMI_B_INTR_DEFAULT               0x00000000

/* AON_PM_L2 :: PCI_STATUS :: TIMER_INTR [03:03] */
#define BCHP_AON_PM_L2_PCI_STATUS_TIMER_INTR_MASK                  0x00000008
#define BCHP_AON_PM_L2_PCI_STATUS_TIMER_INTR_SHIFT                 3
#define BCHP_AON_PM_L2_PCI_STATUS_TIMER_INTR_DEFAULT               0x00000000

/* AON_PM_L2 :: PCI_STATUS :: KPD_INTR [02:02] */
#define BCHP_AON_PM_L2_PCI_STATUS_KPD_INTR_MASK                    0x00000004
#define BCHP_AON_PM_L2_PCI_STATUS_KPD_INTR_SHIFT                   2
#define BCHP_AON_PM_L2_PCI_STATUS_KPD_INTR_DEFAULT                 0x00000000

/* AON_PM_L2 :: PCI_STATUS :: IRR_INTR [01:01] */
#define BCHP_AON_PM_L2_PCI_STATUS_IRR_INTR_MASK                    0x00000002
#define BCHP_AON_PM_L2_PCI_STATUS_IRR_INTR_SHIFT                   1
#define BCHP_AON_PM_L2_PCI_STATUS_IRR_INTR_DEFAULT                 0x00000000

/* AON_PM_L2 :: PCI_STATUS :: CEC_INTR [00:00] */
#define BCHP_AON_PM_L2_PCI_STATUS_CEC_INTR_MASK                    0x00000001
#define BCHP_AON_PM_L2_PCI_STATUS_CEC_INTR_SHIFT                   0
#define BCHP_AON_PM_L2_PCI_STATUS_CEC_INTR_DEFAULT                 0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* AON_PM_L2 :: PCI_SET :: reserved0 [31:17] */
#define BCHP_AON_PM_L2_PCI_SET_reserved0_MASK                      0xfffe0000
#define BCHP_AON_PM_L2_PCI_SET_reserved0_SHIFT                     17

/* AON_PM_L2 :: PCI_SET :: SPARE_WAKEUP_EVENT_16 [16:16] */
#define BCHP_AON_PM_L2_PCI_SET_SPARE_WAKEUP_EVENT_16_MASK          0x00010000
#define BCHP_AON_PM_L2_PCI_SET_SPARE_WAKEUP_EVENT_16_SHIFT         16
#define BCHP_AON_PM_L2_PCI_SET_SPARE_WAKEUP_EVENT_16_DEFAULT       0x00000000

/* AON_PM_L2 :: PCI_SET :: SPARE_WAKEUP_EVENT_15 [15:15] */
#define BCHP_AON_PM_L2_PCI_SET_SPARE_WAKEUP_EVENT_15_MASK          0x00008000
#define BCHP_AON_PM_L2_PCI_SET_SPARE_WAKEUP_EVENT_15_SHIFT         15
#define BCHP_AON_PM_L2_PCI_SET_SPARE_WAKEUP_EVENT_15_DEFAULT       0x00000000

/* AON_PM_L2 :: PCI_SET :: WOL_SYSTEMPORT_1 [14:14] */
#define BCHP_AON_PM_L2_PCI_SET_WOL_SYSTEMPORT_1_MASK               0x00004000
#define BCHP_AON_PM_L2_PCI_SET_WOL_SYSTEMPORT_1_SHIFT              14
#define BCHP_AON_PM_L2_PCI_SET_WOL_SYSTEMPORT_1_DEFAULT            0x00000000

/* AON_PM_L2 :: PCI_SET :: WOL_SYSTEMPORT_0 [13:13] */
#define BCHP_AON_PM_L2_PCI_SET_WOL_SYSTEMPORT_0_MASK               0x00002000
#define BCHP_AON_PM_L2_PCI_SET_WOL_SYSTEMPORT_0_SHIFT              13
#define BCHP_AON_PM_L2_PCI_SET_WOL_SYSTEMPORT_0_DEFAULT            0x00000000

/* AON_PM_L2 :: PCI_SET :: FP_RESET [12:12] */
#define BCHP_AON_PM_L2_PCI_SET_FP_RESET_MASK                       0x00001000
#define BCHP_AON_PM_L2_PCI_SET_FP_RESET_SHIFT                      12
#define BCHP_AON_PM_L2_PCI_SET_FP_RESET_DEFAULT                    0x00000000

/* AON_PM_L2 :: PCI_SET :: BOUNDARY_SCAN_REQ [11:11] */
#define BCHP_AON_PM_L2_PCI_SET_BOUNDARY_SCAN_REQ_MASK              0x00000800
#define BCHP_AON_PM_L2_PCI_SET_BOUNDARY_SCAN_REQ_SHIFT             11
#define BCHP_AON_PM_L2_PCI_SET_BOUNDARY_SCAN_REQ_DEFAULT           0x00000000

/* AON_PM_L2 :: PCI_SET :: USB0 [10:10] */
#define BCHP_AON_PM_L2_PCI_SET_USB0_MASK                           0x00000400
#define BCHP_AON_PM_L2_PCI_SET_USB0_SHIFT                          10
#define BCHP_AON_PM_L2_PCI_SET_USB0_DEFAULT                        0x00000000

/* AON_PM_L2 :: PCI_SET :: SPARE_WAKEUP_EVENT_9 [09:09] */
#define BCHP_AON_PM_L2_PCI_SET_SPARE_WAKEUP_EVENT_9_MASK           0x00000200
#define BCHP_AON_PM_L2_PCI_SET_SPARE_WAKEUP_EVENT_9_SHIFT          9
#define BCHP_AON_PM_L2_PCI_SET_SPARE_WAKEUP_EVENT_9_DEFAULT        0x00000000

/* AON_PM_L2 :: PCI_SET :: XPT_PMU [08:08] */
#define BCHP_AON_PM_L2_PCI_SET_XPT_PMU_MASK                        0x00000100
#define BCHP_AON_PM_L2_PCI_SET_XPT_PMU_SHIFT                       8
#define BCHP_AON_PM_L2_PCI_SET_XPT_PMU_DEFAULT                     0x00000000

/* AON_PM_L2 :: PCI_SET :: SPARE_WAKEUP_EVENT_7 [07:07] */
#define BCHP_AON_PM_L2_PCI_SET_SPARE_WAKEUP_EVENT_7_MASK           0x00000080
#define BCHP_AON_PM_L2_PCI_SET_SPARE_WAKEUP_EVENT_7_SHIFT          7
#define BCHP_AON_PM_L2_PCI_SET_SPARE_WAKEUP_EVENT_7_DEFAULT        0x00000000

/* AON_PM_L2 :: PCI_SET :: AVS_WATCHDOG [06:06] */
#define BCHP_AON_PM_L2_PCI_SET_AVS_WATCHDOG_MASK                   0x00000040
#define BCHP_AON_PM_L2_PCI_SET_AVS_WATCHDOG_SHIFT                  6
#define BCHP_AON_PM_L2_PCI_SET_AVS_WATCHDOG_DEFAULT                0x00000000

/* AON_PM_L2 :: PCI_SET :: GPIO [05:05] */
#define BCHP_AON_PM_L2_PCI_SET_GPIO_MASK                           0x00000020
#define BCHP_AON_PM_L2_PCI_SET_GPIO_SHIFT                          5
#define BCHP_AON_PM_L2_PCI_SET_GPIO_DEFAULT                        0x00000000

/* AON_PM_L2 :: PCI_SET :: NMI_B_INTR [04:04] */
#define BCHP_AON_PM_L2_PCI_SET_NMI_B_INTR_MASK                     0x00000010
#define BCHP_AON_PM_L2_PCI_SET_NMI_B_INTR_SHIFT                    4
#define BCHP_AON_PM_L2_PCI_SET_NMI_B_INTR_DEFAULT                  0x00000000

/* AON_PM_L2 :: PCI_SET :: TIMER_INTR [03:03] */
#define BCHP_AON_PM_L2_PCI_SET_TIMER_INTR_MASK                     0x00000008
#define BCHP_AON_PM_L2_PCI_SET_TIMER_INTR_SHIFT                    3
#define BCHP_AON_PM_L2_PCI_SET_TIMER_INTR_DEFAULT                  0x00000000

/* AON_PM_L2 :: PCI_SET :: KPD_INTR [02:02] */
#define BCHP_AON_PM_L2_PCI_SET_KPD_INTR_MASK                       0x00000004
#define BCHP_AON_PM_L2_PCI_SET_KPD_INTR_SHIFT                      2
#define BCHP_AON_PM_L2_PCI_SET_KPD_INTR_DEFAULT                    0x00000000

/* AON_PM_L2 :: PCI_SET :: IRR_INTR [01:01] */
#define BCHP_AON_PM_L2_PCI_SET_IRR_INTR_MASK                       0x00000002
#define BCHP_AON_PM_L2_PCI_SET_IRR_INTR_SHIFT                      1
#define BCHP_AON_PM_L2_PCI_SET_IRR_INTR_DEFAULT                    0x00000000

/* AON_PM_L2 :: PCI_SET :: CEC_INTR [00:00] */
#define BCHP_AON_PM_L2_PCI_SET_CEC_INTR_MASK                       0x00000001
#define BCHP_AON_PM_L2_PCI_SET_CEC_INTR_SHIFT                      0
#define BCHP_AON_PM_L2_PCI_SET_CEC_INTR_DEFAULT                    0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* AON_PM_L2 :: PCI_CLEAR :: reserved0 [31:17] */
#define BCHP_AON_PM_L2_PCI_CLEAR_reserved0_MASK                    0xfffe0000
#define BCHP_AON_PM_L2_PCI_CLEAR_reserved0_SHIFT                   17

/* AON_PM_L2 :: PCI_CLEAR :: SPARE_WAKEUP_EVENT_16 [16:16] */
#define BCHP_AON_PM_L2_PCI_CLEAR_SPARE_WAKEUP_EVENT_16_MASK        0x00010000
#define BCHP_AON_PM_L2_PCI_CLEAR_SPARE_WAKEUP_EVENT_16_SHIFT       16
#define BCHP_AON_PM_L2_PCI_CLEAR_SPARE_WAKEUP_EVENT_16_DEFAULT     0x00000000

/* AON_PM_L2 :: PCI_CLEAR :: SPARE_WAKEUP_EVENT_15 [15:15] */
#define BCHP_AON_PM_L2_PCI_CLEAR_SPARE_WAKEUP_EVENT_15_MASK        0x00008000
#define BCHP_AON_PM_L2_PCI_CLEAR_SPARE_WAKEUP_EVENT_15_SHIFT       15
#define BCHP_AON_PM_L2_PCI_CLEAR_SPARE_WAKEUP_EVENT_15_DEFAULT     0x00000000

/* AON_PM_L2 :: PCI_CLEAR :: WOL_SYSTEMPORT_1 [14:14] */
#define BCHP_AON_PM_L2_PCI_CLEAR_WOL_SYSTEMPORT_1_MASK             0x00004000
#define BCHP_AON_PM_L2_PCI_CLEAR_WOL_SYSTEMPORT_1_SHIFT            14
#define BCHP_AON_PM_L2_PCI_CLEAR_WOL_SYSTEMPORT_1_DEFAULT          0x00000000

/* AON_PM_L2 :: PCI_CLEAR :: WOL_SYSTEMPORT_0 [13:13] */
#define BCHP_AON_PM_L2_PCI_CLEAR_WOL_SYSTEMPORT_0_MASK             0x00002000
#define BCHP_AON_PM_L2_PCI_CLEAR_WOL_SYSTEMPORT_0_SHIFT            13
#define BCHP_AON_PM_L2_PCI_CLEAR_WOL_SYSTEMPORT_0_DEFAULT          0x00000000

/* AON_PM_L2 :: PCI_CLEAR :: FP_RESET [12:12] */
#define BCHP_AON_PM_L2_PCI_CLEAR_FP_RESET_MASK                     0x00001000
#define BCHP_AON_PM_L2_PCI_CLEAR_FP_RESET_SHIFT                    12
#define BCHP_AON_PM_L2_PCI_CLEAR_FP_RESET_DEFAULT                  0x00000000

/* AON_PM_L2 :: PCI_CLEAR :: BOUNDARY_SCAN_REQ [11:11] */
#define BCHP_AON_PM_L2_PCI_CLEAR_BOUNDARY_SCAN_REQ_MASK            0x00000800
#define BCHP_AON_PM_L2_PCI_CLEAR_BOUNDARY_SCAN_REQ_SHIFT           11
#define BCHP_AON_PM_L2_PCI_CLEAR_BOUNDARY_SCAN_REQ_DEFAULT         0x00000000

/* AON_PM_L2 :: PCI_CLEAR :: USB0 [10:10] */
#define BCHP_AON_PM_L2_PCI_CLEAR_USB0_MASK                         0x00000400
#define BCHP_AON_PM_L2_PCI_CLEAR_USB0_SHIFT                        10
#define BCHP_AON_PM_L2_PCI_CLEAR_USB0_DEFAULT                      0x00000000

/* AON_PM_L2 :: PCI_CLEAR :: SPARE_WAKEUP_EVENT_9 [09:09] */
#define BCHP_AON_PM_L2_PCI_CLEAR_SPARE_WAKEUP_EVENT_9_MASK         0x00000200
#define BCHP_AON_PM_L2_PCI_CLEAR_SPARE_WAKEUP_EVENT_9_SHIFT        9
#define BCHP_AON_PM_L2_PCI_CLEAR_SPARE_WAKEUP_EVENT_9_DEFAULT      0x00000000

/* AON_PM_L2 :: PCI_CLEAR :: XPT_PMU [08:08] */
#define BCHP_AON_PM_L2_PCI_CLEAR_XPT_PMU_MASK                      0x00000100
#define BCHP_AON_PM_L2_PCI_CLEAR_XPT_PMU_SHIFT                     8
#define BCHP_AON_PM_L2_PCI_CLEAR_XPT_PMU_DEFAULT                   0x00000000

/* AON_PM_L2 :: PCI_CLEAR :: SPARE_WAKEUP_EVENT_7 [07:07] */
#define BCHP_AON_PM_L2_PCI_CLEAR_SPARE_WAKEUP_EVENT_7_MASK         0x00000080
#define BCHP_AON_PM_L2_PCI_CLEAR_SPARE_WAKEUP_EVENT_7_SHIFT        7
#define BCHP_AON_PM_L2_PCI_CLEAR_SPARE_WAKEUP_EVENT_7_DEFAULT      0x00000000

/* AON_PM_L2 :: PCI_CLEAR :: AVS_WATCHDOG [06:06] */
#define BCHP_AON_PM_L2_PCI_CLEAR_AVS_WATCHDOG_MASK                 0x00000040
#define BCHP_AON_PM_L2_PCI_CLEAR_AVS_WATCHDOG_SHIFT                6
#define BCHP_AON_PM_L2_PCI_CLEAR_AVS_WATCHDOG_DEFAULT              0x00000000

/* AON_PM_L2 :: PCI_CLEAR :: GPIO [05:05] */
#define BCHP_AON_PM_L2_PCI_CLEAR_GPIO_MASK                         0x00000020
#define BCHP_AON_PM_L2_PCI_CLEAR_GPIO_SHIFT                        5
#define BCHP_AON_PM_L2_PCI_CLEAR_GPIO_DEFAULT                      0x00000000

/* AON_PM_L2 :: PCI_CLEAR :: NMI_B_INTR [04:04] */
#define BCHP_AON_PM_L2_PCI_CLEAR_NMI_B_INTR_MASK                   0x00000010
#define BCHP_AON_PM_L2_PCI_CLEAR_NMI_B_INTR_SHIFT                  4
#define BCHP_AON_PM_L2_PCI_CLEAR_NMI_B_INTR_DEFAULT                0x00000000

/* AON_PM_L2 :: PCI_CLEAR :: TIMER_INTR [03:03] */
#define BCHP_AON_PM_L2_PCI_CLEAR_TIMER_INTR_MASK                   0x00000008
#define BCHP_AON_PM_L2_PCI_CLEAR_TIMER_INTR_SHIFT                  3
#define BCHP_AON_PM_L2_PCI_CLEAR_TIMER_INTR_DEFAULT                0x00000000

/* AON_PM_L2 :: PCI_CLEAR :: KPD_INTR [02:02] */
#define BCHP_AON_PM_L2_PCI_CLEAR_KPD_INTR_MASK                     0x00000004
#define BCHP_AON_PM_L2_PCI_CLEAR_KPD_INTR_SHIFT                    2
#define BCHP_AON_PM_L2_PCI_CLEAR_KPD_INTR_DEFAULT                  0x00000000

/* AON_PM_L2 :: PCI_CLEAR :: IRR_INTR [01:01] */
#define BCHP_AON_PM_L2_PCI_CLEAR_IRR_INTR_MASK                     0x00000002
#define BCHP_AON_PM_L2_PCI_CLEAR_IRR_INTR_SHIFT                    1
#define BCHP_AON_PM_L2_PCI_CLEAR_IRR_INTR_DEFAULT                  0x00000000

/* AON_PM_L2 :: PCI_CLEAR :: CEC_INTR [00:00] */
#define BCHP_AON_PM_L2_PCI_CLEAR_CEC_INTR_MASK                     0x00000001
#define BCHP_AON_PM_L2_PCI_CLEAR_CEC_INTR_SHIFT                    0
#define BCHP_AON_PM_L2_PCI_CLEAR_CEC_INTR_DEFAULT                  0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* AON_PM_L2 :: PCI_MASK_STATUS :: reserved0 [31:17] */
#define BCHP_AON_PM_L2_PCI_MASK_STATUS_reserved0_MASK              0xfffe0000
#define BCHP_AON_PM_L2_PCI_MASK_STATUS_reserved0_SHIFT             17

/* AON_PM_L2 :: PCI_MASK_STATUS :: SPARE_WAKEUP_EVENT_16 [16:16] */
#define BCHP_AON_PM_L2_PCI_MASK_STATUS_SPARE_WAKEUP_EVENT_16_MASK  0x00010000
#define BCHP_AON_PM_L2_PCI_MASK_STATUS_SPARE_WAKEUP_EVENT_16_SHIFT 16
#define BCHP_AON_PM_L2_PCI_MASK_STATUS_SPARE_WAKEUP_EVENT_16_DEFAULT 0x00000001

/* AON_PM_L2 :: PCI_MASK_STATUS :: SPARE_WAKEUP_EVENT_15 [15:15] */
#define BCHP_AON_PM_L2_PCI_MASK_STATUS_SPARE_WAKEUP_EVENT_15_MASK  0x00008000
#define BCHP_AON_PM_L2_PCI_MASK_STATUS_SPARE_WAKEUP_EVENT_15_SHIFT 15
#define BCHP_AON_PM_L2_PCI_MASK_STATUS_SPARE_WAKEUP_EVENT_15_DEFAULT 0x00000001

/* AON_PM_L2 :: PCI_MASK_STATUS :: WOL_SYSTEMPORT_1 [14:14] */
#define BCHP_AON_PM_L2_PCI_MASK_STATUS_WOL_SYSTEMPORT_1_MASK       0x00004000
#define BCHP_AON_PM_L2_PCI_MASK_STATUS_WOL_SYSTEMPORT_1_SHIFT      14
#define BCHP_AON_PM_L2_PCI_MASK_STATUS_WOL_SYSTEMPORT_1_DEFAULT    0x00000001

/* AON_PM_L2 :: PCI_MASK_STATUS :: WOL_SYSTEMPORT_0 [13:13] */
#define BCHP_AON_PM_L2_PCI_MASK_STATUS_WOL_SYSTEMPORT_0_MASK       0x00002000
#define BCHP_AON_PM_L2_PCI_MASK_STATUS_WOL_SYSTEMPORT_0_SHIFT      13
#define BCHP_AON_PM_L2_PCI_MASK_STATUS_WOL_SYSTEMPORT_0_DEFAULT    0x00000001

/* AON_PM_L2 :: PCI_MASK_STATUS :: FP_RESET [12:12] */
#define BCHP_AON_PM_L2_PCI_MASK_STATUS_FP_RESET_MASK               0x00001000
#define BCHP_AON_PM_L2_PCI_MASK_STATUS_FP_RESET_SHIFT              12
#define BCHP_AON_PM_L2_PCI_MASK_STATUS_FP_RESET_DEFAULT            0x00000001

/* AON_PM_L2 :: PCI_MASK_STATUS :: BOUNDARY_SCAN_REQ [11:11] */
#define BCHP_AON_PM_L2_PCI_MASK_STATUS_BOUNDARY_SCAN_REQ_MASK      0x00000800
#define BCHP_AON_PM_L2_PCI_MASK_STATUS_BOUNDARY_SCAN_REQ_SHIFT     11
#define BCHP_AON_PM_L2_PCI_MASK_STATUS_BOUNDARY_SCAN_REQ_DEFAULT   0x00000001

/* AON_PM_L2 :: PCI_MASK_STATUS :: USB0 [10:10] */
#define BCHP_AON_PM_L2_PCI_MASK_STATUS_USB0_MASK                   0x00000400
#define BCHP_AON_PM_L2_PCI_MASK_STATUS_USB0_SHIFT                  10
#define BCHP_AON_PM_L2_PCI_MASK_STATUS_USB0_DEFAULT                0x00000001

/* AON_PM_L2 :: PCI_MASK_STATUS :: SPARE_WAKEUP_EVENT_9 [09:09] */
#define BCHP_AON_PM_L2_PCI_MASK_STATUS_SPARE_WAKEUP_EVENT_9_MASK   0x00000200
#define BCHP_AON_PM_L2_PCI_MASK_STATUS_SPARE_WAKEUP_EVENT_9_SHIFT  9
#define BCHP_AON_PM_L2_PCI_MASK_STATUS_SPARE_WAKEUP_EVENT_9_DEFAULT 0x00000001

/* AON_PM_L2 :: PCI_MASK_STATUS :: XPT_PMU [08:08] */
#define BCHP_AON_PM_L2_PCI_MASK_STATUS_XPT_PMU_MASK                0x00000100
#define BCHP_AON_PM_L2_PCI_MASK_STATUS_XPT_PMU_SHIFT               8
#define BCHP_AON_PM_L2_PCI_MASK_STATUS_XPT_PMU_DEFAULT             0x00000001

/* AON_PM_L2 :: PCI_MASK_STATUS :: SPARE_WAKEUP_EVENT_7 [07:07] */
#define BCHP_AON_PM_L2_PCI_MASK_STATUS_SPARE_WAKEUP_EVENT_7_MASK   0x00000080
#define BCHP_AON_PM_L2_PCI_MASK_STATUS_SPARE_WAKEUP_EVENT_7_SHIFT  7
#define BCHP_AON_PM_L2_PCI_MASK_STATUS_SPARE_WAKEUP_EVENT_7_DEFAULT 0x00000001

/* AON_PM_L2 :: PCI_MASK_STATUS :: AVS_WATCHDOG [06:06] */
#define BCHP_AON_PM_L2_PCI_MASK_STATUS_AVS_WATCHDOG_MASK           0x00000040
#define BCHP_AON_PM_L2_PCI_MASK_STATUS_AVS_WATCHDOG_SHIFT          6
#define BCHP_AON_PM_L2_PCI_MASK_STATUS_AVS_WATCHDOG_DEFAULT        0x00000001

/* AON_PM_L2 :: PCI_MASK_STATUS :: GPIO [05:05] */
#define BCHP_AON_PM_L2_PCI_MASK_STATUS_GPIO_MASK                   0x00000020
#define BCHP_AON_PM_L2_PCI_MASK_STATUS_GPIO_SHIFT                  5
#define BCHP_AON_PM_L2_PCI_MASK_STATUS_GPIO_DEFAULT                0x00000001

/* AON_PM_L2 :: PCI_MASK_STATUS :: NMI_B_INTR [04:04] */
#define BCHP_AON_PM_L2_PCI_MASK_STATUS_NMI_B_INTR_MASK             0x00000010
#define BCHP_AON_PM_L2_PCI_MASK_STATUS_NMI_B_INTR_SHIFT            4
#define BCHP_AON_PM_L2_PCI_MASK_STATUS_NMI_B_INTR_DEFAULT          0x00000001

/* AON_PM_L2 :: PCI_MASK_STATUS :: TIMER_INTR [03:03] */
#define BCHP_AON_PM_L2_PCI_MASK_STATUS_TIMER_INTR_MASK             0x00000008
#define BCHP_AON_PM_L2_PCI_MASK_STATUS_TIMER_INTR_SHIFT            3
#define BCHP_AON_PM_L2_PCI_MASK_STATUS_TIMER_INTR_DEFAULT          0x00000001

/* AON_PM_L2 :: PCI_MASK_STATUS :: KPD_INTR [02:02] */
#define BCHP_AON_PM_L2_PCI_MASK_STATUS_KPD_INTR_MASK               0x00000004
#define BCHP_AON_PM_L2_PCI_MASK_STATUS_KPD_INTR_SHIFT              2
#define BCHP_AON_PM_L2_PCI_MASK_STATUS_KPD_INTR_DEFAULT            0x00000001

/* AON_PM_L2 :: PCI_MASK_STATUS :: IRR_INTR [01:01] */
#define BCHP_AON_PM_L2_PCI_MASK_STATUS_IRR_INTR_MASK               0x00000002
#define BCHP_AON_PM_L2_PCI_MASK_STATUS_IRR_INTR_SHIFT              1
#define BCHP_AON_PM_L2_PCI_MASK_STATUS_IRR_INTR_DEFAULT            0x00000001

/* AON_PM_L2 :: PCI_MASK_STATUS :: CEC_INTR [00:00] */
#define BCHP_AON_PM_L2_PCI_MASK_STATUS_CEC_INTR_MASK               0x00000001
#define BCHP_AON_PM_L2_PCI_MASK_STATUS_CEC_INTR_SHIFT              0
#define BCHP_AON_PM_L2_PCI_MASK_STATUS_CEC_INTR_DEFAULT            0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* AON_PM_L2 :: PCI_MASK_SET :: reserved0 [31:17] */
#define BCHP_AON_PM_L2_PCI_MASK_SET_reserved0_MASK                 0xfffe0000
#define BCHP_AON_PM_L2_PCI_MASK_SET_reserved0_SHIFT                17

/* AON_PM_L2 :: PCI_MASK_SET :: SPARE_WAKEUP_EVENT_16 [16:16] */
#define BCHP_AON_PM_L2_PCI_MASK_SET_SPARE_WAKEUP_EVENT_16_MASK     0x00010000
#define BCHP_AON_PM_L2_PCI_MASK_SET_SPARE_WAKEUP_EVENT_16_SHIFT    16
#define BCHP_AON_PM_L2_PCI_MASK_SET_SPARE_WAKEUP_EVENT_16_DEFAULT  0x00000001

/* AON_PM_L2 :: PCI_MASK_SET :: SPARE_WAKEUP_EVENT_15 [15:15] */
#define BCHP_AON_PM_L2_PCI_MASK_SET_SPARE_WAKEUP_EVENT_15_MASK     0x00008000
#define BCHP_AON_PM_L2_PCI_MASK_SET_SPARE_WAKEUP_EVENT_15_SHIFT    15
#define BCHP_AON_PM_L2_PCI_MASK_SET_SPARE_WAKEUP_EVENT_15_DEFAULT  0x00000001

/* AON_PM_L2 :: PCI_MASK_SET :: WOL_SYSTEMPORT_1 [14:14] */
#define BCHP_AON_PM_L2_PCI_MASK_SET_WOL_SYSTEMPORT_1_MASK          0x00004000
#define BCHP_AON_PM_L2_PCI_MASK_SET_WOL_SYSTEMPORT_1_SHIFT         14
#define BCHP_AON_PM_L2_PCI_MASK_SET_WOL_SYSTEMPORT_1_DEFAULT       0x00000001

/* AON_PM_L2 :: PCI_MASK_SET :: WOL_SYSTEMPORT_0 [13:13] */
#define BCHP_AON_PM_L2_PCI_MASK_SET_WOL_SYSTEMPORT_0_MASK          0x00002000
#define BCHP_AON_PM_L2_PCI_MASK_SET_WOL_SYSTEMPORT_0_SHIFT         13
#define BCHP_AON_PM_L2_PCI_MASK_SET_WOL_SYSTEMPORT_0_DEFAULT       0x00000001

/* AON_PM_L2 :: PCI_MASK_SET :: FP_RESET [12:12] */
#define BCHP_AON_PM_L2_PCI_MASK_SET_FP_RESET_MASK                  0x00001000
#define BCHP_AON_PM_L2_PCI_MASK_SET_FP_RESET_SHIFT                 12
#define BCHP_AON_PM_L2_PCI_MASK_SET_FP_RESET_DEFAULT               0x00000001

/* AON_PM_L2 :: PCI_MASK_SET :: BOUNDARY_SCAN_REQ [11:11] */
#define BCHP_AON_PM_L2_PCI_MASK_SET_BOUNDARY_SCAN_REQ_MASK         0x00000800
#define BCHP_AON_PM_L2_PCI_MASK_SET_BOUNDARY_SCAN_REQ_SHIFT        11
#define BCHP_AON_PM_L2_PCI_MASK_SET_BOUNDARY_SCAN_REQ_DEFAULT      0x00000001

/* AON_PM_L2 :: PCI_MASK_SET :: USB0 [10:10] */
#define BCHP_AON_PM_L2_PCI_MASK_SET_USB0_MASK                      0x00000400
#define BCHP_AON_PM_L2_PCI_MASK_SET_USB0_SHIFT                     10
#define BCHP_AON_PM_L2_PCI_MASK_SET_USB0_DEFAULT                   0x00000001

/* AON_PM_L2 :: PCI_MASK_SET :: SPARE_WAKEUP_EVENT_9 [09:09] */
#define BCHP_AON_PM_L2_PCI_MASK_SET_SPARE_WAKEUP_EVENT_9_MASK      0x00000200
#define BCHP_AON_PM_L2_PCI_MASK_SET_SPARE_WAKEUP_EVENT_9_SHIFT     9
#define BCHP_AON_PM_L2_PCI_MASK_SET_SPARE_WAKEUP_EVENT_9_DEFAULT   0x00000001

/* AON_PM_L2 :: PCI_MASK_SET :: XPT_PMU [08:08] */
#define BCHP_AON_PM_L2_PCI_MASK_SET_XPT_PMU_MASK                   0x00000100
#define BCHP_AON_PM_L2_PCI_MASK_SET_XPT_PMU_SHIFT                  8
#define BCHP_AON_PM_L2_PCI_MASK_SET_XPT_PMU_DEFAULT                0x00000001

/* AON_PM_L2 :: PCI_MASK_SET :: SPARE_WAKEUP_EVENT_7 [07:07] */
#define BCHP_AON_PM_L2_PCI_MASK_SET_SPARE_WAKEUP_EVENT_7_MASK      0x00000080
#define BCHP_AON_PM_L2_PCI_MASK_SET_SPARE_WAKEUP_EVENT_7_SHIFT     7
#define BCHP_AON_PM_L2_PCI_MASK_SET_SPARE_WAKEUP_EVENT_7_DEFAULT   0x00000001

/* AON_PM_L2 :: PCI_MASK_SET :: AVS_WATCHDOG [06:06] */
#define BCHP_AON_PM_L2_PCI_MASK_SET_AVS_WATCHDOG_MASK              0x00000040
#define BCHP_AON_PM_L2_PCI_MASK_SET_AVS_WATCHDOG_SHIFT             6
#define BCHP_AON_PM_L2_PCI_MASK_SET_AVS_WATCHDOG_DEFAULT           0x00000001

/* AON_PM_L2 :: PCI_MASK_SET :: GPIO [05:05] */
#define BCHP_AON_PM_L2_PCI_MASK_SET_GPIO_MASK                      0x00000020
#define BCHP_AON_PM_L2_PCI_MASK_SET_GPIO_SHIFT                     5
#define BCHP_AON_PM_L2_PCI_MASK_SET_GPIO_DEFAULT                   0x00000001

/* AON_PM_L2 :: PCI_MASK_SET :: NMI_B_INTR [04:04] */
#define BCHP_AON_PM_L2_PCI_MASK_SET_NMI_B_INTR_MASK                0x00000010
#define BCHP_AON_PM_L2_PCI_MASK_SET_NMI_B_INTR_SHIFT               4
#define BCHP_AON_PM_L2_PCI_MASK_SET_NMI_B_INTR_DEFAULT             0x00000001

/* AON_PM_L2 :: PCI_MASK_SET :: TIMER_INTR [03:03] */
#define BCHP_AON_PM_L2_PCI_MASK_SET_TIMER_INTR_MASK                0x00000008
#define BCHP_AON_PM_L2_PCI_MASK_SET_TIMER_INTR_SHIFT               3
#define BCHP_AON_PM_L2_PCI_MASK_SET_TIMER_INTR_DEFAULT             0x00000001

/* AON_PM_L2 :: PCI_MASK_SET :: KPD_INTR [02:02] */
#define BCHP_AON_PM_L2_PCI_MASK_SET_KPD_INTR_MASK                  0x00000004
#define BCHP_AON_PM_L2_PCI_MASK_SET_KPD_INTR_SHIFT                 2
#define BCHP_AON_PM_L2_PCI_MASK_SET_KPD_INTR_DEFAULT               0x00000001

/* AON_PM_L2 :: PCI_MASK_SET :: IRR_INTR [01:01] */
#define BCHP_AON_PM_L2_PCI_MASK_SET_IRR_INTR_MASK                  0x00000002
#define BCHP_AON_PM_L2_PCI_MASK_SET_IRR_INTR_SHIFT                 1
#define BCHP_AON_PM_L2_PCI_MASK_SET_IRR_INTR_DEFAULT               0x00000001

/* AON_PM_L2 :: PCI_MASK_SET :: CEC_INTR [00:00] */
#define BCHP_AON_PM_L2_PCI_MASK_SET_CEC_INTR_MASK                  0x00000001
#define BCHP_AON_PM_L2_PCI_MASK_SET_CEC_INTR_SHIFT                 0
#define BCHP_AON_PM_L2_PCI_MASK_SET_CEC_INTR_DEFAULT               0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* AON_PM_L2 :: PCI_MASK_CLEAR :: reserved0 [31:17] */
#define BCHP_AON_PM_L2_PCI_MASK_CLEAR_reserved0_MASK               0xfffe0000
#define BCHP_AON_PM_L2_PCI_MASK_CLEAR_reserved0_SHIFT              17

/* AON_PM_L2 :: PCI_MASK_CLEAR :: SPARE_WAKEUP_EVENT_16 [16:16] */
#define BCHP_AON_PM_L2_PCI_MASK_CLEAR_SPARE_WAKEUP_EVENT_16_MASK   0x00010000
#define BCHP_AON_PM_L2_PCI_MASK_CLEAR_SPARE_WAKEUP_EVENT_16_SHIFT  16
#define BCHP_AON_PM_L2_PCI_MASK_CLEAR_SPARE_WAKEUP_EVENT_16_DEFAULT 0x00000001

/* AON_PM_L2 :: PCI_MASK_CLEAR :: SPARE_WAKEUP_EVENT_15 [15:15] */
#define BCHP_AON_PM_L2_PCI_MASK_CLEAR_SPARE_WAKEUP_EVENT_15_MASK   0x00008000
#define BCHP_AON_PM_L2_PCI_MASK_CLEAR_SPARE_WAKEUP_EVENT_15_SHIFT  15
#define BCHP_AON_PM_L2_PCI_MASK_CLEAR_SPARE_WAKEUP_EVENT_15_DEFAULT 0x00000001

/* AON_PM_L2 :: PCI_MASK_CLEAR :: WOL_SYSTEMPORT_1 [14:14] */
#define BCHP_AON_PM_L2_PCI_MASK_CLEAR_WOL_SYSTEMPORT_1_MASK        0x00004000
#define BCHP_AON_PM_L2_PCI_MASK_CLEAR_WOL_SYSTEMPORT_1_SHIFT       14
#define BCHP_AON_PM_L2_PCI_MASK_CLEAR_WOL_SYSTEMPORT_1_DEFAULT     0x00000001

/* AON_PM_L2 :: PCI_MASK_CLEAR :: WOL_SYSTEMPORT_0 [13:13] */
#define BCHP_AON_PM_L2_PCI_MASK_CLEAR_WOL_SYSTEMPORT_0_MASK        0x00002000
#define BCHP_AON_PM_L2_PCI_MASK_CLEAR_WOL_SYSTEMPORT_0_SHIFT       13
#define BCHP_AON_PM_L2_PCI_MASK_CLEAR_WOL_SYSTEMPORT_0_DEFAULT     0x00000001

/* AON_PM_L2 :: PCI_MASK_CLEAR :: FP_RESET [12:12] */
#define BCHP_AON_PM_L2_PCI_MASK_CLEAR_FP_RESET_MASK                0x00001000
#define BCHP_AON_PM_L2_PCI_MASK_CLEAR_FP_RESET_SHIFT               12
#define BCHP_AON_PM_L2_PCI_MASK_CLEAR_FP_RESET_DEFAULT             0x00000001

/* AON_PM_L2 :: PCI_MASK_CLEAR :: BOUNDARY_SCAN_REQ [11:11] */
#define BCHP_AON_PM_L2_PCI_MASK_CLEAR_BOUNDARY_SCAN_REQ_MASK       0x00000800
#define BCHP_AON_PM_L2_PCI_MASK_CLEAR_BOUNDARY_SCAN_REQ_SHIFT      11
#define BCHP_AON_PM_L2_PCI_MASK_CLEAR_BOUNDARY_SCAN_REQ_DEFAULT    0x00000001

/* AON_PM_L2 :: PCI_MASK_CLEAR :: USB0 [10:10] */
#define BCHP_AON_PM_L2_PCI_MASK_CLEAR_USB0_MASK                    0x00000400
#define BCHP_AON_PM_L2_PCI_MASK_CLEAR_USB0_SHIFT                   10
#define BCHP_AON_PM_L2_PCI_MASK_CLEAR_USB0_DEFAULT                 0x00000001

/* AON_PM_L2 :: PCI_MASK_CLEAR :: SPARE_WAKEUP_EVENT_9 [09:09] */
#define BCHP_AON_PM_L2_PCI_MASK_CLEAR_SPARE_WAKEUP_EVENT_9_MASK    0x00000200
#define BCHP_AON_PM_L2_PCI_MASK_CLEAR_SPARE_WAKEUP_EVENT_9_SHIFT   9
#define BCHP_AON_PM_L2_PCI_MASK_CLEAR_SPARE_WAKEUP_EVENT_9_DEFAULT 0x00000001

/* AON_PM_L2 :: PCI_MASK_CLEAR :: XPT_PMU [08:08] */
#define BCHP_AON_PM_L2_PCI_MASK_CLEAR_XPT_PMU_MASK                 0x00000100
#define BCHP_AON_PM_L2_PCI_MASK_CLEAR_XPT_PMU_SHIFT                8
#define BCHP_AON_PM_L2_PCI_MASK_CLEAR_XPT_PMU_DEFAULT              0x00000001

/* AON_PM_L2 :: PCI_MASK_CLEAR :: SPARE_WAKEUP_EVENT_7 [07:07] */
#define BCHP_AON_PM_L2_PCI_MASK_CLEAR_SPARE_WAKEUP_EVENT_7_MASK    0x00000080
#define BCHP_AON_PM_L2_PCI_MASK_CLEAR_SPARE_WAKEUP_EVENT_7_SHIFT   7
#define BCHP_AON_PM_L2_PCI_MASK_CLEAR_SPARE_WAKEUP_EVENT_7_DEFAULT 0x00000001

/* AON_PM_L2 :: PCI_MASK_CLEAR :: AVS_WATCHDOG [06:06] */
#define BCHP_AON_PM_L2_PCI_MASK_CLEAR_AVS_WATCHDOG_MASK            0x00000040
#define BCHP_AON_PM_L2_PCI_MASK_CLEAR_AVS_WATCHDOG_SHIFT           6
#define BCHP_AON_PM_L2_PCI_MASK_CLEAR_AVS_WATCHDOG_DEFAULT         0x00000001

/* AON_PM_L2 :: PCI_MASK_CLEAR :: GPIO [05:05] */
#define BCHP_AON_PM_L2_PCI_MASK_CLEAR_GPIO_MASK                    0x00000020
#define BCHP_AON_PM_L2_PCI_MASK_CLEAR_GPIO_SHIFT                   5
#define BCHP_AON_PM_L2_PCI_MASK_CLEAR_GPIO_DEFAULT                 0x00000001

/* AON_PM_L2 :: PCI_MASK_CLEAR :: NMI_B_INTR [04:04] */
#define BCHP_AON_PM_L2_PCI_MASK_CLEAR_NMI_B_INTR_MASK              0x00000010
#define BCHP_AON_PM_L2_PCI_MASK_CLEAR_NMI_B_INTR_SHIFT             4
#define BCHP_AON_PM_L2_PCI_MASK_CLEAR_NMI_B_INTR_DEFAULT           0x00000001

/* AON_PM_L2 :: PCI_MASK_CLEAR :: TIMER_INTR [03:03] */
#define BCHP_AON_PM_L2_PCI_MASK_CLEAR_TIMER_INTR_MASK              0x00000008
#define BCHP_AON_PM_L2_PCI_MASK_CLEAR_TIMER_INTR_SHIFT             3
#define BCHP_AON_PM_L2_PCI_MASK_CLEAR_TIMER_INTR_DEFAULT           0x00000001

/* AON_PM_L2 :: PCI_MASK_CLEAR :: KPD_INTR [02:02] */
#define BCHP_AON_PM_L2_PCI_MASK_CLEAR_KPD_INTR_MASK                0x00000004
#define BCHP_AON_PM_L2_PCI_MASK_CLEAR_KPD_INTR_SHIFT               2
#define BCHP_AON_PM_L2_PCI_MASK_CLEAR_KPD_INTR_DEFAULT             0x00000001

/* AON_PM_L2 :: PCI_MASK_CLEAR :: IRR_INTR [01:01] */
#define BCHP_AON_PM_L2_PCI_MASK_CLEAR_IRR_INTR_MASK                0x00000002
#define BCHP_AON_PM_L2_PCI_MASK_CLEAR_IRR_INTR_SHIFT               1
#define BCHP_AON_PM_L2_PCI_MASK_CLEAR_IRR_INTR_DEFAULT             0x00000001

/* AON_PM_L2 :: PCI_MASK_CLEAR :: CEC_INTR [00:00] */
#define BCHP_AON_PM_L2_PCI_MASK_CLEAR_CEC_INTR_MASK                0x00000001
#define BCHP_AON_PM_L2_PCI_MASK_CLEAR_CEC_INTR_SHIFT               0
#define BCHP_AON_PM_L2_PCI_MASK_CLEAR_CEC_INTR_DEFAULT             0x00000001

#endif /* #ifndef BCHP_AON_PM_L2_H__ */

/* End of File */
