{"name":"GPC","description":"GPC","groupName":"GPC","prependToName":"GPC_","baseAddress":"0x400F4000","addressBlock":{"offset":"0","size":"0x3C","usage":"registers"},"interrupts":[{"name":"GPC","value":97}],"registers":{"CNTR":{"name":"CNTR","description":"GPC Interface control register","addressOffset":"0","size":32,"access":"read-write","resetValue":"0x520000","resetMask":"0xFFFFFFFF","fields":{"MEGA_PDN_REQ":{"name":"MEGA_PDN_REQ","description":"MEGA domain (FlexRAM PDRAM1) power down request","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"MEGA_PDN_REQ_0","description":"No Request","value":"0"},{"name":"MEGA_PDN_REQ_1","description":"Request power down sequence","value":"0x1"}]},"MEGA_PUP_REQ":{"name":"MEGA_PUP_REQ","description":"MEGA domain (FlexRAM PDRAM1) power up request","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"MEGA_PUP_REQ_0","description":"No Request","value":"0"},{"name":"MEGA_PUP_REQ_1","description":"Request power up sequence","value":"0x1"}]},"PDRAM0_PGE":{"name":"PDRAM0_PGE","description":"FlexRAM PDRAM0 Power Gate Enable","bitOffset":22,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"PDRAM0_PGE_0","description":"FlexRAM PDRAM0 domain will keep power even if the CPU core is powered down.","value":"0"},{"name":"PDRAM0_PGE_1","description":"FlexRAM PDRAM0 domain will be powered down when the CPU core is powered down..","value":"0x1"}]}}},"IMR1":{"name":"IMR1","description":"IRQ masking register 1","addressOffset":"0x8","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"IMR1":{"name":"IMR1","description":"IRQ[31:0] masking bits: 1-irq masked, 0-irq is not masked","bitOffset":0,"bitWidth":32,"access":"read-write","enumeratedValues":[]}}},"IMR2":{"name":"IMR2","description":"IRQ masking register 2","addressOffset":"0xC","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"IMR2":{"name":"IMR2","description":"IRQ[63:32] masking bits: 1-irq masked, 0-irq is not masked","bitOffset":0,"bitWidth":32,"access":"read-write","enumeratedValues":[]}}},"IMR3":{"name":"IMR3","description":"IRQ masking register 3","addressOffset":"0x10","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"IMR3":{"name":"IMR3","description":"IRQ[95:64] masking bits: 1-irq masked, 0-irq is not masked","bitOffset":0,"bitWidth":32,"access":"read-write","enumeratedValues":[]}}},"IMR4":{"name":"IMR4","description":"IRQ masking register 4","addressOffset":"0x14","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"IMR4":{"name":"IMR4","description":"IRQ[127:96] masking bits: 1-irq masked, 0-irq is not masked","bitOffset":0,"bitWidth":32,"access":"read-write","enumeratedValues":[]}}},"ISR1":{"name":"ISR1","description":"IRQ status resister 1","addressOffset":"0x18","size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"ISR1":{"name":"ISR1","description":"IRQ[31:0] status, read only","bitOffset":0,"bitWidth":32,"access":"read-only","enumeratedValues":[]}}},"ISR2":{"name":"ISR2","description":"IRQ status resister 2","addressOffset":"0x1C","size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"ISR2":{"name":"ISR2","description":"IRQ[63:32] status, read only","bitOffset":0,"bitWidth":32,"access":"read-only","enumeratedValues":[]}}},"ISR3":{"name":"ISR3","description":"IRQ status resister 3","addressOffset":"0x20","size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"ISR3":{"name":"ISR3","description":"IRQ[95:64] status, read only","bitOffset":0,"bitWidth":32,"access":"read-only","enumeratedValues":[]}}},"ISR4":{"name":"ISR4","description":"IRQ status resister 4","addressOffset":"0x24","size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"ISR4":{"name":"ISR4","description":"IRQ[127:96] status, read only","bitOffset":0,"bitWidth":32,"access":"read-only","enumeratedValues":[]}}},"IMR5":{"name":"IMR5","description":"IRQ masking register 5","addressOffset":"0x34","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"IMR5":{"name":"IMR5","description":"IRQ[159:128] masking bits: 1-irq masked, 0-irq is not masked","bitOffset":0,"bitWidth":32,"access":"read-write","enumeratedValues":[]}}},"ISR5":{"name":"ISR5","description":"IRQ status resister 5","addressOffset":"0x38","size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"ISR5":{"name":"ISR5","description":"IRQ[159:128] status, read only","bitOffset":0,"bitWidth":32,"access":"read-only","enumeratedValues":[]}}}},"derivedFrom":null}