#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x7fffed25d180 .scope module, "ecpri_tx" "ecpri_tx" 2 10;
 .timescale -6 -9;
    .port_info 0 /OUTPUT 8 "cpri_pkt_rdy_flg"
    .port_info 1 /OUTPUT 16 "addr_0"
    .port_info 2 /INPUT 8 "data_0"
    .port_info 3 /OUTPUT 1 "we_0"
    .port_info 4 /OUTPUT 1 "oe_0"
    .port_info 5 /OUTPUT 16 "addr_1"
    .port_info 6 /OUTPUT 8 "data_1"
    .port_info 7 /OUTPUT 1 "we_1"
    .port_info 8 /OUTPUT 1 "oe_1"
    .port_info 9 /OUTPUT 16 "addr_2"
    .port_info 10 /OUTPUT 8 "data_2"
    .port_info 11 /OUTPUT 1 "we_2"
    .port_info 12 /OUTPUT 1 "oe_2"
    .port_info 13 /INPUT 1 "send_write_resp"
    .port_info 14 /INPUT 1 "send_read_resp"
    .port_info 15 /INPUT 1 "clk"
    .port_info 16 /INPUT 8 "resp_payload_len"
    .port_info 17 /INPUT 1 "reset"
    .port_info 18 /INPUT 1 "recv_pkt"
P_0x7fffed220450 .param/l "ADDR_WIDTH" 0 2 18, +C4<00000000000000000000000000010000>;
P_0x7fffed220490 .param/l "DATA_WIDTH" 0 2 17, +C4<00000000000000000000000000001000>;
P_0x7fffed2204d0 .param/l "cpri_pkt_rdy" 0 2 75, +C4<00000000000000000000000000000111>;
P_0x7fffed220510 .param/l "g_hdr_len" 0 2 79, +C4<00000000000000000000000000000100>;
P_0x7fffed220550 .param/l "g_hdr_offset" 0 2 78, +C4<00000000000000000000000000000000>;
P_0x7fffed220590 .param/l "l_hdr_len" 0 2 81, +C4<00000000000000000000000000001100>;
P_0x7fffed2205d0 .param/l "l_hdr_offset" 0 2 80, +C4<00000000000000000000000000000100>;
P_0x7fffed220610 .param/l "read_payload" 0 2 73, +C4<00000000000000000000000000000100>;
P_0x7fffed220650 .param/l "reset_tx" 0 2 70, +C4<00000000000000000000000000000001>;
P_0x7fffed220690 .param/l "write_cpri_hdr" 0 2 71, +C4<00000000000000000000000000000010>;
P_0x7fffed2206d0 .param/l "write_cpri_remote_mem_hdr" 0 2 72, +C4<00000000000000000000000000000011>;
P_0x7fffed220710 .param/l "write_to_mem" 0 2 74, +C4<00000000000000000000000000000110>;
v0x7fffed272df0_0 .var "addr_0", 15 0;
v0x7fffed271bb0_0 .var "addr_1", 15 0;
v0x7fffed221a40_0 .var "addr_2", 15 0;
o0x7ff0fe0c00a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffed2076d0_0 .net "clk", 0 0, o0x7ff0fe0c00a8;  0 drivers
v0x7fffed28f810_0 .var "cpri_pkt_rdy_flg", 7 0;
o0x7ff0fe0c0108 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fffed28f8b0_0 .net "data_0", 7 0, o0x7ff0fe0c0108;  0 drivers
v0x7fffed2ab4c0_0 .var "data_1", 7 0;
v0x7fffed2ab5a0_0 .var "data_2", 7 0;
v0x7fffed2ab680_0 .var "g_hdr_addr", 7 0;
v0x7fffed2ab760_0 .var "g_msg_type", 7 0;
v0x7fffed2ab840_0 .var "g_payload_len", 15 0;
v0x7fffed2ab920_0 .var "g_ver", 7 0;
v0x7fffed2aba00_0 .var "l_rm_acc_id", 7 0;
v0x7fffed2abae0_0 .var "l_rm_addr", 47 0;
v0x7fffed2abbc0_0 .var "l_rm_ele_id", 15 0;
v0x7fffed2abca0_0 .var "l_rm_len", 15 0;
v0x7fffed2abd80_0 .var "l_rm_mem_hdr_addr", 7 0;
v0x7fffed2abe60_0 .var "l_rm_rw_req_resp", 7 0;
v0x7fffed2abf40_0 .var "next_state", 7 0;
v0x7fffed2ac020_0 .var "oe_0", 0 0;
v0x7fffed2ac0e0_0 .var "oe_1", 0 0;
v0x7fffed2ac1a0_0 .var "oe_2", 0 0;
o0x7ff0fe0c0438 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffed2ac260_0 .net "recv_pkt", 0 0, o0x7ff0fe0c0438;  0 drivers
o0x7ff0fe0c0468 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffed2ac320_0 .net "reset", 0 0, o0x7ff0fe0c0468;  0 drivers
o0x7ff0fe0c0498 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fffed2ac3e0_0 .net "resp_payload_len", 7 0, o0x7ff0fe0c0498;  0 drivers
o0x7ff0fe0c04c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffed2ac4c0_0 .net "send_read_resp", 0 0, o0x7ff0fe0c04c8;  0 drivers
o0x7ff0fe0c04f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffed2ac580_0 .net "send_write_resp", 0 0, o0x7ff0fe0c04f8;  0 drivers
v0x7fffed2ac640_0 .var "state", 7 0;
v0x7fffed2ac720_0 .var "we_0", 0 0;
v0x7fffed2ac7e0_0 .var "we_1", 0 0;
v0x7fffed2ac8a0_0 .var "we_2", 0 0;
E_0x7fffed209be0 .event posedge, v0x7fffed2076d0_0;
E_0x7fffed20a6c0 .event posedge, v0x7fffed2ac320_0, v0x7fffed2076d0_0;
S_0x7fffed25ac90 .scope module, "tb_ecpri" "tb_ecpri" 3 5;
 .timescale -6 -9;
P_0x7fffed28d600 .param/l "ADDR_WIDTH" 0 3 8, +C4<00000000000000000000000000010000>;
P_0x7fffed28d640 .param/l "DATA_WIDTH" 0 3 7, +C4<00000000000000000000000000001000>;
v0x7fffed2b3840_0 .net *"_s1", 0 0, L_0x7fffed2b6e60;  1 drivers
o0x7ff0fe0c1d28 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fffed2b3920_0 name=_s2
v0x7fffed2b3a00_0 .net "addr_ecpri_rx_2_eth_ram", 15 0, v0x7fffed2ae060_0;  1 drivers
v0x7fffed2b3b20_0 .net "addr_ecpri_rx_2_ram_cpri_payload", 15 0, v0x7fffed2ae140_0;  1 drivers
v0x7fffed2b3c30_0 .net "addr_ecpri_rx_2_ram_eth_packet_hdr", 15 0, v0x7fffed2adf60_0;  1 drivers
v0x7fffed2b3d40_0 .var "addr_ecpri_tx_2_ram_cpri_payload", 15 0;
v0x7fffed2b3de0_0 .var "addr_to_eth_ram", 15 0;
v0x7fffed2b3e80_0 .var "clk", 0 0;
v0x7fffed2b3f20_0 .var "cs_0", 0 0;
v0x7fffed2b3fc0_0 .var "cs_1", 0 0;
v0x7fffed2b40b0_0 .net "data_ecpri_rx_2_eth_ram", 7 0, L_0x7fffed2b66d0;  1 drivers
RS_0x7ff0fe0c0a98 .resolv tri, v0x7fffed2ae500_0, L_0x7fffed2b6940;
v0x7fffed2b41a0_0 .net8 "data_ecpri_rx_2_ram_cpri_payload", 7 0, RS_0x7ff0fe0c0a98;  2 drivers
v0x7fffed2b42b0_0 .net "data_ecpri_rx_2_ram_eth_packet_hdr", 7 0, v0x7fffed2ae2f0_0;  1 drivers
v0x7fffed2b4370_0 .net "data_ecpri_tx_2_ram_cpri_payload", 7 0, L_0x7fffed2b6cf0;  1 drivers
RS_0x7ff0fe0c19f8 .resolv tri, L_0x7fffed2b63f0, L_0x7fffed2b6f00;
v0x7fffed2b4410_0 .net8 "data_to_eth_ram", 7 0, RS_0x7ff0fe0c19f8;  2 drivers
v0x7fffed2b44b0_0 .var/i "eof", 31 0;
v0x7fffed2b4570_0 .var "err_str", 1800 1;
v0x7fffed2b4760_0 .var/i "errorno", 31 0;
v0x7fffed2b4840_0 .var/i "fd", 31 0;
v0x7fffed2b4920_0 .var/i "fdw", 31 0;
v0x7fffed2b4a00_0 .var "i", 31 0;
v0x7fffed2b4ae0_0 .var "inp_data_fifo", 7 0;
v0x7fffed2b4ba0_0 .var "j", 31 0;
v0x7fffed2b4c60_0 .net "oe_ecpri_rx_2_eth_ram", 0 0, v0x7fffed2af200_0;  1 drivers
v0x7fffed2b4d50_0 .net "oe_ecpri_rx_2_ram_cpri_payload", 0 0, v0x7fffed2af2c0_0;  1 drivers
v0x7fffed2b4e40_0 .net "oe_ecpri_rx_2_ram_eth_packet_hdr", 0 0, v0x7fffed2af140_0;  1 drivers
v0x7fffed2b4ee0_0 .var "oe_ecpri_tx_2_ram_cpri_payload", 0 0;
v0x7fffed2b4f80_0 .var "oe_to_eth_ram", 0 0;
v0x7fffed2b5050_0 .var "payload_len", 31 0;
v0x7fffed2b50f0 .array "pcap_file_hdr_flat", 5 0, 31 0;
v0x7fffed2b5190_0 .var/i "pcap_file_hdr_len", 31 0;
v0x7fffed2b5270_0 .var/i "pcap_payload_offset", 31 0;
v0x7fffed2b5350 .array "pcap_pkt_hdr_flat", 3 0, 31 0;
v0x7fffed2b5620_0 .var/i "pcap_pkt_hdr_len", 31 0;
v0x7fffed2b5700_0 .var "recv_pkt", 0 0;
v0x7fffed2b57d0_0 .var "reset", 0 0;
v0x7fffed2b58a0_0 .net "resp_payload_len", 7 0, v0x7fffed2af5e0_0;  1 drivers
v0x7fffed2b5970_0 .var/i "return_value", 31 0;
v0x7fffed2b5a10_0 .net "send_read_resp", 0 0, v0x7fffed2af6c0_0;  1 drivers
v0x7fffed2b5ae0_0 .net "send_write_resp", 0 0, v0x7fffed2af780_0;  1 drivers
v0x7fffed2b5bb0_0 .var "tb_data", 7 0;
v0x7fffed2b5c50_0 .var "temp", 31 0;
v0x7fffed2b5d30 .array "temp_mem", 1499 0, 7 0;
v0x7fffed2b5df0_0 .net "we_ecpri_rx_2_eth_ram", 0 0, v0x7fffed2af9e0_0;  1 drivers
v0x7fffed2b5ee0_0 .net "we_ecpri_rx_2_ram_cpri_payload", 0 0, v0x7fffed2afaa0_0;  1 drivers
v0x7fffed2b5fd0_0 .net "we_ecpri_rx_2_ram_eth_packet_hdr", 0 0, v0x7fffed2af920_0;  1 drivers
v0x7fffed2b6070_0 .var "we_ecpri_tx_2_ram_cpri_payload", 0 0;
v0x7fffed2b6110_0 .var "we_to_eth_ram", 0 0;
L_0x7fffed2b6e60 .reduce/nor v0x7fffed2b4f80_0;
L_0x7fffed2b6f00 .functor MUXZ 8, o0x7ff0fe0c1d28, v0x7fffed2b5bb0_0, L_0x7fffed2b6e60, C4<>;
S_0x7fffed2acc60 .scope module, "dut_ecpri_rx" "ecpri_rx" 3 81, 4 10 0, S_0x7fffed25ac90;
 .timescale -6 -9;
    .port_info 0 /OUTPUT 1 "send_write_resp"
    .port_info 1 /OUTPUT 1 "send_read_resp"
    .port_info 2 /OUTPUT 8 "resp_payload_len"
    .port_info 3 /OUTPUT 16 "addr_0"
    .port_info 4 /OUTPUT 8 "data_0"
    .port_info 5 /OUTPUT 1 "we_0"
    .port_info 6 /OUTPUT 1 "oe_0"
    .port_info 7 /OUTPUT 16 "addr_1"
    .port_info 8 /INPUT 8 "data_1"
    .port_info 9 /OUTPUT 1 "we_1"
    .port_info 10 /OUTPUT 1 "oe_1"
    .port_info 11 /OUTPUT 16 "addr_2"
    .port_info 12 /OUTPUT 8 "data_2"
    .port_info 13 /OUTPUT 1 "we_2"
    .port_info 14 /OUTPUT 1 "oe_2"
    .port_info 15 /INPUT 1 "clk"
    .port_info 16 /INPUT 8 "inp_data_fifo"
    .port_info 17 /INPUT 1 "recv_pkt"
    .port_info 18 /INPUT 1 "reset"
P_0x7fffed2ace00 .param/l "ADDR_WIDTH" 0 4 17, +C4<00000000000000000000000000010000>;
P_0x7fffed2ace40 .param/l "DATA_WIDTH" 0 4 16, +C4<00000000000000000000000000001000>;
P_0x7fffed2ace80 .param/l "cpri_remote_memory" 0 4 84, +C4<00000000000000000000000000000101>;
P_0x7fffed2acec0 .param/l "cpri_type" 0 4 83, +C4<00000000000000000000000000000100>;
P_0x7fffed2acf00 .param/l "eth_hdr_len" 0 4 71, +C4<00000000000000000000000000001110>;
P_0x7fffed2acf40 .param/l "eth_hdr_offset" 0 4 70, +C4<00000000000000000000000000000000>;
P_0x7fffed2acf80 .param/l "find_cpri_hdr" 0 4 80, +C4<00000000000000000000000000000001>;
P_0x7fffed2acfc0 .param/l "ip_hdr_len" 0 4 73, +C4<00000000000000000000000000010100>;
P_0x7fffed2ad000 .param/l "ip_hdr_offset" 0 4 72, +C4<00000000000000000000000000001110>;
P_0x7fffed2ad040 .param/l "raise_rx_resp" 0 4 86, +C4<00000000000000000000000000001001>;
P_0x7fffed2ad080 .param/l "raise_tx_resp" 0 4 90, +C4<00000000000000000000000000001110>;
P_0x7fffed2ad0c0 .param/l "read_cpri_hdr" 0 4 81, +C4<00000000000000000000000000000010>;
P_0x7fffed2ad100 .param/l "read_cpri_remote_mem_hdr" 0 4 82, +C4<00000000000000000000000000000011>;
P_0x7fffed2ad140 .param/l "read_payload" 0 4 85, +C4<00000000000000000000000000001000>;
P_0x7fffed2ad180 .param/l "reset_rx" 0 4 79, +C4<00000000000000000000000000000000>;
P_0x7fffed2ad1c0 .param/l "udp_hdr_len" 0 4 75, +C4<00000000000000000000000000001000>;
P_0x7fffed2ad200 .param/l "udp_hdr_start" 0 4 74, +C4<00000000000000000000000000100010>;
P_0x7fffed2ad240 .param/l "vlan_offset" 0 4 76, +C4<00000000000000000000000000000000>;
P_0x7fffed2ad280 .param/l "write_id" 0 4 87, +C4<00000000000000000000000000001010>;
P_0x7fffed2ad2c0 .param/l "write_mem" 0 4 88, +C4<00000000000000000000000000001011>;
P_0x7fffed2ad300 .param/l "write_to_mem" 0 4 89, +C4<00000000000000000000000000001101>;
v0x7fffed2adf60_0 .var "addr_0", 15 0;
v0x7fffed2ae060_0 .var "addr_1", 15 0;
v0x7fffed2ae140_0 .var "addr_2", 15 0;
v0x7fffed2ae230_0 .net "clk", 0 0, v0x7fffed2b3e80_0;  1 drivers
v0x7fffed2ae2f0_0 .var "data_0", 7 0;
v0x7fffed2ae420_0 .net "data_1", 7 0, L_0x7fffed2b66d0;  alias, 1 drivers
v0x7fffed2ae500_0 .var "data_2", 7 0;
v0x7fffed2ae5e0_0 .var "g_hdr_offset", 7 0;
v0x7fffed2ae6c0_0 .var "g_msg_type", 7 0;
v0x7fffed2ae7a0_0 .var "g_payload_len", 15 0;
v0x7fffed2ae880_0 .var "g_ver", 7 0;
v0x7fffed2ae960_0 .var "inp_d", 7 0;
v0x7fffed2aea40_0 .net "inp_data_fifo", 7 0, v0x7fffed2b4ae0_0;  1 drivers
v0x7fffed2aeb20_0 .var "l_rm_acc_id", 7 0;
v0x7fffed2aec00_0 .var "l_rm_addr", 47 0;
v0x7fffed2aece0_0 .var "l_rm_ele_id", 15 0;
v0x7fffed2aedc0_0 .var "l_rm_len", 15 0;
v0x7fffed2aeea0_0 .var "l_rm_mem_hdr_offset", 7 0;
v0x7fffed2aef80_0 .var "l_rm_rw_req_resp", 7 0;
v0x7fffed2af060_0 .var "next_state", 7 0;
v0x7fffed2af140_0 .var "oe_0", 0 0;
v0x7fffed2af200_0 .var "oe_1", 0 0;
v0x7fffed2af2c0_0 .var "oe_2", 0 0;
v0x7fffed2af380_0 .var "prev_d", 7 0;
v0x7fffed2af460_0 .net "recv_pkt", 0 0, v0x7fffed2b5700_0;  1 drivers
v0x7fffed2af520_0 .net "reset", 0 0, v0x7fffed2b57d0_0;  1 drivers
v0x7fffed2af5e0_0 .var "resp_payload_len", 7 0;
v0x7fffed2af6c0_0 .var "send_read_resp", 0 0;
v0x7fffed2af780_0 .var "send_write_resp", 0 0;
v0x7fffed2af840_0 .var "state", 7 0;
v0x7fffed2af920_0 .var "we_0", 0 0;
v0x7fffed2af9e0_0 .var "we_1", 0 0;
v0x7fffed2afaa0_0 .var "we_2", 0 0;
E_0x7fffed28ebd0 .event posedge, v0x7fffed2ae230_0;
E_0x7fffed28ed70 .event posedge, v0x7fffed2af840_0;
E_0x7fffed28edb0 .event posedge, v0x7fffed2af520_0, v0x7fffed2ae230_0;
S_0x7fffed2afe60 .scope module, "ram_cpri_payload" "ram_dp_sr_sw" 3 91, 5 10 0, S_0x7fffed25ac90;
 .timescale -6 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "address_0"
    .port_info 2 /INOUT 8 "data_0"
    .port_info 3 /INPUT 1 "cs_0"
    .port_info 4 /INPUT 1 "we_0"
    .port_info 5 /INPUT 1 "oe_0"
    .port_info 6 /INPUT 16 "address_1"
    .port_info 7 /INOUT 8 "data_1"
    .port_info 8 /INPUT 1 "cs_1"
    .port_info 9 /INPUT 1 "we_1"
    .port_info 10 /INPUT 1 "oe_1"
P_0x7fffed26b150 .param/l "ADDR_WIDTH" 0 5 25, +C4<00000000000000000000000000010000>;
P_0x7fffed26b190 .param/l "DATA_0_WIDTH" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x7fffed26b1d0 .param/l "RAM_DEPTH" 0 5 26, +C4<00000000000000000000000100000000>;
L_0x7fffed20e8d0 .functor AND 1, v0x7fffed2b3f20_0, v0x7fffed2af2c0_0, C4<1>, C4<1>;
L_0x7fffed28eff0 .functor AND 1, L_0x7fffed20e8d0, L_0x7fffed2b67f0, C4<1>, C4<1>;
L_0x7fffed28f060 .functor AND 1, v0x7fffed2b3fc0_0, v0x7fffed2b4ee0_0, C4<1>, C4<1>;
L_0x7fffed2b6bb0 .functor AND 1, L_0x7fffed28f060, L_0x7fffed2b6ac0, C4<1>, C4<1>;
v0x7fffed27f370_0 .net *"_s0", 0 0, L_0x7fffed20e8d0;  1 drivers
v0x7fffed2b0710_0 .net *"_s10", 0 0, L_0x7fffed28f060;  1 drivers
v0x7fffed2b07d0_0 .net *"_s13", 0 0, L_0x7fffed2b6ac0;  1 drivers
v0x7fffed2b08a0_0 .net *"_s14", 0 0, L_0x7fffed2b6bb0;  1 drivers
o0x7ff0fe0c13f8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fffed2b0960_0 name=_s16
v0x7fffed2b0a90_0 .net *"_s3", 0 0, L_0x7fffed2b67f0;  1 drivers
v0x7fffed2b0b50_0 .net *"_s4", 0 0, L_0x7fffed28eff0;  1 drivers
o0x7ff0fe0c1488 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fffed2b0c10_0 name=_s6
v0x7fffed2b0cf0_0 .net "address_0", 15 0, v0x7fffed2ae140_0;  alias, 1 drivers
v0x7fffed2b0db0_0 .net "address_1", 15 0, v0x7fffed2b3d40_0;  1 drivers
v0x7fffed2b0e70_0 .net "clk", 0 0, v0x7fffed2b3e80_0;  alias, 1 drivers
v0x7fffed2b0f40_0 .net "cs_0", 0 0, v0x7fffed2b3f20_0;  1 drivers
v0x7fffed2b0fe0_0 .net "cs_1", 0 0, v0x7fffed2b3fc0_0;  1 drivers
v0x7fffed2b10a0_0 .net8 "data_0", 7 0, RS_0x7ff0fe0c0a98;  alias, 2 drivers
v0x7fffed2b1190_0 .var "data_0_out", 7 0;
v0x7fffed2b1250_0 .net "data_1", 7 0, L_0x7fffed2b6cf0;  alias, 1 drivers
v0x7fffed2b1330_0 .var "data_1_out", 7 0;
v0x7fffed2b1520 .array "mem", 255 0, 7 0;
v0x7fffed2b15e0_0 .net "oe_0", 0 0, v0x7fffed2af2c0_0;  alias, 1 drivers
v0x7fffed2b16b0_0 .net "oe_1", 0 0, v0x7fffed2b4ee0_0;  1 drivers
v0x7fffed2b1750_0 .net "we_0", 0 0, v0x7fffed2afaa0_0;  alias, 1 drivers
v0x7fffed2b1820_0 .net "we_1", 0 0, v0x7fffed2b6070_0;  1 drivers
L_0x7fffed2b67f0 .reduce/nor v0x7fffed2afaa0_0;
L_0x7fffed2b6940 .functor MUXZ 8, o0x7ff0fe0c1488, v0x7fffed2b1190_0, L_0x7fffed28eff0, C4<>;
L_0x7fffed2b6ac0 .reduce/nor v0x7fffed2b6070_0;
L_0x7fffed2b6cf0 .functor MUXZ 8, o0x7ff0fe0c13f8, v0x7fffed2b1330_0, L_0x7fffed2b6bb0, C4<>;
S_0x7fffed2b0150 .scope begin, "MEM_READ_0" "MEM_READ_0" 5 67, 5 67 0, S_0x7fffed2afe60;
 .timescale -6 -9;
S_0x7fffed2b0320 .scope begin, "MEM_READ_1" "MEM_READ_1" 5 83, 5 83 0, S_0x7fffed2afe60;
 .timescale -6 -9;
S_0x7fffed2b0510 .scope begin, "MEM_WRITE" "MEM_WRITE" 5 52, 5 52 0, S_0x7fffed2afe60;
 .timescale -6 -9;
S_0x7fffed2b1a20 .scope module, "ram_recv_eth_packet" "ram_dp_sr_sw" 3 66, 5 10 0, S_0x7fffed25ac90;
 .timescale -6 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "address_0"
    .port_info 2 /INOUT 8 "data_0"
    .port_info 3 /INPUT 1 "cs_0"
    .port_info 4 /INPUT 1 "we_0"
    .port_info 5 /INPUT 1 "oe_0"
    .port_info 6 /INPUT 16 "address_1"
    .port_info 7 /INOUT 8 "data_1"
    .port_info 8 /INPUT 1 "cs_1"
    .port_info 9 /INPUT 1 "we_1"
    .port_info 10 /INPUT 1 "oe_1"
P_0x7fffed2b1bd0 .param/l "ADDR_WIDTH" 0 5 25, +C4<00000000000000000000000000010000>;
P_0x7fffed2b1c10 .param/l "DATA_0_WIDTH" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x7fffed2b1c50 .param/l "RAM_DEPTH" 0 5 26, +C4<00000000000000000000000100000000>;
L_0x7fffed20db00 .functor AND 1, v0x7fffed2b3f20_0, v0x7fffed2b4f80_0, C4<1>, C4<1>;
L_0x7fffed20dd40 .functor AND 1, L_0x7fffed20db00, L_0x7fffed2b6260, C4<1>, C4<1>;
L_0x7fffed20e6b0 .functor AND 1, v0x7fffed2b3fc0_0, v0x7fffed2af200_0, C4<1>, C4<1>;
L_0x7fffed20e7c0 .functor AND 1, L_0x7fffed20e6b0, L_0x7fffed2b6530, C4<1>, C4<1>;
v0x7fffed2b24f0_0 .net *"_s0", 0 0, L_0x7fffed20db00;  1 drivers
v0x7fffed2b2590_0 .net *"_s10", 0 0, L_0x7fffed20e6b0;  1 drivers
v0x7fffed2b2650_0 .net *"_s13", 0 0, L_0x7fffed2b6530;  1 drivers
v0x7fffed2b2720_0 .net *"_s14", 0 0, L_0x7fffed20e7c0;  1 drivers
o0x7ff0fe0c1908 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fffed2b27e0_0 name=_s16
v0x7fffed2b2910_0 .net *"_s3", 0 0, L_0x7fffed2b6260;  1 drivers
v0x7fffed2b29d0_0 .net *"_s4", 0 0, L_0x7fffed20dd40;  1 drivers
o0x7ff0fe0c1998 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fffed2b2a90_0 name=_s6
v0x7fffed2b2b70_0 .net "address_0", 15 0, v0x7fffed2b3de0_0;  1 drivers
v0x7fffed2b2c50_0 .net "address_1", 15 0, v0x7fffed2ae060_0;  alias, 1 drivers
v0x7fffed2b2d10_0 .net "clk", 0 0, v0x7fffed2b3e80_0;  alias, 1 drivers
v0x7fffed2b2db0_0 .net "cs_0", 0 0, v0x7fffed2b3f20_0;  alias, 1 drivers
v0x7fffed2b2e50_0 .net "cs_1", 0 0, v0x7fffed2b3fc0_0;  alias, 1 drivers
v0x7fffed2b2f20_0 .net8 "data_0", 7 0, RS_0x7ff0fe0c19f8;  alias, 2 drivers
v0x7fffed2b2fc0_0 .var "data_0_out", 7 0;
v0x7fffed2b3080_0 .net "data_1", 7 0, L_0x7fffed2b66d0;  alias, 1 drivers
v0x7fffed2b3170_0 .var "data_1_out", 7 0;
v0x7fffed2b3340 .array "mem", 255 0, 7 0;
v0x7fffed2b3400_0 .net "oe_0", 0 0, v0x7fffed2b4f80_0;  1 drivers
v0x7fffed2b34c0_0 .net "oe_1", 0 0, v0x7fffed2af200_0;  alias, 1 drivers
v0x7fffed2b3590_0 .net "we_0", 0 0, v0x7fffed2b6110_0;  1 drivers
v0x7fffed2b3630_0 .net "we_1", 0 0, v0x7fffed2af9e0_0;  alias, 1 drivers
L_0x7fffed2b6260 .reduce/nor v0x7fffed2b6110_0;
L_0x7fffed2b63f0 .functor MUXZ 8, o0x7ff0fe0c1998, v0x7fffed2b2fc0_0, L_0x7fffed20dd40, C4<>;
L_0x7fffed2b6530 .reduce/nor v0x7fffed2af9e0_0;
L_0x7fffed2b66d0 .functor MUXZ 8, o0x7ff0fe0c1908, v0x7fffed2b3170_0, L_0x7fffed20e7c0, C4<>;
S_0x7fffed2b1f30 .scope begin, "MEM_READ_0" "MEM_READ_0" 5 67, 5 67 0, S_0x7fffed2b1a20;
 .timescale -6 -9;
S_0x7fffed2b2100 .scope begin, "MEM_READ_1" "MEM_READ_1" 5 83, 5 83 0, S_0x7fffed2b1a20;
 .timescale -6 -9;
S_0x7fffed2b22f0 .scope begin, "MEM_WRITE" "MEM_WRITE" 5 52, 5 52 0, S_0x7fffed2b1a20;
 .timescale -6 -9;
    .scope S_0x7fffed25d180;
T_0 ;
    %wait E_0x7fffed20a6c0;
    %load/vec4 v0x7fffed2ac320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7fffed2ac640_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7fffed2abf40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fffed272df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffed2ac720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffed2ac020_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fffed271bb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffed2ab4c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffed2ac7e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffed2ac0e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fffed221a40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffed2ab5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffed2ac8a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffed2ac1a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffed2ab680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffed2ab920_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffed2ab760_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fffed2ab840_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffed2aba00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffed2abe60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fffed2abbc0_0, 0;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0x7fffed2abae0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fffed2abca0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffed2ac260_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
T_0.2 ;
    %load/vec4 v0x7fffed2abf40_0;
    %assign/vec4 v0x7fffed2ac640_0, 0;
    %load/vec4 v0x7fffed2abf40_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x7fffed272df0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7fffed272df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffed2ac0e0_0, 0;
T_0.4 ;
    %load/vec4 v0x7fffed271bb0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7fffed271bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffed2ac7e0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffed25d180;
T_1 ;
    %wait E_0x7fffed209be0;
    %load/vec4 v0x7fffed2abf40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.7;
T_1.0 ;
    %load/vec4 v0x7fffed2ac260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x7fffed2abf40_0, 0;
    %load/vec4 v0x7fffed2ac3e0_0;
    %pad/u 16;
    %addi 4, 0, 16;
    %assign/vec4 v0x7fffed2ab840_0, 0;
T_1.8 ;
    %jmp T_1.7;
T_1.1 ;
    %load/vec4 v0x7fffed2ab680_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0x7fffed2ab4c0_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0x7fffed2ab680_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_1.12, 4;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x7fffed2ab4c0_0, 0;
    %jmp T_1.13;
T_1.12 ;
    %load/vec4 v0x7fffed2ab680_0;
    %cmpi/e 2, 0, 8;
    %jmp/0xz  T_1.14, 4;
    %load/vec4 v0x7fffed2ab840_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x7fffed2ab4c0_0, 0;
    %jmp T_1.15;
T_1.14 ;
    %load/vec4 v0x7fffed2ab680_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_1.16, 4;
    %load/vec4 v0x7fffed2ab840_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x7fffed2ab4c0_0, 0;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x7fffed2abf40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffed2abd80_0, 0;
T_1.16 ;
T_1.15 ;
T_1.13 ;
T_1.11 ;
    %load/vec4 v0x7fffed2ab680_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fffed2ab680_0, 0;
    %jmp T_1.7;
T_1.2 ;
    %load/vec4 v0x7fffed2abd80_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_1.18, 4;
    %load/vec4 v0x7fffed2aba00_0;
    %assign/vec4 v0x7fffed2ab4c0_0, 0;
T_1.18 ;
    %load/vec4 v0x7fffed2abd80_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_1.20, 4;
    %load/vec4 v0x7fffed2ac580_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.22, 4;
    %pushi/vec4 17, 0, 8;
    %assign/vec4 v0x7fffed2ab4c0_0, 0;
T_1.22 ;
    %load/vec4 v0x7fffed2ac4c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.24, 4;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0x7fffed2ab4c0_0, 0;
    %jmp T_1.25;
T_1.24 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7fffed2abf40_0, 0;
T_1.25 ;
T_1.20 ;
    %load/vec4 v0x7fffed2abd80_0;
    %cmpi/e 2, 0, 8;
    %jmp/0xz  T_1.26, 4;
    %load/vec4 v0x7fffed2abbc0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x7fffed2ab4c0_0, 0;
T_1.26 ;
    %load/vec4 v0x7fffed2abd80_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_1.28, 4;
    %load/vec4 v0x7fffed2abbc0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x7fffed2ab4c0_0, 0;
T_1.28 ;
    %pushi/vec4 3, 0, 8;
    %load/vec4 v0x7fffed2abd80_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x7fffed2abd80_0;
    %cmpi/u 10, 0, 8;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.30, 8;
    %load/vec4 v0x7fffed2abae0_0;
    %parti/s 8, 40, 7;
    %assign/vec4 v0x7fffed2ab4c0_0, 0;
T_1.30 ;
    %load/vec4 v0x7fffed2abd80_0;
    %cmpi/e 10, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fffed2abd80_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_1.32, 4;
    %load/vec4 v0x7fffed2abca0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x7fffed2ab4c0_0, 0;
T_1.32 ;
    %load/vec4 v0x7fffed2abd80_0;
    %cmpi/e 11, 0, 8;
    %jmp/0xz  T_1.34, 4;
    %load/vec4 v0x7fffed2abe60_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_1.36, 4;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x7fffed2abf40_0, 0;
    %jmp T_1.37;
T_1.36 ;
    %pushi/vec4 6, 0, 8;
    %assign/vec4 v0x7fffed2abf40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fffed271bb0_0, 0;
T_1.37 ;
T_1.34 ;
    %load/vec4 v0x7fffed2abd80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fffed2abd80_0, 0;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7fffed2abca0_0;
    %cmp/u;
    %jmp/0xz  T_1.38, 5;
    %load/vec4 v0x7fffed2abca0_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x7fffed2abca0_0, 0;
    %load/vec4 v0x7fffed271bb0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7fffed271bb0_0, 0;
    %load/vec4 v0x7fffed28f8b0_0;
    %assign/vec4 v0x7fffed2ab4c0_0, 0;
    %jmp T_1.39;
T_1.38 ;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0x7fffed2abf40_0, 0;
T_1.39 ;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0x7fffed2abf40_0, 0;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7fffed28f810_0, 0;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fffed2b1a20;
T_2 ;
    %wait E_0x7fffed28ebd0;
    %fork t_1, S_0x7fffed2b22f0;
    %jmp t_0;
    .scope S_0x7fffed2b22f0;
t_1 ;
    %load/vec4 v0x7fffed2b2db0_0;
    %load/vec4 v0x7fffed2b3590_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7fffed2b2f20_0;
    %ix/getv 3, v0x7fffed2b2b70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffed2b3340, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fffed2b2e50_0;
    %load/vec4 v0x7fffed2b3630_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7fffed2b3080_0;
    %ix/getv 3, v0x7fffed2b2c50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffed2b3340, 0, 4;
T_2.2 ;
T_2.1 ;
    %end;
    .scope S_0x7fffed2b1a20;
t_0 %join;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffed2b1a20;
T_3 ;
    %wait E_0x7fffed28ebd0;
    %fork t_3, S_0x7fffed2b1f30;
    %jmp t_2;
    .scope S_0x7fffed2b1f30;
t_3 ;
    %load/vec4 v0x7fffed2b2db0_0;
    %load/vec4 v0x7fffed2b3590_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fffed2b3400_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %ix/getv 4, v0x7fffed2b2b70_0;
    %load/vec4a v0x7fffed2b3340, 4;
    %assign/vec4 v0x7fffed2b2fc0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffed2b2fc0_0, 0;
T_3.1 ;
    %end;
    .scope S_0x7fffed2b1a20;
t_2 %join;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffed2b1a20;
T_4 ;
    %wait E_0x7fffed28ebd0;
    %fork t_5, S_0x7fffed2b2100;
    %jmp t_4;
    .scope S_0x7fffed2b2100;
t_5 ;
    %load/vec4 v0x7fffed2b2e50_0;
    %load/vec4 v0x7fffed2b3630_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fffed2b34c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %ix/getv 4, v0x7fffed2b2c50_0;
    %load/vec4a v0x7fffed2b3340, 4;
    %assign/vec4 v0x7fffed2b3170_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffed2b3170_0, 0;
T_4.1 ;
    %end;
    .scope S_0x7fffed2b1a20;
t_4 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffed2acc60;
T_5 ;
    %wait E_0x7fffed28edb0;
    %load/vec4 v0x7fffed2af520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffed2af840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffed2af780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffed2af6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffed2af780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffed2af6c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffed2af5e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fffed2adf60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffed2ae2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffed2af920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffed2af140_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fffed2ae060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffed2af9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffed2af200_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fffed2ae140_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffed2ae500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffed2afaa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffed2af2c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffed2af060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffed2ae5e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffed2ae880_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffed2ae6c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fffed2ae7a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffed2aeb20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffed2aef80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fffed2aece0_0, 0;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0x7fffed2aec00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fffed2aedc0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fffed2af460_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.2, 4;
T_5.2 ;
    %load/vec4 v0x7fffed2af060_0;
    %assign/vec4 v0x7fffed2af840_0, 0;
    %load/vec4 v0x7fffed2ae060_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7fffed2ae060_0, 0;
    %load/vec4 v0x7fffed2ae420_0;
    %assign/vec4 v0x7fffed2af380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffed2af200_0, 0;
    %load/vec4 v0x7fffed2adf60_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7fffed2adf60_0, 0;
    %load/vec4 v0x7fffed2ae420_0;
    %assign/vec4 v0x7fffed2ae2f0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffed2acc60;
T_6 ;
    %wait E_0x7fffed28ed70;
    %load/vec4 v0x7fffed2af840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %jmp T_6.6;
T_6.0 ;
    %jmp T_6.6;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffed2af920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffed2af140_0, 0;
    %jmp T_6.6;
T_6.2 ;
    %jmp T_6.6;
T_6.3 ;
    %jmp T_6.6;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffed2afaa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffed2af2c0_0, 0;
    %jmp T_6.6;
T_6.5 ;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fffed2acc60;
T_7 ;
    %wait E_0x7fffed28ebd0;
    %load/vec4 v0x7fffed2af060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.9;
T_7.0 ;
    %load/vec4 v0x7fffed2af460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7fffed2af060_0, 0;
T_7.10 ;
    %jmp T_7.9;
T_7.1 ;
    %load/vec4 v0x7fffed2af380_0;
    %pad/u 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7fffed2ae420_0;
    %pad/u 16;
    %or;
    %cmpi/e 44798, 0, 16;
    %jmp/0xz  T_7.12, 4;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x7fffed2af060_0, 0;
T_7.12 ;
    %jmp T_7.9;
T_7.2 ;
    %load/vec4 v0x7fffed2ae5e0_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_7.14, 4;
    %load/vec4 v0x7fffed2ae420_0;
    %assign/vec4 v0x7fffed2ae880_0, 0;
    %jmp T_7.15;
T_7.14 ;
    %load/vec4 v0x7fffed2ae5e0_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_7.16, 4;
    %load/vec4 v0x7fffed2ae420_0;
    %assign/vec4 v0x7fffed2ae6c0_0, 0;
    %jmp T_7.17;
T_7.16 ;
    %load/vec4 v0x7fffed2ae5e0_0;
    %cmpi/e 2, 0, 8;
    %jmp/0xz  T_7.18, 4;
    %load/vec4 v0x7fffed2ae420_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fffed2ae7a0_0, 4, 5;
    %jmp T_7.19;
T_7.18 ;
    %load/vec4 v0x7fffed2ae5e0_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_7.20, 4;
    %load/vec4 v0x7fffed2ae420_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fffed2ae7a0_0, 4, 5;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x7fffed2af060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffed2aeea0_0, 0;
T_7.20 ;
T_7.19 ;
T_7.17 ;
T_7.15 ;
    %load/vec4 v0x7fffed2ae5e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fffed2ae5e0_0, 0;
    %jmp T_7.9;
T_7.3 ;
    %load/vec4 v0x7fffed2ae6c0_0;
    %cmpi/ne 4, 0, 8;
    %jmp/0xz  T_7.22, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffed2af060_0, 0;
    %jmp T_7.23;
T_7.22 ;
    %load/vec4 v0x7fffed2aeea0_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_7.24, 4;
    %load/vec4 v0x7fffed2ae420_0;
    %assign/vec4 v0x7fffed2aeb20_0, 0;
T_7.24 ;
    %load/vec4 v0x7fffed2aeea0_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_7.26, 4;
    %load/vec4 v0x7fffed2ae420_0;
    %assign/vec4 v0x7fffed2aef80_0, 0;
T_7.26 ;
    %load/vec4 v0x7fffed2aeea0_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fffed2aeea0_0;
    %cmpi/e 3, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_7.28, 4;
    %load/vec4 v0x7fffed2aece0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7fffed2ae420_0;
    %pad/u 16;
    %or;
    %assign/vec4 v0x7fffed2aece0_0, 0;
T_7.28 ;
    %pushi/vec4 3, 0, 8;
    %load/vec4 v0x7fffed2aeea0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x7fffed2aeea0_0;
    %cmpi/u 10, 0, 8;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.30, 8;
    %load/vec4 v0x7fffed2aec00_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7fffed2ae420_0;
    %pad/u 48;
    %or;
    %assign/vec4 v0x7fffed2aec00_0, 0;
T_7.30 ;
    %load/vec4 v0x7fffed2aeea0_0;
    %cmpi/e 10, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fffed2aeea0_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_7.32, 4;
    %load/vec4 v0x7fffed2aedc0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7fffed2ae420_0;
    %pad/u 16;
    %or;
    %assign/vec4 v0x7fffed2aedc0_0, 0;
T_7.32 ;
    %load/vec4 v0x7fffed2aeea0_0;
    %cmpi/e 11, 0, 8;
    %jmp/0xz  T_7.34, 4;
    %load/vec4 v0x7fffed2aef80_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_7.36, 4;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0x7fffed2af060_0, 0;
    %jmp T_7.37;
T_7.36 ;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0x7fffed2af060_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fffed2ae140_0, 0;
T_7.37 ;
T_7.34 ;
    %load/vec4 v0x7fffed2aeea0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fffed2aeea0_0, 0;
T_7.23 ;
    %jmp T_7.9;
T_7.4 ;
    %load/vec4 v0x7fffed2aedc0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x7fffed2af5e0_0, 0;
    %pushi/vec4 9, 0, 8;
    %assign/vec4 v0x7fffed2af060_0, 0;
    %jmp T_7.9;
T_7.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffed2af6c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffed2af060_0, 0;
    %jmp T_7.9;
T_7.6 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7fffed2aedc0_0;
    %cmp/u;
    %jmp/0xz  T_7.38, 5;
    %load/vec4 v0x7fffed2aedc0_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x7fffed2aedc0_0, 0;
    %load/vec4 v0x7fffed2ae140_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7fffed2ae140_0, 0;
    %load/vec4 v0x7fffed2ae420_0;
    %assign/vec4 v0x7fffed2ae500_0, 0;
T_7.38 ;
    %jmp T_7.9;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffed2af780_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffed2af060_0, 0;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fffed2afe60;
T_8 ;
    %wait E_0x7fffed28ebd0;
    %fork t_7, S_0x7fffed2b0510;
    %jmp t_6;
    .scope S_0x7fffed2b0510;
t_7 ;
    %load/vec4 v0x7fffed2b0f40_0;
    %load/vec4 v0x7fffed2b1750_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x7fffed2b10a0_0;
    %ix/getv 3, v0x7fffed2b0cf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffed2b1520, 0, 4;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fffed2b0fe0_0;
    %load/vec4 v0x7fffed2b1820_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x7fffed2b1250_0;
    %ix/getv 3, v0x7fffed2b0db0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffed2b1520, 0, 4;
T_8.2 ;
T_8.1 ;
    %end;
    .scope S_0x7fffed2afe60;
t_6 %join;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fffed2afe60;
T_9 ;
    %wait E_0x7fffed28ebd0;
    %fork t_9, S_0x7fffed2b0150;
    %jmp t_8;
    .scope S_0x7fffed2b0150;
t_9 ;
    %load/vec4 v0x7fffed2b0f40_0;
    %load/vec4 v0x7fffed2b1750_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fffed2b15e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %ix/getv 4, v0x7fffed2b0cf0_0;
    %load/vec4a v0x7fffed2b1520, 4;
    %assign/vec4 v0x7fffed2b1190_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffed2b1190_0, 0;
T_9.1 ;
    %end;
    .scope S_0x7fffed2afe60;
t_8 %join;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fffed2afe60;
T_10 ;
    %wait E_0x7fffed28ebd0;
    %fork t_11, S_0x7fffed2b0320;
    %jmp t_10;
    .scope S_0x7fffed2b0320;
t_11 ;
    %load/vec4 v0x7fffed2b0fe0_0;
    %load/vec4 v0x7fffed2b1820_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fffed2b16b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %ix/getv 4, v0x7fffed2b0db0_0;
    %load/vec4a v0x7fffed2b1520, 4;
    %assign/vec4 v0x7fffed2b1330_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffed2b1330_0, 0;
T_10.1 ;
    %end;
    .scope S_0x7fffed2afe60;
t_10 %join;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fffed25ac90;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffed2b3e80_0, 0, 1;
T_11.0 ;
    %delay 10000, 0;
    %load/vec4 v0x7fffed2b3e80_0;
    %inv;
    %store/vec4 v0x7fffed2b3e80_0, 0, 1;
    %jmp T_11.0;
    %end;
    .thread T_11;
    .scope S_0x7fffed25ac90;
T_12 ;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffed2b57d0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fffed2b3de0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffed2b6110_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffed2b4a00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffed2b4ba0_0, 0, 32;
    %delay 20000, 0;
    %vpi_call/w 3 187 "$display", " tb: state 0" {0 0 0};
    %vpi_func 3 188 "$fopen" 32, "../gen_pcap/remote_memory_access.pcap", "rb" {0 0 0};
    %store/vec4 v0x7fffed2b4840_0, 0, 32;
    %load/vec4 v0x7fffed2b4840_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %vpi_call/w 3 190 "$display", " tb: pcap file was opened" {0 0 0};
    %vpi_func 3 191 "$fopen" 32, "cp_ecpri.pcap", "wb" {0 0 0};
    %store/vec4 v0x7fffed2b4920_0, 0, 32;
    %jmp T_12.1;
T_12.0 ;
    %vpi_func 3 193 "$ferror" 32, v0x7fffed2b4840_0, v0x7fffed2b4570_0 {0 0 0};
    %store/vec4 v0x7fffed2b4760_0, 0, 32;
    %vpi_call/w 3 194 "$display", " tb: pcap file could not be opened %s", v0x7fffed2b4570_0 {0 0 0};
    %vpi_call/w 3 195 "$finish" {0 0 0};
T_12.1 ;
    %vpi_func 3 197 "$fread" 32, v0x7fffed2b5d30, v0x7fffed2b4840_0 {0 0 0};
    %store/vec4 v0x7fffed2b44b0_0, 0, 32;
    %vpi_call/w 3 198 "$fclose", v0x7fffed2b4840_0 {0 0 0};
    %vpi_call/w 3 199 "$display", " tb: File closed" {0 0 0};
    %delay 50000, 0;
    %vpi_call/w 3 202 "$display", " tb: state 1" {0 0 0};
    %pushi/vec4 192, 0, 32;
    %store/vec4 v0x7fffed2b5190_0, 0, 32;
    %pushi/vec4 128, 0, 32;
    %store/vec4 v0x7fffed2b5620_0, 0, 32;
    %load/vec4 v0x7fffed2b5190_0;
    %pushi/vec4 8, 0, 32;
    %div/s;
    %vpi_call/w 3 205 "$display", "Size of pcap global header = %d %d", v0x7fffed2b5190_0, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0x7fffed2b5620_0;
    %pushi/vec4 8, 0, 32;
    %div/s;
    %vpi_call/w 3 206 "$display", "Size of per packet header = %d %d", v0x7fffed2b5620_0, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0x7fffed2b5190_0;
    %pushi/vec4 8, 0, 32;
    %div/s;
    %load/vec4 v0x7fffed2b5620_0;
    %pushi/vec4 8, 0, 32;
    %div/s;
    %add;
    %store/vec4 v0x7fffed2b5270_0, 0, 32;
    %vpi_call/w 3 209 "$display", "tb: payload offet = %d", v0x7fffed2b5270_0 {0 0 0};
    %vpi_func 3 211 "$fopen" 32, "../gen_pcap/ecpri.pcap", "rb" {0 0 0};
    %store/vec4 v0x7fffed2b4840_0, 0, 32;
    %vpi_func 3 212 "$fread" 32, v0x7fffed2b50f0, v0x7fffed2b4840_0 {0 0 0};
    %store/vec4 v0x7fffed2b5970_0, 0, 32;
    %vpi_call/w 3 213 "$display", " tb: file hdr bits len =%d", v0x7fffed2b5970_0 {0 0 0};
    %vpi_func 3 215 "$fread" 32, v0x7fffed2b5350, v0x7fffed2b4840_0 {0 0 0};
    %store/vec4 v0x7fffed2b5970_0, 0, 32;
    %vpi_call/w 3 216 "$display", " tb: pkt hdr bits len =%d", v0x7fffed2b5970_0 {0 0 0};
    %vpi_call/w 3 218 "$fclose", v0x7fffed2b4840_0 {0 0 0};
    %vpi_call/w 3 220 "$display", " tb: magic =%h", &A<v0x7fffed2b50f0, 0> {0 0 0};
    %vpi_call/w 3 221 "$display", " tb: snaplen =%h", &A<v0x7fffed2b50f0, 4> {0 0 0};
    %vpi_call/w 3 222 "$display", " tb: linktype =%h", &A<v0x7fffed2b50f0, 5> {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fffed2b5350, 4;
    %store/vec4 v0x7fffed2b5c50_0, 0, 32;
    %load/vec4 v0x7fffed2b5c50_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %store/vec4 v0x7fffed2b5050_0, 0, 32;
    %load/vec4 v0x7fffed2b5270_0;
    %load/vec4 v0x7fffed2b5050_0;
    %add;
    %store/vec4 v0x7fffed2b5c50_0, 0, 32;
    %vpi_call/w 3 229 "$display", " tb: pcap_payload_len = %h", v0x7fffed2b5050_0 {0 0 0};
    %delay 50000, 0;
    %vpi_call/w 3 232 "$display", " tb: state 2" {0 0 0};
    %load/vec4 v0x7fffed2b5270_0;
    %store/vec4 v0x7fffed2b4a00_0, 0, 32;
T_12.2 ;
    %load/vec4 v0x7fffed2b4a00_0;
    %load/vec4 v0x7fffed2b5c50_0;
    %cmp/u;
    %jmp/0xz T_12.3, 5;
    %wait E_0x7fffed28ebd0;
    %load/vec4 v0x7fffed2b4ba0_0;
    %pad/u 16;
    %store/vec4 v0x7fffed2b3de0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffed2b6110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffed2b3f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffed2b4f80_0, 0, 1;
    %ix/getv 4, v0x7fffed2b4a00_0;
    %load/vec4a v0x7fffed2b5d30, 4;
    %store/vec4 v0x7fffed2b5bb0_0, 0, 8;
    %load/vec4 v0x7fffed2b4ba0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffed2b4ba0_0, 0, 32;
    %load/vec4 v0x7fffed2b4a00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffed2b4a00_0, 0, 32;
    %jmp T_12.2;
T_12.3 ;
    %delay 100000, 0;
    %vpi_call/w 3 253 "$display", " tb: state 4" {0 0 0};
    %wait E_0x7fffed28ebd0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffed2b57d0_0, 0, 1;
    %delay 50000, 0;
    %vpi_call/w 3 257 "$display", " tb: state 5" {0 0 0};
    %wait E_0x7fffed28ebd0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffed2b57d0_0, 0, 1;
    %delay 50000, 0;
    %vpi_call/w 3 261 "$display", " tb: state 6" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffed2b4a00_0, 0, 32;
T_12.4 ;
    %load/vec4 v0x7fffed2b4a00_0;
    %load/vec4 v0x7fffed2b5050_0;
    %cmp/u;
    %jmp/0xz T_12.5, 5;
    %wait E_0x7fffed28ebd0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffed2b5700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffed2b3fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffed2b3f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffed2b4f80_0, 0;
    %load/vec4 v0x7fffed2b4a00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffed2b4a00_0, 0, 32;
    %jmp T_12.4;
T_12.5 ;
    %vpi_call/w 3 266 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x7fffed25ac90;
T_13 ;
    %vpi_call/w 3 271 "$dumpfile", "ecpri.vcd" {0 0 0};
    %vpi_call/w 3 273 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffed25ac90 {0 0 0};
    %vpi_call/w 3 274 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffed2b1a20 {0 0 0};
    %vpi_call/w 3 275 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffed2acc60 {0 0 0};
    %vpi_call/w 3 276 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffed2afe60 {0 0 0};
    %vpi_call/w 3 278 "$monitor", "data_1 = %h address_1 = %h data_1_out = %h", v0x7fffed2b3080_0, v0x7fffed2b2c50_0, v0x7fffed2b3170_0 {0 0 0};
    %vpi_call/w 3 279 "$monitor", "we_1 = %h oe_1 = %h addr_1 = %h data_1 = %h inp_d = %h state = %d nextstate =%d", v0x7fffed2af9e0_0, v0x7fffed2af200_0, v0x7fffed2ae060_0, v0x7fffed2ae420_0, v0x7fffed2ae960_0, v0x7fffed2af840_0, v0x7fffed2af060_0 {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "ecpri_tx.v";
    "ecpri_tb.v";
    "ecpri_rx.v";
    "ram_dual_port.v";
