// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "12/01/2024 11:21:07"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ReConf_FirFilter (
	iClk_12M,
	iRsn,
	iEnSample_600k,
	iCoeffiUpdateFlag,
	iCsnRam,
	iWrnRam,
	iAddrRam_pos,
	iAddrRam_neg,
	iWrDtRam,
	iNumOfCoeff,
	iFirIn,
	oFirOut);
input 	iClk_12M;
input 	iRsn;
input 	iEnSample_600k;
input 	iCoeffiUpdateFlag;
input 	iCsnRam;
input 	iWrnRam;
input 	[3:0] iAddrRam_pos;
input 	[3:0] iAddrRam_neg;
input 	[15:0] iWrDtRam;
input 	[5:0] iNumOfCoeff;
input 	[2:0] iFirIn;
output 	[15:0] oFirOut;

// Design Ports Information
// iAddrRam_pos[3]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iAddrRam_neg[3]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oFirOut[0]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oFirOut[1]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oFirOut[2]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oFirOut[3]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oFirOut[4]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oFirOut[5]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oFirOut[6]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oFirOut[7]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oFirOut[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oFirOut[9]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oFirOut[10]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oFirOut[11]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oFirOut[12]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oFirOut[13]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oFirOut[14]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oFirOut[15]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iClk_12M	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iRsn	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iEnSample_600k	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iCsnRam	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iCoeffiUpdateFlag	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iWrnRam	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iAddrRam_pos[0]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iNumOfCoeff[0]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iNumOfCoeff[1]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iNumOfCoeff[2]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iNumOfCoeff[3]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iNumOfCoeff[4]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iNumOfCoeff[5]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iAddrRam_pos[1]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iAddrRam_pos[2]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iFirIn[0]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iFirIn[1]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iFirIn[2]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iAddrRam_neg[2]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iAddrRam_neg[0]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iAddrRam_neg[1]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iWrDtRam[0]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iWrDtRam[1]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iWrDtRam[2]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iWrDtRam[3]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iWrDtRam[4]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iWrDtRam[5]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iWrDtRam[6]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iWrDtRam[7]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iWrDtRam[8]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iWrDtRam[9]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iWrDtRam[10]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iWrDtRam[11]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iWrDtRam[12]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iWrDtRam[13]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iWrDtRam[14]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iWrDtRam[15]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \ACC_Pos|Mult1~8 ;
wire \ACC_Pos|Mult1~9 ;
wire \ACC_Pos|Mult1~10 ;
wire \ACC_Pos|Mult1~11 ;
wire \ACC_Pos|Mult1~12 ;
wire \ACC_Pos|Mult1~13 ;
wire \ACC_Pos|Mult1~14 ;
wire \ACC_Pos|Mult1~15 ;
wire \ACC_Pos|Mult1~16 ;
wire \ACC_Pos|Mult1~17 ;
wire \ACC_Pos|Mult1~18 ;
wire \ACC_Pos|Mult1~19 ;
wire \ACC_Pos|Mult1~20 ;
wire \ACC_Pos|Mult1~21 ;
wire \ACC_Pos|Mult1~22 ;
wire \ACC_Pos|Mult1~23 ;
wire \ACC_Pos|Mult1~24 ;
wire \ACC_Pos|Mult1~25 ;
wire \ACC_Pos|Mult1~26 ;
wire \ACC_Pos|Mult1~27 ;
wire \ACC_Pos|Mult1~28 ;
wire \ACC_Pos|Mult1~29 ;
wire \ACC_Pos|Mult1~30 ;
wire \ACC_Pos|Mult1~31 ;
wire \ACC_Pos|Mult1~32 ;
wire \ACC_Pos|Mult1~33 ;
wire \ACC_Pos|Mult1~34 ;
wire \ACC_Pos|Mult1~35 ;
wire \ACC_Pos|Mult1~36 ;
wire \ACC_Pos|Mult1~37 ;
wire \ACC_Pos|Mult1~38 ;
wire \ACC_Pos|Mult1~39 ;
wire \ACC_Pos|Mult1~40 ;
wire \ACC_Pos|Mult1~41 ;
wire \ACC_Pos|Mult1~42 ;
wire \ACC_Pos|Mult1~43 ;
wire \ACC_Pos|Mult1~44 ;
wire \ACC_Pos|Mult1~45 ;
wire \ACC_Pos|Mult1~46 ;
wire \ACC_Pos|Mult1~47 ;
wire \ACC_Pos|Mult1~48 ;
wire \ACC_Pos|Mult1~49 ;
wire \ACC_Pos|Mult1~50 ;
wire \ACC_Pos|Mult1~51 ;
wire \ACC_Pos|Mult1~52 ;
wire \ACC_Pos|Mult1~53 ;
wire \ACC_Pos|Mult1~54 ;
wire \ACC_Pos|Mult1~55 ;
wire \ACC_Pos|Mult0~8 ;
wire \ACC_Pos|Mult0~9 ;
wire \ACC_Pos|Mult0~10 ;
wire \ACC_Pos|Mult0~11 ;
wire \ACC_Pos|Mult0~12 ;
wire \ACC_Pos|Mult0~13 ;
wire \ACC_Pos|Mult0~14 ;
wire \ACC_Pos|Mult0~15 ;
wire \ACC_Pos|Mult0~16 ;
wire \ACC_Pos|Mult0~17 ;
wire \ACC_Pos|Mult0~18 ;
wire \ACC_Pos|Mult0~19 ;
wire \ACC_Pos|Mult0~20 ;
wire \ACC_Pos|Mult0~21 ;
wire \ACC_Pos|Mult0~22 ;
wire \ACC_Pos|Mult0~23 ;
wire \ACC_Pos|Mult0~24 ;
wire \ACC_Pos|Mult0~25 ;
wire \ACC_Pos|Mult0~26 ;
wire \ACC_Pos|Mult0~27 ;
wire \ACC_Pos|Mult0~28 ;
wire \ACC_Pos|Mult0~29 ;
wire \ACC_Pos|Mult0~30 ;
wire \ACC_Pos|Mult0~31 ;
wire \ACC_Pos|Mult0~32 ;
wire \ACC_Pos|Mult0~33 ;
wire \ACC_Pos|Mult0~34 ;
wire \ACC_Pos|Mult0~35 ;
wire \ACC_Pos|Mult0~36 ;
wire \ACC_Pos|Mult0~37 ;
wire \ACC_Pos|Mult0~38 ;
wire \ACC_Pos|Mult0~39 ;
wire \ACC_Pos|Mult0~40 ;
wire \ACC_Pos|Mult0~41 ;
wire \ACC_Pos|Mult0~42 ;
wire \ACC_Pos|Mult0~43 ;
wire \ACC_Pos|Mult0~44 ;
wire \ACC_Pos|Mult0~45 ;
wire \ACC_Pos|Mult0~46 ;
wire \ACC_Pos|Mult0~47 ;
wire \ACC_Pos|Mult0~48 ;
wire \ACC_Pos|Mult0~49 ;
wire \ACC_Pos|Mult0~50 ;
wire \ACC_Pos|Mult0~51 ;
wire \ACC_Pos|Mult0~52 ;
wire \ACC_Pos|Mult0~53 ;
wire \ACC_Pos|Mult0~54 ;
wire \ACC_Pos|Mult0~55 ;
wire \ACC_Pos|Mult3~8 ;
wire \ACC_Pos|Mult3~9 ;
wire \ACC_Pos|Mult3~10 ;
wire \ACC_Pos|Mult3~11 ;
wire \ACC_Pos|Mult3~12 ;
wire \ACC_Pos|Mult3~13 ;
wire \ACC_Pos|Mult3~14 ;
wire \ACC_Pos|Mult3~15 ;
wire \ACC_Pos|Mult3~16 ;
wire \ACC_Pos|Mult3~17 ;
wire \ACC_Pos|Mult3~18 ;
wire \ACC_Pos|Mult3~19 ;
wire \ACC_Pos|Mult3~20 ;
wire \ACC_Pos|Mult3~21 ;
wire \ACC_Pos|Mult3~22 ;
wire \ACC_Pos|Mult3~23 ;
wire \ACC_Pos|Mult3~24 ;
wire \ACC_Pos|Mult3~25 ;
wire \ACC_Pos|Mult3~26 ;
wire \ACC_Pos|Mult3~27 ;
wire \ACC_Pos|Mult3~28 ;
wire \ACC_Pos|Mult3~29 ;
wire \ACC_Pos|Mult3~30 ;
wire \ACC_Pos|Mult3~31 ;
wire \ACC_Pos|Mult3~32 ;
wire \ACC_Pos|Mult3~33 ;
wire \ACC_Pos|Mult3~34 ;
wire \ACC_Pos|Mult3~35 ;
wire \ACC_Pos|Mult3~36 ;
wire \ACC_Pos|Mult3~37 ;
wire \ACC_Pos|Mult3~38 ;
wire \ACC_Pos|Mult3~39 ;
wire \ACC_Pos|Mult3~40 ;
wire \ACC_Pos|Mult3~41 ;
wire \ACC_Pos|Mult3~42 ;
wire \ACC_Pos|Mult3~43 ;
wire \ACC_Pos|Mult3~44 ;
wire \ACC_Pos|Mult3~45 ;
wire \ACC_Pos|Mult3~46 ;
wire \ACC_Pos|Mult3~47 ;
wire \ACC_Pos|Mult3~48 ;
wire \ACC_Pos|Mult3~49 ;
wire \ACC_Pos|Mult3~50 ;
wire \ACC_Pos|Mult3~51 ;
wire \ACC_Pos|Mult3~52 ;
wire \ACC_Pos|Mult3~53 ;
wire \ACC_Pos|Mult3~54 ;
wire \ACC_Pos|Mult3~55 ;
wire \ACC_Pos|Mult4~8 ;
wire \ACC_Pos|Mult4~9 ;
wire \ACC_Pos|Mult4~10 ;
wire \ACC_Pos|Mult4~11 ;
wire \ACC_Pos|Mult4~12 ;
wire \ACC_Pos|Mult4~13 ;
wire \ACC_Pos|Mult4~14 ;
wire \ACC_Pos|Mult4~15 ;
wire \ACC_Pos|Mult4~16 ;
wire \ACC_Pos|Mult4~17 ;
wire \ACC_Pos|Mult4~18 ;
wire \ACC_Pos|Mult4~19 ;
wire \ACC_Pos|Mult4~20 ;
wire \ACC_Pos|Mult4~21 ;
wire \ACC_Pos|Mult4~22 ;
wire \ACC_Pos|Mult4~23 ;
wire \ACC_Pos|Mult4~24 ;
wire \ACC_Pos|Mult4~25 ;
wire \ACC_Pos|Mult4~26 ;
wire \ACC_Pos|Mult4~27 ;
wire \ACC_Pos|Mult4~28 ;
wire \ACC_Pos|Mult4~29 ;
wire \ACC_Pos|Mult4~30 ;
wire \ACC_Pos|Mult4~31 ;
wire \ACC_Pos|Mult4~32 ;
wire \ACC_Pos|Mult4~33 ;
wire \ACC_Pos|Mult4~34 ;
wire \ACC_Pos|Mult4~35 ;
wire \ACC_Pos|Mult4~36 ;
wire \ACC_Pos|Mult4~37 ;
wire \ACC_Pos|Mult4~38 ;
wire \ACC_Pos|Mult4~39 ;
wire \ACC_Pos|Mult4~40 ;
wire \ACC_Pos|Mult4~41 ;
wire \ACC_Pos|Mult4~42 ;
wire \ACC_Pos|Mult4~43 ;
wire \ACC_Pos|Mult4~44 ;
wire \ACC_Pos|Mult4~45 ;
wire \ACC_Pos|Mult4~46 ;
wire \ACC_Pos|Mult4~47 ;
wire \ACC_Pos|Mult4~48 ;
wire \ACC_Pos|Mult4~49 ;
wire \ACC_Pos|Mult4~50 ;
wire \ACC_Pos|Mult4~51 ;
wire \ACC_Pos|Mult4~52 ;
wire \ACC_Pos|Mult4~53 ;
wire \ACC_Pos|Mult4~54 ;
wire \ACC_Pos|Mult4~55 ;
wire \ACC_Pos|Mult5~8 ;
wire \ACC_Pos|Mult5~9 ;
wire \ACC_Pos|Mult5~10 ;
wire \ACC_Pos|Mult5~11 ;
wire \ACC_Pos|Mult5~12 ;
wire \ACC_Pos|Mult5~13 ;
wire \ACC_Pos|Mult5~14 ;
wire \ACC_Pos|Mult5~15 ;
wire \ACC_Pos|Mult5~16 ;
wire \ACC_Pos|Mult5~17 ;
wire \ACC_Pos|Mult5~18 ;
wire \ACC_Pos|Mult5~19 ;
wire \ACC_Pos|Mult5~20 ;
wire \ACC_Pos|Mult5~21 ;
wire \ACC_Pos|Mult5~22 ;
wire \ACC_Pos|Mult5~23 ;
wire \ACC_Pos|Mult5~24 ;
wire \ACC_Pos|Mult5~25 ;
wire \ACC_Pos|Mult5~26 ;
wire \ACC_Pos|Mult5~27 ;
wire \ACC_Pos|Mult5~28 ;
wire \ACC_Pos|Mult5~29 ;
wire \ACC_Pos|Mult5~30 ;
wire \ACC_Pos|Mult5~31 ;
wire \ACC_Pos|Mult5~32 ;
wire \ACC_Pos|Mult5~33 ;
wire \ACC_Pos|Mult5~34 ;
wire \ACC_Pos|Mult5~35 ;
wire \ACC_Pos|Mult5~36 ;
wire \ACC_Pos|Mult5~37 ;
wire \ACC_Pos|Mult5~38 ;
wire \ACC_Pos|Mult5~39 ;
wire \ACC_Pos|Mult5~40 ;
wire \ACC_Pos|Mult5~41 ;
wire \ACC_Pos|Mult5~42 ;
wire \ACC_Pos|Mult5~43 ;
wire \ACC_Pos|Mult5~44 ;
wire \ACC_Pos|Mult5~45 ;
wire \ACC_Pos|Mult5~46 ;
wire \ACC_Pos|Mult5~47 ;
wire \ACC_Pos|Mult5~48 ;
wire \ACC_Pos|Mult5~49 ;
wire \ACC_Pos|Mult5~50 ;
wire \ACC_Pos|Mult5~51 ;
wire \ACC_Pos|Mult5~52 ;
wire \ACC_Pos|Mult5~53 ;
wire \ACC_Pos|Mult5~54 ;
wire \ACC_Pos|Mult5~55 ;
wire \ACC_Pos|Mult6~8 ;
wire \ACC_Pos|Mult6~9 ;
wire \ACC_Pos|Mult6~10 ;
wire \ACC_Pos|Mult6~11 ;
wire \ACC_Pos|Mult6~12 ;
wire \ACC_Pos|Mult6~13 ;
wire \ACC_Pos|Mult6~14 ;
wire \ACC_Pos|Mult6~15 ;
wire \ACC_Pos|Mult6~16 ;
wire \ACC_Pos|Mult6~17 ;
wire \ACC_Pos|Mult6~18 ;
wire \ACC_Pos|Mult6~19 ;
wire \ACC_Pos|Mult6~20 ;
wire \ACC_Pos|Mult6~21 ;
wire \ACC_Pos|Mult6~22 ;
wire \ACC_Pos|Mult6~23 ;
wire \ACC_Pos|Mult6~24 ;
wire \ACC_Pos|Mult6~25 ;
wire \ACC_Pos|Mult6~26 ;
wire \ACC_Pos|Mult6~27 ;
wire \ACC_Pos|Mult6~28 ;
wire \ACC_Pos|Mult6~29 ;
wire \ACC_Pos|Mult6~30 ;
wire \ACC_Pos|Mult6~31 ;
wire \ACC_Pos|Mult6~32 ;
wire \ACC_Pos|Mult6~33 ;
wire \ACC_Pos|Mult6~34 ;
wire \ACC_Pos|Mult6~35 ;
wire \ACC_Pos|Mult6~36 ;
wire \ACC_Pos|Mult6~37 ;
wire \ACC_Pos|Mult6~38 ;
wire \ACC_Pos|Mult6~39 ;
wire \ACC_Pos|Mult6~40 ;
wire \ACC_Pos|Mult6~41 ;
wire \ACC_Pos|Mult6~42 ;
wire \ACC_Pos|Mult6~43 ;
wire \ACC_Pos|Mult6~44 ;
wire \ACC_Pos|Mult6~45 ;
wire \ACC_Pos|Mult6~46 ;
wire \ACC_Pos|Mult6~47 ;
wire \ACC_Pos|Mult6~48 ;
wire \ACC_Pos|Mult6~49 ;
wire \ACC_Pos|Mult6~50 ;
wire \ACC_Pos|Mult6~51 ;
wire \ACC_Pos|Mult6~52 ;
wire \ACC_Pos|Mult6~53 ;
wire \ACC_Pos|Mult6~54 ;
wire \ACC_Pos|Mult6~55 ;
wire \ACC_Pos|Mult2~8 ;
wire \ACC_Pos|Mult2~9 ;
wire \ACC_Pos|Mult2~10 ;
wire \ACC_Pos|Mult2~11 ;
wire \ACC_Pos|Mult2~12 ;
wire \ACC_Pos|Mult2~13 ;
wire \ACC_Pos|Mult2~14 ;
wire \ACC_Pos|Mult2~15 ;
wire \ACC_Pos|Mult2~16 ;
wire \ACC_Pos|Mult2~17 ;
wire \ACC_Pos|Mult2~18 ;
wire \ACC_Pos|Mult2~19 ;
wire \ACC_Pos|Mult2~20 ;
wire \ACC_Pos|Mult2~21 ;
wire \ACC_Pos|Mult2~22 ;
wire \ACC_Pos|Mult2~23 ;
wire \ACC_Pos|Mult2~24 ;
wire \ACC_Pos|Mult2~25 ;
wire \ACC_Pos|Mult2~26 ;
wire \ACC_Pos|Mult2~27 ;
wire \ACC_Pos|Mult2~28 ;
wire \ACC_Pos|Mult2~29 ;
wire \ACC_Pos|Mult2~30 ;
wire \ACC_Pos|Mult2~31 ;
wire \ACC_Pos|Mult2~32 ;
wire \ACC_Pos|Mult2~33 ;
wire \ACC_Pos|Mult2~34 ;
wire \ACC_Pos|Mult2~35 ;
wire \ACC_Pos|Mult2~36 ;
wire \ACC_Pos|Mult2~37 ;
wire \ACC_Pos|Mult2~38 ;
wire \ACC_Pos|Mult2~39 ;
wire \ACC_Pos|Mult2~40 ;
wire \ACC_Pos|Mult2~41 ;
wire \ACC_Pos|Mult2~42 ;
wire \ACC_Pos|Mult2~43 ;
wire \ACC_Pos|Mult2~44 ;
wire \ACC_Pos|Mult2~45 ;
wire \ACC_Pos|Mult2~46 ;
wire \ACC_Pos|Mult2~47 ;
wire \ACC_Pos|Mult2~48 ;
wire \ACC_Pos|Mult2~49 ;
wire \ACC_Pos|Mult2~50 ;
wire \ACC_Pos|Mult2~51 ;
wire \ACC_Pos|Mult2~52 ;
wire \ACC_Pos|Mult2~53 ;
wire \ACC_Pos|Mult2~54 ;
wire \ACC_Pos|Mult2~55 ;
wire \ACC_Neg|Mult4~8 ;
wire \ACC_Neg|Mult4~9 ;
wire \ACC_Neg|Mult4~10 ;
wire \ACC_Neg|Mult4~11 ;
wire \ACC_Neg|Mult4~12 ;
wire \ACC_Neg|Mult4~13 ;
wire \ACC_Neg|Mult4~14 ;
wire \ACC_Neg|Mult4~15 ;
wire \ACC_Neg|Mult4~16 ;
wire \ACC_Neg|Mult4~17 ;
wire \ACC_Neg|Mult4~18 ;
wire \ACC_Neg|Mult4~19 ;
wire \ACC_Neg|Mult4~20 ;
wire \ACC_Neg|Mult4~21 ;
wire \ACC_Neg|Mult4~22 ;
wire \ACC_Neg|Mult4~23 ;
wire \ACC_Neg|Mult4~24 ;
wire \ACC_Neg|Mult4~25 ;
wire \ACC_Neg|Mult4~26 ;
wire \ACC_Neg|Mult4~27 ;
wire \ACC_Neg|Mult4~28 ;
wire \ACC_Neg|Mult4~29 ;
wire \ACC_Neg|Mult4~30 ;
wire \ACC_Neg|Mult4~31 ;
wire \ACC_Neg|Mult4~32 ;
wire \ACC_Neg|Mult4~33 ;
wire \ACC_Neg|Mult4~34 ;
wire \ACC_Neg|Mult4~35 ;
wire \ACC_Neg|Mult4~36 ;
wire \ACC_Neg|Mult4~37 ;
wire \ACC_Neg|Mult4~38 ;
wire \ACC_Neg|Mult4~39 ;
wire \ACC_Neg|Mult4~40 ;
wire \ACC_Neg|Mult4~41 ;
wire \ACC_Neg|Mult4~42 ;
wire \ACC_Neg|Mult4~43 ;
wire \ACC_Neg|Mult4~44 ;
wire \ACC_Neg|Mult4~45 ;
wire \ACC_Neg|Mult4~46 ;
wire \ACC_Neg|Mult4~47 ;
wire \ACC_Neg|Mult4~48 ;
wire \ACC_Neg|Mult4~49 ;
wire \ACC_Neg|Mult4~50 ;
wire \ACC_Neg|Mult4~51 ;
wire \ACC_Neg|Mult4~52 ;
wire \ACC_Neg|Mult4~53 ;
wire \ACC_Neg|Mult4~54 ;
wire \ACC_Neg|Mult4~55 ;
wire \ACC_Neg|Mult3~8 ;
wire \ACC_Neg|Mult3~9 ;
wire \ACC_Neg|Mult3~10 ;
wire \ACC_Neg|Mult3~11 ;
wire \ACC_Neg|Mult3~12 ;
wire \ACC_Neg|Mult3~13 ;
wire \ACC_Neg|Mult3~14 ;
wire \ACC_Neg|Mult3~15 ;
wire \ACC_Neg|Mult3~16 ;
wire \ACC_Neg|Mult3~17 ;
wire \ACC_Neg|Mult3~18 ;
wire \ACC_Neg|Mult3~19 ;
wire \ACC_Neg|Mult3~20 ;
wire \ACC_Neg|Mult3~21 ;
wire \ACC_Neg|Mult3~22 ;
wire \ACC_Neg|Mult3~23 ;
wire \ACC_Neg|Mult3~24 ;
wire \ACC_Neg|Mult3~25 ;
wire \ACC_Neg|Mult3~26 ;
wire \ACC_Neg|Mult3~27 ;
wire \ACC_Neg|Mult3~28 ;
wire \ACC_Neg|Mult3~29 ;
wire \ACC_Neg|Mult3~30 ;
wire \ACC_Neg|Mult3~31 ;
wire \ACC_Neg|Mult3~32 ;
wire \ACC_Neg|Mult3~33 ;
wire \ACC_Neg|Mult3~34 ;
wire \ACC_Neg|Mult3~35 ;
wire \ACC_Neg|Mult3~36 ;
wire \ACC_Neg|Mult3~37 ;
wire \ACC_Neg|Mult3~38 ;
wire \ACC_Neg|Mult3~39 ;
wire \ACC_Neg|Mult3~40 ;
wire \ACC_Neg|Mult3~41 ;
wire \ACC_Neg|Mult3~42 ;
wire \ACC_Neg|Mult3~43 ;
wire \ACC_Neg|Mult3~44 ;
wire \ACC_Neg|Mult3~45 ;
wire \ACC_Neg|Mult3~46 ;
wire \ACC_Neg|Mult3~47 ;
wire \ACC_Neg|Mult3~48 ;
wire \ACC_Neg|Mult3~49 ;
wire \ACC_Neg|Mult3~50 ;
wire \ACC_Neg|Mult3~51 ;
wire \ACC_Neg|Mult3~52 ;
wire \ACC_Neg|Mult3~53 ;
wire \ACC_Neg|Mult3~54 ;
wire \ACC_Neg|Mult3~55 ;
wire \ACC_Neg|Mult2~8 ;
wire \ACC_Neg|Mult2~9 ;
wire \ACC_Neg|Mult2~10 ;
wire \ACC_Neg|Mult2~11 ;
wire \ACC_Neg|Mult2~12 ;
wire \ACC_Neg|Mult2~13 ;
wire \ACC_Neg|Mult2~14 ;
wire \ACC_Neg|Mult2~15 ;
wire \ACC_Neg|Mult2~16 ;
wire \ACC_Neg|Mult2~17 ;
wire \ACC_Neg|Mult2~18 ;
wire \ACC_Neg|Mult2~19 ;
wire \ACC_Neg|Mult2~20 ;
wire \ACC_Neg|Mult2~21 ;
wire \ACC_Neg|Mult2~22 ;
wire \ACC_Neg|Mult2~23 ;
wire \ACC_Neg|Mult2~24 ;
wire \ACC_Neg|Mult2~25 ;
wire \ACC_Neg|Mult2~26 ;
wire \ACC_Neg|Mult2~27 ;
wire \ACC_Neg|Mult2~28 ;
wire \ACC_Neg|Mult2~29 ;
wire \ACC_Neg|Mult2~30 ;
wire \ACC_Neg|Mult2~31 ;
wire \ACC_Neg|Mult2~32 ;
wire \ACC_Neg|Mult2~33 ;
wire \ACC_Neg|Mult2~34 ;
wire \ACC_Neg|Mult2~35 ;
wire \ACC_Neg|Mult2~36 ;
wire \ACC_Neg|Mult2~37 ;
wire \ACC_Neg|Mult2~38 ;
wire \ACC_Neg|Mult2~39 ;
wire \ACC_Neg|Mult2~40 ;
wire \ACC_Neg|Mult2~41 ;
wire \ACC_Neg|Mult2~42 ;
wire \ACC_Neg|Mult2~43 ;
wire \ACC_Neg|Mult2~44 ;
wire \ACC_Neg|Mult2~45 ;
wire \ACC_Neg|Mult2~46 ;
wire \ACC_Neg|Mult2~47 ;
wire \ACC_Neg|Mult2~48 ;
wire \ACC_Neg|Mult2~49 ;
wire \ACC_Neg|Mult2~50 ;
wire \ACC_Neg|Mult2~51 ;
wire \ACC_Neg|Mult2~52 ;
wire \ACC_Neg|Mult2~53 ;
wire \ACC_Neg|Mult2~54 ;
wire \ACC_Neg|Mult2~55 ;
wire \ACC_Neg|Mult0~8 ;
wire \ACC_Neg|Mult0~9 ;
wire \ACC_Neg|Mult0~10 ;
wire \ACC_Neg|Mult0~11 ;
wire \ACC_Neg|Mult0~12 ;
wire \ACC_Neg|Mult0~13 ;
wire \ACC_Neg|Mult0~14 ;
wire \ACC_Neg|Mult0~15 ;
wire \ACC_Neg|Mult0~16 ;
wire \ACC_Neg|Mult0~17 ;
wire \ACC_Neg|Mult0~18 ;
wire \ACC_Neg|Mult0~19 ;
wire \ACC_Neg|Mult0~20 ;
wire \ACC_Neg|Mult0~21 ;
wire \ACC_Neg|Mult0~22 ;
wire \ACC_Neg|Mult0~23 ;
wire \ACC_Neg|Mult0~24 ;
wire \ACC_Neg|Mult0~25 ;
wire \ACC_Neg|Mult0~26 ;
wire \ACC_Neg|Mult0~27 ;
wire \ACC_Neg|Mult0~28 ;
wire \ACC_Neg|Mult0~29 ;
wire \ACC_Neg|Mult0~30 ;
wire \ACC_Neg|Mult0~31 ;
wire \ACC_Neg|Mult0~32 ;
wire \ACC_Neg|Mult0~33 ;
wire \ACC_Neg|Mult0~34 ;
wire \ACC_Neg|Mult0~35 ;
wire \ACC_Neg|Mult0~36 ;
wire \ACC_Neg|Mult0~37 ;
wire \ACC_Neg|Mult0~38 ;
wire \ACC_Neg|Mult0~39 ;
wire \ACC_Neg|Mult0~40 ;
wire \ACC_Neg|Mult0~41 ;
wire \ACC_Neg|Mult0~42 ;
wire \ACC_Neg|Mult0~43 ;
wire \ACC_Neg|Mult0~44 ;
wire \ACC_Neg|Mult0~45 ;
wire \ACC_Neg|Mult0~46 ;
wire \ACC_Neg|Mult0~47 ;
wire \ACC_Neg|Mult0~48 ;
wire \ACC_Neg|Mult0~49 ;
wire \ACC_Neg|Mult0~50 ;
wire \ACC_Neg|Mult0~51 ;
wire \ACC_Neg|Mult0~52 ;
wire \ACC_Neg|Mult0~53 ;
wire \ACC_Neg|Mult0~54 ;
wire \ACC_Neg|Mult0~55 ;
wire \ACC_Neg|Mult1~8 ;
wire \ACC_Neg|Mult1~9 ;
wire \ACC_Neg|Mult1~10 ;
wire \ACC_Neg|Mult1~11 ;
wire \ACC_Neg|Mult1~12 ;
wire \ACC_Neg|Mult1~13 ;
wire \ACC_Neg|Mult1~14 ;
wire \ACC_Neg|Mult1~15 ;
wire \ACC_Neg|Mult1~16 ;
wire \ACC_Neg|Mult1~17 ;
wire \ACC_Neg|Mult1~18 ;
wire \ACC_Neg|Mult1~19 ;
wire \ACC_Neg|Mult1~20 ;
wire \ACC_Neg|Mult1~21 ;
wire \ACC_Neg|Mult1~22 ;
wire \ACC_Neg|Mult1~23 ;
wire \ACC_Neg|Mult1~24 ;
wire \ACC_Neg|Mult1~25 ;
wire \ACC_Neg|Mult1~26 ;
wire \ACC_Neg|Mult1~27 ;
wire \ACC_Neg|Mult1~28 ;
wire \ACC_Neg|Mult1~29 ;
wire \ACC_Neg|Mult1~30 ;
wire \ACC_Neg|Mult1~31 ;
wire \ACC_Neg|Mult1~32 ;
wire \ACC_Neg|Mult1~33 ;
wire \ACC_Neg|Mult1~34 ;
wire \ACC_Neg|Mult1~35 ;
wire \ACC_Neg|Mult1~36 ;
wire \ACC_Neg|Mult1~37 ;
wire \ACC_Neg|Mult1~38 ;
wire \ACC_Neg|Mult1~39 ;
wire \ACC_Neg|Mult1~40 ;
wire \ACC_Neg|Mult1~41 ;
wire \ACC_Neg|Mult1~42 ;
wire \ACC_Neg|Mult1~43 ;
wire \ACC_Neg|Mult1~44 ;
wire \ACC_Neg|Mult1~45 ;
wire \ACC_Neg|Mult1~46 ;
wire \ACC_Neg|Mult1~47 ;
wire \ACC_Neg|Mult1~48 ;
wire \ACC_Neg|Mult1~49 ;
wire \ACC_Neg|Mult1~50 ;
wire \ACC_Neg|Mult1~51 ;
wire \ACC_Neg|Mult1~52 ;
wire \ACC_Neg|Mult1~53 ;
wire \ACC_Neg|Mult1~54 ;
wire \ACC_Neg|Mult1~55 ;
wire \iAddrRam_pos[3]~input_o ;
wire \iAddrRam_neg[3]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \iClk_12M~input_o ;
wire \iClk_12M~inputCLKENA0_outclk ;
wire \iCoeffiUpdateFlag~input_o ;
wire \iCsnRam~input_o ;
wire \iWrnRam~input_o ;
wire \iRsn~input_o ;
wire \Controller|Selector3~0_combout ;
wire \Controller|rCurState.p_Sum~q ;
wire \Controller|rCurState~9_combout ;
wire \Controller|rCurState.p_Idle~q ;
wire \Controller|Selector1~0_combout ;
wire \Controller|rCurState.p_SpSram~q ;
wire \Controller|Selector2~0_combout ;
wire \Controller|rCurState.p_Acc~q ;
wire \Controller|Selection_neg~2_combout ;
wire \Controller|Selection_neg~1_combout ;
wire \Controller|Selection_neg~0_combout ;
wire \Controller|Selection_neg~3_combout ;
wire \ACC_Neg|Equal0~0_combout ;
wire \ACC_Neg|Mux15~0_combout ;
wire \ACC_Neg|Mux15~1_combout ;
wire \iEnSample_600k~input_o ;
wire \Sum|oFirOut[7]~1_combout ;
wire \SpSram1_Pos|rRdDt[2]~5_combout ;
wire \iNumOfCoeff[1]~input_o ;
wire \iNumOfCoeff[0]~input_o ;
wire \iNumOfCoeff[2]~input_o ;
wire \iNumOfCoeff[3]~input_o ;
wire \Controller|oCsnRam2~1_combout ;
wire \iAddrRam_neg[2]~input_o ;
wire \iNumOfCoeff[4]~input_o ;
wire \iNumOfCoeff[5]~input_o ;
wire \Controller|oCsnRam2~0_combout ;
wire \Controller|oAddrRam_neg[2]~0_combout ;
wire \iAddrRam_neg[1]~input_o ;
wire \Controller|oAddrRam_neg[1]~1_combout ;
wire \iAddrRam_neg[0]~input_o ;
wire \Controller|oCsnRam2~2_combout ;
wire \iWrDtRam[0]~input_o ;
wire \Controller|oWrDtRam2[0]~0_combout ;
wire \Controller|oAddrRam_neg[0]~2_combout ;
wire \Controller|oCsnRam2~3_combout ;
wire \SpSram2_Neg|rMem[4][11]~1_combout ;
wire \SpSram2_Neg|rMem[4][0]~q ;
wire \SpSram2_Neg|rMem[5][0]~0_combout ;
wire \SpSram2_Neg|rMem[5][0]~q ;
wire \SpSram2_Neg|rRdDt~0_combout ;
wire \SpSram2_Neg|rMem[1][15]~2_combout ;
wire \SpSram2_Neg|rMem[1][0]~q ;
wire \SpSram2_Neg|rMem[3][5]~3_combout ;
wire \SpSram2_Neg|rMem[3][0]~q ;
wire \SpSram2_Neg|rMem[2][6]~4_combout ;
wire \SpSram2_Neg|rMem[2][0]~q ;
wire \SpSram2_Neg|rRdDt~1_combout ;
wire \SpSram2_Neg|rRdDt~2_combout ;
wire \SpSram2_Neg|rRdDt[0]~SCLR_LUT_combout ;
wire \iWrDtRam[1]~input_o ;
wire \Controller|oWrDtRam2[1]~1_combout ;
wire \SpSram2_Neg|rMem[3][1]~q ;
wire \SpSram2_Neg|rMem[2][1]~q ;
wire \SpSram2_Neg|rRdDt~4_combout ;
wire \SpSram2_Neg|rMem[1][1]~q ;
wire \SpSram2_Neg|rMem[4][1]~q ;
wire \SpSram2_Neg|rMem[5][1]~q ;
wire \SpSram2_Neg|rRdDt~3_combout ;
wire \SpSram2_Neg|rRdDt~5_combout ;
wire \SpSram2_Neg|rRdDt[1]~SCLR_LUT_combout ;
wire \iWrDtRam[2]~input_o ;
wire \Controller|oWrDtRam2[2]~2_combout ;
wire \SpSram2_Neg|rMem[3][2]~q ;
wire \SpSram2_Neg|rMem[2][2]~q ;
wire \SpSram2_Neg|rRdDt~7_combout ;
wire \SpSram2_Neg|rMem[1][2]~q ;
wire \SpSram2_Neg|rMem[4][2]~q ;
wire \SpSram2_Neg|rMem[5][2]~q ;
wire \SpSram2_Neg|rRdDt~6_combout ;
wire \SpSram2_Neg|rRdDt~8_combout ;
wire \SpSram2_Neg|rRdDt[2]~SCLR_LUT_combout ;
wire \iWrDtRam[3]~input_o ;
wire \Controller|oWrDtRam2[3]~3_combout ;
wire \SpSram2_Neg|rMem[3][3]~q ;
wire \SpSram2_Neg|rMem[2][3]~q ;
wire \SpSram2_Neg|rRdDt~10_combout ;
wire \SpSram2_Neg|rMem[1][3]~q ;
wire \SpSram2_Neg|rMem[4][3]~q ;
wire \SpSram2_Neg|rMem[5][3]~q ;
wire \SpSram2_Neg|rRdDt~9_combout ;
wire \SpSram2_Neg|rRdDt~11_combout ;
wire \SpSram2_Neg|rRdDt[3]~SCLR_LUT_combout ;
wire \iWrDtRam[4]~input_o ;
wire \Controller|oWrDtRam2[4]~4_combout ;
wire \SpSram2_Neg|rMem[3][4]~q ;
wire \SpSram2_Neg|rMem[2][4]~q ;
wire \SpSram2_Neg|rRdDt~13_combout ;
wire \SpSram2_Neg|rMem[1][4]~q ;
wire \SpSram2_Neg|rMem[4][4]~q ;
wire \SpSram2_Neg|rMem[5][4]~q ;
wire \SpSram2_Neg|rRdDt~12_combout ;
wire \SpSram2_Neg|rRdDt~14_combout ;
wire \SpSram2_Neg|rRdDt[4]~SCLR_LUT_combout ;
wire \iWrDtRam[5]~input_o ;
wire \Controller|oWrDtRam2[5]~5_combout ;
wire \SpSram2_Neg|rMem[5][5]~q ;
wire \SpSram2_Neg|rMem[4][5]~q ;
wire \SpSram2_Neg|rRdDt~15_combout ;
wire \SpSram2_Neg|rMem[1][5]~q ;
wire \SpSram2_Neg|rMem[3][5]~q ;
wire \SpSram2_Neg|rMem[2][5]~q ;
wire \SpSram2_Neg|rRdDt~16_combout ;
wire \SpSram2_Neg|rRdDt~17_combout ;
wire \SpSram2_Neg|rRdDt[5]~SCLR_LUT_combout ;
wire \iWrDtRam[6]~input_o ;
wire \Controller|oWrDtRam2[6]~6_combout ;
wire \SpSram2_Neg|rMem[1][6]~feeder_combout ;
wire \SpSram2_Neg|rMem[1][6]~q ;
wire \SpSram2_Neg|rMem[4][6]~q ;
wire \SpSram2_Neg|rMem[5][6]~q ;
wire \SpSram2_Neg|rRdDt~18_combout ;
wire \SpSram2_Neg|rMem[3][6]~q ;
wire \SpSram2_Neg|rMem[2][6]~q ;
wire \SpSram2_Neg|rRdDt~19_combout ;
wire \SpSram2_Neg|rRdDt~20_combout ;
wire \SpSram2_Neg|rRdDt[6]~SCLR_LUT_combout ;
wire \iWrDtRam[7]~input_o ;
wire \Controller|oWrDtRam2[7]~7_combout ;
wire \SpSram2_Neg|rMem[4][7]~q ;
wire \SpSram2_Neg|rMem[5][7]~q ;
wire \SpSram2_Neg|rRdDt~21_combout ;
wire \SpSram2_Neg|rMem[3][7]~q ;
wire \SpSram2_Neg|rMem[2][7]~q ;
wire \SpSram2_Neg|rRdDt~22_combout ;
wire \SpSram2_Neg|rMem[1][7]~q ;
wire \SpSram2_Neg|rRdDt~23_combout ;
wire \SpSram2_Neg|rRdDt[7]~SCLR_LUT_combout ;
wire \iWrDtRam[8]~input_o ;
wire \Controller|oWrDtRam2[8]~8_combout ;
wire \SpSram2_Neg|rMem[3][8]~q ;
wire \SpSram2_Neg|rMem[2][8]~feeder_combout ;
wire \SpSram2_Neg|rMem[2][8]~q ;
wire \SpSram2_Neg|rRdDt~25_combout ;
wire \SpSram2_Neg|rMem[4][8]~q ;
wire \SpSram2_Neg|rMem[5][8]~feeder_combout ;
wire \SpSram2_Neg|rMem[5][8]~q ;
wire \SpSram2_Neg|rRdDt~24_combout ;
wire \SpSram2_Neg|rMem[1][8]~q ;
wire \SpSram2_Neg|rRdDt~26_combout ;
wire \SpSram2_Neg|rRdDt[8]~SCLR_LUT_combout ;
wire \iWrDtRam[9]~input_o ;
wire \Controller|oWrDtRam2[9]~9_combout ;
wire \SpSram2_Neg|rMem[3][9]~q ;
wire \SpSram2_Neg|rMem[2][9]~q ;
wire \SpSram2_Neg|rRdDt~28_combout ;
wire \SpSram2_Neg|rMem[1][9]~q ;
wire \SpSram2_Neg|rMem[4][9]~q ;
wire \SpSram2_Neg|rMem[5][9]~q ;
wire \SpSram2_Neg|rRdDt~27_combout ;
wire \SpSram2_Neg|rRdDt~29_combout ;
wire \SpSram2_Neg|rRdDt[9]~SCLR_LUT_combout ;
wire \iWrDtRam[10]~input_o ;
wire \Controller|oWrDtRam2[10]~10_combout ;
wire \SpSram2_Neg|rMem[4][10]~q ;
wire \SpSram2_Neg|rMem[5][10]~q ;
wire \SpSram2_Neg|rRdDt~30_combout ;
wire \SpSram2_Neg|rMem[1][10]~q ;
wire \SpSram2_Neg|rMem[3][10]~q ;
wire \SpSram2_Neg|rMem[2][10]~q ;
wire \SpSram2_Neg|rRdDt~31_combout ;
wire \SpSram2_Neg|rRdDt~32_combout ;
wire \SpSram2_Neg|rRdDt[10]~SCLR_LUT_combout ;
wire \iWrDtRam[11]~input_o ;
wire \Controller|oWrDtRam2[11]~11_combout ;
wire \SpSram2_Neg|rMem[3][11]~q ;
wire \SpSram2_Neg|rMem[2][11]~q ;
wire \SpSram2_Neg|rRdDt~34_combout ;
wire \SpSram2_Neg|rMem[4][11]~q ;
wire \SpSram2_Neg|rMem[5][11]~q ;
wire \SpSram2_Neg|rRdDt~33_combout ;
wire \SpSram2_Neg|rMem[1][11]~q ;
wire \SpSram2_Neg|rRdDt~35_combout ;
wire \SpSram2_Neg|rRdDt[11]~SCLR_LUT_combout ;
wire \iWrDtRam[12]~input_o ;
wire \Controller|oWrDtRam2[12]~12_combout ;
wire \SpSram2_Neg|rMem[4][12]~q ;
wire \SpSram2_Neg|rMem[5][12]~q ;
wire \SpSram2_Neg|rRdDt~36_combout ;
wire \SpSram2_Neg|rMem[1][12]~q ;
wire \SpSram2_Neg|rMem[3][12]~q ;
wire \SpSram2_Neg|rMem[2][12]~q ;
wire \SpSram2_Neg|rRdDt~37_combout ;
wire \SpSram2_Neg|rRdDt~38_combout ;
wire \SpSram2_Neg|rRdDt[12]~SCLR_LUT_combout ;
wire \iWrDtRam[13]~input_o ;
wire \Controller|oWrDtRam2[13]~13_combout ;
wire \SpSram2_Neg|rMem[3][13]~q ;
wire \SpSram2_Neg|rMem[2][13]~feeder_combout ;
wire \SpSram2_Neg|rMem[2][13]~q ;
wire \SpSram2_Neg|rRdDt~40_combout ;
wire \SpSram2_Neg|rMem[1][13]~q ;
wire \SpSram2_Neg|rMem[4][13]~q ;
wire \SpSram2_Neg|rMem[5][13]~q ;
wire \SpSram2_Neg|rRdDt~39_combout ;
wire \SpSram2_Neg|rRdDt~41_combout ;
wire \SpSram2_Neg|rRdDt[13]~SCLR_LUT_combout ;
wire \iWrDtRam[14]~input_o ;
wire \Controller|oWrDtRam2[14]~14_combout ;
wire \SpSram2_Neg|rMem[5][14]~q ;
wire \SpSram2_Neg|rMem[4][14]~q ;
wire \SpSram2_Neg|rRdDt~42_combout ;
wire \SpSram2_Neg|rMem[1][14]~q ;
wire \SpSram2_Neg|rMem[2][14]~q ;
wire \SpSram2_Neg|rMem[3][14]~q ;
wire \SpSram2_Neg|rRdDt~43_combout ;
wire \SpSram2_Neg|rRdDt~44_combout ;
wire \SpSram2_Neg|rRdDt[14]~SCLR_LUT_combout ;
wire \iWrDtRam[15]~input_o ;
wire \Controller|oWrDtRam2[15]~15_combout ;
wire \SpSram2_Neg|rMem[5][15]~q ;
wire \SpSram2_Neg|rMem[4][15]~q ;
wire \SpSram2_Neg|rRdDt~45_combout ;
wire \SpSram2_Neg|rMem[2][15]~q ;
wire \SpSram2_Neg|rMem[3][15]~q ;
wire \SpSram2_Neg|rRdDt~46_combout ;
wire \SpSram2_Neg|rMem[1][15]~q ;
wire \SpSram2_Neg|rRdDt~47_combout ;
wire \SpSram2_Neg|rRdDt[15]~SCLR_LUT_combout ;
wire \iFirIn[0]~input_o ;
wire \Delay_Chain|oDelay1[0]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay1[0]~_Duplicate_1_q ;
wire \Delay_Chain|oDelay3[0]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay3[0]~_Duplicate_1_q ;
wire \Delay_Chain|oDelay4[0]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay4[0]~_Duplicate_1_q ;
wire \Delay_Chain|oDelay6[0]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay6[0]~_Duplicate_1_q ;
wire \Delay_Chain|oDelay7[0]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay7[0]~_Duplicate_1_q ;
wire \Delay_Chain|oDelay8[0]~feeder_combout ;
wire \Delay_Chain|oDelay9[0]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay9[0]~_Duplicate_1_q ;
wire \Delay_Chain|oDelay10[0]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay10[0]~_Duplicate_1_q ;
wire \Delay_Chain|oDelay12[0]~SCLR_LUT_combout ;
wire \iFirIn[1]~input_o ;
wire \Delay_Chain|oDelay1[1]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay1[1]~_Duplicate_1_q ;
wire \Delay_Chain|oDelay3[1]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay3[1]~_Duplicate_1_q ;
wire \Delay_Chain|oDelay4[1]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay4[1]~_Duplicate_1feeder_combout ;
wire \Delay_Chain|oDelay4[1]~_Duplicate_1_q ;
wire \Delay_Chain|oDelay5[1]~feeder_combout ;
wire \Delay_Chain|oDelay6[1]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay6[1]~_Duplicate_1_q ;
wire \Delay_Chain|oDelay7[1]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay7[1]~_Duplicate_1_q ;
wire \Delay_Chain|oDelay9[1]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay9[1]~_Duplicate_1_q ;
wire \Delay_Chain|oDelay10[1]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay10[1]~_Duplicate_1_q ;
wire \Delay_Chain|oDelay12[1]~SCLR_LUT_combout ;
wire \iFirIn[2]~input_o ;
wire \Delay_Chain|oDelay1[2]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay1[2]~_Duplicate_13_q ;
wire \Delay_Chain|oDelay3[2]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay3[2]~_Duplicate_13_q ;
wire \Delay_Chain|oDelay4[2]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay4[2]~_Duplicate_13_q ;
wire \Delay_Chain|oDelay6[2]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay6[2]~_Duplicate_13_q ;
wire \Delay_Chain|oDelay7[2]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay7[2]~_Duplicate_13_q ;
wire \Delay_Chain|oDelay9[2]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay9[2]~_Duplicate_13_q ;
wire \Delay_Chain|oDelay10[2]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay10[2]~_Duplicate_13_q ;
wire \Delay_Chain|oDelay12[2]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay12[0]~_Duplicate_1_q ;
wire \Delay_Chain|oDelay13[0]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay13[0]~_Duplicate_1_q ;
wire \Delay_Chain|oDelay15[0]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay15[0]~_Duplicate_1_q ;
wire \Delay_Chain|oDelay16[0]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay16[0]~_Duplicate_1_q ;
wire \Delay_Chain|oDelay17[0]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay17[0]~_Duplicate_1_q ;
wire \Delay_Chain|oDelay18[0]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay18[0]~_Duplicate_1_q ;
wire \Delay_Chain|oDelay19[0]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay19[0]~_Duplicate_1_q ;
wire \Delay_Chain|oDelay21[0]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay21[0]~_Duplicate_1_q ;
wire \Delay_Chain|oDelay22[0]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay12[1]~_Duplicate_1_q ;
wire \Delay_Chain|oDelay13[1]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay13[1]~_Duplicate_1_q ;
wire \Delay_Chain|oDelay15[1]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay15[1]~_Duplicate_1_q ;
wire \Delay_Chain|oDelay16[1]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay16[1]~_Duplicate_1_q ;
wire \Delay_Chain|oDelay17[1]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay17[1]~_Duplicate_1feeder_combout ;
wire \Delay_Chain|oDelay17[1]~_Duplicate_1_q ;
wire \Delay_Chain|oDelay18[1]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay18[1]~_Duplicate_1_q ;
wire \Delay_Chain|oDelay19[1]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay19[1]~_Duplicate_1_q ;
wire \Delay_Chain|oDelay21[1]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay21[1]~_Duplicate_1_q ;
wire \Delay_Chain|oDelay22[1]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay12[2]~_Duplicate_13feeder_combout ;
wire \Delay_Chain|oDelay12[2]~_Duplicate_13_q ;
wire \Delay_Chain|oDelay13[2]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay13[2]~_Duplicate_13_q ;
wire \Delay_Chain|oDelay15[2]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay15[2]~_Duplicate_13_q ;
wire \Delay_Chain|oDelay16[2]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay16[2]~_Duplicate_13_q ;
wire \Delay_Chain|oDelay17[2]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay17[2]~_Duplicate_14_q ;
wire \Delay_Chain|oDelay18[2]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay18[2]~_Duplicate_13_q ;
wire \Delay_Chain|oDelay19[2]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay19[2]~_Duplicate_13_q ;
wire \Delay_Chain|oDelay21[2]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay21[2]~_Duplicate_13feeder_combout ;
wire \Delay_Chain|oDelay21[2]~_Duplicate_13_q ;
wire \Delay_Chain|oDelay22[2]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay22[0]~_Duplicate_1_q ;
wire \Delay_Chain|oDelay24[0]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay24[0]~_Duplicate_1_q ;
wire \Delay_Chain|oDelay25[0]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay22[1]~_Duplicate_1_q ;
wire \Delay_Chain|oDelay24[1]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay24[1]~_Duplicate_1_q ;
wire \Delay_Chain|oDelay25[1]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay22[2]~_Duplicate_13_q ;
wire \Delay_Chain|oDelay24[2]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay24[2]~_Duplicate_13_q ;
wire \Delay_Chain|oDelay25[2]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay25[0]~_Duplicate_1_q ;
wire \Delay_Chain|oDelay27[0]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay27[0]~_Duplicate_1_q ;
wire \Delay_Chain|oDelay28[0]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay25[1]~_Duplicate_1_q ;
wire \Delay_Chain|oDelay27[1]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay27[1]~_Duplicate_1_q ;
wire \Delay_Chain|oDelay28[1]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay25[2]~_Duplicate_13_q ;
wire \Delay_Chain|oDelay27[2]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay27[2]~_Duplicate_13_q ;
wire \Delay_Chain|oDelay28[2]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay28[0]~_Duplicate_1_q ;
wire \Delay_Chain|oDelay30[0]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay30[0]~_Duplicate_1_q ;
wire \Delay_Chain|oDelay31[0]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay28[1]~_Duplicate_1_q ;
wire \Delay_Chain|oDelay30[1]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay30[1]~_Duplicate_1_q ;
wire \Delay_Chain|oDelay31[1]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay28[2]~_Duplicate_13_q ;
wire \Delay_Chain|oDelay30[2]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay30[2]~_Duplicate_13_q ;
wire \Delay_Chain|oDelay31[2]~SCLR_LUT_combout ;
wire \ACC_Neg|Mux0~0_combout ;
wire \ACC_Neg|Mux0~1_combout ;
wire \ACC_Neg|Mux1~0_combout ;
wire \ACC_Neg|Mux1~1_combout ;
wire \ACC_Neg|Mux2~0_combout ;
wire \ACC_Neg|Mux2~1_combout ;
wire \ACC_Neg|Mux3~0_combout ;
wire \ACC_Neg|Mux3~1_combout ;
wire \ACC_Neg|Mux4~0_combout ;
wire \ACC_Neg|Mux4~1_combout ;
wire \ACC_Neg|Mux5~0_combout ;
wire \ACC_Neg|Mux5~1_combout ;
wire \ACC_Neg|Mux7~0_combout ;
wire \ACC_Neg|Mux6~0_combout ;
wire \ACC_Neg|Mux6~3_combout ;
wire \ACC_Neg|Mux6~2_combout ;
wire \ACC_Neg|Mux6~1_combout ;
wire \ACC_Neg|Mux6~4_combout ;
wire \ACC_Neg|Mux7~1_combout ;
wire \ACC_Neg|Mux7~4_combout ;
wire \ACC_Neg|Mux7~3_combout ;
wire \ACC_Neg|Mux7~2_combout ;
wire \ACC_Neg|Mux7~5_combout ;
wire \ACC_Neg|Mux8~0_combout ;
wire \ACC_Neg|Mux8~1_combout ;
wire \ACC_Neg|Mux9~0_combout ;
wire \ACC_Neg|Mux9~1_combout ;
wire \ACC_Neg|Mux10~0_combout ;
wire \ACC_Neg|Mux10~1_combout ;
wire \ACC_Neg|Mux11~0_combout ;
wire \ACC_Neg|Mux11~1_combout ;
wire \ACC_Neg|Mux12~0_combout ;
wire \ACC_Neg|Mux12~1_combout ;
wire \ACC_Neg|Mux13~0_combout ;
wire \ACC_Neg|Mux13~1_combout ;
wire \ACC_Neg|Mux14~0_combout ;
wire \ACC_Neg|Mux14~1_combout ;
wire \ACC_Neg|Mux15~2_combout ;
wire \ACC_Neg|Mux15~3_combout ;
wire \ACC_Neg|Add0~5_sumout ;
wire \Controller|rEnAddDelay~0_combout ;
wire \Controller|rEnAccDelay~q ;
wire \ACC_Pos|rAccOut[13]~0_combout ;
wire \ACC_Pos|rAccOut[13]~1_combout ;
wire \ACC_Neg|Add0~6 ;
wire \ACC_Neg|Add0~9_sumout ;
wire \ACC_Neg|Add0~10 ;
wire \ACC_Neg|Add0~13_sumout ;
wire \ACC_Neg|Add0~14 ;
wire \ACC_Neg|Add0~17_sumout ;
wire \ACC_Neg|Add0~18 ;
wire \ACC_Neg|Add0~21_sumout ;
wire \ACC_Neg|Add0~22 ;
wire \ACC_Neg|Add0~25_sumout ;
wire \ACC_Neg|Add0~26 ;
wire \ACC_Neg|Add0~29_sumout ;
wire \ACC_Neg|Add0~30 ;
wire \ACC_Neg|Add0~33_sumout ;
wire \ACC_Neg|Add0~34 ;
wire \ACC_Neg|Add0~37_sumout ;
wire \ACC_Neg|Add0~38 ;
wire \ACC_Neg|Add0~41_sumout ;
wire \ACC_Neg|Add0~42 ;
wire \ACC_Neg|Add0~45_sumout ;
wire \ACC_Neg|Add0~46 ;
wire \ACC_Neg|Add0~49_sumout ;
wire \ACC_Neg|Add0~50 ;
wire \ACC_Neg|Add0~53_sumout ;
wire \ACC_Neg|Add0~54 ;
wire \ACC_Neg|Add0~57_sumout ;
wire \ACC_Neg|Add0~58 ;
wire \ACC_Neg|Add0~61_sumout ;
wire \ACC_Neg|Add0~62 ;
wire \ACC_Neg|Add0~1_sumout ;
wire \Controller|Selection_pos~1_combout ;
wire \Controller|Selection_pos~0_combout ;
wire \Controller|Selection_pos~3_combout ;
wire \Controller|Selection_pos~2_combout ;
wire \ACC_Pos|Equal0~0_combout ;
wire \ACC_Pos|Mux8~1_combout ;
wire \ACC_Pos|Mux8~0_combout ;
wire \Controller|oCsnRam1~0_combout ;
wire \Controller|oWrDtRam1[0]~0_combout ;
wire \Controller|oCsnRam1~1_combout ;
wire \iAddrRam_pos[0]~input_o ;
wire \Controller|oAddrRam_pos[0]~0_combout ;
wire \iAddrRam_pos[1]~input_o ;
wire \iAddrRam_pos[2]~input_o ;
wire \SpSram1_Pos|rRdDt[2]~3_combout ;
wire \SpSram1_Pos|rMem[2][10]~5_combout ;
wire \SpSram1_Pos|rMem[2][0]~q ;
wire \SpSram1_Pos|rMem[3][0]~feeder_combout ;
wire \Controller|oAddrRam_pos[1]~1_combout ;
wire \Controller|oAddrRam_pos[2]~2_combout ;
wire \SpSram1_Pos|rMem[3][13]~6_combout ;
wire \SpSram1_Pos|rMem[3][0]~q ;
wire \SpSram1_Pos|rRdDt[2]~1_combout ;
wire \SpSram1_Pos|rRdDt[2]~2_combout ;
wire \SpSram1_Pos|rMem[1][9]~4_combout ;
wire \SpSram1_Pos|rMem[1][0]~q ;
wire \SpSram1_Pos|rMem[4][8]~0_combout ;
wire \SpSram1_Pos|rMem[4][0]~q ;
wire \SpSram1_Pos|rMem[6][6]~2_combout ;
wire \SpSram1_Pos|rMem[6][0]~q ;
wire \SpSram1_Pos|rMem[7][2]~3_combout ;
wire \SpSram1_Pos|rMem[7][0]~q ;
wire \SpSram1_Pos|rMem[5][1]~1_combout ;
wire \SpSram1_Pos|rMem[5][0]~q ;
wire \SpSram1_Pos|rRdDt~0_combout ;
wire \SpSram1_Pos|rRdDt~4_combout ;
wire \SpSram1_Pos|rRdDt[0]~SCLR_LUT_combout ;
wire \Controller|oWrDtRam1[1]~1_combout ;
wire \SpSram1_Pos|rMem[7][1]~q ;
wire \SpSram1_Pos|rMem[4][1]~q ;
wire \SpSram1_Pos|rMem[6][1]~q ;
wire \SpSram1_Pos|rMem[5][1]~q ;
wire \SpSram1_Pos|rRdDt~6_combout ;
wire \SpSram1_Pos|rMem[3][1]~q ;
wire \SpSram1_Pos|rMem[2][1]~q ;
wire \SpSram1_Pos|rMem[1][1]~q ;
wire \SpSram1_Pos|rRdDt~7_combout ;
wire \SpSram1_Pos|rRdDt[1]~SCLR_LUT_combout ;
wire \Controller|oWrDtRam1[2]~2_combout ;
wire \SpSram1_Pos|rMem[3][2]~q ;
wire \SpSram1_Pos|rMem[7][2]~feeder_combout ;
wire \SpSram1_Pos|rMem[7][2]~q ;
wire \SpSram1_Pos|rMem[4][2]~feeder_combout ;
wire \SpSram1_Pos|rMem[4][2]~q ;
wire \SpSram1_Pos|rMem[6][2]~feeder_combout ;
wire \SpSram1_Pos|rMem[6][2]~q ;
wire \SpSram1_Pos|rMem[5][2]~q ;
wire \SpSram1_Pos|rRdDt~8_combout ;
wire \SpSram1_Pos|rMem[1][2]~q ;
wire \SpSram1_Pos|rMem[2][2]~q ;
wire \SpSram1_Pos|rRdDt~9_combout ;
wire \SpSram1_Pos|rRdDt[2]~SCLR_LUT_combout ;
wire \Controller|oWrDtRam1[3]~3_combout ;
wire \SpSram1_Pos|rMem[7][3]~feeder_combout ;
wire \SpSram1_Pos|rMem[7][3]~q ;
wire \SpSram1_Pos|rMem[4][3]~feeder_combout ;
wire \SpSram1_Pos|rMem[4][3]~q ;
wire \SpSram1_Pos|rMem[6][3]~feeder_combout ;
wire \SpSram1_Pos|rMem[6][3]~q ;
wire \SpSram1_Pos|rMem[5][3]~q ;
wire \SpSram1_Pos|rRdDt~10_combout ;
wire \SpSram1_Pos|rMem[3][3]~q ;
wire \SpSram1_Pos|rMem[1][3]~q ;
wire \SpSram1_Pos|rMem[2][3]~feeder_combout ;
wire \SpSram1_Pos|rMem[2][3]~q ;
wire \SpSram1_Pos|rRdDt~11_combout ;
wire \SpSram1_Pos|rRdDt[3]~SCLR_LUT_combout ;
wire \Controller|oWrDtRam1[4]~4_combout ;
wire \SpSram1_Pos|rMem[3][4]~q ;
wire \SpSram1_Pos|rMem[1][4]~q ;
wire \SpSram1_Pos|rMem[6][4]~q ;
wire \SpSram1_Pos|rMem[4][4]~feeder_combout ;
wire \SpSram1_Pos|rMem[4][4]~q ;
wire \SpSram1_Pos|rMem[7][4]~feeder_combout ;
wire \SpSram1_Pos|rMem[7][4]~q ;
wire \SpSram1_Pos|rMem[5][4]~q ;
wire \SpSram1_Pos|rRdDt~12_combout ;
wire \SpSram1_Pos|rMem[2][4]~q ;
wire \SpSram1_Pos|rRdDt~13_combout ;
wire \SpSram1_Pos|rRdDt[4]~SCLR_LUT_combout ;
wire \Controller|oWrDtRam1[5]~5_combout ;
wire \SpSram1_Pos|rMem[2][5]~q ;
wire \SpSram1_Pos|rMem[3][5]~q ;
wire \SpSram1_Pos|rMem[6][5]~feeder_combout ;
wire \SpSram1_Pos|rMem[6][5]~q ;
wire \SpSram1_Pos|rMem[4][5]~q ;
wire \SpSram1_Pos|rMem[7][5]~q ;
wire \SpSram1_Pos|rMem[5][5]~q ;
wire \SpSram1_Pos|rRdDt~14_combout ;
wire \SpSram1_Pos|rMem[1][5]~q ;
wire \SpSram1_Pos|rRdDt~15_combout ;
wire \SpSram1_Pos|rRdDt[5]~SCLR_LUT_combout ;
wire \Controller|oWrDtRam1[6]~6_combout ;
wire \SpSram1_Pos|rMem[2][6]~q ;
wire \SpSram1_Pos|rMem[3][6]~q ;
wire \SpSram1_Pos|rMem[1][6]~q ;
wire \SpSram1_Pos|rMem[6][6]~feeder_combout ;
wire \SpSram1_Pos|rMem[6][6]~q ;
wire \SpSram1_Pos|rMem[4][6]~q ;
wire \SpSram1_Pos|rMem[7][6]~q ;
wire \SpSram1_Pos|rMem[5][6]~q ;
wire \SpSram1_Pos|rRdDt~16_combout ;
wire \SpSram1_Pos|rRdDt~17_combout ;
wire \SpSram1_Pos|rRdDt[6]~SCLR_LUT_combout ;
wire \Controller|oWrDtRam1[7]~7_combout ;
wire \SpSram1_Pos|rMem[2][7]~q ;
wire \SpSram1_Pos|rMem[3][7]~q ;
wire \SpSram1_Pos|rMem[1][7]~q ;
wire \SpSram1_Pos|rMem[6][7]~feeder_combout ;
wire \SpSram1_Pos|rMem[6][7]~q ;
wire \SpSram1_Pos|rMem[4][7]~feeder_combout ;
wire \SpSram1_Pos|rMem[4][7]~q ;
wire \SpSram1_Pos|rMem[7][7]~q ;
wire \SpSram1_Pos|rMem[5][7]~q ;
wire \SpSram1_Pos|rRdDt~18_combout ;
wire \SpSram1_Pos|rRdDt~19_combout ;
wire \SpSram1_Pos|rRdDt[7]~SCLR_LUT_combout ;
wire \Controller|oWrDtRam1[8]~8_combout ;
wire \SpSram1_Pos|rMem[3][8]~q ;
wire \SpSram1_Pos|rMem[2][8]~q ;
wire \SpSram1_Pos|rMem[6][8]~q ;
wire \SpSram1_Pos|rMem[4][8]~q ;
wire \SpSram1_Pos|rMem[7][8]~q ;
wire \SpSram1_Pos|rMem[5][8]~q ;
wire \SpSram1_Pos|rRdDt~20_combout ;
wire \SpSram1_Pos|rMem[1][8]~q ;
wire \SpSram1_Pos|rRdDt~21_combout ;
wire \SpSram1_Pos|rRdDt[8]~SCLR_LUT_combout ;
wire \Controller|oWrDtRam1[9]~9_combout ;
wire \SpSram1_Pos|rMem[7][9]~q ;
wire \SpSram1_Pos|rMem[4][9]~q ;
wire \SpSram1_Pos|rMem[6][9]~feeder_combout ;
wire \SpSram1_Pos|rMem[6][9]~q ;
wire \SpSram1_Pos|rMem[5][9]~q ;
wire \SpSram1_Pos|rRdDt~22_combout ;
wire \SpSram1_Pos|rMem[3][9]~q ;
wire \SpSram1_Pos|rMem[2][9]~q ;
wire \SpSram1_Pos|rMem[1][9]~q ;
wire \SpSram1_Pos|rRdDt~23_combout ;
wire \SpSram1_Pos|rRdDt[9]~SCLR_LUT_combout ;
wire \Controller|oWrDtRam1[10]~10_combout ;
wire \SpSram1_Pos|rMem[2][10]~q ;
wire \SpSram1_Pos|rMem[3][10]~q ;
wire \SpSram1_Pos|rMem[1][10]~q ;
wire \SpSram1_Pos|rMem[6][10]~feeder_combout ;
wire \SpSram1_Pos|rMem[6][10]~q ;
wire \SpSram1_Pos|rMem[4][10]~q ;
wire \SpSram1_Pos|rMem[7][10]~q ;
wire \SpSram1_Pos|rMem[5][10]~q ;
wire \SpSram1_Pos|rRdDt~24_combout ;
wire \SpSram1_Pos|rRdDt~25_combout ;
wire \SpSram1_Pos|rRdDt[10]~SCLR_LUT_combout ;
wire \Controller|oWrDtRam1[11]~11_combout ;
wire \SpSram1_Pos|rMem[2][11]~q ;
wire \SpSram1_Pos|rMem[4][11]~feeder_combout ;
wire \SpSram1_Pos|rMem[4][11]~q ;
wire \SpSram1_Pos|rMem[6][11]~feeder_combout ;
wire \SpSram1_Pos|rMem[6][11]~q ;
wire \SpSram1_Pos|rMem[7][11]~feeder_combout ;
wire \SpSram1_Pos|rMem[7][11]~q ;
wire \SpSram1_Pos|rMem[5][11]~q ;
wire \SpSram1_Pos|rRdDt~26_combout ;
wire \SpSram1_Pos|rMem[3][11]~q ;
wire \SpSram1_Pos|rMem[1][11]~q ;
wire \SpSram1_Pos|rRdDt~27_combout ;
wire \SpSram1_Pos|rRdDt[11]~SCLR_LUT_combout ;
wire \Controller|oWrDtRam1[12]~12_combout ;
wire \SpSram1_Pos|rMem[6][12]~q ;
wire \SpSram1_Pos|rMem[7][12]~q ;
wire \SpSram1_Pos|rMem[4][12]~q ;
wire \SpSram1_Pos|rMem[5][12]~q ;
wire \SpSram1_Pos|rRdDt~28_combout ;
wire \SpSram1_Pos|rMem[3][12]~q ;
wire \SpSram1_Pos|rMem[2][12]~q ;
wire \SpSram1_Pos|rMem[1][12]~q ;
wire \SpSram1_Pos|rRdDt~29_combout ;
wire \SpSram1_Pos|rRdDt[12]~SCLR_LUT_combout ;
wire \Controller|oWrDtRam1[13]~13_combout ;
wire \SpSram1_Pos|rMem[3][13]~q ;
wire \SpSram1_Pos|rMem[2][13]~feeder_combout ;
wire \SpSram1_Pos|rMem[2][13]~q ;
wire \SpSram1_Pos|rMem[1][13]~q ;
wire \SpSram1_Pos|rMem[7][13]~feeder_combout ;
wire \SpSram1_Pos|rMem[7][13]~q ;
wire \SpSram1_Pos|rMem[6][13]~feeder_combout ;
wire \SpSram1_Pos|rMem[6][13]~q ;
wire \SpSram1_Pos|rMem[4][13]~feeder_combout ;
wire \SpSram1_Pos|rMem[4][13]~q ;
wire \SpSram1_Pos|rMem[5][13]~q ;
wire \SpSram1_Pos|rRdDt~30_combout ;
wire \SpSram1_Pos|rRdDt~31_combout ;
wire \SpSram1_Pos|rRdDt[13]~SCLR_LUT_combout ;
wire \Controller|oWrDtRam1[14]~14_combout ;
wire \SpSram1_Pos|rMem[2][14]~feeder_combout ;
wire \SpSram1_Pos|rMem[2][14]~q ;
wire \SpSram1_Pos|rMem[3][14]~feeder_combout ;
wire \SpSram1_Pos|rMem[3][14]~q ;
wire \SpSram1_Pos|rMem[6][14]~q ;
wire \SpSram1_Pos|rMem[7][14]~q ;
wire \SpSram1_Pos|rMem[4][14]~q ;
wire \SpSram1_Pos|rMem[5][14]~q ;
wire \SpSram1_Pos|rRdDt~32_combout ;
wire \SpSram1_Pos|rMem[1][14]~q ;
wire \SpSram1_Pos|rRdDt~33_combout ;
wire \SpSram1_Pos|rRdDt[14]~SCLR_LUT_combout ;
wire \Controller|oWrDtRam1[15]~15_combout ;
wire \SpSram1_Pos|rMem[3][15]~feeder_combout ;
wire \SpSram1_Pos|rMem[3][15]~q ;
wire \SpSram1_Pos|rMem[2][15]~feeder_combout ;
wire \SpSram1_Pos|rMem[2][15]~q ;
wire \SpSram1_Pos|rMem[1][15]~q ;
wire \SpSram1_Pos|rMem[4][15]~feeder_combout ;
wire \SpSram1_Pos|rMem[4][15]~q ;
wire \SpSram1_Pos|rMem[6][15]~q ;
wire \SpSram1_Pos|rMem[7][15]~feeder_combout ;
wire \SpSram1_Pos|rMem[7][15]~q ;
wire \SpSram1_Pos|rMem[5][15]~q ;
wire \SpSram1_Pos|rRdDt~34_combout ;
wire \SpSram1_Pos|rRdDt~35_combout ;
wire \SpSram1_Pos|rRdDt[15]~SCLR_LUT_combout ;
wire \ACC_Pos|Mux15~0_combout ;
wire \ACC_Pos|Mux8~2_combout ;
wire \Delay_Chain|oDelay31[0]~_Duplicate_1_q ;
wire \Delay_Chain|oDelay33[0]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay31[1]~_Duplicate_1_q ;
wire \Delay_Chain|oDelay33[1]~SCLR_LUT_combout ;
wire \Delay_Chain|oDelay31[2]~_Duplicate_13_q ;
wire \Delay_Chain|oDelay33[2]~SCLR_LUT_combout ;
wire \ACC_Pos|Mux0~0_combout ;
wire \Controller|oEnMul1[0]~0_combout ;
wire \Controller|oEnMul1[1]~1_combout ;
wire \ACC_Pos|Mux0~1_combout ;
wire \ACC_Pos|Mux0~2_combout ;
wire \ACC_Pos|Mux1~0_combout ;
wire \ACC_Pos|Mux1~1_combout ;
wire \ACC_Pos|Mux1~2_combout ;
wire \ACC_Pos|Mux2~0_combout ;
wire \ACC_Pos|Mux2~1_combout ;
wire \ACC_Pos|Mux2~2_combout ;
wire \ACC_Pos|Mux3~0_combout ;
wire \ACC_Pos|Mux3~1_combout ;
wire \ACC_Pos|Mux3~2_combout ;
wire \ACC_Pos|Mux4~1_combout ;
wire \ACC_Pos|Mux4~0_combout ;
wire \ACC_Pos|Mux4~2_combout ;
wire \ACC_Pos|Mux5~0_combout ;
wire \ACC_Pos|Mux5~1_combout ;
wire \ACC_Pos|Mux5~2_combout ;
wire \ACC_Pos|Mux6~1_combout ;
wire \ACC_Pos|Mux6~0_combout ;
wire \ACC_Pos|Mux6~2_combout ;
wire \ACC_Pos|Mux7~1_combout ;
wire \ACC_Pos|Mux7~0_combout ;
wire \ACC_Pos|Mux7~2_combout ;
wire \ACC_Pos|Mux8~3_combout ;
wire \ACC_Pos|Mux8~4_combout ;
wire \ACC_Pos|Mux8~5_combout ;
wire \ACC_Pos|Mux9~0_combout ;
wire \ACC_Pos|Mux9~1_combout ;
wire \ACC_Pos|Mux9~2_combout ;
wire \ACC_Pos|Mux10~0_combout ;
wire \ACC_Pos|Mux10~1_combout ;
wire \ACC_Pos|Mux10~2_combout ;
wire \ACC_Pos|Mux11~0_combout ;
wire \ACC_Pos|Mux11~1_combout ;
wire \ACC_Pos|Mux11~2_combout ;
wire \ACC_Pos|Mux12~0_combout ;
wire \ACC_Pos|Mux12~1_combout ;
wire \ACC_Pos|Mux12~2_combout ;
wire \ACC_Pos|Mux13~1_combout ;
wire \ACC_Pos|Mux13~0_combout ;
wire \ACC_Pos|Mux13~2_combout ;
wire \ACC_Pos|Mux14~0_combout ;
wire \ACC_Pos|Mux14~1_combout ;
wire \ACC_Pos|Mux14~2_combout ;
wire \ACC_Pos|Mux15~1_combout ;
wire \ACC_Pos|Mux15~2_combout ;
wire \ACC_Pos|Mux15~3_combout ;
wire \ACC_Pos|Add0~5_sumout ;
wire \ACC_Pos|Add0~6 ;
wire \ACC_Pos|Add0~9_sumout ;
wire \ACC_Pos|Add0~10 ;
wire \ACC_Pos|Add0~13_sumout ;
wire \ACC_Pos|Add0~14 ;
wire \ACC_Pos|Add0~17_sumout ;
wire \ACC_Pos|Add0~18 ;
wire \ACC_Pos|Add0~21_sumout ;
wire \ACC_Pos|Add0~22 ;
wire \ACC_Pos|Add0~25_sumout ;
wire \ACC_Pos|Add0~26 ;
wire \ACC_Pos|Add0~29_sumout ;
wire \ACC_Pos|Add0~30 ;
wire \ACC_Pos|Add0~33_sumout ;
wire \ACC_Pos|Add0~34 ;
wire \ACC_Pos|Add0~37_sumout ;
wire \ACC_Pos|Add0~38 ;
wire \ACC_Pos|Add0~41_sumout ;
wire \ACC_Pos|Add0~42 ;
wire \ACC_Pos|Add0~45_sumout ;
wire \ACC_Pos|Add0~46 ;
wire \ACC_Pos|Add0~49_sumout ;
wire \ACC_Pos|Add0~50 ;
wire \ACC_Pos|Add0~53_sumout ;
wire \ACC_Pos|Add0~54 ;
wire \ACC_Pos|Add0~57_sumout ;
wire \ACC_Pos|Add0~58 ;
wire \ACC_Pos|Add0~61_sumout ;
wire \ACC_Pos|Add0~62 ;
wire \ACC_Pos|Add0~1_sumout ;
wire \Sum|wAccSum[0]~6 ;
wire \Sum|wAccSum[0]~7 ;
wire \Sum|wAccSum[1]~10 ;
wire \Sum|wAccSum[1]~11 ;
wire \Sum|wAccSum[2]~14 ;
wire \Sum|wAccSum[2]~15 ;
wire \Sum|wAccSum[3]~18 ;
wire \Sum|wAccSum[3]~19 ;
wire \Sum|wAccSum[4]~22 ;
wire \Sum|wAccSum[4]~23 ;
wire \Sum|wAccSum[5]~26 ;
wire \Sum|wAccSum[5]~27 ;
wire \Sum|wAccSum[6]~30 ;
wire \Sum|wAccSum[6]~31 ;
wire \Sum|wAccSum[7]~34 ;
wire \Sum|wAccSum[7]~35 ;
wire \Sum|wAccSum[8]~38 ;
wire \Sum|wAccSum[8]~39 ;
wire \Sum|wAccSum[9]~42 ;
wire \Sum|wAccSum[9]~43 ;
wire \Sum|wAccSum[10]~46 ;
wire \Sum|wAccSum[10]~47 ;
wire \Sum|wAccSum[11]~50 ;
wire \Sum|wAccSum[11]~51 ;
wire \Sum|wAccSum[12]~54 ;
wire \Sum|wAccSum[12]~55 ;
wire \Sum|wAccSum[13]~58 ;
wire \Sum|wAccSum[13]~59 ;
wire \Sum|wAccSum[14]~62 ;
wire \Sum|wAccSum[14]~63 ;
wire \Sum|wAccSum[15]~1_sumout ;
wire \Sum|Add1~1_sumout ;
wire \Sum|wAccSum[0]~5_sumout ;
wire \Sum|Add1~2 ;
wire \Sum|Add1~5_sumout ;
wire \Sum|oFirOut~0_combout ;
wire \Sum|wAccSum[1]~9_sumout ;
wire \Sum|oFirOut~2_combout ;
wire \Sum|wAccSum[2]~13_sumout ;
wire \Sum|oFirOut~3_combout ;
wire \Sum|wAccSum[3]~17_sumout ;
wire \Sum|oFirOut~4_combout ;
wire \Sum|wAccSum[4]~21_sumout ;
wire \Sum|oFirOut~5_combout ;
wire \Sum|wAccSum[5]~25_sumout ;
wire \Sum|oFirOut~6_combout ;
wire \Sum|wAccSum[6]~29_sumout ;
wire \Sum|oFirOut~7_combout ;
wire \Sum|wAccSum[7]~33_sumout ;
wire \Sum|oFirOut~8_combout ;
wire \Sum|wAccSum[8]~37_sumout ;
wire \Sum|oFirOut~9_combout ;
wire \Sum|wAccSum[9]~41_sumout ;
wire \Sum|oFirOut~10_combout ;
wire \Sum|wAccSum[10]~45_sumout ;
wire \Sum|oFirOut~11_combout ;
wire \Sum|wAccSum[11]~49_sumout ;
wire \Sum|oFirOut~12_combout ;
wire \Sum|wAccSum[12]~53_sumout ;
wire \Sum|oFirOut~13_combout ;
wire \Sum|wAccSum[13]~57_sumout ;
wire \Sum|oFirOut~14_combout ;
wire \Sum|wAccSum[14]~61_sumout ;
wire \Sum|oFirOut~15_combout ;
wire \Sum|oFirOut[15]~feeder_combout ;
wire [2:0] \Delay_Chain|oDelay8 ;
wire [15:0] \ACC_Pos|rAccOut ;
wire [15:0] \Sum|oFirOut ;
wire [15:0] \ACC_Pos|wMul3 ;
wire [15:0] \ACC_Neg|rAccOut ;
wire [15:0] \ACC_Pos|wMul2 ;
wire [15:0] \ACC_Pos|wMul1 ;
wire [15:0] \ACC_Neg|wMul1 ;
wire [15:0] \ACC_Pos|wMul4 ;
wire [15:0] \ACC_Neg|wMul2 ;
wire [15:0] \ACC_Pos|wMul5 ;
wire [15:0] \ACC_Neg|wMul3 ;
wire [15:0] \ACC_Pos|wMul6 ;
wire [15:0] \ACC_Neg|wMul4 ;
wire [15:0] \ACC_Pos|wMul7 ;
wire [15:0] \ACC_Neg|wMul5 ;
wire [2:0] \Delay_Chain|oDelay29 ;
wire [2:0] \Delay_Chain|oDelay32 ;
wire [2:0] \Delay_Chain|oDelay23 ;
wire [2:0] \Delay_Chain|oDelay20 ;
wire [2:0] \Delay_Chain|oDelay26 ;
wire [3:0] \Controller|Selection_pos ;
wire [2:0] \Delay_Chain|oDelay14 ;
wire [2:0] \Delay_Chain|oDelay11 ;
wire [2:0] \Delay_Chain|oDelay2 ;
wire [2:0] \Delay_Chain|oDelay5 ;
wire [3:0] \Controller|Selection_neg ;

wire [63:0] \ACC_Pos|Mult1~mac_RESULTA_bus ;
wire [63:0] \ACC_Pos|Mult0~mac_RESULTA_bus ;
wire [63:0] \ACC_Pos|Mult3~mac_RESULTA_bus ;
wire [63:0] \ACC_Pos|Mult4~mac_RESULTA_bus ;
wire [63:0] \ACC_Pos|Mult5~mac_RESULTA_bus ;
wire [63:0] \ACC_Pos|Mult6~mac_RESULTA_bus ;
wire [63:0] \ACC_Pos|Mult2~mac_RESULTA_bus ;
wire [63:0] \ACC_Neg|Mult4~mac_RESULTA_bus ;
wire [63:0] \ACC_Neg|Mult3~mac_RESULTA_bus ;
wire [63:0] \ACC_Neg|Mult2~mac_RESULTA_bus ;
wire [63:0] \ACC_Neg|Mult0~mac_RESULTA_bus ;
wire [63:0] \ACC_Neg|Mult1~mac_RESULTA_bus ;

assign \ACC_Pos|wMul2 [0] = \ACC_Pos|Mult1~mac_RESULTA_bus [0];
assign \ACC_Pos|wMul2 [1] = \ACC_Pos|Mult1~mac_RESULTA_bus [1];
assign \ACC_Pos|wMul2 [2] = \ACC_Pos|Mult1~mac_RESULTA_bus [2];
assign \ACC_Pos|wMul2 [3] = \ACC_Pos|Mult1~mac_RESULTA_bus [3];
assign \ACC_Pos|wMul2 [4] = \ACC_Pos|Mult1~mac_RESULTA_bus [4];
assign \ACC_Pos|wMul2 [5] = \ACC_Pos|Mult1~mac_RESULTA_bus [5];
assign \ACC_Pos|wMul2 [6] = \ACC_Pos|Mult1~mac_RESULTA_bus [6];
assign \ACC_Pos|wMul2 [7] = \ACC_Pos|Mult1~mac_RESULTA_bus [7];
assign \ACC_Pos|wMul2 [8] = \ACC_Pos|Mult1~mac_RESULTA_bus [8];
assign \ACC_Pos|wMul2 [9] = \ACC_Pos|Mult1~mac_RESULTA_bus [9];
assign \ACC_Pos|wMul2 [10] = \ACC_Pos|Mult1~mac_RESULTA_bus [10];
assign \ACC_Pos|wMul2 [11] = \ACC_Pos|Mult1~mac_RESULTA_bus [11];
assign \ACC_Pos|wMul2 [12] = \ACC_Pos|Mult1~mac_RESULTA_bus [12];
assign \ACC_Pos|wMul2 [13] = \ACC_Pos|Mult1~mac_RESULTA_bus [13];
assign \ACC_Pos|wMul2 [14] = \ACC_Pos|Mult1~mac_RESULTA_bus [14];
assign \ACC_Pos|wMul2 [15] = \ACC_Pos|Mult1~mac_RESULTA_bus [15];
assign \ACC_Pos|Mult1~8  = \ACC_Pos|Mult1~mac_RESULTA_bus [16];
assign \ACC_Pos|Mult1~9  = \ACC_Pos|Mult1~mac_RESULTA_bus [17];
assign \ACC_Pos|Mult1~10  = \ACC_Pos|Mult1~mac_RESULTA_bus [18];
assign \ACC_Pos|Mult1~11  = \ACC_Pos|Mult1~mac_RESULTA_bus [19];
assign \ACC_Pos|Mult1~12  = \ACC_Pos|Mult1~mac_RESULTA_bus [20];
assign \ACC_Pos|Mult1~13  = \ACC_Pos|Mult1~mac_RESULTA_bus [21];
assign \ACC_Pos|Mult1~14  = \ACC_Pos|Mult1~mac_RESULTA_bus [22];
assign \ACC_Pos|Mult1~15  = \ACC_Pos|Mult1~mac_RESULTA_bus [23];
assign \ACC_Pos|Mult1~16  = \ACC_Pos|Mult1~mac_RESULTA_bus [24];
assign \ACC_Pos|Mult1~17  = \ACC_Pos|Mult1~mac_RESULTA_bus [25];
assign \ACC_Pos|Mult1~18  = \ACC_Pos|Mult1~mac_RESULTA_bus [26];
assign \ACC_Pos|Mult1~19  = \ACC_Pos|Mult1~mac_RESULTA_bus [27];
assign \ACC_Pos|Mult1~20  = \ACC_Pos|Mult1~mac_RESULTA_bus [28];
assign \ACC_Pos|Mult1~21  = \ACC_Pos|Mult1~mac_RESULTA_bus [29];
assign \ACC_Pos|Mult1~22  = \ACC_Pos|Mult1~mac_RESULTA_bus [30];
assign \ACC_Pos|Mult1~23  = \ACC_Pos|Mult1~mac_RESULTA_bus [31];
assign \ACC_Pos|Mult1~24  = \ACC_Pos|Mult1~mac_RESULTA_bus [32];
assign \ACC_Pos|Mult1~25  = \ACC_Pos|Mult1~mac_RESULTA_bus [33];
assign \ACC_Pos|Mult1~26  = \ACC_Pos|Mult1~mac_RESULTA_bus [34];
assign \ACC_Pos|Mult1~27  = \ACC_Pos|Mult1~mac_RESULTA_bus [35];
assign \ACC_Pos|Mult1~28  = \ACC_Pos|Mult1~mac_RESULTA_bus [36];
assign \ACC_Pos|Mult1~29  = \ACC_Pos|Mult1~mac_RESULTA_bus [37];
assign \ACC_Pos|Mult1~30  = \ACC_Pos|Mult1~mac_RESULTA_bus [38];
assign \ACC_Pos|Mult1~31  = \ACC_Pos|Mult1~mac_RESULTA_bus [39];
assign \ACC_Pos|Mult1~32  = \ACC_Pos|Mult1~mac_RESULTA_bus [40];
assign \ACC_Pos|Mult1~33  = \ACC_Pos|Mult1~mac_RESULTA_bus [41];
assign \ACC_Pos|Mult1~34  = \ACC_Pos|Mult1~mac_RESULTA_bus [42];
assign \ACC_Pos|Mult1~35  = \ACC_Pos|Mult1~mac_RESULTA_bus [43];
assign \ACC_Pos|Mult1~36  = \ACC_Pos|Mult1~mac_RESULTA_bus [44];
assign \ACC_Pos|Mult1~37  = \ACC_Pos|Mult1~mac_RESULTA_bus [45];
assign \ACC_Pos|Mult1~38  = \ACC_Pos|Mult1~mac_RESULTA_bus [46];
assign \ACC_Pos|Mult1~39  = \ACC_Pos|Mult1~mac_RESULTA_bus [47];
assign \ACC_Pos|Mult1~40  = \ACC_Pos|Mult1~mac_RESULTA_bus [48];
assign \ACC_Pos|Mult1~41  = \ACC_Pos|Mult1~mac_RESULTA_bus [49];
assign \ACC_Pos|Mult1~42  = \ACC_Pos|Mult1~mac_RESULTA_bus [50];
assign \ACC_Pos|Mult1~43  = \ACC_Pos|Mult1~mac_RESULTA_bus [51];
assign \ACC_Pos|Mult1~44  = \ACC_Pos|Mult1~mac_RESULTA_bus [52];
assign \ACC_Pos|Mult1~45  = \ACC_Pos|Mult1~mac_RESULTA_bus [53];
assign \ACC_Pos|Mult1~46  = \ACC_Pos|Mult1~mac_RESULTA_bus [54];
assign \ACC_Pos|Mult1~47  = \ACC_Pos|Mult1~mac_RESULTA_bus [55];
assign \ACC_Pos|Mult1~48  = \ACC_Pos|Mult1~mac_RESULTA_bus [56];
assign \ACC_Pos|Mult1~49  = \ACC_Pos|Mult1~mac_RESULTA_bus [57];
assign \ACC_Pos|Mult1~50  = \ACC_Pos|Mult1~mac_RESULTA_bus [58];
assign \ACC_Pos|Mult1~51  = \ACC_Pos|Mult1~mac_RESULTA_bus [59];
assign \ACC_Pos|Mult1~52  = \ACC_Pos|Mult1~mac_RESULTA_bus [60];
assign \ACC_Pos|Mult1~53  = \ACC_Pos|Mult1~mac_RESULTA_bus [61];
assign \ACC_Pos|Mult1~54  = \ACC_Pos|Mult1~mac_RESULTA_bus [62];
assign \ACC_Pos|Mult1~55  = \ACC_Pos|Mult1~mac_RESULTA_bus [63];

assign \ACC_Pos|wMul1 [0] = \ACC_Pos|Mult0~mac_RESULTA_bus [0];
assign \ACC_Pos|wMul1 [1] = \ACC_Pos|Mult0~mac_RESULTA_bus [1];
assign \ACC_Pos|wMul1 [2] = \ACC_Pos|Mult0~mac_RESULTA_bus [2];
assign \ACC_Pos|wMul1 [3] = \ACC_Pos|Mult0~mac_RESULTA_bus [3];
assign \ACC_Pos|wMul1 [4] = \ACC_Pos|Mult0~mac_RESULTA_bus [4];
assign \ACC_Pos|wMul1 [5] = \ACC_Pos|Mult0~mac_RESULTA_bus [5];
assign \ACC_Pos|wMul1 [6] = \ACC_Pos|Mult0~mac_RESULTA_bus [6];
assign \ACC_Pos|wMul1 [7] = \ACC_Pos|Mult0~mac_RESULTA_bus [7];
assign \ACC_Pos|wMul1 [8] = \ACC_Pos|Mult0~mac_RESULTA_bus [8];
assign \ACC_Pos|wMul1 [9] = \ACC_Pos|Mult0~mac_RESULTA_bus [9];
assign \ACC_Pos|wMul1 [10] = \ACC_Pos|Mult0~mac_RESULTA_bus [10];
assign \ACC_Pos|wMul1 [11] = \ACC_Pos|Mult0~mac_RESULTA_bus [11];
assign \ACC_Pos|wMul1 [12] = \ACC_Pos|Mult0~mac_RESULTA_bus [12];
assign \ACC_Pos|wMul1 [13] = \ACC_Pos|Mult0~mac_RESULTA_bus [13];
assign \ACC_Pos|wMul1 [14] = \ACC_Pos|Mult0~mac_RESULTA_bus [14];
assign \ACC_Pos|wMul1 [15] = \ACC_Pos|Mult0~mac_RESULTA_bus [15];
assign \ACC_Pos|Mult0~8  = \ACC_Pos|Mult0~mac_RESULTA_bus [16];
assign \ACC_Pos|Mult0~9  = \ACC_Pos|Mult0~mac_RESULTA_bus [17];
assign \ACC_Pos|Mult0~10  = \ACC_Pos|Mult0~mac_RESULTA_bus [18];
assign \ACC_Pos|Mult0~11  = \ACC_Pos|Mult0~mac_RESULTA_bus [19];
assign \ACC_Pos|Mult0~12  = \ACC_Pos|Mult0~mac_RESULTA_bus [20];
assign \ACC_Pos|Mult0~13  = \ACC_Pos|Mult0~mac_RESULTA_bus [21];
assign \ACC_Pos|Mult0~14  = \ACC_Pos|Mult0~mac_RESULTA_bus [22];
assign \ACC_Pos|Mult0~15  = \ACC_Pos|Mult0~mac_RESULTA_bus [23];
assign \ACC_Pos|Mult0~16  = \ACC_Pos|Mult0~mac_RESULTA_bus [24];
assign \ACC_Pos|Mult0~17  = \ACC_Pos|Mult0~mac_RESULTA_bus [25];
assign \ACC_Pos|Mult0~18  = \ACC_Pos|Mult0~mac_RESULTA_bus [26];
assign \ACC_Pos|Mult0~19  = \ACC_Pos|Mult0~mac_RESULTA_bus [27];
assign \ACC_Pos|Mult0~20  = \ACC_Pos|Mult0~mac_RESULTA_bus [28];
assign \ACC_Pos|Mult0~21  = \ACC_Pos|Mult0~mac_RESULTA_bus [29];
assign \ACC_Pos|Mult0~22  = \ACC_Pos|Mult0~mac_RESULTA_bus [30];
assign \ACC_Pos|Mult0~23  = \ACC_Pos|Mult0~mac_RESULTA_bus [31];
assign \ACC_Pos|Mult0~24  = \ACC_Pos|Mult0~mac_RESULTA_bus [32];
assign \ACC_Pos|Mult0~25  = \ACC_Pos|Mult0~mac_RESULTA_bus [33];
assign \ACC_Pos|Mult0~26  = \ACC_Pos|Mult0~mac_RESULTA_bus [34];
assign \ACC_Pos|Mult0~27  = \ACC_Pos|Mult0~mac_RESULTA_bus [35];
assign \ACC_Pos|Mult0~28  = \ACC_Pos|Mult0~mac_RESULTA_bus [36];
assign \ACC_Pos|Mult0~29  = \ACC_Pos|Mult0~mac_RESULTA_bus [37];
assign \ACC_Pos|Mult0~30  = \ACC_Pos|Mult0~mac_RESULTA_bus [38];
assign \ACC_Pos|Mult0~31  = \ACC_Pos|Mult0~mac_RESULTA_bus [39];
assign \ACC_Pos|Mult0~32  = \ACC_Pos|Mult0~mac_RESULTA_bus [40];
assign \ACC_Pos|Mult0~33  = \ACC_Pos|Mult0~mac_RESULTA_bus [41];
assign \ACC_Pos|Mult0~34  = \ACC_Pos|Mult0~mac_RESULTA_bus [42];
assign \ACC_Pos|Mult0~35  = \ACC_Pos|Mult0~mac_RESULTA_bus [43];
assign \ACC_Pos|Mult0~36  = \ACC_Pos|Mult0~mac_RESULTA_bus [44];
assign \ACC_Pos|Mult0~37  = \ACC_Pos|Mult0~mac_RESULTA_bus [45];
assign \ACC_Pos|Mult0~38  = \ACC_Pos|Mult0~mac_RESULTA_bus [46];
assign \ACC_Pos|Mult0~39  = \ACC_Pos|Mult0~mac_RESULTA_bus [47];
assign \ACC_Pos|Mult0~40  = \ACC_Pos|Mult0~mac_RESULTA_bus [48];
assign \ACC_Pos|Mult0~41  = \ACC_Pos|Mult0~mac_RESULTA_bus [49];
assign \ACC_Pos|Mult0~42  = \ACC_Pos|Mult0~mac_RESULTA_bus [50];
assign \ACC_Pos|Mult0~43  = \ACC_Pos|Mult0~mac_RESULTA_bus [51];
assign \ACC_Pos|Mult0~44  = \ACC_Pos|Mult0~mac_RESULTA_bus [52];
assign \ACC_Pos|Mult0~45  = \ACC_Pos|Mult0~mac_RESULTA_bus [53];
assign \ACC_Pos|Mult0~46  = \ACC_Pos|Mult0~mac_RESULTA_bus [54];
assign \ACC_Pos|Mult0~47  = \ACC_Pos|Mult0~mac_RESULTA_bus [55];
assign \ACC_Pos|Mult0~48  = \ACC_Pos|Mult0~mac_RESULTA_bus [56];
assign \ACC_Pos|Mult0~49  = \ACC_Pos|Mult0~mac_RESULTA_bus [57];
assign \ACC_Pos|Mult0~50  = \ACC_Pos|Mult0~mac_RESULTA_bus [58];
assign \ACC_Pos|Mult0~51  = \ACC_Pos|Mult0~mac_RESULTA_bus [59];
assign \ACC_Pos|Mult0~52  = \ACC_Pos|Mult0~mac_RESULTA_bus [60];
assign \ACC_Pos|Mult0~53  = \ACC_Pos|Mult0~mac_RESULTA_bus [61];
assign \ACC_Pos|Mult0~54  = \ACC_Pos|Mult0~mac_RESULTA_bus [62];
assign \ACC_Pos|Mult0~55  = \ACC_Pos|Mult0~mac_RESULTA_bus [63];

assign \ACC_Pos|wMul4 [0] = \ACC_Pos|Mult3~mac_RESULTA_bus [0];
assign \ACC_Pos|wMul4 [1] = \ACC_Pos|Mult3~mac_RESULTA_bus [1];
assign \ACC_Pos|wMul4 [2] = \ACC_Pos|Mult3~mac_RESULTA_bus [2];
assign \ACC_Pos|wMul4 [3] = \ACC_Pos|Mult3~mac_RESULTA_bus [3];
assign \ACC_Pos|wMul4 [4] = \ACC_Pos|Mult3~mac_RESULTA_bus [4];
assign \ACC_Pos|wMul4 [5] = \ACC_Pos|Mult3~mac_RESULTA_bus [5];
assign \ACC_Pos|wMul4 [6] = \ACC_Pos|Mult3~mac_RESULTA_bus [6];
assign \ACC_Pos|wMul4 [7] = \ACC_Pos|Mult3~mac_RESULTA_bus [7];
assign \ACC_Pos|wMul4 [8] = \ACC_Pos|Mult3~mac_RESULTA_bus [8];
assign \ACC_Pos|wMul4 [9] = \ACC_Pos|Mult3~mac_RESULTA_bus [9];
assign \ACC_Pos|wMul4 [10] = \ACC_Pos|Mult3~mac_RESULTA_bus [10];
assign \ACC_Pos|wMul4 [11] = \ACC_Pos|Mult3~mac_RESULTA_bus [11];
assign \ACC_Pos|wMul4 [12] = \ACC_Pos|Mult3~mac_RESULTA_bus [12];
assign \ACC_Pos|wMul4 [13] = \ACC_Pos|Mult3~mac_RESULTA_bus [13];
assign \ACC_Pos|wMul4 [14] = \ACC_Pos|Mult3~mac_RESULTA_bus [14];
assign \ACC_Pos|wMul4 [15] = \ACC_Pos|Mult3~mac_RESULTA_bus [15];
assign \ACC_Pos|Mult3~8  = \ACC_Pos|Mult3~mac_RESULTA_bus [16];
assign \ACC_Pos|Mult3~9  = \ACC_Pos|Mult3~mac_RESULTA_bus [17];
assign \ACC_Pos|Mult3~10  = \ACC_Pos|Mult3~mac_RESULTA_bus [18];
assign \ACC_Pos|Mult3~11  = \ACC_Pos|Mult3~mac_RESULTA_bus [19];
assign \ACC_Pos|Mult3~12  = \ACC_Pos|Mult3~mac_RESULTA_bus [20];
assign \ACC_Pos|Mult3~13  = \ACC_Pos|Mult3~mac_RESULTA_bus [21];
assign \ACC_Pos|Mult3~14  = \ACC_Pos|Mult3~mac_RESULTA_bus [22];
assign \ACC_Pos|Mult3~15  = \ACC_Pos|Mult3~mac_RESULTA_bus [23];
assign \ACC_Pos|Mult3~16  = \ACC_Pos|Mult3~mac_RESULTA_bus [24];
assign \ACC_Pos|Mult3~17  = \ACC_Pos|Mult3~mac_RESULTA_bus [25];
assign \ACC_Pos|Mult3~18  = \ACC_Pos|Mult3~mac_RESULTA_bus [26];
assign \ACC_Pos|Mult3~19  = \ACC_Pos|Mult3~mac_RESULTA_bus [27];
assign \ACC_Pos|Mult3~20  = \ACC_Pos|Mult3~mac_RESULTA_bus [28];
assign \ACC_Pos|Mult3~21  = \ACC_Pos|Mult3~mac_RESULTA_bus [29];
assign \ACC_Pos|Mult3~22  = \ACC_Pos|Mult3~mac_RESULTA_bus [30];
assign \ACC_Pos|Mult3~23  = \ACC_Pos|Mult3~mac_RESULTA_bus [31];
assign \ACC_Pos|Mult3~24  = \ACC_Pos|Mult3~mac_RESULTA_bus [32];
assign \ACC_Pos|Mult3~25  = \ACC_Pos|Mult3~mac_RESULTA_bus [33];
assign \ACC_Pos|Mult3~26  = \ACC_Pos|Mult3~mac_RESULTA_bus [34];
assign \ACC_Pos|Mult3~27  = \ACC_Pos|Mult3~mac_RESULTA_bus [35];
assign \ACC_Pos|Mult3~28  = \ACC_Pos|Mult3~mac_RESULTA_bus [36];
assign \ACC_Pos|Mult3~29  = \ACC_Pos|Mult3~mac_RESULTA_bus [37];
assign \ACC_Pos|Mult3~30  = \ACC_Pos|Mult3~mac_RESULTA_bus [38];
assign \ACC_Pos|Mult3~31  = \ACC_Pos|Mult3~mac_RESULTA_bus [39];
assign \ACC_Pos|Mult3~32  = \ACC_Pos|Mult3~mac_RESULTA_bus [40];
assign \ACC_Pos|Mult3~33  = \ACC_Pos|Mult3~mac_RESULTA_bus [41];
assign \ACC_Pos|Mult3~34  = \ACC_Pos|Mult3~mac_RESULTA_bus [42];
assign \ACC_Pos|Mult3~35  = \ACC_Pos|Mult3~mac_RESULTA_bus [43];
assign \ACC_Pos|Mult3~36  = \ACC_Pos|Mult3~mac_RESULTA_bus [44];
assign \ACC_Pos|Mult3~37  = \ACC_Pos|Mult3~mac_RESULTA_bus [45];
assign \ACC_Pos|Mult3~38  = \ACC_Pos|Mult3~mac_RESULTA_bus [46];
assign \ACC_Pos|Mult3~39  = \ACC_Pos|Mult3~mac_RESULTA_bus [47];
assign \ACC_Pos|Mult3~40  = \ACC_Pos|Mult3~mac_RESULTA_bus [48];
assign \ACC_Pos|Mult3~41  = \ACC_Pos|Mult3~mac_RESULTA_bus [49];
assign \ACC_Pos|Mult3~42  = \ACC_Pos|Mult3~mac_RESULTA_bus [50];
assign \ACC_Pos|Mult3~43  = \ACC_Pos|Mult3~mac_RESULTA_bus [51];
assign \ACC_Pos|Mult3~44  = \ACC_Pos|Mult3~mac_RESULTA_bus [52];
assign \ACC_Pos|Mult3~45  = \ACC_Pos|Mult3~mac_RESULTA_bus [53];
assign \ACC_Pos|Mult3~46  = \ACC_Pos|Mult3~mac_RESULTA_bus [54];
assign \ACC_Pos|Mult3~47  = \ACC_Pos|Mult3~mac_RESULTA_bus [55];
assign \ACC_Pos|Mult3~48  = \ACC_Pos|Mult3~mac_RESULTA_bus [56];
assign \ACC_Pos|Mult3~49  = \ACC_Pos|Mult3~mac_RESULTA_bus [57];
assign \ACC_Pos|Mult3~50  = \ACC_Pos|Mult3~mac_RESULTA_bus [58];
assign \ACC_Pos|Mult3~51  = \ACC_Pos|Mult3~mac_RESULTA_bus [59];
assign \ACC_Pos|Mult3~52  = \ACC_Pos|Mult3~mac_RESULTA_bus [60];
assign \ACC_Pos|Mult3~53  = \ACC_Pos|Mult3~mac_RESULTA_bus [61];
assign \ACC_Pos|Mult3~54  = \ACC_Pos|Mult3~mac_RESULTA_bus [62];
assign \ACC_Pos|Mult3~55  = \ACC_Pos|Mult3~mac_RESULTA_bus [63];

assign \ACC_Pos|wMul5 [0] = \ACC_Pos|Mult4~mac_RESULTA_bus [0];
assign \ACC_Pos|wMul5 [1] = \ACC_Pos|Mult4~mac_RESULTA_bus [1];
assign \ACC_Pos|wMul5 [2] = \ACC_Pos|Mult4~mac_RESULTA_bus [2];
assign \ACC_Pos|wMul5 [3] = \ACC_Pos|Mult4~mac_RESULTA_bus [3];
assign \ACC_Pos|wMul5 [4] = \ACC_Pos|Mult4~mac_RESULTA_bus [4];
assign \ACC_Pos|wMul5 [5] = \ACC_Pos|Mult4~mac_RESULTA_bus [5];
assign \ACC_Pos|wMul5 [6] = \ACC_Pos|Mult4~mac_RESULTA_bus [6];
assign \ACC_Pos|wMul5 [7] = \ACC_Pos|Mult4~mac_RESULTA_bus [7];
assign \ACC_Pos|wMul5 [8] = \ACC_Pos|Mult4~mac_RESULTA_bus [8];
assign \ACC_Pos|wMul5 [9] = \ACC_Pos|Mult4~mac_RESULTA_bus [9];
assign \ACC_Pos|wMul5 [10] = \ACC_Pos|Mult4~mac_RESULTA_bus [10];
assign \ACC_Pos|wMul5 [11] = \ACC_Pos|Mult4~mac_RESULTA_bus [11];
assign \ACC_Pos|wMul5 [12] = \ACC_Pos|Mult4~mac_RESULTA_bus [12];
assign \ACC_Pos|wMul5 [13] = \ACC_Pos|Mult4~mac_RESULTA_bus [13];
assign \ACC_Pos|wMul5 [14] = \ACC_Pos|Mult4~mac_RESULTA_bus [14];
assign \ACC_Pos|wMul5 [15] = \ACC_Pos|Mult4~mac_RESULTA_bus [15];
assign \ACC_Pos|Mult4~8  = \ACC_Pos|Mult4~mac_RESULTA_bus [16];
assign \ACC_Pos|Mult4~9  = \ACC_Pos|Mult4~mac_RESULTA_bus [17];
assign \ACC_Pos|Mult4~10  = \ACC_Pos|Mult4~mac_RESULTA_bus [18];
assign \ACC_Pos|Mult4~11  = \ACC_Pos|Mult4~mac_RESULTA_bus [19];
assign \ACC_Pos|Mult4~12  = \ACC_Pos|Mult4~mac_RESULTA_bus [20];
assign \ACC_Pos|Mult4~13  = \ACC_Pos|Mult4~mac_RESULTA_bus [21];
assign \ACC_Pos|Mult4~14  = \ACC_Pos|Mult4~mac_RESULTA_bus [22];
assign \ACC_Pos|Mult4~15  = \ACC_Pos|Mult4~mac_RESULTA_bus [23];
assign \ACC_Pos|Mult4~16  = \ACC_Pos|Mult4~mac_RESULTA_bus [24];
assign \ACC_Pos|Mult4~17  = \ACC_Pos|Mult4~mac_RESULTA_bus [25];
assign \ACC_Pos|Mult4~18  = \ACC_Pos|Mult4~mac_RESULTA_bus [26];
assign \ACC_Pos|Mult4~19  = \ACC_Pos|Mult4~mac_RESULTA_bus [27];
assign \ACC_Pos|Mult4~20  = \ACC_Pos|Mult4~mac_RESULTA_bus [28];
assign \ACC_Pos|Mult4~21  = \ACC_Pos|Mult4~mac_RESULTA_bus [29];
assign \ACC_Pos|Mult4~22  = \ACC_Pos|Mult4~mac_RESULTA_bus [30];
assign \ACC_Pos|Mult4~23  = \ACC_Pos|Mult4~mac_RESULTA_bus [31];
assign \ACC_Pos|Mult4~24  = \ACC_Pos|Mult4~mac_RESULTA_bus [32];
assign \ACC_Pos|Mult4~25  = \ACC_Pos|Mult4~mac_RESULTA_bus [33];
assign \ACC_Pos|Mult4~26  = \ACC_Pos|Mult4~mac_RESULTA_bus [34];
assign \ACC_Pos|Mult4~27  = \ACC_Pos|Mult4~mac_RESULTA_bus [35];
assign \ACC_Pos|Mult4~28  = \ACC_Pos|Mult4~mac_RESULTA_bus [36];
assign \ACC_Pos|Mult4~29  = \ACC_Pos|Mult4~mac_RESULTA_bus [37];
assign \ACC_Pos|Mult4~30  = \ACC_Pos|Mult4~mac_RESULTA_bus [38];
assign \ACC_Pos|Mult4~31  = \ACC_Pos|Mult4~mac_RESULTA_bus [39];
assign \ACC_Pos|Mult4~32  = \ACC_Pos|Mult4~mac_RESULTA_bus [40];
assign \ACC_Pos|Mult4~33  = \ACC_Pos|Mult4~mac_RESULTA_bus [41];
assign \ACC_Pos|Mult4~34  = \ACC_Pos|Mult4~mac_RESULTA_bus [42];
assign \ACC_Pos|Mult4~35  = \ACC_Pos|Mult4~mac_RESULTA_bus [43];
assign \ACC_Pos|Mult4~36  = \ACC_Pos|Mult4~mac_RESULTA_bus [44];
assign \ACC_Pos|Mult4~37  = \ACC_Pos|Mult4~mac_RESULTA_bus [45];
assign \ACC_Pos|Mult4~38  = \ACC_Pos|Mult4~mac_RESULTA_bus [46];
assign \ACC_Pos|Mult4~39  = \ACC_Pos|Mult4~mac_RESULTA_bus [47];
assign \ACC_Pos|Mult4~40  = \ACC_Pos|Mult4~mac_RESULTA_bus [48];
assign \ACC_Pos|Mult4~41  = \ACC_Pos|Mult4~mac_RESULTA_bus [49];
assign \ACC_Pos|Mult4~42  = \ACC_Pos|Mult4~mac_RESULTA_bus [50];
assign \ACC_Pos|Mult4~43  = \ACC_Pos|Mult4~mac_RESULTA_bus [51];
assign \ACC_Pos|Mult4~44  = \ACC_Pos|Mult4~mac_RESULTA_bus [52];
assign \ACC_Pos|Mult4~45  = \ACC_Pos|Mult4~mac_RESULTA_bus [53];
assign \ACC_Pos|Mult4~46  = \ACC_Pos|Mult4~mac_RESULTA_bus [54];
assign \ACC_Pos|Mult4~47  = \ACC_Pos|Mult4~mac_RESULTA_bus [55];
assign \ACC_Pos|Mult4~48  = \ACC_Pos|Mult4~mac_RESULTA_bus [56];
assign \ACC_Pos|Mult4~49  = \ACC_Pos|Mult4~mac_RESULTA_bus [57];
assign \ACC_Pos|Mult4~50  = \ACC_Pos|Mult4~mac_RESULTA_bus [58];
assign \ACC_Pos|Mult4~51  = \ACC_Pos|Mult4~mac_RESULTA_bus [59];
assign \ACC_Pos|Mult4~52  = \ACC_Pos|Mult4~mac_RESULTA_bus [60];
assign \ACC_Pos|Mult4~53  = \ACC_Pos|Mult4~mac_RESULTA_bus [61];
assign \ACC_Pos|Mult4~54  = \ACC_Pos|Mult4~mac_RESULTA_bus [62];
assign \ACC_Pos|Mult4~55  = \ACC_Pos|Mult4~mac_RESULTA_bus [63];

assign \ACC_Pos|wMul6 [0] = \ACC_Pos|Mult5~mac_RESULTA_bus [0];
assign \ACC_Pos|wMul6 [1] = \ACC_Pos|Mult5~mac_RESULTA_bus [1];
assign \ACC_Pos|wMul6 [2] = \ACC_Pos|Mult5~mac_RESULTA_bus [2];
assign \ACC_Pos|wMul6 [3] = \ACC_Pos|Mult5~mac_RESULTA_bus [3];
assign \ACC_Pos|wMul6 [4] = \ACC_Pos|Mult5~mac_RESULTA_bus [4];
assign \ACC_Pos|wMul6 [5] = \ACC_Pos|Mult5~mac_RESULTA_bus [5];
assign \ACC_Pos|wMul6 [6] = \ACC_Pos|Mult5~mac_RESULTA_bus [6];
assign \ACC_Pos|wMul6 [7] = \ACC_Pos|Mult5~mac_RESULTA_bus [7];
assign \ACC_Pos|wMul6 [8] = \ACC_Pos|Mult5~mac_RESULTA_bus [8];
assign \ACC_Pos|wMul6 [9] = \ACC_Pos|Mult5~mac_RESULTA_bus [9];
assign \ACC_Pos|wMul6 [10] = \ACC_Pos|Mult5~mac_RESULTA_bus [10];
assign \ACC_Pos|wMul6 [11] = \ACC_Pos|Mult5~mac_RESULTA_bus [11];
assign \ACC_Pos|wMul6 [12] = \ACC_Pos|Mult5~mac_RESULTA_bus [12];
assign \ACC_Pos|wMul6 [13] = \ACC_Pos|Mult5~mac_RESULTA_bus [13];
assign \ACC_Pos|wMul6 [14] = \ACC_Pos|Mult5~mac_RESULTA_bus [14];
assign \ACC_Pos|wMul6 [15] = \ACC_Pos|Mult5~mac_RESULTA_bus [15];
assign \ACC_Pos|Mult5~8  = \ACC_Pos|Mult5~mac_RESULTA_bus [16];
assign \ACC_Pos|Mult5~9  = \ACC_Pos|Mult5~mac_RESULTA_bus [17];
assign \ACC_Pos|Mult5~10  = \ACC_Pos|Mult5~mac_RESULTA_bus [18];
assign \ACC_Pos|Mult5~11  = \ACC_Pos|Mult5~mac_RESULTA_bus [19];
assign \ACC_Pos|Mult5~12  = \ACC_Pos|Mult5~mac_RESULTA_bus [20];
assign \ACC_Pos|Mult5~13  = \ACC_Pos|Mult5~mac_RESULTA_bus [21];
assign \ACC_Pos|Mult5~14  = \ACC_Pos|Mult5~mac_RESULTA_bus [22];
assign \ACC_Pos|Mult5~15  = \ACC_Pos|Mult5~mac_RESULTA_bus [23];
assign \ACC_Pos|Mult5~16  = \ACC_Pos|Mult5~mac_RESULTA_bus [24];
assign \ACC_Pos|Mult5~17  = \ACC_Pos|Mult5~mac_RESULTA_bus [25];
assign \ACC_Pos|Mult5~18  = \ACC_Pos|Mult5~mac_RESULTA_bus [26];
assign \ACC_Pos|Mult5~19  = \ACC_Pos|Mult5~mac_RESULTA_bus [27];
assign \ACC_Pos|Mult5~20  = \ACC_Pos|Mult5~mac_RESULTA_bus [28];
assign \ACC_Pos|Mult5~21  = \ACC_Pos|Mult5~mac_RESULTA_bus [29];
assign \ACC_Pos|Mult5~22  = \ACC_Pos|Mult5~mac_RESULTA_bus [30];
assign \ACC_Pos|Mult5~23  = \ACC_Pos|Mult5~mac_RESULTA_bus [31];
assign \ACC_Pos|Mult5~24  = \ACC_Pos|Mult5~mac_RESULTA_bus [32];
assign \ACC_Pos|Mult5~25  = \ACC_Pos|Mult5~mac_RESULTA_bus [33];
assign \ACC_Pos|Mult5~26  = \ACC_Pos|Mult5~mac_RESULTA_bus [34];
assign \ACC_Pos|Mult5~27  = \ACC_Pos|Mult5~mac_RESULTA_bus [35];
assign \ACC_Pos|Mult5~28  = \ACC_Pos|Mult5~mac_RESULTA_bus [36];
assign \ACC_Pos|Mult5~29  = \ACC_Pos|Mult5~mac_RESULTA_bus [37];
assign \ACC_Pos|Mult5~30  = \ACC_Pos|Mult5~mac_RESULTA_bus [38];
assign \ACC_Pos|Mult5~31  = \ACC_Pos|Mult5~mac_RESULTA_bus [39];
assign \ACC_Pos|Mult5~32  = \ACC_Pos|Mult5~mac_RESULTA_bus [40];
assign \ACC_Pos|Mult5~33  = \ACC_Pos|Mult5~mac_RESULTA_bus [41];
assign \ACC_Pos|Mult5~34  = \ACC_Pos|Mult5~mac_RESULTA_bus [42];
assign \ACC_Pos|Mult5~35  = \ACC_Pos|Mult5~mac_RESULTA_bus [43];
assign \ACC_Pos|Mult5~36  = \ACC_Pos|Mult5~mac_RESULTA_bus [44];
assign \ACC_Pos|Mult5~37  = \ACC_Pos|Mult5~mac_RESULTA_bus [45];
assign \ACC_Pos|Mult5~38  = \ACC_Pos|Mult5~mac_RESULTA_bus [46];
assign \ACC_Pos|Mult5~39  = \ACC_Pos|Mult5~mac_RESULTA_bus [47];
assign \ACC_Pos|Mult5~40  = \ACC_Pos|Mult5~mac_RESULTA_bus [48];
assign \ACC_Pos|Mult5~41  = \ACC_Pos|Mult5~mac_RESULTA_bus [49];
assign \ACC_Pos|Mult5~42  = \ACC_Pos|Mult5~mac_RESULTA_bus [50];
assign \ACC_Pos|Mult5~43  = \ACC_Pos|Mult5~mac_RESULTA_bus [51];
assign \ACC_Pos|Mult5~44  = \ACC_Pos|Mult5~mac_RESULTA_bus [52];
assign \ACC_Pos|Mult5~45  = \ACC_Pos|Mult5~mac_RESULTA_bus [53];
assign \ACC_Pos|Mult5~46  = \ACC_Pos|Mult5~mac_RESULTA_bus [54];
assign \ACC_Pos|Mult5~47  = \ACC_Pos|Mult5~mac_RESULTA_bus [55];
assign \ACC_Pos|Mult5~48  = \ACC_Pos|Mult5~mac_RESULTA_bus [56];
assign \ACC_Pos|Mult5~49  = \ACC_Pos|Mult5~mac_RESULTA_bus [57];
assign \ACC_Pos|Mult5~50  = \ACC_Pos|Mult5~mac_RESULTA_bus [58];
assign \ACC_Pos|Mult5~51  = \ACC_Pos|Mult5~mac_RESULTA_bus [59];
assign \ACC_Pos|Mult5~52  = \ACC_Pos|Mult5~mac_RESULTA_bus [60];
assign \ACC_Pos|Mult5~53  = \ACC_Pos|Mult5~mac_RESULTA_bus [61];
assign \ACC_Pos|Mult5~54  = \ACC_Pos|Mult5~mac_RESULTA_bus [62];
assign \ACC_Pos|Mult5~55  = \ACC_Pos|Mult5~mac_RESULTA_bus [63];

assign \ACC_Pos|wMul7 [0] = \ACC_Pos|Mult6~mac_RESULTA_bus [0];
assign \ACC_Pos|wMul7 [1] = \ACC_Pos|Mult6~mac_RESULTA_bus [1];
assign \ACC_Pos|wMul7 [2] = \ACC_Pos|Mult6~mac_RESULTA_bus [2];
assign \ACC_Pos|wMul7 [3] = \ACC_Pos|Mult6~mac_RESULTA_bus [3];
assign \ACC_Pos|wMul7 [4] = \ACC_Pos|Mult6~mac_RESULTA_bus [4];
assign \ACC_Pos|wMul7 [5] = \ACC_Pos|Mult6~mac_RESULTA_bus [5];
assign \ACC_Pos|wMul7 [6] = \ACC_Pos|Mult6~mac_RESULTA_bus [6];
assign \ACC_Pos|wMul7 [7] = \ACC_Pos|Mult6~mac_RESULTA_bus [7];
assign \ACC_Pos|wMul7 [8] = \ACC_Pos|Mult6~mac_RESULTA_bus [8];
assign \ACC_Pos|wMul7 [9] = \ACC_Pos|Mult6~mac_RESULTA_bus [9];
assign \ACC_Pos|wMul7 [10] = \ACC_Pos|Mult6~mac_RESULTA_bus [10];
assign \ACC_Pos|wMul7 [11] = \ACC_Pos|Mult6~mac_RESULTA_bus [11];
assign \ACC_Pos|wMul7 [12] = \ACC_Pos|Mult6~mac_RESULTA_bus [12];
assign \ACC_Pos|wMul7 [13] = \ACC_Pos|Mult6~mac_RESULTA_bus [13];
assign \ACC_Pos|wMul7 [14] = \ACC_Pos|Mult6~mac_RESULTA_bus [14];
assign \ACC_Pos|wMul7 [15] = \ACC_Pos|Mult6~mac_RESULTA_bus [15];
assign \ACC_Pos|Mult6~8  = \ACC_Pos|Mult6~mac_RESULTA_bus [16];
assign \ACC_Pos|Mult6~9  = \ACC_Pos|Mult6~mac_RESULTA_bus [17];
assign \ACC_Pos|Mult6~10  = \ACC_Pos|Mult6~mac_RESULTA_bus [18];
assign \ACC_Pos|Mult6~11  = \ACC_Pos|Mult6~mac_RESULTA_bus [19];
assign \ACC_Pos|Mult6~12  = \ACC_Pos|Mult6~mac_RESULTA_bus [20];
assign \ACC_Pos|Mult6~13  = \ACC_Pos|Mult6~mac_RESULTA_bus [21];
assign \ACC_Pos|Mult6~14  = \ACC_Pos|Mult6~mac_RESULTA_bus [22];
assign \ACC_Pos|Mult6~15  = \ACC_Pos|Mult6~mac_RESULTA_bus [23];
assign \ACC_Pos|Mult6~16  = \ACC_Pos|Mult6~mac_RESULTA_bus [24];
assign \ACC_Pos|Mult6~17  = \ACC_Pos|Mult6~mac_RESULTA_bus [25];
assign \ACC_Pos|Mult6~18  = \ACC_Pos|Mult6~mac_RESULTA_bus [26];
assign \ACC_Pos|Mult6~19  = \ACC_Pos|Mult6~mac_RESULTA_bus [27];
assign \ACC_Pos|Mult6~20  = \ACC_Pos|Mult6~mac_RESULTA_bus [28];
assign \ACC_Pos|Mult6~21  = \ACC_Pos|Mult6~mac_RESULTA_bus [29];
assign \ACC_Pos|Mult6~22  = \ACC_Pos|Mult6~mac_RESULTA_bus [30];
assign \ACC_Pos|Mult6~23  = \ACC_Pos|Mult6~mac_RESULTA_bus [31];
assign \ACC_Pos|Mult6~24  = \ACC_Pos|Mult6~mac_RESULTA_bus [32];
assign \ACC_Pos|Mult6~25  = \ACC_Pos|Mult6~mac_RESULTA_bus [33];
assign \ACC_Pos|Mult6~26  = \ACC_Pos|Mult6~mac_RESULTA_bus [34];
assign \ACC_Pos|Mult6~27  = \ACC_Pos|Mult6~mac_RESULTA_bus [35];
assign \ACC_Pos|Mult6~28  = \ACC_Pos|Mult6~mac_RESULTA_bus [36];
assign \ACC_Pos|Mult6~29  = \ACC_Pos|Mult6~mac_RESULTA_bus [37];
assign \ACC_Pos|Mult6~30  = \ACC_Pos|Mult6~mac_RESULTA_bus [38];
assign \ACC_Pos|Mult6~31  = \ACC_Pos|Mult6~mac_RESULTA_bus [39];
assign \ACC_Pos|Mult6~32  = \ACC_Pos|Mult6~mac_RESULTA_bus [40];
assign \ACC_Pos|Mult6~33  = \ACC_Pos|Mult6~mac_RESULTA_bus [41];
assign \ACC_Pos|Mult6~34  = \ACC_Pos|Mult6~mac_RESULTA_bus [42];
assign \ACC_Pos|Mult6~35  = \ACC_Pos|Mult6~mac_RESULTA_bus [43];
assign \ACC_Pos|Mult6~36  = \ACC_Pos|Mult6~mac_RESULTA_bus [44];
assign \ACC_Pos|Mult6~37  = \ACC_Pos|Mult6~mac_RESULTA_bus [45];
assign \ACC_Pos|Mult6~38  = \ACC_Pos|Mult6~mac_RESULTA_bus [46];
assign \ACC_Pos|Mult6~39  = \ACC_Pos|Mult6~mac_RESULTA_bus [47];
assign \ACC_Pos|Mult6~40  = \ACC_Pos|Mult6~mac_RESULTA_bus [48];
assign \ACC_Pos|Mult6~41  = \ACC_Pos|Mult6~mac_RESULTA_bus [49];
assign \ACC_Pos|Mult6~42  = \ACC_Pos|Mult6~mac_RESULTA_bus [50];
assign \ACC_Pos|Mult6~43  = \ACC_Pos|Mult6~mac_RESULTA_bus [51];
assign \ACC_Pos|Mult6~44  = \ACC_Pos|Mult6~mac_RESULTA_bus [52];
assign \ACC_Pos|Mult6~45  = \ACC_Pos|Mult6~mac_RESULTA_bus [53];
assign \ACC_Pos|Mult6~46  = \ACC_Pos|Mult6~mac_RESULTA_bus [54];
assign \ACC_Pos|Mult6~47  = \ACC_Pos|Mult6~mac_RESULTA_bus [55];
assign \ACC_Pos|Mult6~48  = \ACC_Pos|Mult6~mac_RESULTA_bus [56];
assign \ACC_Pos|Mult6~49  = \ACC_Pos|Mult6~mac_RESULTA_bus [57];
assign \ACC_Pos|Mult6~50  = \ACC_Pos|Mult6~mac_RESULTA_bus [58];
assign \ACC_Pos|Mult6~51  = \ACC_Pos|Mult6~mac_RESULTA_bus [59];
assign \ACC_Pos|Mult6~52  = \ACC_Pos|Mult6~mac_RESULTA_bus [60];
assign \ACC_Pos|Mult6~53  = \ACC_Pos|Mult6~mac_RESULTA_bus [61];
assign \ACC_Pos|Mult6~54  = \ACC_Pos|Mult6~mac_RESULTA_bus [62];
assign \ACC_Pos|Mult6~55  = \ACC_Pos|Mult6~mac_RESULTA_bus [63];

assign \ACC_Pos|wMul3 [0] = \ACC_Pos|Mult2~mac_RESULTA_bus [0];
assign \ACC_Pos|wMul3 [1] = \ACC_Pos|Mult2~mac_RESULTA_bus [1];
assign \ACC_Pos|wMul3 [2] = \ACC_Pos|Mult2~mac_RESULTA_bus [2];
assign \ACC_Pos|wMul3 [3] = \ACC_Pos|Mult2~mac_RESULTA_bus [3];
assign \ACC_Pos|wMul3 [4] = \ACC_Pos|Mult2~mac_RESULTA_bus [4];
assign \ACC_Pos|wMul3 [5] = \ACC_Pos|Mult2~mac_RESULTA_bus [5];
assign \ACC_Pos|wMul3 [6] = \ACC_Pos|Mult2~mac_RESULTA_bus [6];
assign \ACC_Pos|wMul3 [7] = \ACC_Pos|Mult2~mac_RESULTA_bus [7];
assign \ACC_Pos|wMul3 [8] = \ACC_Pos|Mult2~mac_RESULTA_bus [8];
assign \ACC_Pos|wMul3 [9] = \ACC_Pos|Mult2~mac_RESULTA_bus [9];
assign \ACC_Pos|wMul3 [10] = \ACC_Pos|Mult2~mac_RESULTA_bus [10];
assign \ACC_Pos|wMul3 [11] = \ACC_Pos|Mult2~mac_RESULTA_bus [11];
assign \ACC_Pos|wMul3 [12] = \ACC_Pos|Mult2~mac_RESULTA_bus [12];
assign \ACC_Pos|wMul3 [13] = \ACC_Pos|Mult2~mac_RESULTA_bus [13];
assign \ACC_Pos|wMul3 [14] = \ACC_Pos|Mult2~mac_RESULTA_bus [14];
assign \ACC_Pos|wMul3 [15] = \ACC_Pos|Mult2~mac_RESULTA_bus [15];
assign \ACC_Pos|Mult2~8  = \ACC_Pos|Mult2~mac_RESULTA_bus [16];
assign \ACC_Pos|Mult2~9  = \ACC_Pos|Mult2~mac_RESULTA_bus [17];
assign \ACC_Pos|Mult2~10  = \ACC_Pos|Mult2~mac_RESULTA_bus [18];
assign \ACC_Pos|Mult2~11  = \ACC_Pos|Mult2~mac_RESULTA_bus [19];
assign \ACC_Pos|Mult2~12  = \ACC_Pos|Mult2~mac_RESULTA_bus [20];
assign \ACC_Pos|Mult2~13  = \ACC_Pos|Mult2~mac_RESULTA_bus [21];
assign \ACC_Pos|Mult2~14  = \ACC_Pos|Mult2~mac_RESULTA_bus [22];
assign \ACC_Pos|Mult2~15  = \ACC_Pos|Mult2~mac_RESULTA_bus [23];
assign \ACC_Pos|Mult2~16  = \ACC_Pos|Mult2~mac_RESULTA_bus [24];
assign \ACC_Pos|Mult2~17  = \ACC_Pos|Mult2~mac_RESULTA_bus [25];
assign \ACC_Pos|Mult2~18  = \ACC_Pos|Mult2~mac_RESULTA_bus [26];
assign \ACC_Pos|Mult2~19  = \ACC_Pos|Mult2~mac_RESULTA_bus [27];
assign \ACC_Pos|Mult2~20  = \ACC_Pos|Mult2~mac_RESULTA_bus [28];
assign \ACC_Pos|Mult2~21  = \ACC_Pos|Mult2~mac_RESULTA_bus [29];
assign \ACC_Pos|Mult2~22  = \ACC_Pos|Mult2~mac_RESULTA_bus [30];
assign \ACC_Pos|Mult2~23  = \ACC_Pos|Mult2~mac_RESULTA_bus [31];
assign \ACC_Pos|Mult2~24  = \ACC_Pos|Mult2~mac_RESULTA_bus [32];
assign \ACC_Pos|Mult2~25  = \ACC_Pos|Mult2~mac_RESULTA_bus [33];
assign \ACC_Pos|Mult2~26  = \ACC_Pos|Mult2~mac_RESULTA_bus [34];
assign \ACC_Pos|Mult2~27  = \ACC_Pos|Mult2~mac_RESULTA_bus [35];
assign \ACC_Pos|Mult2~28  = \ACC_Pos|Mult2~mac_RESULTA_bus [36];
assign \ACC_Pos|Mult2~29  = \ACC_Pos|Mult2~mac_RESULTA_bus [37];
assign \ACC_Pos|Mult2~30  = \ACC_Pos|Mult2~mac_RESULTA_bus [38];
assign \ACC_Pos|Mult2~31  = \ACC_Pos|Mult2~mac_RESULTA_bus [39];
assign \ACC_Pos|Mult2~32  = \ACC_Pos|Mult2~mac_RESULTA_bus [40];
assign \ACC_Pos|Mult2~33  = \ACC_Pos|Mult2~mac_RESULTA_bus [41];
assign \ACC_Pos|Mult2~34  = \ACC_Pos|Mult2~mac_RESULTA_bus [42];
assign \ACC_Pos|Mult2~35  = \ACC_Pos|Mult2~mac_RESULTA_bus [43];
assign \ACC_Pos|Mult2~36  = \ACC_Pos|Mult2~mac_RESULTA_bus [44];
assign \ACC_Pos|Mult2~37  = \ACC_Pos|Mult2~mac_RESULTA_bus [45];
assign \ACC_Pos|Mult2~38  = \ACC_Pos|Mult2~mac_RESULTA_bus [46];
assign \ACC_Pos|Mult2~39  = \ACC_Pos|Mult2~mac_RESULTA_bus [47];
assign \ACC_Pos|Mult2~40  = \ACC_Pos|Mult2~mac_RESULTA_bus [48];
assign \ACC_Pos|Mult2~41  = \ACC_Pos|Mult2~mac_RESULTA_bus [49];
assign \ACC_Pos|Mult2~42  = \ACC_Pos|Mult2~mac_RESULTA_bus [50];
assign \ACC_Pos|Mult2~43  = \ACC_Pos|Mult2~mac_RESULTA_bus [51];
assign \ACC_Pos|Mult2~44  = \ACC_Pos|Mult2~mac_RESULTA_bus [52];
assign \ACC_Pos|Mult2~45  = \ACC_Pos|Mult2~mac_RESULTA_bus [53];
assign \ACC_Pos|Mult2~46  = \ACC_Pos|Mult2~mac_RESULTA_bus [54];
assign \ACC_Pos|Mult2~47  = \ACC_Pos|Mult2~mac_RESULTA_bus [55];
assign \ACC_Pos|Mult2~48  = \ACC_Pos|Mult2~mac_RESULTA_bus [56];
assign \ACC_Pos|Mult2~49  = \ACC_Pos|Mult2~mac_RESULTA_bus [57];
assign \ACC_Pos|Mult2~50  = \ACC_Pos|Mult2~mac_RESULTA_bus [58];
assign \ACC_Pos|Mult2~51  = \ACC_Pos|Mult2~mac_RESULTA_bus [59];
assign \ACC_Pos|Mult2~52  = \ACC_Pos|Mult2~mac_RESULTA_bus [60];
assign \ACC_Pos|Mult2~53  = \ACC_Pos|Mult2~mac_RESULTA_bus [61];
assign \ACC_Pos|Mult2~54  = \ACC_Pos|Mult2~mac_RESULTA_bus [62];
assign \ACC_Pos|Mult2~55  = \ACC_Pos|Mult2~mac_RESULTA_bus [63];

assign \ACC_Neg|wMul5 [0] = \ACC_Neg|Mult4~mac_RESULTA_bus [0];
assign \ACC_Neg|wMul5 [1] = \ACC_Neg|Mult4~mac_RESULTA_bus [1];
assign \ACC_Neg|wMul5 [2] = \ACC_Neg|Mult4~mac_RESULTA_bus [2];
assign \ACC_Neg|wMul5 [3] = \ACC_Neg|Mult4~mac_RESULTA_bus [3];
assign \ACC_Neg|wMul5 [4] = \ACC_Neg|Mult4~mac_RESULTA_bus [4];
assign \ACC_Neg|wMul5 [5] = \ACC_Neg|Mult4~mac_RESULTA_bus [5];
assign \ACC_Neg|wMul5 [6] = \ACC_Neg|Mult4~mac_RESULTA_bus [6];
assign \ACC_Neg|wMul5 [7] = \ACC_Neg|Mult4~mac_RESULTA_bus [7];
assign \ACC_Neg|wMul5 [8] = \ACC_Neg|Mult4~mac_RESULTA_bus [8];
assign \ACC_Neg|wMul5 [9] = \ACC_Neg|Mult4~mac_RESULTA_bus [9];
assign \ACC_Neg|wMul5 [10] = \ACC_Neg|Mult4~mac_RESULTA_bus [10];
assign \ACC_Neg|wMul5 [11] = \ACC_Neg|Mult4~mac_RESULTA_bus [11];
assign \ACC_Neg|wMul5 [12] = \ACC_Neg|Mult4~mac_RESULTA_bus [12];
assign \ACC_Neg|wMul5 [13] = \ACC_Neg|Mult4~mac_RESULTA_bus [13];
assign \ACC_Neg|wMul5 [14] = \ACC_Neg|Mult4~mac_RESULTA_bus [14];
assign \ACC_Neg|wMul5 [15] = \ACC_Neg|Mult4~mac_RESULTA_bus [15];
assign \ACC_Neg|Mult4~8  = \ACC_Neg|Mult4~mac_RESULTA_bus [16];
assign \ACC_Neg|Mult4~9  = \ACC_Neg|Mult4~mac_RESULTA_bus [17];
assign \ACC_Neg|Mult4~10  = \ACC_Neg|Mult4~mac_RESULTA_bus [18];
assign \ACC_Neg|Mult4~11  = \ACC_Neg|Mult4~mac_RESULTA_bus [19];
assign \ACC_Neg|Mult4~12  = \ACC_Neg|Mult4~mac_RESULTA_bus [20];
assign \ACC_Neg|Mult4~13  = \ACC_Neg|Mult4~mac_RESULTA_bus [21];
assign \ACC_Neg|Mult4~14  = \ACC_Neg|Mult4~mac_RESULTA_bus [22];
assign \ACC_Neg|Mult4~15  = \ACC_Neg|Mult4~mac_RESULTA_bus [23];
assign \ACC_Neg|Mult4~16  = \ACC_Neg|Mult4~mac_RESULTA_bus [24];
assign \ACC_Neg|Mult4~17  = \ACC_Neg|Mult4~mac_RESULTA_bus [25];
assign \ACC_Neg|Mult4~18  = \ACC_Neg|Mult4~mac_RESULTA_bus [26];
assign \ACC_Neg|Mult4~19  = \ACC_Neg|Mult4~mac_RESULTA_bus [27];
assign \ACC_Neg|Mult4~20  = \ACC_Neg|Mult4~mac_RESULTA_bus [28];
assign \ACC_Neg|Mult4~21  = \ACC_Neg|Mult4~mac_RESULTA_bus [29];
assign \ACC_Neg|Mult4~22  = \ACC_Neg|Mult4~mac_RESULTA_bus [30];
assign \ACC_Neg|Mult4~23  = \ACC_Neg|Mult4~mac_RESULTA_bus [31];
assign \ACC_Neg|Mult4~24  = \ACC_Neg|Mult4~mac_RESULTA_bus [32];
assign \ACC_Neg|Mult4~25  = \ACC_Neg|Mult4~mac_RESULTA_bus [33];
assign \ACC_Neg|Mult4~26  = \ACC_Neg|Mult4~mac_RESULTA_bus [34];
assign \ACC_Neg|Mult4~27  = \ACC_Neg|Mult4~mac_RESULTA_bus [35];
assign \ACC_Neg|Mult4~28  = \ACC_Neg|Mult4~mac_RESULTA_bus [36];
assign \ACC_Neg|Mult4~29  = \ACC_Neg|Mult4~mac_RESULTA_bus [37];
assign \ACC_Neg|Mult4~30  = \ACC_Neg|Mult4~mac_RESULTA_bus [38];
assign \ACC_Neg|Mult4~31  = \ACC_Neg|Mult4~mac_RESULTA_bus [39];
assign \ACC_Neg|Mult4~32  = \ACC_Neg|Mult4~mac_RESULTA_bus [40];
assign \ACC_Neg|Mult4~33  = \ACC_Neg|Mult4~mac_RESULTA_bus [41];
assign \ACC_Neg|Mult4~34  = \ACC_Neg|Mult4~mac_RESULTA_bus [42];
assign \ACC_Neg|Mult4~35  = \ACC_Neg|Mult4~mac_RESULTA_bus [43];
assign \ACC_Neg|Mult4~36  = \ACC_Neg|Mult4~mac_RESULTA_bus [44];
assign \ACC_Neg|Mult4~37  = \ACC_Neg|Mult4~mac_RESULTA_bus [45];
assign \ACC_Neg|Mult4~38  = \ACC_Neg|Mult4~mac_RESULTA_bus [46];
assign \ACC_Neg|Mult4~39  = \ACC_Neg|Mult4~mac_RESULTA_bus [47];
assign \ACC_Neg|Mult4~40  = \ACC_Neg|Mult4~mac_RESULTA_bus [48];
assign \ACC_Neg|Mult4~41  = \ACC_Neg|Mult4~mac_RESULTA_bus [49];
assign \ACC_Neg|Mult4~42  = \ACC_Neg|Mult4~mac_RESULTA_bus [50];
assign \ACC_Neg|Mult4~43  = \ACC_Neg|Mult4~mac_RESULTA_bus [51];
assign \ACC_Neg|Mult4~44  = \ACC_Neg|Mult4~mac_RESULTA_bus [52];
assign \ACC_Neg|Mult4~45  = \ACC_Neg|Mult4~mac_RESULTA_bus [53];
assign \ACC_Neg|Mult4~46  = \ACC_Neg|Mult4~mac_RESULTA_bus [54];
assign \ACC_Neg|Mult4~47  = \ACC_Neg|Mult4~mac_RESULTA_bus [55];
assign \ACC_Neg|Mult4~48  = \ACC_Neg|Mult4~mac_RESULTA_bus [56];
assign \ACC_Neg|Mult4~49  = \ACC_Neg|Mult4~mac_RESULTA_bus [57];
assign \ACC_Neg|Mult4~50  = \ACC_Neg|Mult4~mac_RESULTA_bus [58];
assign \ACC_Neg|Mult4~51  = \ACC_Neg|Mult4~mac_RESULTA_bus [59];
assign \ACC_Neg|Mult4~52  = \ACC_Neg|Mult4~mac_RESULTA_bus [60];
assign \ACC_Neg|Mult4~53  = \ACC_Neg|Mult4~mac_RESULTA_bus [61];
assign \ACC_Neg|Mult4~54  = \ACC_Neg|Mult4~mac_RESULTA_bus [62];
assign \ACC_Neg|Mult4~55  = \ACC_Neg|Mult4~mac_RESULTA_bus [63];

assign \ACC_Neg|wMul4 [0] = \ACC_Neg|Mult3~mac_RESULTA_bus [0];
assign \ACC_Neg|wMul4 [1] = \ACC_Neg|Mult3~mac_RESULTA_bus [1];
assign \ACC_Neg|wMul4 [2] = \ACC_Neg|Mult3~mac_RESULTA_bus [2];
assign \ACC_Neg|wMul4 [3] = \ACC_Neg|Mult3~mac_RESULTA_bus [3];
assign \ACC_Neg|wMul4 [4] = \ACC_Neg|Mult3~mac_RESULTA_bus [4];
assign \ACC_Neg|wMul4 [5] = \ACC_Neg|Mult3~mac_RESULTA_bus [5];
assign \ACC_Neg|wMul4 [6] = \ACC_Neg|Mult3~mac_RESULTA_bus [6];
assign \ACC_Neg|wMul4 [7] = \ACC_Neg|Mult3~mac_RESULTA_bus [7];
assign \ACC_Neg|wMul4 [8] = \ACC_Neg|Mult3~mac_RESULTA_bus [8];
assign \ACC_Neg|wMul4 [9] = \ACC_Neg|Mult3~mac_RESULTA_bus [9];
assign \ACC_Neg|wMul4 [10] = \ACC_Neg|Mult3~mac_RESULTA_bus [10];
assign \ACC_Neg|wMul4 [11] = \ACC_Neg|Mult3~mac_RESULTA_bus [11];
assign \ACC_Neg|wMul4 [12] = \ACC_Neg|Mult3~mac_RESULTA_bus [12];
assign \ACC_Neg|wMul4 [13] = \ACC_Neg|Mult3~mac_RESULTA_bus [13];
assign \ACC_Neg|wMul4 [14] = \ACC_Neg|Mult3~mac_RESULTA_bus [14];
assign \ACC_Neg|wMul4 [15] = \ACC_Neg|Mult3~mac_RESULTA_bus [15];
assign \ACC_Neg|Mult3~8  = \ACC_Neg|Mult3~mac_RESULTA_bus [16];
assign \ACC_Neg|Mult3~9  = \ACC_Neg|Mult3~mac_RESULTA_bus [17];
assign \ACC_Neg|Mult3~10  = \ACC_Neg|Mult3~mac_RESULTA_bus [18];
assign \ACC_Neg|Mult3~11  = \ACC_Neg|Mult3~mac_RESULTA_bus [19];
assign \ACC_Neg|Mult3~12  = \ACC_Neg|Mult3~mac_RESULTA_bus [20];
assign \ACC_Neg|Mult3~13  = \ACC_Neg|Mult3~mac_RESULTA_bus [21];
assign \ACC_Neg|Mult3~14  = \ACC_Neg|Mult3~mac_RESULTA_bus [22];
assign \ACC_Neg|Mult3~15  = \ACC_Neg|Mult3~mac_RESULTA_bus [23];
assign \ACC_Neg|Mult3~16  = \ACC_Neg|Mult3~mac_RESULTA_bus [24];
assign \ACC_Neg|Mult3~17  = \ACC_Neg|Mult3~mac_RESULTA_bus [25];
assign \ACC_Neg|Mult3~18  = \ACC_Neg|Mult3~mac_RESULTA_bus [26];
assign \ACC_Neg|Mult3~19  = \ACC_Neg|Mult3~mac_RESULTA_bus [27];
assign \ACC_Neg|Mult3~20  = \ACC_Neg|Mult3~mac_RESULTA_bus [28];
assign \ACC_Neg|Mult3~21  = \ACC_Neg|Mult3~mac_RESULTA_bus [29];
assign \ACC_Neg|Mult3~22  = \ACC_Neg|Mult3~mac_RESULTA_bus [30];
assign \ACC_Neg|Mult3~23  = \ACC_Neg|Mult3~mac_RESULTA_bus [31];
assign \ACC_Neg|Mult3~24  = \ACC_Neg|Mult3~mac_RESULTA_bus [32];
assign \ACC_Neg|Mult3~25  = \ACC_Neg|Mult3~mac_RESULTA_bus [33];
assign \ACC_Neg|Mult3~26  = \ACC_Neg|Mult3~mac_RESULTA_bus [34];
assign \ACC_Neg|Mult3~27  = \ACC_Neg|Mult3~mac_RESULTA_bus [35];
assign \ACC_Neg|Mult3~28  = \ACC_Neg|Mult3~mac_RESULTA_bus [36];
assign \ACC_Neg|Mult3~29  = \ACC_Neg|Mult3~mac_RESULTA_bus [37];
assign \ACC_Neg|Mult3~30  = \ACC_Neg|Mult3~mac_RESULTA_bus [38];
assign \ACC_Neg|Mult3~31  = \ACC_Neg|Mult3~mac_RESULTA_bus [39];
assign \ACC_Neg|Mult3~32  = \ACC_Neg|Mult3~mac_RESULTA_bus [40];
assign \ACC_Neg|Mult3~33  = \ACC_Neg|Mult3~mac_RESULTA_bus [41];
assign \ACC_Neg|Mult3~34  = \ACC_Neg|Mult3~mac_RESULTA_bus [42];
assign \ACC_Neg|Mult3~35  = \ACC_Neg|Mult3~mac_RESULTA_bus [43];
assign \ACC_Neg|Mult3~36  = \ACC_Neg|Mult3~mac_RESULTA_bus [44];
assign \ACC_Neg|Mult3~37  = \ACC_Neg|Mult3~mac_RESULTA_bus [45];
assign \ACC_Neg|Mult3~38  = \ACC_Neg|Mult3~mac_RESULTA_bus [46];
assign \ACC_Neg|Mult3~39  = \ACC_Neg|Mult3~mac_RESULTA_bus [47];
assign \ACC_Neg|Mult3~40  = \ACC_Neg|Mult3~mac_RESULTA_bus [48];
assign \ACC_Neg|Mult3~41  = \ACC_Neg|Mult3~mac_RESULTA_bus [49];
assign \ACC_Neg|Mult3~42  = \ACC_Neg|Mult3~mac_RESULTA_bus [50];
assign \ACC_Neg|Mult3~43  = \ACC_Neg|Mult3~mac_RESULTA_bus [51];
assign \ACC_Neg|Mult3~44  = \ACC_Neg|Mult3~mac_RESULTA_bus [52];
assign \ACC_Neg|Mult3~45  = \ACC_Neg|Mult3~mac_RESULTA_bus [53];
assign \ACC_Neg|Mult3~46  = \ACC_Neg|Mult3~mac_RESULTA_bus [54];
assign \ACC_Neg|Mult3~47  = \ACC_Neg|Mult3~mac_RESULTA_bus [55];
assign \ACC_Neg|Mult3~48  = \ACC_Neg|Mult3~mac_RESULTA_bus [56];
assign \ACC_Neg|Mult3~49  = \ACC_Neg|Mult3~mac_RESULTA_bus [57];
assign \ACC_Neg|Mult3~50  = \ACC_Neg|Mult3~mac_RESULTA_bus [58];
assign \ACC_Neg|Mult3~51  = \ACC_Neg|Mult3~mac_RESULTA_bus [59];
assign \ACC_Neg|Mult3~52  = \ACC_Neg|Mult3~mac_RESULTA_bus [60];
assign \ACC_Neg|Mult3~53  = \ACC_Neg|Mult3~mac_RESULTA_bus [61];
assign \ACC_Neg|Mult3~54  = \ACC_Neg|Mult3~mac_RESULTA_bus [62];
assign \ACC_Neg|Mult3~55  = \ACC_Neg|Mult3~mac_RESULTA_bus [63];

assign \ACC_Neg|wMul3 [0] = \ACC_Neg|Mult2~mac_RESULTA_bus [0];
assign \ACC_Neg|wMul3 [1] = \ACC_Neg|Mult2~mac_RESULTA_bus [1];
assign \ACC_Neg|wMul3 [2] = \ACC_Neg|Mult2~mac_RESULTA_bus [2];
assign \ACC_Neg|wMul3 [3] = \ACC_Neg|Mult2~mac_RESULTA_bus [3];
assign \ACC_Neg|wMul3 [4] = \ACC_Neg|Mult2~mac_RESULTA_bus [4];
assign \ACC_Neg|wMul3 [5] = \ACC_Neg|Mult2~mac_RESULTA_bus [5];
assign \ACC_Neg|wMul3 [6] = \ACC_Neg|Mult2~mac_RESULTA_bus [6];
assign \ACC_Neg|wMul3 [7] = \ACC_Neg|Mult2~mac_RESULTA_bus [7];
assign \ACC_Neg|wMul3 [8] = \ACC_Neg|Mult2~mac_RESULTA_bus [8];
assign \ACC_Neg|wMul3 [9] = \ACC_Neg|Mult2~mac_RESULTA_bus [9];
assign \ACC_Neg|wMul3 [10] = \ACC_Neg|Mult2~mac_RESULTA_bus [10];
assign \ACC_Neg|wMul3 [11] = \ACC_Neg|Mult2~mac_RESULTA_bus [11];
assign \ACC_Neg|wMul3 [12] = \ACC_Neg|Mult2~mac_RESULTA_bus [12];
assign \ACC_Neg|wMul3 [13] = \ACC_Neg|Mult2~mac_RESULTA_bus [13];
assign \ACC_Neg|wMul3 [14] = \ACC_Neg|Mult2~mac_RESULTA_bus [14];
assign \ACC_Neg|wMul3 [15] = \ACC_Neg|Mult2~mac_RESULTA_bus [15];
assign \ACC_Neg|Mult2~8  = \ACC_Neg|Mult2~mac_RESULTA_bus [16];
assign \ACC_Neg|Mult2~9  = \ACC_Neg|Mult2~mac_RESULTA_bus [17];
assign \ACC_Neg|Mult2~10  = \ACC_Neg|Mult2~mac_RESULTA_bus [18];
assign \ACC_Neg|Mult2~11  = \ACC_Neg|Mult2~mac_RESULTA_bus [19];
assign \ACC_Neg|Mult2~12  = \ACC_Neg|Mult2~mac_RESULTA_bus [20];
assign \ACC_Neg|Mult2~13  = \ACC_Neg|Mult2~mac_RESULTA_bus [21];
assign \ACC_Neg|Mult2~14  = \ACC_Neg|Mult2~mac_RESULTA_bus [22];
assign \ACC_Neg|Mult2~15  = \ACC_Neg|Mult2~mac_RESULTA_bus [23];
assign \ACC_Neg|Mult2~16  = \ACC_Neg|Mult2~mac_RESULTA_bus [24];
assign \ACC_Neg|Mult2~17  = \ACC_Neg|Mult2~mac_RESULTA_bus [25];
assign \ACC_Neg|Mult2~18  = \ACC_Neg|Mult2~mac_RESULTA_bus [26];
assign \ACC_Neg|Mult2~19  = \ACC_Neg|Mult2~mac_RESULTA_bus [27];
assign \ACC_Neg|Mult2~20  = \ACC_Neg|Mult2~mac_RESULTA_bus [28];
assign \ACC_Neg|Mult2~21  = \ACC_Neg|Mult2~mac_RESULTA_bus [29];
assign \ACC_Neg|Mult2~22  = \ACC_Neg|Mult2~mac_RESULTA_bus [30];
assign \ACC_Neg|Mult2~23  = \ACC_Neg|Mult2~mac_RESULTA_bus [31];
assign \ACC_Neg|Mult2~24  = \ACC_Neg|Mult2~mac_RESULTA_bus [32];
assign \ACC_Neg|Mult2~25  = \ACC_Neg|Mult2~mac_RESULTA_bus [33];
assign \ACC_Neg|Mult2~26  = \ACC_Neg|Mult2~mac_RESULTA_bus [34];
assign \ACC_Neg|Mult2~27  = \ACC_Neg|Mult2~mac_RESULTA_bus [35];
assign \ACC_Neg|Mult2~28  = \ACC_Neg|Mult2~mac_RESULTA_bus [36];
assign \ACC_Neg|Mult2~29  = \ACC_Neg|Mult2~mac_RESULTA_bus [37];
assign \ACC_Neg|Mult2~30  = \ACC_Neg|Mult2~mac_RESULTA_bus [38];
assign \ACC_Neg|Mult2~31  = \ACC_Neg|Mult2~mac_RESULTA_bus [39];
assign \ACC_Neg|Mult2~32  = \ACC_Neg|Mult2~mac_RESULTA_bus [40];
assign \ACC_Neg|Mult2~33  = \ACC_Neg|Mult2~mac_RESULTA_bus [41];
assign \ACC_Neg|Mult2~34  = \ACC_Neg|Mult2~mac_RESULTA_bus [42];
assign \ACC_Neg|Mult2~35  = \ACC_Neg|Mult2~mac_RESULTA_bus [43];
assign \ACC_Neg|Mult2~36  = \ACC_Neg|Mult2~mac_RESULTA_bus [44];
assign \ACC_Neg|Mult2~37  = \ACC_Neg|Mult2~mac_RESULTA_bus [45];
assign \ACC_Neg|Mult2~38  = \ACC_Neg|Mult2~mac_RESULTA_bus [46];
assign \ACC_Neg|Mult2~39  = \ACC_Neg|Mult2~mac_RESULTA_bus [47];
assign \ACC_Neg|Mult2~40  = \ACC_Neg|Mult2~mac_RESULTA_bus [48];
assign \ACC_Neg|Mult2~41  = \ACC_Neg|Mult2~mac_RESULTA_bus [49];
assign \ACC_Neg|Mult2~42  = \ACC_Neg|Mult2~mac_RESULTA_bus [50];
assign \ACC_Neg|Mult2~43  = \ACC_Neg|Mult2~mac_RESULTA_bus [51];
assign \ACC_Neg|Mult2~44  = \ACC_Neg|Mult2~mac_RESULTA_bus [52];
assign \ACC_Neg|Mult2~45  = \ACC_Neg|Mult2~mac_RESULTA_bus [53];
assign \ACC_Neg|Mult2~46  = \ACC_Neg|Mult2~mac_RESULTA_bus [54];
assign \ACC_Neg|Mult2~47  = \ACC_Neg|Mult2~mac_RESULTA_bus [55];
assign \ACC_Neg|Mult2~48  = \ACC_Neg|Mult2~mac_RESULTA_bus [56];
assign \ACC_Neg|Mult2~49  = \ACC_Neg|Mult2~mac_RESULTA_bus [57];
assign \ACC_Neg|Mult2~50  = \ACC_Neg|Mult2~mac_RESULTA_bus [58];
assign \ACC_Neg|Mult2~51  = \ACC_Neg|Mult2~mac_RESULTA_bus [59];
assign \ACC_Neg|Mult2~52  = \ACC_Neg|Mult2~mac_RESULTA_bus [60];
assign \ACC_Neg|Mult2~53  = \ACC_Neg|Mult2~mac_RESULTA_bus [61];
assign \ACC_Neg|Mult2~54  = \ACC_Neg|Mult2~mac_RESULTA_bus [62];
assign \ACC_Neg|Mult2~55  = \ACC_Neg|Mult2~mac_RESULTA_bus [63];

assign \ACC_Neg|wMul1 [0] = \ACC_Neg|Mult0~mac_RESULTA_bus [0];
assign \ACC_Neg|wMul1 [1] = \ACC_Neg|Mult0~mac_RESULTA_bus [1];
assign \ACC_Neg|wMul1 [2] = \ACC_Neg|Mult0~mac_RESULTA_bus [2];
assign \ACC_Neg|wMul1 [3] = \ACC_Neg|Mult0~mac_RESULTA_bus [3];
assign \ACC_Neg|wMul1 [4] = \ACC_Neg|Mult0~mac_RESULTA_bus [4];
assign \ACC_Neg|wMul1 [5] = \ACC_Neg|Mult0~mac_RESULTA_bus [5];
assign \ACC_Neg|wMul1 [6] = \ACC_Neg|Mult0~mac_RESULTA_bus [6];
assign \ACC_Neg|wMul1 [7] = \ACC_Neg|Mult0~mac_RESULTA_bus [7];
assign \ACC_Neg|wMul1 [8] = \ACC_Neg|Mult0~mac_RESULTA_bus [8];
assign \ACC_Neg|wMul1 [9] = \ACC_Neg|Mult0~mac_RESULTA_bus [9];
assign \ACC_Neg|wMul1 [10] = \ACC_Neg|Mult0~mac_RESULTA_bus [10];
assign \ACC_Neg|wMul1 [11] = \ACC_Neg|Mult0~mac_RESULTA_bus [11];
assign \ACC_Neg|wMul1 [12] = \ACC_Neg|Mult0~mac_RESULTA_bus [12];
assign \ACC_Neg|wMul1 [13] = \ACC_Neg|Mult0~mac_RESULTA_bus [13];
assign \ACC_Neg|wMul1 [14] = \ACC_Neg|Mult0~mac_RESULTA_bus [14];
assign \ACC_Neg|wMul1 [15] = \ACC_Neg|Mult0~mac_RESULTA_bus [15];
assign \ACC_Neg|Mult0~8  = \ACC_Neg|Mult0~mac_RESULTA_bus [16];
assign \ACC_Neg|Mult0~9  = \ACC_Neg|Mult0~mac_RESULTA_bus [17];
assign \ACC_Neg|Mult0~10  = \ACC_Neg|Mult0~mac_RESULTA_bus [18];
assign \ACC_Neg|Mult0~11  = \ACC_Neg|Mult0~mac_RESULTA_bus [19];
assign \ACC_Neg|Mult0~12  = \ACC_Neg|Mult0~mac_RESULTA_bus [20];
assign \ACC_Neg|Mult0~13  = \ACC_Neg|Mult0~mac_RESULTA_bus [21];
assign \ACC_Neg|Mult0~14  = \ACC_Neg|Mult0~mac_RESULTA_bus [22];
assign \ACC_Neg|Mult0~15  = \ACC_Neg|Mult0~mac_RESULTA_bus [23];
assign \ACC_Neg|Mult0~16  = \ACC_Neg|Mult0~mac_RESULTA_bus [24];
assign \ACC_Neg|Mult0~17  = \ACC_Neg|Mult0~mac_RESULTA_bus [25];
assign \ACC_Neg|Mult0~18  = \ACC_Neg|Mult0~mac_RESULTA_bus [26];
assign \ACC_Neg|Mult0~19  = \ACC_Neg|Mult0~mac_RESULTA_bus [27];
assign \ACC_Neg|Mult0~20  = \ACC_Neg|Mult0~mac_RESULTA_bus [28];
assign \ACC_Neg|Mult0~21  = \ACC_Neg|Mult0~mac_RESULTA_bus [29];
assign \ACC_Neg|Mult0~22  = \ACC_Neg|Mult0~mac_RESULTA_bus [30];
assign \ACC_Neg|Mult0~23  = \ACC_Neg|Mult0~mac_RESULTA_bus [31];
assign \ACC_Neg|Mult0~24  = \ACC_Neg|Mult0~mac_RESULTA_bus [32];
assign \ACC_Neg|Mult0~25  = \ACC_Neg|Mult0~mac_RESULTA_bus [33];
assign \ACC_Neg|Mult0~26  = \ACC_Neg|Mult0~mac_RESULTA_bus [34];
assign \ACC_Neg|Mult0~27  = \ACC_Neg|Mult0~mac_RESULTA_bus [35];
assign \ACC_Neg|Mult0~28  = \ACC_Neg|Mult0~mac_RESULTA_bus [36];
assign \ACC_Neg|Mult0~29  = \ACC_Neg|Mult0~mac_RESULTA_bus [37];
assign \ACC_Neg|Mult0~30  = \ACC_Neg|Mult0~mac_RESULTA_bus [38];
assign \ACC_Neg|Mult0~31  = \ACC_Neg|Mult0~mac_RESULTA_bus [39];
assign \ACC_Neg|Mult0~32  = \ACC_Neg|Mult0~mac_RESULTA_bus [40];
assign \ACC_Neg|Mult0~33  = \ACC_Neg|Mult0~mac_RESULTA_bus [41];
assign \ACC_Neg|Mult0~34  = \ACC_Neg|Mult0~mac_RESULTA_bus [42];
assign \ACC_Neg|Mult0~35  = \ACC_Neg|Mult0~mac_RESULTA_bus [43];
assign \ACC_Neg|Mult0~36  = \ACC_Neg|Mult0~mac_RESULTA_bus [44];
assign \ACC_Neg|Mult0~37  = \ACC_Neg|Mult0~mac_RESULTA_bus [45];
assign \ACC_Neg|Mult0~38  = \ACC_Neg|Mult0~mac_RESULTA_bus [46];
assign \ACC_Neg|Mult0~39  = \ACC_Neg|Mult0~mac_RESULTA_bus [47];
assign \ACC_Neg|Mult0~40  = \ACC_Neg|Mult0~mac_RESULTA_bus [48];
assign \ACC_Neg|Mult0~41  = \ACC_Neg|Mult0~mac_RESULTA_bus [49];
assign \ACC_Neg|Mult0~42  = \ACC_Neg|Mult0~mac_RESULTA_bus [50];
assign \ACC_Neg|Mult0~43  = \ACC_Neg|Mult0~mac_RESULTA_bus [51];
assign \ACC_Neg|Mult0~44  = \ACC_Neg|Mult0~mac_RESULTA_bus [52];
assign \ACC_Neg|Mult0~45  = \ACC_Neg|Mult0~mac_RESULTA_bus [53];
assign \ACC_Neg|Mult0~46  = \ACC_Neg|Mult0~mac_RESULTA_bus [54];
assign \ACC_Neg|Mult0~47  = \ACC_Neg|Mult0~mac_RESULTA_bus [55];
assign \ACC_Neg|Mult0~48  = \ACC_Neg|Mult0~mac_RESULTA_bus [56];
assign \ACC_Neg|Mult0~49  = \ACC_Neg|Mult0~mac_RESULTA_bus [57];
assign \ACC_Neg|Mult0~50  = \ACC_Neg|Mult0~mac_RESULTA_bus [58];
assign \ACC_Neg|Mult0~51  = \ACC_Neg|Mult0~mac_RESULTA_bus [59];
assign \ACC_Neg|Mult0~52  = \ACC_Neg|Mult0~mac_RESULTA_bus [60];
assign \ACC_Neg|Mult0~53  = \ACC_Neg|Mult0~mac_RESULTA_bus [61];
assign \ACC_Neg|Mult0~54  = \ACC_Neg|Mult0~mac_RESULTA_bus [62];
assign \ACC_Neg|Mult0~55  = \ACC_Neg|Mult0~mac_RESULTA_bus [63];

assign \ACC_Neg|wMul2 [0] = \ACC_Neg|Mult1~mac_RESULTA_bus [0];
assign \ACC_Neg|wMul2 [1] = \ACC_Neg|Mult1~mac_RESULTA_bus [1];
assign \ACC_Neg|wMul2 [2] = \ACC_Neg|Mult1~mac_RESULTA_bus [2];
assign \ACC_Neg|wMul2 [3] = \ACC_Neg|Mult1~mac_RESULTA_bus [3];
assign \ACC_Neg|wMul2 [4] = \ACC_Neg|Mult1~mac_RESULTA_bus [4];
assign \ACC_Neg|wMul2 [5] = \ACC_Neg|Mult1~mac_RESULTA_bus [5];
assign \ACC_Neg|wMul2 [6] = \ACC_Neg|Mult1~mac_RESULTA_bus [6];
assign \ACC_Neg|wMul2 [7] = \ACC_Neg|Mult1~mac_RESULTA_bus [7];
assign \ACC_Neg|wMul2 [8] = \ACC_Neg|Mult1~mac_RESULTA_bus [8];
assign \ACC_Neg|wMul2 [9] = \ACC_Neg|Mult1~mac_RESULTA_bus [9];
assign \ACC_Neg|wMul2 [10] = \ACC_Neg|Mult1~mac_RESULTA_bus [10];
assign \ACC_Neg|wMul2 [11] = \ACC_Neg|Mult1~mac_RESULTA_bus [11];
assign \ACC_Neg|wMul2 [12] = \ACC_Neg|Mult1~mac_RESULTA_bus [12];
assign \ACC_Neg|wMul2 [13] = \ACC_Neg|Mult1~mac_RESULTA_bus [13];
assign \ACC_Neg|wMul2 [14] = \ACC_Neg|Mult1~mac_RESULTA_bus [14];
assign \ACC_Neg|wMul2 [15] = \ACC_Neg|Mult1~mac_RESULTA_bus [15];
assign \ACC_Neg|Mult1~8  = \ACC_Neg|Mult1~mac_RESULTA_bus [16];
assign \ACC_Neg|Mult1~9  = \ACC_Neg|Mult1~mac_RESULTA_bus [17];
assign \ACC_Neg|Mult1~10  = \ACC_Neg|Mult1~mac_RESULTA_bus [18];
assign \ACC_Neg|Mult1~11  = \ACC_Neg|Mult1~mac_RESULTA_bus [19];
assign \ACC_Neg|Mult1~12  = \ACC_Neg|Mult1~mac_RESULTA_bus [20];
assign \ACC_Neg|Mult1~13  = \ACC_Neg|Mult1~mac_RESULTA_bus [21];
assign \ACC_Neg|Mult1~14  = \ACC_Neg|Mult1~mac_RESULTA_bus [22];
assign \ACC_Neg|Mult1~15  = \ACC_Neg|Mult1~mac_RESULTA_bus [23];
assign \ACC_Neg|Mult1~16  = \ACC_Neg|Mult1~mac_RESULTA_bus [24];
assign \ACC_Neg|Mult1~17  = \ACC_Neg|Mult1~mac_RESULTA_bus [25];
assign \ACC_Neg|Mult1~18  = \ACC_Neg|Mult1~mac_RESULTA_bus [26];
assign \ACC_Neg|Mult1~19  = \ACC_Neg|Mult1~mac_RESULTA_bus [27];
assign \ACC_Neg|Mult1~20  = \ACC_Neg|Mult1~mac_RESULTA_bus [28];
assign \ACC_Neg|Mult1~21  = \ACC_Neg|Mult1~mac_RESULTA_bus [29];
assign \ACC_Neg|Mult1~22  = \ACC_Neg|Mult1~mac_RESULTA_bus [30];
assign \ACC_Neg|Mult1~23  = \ACC_Neg|Mult1~mac_RESULTA_bus [31];
assign \ACC_Neg|Mult1~24  = \ACC_Neg|Mult1~mac_RESULTA_bus [32];
assign \ACC_Neg|Mult1~25  = \ACC_Neg|Mult1~mac_RESULTA_bus [33];
assign \ACC_Neg|Mult1~26  = \ACC_Neg|Mult1~mac_RESULTA_bus [34];
assign \ACC_Neg|Mult1~27  = \ACC_Neg|Mult1~mac_RESULTA_bus [35];
assign \ACC_Neg|Mult1~28  = \ACC_Neg|Mult1~mac_RESULTA_bus [36];
assign \ACC_Neg|Mult1~29  = \ACC_Neg|Mult1~mac_RESULTA_bus [37];
assign \ACC_Neg|Mult1~30  = \ACC_Neg|Mult1~mac_RESULTA_bus [38];
assign \ACC_Neg|Mult1~31  = \ACC_Neg|Mult1~mac_RESULTA_bus [39];
assign \ACC_Neg|Mult1~32  = \ACC_Neg|Mult1~mac_RESULTA_bus [40];
assign \ACC_Neg|Mult1~33  = \ACC_Neg|Mult1~mac_RESULTA_bus [41];
assign \ACC_Neg|Mult1~34  = \ACC_Neg|Mult1~mac_RESULTA_bus [42];
assign \ACC_Neg|Mult1~35  = \ACC_Neg|Mult1~mac_RESULTA_bus [43];
assign \ACC_Neg|Mult1~36  = \ACC_Neg|Mult1~mac_RESULTA_bus [44];
assign \ACC_Neg|Mult1~37  = \ACC_Neg|Mult1~mac_RESULTA_bus [45];
assign \ACC_Neg|Mult1~38  = \ACC_Neg|Mult1~mac_RESULTA_bus [46];
assign \ACC_Neg|Mult1~39  = \ACC_Neg|Mult1~mac_RESULTA_bus [47];
assign \ACC_Neg|Mult1~40  = \ACC_Neg|Mult1~mac_RESULTA_bus [48];
assign \ACC_Neg|Mult1~41  = \ACC_Neg|Mult1~mac_RESULTA_bus [49];
assign \ACC_Neg|Mult1~42  = \ACC_Neg|Mult1~mac_RESULTA_bus [50];
assign \ACC_Neg|Mult1~43  = \ACC_Neg|Mult1~mac_RESULTA_bus [51];
assign \ACC_Neg|Mult1~44  = \ACC_Neg|Mult1~mac_RESULTA_bus [52];
assign \ACC_Neg|Mult1~45  = \ACC_Neg|Mult1~mac_RESULTA_bus [53];
assign \ACC_Neg|Mult1~46  = \ACC_Neg|Mult1~mac_RESULTA_bus [54];
assign \ACC_Neg|Mult1~47  = \ACC_Neg|Mult1~mac_RESULTA_bus [55];
assign \ACC_Neg|Mult1~48  = \ACC_Neg|Mult1~mac_RESULTA_bus [56];
assign \ACC_Neg|Mult1~49  = \ACC_Neg|Mult1~mac_RESULTA_bus [57];
assign \ACC_Neg|Mult1~50  = \ACC_Neg|Mult1~mac_RESULTA_bus [58];
assign \ACC_Neg|Mult1~51  = \ACC_Neg|Mult1~mac_RESULTA_bus [59];
assign \ACC_Neg|Mult1~52  = \ACC_Neg|Mult1~mac_RESULTA_bus [60];
assign \ACC_Neg|Mult1~53  = \ACC_Neg|Mult1~mac_RESULTA_bus [61];
assign \ACC_Neg|Mult1~54  = \ACC_Neg|Mult1~mac_RESULTA_bus [62];
assign \ACC_Neg|Mult1~55  = \ACC_Neg|Mult1~mac_RESULTA_bus [63];

// Location: IOOBUF_X89_Y36_N56
cyclonev_io_obuf \oFirOut[0]~output (
	.i(\Sum|oFirOut [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oFirOut[0]),
	.obar());
// synopsys translate_off
defparam \oFirOut[0]~output .bus_hold = "false";
defparam \oFirOut[0]~output .open_drain_output = "false";
defparam \oFirOut[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \oFirOut[1]~output (
	.i(\Sum|oFirOut [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oFirOut[1]),
	.obar());
// synopsys translate_off
defparam \oFirOut[1]~output .bus_hold = "false";
defparam \oFirOut[1]~output .open_drain_output = "false";
defparam \oFirOut[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \oFirOut[2]~output (
	.i(\Sum|oFirOut [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oFirOut[2]),
	.obar());
// synopsys translate_off
defparam \oFirOut[2]~output .bus_hold = "false";
defparam \oFirOut[2]~output .open_drain_output = "false";
defparam \oFirOut[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \oFirOut[3]~output (
	.i(\Sum|oFirOut [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oFirOut[3]),
	.obar());
// synopsys translate_off
defparam \oFirOut[3]~output .bus_hold = "false";
defparam \oFirOut[3]~output .open_drain_output = "false";
defparam \oFirOut[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y81_N36
cyclonev_io_obuf \oFirOut[4]~output (
	.i(\Sum|oFirOut [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oFirOut[4]),
	.obar());
// synopsys translate_off
defparam \oFirOut[4]~output .bus_hold = "false";
defparam \oFirOut[4]~output .open_drain_output = "false";
defparam \oFirOut[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \oFirOut[5]~output (
	.i(\Sum|oFirOut [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oFirOut[5]),
	.obar());
// synopsys translate_off
defparam \oFirOut[5]~output .bus_hold = "false";
defparam \oFirOut[5]~output .open_drain_output = "false";
defparam \oFirOut[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \oFirOut[6]~output (
	.i(\Sum|oFirOut [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oFirOut[6]),
	.obar());
// synopsys translate_off
defparam \oFirOut[6]~output .bus_hold = "false";
defparam \oFirOut[6]~output .open_drain_output = "false";
defparam \oFirOut[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \oFirOut[7]~output (
	.i(\Sum|oFirOut [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oFirOut[7]),
	.obar());
// synopsys translate_off
defparam \oFirOut[7]~output .bus_hold = "false";
defparam \oFirOut[7]~output .open_drain_output = "false";
defparam \oFirOut[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \oFirOut[8]~output (
	.i(\Sum|oFirOut [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oFirOut[8]),
	.obar());
// synopsys translate_off
defparam \oFirOut[8]~output .bus_hold = "false";
defparam \oFirOut[8]~output .open_drain_output = "false";
defparam \oFirOut[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \oFirOut[9]~output (
	.i(\Sum|oFirOut [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oFirOut[9]),
	.obar());
// synopsys translate_off
defparam \oFirOut[9]~output .bus_hold = "false";
defparam \oFirOut[9]~output .open_drain_output = "false";
defparam \oFirOut[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \oFirOut[10]~output (
	.i(\Sum|oFirOut [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oFirOut[10]),
	.obar());
// synopsys translate_off
defparam \oFirOut[10]~output .bus_hold = "false";
defparam \oFirOut[10]~output .open_drain_output = "false";
defparam \oFirOut[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \oFirOut[11]~output (
	.i(\Sum|oFirOut [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oFirOut[11]),
	.obar());
// synopsys translate_off
defparam \oFirOut[11]~output .bus_hold = "false";
defparam \oFirOut[11]~output .open_drain_output = "false";
defparam \oFirOut[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N22
cyclonev_io_obuf \oFirOut[12]~output (
	.i(\Sum|oFirOut [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oFirOut[12]),
	.obar());
// synopsys translate_off
defparam \oFirOut[12]~output .bus_hold = "false";
defparam \oFirOut[12]~output .open_drain_output = "false";
defparam \oFirOut[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \oFirOut[13]~output (
	.i(\Sum|oFirOut [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oFirOut[13]),
	.obar());
// synopsys translate_off
defparam \oFirOut[13]~output .bus_hold = "false";
defparam \oFirOut[13]~output .open_drain_output = "false";
defparam \oFirOut[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y81_N19
cyclonev_io_obuf \oFirOut[14]~output (
	.i(\Sum|oFirOut [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oFirOut[14]),
	.obar());
// synopsys translate_off
defparam \oFirOut[14]~output .bus_hold = "false";
defparam \oFirOut[14]~output .open_drain_output = "false";
defparam \oFirOut[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \oFirOut[15]~output (
	.i(\Sum|oFirOut [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oFirOut[15]),
	.obar());
// synopsys translate_off
defparam \oFirOut[15]~output .bus_hold = "false";
defparam \oFirOut[15]~output .open_drain_output = "false";
defparam \oFirOut[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N61
cyclonev_io_ibuf \iClk_12M~input (
	.i(iClk_12M),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\iClk_12M~input_o ));
// synopsys translate_off
defparam \iClk_12M~input .bus_hold = "false";
defparam \iClk_12M~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G9
cyclonev_clkena \iClk_12M~inputCLKENA0 (
	.inclk(\iClk_12M~input_o ),
	.ena(vcc),
	.outclk(\iClk_12M~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \iClk_12M~inputCLKENA0 .clock_type = "global clock";
defparam \iClk_12M~inputCLKENA0 .disable_mode = "low";
defparam \iClk_12M~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \iClk_12M~inputCLKENA0 .ena_register_power_up = "high";
defparam \iClk_12M~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N4
cyclonev_io_ibuf \iCoeffiUpdateFlag~input (
	.i(iCoeffiUpdateFlag),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\iCoeffiUpdateFlag~input_o ));
// synopsys translate_off
defparam \iCoeffiUpdateFlag~input .bus_hold = "false";
defparam \iCoeffiUpdateFlag~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N41
cyclonev_io_ibuf \iCsnRam~input (
	.i(iCsnRam),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\iCsnRam~input_o ));
// synopsys translate_off
defparam \iCsnRam~input .bus_hold = "false";
defparam \iCsnRam~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N38
cyclonev_io_ibuf \iWrnRam~input (
	.i(iWrnRam),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\iWrnRam~input_o ));
// synopsys translate_off
defparam \iWrnRam~input .bus_hold = "false";
defparam \iWrnRam~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N21
cyclonev_io_ibuf \iRsn~input (
	.i(iRsn),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\iRsn~input_o ));
// synopsys translate_off
defparam \iRsn~input .bus_hold = "false";
defparam \iRsn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N36
cyclonev_lcell_comb \Controller|Selector3~0 (
// Equation(s):
// \Controller|Selector3~0_combout  = ( \Controller|rCurState.p_Acc~q  & ( ((\Controller|rCurState.p_Sum~q  & ((!\iWrnRam~input_o ) # (\iCoeffiUpdateFlag~input_o )))) # (\iCsnRam~input_o ) ) ) # ( !\Controller|rCurState.p_Acc~q  & ( 
// (\Controller|rCurState.p_Sum~q  & ((!\iWrnRam~input_o  & ((!\iCoeffiUpdateFlag~input_o ) # (!\iCsnRam~input_o ))) # (\iWrnRam~input_o  & ((\iCsnRam~input_o ) # (\iCoeffiUpdateFlag~input_o ))))) ) )

	.dataa(!\iWrnRam~input_o ),
	.datab(!\iCoeffiUpdateFlag~input_o ),
	.datac(!\iCsnRam~input_o ),
	.datad(!\Controller|rCurState.p_Sum~q ),
	.datae(gnd),
	.dataf(!\Controller|rCurState.p_Acc~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selector3~0 .extended_lut = "off";
defparam \Controller|Selector3~0 .lut_mask = 64'h00BD00BD0FBF0FBF;
defparam \Controller|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y12_N38
dffeas \Controller|rCurState.p_Sum (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Controller|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|rCurState.p_Sum~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|rCurState.p_Sum .is_wysiwyg = "true";
defparam \Controller|rCurState.p_Sum .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N18
cyclonev_lcell_comb \Controller|rCurState~9 (
// Equation(s):
// \Controller|rCurState~9_combout  = ( \Controller|rCurState.p_Idle~q  & ( \Controller|rCurState.p_Sum~q  & ( (\iRsn~input_o  & ((!\iCoeffiUpdateFlag~input_o ) # ((!\iCsnRam~input_o ) # (\iWrnRam~input_o )))) ) ) ) # ( !\Controller|rCurState.p_Idle~q  & ( 
// \Controller|rCurState.p_Sum~q  & ( (\iCoeffiUpdateFlag~input_o  & (!\iCsnRam~input_o  & (!\iWrnRam~input_o  & \iRsn~input_o ))) ) ) ) # ( \Controller|rCurState.p_Idle~q  & ( !\Controller|rCurState.p_Sum~q  & ( \iRsn~input_o  ) ) ) # ( 
// !\Controller|rCurState.p_Idle~q  & ( !\Controller|rCurState.p_Sum~q  & ( (\iCoeffiUpdateFlag~input_o  & (!\iCsnRam~input_o  & (!\iWrnRam~input_o  & \iRsn~input_o ))) ) ) )

	.dataa(!\iCoeffiUpdateFlag~input_o ),
	.datab(!\iCsnRam~input_o ),
	.datac(!\iWrnRam~input_o ),
	.datad(!\iRsn~input_o ),
	.datae(!\Controller|rCurState.p_Idle~q ),
	.dataf(!\Controller|rCurState.p_Sum~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|rCurState~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|rCurState~9 .extended_lut = "off";
defparam \Controller|rCurState~9 .lut_mask = 64'h004000FF004000EF;
defparam \Controller|rCurState~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y12_N20
dffeas \Controller|rCurState.p_Idle (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Controller|rCurState~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|rCurState.p_Idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|rCurState.p_Idle .is_wysiwyg = "true";
defparam \Controller|rCurState.p_Idle .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N39
cyclonev_lcell_comb \Controller|Selector1~0 (
// Equation(s):
// \Controller|Selector1~0_combout  = ( \Controller|rCurState.p_Idle~q  & ( (\Controller|rCurState.p_SpSram~q  & ((!\iWrnRam~input_o ) # (\iCoeffiUpdateFlag~input_o ))) ) ) # ( !\Controller|rCurState.p_Idle~q  & ( (!\iWrnRam~input_o  & 
// (((\iCoeffiUpdateFlag~input_o  & !\iCsnRam~input_o )) # (\Controller|rCurState.p_SpSram~q ))) # (\iWrnRam~input_o  & (\iCoeffiUpdateFlag~input_o  & ((\Controller|rCurState.p_SpSram~q )))) ) )

	.dataa(!\iWrnRam~input_o ),
	.datab(!\iCoeffiUpdateFlag~input_o ),
	.datac(!\iCsnRam~input_o ),
	.datad(!\Controller|rCurState.p_SpSram~q ),
	.datae(gnd),
	.dataf(!\Controller|rCurState.p_Idle~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selector1~0 .extended_lut = "off";
defparam \Controller|Selector1~0 .lut_mask = 64'h20BB20BB00BB00BB;
defparam \Controller|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y12_N41
dffeas \Controller|rCurState.p_SpSram (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Controller|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|rCurState.p_SpSram~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|rCurState.p_SpSram .is_wysiwyg = "true";
defparam \Controller|rCurState.p_SpSram .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N42
cyclonev_lcell_comb \Controller|Selector2~0 (
// Equation(s):
// \Controller|Selector2~0_combout  = ( \Controller|rCurState.p_Acc~q  & ( \Controller|rCurState.p_Sum~q  & ( (!\iCsnRam~input_o ) # ((!\iCoeffiUpdateFlag~input_o  & (\iWrnRam~input_o  & \Controller|rCurState.p_SpSram~q ))) ) ) ) # ( 
// !\Controller|rCurState.p_Acc~q  & ( \Controller|rCurState.p_Sum~q  & ( (!\iCoeffiUpdateFlag~input_o  & (\iWrnRam~input_o  & ((!\iCsnRam~input_o ) # (\Controller|rCurState.p_SpSram~q )))) ) ) ) # ( \Controller|rCurState.p_Acc~q  & ( 
// !\Controller|rCurState.p_Sum~q  & ( (!\iCsnRam~input_o ) # ((!\iCoeffiUpdateFlag~input_o  & (\iWrnRam~input_o  & \Controller|rCurState.p_SpSram~q ))) ) ) ) # ( !\Controller|rCurState.p_Acc~q  & ( !\Controller|rCurState.p_Sum~q  & ( 
// (!\iCoeffiUpdateFlag~input_o  & (\iWrnRam~input_o  & \Controller|rCurState.p_SpSram~q )) ) ) )

	.dataa(!\iCoeffiUpdateFlag~input_o ),
	.datab(!\iCsnRam~input_o ),
	.datac(!\iWrnRam~input_o ),
	.datad(!\Controller|rCurState.p_SpSram~q ),
	.datae(!\Controller|rCurState.p_Acc~q ),
	.dataf(!\Controller|rCurState.p_Sum~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selector2~0 .extended_lut = "off";
defparam \Controller|Selector2~0 .lut_mask = 64'h000ACCCE080ACCCE;
defparam \Controller|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y12_N44
dffeas \Controller|rCurState.p_Acc (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Controller|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|rCurState.p_Acc~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|rCurState.p_Acc .is_wysiwyg = "true";
defparam \Controller|rCurState.p_Acc .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N48
cyclonev_lcell_comb \Controller|Selection_neg~2 (
// Equation(s):
// \Controller|Selection_neg~2_combout  = ( \Controller|rCurState.p_Acc~q  & ( (\iRsn~input_o  & (!\Controller|Selection_neg [2] $ (((!\Controller|Selection_neg [1]) # (!\Controller|Selection_neg [0]))))) ) )

	.dataa(!\Controller|Selection_neg [1]),
	.datab(!\Controller|Selection_neg [0]),
	.datac(!\iRsn~input_o ),
	.datad(!\Controller|Selection_neg [2]),
	.datae(gnd),
	.dataf(!\Controller|rCurState.p_Acc~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selection_neg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selection_neg~2 .extended_lut = "off";
defparam \Controller|Selection_neg~2 .lut_mask = 64'h00000000010E010E;
defparam \Controller|Selection_neg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y12_N50
dffeas \Controller|Selection_neg[2] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Controller|Selection_neg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|Selection_neg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|Selection_neg[2] .is_wysiwyg = "true";
defparam \Controller|Selection_neg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N54
cyclonev_lcell_comb \Controller|Selection_neg~1 (
// Equation(s):
// \Controller|Selection_neg~1_combout  = ( \Controller|Selection_neg [3] & ( \Controller|rCurState.p_Acc~q  & ( (\iRsn~input_o  & ((!\Controller|Selection_neg [2] & ((\Controller|Selection_neg [0]) # (\Controller|Selection_neg [1]))) # 
// (\Controller|Selection_neg [2] & ((!\Controller|Selection_neg [1]) # (!\Controller|Selection_neg [0]))))) ) ) ) # ( !\Controller|Selection_neg [3] & ( \Controller|rCurState.p_Acc~q  & ( (\Controller|Selection_neg [2] & (\Controller|Selection_neg [1] & 
// (\iRsn~input_o  & \Controller|Selection_neg [0]))) ) ) )

	.dataa(!\Controller|Selection_neg [2]),
	.datab(!\Controller|Selection_neg [1]),
	.datac(!\iRsn~input_o ),
	.datad(!\Controller|Selection_neg [0]),
	.datae(!\Controller|Selection_neg [3]),
	.dataf(!\Controller|rCurState.p_Acc~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selection_neg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selection_neg~1 .extended_lut = "off";
defparam \Controller|Selection_neg~1 .lut_mask = 64'h000000000001070E;
defparam \Controller|Selection_neg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y12_N56
dffeas \Controller|Selection_neg[3] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Controller|Selection_neg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|Selection_neg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|Selection_neg[3] .is_wysiwyg = "true";
defparam \Controller|Selection_neg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N12
cyclonev_lcell_comb \Controller|Selection_neg~0 (
// Equation(s):
// \Controller|Selection_neg~0_combout  = ( !\Controller|Selection_neg [0] & ( \Controller|rCurState.p_Acc~q  & ( (\iRsn~input_o  & (((!\Controller|Selection_neg [3]) # (\Controller|Selection_neg [1])) # (\Controller|Selection_neg [2]))) ) ) )

	.dataa(!\Controller|Selection_neg [2]),
	.datab(!\iRsn~input_o ),
	.datac(!\Controller|Selection_neg [3]),
	.datad(!\Controller|Selection_neg [1]),
	.datae(!\Controller|Selection_neg [0]),
	.dataf(!\Controller|rCurState.p_Acc~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selection_neg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selection_neg~0 .extended_lut = "off";
defparam \Controller|Selection_neg~0 .lut_mask = 64'h0000000031330000;
defparam \Controller|Selection_neg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y12_N14
dffeas \Controller|Selection_neg[0] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Controller|Selection_neg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|Selection_neg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|Selection_neg[0] .is_wysiwyg = "true";
defparam \Controller|Selection_neg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N9
cyclonev_lcell_comb \Controller|Selection_neg~3 (
// Equation(s):
// \Controller|Selection_neg~3_combout  = ( \Controller|Selection_neg [0] & ( (\Controller|rCurState.p_Acc~q  & (\iRsn~input_o  & !\Controller|Selection_neg [1])) ) ) # ( !\Controller|Selection_neg [0] & ( (\Controller|rCurState.p_Acc~q  & (\iRsn~input_o  & 
// \Controller|Selection_neg [1])) ) )

	.dataa(gnd),
	.datab(!\Controller|rCurState.p_Acc~q ),
	.datac(!\iRsn~input_o ),
	.datad(!\Controller|Selection_neg [1]),
	.datae(gnd),
	.dataf(!\Controller|Selection_neg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selection_neg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selection_neg~3 .extended_lut = "off";
defparam \Controller|Selection_neg~3 .lut_mask = 64'h0003000303000300;
defparam \Controller|Selection_neg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y12_N11
dffeas \Controller|Selection_neg[1] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Controller|Selection_neg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|Selection_neg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|Selection_neg[1] .is_wysiwyg = "true";
defparam \Controller|Selection_neg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y20_N21
cyclonev_lcell_comb \ACC_Neg|Equal0~0 (
// Equation(s):
// \ACC_Neg|Equal0~0_combout  = ( !\Controller|Selection_neg [3] & ( (!\Controller|Selection_neg [1] & (\Controller|Selection_neg [0] & (!\Controller|Selection_neg [2] & \Controller|rCurState.p_Acc~q ))) ) )

	.dataa(!\Controller|Selection_neg [1]),
	.datab(!\Controller|Selection_neg [0]),
	.datac(!\Controller|Selection_neg [2]),
	.datad(!\Controller|rCurState.p_Acc~q ),
	.datae(gnd),
	.dataf(!\Controller|Selection_neg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Neg|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Neg|Equal0~0 .extended_lut = "off";
defparam \ACC_Neg|Equal0~0 .lut_mask = 64'h0020002000000000;
defparam \ACC_Neg|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N36
cyclonev_lcell_comb \ACC_Neg|Mux15~0 (
// Equation(s):
// \ACC_Neg|Mux15~0_combout  = ( \Controller|rCurState.p_Acc~q  & ( \Controller|Selection_neg [0] & ( ((\Controller|Selection_neg [1] & \Controller|Selection_neg [2])) # (\Controller|Selection_neg [3]) ) ) ) # ( \Controller|rCurState.p_Acc~q  & ( 
// !\Controller|Selection_neg [0] & ( (\Controller|Selection_neg [2]) # (\Controller|Selection_neg [3]) ) ) )

	.dataa(gnd),
	.datab(!\Controller|Selection_neg [1]),
	.datac(!\Controller|Selection_neg [3]),
	.datad(!\Controller|Selection_neg [2]),
	.datae(!\Controller|rCurState.p_Acc~q ),
	.dataf(!\Controller|Selection_neg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Neg|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Neg|Mux15~0 .extended_lut = "off";
defparam \ACC_Neg|Mux15~0 .lut_mask = 64'h00000FFF00000F3F;
defparam \ACC_Neg|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y20_N39
cyclonev_lcell_comb \ACC_Neg|Mux15~1 (
// Equation(s):
// \ACC_Neg|Mux15~1_combout  = ( \Controller|rCurState.p_Acc~q  & ( \Controller|Selection_neg [3] ) ) # ( \Controller|rCurState.p_Acc~q  & ( !\Controller|Selection_neg [3] & ( (\Controller|Selection_neg [2] & ((\Controller|Selection_neg [1]) # 
// (\Controller|Selection_neg [0]))) ) ) )

	.dataa(!\Controller|Selection_neg [2]),
	.datab(!\Controller|Selection_neg [0]),
	.datac(gnd),
	.datad(!\Controller|Selection_neg [1]),
	.datae(!\Controller|rCurState.p_Acc~q ),
	.dataf(!\Controller|Selection_neg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Neg|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Neg|Mux15~1 .extended_lut = "off";
defparam \ACC_Neg|Mux15~1 .lut_mask = 64'h000011550000FFFF;
defparam \ACC_Neg|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N21
cyclonev_io_ibuf \iEnSample_600k~input (
	.i(iEnSample_600k),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\iEnSample_600k~input_o ));
// synopsys translate_off
defparam \iEnSample_600k~input .bus_hold = "false";
defparam \iEnSample_600k~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N48
cyclonev_lcell_comb \Sum|oFirOut[7]~1 (
// Equation(s):
// \Sum|oFirOut[7]~1_combout  = ( \Controller|rCurState.p_SpSram~q  & ( \Controller|rCurState.p_Idle~q  & ( !\iRsn~input_o  ) ) ) # ( !\Controller|rCurState.p_SpSram~q  & ( \Controller|rCurState.p_Idle~q  & ( (!\iRsn~input_o ) # (\iEnSample_600k~input_o ) ) 
// ) ) # ( \Controller|rCurState.p_SpSram~q  & ( !\Controller|rCurState.p_Idle~q  & ( !\iRsn~input_o  ) ) ) # ( !\Controller|rCurState.p_SpSram~q  & ( !\Controller|rCurState.p_Idle~q  & ( !\iRsn~input_o  ) ) )

	.dataa(gnd),
	.datab(!\iEnSample_600k~input_o ),
	.datac(!\iRsn~input_o ),
	.datad(gnd),
	.datae(!\Controller|rCurState.p_SpSram~q ),
	.dataf(!\Controller|rCurState.p_Idle~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sum|oFirOut[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sum|oFirOut[7]~1 .extended_lut = "off";
defparam \Sum|oFirOut[7]~1 .lut_mask = 64'hF0F0F0F0F3F3F0F0;
defparam \Sum|oFirOut[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N45
cyclonev_lcell_comb \SpSram1_Pos|rRdDt[2]~5 (
// Equation(s):
// \SpSram1_Pos|rRdDt[2]~5_combout  = (!\iRsn~input_o ) # (\Controller|rCurState.p_Acc~q )

	.dataa(!\iRsn~input_o ),
	.datab(gnd),
	.datac(!\Controller|rCurState.p_Acc~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rRdDt[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rRdDt[2]~5 .extended_lut = "off";
defparam \SpSram1_Pos|rRdDt[2]~5 .lut_mask = 64'hAFAFAFAFAFAFAFAF;
defparam \SpSram1_Pos|rRdDt[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N35
cyclonev_io_ibuf \iNumOfCoeff[1]~input (
	.i(iNumOfCoeff[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\iNumOfCoeff[1]~input_o ));
// synopsys translate_off
defparam \iNumOfCoeff[1]~input .bus_hold = "false";
defparam \iNumOfCoeff[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N18
cyclonev_io_ibuf \iNumOfCoeff[0]~input (
	.i(iNumOfCoeff[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\iNumOfCoeff[0]~input_o ));
// synopsys translate_off
defparam \iNumOfCoeff[0]~input .bus_hold = "false";
defparam \iNumOfCoeff[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N52
cyclonev_io_ibuf \iNumOfCoeff[2]~input (
	.i(iNumOfCoeff[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\iNumOfCoeff[2]~input_o ));
// synopsys translate_off
defparam \iNumOfCoeff[2]~input .bus_hold = "false";
defparam \iNumOfCoeff[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N95
cyclonev_io_ibuf \iNumOfCoeff[3]~input (
	.i(iNumOfCoeff[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\iNumOfCoeff[3]~input_o ));
// synopsys translate_off
defparam \iNumOfCoeff[3]~input .bus_hold = "false";
defparam \iNumOfCoeff[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N33
cyclonev_lcell_comb \Controller|oCsnRam2~1 (
// Equation(s):
// \Controller|oCsnRam2~1_combout  = ( !\iNumOfCoeff[2]~input_o  & ( \iNumOfCoeff[3]~input_o  & ( !\iNumOfCoeff[0]~input_o  ) ) ) # ( \iNumOfCoeff[2]~input_o  & ( !\iNumOfCoeff[3]~input_o  & ( !\iNumOfCoeff[0]~input_o  ) ) ) # ( !\iNumOfCoeff[2]~input_o  & ( 
// !\iNumOfCoeff[3]~input_o  & ( (\iNumOfCoeff[1]~input_o  & !\iNumOfCoeff[0]~input_o ) ) ) )

	.dataa(!\iNumOfCoeff[1]~input_o ),
	.datab(gnd),
	.datac(!\iNumOfCoeff[0]~input_o ),
	.datad(gnd),
	.datae(!\iNumOfCoeff[2]~input_o ),
	.dataf(!\iNumOfCoeff[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|oCsnRam2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|oCsnRam2~1 .extended_lut = "off";
defparam \Controller|oCsnRam2~1 .lut_mask = 64'h5050F0F0F0F00000;
defparam \Controller|oCsnRam2~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N44
cyclonev_io_ibuf \iAddrRam_neg[2]~input (
	.i(iAddrRam_neg[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\iAddrRam_neg[2]~input_o ));
// synopsys translate_off
defparam \iAddrRam_neg[2]~input .bus_hold = "false";
defparam \iAddrRam_neg[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N52
cyclonev_io_ibuf \iNumOfCoeff[4]~input (
	.i(iNumOfCoeff[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\iNumOfCoeff[4]~input_o ));
// synopsys translate_off
defparam \iNumOfCoeff[4]~input .bus_hold = "false";
defparam \iNumOfCoeff[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N18
cyclonev_io_ibuf \iNumOfCoeff[5]~input (
	.i(iNumOfCoeff[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\iNumOfCoeff[5]~input_o ));
// synopsys translate_off
defparam \iNumOfCoeff[5]~input .bus_hold = "false";
defparam \iNumOfCoeff[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N39
cyclonev_lcell_comb \Controller|oCsnRam2~0 (
// Equation(s):
// \Controller|oCsnRam2~0_combout  = ( !\iNumOfCoeff[5]~input_o  & ( !\iNumOfCoeff[4]~input_o  ) )

	.dataa(!\iNumOfCoeff[4]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iNumOfCoeff[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|oCsnRam2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|oCsnRam2~0 .extended_lut = "off";
defparam \Controller|oCsnRam2~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \Controller|oCsnRam2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N3
cyclonev_lcell_comb \Controller|oAddrRam_neg[2]~0 (
// Equation(s):
// \Controller|oAddrRam_neg[2]~0_combout  = ( \Controller|oCsnRam2~0_combout  & ( (\iAddrRam_neg[2]~input_o  & (((\Controller|oCsnRam2~1_combout  & \Controller|rCurState.p_SpSram~q )) # (\Controller|rCurState.p_Acc~q ))) ) ) # ( 
// !\Controller|oCsnRam2~0_combout  & ( (\Controller|rCurState.p_Acc~q  & \iAddrRam_neg[2]~input_o ) ) )

	.dataa(!\Controller|oCsnRam2~1_combout ),
	.datab(!\Controller|rCurState.p_SpSram~q ),
	.datac(!\Controller|rCurState.p_Acc~q ),
	.datad(!\iAddrRam_neg[2]~input_o ),
	.datae(gnd),
	.dataf(!\Controller|oCsnRam2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|oAddrRam_neg[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|oAddrRam_neg[2]~0 .extended_lut = "off";
defparam \Controller|oAddrRam_neg[2]~0 .lut_mask = 64'h000F000F001F001F;
defparam \Controller|oAddrRam_neg[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N75
cyclonev_io_ibuf \iAddrRam_neg[1]~input (
	.i(iAddrRam_neg[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\iAddrRam_neg[1]~input_o ));
// synopsys translate_off
defparam \iAddrRam_neg[1]~input .bus_hold = "false";
defparam \iAddrRam_neg[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N18
cyclonev_lcell_comb \Controller|oAddrRam_neg[1]~1 (
// Equation(s):
// \Controller|oAddrRam_neg[1]~1_combout  = ( \iAddrRam_neg[1]~input_o  & ( \Controller|rCurState.p_Acc~q  ) ) # ( \iAddrRam_neg[1]~input_o  & ( !\Controller|rCurState.p_Acc~q  & ( (\Controller|oCsnRam2~0_combout  & (\Controller|rCurState.p_SpSram~q  & 
// \Controller|oCsnRam2~1_combout )) ) ) )

	.dataa(!\Controller|oCsnRam2~0_combout ),
	.datab(!\Controller|rCurState.p_SpSram~q ),
	.datac(!\Controller|oCsnRam2~1_combout ),
	.datad(gnd),
	.datae(!\iAddrRam_neg[1]~input_o ),
	.dataf(!\Controller|rCurState.p_Acc~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|oAddrRam_neg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|oAddrRam_neg[1]~1 .extended_lut = "off";
defparam \Controller|oAddrRam_neg[1]~1 .lut_mask = 64'h000001010000FFFF;
defparam \Controller|oAddrRam_neg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N78
cyclonev_io_ibuf \iAddrRam_neg[0]~input (
	.i(iAddrRam_neg[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\iAddrRam_neg[0]~input_o ));
// synopsys translate_off
defparam \iAddrRam_neg[0]~input .bus_hold = "false";
defparam \iAddrRam_neg[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N6
cyclonev_lcell_comb \Controller|oCsnRam2~2 (
// Equation(s):
// \Controller|oCsnRam2~2_combout  = ( \Controller|rCurState.p_SpSram~q  & ( (!\iNumOfCoeff[5]~input_o  & !\iNumOfCoeff[4]~input_o ) ) )

	.dataa(!\iNumOfCoeff[5]~input_o ),
	.datab(gnd),
	.datac(!\iNumOfCoeff[4]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controller|rCurState.p_SpSram~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|oCsnRam2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|oCsnRam2~2 .extended_lut = "off";
defparam \Controller|oCsnRam2~2 .lut_mask = 64'h00000000A0A0A0A0;
defparam \Controller|oCsnRam2~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y37_N38
cyclonev_io_ibuf \iWrDtRam[0]~input (
	.i(iWrDtRam[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\iWrDtRam[0]~input_o ));
// synopsys translate_off
defparam \iWrDtRam[0]~input .bus_hold = "false";
defparam \iWrDtRam[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N0
cyclonev_lcell_comb \Controller|oWrDtRam2[0]~0 (
// Equation(s):
// \Controller|oWrDtRam2[0]~0_combout  = ( \Controller|oCsnRam2~2_combout  & ( (\iWrDtRam[0]~input_o  & \Controller|oCsnRam2~1_combout ) ) )

	.dataa(gnd),
	.datab(!\iWrDtRam[0]~input_o ),
	.datac(!\Controller|oCsnRam2~1_combout ),
	.datad(gnd),
	.datae(!\Controller|oCsnRam2~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|oWrDtRam2[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|oWrDtRam2[0]~0 .extended_lut = "off";
defparam \Controller|oWrDtRam2[0]~0 .lut_mask = 64'h0000030300000303;
defparam \Controller|oWrDtRam2[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N12
cyclonev_lcell_comb \Controller|oAddrRam_neg[0]~2 (
// Equation(s):
// \Controller|oAddrRam_neg[0]~2_combout  = ( \Controller|rCurState.p_Acc~q  & ( \iAddrRam_neg[0]~input_o  ) ) # ( !\Controller|rCurState.p_Acc~q  & ( (\Controller|oCsnRam2~1_combout  & (\Controller|rCurState.p_SpSram~q  & (\Controller|oCsnRam2~0_combout  & 
// \iAddrRam_neg[0]~input_o ))) ) )

	.dataa(!\Controller|oCsnRam2~1_combout ),
	.datab(!\Controller|rCurState.p_SpSram~q ),
	.datac(!\Controller|oCsnRam2~0_combout ),
	.datad(!\iAddrRam_neg[0]~input_o ),
	.datae(gnd),
	.dataf(!\Controller|rCurState.p_Acc~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|oAddrRam_neg[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|oAddrRam_neg[0]~2 .extended_lut = "off";
defparam \Controller|oAddrRam_neg[0]~2 .lut_mask = 64'h0001000100FF00FF;
defparam \Controller|oAddrRam_neg[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N15
cyclonev_lcell_comb \Controller|oCsnRam2~3 (
// Equation(s):
// \Controller|oCsnRam2~3_combout  = ( \Controller|oCsnRam2~0_combout  & ( (\Controller|oCsnRam2~1_combout  & \Controller|rCurState.p_SpSram~q ) ) )

	.dataa(!\Controller|oCsnRam2~1_combout ),
	.datab(!\Controller|rCurState.p_SpSram~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controller|oCsnRam2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|oCsnRam2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|oCsnRam2~3 .extended_lut = "off";
defparam \Controller|oCsnRam2~3 .lut_mask = 64'h0000000011111111;
defparam \Controller|oCsnRam2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N57
cyclonev_lcell_comb \SpSram2_Neg|rMem[4][11]~1 (
// Equation(s):
// \SpSram2_Neg|rMem[4][11]~1_combout  = ( \Controller|oAddrRam_neg[1]~1_combout  & ( !\iRsn~input_o  ) ) # ( !\Controller|oAddrRam_neg[1]~1_combout  & ( (!\iRsn~input_o ) # ((\Controller|oAddrRam_neg[2]~0_combout  & (!\Controller|oAddrRam_neg[0]~2_combout  
// & \Controller|oCsnRam2~3_combout ))) ) )

	.dataa(!\Controller|oAddrRam_neg[2]~0_combout ),
	.datab(!\Controller|oAddrRam_neg[0]~2_combout ),
	.datac(!\Controller|oCsnRam2~3_combout ),
	.datad(!\iRsn~input_o ),
	.datae(gnd),
	.dataf(!\Controller|oAddrRam_neg[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rMem[4][11]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rMem[4][11]~1 .extended_lut = "off";
defparam \SpSram2_Neg|rMem[4][11]~1 .lut_mask = 64'hFF04FF04FF00FF00;
defparam \SpSram2_Neg|rMem[4][11]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y18_N29
dffeas \SpSram2_Neg|rMem[4][0] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[4][11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[4][0] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[4][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N54
cyclonev_lcell_comb \SpSram2_Neg|rMem[5][0]~0 (
// Equation(s):
// \SpSram2_Neg|rMem[5][0]~0_combout  = ( \Controller|oCsnRam2~3_combout  & ( (!\iRsn~input_o ) # ((\Controller|oAddrRam_neg[2]~0_combout  & (\Controller|oAddrRam_neg[0]~2_combout  & !\Controller|oAddrRam_neg[1]~1_combout ))) ) ) # ( 
// !\Controller|oCsnRam2~3_combout  & ( !\iRsn~input_o  ) )

	.dataa(!\Controller|oAddrRam_neg[2]~0_combout ),
	.datab(!\Controller|oAddrRam_neg[0]~2_combout ),
	.datac(!\Controller|oAddrRam_neg[1]~1_combout ),
	.datad(!\iRsn~input_o ),
	.datae(gnd),
	.dataf(!\Controller|oCsnRam2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rMem[5][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rMem[5][0]~0 .extended_lut = "off";
defparam \SpSram2_Neg|rMem[5][0]~0 .lut_mask = 64'hFF00FF00FF10FF10;
defparam \SpSram2_Neg|rMem[5][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y18_N1
dffeas \SpSram2_Neg|rMem[5][0] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[5][0] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[5][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N27
cyclonev_lcell_comb \SpSram2_Neg|rRdDt~0 (
// Equation(s):
// \SpSram2_Neg|rRdDt~0_combout  = ( \SpSram2_Neg|rMem[4][0]~q  & ( \SpSram2_Neg|rMem[5][0]~q  ) ) # ( !\SpSram2_Neg|rMem[4][0]~q  & ( \SpSram2_Neg|rMem[5][0]~q  & ( (\iAddrRam_neg[0]~input_o  & (((\Controller|oCsnRam2~1_combout  & 
// \Controller|oCsnRam2~2_combout )) # (\Controller|rCurState.p_Acc~q ))) ) ) ) # ( \SpSram2_Neg|rMem[4][0]~q  & ( !\SpSram2_Neg|rMem[5][0]~q  & ( (!\iAddrRam_neg[0]~input_o ) # ((!\Controller|rCurState.p_Acc~q  & ((!\Controller|oCsnRam2~1_combout ) # 
// (!\Controller|oCsnRam2~2_combout )))) ) ) )

	.dataa(!\Controller|rCurState.p_Acc~q ),
	.datab(!\Controller|oCsnRam2~1_combout ),
	.datac(!\iAddrRam_neg[0]~input_o ),
	.datad(!\Controller|oCsnRam2~2_combout ),
	.datae(!\SpSram2_Neg|rMem[4][0]~q ),
	.dataf(!\SpSram2_Neg|rMem[5][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt~0 .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt~0 .lut_mask = 64'h0000FAF80507FFFF;
defparam \SpSram2_Neg|rRdDt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N51
cyclonev_lcell_comb \SpSram2_Neg|rMem[1][15]~2 (
// Equation(s):
// \SpSram2_Neg|rMem[1][15]~2_combout  = ( !\iRsn~input_o  & ( \Controller|oAddrRam_neg[1]~1_combout  ) ) # ( \iRsn~input_o  & ( !\Controller|oAddrRam_neg[1]~1_combout  & ( (\Controller|oAddrRam_neg[0]~2_combout  & (\Controller|oCsnRam2~3_combout  & 
// !\Controller|oAddrRam_neg[2]~0_combout )) ) ) ) # ( !\iRsn~input_o  & ( !\Controller|oAddrRam_neg[1]~1_combout  ) )

	.dataa(gnd),
	.datab(!\Controller|oAddrRam_neg[0]~2_combout ),
	.datac(!\Controller|oCsnRam2~3_combout ),
	.datad(!\Controller|oAddrRam_neg[2]~0_combout ),
	.datae(!\iRsn~input_o ),
	.dataf(!\Controller|oAddrRam_neg[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rMem[1][15]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rMem[1][15]~2 .extended_lut = "off";
defparam \SpSram2_Neg|rMem[1][15]~2 .lut_mask = 64'hFFFF0300FFFF0000;
defparam \SpSram2_Neg|rMem[1][15]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y18_N20
dffeas \SpSram2_Neg|rMem[1][0] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[1][15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[1][0] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N6
cyclonev_lcell_comb \SpSram2_Neg|rMem[3][5]~3 (
// Equation(s):
// \SpSram2_Neg|rMem[3][5]~3_combout  = ( \Controller|oCsnRam2~3_combout  & ( (!\iRsn~input_o ) # ((!\Controller|oAddrRam_neg[2]~0_combout  & (\Controller|oAddrRam_neg[0]~2_combout  & \Controller|oAddrRam_neg[1]~1_combout ))) ) ) # ( 
// !\Controller|oCsnRam2~3_combout  & ( !\iRsn~input_o  ) )

	.dataa(!\Controller|oAddrRam_neg[2]~0_combout ),
	.datab(!\Controller|oAddrRam_neg[0]~2_combout ),
	.datac(!\Controller|oAddrRam_neg[1]~1_combout ),
	.datad(!\iRsn~input_o ),
	.datae(gnd),
	.dataf(!\Controller|oCsnRam2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rMem[3][5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rMem[3][5]~3 .extended_lut = "off";
defparam \SpSram2_Neg|rMem[3][5]~3 .lut_mask = 64'hFF00FF00FF02FF02;
defparam \SpSram2_Neg|rMem[3][5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y18_N17
dffeas \SpSram2_Neg|rMem[3][0] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[3][5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[3][0] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[3][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N9
cyclonev_lcell_comb \SpSram2_Neg|rMem[2][6]~4 (
// Equation(s):
// \SpSram2_Neg|rMem[2][6]~4_combout  = ( \Controller|oAddrRam_neg[1]~1_combout  & ( (!\iRsn~input_o ) # ((!\Controller|oAddrRam_neg[2]~0_combout  & (!\Controller|oAddrRam_neg[0]~2_combout  & \Controller|oCsnRam2~3_combout ))) ) ) # ( 
// !\Controller|oAddrRam_neg[1]~1_combout  & ( !\iRsn~input_o  ) )

	.dataa(!\Controller|oAddrRam_neg[2]~0_combout ),
	.datab(!\Controller|oAddrRam_neg[0]~2_combout ),
	.datac(!\Controller|oCsnRam2~3_combout ),
	.datad(!\iRsn~input_o ),
	.datae(gnd),
	.dataf(!\Controller|oAddrRam_neg[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rMem[2][6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rMem[2][6]~4 .extended_lut = "off";
defparam \SpSram2_Neg|rMem[2][6]~4 .lut_mask = 64'hFF00FF00FF08FF08;
defparam \SpSram2_Neg|rMem[2][6]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y18_N55
dffeas \SpSram2_Neg|rMem[2][0] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[2][6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[2][0] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[2][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N15
cyclonev_lcell_comb \SpSram2_Neg|rRdDt~1 (
// Equation(s):
// \SpSram2_Neg|rRdDt~1_combout  = ( \SpSram2_Neg|rMem[3][0]~q  & ( \SpSram2_Neg|rMem[2][0]~q  ) ) # ( !\SpSram2_Neg|rMem[3][0]~q  & ( \SpSram2_Neg|rMem[2][0]~q  & ( (!\iAddrRam_neg[0]~input_o ) # ((!\Controller|rCurState.p_Acc~q  & 
// ((!\Controller|oCsnRam2~2_combout ) # (!\Controller|oCsnRam2~1_combout )))) ) ) ) # ( \SpSram2_Neg|rMem[3][0]~q  & ( !\SpSram2_Neg|rMem[2][0]~q  & ( (\iAddrRam_neg[0]~input_o  & (((\Controller|oCsnRam2~2_combout  & \Controller|oCsnRam2~1_combout )) # 
// (\Controller|rCurState.p_Acc~q ))) ) ) )

	.dataa(!\Controller|oCsnRam2~2_combout ),
	.datab(!\iAddrRam_neg[0]~input_o ),
	.datac(!\Controller|oCsnRam2~1_combout ),
	.datad(!\Controller|rCurState.p_Acc~q ),
	.datae(!\SpSram2_Neg|rMem[3][0]~q ),
	.dataf(!\SpSram2_Neg|rMem[2][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt~1 .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt~1 .lut_mask = 64'h00000133FECCFFFF;
defparam \SpSram2_Neg|rRdDt~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N18
cyclonev_lcell_comb \SpSram2_Neg|rRdDt~2 (
// Equation(s):
// \SpSram2_Neg|rRdDt~2_combout  = ( \SpSram2_Neg|rRdDt~1_combout  & ( (!\Controller|oAddrRam_neg[2]~0_combout  & (((\SpSram2_Neg|rMem[1][0]~q )) # (\Controller|oAddrRam_neg[1]~1_combout ))) # (\Controller|oAddrRam_neg[2]~0_combout  & 
// (((\SpSram2_Neg|rRdDt~0_combout )))) ) ) # ( !\SpSram2_Neg|rRdDt~1_combout  & ( (!\Controller|oAddrRam_neg[2]~0_combout  & (!\Controller|oAddrRam_neg[1]~1_combout  & ((\SpSram2_Neg|rMem[1][0]~q )))) # (\Controller|oAddrRam_neg[2]~0_combout  & 
// (((\SpSram2_Neg|rRdDt~0_combout )))) ) )

	.dataa(!\Controller|oAddrRam_neg[2]~0_combout ),
	.datab(!\Controller|oAddrRam_neg[1]~1_combout ),
	.datac(!\SpSram2_Neg|rRdDt~0_combout ),
	.datad(!\SpSram2_Neg|rMem[1][0]~q ),
	.datae(gnd),
	.dataf(!\SpSram2_Neg|rRdDt~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt~2 .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt~2 .lut_mask = 64'h058D058D27AF27AF;
defparam \SpSram2_Neg|rRdDt~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N39
cyclonev_lcell_comb \SpSram2_Neg|rRdDt[0]~SCLR_LUT (
// Equation(s):
// \SpSram2_Neg|rRdDt[0]~SCLR_LUT_combout  = ( \SpSram2_Neg|rRdDt~2_combout  & ( \iRsn~input_o  ) )

	.dataa(!\iRsn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SpSram2_Neg|rRdDt~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt[0]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt[0]~SCLR_LUT .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt[0]~SCLR_LUT .lut_mask = 64'h0000000055555555;
defparam \SpSram2_Neg|rRdDt[0]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X78_Y81_N1
cyclonev_io_ibuf \iWrDtRam[1]~input (
	.i(iWrDtRam[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\iWrDtRam[1]~input_o ));
// synopsys translate_off
defparam \iWrDtRam[1]~input .bus_hold = "false";
defparam \iWrDtRam[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N3
cyclonev_lcell_comb \Controller|oWrDtRam2[1]~1 (
// Equation(s):
// \Controller|oWrDtRam2[1]~1_combout  = ( \Controller|oCsnRam2~2_combout  & ( \Controller|oCsnRam2~1_combout  & ( \iWrDtRam[1]~input_o  ) ) )

	.dataa(!\iWrDtRam[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Controller|oCsnRam2~2_combout ),
	.dataf(!\Controller|oCsnRam2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|oWrDtRam2[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|oWrDtRam2[1]~1 .extended_lut = "off";
defparam \Controller|oWrDtRam2[1]~1 .lut_mask = 64'h0000000000005555;
defparam \Controller|oWrDtRam2[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y18_N44
dffeas \SpSram2_Neg|rMem[3][1] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[3][5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[3][1] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y18_N10
dffeas \SpSram2_Neg|rMem[2][1] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[2][6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[2][1] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[2][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N42
cyclonev_lcell_comb \SpSram2_Neg|rRdDt~4 (
// Equation(s):
// \SpSram2_Neg|rRdDt~4_combout  = ( \SpSram2_Neg|rMem[3][1]~q  & ( \SpSram2_Neg|rMem[2][1]~q  ) ) # ( !\SpSram2_Neg|rMem[3][1]~q  & ( \SpSram2_Neg|rMem[2][1]~q  & ( (!\iAddrRam_neg[0]~input_o ) # ((!\Controller|rCurState.p_Acc~q  & 
// ((!\Controller|oCsnRam2~2_combout ) # (!\Controller|oCsnRam2~1_combout )))) ) ) ) # ( \SpSram2_Neg|rMem[3][1]~q  & ( !\SpSram2_Neg|rMem[2][1]~q  & ( (\iAddrRam_neg[0]~input_o  & (((\Controller|oCsnRam2~2_combout  & \Controller|oCsnRam2~1_combout )) # 
// (\Controller|rCurState.p_Acc~q ))) ) ) )

	.dataa(!\Controller|oCsnRam2~2_combout ),
	.datab(!\Controller|oCsnRam2~1_combout ),
	.datac(!\Controller|rCurState.p_Acc~q ),
	.datad(!\iAddrRam_neg[0]~input_o ),
	.datae(!\SpSram2_Neg|rMem[3][1]~q ),
	.dataf(!\SpSram2_Neg|rMem[2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt~4 .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt~4 .lut_mask = 64'h0000001FFFE0FFFF;
defparam \SpSram2_Neg|rRdDt~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y18_N38
dffeas \SpSram2_Neg|rMem[1][1] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[1][15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[1][1] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y18_N8
dffeas \SpSram2_Neg|rMem[4][1] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[4][11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[4][1] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y18_N14
dffeas \SpSram2_Neg|rMem[5][1] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[5][1] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[5][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N6
cyclonev_lcell_comb \SpSram2_Neg|rRdDt~3 (
// Equation(s):
// \SpSram2_Neg|rRdDt~3_combout  = ( \SpSram2_Neg|rMem[4][1]~q  & ( \SpSram2_Neg|rMem[5][1]~q  ) ) # ( !\SpSram2_Neg|rMem[4][1]~q  & ( \SpSram2_Neg|rMem[5][1]~q  & ( (\iAddrRam_neg[0]~input_o  & (((\Controller|oCsnRam2~1_combout  & 
// \Controller|oCsnRam2~2_combout )) # (\Controller|rCurState.p_Acc~q ))) ) ) ) # ( \SpSram2_Neg|rMem[4][1]~q  & ( !\SpSram2_Neg|rMem[5][1]~q  & ( (!\iAddrRam_neg[0]~input_o ) # ((!\Controller|rCurState.p_Acc~q  & ((!\Controller|oCsnRam2~1_combout ) # 
// (!\Controller|oCsnRam2~2_combout )))) ) ) )

	.dataa(!\Controller|rCurState.p_Acc~q ),
	.datab(!\Controller|oCsnRam2~1_combout ),
	.datac(!\Controller|oCsnRam2~2_combout ),
	.datad(!\iAddrRam_neg[0]~input_o ),
	.datae(!\SpSram2_Neg|rMem[4][1]~q ),
	.dataf(!\SpSram2_Neg|rMem[5][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt~3 .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt~3 .lut_mask = 64'h0000FFA80057FFFF;
defparam \SpSram2_Neg|rRdDt~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N36
cyclonev_lcell_comb \SpSram2_Neg|rRdDt~5 (
// Equation(s):
// \SpSram2_Neg|rRdDt~5_combout  = ( \SpSram2_Neg|rRdDt~3_combout  & ( ((!\Controller|oAddrRam_neg[1]~1_combout  & ((\SpSram2_Neg|rMem[1][1]~q ))) # (\Controller|oAddrRam_neg[1]~1_combout  & (\SpSram2_Neg|rRdDt~4_combout ))) # 
// (\Controller|oAddrRam_neg[2]~0_combout ) ) ) # ( !\SpSram2_Neg|rRdDt~3_combout  & ( (!\Controller|oAddrRam_neg[2]~0_combout  & ((!\Controller|oAddrRam_neg[1]~1_combout  & ((\SpSram2_Neg|rMem[1][1]~q ))) # (\Controller|oAddrRam_neg[1]~1_combout  & 
// (\SpSram2_Neg|rRdDt~4_combout )))) ) )

	.dataa(!\Controller|oAddrRam_neg[2]~0_combout ),
	.datab(!\Controller|oAddrRam_neg[1]~1_combout ),
	.datac(!\SpSram2_Neg|rRdDt~4_combout ),
	.datad(!\SpSram2_Neg|rMem[1][1]~q ),
	.datae(gnd),
	.dataf(!\SpSram2_Neg|rRdDt~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt~5 .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt~5 .lut_mask = 64'h028A028A57DF57DF;
defparam \SpSram2_Neg|rRdDt~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N42
cyclonev_lcell_comb \SpSram2_Neg|rRdDt[1]~SCLR_LUT (
// Equation(s):
// \SpSram2_Neg|rRdDt[1]~SCLR_LUT_combout  = ( \SpSram2_Neg|rRdDt~5_combout  & ( \iRsn~input_o  ) )

	.dataa(!\iRsn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SpSram2_Neg|rRdDt~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt[1]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt[1]~SCLR_LUT .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt[1]~SCLR_LUT .lut_mask = 64'h0000000055555555;
defparam \SpSram2_Neg|rRdDt[1]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N18
cyclonev_io_ibuf \iWrDtRam[2]~input (
	.i(iWrDtRam[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\iWrDtRam[2]~input_o ));
// synopsys translate_off
defparam \iWrDtRam[2]~input .bus_hold = "false";
defparam \iWrDtRam[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N57
cyclonev_lcell_comb \Controller|oWrDtRam2[2]~2 (
// Equation(s):
// \Controller|oWrDtRam2[2]~2_combout  = ( \Controller|oCsnRam2~2_combout  & ( \Controller|oCsnRam2~1_combout  & ( \iWrDtRam[2]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iWrDtRam[2]~input_o ),
	.datad(gnd),
	.datae(!\Controller|oCsnRam2~2_combout ),
	.dataf(!\Controller|oCsnRam2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|oWrDtRam2[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|oWrDtRam2[2]~2 .extended_lut = "off";
defparam \Controller|oWrDtRam2[2]~2 .lut_mask = 64'h0000000000000F0F;
defparam \Controller|oWrDtRam2[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y18_N47
dffeas \SpSram2_Neg|rMem[3][2] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[3][5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[3][2] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y18_N31
dffeas \SpSram2_Neg|rMem[2][2] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[2][6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[2][2] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[2][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N45
cyclonev_lcell_comb \SpSram2_Neg|rRdDt~7 (
// Equation(s):
// \SpSram2_Neg|rRdDt~7_combout  = ( \SpSram2_Neg|rMem[3][2]~q  & ( \SpSram2_Neg|rMem[2][2]~q  ) ) # ( !\SpSram2_Neg|rMem[3][2]~q  & ( \SpSram2_Neg|rMem[2][2]~q  & ( (!\iAddrRam_neg[0]~input_o ) # ((!\Controller|rCurState.p_Acc~q  & 
// ((!\Controller|oCsnRam2~2_combout ) # (!\Controller|oCsnRam2~1_combout )))) ) ) ) # ( \SpSram2_Neg|rMem[3][2]~q  & ( !\SpSram2_Neg|rMem[2][2]~q  & ( (\iAddrRam_neg[0]~input_o  & (((\Controller|oCsnRam2~2_combout  & \Controller|oCsnRam2~1_combout )) # 
// (\Controller|rCurState.p_Acc~q ))) ) ) )

	.dataa(!\Controller|oCsnRam2~2_combout ),
	.datab(!\Controller|oCsnRam2~1_combout ),
	.datac(!\iAddrRam_neg[0]~input_o ),
	.datad(!\Controller|rCurState.p_Acc~q ),
	.datae(!\SpSram2_Neg|rMem[3][2]~q ),
	.dataf(!\SpSram2_Neg|rMem[2][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt~7 .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt~7 .lut_mask = 64'h0000010FFEF0FFFF;
defparam \SpSram2_Neg|rRdDt~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y18_N41
dffeas \SpSram2_Neg|rMem[1][2] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[1][15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[1][2] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y18_N11
dffeas \SpSram2_Neg|rMem[4][2] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[4][11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[4][2] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y18_N52
dffeas \SpSram2_Neg|rMem[5][2] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[5][2] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[5][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N9
cyclonev_lcell_comb \SpSram2_Neg|rRdDt~6 (
// Equation(s):
// \SpSram2_Neg|rRdDt~6_combout  = ( \SpSram2_Neg|rMem[4][2]~q  & ( \SpSram2_Neg|rMem[5][2]~q  ) ) # ( !\SpSram2_Neg|rMem[4][2]~q  & ( \SpSram2_Neg|rMem[5][2]~q  & ( (\iAddrRam_neg[0]~input_o  & (((\Controller|oCsnRam2~1_combout  & 
// \Controller|oCsnRam2~2_combout )) # (\Controller|rCurState.p_Acc~q ))) ) ) ) # ( \SpSram2_Neg|rMem[4][2]~q  & ( !\SpSram2_Neg|rMem[5][2]~q  & ( (!\iAddrRam_neg[0]~input_o ) # ((!\Controller|rCurState.p_Acc~q  & ((!\Controller|oCsnRam2~1_combout ) # 
// (!\Controller|oCsnRam2~2_combout )))) ) ) )

	.dataa(!\Controller|rCurState.p_Acc~q ),
	.datab(!\Controller|oCsnRam2~1_combout ),
	.datac(!\iAddrRam_neg[0]~input_o ),
	.datad(!\Controller|oCsnRam2~2_combout ),
	.datae(!\SpSram2_Neg|rMem[4][2]~q ),
	.dataf(!\SpSram2_Neg|rMem[5][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt~6 .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt~6 .lut_mask = 64'h0000FAF80507FFFF;
defparam \SpSram2_Neg|rRdDt~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N39
cyclonev_lcell_comb \SpSram2_Neg|rRdDt~8 (
// Equation(s):
// \SpSram2_Neg|rRdDt~8_combout  = ( \SpSram2_Neg|rRdDt~6_combout  & ( ((!\Controller|oAddrRam_neg[1]~1_combout  & ((\SpSram2_Neg|rMem[1][2]~q ))) # (\Controller|oAddrRam_neg[1]~1_combout  & (\SpSram2_Neg|rRdDt~7_combout ))) # 
// (\Controller|oAddrRam_neg[2]~0_combout ) ) ) # ( !\SpSram2_Neg|rRdDt~6_combout  & ( (!\Controller|oAddrRam_neg[2]~0_combout  & ((!\Controller|oAddrRam_neg[1]~1_combout  & ((\SpSram2_Neg|rMem[1][2]~q ))) # (\Controller|oAddrRam_neg[1]~1_combout  & 
// (\SpSram2_Neg|rRdDt~7_combout )))) ) )

	.dataa(!\Controller|oAddrRam_neg[2]~0_combout ),
	.datab(!\Controller|oAddrRam_neg[1]~1_combout ),
	.datac(!\SpSram2_Neg|rRdDt~7_combout ),
	.datad(!\SpSram2_Neg|rMem[1][2]~q ),
	.datae(gnd),
	.dataf(!\SpSram2_Neg|rRdDt~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt~8 .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt~8 .lut_mask = 64'h028A028A57DF57DF;
defparam \SpSram2_Neg|rRdDt~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N36
cyclonev_lcell_comb \SpSram2_Neg|rRdDt[2]~SCLR_LUT (
// Equation(s):
// \SpSram2_Neg|rRdDt[2]~SCLR_LUT_combout  = ( \SpSram2_Neg|rRdDt~8_combout  & ( \iRsn~input_o  ) )

	.dataa(!\iRsn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SpSram2_Neg|rRdDt~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt[2]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt[2]~SCLR_LUT .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt[2]~SCLR_LUT .lut_mask = 64'h0000000055555555;
defparam \SpSram2_Neg|rRdDt[2]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N1
cyclonev_io_ibuf \iWrDtRam[3]~input (
	.i(iWrDtRam[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\iWrDtRam[3]~input_o ));
// synopsys translate_off
defparam \iWrDtRam[3]~input .bus_hold = "false";
defparam \iWrDtRam[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N33
cyclonev_lcell_comb \Controller|oWrDtRam2[3]~3 (
// Equation(s):
// \Controller|oWrDtRam2[3]~3_combout  = ( \Controller|oCsnRam2~2_combout  & ( \Controller|oCsnRam2~1_combout  & ( \iWrDtRam[3]~input_o  ) ) )

	.dataa(!\iWrDtRam[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Controller|oCsnRam2~2_combout ),
	.dataf(!\Controller|oCsnRam2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|oWrDtRam2[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|oWrDtRam2[3]~3 .extended_lut = "off";
defparam \Controller|oWrDtRam2[3]~3 .lut_mask = 64'h0000000000005555;
defparam \Controller|oWrDtRam2[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y18_N44
dffeas \SpSram2_Neg|rMem[3][3] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[3][5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[3][3] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y18_N35
dffeas \SpSram2_Neg|rMem[2][3] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Controller|oWrDtRam2[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(\SpSram2_Neg|rMem[2][6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[2][3] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[2][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N42
cyclonev_lcell_comb \SpSram2_Neg|rRdDt~10 (
// Equation(s):
// \SpSram2_Neg|rRdDt~10_combout  = ( \SpSram2_Neg|rMem[3][3]~q  & ( \SpSram2_Neg|rMem[2][3]~q  ) ) # ( !\SpSram2_Neg|rMem[3][3]~q  & ( \SpSram2_Neg|rMem[2][3]~q  & ( (!\iAddrRam_neg[0]~input_o ) # ((!\Controller|rCurState.p_Acc~q  & 
// ((!\Controller|oCsnRam2~2_combout ) # (!\Controller|oCsnRam2~1_combout )))) ) ) ) # ( \SpSram2_Neg|rMem[3][3]~q  & ( !\SpSram2_Neg|rMem[2][3]~q  & ( (\iAddrRam_neg[0]~input_o  & (((\Controller|oCsnRam2~2_combout  & \Controller|oCsnRam2~1_combout )) # 
// (\Controller|rCurState.p_Acc~q ))) ) ) )

	.dataa(!\iAddrRam_neg[0]~input_o ),
	.datab(!\Controller|oCsnRam2~2_combout ),
	.datac(!\Controller|oCsnRam2~1_combout ),
	.datad(!\Controller|rCurState.p_Acc~q ),
	.datae(!\SpSram2_Neg|rMem[3][3]~q ),
	.dataf(!\SpSram2_Neg|rMem[2][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt~10 .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt~10 .lut_mask = 64'h00000155FEAAFFFF;
defparam \SpSram2_Neg|rRdDt~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y18_N59
dffeas \SpSram2_Neg|rMem[1][3] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[1][15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[1][3] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y18_N50
dffeas \SpSram2_Neg|rMem[4][3] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[4][11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[4][3] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y18_N37
dffeas \SpSram2_Neg|rMem[5][3] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[5][3] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[5][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N48
cyclonev_lcell_comb \SpSram2_Neg|rRdDt~9 (
// Equation(s):
// \SpSram2_Neg|rRdDt~9_combout  = ( \SpSram2_Neg|rMem[4][3]~q  & ( \SpSram2_Neg|rMem[5][3]~q  ) ) # ( !\SpSram2_Neg|rMem[4][3]~q  & ( \SpSram2_Neg|rMem[5][3]~q  & ( (\iAddrRam_neg[0]~input_o  & (((\Controller|oCsnRam2~1_combout  & 
// \Controller|oCsnRam2~2_combout )) # (\Controller|rCurState.p_Acc~q ))) ) ) ) # ( \SpSram2_Neg|rMem[4][3]~q  & ( !\SpSram2_Neg|rMem[5][3]~q  & ( (!\iAddrRam_neg[0]~input_o ) # ((!\Controller|rCurState.p_Acc~q  & ((!\Controller|oCsnRam2~1_combout ) # 
// (!\Controller|oCsnRam2~2_combout )))) ) ) )

	.dataa(!\Controller|rCurState.p_Acc~q ),
	.datab(!\Controller|oCsnRam2~1_combout ),
	.datac(!\Controller|oCsnRam2~2_combout ),
	.datad(!\iAddrRam_neg[0]~input_o ),
	.datae(!\SpSram2_Neg|rMem[4][3]~q ),
	.dataf(!\SpSram2_Neg|rMem[5][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt~9 .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt~9 .lut_mask = 64'h0000FFA80057FFFF;
defparam \SpSram2_Neg|rRdDt~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N57
cyclonev_lcell_comb \SpSram2_Neg|rRdDt~11 (
// Equation(s):
// \SpSram2_Neg|rRdDt~11_combout  = ( \SpSram2_Neg|rRdDt~9_combout  & ( ((!\Controller|oAddrRam_neg[1]~1_combout  & ((\SpSram2_Neg|rMem[1][3]~q ))) # (\Controller|oAddrRam_neg[1]~1_combout  & (\SpSram2_Neg|rRdDt~10_combout ))) # 
// (\Controller|oAddrRam_neg[2]~0_combout ) ) ) # ( !\SpSram2_Neg|rRdDt~9_combout  & ( (!\Controller|oAddrRam_neg[2]~0_combout  & ((!\Controller|oAddrRam_neg[1]~1_combout  & ((\SpSram2_Neg|rMem[1][3]~q ))) # (\Controller|oAddrRam_neg[1]~1_combout  & 
// (\SpSram2_Neg|rRdDt~10_combout )))) ) )

	.dataa(!\Controller|oAddrRam_neg[2]~0_combout ),
	.datab(!\Controller|oAddrRam_neg[1]~1_combout ),
	.datac(!\SpSram2_Neg|rRdDt~10_combout ),
	.datad(!\SpSram2_Neg|rMem[1][3]~q ),
	.datae(gnd),
	.dataf(!\SpSram2_Neg|rRdDt~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt~11 .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt~11 .lut_mask = 64'h028A028A57DF57DF;
defparam \SpSram2_Neg|rRdDt~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N33
cyclonev_lcell_comb \SpSram2_Neg|rRdDt[3]~SCLR_LUT (
// Equation(s):
// \SpSram2_Neg|rRdDt[3]~SCLR_LUT_combout  = (\iRsn~input_o  & \SpSram2_Neg|rRdDt~11_combout )

	.dataa(!\iRsn~input_o ),
	.datab(gnd),
	.datac(!\SpSram2_Neg|rRdDt~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt[3]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt[3]~SCLR_LUT .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt[3]~SCLR_LUT .lut_mask = 64'h0505050505050505;
defparam \SpSram2_Neg|rRdDt[3]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N38
cyclonev_io_ibuf \iWrDtRam[4]~input (
	.i(iWrDtRam[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\iWrDtRam[4]~input_o ));
// synopsys translate_off
defparam \iWrDtRam[4]~input .bus_hold = "false";
defparam \iWrDtRam[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N21
cyclonev_lcell_comb \Controller|oWrDtRam2[4]~4 (
// Equation(s):
// \Controller|oWrDtRam2[4]~4_combout  = ( \Controller|oCsnRam2~1_combout  & ( (\iWrDtRam[4]~input_o  & \Controller|oCsnRam2~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iWrDtRam[4]~input_o ),
	.datad(!\Controller|oCsnRam2~2_combout ),
	.datae(gnd),
	.dataf(!\Controller|oCsnRam2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|oWrDtRam2[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|oWrDtRam2[4]~4 .extended_lut = "off";
defparam \Controller|oWrDtRam2[4]~4 .lut_mask = 64'h00000000000F000F;
defparam \Controller|oWrDtRam2[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y18_N47
dffeas \SpSram2_Neg|rMem[3][4] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[3][5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[3][4] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y18_N26
dffeas \SpSram2_Neg|rMem[2][4] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[2][6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[2][4] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[2][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N45
cyclonev_lcell_comb \SpSram2_Neg|rRdDt~13 (
// Equation(s):
// \SpSram2_Neg|rRdDt~13_combout  = ( \SpSram2_Neg|rMem[3][4]~q  & ( \SpSram2_Neg|rMem[2][4]~q  ) ) # ( !\SpSram2_Neg|rMem[3][4]~q  & ( \SpSram2_Neg|rMem[2][4]~q  & ( (!\iAddrRam_neg[0]~input_o ) # ((!\Controller|rCurState.p_Acc~q  & 
// ((!\Controller|oCsnRam2~2_combout ) # (!\Controller|oCsnRam2~1_combout )))) ) ) ) # ( \SpSram2_Neg|rMem[3][4]~q  & ( !\SpSram2_Neg|rMem[2][4]~q  & ( (\iAddrRam_neg[0]~input_o  & (((\Controller|oCsnRam2~2_combout  & \Controller|oCsnRam2~1_combout )) # 
// (\Controller|rCurState.p_Acc~q ))) ) ) )

	.dataa(!\iAddrRam_neg[0]~input_o ),
	.datab(!\Controller|oCsnRam2~2_combout ),
	.datac(!\Controller|rCurState.p_Acc~q ),
	.datad(!\Controller|oCsnRam2~1_combout ),
	.datae(!\SpSram2_Neg|rMem[3][4]~q ),
	.dataf(!\SpSram2_Neg|rMem[2][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt~13 .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt~13 .lut_mask = 64'h00000515FAEAFFFF;
defparam \SpSram2_Neg|rRdDt~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y18_N56
dffeas \SpSram2_Neg|rMem[1][4] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[1][15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[1][4] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y18_N53
dffeas \SpSram2_Neg|rMem[4][4] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[4][11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[4][4] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y18_N40
dffeas \SpSram2_Neg|rMem[5][4] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[5][4] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[5][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N51
cyclonev_lcell_comb \SpSram2_Neg|rRdDt~12 (
// Equation(s):
// \SpSram2_Neg|rRdDt~12_combout  = ( \SpSram2_Neg|rMem[4][4]~q  & ( \SpSram2_Neg|rMem[5][4]~q  ) ) # ( !\SpSram2_Neg|rMem[4][4]~q  & ( \SpSram2_Neg|rMem[5][4]~q  & ( (\iAddrRam_neg[0]~input_o  & (((\Controller|oCsnRam2~1_combout  & 
// \Controller|oCsnRam2~2_combout )) # (\Controller|rCurState.p_Acc~q ))) ) ) ) # ( \SpSram2_Neg|rMem[4][4]~q  & ( !\SpSram2_Neg|rMem[5][4]~q  & ( (!\iAddrRam_neg[0]~input_o ) # ((!\Controller|rCurState.p_Acc~q  & ((!\Controller|oCsnRam2~1_combout ) # 
// (!\Controller|oCsnRam2~2_combout )))) ) ) )

	.dataa(!\Controller|rCurState.p_Acc~q ),
	.datab(!\Controller|oCsnRam2~1_combout ),
	.datac(!\iAddrRam_neg[0]~input_o ),
	.datad(!\Controller|oCsnRam2~2_combout ),
	.datae(!\SpSram2_Neg|rMem[4][4]~q ),
	.dataf(!\SpSram2_Neg|rMem[5][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt~12 .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt~12 .lut_mask = 64'h0000FAF80507FFFF;
defparam \SpSram2_Neg|rRdDt~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N54
cyclonev_lcell_comb \SpSram2_Neg|rRdDt~14 (
// Equation(s):
// \SpSram2_Neg|rRdDt~14_combout  = ( \SpSram2_Neg|rRdDt~12_combout  & ( ((!\Controller|oAddrRam_neg[1]~1_combout  & ((\SpSram2_Neg|rMem[1][4]~q ))) # (\Controller|oAddrRam_neg[1]~1_combout  & (\SpSram2_Neg|rRdDt~13_combout ))) # 
// (\Controller|oAddrRam_neg[2]~0_combout ) ) ) # ( !\SpSram2_Neg|rRdDt~12_combout  & ( (!\Controller|oAddrRam_neg[2]~0_combout  & ((!\Controller|oAddrRam_neg[1]~1_combout  & ((\SpSram2_Neg|rMem[1][4]~q ))) # (\Controller|oAddrRam_neg[1]~1_combout  & 
// (\SpSram2_Neg|rRdDt~13_combout )))) ) )

	.dataa(!\Controller|oAddrRam_neg[2]~0_combout ),
	.datab(!\Controller|oAddrRam_neg[1]~1_combout ),
	.datac(!\SpSram2_Neg|rRdDt~13_combout ),
	.datad(!\SpSram2_Neg|rMem[1][4]~q ),
	.datae(gnd),
	.dataf(!\SpSram2_Neg|rRdDt~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt~14 .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt~14 .lut_mask = 64'h028A028A57DF57DF;
defparam \SpSram2_Neg|rRdDt~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N30
cyclonev_lcell_comb \SpSram2_Neg|rRdDt[4]~SCLR_LUT (
// Equation(s):
// \SpSram2_Neg|rRdDt[4]~SCLR_LUT_combout  = ( \SpSram2_Neg|rRdDt~14_combout  & ( \iRsn~input_o  ) )

	.dataa(!\iRsn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SpSram2_Neg|rRdDt~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt[4]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt[4]~SCLR_LUT .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt[4]~SCLR_LUT .lut_mask = 64'h0000000055555555;
defparam \SpSram2_Neg|rRdDt[4]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y36_N4
cyclonev_io_ibuf \iWrDtRam[5]~input (
	.i(iWrDtRam[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\iWrDtRam[5]~input_o ));
// synopsys translate_off
defparam \iWrDtRam[5]~input .bus_hold = "false";
defparam \iWrDtRam[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N27
cyclonev_lcell_comb \Controller|oWrDtRam2[5]~5 (
// Equation(s):
// \Controller|oWrDtRam2[5]~5_combout  = ( \Controller|oCsnRam2~2_combout  & ( \iWrDtRam[5]~input_o  & ( \Controller|oCsnRam2~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Controller|oCsnRam2~1_combout ),
	.datad(gnd),
	.datae(!\Controller|oCsnRam2~2_combout ),
	.dataf(!\iWrDtRam[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|oWrDtRam2[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|oWrDtRam2[5]~5 .extended_lut = "off";
defparam \Controller|oWrDtRam2[5]~5 .lut_mask = 64'h0000000000000F0F;
defparam \Controller|oWrDtRam2[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y18_N17
dffeas \SpSram2_Neg|rMem[5][5] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[5][5] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y18_N37
dffeas \SpSram2_Neg|rMem[4][5] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[4][11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[4][5] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[4][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N48
cyclonev_lcell_comb \SpSram2_Neg|rRdDt~15 (
// Equation(s):
// \SpSram2_Neg|rRdDt~15_combout  = ( \Controller|oCsnRam2~2_combout  & ( \iAddrRam_neg[0]~input_o  & ( (!\Controller|oCsnRam2~1_combout  & ((!\Controller|rCurState.p_Acc~q  & ((\SpSram2_Neg|rMem[4][5]~q ))) # (\Controller|rCurState.p_Acc~q  & 
// (\SpSram2_Neg|rMem[5][5]~q )))) # (\Controller|oCsnRam2~1_combout  & (\SpSram2_Neg|rMem[5][5]~q )) ) ) ) # ( !\Controller|oCsnRam2~2_combout  & ( \iAddrRam_neg[0]~input_o  & ( (!\Controller|rCurState.p_Acc~q  & ((\SpSram2_Neg|rMem[4][5]~q ))) # 
// (\Controller|rCurState.p_Acc~q  & (\SpSram2_Neg|rMem[5][5]~q )) ) ) ) # ( \Controller|oCsnRam2~2_combout  & ( !\iAddrRam_neg[0]~input_o  & ( \SpSram2_Neg|rMem[4][5]~q  ) ) ) # ( !\Controller|oCsnRam2~2_combout  & ( !\iAddrRam_neg[0]~input_o  & ( 
// \SpSram2_Neg|rMem[4][5]~q  ) ) )

	.dataa(!\Controller|oCsnRam2~1_combout ),
	.datab(!\SpSram2_Neg|rMem[5][5]~q ),
	.datac(!\SpSram2_Neg|rMem[4][5]~q ),
	.datad(!\Controller|rCurState.p_Acc~q ),
	.datae(!\Controller|oCsnRam2~2_combout ),
	.dataf(!\iAddrRam_neg[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt~15 .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt~15 .lut_mask = 64'h0F0F0F0F0F331B33;
defparam \SpSram2_Neg|rRdDt~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y18_N4
dffeas \SpSram2_Neg|rMem[1][5] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[1][15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[1][5] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y18_N20
dffeas \SpSram2_Neg|rMem[3][5] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[3][5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[3][5] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y18_N28
dffeas \SpSram2_Neg|rMem[2][5] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Controller|oWrDtRam2[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(\SpSram2_Neg|rMem[2][6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[2][5] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[2][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N18
cyclonev_lcell_comb \SpSram2_Neg|rRdDt~16 (
// Equation(s):
// \SpSram2_Neg|rRdDt~16_combout  = ( \SpSram2_Neg|rMem[3][5]~q  & ( \SpSram2_Neg|rMem[2][5]~q  ) ) # ( !\SpSram2_Neg|rMem[3][5]~q  & ( \SpSram2_Neg|rMem[2][5]~q  & ( (!\iAddrRam_neg[0]~input_o ) # ((!\Controller|rCurState.p_Acc~q  & 
// ((!\Controller|oCsnRam2~2_combout ) # (!\Controller|oCsnRam2~1_combout )))) ) ) ) # ( \SpSram2_Neg|rMem[3][5]~q  & ( !\SpSram2_Neg|rMem[2][5]~q  & ( (\iAddrRam_neg[0]~input_o  & (((\Controller|oCsnRam2~2_combout  & \Controller|oCsnRam2~1_combout )) # 
// (\Controller|rCurState.p_Acc~q ))) ) ) )

	.dataa(!\iAddrRam_neg[0]~input_o ),
	.datab(!\Controller|oCsnRam2~2_combout ),
	.datac(!\Controller|oCsnRam2~1_combout ),
	.datad(!\Controller|rCurState.p_Acc~q ),
	.datae(!\SpSram2_Neg|rMem[3][5]~q ),
	.dataf(!\SpSram2_Neg|rMem[2][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt~16 .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt~16 .lut_mask = 64'h00000155FEAAFFFF;
defparam \SpSram2_Neg|rRdDt~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N12
cyclonev_lcell_comb \SpSram2_Neg|rRdDt~17 (
// Equation(s):
// \SpSram2_Neg|rRdDt~17_combout  = ( \SpSram2_Neg|rRdDt~16_combout  & ( (!\Controller|oAddrRam_neg[2]~0_combout  & (((\SpSram2_Neg|rMem[1][5]~q ) # (\Controller|oAddrRam_neg[1]~1_combout )))) # (\Controller|oAddrRam_neg[2]~0_combout  & 
// (\SpSram2_Neg|rRdDt~15_combout )) ) ) # ( !\SpSram2_Neg|rRdDt~16_combout  & ( (!\Controller|oAddrRam_neg[2]~0_combout  & (((!\Controller|oAddrRam_neg[1]~1_combout  & \SpSram2_Neg|rMem[1][5]~q )))) # (\Controller|oAddrRam_neg[2]~0_combout  & 
// (\SpSram2_Neg|rRdDt~15_combout )) ) )

	.dataa(!\SpSram2_Neg|rRdDt~15_combout ),
	.datab(!\Controller|oAddrRam_neg[1]~1_combout ),
	.datac(!\Controller|oAddrRam_neg[2]~0_combout ),
	.datad(!\SpSram2_Neg|rMem[1][5]~q ),
	.datae(gnd),
	.dataf(!\SpSram2_Neg|rRdDt~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt~17 .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt~17 .lut_mask = 64'h05C505C535F535F5;
defparam \SpSram2_Neg|rRdDt~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N54
cyclonev_lcell_comb \SpSram2_Neg|rRdDt[5]~SCLR_LUT (
// Equation(s):
// \SpSram2_Neg|rRdDt[5]~SCLR_LUT_combout  = ( \SpSram2_Neg|rRdDt~17_combout  & ( \iRsn~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iRsn~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SpSram2_Neg|rRdDt~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt[5]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt[5]~SCLR_LUT .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt[5]~SCLR_LUT .lut_mask = 64'h000000000F0F0F0F;
defparam \SpSram2_Neg|rRdDt[5]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N55
cyclonev_io_ibuf \iWrDtRam[6]~input (
	.i(iWrDtRam[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\iWrDtRam[6]~input_o ));
// synopsys translate_off
defparam \iWrDtRam[6]~input .bus_hold = "false";
defparam \iWrDtRam[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N42
cyclonev_lcell_comb \Controller|oWrDtRam2[6]~6 (
// Equation(s):
// \Controller|oWrDtRam2[6]~6_combout  = ( \Controller|oCsnRam2~2_combout  & ( (\Controller|oCsnRam2~1_combout  & \iWrDtRam[6]~input_o ) ) )

	.dataa(gnd),
	.datab(!\Controller|oCsnRam2~1_combout ),
	.datac(!\iWrDtRam[6]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controller|oCsnRam2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|oWrDtRam2[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|oWrDtRam2[6]~6 .extended_lut = "off";
defparam \Controller|oWrDtRam2[6]~6 .lut_mask = 64'h0000000003030303;
defparam \Controller|oWrDtRam2[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N51
cyclonev_lcell_comb \SpSram2_Neg|rMem[1][6]~feeder (
// Equation(s):
// \SpSram2_Neg|rMem[1][6]~feeder_combout  = ( \Controller|oWrDtRam2[6]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controller|oWrDtRam2[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rMem[1][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rMem[1][6]~feeder .extended_lut = "off";
defparam \SpSram2_Neg|rMem[1][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SpSram2_Neg|rMem[1][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y17_N52
dffeas \SpSram2_Neg|rMem[1][6] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\SpSram2_Neg|rMem[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(\SpSram2_Neg|rMem[1][15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[1][6] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y17_N8
dffeas \SpSram2_Neg|rMem[4][6] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[4][11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[4][6] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y17_N25
dffeas \SpSram2_Neg|rMem[5][6] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[5][6] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[5][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N6
cyclonev_lcell_comb \SpSram2_Neg|rRdDt~18 (
// Equation(s):
// \SpSram2_Neg|rRdDt~18_combout  = ( \SpSram2_Neg|rMem[4][6]~q  & ( \SpSram2_Neg|rMem[5][6]~q  ) ) # ( !\SpSram2_Neg|rMem[4][6]~q  & ( \SpSram2_Neg|rMem[5][6]~q  & ( (\iAddrRam_neg[0]~input_o  & (((\Controller|oCsnRam2~2_combout  & 
// \Controller|oCsnRam2~1_combout )) # (\Controller|rCurState.p_Acc~q ))) ) ) ) # ( \SpSram2_Neg|rMem[4][6]~q  & ( !\SpSram2_Neg|rMem[5][6]~q  & ( (!\iAddrRam_neg[0]~input_o ) # ((!\Controller|rCurState.p_Acc~q  & ((!\Controller|oCsnRam2~2_combout ) # 
// (!\Controller|oCsnRam2~1_combout )))) ) ) )

	.dataa(!\iAddrRam_neg[0]~input_o ),
	.datab(!\Controller|rCurState.p_Acc~q ),
	.datac(!\Controller|oCsnRam2~2_combout ),
	.datad(!\Controller|oCsnRam2~1_combout ),
	.datae(!\SpSram2_Neg|rMem[4][6]~q ),
	.dataf(!\SpSram2_Neg|rMem[5][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt~18 .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt~18 .lut_mask = 64'h0000EEEA1115FFFF;
defparam \SpSram2_Neg|rRdDt~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y18_N23
dffeas \SpSram2_Neg|rMem[3][6] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[3][5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[3][6] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y18_N8
dffeas \SpSram2_Neg|rMem[2][6] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[2][6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[2][6] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[2][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N21
cyclonev_lcell_comb \SpSram2_Neg|rRdDt~19 (
// Equation(s):
// \SpSram2_Neg|rRdDt~19_combout  = ( \SpSram2_Neg|rMem[3][6]~q  & ( \SpSram2_Neg|rMem[2][6]~q  ) ) # ( !\SpSram2_Neg|rMem[3][6]~q  & ( \SpSram2_Neg|rMem[2][6]~q  & ( (!\iAddrRam_neg[0]~input_o ) # ((!\Controller|rCurState.p_Acc~q  & 
// ((!\Controller|oCsnRam2~2_combout ) # (!\Controller|oCsnRam2~1_combout )))) ) ) ) # ( \SpSram2_Neg|rMem[3][6]~q  & ( !\SpSram2_Neg|rMem[2][6]~q  & ( (\iAddrRam_neg[0]~input_o  & (((\Controller|oCsnRam2~2_combout  & \Controller|oCsnRam2~1_combout )) # 
// (\Controller|rCurState.p_Acc~q ))) ) ) )

	.dataa(!\iAddrRam_neg[0]~input_o ),
	.datab(!\Controller|oCsnRam2~2_combout ),
	.datac(!\Controller|rCurState.p_Acc~q ),
	.datad(!\Controller|oCsnRam2~1_combout ),
	.datae(!\SpSram2_Neg|rMem[3][6]~q ),
	.dataf(!\SpSram2_Neg|rMem[2][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt~19 .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt~19 .lut_mask = 64'h00000515FAEAFFFF;
defparam \SpSram2_Neg|rRdDt~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N15
cyclonev_lcell_comb \SpSram2_Neg|rRdDt~20 (
// Equation(s):
// \SpSram2_Neg|rRdDt~20_combout  = ( \SpSram2_Neg|rRdDt~19_combout  & ( (!\Controller|oAddrRam_neg[2]~0_combout  & (((\SpSram2_Neg|rMem[1][6]~q )) # (\Controller|oAddrRam_neg[1]~1_combout ))) # (\Controller|oAddrRam_neg[2]~0_combout  & 
// (((\SpSram2_Neg|rRdDt~18_combout )))) ) ) # ( !\SpSram2_Neg|rRdDt~19_combout  & ( (!\Controller|oAddrRam_neg[2]~0_combout  & (!\Controller|oAddrRam_neg[1]~1_combout  & (\SpSram2_Neg|rMem[1][6]~q ))) # (\Controller|oAddrRam_neg[2]~0_combout  & 
// (((\SpSram2_Neg|rRdDt~18_combout )))) ) )

	.dataa(!\Controller|oAddrRam_neg[1]~1_combout ),
	.datab(!\Controller|oAddrRam_neg[2]~0_combout ),
	.datac(!\SpSram2_Neg|rMem[1][6]~q ),
	.datad(!\SpSram2_Neg|rRdDt~18_combout ),
	.datae(gnd),
	.dataf(!\SpSram2_Neg|rRdDt~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt~20 .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt~20 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \SpSram2_Neg|rRdDt~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N42
cyclonev_lcell_comb \SpSram2_Neg|rRdDt[6]~SCLR_LUT (
// Equation(s):
// \SpSram2_Neg|rRdDt[6]~SCLR_LUT_combout  = ( \iRsn~input_o  & ( \SpSram2_Neg|rRdDt~20_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\iRsn~input_o ),
	.dataf(!\SpSram2_Neg|rRdDt~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt[6]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt[6]~SCLR_LUT .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt[6]~SCLR_LUT .lut_mask = 64'h000000000000FFFF;
defparam \SpSram2_Neg|rRdDt[6]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \iWrDtRam[7]~input (
	.i(iWrDtRam[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\iWrDtRam[7]~input_o ));
// synopsys translate_off
defparam \iWrDtRam[7]~input .bus_hold = "false";
defparam \iWrDtRam[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N0
cyclonev_lcell_comb \Controller|oWrDtRam2[7]~7 (
// Equation(s):
// \Controller|oWrDtRam2[7]~7_combout  = (\iWrDtRam[7]~input_o  & (\Controller|oCsnRam2~1_combout  & \Controller|oCsnRam2~2_combout ))

	.dataa(!\iWrDtRam[7]~input_o ),
	.datab(!\Controller|oCsnRam2~1_combout ),
	.datac(!\Controller|oCsnRam2~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|oWrDtRam2[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|oWrDtRam2[7]~7 .extended_lut = "off";
defparam \Controller|oWrDtRam2[7]~7 .lut_mask = 64'h0101010101010101;
defparam \Controller|oWrDtRam2[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y17_N11
dffeas \SpSram2_Neg|rMem[4][7] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[4][11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[4][7] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y17_N28
dffeas \SpSram2_Neg|rMem[5][7] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[5][7] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[5][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N9
cyclonev_lcell_comb \SpSram2_Neg|rRdDt~21 (
// Equation(s):
// \SpSram2_Neg|rRdDt~21_combout  = ( \SpSram2_Neg|rMem[4][7]~q  & ( \SpSram2_Neg|rMem[5][7]~q  ) ) # ( !\SpSram2_Neg|rMem[4][7]~q  & ( \SpSram2_Neg|rMem[5][7]~q  & ( (\iAddrRam_neg[0]~input_o  & (((\Controller|oCsnRam2~1_combout  & 
// \Controller|oCsnRam2~2_combout )) # (\Controller|rCurState.p_Acc~q ))) ) ) ) # ( \SpSram2_Neg|rMem[4][7]~q  & ( !\SpSram2_Neg|rMem[5][7]~q  & ( (!\iAddrRam_neg[0]~input_o ) # ((!\Controller|rCurState.p_Acc~q  & ((!\Controller|oCsnRam2~1_combout ) # 
// (!\Controller|oCsnRam2~2_combout )))) ) ) )

	.dataa(!\iAddrRam_neg[0]~input_o ),
	.datab(!\Controller|rCurState.p_Acc~q ),
	.datac(!\Controller|oCsnRam2~1_combout ),
	.datad(!\Controller|oCsnRam2~2_combout ),
	.datae(!\SpSram2_Neg|rMem[4][7]~q ),
	.dataf(!\SpSram2_Neg|rMem[5][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt~21 .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt~21 .lut_mask = 64'h0000EEEA1115FFFF;
defparam \SpSram2_Neg|rRdDt~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y17_N17
dffeas \SpSram2_Neg|rMem[3][7] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[3][5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[3][7] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y17_N19
dffeas \SpSram2_Neg|rMem[2][7] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[2][6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[2][7] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[2][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N15
cyclonev_lcell_comb \SpSram2_Neg|rRdDt~22 (
// Equation(s):
// \SpSram2_Neg|rRdDt~22_combout  = ( \SpSram2_Neg|rMem[3][7]~q  & ( \SpSram2_Neg|rMem[2][7]~q  ) ) # ( !\SpSram2_Neg|rMem[3][7]~q  & ( \SpSram2_Neg|rMem[2][7]~q  & ( (!\iAddrRam_neg[0]~input_o ) # ((!\Controller|rCurState.p_Acc~q  & 
// ((!\Controller|oCsnRam2~1_combout ) # (!\Controller|oCsnRam2~2_combout )))) ) ) ) # ( \SpSram2_Neg|rMem[3][7]~q  & ( !\SpSram2_Neg|rMem[2][7]~q  & ( (\iAddrRam_neg[0]~input_o  & (((\Controller|oCsnRam2~1_combout  & \Controller|oCsnRam2~2_combout )) # 
// (\Controller|rCurState.p_Acc~q ))) ) ) )

	.dataa(!\iAddrRam_neg[0]~input_o ),
	.datab(!\Controller|rCurState.p_Acc~q ),
	.datac(!\Controller|oCsnRam2~1_combout ),
	.datad(!\Controller|oCsnRam2~2_combout ),
	.datae(!\SpSram2_Neg|rMem[3][7]~q ),
	.dataf(!\SpSram2_Neg|rMem[2][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt~22 .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt~22 .lut_mask = 64'h00001115EEEAFFFF;
defparam \SpSram2_Neg|rRdDt~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y17_N17
dffeas \SpSram2_Neg|rMem[1][7] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[1][15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[1][7] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[1][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N21
cyclonev_lcell_comb \SpSram2_Neg|rRdDt~23 (
// Equation(s):
// \SpSram2_Neg|rRdDt~23_combout  = ( \Controller|oAddrRam_neg[2]~0_combout  & ( \Controller|oAddrRam_neg[1]~1_combout  & ( \SpSram2_Neg|rRdDt~21_combout  ) ) ) # ( !\Controller|oAddrRam_neg[2]~0_combout  & ( \Controller|oAddrRam_neg[1]~1_combout  & ( 
// \SpSram2_Neg|rRdDt~22_combout  ) ) ) # ( \Controller|oAddrRam_neg[2]~0_combout  & ( !\Controller|oAddrRam_neg[1]~1_combout  & ( \SpSram2_Neg|rRdDt~21_combout  ) ) ) # ( !\Controller|oAddrRam_neg[2]~0_combout  & ( !\Controller|oAddrRam_neg[1]~1_combout  & 
// ( \SpSram2_Neg|rMem[1][7]~q  ) ) )

	.dataa(!\SpSram2_Neg|rRdDt~21_combout ),
	.datab(!\SpSram2_Neg|rRdDt~22_combout ),
	.datac(!\SpSram2_Neg|rMem[1][7]~q ),
	.datad(gnd),
	.datae(!\Controller|oAddrRam_neg[2]~0_combout ),
	.dataf(!\Controller|oAddrRam_neg[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt~23 .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt~23 .lut_mask = 64'h0F0F555533335555;
defparam \SpSram2_Neg|rRdDt~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N36
cyclonev_lcell_comb \SpSram2_Neg|rRdDt[7]~SCLR_LUT (
// Equation(s):
// \SpSram2_Neg|rRdDt[7]~SCLR_LUT_combout  = ( \iRsn~input_o  & ( \SpSram2_Neg|rRdDt~23_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\iRsn~input_o ),
	.dataf(!\SpSram2_Neg|rRdDt~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt[7]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt[7]~SCLR_LUT .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt[7]~SCLR_LUT .lut_mask = 64'h000000000000FFFF;
defparam \SpSram2_Neg|rRdDt[7]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
cyclonev_io_ibuf \iWrDtRam[8]~input (
	.i(iWrDtRam[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\iWrDtRam[8]~input_o ));
// synopsys translate_off
defparam \iWrDtRam[8]~input .bus_hold = "false";
defparam \iWrDtRam[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N0
cyclonev_lcell_comb \Controller|oWrDtRam2[8]~8 (
// Equation(s):
// \Controller|oWrDtRam2[8]~8_combout  = ( \iWrDtRam[8]~input_o  & ( \Controller|oCsnRam2~2_combout  & ( \Controller|oCsnRam2~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Controller|oCsnRam2~1_combout ),
	.datad(gnd),
	.datae(!\iWrDtRam[8]~input_o ),
	.dataf(!\Controller|oCsnRam2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|oWrDtRam2[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|oWrDtRam2[8]~8 .extended_lut = "off";
defparam \Controller|oWrDtRam2[8]~8 .lut_mask = 64'h0000000000000F0F;
defparam \Controller|oWrDtRam2[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y17_N14
dffeas \SpSram2_Neg|rMem[3][8] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[3][5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[3][8] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[3][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y17_N27
cyclonev_lcell_comb \SpSram2_Neg|rMem[2][8]~feeder (
// Equation(s):
// \SpSram2_Neg|rMem[2][8]~feeder_combout  = ( \Controller|oWrDtRam2[8]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controller|oWrDtRam2[8]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rMem[2][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rMem[2][8]~feeder .extended_lut = "off";
defparam \SpSram2_Neg|rMem[2][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SpSram2_Neg|rMem[2][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y17_N28
dffeas \SpSram2_Neg|rMem[2][8] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\SpSram2_Neg|rMem[2][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(\SpSram2_Neg|rMem[2][6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[2][8] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[2][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N12
cyclonev_lcell_comb \SpSram2_Neg|rRdDt~25 (
// Equation(s):
// \SpSram2_Neg|rRdDt~25_combout  = ( \SpSram2_Neg|rMem[3][8]~q  & ( \SpSram2_Neg|rMem[2][8]~q  ) ) # ( !\SpSram2_Neg|rMem[3][8]~q  & ( \SpSram2_Neg|rMem[2][8]~q  & ( (!\iAddrRam_neg[0]~input_o ) # ((!\Controller|rCurState.p_Acc~q  & 
// ((!\Controller|oCsnRam2~2_combout ) # (!\Controller|oCsnRam2~1_combout )))) ) ) ) # ( \SpSram2_Neg|rMem[3][8]~q  & ( !\SpSram2_Neg|rMem[2][8]~q  & ( (\iAddrRam_neg[0]~input_o  & (((\Controller|oCsnRam2~2_combout  & \Controller|oCsnRam2~1_combout )) # 
// (\Controller|rCurState.p_Acc~q ))) ) ) )

	.dataa(!\iAddrRam_neg[0]~input_o ),
	.datab(!\Controller|rCurState.p_Acc~q ),
	.datac(!\Controller|oCsnRam2~2_combout ),
	.datad(!\Controller|oCsnRam2~1_combout ),
	.datae(!\SpSram2_Neg|rMem[3][8]~q ),
	.dataf(!\SpSram2_Neg|rMem[2][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt~25 .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt~25 .lut_mask = 64'h00001115EEEAFFFF;
defparam \SpSram2_Neg|rRdDt~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y17_N20
dffeas \SpSram2_Neg|rMem[4][8] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[4][11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[4][8] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[4][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N24
cyclonev_lcell_comb \SpSram2_Neg|rMem[5][8]~feeder (
// Equation(s):
// \SpSram2_Neg|rMem[5][8]~feeder_combout  = ( \Controller|oWrDtRam2[8]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controller|oWrDtRam2[8]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rMem[5][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rMem[5][8]~feeder .extended_lut = "off";
defparam \SpSram2_Neg|rMem[5][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SpSram2_Neg|rMem[5][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y17_N26
dffeas \SpSram2_Neg|rMem[5][8] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\SpSram2_Neg|rMem[5][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(\SpSram2_Neg|rMem[5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[5][8] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[5][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N18
cyclonev_lcell_comb \SpSram2_Neg|rRdDt~24 (
// Equation(s):
// \SpSram2_Neg|rRdDt~24_combout  = ( \SpSram2_Neg|rMem[4][8]~q  & ( \SpSram2_Neg|rMem[5][8]~q  ) ) # ( !\SpSram2_Neg|rMem[4][8]~q  & ( \SpSram2_Neg|rMem[5][8]~q  & ( (\iAddrRam_neg[0]~input_o  & (((\Controller|oCsnRam2~1_combout  & 
// \Controller|oCsnRam2~2_combout )) # (\Controller|rCurState.p_Acc~q ))) ) ) ) # ( \SpSram2_Neg|rMem[4][8]~q  & ( !\SpSram2_Neg|rMem[5][8]~q  & ( (!\iAddrRam_neg[0]~input_o ) # ((!\Controller|rCurState.p_Acc~q  & ((!\Controller|oCsnRam2~1_combout ) # 
// (!\Controller|oCsnRam2~2_combout )))) ) ) )

	.dataa(!\iAddrRam_neg[0]~input_o ),
	.datab(!\Controller|oCsnRam2~1_combout ),
	.datac(!\Controller|oCsnRam2~2_combout ),
	.datad(!\Controller|rCurState.p_Acc~q ),
	.datae(!\SpSram2_Neg|rMem[4][8]~q ),
	.dataf(!\SpSram2_Neg|rMem[5][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt~24 .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt~24 .lut_mask = 64'h0000FEAA0155FFFF;
defparam \SpSram2_Neg|rRdDt~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y17_N2
dffeas \SpSram2_Neg|rMem[1][8] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[1][15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[1][8] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[1][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N0
cyclonev_lcell_comb \SpSram2_Neg|rRdDt~26 (
// Equation(s):
// \SpSram2_Neg|rRdDt~26_combout  = ( \SpSram2_Neg|rMem[1][8]~q  & ( \Controller|oAddrRam_neg[1]~1_combout  & ( (!\Controller|oAddrRam_neg[2]~0_combout  & (\SpSram2_Neg|rRdDt~25_combout )) # (\Controller|oAddrRam_neg[2]~0_combout  & 
// ((\SpSram2_Neg|rRdDt~24_combout ))) ) ) ) # ( !\SpSram2_Neg|rMem[1][8]~q  & ( \Controller|oAddrRam_neg[1]~1_combout  & ( (!\Controller|oAddrRam_neg[2]~0_combout  & (\SpSram2_Neg|rRdDt~25_combout )) # (\Controller|oAddrRam_neg[2]~0_combout  & 
// ((\SpSram2_Neg|rRdDt~24_combout ))) ) ) ) # ( \SpSram2_Neg|rMem[1][8]~q  & ( !\Controller|oAddrRam_neg[1]~1_combout  & ( (!\Controller|oAddrRam_neg[2]~0_combout ) # (\SpSram2_Neg|rRdDt~24_combout ) ) ) ) # ( !\SpSram2_Neg|rMem[1][8]~q  & ( 
// !\Controller|oAddrRam_neg[1]~1_combout  & ( (\Controller|oAddrRam_neg[2]~0_combout  & \SpSram2_Neg|rRdDt~24_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Controller|oAddrRam_neg[2]~0_combout ),
	.datac(!\SpSram2_Neg|rRdDt~25_combout ),
	.datad(!\SpSram2_Neg|rRdDt~24_combout ),
	.datae(!\SpSram2_Neg|rMem[1][8]~q ),
	.dataf(!\Controller|oAddrRam_neg[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt~26 .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt~26 .lut_mask = 64'h0033CCFF0C3F0C3F;
defparam \SpSram2_Neg|rRdDt~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N33
cyclonev_lcell_comb \SpSram2_Neg|rRdDt[8]~SCLR_LUT (
// Equation(s):
// \SpSram2_Neg|rRdDt[8]~SCLR_LUT_combout  = ( \iRsn~input_o  & ( \SpSram2_Neg|rRdDt~26_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\iRsn~input_o ),
	.dataf(!\SpSram2_Neg|rRdDt~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt[8]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt[8]~SCLR_LUT .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt[8]~SCLR_LUT .lut_mask = 64'h000000000000FFFF;
defparam \SpSram2_Neg|rRdDt[8]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N35
cyclonev_io_ibuf \iWrDtRam[9]~input (
	.i(iWrDtRam[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\iWrDtRam[9]~input_o ));
// synopsys translate_off
defparam \iWrDtRam[9]~input .bus_hold = "false";
defparam \iWrDtRam[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N3
cyclonev_lcell_comb \Controller|oWrDtRam2[9]~9 (
// Equation(s):
// \Controller|oWrDtRam2[9]~9_combout  = ( \Controller|oCsnRam2~1_combout  & ( (\Controller|oCsnRam2~2_combout  & \iWrDtRam[9]~input_o ) ) )

	.dataa(gnd),
	.datab(!\Controller|oCsnRam2~2_combout ),
	.datac(!\iWrDtRam[9]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controller|oCsnRam2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|oWrDtRam2[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|oWrDtRam2[9]~9 .extended_lut = "off";
defparam \Controller|oWrDtRam2[9]~9 .lut_mask = 64'h0000000003030303;
defparam \Controller|oWrDtRam2[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y17_N50
dffeas \SpSram2_Neg|rMem[3][9] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[3][5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[3][9] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y17_N37
dffeas \SpSram2_Neg|rMem[2][9] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[2][6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[2][9] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[2][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N48
cyclonev_lcell_comb \SpSram2_Neg|rRdDt~28 (
// Equation(s):
// \SpSram2_Neg|rRdDt~28_combout  = ( \SpSram2_Neg|rMem[3][9]~q  & ( \SpSram2_Neg|rMem[2][9]~q  ) ) # ( !\SpSram2_Neg|rMem[3][9]~q  & ( \SpSram2_Neg|rMem[2][9]~q  & ( (!\iAddrRam_neg[0]~input_o ) # ((!\Controller|rCurState.p_Acc~q  & 
// ((!\Controller|oCsnRam2~2_combout ) # (!\Controller|oCsnRam2~1_combout )))) ) ) ) # ( \SpSram2_Neg|rMem[3][9]~q  & ( !\SpSram2_Neg|rMem[2][9]~q  & ( (\iAddrRam_neg[0]~input_o  & (((\Controller|oCsnRam2~2_combout  & \Controller|oCsnRam2~1_combout )) # 
// (\Controller|rCurState.p_Acc~q ))) ) ) )

	.dataa(!\iAddrRam_neg[0]~input_o ),
	.datab(!\Controller|rCurState.p_Acc~q ),
	.datac(!\Controller|oCsnRam2~2_combout ),
	.datad(!\Controller|oCsnRam2~1_combout ),
	.datae(!\SpSram2_Neg|rMem[3][9]~q ),
	.dataf(!\SpSram2_Neg|rMem[2][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt~28 .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt~28 .lut_mask = 64'h00001115EEEAFFFF;
defparam \SpSram2_Neg|rRdDt~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y17_N35
dffeas \SpSram2_Neg|rMem[1][9] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[1][15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[1][9] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y17_N56
dffeas \SpSram2_Neg|rMem[4][9] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[4][11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[4][9] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[4][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y17_N1
dffeas \SpSram2_Neg|rMem[5][9] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[5][9] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[5][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N54
cyclonev_lcell_comb \SpSram2_Neg|rRdDt~27 (
// Equation(s):
// \SpSram2_Neg|rRdDt~27_combout  = ( \SpSram2_Neg|rMem[4][9]~q  & ( \SpSram2_Neg|rMem[5][9]~q  ) ) # ( !\SpSram2_Neg|rMem[4][9]~q  & ( \SpSram2_Neg|rMem[5][9]~q  & ( (\iAddrRam_neg[0]~input_o  & (((\Controller|oCsnRam2~2_combout  & 
// \Controller|oCsnRam2~1_combout )) # (\Controller|rCurState.p_Acc~q ))) ) ) ) # ( \SpSram2_Neg|rMem[4][9]~q  & ( !\SpSram2_Neg|rMem[5][9]~q  & ( (!\iAddrRam_neg[0]~input_o ) # ((!\Controller|rCurState.p_Acc~q  & ((!\Controller|oCsnRam2~2_combout ) # 
// (!\Controller|oCsnRam2~1_combout )))) ) ) )

	.dataa(!\iAddrRam_neg[0]~input_o ),
	.datab(!\Controller|rCurState.p_Acc~q ),
	.datac(!\Controller|oCsnRam2~2_combout ),
	.datad(!\Controller|oCsnRam2~1_combout ),
	.datae(!\SpSram2_Neg|rMem[4][9]~q ),
	.dataf(!\SpSram2_Neg|rMem[5][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt~27 .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt~27 .lut_mask = 64'h0000EEEA1115FFFF;
defparam \SpSram2_Neg|rRdDt~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N33
cyclonev_lcell_comb \SpSram2_Neg|rRdDt~29 (
// Equation(s):
// \SpSram2_Neg|rRdDt~29_combout  = ( \SpSram2_Neg|rRdDt~27_combout  & ( ((!\Controller|oAddrRam_neg[1]~1_combout  & ((\SpSram2_Neg|rMem[1][9]~q ))) # (\Controller|oAddrRam_neg[1]~1_combout  & (\SpSram2_Neg|rRdDt~28_combout ))) # 
// (\Controller|oAddrRam_neg[2]~0_combout ) ) ) # ( !\SpSram2_Neg|rRdDt~27_combout  & ( (!\Controller|oAddrRam_neg[2]~0_combout  & ((!\Controller|oAddrRam_neg[1]~1_combout  & ((\SpSram2_Neg|rMem[1][9]~q ))) # (\Controller|oAddrRam_neg[1]~1_combout  & 
// (\SpSram2_Neg|rRdDt~28_combout )))) ) )

	.dataa(!\Controller|oAddrRam_neg[1]~1_combout ),
	.datab(!\Controller|oAddrRam_neg[2]~0_combout ),
	.datac(!\SpSram2_Neg|rRdDt~28_combout ),
	.datad(!\SpSram2_Neg|rMem[1][9]~q ),
	.datae(gnd),
	.dataf(!\SpSram2_Neg|rRdDt~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt~29 .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt~29 .lut_mask = 64'h048C048C37BF37BF;
defparam \SpSram2_Neg|rRdDt~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N12
cyclonev_lcell_comb \SpSram2_Neg|rRdDt[9]~SCLR_LUT (
// Equation(s):
// \SpSram2_Neg|rRdDt[9]~SCLR_LUT_combout  = (\iRsn~input_o  & \SpSram2_Neg|rRdDt~29_combout )

	.dataa(gnd),
	.datab(!\iRsn~input_o ),
	.datac(gnd),
	.datad(!\SpSram2_Neg|rRdDt~29_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt[9]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt[9]~SCLR_LUT .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt[9]~SCLR_LUT .lut_mask = 64'h0033003300330033;
defparam \SpSram2_Neg|rRdDt[9]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N52
cyclonev_io_ibuf \iWrDtRam[10]~input (
	.i(iWrDtRam[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\iWrDtRam[10]~input_o ));
// synopsys translate_off
defparam \iWrDtRam[10]~input .bus_hold = "false";
defparam \iWrDtRam[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N3
cyclonev_lcell_comb \Controller|oWrDtRam2[10]~10 (
// Equation(s):
// \Controller|oWrDtRam2[10]~10_combout  = ( \Controller|oCsnRam2~1_combout  & ( (\iWrDtRam[10]~input_o  & \Controller|oCsnRam2~2_combout ) ) )

	.dataa(!\iWrDtRam[10]~input_o ),
	.datab(gnd),
	.datac(!\Controller|oCsnRam2~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controller|oCsnRam2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|oWrDtRam2[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|oWrDtRam2[10]~10 .extended_lut = "off";
defparam \Controller|oWrDtRam2[10]~10 .lut_mask = 64'h0000000005050505;
defparam \Controller|oWrDtRam2[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y18_N26
dffeas \SpSram2_Neg|rMem[4][10] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[4][11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[4][10] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[4][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y18_N46
dffeas \SpSram2_Neg|rMem[5][10] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[5][10] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[5][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N24
cyclonev_lcell_comb \SpSram2_Neg|rRdDt~30 (
// Equation(s):
// \SpSram2_Neg|rRdDt~30_combout  = ( \SpSram2_Neg|rMem[4][10]~q  & ( \SpSram2_Neg|rMem[5][10]~q  ) ) # ( !\SpSram2_Neg|rMem[4][10]~q  & ( \SpSram2_Neg|rMem[5][10]~q  & ( (\iAddrRam_neg[0]~input_o  & (((\Controller|oCsnRam2~1_combout  & 
// \Controller|oCsnRam2~2_combout )) # (\Controller|rCurState.p_Acc~q ))) ) ) ) # ( \SpSram2_Neg|rMem[4][10]~q  & ( !\SpSram2_Neg|rMem[5][10]~q  & ( (!\iAddrRam_neg[0]~input_o ) # ((!\Controller|rCurState.p_Acc~q  & ((!\Controller|oCsnRam2~1_combout ) # 
// (!\Controller|oCsnRam2~2_combout )))) ) ) )

	.dataa(!\Controller|rCurState.p_Acc~q ),
	.datab(!\Controller|oCsnRam2~1_combout ),
	.datac(!\Controller|oCsnRam2~2_combout ),
	.datad(!\iAddrRam_neg[0]~input_o ),
	.datae(!\SpSram2_Neg|rMem[4][10]~q ),
	.dataf(!\SpSram2_Neg|rMem[5][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt~30 .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt~30 .lut_mask = 64'h0000FFA80057FFFF;
defparam \SpSram2_Neg|rRdDt~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y18_N32
dffeas \SpSram2_Neg|rMem[1][10] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[1][15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[1][10] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y18_N14
dffeas \SpSram2_Neg|rMem[3][10] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[3][5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[3][10] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y18_N25
dffeas \SpSram2_Neg|rMem[2][10] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[2][6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[2][10] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[2][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N12
cyclonev_lcell_comb \SpSram2_Neg|rRdDt~31 (
// Equation(s):
// \SpSram2_Neg|rRdDt~31_combout  = ( \SpSram2_Neg|rMem[3][10]~q  & ( \SpSram2_Neg|rMem[2][10]~q  ) ) # ( !\SpSram2_Neg|rMem[3][10]~q  & ( \SpSram2_Neg|rMem[2][10]~q  & ( (!\iAddrRam_neg[0]~input_o ) # ((!\Controller|rCurState.p_Acc~q  & 
// ((!\Controller|oCsnRam2~2_combout ) # (!\Controller|oCsnRam2~1_combout )))) ) ) ) # ( \SpSram2_Neg|rMem[3][10]~q  & ( !\SpSram2_Neg|rMem[2][10]~q  & ( (\iAddrRam_neg[0]~input_o  & (((\Controller|oCsnRam2~2_combout  & \Controller|oCsnRam2~1_combout )) # 
// (\Controller|rCurState.p_Acc~q ))) ) ) )

	.dataa(!\Controller|oCsnRam2~2_combout ),
	.datab(!\iAddrRam_neg[0]~input_o ),
	.datac(!\Controller|rCurState.p_Acc~q ),
	.datad(!\Controller|oCsnRam2~1_combout ),
	.datae(!\SpSram2_Neg|rMem[3][10]~q ),
	.dataf(!\SpSram2_Neg|rMem[2][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt~31 .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt~31 .lut_mask = 64'h00000313FCECFFFF;
defparam \SpSram2_Neg|rRdDt~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N30
cyclonev_lcell_comb \SpSram2_Neg|rRdDt~32 (
// Equation(s):
// \SpSram2_Neg|rRdDt~32_combout  = ( \SpSram2_Neg|rRdDt~31_combout  & ( (!\Controller|oAddrRam_neg[2]~0_combout  & (((\SpSram2_Neg|rMem[1][10]~q )) # (\Controller|oAddrRam_neg[1]~1_combout ))) # (\Controller|oAddrRam_neg[2]~0_combout  & 
// (((\SpSram2_Neg|rRdDt~30_combout )))) ) ) # ( !\SpSram2_Neg|rRdDt~31_combout  & ( (!\Controller|oAddrRam_neg[2]~0_combout  & (!\Controller|oAddrRam_neg[1]~1_combout  & ((\SpSram2_Neg|rMem[1][10]~q )))) # (\Controller|oAddrRam_neg[2]~0_combout  & 
// (((\SpSram2_Neg|rRdDt~30_combout )))) ) )

	.dataa(!\Controller|oAddrRam_neg[2]~0_combout ),
	.datab(!\Controller|oAddrRam_neg[1]~1_combout ),
	.datac(!\SpSram2_Neg|rRdDt~30_combout ),
	.datad(!\SpSram2_Neg|rMem[1][10]~q ),
	.datae(gnd),
	.dataf(!\SpSram2_Neg|rRdDt~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt~32 .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt~32 .lut_mask = 64'h058D058D27AF27AF;
defparam \SpSram2_Neg|rRdDt~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N33
cyclonev_lcell_comb \SpSram2_Neg|rRdDt[10]~SCLR_LUT (
// Equation(s):
// \SpSram2_Neg|rRdDt[10]~SCLR_LUT_combout  = ( \SpSram2_Neg|rRdDt~32_combout  & ( \iRsn~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iRsn~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SpSram2_Neg|rRdDt~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt[10]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt[10]~SCLR_LUT .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt[10]~SCLR_LUT .lut_mask = 64'h000000000F0F0F0F;
defparam \SpSram2_Neg|rRdDt[10]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N35
cyclonev_io_ibuf \iWrDtRam[11]~input (
	.i(iWrDtRam[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\iWrDtRam[11]~input_o ));
// synopsys translate_off
defparam \iWrDtRam[11]~input .bus_hold = "false";
defparam \iWrDtRam[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N30
cyclonev_lcell_comb \Controller|oWrDtRam2[11]~11 (
// Equation(s):
// \Controller|oWrDtRam2[11]~11_combout  = ( \iWrDtRam[11]~input_o  & ( \Controller|oCsnRam2~2_combout  & ( \Controller|oCsnRam2~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Controller|oCsnRam2~1_combout ),
	.datad(gnd),
	.datae(!\iWrDtRam[11]~input_o ),
	.dataf(!\Controller|oCsnRam2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|oWrDtRam2[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|oWrDtRam2[11]~11 .extended_lut = "off";
defparam \Controller|oWrDtRam2[11]~11 .lut_mask = 64'h0000000000000F0F;
defparam \Controller|oWrDtRam2[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y17_N53
dffeas \SpSram2_Neg|rMem[3][11] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[3][5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[3][11] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[3][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y17_N52
dffeas \SpSram2_Neg|rMem[2][11] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[2][6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[2][11] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[2][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N51
cyclonev_lcell_comb \SpSram2_Neg|rRdDt~34 (
// Equation(s):
// \SpSram2_Neg|rRdDt~34_combout  = ( \SpSram2_Neg|rMem[3][11]~q  & ( \SpSram2_Neg|rMem[2][11]~q  ) ) # ( !\SpSram2_Neg|rMem[3][11]~q  & ( \SpSram2_Neg|rMem[2][11]~q  & ( (!\iAddrRam_neg[0]~input_o ) # ((!\Controller|rCurState.p_Acc~q  & 
// ((!\Controller|oCsnRam2~1_combout ) # (!\Controller|oCsnRam2~2_combout )))) ) ) ) # ( \SpSram2_Neg|rMem[3][11]~q  & ( !\SpSram2_Neg|rMem[2][11]~q  & ( (\iAddrRam_neg[0]~input_o  & (((\Controller|oCsnRam2~1_combout  & \Controller|oCsnRam2~2_combout )) # 
// (\Controller|rCurState.p_Acc~q ))) ) ) )

	.dataa(!\iAddrRam_neg[0]~input_o ),
	.datab(!\Controller|rCurState.p_Acc~q ),
	.datac(!\Controller|oCsnRam2~1_combout ),
	.datad(!\Controller|oCsnRam2~2_combout ),
	.datae(!\SpSram2_Neg|rMem[3][11]~q ),
	.dataf(!\SpSram2_Neg|rMem[2][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt~34 .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt~34 .lut_mask = 64'h00001115EEEAFFFF;
defparam \SpSram2_Neg|rRdDt~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y17_N59
dffeas \SpSram2_Neg|rMem[4][11] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[4][11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[4][11] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[4][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y17_N4
dffeas \SpSram2_Neg|rMem[5][11] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[5][11] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[5][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N57
cyclonev_lcell_comb \SpSram2_Neg|rRdDt~33 (
// Equation(s):
// \SpSram2_Neg|rRdDt~33_combout  = ( \SpSram2_Neg|rMem[4][11]~q  & ( \SpSram2_Neg|rMem[5][11]~q  ) ) # ( !\SpSram2_Neg|rMem[4][11]~q  & ( \SpSram2_Neg|rMem[5][11]~q  & ( (\iAddrRam_neg[0]~input_o  & (((\Controller|oCsnRam2~1_combout  & 
// \Controller|oCsnRam2~2_combout )) # (\Controller|rCurState.p_Acc~q ))) ) ) ) # ( \SpSram2_Neg|rMem[4][11]~q  & ( !\SpSram2_Neg|rMem[5][11]~q  & ( (!\iAddrRam_neg[0]~input_o ) # ((!\Controller|rCurState.p_Acc~q  & ((!\Controller|oCsnRam2~1_combout ) # 
// (!\Controller|oCsnRam2~2_combout )))) ) ) )

	.dataa(!\iAddrRam_neg[0]~input_o ),
	.datab(!\Controller|rCurState.p_Acc~q ),
	.datac(!\Controller|oCsnRam2~1_combout ),
	.datad(!\Controller|oCsnRam2~2_combout ),
	.datae(!\SpSram2_Neg|rMem[4][11]~q ),
	.dataf(!\SpSram2_Neg|rMem[5][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt~33 .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt~33 .lut_mask = 64'h0000EEEA1115FFFF;
defparam \SpSram2_Neg|rRdDt~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y17_N8
dffeas \SpSram2_Neg|rMem[1][11] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[1][15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[1][11] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[1][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N6
cyclonev_lcell_comb \SpSram2_Neg|rRdDt~35 (
// Equation(s):
// \SpSram2_Neg|rRdDt~35_combout  = ( \Controller|oAddrRam_neg[1]~1_combout  & ( (!\Controller|oAddrRam_neg[2]~0_combout  & (\SpSram2_Neg|rRdDt~34_combout )) # (\Controller|oAddrRam_neg[2]~0_combout  & ((\SpSram2_Neg|rRdDt~33_combout ))) ) ) # ( 
// !\Controller|oAddrRam_neg[1]~1_combout  & ( (!\Controller|oAddrRam_neg[2]~0_combout  & ((\SpSram2_Neg|rMem[1][11]~q ))) # (\Controller|oAddrRam_neg[2]~0_combout  & (\SpSram2_Neg|rRdDt~33_combout )) ) )

	.dataa(!\SpSram2_Neg|rRdDt~34_combout ),
	.datab(!\Controller|oAddrRam_neg[2]~0_combout ),
	.datac(!\SpSram2_Neg|rRdDt~33_combout ),
	.datad(!\SpSram2_Neg|rMem[1][11]~q ),
	.datae(gnd),
	.dataf(!\Controller|oAddrRam_neg[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt~35 .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt~35 .lut_mask = 64'h03CF03CF47474747;
defparam \SpSram2_Neg|rRdDt~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N42
cyclonev_lcell_comb \SpSram2_Neg|rRdDt[11]~SCLR_LUT (
// Equation(s):
// \SpSram2_Neg|rRdDt[11]~SCLR_LUT_combout  = ( \SpSram2_Neg|rRdDt~35_combout  & ( \iRsn~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iRsn~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SpSram2_Neg|rRdDt~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt[11]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt[11]~SCLR_LUT .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt[11]~SCLR_LUT .lut_mask = 64'h000000000F0F0F0F;
defparam \SpSram2_Neg|rRdDt[11]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X78_Y81_N35
cyclonev_io_ibuf \iWrDtRam[12]~input (
	.i(iWrDtRam[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\iWrDtRam[12]~input_o ));
// synopsys translate_off
defparam \iWrDtRam[12]~input .bus_hold = "false";
defparam \iWrDtRam[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N12
cyclonev_lcell_comb \Controller|oWrDtRam2[12]~12 (
// Equation(s):
// \Controller|oWrDtRam2[12]~12_combout  = ( \Controller|oCsnRam2~2_combout  & ( \Controller|oCsnRam2~1_combout  & ( \iWrDtRam[12]~input_o  ) ) )

	.dataa(gnd),
	.datab(!\iWrDtRam[12]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Controller|oCsnRam2~2_combout ),
	.dataf(!\Controller|oCsnRam2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|oWrDtRam2[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|oWrDtRam2[12]~12 .extended_lut = "off";
defparam \Controller|oWrDtRam2[12]~12 .lut_mask = 64'h0000000000003333;
defparam \Controller|oWrDtRam2[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y17_N38
dffeas \SpSram2_Neg|rMem[4][12] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[4][11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[4][12] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[4][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y17_N44
dffeas \SpSram2_Neg|rMem[5][12] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[5][12] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[5][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N36
cyclonev_lcell_comb \SpSram2_Neg|rRdDt~36 (
// Equation(s):
// \SpSram2_Neg|rRdDt~36_combout  = ( \SpSram2_Neg|rMem[4][12]~q  & ( \SpSram2_Neg|rMem[5][12]~q  ) ) # ( !\SpSram2_Neg|rMem[4][12]~q  & ( \SpSram2_Neg|rMem[5][12]~q  & ( (\iAddrRam_neg[0]~input_o  & (((\Controller|oCsnRam2~2_combout  & 
// \Controller|oCsnRam2~1_combout )) # (\Controller|rCurState.p_Acc~q ))) ) ) ) # ( \SpSram2_Neg|rMem[4][12]~q  & ( !\SpSram2_Neg|rMem[5][12]~q  & ( (!\iAddrRam_neg[0]~input_o ) # ((!\Controller|rCurState.p_Acc~q  & ((!\Controller|oCsnRam2~2_combout ) # 
// (!\Controller|oCsnRam2~1_combout )))) ) ) )

	.dataa(!\iAddrRam_neg[0]~input_o ),
	.datab(!\Controller|rCurState.p_Acc~q ),
	.datac(!\Controller|oCsnRam2~2_combout ),
	.datad(!\Controller|oCsnRam2~1_combout ),
	.datae(!\SpSram2_Neg|rMem[4][12]~q ),
	.dataf(!\SpSram2_Neg|rMem[5][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt~36 .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt~36 .lut_mask = 64'h0000EEEA1115FFFF;
defparam \SpSram2_Neg|rRdDt~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y17_N22
dffeas \SpSram2_Neg|rMem[1][12] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[1][15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[1][12] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y17_N32
dffeas \SpSram2_Neg|rMem[3][12] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[3][5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[3][12] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[3][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y17_N49
dffeas \SpSram2_Neg|rMem[2][12] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[2][6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[2][12] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[2][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N30
cyclonev_lcell_comb \SpSram2_Neg|rRdDt~37 (
// Equation(s):
// \SpSram2_Neg|rRdDt~37_combout  = ( \SpSram2_Neg|rMem[3][12]~q  & ( \SpSram2_Neg|rMem[2][12]~q  ) ) # ( !\SpSram2_Neg|rMem[3][12]~q  & ( \SpSram2_Neg|rMem[2][12]~q  & ( (!\iAddrRam_neg[0]~input_o ) # ((!\Controller|rCurState.p_Acc~q  & 
// ((!\Controller|oCsnRam2~2_combout ) # (!\Controller|oCsnRam2~1_combout )))) ) ) ) # ( \SpSram2_Neg|rMem[3][12]~q  & ( !\SpSram2_Neg|rMem[2][12]~q  & ( (\iAddrRam_neg[0]~input_o  & (((\Controller|oCsnRam2~2_combout  & \Controller|oCsnRam2~1_combout )) # 
// (\Controller|rCurState.p_Acc~q ))) ) ) )

	.dataa(!\Controller|oCsnRam2~2_combout ),
	.datab(!\Controller|rCurState.p_Acc~q ),
	.datac(!\iAddrRam_neg[0]~input_o ),
	.datad(!\Controller|oCsnRam2~1_combout ),
	.datae(!\SpSram2_Neg|rMem[3][12]~q ),
	.dataf(!\SpSram2_Neg|rMem[2][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt~37 .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt~37 .lut_mask = 64'h00000307FCF8FFFF;
defparam \SpSram2_Neg|rRdDt~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N27
cyclonev_lcell_comb \SpSram2_Neg|rRdDt~38 (
// Equation(s):
// \SpSram2_Neg|rRdDt~38_combout  = ( \SpSram2_Neg|rRdDt~37_combout  & ( (!\Controller|oAddrRam_neg[2]~0_combout  & (((\Controller|oAddrRam_neg[1]~1_combout ) # (\SpSram2_Neg|rMem[1][12]~q )))) # (\Controller|oAddrRam_neg[2]~0_combout  & 
// (\SpSram2_Neg|rRdDt~36_combout )) ) ) # ( !\SpSram2_Neg|rRdDt~37_combout  & ( (!\Controller|oAddrRam_neg[2]~0_combout  & (((\SpSram2_Neg|rMem[1][12]~q  & !\Controller|oAddrRam_neg[1]~1_combout )))) # (\Controller|oAddrRam_neg[2]~0_combout  & 
// (\SpSram2_Neg|rRdDt~36_combout )) ) )

	.dataa(!\SpSram2_Neg|rRdDt~36_combout ),
	.datab(!\SpSram2_Neg|rMem[1][12]~q ),
	.datac(!\Controller|oAddrRam_neg[2]~0_combout ),
	.datad(!\Controller|oAddrRam_neg[1]~1_combout ),
	.datae(gnd),
	.dataf(!\SpSram2_Neg|rRdDt~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt~38 .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt~38 .lut_mask = 64'h3505350535F535F5;
defparam \SpSram2_Neg|rRdDt~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N9
cyclonev_lcell_comb \SpSram2_Neg|rRdDt[12]~SCLR_LUT (
// Equation(s):
// \SpSram2_Neg|rRdDt[12]~SCLR_LUT_combout  = ( \SpSram2_Neg|rRdDt~38_combout  & ( \iRsn~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iRsn~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SpSram2_Neg|rRdDt~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt[12]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt[12]~SCLR_LUT .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt[12]~SCLR_LUT .lut_mask = 64'h000000000F0F0F0F;
defparam \SpSram2_Neg|rRdDt[12]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N38
cyclonev_io_ibuf \iWrDtRam[13]~input (
	.i(iWrDtRam[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\iWrDtRam[13]~input_o ));
// synopsys translate_off
defparam \iWrDtRam[13]~input .bus_hold = "false";
defparam \iWrDtRam[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N9
cyclonev_lcell_comb \Controller|oWrDtRam2[13]~13 (
// Equation(s):
// \Controller|oWrDtRam2[13]~13_combout  = ( \Controller|oCsnRam2~2_combout  & ( \iWrDtRam[13]~input_o  & ( \Controller|oCsnRam2~1_combout  ) ) )

	.dataa(!\Controller|oCsnRam2~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Controller|oCsnRam2~2_combout ),
	.dataf(!\iWrDtRam[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|oWrDtRam2[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|oWrDtRam2[13]~13 .extended_lut = "off";
defparam \Controller|oWrDtRam2[13]~13 .lut_mask = 64'h0000000000005555;
defparam \Controller|oWrDtRam2[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y17_N35
dffeas \SpSram2_Neg|rMem[3][13] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[3][5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[3][13] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[3][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y17_N57
cyclonev_lcell_comb \SpSram2_Neg|rMem[2][13]~feeder (
// Equation(s):
// \SpSram2_Neg|rMem[2][13]~feeder_combout  = ( \Controller|oWrDtRam2[13]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controller|oWrDtRam2[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rMem[2][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rMem[2][13]~feeder .extended_lut = "off";
defparam \SpSram2_Neg|rMem[2][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SpSram2_Neg|rMem[2][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y17_N58
dffeas \SpSram2_Neg|rMem[2][13] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\SpSram2_Neg|rMem[2][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(\SpSram2_Neg|rMem[2][6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[2][13] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[2][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N33
cyclonev_lcell_comb \SpSram2_Neg|rRdDt~40 (
// Equation(s):
// \SpSram2_Neg|rRdDt~40_combout  = ( \SpSram2_Neg|rMem[3][13]~q  & ( \SpSram2_Neg|rMem[2][13]~q  ) ) # ( !\SpSram2_Neg|rMem[3][13]~q  & ( \SpSram2_Neg|rMem[2][13]~q  & ( (!\iAddrRam_neg[0]~input_o ) # ((!\Controller|rCurState.p_Acc~q  & 
// ((!\Controller|oCsnRam2~2_combout ) # (!\Controller|oCsnRam2~1_combout )))) ) ) ) # ( \SpSram2_Neg|rMem[3][13]~q  & ( !\SpSram2_Neg|rMem[2][13]~q  & ( (\iAddrRam_neg[0]~input_o  & (((\Controller|oCsnRam2~2_combout  & \Controller|oCsnRam2~1_combout )) # 
// (\Controller|rCurState.p_Acc~q ))) ) ) )

	.dataa(!\Controller|oCsnRam2~2_combout ),
	.datab(!\Controller|rCurState.p_Acc~q ),
	.datac(!\Controller|oCsnRam2~1_combout ),
	.datad(!\iAddrRam_neg[0]~input_o ),
	.datae(!\SpSram2_Neg|rMem[3][13]~q ),
	.dataf(!\SpSram2_Neg|rMem[2][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt~40 .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt~40 .lut_mask = 64'h00000037FFC8FFFF;
defparam \SpSram2_Neg|rRdDt~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y17_N47
dffeas \SpSram2_Neg|rMem[1][13] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[1][15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[1][13] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y17_N41
dffeas \SpSram2_Neg|rMem[4][13] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[4][11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[4][13] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[4][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y17_N46
dffeas \SpSram2_Neg|rMem[5][13] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[5][13] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[5][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N39
cyclonev_lcell_comb \SpSram2_Neg|rRdDt~39 (
// Equation(s):
// \SpSram2_Neg|rRdDt~39_combout  = ( \SpSram2_Neg|rMem[4][13]~q  & ( \SpSram2_Neg|rMem[5][13]~q  ) ) # ( !\SpSram2_Neg|rMem[4][13]~q  & ( \SpSram2_Neg|rMem[5][13]~q  & ( (\iAddrRam_neg[0]~input_o  & (((\Controller|oCsnRam2~1_combout  & 
// \Controller|oCsnRam2~2_combout )) # (\Controller|rCurState.p_Acc~q ))) ) ) ) # ( \SpSram2_Neg|rMem[4][13]~q  & ( !\SpSram2_Neg|rMem[5][13]~q  & ( (!\iAddrRam_neg[0]~input_o ) # ((!\Controller|rCurState.p_Acc~q  & ((!\Controller|oCsnRam2~1_combout ) # 
// (!\Controller|oCsnRam2~2_combout )))) ) ) )

	.dataa(!\iAddrRam_neg[0]~input_o ),
	.datab(!\Controller|rCurState.p_Acc~q ),
	.datac(!\Controller|oCsnRam2~1_combout ),
	.datad(!\Controller|oCsnRam2~2_combout ),
	.datae(!\SpSram2_Neg|rMem[4][13]~q ),
	.dataf(!\SpSram2_Neg|rMem[5][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt~39 .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt~39 .lut_mask = 64'h0000EEEA1115FFFF;
defparam \SpSram2_Neg|rRdDt~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N45
cyclonev_lcell_comb \SpSram2_Neg|rRdDt~41 (
// Equation(s):
// \SpSram2_Neg|rRdDt~41_combout  = ( \SpSram2_Neg|rRdDt~39_combout  & ( ((!\Controller|oAddrRam_neg[1]~1_combout  & ((\SpSram2_Neg|rMem[1][13]~q ))) # (\Controller|oAddrRam_neg[1]~1_combout  & (\SpSram2_Neg|rRdDt~40_combout ))) # 
// (\Controller|oAddrRam_neg[2]~0_combout ) ) ) # ( !\SpSram2_Neg|rRdDt~39_combout  & ( (!\Controller|oAddrRam_neg[2]~0_combout  & ((!\Controller|oAddrRam_neg[1]~1_combout  & ((\SpSram2_Neg|rMem[1][13]~q ))) # (\Controller|oAddrRam_neg[1]~1_combout  & 
// (\SpSram2_Neg|rRdDt~40_combout )))) ) )

	.dataa(!\Controller|oAddrRam_neg[1]~1_combout ),
	.datab(!\SpSram2_Neg|rRdDt~40_combout ),
	.datac(!\Controller|oAddrRam_neg[2]~0_combout ),
	.datad(!\SpSram2_Neg|rMem[1][13]~q ),
	.datae(gnd),
	.dataf(!\SpSram2_Neg|rRdDt~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt~41 .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt~41 .lut_mask = 64'h10B010B01FBF1FBF;
defparam \SpSram2_Neg|rRdDt~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N15
cyclonev_lcell_comb \SpSram2_Neg|rRdDt[13]~SCLR_LUT (
// Equation(s):
// \SpSram2_Neg|rRdDt[13]~SCLR_LUT_combout  = ( \SpSram2_Neg|rRdDt~41_combout  & ( \iRsn~input_o  ) )

	.dataa(gnd),
	.datab(!\iRsn~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SpSram2_Neg|rRdDt~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt[13]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt[13]~SCLR_LUT .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt[13]~SCLR_LUT .lut_mask = 64'h0000000033333333;
defparam \SpSram2_Neg|rRdDt[13]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf \iWrDtRam[14]~input (
	.i(iWrDtRam[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\iWrDtRam[14]~input_o ));
// synopsys translate_off
defparam \iWrDtRam[14]~input .bus_hold = "false";
defparam \iWrDtRam[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N15
cyclonev_lcell_comb \Controller|oWrDtRam2[14]~14 (
// Equation(s):
// \Controller|oWrDtRam2[14]~14_combout  = ( \iWrDtRam[14]~input_o  & ( (\Controller|oCsnRam2~1_combout  & \Controller|oCsnRam2~2_combout ) ) )

	.dataa(!\Controller|oCsnRam2~1_combout ),
	.datab(gnd),
	.datac(!\Controller|oCsnRam2~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iWrDtRam[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|oWrDtRam2[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|oWrDtRam2[14]~14 .extended_lut = "off";
defparam \Controller|oWrDtRam2[14]~14 .lut_mask = 64'h0000000005050505;
defparam \Controller|oWrDtRam2[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y17_N14
dffeas \SpSram2_Neg|rMem[5][14] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[5][14] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[5][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y17_N56
dffeas \SpSram2_Neg|rMem[4][14] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[4][11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[4][14] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[4][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N54
cyclonev_lcell_comb \SpSram2_Neg|rRdDt~42 (
// Equation(s):
// \SpSram2_Neg|rRdDt~42_combout  = ( \SpSram2_Neg|rMem[4][14]~q  & ( \Controller|rCurState.p_Acc~q  & ( (!\iAddrRam_neg[0]~input_o ) # (\SpSram2_Neg|rMem[5][14]~q ) ) ) ) # ( !\SpSram2_Neg|rMem[4][14]~q  & ( \Controller|rCurState.p_Acc~q  & ( 
// (\SpSram2_Neg|rMem[5][14]~q  & \iAddrRam_neg[0]~input_o ) ) ) ) # ( \SpSram2_Neg|rMem[4][14]~q  & ( !\Controller|rCurState.p_Acc~q  & ( (!\Controller|oCsnRam2~1_combout ) # (((!\Controller|oCsnRam2~2_combout ) # (!\iAddrRam_neg[0]~input_o )) # 
// (\SpSram2_Neg|rMem[5][14]~q )) ) ) ) # ( !\SpSram2_Neg|rMem[4][14]~q  & ( !\Controller|rCurState.p_Acc~q  & ( (\Controller|oCsnRam2~1_combout  & (\SpSram2_Neg|rMem[5][14]~q  & (\Controller|oCsnRam2~2_combout  & \iAddrRam_neg[0]~input_o ))) ) ) )

	.dataa(!\Controller|oCsnRam2~1_combout ),
	.datab(!\SpSram2_Neg|rMem[5][14]~q ),
	.datac(!\Controller|oCsnRam2~2_combout ),
	.datad(!\iAddrRam_neg[0]~input_o ),
	.datae(!\SpSram2_Neg|rMem[4][14]~q ),
	.dataf(!\Controller|rCurState.p_Acc~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt~42 .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt~42 .lut_mask = 64'h0001FFFB0033FF33;
defparam \SpSram2_Neg|rRdDt~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y17_N26
dffeas \SpSram2_Neg|rMem[1][14] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[1][15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[1][14] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y17_N59
dffeas \SpSram2_Neg|rMem[2][14] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[2][6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[2][14] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y17_N37
dffeas \SpSram2_Neg|rMem[3][14] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[3][5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[3][14] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[3][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N21
cyclonev_lcell_comb \SpSram2_Neg|rRdDt~43 (
// Equation(s):
// \SpSram2_Neg|rRdDt~43_combout  = ( \SpSram2_Neg|rMem[2][14]~q  & ( \SpSram2_Neg|rMem[3][14]~q  ) ) # ( !\SpSram2_Neg|rMem[2][14]~q  & ( \SpSram2_Neg|rMem[3][14]~q  & ( (\iAddrRam_neg[0]~input_o  & (((\Controller|oCsnRam2~1_combout  & 
// \Controller|oCsnRam2~2_combout )) # (\Controller|rCurState.p_Acc~q ))) ) ) ) # ( \SpSram2_Neg|rMem[2][14]~q  & ( !\SpSram2_Neg|rMem[3][14]~q  & ( (!\iAddrRam_neg[0]~input_o ) # ((!\Controller|rCurState.p_Acc~q  & ((!\Controller|oCsnRam2~1_combout ) # 
// (!\Controller|oCsnRam2~2_combout )))) ) ) )

	.dataa(!\iAddrRam_neg[0]~input_o ),
	.datab(!\Controller|oCsnRam2~1_combout ),
	.datac(!\Controller|rCurState.p_Acc~q ),
	.datad(!\Controller|oCsnRam2~2_combout ),
	.datae(!\SpSram2_Neg|rMem[2][14]~q ),
	.dataf(!\SpSram2_Neg|rMem[3][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt~43 .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt~43 .lut_mask = 64'h0000FAEA0515FFFF;
defparam \SpSram2_Neg|rRdDt~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N54
cyclonev_lcell_comb \SpSram2_Neg|rRdDt~44 (
// Equation(s):
// \SpSram2_Neg|rRdDt~44_combout  = ( \SpSram2_Neg|rRdDt~43_combout  & ( \Controller|oAddrRam_neg[1]~1_combout  & ( (!\Controller|oAddrRam_neg[2]~0_combout ) # (\SpSram2_Neg|rRdDt~42_combout ) ) ) ) # ( !\SpSram2_Neg|rRdDt~43_combout  & ( 
// \Controller|oAddrRam_neg[1]~1_combout  & ( (\SpSram2_Neg|rRdDt~42_combout  & \Controller|oAddrRam_neg[2]~0_combout ) ) ) ) # ( \SpSram2_Neg|rRdDt~43_combout  & ( !\Controller|oAddrRam_neg[1]~1_combout  & ( (!\Controller|oAddrRam_neg[2]~0_combout  & 
// ((\SpSram2_Neg|rMem[1][14]~q ))) # (\Controller|oAddrRam_neg[2]~0_combout  & (\SpSram2_Neg|rRdDt~42_combout )) ) ) ) # ( !\SpSram2_Neg|rRdDt~43_combout  & ( !\Controller|oAddrRam_neg[1]~1_combout  & ( (!\Controller|oAddrRam_neg[2]~0_combout  & 
// ((\SpSram2_Neg|rMem[1][14]~q ))) # (\Controller|oAddrRam_neg[2]~0_combout  & (\SpSram2_Neg|rRdDt~42_combout )) ) ) )

	.dataa(!\SpSram2_Neg|rRdDt~42_combout ),
	.datab(gnd),
	.datac(!\SpSram2_Neg|rMem[1][14]~q ),
	.datad(!\Controller|oAddrRam_neg[2]~0_combout ),
	.datae(!\SpSram2_Neg|rRdDt~43_combout ),
	.dataf(!\Controller|oAddrRam_neg[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt~44 .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt~44 .lut_mask = 64'h0F550F550055FF55;
defparam \SpSram2_Neg|rRdDt~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N30
cyclonev_lcell_comb \SpSram2_Neg|rRdDt[14]~SCLR_LUT (
// Equation(s):
// \SpSram2_Neg|rRdDt[14]~SCLR_LUT_combout  = ( \SpSram2_Neg|rRdDt~44_combout  & ( \iRsn~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iRsn~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SpSram2_Neg|rRdDt~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt[14]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt[14]~SCLR_LUT .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt[14]~SCLR_LUT .lut_mask = 64'h000000000F0F0F0F;
defparam \SpSram2_Neg|rRdDt[14]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N75
cyclonev_io_ibuf \iWrDtRam[15]~input (
	.i(iWrDtRam[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\iWrDtRam[15]~input_o ));
// synopsys translate_off
defparam \iWrDtRam[15]~input .bus_hold = "false";
defparam \iWrDtRam[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N21
cyclonev_lcell_comb \Controller|oWrDtRam2[15]~15 (
// Equation(s):
// \Controller|oWrDtRam2[15]~15_combout  = ( \Controller|oCsnRam2~2_combout  & ( (\Controller|oCsnRam2~1_combout  & \iWrDtRam[15]~input_o ) ) )

	.dataa(!\Controller|oCsnRam2~1_combout ),
	.datab(gnd),
	.datac(!\iWrDtRam[15]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controller|oCsnRam2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|oWrDtRam2[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|oWrDtRam2[15]~15 .extended_lut = "off";
defparam \Controller|oWrDtRam2[15]~15 .lut_mask = 64'h0000000005050505;
defparam \Controller|oWrDtRam2[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y17_N11
dffeas \SpSram2_Neg|rMem[5][15] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[5][15] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[5][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y17_N53
dffeas \SpSram2_Neg|rMem[4][15] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[4][11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[4][15] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[4][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N51
cyclonev_lcell_comb \SpSram2_Neg|rRdDt~45 (
// Equation(s):
// \SpSram2_Neg|rRdDt~45_combout  = ( \SpSram2_Neg|rMem[4][15]~q  & ( \Controller|rCurState.p_Acc~q  & ( (!\iAddrRam_neg[0]~input_o ) # (\SpSram2_Neg|rMem[5][15]~q ) ) ) ) # ( !\SpSram2_Neg|rMem[4][15]~q  & ( \Controller|rCurState.p_Acc~q  & ( 
// (\iAddrRam_neg[0]~input_o  & \SpSram2_Neg|rMem[5][15]~q ) ) ) ) # ( \SpSram2_Neg|rMem[4][15]~q  & ( !\Controller|rCurState.p_Acc~q  & ( (!\Controller|oCsnRam2~1_combout ) # ((!\iAddrRam_neg[0]~input_o ) # ((!\Controller|oCsnRam2~2_combout ) # 
// (\SpSram2_Neg|rMem[5][15]~q ))) ) ) ) # ( !\SpSram2_Neg|rMem[4][15]~q  & ( !\Controller|rCurState.p_Acc~q  & ( (\Controller|oCsnRam2~1_combout  & (\iAddrRam_neg[0]~input_o  & (\SpSram2_Neg|rMem[5][15]~q  & \Controller|oCsnRam2~2_combout ))) ) ) )

	.dataa(!\Controller|oCsnRam2~1_combout ),
	.datab(!\iAddrRam_neg[0]~input_o ),
	.datac(!\SpSram2_Neg|rMem[5][15]~q ),
	.datad(!\Controller|oCsnRam2~2_combout ),
	.datae(!\SpSram2_Neg|rMem[4][15]~q ),
	.dataf(!\Controller|rCurState.p_Acc~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt~45 .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt~45 .lut_mask = 64'h0001FFEF0303CFCF;
defparam \SpSram2_Neg|rRdDt~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y17_N34
dffeas \SpSram2_Neg|rMem[2][15] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[2][6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[2][15] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y17_N47
dffeas \SpSram2_Neg|rMem[3][15] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[3][5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[3][15] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[3][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N45
cyclonev_lcell_comb \SpSram2_Neg|rRdDt~46 (
// Equation(s):
// \SpSram2_Neg|rRdDt~46_combout  = ( \SpSram2_Neg|rMem[3][15]~q  & ( \Controller|rCurState.p_Acc~q  & ( (\SpSram2_Neg|rMem[2][15]~q ) # (\iAddrRam_neg[0]~input_o ) ) ) ) # ( !\SpSram2_Neg|rMem[3][15]~q  & ( \Controller|rCurState.p_Acc~q  & ( 
// (!\iAddrRam_neg[0]~input_o  & \SpSram2_Neg|rMem[2][15]~q ) ) ) ) # ( \SpSram2_Neg|rMem[3][15]~q  & ( !\Controller|rCurState.p_Acc~q  & ( ((\Controller|oCsnRam2~1_combout  & (\iAddrRam_neg[0]~input_o  & \Controller|oCsnRam2~2_combout ))) # 
// (\SpSram2_Neg|rMem[2][15]~q ) ) ) ) # ( !\SpSram2_Neg|rMem[3][15]~q  & ( !\Controller|rCurState.p_Acc~q  & ( (\SpSram2_Neg|rMem[2][15]~q  & ((!\Controller|oCsnRam2~1_combout ) # ((!\iAddrRam_neg[0]~input_o ) # (!\Controller|oCsnRam2~2_combout )))) ) ) )

	.dataa(!\Controller|oCsnRam2~1_combout ),
	.datab(!\iAddrRam_neg[0]~input_o ),
	.datac(!\SpSram2_Neg|rMem[2][15]~q ),
	.datad(!\Controller|oCsnRam2~2_combout ),
	.datae(!\SpSram2_Neg|rMem[3][15]~q ),
	.dataf(!\Controller|rCurState.p_Acc~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt~46 .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt~46 .lut_mask = 64'h0F0E0F1F0C0C3F3F;
defparam \SpSram2_Neg|rRdDt~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y17_N38
dffeas \SpSram2_Neg|rMem[1][15] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam2[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram2_Neg|rMem[1][15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram2_Neg|rMem[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram2_Neg|rMem[1][15] .is_wysiwyg = "true";
defparam \SpSram2_Neg|rMem[1][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y17_N36
cyclonev_lcell_comb \SpSram2_Neg|rRdDt~47 (
// Equation(s):
// \SpSram2_Neg|rRdDt~47_combout  = ( \Controller|oAddrRam_neg[2]~0_combout  & ( \SpSram2_Neg|rRdDt~45_combout  ) ) # ( !\Controller|oAddrRam_neg[2]~0_combout  & ( (!\Controller|oAddrRam_neg[1]~1_combout  & ((\SpSram2_Neg|rMem[1][15]~q ))) # 
// (\Controller|oAddrRam_neg[1]~1_combout  & (\SpSram2_Neg|rRdDt~46_combout )) ) )

	.dataa(!\SpSram2_Neg|rRdDt~45_combout ),
	.datab(!\Controller|oAddrRam_neg[1]~1_combout ),
	.datac(!\SpSram2_Neg|rRdDt~46_combout ),
	.datad(!\SpSram2_Neg|rMem[1][15]~q ),
	.datae(gnd),
	.dataf(!\Controller|oAddrRam_neg[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt~47 .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt~47 .lut_mask = 64'h03CF03CF55555555;
defparam \SpSram2_Neg|rRdDt~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y17_N39
cyclonev_lcell_comb \SpSram2_Neg|rRdDt[15]~SCLR_LUT (
// Equation(s):
// \SpSram2_Neg|rRdDt[15]~SCLR_LUT_combout  = (\iRsn~input_o  & \SpSram2_Neg|rRdDt~47_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iRsn~input_o ),
	.datad(!\SpSram2_Neg|rRdDt~47_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram2_Neg|rRdDt[15]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram2_Neg|rRdDt[15]~SCLR_LUT .extended_lut = "off";
defparam \SpSram2_Neg|rRdDt[15]~SCLR_LUT .lut_mask = 64'h000F000F000F000F;
defparam \SpSram2_Neg|rRdDt[15]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N95
cyclonev_io_ibuf \iFirIn[0]~input (
	.i(iFirIn[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\iFirIn[0]~input_o ));
// synopsys translate_off
defparam \iFirIn[0]~input .bus_hold = "false";
defparam \iFirIn[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N36
cyclonev_lcell_comb \Delay_Chain|oDelay1[0]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay1[0]~SCLR_LUT_combout  = (\iRsn~input_o  & \iFirIn[0]~input_o )

	.dataa(!\iRsn~input_o ),
	.datab(gnd),
	.datac(!\iFirIn[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay1[0]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay1[0]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay1[0]~SCLR_LUT .lut_mask = 64'h0505050505050505;
defparam \Delay_Chain|oDelay1[0]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y8_N38
dffeas \Delay_Chain|oDelay1[0]~_Duplicate_1 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Delay_Chain|oDelay1[0]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay1[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay1[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay1[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y8_N43
dffeas \Delay_Chain|oDelay2[0] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Delay_Chain|oDelay1[0]~_Duplicate_1_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay2[0] .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay2[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N42
cyclonev_lcell_comb \Delay_Chain|oDelay3[0]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay3[0]~SCLR_LUT_combout  = ( \Delay_Chain|oDelay2 [0] & ( \iRsn~input_o  ) )

	.dataa(!\iRsn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Delay_Chain|oDelay2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay3[0]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay3[0]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay3[0]~SCLR_LUT .lut_mask = 64'h0000000055555555;
defparam \Delay_Chain|oDelay3[0]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y12_N43
dffeas \Delay_Chain|oDelay3[0]~_Duplicate_1 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Delay_Chain|oDelay3[0]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay3[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay3[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay3[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N27
cyclonev_lcell_comb \Delay_Chain|oDelay4[0]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay4[0]~SCLR_LUT_combout  = ( \Delay_Chain|oDelay3[0]~_Duplicate_1_q  & ( \iRsn~input_o  ) )

	.dataa(!\iRsn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Delay_Chain|oDelay3[0]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay4[0]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay4[0]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay4[0]~SCLR_LUT .lut_mask = 64'h0000000055555555;
defparam \Delay_Chain|oDelay4[0]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y12_N29
dffeas \Delay_Chain|oDelay4[0]~_Duplicate_1 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Delay_Chain|oDelay4[0]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay4[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay4[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay4[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y12_N41
dffeas \Delay_Chain|oDelay5[0] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Delay_Chain|oDelay4[0]~_Duplicate_1_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay5 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay5[0] .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay5[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N36
cyclonev_lcell_comb \Delay_Chain|oDelay6[0]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay6[0]~SCLR_LUT_combout  = ( \Delay_Chain|oDelay5 [0] & ( \iRsn~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iRsn~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Delay_Chain|oDelay5 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay6[0]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay6[0]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay6[0]~SCLR_LUT .lut_mask = 64'h000000000F0F0F0F;
defparam \Delay_Chain|oDelay6[0]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y12_N38
dffeas \Delay_Chain|oDelay6[0]~_Duplicate_1 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Delay_Chain|oDelay6[0]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay6[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay6[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay6[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N24
cyclonev_lcell_comb \Delay_Chain|oDelay7[0]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay7[0]~SCLR_LUT_combout  = ( \Delay_Chain|oDelay6[0]~_Duplicate_1_q  & ( \iRsn~input_o  ) )

	.dataa(!\iRsn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Delay_Chain|oDelay6[0]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay7[0]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay7[0]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay7[0]~SCLR_LUT .lut_mask = 64'h0000000055555555;
defparam \Delay_Chain|oDelay7[0]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y12_N25
dffeas \Delay_Chain|oDelay7[0]~_Duplicate_1 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Delay_Chain|oDelay7[0]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay7[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay7[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay7[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N27
cyclonev_lcell_comb \Delay_Chain|oDelay8[0]~feeder (
// Equation(s):
// \Delay_Chain|oDelay8[0]~feeder_combout  = ( \Delay_Chain|oDelay7[0]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Delay_Chain|oDelay7[0]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay8[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay8[0]~feeder .extended_lut = "off";
defparam \Delay_Chain|oDelay8[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Delay_Chain|oDelay8[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y16_N28
dffeas \Delay_Chain|oDelay8[0] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Delay_Chain|oDelay8[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay8 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay8[0] .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay8[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N51
cyclonev_lcell_comb \Delay_Chain|oDelay9[0]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay9[0]~SCLR_LUT_combout  = ( \Delay_Chain|oDelay8 [0] & ( \iRsn~input_o  ) )

	.dataa(!\iRsn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Delay_Chain|oDelay8 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay9[0]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay9[0]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay9[0]~SCLR_LUT .lut_mask = 64'h0000000055555555;
defparam \Delay_Chain|oDelay9[0]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y16_N52
dffeas \Delay_Chain|oDelay9[0]~_Duplicate_1 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Delay_Chain|oDelay9[0]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay9[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay9[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay9[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N48
cyclonev_lcell_comb \Delay_Chain|oDelay10[0]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay10[0]~SCLR_LUT_combout  = ( \Delay_Chain|oDelay9[0]~_Duplicate_1_q  & ( \iRsn~input_o  ) )

	.dataa(!\iRsn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Delay_Chain|oDelay9[0]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay10[0]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay10[0]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay10[0]~SCLR_LUT .lut_mask = 64'h0000000055555555;
defparam \Delay_Chain|oDelay10[0]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y16_N50
dffeas \Delay_Chain|oDelay10[0]~_Duplicate_1 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Delay_Chain|oDelay10[0]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay10[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay10[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay10[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y16_N46
dffeas \Delay_Chain|oDelay11[0] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Delay_Chain|oDelay10[0]~_Duplicate_1_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay11 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay11[0] .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay11[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N9
cyclonev_lcell_comb \Delay_Chain|oDelay12[0]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay12[0]~SCLR_LUT_combout  = ( \Delay_Chain|oDelay11 [0] & ( \iRsn~input_o  ) )

	.dataa(!\iRsn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Delay_Chain|oDelay11 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay12[0]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay12[0]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay12[0]~SCLR_LUT .lut_mask = 64'h0000000055555555;
defparam \Delay_Chain|oDelay12[0]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N44
cyclonev_io_ibuf \iFirIn[1]~input (
	.i(iFirIn[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\iFirIn[1]~input_o ));
// synopsys translate_off
defparam \iFirIn[1]~input .bus_hold = "false";
defparam \iFirIn[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N54
cyclonev_lcell_comb \Delay_Chain|oDelay1[1]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay1[1]~SCLR_LUT_combout  = (\iRsn~input_o  & \iFirIn[1]~input_o )

	.dataa(!\iRsn~input_o ),
	.datab(!\iFirIn[1]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay1[1]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay1[1]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay1[1]~SCLR_LUT .lut_mask = 64'h1111111111111111;
defparam \Delay_Chain|oDelay1[1]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y8_N56
dffeas \Delay_Chain|oDelay1[1]~_Duplicate_1 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Delay_Chain|oDelay1[1]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay1[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay1[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay1[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y8_N59
dffeas \Delay_Chain|oDelay2[1] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Delay_Chain|oDelay1[1]~_Duplicate_1_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay2[1] .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay2[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N6
cyclonev_lcell_comb \Delay_Chain|oDelay3[1]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay3[1]~SCLR_LUT_combout  = ( \Delay_Chain|oDelay2 [1] & ( \iRsn~input_o  ) )

	.dataa(!\iRsn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Delay_Chain|oDelay2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay3[1]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay3[1]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay3[1]~SCLR_LUT .lut_mask = 64'h0000000055555555;
defparam \Delay_Chain|oDelay3[1]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y8_N8
dffeas \Delay_Chain|oDelay3[1]~_Duplicate_1 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Delay_Chain|oDelay3[1]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay3[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay3[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay3[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N57
cyclonev_lcell_comb \Delay_Chain|oDelay4[1]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay4[1]~SCLR_LUT_combout  = ( \Delay_Chain|oDelay3[1]~_Duplicate_1_q  & ( \iRsn~input_o  ) )

	.dataa(!\iRsn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Delay_Chain|oDelay3[1]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay4[1]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay4[1]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay4[1]~SCLR_LUT .lut_mask = 64'h0000000055555555;
defparam \Delay_Chain|oDelay4[1]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N33
cyclonev_lcell_comb \Delay_Chain|oDelay4[1]~_Duplicate_1feeder (
// Equation(s):
// \Delay_Chain|oDelay4[1]~_Duplicate_1feeder_combout  = ( \Delay_Chain|oDelay4[1]~SCLR_LUT_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Delay_Chain|oDelay4[1]~SCLR_LUT_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay4[1]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay4[1]~_Duplicate_1feeder .extended_lut = "off";
defparam \Delay_Chain|oDelay4[1]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Delay_Chain|oDelay4[1]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y12_N34
dffeas \Delay_Chain|oDelay4[1]~_Duplicate_1 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Delay_Chain|oDelay4[1]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay4[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay4[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay4[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N33
cyclonev_lcell_comb \Delay_Chain|oDelay5[1]~feeder (
// Equation(s):
// \Delay_Chain|oDelay5[1]~feeder_combout  = \Delay_Chain|oDelay4[1]~_Duplicate_1_q 

	.dataa(!\Delay_Chain|oDelay4[1]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay5[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay5[1]~feeder .extended_lut = "off";
defparam \Delay_Chain|oDelay5[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \Delay_Chain|oDelay5[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y16_N34
dffeas \Delay_Chain|oDelay5[1] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Delay_Chain|oDelay5[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay5 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay5[1] .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay5[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N15
cyclonev_lcell_comb \Delay_Chain|oDelay6[1]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay6[1]~SCLR_LUT_combout  = ( \Delay_Chain|oDelay5 [1] & ( \iRsn~input_o  ) )

	.dataa(!\iRsn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Delay_Chain|oDelay5 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay6[1]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay6[1]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay6[1]~SCLR_LUT .lut_mask = 64'h0000000055555555;
defparam \Delay_Chain|oDelay6[1]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y16_N17
dffeas \Delay_Chain|oDelay6[1]~_Duplicate_1 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Delay_Chain|oDelay6[1]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay6[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay6[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay6[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N57
cyclonev_lcell_comb \Delay_Chain|oDelay7[1]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay7[1]~SCLR_LUT_combout  = ( \Delay_Chain|oDelay6[1]~_Duplicate_1_q  & ( \iRsn~input_o  ) )

	.dataa(!\iRsn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Delay_Chain|oDelay6[1]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay7[1]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay7[1]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay7[1]~SCLR_LUT .lut_mask = 64'h0000000055555555;
defparam \Delay_Chain|oDelay7[1]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y16_N59
dffeas \Delay_Chain|oDelay7[1]~_Duplicate_1 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Delay_Chain|oDelay7[1]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay7[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay7[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay7[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y16_N14
dffeas \Delay_Chain|oDelay8[1] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Delay_Chain|oDelay7[1]~_Duplicate_1_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay8 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay8[1] .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay8[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N12
cyclonev_lcell_comb \Delay_Chain|oDelay9[1]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay9[1]~SCLR_LUT_combout  = (\iRsn~input_o  & \Delay_Chain|oDelay8 [1])

	.dataa(!\iRsn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Delay_Chain|oDelay8 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay9[1]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay9[1]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay9[1]~SCLR_LUT .lut_mask = 64'h0055005500550055;
defparam \Delay_Chain|oDelay9[1]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y16_N56
dffeas \Delay_Chain|oDelay9[1]~_Duplicate_1 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Delay_Chain|oDelay9[1]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay9[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay9[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay9[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N48
cyclonev_lcell_comb \Delay_Chain|oDelay10[1]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay10[1]~SCLR_LUT_combout  = ( \Delay_Chain|oDelay9[1]~_Duplicate_1_q  & ( \iRsn~input_o  ) )

	.dataa(!\iRsn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Delay_Chain|oDelay9[1]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay10[1]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay10[1]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay10[1]~SCLR_LUT .lut_mask = 64'h0000000055555555;
defparam \Delay_Chain|oDelay10[1]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y16_N50
dffeas \Delay_Chain|oDelay10[1]~_Duplicate_1 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Delay_Chain|oDelay10[1]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay10[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay10[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay10[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y16_N35
dffeas \Delay_Chain|oDelay11[1] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Delay_Chain|oDelay10[1]~_Duplicate_1_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay11 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay11[1] .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay11[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N51
cyclonev_lcell_comb \Delay_Chain|oDelay12[1]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay12[1]~SCLR_LUT_combout  = ( \Delay_Chain|oDelay11 [1] & ( \iRsn~input_o  ) )

	.dataa(!\iRsn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Delay_Chain|oDelay11 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay12[1]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay12[1]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay12[1]~SCLR_LUT .lut_mask = 64'h0000000055555555;
defparam \Delay_Chain|oDelay12[1]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N61
cyclonev_io_ibuf \iFirIn[2]~input (
	.i(iFirIn[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\iFirIn[2]~input_o ));
// synopsys translate_off
defparam \iFirIn[2]~input .bus_hold = "false";
defparam \iFirIn[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N0
cyclonev_lcell_comb \Delay_Chain|oDelay1[2]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay1[2]~SCLR_LUT_combout  = ( \iFirIn[2]~input_o  & ( \iRsn~input_o  ) )

	.dataa(!\iRsn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iFirIn[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay1[2]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay1[2]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay1[2]~SCLR_LUT .lut_mask = 64'h0000000055555555;
defparam \Delay_Chain|oDelay1[2]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y8_N26
dffeas \Delay_Chain|oDelay1[2]~_Duplicate_13 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Delay_Chain|oDelay1[2]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay1[2]~_Duplicate_13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay1[2]~_Duplicate_13 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay1[2]~_Duplicate_13 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y8_N29
dffeas \Delay_Chain|oDelay2[2] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Delay_Chain|oDelay1[2]~_Duplicate_13_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay2[2] .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay2[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N24
cyclonev_lcell_comb \Delay_Chain|oDelay3[2]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay3[2]~SCLR_LUT_combout  = (\Delay_Chain|oDelay2 [2] & \iRsn~input_o )

	.dataa(!\Delay_Chain|oDelay2 [2]),
	.datab(gnd),
	.datac(!\iRsn~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay3[2]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay3[2]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay3[2]~SCLR_LUT .lut_mask = 64'h0505050505050505;
defparam \Delay_Chain|oDelay3[2]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y8_N50
dffeas \Delay_Chain|oDelay3[2]~_Duplicate_13 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Delay_Chain|oDelay3[2]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay3[2]~_Duplicate_13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay3[2]~_Duplicate_13 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay3[2]~_Duplicate_13 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N48
cyclonev_lcell_comb \Delay_Chain|oDelay4[2]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay4[2]~SCLR_LUT_combout  = ( \Delay_Chain|oDelay3[2]~_Duplicate_13_q  & ( \iRsn~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iRsn~input_o ),
	.datad(gnd),
	.datae(!\Delay_Chain|oDelay3[2]~_Duplicate_13_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay4[2]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay4[2]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay4[2]~SCLR_LUT .lut_mask = 64'h00000F0F00000F0F;
defparam \Delay_Chain|oDelay4[2]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y12_N17
dffeas \Delay_Chain|oDelay4[2]~_Duplicate_13 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Delay_Chain|oDelay4[2]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay4[2]~_Duplicate_13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay4[2]~_Duplicate_13 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay4[2]~_Duplicate_13 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y12_N13
dffeas \Delay_Chain|oDelay5[2] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Delay_Chain|oDelay4[2]~_Duplicate_13_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay5 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay5[2] .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay5[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N12
cyclonev_lcell_comb \Delay_Chain|oDelay6[2]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay6[2]~SCLR_LUT_combout  = ( \Delay_Chain|oDelay5 [2] & ( \iRsn~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iRsn~input_o ),
	.datad(gnd),
	.datae(!\Delay_Chain|oDelay5 [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay6[2]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay6[2]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay6[2]~SCLR_LUT .lut_mask = 64'h00000F0F00000F0F;
defparam \Delay_Chain|oDelay6[2]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y12_N59
dffeas \Delay_Chain|oDelay6[2]~_Duplicate_13 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Delay_Chain|oDelay6[2]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay6[2]~_Duplicate_13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay6[2]~_Duplicate_13 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay6[2]~_Duplicate_13 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N57
cyclonev_lcell_comb \Delay_Chain|oDelay7[2]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay7[2]~SCLR_LUT_combout  = ( \Delay_Chain|oDelay6[2]~_Duplicate_13_q  & ( \iRsn~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Delay_Chain|oDelay6[2]~_Duplicate_13_q ),
	.dataf(!\iRsn~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay7[2]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay7[2]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay7[2]~SCLR_LUT .lut_mask = 64'h000000000000FFFF;
defparam \Delay_Chain|oDelay7[2]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y12_N5
dffeas \Delay_Chain|oDelay7[2]~_Duplicate_13 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Delay_Chain|oDelay7[2]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay7[2]~_Duplicate_13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay7[2]~_Duplicate_13 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay7[2]~_Duplicate_13 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y12_N19
dffeas \Delay_Chain|oDelay8[2] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Delay_Chain|oDelay7[2]~_Duplicate_13_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay8 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay8[2] .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay8[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N42
cyclonev_lcell_comb \Delay_Chain|oDelay9[2]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay9[2]~SCLR_LUT_combout  = ( \Delay_Chain|oDelay8 [2] & ( \iRsn~input_o  ) )

	.dataa(!\iRsn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Delay_Chain|oDelay8 [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay9[2]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay9[2]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay9[2]~SCLR_LUT .lut_mask = 64'h0000555500005555;
defparam \Delay_Chain|oDelay9[2]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y16_N32
dffeas \Delay_Chain|oDelay9[2]~_Duplicate_13 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Delay_Chain|oDelay9[2]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay9[2]~_Duplicate_13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay9[2]~_Duplicate_13 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay9[2]~_Duplicate_13 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N30
cyclonev_lcell_comb \Delay_Chain|oDelay10[2]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay10[2]~SCLR_LUT_combout  = (\iRsn~input_o  & \Delay_Chain|oDelay9[2]~_Duplicate_13_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iRsn~input_o ),
	.datad(!\Delay_Chain|oDelay9[2]~_Duplicate_13_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay10[2]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay10[2]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay10[2]~SCLR_LUT .lut_mask = 64'h000F000F000F000F;
defparam \Delay_Chain|oDelay10[2]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y16_N7
dffeas \Delay_Chain|oDelay10[2]~_Duplicate_13 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Delay_Chain|oDelay10[2]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay10[2]~_Duplicate_13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay10[2]~_Duplicate_13 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay10[2]~_Duplicate_13 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y18_N20
dffeas \Delay_Chain|oDelay11[2] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Delay_Chain|oDelay10[2]~_Duplicate_13_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay11 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay11[2] .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay11[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N18
cyclonev_lcell_comb \Delay_Chain|oDelay12[2]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay12[2]~SCLR_LUT_combout  = ( \Delay_Chain|oDelay11 [2] & ( \iRsn~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Delay_Chain|oDelay11 [2]),
	.dataf(!\iRsn~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay12[2]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay12[2]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay12[2]~SCLR_LUT .lut_mask = 64'h000000000000FFFF;
defparam \Delay_Chain|oDelay12[2]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y16_N10
dffeas \Delay_Chain|oDelay12[0]~_Duplicate_1 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Delay_Chain|oDelay12[0]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay12[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay12[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay12[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y14_N36
cyclonev_lcell_comb \Delay_Chain|oDelay13[0]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay13[0]~SCLR_LUT_combout  = ( \Delay_Chain|oDelay12[0]~_Duplicate_1_q  & ( \iRsn~input_o  ) )

	.dataa(gnd),
	.datab(!\iRsn~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Delay_Chain|oDelay12[0]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay13[0]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay13[0]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay13[0]~SCLR_LUT .lut_mask = 64'h0000000033333333;
defparam \Delay_Chain|oDelay13[0]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y14_N38
dffeas \Delay_Chain|oDelay13[0]~_Duplicate_1 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Delay_Chain|oDelay13[0]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay13[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay13[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay13[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y14_N41
dffeas \Delay_Chain|oDelay14[0] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Delay_Chain|oDelay13[0]~_Duplicate_1_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay14 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay14[0] .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay14[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y14_N27
cyclonev_lcell_comb \Delay_Chain|oDelay15[0]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay15[0]~SCLR_LUT_combout  = ( \Delay_Chain|oDelay14 [0] & ( \iRsn~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iRsn~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Delay_Chain|oDelay14 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay15[0]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay15[0]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay15[0]~SCLR_LUT .lut_mask = 64'h000000000F0F0F0F;
defparam \Delay_Chain|oDelay15[0]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y14_N28
dffeas \Delay_Chain|oDelay15[0]~_Duplicate_1 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Delay_Chain|oDelay15[0]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay15[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay15[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay15[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N0
cyclonev_lcell_comb \Delay_Chain|oDelay16[0]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay16[0]~SCLR_LUT_combout  = (\iRsn~input_o  & \Delay_Chain|oDelay15[0]~_Duplicate_1_q )

	.dataa(!\iRsn~input_o ),
	.datab(gnd),
	.datac(!\Delay_Chain|oDelay15[0]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay16[0]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay16[0]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay16[0]~SCLR_LUT .lut_mask = 64'h0505050505050505;
defparam \Delay_Chain|oDelay16[0]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y14_N1
dffeas \Delay_Chain|oDelay16[0]~_Duplicate_1 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Delay_Chain|oDelay16[0]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay16[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay16[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay16[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N3
cyclonev_lcell_comb \Delay_Chain|oDelay17[0]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay17[0]~SCLR_LUT_combout  = ( \Delay_Chain|oDelay16[0]~_Duplicate_1_q  & ( \iRsn~input_o  ) )

	.dataa(!\iRsn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Delay_Chain|oDelay16[0]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay17[0]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay17[0]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay17[0]~SCLR_LUT .lut_mask = 64'h0000000055555555;
defparam \Delay_Chain|oDelay17[0]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y14_N5
dffeas \Delay_Chain|oDelay17[0]~_Duplicate_1 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Delay_Chain|oDelay17[0]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay17[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay17[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay17[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N12
cyclonev_lcell_comb \Delay_Chain|oDelay18[0]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay18[0]~SCLR_LUT_combout  = ( \iRsn~input_o  & ( \Delay_Chain|oDelay17[0]~_Duplicate_1_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\iRsn~input_o ),
	.dataf(!\Delay_Chain|oDelay17[0]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay18[0]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay18[0]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay18[0]~SCLR_LUT .lut_mask = 64'h000000000000FFFF;
defparam \Delay_Chain|oDelay18[0]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y14_N13
dffeas \Delay_Chain|oDelay18[0]~_Duplicate_1 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Delay_Chain|oDelay18[0]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay18[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay18[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay18[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y18_N51
cyclonev_lcell_comb \Delay_Chain|oDelay19[0]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay19[0]~SCLR_LUT_combout  = ( \Delay_Chain|oDelay18[0]~_Duplicate_1_q  & ( \iRsn~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iRsn~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Delay_Chain|oDelay18[0]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay19[0]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay19[0]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay19[0]~SCLR_LUT .lut_mask = 64'h000000000F0F0F0F;
defparam \Delay_Chain|oDelay19[0]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y18_N53
dffeas \Delay_Chain|oDelay19[0]~_Duplicate_1 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Delay_Chain|oDelay19[0]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay19[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay19[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay19[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y18_N13
dffeas \Delay_Chain|oDelay20[0] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Delay_Chain|oDelay19[0]~_Duplicate_1_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay20 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay20[0] .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay20[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y18_N57
cyclonev_lcell_comb \Delay_Chain|oDelay21[0]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay21[0]~SCLR_LUT_combout  = ( \Delay_Chain|oDelay20 [0] & ( \iRsn~input_o  ) )

	.dataa(gnd),
	.datab(!\iRsn~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Delay_Chain|oDelay20 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay21[0]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay21[0]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay21[0]~SCLR_LUT .lut_mask = 64'h0000000033333333;
defparam \Delay_Chain|oDelay21[0]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y18_N59
dffeas \Delay_Chain|oDelay21[0]~_Duplicate_1 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Delay_Chain|oDelay21[0]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay21[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay21[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay21[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y18_N54
cyclonev_lcell_comb \Delay_Chain|oDelay22[0]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay22[0]~SCLR_LUT_combout  = ( \Delay_Chain|oDelay21[0]~_Duplicate_1_q  & ( \iRsn~input_o  ) )

	.dataa(gnd),
	.datab(!\iRsn~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Delay_Chain|oDelay21[0]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay22[0]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay22[0]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay22[0]~SCLR_LUT .lut_mask = 64'h0000000033333333;
defparam \Delay_Chain|oDelay22[0]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y16_N52
dffeas \Delay_Chain|oDelay12[1]~_Duplicate_1 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Delay_Chain|oDelay12[1]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay12[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay12[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay12[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N36
cyclonev_lcell_comb \Delay_Chain|oDelay13[1]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay13[1]~SCLR_LUT_combout  = ( \Delay_Chain|oDelay12[1]~_Duplicate_1_q  & ( \iRsn~input_o  ) )

	.dataa(!\iRsn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Delay_Chain|oDelay12[1]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay13[1]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay13[1]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay13[1]~SCLR_LUT .lut_mask = 64'h0000000055555555;
defparam \Delay_Chain|oDelay13[1]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y14_N38
dffeas \Delay_Chain|oDelay13[1]~_Duplicate_1 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Delay_Chain|oDelay13[1]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay13[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay13[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay13[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y14_N19
dffeas \Delay_Chain|oDelay14[1] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Delay_Chain|oDelay13[1]~_Duplicate_1_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay14 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay14[1] .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay14[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N48
cyclonev_lcell_comb \Delay_Chain|oDelay15[1]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay15[1]~SCLR_LUT_combout  = ( \Delay_Chain|oDelay14 [1] & ( \iRsn~input_o  ) )

	.dataa(!\iRsn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Delay_Chain|oDelay14 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay15[1]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay15[1]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay15[1]~SCLR_LUT .lut_mask = 64'h0000000055555555;
defparam \Delay_Chain|oDelay15[1]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y14_N50
dffeas \Delay_Chain|oDelay15[1]~_Duplicate_1 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Delay_Chain|oDelay15[1]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay15[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay15[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay15[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N39
cyclonev_lcell_comb \Delay_Chain|oDelay16[1]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay16[1]~SCLR_LUT_combout  = ( \Delay_Chain|oDelay15[1]~_Duplicate_1_q  & ( \iRsn~input_o  ) )

	.dataa(!\iRsn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Delay_Chain|oDelay15[1]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay16[1]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay16[1]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay16[1]~SCLR_LUT .lut_mask = 64'h0000000055555555;
defparam \Delay_Chain|oDelay16[1]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y14_N41
dffeas \Delay_Chain|oDelay16[1]~_Duplicate_1 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Delay_Chain|oDelay16[1]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay16[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay16[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay16[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N51
cyclonev_lcell_comb \Delay_Chain|oDelay17[1]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay17[1]~SCLR_LUT_combout  = ( \Delay_Chain|oDelay16[1]~_Duplicate_1_q  & ( \iRsn~input_o  ) )

	.dataa(!\iRsn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Delay_Chain|oDelay16[1]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay17[1]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay17[1]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay17[1]~SCLR_LUT .lut_mask = 64'h0000000055555555;
defparam \Delay_Chain|oDelay17[1]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N6
cyclonev_lcell_comb \Delay_Chain|oDelay17[1]~_Duplicate_1feeder (
// Equation(s):
// \Delay_Chain|oDelay17[1]~_Duplicate_1feeder_combout  = ( \Delay_Chain|oDelay17[1]~SCLR_LUT_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Delay_Chain|oDelay17[1]~SCLR_LUT_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay17[1]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay17[1]~_Duplicate_1feeder .extended_lut = "off";
defparam \Delay_Chain|oDelay17[1]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Delay_Chain|oDelay17[1]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y12_N7
dffeas \Delay_Chain|oDelay17[1]~_Duplicate_1 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Delay_Chain|oDelay17[1]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay17[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay17[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay17[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N15
cyclonev_lcell_comb \Delay_Chain|oDelay18[1]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay18[1]~SCLR_LUT_combout  = ( \Delay_Chain|oDelay17[1]~_Duplicate_1_q  & ( \iRsn~input_o  ) )

	.dataa(!\iRsn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Delay_Chain|oDelay17[1]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay18[1]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay18[1]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay18[1]~SCLR_LUT .lut_mask = 64'h0000000055555555;
defparam \Delay_Chain|oDelay18[1]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y12_N16
dffeas \Delay_Chain|oDelay18[1]~_Duplicate_1 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Delay_Chain|oDelay18[1]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay18[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay18[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay18[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N12
cyclonev_lcell_comb \Delay_Chain|oDelay19[1]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay19[1]~SCLR_LUT_combout  = ( \Delay_Chain|oDelay18[1]~_Duplicate_1_q  & ( \iRsn~input_o  ) )

	.dataa(!\iRsn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Delay_Chain|oDelay18[1]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay19[1]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay19[1]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay19[1]~SCLR_LUT .lut_mask = 64'h0000000055555555;
defparam \Delay_Chain|oDelay19[1]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y12_N13
dffeas \Delay_Chain|oDelay19[1]~_Duplicate_1 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Delay_Chain|oDelay19[1]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay19[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay19[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay19[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y12_N47
dffeas \Delay_Chain|oDelay20[1] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Delay_Chain|oDelay19[1]~_Duplicate_1_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay20 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay20[1] .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay20[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N42
cyclonev_lcell_comb \Delay_Chain|oDelay21[1]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay21[1]~SCLR_LUT_combout  = ( \Delay_Chain|oDelay20 [1] & ( \iRsn~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iRsn~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Delay_Chain|oDelay20 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay21[1]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay21[1]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay21[1]~SCLR_LUT .lut_mask = 64'h000000000F0F0F0F;
defparam \Delay_Chain|oDelay21[1]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y12_N44
dffeas \Delay_Chain|oDelay21[1]~_Duplicate_1 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Delay_Chain|oDelay21[1]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay21[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay21[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay21[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N39
cyclonev_lcell_comb \Delay_Chain|oDelay22[1]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay22[1]~SCLR_LUT_combout  = ( \Delay_Chain|oDelay21[1]~_Duplicate_1_q  & ( \iRsn~input_o  ) )

	.dataa(!\iRsn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Delay_Chain|oDelay21[1]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay22[1]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay22[1]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay22[1]~SCLR_LUT .lut_mask = 64'h0000000055555555;
defparam \Delay_Chain|oDelay22[1]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N0
cyclonev_lcell_comb \Delay_Chain|oDelay12[2]~_Duplicate_13feeder (
// Equation(s):
// \Delay_Chain|oDelay12[2]~_Duplicate_13feeder_combout  = ( \Delay_Chain|oDelay12[2]~SCLR_LUT_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Delay_Chain|oDelay12[2]~SCLR_LUT_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay12[2]~_Duplicate_13feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay12[2]~_Duplicate_13feeder .extended_lut = "off";
defparam \Delay_Chain|oDelay12[2]~_Duplicate_13feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Delay_Chain|oDelay12[2]~_Duplicate_13feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y18_N1
dffeas \Delay_Chain|oDelay12[2]~_Duplicate_13 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Delay_Chain|oDelay12[2]~_Duplicate_13feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay12[2]~_Duplicate_13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay12[2]~_Duplicate_13 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay12[2]~_Duplicate_13 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N57
cyclonev_lcell_comb \Delay_Chain|oDelay13[2]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay13[2]~SCLR_LUT_combout  = ( \iRsn~input_o  & ( \Delay_Chain|oDelay12[2]~_Duplicate_13_q  ) )

	.dataa(!\Delay_Chain|oDelay12[2]~_Duplicate_13_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\iRsn~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay13[2]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay13[2]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay13[2]~SCLR_LUT .lut_mask = 64'h0000555500005555;
defparam \Delay_Chain|oDelay13[2]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y14_N35
dffeas \Delay_Chain|oDelay13[2]~_Duplicate_13 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Delay_Chain|oDelay13[2]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay13[2]~_Duplicate_13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay13[2]~_Duplicate_13 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay13[2]~_Duplicate_13 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y14_N32
dffeas \Delay_Chain|oDelay14[2] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Delay_Chain|oDelay13[2]~_Duplicate_13_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay14 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay14[2] .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay14[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N30
cyclonev_lcell_comb \Delay_Chain|oDelay15[2]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay15[2]~SCLR_LUT_combout  = ( \Delay_Chain|oDelay14 [2] & ( \iRsn~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iRsn~input_o ),
	.datad(gnd),
	.datae(!\Delay_Chain|oDelay14 [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay15[2]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay15[2]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay15[2]~SCLR_LUT .lut_mask = 64'h00000F0F00000F0F;
defparam \Delay_Chain|oDelay15[2]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y14_N23
dffeas \Delay_Chain|oDelay15[2]~_Duplicate_13 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Delay_Chain|oDelay15[2]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay15[2]~_Duplicate_13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay15[2]~_Duplicate_13 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay15[2]~_Duplicate_13 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N21
cyclonev_lcell_comb \Delay_Chain|oDelay16[2]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay16[2]~SCLR_LUT_combout  = ( \Delay_Chain|oDelay15[2]~_Duplicate_13_q  & ( \iRsn~input_o  ) )

	.dataa(!\iRsn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Delay_Chain|oDelay15[2]~_Duplicate_13_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay16[2]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay16[2]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay16[2]~SCLR_LUT .lut_mask = 64'h0000555500005555;
defparam \Delay_Chain|oDelay16[2]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y14_N47
dffeas \Delay_Chain|oDelay16[2]~_Duplicate_13 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Delay_Chain|oDelay16[2]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay16[2]~_Duplicate_13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay16[2]~_Duplicate_13 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay16[2]~_Duplicate_13 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N27
cyclonev_lcell_comb \Delay_Chain|oDelay17[2]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay17[2]~SCLR_LUT_combout  = (\iRsn~input_o  & \Delay_Chain|oDelay16[2]~_Duplicate_13_q )

	.dataa(!\iRsn~input_o ),
	.datab(gnd),
	.datac(!\Delay_Chain|oDelay16[2]~_Duplicate_13_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay17[2]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay17[2]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay17[2]~SCLR_LUT .lut_mask = 64'h0505050505050505;
defparam \Delay_Chain|oDelay17[2]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y14_N8
dffeas \Delay_Chain|oDelay17[2]~_Duplicate_14 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Delay_Chain|oDelay17[2]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay17[2]~_Duplicate_14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay17[2]~_Duplicate_14 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay17[2]~_Duplicate_14 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N6
cyclonev_lcell_comb \Delay_Chain|oDelay18[2]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay18[2]~SCLR_LUT_combout  = ( \Delay_Chain|oDelay17[2]~_Duplicate_14_q  & ( \iRsn~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iRsn~input_o ),
	.datad(gnd),
	.datae(!\Delay_Chain|oDelay17[2]~_Duplicate_14_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay18[2]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay18[2]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay18[2]~SCLR_LUT .lut_mask = 64'h00000F0F00000F0F;
defparam \Delay_Chain|oDelay18[2]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y14_N44
dffeas \Delay_Chain|oDelay18[2]~_Duplicate_13 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Delay_Chain|oDelay18[2]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay18[2]~_Duplicate_13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay18[2]~_Duplicate_13 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay18[2]~_Duplicate_13 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N42
cyclonev_lcell_comb \Delay_Chain|oDelay19[2]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay19[2]~SCLR_LUT_combout  = ( \Delay_Chain|oDelay18[2]~_Duplicate_13_q  & ( \iRsn~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iRsn~input_o ),
	.datad(gnd),
	.datae(!\Delay_Chain|oDelay18[2]~_Duplicate_13_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay19[2]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay19[2]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay19[2]~SCLR_LUT .lut_mask = 64'h00000F0F00000F0F;
defparam \Delay_Chain|oDelay19[2]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y14_N10
dffeas \Delay_Chain|oDelay19[2]~_Duplicate_13 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Delay_Chain|oDelay19[2]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay19[2]~_Duplicate_13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay19[2]~_Duplicate_13 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay19[2]~_Duplicate_13 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y14_N26
dffeas \Delay_Chain|oDelay20[2] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Delay_Chain|oDelay19[2]~_Duplicate_13_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay20 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay20[2] .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay20[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N24
cyclonev_lcell_comb \Delay_Chain|oDelay21[2]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay21[2]~SCLR_LUT_combout  = (\iRsn~input_o  & \Delay_Chain|oDelay20 [2])

	.dataa(!\iRsn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Delay_Chain|oDelay20 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay21[2]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay21[2]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay21[2]~SCLR_LUT .lut_mask = 64'h0055005500550055;
defparam \Delay_Chain|oDelay21[2]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y14_N30
cyclonev_lcell_comb \Delay_Chain|oDelay21[2]~_Duplicate_13feeder (
// Equation(s):
// \Delay_Chain|oDelay21[2]~_Duplicate_13feeder_combout  = ( \Delay_Chain|oDelay21[2]~SCLR_LUT_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Delay_Chain|oDelay21[2]~SCLR_LUT_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay21[2]~_Duplicate_13feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay21[2]~_Duplicate_13feeder .extended_lut = "off";
defparam \Delay_Chain|oDelay21[2]~_Duplicate_13feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Delay_Chain|oDelay21[2]~_Duplicate_13feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y14_N31
dffeas \Delay_Chain|oDelay21[2]~_Duplicate_13 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Delay_Chain|oDelay21[2]~_Duplicate_13feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay21[2]~_Duplicate_13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay21[2]~_Duplicate_13 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay21[2]~_Duplicate_13 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N9
cyclonev_lcell_comb \Delay_Chain|oDelay22[2]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay22[2]~SCLR_LUT_combout  = ( \Delay_Chain|oDelay21[2]~_Duplicate_13_q  & ( \iRsn~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iRsn~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Delay_Chain|oDelay21[2]~_Duplicate_13_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay22[2]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay22[2]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay22[2]~SCLR_LUT .lut_mask = 64'h000000000F0F0F0F;
defparam \Delay_Chain|oDelay22[2]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X86_Y16_N0
cyclonev_mac \ACC_Neg|Mult3~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\SpSram2_Neg|rRdDt[15]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[15]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[15]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[14]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[13]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[12]~SCLR_LUT_combout ,
\SpSram2_Neg|rRdDt[11]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[10]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[9]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[8]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[7]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[6]~SCLR_LUT_combout ,
\SpSram2_Neg|rRdDt[5]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[4]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[3]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[2]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[1]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[0]~SCLR_LUT_combout }),
	.ay({\Delay_Chain|oDelay12[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay12[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay12[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay12[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay12[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay12[2]~SCLR_LUT_combout ,
\Delay_Chain|oDelay12[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay12[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay12[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay12[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay12[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay12[2]~SCLR_LUT_combout ,
\Delay_Chain|oDelay12[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay12[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay12[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay12[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay12[1]~SCLR_LUT_combout ,\Delay_Chain|oDelay12[0]~SCLR_LUT_combout }),
	.az({\Delay_Chain|oDelay22[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay22[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay22[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay22[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay22[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay22[2]~SCLR_LUT_combout ,
\Delay_Chain|oDelay22[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay22[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay22[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay22[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay22[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay22[2]~SCLR_LUT_combout ,
\Delay_Chain|oDelay22[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay22[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay22[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay22[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay22[1]~SCLR_LUT_combout ,\Delay_Chain|oDelay22[0]~SCLR_LUT_combout }),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,\iClk_12M~inputCLKENA0_outclk ,\iClk_12M~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,\SpSram1_Pos|rRdDt[2]~5_combout ,\Sum|oFirOut[7]~1_combout }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\ACC_Neg|Mult3~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \ACC_Neg|Mult3~mac .accumulate_clock = "none";
defparam \ACC_Neg|Mult3~mac .ax_clock = "1";
defparam \ACC_Neg|Mult3~mac .ax_width = 18;
defparam \ACC_Neg|Mult3~mac .ay_scan_in_clock = "0";
defparam \ACC_Neg|Mult3~mac .ay_scan_in_width = 18;
defparam \ACC_Neg|Mult3~mac .ay_use_scan_in = "false";
defparam \ACC_Neg|Mult3~mac .az_clock = "0";
defparam \ACC_Neg|Mult3~mac .az_width = 18;
defparam \ACC_Neg|Mult3~mac .bx_clock = "none";
defparam \ACC_Neg|Mult3~mac .by_clock = "none";
defparam \ACC_Neg|Mult3~mac .by_use_scan_in = "false";
defparam \ACC_Neg|Mult3~mac .bz_clock = "none";
defparam \ACC_Neg|Mult3~mac .coef_a_0 = 0;
defparam \ACC_Neg|Mult3~mac .coef_a_1 = 0;
defparam \ACC_Neg|Mult3~mac .coef_a_2 = 0;
defparam \ACC_Neg|Mult3~mac .coef_a_3 = 0;
defparam \ACC_Neg|Mult3~mac .coef_a_4 = 0;
defparam \ACC_Neg|Mult3~mac .coef_a_5 = 0;
defparam \ACC_Neg|Mult3~mac .coef_a_6 = 0;
defparam \ACC_Neg|Mult3~mac .coef_a_7 = 0;
defparam \ACC_Neg|Mult3~mac .coef_b_0 = 0;
defparam \ACC_Neg|Mult3~mac .coef_b_1 = 0;
defparam \ACC_Neg|Mult3~mac .coef_b_2 = 0;
defparam \ACC_Neg|Mult3~mac .coef_b_3 = 0;
defparam \ACC_Neg|Mult3~mac .coef_b_4 = 0;
defparam \ACC_Neg|Mult3~mac .coef_b_5 = 0;
defparam \ACC_Neg|Mult3~mac .coef_b_6 = 0;
defparam \ACC_Neg|Mult3~mac .coef_b_7 = 0;
defparam \ACC_Neg|Mult3~mac .coef_sel_a_clock = "none";
defparam \ACC_Neg|Mult3~mac .coef_sel_b_clock = "none";
defparam \ACC_Neg|Mult3~mac .delay_scan_out_ay = "false";
defparam \ACC_Neg|Mult3~mac .delay_scan_out_by = "false";
defparam \ACC_Neg|Mult3~mac .enable_double_accum = "false";
defparam \ACC_Neg|Mult3~mac .load_const_clock = "none";
defparam \ACC_Neg|Mult3~mac .load_const_value = 0;
defparam \ACC_Neg|Mult3~mac .mode_sub_location = 0;
defparam \ACC_Neg|Mult3~mac .negate_clock = "none";
defparam \ACC_Neg|Mult3~mac .operand_source_max = "input";
defparam \ACC_Neg|Mult3~mac .operand_source_may = "preadder";
defparam \ACC_Neg|Mult3~mac .operand_source_mbx = "input";
defparam \ACC_Neg|Mult3~mac .operand_source_mby = "input";
defparam \ACC_Neg|Mult3~mac .operation_mode = "m18x18_full";
defparam \ACC_Neg|Mult3~mac .output_clock = "none";
defparam \ACC_Neg|Mult3~mac .preadder_subtract_a = "false";
defparam \ACC_Neg|Mult3~mac .preadder_subtract_b = "false";
defparam \ACC_Neg|Mult3~mac .result_a_width = 64;
defparam \ACC_Neg|Mult3~mac .signed_max = "true";
defparam \ACC_Neg|Mult3~mac .signed_may = "true";
defparam \ACC_Neg|Mult3~mac .signed_mbx = "false";
defparam \ACC_Neg|Mult3~mac .signed_mby = "false";
defparam \ACC_Neg|Mult3~mac .sub_clock = "none";
defparam \ACC_Neg|Mult3~mac .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X86_Y18_N0
cyclonev_mac \ACC_Neg|Mult4~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\SpSram2_Neg|rRdDt[15]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[15]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[15]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[14]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[13]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[12]~SCLR_LUT_combout ,
\SpSram2_Neg|rRdDt[11]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[10]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[9]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[8]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[7]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[6]~SCLR_LUT_combout ,
\SpSram2_Neg|rRdDt[5]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[4]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[3]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[2]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[1]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[0]~SCLR_LUT_combout }),
	.ay({\Delay_Chain|oDelay15[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay15[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay15[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay15[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay15[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay15[2]~SCLR_LUT_combout ,
\Delay_Chain|oDelay15[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay15[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay15[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay15[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay15[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay15[2]~SCLR_LUT_combout ,
\Delay_Chain|oDelay15[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay15[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay15[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay15[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay15[1]~SCLR_LUT_combout ,\Delay_Chain|oDelay15[0]~SCLR_LUT_combout }),
	.az({\Delay_Chain|oDelay19[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay19[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay19[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay19[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay19[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay19[2]~SCLR_LUT_combout ,
\Delay_Chain|oDelay19[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay19[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay19[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay19[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay19[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay19[2]~SCLR_LUT_combout ,
\Delay_Chain|oDelay19[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay19[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay19[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay19[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay19[1]~SCLR_LUT_combout ,\Delay_Chain|oDelay19[0]~SCLR_LUT_combout }),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,\iClk_12M~inputCLKENA0_outclk ,\iClk_12M~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,\SpSram1_Pos|rRdDt[2]~5_combout ,\Sum|oFirOut[7]~1_combout }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\ACC_Neg|Mult4~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \ACC_Neg|Mult4~mac .accumulate_clock = "none";
defparam \ACC_Neg|Mult4~mac .ax_clock = "1";
defparam \ACC_Neg|Mult4~mac .ax_width = 18;
defparam \ACC_Neg|Mult4~mac .ay_scan_in_clock = "0";
defparam \ACC_Neg|Mult4~mac .ay_scan_in_width = 18;
defparam \ACC_Neg|Mult4~mac .ay_use_scan_in = "false";
defparam \ACC_Neg|Mult4~mac .az_clock = "0";
defparam \ACC_Neg|Mult4~mac .az_width = 18;
defparam \ACC_Neg|Mult4~mac .bx_clock = "none";
defparam \ACC_Neg|Mult4~mac .by_clock = "none";
defparam \ACC_Neg|Mult4~mac .by_use_scan_in = "false";
defparam \ACC_Neg|Mult4~mac .bz_clock = "none";
defparam \ACC_Neg|Mult4~mac .coef_a_0 = 0;
defparam \ACC_Neg|Mult4~mac .coef_a_1 = 0;
defparam \ACC_Neg|Mult4~mac .coef_a_2 = 0;
defparam \ACC_Neg|Mult4~mac .coef_a_3 = 0;
defparam \ACC_Neg|Mult4~mac .coef_a_4 = 0;
defparam \ACC_Neg|Mult4~mac .coef_a_5 = 0;
defparam \ACC_Neg|Mult4~mac .coef_a_6 = 0;
defparam \ACC_Neg|Mult4~mac .coef_a_7 = 0;
defparam \ACC_Neg|Mult4~mac .coef_b_0 = 0;
defparam \ACC_Neg|Mult4~mac .coef_b_1 = 0;
defparam \ACC_Neg|Mult4~mac .coef_b_2 = 0;
defparam \ACC_Neg|Mult4~mac .coef_b_3 = 0;
defparam \ACC_Neg|Mult4~mac .coef_b_4 = 0;
defparam \ACC_Neg|Mult4~mac .coef_b_5 = 0;
defparam \ACC_Neg|Mult4~mac .coef_b_6 = 0;
defparam \ACC_Neg|Mult4~mac .coef_b_7 = 0;
defparam \ACC_Neg|Mult4~mac .coef_sel_a_clock = "none";
defparam \ACC_Neg|Mult4~mac .coef_sel_b_clock = "none";
defparam \ACC_Neg|Mult4~mac .delay_scan_out_ay = "false";
defparam \ACC_Neg|Mult4~mac .delay_scan_out_by = "false";
defparam \ACC_Neg|Mult4~mac .enable_double_accum = "false";
defparam \ACC_Neg|Mult4~mac .load_const_clock = "none";
defparam \ACC_Neg|Mult4~mac .load_const_value = 0;
defparam \ACC_Neg|Mult4~mac .mode_sub_location = 0;
defparam \ACC_Neg|Mult4~mac .negate_clock = "none";
defparam \ACC_Neg|Mult4~mac .operand_source_max = "input";
defparam \ACC_Neg|Mult4~mac .operand_source_may = "preadder";
defparam \ACC_Neg|Mult4~mac .operand_source_mbx = "input";
defparam \ACC_Neg|Mult4~mac .operand_source_mby = "input";
defparam \ACC_Neg|Mult4~mac .operation_mode = "m18x18_full";
defparam \ACC_Neg|Mult4~mac .output_clock = "none";
defparam \ACC_Neg|Mult4~mac .preadder_subtract_a = "false";
defparam \ACC_Neg|Mult4~mac .preadder_subtract_b = "false";
defparam \ACC_Neg|Mult4~mac .result_a_width = 64;
defparam \ACC_Neg|Mult4~mac .signed_max = "true";
defparam \ACC_Neg|Mult4~mac .signed_may = "true";
defparam \ACC_Neg|Mult4~mac .signed_mbx = "false";
defparam \ACC_Neg|Mult4~mac .signed_mby = "false";
defparam \ACC_Neg|Mult4~mac .sub_clock = "none";
defparam \ACC_Neg|Mult4~mac .use_chainadder = "false";
// synopsys translate_on

// Location: FF_X87_Y18_N56
dffeas \Delay_Chain|oDelay22[0]~_Duplicate_1 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Delay_Chain|oDelay22[0]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay22[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay22[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay22[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y18_N38
dffeas \Delay_Chain|oDelay23[0] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Delay_Chain|oDelay22[0]~_Duplicate_1_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay23 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay23[0] .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay23[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y18_N39
cyclonev_lcell_comb \Delay_Chain|oDelay24[0]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay24[0]~SCLR_LUT_combout  = ( \Delay_Chain|oDelay23 [0] & ( \iRsn~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iRsn~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Delay_Chain|oDelay23 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay24[0]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay24[0]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay24[0]~SCLR_LUT .lut_mask = 64'h000000000F0F0F0F;
defparam \Delay_Chain|oDelay24[0]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y18_N41
dffeas \Delay_Chain|oDelay24[0]~_Duplicate_1 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Delay_Chain|oDelay24[0]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay24[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay24[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay24[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y18_N45
cyclonev_lcell_comb \Delay_Chain|oDelay25[0]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay25[0]~SCLR_LUT_combout  = ( \Delay_Chain|oDelay24[0]~_Duplicate_1_q  & ( \iRsn~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iRsn~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Delay_Chain|oDelay24[0]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay25[0]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay25[0]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay25[0]~SCLR_LUT .lut_mask = 64'h000000000F0F0F0F;
defparam \Delay_Chain|oDelay25[0]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y12_N41
dffeas \Delay_Chain|oDelay22[1]~_Duplicate_1 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Delay_Chain|oDelay22[1]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay22[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay22[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay22[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y12_N49
dffeas \Delay_Chain|oDelay23[1] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Delay_Chain|oDelay22[1]~_Duplicate_1_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay23 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay23[1] .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay23[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N51
cyclonev_lcell_comb \Delay_Chain|oDelay24[1]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay24[1]~SCLR_LUT_combout  = ( \Delay_Chain|oDelay23 [1] & ( \iRsn~input_o  ) )

	.dataa(!\iRsn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Delay_Chain|oDelay23 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay24[1]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay24[1]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay24[1]~SCLR_LUT .lut_mask = 64'h0000000055555555;
defparam \Delay_Chain|oDelay24[1]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y12_N52
dffeas \Delay_Chain|oDelay24[1]~_Duplicate_1 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Delay_Chain|oDelay24[1]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay24[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay24[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay24[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N27
cyclonev_lcell_comb \Delay_Chain|oDelay25[1]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay25[1]~SCLR_LUT_combout  = ( \Delay_Chain|oDelay24[1]~_Duplicate_1_q  & ( \iRsn~input_o  ) )

	.dataa(!\iRsn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Delay_Chain|oDelay24[1]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay25[1]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay25[1]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay25[1]~SCLR_LUT .lut_mask = 64'h0000000055555555;
defparam \Delay_Chain|oDelay25[1]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y18_N47
dffeas \Delay_Chain|oDelay22[2]~_Duplicate_13 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Delay_Chain|oDelay22[2]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay22[2]~_Duplicate_13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay22[2]~_Duplicate_13 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay22[2]~_Duplicate_13 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y18_N44
dffeas \Delay_Chain|oDelay23[2] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Delay_Chain|oDelay22[2]~_Duplicate_13_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay23 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay23[2] .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay23[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N42
cyclonev_lcell_comb \Delay_Chain|oDelay24[2]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay24[2]~SCLR_LUT_combout  = ( \Delay_Chain|oDelay23 [2] & ( \iRsn~input_o  ) )

	.dataa(gnd),
	.datab(!\iRsn~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Delay_Chain|oDelay23 [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay24[2]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay24[2]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay24[2]~SCLR_LUT .lut_mask = 64'h0000333300003333;
defparam \Delay_Chain|oDelay24[2]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y16_N41
dffeas \Delay_Chain|oDelay24[2]~_Duplicate_13 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Delay_Chain|oDelay24[2]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay24[2]~_Duplicate_13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay24[2]~_Duplicate_13 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay24[2]~_Duplicate_13 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N39
cyclonev_lcell_comb \Delay_Chain|oDelay25[2]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay25[2]~SCLR_LUT_combout  = ( \Delay_Chain|oDelay24[2]~_Duplicate_13_q  & ( \iRsn~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Delay_Chain|oDelay24[2]~_Duplicate_13_q ),
	.dataf(!\iRsn~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay25[2]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay25[2]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay25[2]~SCLR_LUT .lut_mask = 64'h000000000000FFFF;
defparam \Delay_Chain|oDelay25[2]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X86_Y20_N0
cyclonev_mac \ACC_Neg|Mult2~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\SpSram2_Neg|rRdDt[15]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[15]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[15]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[14]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[13]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[12]~SCLR_LUT_combout ,
\SpSram2_Neg|rRdDt[11]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[10]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[9]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[8]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[7]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[6]~SCLR_LUT_combout ,
\SpSram2_Neg|rRdDt[5]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[4]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[3]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[2]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[1]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[0]~SCLR_LUT_combout }),
	.ay({\Delay_Chain|oDelay9[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay9[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay9[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay9[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay9[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay9[2]~SCLR_LUT_combout ,
\Delay_Chain|oDelay9[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay9[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay9[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay9[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay9[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay9[2]~SCLR_LUT_combout ,
\Delay_Chain|oDelay9[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay9[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay9[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay9[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay9[1]~SCLR_LUT_combout ,\Delay_Chain|oDelay9[0]~SCLR_LUT_combout }),
	.az({\Delay_Chain|oDelay25[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay25[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay25[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay25[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay25[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay25[2]~SCLR_LUT_combout ,
\Delay_Chain|oDelay25[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay25[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay25[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay25[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay25[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay25[2]~SCLR_LUT_combout ,
\Delay_Chain|oDelay25[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay25[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay25[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay25[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay25[1]~SCLR_LUT_combout ,\Delay_Chain|oDelay25[0]~SCLR_LUT_combout }),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,\iClk_12M~inputCLKENA0_outclk ,\iClk_12M~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,\SpSram1_Pos|rRdDt[2]~5_combout ,\Sum|oFirOut[7]~1_combout }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\ACC_Neg|Mult2~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \ACC_Neg|Mult2~mac .accumulate_clock = "none";
defparam \ACC_Neg|Mult2~mac .ax_clock = "1";
defparam \ACC_Neg|Mult2~mac .ax_width = 18;
defparam \ACC_Neg|Mult2~mac .ay_scan_in_clock = "0";
defparam \ACC_Neg|Mult2~mac .ay_scan_in_width = 18;
defparam \ACC_Neg|Mult2~mac .ay_use_scan_in = "false";
defparam \ACC_Neg|Mult2~mac .az_clock = "0";
defparam \ACC_Neg|Mult2~mac .az_width = 18;
defparam \ACC_Neg|Mult2~mac .bx_clock = "none";
defparam \ACC_Neg|Mult2~mac .by_clock = "none";
defparam \ACC_Neg|Mult2~mac .by_use_scan_in = "false";
defparam \ACC_Neg|Mult2~mac .bz_clock = "none";
defparam \ACC_Neg|Mult2~mac .coef_a_0 = 0;
defparam \ACC_Neg|Mult2~mac .coef_a_1 = 0;
defparam \ACC_Neg|Mult2~mac .coef_a_2 = 0;
defparam \ACC_Neg|Mult2~mac .coef_a_3 = 0;
defparam \ACC_Neg|Mult2~mac .coef_a_4 = 0;
defparam \ACC_Neg|Mult2~mac .coef_a_5 = 0;
defparam \ACC_Neg|Mult2~mac .coef_a_6 = 0;
defparam \ACC_Neg|Mult2~mac .coef_a_7 = 0;
defparam \ACC_Neg|Mult2~mac .coef_b_0 = 0;
defparam \ACC_Neg|Mult2~mac .coef_b_1 = 0;
defparam \ACC_Neg|Mult2~mac .coef_b_2 = 0;
defparam \ACC_Neg|Mult2~mac .coef_b_3 = 0;
defparam \ACC_Neg|Mult2~mac .coef_b_4 = 0;
defparam \ACC_Neg|Mult2~mac .coef_b_5 = 0;
defparam \ACC_Neg|Mult2~mac .coef_b_6 = 0;
defparam \ACC_Neg|Mult2~mac .coef_b_7 = 0;
defparam \ACC_Neg|Mult2~mac .coef_sel_a_clock = "none";
defparam \ACC_Neg|Mult2~mac .coef_sel_b_clock = "none";
defparam \ACC_Neg|Mult2~mac .delay_scan_out_ay = "false";
defparam \ACC_Neg|Mult2~mac .delay_scan_out_by = "false";
defparam \ACC_Neg|Mult2~mac .enable_double_accum = "false";
defparam \ACC_Neg|Mult2~mac .load_const_clock = "none";
defparam \ACC_Neg|Mult2~mac .load_const_value = 0;
defparam \ACC_Neg|Mult2~mac .mode_sub_location = 0;
defparam \ACC_Neg|Mult2~mac .negate_clock = "none";
defparam \ACC_Neg|Mult2~mac .operand_source_max = "input";
defparam \ACC_Neg|Mult2~mac .operand_source_may = "preadder";
defparam \ACC_Neg|Mult2~mac .operand_source_mbx = "input";
defparam \ACC_Neg|Mult2~mac .operand_source_mby = "input";
defparam \ACC_Neg|Mult2~mac .operation_mode = "m18x18_full";
defparam \ACC_Neg|Mult2~mac .output_clock = "none";
defparam \ACC_Neg|Mult2~mac .preadder_subtract_a = "false";
defparam \ACC_Neg|Mult2~mac .preadder_subtract_b = "false";
defparam \ACC_Neg|Mult2~mac .result_a_width = 64;
defparam \ACC_Neg|Mult2~mac .signed_max = "true";
defparam \ACC_Neg|Mult2~mac .signed_may = "true";
defparam \ACC_Neg|Mult2~mac .signed_mbx = "false";
defparam \ACC_Neg|Mult2~mac .signed_mby = "false";
defparam \ACC_Neg|Mult2~mac .sub_clock = "none";
defparam \ACC_Neg|Mult2~mac .use_chainadder = "false";
// synopsys translate_on

// Location: FF_X87_Y18_N47
dffeas \Delay_Chain|oDelay25[0]~_Duplicate_1 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Delay_Chain|oDelay25[0]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay25[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay25[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay25[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y18_N43
dffeas \Delay_Chain|oDelay26[0] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Delay_Chain|oDelay25[0]~_Duplicate_1_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay26 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay26[0] .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay26[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N33
cyclonev_lcell_comb \Delay_Chain|oDelay27[0]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay27[0]~SCLR_LUT_combout  = ( \Delay_Chain|oDelay26 [0] & ( \iRsn~input_o  ) )

	.dataa(!\iRsn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Delay_Chain|oDelay26 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay27[0]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay27[0]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay27[0]~SCLR_LUT .lut_mask = 64'h0000000055555555;
defparam \Delay_Chain|oDelay27[0]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y12_N35
dffeas \Delay_Chain|oDelay27[0]~_Duplicate_1 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Delay_Chain|oDelay27[0]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay27[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay27[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay27[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N30
cyclonev_lcell_comb \Delay_Chain|oDelay28[0]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay28[0]~SCLR_LUT_combout  = ( \Delay_Chain|oDelay27[0]~_Duplicate_1_q  & ( \iRsn~input_o  ) )

	.dataa(!\iRsn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Delay_Chain|oDelay27[0]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay28[0]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay28[0]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay28[0]~SCLR_LUT .lut_mask = 64'h0000000055555555;
defparam \Delay_Chain|oDelay28[0]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y16_N29
dffeas \Delay_Chain|oDelay25[1]~_Duplicate_1 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Delay_Chain|oDelay25[1]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay25[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay25[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay25[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y16_N1
dffeas \Delay_Chain|oDelay26[1] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Delay_Chain|oDelay25[1]~_Duplicate_1_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay26 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay26[1] .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay26[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N3
cyclonev_lcell_comb \Delay_Chain|oDelay27[1]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay27[1]~SCLR_LUT_combout  = ( \Delay_Chain|oDelay26 [1] & ( \iRsn~input_o  ) )

	.dataa(!\iRsn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Delay_Chain|oDelay26 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay27[1]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay27[1]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay27[1]~SCLR_LUT .lut_mask = 64'h0000000055555555;
defparam \Delay_Chain|oDelay27[1]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y16_N5
dffeas \Delay_Chain|oDelay27[1]~_Duplicate_1 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Delay_Chain|oDelay27[1]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay27[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay27[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay27[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N24
cyclonev_lcell_comb \Delay_Chain|oDelay28[1]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay28[1]~SCLR_LUT_combout  = ( \Delay_Chain|oDelay27[1]~_Duplicate_1_q  & ( \iRsn~input_o  ) )

	.dataa(!\iRsn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Delay_Chain|oDelay27[1]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay28[1]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay28[1]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay28[1]~SCLR_LUT .lut_mask = 64'h0000000055555555;
defparam \Delay_Chain|oDelay28[1]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y16_N47
dffeas \Delay_Chain|oDelay25[2]~_Duplicate_13 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Delay_Chain|oDelay25[2]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay25[2]~_Duplicate_13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay25[2]~_Duplicate_13 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay25[2]~_Duplicate_13 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y12_N23
dffeas \Delay_Chain|oDelay26[2] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Delay_Chain|oDelay25[2]~_Duplicate_13_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay26 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay26[2] .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay26[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N21
cyclonev_lcell_comb \Delay_Chain|oDelay27[2]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay27[2]~SCLR_LUT_combout  = ( \Delay_Chain|oDelay26 [2] & ( \iRsn~input_o  ) )

	.dataa(!\iRsn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Delay_Chain|oDelay26 [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay27[2]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay27[2]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay27[2]~SCLR_LUT .lut_mask = 64'h0000555500005555;
defparam \Delay_Chain|oDelay27[2]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y12_N2
dffeas \Delay_Chain|oDelay27[2]~_Duplicate_13 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Delay_Chain|oDelay27[2]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay27[2]~_Duplicate_13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay27[2]~_Duplicate_13 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay27[2]~_Duplicate_13 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N0
cyclonev_lcell_comb \Delay_Chain|oDelay28[2]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay28[2]~SCLR_LUT_combout  = ( \Delay_Chain|oDelay27[2]~_Duplicate_13_q  & ( \iRsn~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Delay_Chain|oDelay27[2]~_Duplicate_13_q ),
	.dataf(!\iRsn~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay28[2]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay28[2]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay28[2]~SCLR_LUT .lut_mask = 64'h000000000000FFFF;
defparam \Delay_Chain|oDelay28[2]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X86_Y22_N0
cyclonev_mac \ACC_Neg|Mult1~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\SpSram2_Neg|rRdDt[15]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[15]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[15]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[14]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[13]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[12]~SCLR_LUT_combout ,
\SpSram2_Neg|rRdDt[11]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[10]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[9]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[8]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[7]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[6]~SCLR_LUT_combout ,
\SpSram2_Neg|rRdDt[5]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[4]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[3]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[2]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[1]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[0]~SCLR_LUT_combout }),
	.ay({\Delay_Chain|oDelay6[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay6[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay6[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay6[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay6[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay6[2]~SCLR_LUT_combout ,
\Delay_Chain|oDelay6[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay6[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay6[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay6[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay6[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay6[2]~SCLR_LUT_combout ,
\Delay_Chain|oDelay6[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay6[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay6[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay6[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay6[1]~SCLR_LUT_combout ,\Delay_Chain|oDelay6[0]~SCLR_LUT_combout }),
	.az({\Delay_Chain|oDelay28[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay28[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay28[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay28[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay28[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay28[2]~SCLR_LUT_combout ,
\Delay_Chain|oDelay28[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay28[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay28[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay28[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay28[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay28[2]~SCLR_LUT_combout ,
\Delay_Chain|oDelay28[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay28[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay28[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay28[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay28[1]~SCLR_LUT_combout ,\Delay_Chain|oDelay28[0]~SCLR_LUT_combout }),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,\iClk_12M~inputCLKENA0_outclk ,\iClk_12M~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,\SpSram1_Pos|rRdDt[2]~5_combout ,\Sum|oFirOut[7]~1_combout }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\ACC_Neg|Mult1~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \ACC_Neg|Mult1~mac .accumulate_clock = "none";
defparam \ACC_Neg|Mult1~mac .ax_clock = "1";
defparam \ACC_Neg|Mult1~mac .ax_width = 18;
defparam \ACC_Neg|Mult1~mac .ay_scan_in_clock = "0";
defparam \ACC_Neg|Mult1~mac .ay_scan_in_width = 18;
defparam \ACC_Neg|Mult1~mac .ay_use_scan_in = "false";
defparam \ACC_Neg|Mult1~mac .az_clock = "0";
defparam \ACC_Neg|Mult1~mac .az_width = 18;
defparam \ACC_Neg|Mult1~mac .bx_clock = "none";
defparam \ACC_Neg|Mult1~mac .by_clock = "none";
defparam \ACC_Neg|Mult1~mac .by_use_scan_in = "false";
defparam \ACC_Neg|Mult1~mac .bz_clock = "none";
defparam \ACC_Neg|Mult1~mac .coef_a_0 = 0;
defparam \ACC_Neg|Mult1~mac .coef_a_1 = 0;
defparam \ACC_Neg|Mult1~mac .coef_a_2 = 0;
defparam \ACC_Neg|Mult1~mac .coef_a_3 = 0;
defparam \ACC_Neg|Mult1~mac .coef_a_4 = 0;
defparam \ACC_Neg|Mult1~mac .coef_a_5 = 0;
defparam \ACC_Neg|Mult1~mac .coef_a_6 = 0;
defparam \ACC_Neg|Mult1~mac .coef_a_7 = 0;
defparam \ACC_Neg|Mult1~mac .coef_b_0 = 0;
defparam \ACC_Neg|Mult1~mac .coef_b_1 = 0;
defparam \ACC_Neg|Mult1~mac .coef_b_2 = 0;
defparam \ACC_Neg|Mult1~mac .coef_b_3 = 0;
defparam \ACC_Neg|Mult1~mac .coef_b_4 = 0;
defparam \ACC_Neg|Mult1~mac .coef_b_5 = 0;
defparam \ACC_Neg|Mult1~mac .coef_b_6 = 0;
defparam \ACC_Neg|Mult1~mac .coef_b_7 = 0;
defparam \ACC_Neg|Mult1~mac .coef_sel_a_clock = "none";
defparam \ACC_Neg|Mult1~mac .coef_sel_b_clock = "none";
defparam \ACC_Neg|Mult1~mac .delay_scan_out_ay = "false";
defparam \ACC_Neg|Mult1~mac .delay_scan_out_by = "false";
defparam \ACC_Neg|Mult1~mac .enable_double_accum = "false";
defparam \ACC_Neg|Mult1~mac .load_const_clock = "none";
defparam \ACC_Neg|Mult1~mac .load_const_value = 0;
defparam \ACC_Neg|Mult1~mac .mode_sub_location = 0;
defparam \ACC_Neg|Mult1~mac .negate_clock = "none";
defparam \ACC_Neg|Mult1~mac .operand_source_max = "input";
defparam \ACC_Neg|Mult1~mac .operand_source_may = "preadder";
defparam \ACC_Neg|Mult1~mac .operand_source_mbx = "input";
defparam \ACC_Neg|Mult1~mac .operand_source_mby = "input";
defparam \ACC_Neg|Mult1~mac .operation_mode = "m18x18_full";
defparam \ACC_Neg|Mult1~mac .output_clock = "none";
defparam \ACC_Neg|Mult1~mac .preadder_subtract_a = "false";
defparam \ACC_Neg|Mult1~mac .preadder_subtract_b = "false";
defparam \ACC_Neg|Mult1~mac .result_a_width = 64;
defparam \ACC_Neg|Mult1~mac .signed_max = "true";
defparam \ACC_Neg|Mult1~mac .signed_may = "true";
defparam \ACC_Neg|Mult1~mac .signed_mbx = "false";
defparam \ACC_Neg|Mult1~mac .signed_mby = "false";
defparam \ACC_Neg|Mult1~mac .sub_clock = "none";
defparam \ACC_Neg|Mult1~mac .use_chainadder = "false";
// synopsys translate_on

// Location: FF_X87_Y12_N31
dffeas \Delay_Chain|oDelay28[0]~_Duplicate_1 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Delay_Chain|oDelay28[0]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay28[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay28[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay28[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y8_N22
dffeas \Delay_Chain|oDelay29[0] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Delay_Chain|oDelay28[0]~_Duplicate_1_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay29 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay29[0] .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay29[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N15
cyclonev_lcell_comb \Delay_Chain|oDelay30[0]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay30[0]~SCLR_LUT_combout  = ( \Delay_Chain|oDelay29 [0] & ( \iRsn~input_o  ) )

	.dataa(!\iRsn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Delay_Chain|oDelay29 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay30[0]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay30[0]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay30[0]~SCLR_LUT .lut_mask = 64'h0000000055555555;
defparam \Delay_Chain|oDelay30[0]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y8_N17
dffeas \Delay_Chain|oDelay30[0]~_Duplicate_1 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Delay_Chain|oDelay30[0]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay30[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay30[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay30[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N18
cyclonev_lcell_comb \Delay_Chain|oDelay31[0]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay31[0]~SCLR_LUT_combout  = ( \Delay_Chain|oDelay30[0]~_Duplicate_1_q  & ( \iRsn~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iRsn~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Delay_Chain|oDelay30[0]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay31[0]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay31[0]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay31[0]~SCLR_LUT .lut_mask = 64'h000000000F0F0F0F;
defparam \Delay_Chain|oDelay31[0]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y16_N26
dffeas \Delay_Chain|oDelay28[1]~_Duplicate_1 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Delay_Chain|oDelay28[1]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay28[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay28[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay28[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y16_N22
dffeas \Delay_Chain|oDelay29[1] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Delay_Chain|oDelay28[1]~_Duplicate_1_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay29 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay29[1] .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay29[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N30
cyclonev_lcell_comb \Delay_Chain|oDelay30[1]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay30[1]~SCLR_LUT_combout  = ( \Delay_Chain|oDelay29 [1] & ( \iRsn~input_o  ) )

	.dataa(!\iRsn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Delay_Chain|oDelay29 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay30[1]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay30[1]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay30[1]~SCLR_LUT .lut_mask = 64'h0000000055555555;
defparam \Delay_Chain|oDelay30[1]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y8_N31
dffeas \Delay_Chain|oDelay30[1]~_Duplicate_1 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Delay_Chain|oDelay30[1]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay30[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay30[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay30[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N3
cyclonev_lcell_comb \Delay_Chain|oDelay31[1]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay31[1]~SCLR_LUT_combout  = ( \Delay_Chain|oDelay30[1]~_Duplicate_1_q  & ( \iRsn~input_o  ) )

	.dataa(!\iRsn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Delay_Chain|oDelay30[1]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay31[1]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay31[1]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay31[1]~SCLR_LUT .lut_mask = 64'h0000000055555555;
defparam \Delay_Chain|oDelay31[1]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y12_N52
dffeas \Delay_Chain|oDelay28[2]~_Duplicate_13 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Delay_Chain|oDelay28[2]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay28[2]~_Duplicate_13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay28[2]~_Duplicate_13 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay28[2]~_Duplicate_13 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y8_N11
dffeas \Delay_Chain|oDelay29[2] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Delay_Chain|oDelay28[2]~_Duplicate_13_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay29 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay29[2] .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay29[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N9
cyclonev_lcell_comb \Delay_Chain|oDelay30[2]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay30[2]~SCLR_LUT_combout  = (\iRsn~input_o  & \Delay_Chain|oDelay29 [2])

	.dataa(!\iRsn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Delay_Chain|oDelay29 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay30[2]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay30[2]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay30[2]~SCLR_LUT .lut_mask = 64'h0055005500550055;
defparam \Delay_Chain|oDelay30[2]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y8_N41
dffeas \Delay_Chain|oDelay30[2]~_Duplicate_13 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Delay_Chain|oDelay30[2]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay30[2]~_Duplicate_13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay30[2]~_Duplicate_13 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay30[2]~_Duplicate_13 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N39
cyclonev_lcell_comb \Delay_Chain|oDelay31[2]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay31[2]~SCLR_LUT_combout  = (\iRsn~input_o  & \Delay_Chain|oDelay30[2]~_Duplicate_13_q )

	.dataa(!\iRsn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Delay_Chain|oDelay30[2]~_Duplicate_13_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay31[2]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay31[2]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay31[2]~SCLR_LUT .lut_mask = 64'h0055005500550055;
defparam \Delay_Chain|oDelay31[2]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X86_Y24_N0
cyclonev_mac \ACC_Neg|Mult0~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\SpSram2_Neg|rRdDt[15]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[15]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[15]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[14]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[13]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[12]~SCLR_LUT_combout ,
\SpSram2_Neg|rRdDt[11]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[10]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[9]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[8]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[7]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[6]~SCLR_LUT_combout ,
\SpSram2_Neg|rRdDt[5]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[4]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[3]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[2]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[1]~SCLR_LUT_combout ,\SpSram2_Neg|rRdDt[0]~SCLR_LUT_combout }),
	.ay({\Delay_Chain|oDelay3[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay3[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay3[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay3[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay3[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay3[2]~SCLR_LUT_combout ,
\Delay_Chain|oDelay3[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay3[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay3[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay3[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay3[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay3[2]~SCLR_LUT_combout ,
\Delay_Chain|oDelay3[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay3[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay3[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay3[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay3[1]~SCLR_LUT_combout ,\Delay_Chain|oDelay3[0]~SCLR_LUT_combout }),
	.az({\Delay_Chain|oDelay31[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay31[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay31[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay31[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay31[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay31[2]~SCLR_LUT_combout ,
\Delay_Chain|oDelay31[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay31[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay31[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay31[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay31[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay31[2]~SCLR_LUT_combout ,
\Delay_Chain|oDelay31[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay31[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay31[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay31[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay31[1]~SCLR_LUT_combout ,\Delay_Chain|oDelay31[0]~SCLR_LUT_combout }),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,\iClk_12M~inputCLKENA0_outclk ,\iClk_12M~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,\SpSram1_Pos|rRdDt[2]~5_combout ,\Sum|oFirOut[7]~1_combout }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\ACC_Neg|Mult0~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \ACC_Neg|Mult0~mac .accumulate_clock = "none";
defparam \ACC_Neg|Mult0~mac .ax_clock = "1";
defparam \ACC_Neg|Mult0~mac .ax_width = 18;
defparam \ACC_Neg|Mult0~mac .ay_scan_in_clock = "0";
defparam \ACC_Neg|Mult0~mac .ay_scan_in_width = 18;
defparam \ACC_Neg|Mult0~mac .ay_use_scan_in = "false";
defparam \ACC_Neg|Mult0~mac .az_clock = "0";
defparam \ACC_Neg|Mult0~mac .az_width = 18;
defparam \ACC_Neg|Mult0~mac .bx_clock = "none";
defparam \ACC_Neg|Mult0~mac .by_clock = "none";
defparam \ACC_Neg|Mult0~mac .by_use_scan_in = "false";
defparam \ACC_Neg|Mult0~mac .bz_clock = "none";
defparam \ACC_Neg|Mult0~mac .coef_a_0 = 0;
defparam \ACC_Neg|Mult0~mac .coef_a_1 = 0;
defparam \ACC_Neg|Mult0~mac .coef_a_2 = 0;
defparam \ACC_Neg|Mult0~mac .coef_a_3 = 0;
defparam \ACC_Neg|Mult0~mac .coef_a_4 = 0;
defparam \ACC_Neg|Mult0~mac .coef_a_5 = 0;
defparam \ACC_Neg|Mult0~mac .coef_a_6 = 0;
defparam \ACC_Neg|Mult0~mac .coef_a_7 = 0;
defparam \ACC_Neg|Mult0~mac .coef_b_0 = 0;
defparam \ACC_Neg|Mult0~mac .coef_b_1 = 0;
defparam \ACC_Neg|Mult0~mac .coef_b_2 = 0;
defparam \ACC_Neg|Mult0~mac .coef_b_3 = 0;
defparam \ACC_Neg|Mult0~mac .coef_b_4 = 0;
defparam \ACC_Neg|Mult0~mac .coef_b_5 = 0;
defparam \ACC_Neg|Mult0~mac .coef_b_6 = 0;
defparam \ACC_Neg|Mult0~mac .coef_b_7 = 0;
defparam \ACC_Neg|Mult0~mac .coef_sel_a_clock = "none";
defparam \ACC_Neg|Mult0~mac .coef_sel_b_clock = "none";
defparam \ACC_Neg|Mult0~mac .delay_scan_out_ay = "false";
defparam \ACC_Neg|Mult0~mac .delay_scan_out_by = "false";
defparam \ACC_Neg|Mult0~mac .enable_double_accum = "false";
defparam \ACC_Neg|Mult0~mac .load_const_clock = "none";
defparam \ACC_Neg|Mult0~mac .load_const_value = 0;
defparam \ACC_Neg|Mult0~mac .mode_sub_location = 0;
defparam \ACC_Neg|Mult0~mac .negate_clock = "none";
defparam \ACC_Neg|Mult0~mac .operand_source_max = "input";
defparam \ACC_Neg|Mult0~mac .operand_source_may = "preadder";
defparam \ACC_Neg|Mult0~mac .operand_source_mbx = "input";
defparam \ACC_Neg|Mult0~mac .operand_source_mby = "input";
defparam \ACC_Neg|Mult0~mac .operation_mode = "m18x18_full";
defparam \ACC_Neg|Mult0~mac .output_clock = "none";
defparam \ACC_Neg|Mult0~mac .preadder_subtract_a = "false";
defparam \ACC_Neg|Mult0~mac .preadder_subtract_b = "false";
defparam \ACC_Neg|Mult0~mac .result_a_width = 64;
defparam \ACC_Neg|Mult0~mac .signed_max = "true";
defparam \ACC_Neg|Mult0~mac .signed_may = "true";
defparam \ACC_Neg|Mult0~mac .signed_mbx = "false";
defparam \ACC_Neg|Mult0~mac .signed_mby = "false";
defparam \ACC_Neg|Mult0~mac .sub_clock = "none";
defparam \ACC_Neg|Mult0~mac .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X83_Y20_N3
cyclonev_lcell_comb \ACC_Neg|Mux0~0 (
// Equation(s):
// \ACC_Neg|Mux0~0_combout  = ( \ACC_Neg|wMul2 [15] & ( \ACC_Neg|wMul1 [15] & ( (\Controller|rCurState.p_Acc~q  & ((!\Controller|Selection_neg [1] & (\Controller|Selection_neg [0])) # (\Controller|Selection_neg [1] & ((!\Controller|Selection_neg [0]) # 
// (\ACC_Neg|wMul3 [15]))))) ) ) ) # ( !\ACC_Neg|wMul2 [15] & ( \ACC_Neg|wMul1 [15] & ( (\Controller|rCurState.p_Acc~q  & (\Controller|Selection_neg [0] & ((!\Controller|Selection_neg [1]) # (\ACC_Neg|wMul3 [15])))) ) ) ) # ( \ACC_Neg|wMul2 [15] & ( 
// !\ACC_Neg|wMul1 [15] & ( (\Controller|Selection_neg [1] & (\Controller|rCurState.p_Acc~q  & ((!\Controller|Selection_neg [0]) # (\ACC_Neg|wMul3 [15])))) ) ) ) # ( !\ACC_Neg|wMul2 [15] & ( !\ACC_Neg|wMul1 [15] & ( (\Controller|Selection_neg [1] & 
// (\Controller|rCurState.p_Acc~q  & (\Controller|Selection_neg [0] & \ACC_Neg|wMul3 [15]))) ) ) )

	.dataa(!\Controller|Selection_neg [1]),
	.datab(!\Controller|rCurState.p_Acc~q ),
	.datac(!\Controller|Selection_neg [0]),
	.datad(!\ACC_Neg|wMul3 [15]),
	.datae(!\ACC_Neg|wMul2 [15]),
	.dataf(!\ACC_Neg|wMul1 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Neg|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Neg|Mux0~0 .extended_lut = "off";
defparam \ACC_Neg|Mux0~0 .lut_mask = 64'h0001101102031213;
defparam \ACC_Neg|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N57
cyclonev_lcell_comb \ACC_Neg|Mux0~1 (
// Equation(s):
// \ACC_Neg|Mux0~1_combout  = ( \ACC_Neg|Mux0~0_combout  & ( (!\ACC_Neg|Mux15~0_combout  & ((!\ACC_Neg|Mux15~1_combout ) # ((\ACC_Neg|wMul5 [15])))) # (\ACC_Neg|Mux15~0_combout  & (!\ACC_Neg|Mux15~1_combout  & (\ACC_Neg|wMul4 [15]))) ) ) # ( 
// !\ACC_Neg|Mux0~0_combout  & ( (!\ACC_Neg|Mux15~0_combout  & (\ACC_Neg|Mux15~1_combout  & ((\ACC_Neg|wMul5 [15])))) # (\ACC_Neg|Mux15~0_combout  & (!\ACC_Neg|Mux15~1_combout  & (\ACC_Neg|wMul4 [15]))) ) )

	.dataa(!\ACC_Neg|Mux15~0_combout ),
	.datab(!\ACC_Neg|Mux15~1_combout ),
	.datac(!\ACC_Neg|wMul4 [15]),
	.datad(!\ACC_Neg|wMul5 [15]),
	.datae(gnd),
	.dataf(!\ACC_Neg|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Neg|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Neg|Mux0~1 .extended_lut = "off";
defparam \ACC_Neg|Mux0~1 .lut_mask = 64'h042604268CAE8CAE;
defparam \ACC_Neg|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N15
cyclonev_lcell_comb \ACC_Neg|Mux1~0 (
// Equation(s):
// \ACC_Neg|Mux1~0_combout  = ( \ACC_Neg|wMul2 [14] & ( \ACC_Neg|wMul1 [14] & ( (\Controller|rCurState.p_Acc~q  & ((!\Controller|Selection_neg [1] & (\Controller|Selection_neg [0])) # (\Controller|Selection_neg [1] & ((!\Controller|Selection_neg [0]) # 
// (\ACC_Neg|wMul3 [14]))))) ) ) ) # ( !\ACC_Neg|wMul2 [14] & ( \ACC_Neg|wMul1 [14] & ( (\Controller|rCurState.p_Acc~q  & (\Controller|Selection_neg [0] & ((!\Controller|Selection_neg [1]) # (\ACC_Neg|wMul3 [14])))) ) ) ) # ( \ACC_Neg|wMul2 [14] & ( 
// !\ACC_Neg|wMul1 [14] & ( (\Controller|rCurState.p_Acc~q  & (\Controller|Selection_neg [1] & ((!\Controller|Selection_neg [0]) # (\ACC_Neg|wMul3 [14])))) ) ) ) # ( !\ACC_Neg|wMul2 [14] & ( !\ACC_Neg|wMul1 [14] & ( (\Controller|rCurState.p_Acc~q  & 
// (\Controller|Selection_neg [1] & (\Controller|Selection_neg [0] & \ACC_Neg|wMul3 [14]))) ) ) )

	.dataa(!\Controller|rCurState.p_Acc~q ),
	.datab(!\Controller|Selection_neg [1]),
	.datac(!\Controller|Selection_neg [0]),
	.datad(!\ACC_Neg|wMul3 [14]),
	.datae(!\ACC_Neg|wMul2 [14]),
	.dataf(!\ACC_Neg|wMul1 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Neg|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Neg|Mux1~0 .extended_lut = "off";
defparam \ACC_Neg|Mux1~0 .lut_mask = 64'h0001101104051415;
defparam \ACC_Neg|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N57
cyclonev_lcell_comb \ACC_Neg|Mux1~1 (
// Equation(s):
// \ACC_Neg|Mux1~1_combout  = ( \ACC_Neg|Mux1~0_combout  & ( (!\ACC_Neg|Mux15~1_combout  & ((!\ACC_Neg|Mux15~0_combout ) # ((\ACC_Neg|wMul4 [14])))) # (\ACC_Neg|Mux15~1_combout  & (!\ACC_Neg|Mux15~0_combout  & ((\ACC_Neg|wMul5 [14])))) ) ) # ( 
// !\ACC_Neg|Mux1~0_combout  & ( (!\ACC_Neg|Mux15~1_combout  & (\ACC_Neg|Mux15~0_combout  & (\ACC_Neg|wMul4 [14]))) # (\ACC_Neg|Mux15~1_combout  & (!\ACC_Neg|Mux15~0_combout  & ((\ACC_Neg|wMul5 [14])))) ) )

	.dataa(!\ACC_Neg|Mux15~1_combout ),
	.datab(!\ACC_Neg|Mux15~0_combout ),
	.datac(!\ACC_Neg|wMul4 [14]),
	.datad(!\ACC_Neg|wMul5 [14]),
	.datae(gnd),
	.dataf(!\ACC_Neg|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Neg|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Neg|Mux1~1 .extended_lut = "off";
defparam \ACC_Neg|Mux1~1 .lut_mask = 64'h024602468ACE8ACE;
defparam \ACC_Neg|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N30
cyclonev_lcell_comb \ACC_Neg|Mux2~0 (
// Equation(s):
// \ACC_Neg|Mux2~0_combout  = ( \ACC_Neg|wMul2 [13] & ( \ACC_Neg|wMul1 [13] & ( (\Controller|rCurState.p_Acc~q  & ((!\Controller|Selection_neg [0] & ((\Controller|Selection_neg [1]))) # (\Controller|Selection_neg [0] & ((!\Controller|Selection_neg [1]) # 
// (\ACC_Neg|wMul3 [13]))))) ) ) ) # ( !\ACC_Neg|wMul2 [13] & ( \ACC_Neg|wMul1 [13] & ( (\Controller|rCurState.p_Acc~q  & (\Controller|Selection_neg [0] & ((!\Controller|Selection_neg [1]) # (\ACC_Neg|wMul3 [13])))) ) ) ) # ( \ACC_Neg|wMul2 [13] & ( 
// !\ACC_Neg|wMul1 [13] & ( (\Controller|rCurState.p_Acc~q  & (\Controller|Selection_neg [1] & ((!\Controller|Selection_neg [0]) # (\ACC_Neg|wMul3 [13])))) ) ) ) # ( !\ACC_Neg|wMul2 [13] & ( !\ACC_Neg|wMul1 [13] & ( (\Controller|rCurState.p_Acc~q  & 
// (\Controller|Selection_neg [0] & (\ACC_Neg|wMul3 [13] & \Controller|Selection_neg [1]))) ) ) )

	.dataa(!\Controller|rCurState.p_Acc~q ),
	.datab(!\Controller|Selection_neg [0]),
	.datac(!\ACC_Neg|wMul3 [13]),
	.datad(!\Controller|Selection_neg [1]),
	.datae(!\ACC_Neg|wMul2 [13]),
	.dataf(!\ACC_Neg|wMul1 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Neg|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Neg|Mux2~0 .extended_lut = "off";
defparam \ACC_Neg|Mux2~0 .lut_mask = 64'h0001004511011145;
defparam \ACC_Neg|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N6
cyclonev_lcell_comb \ACC_Neg|Mux2~1 (
// Equation(s):
// \ACC_Neg|Mux2~1_combout  = ( \ACC_Neg|Mux2~0_combout  & ( (!\ACC_Neg|Mux15~1_combout  & ((!\ACC_Neg|Mux15~0_combout ) # ((\ACC_Neg|wMul4 [13])))) # (\ACC_Neg|Mux15~1_combout  & (!\ACC_Neg|Mux15~0_combout  & ((\ACC_Neg|wMul5 [13])))) ) ) # ( 
// !\ACC_Neg|Mux2~0_combout  & ( (!\ACC_Neg|Mux15~1_combout  & (\ACC_Neg|Mux15~0_combout  & (\ACC_Neg|wMul4 [13]))) # (\ACC_Neg|Mux15~1_combout  & (!\ACC_Neg|Mux15~0_combout  & ((\ACC_Neg|wMul5 [13])))) ) )

	.dataa(!\ACC_Neg|Mux15~1_combout ),
	.datab(!\ACC_Neg|Mux15~0_combout ),
	.datac(!\ACC_Neg|wMul4 [13]),
	.datad(!\ACC_Neg|wMul5 [13]),
	.datae(gnd),
	.dataf(!\ACC_Neg|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Neg|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Neg|Mux2~1 .extended_lut = "off";
defparam \ACC_Neg|Mux2~1 .lut_mask = 64'h024602468ACE8ACE;
defparam \ACC_Neg|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N51
cyclonev_lcell_comb \ACC_Neg|Mux3~0 (
// Equation(s):
// \ACC_Neg|Mux3~0_combout  = ( \ACC_Neg|wMul3 [12] & ( \ACC_Neg|wMul1 [12] & ( (\Controller|rCurState.p_Acc~q  & (((\Controller|Selection_neg [1] & \ACC_Neg|wMul2 [12])) # (\Controller|Selection_neg [0]))) ) ) ) # ( !\ACC_Neg|wMul3 [12] & ( \ACC_Neg|wMul1 
// [12] & ( (\Controller|rCurState.p_Acc~q  & ((!\Controller|Selection_neg [1] & (\Controller|Selection_neg [0])) # (\Controller|Selection_neg [1] & (!\Controller|Selection_neg [0] & \ACC_Neg|wMul2 [12])))) ) ) ) # ( \ACC_Neg|wMul3 [12] & ( !\ACC_Neg|wMul1 
// [12] & ( (\Controller|rCurState.p_Acc~q  & (\Controller|Selection_neg [1] & ((\ACC_Neg|wMul2 [12]) # (\Controller|Selection_neg [0])))) ) ) ) # ( !\ACC_Neg|wMul3 [12] & ( !\ACC_Neg|wMul1 [12] & ( (\Controller|rCurState.p_Acc~q  & 
// (\Controller|Selection_neg [1] & (!\Controller|Selection_neg [0] & \ACC_Neg|wMul2 [12]))) ) ) )

	.dataa(!\Controller|rCurState.p_Acc~q ),
	.datab(!\Controller|Selection_neg [1]),
	.datac(!\Controller|Selection_neg [0]),
	.datad(!\ACC_Neg|wMul2 [12]),
	.datae(!\ACC_Neg|wMul3 [12]),
	.dataf(!\ACC_Neg|wMul1 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Neg|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Neg|Mux3~0 .extended_lut = "off";
defparam \ACC_Neg|Mux3~0 .lut_mask = 64'h0010011104140515;
defparam \ACC_Neg|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N24
cyclonev_lcell_comb \ACC_Neg|Mux3~1 (
// Equation(s):
// \ACC_Neg|Mux3~1_combout  = ( \ACC_Neg|wMul4 [12] & ( \ACC_Neg|Mux3~0_combout  & ( (!\ACC_Neg|Mux15~1_combout ) # ((!\ACC_Neg|Mux15~0_combout  & \ACC_Neg|wMul5 [12])) ) ) ) # ( !\ACC_Neg|wMul4 [12] & ( \ACC_Neg|Mux3~0_combout  & ( 
// (!\ACC_Neg|Mux15~0_combout  & ((!\ACC_Neg|Mux15~1_combout ) # (\ACC_Neg|wMul5 [12]))) ) ) ) # ( \ACC_Neg|wMul4 [12] & ( !\ACC_Neg|Mux3~0_combout  & ( (!\ACC_Neg|Mux15~1_combout  & (\ACC_Neg|Mux15~0_combout )) # (\ACC_Neg|Mux15~1_combout  & 
// (!\ACC_Neg|Mux15~0_combout  & \ACC_Neg|wMul5 [12])) ) ) ) # ( !\ACC_Neg|wMul4 [12] & ( !\ACC_Neg|Mux3~0_combout  & ( (\ACC_Neg|Mux15~1_combout  & (!\ACC_Neg|Mux15~0_combout  & \ACC_Neg|wMul5 [12])) ) ) )

	.dataa(!\ACC_Neg|Mux15~1_combout ),
	.datab(!\ACC_Neg|Mux15~0_combout ),
	.datac(!\ACC_Neg|wMul5 [12]),
	.datad(gnd),
	.datae(!\ACC_Neg|wMul4 [12]),
	.dataf(!\ACC_Neg|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Neg|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Neg|Mux3~1 .extended_lut = "off";
defparam \ACC_Neg|Mux3~1 .lut_mask = 64'h040426268C8CAEAE;
defparam \ACC_Neg|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y20_N51
cyclonev_lcell_comb \ACC_Neg|Mux4~0 (
// Equation(s):
// \ACC_Neg|Mux4~0_combout  = ( \ACC_Neg|wMul3 [11] & ( \ACC_Neg|wMul1 [11] & ( (\Controller|rCurState.p_Acc~q  & (((\Controller|Selection_neg [1] & \ACC_Neg|wMul2 [11])) # (\Controller|Selection_neg [0]))) ) ) ) # ( !\ACC_Neg|wMul3 [11] & ( \ACC_Neg|wMul1 
// [11] & ( (\Controller|rCurState.p_Acc~q  & ((!\Controller|Selection_neg [1] & ((\Controller|Selection_neg [0]))) # (\Controller|Selection_neg [1] & (\ACC_Neg|wMul2 [11] & !\Controller|Selection_neg [0])))) ) ) ) # ( \ACC_Neg|wMul3 [11] & ( !\ACC_Neg|wMul1 
// [11] & ( (\Controller|Selection_neg [1] & (\Controller|rCurState.p_Acc~q  & ((\Controller|Selection_neg [0]) # (\ACC_Neg|wMul2 [11])))) ) ) ) # ( !\ACC_Neg|wMul3 [11] & ( !\ACC_Neg|wMul1 [11] & ( (\Controller|Selection_neg [1] & 
// (\Controller|rCurState.p_Acc~q  & (\ACC_Neg|wMul2 [11] & !\Controller|Selection_neg [0]))) ) ) )

	.dataa(!\Controller|Selection_neg [1]),
	.datab(!\Controller|rCurState.p_Acc~q ),
	.datac(!\ACC_Neg|wMul2 [11]),
	.datad(!\Controller|Selection_neg [0]),
	.datae(!\ACC_Neg|wMul3 [11]),
	.dataf(!\ACC_Neg|wMul1 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Neg|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Neg|Mux4~0 .extended_lut = "off";
defparam \ACC_Neg|Mux4~0 .lut_mask = 64'h0100011101220133;
defparam \ACC_Neg|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N51
cyclonev_lcell_comb \ACC_Neg|Mux4~1 (
// Equation(s):
// \ACC_Neg|Mux4~1_combout  = ( \ACC_Neg|Mux4~0_combout  & ( (!\ACC_Neg|Mux15~0_combout  & ((!\ACC_Neg|Mux15~1_combout ) # ((\ACC_Neg|wMul5 [11])))) # (\ACC_Neg|Mux15~0_combout  & (!\ACC_Neg|Mux15~1_combout  & ((\ACC_Neg|wMul4 [11])))) ) ) # ( 
// !\ACC_Neg|Mux4~0_combout  & ( (!\ACC_Neg|Mux15~0_combout  & (\ACC_Neg|Mux15~1_combout  & (\ACC_Neg|wMul5 [11]))) # (\ACC_Neg|Mux15~0_combout  & (!\ACC_Neg|Mux15~1_combout  & ((\ACC_Neg|wMul4 [11])))) ) )

	.dataa(!\ACC_Neg|Mux15~0_combout ),
	.datab(!\ACC_Neg|Mux15~1_combout ),
	.datac(!\ACC_Neg|wMul5 [11]),
	.datad(!\ACC_Neg|wMul4 [11]),
	.datae(gnd),
	.dataf(!\ACC_Neg|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Neg|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Neg|Mux4~1 .extended_lut = "off";
defparam \ACC_Neg|Mux4~1 .lut_mask = 64'h024602468ACE8ACE;
defparam \ACC_Neg|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y20_N45
cyclonev_lcell_comb \ACC_Neg|Mux5~0 (
// Equation(s):
// \ACC_Neg|Mux5~0_combout  = ( \ACC_Neg|wMul3 [10] & ( \ACC_Neg|wMul1 [10] & ( (\Controller|rCurState.p_Acc~q  & (((\Controller|Selection_neg [1] & \ACC_Neg|wMul2 [10])) # (\Controller|Selection_neg [0]))) ) ) ) # ( !\ACC_Neg|wMul3 [10] & ( \ACC_Neg|wMul1 
// [10] & ( (\Controller|rCurState.p_Acc~q  & ((!\Controller|Selection_neg [1] & (\Controller|Selection_neg [0])) # (\Controller|Selection_neg [1] & (!\Controller|Selection_neg [0] & \ACC_Neg|wMul2 [10])))) ) ) ) # ( \ACC_Neg|wMul3 [10] & ( !\ACC_Neg|wMul1 
// [10] & ( (\Controller|Selection_neg [1] & (\Controller|rCurState.p_Acc~q  & ((\ACC_Neg|wMul2 [10]) # (\Controller|Selection_neg [0])))) ) ) ) # ( !\ACC_Neg|wMul3 [10] & ( !\ACC_Neg|wMul1 [10] & ( (\Controller|Selection_neg [1] & 
// (\Controller|rCurState.p_Acc~q  & (!\Controller|Selection_neg [0] & \ACC_Neg|wMul2 [10]))) ) ) )

	.dataa(!\Controller|Selection_neg [1]),
	.datab(!\Controller|rCurState.p_Acc~q ),
	.datac(!\Controller|Selection_neg [0]),
	.datad(!\ACC_Neg|wMul2 [10]),
	.datae(!\ACC_Neg|wMul3 [10]),
	.dataf(!\ACC_Neg|wMul1 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Neg|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Neg|Mux5~0 .extended_lut = "off";
defparam \ACC_Neg|Mux5~0 .lut_mask = 64'h0010011102120313;
defparam \ACC_Neg|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N48
cyclonev_lcell_comb \ACC_Neg|Mux5~1 (
// Equation(s):
// \ACC_Neg|Mux5~1_combout  = ( \ACC_Neg|Mux5~0_combout  & ( (!\ACC_Neg|Mux15~0_combout  & ((!\ACC_Neg|Mux15~1_combout ) # ((\ACC_Neg|wMul5 [10])))) # (\ACC_Neg|Mux15~0_combout  & (!\ACC_Neg|Mux15~1_combout  & (\ACC_Neg|wMul4 [10]))) ) ) # ( 
// !\ACC_Neg|Mux5~0_combout  & ( (!\ACC_Neg|Mux15~0_combout  & (\ACC_Neg|Mux15~1_combout  & ((\ACC_Neg|wMul5 [10])))) # (\ACC_Neg|Mux15~0_combout  & (!\ACC_Neg|Mux15~1_combout  & (\ACC_Neg|wMul4 [10]))) ) )

	.dataa(!\ACC_Neg|Mux15~0_combout ),
	.datab(!\ACC_Neg|Mux15~1_combout ),
	.datac(!\ACC_Neg|wMul4 [10]),
	.datad(!\ACC_Neg|wMul5 [10]),
	.datae(gnd),
	.dataf(!\ACC_Neg|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Neg|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Neg|Mux5~1 .extended_lut = "off";
defparam \ACC_Neg|Mux5~1 .lut_mask = 64'h042604268CAE8CAE;
defparam \ACC_Neg|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y20_N45
cyclonev_lcell_comb \ACC_Neg|Mux7~0 (
// Equation(s):
// \ACC_Neg|Mux7~0_combout  = ( !\Controller|Selection_neg [3] & ( (\Controller|rCurState.p_Acc~q  & (\Controller|Selection_neg [0] & ((!\Controller|Selection_neg [1]) # (!\Controller|Selection_neg [2])))) ) )

	.dataa(!\Controller|Selection_neg [1]),
	.datab(!\Controller|rCurState.p_Acc~q ),
	.datac(!\Controller|Selection_neg [2]),
	.datad(!\Controller|Selection_neg [0]),
	.datae(gnd),
	.dataf(!\Controller|Selection_neg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Neg|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Neg|Mux7~0 .extended_lut = "off";
defparam \ACC_Neg|Mux7~0 .lut_mask = 64'h0032003200000000;
defparam \ACC_Neg|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y20_N27
cyclonev_lcell_comb \ACC_Neg|Mux6~0 (
// Equation(s):
// \ACC_Neg|Mux6~0_combout  = ( \Controller|Selection_neg [2] & ( \ACC_Neg|wMul5 [9] & ( (!\Controller|Selection_neg [3] & (\Controller|rCurState.p_Acc~q  & (\Controller|Selection_neg [0] & !\Controller|Selection_neg [1]))) ) ) )

	.dataa(!\Controller|Selection_neg [3]),
	.datab(!\Controller|rCurState.p_Acc~q ),
	.datac(!\Controller|Selection_neg [0]),
	.datad(!\Controller|Selection_neg [1]),
	.datae(!\Controller|Selection_neg [2]),
	.dataf(!\ACC_Neg|wMul5 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Neg|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Neg|Mux6~0 .extended_lut = "off";
defparam \ACC_Neg|Mux6~0 .lut_mask = 64'h0000000000000200;
defparam \ACC_Neg|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y20_N57
cyclonev_lcell_comb \ACC_Neg|Mux6~3 (
// Equation(s):
// \ACC_Neg|Mux6~3_combout  = ( \Controller|Selection_neg [1] & ( \ACC_Neg|wMul2 [9] & ( (!\Controller|Selection_neg [0] & (!\Controller|Selection_neg [2] & (\Controller|rCurState.p_Acc~q  & !\Controller|Selection_neg [3]))) ) ) )

	.dataa(!\Controller|Selection_neg [0]),
	.datab(!\Controller|Selection_neg [2]),
	.datac(!\Controller|rCurState.p_Acc~q ),
	.datad(!\Controller|Selection_neg [3]),
	.datae(!\Controller|Selection_neg [1]),
	.dataf(!\ACC_Neg|wMul2 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Neg|Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Neg|Mux6~3 .extended_lut = "off";
defparam \ACC_Neg|Mux6~3 .lut_mask = 64'h0000000000000800;
defparam \ACC_Neg|Mux6~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y20_N3
cyclonev_lcell_comb \ACC_Neg|Mux6~2 (
// Equation(s):
// \ACC_Neg|Mux6~2_combout  = ( \Controller|rCurState.p_Acc~q  & ( \ACC_Neg|wMul4 [9] & ( ((\Controller|Selection_neg [2] & ((!\Controller|Selection_neg [0]) # (\Controller|Selection_neg [1])))) # (\Controller|Selection_neg [3]) ) ) )

	.dataa(!\Controller|Selection_neg [3]),
	.datab(!\Controller|Selection_neg [2]),
	.datac(!\Controller|Selection_neg [0]),
	.datad(!\Controller|Selection_neg [1]),
	.datae(!\Controller|rCurState.p_Acc~q ),
	.dataf(!\ACC_Neg|wMul4 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Neg|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Neg|Mux6~2 .extended_lut = "off";
defparam \ACC_Neg|Mux6~2 .lut_mask = 64'h0000000000007577;
defparam \ACC_Neg|Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y20_N18
cyclonev_lcell_comb \ACC_Neg|Mux6~1 (
// Equation(s):
// \ACC_Neg|Mux6~1_combout  = ( \ACC_Neg|wMul1 [9] & ( ((\Controller|rCurState.p_Acc~q  & (!\Controller|Selection_neg [1] $ (!\Controller|Selection_neg [0])))) # (\ACC_Neg|wMul3 [9]) ) ) # ( !\ACC_Neg|wMul1 [9] & ( (\ACC_Neg|wMul3 [9] & 
// ((!\Controller|rCurState.p_Acc~q ) # (!\Controller|Selection_neg [1] $ (\Controller|Selection_neg [0])))) ) )

	.dataa(!\Controller|Selection_neg [1]),
	.datab(!\Controller|Selection_neg [0]),
	.datac(!\ACC_Neg|wMul3 [9]),
	.datad(!\Controller|rCurState.p_Acc~q ),
	.datae(gnd),
	.dataf(!\ACC_Neg|wMul1 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Neg|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Neg|Mux6~1 .extended_lut = "off";
defparam \ACC_Neg|Mux6~1 .lut_mask = 64'h0F090F090F6F0F6F;
defparam \ACC_Neg|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y20_N12
cyclonev_lcell_comb \ACC_Neg|Mux6~4 (
// Equation(s):
// \ACC_Neg|Mux6~4_combout  = ( \ACC_Neg|Mux6~2_combout  & ( \ACC_Neg|Mux6~1_combout  & ( (!\ACC_Neg|Mux15~1_combout ) # (\ACC_Neg|Mux6~0_combout ) ) ) ) # ( !\ACC_Neg|Mux6~2_combout  & ( \ACC_Neg|Mux6~1_combout  & ( ((!\ACC_Neg|Mux15~1_combout  & 
// ((\ACC_Neg|Mux6~3_combout ) # (\ACC_Neg|Mux7~0_combout )))) # (\ACC_Neg|Mux6~0_combout ) ) ) ) # ( \ACC_Neg|Mux6~2_combout  & ( !\ACC_Neg|Mux6~1_combout  & ( (!\ACC_Neg|Mux15~1_combout ) # (\ACC_Neg|Mux6~0_combout ) ) ) ) # ( !\ACC_Neg|Mux6~2_combout  & ( 
// !\ACC_Neg|Mux6~1_combout  & ( ((!\ACC_Neg|Mux15~1_combout  & \ACC_Neg|Mux6~3_combout )) # (\ACC_Neg|Mux6~0_combout ) ) ) )

	.dataa(!\ACC_Neg|Mux15~1_combout ),
	.datab(!\ACC_Neg|Mux7~0_combout ),
	.datac(!\ACC_Neg|Mux6~0_combout ),
	.datad(!\ACC_Neg|Mux6~3_combout ),
	.datae(!\ACC_Neg|Mux6~2_combout ),
	.dataf(!\ACC_Neg|Mux6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Neg|Mux6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Neg|Mux6~4 .extended_lut = "off";
defparam \ACC_Neg|Mux6~4 .lut_mask = 64'h0FAFAFAF2FAFAFAF;
defparam \ACC_Neg|Mux6~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y20_N24
cyclonev_lcell_comb \ACC_Neg|Mux7~1 (
// Equation(s):
// \ACC_Neg|Mux7~1_combout  = ( \Controller|Selection_neg [2] & ( \ACC_Neg|wMul5 [8] & ( (!\Controller|Selection_neg [3] & (\Controller|rCurState.p_Acc~q  & (!\Controller|Selection_neg [1] & \Controller|Selection_neg [0]))) ) ) )

	.dataa(!\Controller|Selection_neg [3]),
	.datab(!\Controller|rCurState.p_Acc~q ),
	.datac(!\Controller|Selection_neg [1]),
	.datad(!\Controller|Selection_neg [0]),
	.datae(!\Controller|Selection_neg [2]),
	.dataf(!\ACC_Neg|wMul5 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Neg|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Neg|Mux7~1 .extended_lut = "off";
defparam \ACC_Neg|Mux7~1 .lut_mask = 64'h0000000000000020;
defparam \ACC_Neg|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y20_N54
cyclonev_lcell_comb \ACC_Neg|Mux7~4 (
// Equation(s):
// \ACC_Neg|Mux7~4_combout  = ( \Controller|Selection_neg [1] & ( \ACC_Neg|wMul2 [8] & ( (!\Controller|Selection_neg [0] & (!\Controller|Selection_neg [2] & (!\Controller|Selection_neg [3] & \Controller|rCurState.p_Acc~q ))) ) ) )

	.dataa(!\Controller|Selection_neg [0]),
	.datab(!\Controller|Selection_neg [2]),
	.datac(!\Controller|Selection_neg [3]),
	.datad(!\Controller|rCurState.p_Acc~q ),
	.datae(!\Controller|Selection_neg [1]),
	.dataf(!\ACC_Neg|wMul2 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Neg|Mux7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Neg|Mux7~4 .extended_lut = "off";
defparam \ACC_Neg|Mux7~4 .lut_mask = 64'h0000000000000080;
defparam \ACC_Neg|Mux7~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y20_N0
cyclonev_lcell_comb \ACC_Neg|Mux7~3 (
// Equation(s):
// \ACC_Neg|Mux7~3_combout  = ( \Controller|rCurState.p_Acc~q  & ( \ACC_Neg|wMul4 [8] & ( ((\Controller|Selection_neg [2] & ((!\Controller|Selection_neg [0]) # (\Controller|Selection_neg [1])))) # (\Controller|Selection_neg [3]) ) ) )

	.dataa(!\Controller|Selection_neg [3]),
	.datab(!\Controller|Selection_neg [2]),
	.datac(!\Controller|Selection_neg [1]),
	.datad(!\Controller|Selection_neg [0]),
	.datae(!\Controller|rCurState.p_Acc~q ),
	.dataf(!\ACC_Neg|wMul4 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Neg|Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Neg|Mux7~3 .extended_lut = "off";
defparam \ACC_Neg|Mux7~3 .lut_mask = 64'h0000000000007757;
defparam \ACC_Neg|Mux7~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y20_N42
cyclonev_lcell_comb \ACC_Neg|Mux7~2 (
// Equation(s):
// \ACC_Neg|Mux7~2_combout  = ( \ACC_Neg|wMul1 [8] & ( ((\Controller|rCurState.p_Acc~q  & (!\Controller|Selection_neg [1] $ (!\Controller|Selection_neg [0])))) # (\ACC_Neg|wMul3 [8]) ) ) # ( !\ACC_Neg|wMul1 [8] & ( (\ACC_Neg|wMul3 [8] & 
// ((!\Controller|rCurState.p_Acc~q ) # (!\Controller|Selection_neg [1] $ (\Controller|Selection_neg [0])))) ) )

	.dataa(!\Controller|Selection_neg [1]),
	.datab(!\Controller|rCurState.p_Acc~q ),
	.datac(!\Controller|Selection_neg [0]),
	.datad(!\ACC_Neg|wMul3 [8]),
	.datae(gnd),
	.dataf(!\ACC_Neg|wMul1 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Neg|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Neg|Mux7~2 .extended_lut = "off";
defparam \ACC_Neg|Mux7~2 .lut_mask = 64'h00ED00ED12FF12FF;
defparam \ACC_Neg|Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y20_N48
cyclonev_lcell_comb \ACC_Neg|Mux7~5 (
// Equation(s):
// \ACC_Neg|Mux7~5_combout  = ( \ACC_Neg|Mux7~3_combout  & ( \ACC_Neg|Mux7~2_combout  & ( (!\ACC_Neg|Mux15~1_combout ) # (\ACC_Neg|Mux7~1_combout ) ) ) ) # ( !\ACC_Neg|Mux7~3_combout  & ( \ACC_Neg|Mux7~2_combout  & ( ((!\ACC_Neg|Mux15~1_combout  & 
// ((\ACC_Neg|Mux7~4_combout ) # (\ACC_Neg|Mux7~0_combout )))) # (\ACC_Neg|Mux7~1_combout ) ) ) ) # ( \ACC_Neg|Mux7~3_combout  & ( !\ACC_Neg|Mux7~2_combout  & ( (!\ACC_Neg|Mux15~1_combout ) # (\ACC_Neg|Mux7~1_combout ) ) ) ) # ( !\ACC_Neg|Mux7~3_combout  & ( 
// !\ACC_Neg|Mux7~2_combout  & ( ((\ACC_Neg|Mux7~4_combout  & !\ACC_Neg|Mux15~1_combout )) # (\ACC_Neg|Mux7~1_combout ) ) ) )

	.dataa(!\ACC_Neg|Mux7~1_combout ),
	.datab(!\ACC_Neg|Mux7~0_combout ),
	.datac(!\ACC_Neg|Mux7~4_combout ),
	.datad(!\ACC_Neg|Mux15~1_combout ),
	.datae(!\ACC_Neg|Mux7~3_combout ),
	.dataf(!\ACC_Neg|Mux7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Neg|Mux7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Neg|Mux7~5 .extended_lut = "off";
defparam \ACC_Neg|Mux7~5 .lut_mask = 64'h5F55FF557F55FF55;
defparam \ACC_Neg|Mux7~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y20_N6
cyclonev_lcell_comb \ACC_Neg|Mux8~0 (
// Equation(s):
// \ACC_Neg|Mux8~0_combout  = ( \ACC_Neg|wMul3 [7] & ( \ACC_Neg|wMul1 [7] & ( (\Controller|rCurState.p_Acc~q  & (((\Controller|Selection_neg [1] & \ACC_Neg|wMul2 [7])) # (\Controller|Selection_neg [0]))) ) ) ) # ( !\ACC_Neg|wMul3 [7] & ( \ACC_Neg|wMul1 [7] & 
// ( (\Controller|rCurState.p_Acc~q  & ((!\Controller|Selection_neg [1] & ((\Controller|Selection_neg [0]))) # (\Controller|Selection_neg [1] & (\ACC_Neg|wMul2 [7] & !\Controller|Selection_neg [0])))) ) ) ) # ( \ACC_Neg|wMul3 [7] & ( !\ACC_Neg|wMul1 [7] & ( 
// (\Controller|Selection_neg [1] & (\Controller|rCurState.p_Acc~q  & ((\Controller|Selection_neg [0]) # (\ACC_Neg|wMul2 [7])))) ) ) ) # ( !\ACC_Neg|wMul3 [7] & ( !\ACC_Neg|wMul1 [7] & ( (\Controller|Selection_neg [1] & (\Controller|rCurState.p_Acc~q  & 
// (\ACC_Neg|wMul2 [7] & !\Controller|Selection_neg [0]))) ) ) )

	.dataa(!\Controller|Selection_neg [1]),
	.datab(!\Controller|rCurState.p_Acc~q ),
	.datac(!\ACC_Neg|wMul2 [7]),
	.datad(!\Controller|Selection_neg [0]),
	.datae(!\ACC_Neg|wMul3 [7]),
	.dataf(!\ACC_Neg|wMul1 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Neg|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Neg|Mux8~0 .extended_lut = "off";
defparam \ACC_Neg|Mux8~0 .lut_mask = 64'h0100011101220133;
defparam \ACC_Neg|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y20_N30
cyclonev_lcell_comb \ACC_Neg|Mux8~1 (
// Equation(s):
// \ACC_Neg|Mux8~1_combout  = ( \ACC_Neg|wMul5 [7] & ( \ACC_Neg|Mux8~0_combout  & ( (!\ACC_Neg|Mux15~0_combout ) # ((\ACC_Neg|wMul4 [7] & !\ACC_Neg|Mux15~1_combout )) ) ) ) # ( !\ACC_Neg|wMul5 [7] & ( \ACC_Neg|Mux8~0_combout  & ( (!\ACC_Neg|Mux15~1_combout  
// & ((!\ACC_Neg|Mux15~0_combout ) # (\ACC_Neg|wMul4 [7]))) ) ) ) # ( \ACC_Neg|wMul5 [7] & ( !\ACC_Neg|Mux8~0_combout  & ( (!\ACC_Neg|Mux15~0_combout  & ((\ACC_Neg|Mux15~1_combout ))) # (\ACC_Neg|Mux15~0_combout  & (\ACC_Neg|wMul4 [7] & 
// !\ACC_Neg|Mux15~1_combout )) ) ) ) # ( !\ACC_Neg|wMul5 [7] & ( !\ACC_Neg|Mux8~0_combout  & ( (\ACC_Neg|Mux15~0_combout  & (\ACC_Neg|wMul4 [7] & !\ACC_Neg|Mux15~1_combout )) ) ) )

	.dataa(gnd),
	.datab(!\ACC_Neg|Mux15~0_combout ),
	.datac(!\ACC_Neg|wMul4 [7]),
	.datad(!\ACC_Neg|Mux15~1_combout ),
	.datae(!\ACC_Neg|wMul5 [7]),
	.dataf(!\ACC_Neg|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Neg|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Neg|Mux8~1 .extended_lut = "off";
defparam \ACC_Neg|Mux8~1 .lut_mask = 64'h030003CCCF00CFCC;
defparam \ACC_Neg|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N30
cyclonev_lcell_comb \ACC_Neg|Mux9~0 (
// Equation(s):
// \ACC_Neg|Mux9~0_combout  = ( \ACC_Neg|wMul1 [6] & ( \ACC_Neg|wMul3 [6] & ( (\Controller|rCurState.p_Acc~q  & (((\Controller|Selection_neg [1] & \ACC_Neg|wMul2 [6])) # (\Controller|Selection_neg [0]))) ) ) ) # ( !\ACC_Neg|wMul1 [6] & ( \ACC_Neg|wMul3 [6] & 
// ( (\Controller|Selection_neg [1] & (\Controller|rCurState.p_Acc~q  & ((\ACC_Neg|wMul2 [6]) # (\Controller|Selection_neg [0])))) ) ) ) # ( \ACC_Neg|wMul1 [6] & ( !\ACC_Neg|wMul3 [6] & ( (\Controller|rCurState.p_Acc~q  & ((!\Controller|Selection_neg [1] & 
// (\Controller|Selection_neg [0])) # (\Controller|Selection_neg [1] & (!\Controller|Selection_neg [0] & \ACC_Neg|wMul2 [6])))) ) ) ) # ( !\ACC_Neg|wMul1 [6] & ( !\ACC_Neg|wMul3 [6] & ( (\Controller|Selection_neg [1] & (!\Controller|Selection_neg [0] & 
// (\Controller|rCurState.p_Acc~q  & \ACC_Neg|wMul2 [6]))) ) ) )

	.dataa(!\Controller|Selection_neg [1]),
	.datab(!\Controller|Selection_neg [0]),
	.datac(!\Controller|rCurState.p_Acc~q ),
	.datad(!\ACC_Neg|wMul2 [6]),
	.datae(!\ACC_Neg|wMul1 [6]),
	.dataf(!\ACC_Neg|wMul3 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Neg|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Neg|Mux9~0 .extended_lut = "off";
defparam \ACC_Neg|Mux9~0 .lut_mask = 64'h0004020601050307;
defparam \ACC_Neg|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N54
cyclonev_lcell_comb \ACC_Neg|Mux9~1 (
// Equation(s):
// \ACC_Neg|Mux9~1_combout  = ( \ACC_Neg|Mux9~0_combout  & ( (!\ACC_Neg|Mux15~0_combout  & ((!\ACC_Neg|Mux15~1_combout ) # ((\ACC_Neg|wMul5 [6])))) # (\ACC_Neg|Mux15~0_combout  & (!\ACC_Neg|Mux15~1_combout  & (\ACC_Neg|wMul4 [6]))) ) ) # ( 
// !\ACC_Neg|Mux9~0_combout  & ( (!\ACC_Neg|Mux15~0_combout  & (\ACC_Neg|Mux15~1_combout  & ((\ACC_Neg|wMul5 [6])))) # (\ACC_Neg|Mux15~0_combout  & (!\ACC_Neg|Mux15~1_combout  & (\ACC_Neg|wMul4 [6]))) ) )

	.dataa(!\ACC_Neg|Mux15~0_combout ),
	.datab(!\ACC_Neg|Mux15~1_combout ),
	.datac(!\ACC_Neg|wMul4 [6]),
	.datad(!\ACC_Neg|wMul5 [6]),
	.datae(gnd),
	.dataf(!\ACC_Neg|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Neg|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Neg|Mux9~1 .extended_lut = "off";
defparam \ACC_Neg|Mux9~1 .lut_mask = 64'h042604268CAE8CAE;
defparam \ACC_Neg|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N24
cyclonev_lcell_comb \ACC_Neg|Mux10~0 (
// Equation(s):
// \ACC_Neg|Mux10~0_combout  = ( \ACC_Neg|wMul3 [5] & ( \ACC_Neg|wMul1 [5] & ( (\Controller|rCurState.p_Acc~q  & (((\Controller|Selection_neg [1] & \ACC_Neg|wMul2 [5])) # (\Controller|Selection_neg [0]))) ) ) ) # ( !\ACC_Neg|wMul3 [5] & ( \ACC_Neg|wMul1 [5] 
// & ( (\Controller|rCurState.p_Acc~q  & ((!\Controller|Selection_neg [1] & (\Controller|Selection_neg [0])) # (\Controller|Selection_neg [1] & (!\Controller|Selection_neg [0] & \ACC_Neg|wMul2 [5])))) ) ) ) # ( \ACC_Neg|wMul3 [5] & ( !\ACC_Neg|wMul1 [5] & ( 
// (\Controller|Selection_neg [1] & (\Controller|rCurState.p_Acc~q  & ((\ACC_Neg|wMul2 [5]) # (\Controller|Selection_neg [0])))) ) ) ) # ( !\ACC_Neg|wMul3 [5] & ( !\ACC_Neg|wMul1 [5] & ( (\Controller|Selection_neg [1] & (!\Controller|Selection_neg [0] & 
// (\Controller|rCurState.p_Acc~q  & \ACC_Neg|wMul2 [5]))) ) ) )

	.dataa(!\Controller|Selection_neg [1]),
	.datab(!\Controller|Selection_neg [0]),
	.datac(!\Controller|rCurState.p_Acc~q ),
	.datad(!\ACC_Neg|wMul2 [5]),
	.datae(!\ACC_Neg|wMul3 [5]),
	.dataf(!\ACC_Neg|wMul1 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Neg|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Neg|Mux10~0 .extended_lut = "off";
defparam \ACC_Neg|Mux10~0 .lut_mask = 64'h0004010502060307;
defparam \ACC_Neg|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N39
cyclonev_lcell_comb \ACC_Neg|Mux10~1 (
// Equation(s):
// \ACC_Neg|Mux10~1_combout  = ( \ACC_Neg|Mux10~0_combout  & ( (!\ACC_Neg|Mux15~0_combout  & ((!\ACC_Neg|Mux15~1_combout ) # ((\ACC_Neg|wMul5 [5])))) # (\ACC_Neg|Mux15~0_combout  & (!\ACC_Neg|Mux15~1_combout  & (\ACC_Neg|wMul4 [5]))) ) ) # ( 
// !\ACC_Neg|Mux10~0_combout  & ( (!\ACC_Neg|Mux15~0_combout  & (\ACC_Neg|Mux15~1_combout  & ((\ACC_Neg|wMul5 [5])))) # (\ACC_Neg|Mux15~0_combout  & (!\ACC_Neg|Mux15~1_combout  & (\ACC_Neg|wMul4 [5]))) ) )

	.dataa(!\ACC_Neg|Mux15~0_combout ),
	.datab(!\ACC_Neg|Mux15~1_combout ),
	.datac(!\ACC_Neg|wMul4 [5]),
	.datad(!\ACC_Neg|wMul5 [5]),
	.datae(gnd),
	.dataf(!\ACC_Neg|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Neg|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Neg|Mux10~1 .extended_lut = "off";
defparam \ACC_Neg|Mux10~1 .lut_mask = 64'h042604268CAE8CAE;
defparam \ACC_Neg|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N12
cyclonev_lcell_comb \ACC_Neg|Mux11~0 (
// Equation(s):
// \ACC_Neg|Mux11~0_combout  = ( \ACC_Neg|wMul2 [4] & ( \ACC_Neg|wMul1 [4] & ( (\Controller|rCurState.p_Acc~q  & ((!\Controller|Selection_neg [0] & (\Controller|Selection_neg [1])) # (\Controller|Selection_neg [0] & ((!\Controller|Selection_neg [1]) # 
// (\ACC_Neg|wMul3 [4]))))) ) ) ) # ( !\ACC_Neg|wMul2 [4] & ( \ACC_Neg|wMul1 [4] & ( (\Controller|rCurState.p_Acc~q  & (\Controller|Selection_neg [0] & ((!\Controller|Selection_neg [1]) # (\ACC_Neg|wMul3 [4])))) ) ) ) # ( \ACC_Neg|wMul2 [4] & ( 
// !\ACC_Neg|wMul1 [4] & ( (\Controller|rCurState.p_Acc~q  & (\Controller|Selection_neg [1] & ((!\Controller|Selection_neg [0]) # (\ACC_Neg|wMul3 [4])))) ) ) ) # ( !\ACC_Neg|wMul2 [4] & ( !\ACC_Neg|wMul1 [4] & ( (\Controller|rCurState.p_Acc~q  & 
// (\Controller|Selection_neg [0] & (\Controller|Selection_neg [1] & \ACC_Neg|wMul3 [4]))) ) ) )

	.dataa(!\Controller|rCurState.p_Acc~q ),
	.datab(!\Controller|Selection_neg [0]),
	.datac(!\Controller|Selection_neg [1]),
	.datad(!\ACC_Neg|wMul3 [4]),
	.datae(!\ACC_Neg|wMul2 [4]),
	.dataf(!\ACC_Neg|wMul1 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Neg|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Neg|Mux11~0 .extended_lut = "off";
defparam \ACC_Neg|Mux11~0 .lut_mask = 64'h0001040510111415;
defparam \ACC_Neg|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N3
cyclonev_lcell_comb \ACC_Neg|Mux11~1 (
// Equation(s):
// \ACC_Neg|Mux11~1_combout  = ( \ACC_Neg|Mux11~0_combout  & ( (!\ACC_Neg|Mux15~0_combout  & ((!\ACC_Neg|Mux15~1_combout ) # ((\ACC_Neg|wMul5 [4])))) # (\ACC_Neg|Mux15~0_combout  & (!\ACC_Neg|Mux15~1_combout  & (\ACC_Neg|wMul4 [4]))) ) ) # ( 
// !\ACC_Neg|Mux11~0_combout  & ( (!\ACC_Neg|Mux15~0_combout  & (\ACC_Neg|Mux15~1_combout  & ((\ACC_Neg|wMul5 [4])))) # (\ACC_Neg|Mux15~0_combout  & (!\ACC_Neg|Mux15~1_combout  & (\ACC_Neg|wMul4 [4]))) ) )

	.dataa(!\ACC_Neg|Mux15~0_combout ),
	.datab(!\ACC_Neg|Mux15~1_combout ),
	.datac(!\ACC_Neg|wMul4 [4]),
	.datad(!\ACC_Neg|wMul5 [4]),
	.datae(gnd),
	.dataf(!\ACC_Neg|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Neg|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Neg|Mux11~1 .extended_lut = "off";
defparam \ACC_Neg|Mux11~1 .lut_mask = 64'h042604268CAE8CAE;
defparam \ACC_Neg|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N48
cyclonev_lcell_comb \ACC_Neg|Mux12~0 (
// Equation(s):
// \ACC_Neg|Mux12~0_combout  = ( \ACC_Neg|wMul3 [3] & ( \ACC_Neg|wMul1 [3] & ( (\Controller|rCurState.p_Acc~q  & (((\Controller|Selection_neg [1] & \ACC_Neg|wMul2 [3])) # (\Controller|Selection_neg [0]))) ) ) ) # ( !\ACC_Neg|wMul3 [3] & ( \ACC_Neg|wMul1 [3] 
// & ( (\Controller|rCurState.p_Acc~q  & ((!\Controller|Selection_neg [1] & (\Controller|Selection_neg [0])) # (\Controller|Selection_neg [1] & (!\Controller|Selection_neg [0] & \ACC_Neg|wMul2 [3])))) ) ) ) # ( \ACC_Neg|wMul3 [3] & ( !\ACC_Neg|wMul1 [3] & ( 
// (\Controller|Selection_neg [1] & (\Controller|rCurState.p_Acc~q  & ((\ACC_Neg|wMul2 [3]) # (\Controller|Selection_neg [0])))) ) ) ) # ( !\ACC_Neg|wMul3 [3] & ( !\ACC_Neg|wMul1 [3] & ( (\Controller|Selection_neg [1] & (!\Controller|Selection_neg [0] & 
// (\Controller|rCurState.p_Acc~q  & \ACC_Neg|wMul2 [3]))) ) ) )

	.dataa(!\Controller|Selection_neg [1]),
	.datab(!\Controller|Selection_neg [0]),
	.datac(!\Controller|rCurState.p_Acc~q ),
	.datad(!\ACC_Neg|wMul2 [3]),
	.datae(!\ACC_Neg|wMul3 [3]),
	.dataf(!\ACC_Neg|wMul1 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Neg|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Neg|Mux12~0 .extended_lut = "off";
defparam \ACC_Neg|Mux12~0 .lut_mask = 64'h0004010502060307;
defparam \ACC_Neg|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N54
cyclonev_lcell_comb \ACC_Neg|Mux12~1 (
// Equation(s):
// \ACC_Neg|Mux12~1_combout  = ( \ACC_Neg|Mux12~0_combout  & ( (!\ACC_Neg|Mux15~0_combout  & ((!\ACC_Neg|Mux15~1_combout ) # ((\ACC_Neg|wMul5 [3])))) # (\ACC_Neg|Mux15~0_combout  & (!\ACC_Neg|Mux15~1_combout  & ((\ACC_Neg|wMul4 [3])))) ) ) # ( 
// !\ACC_Neg|Mux12~0_combout  & ( (!\ACC_Neg|Mux15~0_combout  & (\ACC_Neg|Mux15~1_combout  & (\ACC_Neg|wMul5 [3]))) # (\ACC_Neg|Mux15~0_combout  & (!\ACC_Neg|Mux15~1_combout  & ((\ACC_Neg|wMul4 [3])))) ) )

	.dataa(!\ACC_Neg|Mux15~0_combout ),
	.datab(!\ACC_Neg|Mux15~1_combout ),
	.datac(!\ACC_Neg|wMul5 [3]),
	.datad(!\ACC_Neg|wMul4 [3]),
	.datae(gnd),
	.dataf(!\ACC_Neg|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Neg|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Neg|Mux12~1 .extended_lut = "off";
defparam \ACC_Neg|Mux12~1 .lut_mask = 64'h024602468ACE8ACE;
defparam \ACC_Neg|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N6
cyclonev_lcell_comb \ACC_Neg|Mux13~0 (
// Equation(s):
// \ACC_Neg|Mux13~0_combout  = ( \ACC_Neg|wMul3 [2] & ( \ACC_Neg|wMul1 [2] & ( (\Controller|rCurState.p_Acc~q  & (((\Controller|Selection_neg [1] & \ACC_Neg|wMul2 [2])) # (\Controller|Selection_neg [0]))) ) ) ) # ( !\ACC_Neg|wMul3 [2] & ( \ACC_Neg|wMul1 [2] 
// & ( (\Controller|rCurState.p_Acc~q  & ((!\Controller|Selection_neg [1] & ((\Controller|Selection_neg [0]))) # (\Controller|Selection_neg [1] & (\ACC_Neg|wMul2 [2] & !\Controller|Selection_neg [0])))) ) ) ) # ( \ACC_Neg|wMul3 [2] & ( !\ACC_Neg|wMul1 [2] & 
// ( (\Controller|rCurState.p_Acc~q  & (\Controller|Selection_neg [1] & ((\Controller|Selection_neg [0]) # (\ACC_Neg|wMul2 [2])))) ) ) ) # ( !\ACC_Neg|wMul3 [2] & ( !\ACC_Neg|wMul1 [2] & ( (\Controller|rCurState.p_Acc~q  & (\Controller|Selection_neg [1] & 
// (\ACC_Neg|wMul2 [2] & !\Controller|Selection_neg [0]))) ) ) )

	.dataa(!\Controller|rCurState.p_Acc~q ),
	.datab(!\Controller|Selection_neg [1]),
	.datac(!\ACC_Neg|wMul2 [2]),
	.datad(!\Controller|Selection_neg [0]),
	.datae(!\ACC_Neg|wMul3 [2]),
	.dataf(!\ACC_Neg|wMul1 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Neg|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Neg|Mux13~0 .extended_lut = "off";
defparam \ACC_Neg|Mux13~0 .lut_mask = 64'h0100011101440155;
defparam \ACC_Neg|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N57
cyclonev_lcell_comb \ACC_Neg|Mux13~1 (
// Equation(s):
// \ACC_Neg|Mux13~1_combout  = ( \ACC_Neg|Mux13~0_combout  & ( (!\ACC_Neg|Mux15~0_combout  & ((!\ACC_Neg|Mux15~1_combout ) # ((\ACC_Neg|wMul5 [2])))) # (\ACC_Neg|Mux15~0_combout  & (!\ACC_Neg|Mux15~1_combout  & (\ACC_Neg|wMul4 [2]))) ) ) # ( 
// !\ACC_Neg|Mux13~0_combout  & ( (!\ACC_Neg|Mux15~0_combout  & (\ACC_Neg|Mux15~1_combout  & ((\ACC_Neg|wMul5 [2])))) # (\ACC_Neg|Mux15~0_combout  & (!\ACC_Neg|Mux15~1_combout  & (\ACC_Neg|wMul4 [2]))) ) )

	.dataa(!\ACC_Neg|Mux15~0_combout ),
	.datab(!\ACC_Neg|Mux15~1_combout ),
	.datac(!\ACC_Neg|wMul4 [2]),
	.datad(!\ACC_Neg|wMul5 [2]),
	.datae(gnd),
	.dataf(!\ACC_Neg|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Neg|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Neg|Mux13~1 .extended_lut = "off";
defparam \ACC_Neg|Mux13~1 .lut_mask = 64'h042604268CAE8CAE;
defparam \ACC_Neg|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N42
cyclonev_lcell_comb \ACC_Neg|Mux14~0 (
// Equation(s):
// \ACC_Neg|Mux14~0_combout  = ( \ACC_Neg|wMul3 [1] & ( \ACC_Neg|wMul1 [1] & ( (\Controller|rCurState.p_Acc~q  & (((\Controller|Selection_neg [1] & \ACC_Neg|wMul2 [1])) # (\Controller|Selection_neg [0]))) ) ) ) # ( !\ACC_Neg|wMul3 [1] & ( \ACC_Neg|wMul1 [1] 
// & ( (\Controller|rCurState.p_Acc~q  & ((!\Controller|Selection_neg [1] & (\Controller|Selection_neg [0])) # (\Controller|Selection_neg [1] & (!\Controller|Selection_neg [0] & \ACC_Neg|wMul2 [1])))) ) ) ) # ( \ACC_Neg|wMul3 [1] & ( !\ACC_Neg|wMul1 [1] & ( 
// (\Controller|Selection_neg [1] & (\Controller|rCurState.p_Acc~q  & ((\ACC_Neg|wMul2 [1]) # (\Controller|Selection_neg [0])))) ) ) ) # ( !\ACC_Neg|wMul3 [1] & ( !\ACC_Neg|wMul1 [1] & ( (\Controller|Selection_neg [1] & (!\Controller|Selection_neg [0] & 
// (\Controller|rCurState.p_Acc~q  & \ACC_Neg|wMul2 [1]))) ) ) )

	.dataa(!\Controller|Selection_neg [1]),
	.datab(!\Controller|Selection_neg [0]),
	.datac(!\Controller|rCurState.p_Acc~q ),
	.datad(!\ACC_Neg|wMul2 [1]),
	.datae(!\ACC_Neg|wMul3 [1]),
	.dataf(!\ACC_Neg|wMul1 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Neg|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Neg|Mux14~0 .extended_lut = "off";
defparam \ACC_Neg|Mux14~0 .lut_mask = 64'h0004010502060307;
defparam \ACC_Neg|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N36
cyclonev_lcell_comb \ACC_Neg|Mux14~1 (
// Equation(s):
// \ACC_Neg|Mux14~1_combout  = ( \ACC_Neg|Mux14~0_combout  & ( (!\ACC_Neg|Mux15~0_combout  & ((!\ACC_Neg|Mux15~1_combout ) # ((\ACC_Neg|wMul5 [1])))) # (\ACC_Neg|Mux15~0_combout  & (!\ACC_Neg|Mux15~1_combout  & ((\ACC_Neg|wMul4 [1])))) ) ) # ( 
// !\ACC_Neg|Mux14~0_combout  & ( (!\ACC_Neg|Mux15~0_combout  & (\ACC_Neg|Mux15~1_combout  & (\ACC_Neg|wMul5 [1]))) # (\ACC_Neg|Mux15~0_combout  & (!\ACC_Neg|Mux15~1_combout  & ((\ACC_Neg|wMul4 [1])))) ) )

	.dataa(!\ACC_Neg|Mux15~0_combout ),
	.datab(!\ACC_Neg|Mux15~1_combout ),
	.datac(!\ACC_Neg|wMul5 [1]),
	.datad(!\ACC_Neg|wMul4 [1]),
	.datae(gnd),
	.dataf(!\ACC_Neg|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Neg|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Neg|Mux14~1 .extended_lut = "off";
defparam \ACC_Neg|Mux14~1 .lut_mask = 64'h024602468ACE8ACE;
defparam \ACC_Neg|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N18
cyclonev_lcell_comb \ACC_Neg|Mux15~2 (
// Equation(s):
// \ACC_Neg|Mux15~2_combout  = ( \ACC_Neg|wMul1 [0] & ( \ACC_Neg|wMul2 [0] & ( (\Controller|rCurState.p_Acc~q  & ((!\Controller|Selection_neg [1] & ((\Controller|Selection_neg [0]))) # (\Controller|Selection_neg [1] & ((!\Controller|Selection_neg [0]) # 
// (\ACC_Neg|wMul3 [0]))))) ) ) ) # ( !\ACC_Neg|wMul1 [0] & ( \ACC_Neg|wMul2 [0] & ( (\Controller|rCurState.p_Acc~q  & (\Controller|Selection_neg [1] & ((!\Controller|Selection_neg [0]) # (\ACC_Neg|wMul3 [0])))) ) ) ) # ( \ACC_Neg|wMul1 [0] & ( 
// !\ACC_Neg|wMul2 [0] & ( (\Controller|rCurState.p_Acc~q  & (\Controller|Selection_neg [0] & ((!\Controller|Selection_neg [1]) # (\ACC_Neg|wMul3 [0])))) ) ) ) # ( !\ACC_Neg|wMul1 [0] & ( !\ACC_Neg|wMul2 [0] & ( (\Controller|rCurState.p_Acc~q  & 
// (\Controller|Selection_neg [1] & (\ACC_Neg|wMul3 [0] & \Controller|Selection_neg [0]))) ) ) )

	.dataa(!\Controller|rCurState.p_Acc~q ),
	.datab(!\Controller|Selection_neg [1]),
	.datac(!\ACC_Neg|wMul3 [0]),
	.datad(!\Controller|Selection_neg [0]),
	.datae(!\ACC_Neg|wMul1 [0]),
	.dataf(!\ACC_Neg|wMul2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Neg|Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Neg|Mux15~2 .extended_lut = "off";
defparam \ACC_Neg|Mux15~2 .lut_mask = 64'h0001004511011145;
defparam \ACC_Neg|Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N0
cyclonev_lcell_comb \ACC_Neg|Mux15~3 (
// Equation(s):
// \ACC_Neg|Mux15~3_combout  = ( \ACC_Neg|Mux15~2_combout  & ( (!\ACC_Neg|Mux15~0_combout  & ((!\ACC_Neg|Mux15~1_combout ) # ((\ACC_Neg|wMul5 [0])))) # (\ACC_Neg|Mux15~0_combout  & (!\ACC_Neg|Mux15~1_combout  & (\ACC_Neg|wMul4 [0]))) ) ) # ( 
// !\ACC_Neg|Mux15~2_combout  & ( (!\ACC_Neg|Mux15~0_combout  & (\ACC_Neg|Mux15~1_combout  & ((\ACC_Neg|wMul5 [0])))) # (\ACC_Neg|Mux15~0_combout  & (!\ACC_Neg|Mux15~1_combout  & (\ACC_Neg|wMul4 [0]))) ) )

	.dataa(!\ACC_Neg|Mux15~0_combout ),
	.datab(!\ACC_Neg|Mux15~1_combout ),
	.datac(!\ACC_Neg|wMul4 [0]),
	.datad(!\ACC_Neg|wMul5 [0]),
	.datae(gnd),
	.dataf(!\ACC_Neg|Mux15~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Neg|Mux15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Neg|Mux15~3 .extended_lut = "off";
defparam \ACC_Neg|Mux15~3 .lut_mask = 64'h042604268CAE8CAE;
defparam \ACC_Neg|Mux15~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N0
cyclonev_lcell_comb \ACC_Neg|Add0~5 (
// Equation(s):
// \ACC_Neg|Add0~5_sumout  = SUM(( \ACC_Neg|Mux15~3_combout  ) + ( (!\ACC_Neg|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Neg|rAccOut [0])) ) + ( !VCC ))
// \ACC_Neg|Add0~6  = CARRY(( \ACC_Neg|Mux15~3_combout  ) + ( (!\ACC_Neg|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Neg|rAccOut [0])) ) + ( !VCC ))

	.dataa(!\ACC_Neg|Equal0~0_combout ),
	.datab(!\iRsn~input_o ),
	.datac(!\ACC_Neg|rAccOut [0]),
	.datad(!\ACC_Neg|Mux15~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\ACC_Neg|Add0~5_sumout ),
	.cout(\ACC_Neg|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \ACC_Neg|Add0~5 .extended_lut = "off";
defparam \ACC_Neg|Add0~5 .lut_mask = 64'h0000FDFD000000FF;
defparam \ACC_Neg|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N24
cyclonev_lcell_comb \Controller|rEnAddDelay~0 (
// Equation(s):
// \Controller|rEnAddDelay~0_combout  = ( \Controller|rCurState.p_Acc~q  & ( \iRsn~input_o  ) )

	.dataa(!\iRsn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controller|rCurState.p_Acc~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|rEnAddDelay~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|rEnAddDelay~0 .extended_lut = "off";
defparam \Controller|rEnAddDelay~0 .lut_mask = 64'h0000000055555555;
defparam \Controller|rEnAddDelay~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y18_N26
dffeas \Controller|rEnAccDelay (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Controller|rEnAddDelay~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|rEnAccDelay~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|rEnAccDelay .is_wysiwyg = "true";
defparam \Controller|rEnAccDelay .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N27
cyclonev_lcell_comb \ACC_Pos|rAccOut[13]~0 (
// Equation(s):
// \ACC_Pos|rAccOut[13]~0_combout  = ( \Controller|rEnAccDelay~q  & ( !\iRsn~input_o  ) ) # ( !\Controller|rEnAccDelay~q  )

	.dataa(!\iRsn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controller|rEnAccDelay~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Pos|rAccOut[13]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|rAccOut[13]~0 .extended_lut = "off";
defparam \ACC_Pos|rAccOut[13]~0 .lut_mask = 64'hFFFFFFFFAAAAAAAA;
defparam \ACC_Pos|rAccOut[13]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N45
cyclonev_lcell_comb \ACC_Pos|rAccOut[13]~1 (
// Equation(s):
// \ACC_Pos|rAccOut[13]~1_combout  = ( \Controller|rEnAccDelay~q  ) # ( !\Controller|rEnAccDelay~q  & ( !\iRsn~input_o  ) )

	.dataa(!\iRsn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controller|rEnAccDelay~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Pos|rAccOut[13]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|rAccOut[13]~1 .extended_lut = "off";
defparam \ACC_Pos|rAccOut[13]~1 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \ACC_Pos|rAccOut[13]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y20_N2
dffeas \ACC_Neg|rAccOut[0] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\ACC_Neg|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ACC_Pos|rAccOut[13]~0_combout ),
	.sload(gnd),
	.ena(\ACC_Pos|rAccOut[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACC_Neg|rAccOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC_Neg|rAccOut[0] .is_wysiwyg = "true";
defparam \ACC_Neg|rAccOut[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N3
cyclonev_lcell_comb \ACC_Neg|Add0~9 (
// Equation(s):
// \ACC_Neg|Add0~9_sumout  = SUM(( \ACC_Neg|Mux14~1_combout  ) + ( (!\ACC_Neg|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Neg|rAccOut [1])) ) + ( \ACC_Neg|Add0~6  ))
// \ACC_Neg|Add0~10  = CARRY(( \ACC_Neg|Mux14~1_combout  ) + ( (!\ACC_Neg|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Neg|rAccOut [1])) ) + ( \ACC_Neg|Add0~6  ))

	.dataa(!\ACC_Neg|Equal0~0_combout ),
	.datab(!\iRsn~input_o ),
	.datac(!\ACC_Neg|rAccOut [1]),
	.datad(!\ACC_Neg|Mux14~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ACC_Neg|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ACC_Neg|Add0~9_sumout ),
	.cout(\ACC_Neg|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \ACC_Neg|Add0~9 .extended_lut = "off";
defparam \ACC_Neg|Add0~9 .lut_mask = 64'h0000FDFD000000FF;
defparam \ACC_Neg|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y20_N5
dffeas \ACC_Neg|rAccOut[1] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\ACC_Neg|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ACC_Pos|rAccOut[13]~0_combout ),
	.sload(gnd),
	.ena(\ACC_Pos|rAccOut[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACC_Neg|rAccOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC_Neg|rAccOut[1] .is_wysiwyg = "true";
defparam \ACC_Neg|rAccOut[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N6
cyclonev_lcell_comb \ACC_Neg|Add0~13 (
// Equation(s):
// \ACC_Neg|Add0~13_sumout  = SUM(( \ACC_Neg|Mux13~1_combout  ) + ( (!\ACC_Neg|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Neg|rAccOut [2])) ) + ( \ACC_Neg|Add0~10  ))
// \ACC_Neg|Add0~14  = CARRY(( \ACC_Neg|Mux13~1_combout  ) + ( (!\ACC_Neg|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Neg|rAccOut [2])) ) + ( \ACC_Neg|Add0~10  ))

	.dataa(!\ACC_Neg|Equal0~0_combout ),
	.datab(!\iRsn~input_o ),
	.datac(gnd),
	.datad(!\ACC_Neg|Mux13~1_combout ),
	.datae(gnd),
	.dataf(!\ACC_Neg|rAccOut [2]),
	.datag(gnd),
	.cin(\ACC_Neg|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ACC_Neg|Add0~13_sumout ),
	.cout(\ACC_Neg|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \ACC_Neg|Add0~13 .extended_lut = "off";
defparam \ACC_Neg|Add0~13 .lut_mask = 64'h0000FFDD000000FF;
defparam \ACC_Neg|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y20_N8
dffeas \ACC_Neg|rAccOut[2] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\ACC_Neg|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ACC_Pos|rAccOut[13]~0_combout ),
	.sload(gnd),
	.ena(\ACC_Pos|rAccOut[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACC_Neg|rAccOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC_Neg|rAccOut[2] .is_wysiwyg = "true";
defparam \ACC_Neg|rAccOut[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N9
cyclonev_lcell_comb \ACC_Neg|Add0~17 (
// Equation(s):
// \ACC_Neg|Add0~17_sumout  = SUM(( \ACC_Neg|Mux12~1_combout  ) + ( (!\ACC_Neg|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Neg|rAccOut [3])) ) + ( \ACC_Neg|Add0~14  ))
// \ACC_Neg|Add0~18  = CARRY(( \ACC_Neg|Mux12~1_combout  ) + ( (!\ACC_Neg|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Neg|rAccOut [3])) ) + ( \ACC_Neg|Add0~14  ))

	.dataa(!\ACC_Neg|Equal0~0_combout ),
	.datab(!\iRsn~input_o ),
	.datac(!\ACC_Neg|rAccOut [3]),
	.datad(!\ACC_Neg|Mux12~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ACC_Neg|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ACC_Neg|Add0~17_sumout ),
	.cout(\ACC_Neg|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \ACC_Neg|Add0~17 .extended_lut = "off";
defparam \ACC_Neg|Add0~17 .lut_mask = 64'h0000FDFD000000FF;
defparam \ACC_Neg|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y20_N11
dffeas \ACC_Neg|rAccOut[3] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\ACC_Neg|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ACC_Pos|rAccOut[13]~0_combout ),
	.sload(gnd),
	.ena(\ACC_Pos|rAccOut[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACC_Neg|rAccOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC_Neg|rAccOut[3] .is_wysiwyg = "true";
defparam \ACC_Neg|rAccOut[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N12
cyclonev_lcell_comb \ACC_Neg|Add0~21 (
// Equation(s):
// \ACC_Neg|Add0~21_sumout  = SUM(( \ACC_Neg|Mux11~1_combout  ) + ( (!\ACC_Neg|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Neg|rAccOut [4])) ) + ( \ACC_Neg|Add0~18  ))
// \ACC_Neg|Add0~22  = CARRY(( \ACC_Neg|Mux11~1_combout  ) + ( (!\ACC_Neg|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Neg|rAccOut [4])) ) + ( \ACC_Neg|Add0~18  ))

	.dataa(!\ACC_Neg|Equal0~0_combout ),
	.datab(!\iRsn~input_o ),
	.datac(gnd),
	.datad(!\ACC_Neg|Mux11~1_combout ),
	.datae(gnd),
	.dataf(!\ACC_Neg|rAccOut [4]),
	.datag(gnd),
	.cin(\ACC_Neg|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ACC_Neg|Add0~21_sumout ),
	.cout(\ACC_Neg|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \ACC_Neg|Add0~21 .extended_lut = "off";
defparam \ACC_Neg|Add0~21 .lut_mask = 64'h0000FFDD000000FF;
defparam \ACC_Neg|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y20_N14
dffeas \ACC_Neg|rAccOut[4] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\ACC_Neg|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ACC_Pos|rAccOut[13]~0_combout ),
	.sload(gnd),
	.ena(\ACC_Pos|rAccOut[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACC_Neg|rAccOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC_Neg|rAccOut[4] .is_wysiwyg = "true";
defparam \ACC_Neg|rAccOut[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N15
cyclonev_lcell_comb \ACC_Neg|Add0~25 (
// Equation(s):
// \ACC_Neg|Add0~25_sumout  = SUM(( \ACC_Neg|Mux10~1_combout  ) + ( (!\ACC_Neg|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Neg|rAccOut [5])) ) + ( \ACC_Neg|Add0~22  ))
// \ACC_Neg|Add0~26  = CARRY(( \ACC_Neg|Mux10~1_combout  ) + ( (!\ACC_Neg|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Neg|rAccOut [5])) ) + ( \ACC_Neg|Add0~22  ))

	.dataa(!\ACC_Neg|Equal0~0_combout ),
	.datab(!\iRsn~input_o ),
	.datac(!\ACC_Neg|rAccOut [5]),
	.datad(!\ACC_Neg|Mux10~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ACC_Neg|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ACC_Neg|Add0~25_sumout ),
	.cout(\ACC_Neg|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \ACC_Neg|Add0~25 .extended_lut = "off";
defparam \ACC_Neg|Add0~25 .lut_mask = 64'h0000FDFD000000FF;
defparam \ACC_Neg|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y20_N17
dffeas \ACC_Neg|rAccOut[5] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\ACC_Neg|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ACC_Pos|rAccOut[13]~0_combout ),
	.sload(gnd),
	.ena(\ACC_Pos|rAccOut[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACC_Neg|rAccOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC_Neg|rAccOut[5] .is_wysiwyg = "true";
defparam \ACC_Neg|rAccOut[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N18
cyclonev_lcell_comb \ACC_Neg|Add0~29 (
// Equation(s):
// \ACC_Neg|Add0~29_sumout  = SUM(( \ACC_Neg|Mux9~1_combout  ) + ( (!\ACC_Neg|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Neg|rAccOut [6])) ) + ( \ACC_Neg|Add0~26  ))
// \ACC_Neg|Add0~30  = CARRY(( \ACC_Neg|Mux9~1_combout  ) + ( (!\ACC_Neg|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Neg|rAccOut [6])) ) + ( \ACC_Neg|Add0~26  ))

	.dataa(!\ACC_Neg|Equal0~0_combout ),
	.datab(!\iRsn~input_o ),
	.datac(!\ACC_Neg|rAccOut [6]),
	.datad(!\ACC_Neg|Mux9~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ACC_Neg|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ACC_Neg|Add0~29_sumout ),
	.cout(\ACC_Neg|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \ACC_Neg|Add0~29 .extended_lut = "off";
defparam \ACC_Neg|Add0~29 .lut_mask = 64'h0000FDFD000000FF;
defparam \ACC_Neg|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y20_N20
dffeas \ACC_Neg|rAccOut[6] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\ACC_Neg|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ACC_Pos|rAccOut[13]~0_combout ),
	.sload(gnd),
	.ena(\ACC_Pos|rAccOut[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACC_Neg|rAccOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC_Neg|rAccOut[6] .is_wysiwyg = "true";
defparam \ACC_Neg|rAccOut[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N21
cyclonev_lcell_comb \ACC_Neg|Add0~33 (
// Equation(s):
// \ACC_Neg|Add0~33_sumout  = SUM(( (!\ACC_Neg|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Neg|rAccOut [7])) ) + ( \ACC_Neg|Mux8~1_combout  ) + ( \ACC_Neg|Add0~30  ))
// \ACC_Neg|Add0~34  = CARRY(( (!\ACC_Neg|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Neg|rAccOut [7])) ) + ( \ACC_Neg|Mux8~1_combout  ) + ( \ACC_Neg|Add0~30  ))

	.dataa(!\ACC_Neg|Equal0~0_combout ),
	.datab(!\iRsn~input_o ),
	.datac(!\ACC_Neg|Mux8~1_combout ),
	.datad(!\ACC_Neg|rAccOut [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ACC_Neg|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ACC_Neg|Add0~33_sumout ),
	.cout(\ACC_Neg|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \ACC_Neg|Add0~33 .extended_lut = "off";
defparam \ACC_Neg|Add0~33 .lut_mask = 64'h0000F0F000000022;
defparam \ACC_Neg|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y20_N23
dffeas \ACC_Neg|rAccOut[7] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\ACC_Neg|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ACC_Pos|rAccOut[13]~0_combout ),
	.sload(gnd),
	.ena(\ACC_Pos|rAccOut[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACC_Neg|rAccOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC_Neg|rAccOut[7] .is_wysiwyg = "true";
defparam \ACC_Neg|rAccOut[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N24
cyclonev_lcell_comb \ACC_Neg|Add0~37 (
// Equation(s):
// \ACC_Neg|Add0~37_sumout  = SUM(( \ACC_Neg|Mux7~5_combout  ) + ( (!\ACC_Neg|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Neg|rAccOut [8])) ) + ( \ACC_Neg|Add0~34  ))
// \ACC_Neg|Add0~38  = CARRY(( \ACC_Neg|Mux7~5_combout  ) + ( (!\ACC_Neg|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Neg|rAccOut [8])) ) + ( \ACC_Neg|Add0~34  ))

	.dataa(!\ACC_Neg|Equal0~0_combout ),
	.datab(!\iRsn~input_o ),
	.datac(!\ACC_Neg|rAccOut [8]),
	.datad(!\ACC_Neg|Mux7~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ACC_Neg|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ACC_Neg|Add0~37_sumout ),
	.cout(\ACC_Neg|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \ACC_Neg|Add0~37 .extended_lut = "off";
defparam \ACC_Neg|Add0~37 .lut_mask = 64'h0000FDFD000000FF;
defparam \ACC_Neg|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y20_N26
dffeas \ACC_Neg|rAccOut[8] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\ACC_Neg|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ACC_Pos|rAccOut[13]~0_combout ),
	.sload(gnd),
	.ena(\ACC_Pos|rAccOut[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACC_Neg|rAccOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC_Neg|rAccOut[8] .is_wysiwyg = "true";
defparam \ACC_Neg|rAccOut[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N27
cyclonev_lcell_comb \ACC_Neg|Add0~41 (
// Equation(s):
// \ACC_Neg|Add0~41_sumout  = SUM(( \ACC_Neg|Mux6~4_combout  ) + ( (!\ACC_Neg|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Neg|rAccOut [9])) ) + ( \ACC_Neg|Add0~38  ))
// \ACC_Neg|Add0~42  = CARRY(( \ACC_Neg|Mux6~4_combout  ) + ( (!\ACC_Neg|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Neg|rAccOut [9])) ) + ( \ACC_Neg|Add0~38  ))

	.dataa(!\ACC_Neg|Equal0~0_combout ),
	.datab(!\iRsn~input_o ),
	.datac(!\ACC_Neg|rAccOut [9]),
	.datad(!\ACC_Neg|Mux6~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ACC_Neg|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ACC_Neg|Add0~41_sumout ),
	.cout(\ACC_Neg|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \ACC_Neg|Add0~41 .extended_lut = "off";
defparam \ACC_Neg|Add0~41 .lut_mask = 64'h0000FDFD000000FF;
defparam \ACC_Neg|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y20_N29
dffeas \ACC_Neg|rAccOut[9] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\ACC_Neg|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ACC_Pos|rAccOut[13]~0_combout ),
	.sload(gnd),
	.ena(\ACC_Pos|rAccOut[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACC_Neg|rAccOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC_Neg|rAccOut[9] .is_wysiwyg = "true";
defparam \ACC_Neg|rAccOut[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N30
cyclonev_lcell_comb \ACC_Neg|Add0~45 (
// Equation(s):
// \ACC_Neg|Add0~45_sumout  = SUM(( \ACC_Neg|Mux5~1_combout  ) + ( (!\ACC_Neg|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Neg|rAccOut [10])) ) + ( \ACC_Neg|Add0~42  ))
// \ACC_Neg|Add0~46  = CARRY(( \ACC_Neg|Mux5~1_combout  ) + ( (!\ACC_Neg|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Neg|rAccOut [10])) ) + ( \ACC_Neg|Add0~42  ))

	.dataa(!\ACC_Neg|Equal0~0_combout ),
	.datab(!\iRsn~input_o ),
	.datac(!\ACC_Neg|Mux5~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ACC_Neg|rAccOut [10]),
	.datag(gnd),
	.cin(\ACC_Neg|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ACC_Neg|Add0~45_sumout ),
	.cout(\ACC_Neg|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \ACC_Neg|Add0~45 .extended_lut = "off";
defparam \ACC_Neg|Add0~45 .lut_mask = 64'h0000FFDD00000F0F;
defparam \ACC_Neg|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y20_N32
dffeas \ACC_Neg|rAccOut[10] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\ACC_Neg|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ACC_Pos|rAccOut[13]~0_combout ),
	.sload(gnd),
	.ena(\ACC_Pos|rAccOut[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACC_Neg|rAccOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC_Neg|rAccOut[10] .is_wysiwyg = "true";
defparam \ACC_Neg|rAccOut[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N33
cyclonev_lcell_comb \ACC_Neg|Add0~49 (
// Equation(s):
// \ACC_Neg|Add0~49_sumout  = SUM(( \ACC_Neg|Mux4~1_combout  ) + ( (!\ACC_Neg|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Neg|rAccOut [11])) ) + ( \ACC_Neg|Add0~46  ))
// \ACC_Neg|Add0~50  = CARRY(( \ACC_Neg|Mux4~1_combout  ) + ( (!\ACC_Neg|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Neg|rAccOut [11])) ) + ( \ACC_Neg|Add0~46  ))

	.dataa(!\ACC_Neg|Equal0~0_combout ),
	.datab(!\iRsn~input_o ),
	.datac(gnd),
	.datad(!\ACC_Neg|Mux4~1_combout ),
	.datae(gnd),
	.dataf(!\ACC_Neg|rAccOut [11]),
	.datag(gnd),
	.cin(\ACC_Neg|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ACC_Neg|Add0~49_sumout ),
	.cout(\ACC_Neg|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \ACC_Neg|Add0~49 .extended_lut = "off";
defparam \ACC_Neg|Add0~49 .lut_mask = 64'h0000FFDD000000FF;
defparam \ACC_Neg|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y20_N35
dffeas \ACC_Neg|rAccOut[11] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\ACC_Neg|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ACC_Pos|rAccOut[13]~0_combout ),
	.sload(gnd),
	.ena(\ACC_Pos|rAccOut[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACC_Neg|rAccOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC_Neg|rAccOut[11] .is_wysiwyg = "true";
defparam \ACC_Neg|rAccOut[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N36
cyclonev_lcell_comb \ACC_Neg|Add0~53 (
// Equation(s):
// \ACC_Neg|Add0~53_sumout  = SUM(( \ACC_Neg|Mux3~1_combout  ) + ( (!\ACC_Neg|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Neg|rAccOut [12])) ) + ( \ACC_Neg|Add0~50  ))
// \ACC_Neg|Add0~54  = CARRY(( \ACC_Neg|Mux3~1_combout  ) + ( (!\ACC_Neg|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Neg|rAccOut [12])) ) + ( \ACC_Neg|Add0~50  ))

	.dataa(!\ACC_Neg|Equal0~0_combout ),
	.datab(!\iRsn~input_o ),
	.datac(!\ACC_Neg|rAccOut [12]),
	.datad(!\ACC_Neg|Mux3~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ACC_Neg|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ACC_Neg|Add0~53_sumout ),
	.cout(\ACC_Neg|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \ACC_Neg|Add0~53 .extended_lut = "off";
defparam \ACC_Neg|Add0~53 .lut_mask = 64'h0000FDFD000000FF;
defparam \ACC_Neg|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y20_N38
dffeas \ACC_Neg|rAccOut[12] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\ACC_Neg|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ACC_Pos|rAccOut[13]~0_combout ),
	.sload(gnd),
	.ena(\ACC_Pos|rAccOut[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACC_Neg|rAccOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC_Neg|rAccOut[12] .is_wysiwyg = "true";
defparam \ACC_Neg|rAccOut[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N39
cyclonev_lcell_comb \ACC_Neg|Add0~57 (
// Equation(s):
// \ACC_Neg|Add0~57_sumout  = SUM(( \ACC_Neg|Mux2~1_combout  ) + ( (!\ACC_Neg|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Neg|rAccOut [13])) ) + ( \ACC_Neg|Add0~54  ))
// \ACC_Neg|Add0~58  = CARRY(( \ACC_Neg|Mux2~1_combout  ) + ( (!\ACC_Neg|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Neg|rAccOut [13])) ) + ( \ACC_Neg|Add0~54  ))

	.dataa(!\ACC_Neg|Equal0~0_combout ),
	.datab(!\iRsn~input_o ),
	.datac(!\ACC_Neg|rAccOut [13]),
	.datad(!\ACC_Neg|Mux2~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ACC_Neg|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ACC_Neg|Add0~57_sumout ),
	.cout(\ACC_Neg|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \ACC_Neg|Add0~57 .extended_lut = "off";
defparam \ACC_Neg|Add0~57 .lut_mask = 64'h0000FDFD000000FF;
defparam \ACC_Neg|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y20_N41
dffeas \ACC_Neg|rAccOut[13] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\ACC_Neg|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ACC_Pos|rAccOut[13]~0_combout ),
	.sload(gnd),
	.ena(\ACC_Pos|rAccOut[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACC_Neg|rAccOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC_Neg|rAccOut[13] .is_wysiwyg = "true";
defparam \ACC_Neg|rAccOut[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N42
cyclonev_lcell_comb \ACC_Neg|Add0~61 (
// Equation(s):
// \ACC_Neg|Add0~61_sumout  = SUM(( \ACC_Neg|Mux1~1_combout  ) + ( (!\ACC_Neg|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Neg|rAccOut [14])) ) + ( \ACC_Neg|Add0~58  ))
// \ACC_Neg|Add0~62  = CARRY(( \ACC_Neg|Mux1~1_combout  ) + ( (!\ACC_Neg|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Neg|rAccOut [14])) ) + ( \ACC_Neg|Add0~58  ))

	.dataa(!\ACC_Neg|Equal0~0_combout ),
	.datab(!\iRsn~input_o ),
	.datac(gnd),
	.datad(!\ACC_Neg|Mux1~1_combout ),
	.datae(gnd),
	.dataf(!\ACC_Neg|rAccOut [14]),
	.datag(gnd),
	.cin(\ACC_Neg|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ACC_Neg|Add0~61_sumout ),
	.cout(\ACC_Neg|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \ACC_Neg|Add0~61 .extended_lut = "off";
defparam \ACC_Neg|Add0~61 .lut_mask = 64'h0000FFDD000000FF;
defparam \ACC_Neg|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y20_N44
dffeas \ACC_Neg|rAccOut[14] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\ACC_Neg|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ACC_Pos|rAccOut[13]~0_combout ),
	.sload(gnd),
	.ena(\ACC_Pos|rAccOut[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACC_Neg|rAccOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC_Neg|rAccOut[14] .is_wysiwyg = "true";
defparam \ACC_Neg|rAccOut[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N45
cyclonev_lcell_comb \ACC_Neg|Add0~1 (
// Equation(s):
// \ACC_Neg|Add0~1_sumout  = SUM(( (!\ACC_Neg|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Neg|rAccOut [15])) ) + ( \ACC_Neg|Mux0~1_combout  ) + ( \ACC_Neg|Add0~62  ))

	.dataa(!\ACC_Neg|Equal0~0_combout ),
	.datab(!\iRsn~input_o ),
	.datac(!\ACC_Neg|Mux0~1_combout ),
	.datad(!\ACC_Neg|rAccOut [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ACC_Neg|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ACC_Neg|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Neg|Add0~1 .extended_lut = "off";
defparam \ACC_Neg|Add0~1 .lut_mask = 64'h0000F0F000000022;
defparam \ACC_Neg|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y20_N47
dffeas \ACC_Neg|rAccOut[15] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\ACC_Neg|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ACC_Pos|rAccOut[13]~0_combout ),
	.sload(gnd),
	.ena(\ACC_Pos|rAccOut[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACC_Neg|rAccOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC_Neg|rAccOut[15] .is_wysiwyg = "true";
defparam \ACC_Neg|rAccOut[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N27
cyclonev_lcell_comb \Controller|Selection_pos~1 (
// Equation(s):
// \Controller|Selection_pos~1_combout  = (\iRsn~input_o  & (\Controller|rCurState.p_Acc~q  & !\Controller|Selection_pos [0]))

	.dataa(!\iRsn~input_o ),
	.datab(!\Controller|rCurState.p_Acc~q ),
	.datac(gnd),
	.datad(!\Controller|Selection_pos [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selection_pos~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selection_pos~1 .extended_lut = "off";
defparam \Controller|Selection_pos~1 .lut_mask = 64'h1100110011001100;
defparam \Controller|Selection_pos~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y10_N29
dffeas \Controller|Selection_pos[0] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Controller|Selection_pos~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|Selection_pos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|Selection_pos[0] .is_wysiwyg = "true";
defparam \Controller|Selection_pos[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N24
cyclonev_lcell_comb \Controller|Selection_pos~0 (
// Equation(s):
// \Controller|Selection_pos~0_combout  = ( \Controller|Selection_pos [0] & ( (\iRsn~input_o  & (\Controller|rCurState.p_Acc~q  & (!\Controller|Selection_pos [1] $ (!\Controller|Selection_pos [2])))) ) ) # ( !\Controller|Selection_pos [0] & ( (\iRsn~input_o  
// & (\Controller|rCurState.p_Acc~q  & \Controller|Selection_pos [2])) ) )

	.dataa(!\iRsn~input_o ),
	.datab(!\Controller|rCurState.p_Acc~q ),
	.datac(!\Controller|Selection_pos [1]),
	.datad(!\Controller|Selection_pos [2]),
	.datae(gnd),
	.dataf(!\Controller|Selection_pos [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selection_pos~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selection_pos~0 .extended_lut = "off";
defparam \Controller|Selection_pos~0 .lut_mask = 64'h0011001101100110;
defparam \Controller|Selection_pos~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y10_N26
dffeas \Controller|Selection_pos[2] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Controller|Selection_pos~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|Selection_pos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|Selection_pos[2] .is_wysiwyg = "true";
defparam \Controller|Selection_pos[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N0
cyclonev_lcell_comb \Controller|Selection_pos~3 (
// Equation(s):
// \Controller|Selection_pos~3_combout  = ( \Controller|Selection_pos [1] & ( \Controller|Selection_pos [2] & ( (\Controller|rCurState.p_Acc~q  & (!\Controller|Selection_pos [0] & \iRsn~input_o )) ) ) ) # ( !\Controller|Selection_pos [1] & ( 
// \Controller|Selection_pos [2] & ( (\Controller|rCurState.p_Acc~q  & (\Controller|Selection_pos [0] & \iRsn~input_o )) ) ) ) # ( \Controller|Selection_pos [1] & ( !\Controller|Selection_pos [2] & ( (\Controller|rCurState.p_Acc~q  & 
// (!\Controller|Selection_pos [0] & \iRsn~input_o )) ) ) ) # ( !\Controller|Selection_pos [1] & ( !\Controller|Selection_pos [2] & ( (!\Controller|Selection_pos [3] & (\Controller|rCurState.p_Acc~q  & (\Controller|Selection_pos [0] & \iRsn~input_o ))) ) ) )

	.dataa(!\Controller|Selection_pos [3]),
	.datab(!\Controller|rCurState.p_Acc~q ),
	.datac(!\Controller|Selection_pos [0]),
	.datad(!\iRsn~input_o ),
	.datae(!\Controller|Selection_pos [1]),
	.dataf(!\Controller|Selection_pos [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selection_pos~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selection_pos~3 .extended_lut = "off";
defparam \Controller|Selection_pos~3 .lut_mask = 64'h0002003000030030;
defparam \Controller|Selection_pos~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y10_N2
dffeas \Controller|Selection_pos[1] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Controller|Selection_pos~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|Selection_pos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|Selection_pos[1] .is_wysiwyg = "true";
defparam \Controller|Selection_pos[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N54
cyclonev_lcell_comb \Controller|Selection_pos~2 (
// Equation(s):
// \Controller|Selection_pos~2_combout  = ( \Controller|Selection_pos [3] & ( \Controller|Selection_pos [2] & ( (\Controller|rCurState.p_Acc~q  & (\iRsn~input_o  & ((!\Controller|Selection_pos [1]) # (!\Controller|Selection_pos [0])))) ) ) ) # ( 
// !\Controller|Selection_pos [3] & ( \Controller|Selection_pos [2] & ( (\Controller|Selection_pos [1] & (\Controller|rCurState.p_Acc~q  & (\Controller|Selection_pos [0] & \iRsn~input_o ))) ) ) ) # ( \Controller|Selection_pos [3] & ( 
// !\Controller|Selection_pos [2] & ( (\Controller|rCurState.p_Acc~q  & (\iRsn~input_o  & ((!\Controller|Selection_pos [0]) # (\Controller|Selection_pos [1])))) ) ) )

	.dataa(!\Controller|Selection_pos [1]),
	.datab(!\Controller|rCurState.p_Acc~q ),
	.datac(!\Controller|Selection_pos [0]),
	.datad(!\iRsn~input_o ),
	.datae(!\Controller|Selection_pos [3]),
	.dataf(!\Controller|Selection_pos [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selection_pos~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selection_pos~2 .extended_lut = "off";
defparam \Controller|Selection_pos~2 .lut_mask = 64'h0000003100010032;
defparam \Controller|Selection_pos~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y10_N56
dffeas \Controller|Selection_pos[3] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Controller|Selection_pos~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|Selection_pos [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|Selection_pos[3] .is_wysiwyg = "true";
defparam \Controller|Selection_pos[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N45
cyclonev_lcell_comb \ACC_Pos|Equal0~0 (
// Equation(s):
// \ACC_Pos|Equal0~0_combout  = ( !\Controller|Selection_pos [2] & ( (!\Controller|Selection_pos [3] & (\Controller|Selection_pos [0] & (\Controller|rCurState.p_Acc~q  & !\Controller|Selection_pos [1]))) ) )

	.dataa(!\Controller|Selection_pos [3]),
	.datab(!\Controller|Selection_pos [0]),
	.datac(!\Controller|rCurState.p_Acc~q ),
	.datad(!\Controller|Selection_pos [1]),
	.datae(gnd),
	.dataf(!\Controller|Selection_pos [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Pos|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Equal0~0 .extended_lut = "off";
defparam \ACC_Pos|Equal0~0 .lut_mask = 64'h0200020000000000;
defparam \ACC_Pos|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N36
cyclonev_lcell_comb \ACC_Pos|Mux8~1 (
// Equation(s):
// \ACC_Pos|Mux8~1_combout  = ( \Controller|Selection_pos [2] & ( (\Controller|Selection_pos [3] & \Controller|rCurState.p_Acc~q ) ) ) # ( !\Controller|Selection_pos [2] & ( (\Controller|rCurState.p_Acc~q  & (((\Controller|Selection_pos [1] & 
// \Controller|Selection_pos [0])) # (\Controller|Selection_pos [3]))) ) )

	.dataa(!\Controller|Selection_pos [1]),
	.datab(!\Controller|Selection_pos [0]),
	.datac(!\Controller|Selection_pos [3]),
	.datad(!\Controller|rCurState.p_Acc~q ),
	.datae(gnd),
	.dataf(!\Controller|Selection_pos [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Pos|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Mux8~1 .extended_lut = "off";
defparam \ACC_Pos|Mux8~1 .lut_mask = 64'h001F001F000F000F;
defparam \ACC_Pos|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N39
cyclonev_lcell_comb \ACC_Pos|Mux8~0 (
// Equation(s):
// \ACC_Pos|Mux8~0_combout  = ( \Controller|Selection_pos [2] & ( (\Controller|rCurState.p_Acc~q  & !\Controller|Selection_pos [3]) ) ) # ( !\Controller|Selection_pos [2] & ( (\Controller|Selection_pos [1] & (\Controller|Selection_pos [0] & 
// (\Controller|rCurState.p_Acc~q  & !\Controller|Selection_pos [3]))) ) )

	.dataa(!\Controller|Selection_pos [1]),
	.datab(!\Controller|Selection_pos [0]),
	.datac(!\Controller|rCurState.p_Acc~q ),
	.datad(!\Controller|Selection_pos [3]),
	.datae(gnd),
	.dataf(!\Controller|Selection_pos [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Pos|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Mux8~0 .extended_lut = "off";
defparam \ACC_Pos|Mux8~0 .lut_mask = 64'h010001000F000F00;
defparam \ACC_Pos|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N24
cyclonev_lcell_comb \Controller|oCsnRam1~0 (
// Equation(s):
// \Controller|oCsnRam1~0_combout  = ( \iNumOfCoeff[2]~input_o  & ( \iNumOfCoeff[3]~input_o  & ( (!\iNumOfCoeff[0]~input_o  & !\iNumOfCoeff[1]~input_o ) ) ) ) # ( !\iNumOfCoeff[2]~input_o  & ( \iNumOfCoeff[3]~input_o  & ( \iNumOfCoeff[0]~input_o  ) ) ) # ( 
// \iNumOfCoeff[2]~input_o  & ( !\iNumOfCoeff[3]~input_o  & ( \iNumOfCoeff[0]~input_o  ) ) ) # ( !\iNumOfCoeff[2]~input_o  & ( !\iNumOfCoeff[3]~input_o  & ( \iNumOfCoeff[0]~input_o  ) ) )

	.dataa(gnd),
	.datab(!\iNumOfCoeff[0]~input_o ),
	.datac(!\iNumOfCoeff[1]~input_o ),
	.datad(gnd),
	.datae(!\iNumOfCoeff[2]~input_o ),
	.dataf(!\iNumOfCoeff[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|oCsnRam1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|oCsnRam1~0 .extended_lut = "off";
defparam \Controller|oCsnRam1~0 .lut_mask = 64'h333333333333C0C0;
defparam \Controller|oCsnRam1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N18
cyclonev_lcell_comb \Controller|oWrDtRam1[0]~0 (
// Equation(s):
// \Controller|oWrDtRam1[0]~0_combout  = ( \iWrDtRam[0]~input_o  & ( (\Controller|oCsnRam1~0_combout  & \Controller|oCsnRam2~2_combout ) ) )

	.dataa(!\Controller|oCsnRam1~0_combout ),
	.datab(!\Controller|oCsnRam2~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iWrDtRam[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|oWrDtRam1[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|oWrDtRam1[0]~0 .extended_lut = "off";
defparam \Controller|oWrDtRam1[0]~0 .lut_mask = 64'h0000000011111111;
defparam \Controller|oWrDtRam1[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N51
cyclonev_lcell_comb \Controller|oCsnRam1~1 (
// Equation(s):
// \Controller|oCsnRam1~1_combout  = ( \Controller|oCsnRam2~0_combout  & ( (\Controller|rCurState.p_SpSram~q  & \Controller|oCsnRam1~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Controller|rCurState.p_SpSram~q ),
	.datad(!\Controller|oCsnRam1~0_combout ),
	.datae(gnd),
	.dataf(!\Controller|oCsnRam2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|oCsnRam1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|oCsnRam1~1 .extended_lut = "off";
defparam \Controller|oCsnRam1~1 .lut_mask = 64'h00000000000F000F;
defparam \Controller|oCsnRam1~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N55
cyclonev_io_ibuf \iAddrRam_pos[0]~input (
	.i(iAddrRam_pos[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\iAddrRam_pos[0]~input_o ));
// synopsys translate_off
defparam \iAddrRam_pos[0]~input .bus_hold = "false";
defparam \iAddrRam_pos[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N6
cyclonev_lcell_comb \Controller|oAddrRam_pos[0]~0 (
// Equation(s):
// \Controller|oAddrRam_pos[0]~0_combout  = ( \Controller|rCurState.p_SpSram~q  & ( (\iAddrRam_pos[0]~input_o  & (((\Controller|oCsnRam2~0_combout  & \Controller|oCsnRam1~0_combout )) # (\Controller|rCurState.p_Acc~q ))) ) ) # ( 
// !\Controller|rCurState.p_SpSram~q  & ( (\Controller|rCurState.p_Acc~q  & \iAddrRam_pos[0]~input_o ) ) )

	.dataa(!\Controller|oCsnRam2~0_combout ),
	.datab(!\Controller|rCurState.p_Acc~q ),
	.datac(!\Controller|oCsnRam1~0_combout ),
	.datad(!\iAddrRam_pos[0]~input_o ),
	.datae(gnd),
	.dataf(!\Controller|rCurState.p_SpSram~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|oAddrRam_pos[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|oAddrRam_pos[0]~0 .extended_lut = "off";
defparam \Controller|oAddrRam_pos[0]~0 .lut_mask = 64'h0033003300370037;
defparam \Controller|oAddrRam_pos[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N78
cyclonev_io_ibuf \iAddrRam_pos[1]~input (
	.i(iAddrRam_pos[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\iAddrRam_pos[1]~input_o ));
// synopsys translate_off
defparam \iAddrRam_pos[1]~input .bus_hold = "false";
defparam \iAddrRam_pos[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N4
cyclonev_io_ibuf \iAddrRam_pos[2]~input (
	.i(iAddrRam_pos[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\iAddrRam_pos[2]~input_o ));
// synopsys translate_off
defparam \iAddrRam_pos[2]~input .bus_hold = "false";
defparam \iAddrRam_pos[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N0
cyclonev_lcell_comb \SpSram1_Pos|rRdDt[2]~3 (
// Equation(s):
// \SpSram1_Pos|rRdDt[2]~3_combout  = ( \Controller|oCsnRam1~0_combout  & ( \Controller|oCsnRam2~0_combout  & ( (\iAddrRam_pos[1]~input_o  & (!\iAddrRam_pos[2]~input_o  & ((\Controller|rCurState.p_SpSram~q ) # (\Controller|rCurState.p_Acc~q )))) ) ) ) # ( 
// !\Controller|oCsnRam1~0_combout  & ( \Controller|oCsnRam2~0_combout  & ( (\iAddrRam_pos[1]~input_o  & (!\iAddrRam_pos[2]~input_o  & \Controller|rCurState.p_Acc~q )) ) ) ) # ( \Controller|oCsnRam1~0_combout  & ( !\Controller|oCsnRam2~0_combout  & ( 
// (\iAddrRam_pos[1]~input_o  & (!\iAddrRam_pos[2]~input_o  & \Controller|rCurState.p_Acc~q )) ) ) ) # ( !\Controller|oCsnRam1~0_combout  & ( !\Controller|oCsnRam2~0_combout  & ( (\iAddrRam_pos[1]~input_o  & (!\iAddrRam_pos[2]~input_o  & 
// \Controller|rCurState.p_Acc~q )) ) ) )

	.dataa(!\iAddrRam_pos[1]~input_o ),
	.datab(!\iAddrRam_pos[2]~input_o ),
	.datac(!\Controller|rCurState.p_Acc~q ),
	.datad(!\Controller|rCurState.p_SpSram~q ),
	.datae(!\Controller|oCsnRam1~0_combout ),
	.dataf(!\Controller|oCsnRam2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rRdDt[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rRdDt[2]~3 .extended_lut = "off";
defparam \SpSram1_Pos|rRdDt[2]~3 .lut_mask = 64'h0404040404040444;
defparam \SpSram1_Pos|rRdDt[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N48
cyclonev_lcell_comb \SpSram1_Pos|rMem[2][10]~5 (
// Equation(s):
// \SpSram1_Pos|rMem[2][10]~5_combout  = ( \SpSram1_Pos|rRdDt[2]~3_combout  & ( (!\iRsn~input_o ) # ((\Controller|oCsnRam1~1_combout  & !\Controller|oAddrRam_pos[0]~0_combout )) ) ) # ( !\SpSram1_Pos|rRdDt[2]~3_combout  & ( !\iRsn~input_o  ) )

	.dataa(!\Controller|oCsnRam1~1_combout ),
	.datab(!\Controller|oAddrRam_pos[0]~0_combout ),
	.datac(!\iRsn~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SpSram1_Pos|rRdDt[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rMem[2][10]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rMem[2][10]~5 .extended_lut = "off";
defparam \SpSram1_Pos|rMem[2][10]~5 .lut_mask = 64'hF0F0F0F0F4F4F4F4;
defparam \SpSram1_Pos|rMem[2][10]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y12_N5
dffeas \SpSram1_Pos|rMem[2][0] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[2][10]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[2][0] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N48
cyclonev_lcell_comb \SpSram1_Pos|rMem[3][0]~feeder (
// Equation(s):
// \SpSram1_Pos|rMem[3][0]~feeder_combout  = ( \Controller|oWrDtRam1[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controller|oWrDtRam1[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rMem[3][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rMem[3][0]~feeder .extended_lut = "off";
defparam \SpSram1_Pos|rMem[3][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SpSram1_Pos|rMem[3][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N24
cyclonev_lcell_comb \Controller|oAddrRam_pos[1]~1 (
// Equation(s):
// \Controller|oAddrRam_pos[1]~1_combout  = ( \Controller|rCurState.p_SpSram~q  & ( (\iAddrRam_pos[1]~input_o  & (((\Controller|oCsnRam2~0_combout  & \Controller|oCsnRam1~0_combout )) # (\Controller|rCurState.p_Acc~q ))) ) ) # ( 
// !\Controller|rCurState.p_SpSram~q  & ( (\iAddrRam_pos[1]~input_o  & \Controller|rCurState.p_Acc~q ) ) )

	.dataa(!\iAddrRam_pos[1]~input_o ),
	.datab(!\Controller|rCurState.p_Acc~q ),
	.datac(!\Controller|oCsnRam2~0_combout ),
	.datad(!\Controller|oCsnRam1~0_combout ),
	.datae(gnd),
	.dataf(!\Controller|rCurState.p_SpSram~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|oAddrRam_pos[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|oAddrRam_pos[1]~1 .extended_lut = "off";
defparam \Controller|oAddrRam_pos[1]~1 .lut_mask = 64'h1111111111151115;
defparam \Controller|oAddrRam_pos[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N33
cyclonev_lcell_comb \Controller|oAddrRam_pos[2]~2 (
// Equation(s):
// \Controller|oAddrRam_pos[2]~2_combout  = ( \iAddrRam_pos[2]~input_o  & ( ((\Controller|oCsnRam2~0_combout  & (\Controller|rCurState.p_SpSram~q  & \Controller|oCsnRam1~0_combout ))) # (\Controller|rCurState.p_Acc~q ) ) )

	.dataa(!\Controller|oCsnRam2~0_combout ),
	.datab(!\Controller|rCurState.p_SpSram~q ),
	.datac(!\Controller|rCurState.p_Acc~q ),
	.datad(!\Controller|oCsnRam1~0_combout ),
	.datae(gnd),
	.dataf(!\iAddrRam_pos[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|oAddrRam_pos[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|oAddrRam_pos[2]~2 .extended_lut = "off";
defparam \Controller|oAddrRam_pos[2]~2 .lut_mask = 64'h000000000F1F0F1F;
defparam \Controller|oAddrRam_pos[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N45
cyclonev_lcell_comb \SpSram1_Pos|rMem[3][13]~6 (
// Equation(s):
// \SpSram1_Pos|rMem[3][13]~6_combout  = ( \Controller|oCsnRam1~1_combout  & ( (!\iRsn~input_o ) # ((\Controller|oAddrRam_pos[0]~0_combout  & (\Controller|oAddrRam_pos[1]~1_combout  & !\Controller|oAddrRam_pos[2]~2_combout ))) ) ) # ( 
// !\Controller|oCsnRam1~1_combout  & ( !\iRsn~input_o  ) )

	.dataa(!\iRsn~input_o ),
	.datab(!\Controller|oAddrRam_pos[0]~0_combout ),
	.datac(!\Controller|oAddrRam_pos[1]~1_combout ),
	.datad(!\Controller|oAddrRam_pos[2]~2_combout ),
	.datae(gnd),
	.dataf(!\Controller|oCsnRam1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rMem[3][13]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rMem[3][13]~6 .extended_lut = "off";
defparam \SpSram1_Pos|rMem[3][13]~6 .lut_mask = 64'hAAAAAAAAABAAABAA;
defparam \SpSram1_Pos|rMem[3][13]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N50
dffeas \SpSram1_Pos|rMem[3][0] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\SpSram1_Pos|rMem[3][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(\SpSram1_Pos|rMem[3][13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[3][0] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[3][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N27
cyclonev_lcell_comb \SpSram1_Pos|rRdDt[2]~1 (
// Equation(s):
// \SpSram1_Pos|rRdDt[2]~1_combout  = ( !\iAddrRam_pos[2]~input_o  & ( (!\iAddrRam_pos[1]~input_o ) # (\iAddrRam_pos[0]~input_o ) ) )

	.dataa(!\iAddrRam_pos[1]~input_o ),
	.datab(gnd),
	.datac(!\iAddrRam_pos[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iAddrRam_pos[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rRdDt[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rRdDt[2]~1 .extended_lut = "off";
defparam \SpSram1_Pos|rRdDt[2]~1 .lut_mask = 64'hAFAFAFAF00000000;
defparam \SpSram1_Pos|rRdDt[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N30
cyclonev_lcell_comb \SpSram1_Pos|rRdDt[2]~2 (
// Equation(s):
// \SpSram1_Pos|rRdDt[2]~2_combout  = ( \Controller|rCurState.p_Acc~q  & ( !\SpSram1_Pos|rRdDt[2]~1_combout  ) ) # ( !\Controller|rCurState.p_Acc~q  & ( (\Controller|oCsnRam2~0_combout  & (\Controller|rCurState.p_SpSram~q  & (!\SpSram1_Pos|rRdDt[2]~1_combout 
//  & \Controller|oCsnRam1~0_combout ))) ) )

	.dataa(!\Controller|oCsnRam2~0_combout ),
	.datab(!\Controller|rCurState.p_SpSram~q ),
	.datac(!\SpSram1_Pos|rRdDt[2]~1_combout ),
	.datad(!\Controller|oCsnRam1~0_combout ),
	.datae(gnd),
	.dataf(!\Controller|rCurState.p_Acc~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rRdDt[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rRdDt[2]~2 .extended_lut = "off";
defparam \SpSram1_Pos|rRdDt[2]~2 .lut_mask = 64'h00100010F0F0F0F0;
defparam \SpSram1_Pos|rRdDt[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N42
cyclonev_lcell_comb \SpSram1_Pos|rMem[1][9]~4 (
// Equation(s):
// \SpSram1_Pos|rMem[1][9]~4_combout  = ( \Controller|oCsnRam1~1_combout  & ( (!\iRsn~input_o ) # ((\Controller|oAddrRam_pos[0]~0_combout  & (!\Controller|oAddrRam_pos[2]~2_combout  & !\Controller|oAddrRam_pos[1]~1_combout ))) ) ) # ( 
// !\Controller|oCsnRam1~1_combout  & ( !\iRsn~input_o  ) )

	.dataa(!\iRsn~input_o ),
	.datab(!\Controller|oAddrRam_pos[0]~0_combout ),
	.datac(!\Controller|oAddrRam_pos[2]~2_combout ),
	.datad(!\Controller|oAddrRam_pos[1]~1_combout ),
	.datae(gnd),
	.dataf(!\Controller|oCsnRam1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rMem[1][9]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rMem[1][9]~4 .extended_lut = "off";
defparam \SpSram1_Pos|rMem[1][9]~4 .lut_mask = 64'hAAAAAAAABAAABAAA;
defparam \SpSram1_Pos|rMem[1][9]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y12_N8
dffeas \SpSram1_Pos|rMem[1][0] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[1][9]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[1][0] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[1][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N0
cyclonev_lcell_comb \SpSram1_Pos|rMem[4][8]~0 (
// Equation(s):
// \SpSram1_Pos|rMem[4][8]~0_combout  = ( \Controller|oCsnRam1~1_combout  & ( (!\iRsn~input_o ) # ((!\Controller|oAddrRam_pos[0]~0_combout  & (\Controller|oAddrRam_pos[2]~2_combout  & !\Controller|oAddrRam_pos[1]~1_combout ))) ) ) # ( 
// !\Controller|oCsnRam1~1_combout  & ( !\iRsn~input_o  ) )

	.dataa(!\iRsn~input_o ),
	.datab(!\Controller|oAddrRam_pos[0]~0_combout ),
	.datac(!\Controller|oAddrRam_pos[2]~2_combout ),
	.datad(!\Controller|oAddrRam_pos[1]~1_combout ),
	.datae(gnd),
	.dataf(!\Controller|oCsnRam1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rMem[4][8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rMem[4][8]~0 .extended_lut = "off";
defparam \SpSram1_Pos|rMem[4][8]~0 .lut_mask = 64'hAAAAAAAAAEAAAEAA;
defparam \SpSram1_Pos|rMem[4][8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y12_N26
dffeas \SpSram1_Pos|rMem[4][0] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[4][8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[4][0] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[4][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N3
cyclonev_lcell_comb \SpSram1_Pos|rMem[6][6]~2 (
// Equation(s):
// \SpSram1_Pos|rMem[6][6]~2_combout  = ( \Controller|oCsnRam1~1_combout  & ( (!\iRsn~input_o ) # ((!\Controller|oAddrRam_pos[0]~0_combout  & (\Controller|oAddrRam_pos[1]~1_combout  & \Controller|oAddrRam_pos[2]~2_combout ))) ) ) # ( 
// !\Controller|oCsnRam1~1_combout  & ( !\iRsn~input_o  ) )

	.dataa(!\iRsn~input_o ),
	.datab(!\Controller|oAddrRam_pos[0]~0_combout ),
	.datac(!\Controller|oAddrRam_pos[1]~1_combout ),
	.datad(!\Controller|oAddrRam_pos[2]~2_combout ),
	.datae(gnd),
	.dataf(!\Controller|oCsnRam1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rMem[6][6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rMem[6][6]~2 .extended_lut = "off";
defparam \SpSram1_Pos|rMem[6][6]~2 .lut_mask = 64'hAAAAAAAAAAAEAAAE;
defparam \SpSram1_Pos|rMem[6][6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y12_N4
dffeas \SpSram1_Pos|rMem[6][0] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[6][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[6][0] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[6][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N15
cyclonev_lcell_comb \SpSram1_Pos|rMem[7][2]~3 (
// Equation(s):
// \SpSram1_Pos|rMem[7][2]~3_combout  = ( \Controller|oCsnRam1~1_combout  & ( (!\iRsn~input_o ) # ((\Controller|oAddrRam_pos[2]~2_combout  & (\Controller|oAddrRam_pos[0]~0_combout  & \Controller|oAddrRam_pos[1]~1_combout ))) ) ) # ( 
// !\Controller|oCsnRam1~1_combout  & ( !\iRsn~input_o  ) )

	.dataa(!\iRsn~input_o ),
	.datab(!\Controller|oAddrRam_pos[2]~2_combout ),
	.datac(!\Controller|oAddrRam_pos[0]~0_combout ),
	.datad(!\Controller|oAddrRam_pos[1]~1_combout ),
	.datae(gnd),
	.dataf(!\Controller|oCsnRam1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rMem[7][2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rMem[7][2]~3 .extended_lut = "off";
defparam \SpSram1_Pos|rMem[7][2]~3 .lut_mask = 64'hAAAAAAAAAAABAAAB;
defparam \SpSram1_Pos|rMem[7][2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y12_N53
dffeas \SpSram1_Pos|rMem[7][0] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[7][2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[7][0] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[7][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N39
cyclonev_lcell_comb \SpSram1_Pos|rMem[5][1]~1 (
// Equation(s):
// \SpSram1_Pos|rMem[5][1]~1_combout  = ( \Controller|oCsnRam1~1_combout  & ( (!\iRsn~input_o ) # ((\Controller|oAddrRam_pos[2]~2_combout  & (\Controller|oAddrRam_pos[0]~0_combout  & !\Controller|oAddrRam_pos[1]~1_combout ))) ) ) # ( 
// !\Controller|oCsnRam1~1_combout  & ( !\iRsn~input_o  ) )

	.dataa(!\iRsn~input_o ),
	.datab(!\Controller|oAddrRam_pos[2]~2_combout ),
	.datac(!\Controller|oAddrRam_pos[0]~0_combout ),
	.datad(!\Controller|oAddrRam_pos[1]~1_combout ),
	.datae(gnd),
	.dataf(!\Controller|oCsnRam1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rMem[5][1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rMem[5][1]~1 .extended_lut = "off";
defparam \SpSram1_Pos|rMem[5][1]~1 .lut_mask = 64'hAAAAAAAAABAAABAA;
defparam \SpSram1_Pos|rMem[5][1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y12_N20
dffeas \SpSram1_Pos|rMem[5][0] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[5][1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[5][0] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[5][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N18
cyclonev_lcell_comb \SpSram1_Pos|rRdDt~0 (
// Equation(s):
// \SpSram1_Pos|rRdDt~0_combout  = ( \SpSram1_Pos|rMem[5][0]~q  & ( \Controller|oAddrRam_pos[0]~0_combout  & ( (!\Controller|oAddrRam_pos[1]~1_combout ) # (\SpSram1_Pos|rMem[7][0]~q ) ) ) ) # ( !\SpSram1_Pos|rMem[5][0]~q  & ( 
// \Controller|oAddrRam_pos[0]~0_combout  & ( (\SpSram1_Pos|rMem[7][0]~q  & \Controller|oAddrRam_pos[1]~1_combout ) ) ) ) # ( \SpSram1_Pos|rMem[5][0]~q  & ( !\Controller|oAddrRam_pos[0]~0_combout  & ( (!\Controller|oAddrRam_pos[1]~1_combout  & 
// (\SpSram1_Pos|rMem[4][0]~q )) # (\Controller|oAddrRam_pos[1]~1_combout  & ((\SpSram1_Pos|rMem[6][0]~q ))) ) ) ) # ( !\SpSram1_Pos|rMem[5][0]~q  & ( !\Controller|oAddrRam_pos[0]~0_combout  & ( (!\Controller|oAddrRam_pos[1]~1_combout  & 
// (\SpSram1_Pos|rMem[4][0]~q )) # (\Controller|oAddrRam_pos[1]~1_combout  & ((\SpSram1_Pos|rMem[6][0]~q ))) ) ) )

	.dataa(!\SpSram1_Pos|rMem[4][0]~q ),
	.datab(!\SpSram1_Pos|rMem[6][0]~q ),
	.datac(!\SpSram1_Pos|rMem[7][0]~q ),
	.datad(!\Controller|oAddrRam_pos[1]~1_combout ),
	.datae(!\SpSram1_Pos|rMem[5][0]~q ),
	.dataf(!\Controller|oAddrRam_pos[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rRdDt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rRdDt~0 .extended_lut = "off";
defparam \SpSram1_Pos|rRdDt~0 .lut_mask = 64'h55335533000FFF0F;
defparam \SpSram1_Pos|rRdDt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N6
cyclonev_lcell_comb \SpSram1_Pos|rRdDt~4 (
// Equation(s):
// \SpSram1_Pos|rRdDt~4_combout  = ( \SpSram1_Pos|rMem[1][0]~q  & ( \SpSram1_Pos|rRdDt~0_combout  & ( (!\SpSram1_Pos|rRdDt[2]~3_combout ) # ((!\SpSram1_Pos|rRdDt[2]~2_combout  & ((\SpSram1_Pos|rMem[3][0]~q ))) # (\SpSram1_Pos|rRdDt[2]~2_combout  & 
// (\SpSram1_Pos|rMem[2][0]~q ))) ) ) ) # ( !\SpSram1_Pos|rMem[1][0]~q  & ( \SpSram1_Pos|rRdDt~0_combout  & ( (!\SpSram1_Pos|rRdDt[2]~3_combout  & (((\SpSram1_Pos|rRdDt[2]~2_combout )))) # (\SpSram1_Pos|rRdDt[2]~3_combout  & 
// ((!\SpSram1_Pos|rRdDt[2]~2_combout  & ((\SpSram1_Pos|rMem[3][0]~q ))) # (\SpSram1_Pos|rRdDt[2]~2_combout  & (\SpSram1_Pos|rMem[2][0]~q )))) ) ) ) # ( \SpSram1_Pos|rMem[1][0]~q  & ( !\SpSram1_Pos|rRdDt~0_combout  & ( (!\SpSram1_Pos|rRdDt[2]~3_combout  & 
// (((!\SpSram1_Pos|rRdDt[2]~2_combout )))) # (\SpSram1_Pos|rRdDt[2]~3_combout  & ((!\SpSram1_Pos|rRdDt[2]~2_combout  & ((\SpSram1_Pos|rMem[3][0]~q ))) # (\SpSram1_Pos|rRdDt[2]~2_combout  & (\SpSram1_Pos|rMem[2][0]~q )))) ) ) ) # ( !\SpSram1_Pos|rMem[1][0]~q 
//  & ( !\SpSram1_Pos|rRdDt~0_combout  & ( (\SpSram1_Pos|rRdDt[2]~3_combout  & ((!\SpSram1_Pos|rRdDt[2]~2_combout  & ((\SpSram1_Pos|rMem[3][0]~q ))) # (\SpSram1_Pos|rRdDt[2]~2_combout  & (\SpSram1_Pos|rMem[2][0]~q )))) ) ) )

	.dataa(!\SpSram1_Pos|rMem[2][0]~q ),
	.datab(!\SpSram1_Pos|rRdDt[2]~3_combout ),
	.datac(!\SpSram1_Pos|rMem[3][0]~q ),
	.datad(!\SpSram1_Pos|rRdDt[2]~2_combout ),
	.datae(!\SpSram1_Pos|rMem[1][0]~q ),
	.dataf(!\SpSram1_Pos|rRdDt~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rRdDt~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rRdDt~4 .extended_lut = "off";
defparam \SpSram1_Pos|rRdDt~4 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \SpSram1_Pos|rRdDt~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N48
cyclonev_lcell_comb \SpSram1_Pos|rRdDt[0]~SCLR_LUT (
// Equation(s):
// \SpSram1_Pos|rRdDt[0]~SCLR_LUT_combout  = ( \iRsn~input_o  & ( \SpSram1_Pos|rRdDt~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\iRsn~input_o ),
	.dataf(!\SpSram1_Pos|rRdDt~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rRdDt[0]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rRdDt[0]~SCLR_LUT .extended_lut = "off";
defparam \SpSram1_Pos|rRdDt[0]~SCLR_LUT .lut_mask = 64'h000000000000FFFF;
defparam \SpSram1_Pos|rRdDt[0]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N27
cyclonev_lcell_comb \Controller|oWrDtRam1[1]~1 (
// Equation(s):
// \Controller|oWrDtRam1[1]~1_combout  = ( \Controller|oCsnRam2~2_combout  & ( (\iWrDtRam[1]~input_o  & \Controller|oCsnRam1~0_combout ) ) )

	.dataa(!\iWrDtRam[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Controller|oCsnRam1~0_combout ),
	.datae(gnd),
	.dataf(!\Controller|oCsnRam2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|oWrDtRam1[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|oWrDtRam1[1]~1 .extended_lut = "off";
defparam \Controller|oWrDtRam1[1]~1 .lut_mask = 64'h0000000000550055;
defparam \Controller|oWrDtRam1[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y12_N8
dffeas \SpSram1_Pos|rMem[7][1] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[7][2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[7][1] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y12_N29
dffeas \SpSram1_Pos|rMem[4][1] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[4][8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[4][1] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y12_N19
dffeas \SpSram1_Pos|rMem[6][1] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[6][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[6][1] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y12_N14
dffeas \SpSram1_Pos|rMem[5][1] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[5][1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[5][1] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[5][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N12
cyclonev_lcell_comb \SpSram1_Pos|rRdDt~6 (
// Equation(s):
// \SpSram1_Pos|rRdDt~6_combout  = ( \SpSram1_Pos|rMem[5][1]~q  & ( \Controller|oAddrRam_pos[0]~0_combout  & ( (!\Controller|oAddrRam_pos[1]~1_combout ) # (\SpSram1_Pos|rMem[7][1]~q ) ) ) ) # ( !\SpSram1_Pos|rMem[5][1]~q  & ( 
// \Controller|oAddrRam_pos[0]~0_combout  & ( (\SpSram1_Pos|rMem[7][1]~q  & \Controller|oAddrRam_pos[1]~1_combout ) ) ) ) # ( \SpSram1_Pos|rMem[5][1]~q  & ( !\Controller|oAddrRam_pos[0]~0_combout  & ( (!\Controller|oAddrRam_pos[1]~1_combout  & 
// (\SpSram1_Pos|rMem[4][1]~q )) # (\Controller|oAddrRam_pos[1]~1_combout  & ((\SpSram1_Pos|rMem[6][1]~q ))) ) ) ) # ( !\SpSram1_Pos|rMem[5][1]~q  & ( !\Controller|oAddrRam_pos[0]~0_combout  & ( (!\Controller|oAddrRam_pos[1]~1_combout  & 
// (\SpSram1_Pos|rMem[4][1]~q )) # (\Controller|oAddrRam_pos[1]~1_combout  & ((\SpSram1_Pos|rMem[6][1]~q ))) ) ) )

	.dataa(!\SpSram1_Pos|rMem[7][1]~q ),
	.datab(!\Controller|oAddrRam_pos[1]~1_combout ),
	.datac(!\SpSram1_Pos|rMem[4][1]~q ),
	.datad(!\SpSram1_Pos|rMem[6][1]~q ),
	.datae(!\SpSram1_Pos|rMem[5][1]~q ),
	.dataf(!\Controller|oAddrRam_pos[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rRdDt~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rRdDt~6 .extended_lut = "off";
defparam \SpSram1_Pos|rRdDt~6 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \SpSram1_Pos|rRdDt~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y12_N29
dffeas \SpSram1_Pos|rMem[3][1] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Controller|oWrDtRam1[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(\SpSram1_Pos|rMem[3][13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[3][1] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y12_N59
dffeas \SpSram1_Pos|rMem[2][1] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[2][10]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[2][1] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y12_N50
dffeas \SpSram1_Pos|rMem[1][1] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[1][9]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[1][1] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N48
cyclonev_lcell_comb \SpSram1_Pos|rRdDt~7 (
// Equation(s):
// \SpSram1_Pos|rRdDt~7_combout  = ( \SpSram1_Pos|rMem[1][1]~q  & ( \SpSram1_Pos|rRdDt[2]~2_combout  & ( (!\SpSram1_Pos|rRdDt[2]~3_combout  & (\SpSram1_Pos|rRdDt~6_combout )) # (\SpSram1_Pos|rRdDt[2]~3_combout  & ((\SpSram1_Pos|rMem[2][1]~q ))) ) ) ) # ( 
// !\SpSram1_Pos|rMem[1][1]~q  & ( \SpSram1_Pos|rRdDt[2]~2_combout  & ( (!\SpSram1_Pos|rRdDt[2]~3_combout  & (\SpSram1_Pos|rRdDt~6_combout )) # (\SpSram1_Pos|rRdDt[2]~3_combout  & ((\SpSram1_Pos|rMem[2][1]~q ))) ) ) ) # ( \SpSram1_Pos|rMem[1][1]~q  & ( 
// !\SpSram1_Pos|rRdDt[2]~2_combout  & ( (!\SpSram1_Pos|rRdDt[2]~3_combout ) # (\SpSram1_Pos|rMem[3][1]~q ) ) ) ) # ( !\SpSram1_Pos|rMem[1][1]~q  & ( !\SpSram1_Pos|rRdDt[2]~2_combout  & ( (\SpSram1_Pos|rRdDt[2]~3_combout  & \SpSram1_Pos|rMem[3][1]~q ) ) ) )

	.dataa(!\SpSram1_Pos|rRdDt[2]~3_combout ),
	.datab(!\SpSram1_Pos|rRdDt~6_combout ),
	.datac(!\SpSram1_Pos|rMem[3][1]~q ),
	.datad(!\SpSram1_Pos|rMem[2][1]~q ),
	.datae(!\SpSram1_Pos|rMem[1][1]~q ),
	.dataf(!\SpSram1_Pos|rRdDt[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rRdDt~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rRdDt~7 .extended_lut = "off";
defparam \SpSram1_Pos|rRdDt~7 .lut_mask = 64'h0505AFAF22772277;
defparam \SpSram1_Pos|rRdDt~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N57
cyclonev_lcell_comb \SpSram1_Pos|rRdDt[1]~SCLR_LUT (
// Equation(s):
// \SpSram1_Pos|rRdDt[1]~SCLR_LUT_combout  = ( \SpSram1_Pos|rRdDt~7_combout  & ( \iRsn~input_o  ) )

	.dataa(!\iRsn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SpSram1_Pos|rRdDt~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rRdDt[1]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rRdDt[1]~SCLR_LUT .extended_lut = "off";
defparam \SpSram1_Pos|rRdDt[1]~SCLR_LUT .lut_mask = 64'h0000000055555555;
defparam \SpSram1_Pos|rRdDt[1]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N42
cyclonev_lcell_comb \Controller|oWrDtRam1[2]~2 (
// Equation(s):
// \Controller|oWrDtRam1[2]~2_combout  = (\Controller|oCsnRam1~0_combout  & (\Controller|oCsnRam2~2_combout  & \iWrDtRam[2]~input_o ))

	.dataa(!\Controller|oCsnRam1~0_combout ),
	.datab(!\Controller|oCsnRam2~2_combout ),
	.datac(!\iWrDtRam[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|oWrDtRam1[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|oWrDtRam1[2]~2 .extended_lut = "off";
defparam \Controller|oWrDtRam1[2]~2 .lut_mask = 64'h0101010101010101;
defparam \Controller|oWrDtRam1[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y12_N44
dffeas \SpSram1_Pos|rMem[3][2] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Controller|oWrDtRam1[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(\SpSram1_Pos|rMem[3][13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[3][2] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[3][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N51
cyclonev_lcell_comb \SpSram1_Pos|rMem[7][2]~feeder (
// Equation(s):
// \SpSram1_Pos|rMem[7][2]~feeder_combout  = ( \Controller|oWrDtRam1[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controller|oWrDtRam1[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rMem[7][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rMem[7][2]~feeder .extended_lut = "off";
defparam \SpSram1_Pos|rMem[7][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SpSram1_Pos|rMem[7][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y12_N52
dffeas \SpSram1_Pos|rMem[7][2] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\SpSram1_Pos|rMem[7][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(\SpSram1_Pos|rMem[7][2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[7][2] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[7][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N27
cyclonev_lcell_comb \SpSram1_Pos|rMem[4][2]~feeder (
// Equation(s):
// \SpSram1_Pos|rMem[4][2]~feeder_combout  = ( \Controller|oWrDtRam1[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controller|oWrDtRam1[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rMem[4][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rMem[4][2]~feeder .extended_lut = "off";
defparam \SpSram1_Pos|rMem[4][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SpSram1_Pos|rMem[4][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y12_N28
dffeas \SpSram1_Pos|rMem[4][2] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\SpSram1_Pos|rMem[4][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(\SpSram1_Pos|rMem[4][8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[4][2] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[4][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N33
cyclonev_lcell_comb \SpSram1_Pos|rMem[6][2]~feeder (
// Equation(s):
// \SpSram1_Pos|rMem[6][2]~feeder_combout  = ( \Controller|oWrDtRam1[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controller|oWrDtRam1[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rMem[6][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rMem[6][2]~feeder .extended_lut = "off";
defparam \SpSram1_Pos|rMem[6][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SpSram1_Pos|rMem[6][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y12_N35
dffeas \SpSram1_Pos|rMem[6][2] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\SpSram1_Pos|rMem[6][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(\SpSram1_Pos|rMem[6][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[6][2] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y12_N50
dffeas \SpSram1_Pos|rMem[5][2] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[5][1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[5][2] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[5][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N48
cyclonev_lcell_comb \SpSram1_Pos|rRdDt~8 (
// Equation(s):
// \SpSram1_Pos|rRdDt~8_combout  = ( \SpSram1_Pos|rMem[5][2]~q  & ( \Controller|oAddrRam_pos[0]~0_combout  & ( (!\Controller|oAddrRam_pos[1]~1_combout ) # (\SpSram1_Pos|rMem[7][2]~q ) ) ) ) # ( !\SpSram1_Pos|rMem[5][2]~q  & ( 
// \Controller|oAddrRam_pos[0]~0_combout  & ( (\SpSram1_Pos|rMem[7][2]~q  & \Controller|oAddrRam_pos[1]~1_combout ) ) ) ) # ( \SpSram1_Pos|rMem[5][2]~q  & ( !\Controller|oAddrRam_pos[0]~0_combout  & ( (!\Controller|oAddrRam_pos[1]~1_combout  & 
// (\SpSram1_Pos|rMem[4][2]~q )) # (\Controller|oAddrRam_pos[1]~1_combout  & ((\SpSram1_Pos|rMem[6][2]~q ))) ) ) ) # ( !\SpSram1_Pos|rMem[5][2]~q  & ( !\Controller|oAddrRam_pos[0]~0_combout  & ( (!\Controller|oAddrRam_pos[1]~1_combout  & 
// (\SpSram1_Pos|rMem[4][2]~q )) # (\Controller|oAddrRam_pos[1]~1_combout  & ((\SpSram1_Pos|rMem[6][2]~q ))) ) ) )

	.dataa(!\SpSram1_Pos|rMem[7][2]~q ),
	.datab(!\SpSram1_Pos|rMem[4][2]~q ),
	.datac(!\SpSram1_Pos|rMem[6][2]~q ),
	.datad(!\Controller|oAddrRam_pos[1]~1_combout ),
	.datae(!\SpSram1_Pos|rMem[5][2]~q ),
	.dataf(!\Controller|oAddrRam_pos[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rRdDt~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rRdDt~8 .extended_lut = "off";
defparam \SpSram1_Pos|rRdDt~8 .lut_mask = 64'h330F330F0055FF55;
defparam \SpSram1_Pos|rRdDt~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y12_N8
dffeas \SpSram1_Pos|rMem[1][2] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[1][9]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[1][2] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y12_N41
dffeas \SpSram1_Pos|rMem[2][2] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[2][10]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[2][2] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[2][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N6
cyclonev_lcell_comb \SpSram1_Pos|rRdDt~9 (
// Equation(s):
// \SpSram1_Pos|rRdDt~9_combout  = ( \SpSram1_Pos|rMem[1][2]~q  & ( \SpSram1_Pos|rMem[2][2]~q  & ( (!\SpSram1_Pos|rRdDt[2]~2_combout  & (((!\SpSram1_Pos|rRdDt[2]~3_combout )) # (\SpSram1_Pos|rMem[3][2]~q ))) # (\SpSram1_Pos|rRdDt[2]~2_combout  & 
// (((\SpSram1_Pos|rRdDt~8_combout ) # (\SpSram1_Pos|rRdDt[2]~3_combout )))) ) ) ) # ( !\SpSram1_Pos|rMem[1][2]~q  & ( \SpSram1_Pos|rMem[2][2]~q  & ( (!\SpSram1_Pos|rRdDt[2]~2_combout  & (\SpSram1_Pos|rMem[3][2]~q  & (\SpSram1_Pos|rRdDt[2]~3_combout ))) # 
// (\SpSram1_Pos|rRdDt[2]~2_combout  & (((\SpSram1_Pos|rRdDt~8_combout ) # (\SpSram1_Pos|rRdDt[2]~3_combout )))) ) ) ) # ( \SpSram1_Pos|rMem[1][2]~q  & ( !\SpSram1_Pos|rMem[2][2]~q  & ( (!\SpSram1_Pos|rRdDt[2]~2_combout  & (((!\SpSram1_Pos|rRdDt[2]~3_combout 
// )) # (\SpSram1_Pos|rMem[3][2]~q ))) # (\SpSram1_Pos|rRdDt[2]~2_combout  & (((!\SpSram1_Pos|rRdDt[2]~3_combout  & \SpSram1_Pos|rRdDt~8_combout )))) ) ) ) # ( !\SpSram1_Pos|rMem[1][2]~q  & ( !\SpSram1_Pos|rMem[2][2]~q  & ( (!\SpSram1_Pos|rRdDt[2]~2_combout  
// & (\SpSram1_Pos|rMem[3][2]~q  & (\SpSram1_Pos|rRdDt[2]~3_combout ))) # (\SpSram1_Pos|rRdDt[2]~2_combout  & (((!\SpSram1_Pos|rRdDt[2]~3_combout  & \SpSram1_Pos|rRdDt~8_combout )))) ) ) )

	.dataa(!\SpSram1_Pos|rRdDt[2]~2_combout ),
	.datab(!\SpSram1_Pos|rMem[3][2]~q ),
	.datac(!\SpSram1_Pos|rRdDt[2]~3_combout ),
	.datad(!\SpSram1_Pos|rRdDt~8_combout ),
	.datae(!\SpSram1_Pos|rMem[1][2]~q ),
	.dataf(!\SpSram1_Pos|rMem[2][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rRdDt~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rRdDt~9 .extended_lut = "off";
defparam \SpSram1_Pos|rRdDt~9 .lut_mask = 64'h0252A2F20757A7F7;
defparam \SpSram1_Pos|rRdDt~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N39
cyclonev_lcell_comb \SpSram1_Pos|rRdDt[2]~SCLR_LUT (
// Equation(s):
// \SpSram1_Pos|rRdDt[2]~SCLR_LUT_combout  = ( \SpSram1_Pos|rRdDt~9_combout  & ( \iRsn~input_o  ) )

	.dataa(!\iRsn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SpSram1_Pos|rRdDt~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rRdDt[2]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rRdDt[2]~SCLR_LUT .extended_lut = "off";
defparam \SpSram1_Pos|rRdDt[2]~SCLR_LUT .lut_mask = 64'h0000000055555555;
defparam \SpSram1_Pos|rRdDt[2]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N45
cyclonev_lcell_comb \Controller|oWrDtRam1[3]~3 (
// Equation(s):
// \Controller|oWrDtRam1[3]~3_combout  = (\Controller|oCsnRam1~0_combout  & (\Controller|oCsnRam2~2_combout  & \iWrDtRam[3]~input_o ))

	.dataa(!\Controller|oCsnRam1~0_combout ),
	.datab(!\Controller|oCsnRam2~2_combout ),
	.datac(gnd),
	.datad(!\iWrDtRam[3]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|oWrDtRam1[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|oWrDtRam1[3]~3 .extended_lut = "off";
defparam \Controller|oWrDtRam1[3]~3 .lut_mask = 64'h0011001100110011;
defparam \Controller|oWrDtRam1[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N27
cyclonev_lcell_comb \SpSram1_Pos|rMem[7][3]~feeder (
// Equation(s):
// \SpSram1_Pos|rMem[7][3]~feeder_combout  = ( \Controller|oWrDtRam1[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controller|oWrDtRam1[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rMem[7][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rMem[7][3]~feeder .extended_lut = "off";
defparam \SpSram1_Pos|rMem[7][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SpSram1_Pos|rMem[7][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y11_N28
dffeas \SpSram1_Pos|rMem[7][3] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\SpSram1_Pos|rMem[7][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(\SpSram1_Pos|rMem[7][2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[7][3] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[7][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N15
cyclonev_lcell_comb \SpSram1_Pos|rMem[4][3]~feeder (
// Equation(s):
// \SpSram1_Pos|rMem[4][3]~feeder_combout  = ( \Controller|oWrDtRam1[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controller|oWrDtRam1[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rMem[4][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rMem[4][3]~feeder .extended_lut = "off";
defparam \SpSram1_Pos|rMem[4][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SpSram1_Pos|rMem[4][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y11_N16
dffeas \SpSram1_Pos|rMem[4][3] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\SpSram1_Pos|rMem[4][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(\SpSram1_Pos|rMem[4][8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[4][3] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[4][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N33
cyclonev_lcell_comb \SpSram1_Pos|rMem[6][3]~feeder (
// Equation(s):
// \SpSram1_Pos|rMem[6][3]~feeder_combout  = ( \Controller|oWrDtRam1[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controller|oWrDtRam1[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rMem[6][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rMem[6][3]~feeder .extended_lut = "off";
defparam \SpSram1_Pos|rMem[6][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SpSram1_Pos|rMem[6][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y11_N35
dffeas \SpSram1_Pos|rMem[6][3] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\SpSram1_Pos|rMem[6][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(\SpSram1_Pos|rMem[6][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[6][3] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y11_N17
dffeas \SpSram1_Pos|rMem[5][3] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[5][1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[5][3] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[5][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N15
cyclonev_lcell_comb \SpSram1_Pos|rRdDt~10 (
// Equation(s):
// \SpSram1_Pos|rRdDt~10_combout  = ( \SpSram1_Pos|rMem[5][3]~q  & ( \Controller|oAddrRam_pos[0]~0_combout  & ( (!\Controller|oAddrRam_pos[1]~1_combout ) # (\SpSram1_Pos|rMem[7][3]~q ) ) ) ) # ( !\SpSram1_Pos|rMem[5][3]~q  & ( 
// \Controller|oAddrRam_pos[0]~0_combout  & ( (\Controller|oAddrRam_pos[1]~1_combout  & \SpSram1_Pos|rMem[7][3]~q ) ) ) ) # ( \SpSram1_Pos|rMem[5][3]~q  & ( !\Controller|oAddrRam_pos[0]~0_combout  & ( (!\Controller|oAddrRam_pos[1]~1_combout  & 
// (\SpSram1_Pos|rMem[4][3]~q )) # (\Controller|oAddrRam_pos[1]~1_combout  & ((\SpSram1_Pos|rMem[6][3]~q ))) ) ) ) # ( !\SpSram1_Pos|rMem[5][3]~q  & ( !\Controller|oAddrRam_pos[0]~0_combout  & ( (!\Controller|oAddrRam_pos[1]~1_combout  & 
// (\SpSram1_Pos|rMem[4][3]~q )) # (\Controller|oAddrRam_pos[1]~1_combout  & ((\SpSram1_Pos|rMem[6][3]~q ))) ) ) )

	.dataa(!\Controller|oAddrRam_pos[1]~1_combout ),
	.datab(!\SpSram1_Pos|rMem[7][3]~q ),
	.datac(!\SpSram1_Pos|rMem[4][3]~q ),
	.datad(!\SpSram1_Pos|rMem[6][3]~q ),
	.datae(!\SpSram1_Pos|rMem[5][3]~q ),
	.dataf(!\Controller|oAddrRam_pos[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rRdDt~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rRdDt~10 .extended_lut = "off";
defparam \SpSram1_Pos|rRdDt~10 .lut_mask = 64'h0A5F0A5F1111BBBB;
defparam \SpSram1_Pos|rRdDt~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y12_N47
dffeas \SpSram1_Pos|rMem[3][3] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Controller|oWrDtRam1[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(\SpSram1_Pos|rMem[3][13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[3][3] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y12_N14
dffeas \SpSram1_Pos|rMem[1][3] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[1][9]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[1][3] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N54
cyclonev_lcell_comb \SpSram1_Pos|rMem[2][3]~feeder (
// Equation(s):
// \SpSram1_Pos|rMem[2][3]~feeder_combout  = \Controller|oWrDtRam1[3]~3_combout 

	.dataa(gnd),
	.datab(!\Controller|oWrDtRam1[3]~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rMem[2][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rMem[2][3]~feeder .extended_lut = "off";
defparam \SpSram1_Pos|rMem[2][3]~feeder .lut_mask = 64'h3333333333333333;
defparam \SpSram1_Pos|rMem[2][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y12_N55
dffeas \SpSram1_Pos|rMem[2][3] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\SpSram1_Pos|rMem[2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(\SpSram1_Pos|rMem[2][10]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[2][3] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[2][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N12
cyclonev_lcell_comb \SpSram1_Pos|rRdDt~11 (
// Equation(s):
// \SpSram1_Pos|rRdDt~11_combout  = ( \SpSram1_Pos|rMem[1][3]~q  & ( \SpSram1_Pos|rMem[2][3]~q  & ( (!\SpSram1_Pos|rRdDt[2]~2_combout  & (((!\SpSram1_Pos|rRdDt[2]~3_combout ) # (\SpSram1_Pos|rMem[3][3]~q )))) # (\SpSram1_Pos|rRdDt[2]~2_combout  & 
// (((\SpSram1_Pos|rRdDt[2]~3_combout )) # (\SpSram1_Pos|rRdDt~10_combout ))) ) ) ) # ( !\SpSram1_Pos|rMem[1][3]~q  & ( \SpSram1_Pos|rMem[2][3]~q  & ( (!\SpSram1_Pos|rRdDt[2]~2_combout  & (((\SpSram1_Pos|rMem[3][3]~q  & \SpSram1_Pos|rRdDt[2]~3_combout )))) # 
// (\SpSram1_Pos|rRdDt[2]~2_combout  & (((\SpSram1_Pos|rRdDt[2]~3_combout )) # (\SpSram1_Pos|rRdDt~10_combout ))) ) ) ) # ( \SpSram1_Pos|rMem[1][3]~q  & ( !\SpSram1_Pos|rMem[2][3]~q  & ( (!\SpSram1_Pos|rRdDt[2]~2_combout  & 
// (((!\SpSram1_Pos|rRdDt[2]~3_combout ) # (\SpSram1_Pos|rMem[3][3]~q )))) # (\SpSram1_Pos|rRdDt[2]~2_combout  & (\SpSram1_Pos|rRdDt~10_combout  & ((!\SpSram1_Pos|rRdDt[2]~3_combout )))) ) ) ) # ( !\SpSram1_Pos|rMem[1][3]~q  & ( !\SpSram1_Pos|rMem[2][3]~q  & 
// ( (!\SpSram1_Pos|rRdDt[2]~2_combout  & (((\SpSram1_Pos|rMem[3][3]~q  & \SpSram1_Pos|rRdDt[2]~3_combout )))) # (\SpSram1_Pos|rRdDt[2]~2_combout  & (\SpSram1_Pos|rRdDt~10_combout  & ((!\SpSram1_Pos|rRdDt[2]~3_combout )))) ) ) )

	.dataa(!\SpSram1_Pos|rRdDt~10_combout ),
	.datab(!\SpSram1_Pos|rRdDt[2]~2_combout ),
	.datac(!\SpSram1_Pos|rMem[3][3]~q ),
	.datad(!\SpSram1_Pos|rRdDt[2]~3_combout ),
	.datae(!\SpSram1_Pos|rMem[1][3]~q ),
	.dataf(!\SpSram1_Pos|rMem[2][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rRdDt~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rRdDt~11 .extended_lut = "off";
defparam \SpSram1_Pos|rRdDt~11 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \SpSram1_Pos|rRdDt~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N57
cyclonev_lcell_comb \SpSram1_Pos|rRdDt[3]~SCLR_LUT (
// Equation(s):
// \SpSram1_Pos|rRdDt[3]~SCLR_LUT_combout  = ( \SpSram1_Pos|rRdDt~11_combout  & ( \iRsn~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iRsn~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SpSram1_Pos|rRdDt~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rRdDt[3]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rRdDt[3]~SCLR_LUT .extended_lut = "off";
defparam \SpSram1_Pos|rRdDt[3]~SCLR_LUT .lut_mask = 64'h000000000F0F0F0F;
defparam \SpSram1_Pos|rRdDt[3]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N18
cyclonev_lcell_comb \Controller|oWrDtRam1[4]~4 (
// Equation(s):
// \Controller|oWrDtRam1[4]~4_combout  = (\iWrDtRam[4]~input_o  & (\Controller|oCsnRam2~2_combout  & \Controller|oCsnRam1~0_combout ))

	.dataa(gnd),
	.datab(!\iWrDtRam[4]~input_o ),
	.datac(!\Controller|oCsnRam2~2_combout ),
	.datad(!\Controller|oCsnRam1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|oWrDtRam1[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|oWrDtRam1[4]~4 .extended_lut = "off";
defparam \Controller|oWrDtRam1[4]~4 .lut_mask = 64'h0003000300030003;
defparam \Controller|oWrDtRam1[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y11_N38
dffeas \SpSram1_Pos|rMem[3][4] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[3][13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[3][4] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y11_N17
dffeas \SpSram1_Pos|rMem[1][4] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[1][9]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[1][4] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y12_N59
dffeas \SpSram1_Pos|rMem[6][4] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[6][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[6][4] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[6][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N6
cyclonev_lcell_comb \SpSram1_Pos|rMem[4][4]~feeder (
// Equation(s):
// \SpSram1_Pos|rMem[4][4]~feeder_combout  = ( \Controller|oWrDtRam1[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controller|oWrDtRam1[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rMem[4][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rMem[4][4]~feeder .extended_lut = "off";
defparam \SpSram1_Pos|rMem[4][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SpSram1_Pos|rMem[4][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y11_N7
dffeas \SpSram1_Pos|rMem[4][4] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\SpSram1_Pos|rMem[4][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(\SpSram1_Pos|rMem[4][8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[4][4] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[4][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N42
cyclonev_lcell_comb \SpSram1_Pos|rMem[7][4]~feeder (
// Equation(s):
// \SpSram1_Pos|rMem[7][4]~feeder_combout  = ( \Controller|oWrDtRam1[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controller|oWrDtRam1[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rMem[7][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rMem[7][4]~feeder .extended_lut = "off";
defparam \SpSram1_Pos|rMem[7][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SpSram1_Pos|rMem[7][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y11_N44
dffeas \SpSram1_Pos|rMem[7][4] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\SpSram1_Pos|rMem[7][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(\SpSram1_Pos|rMem[7][2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[7][4] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y11_N50
dffeas \SpSram1_Pos|rMem[5][4] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[5][1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[5][4] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[5][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N48
cyclonev_lcell_comb \SpSram1_Pos|rRdDt~12 (
// Equation(s):
// \SpSram1_Pos|rRdDt~12_combout  = ( \SpSram1_Pos|rMem[5][4]~q  & ( \Controller|oAddrRam_pos[0]~0_combout  & ( (!\Controller|oAddrRam_pos[1]~1_combout ) # (\SpSram1_Pos|rMem[7][4]~q ) ) ) ) # ( !\SpSram1_Pos|rMem[5][4]~q  & ( 
// \Controller|oAddrRam_pos[0]~0_combout  & ( (\Controller|oAddrRam_pos[1]~1_combout  & \SpSram1_Pos|rMem[7][4]~q ) ) ) ) # ( \SpSram1_Pos|rMem[5][4]~q  & ( !\Controller|oAddrRam_pos[0]~0_combout  & ( (!\Controller|oAddrRam_pos[1]~1_combout  & 
// ((\SpSram1_Pos|rMem[4][4]~q ))) # (\Controller|oAddrRam_pos[1]~1_combout  & (\SpSram1_Pos|rMem[6][4]~q )) ) ) ) # ( !\SpSram1_Pos|rMem[5][4]~q  & ( !\Controller|oAddrRam_pos[0]~0_combout  & ( (!\Controller|oAddrRam_pos[1]~1_combout  & 
// ((\SpSram1_Pos|rMem[4][4]~q ))) # (\Controller|oAddrRam_pos[1]~1_combout  & (\SpSram1_Pos|rMem[6][4]~q )) ) ) )

	.dataa(!\SpSram1_Pos|rMem[6][4]~q ),
	.datab(!\Controller|oAddrRam_pos[1]~1_combout ),
	.datac(!\SpSram1_Pos|rMem[4][4]~q ),
	.datad(!\SpSram1_Pos|rMem[7][4]~q ),
	.datae(!\SpSram1_Pos|rMem[5][4]~q ),
	.dataf(!\Controller|oAddrRam_pos[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rRdDt~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rRdDt~12 .extended_lut = "off";
defparam \SpSram1_Pos|rRdDt~12 .lut_mask = 64'h1D1D1D1D0033CCFF;
defparam \SpSram1_Pos|rRdDt~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y11_N20
dffeas \SpSram1_Pos|rMem[2][4] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Controller|oWrDtRam1[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(\SpSram1_Pos|rMem[2][10]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[2][4] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[2][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N9
cyclonev_lcell_comb \SpSram1_Pos|rRdDt~13 (
// Equation(s):
// \SpSram1_Pos|rRdDt~13_combout  = ( \SpSram1_Pos|rRdDt~12_combout  & ( \SpSram1_Pos|rMem[2][4]~q  & ( ((!\SpSram1_Pos|rRdDt[2]~3_combout  & ((\SpSram1_Pos|rMem[1][4]~q ))) # (\SpSram1_Pos|rRdDt[2]~3_combout  & (\SpSram1_Pos|rMem[3][4]~q ))) # 
// (\SpSram1_Pos|rRdDt[2]~2_combout ) ) ) ) # ( !\SpSram1_Pos|rRdDt~12_combout  & ( \SpSram1_Pos|rMem[2][4]~q  & ( (!\SpSram1_Pos|rRdDt[2]~2_combout  & ((!\SpSram1_Pos|rRdDt[2]~3_combout  & ((\SpSram1_Pos|rMem[1][4]~q ))) # (\SpSram1_Pos|rRdDt[2]~3_combout  
// & (\SpSram1_Pos|rMem[3][4]~q )))) # (\SpSram1_Pos|rRdDt[2]~2_combout  & (((\SpSram1_Pos|rRdDt[2]~3_combout )))) ) ) ) # ( \SpSram1_Pos|rRdDt~12_combout  & ( !\SpSram1_Pos|rMem[2][4]~q  & ( (!\SpSram1_Pos|rRdDt[2]~2_combout  & 
// ((!\SpSram1_Pos|rRdDt[2]~3_combout  & ((\SpSram1_Pos|rMem[1][4]~q ))) # (\SpSram1_Pos|rRdDt[2]~3_combout  & (\SpSram1_Pos|rMem[3][4]~q )))) # (\SpSram1_Pos|rRdDt[2]~2_combout  & (((!\SpSram1_Pos|rRdDt[2]~3_combout )))) ) ) ) # ( 
// !\SpSram1_Pos|rRdDt~12_combout  & ( !\SpSram1_Pos|rMem[2][4]~q  & ( (!\SpSram1_Pos|rRdDt[2]~2_combout  & ((!\SpSram1_Pos|rRdDt[2]~3_combout  & ((\SpSram1_Pos|rMem[1][4]~q ))) # (\SpSram1_Pos|rRdDt[2]~3_combout  & (\SpSram1_Pos|rMem[3][4]~q )))) ) ) )

	.dataa(!\SpSram1_Pos|rMem[3][4]~q ),
	.datab(!\SpSram1_Pos|rRdDt[2]~2_combout ),
	.datac(!\SpSram1_Pos|rMem[1][4]~q ),
	.datad(!\SpSram1_Pos|rRdDt[2]~3_combout ),
	.datae(!\SpSram1_Pos|rRdDt~12_combout ),
	.dataf(!\SpSram1_Pos|rMem[2][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rRdDt~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rRdDt~13 .extended_lut = "off";
defparam \SpSram1_Pos|rRdDt~13 .lut_mask = 64'h0C443F440C773F77;
defparam \SpSram1_Pos|rRdDt~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N36
cyclonev_lcell_comb \SpSram1_Pos|rRdDt[4]~SCLR_LUT (
// Equation(s):
// \SpSram1_Pos|rRdDt[4]~SCLR_LUT_combout  = (\iRsn~input_o  & \SpSram1_Pos|rRdDt~13_combout )

	.dataa(!\iRsn~input_o ),
	.datab(!\SpSram1_Pos|rRdDt~13_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rRdDt[4]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rRdDt[4]~SCLR_LUT .extended_lut = "off";
defparam \SpSram1_Pos|rRdDt[4]~SCLR_LUT .lut_mask = 64'h1111111111111111;
defparam \SpSram1_Pos|rRdDt[4]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N36
cyclonev_lcell_comb \Controller|oWrDtRam1[5]~5 (
// Equation(s):
// \Controller|oWrDtRam1[5]~5_combout  = ( \Controller|oCsnRam2~2_combout  & ( (\Controller|oCsnRam1~0_combout  & \iWrDtRam[5]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Controller|oCsnRam1~0_combout ),
	.datad(!\iWrDtRam[5]~input_o ),
	.datae(gnd),
	.dataf(!\Controller|oCsnRam2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|oWrDtRam1[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|oWrDtRam1[5]~5 .extended_lut = "off";
defparam \Controller|oWrDtRam1[5]~5 .lut_mask = 64'h00000000000F000F;
defparam \Controller|oWrDtRam1[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y11_N23
dffeas \SpSram1_Pos|rMem[2][5] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[2][10]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[2][5] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y11_N25
dffeas \SpSram1_Pos|rMem[3][5] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[3][13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[3][5] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[3][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N30
cyclonev_lcell_comb \SpSram1_Pos|rMem[6][5]~feeder (
// Equation(s):
// \SpSram1_Pos|rMem[6][5]~feeder_combout  = ( \Controller|oWrDtRam1[5]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controller|oWrDtRam1[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rMem[6][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rMem[6][5]~feeder .extended_lut = "off";
defparam \SpSram1_Pos|rMem[6][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SpSram1_Pos|rMem[6][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y12_N31
dffeas \SpSram1_Pos|rMem[6][5] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\SpSram1_Pos|rMem[6][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(\SpSram1_Pos|rMem[6][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[6][5] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y11_N13
dffeas \SpSram1_Pos|rMem[4][5] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[4][8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[4][5] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[4][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y11_N58
dffeas \SpSram1_Pos|rMem[7][5] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[7][2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[7][5] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y11_N26
dffeas \SpSram1_Pos|rMem[5][5] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[5][1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[5][5] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[5][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N24
cyclonev_lcell_comb \SpSram1_Pos|rRdDt~14 (
// Equation(s):
// \SpSram1_Pos|rRdDt~14_combout  = ( \SpSram1_Pos|rMem[5][5]~q  & ( \Controller|oAddrRam_pos[0]~0_combout  & ( (!\Controller|oAddrRam_pos[1]~1_combout ) # (\SpSram1_Pos|rMem[7][5]~q ) ) ) ) # ( !\SpSram1_Pos|rMem[5][5]~q  & ( 
// \Controller|oAddrRam_pos[0]~0_combout  & ( (\SpSram1_Pos|rMem[7][5]~q  & \Controller|oAddrRam_pos[1]~1_combout ) ) ) ) # ( \SpSram1_Pos|rMem[5][5]~q  & ( !\Controller|oAddrRam_pos[0]~0_combout  & ( (!\Controller|oAddrRam_pos[1]~1_combout  & 
// ((\SpSram1_Pos|rMem[4][5]~q ))) # (\Controller|oAddrRam_pos[1]~1_combout  & (\SpSram1_Pos|rMem[6][5]~q )) ) ) ) # ( !\SpSram1_Pos|rMem[5][5]~q  & ( !\Controller|oAddrRam_pos[0]~0_combout  & ( (!\Controller|oAddrRam_pos[1]~1_combout  & 
// ((\SpSram1_Pos|rMem[4][5]~q ))) # (\Controller|oAddrRam_pos[1]~1_combout  & (\SpSram1_Pos|rMem[6][5]~q )) ) ) )

	.dataa(!\SpSram1_Pos|rMem[6][5]~q ),
	.datab(!\SpSram1_Pos|rMem[4][5]~q ),
	.datac(!\SpSram1_Pos|rMem[7][5]~q ),
	.datad(!\Controller|oAddrRam_pos[1]~1_combout ),
	.datae(!\SpSram1_Pos|rMem[5][5]~q ),
	.dataf(!\Controller|oAddrRam_pos[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rRdDt~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rRdDt~14 .extended_lut = "off";
defparam \SpSram1_Pos|rRdDt~14 .lut_mask = 64'h33553355000FFF0F;
defparam \SpSram1_Pos|rRdDt~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y11_N32
dffeas \SpSram1_Pos|rMem[1][5] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[1][9]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[1][5] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N30
cyclonev_lcell_comb \SpSram1_Pos|rRdDt~15 (
// Equation(s):
// \SpSram1_Pos|rRdDt~15_combout  = ( \SpSram1_Pos|rMem[1][5]~q  & ( \SpSram1_Pos|rRdDt[2]~2_combout  & ( (!\SpSram1_Pos|rRdDt[2]~3_combout  & ((\SpSram1_Pos|rRdDt~14_combout ))) # (\SpSram1_Pos|rRdDt[2]~3_combout  & (\SpSram1_Pos|rMem[2][5]~q )) ) ) ) # ( 
// !\SpSram1_Pos|rMem[1][5]~q  & ( \SpSram1_Pos|rRdDt[2]~2_combout  & ( (!\SpSram1_Pos|rRdDt[2]~3_combout  & ((\SpSram1_Pos|rRdDt~14_combout ))) # (\SpSram1_Pos|rRdDt[2]~3_combout  & (\SpSram1_Pos|rMem[2][5]~q )) ) ) ) # ( \SpSram1_Pos|rMem[1][5]~q  & ( 
// !\SpSram1_Pos|rRdDt[2]~2_combout  & ( (!\SpSram1_Pos|rRdDt[2]~3_combout ) # (\SpSram1_Pos|rMem[3][5]~q ) ) ) ) # ( !\SpSram1_Pos|rMem[1][5]~q  & ( !\SpSram1_Pos|rRdDt[2]~2_combout  & ( (\SpSram1_Pos|rMem[3][5]~q  & \SpSram1_Pos|rRdDt[2]~3_combout ) ) ) )

	.dataa(!\SpSram1_Pos|rMem[2][5]~q ),
	.datab(!\SpSram1_Pos|rMem[3][5]~q ),
	.datac(!\SpSram1_Pos|rRdDt[2]~3_combout ),
	.datad(!\SpSram1_Pos|rRdDt~14_combout ),
	.datae(!\SpSram1_Pos|rMem[1][5]~q ),
	.dataf(!\SpSram1_Pos|rRdDt[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rRdDt~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rRdDt~15 .extended_lut = "off";
defparam \SpSram1_Pos|rRdDt~15 .lut_mask = 64'h0303F3F305F505F5;
defparam \SpSram1_Pos|rRdDt~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N21
cyclonev_lcell_comb \SpSram1_Pos|rRdDt[5]~SCLR_LUT (
// Equation(s):
// \SpSram1_Pos|rRdDt[5]~SCLR_LUT_combout  = ( \SpSram1_Pos|rRdDt~15_combout  & ( \iRsn~input_o  ) )

	.dataa(!\iRsn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SpSram1_Pos|rRdDt~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rRdDt[5]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rRdDt[5]~SCLR_LUT .extended_lut = "off";
defparam \SpSram1_Pos|rRdDt[5]~SCLR_LUT .lut_mask = 64'h0000000055555555;
defparam \SpSram1_Pos|rRdDt[5]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N0
cyclonev_lcell_comb \Controller|oWrDtRam1[6]~6 (
// Equation(s):
// \Controller|oWrDtRam1[6]~6_combout  = ( \Controller|oCsnRam2~2_combout  & ( (\iWrDtRam[6]~input_o  & \Controller|oCsnRam1~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iWrDtRam[6]~input_o ),
	.datad(!\Controller|oCsnRam1~0_combout ),
	.datae(gnd),
	.dataf(!\Controller|oCsnRam2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|oWrDtRam1[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|oWrDtRam1[6]~6 .extended_lut = "off";
defparam \Controller|oWrDtRam1[6]~6 .lut_mask = 64'h00000000000F000F;
defparam \Controller|oWrDtRam1[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y11_N50
dffeas \SpSram1_Pos|rMem[2][6] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[2][10]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[2][6] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y11_N41
dffeas \SpSram1_Pos|rMem[3][6] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[3][13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[3][6] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y11_N56
dffeas \SpSram1_Pos|rMem[1][6] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[1][9]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[1][6] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[1][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N12
cyclonev_lcell_comb \SpSram1_Pos|rMem[6][6]~feeder (
// Equation(s):
// \SpSram1_Pos|rMem[6][6]~feeder_combout  = ( \Controller|oWrDtRam1[6]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controller|oWrDtRam1[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rMem[6][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rMem[6][6]~feeder .extended_lut = "off";
defparam \SpSram1_Pos|rMem[6][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SpSram1_Pos|rMem[6][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y11_N13
dffeas \SpSram1_Pos|rMem[6][6] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\SpSram1_Pos|rMem[6][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(\SpSram1_Pos|rMem[6][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[6][6] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[6][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y11_N11
dffeas \SpSram1_Pos|rMem[4][6] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[4][8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[4][6] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y11_N46
dffeas \SpSram1_Pos|rMem[7][6] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[7][2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[7][6] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y11_N32
dffeas \SpSram1_Pos|rMem[5][6] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[5][1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[5][6] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[5][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N30
cyclonev_lcell_comb \SpSram1_Pos|rRdDt~16 (
// Equation(s):
// \SpSram1_Pos|rRdDt~16_combout  = ( \SpSram1_Pos|rMem[5][6]~q  & ( \Controller|oAddrRam_pos[0]~0_combout  & ( (!\Controller|oAddrRam_pos[1]~1_combout ) # (\SpSram1_Pos|rMem[7][6]~q ) ) ) ) # ( !\SpSram1_Pos|rMem[5][6]~q  & ( 
// \Controller|oAddrRam_pos[0]~0_combout  & ( (\SpSram1_Pos|rMem[7][6]~q  & \Controller|oAddrRam_pos[1]~1_combout ) ) ) ) # ( \SpSram1_Pos|rMem[5][6]~q  & ( !\Controller|oAddrRam_pos[0]~0_combout  & ( (!\Controller|oAddrRam_pos[1]~1_combout  & 
// ((\SpSram1_Pos|rMem[4][6]~q ))) # (\Controller|oAddrRam_pos[1]~1_combout  & (\SpSram1_Pos|rMem[6][6]~q )) ) ) ) # ( !\SpSram1_Pos|rMem[5][6]~q  & ( !\Controller|oAddrRam_pos[0]~0_combout  & ( (!\Controller|oAddrRam_pos[1]~1_combout  & 
// ((\SpSram1_Pos|rMem[4][6]~q ))) # (\Controller|oAddrRam_pos[1]~1_combout  & (\SpSram1_Pos|rMem[6][6]~q )) ) ) )

	.dataa(!\SpSram1_Pos|rMem[6][6]~q ),
	.datab(!\SpSram1_Pos|rMem[4][6]~q ),
	.datac(!\SpSram1_Pos|rMem[7][6]~q ),
	.datad(!\Controller|oAddrRam_pos[1]~1_combout ),
	.datae(!\SpSram1_Pos|rMem[5][6]~q ),
	.dataf(!\Controller|oAddrRam_pos[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rRdDt~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rRdDt~16 .extended_lut = "off";
defparam \SpSram1_Pos|rRdDt~16 .lut_mask = 64'h33553355000FFF0F;
defparam \SpSram1_Pos|rRdDt~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N54
cyclonev_lcell_comb \SpSram1_Pos|rRdDt~17 (
// Equation(s):
// \SpSram1_Pos|rRdDt~17_combout  = ( \SpSram1_Pos|rMem[1][6]~q  & ( \SpSram1_Pos|rRdDt~16_combout  & ( (!\SpSram1_Pos|rRdDt[2]~3_combout ) # ((!\SpSram1_Pos|rRdDt[2]~2_combout  & ((\SpSram1_Pos|rMem[3][6]~q ))) # (\SpSram1_Pos|rRdDt[2]~2_combout  & 
// (\SpSram1_Pos|rMem[2][6]~q ))) ) ) ) # ( !\SpSram1_Pos|rMem[1][6]~q  & ( \SpSram1_Pos|rRdDt~16_combout  & ( (!\SpSram1_Pos|rRdDt[2]~3_combout  & (((\SpSram1_Pos|rRdDt[2]~2_combout )))) # (\SpSram1_Pos|rRdDt[2]~3_combout  & 
// ((!\SpSram1_Pos|rRdDt[2]~2_combout  & ((\SpSram1_Pos|rMem[3][6]~q ))) # (\SpSram1_Pos|rRdDt[2]~2_combout  & (\SpSram1_Pos|rMem[2][6]~q )))) ) ) ) # ( \SpSram1_Pos|rMem[1][6]~q  & ( !\SpSram1_Pos|rRdDt~16_combout  & ( (!\SpSram1_Pos|rRdDt[2]~3_combout  & 
// (((!\SpSram1_Pos|rRdDt[2]~2_combout )))) # (\SpSram1_Pos|rRdDt[2]~3_combout  & ((!\SpSram1_Pos|rRdDt[2]~2_combout  & ((\SpSram1_Pos|rMem[3][6]~q ))) # (\SpSram1_Pos|rRdDt[2]~2_combout  & (\SpSram1_Pos|rMem[2][6]~q )))) ) ) ) # ( !\SpSram1_Pos|rMem[1][6]~q 
//  & ( !\SpSram1_Pos|rRdDt~16_combout  & ( (\SpSram1_Pos|rRdDt[2]~3_combout  & ((!\SpSram1_Pos|rRdDt[2]~2_combout  & ((\SpSram1_Pos|rMem[3][6]~q ))) # (\SpSram1_Pos|rRdDt[2]~2_combout  & (\SpSram1_Pos|rMem[2][6]~q )))) ) ) )

	.dataa(!\SpSram1_Pos|rMem[2][6]~q ),
	.datab(!\SpSram1_Pos|rMem[3][6]~q ),
	.datac(!\SpSram1_Pos|rRdDt[2]~3_combout ),
	.datad(!\SpSram1_Pos|rRdDt[2]~2_combout ),
	.datae(!\SpSram1_Pos|rMem[1][6]~q ),
	.dataf(!\SpSram1_Pos|rRdDt~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rRdDt~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rRdDt~17 .extended_lut = "off";
defparam \SpSram1_Pos|rRdDt~17 .lut_mask = 64'h0305F30503F5F3F5;
defparam \SpSram1_Pos|rRdDt~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N39
cyclonev_lcell_comb \SpSram1_Pos|rRdDt[6]~SCLR_LUT (
// Equation(s):
// \SpSram1_Pos|rRdDt[6]~SCLR_LUT_combout  = ( \SpSram1_Pos|rRdDt~17_combout  & ( \iRsn~input_o  ) )

	.dataa(!\iRsn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SpSram1_Pos|rRdDt~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rRdDt[6]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rRdDt[6]~SCLR_LUT .extended_lut = "off";
defparam \SpSram1_Pos|rRdDt[6]~SCLR_LUT .lut_mask = 64'h0000000055555555;
defparam \SpSram1_Pos|rRdDt[6]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N48
cyclonev_lcell_comb \Controller|oWrDtRam1[7]~7 (
// Equation(s):
// \Controller|oWrDtRam1[7]~7_combout  = (\Controller|oCsnRam2~2_combout  & (\iWrDtRam[7]~input_o  & \Controller|oCsnRam1~0_combout ))

	.dataa(!\Controller|oCsnRam2~2_combout ),
	.datab(!\iWrDtRam[7]~input_o ),
	.datac(!\Controller|oCsnRam1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|oWrDtRam1[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|oWrDtRam1[7]~7 .extended_lut = "off";
defparam \Controller|oWrDtRam1[7]~7 .lut_mask = 64'h0101010101010101;
defparam \Controller|oWrDtRam1[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y11_N5
dffeas \SpSram1_Pos|rMem[2][7] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[2][10]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[2][7] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y11_N8
dffeas \SpSram1_Pos|rMem[3][7] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[3][13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[3][7] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y11_N44
dffeas \SpSram1_Pos|rMem[1][7] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[1][9]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[1][7] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[1][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N57
cyclonev_lcell_comb \SpSram1_Pos|rMem[6][7]~feeder (
// Equation(s):
// \SpSram1_Pos|rMem[6][7]~feeder_combout  = ( \Controller|oWrDtRam1[7]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controller|oWrDtRam1[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rMem[6][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rMem[6][7]~feeder .extended_lut = "off";
defparam \SpSram1_Pos|rMem[6][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SpSram1_Pos|rMem[6][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y11_N58
dffeas \SpSram1_Pos|rMem[6][7] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\SpSram1_Pos|rMem[6][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(\SpSram1_Pos|rMem[6][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[6][7] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[6][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N12
cyclonev_lcell_comb \SpSram1_Pos|rMem[4][7]~feeder (
// Equation(s):
// \SpSram1_Pos|rMem[4][7]~feeder_combout  = \Controller|oWrDtRam1[7]~7_combout 

	.dataa(gnd),
	.datab(!\Controller|oWrDtRam1[7]~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rMem[4][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rMem[4][7]~feeder .extended_lut = "off";
defparam \SpSram1_Pos|rMem[4][7]~feeder .lut_mask = 64'h3333333333333333;
defparam \SpSram1_Pos|rMem[4][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y11_N14
dffeas \SpSram1_Pos|rMem[4][7] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\SpSram1_Pos|rMem[4][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(\SpSram1_Pos|rMem[4][8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[4][7] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y11_N20
dffeas \SpSram1_Pos|rMem[7][7] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[7][2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[7][7] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y11_N38
dffeas \SpSram1_Pos|rMem[5][7] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[5][1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[5][7] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[5][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N36
cyclonev_lcell_comb \SpSram1_Pos|rRdDt~18 (
// Equation(s):
// \SpSram1_Pos|rRdDt~18_combout  = ( \SpSram1_Pos|rMem[5][7]~q  & ( \Controller|oAddrRam_pos[0]~0_combout  & ( (!\Controller|oAddrRam_pos[1]~1_combout ) # (\SpSram1_Pos|rMem[7][7]~q ) ) ) ) # ( !\SpSram1_Pos|rMem[5][7]~q  & ( 
// \Controller|oAddrRam_pos[0]~0_combout  & ( (\SpSram1_Pos|rMem[7][7]~q  & \Controller|oAddrRam_pos[1]~1_combout ) ) ) ) # ( \SpSram1_Pos|rMem[5][7]~q  & ( !\Controller|oAddrRam_pos[0]~0_combout  & ( (!\Controller|oAddrRam_pos[1]~1_combout  & 
// ((\SpSram1_Pos|rMem[4][7]~q ))) # (\Controller|oAddrRam_pos[1]~1_combout  & (\SpSram1_Pos|rMem[6][7]~q )) ) ) ) # ( !\SpSram1_Pos|rMem[5][7]~q  & ( !\Controller|oAddrRam_pos[0]~0_combout  & ( (!\Controller|oAddrRam_pos[1]~1_combout  & 
// ((\SpSram1_Pos|rMem[4][7]~q ))) # (\Controller|oAddrRam_pos[1]~1_combout  & (\SpSram1_Pos|rMem[6][7]~q )) ) ) )

	.dataa(!\SpSram1_Pos|rMem[6][7]~q ),
	.datab(!\SpSram1_Pos|rMem[4][7]~q ),
	.datac(!\SpSram1_Pos|rMem[7][7]~q ),
	.datad(!\Controller|oAddrRam_pos[1]~1_combout ),
	.datae(!\SpSram1_Pos|rMem[5][7]~q ),
	.dataf(!\Controller|oAddrRam_pos[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rRdDt~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rRdDt~18 .extended_lut = "off";
defparam \SpSram1_Pos|rRdDt~18 .lut_mask = 64'h33553355000FFF0F;
defparam \SpSram1_Pos|rRdDt~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N42
cyclonev_lcell_comb \SpSram1_Pos|rRdDt~19 (
// Equation(s):
// \SpSram1_Pos|rRdDt~19_combout  = ( \SpSram1_Pos|rMem[1][7]~q  & ( \SpSram1_Pos|rRdDt~18_combout  & ( (!\SpSram1_Pos|rRdDt[2]~3_combout ) # ((!\SpSram1_Pos|rRdDt[2]~2_combout  & ((\SpSram1_Pos|rMem[3][7]~q ))) # (\SpSram1_Pos|rRdDt[2]~2_combout  & 
// (\SpSram1_Pos|rMem[2][7]~q ))) ) ) ) # ( !\SpSram1_Pos|rMem[1][7]~q  & ( \SpSram1_Pos|rRdDt~18_combout  & ( (!\SpSram1_Pos|rRdDt[2]~3_combout  & (((\SpSram1_Pos|rRdDt[2]~2_combout )))) # (\SpSram1_Pos|rRdDt[2]~3_combout  & 
// ((!\SpSram1_Pos|rRdDt[2]~2_combout  & ((\SpSram1_Pos|rMem[3][7]~q ))) # (\SpSram1_Pos|rRdDt[2]~2_combout  & (\SpSram1_Pos|rMem[2][7]~q )))) ) ) ) # ( \SpSram1_Pos|rMem[1][7]~q  & ( !\SpSram1_Pos|rRdDt~18_combout  & ( (!\SpSram1_Pos|rRdDt[2]~3_combout  & 
// (((!\SpSram1_Pos|rRdDt[2]~2_combout )))) # (\SpSram1_Pos|rRdDt[2]~3_combout  & ((!\SpSram1_Pos|rRdDt[2]~2_combout  & ((\SpSram1_Pos|rMem[3][7]~q ))) # (\SpSram1_Pos|rRdDt[2]~2_combout  & (\SpSram1_Pos|rMem[2][7]~q )))) ) ) ) # ( !\SpSram1_Pos|rMem[1][7]~q 
//  & ( !\SpSram1_Pos|rRdDt~18_combout  & ( (\SpSram1_Pos|rRdDt[2]~3_combout  & ((!\SpSram1_Pos|rRdDt[2]~2_combout  & ((\SpSram1_Pos|rMem[3][7]~q ))) # (\SpSram1_Pos|rRdDt[2]~2_combout  & (\SpSram1_Pos|rMem[2][7]~q )))) ) ) )

	.dataa(!\SpSram1_Pos|rMem[2][7]~q ),
	.datab(!\SpSram1_Pos|rMem[3][7]~q ),
	.datac(!\SpSram1_Pos|rRdDt[2]~3_combout ),
	.datad(!\SpSram1_Pos|rRdDt[2]~2_combout ),
	.datae(!\SpSram1_Pos|rMem[1][7]~q ),
	.dataf(!\SpSram1_Pos|rRdDt~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rRdDt~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rRdDt~19 .extended_lut = "off";
defparam \SpSram1_Pos|rRdDt~19 .lut_mask = 64'h0305F30503F5F3F5;
defparam \SpSram1_Pos|rRdDt~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N3
cyclonev_lcell_comb \SpSram1_Pos|rRdDt[7]~SCLR_LUT (
// Equation(s):
// \SpSram1_Pos|rRdDt[7]~SCLR_LUT_combout  = ( \SpSram1_Pos|rRdDt~19_combout  & ( \iRsn~input_o  ) )

	.dataa(!\iRsn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SpSram1_Pos|rRdDt~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rRdDt[7]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rRdDt[7]~SCLR_LUT .extended_lut = "off";
defparam \SpSram1_Pos|rRdDt[7]~SCLR_LUT .lut_mask = 64'h0000000055555555;
defparam \SpSram1_Pos|rRdDt[7]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N21
cyclonev_lcell_comb \Controller|oWrDtRam1[8]~8 (
// Equation(s):
// \Controller|oWrDtRam1[8]~8_combout  = ( \iWrDtRam[8]~input_o  & ( (\Controller|oCsnRam1~0_combout  & \Controller|oCsnRam2~2_combout ) ) )

	.dataa(!\Controller|oCsnRam1~0_combout ),
	.datab(!\Controller|oCsnRam2~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iWrDtRam[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|oWrDtRam1[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|oWrDtRam1[8]~8 .extended_lut = "off";
defparam \Controller|oWrDtRam1[8]~8 .lut_mask = 64'h0000000011111111;
defparam \Controller|oWrDtRam1[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y12_N2
dffeas \SpSram1_Pos|rMem[3][8] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[3][13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[3][8] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y12_N19
dffeas \SpSram1_Pos|rMem[2][8] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[2][10]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[2][8] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y12_N25
dffeas \SpSram1_Pos|rMem[6][8] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[6][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[6][8] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[6][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y12_N14
dffeas \SpSram1_Pos|rMem[4][8] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[4][8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[4][8] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[4][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y12_N38
dffeas \SpSram1_Pos|rMem[7][8] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[7][2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[7][8] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[7][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y12_N32
dffeas \SpSram1_Pos|rMem[5][8] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[5][1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[5][8] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[5][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N30
cyclonev_lcell_comb \SpSram1_Pos|rRdDt~20 (
// Equation(s):
// \SpSram1_Pos|rRdDt~20_combout  = ( \SpSram1_Pos|rMem[5][8]~q  & ( \Controller|oAddrRam_pos[0]~0_combout  & ( (!\Controller|oAddrRam_pos[1]~1_combout ) # (\SpSram1_Pos|rMem[7][8]~q ) ) ) ) # ( !\SpSram1_Pos|rMem[5][8]~q  & ( 
// \Controller|oAddrRam_pos[0]~0_combout  & ( (\SpSram1_Pos|rMem[7][8]~q  & \Controller|oAddrRam_pos[1]~1_combout ) ) ) ) # ( \SpSram1_Pos|rMem[5][8]~q  & ( !\Controller|oAddrRam_pos[0]~0_combout  & ( (!\Controller|oAddrRam_pos[1]~1_combout  & 
// ((\SpSram1_Pos|rMem[4][8]~q ))) # (\Controller|oAddrRam_pos[1]~1_combout  & (\SpSram1_Pos|rMem[6][8]~q )) ) ) ) # ( !\SpSram1_Pos|rMem[5][8]~q  & ( !\Controller|oAddrRam_pos[0]~0_combout  & ( (!\Controller|oAddrRam_pos[1]~1_combout  & 
// ((\SpSram1_Pos|rMem[4][8]~q ))) # (\Controller|oAddrRam_pos[1]~1_combout  & (\SpSram1_Pos|rMem[6][8]~q )) ) ) )

	.dataa(!\SpSram1_Pos|rMem[6][8]~q ),
	.datab(!\SpSram1_Pos|rMem[4][8]~q ),
	.datac(!\SpSram1_Pos|rMem[7][8]~q ),
	.datad(!\Controller|oAddrRam_pos[1]~1_combout ),
	.datae(!\SpSram1_Pos|rMem[5][8]~q ),
	.dataf(!\Controller|oAddrRam_pos[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rRdDt~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rRdDt~20 .extended_lut = "off";
defparam \SpSram1_Pos|rRdDt~20 .lut_mask = 64'h33553355000FFF0F;
defparam \SpSram1_Pos|rRdDt~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y12_N14
dffeas \SpSram1_Pos|rMem[1][8] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[1][9]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[1][8] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[1][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N12
cyclonev_lcell_comb \SpSram1_Pos|rRdDt~21 (
// Equation(s):
// \SpSram1_Pos|rRdDt~21_combout  = ( \SpSram1_Pos|rMem[1][8]~q  & ( \SpSram1_Pos|rRdDt[2]~2_combout  & ( (!\SpSram1_Pos|rRdDt[2]~3_combout  & ((\SpSram1_Pos|rRdDt~20_combout ))) # (\SpSram1_Pos|rRdDt[2]~3_combout  & (\SpSram1_Pos|rMem[2][8]~q )) ) ) ) # ( 
// !\SpSram1_Pos|rMem[1][8]~q  & ( \SpSram1_Pos|rRdDt[2]~2_combout  & ( (!\SpSram1_Pos|rRdDt[2]~3_combout  & ((\SpSram1_Pos|rRdDt~20_combout ))) # (\SpSram1_Pos|rRdDt[2]~3_combout  & (\SpSram1_Pos|rMem[2][8]~q )) ) ) ) # ( \SpSram1_Pos|rMem[1][8]~q  & ( 
// !\SpSram1_Pos|rRdDt[2]~2_combout  & ( (!\SpSram1_Pos|rRdDt[2]~3_combout ) # (\SpSram1_Pos|rMem[3][8]~q ) ) ) ) # ( !\SpSram1_Pos|rMem[1][8]~q  & ( !\SpSram1_Pos|rRdDt[2]~2_combout  & ( (\SpSram1_Pos|rMem[3][8]~q  & \SpSram1_Pos|rRdDt[2]~3_combout ) ) ) )

	.dataa(!\SpSram1_Pos|rMem[3][8]~q ),
	.datab(!\SpSram1_Pos|rMem[2][8]~q ),
	.datac(!\SpSram1_Pos|rRdDt[2]~3_combout ),
	.datad(!\SpSram1_Pos|rRdDt~20_combout ),
	.datae(!\SpSram1_Pos|rMem[1][8]~q ),
	.dataf(!\SpSram1_Pos|rRdDt[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rRdDt~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rRdDt~21 .extended_lut = "off";
defparam \SpSram1_Pos|rRdDt~21 .lut_mask = 64'h0505F5F503F303F3;
defparam \SpSram1_Pos|rRdDt~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N0
cyclonev_lcell_comb \SpSram1_Pos|rRdDt[8]~SCLR_LUT (
// Equation(s):
// \SpSram1_Pos|rRdDt[8]~SCLR_LUT_combout  = ( \SpSram1_Pos|rRdDt~21_combout  & ( \iRsn~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iRsn~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SpSram1_Pos|rRdDt~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rRdDt[8]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rRdDt[8]~SCLR_LUT .extended_lut = "off";
defparam \SpSram1_Pos|rRdDt[8]~SCLR_LUT .lut_mask = 64'h000000000F0F0F0F;
defparam \SpSram1_Pos|rRdDt[8]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N0
cyclonev_lcell_comb \Controller|oWrDtRam1[9]~9 (
// Equation(s):
// \Controller|oWrDtRam1[9]~9_combout  = (\Controller|oCsnRam2~2_combout  & (\Controller|oCsnRam1~0_combout  & \iWrDtRam[9]~input_o ))

	.dataa(gnd),
	.datab(!\Controller|oCsnRam2~2_combout ),
	.datac(!\Controller|oCsnRam1~0_combout ),
	.datad(!\iWrDtRam[9]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|oWrDtRam1[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|oWrDtRam1[9]~9 .extended_lut = "off";
defparam \Controller|oWrDtRam1[9]~9 .lut_mask = 64'h0003000300030003;
defparam \Controller|oWrDtRam1[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y11_N23
dffeas \SpSram1_Pos|rMem[7][9] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[7][2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[7][9] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[7][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y11_N17
dffeas \SpSram1_Pos|rMem[4][9] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[4][8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[4][9] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[4][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N39
cyclonev_lcell_comb \SpSram1_Pos|rMem[6][9]~feeder (
// Equation(s):
// \SpSram1_Pos|rMem[6][9]~feeder_combout  = ( \Controller|oWrDtRam1[9]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controller|oWrDtRam1[9]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rMem[6][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rMem[6][9]~feeder .extended_lut = "off";
defparam \SpSram1_Pos|rMem[6][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SpSram1_Pos|rMem[6][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y11_N40
dffeas \SpSram1_Pos|rMem[6][9] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\SpSram1_Pos|rMem[6][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(\SpSram1_Pos|rMem[6][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[6][9] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[6][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y11_N2
dffeas \SpSram1_Pos|rMem[5][9] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[5][1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[5][9] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[5][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N0
cyclonev_lcell_comb \SpSram1_Pos|rRdDt~22 (
// Equation(s):
// \SpSram1_Pos|rRdDt~22_combout  = ( \SpSram1_Pos|rMem[5][9]~q  & ( \Controller|oAddrRam_pos[0]~0_combout  & ( (!\Controller|oAddrRam_pos[1]~1_combout ) # (\SpSram1_Pos|rMem[7][9]~q ) ) ) ) # ( !\SpSram1_Pos|rMem[5][9]~q  & ( 
// \Controller|oAddrRam_pos[0]~0_combout  & ( (\SpSram1_Pos|rMem[7][9]~q  & \Controller|oAddrRam_pos[1]~1_combout ) ) ) ) # ( \SpSram1_Pos|rMem[5][9]~q  & ( !\Controller|oAddrRam_pos[0]~0_combout  & ( (!\Controller|oAddrRam_pos[1]~1_combout  & 
// (\SpSram1_Pos|rMem[4][9]~q )) # (\Controller|oAddrRam_pos[1]~1_combout  & ((\SpSram1_Pos|rMem[6][9]~q ))) ) ) ) # ( !\SpSram1_Pos|rMem[5][9]~q  & ( !\Controller|oAddrRam_pos[0]~0_combout  & ( (!\Controller|oAddrRam_pos[1]~1_combout  & 
// (\SpSram1_Pos|rMem[4][9]~q )) # (\Controller|oAddrRam_pos[1]~1_combout  & ((\SpSram1_Pos|rMem[6][9]~q ))) ) ) )

	.dataa(!\SpSram1_Pos|rMem[7][9]~q ),
	.datab(!\SpSram1_Pos|rMem[4][9]~q ),
	.datac(!\SpSram1_Pos|rMem[6][9]~q ),
	.datad(!\Controller|oAddrRam_pos[1]~1_combout ),
	.datae(!\SpSram1_Pos|rMem[5][9]~q ),
	.dataf(!\Controller|oAddrRam_pos[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rRdDt~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rRdDt~22 .extended_lut = "off";
defparam \SpSram1_Pos|rRdDt~22 .lut_mask = 64'h330F330F0055FF55;
defparam \SpSram1_Pos|rRdDt~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y13_N55
dffeas \SpSram1_Pos|rMem[3][9] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[3][13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[3][9] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y13_N16
dffeas \SpSram1_Pos|rMem[2][9] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[2][10]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[2][9] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y13_N50
dffeas \SpSram1_Pos|rMem[1][9] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[1][9]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[1][9] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[1][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N48
cyclonev_lcell_comb \SpSram1_Pos|rRdDt~23 (
// Equation(s):
// \SpSram1_Pos|rRdDt~23_combout  = ( \SpSram1_Pos|rMem[1][9]~q  & ( \SpSram1_Pos|rRdDt[2]~2_combout  & ( (!\SpSram1_Pos|rRdDt[2]~3_combout  & (\SpSram1_Pos|rRdDt~22_combout )) # (\SpSram1_Pos|rRdDt[2]~3_combout  & ((\SpSram1_Pos|rMem[2][9]~q ))) ) ) ) # ( 
// !\SpSram1_Pos|rMem[1][9]~q  & ( \SpSram1_Pos|rRdDt[2]~2_combout  & ( (!\SpSram1_Pos|rRdDt[2]~3_combout  & (\SpSram1_Pos|rRdDt~22_combout )) # (\SpSram1_Pos|rRdDt[2]~3_combout  & ((\SpSram1_Pos|rMem[2][9]~q ))) ) ) ) # ( \SpSram1_Pos|rMem[1][9]~q  & ( 
// !\SpSram1_Pos|rRdDt[2]~2_combout  & ( (!\SpSram1_Pos|rRdDt[2]~3_combout ) # (\SpSram1_Pos|rMem[3][9]~q ) ) ) ) # ( !\SpSram1_Pos|rMem[1][9]~q  & ( !\SpSram1_Pos|rRdDt[2]~2_combout  & ( (\SpSram1_Pos|rMem[3][9]~q  & \SpSram1_Pos|rRdDt[2]~3_combout ) ) ) )

	.dataa(!\SpSram1_Pos|rRdDt~22_combout ),
	.datab(!\SpSram1_Pos|rMem[3][9]~q ),
	.datac(!\SpSram1_Pos|rRdDt[2]~3_combout ),
	.datad(!\SpSram1_Pos|rMem[2][9]~q ),
	.datae(!\SpSram1_Pos|rMem[1][9]~q ),
	.dataf(!\SpSram1_Pos|rRdDt[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rRdDt~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rRdDt~23 .extended_lut = "off";
defparam \SpSram1_Pos|rRdDt~23 .lut_mask = 64'h0303F3F3505F505F;
defparam \SpSram1_Pos|rRdDt~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N24
cyclonev_lcell_comb \SpSram1_Pos|rRdDt[9]~SCLR_LUT (
// Equation(s):
// \SpSram1_Pos|rRdDt[9]~SCLR_LUT_combout  = ( \iRsn~input_o  & ( \SpSram1_Pos|rRdDt~23_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\iRsn~input_o ),
	.dataf(!\SpSram1_Pos|rRdDt~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rRdDt[9]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rRdDt[9]~SCLR_LUT .extended_lut = "off";
defparam \SpSram1_Pos|rRdDt[9]~SCLR_LUT .lut_mask = 64'h000000000000FFFF;
defparam \SpSram1_Pos|rRdDt[9]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N51
cyclonev_lcell_comb \Controller|oWrDtRam1[10]~10 (
// Equation(s):
// \Controller|oWrDtRam1[10]~10_combout  = ( \Controller|oCsnRam1~0_combout  & ( \Controller|oCsnRam2~2_combout  & ( \iWrDtRam[10]~input_o  ) ) )

	.dataa(!\iWrDtRam[10]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Controller|oCsnRam1~0_combout ),
	.dataf(!\Controller|oCsnRam2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|oWrDtRam1[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|oWrDtRam1[10]~10 .extended_lut = "off";
defparam \Controller|oWrDtRam1[10]~10 .lut_mask = 64'h0000000000005555;
defparam \Controller|oWrDtRam1[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y11_N52
dffeas \SpSram1_Pos|rMem[2][10] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[2][10]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[2][10] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y11_N29
dffeas \SpSram1_Pos|rMem[3][10] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[3][13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[3][10] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y11_N14
dffeas \SpSram1_Pos|rMem[1][10] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[1][9]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[1][10] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[1][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N6
cyclonev_lcell_comb \SpSram1_Pos|rMem[6][10]~feeder (
// Equation(s):
// \SpSram1_Pos|rMem[6][10]~feeder_combout  = ( \Controller|oWrDtRam1[10]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controller|oWrDtRam1[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rMem[6][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rMem[6][10]~feeder .extended_lut = "off";
defparam \SpSram1_Pos|rMem[6][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SpSram1_Pos|rMem[6][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y12_N7
dffeas \SpSram1_Pos|rMem[6][10] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\SpSram1_Pos|rMem[6][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(\SpSram1_Pos|rMem[6][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[6][10] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[6][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y11_N8
dffeas \SpSram1_Pos|rMem[4][10] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[4][8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[4][10] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[4][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y11_N43
dffeas \SpSram1_Pos|rMem[7][10] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[7][2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[7][10] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[7][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y11_N56
dffeas \SpSram1_Pos|rMem[5][10] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[5][1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[5][10] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[5][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N54
cyclonev_lcell_comb \SpSram1_Pos|rRdDt~24 (
// Equation(s):
// \SpSram1_Pos|rRdDt~24_combout  = ( \SpSram1_Pos|rMem[5][10]~q  & ( \Controller|oAddrRam_pos[0]~0_combout  & ( (!\Controller|oAddrRam_pos[1]~1_combout ) # (\SpSram1_Pos|rMem[7][10]~q ) ) ) ) # ( !\SpSram1_Pos|rMem[5][10]~q  & ( 
// \Controller|oAddrRam_pos[0]~0_combout  & ( (\SpSram1_Pos|rMem[7][10]~q  & \Controller|oAddrRam_pos[1]~1_combout ) ) ) ) # ( \SpSram1_Pos|rMem[5][10]~q  & ( !\Controller|oAddrRam_pos[0]~0_combout  & ( (!\Controller|oAddrRam_pos[1]~1_combout  & 
// ((\SpSram1_Pos|rMem[4][10]~q ))) # (\Controller|oAddrRam_pos[1]~1_combout  & (\SpSram1_Pos|rMem[6][10]~q )) ) ) ) # ( !\SpSram1_Pos|rMem[5][10]~q  & ( !\Controller|oAddrRam_pos[0]~0_combout  & ( (!\Controller|oAddrRam_pos[1]~1_combout  & 
// ((\SpSram1_Pos|rMem[4][10]~q ))) # (\Controller|oAddrRam_pos[1]~1_combout  & (\SpSram1_Pos|rMem[6][10]~q )) ) ) )

	.dataa(!\SpSram1_Pos|rMem[6][10]~q ),
	.datab(!\SpSram1_Pos|rMem[4][10]~q ),
	.datac(!\SpSram1_Pos|rMem[7][10]~q ),
	.datad(!\Controller|oAddrRam_pos[1]~1_combout ),
	.datae(!\SpSram1_Pos|rMem[5][10]~q ),
	.dataf(!\Controller|oAddrRam_pos[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rRdDt~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rRdDt~24 .extended_lut = "off";
defparam \SpSram1_Pos|rRdDt~24 .lut_mask = 64'h33553355000FFF0F;
defparam \SpSram1_Pos|rRdDt~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N12
cyclonev_lcell_comb \SpSram1_Pos|rRdDt~25 (
// Equation(s):
// \SpSram1_Pos|rRdDt~25_combout  = ( \SpSram1_Pos|rMem[1][10]~q  & ( \SpSram1_Pos|rRdDt~24_combout  & ( (!\SpSram1_Pos|rRdDt[2]~3_combout ) # ((!\SpSram1_Pos|rRdDt[2]~2_combout  & ((\SpSram1_Pos|rMem[3][10]~q ))) # (\SpSram1_Pos|rRdDt[2]~2_combout  & 
// (\SpSram1_Pos|rMem[2][10]~q ))) ) ) ) # ( !\SpSram1_Pos|rMem[1][10]~q  & ( \SpSram1_Pos|rRdDt~24_combout  & ( (!\SpSram1_Pos|rRdDt[2]~3_combout  & (((\SpSram1_Pos|rRdDt[2]~2_combout )))) # (\SpSram1_Pos|rRdDt[2]~3_combout  & 
// ((!\SpSram1_Pos|rRdDt[2]~2_combout  & ((\SpSram1_Pos|rMem[3][10]~q ))) # (\SpSram1_Pos|rRdDt[2]~2_combout  & (\SpSram1_Pos|rMem[2][10]~q )))) ) ) ) # ( \SpSram1_Pos|rMem[1][10]~q  & ( !\SpSram1_Pos|rRdDt~24_combout  & ( (!\SpSram1_Pos|rRdDt[2]~3_combout  
// & (((!\SpSram1_Pos|rRdDt[2]~2_combout )))) # (\SpSram1_Pos|rRdDt[2]~3_combout  & ((!\SpSram1_Pos|rRdDt[2]~2_combout  & ((\SpSram1_Pos|rMem[3][10]~q ))) # (\SpSram1_Pos|rRdDt[2]~2_combout  & (\SpSram1_Pos|rMem[2][10]~q )))) ) ) ) # ( 
// !\SpSram1_Pos|rMem[1][10]~q  & ( !\SpSram1_Pos|rRdDt~24_combout  & ( (\SpSram1_Pos|rRdDt[2]~3_combout  & ((!\SpSram1_Pos|rRdDt[2]~2_combout  & ((\SpSram1_Pos|rMem[3][10]~q ))) # (\SpSram1_Pos|rRdDt[2]~2_combout  & (\SpSram1_Pos|rMem[2][10]~q )))) ) ) )

	.dataa(!\SpSram1_Pos|rRdDt[2]~3_combout ),
	.datab(!\SpSram1_Pos|rMem[2][10]~q ),
	.datac(!\SpSram1_Pos|rMem[3][10]~q ),
	.datad(!\SpSram1_Pos|rRdDt[2]~2_combout ),
	.datae(!\SpSram1_Pos|rMem[1][10]~q ),
	.dataf(!\SpSram1_Pos|rRdDt~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rRdDt~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rRdDt~25 .extended_lut = "off";
defparam \SpSram1_Pos|rRdDt~25 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \SpSram1_Pos|rRdDt~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N27
cyclonev_lcell_comb \SpSram1_Pos|rRdDt[10]~SCLR_LUT (
// Equation(s):
// \SpSram1_Pos|rRdDt[10]~SCLR_LUT_combout  = ( \iRsn~input_o  & ( \SpSram1_Pos|rRdDt~25_combout  ) )

	.dataa(gnd),
	.datab(!\SpSram1_Pos|rRdDt~25_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\iRsn~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rRdDt[10]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rRdDt[10]~SCLR_LUT .extended_lut = "off";
defparam \SpSram1_Pos|rRdDt[10]~SCLR_LUT .lut_mask = 64'h0000333300003333;
defparam \SpSram1_Pos|rRdDt[10]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N3
cyclonev_lcell_comb \Controller|oWrDtRam1[11]~11 (
// Equation(s):
// \Controller|oWrDtRam1[11]~11_combout  = ( \iWrDtRam[11]~input_o  & ( (\Controller|oCsnRam1~0_combout  & \Controller|oCsnRam2~2_combout ) ) )

	.dataa(!\Controller|oCsnRam1~0_combout ),
	.datab(gnd),
	.datac(!\Controller|oCsnRam2~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iWrDtRam[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|oWrDtRam1[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|oWrDtRam1[11]~11 .extended_lut = "off";
defparam \Controller|oWrDtRam1[11]~11 .lut_mask = 64'h0000000005050505;
defparam \Controller|oWrDtRam1[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y12_N56
dffeas \SpSram1_Pos|rMem[2][11] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[2][10]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[2][11] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[2][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N12
cyclonev_lcell_comb \SpSram1_Pos|rMem[4][11]~feeder (
// Equation(s):
// \SpSram1_Pos|rMem[4][11]~feeder_combout  = \Controller|oWrDtRam1[11]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Controller|oWrDtRam1[11]~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rMem[4][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rMem[4][11]~feeder .extended_lut = "off";
defparam \SpSram1_Pos|rMem[4][11]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \SpSram1_Pos|rMem[4][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y12_N13
dffeas \SpSram1_Pos|rMem[4][11] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\SpSram1_Pos|rMem[4][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(\SpSram1_Pos|rMem[4][8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[4][11] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[4][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N9
cyclonev_lcell_comb \SpSram1_Pos|rMem[6][11]~feeder (
// Equation(s):
// \SpSram1_Pos|rMem[6][11]~feeder_combout  = ( \Controller|oWrDtRam1[11]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controller|oWrDtRam1[11]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rMem[6][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rMem[6][11]~feeder .extended_lut = "off";
defparam \SpSram1_Pos|rMem[6][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SpSram1_Pos|rMem[6][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y12_N11
dffeas \SpSram1_Pos|rMem[6][11] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\SpSram1_Pos|rMem[6][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(\SpSram1_Pos|rMem[6][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[6][11] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[6][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N36
cyclonev_lcell_comb \SpSram1_Pos|rMem[7][11]~feeder (
// Equation(s):
// \SpSram1_Pos|rMem[7][11]~feeder_combout  = \Controller|oWrDtRam1[11]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Controller|oWrDtRam1[11]~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rMem[7][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rMem[7][11]~feeder .extended_lut = "off";
defparam \SpSram1_Pos|rMem[7][11]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \SpSram1_Pos|rMem[7][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y12_N37
dffeas \SpSram1_Pos|rMem[7][11] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\SpSram1_Pos|rMem[7][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(\SpSram1_Pos|rMem[7][2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[7][11] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[7][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y12_N2
dffeas \SpSram1_Pos|rMem[5][11] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[5][1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[5][11] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[5][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N0
cyclonev_lcell_comb \SpSram1_Pos|rRdDt~26 (
// Equation(s):
// \SpSram1_Pos|rRdDt~26_combout  = ( \SpSram1_Pos|rMem[5][11]~q  & ( \Controller|oAddrRam_pos[0]~0_combout  & ( (!\Controller|oAddrRam_pos[1]~1_combout ) # (\SpSram1_Pos|rMem[7][11]~q ) ) ) ) # ( !\SpSram1_Pos|rMem[5][11]~q  & ( 
// \Controller|oAddrRam_pos[0]~0_combout  & ( (\SpSram1_Pos|rMem[7][11]~q  & \Controller|oAddrRam_pos[1]~1_combout ) ) ) ) # ( \SpSram1_Pos|rMem[5][11]~q  & ( !\Controller|oAddrRam_pos[0]~0_combout  & ( (!\Controller|oAddrRam_pos[1]~1_combout  & 
// (\SpSram1_Pos|rMem[4][11]~q )) # (\Controller|oAddrRam_pos[1]~1_combout  & ((\SpSram1_Pos|rMem[6][11]~q ))) ) ) ) # ( !\SpSram1_Pos|rMem[5][11]~q  & ( !\Controller|oAddrRam_pos[0]~0_combout  & ( (!\Controller|oAddrRam_pos[1]~1_combout  & 
// (\SpSram1_Pos|rMem[4][11]~q )) # (\Controller|oAddrRam_pos[1]~1_combout  & ((\SpSram1_Pos|rMem[6][11]~q ))) ) ) )

	.dataa(!\SpSram1_Pos|rMem[4][11]~q ),
	.datab(!\SpSram1_Pos|rMem[6][11]~q ),
	.datac(!\SpSram1_Pos|rMem[7][11]~q ),
	.datad(!\Controller|oAddrRam_pos[1]~1_combout ),
	.datae(!\SpSram1_Pos|rMem[5][11]~q ),
	.dataf(!\Controller|oAddrRam_pos[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rRdDt~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rRdDt~26 .extended_lut = "off";
defparam \SpSram1_Pos|rRdDt~26 .lut_mask = 64'h55335533000FFF0F;
defparam \SpSram1_Pos|rRdDt~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y12_N25
dffeas \SpSram1_Pos|rMem[3][11] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[3][13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[3][11] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[3][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y12_N32
dffeas \SpSram1_Pos|rMem[1][11] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[1][9]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[1][11] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[1][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N30
cyclonev_lcell_comb \SpSram1_Pos|rRdDt~27 (
// Equation(s):
// \SpSram1_Pos|rRdDt~27_combout  = ( \SpSram1_Pos|rMem[1][11]~q  & ( \SpSram1_Pos|rRdDt[2]~2_combout  & ( (!\SpSram1_Pos|rRdDt[2]~3_combout  & ((\SpSram1_Pos|rRdDt~26_combout ))) # (\SpSram1_Pos|rRdDt[2]~3_combout  & (\SpSram1_Pos|rMem[2][11]~q )) ) ) ) # ( 
// !\SpSram1_Pos|rMem[1][11]~q  & ( \SpSram1_Pos|rRdDt[2]~2_combout  & ( (!\SpSram1_Pos|rRdDt[2]~3_combout  & ((\SpSram1_Pos|rRdDt~26_combout ))) # (\SpSram1_Pos|rRdDt[2]~3_combout  & (\SpSram1_Pos|rMem[2][11]~q )) ) ) ) # ( \SpSram1_Pos|rMem[1][11]~q  & ( 
// !\SpSram1_Pos|rRdDt[2]~2_combout  & ( (!\SpSram1_Pos|rRdDt[2]~3_combout ) # (\SpSram1_Pos|rMem[3][11]~q ) ) ) ) # ( !\SpSram1_Pos|rMem[1][11]~q  & ( !\SpSram1_Pos|rRdDt[2]~2_combout  & ( (\SpSram1_Pos|rRdDt[2]~3_combout  & \SpSram1_Pos|rMem[3][11]~q ) ) ) 
// )

	.dataa(!\SpSram1_Pos|rMem[2][11]~q ),
	.datab(!\SpSram1_Pos|rRdDt~26_combout ),
	.datac(!\SpSram1_Pos|rRdDt[2]~3_combout ),
	.datad(!\SpSram1_Pos|rMem[3][11]~q ),
	.datae(!\SpSram1_Pos|rMem[1][11]~q ),
	.dataf(!\SpSram1_Pos|rRdDt[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rRdDt~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rRdDt~27 .extended_lut = "off";
defparam \SpSram1_Pos|rRdDt~27 .lut_mask = 64'h000FF0FF35353535;
defparam \SpSram1_Pos|rRdDt~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N24
cyclonev_lcell_comb \SpSram1_Pos|rRdDt[11]~SCLR_LUT (
// Equation(s):
// \SpSram1_Pos|rRdDt[11]~SCLR_LUT_combout  = ( \SpSram1_Pos|rRdDt~27_combout  & ( \iRsn~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iRsn~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SpSram1_Pos|rRdDt~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rRdDt[11]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rRdDt[11]~SCLR_LUT .extended_lut = "off";
defparam \SpSram1_Pos|rRdDt[11]~SCLR_LUT .lut_mask = 64'h000000000F0F0F0F;
defparam \SpSram1_Pos|rRdDt[11]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N21
cyclonev_lcell_comb \Controller|oWrDtRam1[12]~12 (
// Equation(s):
// \Controller|oWrDtRam1[12]~12_combout  = (\Controller|oCsnRam1~0_combout  & (\Controller|oCsnRam2~2_combout  & \iWrDtRam[12]~input_o ))

	.dataa(!\Controller|oCsnRam1~0_combout ),
	.datab(!\Controller|oCsnRam2~2_combout ),
	.datac(!\iWrDtRam[12]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|oWrDtRam1[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|oWrDtRam1[12]~12 .extended_lut = "off";
defparam \Controller|oWrDtRam1[12]~12 .lut_mask = 64'h0101010101010101;
defparam \Controller|oWrDtRam1[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y12_N53
dffeas \SpSram1_Pos|rMem[6][12] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[6][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[6][12] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[6][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y12_N11
dffeas \SpSram1_Pos|rMem[7][12] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[7][2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[7][12] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[7][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y13_N7
dffeas \SpSram1_Pos|rMem[4][12] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[4][8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[4][12] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[4][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y12_N56
dffeas \SpSram1_Pos|rMem[5][12] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[5][1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[5][12] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[5][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N54
cyclonev_lcell_comb \SpSram1_Pos|rRdDt~28 (
// Equation(s):
// \SpSram1_Pos|rRdDt~28_combout  = ( \SpSram1_Pos|rMem[5][12]~q  & ( \Controller|oAddrRam_pos[0]~0_combout  & ( (!\Controller|oAddrRam_pos[1]~1_combout ) # (\SpSram1_Pos|rMem[7][12]~q ) ) ) ) # ( !\SpSram1_Pos|rMem[5][12]~q  & ( 
// \Controller|oAddrRam_pos[0]~0_combout  & ( (\SpSram1_Pos|rMem[7][12]~q  & \Controller|oAddrRam_pos[1]~1_combout ) ) ) ) # ( \SpSram1_Pos|rMem[5][12]~q  & ( !\Controller|oAddrRam_pos[0]~0_combout  & ( (!\Controller|oAddrRam_pos[1]~1_combout  & 
// ((\SpSram1_Pos|rMem[4][12]~q ))) # (\Controller|oAddrRam_pos[1]~1_combout  & (\SpSram1_Pos|rMem[6][12]~q )) ) ) ) # ( !\SpSram1_Pos|rMem[5][12]~q  & ( !\Controller|oAddrRam_pos[0]~0_combout  & ( (!\Controller|oAddrRam_pos[1]~1_combout  & 
// ((\SpSram1_Pos|rMem[4][12]~q ))) # (\Controller|oAddrRam_pos[1]~1_combout  & (\SpSram1_Pos|rMem[6][12]~q )) ) ) )

	.dataa(!\SpSram1_Pos|rMem[6][12]~q ),
	.datab(!\SpSram1_Pos|rMem[7][12]~q ),
	.datac(!\SpSram1_Pos|rMem[4][12]~q ),
	.datad(!\Controller|oAddrRam_pos[1]~1_combout ),
	.datae(!\SpSram1_Pos|rMem[5][12]~q ),
	.dataf(!\Controller|oAddrRam_pos[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rRdDt~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rRdDt~28 .extended_lut = "off";
defparam \SpSram1_Pos|rRdDt~28 .lut_mask = 64'h0F550F550033FF33;
defparam \SpSram1_Pos|rRdDt~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N32
dffeas \SpSram1_Pos|rMem[3][12] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[3][13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[3][12] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[3][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y13_N25
dffeas \SpSram1_Pos|rMem[2][12] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[2][10]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[2][12] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y13_N38
dffeas \SpSram1_Pos|rMem[1][12] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[1][9]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[1][12] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[1][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N36
cyclonev_lcell_comb \SpSram1_Pos|rRdDt~29 (
// Equation(s):
// \SpSram1_Pos|rRdDt~29_combout  = ( \SpSram1_Pos|rMem[1][12]~q  & ( \SpSram1_Pos|rRdDt[2]~2_combout  & ( (!\SpSram1_Pos|rRdDt[2]~3_combout  & (\SpSram1_Pos|rRdDt~28_combout )) # (\SpSram1_Pos|rRdDt[2]~3_combout  & ((\SpSram1_Pos|rMem[2][12]~q ))) ) ) ) # ( 
// !\SpSram1_Pos|rMem[1][12]~q  & ( \SpSram1_Pos|rRdDt[2]~2_combout  & ( (!\SpSram1_Pos|rRdDt[2]~3_combout  & (\SpSram1_Pos|rRdDt~28_combout )) # (\SpSram1_Pos|rRdDt[2]~3_combout  & ((\SpSram1_Pos|rMem[2][12]~q ))) ) ) ) # ( \SpSram1_Pos|rMem[1][12]~q  & ( 
// !\SpSram1_Pos|rRdDt[2]~2_combout  & ( (!\SpSram1_Pos|rRdDt[2]~3_combout ) # (\SpSram1_Pos|rMem[3][12]~q ) ) ) ) # ( !\SpSram1_Pos|rMem[1][12]~q  & ( !\SpSram1_Pos|rRdDt[2]~2_combout  & ( (\SpSram1_Pos|rRdDt[2]~3_combout  & \SpSram1_Pos|rMem[3][12]~q ) ) ) 
// )

	.dataa(!\SpSram1_Pos|rRdDt[2]~3_combout ),
	.datab(!\SpSram1_Pos|rRdDt~28_combout ),
	.datac(!\SpSram1_Pos|rMem[3][12]~q ),
	.datad(!\SpSram1_Pos|rMem[2][12]~q ),
	.datae(!\SpSram1_Pos|rMem[1][12]~q ),
	.dataf(!\SpSram1_Pos|rRdDt[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rRdDt~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rRdDt~29 .extended_lut = "off";
defparam \SpSram1_Pos|rRdDt~29 .lut_mask = 64'h0505AFAF22772277;
defparam \SpSram1_Pos|rRdDt~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N24
cyclonev_lcell_comb \SpSram1_Pos|rRdDt[12]~SCLR_LUT (
// Equation(s):
// \SpSram1_Pos|rRdDt[12]~SCLR_LUT_combout  = ( \SpSram1_Pos|rRdDt~29_combout  & ( \iRsn~input_o  ) )

	.dataa(gnd),
	.datab(!\iRsn~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SpSram1_Pos|rRdDt~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rRdDt[12]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rRdDt[12]~SCLR_LUT .extended_lut = "off";
defparam \SpSram1_Pos|rRdDt[12]~SCLR_LUT .lut_mask = 64'h0000000033333333;
defparam \SpSram1_Pos|rRdDt[12]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N33
cyclonev_lcell_comb \Controller|oWrDtRam1[13]~13 (
// Equation(s):
// \Controller|oWrDtRam1[13]~13_combout  = ( \Controller|oCsnRam2~2_combout  & ( \iWrDtRam[13]~input_o  & ( \Controller|oCsnRam1~0_combout  ) ) )

	.dataa(!\Controller|oCsnRam1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Controller|oCsnRam2~2_combout ),
	.dataf(!\iWrDtRam[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|oWrDtRam1[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|oWrDtRam1[13]~13 .extended_lut = "off";
defparam \Controller|oWrDtRam1[13]~13 .lut_mask = 64'h0000000000005555;
defparam \Controller|oWrDtRam1[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y13_N26
dffeas \SpSram1_Pos|rMem[3][13] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[3][13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[3][13] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[3][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N18
cyclonev_lcell_comb \SpSram1_Pos|rMem[2][13]~feeder (
// Equation(s):
// \SpSram1_Pos|rMem[2][13]~feeder_combout  = ( \Controller|oWrDtRam1[13]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controller|oWrDtRam1[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rMem[2][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rMem[2][13]~feeder .extended_lut = "off";
defparam \SpSram1_Pos|rMem[2][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SpSram1_Pos|rMem[2][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y13_N19
dffeas \SpSram1_Pos|rMem[2][13] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\SpSram1_Pos|rMem[2][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(\SpSram1_Pos|rMem[2][10]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[2][13] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y13_N44
dffeas \SpSram1_Pos|rMem[1][13] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[1][9]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[1][13] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[1][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N51
cyclonev_lcell_comb \SpSram1_Pos|rMem[7][13]~feeder (
// Equation(s):
// \SpSram1_Pos|rMem[7][13]~feeder_combout  = ( \Controller|oWrDtRam1[13]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controller|oWrDtRam1[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rMem[7][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rMem[7][13]~feeder .extended_lut = "off";
defparam \SpSram1_Pos|rMem[7][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SpSram1_Pos|rMem[7][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y13_N52
dffeas \SpSram1_Pos|rMem[7][13] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\SpSram1_Pos|rMem[7][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(\SpSram1_Pos|rMem[7][2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[7][13] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[7][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N27
cyclonev_lcell_comb \SpSram1_Pos|rMem[6][13]~feeder (
// Equation(s):
// \SpSram1_Pos|rMem[6][13]~feeder_combout  = ( \Controller|oWrDtRam1[13]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controller|oWrDtRam1[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rMem[6][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rMem[6][13]~feeder .extended_lut = "off";
defparam \SpSram1_Pos|rMem[6][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SpSram1_Pos|rMem[6][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y12_N29
dffeas \SpSram1_Pos|rMem[6][13] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\SpSram1_Pos|rMem[6][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(\SpSram1_Pos|rMem[6][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[6][13] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[6][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N45
cyclonev_lcell_comb \SpSram1_Pos|rMem[4][13]~feeder (
// Equation(s):
// \SpSram1_Pos|rMem[4][13]~feeder_combout  = ( \Controller|oWrDtRam1[13]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controller|oWrDtRam1[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rMem[4][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rMem[4][13]~feeder .extended_lut = "off";
defparam \SpSram1_Pos|rMem[4][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SpSram1_Pos|rMem[4][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y13_N46
dffeas \SpSram1_Pos|rMem[4][13] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\SpSram1_Pos|rMem[4][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(\SpSram1_Pos|rMem[4][8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[4][13] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[4][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y12_N56
dffeas \SpSram1_Pos|rMem[5][13] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[5][1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[5][13] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[5][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N54
cyclonev_lcell_comb \SpSram1_Pos|rRdDt~30 (
// Equation(s):
// \SpSram1_Pos|rRdDt~30_combout  = ( \SpSram1_Pos|rMem[5][13]~q  & ( \Controller|oAddrRam_pos[0]~0_combout  & ( (!\Controller|oAddrRam_pos[1]~1_combout ) # (\SpSram1_Pos|rMem[7][13]~q ) ) ) ) # ( !\SpSram1_Pos|rMem[5][13]~q  & ( 
// \Controller|oAddrRam_pos[0]~0_combout  & ( (\SpSram1_Pos|rMem[7][13]~q  & \Controller|oAddrRam_pos[1]~1_combout ) ) ) ) # ( \SpSram1_Pos|rMem[5][13]~q  & ( !\Controller|oAddrRam_pos[0]~0_combout  & ( (!\Controller|oAddrRam_pos[1]~1_combout  & 
// ((\SpSram1_Pos|rMem[4][13]~q ))) # (\Controller|oAddrRam_pos[1]~1_combout  & (\SpSram1_Pos|rMem[6][13]~q )) ) ) ) # ( !\SpSram1_Pos|rMem[5][13]~q  & ( !\Controller|oAddrRam_pos[0]~0_combout  & ( (!\Controller|oAddrRam_pos[1]~1_combout  & 
// ((\SpSram1_Pos|rMem[4][13]~q ))) # (\Controller|oAddrRam_pos[1]~1_combout  & (\SpSram1_Pos|rMem[6][13]~q )) ) ) )

	.dataa(!\SpSram1_Pos|rMem[7][13]~q ),
	.datab(!\Controller|oAddrRam_pos[1]~1_combout ),
	.datac(!\SpSram1_Pos|rMem[6][13]~q ),
	.datad(!\SpSram1_Pos|rMem[4][13]~q ),
	.datae(!\SpSram1_Pos|rMem[5][13]~q ),
	.dataf(!\Controller|oAddrRam_pos[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rRdDt~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rRdDt~30 .extended_lut = "off";
defparam \SpSram1_Pos|rRdDt~30 .lut_mask = 64'h03CF03CF1111DDDD;
defparam \SpSram1_Pos|rRdDt~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N42
cyclonev_lcell_comb \SpSram1_Pos|rRdDt~31 (
// Equation(s):
// \SpSram1_Pos|rRdDt~31_combout  = ( \SpSram1_Pos|rMem[1][13]~q  & ( \SpSram1_Pos|rRdDt~30_combout  & ( (!\SpSram1_Pos|rRdDt[2]~3_combout ) # ((!\SpSram1_Pos|rRdDt[2]~2_combout  & (\SpSram1_Pos|rMem[3][13]~q )) # (\SpSram1_Pos|rRdDt[2]~2_combout  & 
// ((\SpSram1_Pos|rMem[2][13]~q )))) ) ) ) # ( !\SpSram1_Pos|rMem[1][13]~q  & ( \SpSram1_Pos|rRdDt~30_combout  & ( (!\SpSram1_Pos|rRdDt[2]~3_combout  & (((\SpSram1_Pos|rRdDt[2]~2_combout )))) # (\SpSram1_Pos|rRdDt[2]~3_combout  & 
// ((!\SpSram1_Pos|rRdDt[2]~2_combout  & (\SpSram1_Pos|rMem[3][13]~q )) # (\SpSram1_Pos|rRdDt[2]~2_combout  & ((\SpSram1_Pos|rMem[2][13]~q ))))) ) ) ) # ( \SpSram1_Pos|rMem[1][13]~q  & ( !\SpSram1_Pos|rRdDt~30_combout  & ( (!\SpSram1_Pos|rRdDt[2]~3_combout  
// & (((!\SpSram1_Pos|rRdDt[2]~2_combout )))) # (\SpSram1_Pos|rRdDt[2]~3_combout  & ((!\SpSram1_Pos|rRdDt[2]~2_combout  & (\SpSram1_Pos|rMem[3][13]~q )) # (\SpSram1_Pos|rRdDt[2]~2_combout  & ((\SpSram1_Pos|rMem[2][13]~q ))))) ) ) ) # ( 
// !\SpSram1_Pos|rMem[1][13]~q  & ( !\SpSram1_Pos|rRdDt~30_combout  & ( (\SpSram1_Pos|rRdDt[2]~3_combout  & ((!\SpSram1_Pos|rRdDt[2]~2_combout  & (\SpSram1_Pos|rMem[3][13]~q )) # (\SpSram1_Pos|rRdDt[2]~2_combout  & ((\SpSram1_Pos|rMem[2][13]~q ))))) ) ) )

	.dataa(!\SpSram1_Pos|rMem[3][13]~q ),
	.datab(!\SpSram1_Pos|rMem[2][13]~q ),
	.datac(!\SpSram1_Pos|rRdDt[2]~3_combout ),
	.datad(!\SpSram1_Pos|rRdDt[2]~2_combout ),
	.datae(!\SpSram1_Pos|rMem[1][13]~q ),
	.dataf(!\SpSram1_Pos|rRdDt~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rRdDt~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rRdDt~31 .extended_lut = "off";
defparam \SpSram1_Pos|rRdDt~31 .lut_mask = 64'h0503F50305F3F5F3;
defparam \SpSram1_Pos|rRdDt~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N57
cyclonev_lcell_comb \SpSram1_Pos|rRdDt[13]~SCLR_LUT (
// Equation(s):
// \SpSram1_Pos|rRdDt[13]~SCLR_LUT_combout  = ( \SpSram1_Pos|rRdDt~31_combout  & ( \iRsn~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iRsn~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SpSram1_Pos|rRdDt~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rRdDt[13]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rRdDt[13]~SCLR_LUT .extended_lut = "off";
defparam \SpSram1_Pos|rRdDt[13]~SCLR_LUT .lut_mask = 64'h000000000F0F0F0F;
defparam \SpSram1_Pos|rRdDt[13]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N54
cyclonev_lcell_comb \Controller|oWrDtRam1[14]~14 (
// Equation(s):
// \Controller|oWrDtRam1[14]~14_combout  = ( \Controller|oCsnRam1~0_combout  & ( \iWrDtRam[14]~input_o  & ( \Controller|oCsnRam2~2_combout  ) ) )

	.dataa(gnd),
	.datab(!\Controller|oCsnRam2~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Controller|oCsnRam1~0_combout ),
	.dataf(!\iWrDtRam[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|oWrDtRam1[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|oWrDtRam1[14]~14 .extended_lut = "off";
defparam \Controller|oWrDtRam1[14]~14 .lut_mask = 64'h0000000000003333;
defparam \Controller|oWrDtRam1[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N39
cyclonev_lcell_comb \SpSram1_Pos|rMem[2][14]~feeder (
// Equation(s):
// \SpSram1_Pos|rMem[2][14]~feeder_combout  = ( \Controller|oWrDtRam1[14]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controller|oWrDtRam1[14]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rMem[2][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rMem[2][14]~feeder .extended_lut = "off";
defparam \SpSram1_Pos|rMem[2][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SpSram1_Pos|rMem[2][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y12_N40
dffeas \SpSram1_Pos|rMem[2][14] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\SpSram1_Pos|rMem[2][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(\SpSram1_Pos|rMem[2][10]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[2][14] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[2][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N36
cyclonev_lcell_comb \SpSram1_Pos|rMem[3][14]~feeder (
// Equation(s):
// \SpSram1_Pos|rMem[3][14]~feeder_combout  = ( \Controller|oWrDtRam1[14]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controller|oWrDtRam1[14]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rMem[3][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rMem[3][14]~feeder .extended_lut = "off";
defparam \SpSram1_Pos|rMem[3][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SpSram1_Pos|rMem[3][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N37
dffeas \SpSram1_Pos|rMem[3][14] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\SpSram1_Pos|rMem[3][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(\SpSram1_Pos|rMem[3][13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[3][14] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[3][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y12_N56
dffeas \SpSram1_Pos|rMem[6][14] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[6][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[6][14] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[6][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y12_N40
dffeas \SpSram1_Pos|rMem[7][14] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[7][2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[7][14] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[7][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y12_N16
dffeas \SpSram1_Pos|rMem[4][14] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[4][8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[4][14] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[4][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y12_N32
dffeas \SpSram1_Pos|rMem[5][14] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[5][1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[5][14] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[5][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N30
cyclonev_lcell_comb \SpSram1_Pos|rRdDt~32 (
// Equation(s):
// \SpSram1_Pos|rRdDt~32_combout  = ( \SpSram1_Pos|rMem[5][14]~q  & ( \Controller|oAddrRam_pos[0]~0_combout  & ( (!\Controller|oAddrRam_pos[1]~1_combout ) # (\SpSram1_Pos|rMem[7][14]~q ) ) ) ) # ( !\SpSram1_Pos|rMem[5][14]~q  & ( 
// \Controller|oAddrRam_pos[0]~0_combout  & ( (\Controller|oAddrRam_pos[1]~1_combout  & \SpSram1_Pos|rMem[7][14]~q ) ) ) ) # ( \SpSram1_Pos|rMem[5][14]~q  & ( !\Controller|oAddrRam_pos[0]~0_combout  & ( (!\Controller|oAddrRam_pos[1]~1_combout  & 
// ((\SpSram1_Pos|rMem[4][14]~q ))) # (\Controller|oAddrRam_pos[1]~1_combout  & (\SpSram1_Pos|rMem[6][14]~q )) ) ) ) # ( !\SpSram1_Pos|rMem[5][14]~q  & ( !\Controller|oAddrRam_pos[0]~0_combout  & ( (!\Controller|oAddrRam_pos[1]~1_combout  & 
// ((\SpSram1_Pos|rMem[4][14]~q ))) # (\Controller|oAddrRam_pos[1]~1_combout  & (\SpSram1_Pos|rMem[6][14]~q )) ) ) )

	.dataa(!\SpSram1_Pos|rMem[6][14]~q ),
	.datab(!\Controller|oAddrRam_pos[1]~1_combout ),
	.datac(!\SpSram1_Pos|rMem[7][14]~q ),
	.datad(!\SpSram1_Pos|rMem[4][14]~q ),
	.datae(!\SpSram1_Pos|rMem[5][14]~q ),
	.dataf(!\Controller|oAddrRam_pos[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rRdDt~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rRdDt~32 .extended_lut = "off";
defparam \SpSram1_Pos|rRdDt~32 .lut_mask = 64'h11DD11DD0303CFCF;
defparam \SpSram1_Pos|rRdDt~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y12_N26
dffeas \SpSram1_Pos|rMem[1][14] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[1][9]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[1][14] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[1][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N24
cyclonev_lcell_comb \SpSram1_Pos|rRdDt~33 (
// Equation(s):
// \SpSram1_Pos|rRdDt~33_combout  = ( \SpSram1_Pos|rMem[1][14]~q  & ( \SpSram1_Pos|rRdDt[2]~3_combout  & ( (!\SpSram1_Pos|rRdDt[2]~2_combout  & ((\SpSram1_Pos|rMem[3][14]~q ))) # (\SpSram1_Pos|rRdDt[2]~2_combout  & (\SpSram1_Pos|rMem[2][14]~q )) ) ) ) # ( 
// !\SpSram1_Pos|rMem[1][14]~q  & ( \SpSram1_Pos|rRdDt[2]~3_combout  & ( (!\SpSram1_Pos|rRdDt[2]~2_combout  & ((\SpSram1_Pos|rMem[3][14]~q ))) # (\SpSram1_Pos|rRdDt[2]~2_combout  & (\SpSram1_Pos|rMem[2][14]~q )) ) ) ) # ( \SpSram1_Pos|rMem[1][14]~q  & ( 
// !\SpSram1_Pos|rRdDt[2]~3_combout  & ( (!\SpSram1_Pos|rRdDt[2]~2_combout ) # (\SpSram1_Pos|rRdDt~32_combout ) ) ) ) # ( !\SpSram1_Pos|rMem[1][14]~q  & ( !\SpSram1_Pos|rRdDt[2]~3_combout  & ( (\SpSram1_Pos|rRdDt[2]~2_combout  & \SpSram1_Pos|rRdDt~32_combout 
// ) ) ) )

	.dataa(!\SpSram1_Pos|rMem[2][14]~q ),
	.datab(!\SpSram1_Pos|rRdDt[2]~2_combout ),
	.datac(!\SpSram1_Pos|rMem[3][14]~q ),
	.datad(!\SpSram1_Pos|rRdDt~32_combout ),
	.datae(!\SpSram1_Pos|rMem[1][14]~q ),
	.dataf(!\SpSram1_Pos|rRdDt[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rRdDt~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rRdDt~33 .extended_lut = "off";
defparam \SpSram1_Pos|rRdDt~33 .lut_mask = 64'h0033CCFF1D1D1D1D;
defparam \SpSram1_Pos|rRdDt~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N0
cyclonev_lcell_comb \SpSram1_Pos|rRdDt[14]~SCLR_LUT (
// Equation(s):
// \SpSram1_Pos|rRdDt[14]~SCLR_LUT_combout  = ( \iRsn~input_o  & ( \SpSram1_Pos|rRdDt~33_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\iRsn~input_o ),
	.dataf(!\SpSram1_Pos|rRdDt~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rRdDt[14]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rRdDt[14]~SCLR_LUT .extended_lut = "off";
defparam \SpSram1_Pos|rRdDt[14]~SCLR_LUT .lut_mask = 64'h000000000000FFFF;
defparam \SpSram1_Pos|rRdDt[14]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N18
cyclonev_lcell_comb \Controller|oWrDtRam1[15]~15 (
// Equation(s):
// \Controller|oWrDtRam1[15]~15_combout  = (\Controller|oCsnRam1~0_combout  & (\Controller|oCsnRam2~2_combout  & \iWrDtRam[15]~input_o ))

	.dataa(!\Controller|oCsnRam1~0_combout ),
	.datab(!\Controller|oCsnRam2~2_combout ),
	.datac(!\iWrDtRam[15]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|oWrDtRam1[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|oWrDtRam1[15]~15 .extended_lut = "off";
defparam \Controller|oWrDtRam1[15]~15 .lut_mask = 64'h0101010101010101;
defparam \Controller|oWrDtRam1[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N45
cyclonev_lcell_comb \SpSram1_Pos|rMem[3][15]~feeder (
// Equation(s):
// \SpSram1_Pos|rMem[3][15]~feeder_combout  = ( \Controller|oWrDtRam1[15]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controller|oWrDtRam1[15]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rMem[3][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rMem[3][15]~feeder .extended_lut = "off";
defparam \SpSram1_Pos|rMem[3][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SpSram1_Pos|rMem[3][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N46
dffeas \SpSram1_Pos|rMem[3][15] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\SpSram1_Pos|rMem[3][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(\SpSram1_Pos|rMem[3][13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[3][15] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[3][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N36
cyclonev_lcell_comb \SpSram1_Pos|rMem[2][15]~feeder (
// Equation(s):
// \SpSram1_Pos|rMem[2][15]~feeder_combout  = ( \Controller|oWrDtRam1[15]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controller|oWrDtRam1[15]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rMem[2][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rMem[2][15]~feeder .extended_lut = "off";
defparam \SpSram1_Pos|rMem[2][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SpSram1_Pos|rMem[2][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y12_N37
dffeas \SpSram1_Pos|rMem[2][15] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\SpSram1_Pos|rMem[2][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(\SpSram1_Pos|rMem[2][10]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[2][15] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y12_N20
dffeas \SpSram1_Pos|rMem[1][15] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[1][9]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[1][15] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[1][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N24
cyclonev_lcell_comb \SpSram1_Pos|rMem[4][15]~feeder (
// Equation(s):
// \SpSram1_Pos|rMem[4][15]~feeder_combout  = ( \Controller|oWrDtRam1[15]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controller|oWrDtRam1[15]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rMem[4][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rMem[4][15]~feeder .extended_lut = "off";
defparam \SpSram1_Pos|rMem[4][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SpSram1_Pos|rMem[4][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y12_N25
dffeas \SpSram1_Pos|rMem[4][15] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\SpSram1_Pos|rMem[4][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(\SpSram1_Pos|rMem[4][8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[4][15] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[4][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y12_N41
dffeas \SpSram1_Pos|rMem[6][15] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[6][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[6][15] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[6][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N6
cyclonev_lcell_comb \SpSram1_Pos|rMem[7][15]~feeder (
// Equation(s):
// \SpSram1_Pos|rMem[7][15]~feeder_combout  = ( \Controller|oWrDtRam1[15]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controller|oWrDtRam1[15]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rMem[7][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rMem[7][15]~feeder .extended_lut = "off";
defparam \SpSram1_Pos|rMem[7][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SpSram1_Pos|rMem[7][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y12_N7
dffeas \SpSram1_Pos|rMem[7][15] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\SpSram1_Pos|rMem[7][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(\SpSram1_Pos|rMem[7][2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[7][15] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y12_N44
dffeas \SpSram1_Pos|rMem[5][15] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|oWrDtRam1[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\SpSram1_Pos|rMem[5][1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SpSram1_Pos|rMem[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SpSram1_Pos|rMem[5][15] .is_wysiwyg = "true";
defparam \SpSram1_Pos|rMem[5][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N42
cyclonev_lcell_comb \SpSram1_Pos|rRdDt~34 (
// Equation(s):
// \SpSram1_Pos|rRdDt~34_combout  = ( \SpSram1_Pos|rMem[5][15]~q  & ( \Controller|oAddrRam_pos[0]~0_combout  & ( (!\Controller|oAddrRam_pos[1]~1_combout ) # (\SpSram1_Pos|rMem[7][15]~q ) ) ) ) # ( !\SpSram1_Pos|rMem[5][15]~q  & ( 
// \Controller|oAddrRam_pos[0]~0_combout  & ( (\SpSram1_Pos|rMem[7][15]~q  & \Controller|oAddrRam_pos[1]~1_combout ) ) ) ) # ( \SpSram1_Pos|rMem[5][15]~q  & ( !\Controller|oAddrRam_pos[0]~0_combout  & ( (!\Controller|oAddrRam_pos[1]~1_combout  & 
// (\SpSram1_Pos|rMem[4][15]~q )) # (\Controller|oAddrRam_pos[1]~1_combout  & ((\SpSram1_Pos|rMem[6][15]~q ))) ) ) ) # ( !\SpSram1_Pos|rMem[5][15]~q  & ( !\Controller|oAddrRam_pos[0]~0_combout  & ( (!\Controller|oAddrRam_pos[1]~1_combout  & 
// (\SpSram1_Pos|rMem[4][15]~q )) # (\Controller|oAddrRam_pos[1]~1_combout  & ((\SpSram1_Pos|rMem[6][15]~q ))) ) ) )

	.dataa(!\SpSram1_Pos|rMem[4][15]~q ),
	.datab(!\SpSram1_Pos|rMem[6][15]~q ),
	.datac(!\SpSram1_Pos|rMem[7][15]~q ),
	.datad(!\Controller|oAddrRam_pos[1]~1_combout ),
	.datae(!\SpSram1_Pos|rMem[5][15]~q ),
	.dataf(!\Controller|oAddrRam_pos[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rRdDt~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rRdDt~34 .extended_lut = "off";
defparam \SpSram1_Pos|rRdDt~34 .lut_mask = 64'h55335533000FFF0F;
defparam \SpSram1_Pos|rRdDt~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N18
cyclonev_lcell_comb \SpSram1_Pos|rRdDt~35 (
// Equation(s):
// \SpSram1_Pos|rRdDt~35_combout  = ( \SpSram1_Pos|rMem[1][15]~q  & ( \SpSram1_Pos|rRdDt~34_combout  & ( (!\SpSram1_Pos|rRdDt[2]~3_combout ) # ((!\SpSram1_Pos|rRdDt[2]~2_combout  & (\SpSram1_Pos|rMem[3][15]~q )) # (\SpSram1_Pos|rRdDt[2]~2_combout  & 
// ((\SpSram1_Pos|rMem[2][15]~q )))) ) ) ) # ( !\SpSram1_Pos|rMem[1][15]~q  & ( \SpSram1_Pos|rRdDt~34_combout  & ( (!\SpSram1_Pos|rRdDt[2]~3_combout  & (((\SpSram1_Pos|rRdDt[2]~2_combout )))) # (\SpSram1_Pos|rRdDt[2]~3_combout  & 
// ((!\SpSram1_Pos|rRdDt[2]~2_combout  & (\SpSram1_Pos|rMem[3][15]~q )) # (\SpSram1_Pos|rRdDt[2]~2_combout  & ((\SpSram1_Pos|rMem[2][15]~q ))))) ) ) ) # ( \SpSram1_Pos|rMem[1][15]~q  & ( !\SpSram1_Pos|rRdDt~34_combout  & ( (!\SpSram1_Pos|rRdDt[2]~3_combout  
// & (((!\SpSram1_Pos|rRdDt[2]~2_combout )))) # (\SpSram1_Pos|rRdDt[2]~3_combout  & ((!\SpSram1_Pos|rRdDt[2]~2_combout  & (\SpSram1_Pos|rMem[3][15]~q )) # (\SpSram1_Pos|rRdDt[2]~2_combout  & ((\SpSram1_Pos|rMem[2][15]~q ))))) ) ) ) # ( 
// !\SpSram1_Pos|rMem[1][15]~q  & ( !\SpSram1_Pos|rRdDt~34_combout  & ( (\SpSram1_Pos|rRdDt[2]~3_combout  & ((!\SpSram1_Pos|rRdDt[2]~2_combout  & (\SpSram1_Pos|rMem[3][15]~q )) # (\SpSram1_Pos|rRdDt[2]~2_combout  & ((\SpSram1_Pos|rMem[2][15]~q ))))) ) ) )

	.dataa(!\SpSram1_Pos|rMem[3][15]~q ),
	.datab(!\SpSram1_Pos|rRdDt[2]~3_combout ),
	.datac(!\SpSram1_Pos|rMem[2][15]~q ),
	.datad(!\SpSram1_Pos|rRdDt[2]~2_combout ),
	.datae(!\SpSram1_Pos|rMem[1][15]~q ),
	.dataf(!\SpSram1_Pos|rRdDt~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rRdDt~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rRdDt~35 .extended_lut = "off";
defparam \SpSram1_Pos|rRdDt~35 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \SpSram1_Pos|rRdDt~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N39
cyclonev_lcell_comb \SpSram1_Pos|rRdDt[15]~SCLR_LUT (
// Equation(s):
// \SpSram1_Pos|rRdDt[15]~SCLR_LUT_combout  = ( \SpSram1_Pos|rRdDt~35_combout  & ( \iRsn~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iRsn~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SpSram1_Pos|rRdDt~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SpSram1_Pos|rRdDt[15]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SpSram1_Pos|rRdDt[15]~SCLR_LUT .extended_lut = "off";
defparam \SpSram1_Pos|rRdDt[15]~SCLR_LUT .lut_mask = 64'h000000000F0F0F0F;
defparam \SpSram1_Pos|rRdDt[15]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X86_Y4_N0
cyclonev_mac \ACC_Pos|Mult2~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\SpSram1_Pos|rRdDt[15]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[15]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[15]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[14]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[13]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[12]~SCLR_LUT_combout ,
\SpSram1_Pos|rRdDt[11]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[10]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[9]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[8]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[7]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[6]~SCLR_LUT_combout ,
\SpSram1_Pos|rRdDt[5]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[4]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[3]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[2]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[1]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[0]~SCLR_LUT_combout }),
	.ay({\Delay_Chain|oDelay7[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay7[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay7[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay7[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay7[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay7[2]~SCLR_LUT_combout ,
\Delay_Chain|oDelay7[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay7[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay7[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay7[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay7[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay7[2]~SCLR_LUT_combout ,
\Delay_Chain|oDelay7[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay7[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay7[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay7[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay7[1]~SCLR_LUT_combout ,\Delay_Chain|oDelay7[0]~SCLR_LUT_combout }),
	.az({\Delay_Chain|oDelay27[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay27[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay27[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay27[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay27[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay27[2]~SCLR_LUT_combout ,
\Delay_Chain|oDelay27[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay27[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay27[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay27[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay27[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay27[2]~SCLR_LUT_combout ,
\Delay_Chain|oDelay27[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay27[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay27[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay27[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay27[1]~SCLR_LUT_combout ,\Delay_Chain|oDelay27[0]~SCLR_LUT_combout }),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,\iClk_12M~inputCLKENA0_outclk ,\iClk_12M~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,\SpSram1_Pos|rRdDt[2]~5_combout ,\Sum|oFirOut[7]~1_combout }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\ACC_Pos|Mult2~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \ACC_Pos|Mult2~mac .accumulate_clock = "none";
defparam \ACC_Pos|Mult2~mac .ax_clock = "1";
defparam \ACC_Pos|Mult2~mac .ax_width = 18;
defparam \ACC_Pos|Mult2~mac .ay_scan_in_clock = "0";
defparam \ACC_Pos|Mult2~mac .ay_scan_in_width = 18;
defparam \ACC_Pos|Mult2~mac .ay_use_scan_in = "false";
defparam \ACC_Pos|Mult2~mac .az_clock = "0";
defparam \ACC_Pos|Mult2~mac .az_width = 18;
defparam \ACC_Pos|Mult2~mac .bx_clock = "none";
defparam \ACC_Pos|Mult2~mac .by_clock = "none";
defparam \ACC_Pos|Mult2~mac .by_use_scan_in = "false";
defparam \ACC_Pos|Mult2~mac .bz_clock = "none";
defparam \ACC_Pos|Mult2~mac .coef_a_0 = 0;
defparam \ACC_Pos|Mult2~mac .coef_a_1 = 0;
defparam \ACC_Pos|Mult2~mac .coef_a_2 = 0;
defparam \ACC_Pos|Mult2~mac .coef_a_3 = 0;
defparam \ACC_Pos|Mult2~mac .coef_a_4 = 0;
defparam \ACC_Pos|Mult2~mac .coef_a_5 = 0;
defparam \ACC_Pos|Mult2~mac .coef_a_6 = 0;
defparam \ACC_Pos|Mult2~mac .coef_a_7 = 0;
defparam \ACC_Pos|Mult2~mac .coef_b_0 = 0;
defparam \ACC_Pos|Mult2~mac .coef_b_1 = 0;
defparam \ACC_Pos|Mult2~mac .coef_b_2 = 0;
defparam \ACC_Pos|Mult2~mac .coef_b_3 = 0;
defparam \ACC_Pos|Mult2~mac .coef_b_4 = 0;
defparam \ACC_Pos|Mult2~mac .coef_b_5 = 0;
defparam \ACC_Pos|Mult2~mac .coef_b_6 = 0;
defparam \ACC_Pos|Mult2~mac .coef_b_7 = 0;
defparam \ACC_Pos|Mult2~mac .coef_sel_a_clock = "none";
defparam \ACC_Pos|Mult2~mac .coef_sel_b_clock = "none";
defparam \ACC_Pos|Mult2~mac .delay_scan_out_ay = "false";
defparam \ACC_Pos|Mult2~mac .delay_scan_out_by = "false";
defparam \ACC_Pos|Mult2~mac .enable_double_accum = "false";
defparam \ACC_Pos|Mult2~mac .load_const_clock = "none";
defparam \ACC_Pos|Mult2~mac .load_const_value = 0;
defparam \ACC_Pos|Mult2~mac .mode_sub_location = 0;
defparam \ACC_Pos|Mult2~mac .negate_clock = "none";
defparam \ACC_Pos|Mult2~mac .operand_source_max = "input";
defparam \ACC_Pos|Mult2~mac .operand_source_may = "preadder";
defparam \ACC_Pos|Mult2~mac .operand_source_mbx = "input";
defparam \ACC_Pos|Mult2~mac .operand_source_mby = "input";
defparam \ACC_Pos|Mult2~mac .operation_mode = "m18x18_full";
defparam \ACC_Pos|Mult2~mac .output_clock = "none";
defparam \ACC_Pos|Mult2~mac .preadder_subtract_a = "false";
defparam \ACC_Pos|Mult2~mac .preadder_subtract_b = "false";
defparam \ACC_Pos|Mult2~mac .result_a_width = 64;
defparam \ACC_Pos|Mult2~mac .signed_max = "true";
defparam \ACC_Pos|Mult2~mac .signed_may = "true";
defparam \ACC_Pos|Mult2~mac .signed_mbx = "false";
defparam \ACC_Pos|Mult2~mac .signed_mby = "false";
defparam \ACC_Pos|Mult2~mac .sub_clock = "none";
defparam \ACC_Pos|Mult2~mac .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N42
cyclonev_lcell_comb \ACC_Pos|Mux15~0 (
// Equation(s):
// \ACC_Pos|Mux15~0_combout  = ( !\Controller|Selection_pos [2] & ( (!\Controller|Selection_pos [3] & (\Controller|rCurState.p_Acc~q  & (!\Controller|Selection_pos [0] $ (!\Controller|Selection_pos [1])))) ) )

	.dataa(!\Controller|Selection_pos [3]),
	.datab(!\Controller|Selection_pos [0]),
	.datac(!\Controller|Selection_pos [1]),
	.datad(!\Controller|rCurState.p_Acc~q ),
	.datae(gnd),
	.dataf(!\Controller|Selection_pos [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Pos|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Mux15~0 .extended_lut = "off";
defparam \ACC_Pos|Mux15~0 .lut_mask = 64'h0028002800000000;
defparam \ACC_Pos|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N33
cyclonev_lcell_comb \ACC_Pos|Mux8~2 (
// Equation(s):
// \ACC_Pos|Mux8~2_combout  = ( \Controller|Selection_pos [2] & ( (\Controller|rCurState.p_Acc~q  & ((!\Controller|Selection_pos [1]) # (\Controller|Selection_pos [0]))) ) ) # ( !\Controller|Selection_pos [2] & ( (\Controller|Selection_pos [0] & 
// \Controller|rCurState.p_Acc~q ) ) )

	.dataa(!\Controller|Selection_pos [1]),
	.datab(gnd),
	.datac(!\Controller|Selection_pos [0]),
	.datad(!\Controller|rCurState.p_Acc~q ),
	.datae(gnd),
	.dataf(!\Controller|Selection_pos [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Pos|Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Mux8~2 .extended_lut = "off";
defparam \ACC_Pos|Mux8~2 .lut_mask = 64'h000F000F00AF00AF;
defparam \ACC_Pos|Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X86_Y10_N0
cyclonev_mac \ACC_Pos|Mult1~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\SpSram1_Pos|rRdDt[15]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[15]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[15]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[14]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[13]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[12]~SCLR_LUT_combout ,
\SpSram1_Pos|rRdDt[11]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[10]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[9]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[8]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[7]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[6]~SCLR_LUT_combout ,
\SpSram1_Pos|rRdDt[5]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[4]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[3]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[2]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[1]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[0]~SCLR_LUT_combout }),
	.ay({\Delay_Chain|oDelay4[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay4[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay4[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay4[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay4[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay4[2]~SCLR_LUT_combout ,
\Delay_Chain|oDelay4[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay4[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay4[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay4[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay4[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay4[2]~SCLR_LUT_combout ,
\Delay_Chain|oDelay4[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay4[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay4[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay4[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay4[1]~SCLR_LUT_combout ,\Delay_Chain|oDelay4[0]~SCLR_LUT_combout }),
	.az({\Delay_Chain|oDelay30[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay30[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay30[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay30[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay30[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay30[2]~SCLR_LUT_combout ,
\Delay_Chain|oDelay30[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay30[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay30[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay30[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay30[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay30[2]~SCLR_LUT_combout ,
\Delay_Chain|oDelay30[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay30[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay30[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay30[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay30[1]~SCLR_LUT_combout ,\Delay_Chain|oDelay30[0]~SCLR_LUT_combout }),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,\iClk_12M~inputCLKENA0_outclk ,\iClk_12M~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,\SpSram1_Pos|rRdDt[2]~5_combout ,\Sum|oFirOut[7]~1_combout }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\ACC_Pos|Mult1~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \ACC_Pos|Mult1~mac .accumulate_clock = "none";
defparam \ACC_Pos|Mult1~mac .ax_clock = "1";
defparam \ACC_Pos|Mult1~mac .ax_width = 18;
defparam \ACC_Pos|Mult1~mac .ay_scan_in_clock = "0";
defparam \ACC_Pos|Mult1~mac .ay_scan_in_width = 18;
defparam \ACC_Pos|Mult1~mac .ay_use_scan_in = "false";
defparam \ACC_Pos|Mult1~mac .az_clock = "0";
defparam \ACC_Pos|Mult1~mac .az_width = 18;
defparam \ACC_Pos|Mult1~mac .bx_clock = "none";
defparam \ACC_Pos|Mult1~mac .by_clock = "none";
defparam \ACC_Pos|Mult1~mac .by_use_scan_in = "false";
defparam \ACC_Pos|Mult1~mac .bz_clock = "none";
defparam \ACC_Pos|Mult1~mac .coef_a_0 = 0;
defparam \ACC_Pos|Mult1~mac .coef_a_1 = 0;
defparam \ACC_Pos|Mult1~mac .coef_a_2 = 0;
defparam \ACC_Pos|Mult1~mac .coef_a_3 = 0;
defparam \ACC_Pos|Mult1~mac .coef_a_4 = 0;
defparam \ACC_Pos|Mult1~mac .coef_a_5 = 0;
defparam \ACC_Pos|Mult1~mac .coef_a_6 = 0;
defparam \ACC_Pos|Mult1~mac .coef_a_7 = 0;
defparam \ACC_Pos|Mult1~mac .coef_b_0 = 0;
defparam \ACC_Pos|Mult1~mac .coef_b_1 = 0;
defparam \ACC_Pos|Mult1~mac .coef_b_2 = 0;
defparam \ACC_Pos|Mult1~mac .coef_b_3 = 0;
defparam \ACC_Pos|Mult1~mac .coef_b_4 = 0;
defparam \ACC_Pos|Mult1~mac .coef_b_5 = 0;
defparam \ACC_Pos|Mult1~mac .coef_b_6 = 0;
defparam \ACC_Pos|Mult1~mac .coef_b_7 = 0;
defparam \ACC_Pos|Mult1~mac .coef_sel_a_clock = "none";
defparam \ACC_Pos|Mult1~mac .coef_sel_b_clock = "none";
defparam \ACC_Pos|Mult1~mac .delay_scan_out_ay = "false";
defparam \ACC_Pos|Mult1~mac .delay_scan_out_by = "false";
defparam \ACC_Pos|Mult1~mac .enable_double_accum = "false";
defparam \ACC_Pos|Mult1~mac .load_const_clock = "none";
defparam \ACC_Pos|Mult1~mac .load_const_value = 0;
defparam \ACC_Pos|Mult1~mac .mode_sub_location = 0;
defparam \ACC_Pos|Mult1~mac .negate_clock = "none";
defparam \ACC_Pos|Mult1~mac .operand_source_max = "input";
defparam \ACC_Pos|Mult1~mac .operand_source_may = "preadder";
defparam \ACC_Pos|Mult1~mac .operand_source_mbx = "input";
defparam \ACC_Pos|Mult1~mac .operand_source_mby = "input";
defparam \ACC_Pos|Mult1~mac .operation_mode = "m18x18_full";
defparam \ACC_Pos|Mult1~mac .output_clock = "none";
defparam \ACC_Pos|Mult1~mac .preadder_subtract_a = "false";
defparam \ACC_Pos|Mult1~mac .preadder_subtract_b = "false";
defparam \ACC_Pos|Mult1~mac .result_a_width = 64;
defparam \ACC_Pos|Mult1~mac .signed_max = "true";
defparam \ACC_Pos|Mult1~mac .signed_may = "true";
defparam \ACC_Pos|Mult1~mac .signed_mbx = "false";
defparam \ACC_Pos|Mult1~mac .signed_mby = "false";
defparam \ACC_Pos|Mult1~mac .sub_clock = "none";
defparam \ACC_Pos|Mult1~mac .use_chainadder = "false";
// synopsys translate_on

// Location: FF_X87_Y8_N20
dffeas \Delay_Chain|oDelay31[0]~_Duplicate_1 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Delay_Chain|oDelay31[0]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay31[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay31[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay31[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y8_N14
dffeas \Delay_Chain|oDelay32[0] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Delay_Chain|oDelay31[0]~_Duplicate_1_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay32 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay32[0] .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay32[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N12
cyclonev_lcell_comb \Delay_Chain|oDelay33[0]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay33[0]~SCLR_LUT_combout  = (\iRsn~input_o  & \Delay_Chain|oDelay32 [0])

	.dataa(!\iRsn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Delay_Chain|oDelay32 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay33[0]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay33[0]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay33[0]~SCLR_LUT .lut_mask = 64'h0055005500550055;
defparam \Delay_Chain|oDelay33[0]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y8_N5
dffeas \Delay_Chain|oDelay31[1]~_Duplicate_1 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Delay_Chain|oDelay31[1]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay31[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay31[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay31[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y8_N35
dffeas \Delay_Chain|oDelay32[1] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Delay_Chain|oDelay31[1]~_Duplicate_1_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay32 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay32[1] .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay32[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N33
cyclonev_lcell_comb \Delay_Chain|oDelay33[1]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay33[1]~SCLR_LUT_combout  = (\iRsn~input_o  & \Delay_Chain|oDelay32 [1])

	.dataa(!\iRsn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Delay_Chain|oDelay32 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay33[1]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay33[1]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay33[1]~SCLR_LUT .lut_mask = 64'h0055005500550055;
defparam \Delay_Chain|oDelay33[1]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y8_N53
dffeas \Delay_Chain|oDelay31[2]~_Duplicate_13 (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Delay_Chain|oDelay31[2]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay31[2]~_Duplicate_13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay31[2]~_Duplicate_13 .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay31[2]~_Duplicate_13 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y8_N47
dffeas \Delay_Chain|oDelay32[2] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Delay_Chain|oDelay31[2]~_Duplicate_13_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(vcc),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Delay_Chain|oDelay32 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Delay_Chain|oDelay32[2] .is_wysiwyg = "true";
defparam \Delay_Chain|oDelay32[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N45
cyclonev_lcell_comb \Delay_Chain|oDelay33[2]~SCLR_LUT (
// Equation(s):
// \Delay_Chain|oDelay33[2]~SCLR_LUT_combout  = ( \Delay_Chain|oDelay32 [2] & ( \iRsn~input_o  ) )

	.dataa(!\iRsn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Delay_Chain|oDelay32 [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Delay_Chain|oDelay33[2]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Delay_Chain|oDelay33[2]~SCLR_LUT .extended_lut = "off";
defparam \Delay_Chain|oDelay33[2]~SCLR_LUT .lut_mask = 64'h0000555500005555;
defparam \Delay_Chain|oDelay33[2]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X86_Y8_N0
cyclonev_mac \ACC_Pos|Mult0~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\SpSram1_Pos|rRdDt[15]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[15]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[15]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[14]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[13]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[12]~SCLR_LUT_combout ,
\SpSram1_Pos|rRdDt[11]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[10]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[9]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[8]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[7]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[6]~SCLR_LUT_combout ,
\SpSram1_Pos|rRdDt[5]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[4]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[3]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[2]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[1]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[0]~SCLR_LUT_combout }),
	.ay({\Delay_Chain|oDelay1[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay1[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay1[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay1[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay1[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay1[2]~SCLR_LUT_combout ,
\Delay_Chain|oDelay1[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay1[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay1[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay1[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay1[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay1[2]~SCLR_LUT_combout ,
\Delay_Chain|oDelay1[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay1[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay1[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay1[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay1[1]~SCLR_LUT_combout ,\Delay_Chain|oDelay1[0]~SCLR_LUT_combout }),
	.az({\Delay_Chain|oDelay33[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay33[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay33[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay33[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay33[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay33[2]~SCLR_LUT_combout ,
\Delay_Chain|oDelay33[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay33[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay33[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay33[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay33[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay33[2]~SCLR_LUT_combout ,
\Delay_Chain|oDelay33[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay33[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay33[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay33[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay33[1]~SCLR_LUT_combout ,\Delay_Chain|oDelay33[0]~SCLR_LUT_combout }),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,\iClk_12M~inputCLKENA0_outclk ,\iClk_12M~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,\SpSram1_Pos|rRdDt[2]~5_combout ,\Sum|oFirOut[7]~1_combout }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\ACC_Pos|Mult0~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \ACC_Pos|Mult0~mac .accumulate_clock = "none";
defparam \ACC_Pos|Mult0~mac .ax_clock = "1";
defparam \ACC_Pos|Mult0~mac .ax_width = 18;
defparam \ACC_Pos|Mult0~mac .ay_scan_in_clock = "0";
defparam \ACC_Pos|Mult0~mac .ay_scan_in_width = 18;
defparam \ACC_Pos|Mult0~mac .ay_use_scan_in = "false";
defparam \ACC_Pos|Mult0~mac .az_clock = "0";
defparam \ACC_Pos|Mult0~mac .az_width = 18;
defparam \ACC_Pos|Mult0~mac .bx_clock = "none";
defparam \ACC_Pos|Mult0~mac .by_clock = "none";
defparam \ACC_Pos|Mult0~mac .by_use_scan_in = "false";
defparam \ACC_Pos|Mult0~mac .bz_clock = "none";
defparam \ACC_Pos|Mult0~mac .coef_a_0 = 0;
defparam \ACC_Pos|Mult0~mac .coef_a_1 = 0;
defparam \ACC_Pos|Mult0~mac .coef_a_2 = 0;
defparam \ACC_Pos|Mult0~mac .coef_a_3 = 0;
defparam \ACC_Pos|Mult0~mac .coef_a_4 = 0;
defparam \ACC_Pos|Mult0~mac .coef_a_5 = 0;
defparam \ACC_Pos|Mult0~mac .coef_a_6 = 0;
defparam \ACC_Pos|Mult0~mac .coef_a_7 = 0;
defparam \ACC_Pos|Mult0~mac .coef_b_0 = 0;
defparam \ACC_Pos|Mult0~mac .coef_b_1 = 0;
defparam \ACC_Pos|Mult0~mac .coef_b_2 = 0;
defparam \ACC_Pos|Mult0~mac .coef_b_3 = 0;
defparam \ACC_Pos|Mult0~mac .coef_b_4 = 0;
defparam \ACC_Pos|Mult0~mac .coef_b_5 = 0;
defparam \ACC_Pos|Mult0~mac .coef_b_6 = 0;
defparam \ACC_Pos|Mult0~mac .coef_b_7 = 0;
defparam \ACC_Pos|Mult0~mac .coef_sel_a_clock = "none";
defparam \ACC_Pos|Mult0~mac .coef_sel_b_clock = "none";
defparam \ACC_Pos|Mult0~mac .delay_scan_out_ay = "false";
defparam \ACC_Pos|Mult0~mac .delay_scan_out_by = "false";
defparam \ACC_Pos|Mult0~mac .enable_double_accum = "false";
defparam \ACC_Pos|Mult0~mac .load_const_clock = "none";
defparam \ACC_Pos|Mult0~mac .load_const_value = 0;
defparam \ACC_Pos|Mult0~mac .mode_sub_location = 0;
defparam \ACC_Pos|Mult0~mac .negate_clock = "none";
defparam \ACC_Pos|Mult0~mac .operand_source_max = "input";
defparam \ACC_Pos|Mult0~mac .operand_source_may = "preadder";
defparam \ACC_Pos|Mult0~mac .operand_source_mbx = "input";
defparam \ACC_Pos|Mult0~mac .operand_source_mby = "input";
defparam \ACC_Pos|Mult0~mac .operation_mode = "m18x18_full";
defparam \ACC_Pos|Mult0~mac .output_clock = "none";
defparam \ACC_Pos|Mult0~mac .preadder_subtract_a = "false";
defparam \ACC_Pos|Mult0~mac .preadder_subtract_b = "false";
defparam \ACC_Pos|Mult0~mac .result_a_width = 64;
defparam \ACC_Pos|Mult0~mac .signed_max = "true";
defparam \ACC_Pos|Mult0~mac .signed_may = "true";
defparam \ACC_Pos|Mult0~mac .signed_mbx = "false";
defparam \ACC_Pos|Mult0~mac .signed_mby = "false";
defparam \ACC_Pos|Mult0~mac .sub_clock = "none";
defparam \ACC_Pos|Mult0~mac .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N0
cyclonev_lcell_comb \ACC_Pos|Mux0~0 (
// Equation(s):
// \ACC_Pos|Mux0~0_combout  = ( \ACC_Pos|wMul1 [15] & ( (\ACC_Pos|Mux15~0_combout  & ((\ACC_Pos|wMul2 [15]) # (\ACC_Pos|Mux8~2_combout ))) ) ) # ( !\ACC_Pos|wMul1 [15] & ( (\ACC_Pos|Mux15~0_combout  & (!\ACC_Pos|Mux8~2_combout  & \ACC_Pos|wMul2 [15])) ) )

	.dataa(!\ACC_Pos|Mux15~0_combout ),
	.datab(!\ACC_Pos|Mux8~2_combout ),
	.datac(gnd),
	.datad(!\ACC_Pos|wMul2 [15]),
	.datae(gnd),
	.dataf(!\ACC_Pos|wMul1 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Pos|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Mux0~0 .extended_lut = "off";
defparam \ACC_Pos|Mux0~0 .lut_mask = 64'h0044004411551155;
defparam \ACC_Pos|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N15
cyclonev_lcell_comb \Controller|oEnMul1[0]~0 (
// Equation(s):
// \Controller|oEnMul1[0]~0_combout  = ( \Controller|Selection_pos [0] & ( \Controller|rCurState.p_Acc~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Controller|rCurState.p_Acc~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controller|Selection_pos [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|oEnMul1[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|oEnMul1[0]~0 .extended_lut = "off";
defparam \Controller|oEnMul1[0]~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \Controller|oEnMul1[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X86_Y6_N0
cyclonev_mac \ACC_Pos|Mult3~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\SpSram1_Pos|rRdDt[15]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[15]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[15]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[14]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[13]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[12]~SCLR_LUT_combout ,
\SpSram1_Pos|rRdDt[11]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[10]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[9]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[8]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[7]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[6]~SCLR_LUT_combout ,
\SpSram1_Pos|rRdDt[5]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[4]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[3]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[2]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[1]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[0]~SCLR_LUT_combout }),
	.ay({\Delay_Chain|oDelay10[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay10[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay10[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay10[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay10[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay10[2]~SCLR_LUT_combout ,
\Delay_Chain|oDelay10[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay10[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay10[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay10[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay10[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay10[2]~SCLR_LUT_combout ,
\Delay_Chain|oDelay10[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay10[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay10[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay10[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay10[1]~SCLR_LUT_combout ,\Delay_Chain|oDelay10[0]~SCLR_LUT_combout }),
	.az({\Delay_Chain|oDelay24[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay24[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay24[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay24[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay24[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay24[2]~SCLR_LUT_combout ,
\Delay_Chain|oDelay24[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay24[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay24[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay24[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay24[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay24[2]~SCLR_LUT_combout ,
\Delay_Chain|oDelay24[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay24[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay24[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay24[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay24[1]~SCLR_LUT_combout ,\Delay_Chain|oDelay24[0]~SCLR_LUT_combout }),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,\iClk_12M~inputCLKENA0_outclk ,\iClk_12M~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,\SpSram1_Pos|rRdDt[2]~5_combout ,\Sum|oFirOut[7]~1_combout }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\ACC_Pos|Mult3~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \ACC_Pos|Mult3~mac .accumulate_clock = "none";
defparam \ACC_Pos|Mult3~mac .ax_clock = "1";
defparam \ACC_Pos|Mult3~mac .ax_width = 18;
defparam \ACC_Pos|Mult3~mac .ay_scan_in_clock = "0";
defparam \ACC_Pos|Mult3~mac .ay_scan_in_width = 18;
defparam \ACC_Pos|Mult3~mac .ay_use_scan_in = "false";
defparam \ACC_Pos|Mult3~mac .az_clock = "0";
defparam \ACC_Pos|Mult3~mac .az_width = 18;
defparam \ACC_Pos|Mult3~mac .bx_clock = "none";
defparam \ACC_Pos|Mult3~mac .by_clock = "none";
defparam \ACC_Pos|Mult3~mac .by_use_scan_in = "false";
defparam \ACC_Pos|Mult3~mac .bz_clock = "none";
defparam \ACC_Pos|Mult3~mac .coef_a_0 = 0;
defparam \ACC_Pos|Mult3~mac .coef_a_1 = 0;
defparam \ACC_Pos|Mult3~mac .coef_a_2 = 0;
defparam \ACC_Pos|Mult3~mac .coef_a_3 = 0;
defparam \ACC_Pos|Mult3~mac .coef_a_4 = 0;
defparam \ACC_Pos|Mult3~mac .coef_a_5 = 0;
defparam \ACC_Pos|Mult3~mac .coef_a_6 = 0;
defparam \ACC_Pos|Mult3~mac .coef_a_7 = 0;
defparam \ACC_Pos|Mult3~mac .coef_b_0 = 0;
defparam \ACC_Pos|Mult3~mac .coef_b_1 = 0;
defparam \ACC_Pos|Mult3~mac .coef_b_2 = 0;
defparam \ACC_Pos|Mult3~mac .coef_b_3 = 0;
defparam \ACC_Pos|Mult3~mac .coef_b_4 = 0;
defparam \ACC_Pos|Mult3~mac .coef_b_5 = 0;
defparam \ACC_Pos|Mult3~mac .coef_b_6 = 0;
defparam \ACC_Pos|Mult3~mac .coef_b_7 = 0;
defparam \ACC_Pos|Mult3~mac .coef_sel_a_clock = "none";
defparam \ACC_Pos|Mult3~mac .coef_sel_b_clock = "none";
defparam \ACC_Pos|Mult3~mac .delay_scan_out_ay = "false";
defparam \ACC_Pos|Mult3~mac .delay_scan_out_by = "false";
defparam \ACC_Pos|Mult3~mac .enable_double_accum = "false";
defparam \ACC_Pos|Mult3~mac .load_const_clock = "none";
defparam \ACC_Pos|Mult3~mac .load_const_value = 0;
defparam \ACC_Pos|Mult3~mac .mode_sub_location = 0;
defparam \ACC_Pos|Mult3~mac .negate_clock = "none";
defparam \ACC_Pos|Mult3~mac .operand_source_max = "input";
defparam \ACC_Pos|Mult3~mac .operand_source_may = "preadder";
defparam \ACC_Pos|Mult3~mac .operand_source_mbx = "input";
defparam \ACC_Pos|Mult3~mac .operand_source_mby = "input";
defparam \ACC_Pos|Mult3~mac .operation_mode = "m18x18_full";
defparam \ACC_Pos|Mult3~mac .output_clock = "none";
defparam \ACC_Pos|Mult3~mac .preadder_subtract_a = "false";
defparam \ACC_Pos|Mult3~mac .preadder_subtract_b = "false";
defparam \ACC_Pos|Mult3~mac .result_a_width = 64;
defparam \ACC_Pos|Mult3~mac .signed_max = "true";
defparam \ACC_Pos|Mult3~mac .signed_may = "true";
defparam \ACC_Pos|Mult3~mac .signed_mbx = "false";
defparam \ACC_Pos|Mult3~mac .signed_mby = "false";
defparam \ACC_Pos|Mult3~mac .sub_clock = "none";
defparam \ACC_Pos|Mult3~mac .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N18
cyclonev_lcell_comb \Controller|oEnMul1[1]~1 (
// Equation(s):
// \Controller|oEnMul1[1]~1_combout  = (\Controller|Selection_pos [1] & \Controller|rCurState.p_Acc~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Controller|Selection_pos [1]),
	.datad(!\Controller|rCurState.p_Acc~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|oEnMul1[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|oEnMul1[1]~1 .extended_lut = "off";
defparam \Controller|oEnMul1[1]~1 .lut_mask = 64'h000F000F000F000F;
defparam \Controller|oEnMul1[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X86_Y2_N0
cyclonev_mac \ACC_Pos|Mult6~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\SpSram1_Pos|rRdDt[15]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[15]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[15]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[14]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[13]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[12]~SCLR_LUT_combout ,
\SpSram1_Pos|rRdDt[11]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[10]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[9]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[8]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[7]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[6]~SCLR_LUT_combout ,
\SpSram1_Pos|rRdDt[5]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[4]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[3]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[2]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[1]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[0]~SCLR_LUT_combout }),
	.ay({\Delay_Chain|oDelay17[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay17[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay17[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay17[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay17[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay17[2]~SCLR_LUT_combout ,
\Delay_Chain|oDelay17[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay17[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay17[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay17[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay17[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay17[2]~SCLR_LUT_combout ,
\Delay_Chain|oDelay17[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay17[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay17[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay17[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay17[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay17[1]~SCLR_LUT_combout ,
\Delay_Chain|oDelay17[0]~SCLR_LUT_combout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,\iClk_12M~inputCLKENA0_outclk ,\iClk_12M~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,\SpSram1_Pos|rRdDt[2]~5_combout ,\Sum|oFirOut[7]~1_combout }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\ACC_Pos|Mult6~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \ACC_Pos|Mult6~mac .accumulate_clock = "none";
defparam \ACC_Pos|Mult6~mac .ax_clock = "1";
defparam \ACC_Pos|Mult6~mac .ax_width = 18;
defparam \ACC_Pos|Mult6~mac .ay_scan_in_clock = "0";
defparam \ACC_Pos|Mult6~mac .ay_scan_in_width = 19;
defparam \ACC_Pos|Mult6~mac .ay_use_scan_in = "false";
defparam \ACC_Pos|Mult6~mac .az_clock = "none";
defparam \ACC_Pos|Mult6~mac .bx_clock = "none";
defparam \ACC_Pos|Mult6~mac .by_clock = "none";
defparam \ACC_Pos|Mult6~mac .by_use_scan_in = "false";
defparam \ACC_Pos|Mult6~mac .bz_clock = "none";
defparam \ACC_Pos|Mult6~mac .coef_a_0 = 0;
defparam \ACC_Pos|Mult6~mac .coef_a_1 = 0;
defparam \ACC_Pos|Mult6~mac .coef_a_2 = 0;
defparam \ACC_Pos|Mult6~mac .coef_a_3 = 0;
defparam \ACC_Pos|Mult6~mac .coef_a_4 = 0;
defparam \ACC_Pos|Mult6~mac .coef_a_5 = 0;
defparam \ACC_Pos|Mult6~mac .coef_a_6 = 0;
defparam \ACC_Pos|Mult6~mac .coef_a_7 = 0;
defparam \ACC_Pos|Mult6~mac .coef_b_0 = 0;
defparam \ACC_Pos|Mult6~mac .coef_b_1 = 0;
defparam \ACC_Pos|Mult6~mac .coef_b_2 = 0;
defparam \ACC_Pos|Mult6~mac .coef_b_3 = 0;
defparam \ACC_Pos|Mult6~mac .coef_b_4 = 0;
defparam \ACC_Pos|Mult6~mac .coef_b_5 = 0;
defparam \ACC_Pos|Mult6~mac .coef_b_6 = 0;
defparam \ACC_Pos|Mult6~mac .coef_b_7 = 0;
defparam \ACC_Pos|Mult6~mac .coef_sel_a_clock = "none";
defparam \ACC_Pos|Mult6~mac .coef_sel_b_clock = "none";
defparam \ACC_Pos|Mult6~mac .delay_scan_out_ay = "false";
defparam \ACC_Pos|Mult6~mac .delay_scan_out_by = "false";
defparam \ACC_Pos|Mult6~mac .enable_double_accum = "false";
defparam \ACC_Pos|Mult6~mac .load_const_clock = "none";
defparam \ACC_Pos|Mult6~mac .load_const_value = 0;
defparam \ACC_Pos|Mult6~mac .mode_sub_location = 0;
defparam \ACC_Pos|Mult6~mac .negate_clock = "none";
defparam \ACC_Pos|Mult6~mac .operand_source_max = "input";
defparam \ACC_Pos|Mult6~mac .operand_source_may = "input";
defparam \ACC_Pos|Mult6~mac .operand_source_mbx = "input";
defparam \ACC_Pos|Mult6~mac .operand_source_mby = "input";
defparam \ACC_Pos|Mult6~mac .operation_mode = "m18x18_full";
defparam \ACC_Pos|Mult6~mac .output_clock = "none";
defparam \ACC_Pos|Mult6~mac .preadder_subtract_a = "false";
defparam \ACC_Pos|Mult6~mac .preadder_subtract_b = "false";
defparam \ACC_Pos|Mult6~mac .result_a_width = 64;
defparam \ACC_Pos|Mult6~mac .signed_max = "true";
defparam \ACC_Pos|Mult6~mac .signed_may = "true";
defparam \ACC_Pos|Mult6~mac .signed_mbx = "false";
defparam \ACC_Pos|Mult6~mac .signed_mby = "false";
defparam \ACC_Pos|Mult6~mac .sub_clock = "none";
defparam \ACC_Pos|Mult6~mac .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X86_Y14_N0
cyclonev_mac \ACC_Pos|Mult4~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\SpSram1_Pos|rRdDt[15]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[15]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[15]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[14]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[13]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[12]~SCLR_LUT_combout ,
\SpSram1_Pos|rRdDt[11]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[10]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[9]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[8]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[7]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[6]~SCLR_LUT_combout ,
\SpSram1_Pos|rRdDt[5]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[4]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[3]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[2]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[1]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[0]~SCLR_LUT_combout }),
	.ay({\Delay_Chain|oDelay13[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay13[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay13[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay13[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay13[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay13[2]~SCLR_LUT_combout ,
\Delay_Chain|oDelay13[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay13[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay13[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay13[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay13[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay13[2]~SCLR_LUT_combout ,
\Delay_Chain|oDelay13[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay13[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay13[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay13[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay13[1]~SCLR_LUT_combout ,\Delay_Chain|oDelay13[0]~SCLR_LUT_combout }),
	.az({\Delay_Chain|oDelay21[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay21[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay21[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay21[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay21[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay21[2]~SCLR_LUT_combout ,
\Delay_Chain|oDelay21[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay21[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay21[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay21[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay21[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay21[2]~SCLR_LUT_combout ,
\Delay_Chain|oDelay21[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay21[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay21[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay21[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay21[1]~SCLR_LUT_combout ,\Delay_Chain|oDelay21[0]~SCLR_LUT_combout }),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,\iClk_12M~inputCLKENA0_outclk ,\iClk_12M~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,\SpSram1_Pos|rRdDt[2]~5_combout ,\Sum|oFirOut[7]~1_combout }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\ACC_Pos|Mult4~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \ACC_Pos|Mult4~mac .accumulate_clock = "none";
defparam \ACC_Pos|Mult4~mac .ax_clock = "1";
defparam \ACC_Pos|Mult4~mac .ax_width = 18;
defparam \ACC_Pos|Mult4~mac .ay_scan_in_clock = "0";
defparam \ACC_Pos|Mult4~mac .ay_scan_in_width = 18;
defparam \ACC_Pos|Mult4~mac .ay_use_scan_in = "false";
defparam \ACC_Pos|Mult4~mac .az_clock = "0";
defparam \ACC_Pos|Mult4~mac .az_width = 18;
defparam \ACC_Pos|Mult4~mac .bx_clock = "none";
defparam \ACC_Pos|Mult4~mac .by_clock = "none";
defparam \ACC_Pos|Mult4~mac .by_use_scan_in = "false";
defparam \ACC_Pos|Mult4~mac .bz_clock = "none";
defparam \ACC_Pos|Mult4~mac .coef_a_0 = 0;
defparam \ACC_Pos|Mult4~mac .coef_a_1 = 0;
defparam \ACC_Pos|Mult4~mac .coef_a_2 = 0;
defparam \ACC_Pos|Mult4~mac .coef_a_3 = 0;
defparam \ACC_Pos|Mult4~mac .coef_a_4 = 0;
defparam \ACC_Pos|Mult4~mac .coef_a_5 = 0;
defparam \ACC_Pos|Mult4~mac .coef_a_6 = 0;
defparam \ACC_Pos|Mult4~mac .coef_a_7 = 0;
defparam \ACC_Pos|Mult4~mac .coef_b_0 = 0;
defparam \ACC_Pos|Mult4~mac .coef_b_1 = 0;
defparam \ACC_Pos|Mult4~mac .coef_b_2 = 0;
defparam \ACC_Pos|Mult4~mac .coef_b_3 = 0;
defparam \ACC_Pos|Mult4~mac .coef_b_4 = 0;
defparam \ACC_Pos|Mult4~mac .coef_b_5 = 0;
defparam \ACC_Pos|Mult4~mac .coef_b_6 = 0;
defparam \ACC_Pos|Mult4~mac .coef_b_7 = 0;
defparam \ACC_Pos|Mult4~mac .coef_sel_a_clock = "none";
defparam \ACC_Pos|Mult4~mac .coef_sel_b_clock = "none";
defparam \ACC_Pos|Mult4~mac .delay_scan_out_ay = "false";
defparam \ACC_Pos|Mult4~mac .delay_scan_out_by = "false";
defparam \ACC_Pos|Mult4~mac .enable_double_accum = "false";
defparam \ACC_Pos|Mult4~mac .load_const_clock = "none";
defparam \ACC_Pos|Mult4~mac .load_const_value = 0;
defparam \ACC_Pos|Mult4~mac .mode_sub_location = 0;
defparam \ACC_Pos|Mult4~mac .negate_clock = "none";
defparam \ACC_Pos|Mult4~mac .operand_source_max = "input";
defparam \ACC_Pos|Mult4~mac .operand_source_may = "preadder";
defparam \ACC_Pos|Mult4~mac .operand_source_mbx = "input";
defparam \ACC_Pos|Mult4~mac .operand_source_mby = "input";
defparam \ACC_Pos|Mult4~mac .operation_mode = "m18x18_full";
defparam \ACC_Pos|Mult4~mac .output_clock = "none";
defparam \ACC_Pos|Mult4~mac .preadder_subtract_a = "false";
defparam \ACC_Pos|Mult4~mac .preadder_subtract_b = "false";
defparam \ACC_Pos|Mult4~mac .result_a_width = 64;
defparam \ACC_Pos|Mult4~mac .signed_max = "true";
defparam \ACC_Pos|Mult4~mac .signed_may = "true";
defparam \ACC_Pos|Mult4~mac .signed_mbx = "false";
defparam \ACC_Pos|Mult4~mac .signed_mby = "false";
defparam \ACC_Pos|Mult4~mac .sub_clock = "none";
defparam \ACC_Pos|Mult4~mac .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X86_Y12_N0
cyclonev_mac \ACC_Pos|Mult5~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\SpSram1_Pos|rRdDt[15]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[15]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[15]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[14]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[13]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[12]~SCLR_LUT_combout ,
\SpSram1_Pos|rRdDt[11]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[10]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[9]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[8]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[7]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[6]~SCLR_LUT_combout ,
\SpSram1_Pos|rRdDt[5]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[4]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[3]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[2]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[1]~SCLR_LUT_combout ,\SpSram1_Pos|rRdDt[0]~SCLR_LUT_combout }),
	.ay({\Delay_Chain|oDelay16[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay16[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay16[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay16[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay16[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay16[2]~SCLR_LUT_combout ,
\Delay_Chain|oDelay16[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay16[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay16[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay16[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay16[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay16[2]~SCLR_LUT_combout ,
\Delay_Chain|oDelay16[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay16[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay16[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay16[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay16[1]~SCLR_LUT_combout ,\Delay_Chain|oDelay16[0]~SCLR_LUT_combout }),
	.az({\Delay_Chain|oDelay18[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay18[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay18[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay18[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay18[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay18[2]~SCLR_LUT_combout ,
\Delay_Chain|oDelay18[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay18[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay18[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay18[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay18[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay18[2]~SCLR_LUT_combout ,
\Delay_Chain|oDelay18[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay18[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay18[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay18[2]~SCLR_LUT_combout ,\Delay_Chain|oDelay18[1]~SCLR_LUT_combout ,\Delay_Chain|oDelay18[0]~SCLR_LUT_combout }),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,\iClk_12M~inputCLKENA0_outclk ,\iClk_12M~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,\SpSram1_Pos|rRdDt[2]~5_combout ,\Sum|oFirOut[7]~1_combout }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\ACC_Pos|Mult5~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \ACC_Pos|Mult5~mac .accumulate_clock = "none";
defparam \ACC_Pos|Mult5~mac .ax_clock = "1";
defparam \ACC_Pos|Mult5~mac .ax_width = 18;
defparam \ACC_Pos|Mult5~mac .ay_scan_in_clock = "0";
defparam \ACC_Pos|Mult5~mac .ay_scan_in_width = 18;
defparam \ACC_Pos|Mult5~mac .ay_use_scan_in = "false";
defparam \ACC_Pos|Mult5~mac .az_clock = "0";
defparam \ACC_Pos|Mult5~mac .az_width = 18;
defparam \ACC_Pos|Mult5~mac .bx_clock = "none";
defparam \ACC_Pos|Mult5~mac .by_clock = "none";
defparam \ACC_Pos|Mult5~mac .by_use_scan_in = "false";
defparam \ACC_Pos|Mult5~mac .bz_clock = "none";
defparam \ACC_Pos|Mult5~mac .coef_a_0 = 0;
defparam \ACC_Pos|Mult5~mac .coef_a_1 = 0;
defparam \ACC_Pos|Mult5~mac .coef_a_2 = 0;
defparam \ACC_Pos|Mult5~mac .coef_a_3 = 0;
defparam \ACC_Pos|Mult5~mac .coef_a_4 = 0;
defparam \ACC_Pos|Mult5~mac .coef_a_5 = 0;
defparam \ACC_Pos|Mult5~mac .coef_a_6 = 0;
defparam \ACC_Pos|Mult5~mac .coef_a_7 = 0;
defparam \ACC_Pos|Mult5~mac .coef_b_0 = 0;
defparam \ACC_Pos|Mult5~mac .coef_b_1 = 0;
defparam \ACC_Pos|Mult5~mac .coef_b_2 = 0;
defparam \ACC_Pos|Mult5~mac .coef_b_3 = 0;
defparam \ACC_Pos|Mult5~mac .coef_b_4 = 0;
defparam \ACC_Pos|Mult5~mac .coef_b_5 = 0;
defparam \ACC_Pos|Mult5~mac .coef_b_6 = 0;
defparam \ACC_Pos|Mult5~mac .coef_b_7 = 0;
defparam \ACC_Pos|Mult5~mac .coef_sel_a_clock = "none";
defparam \ACC_Pos|Mult5~mac .coef_sel_b_clock = "none";
defparam \ACC_Pos|Mult5~mac .delay_scan_out_ay = "false";
defparam \ACC_Pos|Mult5~mac .delay_scan_out_by = "false";
defparam \ACC_Pos|Mult5~mac .enable_double_accum = "false";
defparam \ACC_Pos|Mult5~mac .load_const_clock = "none";
defparam \ACC_Pos|Mult5~mac .load_const_value = 0;
defparam \ACC_Pos|Mult5~mac .mode_sub_location = 0;
defparam \ACC_Pos|Mult5~mac .negate_clock = "none";
defparam \ACC_Pos|Mult5~mac .operand_source_max = "input";
defparam \ACC_Pos|Mult5~mac .operand_source_may = "preadder";
defparam \ACC_Pos|Mult5~mac .operand_source_mbx = "input";
defparam \ACC_Pos|Mult5~mac .operand_source_mby = "input";
defparam \ACC_Pos|Mult5~mac .operation_mode = "m18x18_full";
defparam \ACC_Pos|Mult5~mac .output_clock = "none";
defparam \ACC_Pos|Mult5~mac .preadder_subtract_a = "false";
defparam \ACC_Pos|Mult5~mac .preadder_subtract_b = "false";
defparam \ACC_Pos|Mult5~mac .result_a_width = 64;
defparam \ACC_Pos|Mult5~mac .signed_max = "true";
defparam \ACC_Pos|Mult5~mac .signed_may = "true";
defparam \ACC_Pos|Mult5~mac .signed_mbx = "false";
defparam \ACC_Pos|Mult5~mac .signed_mby = "false";
defparam \ACC_Pos|Mult5~mac .sub_clock = "none";
defparam \ACC_Pos|Mult5~mac .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N30
cyclonev_lcell_comb \ACC_Pos|Mux0~1 (
// Equation(s):
// \ACC_Pos|Mux0~1_combout  = ( \ACC_Pos|wMul5 [15] & ( \ACC_Pos|wMul6 [15] & ( (!\Controller|oEnMul1[0]~0_combout  & (((\Controller|oEnMul1[1]~1_combout )) # (\ACC_Pos|wMul4 [15]))) # (\Controller|oEnMul1[0]~0_combout  & (((!\Controller|oEnMul1[1]~1_combout 
// ) # (\ACC_Pos|wMul7 [15])))) ) ) ) # ( !\ACC_Pos|wMul5 [15] & ( \ACC_Pos|wMul6 [15] & ( (!\Controller|oEnMul1[0]~0_combout  & (((\Controller|oEnMul1[1]~1_combout )) # (\ACC_Pos|wMul4 [15]))) # (\Controller|oEnMul1[0]~0_combout  & 
// (((\Controller|oEnMul1[1]~1_combout  & \ACC_Pos|wMul7 [15])))) ) ) ) # ( \ACC_Pos|wMul5 [15] & ( !\ACC_Pos|wMul6 [15] & ( (!\Controller|oEnMul1[0]~0_combout  & (\ACC_Pos|wMul4 [15] & (!\Controller|oEnMul1[1]~1_combout ))) # 
// (\Controller|oEnMul1[0]~0_combout  & (((!\Controller|oEnMul1[1]~1_combout ) # (\ACC_Pos|wMul7 [15])))) ) ) ) # ( !\ACC_Pos|wMul5 [15] & ( !\ACC_Pos|wMul6 [15] & ( (!\Controller|oEnMul1[0]~0_combout  & (\ACC_Pos|wMul4 [15] & 
// (!\Controller|oEnMul1[1]~1_combout ))) # (\Controller|oEnMul1[0]~0_combout  & (((\Controller|oEnMul1[1]~1_combout  & \ACC_Pos|wMul7 [15])))) ) ) )

	.dataa(!\Controller|oEnMul1[0]~0_combout ),
	.datab(!\ACC_Pos|wMul4 [15]),
	.datac(!\Controller|oEnMul1[1]~1_combout ),
	.datad(!\ACC_Pos|wMul7 [15]),
	.datae(!\ACC_Pos|wMul5 [15]),
	.dataf(!\ACC_Pos|wMul6 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Pos|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Mux0~1 .extended_lut = "off";
defparam \ACC_Pos|Mux0~1 .lut_mask = 64'h202570752A2F7A7F;
defparam \ACC_Pos|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N48
cyclonev_lcell_comb \ACC_Pos|Mux0~2 (
// Equation(s):
// \ACC_Pos|Mux0~2_combout  = ( \ACC_Pos|Mux0~1_combout  & ( ((\ACC_Pos|Mux8~0_combout  & ((!\ACC_Pos|Mux8~1_combout ) # (\ACC_Pos|wMul3 [15])))) # (\ACC_Pos|Mux0~0_combout ) ) ) # ( !\ACC_Pos|Mux0~1_combout  & ( ((\ACC_Pos|Mux8~1_combout  & 
// (\ACC_Pos|Mux8~0_combout  & \ACC_Pos|wMul3 [15]))) # (\ACC_Pos|Mux0~0_combout ) ) )

	.dataa(!\ACC_Pos|Mux8~1_combout ),
	.datab(!\ACC_Pos|Mux8~0_combout ),
	.datac(!\ACC_Pos|wMul3 [15]),
	.datad(!\ACC_Pos|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\ACC_Pos|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Pos|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Mux0~2 .extended_lut = "off";
defparam \ACC_Pos|Mux0~2 .lut_mask = 64'h01FF01FF23FF23FF;
defparam \ACC_Pos|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y10_N39
cyclonev_lcell_comb \ACC_Pos|Mux1~0 (
// Equation(s):
// \ACC_Pos|Mux1~0_combout  = ( \ACC_Pos|wMul1 [14] & ( (\ACC_Pos|Mux15~0_combout  & ((\ACC_Pos|wMul2 [14]) # (\ACC_Pos|Mux8~2_combout ))) ) ) # ( !\ACC_Pos|wMul1 [14] & ( (!\ACC_Pos|Mux8~2_combout  & (\ACC_Pos|Mux15~0_combout  & \ACC_Pos|wMul2 [14])) ) )

	.dataa(!\ACC_Pos|Mux8~2_combout ),
	.datab(!\ACC_Pos|Mux15~0_combout ),
	.datac(gnd),
	.datad(!\ACC_Pos|wMul2 [14]),
	.datae(gnd),
	.dataf(!\ACC_Pos|wMul1 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Pos|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Mux1~0 .extended_lut = "off";
defparam \ACC_Pos|Mux1~0 .lut_mask = 64'h0022002211331133;
defparam \ACC_Pos|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N6
cyclonev_lcell_comb \ACC_Pos|Mux1~1 (
// Equation(s):
// \ACC_Pos|Mux1~1_combout  = ( \ACC_Pos|wMul5 [14] & ( \ACC_Pos|wMul6 [14] & ( (!\Controller|oEnMul1[1]~1_combout  & (((\ACC_Pos|wMul4 [14])) # (\Controller|oEnMul1[0]~0_combout ))) # (\Controller|oEnMul1[1]~1_combout  & ((!\Controller|oEnMul1[0]~0_combout 
// ) # ((\ACC_Pos|wMul7 [14])))) ) ) ) # ( !\ACC_Pos|wMul5 [14] & ( \ACC_Pos|wMul6 [14] & ( (!\Controller|oEnMul1[1]~1_combout  & (!\Controller|oEnMul1[0]~0_combout  & (\ACC_Pos|wMul4 [14]))) # (\Controller|oEnMul1[1]~1_combout  & 
// ((!\Controller|oEnMul1[0]~0_combout ) # ((\ACC_Pos|wMul7 [14])))) ) ) ) # ( \ACC_Pos|wMul5 [14] & ( !\ACC_Pos|wMul6 [14] & ( (!\Controller|oEnMul1[1]~1_combout  & (((\ACC_Pos|wMul4 [14])) # (\Controller|oEnMul1[0]~0_combout ))) # 
// (\Controller|oEnMul1[1]~1_combout  & (\Controller|oEnMul1[0]~0_combout  & ((\ACC_Pos|wMul7 [14])))) ) ) ) # ( !\ACC_Pos|wMul5 [14] & ( !\ACC_Pos|wMul6 [14] & ( (!\Controller|oEnMul1[1]~1_combout  & (!\Controller|oEnMul1[0]~0_combout  & (\ACC_Pos|wMul4 
// [14]))) # (\Controller|oEnMul1[1]~1_combout  & (\Controller|oEnMul1[0]~0_combout  & ((\ACC_Pos|wMul7 [14])))) ) ) )

	.dataa(!\Controller|oEnMul1[1]~1_combout ),
	.datab(!\Controller|oEnMul1[0]~0_combout ),
	.datac(!\ACC_Pos|wMul4 [14]),
	.datad(!\ACC_Pos|wMul7 [14]),
	.datae(!\ACC_Pos|wMul5 [14]),
	.dataf(!\ACC_Pos|wMul6 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Pos|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Mux1~1 .extended_lut = "off";
defparam \ACC_Pos|Mux1~1 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \ACC_Pos|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N12
cyclonev_lcell_comb \ACC_Pos|Mux1~2 (
// Equation(s):
// \ACC_Pos|Mux1~2_combout  = ( \ACC_Pos|Mux1~1_combout  & ( ((\ACC_Pos|Mux8~0_combout  & ((!\ACC_Pos|Mux8~1_combout ) # (\ACC_Pos|wMul3 [14])))) # (\ACC_Pos|Mux1~0_combout ) ) ) # ( !\ACC_Pos|Mux1~1_combout  & ( ((\ACC_Pos|Mux8~1_combout  & 
// (\ACC_Pos|Mux8~0_combout  & \ACC_Pos|wMul3 [14]))) # (\ACC_Pos|Mux1~0_combout ) ) )

	.dataa(!\ACC_Pos|Mux8~1_combout ),
	.datab(!\ACC_Pos|Mux8~0_combout ),
	.datac(!\ACC_Pos|Mux1~0_combout ),
	.datad(!\ACC_Pos|wMul3 [14]),
	.datae(gnd),
	.dataf(!\ACC_Pos|Mux1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Pos|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Mux1~2 .extended_lut = "off";
defparam \ACC_Pos|Mux1~2 .lut_mask = 64'h0F1F0F1F2F3F2F3F;
defparam \ACC_Pos|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N30
cyclonev_lcell_comb \ACC_Pos|Mux2~0 (
// Equation(s):
// \ACC_Pos|Mux2~0_combout  = ( \ACC_Pos|wMul2 [13] & ( (\ACC_Pos|Mux15~0_combout  & ((!\ACC_Pos|Mux8~2_combout ) # (\ACC_Pos|wMul1 [13]))) ) ) # ( !\ACC_Pos|wMul2 [13] & ( (\ACC_Pos|Mux15~0_combout  & (\ACC_Pos|Mux8~2_combout  & \ACC_Pos|wMul1 [13])) ) )

	.dataa(gnd),
	.datab(!\ACC_Pos|Mux15~0_combout ),
	.datac(!\ACC_Pos|Mux8~2_combout ),
	.datad(!\ACC_Pos|wMul1 [13]),
	.datae(gnd),
	.dataf(!\ACC_Pos|wMul2 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Pos|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Mux2~0 .extended_lut = "off";
defparam \ACC_Pos|Mux2~0 .lut_mask = 64'h0003000330333033;
defparam \ACC_Pos|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N48
cyclonev_lcell_comb \ACC_Pos|Mux2~1 (
// Equation(s):
// \ACC_Pos|Mux2~1_combout  = ( \ACC_Pos|wMul6 [13] & ( \ACC_Pos|wMul5 [13] & ( (!\Controller|oEnMul1[1]~1_combout  & (((\ACC_Pos|wMul4 [13])) # (\Controller|oEnMul1[0]~0_combout ))) # (\Controller|oEnMul1[1]~1_combout  & ((!\Controller|oEnMul1[0]~0_combout 
// ) # ((\ACC_Pos|wMul7 [13])))) ) ) ) # ( !\ACC_Pos|wMul6 [13] & ( \ACC_Pos|wMul5 [13] & ( (!\Controller|oEnMul1[1]~1_combout  & (((\ACC_Pos|wMul4 [13])) # (\Controller|oEnMul1[0]~0_combout ))) # (\Controller|oEnMul1[1]~1_combout  & 
// (\Controller|oEnMul1[0]~0_combout  & (\ACC_Pos|wMul7 [13]))) ) ) ) # ( \ACC_Pos|wMul6 [13] & ( !\ACC_Pos|wMul5 [13] & ( (!\Controller|oEnMul1[1]~1_combout  & (!\Controller|oEnMul1[0]~0_combout  & ((\ACC_Pos|wMul4 [13])))) # 
// (\Controller|oEnMul1[1]~1_combout  & ((!\Controller|oEnMul1[0]~0_combout ) # ((\ACC_Pos|wMul7 [13])))) ) ) ) # ( !\ACC_Pos|wMul6 [13] & ( !\ACC_Pos|wMul5 [13] & ( (!\Controller|oEnMul1[1]~1_combout  & (!\Controller|oEnMul1[0]~0_combout  & ((\ACC_Pos|wMul4 
// [13])))) # (\Controller|oEnMul1[1]~1_combout  & (\Controller|oEnMul1[0]~0_combout  & (\ACC_Pos|wMul7 [13]))) ) ) )

	.dataa(!\Controller|oEnMul1[1]~1_combout ),
	.datab(!\Controller|oEnMul1[0]~0_combout ),
	.datac(!\ACC_Pos|wMul7 [13]),
	.datad(!\ACC_Pos|wMul4 [13]),
	.datae(!\ACC_Pos|wMul6 [13]),
	.dataf(!\ACC_Pos|wMul5 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Pos|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Mux2~1 .extended_lut = "off";
defparam \ACC_Pos|Mux2~1 .lut_mask = 64'h018945CD23AB67EF;
defparam \ACC_Pos|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N21
cyclonev_lcell_comb \ACC_Pos|Mux2~2 (
// Equation(s):
// \ACC_Pos|Mux2~2_combout  = ( \ACC_Pos|Mux2~1_combout  & ( ((\ACC_Pos|Mux8~0_combout  & ((!\ACC_Pos|Mux8~1_combout ) # (\ACC_Pos|wMul3 [13])))) # (\ACC_Pos|Mux2~0_combout ) ) ) # ( !\ACC_Pos|Mux2~1_combout  & ( ((\ACC_Pos|Mux8~1_combout  & 
// (\ACC_Pos|Mux8~0_combout  & \ACC_Pos|wMul3 [13]))) # (\ACC_Pos|Mux2~0_combout ) ) )

	.dataa(!\ACC_Pos|Mux8~1_combout ),
	.datab(!\ACC_Pos|Mux8~0_combout ),
	.datac(!\ACC_Pos|Mux2~0_combout ),
	.datad(!\ACC_Pos|wMul3 [13]),
	.datae(gnd),
	.dataf(!\ACC_Pos|Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Pos|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Mux2~2 .extended_lut = "off";
defparam \ACC_Pos|Mux2~2 .lut_mask = 64'h0F1F0F1F2F3F2F3F;
defparam \ACC_Pos|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y10_N30
cyclonev_lcell_comb \ACC_Pos|Mux3~0 (
// Equation(s):
// \ACC_Pos|Mux3~0_combout  = ( \ACC_Pos|wMul1 [12] & ( (\ACC_Pos|Mux15~0_combout  & ((\ACC_Pos|wMul2 [12]) # (\ACC_Pos|Mux8~2_combout ))) ) ) # ( !\ACC_Pos|wMul1 [12] & ( (!\ACC_Pos|Mux8~2_combout  & (\ACC_Pos|Mux15~0_combout  & \ACC_Pos|wMul2 [12])) ) )

	.dataa(!\ACC_Pos|Mux8~2_combout ),
	.datab(!\ACC_Pos|Mux15~0_combout ),
	.datac(!\ACC_Pos|wMul2 [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ACC_Pos|wMul1 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Pos|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Mux3~0 .extended_lut = "off";
defparam \ACC_Pos|Mux3~0 .lut_mask = 64'h0202020213131313;
defparam \ACC_Pos|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y10_N18
cyclonev_lcell_comb \ACC_Pos|Mux3~1 (
// Equation(s):
// \ACC_Pos|Mux3~1_combout  = ( \ACC_Pos|wMul6 [12] & ( \ACC_Pos|wMul5 [12] & ( (!\Controller|oEnMul1[1]~1_combout  & (((\Controller|oEnMul1[0]~0_combout ) # (\ACC_Pos|wMul4 [12])))) # (\Controller|oEnMul1[1]~1_combout  & (((!\Controller|oEnMul1[0]~0_combout 
// )) # (\ACC_Pos|wMul7 [12]))) ) ) ) # ( !\ACC_Pos|wMul6 [12] & ( \ACC_Pos|wMul5 [12] & ( (!\Controller|oEnMul1[1]~1_combout  & (((\Controller|oEnMul1[0]~0_combout ) # (\ACC_Pos|wMul4 [12])))) # (\Controller|oEnMul1[1]~1_combout  & (\ACC_Pos|wMul7 [12] & 
// ((\Controller|oEnMul1[0]~0_combout )))) ) ) ) # ( \ACC_Pos|wMul6 [12] & ( !\ACC_Pos|wMul5 [12] & ( (!\Controller|oEnMul1[1]~1_combout  & (((\ACC_Pos|wMul4 [12] & !\Controller|oEnMul1[0]~0_combout )))) # (\Controller|oEnMul1[1]~1_combout  & 
// (((!\Controller|oEnMul1[0]~0_combout )) # (\ACC_Pos|wMul7 [12]))) ) ) ) # ( !\ACC_Pos|wMul6 [12] & ( !\ACC_Pos|wMul5 [12] & ( (!\Controller|oEnMul1[1]~1_combout  & (((\ACC_Pos|wMul4 [12] & !\Controller|oEnMul1[0]~0_combout )))) # 
// (\Controller|oEnMul1[1]~1_combout  & (\ACC_Pos|wMul7 [12] & ((\Controller|oEnMul1[0]~0_combout )))) ) ) )

	.dataa(!\ACC_Pos|wMul7 [12]),
	.datab(!\Controller|oEnMul1[1]~1_combout ),
	.datac(!\ACC_Pos|wMul4 [12]),
	.datad(!\Controller|oEnMul1[0]~0_combout ),
	.datae(!\ACC_Pos|wMul6 [12]),
	.dataf(!\ACC_Pos|wMul5 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Pos|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Mux3~1 .extended_lut = "off";
defparam \ACC_Pos|Mux3~1 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \ACC_Pos|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y10_N3
cyclonev_lcell_comb \ACC_Pos|Mux3~2 (
// Equation(s):
// \ACC_Pos|Mux3~2_combout  = ( \ACC_Pos|Mux3~1_combout  & ( ((\ACC_Pos|Mux8~0_combout  & ((!\ACC_Pos|Mux8~1_combout ) # (\ACC_Pos|wMul3 [12])))) # (\ACC_Pos|Mux3~0_combout ) ) ) # ( !\ACC_Pos|Mux3~1_combout  & ( ((\ACC_Pos|Mux8~0_combout  & 
// (\ACC_Pos|Mux8~1_combout  & \ACC_Pos|wMul3 [12]))) # (\ACC_Pos|Mux3~0_combout ) ) )

	.dataa(!\ACC_Pos|Mux8~0_combout ),
	.datab(!\ACC_Pos|Mux8~1_combout ),
	.datac(!\ACC_Pos|Mux3~0_combout ),
	.datad(!\ACC_Pos|wMul3 [12]),
	.datae(gnd),
	.dataf(!\ACC_Pos|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Pos|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Mux3~2 .extended_lut = "off";
defparam \ACC_Pos|Mux3~2 .lut_mask = 64'h0F1F0F1F4F5F4F5F;
defparam \ACC_Pos|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N12
cyclonev_lcell_comb \ACC_Pos|Mux4~1 (
// Equation(s):
// \ACC_Pos|Mux4~1_combout  = ( \ACC_Pos|wMul5 [11] & ( \ACC_Pos|wMul6 [11] & ( (!\Controller|oEnMul1[0]~0_combout  & (((\Controller|oEnMul1[1]~1_combout )) # (\ACC_Pos|wMul4 [11]))) # (\Controller|oEnMul1[0]~0_combout  & (((!\Controller|oEnMul1[1]~1_combout 
// ) # (\ACC_Pos|wMul7 [11])))) ) ) ) # ( !\ACC_Pos|wMul5 [11] & ( \ACC_Pos|wMul6 [11] & ( (!\Controller|oEnMul1[0]~0_combout  & (((\Controller|oEnMul1[1]~1_combout )) # (\ACC_Pos|wMul4 [11]))) # (\Controller|oEnMul1[0]~0_combout  & 
// (((\Controller|oEnMul1[1]~1_combout  & \ACC_Pos|wMul7 [11])))) ) ) ) # ( \ACC_Pos|wMul5 [11] & ( !\ACC_Pos|wMul6 [11] & ( (!\Controller|oEnMul1[0]~0_combout  & (\ACC_Pos|wMul4 [11] & (!\Controller|oEnMul1[1]~1_combout ))) # 
// (\Controller|oEnMul1[0]~0_combout  & (((!\Controller|oEnMul1[1]~1_combout ) # (\ACC_Pos|wMul7 [11])))) ) ) ) # ( !\ACC_Pos|wMul5 [11] & ( !\ACC_Pos|wMul6 [11] & ( (!\Controller|oEnMul1[0]~0_combout  & (\ACC_Pos|wMul4 [11] & 
// (!\Controller|oEnMul1[1]~1_combout ))) # (\Controller|oEnMul1[0]~0_combout  & (((\Controller|oEnMul1[1]~1_combout  & \ACC_Pos|wMul7 [11])))) ) ) )

	.dataa(!\Controller|oEnMul1[0]~0_combout ),
	.datab(!\ACC_Pos|wMul4 [11]),
	.datac(!\Controller|oEnMul1[1]~1_combout ),
	.datad(!\ACC_Pos|wMul7 [11]),
	.datae(!\ACC_Pos|wMul5 [11]),
	.dataf(!\ACC_Pos|wMul6 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Pos|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Mux4~1 .extended_lut = "off";
defparam \ACC_Pos|Mux4~1 .lut_mask = 64'h202570752A2F7A7F;
defparam \ACC_Pos|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N45
cyclonev_lcell_comb \ACC_Pos|Mux4~0 (
// Equation(s):
// \ACC_Pos|Mux4~0_combout  = ( \ACC_Pos|wMul2 [11] & ( (\ACC_Pos|Mux15~0_combout  & ((!\ACC_Pos|Mux8~2_combout ) # (\ACC_Pos|wMul1 [11]))) ) ) # ( !\ACC_Pos|wMul2 [11] & ( (\ACC_Pos|Mux8~2_combout  & (\ACC_Pos|Mux15~0_combout  & \ACC_Pos|wMul1 [11])) ) )

	.dataa(!\ACC_Pos|Mux8~2_combout ),
	.datab(!\ACC_Pos|Mux15~0_combout ),
	.datac(gnd),
	.datad(!\ACC_Pos|wMul1 [11]),
	.datae(gnd),
	.dataf(!\ACC_Pos|wMul2 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Pos|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Mux4~0 .extended_lut = "off";
defparam \ACC_Pos|Mux4~0 .lut_mask = 64'h0011001122332233;
defparam \ACC_Pos|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N21
cyclonev_lcell_comb \ACC_Pos|Mux4~2 (
// Equation(s):
// \ACC_Pos|Mux4~2_combout  = ( \ACC_Pos|wMul3 [11] & ( ((\ACC_Pos|Mux8~0_combout  & ((\ACC_Pos|Mux4~1_combout ) # (\ACC_Pos|Mux8~1_combout )))) # (\ACC_Pos|Mux4~0_combout ) ) ) # ( !\ACC_Pos|wMul3 [11] & ( ((\ACC_Pos|Mux8~0_combout  & 
// (!\ACC_Pos|Mux8~1_combout  & \ACC_Pos|Mux4~1_combout ))) # (\ACC_Pos|Mux4~0_combout ) ) )

	.dataa(!\ACC_Pos|Mux8~0_combout ),
	.datab(!\ACC_Pos|Mux8~1_combout ),
	.datac(!\ACC_Pos|Mux4~1_combout ),
	.datad(!\ACC_Pos|Mux4~0_combout ),
	.datae(gnd),
	.dataf(!\ACC_Pos|wMul3 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Pos|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Mux4~2 .extended_lut = "off";
defparam \ACC_Pos|Mux4~2 .lut_mask = 64'h04FF04FF15FF15FF;
defparam \ACC_Pos|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N33
cyclonev_lcell_comb \ACC_Pos|Mux5~0 (
// Equation(s):
// \ACC_Pos|Mux5~0_combout  = ( \ACC_Pos|wMul1 [10] & ( \ACC_Pos|wMul2 [10] & ( \ACC_Pos|Mux15~0_combout  ) ) ) # ( !\ACC_Pos|wMul1 [10] & ( \ACC_Pos|wMul2 [10] & ( (!\ACC_Pos|Mux8~2_combout  & \ACC_Pos|Mux15~0_combout ) ) ) ) # ( \ACC_Pos|wMul1 [10] & ( 
// !\ACC_Pos|wMul2 [10] & ( (\ACC_Pos|Mux8~2_combout  & \ACC_Pos|Mux15~0_combout ) ) ) )

	.dataa(!\ACC_Pos|Mux8~2_combout ),
	.datab(gnd),
	.datac(!\ACC_Pos|Mux15~0_combout ),
	.datad(gnd),
	.datae(!\ACC_Pos|wMul1 [10]),
	.dataf(!\ACC_Pos|wMul2 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Pos|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Mux5~0 .extended_lut = "off";
defparam \ACC_Pos|Mux5~0 .lut_mask = 64'h000005050A0A0F0F;
defparam \ACC_Pos|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N24
cyclonev_lcell_comb \ACC_Pos|Mux5~1 (
// Equation(s):
// \ACC_Pos|Mux5~1_combout  = ( \ACC_Pos|wMul5 [10] & ( \ACC_Pos|wMul4 [10] & ( (!\Controller|oEnMul1[1]~1_combout ) # ((!\Controller|oEnMul1[0]~0_combout  & ((\ACC_Pos|wMul6 [10]))) # (\Controller|oEnMul1[0]~0_combout  & (\ACC_Pos|wMul7 [10]))) ) ) ) # ( 
// !\ACC_Pos|wMul5 [10] & ( \ACC_Pos|wMul4 [10] & ( (!\Controller|oEnMul1[0]~0_combout  & ((!\Controller|oEnMul1[1]~1_combout ) # ((\ACC_Pos|wMul6 [10])))) # (\Controller|oEnMul1[0]~0_combout  & (\Controller|oEnMul1[1]~1_combout  & (\ACC_Pos|wMul7 [10]))) ) 
// ) ) # ( \ACC_Pos|wMul5 [10] & ( !\ACC_Pos|wMul4 [10] & ( (!\Controller|oEnMul1[0]~0_combout  & (\Controller|oEnMul1[1]~1_combout  & ((\ACC_Pos|wMul6 [10])))) # (\Controller|oEnMul1[0]~0_combout  & ((!\Controller|oEnMul1[1]~1_combout ) # ((\ACC_Pos|wMul7 
// [10])))) ) ) ) # ( !\ACC_Pos|wMul5 [10] & ( !\ACC_Pos|wMul4 [10] & ( (\Controller|oEnMul1[1]~1_combout  & ((!\Controller|oEnMul1[0]~0_combout  & ((\ACC_Pos|wMul6 [10]))) # (\Controller|oEnMul1[0]~0_combout  & (\ACC_Pos|wMul7 [10])))) ) ) )

	.dataa(!\Controller|oEnMul1[0]~0_combout ),
	.datab(!\Controller|oEnMul1[1]~1_combout ),
	.datac(!\ACC_Pos|wMul7 [10]),
	.datad(!\ACC_Pos|wMul6 [10]),
	.datae(!\ACC_Pos|wMul5 [10]),
	.dataf(!\ACC_Pos|wMul4 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Pos|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Mux5~1 .extended_lut = "off";
defparam \ACC_Pos|Mux5~1 .lut_mask = 64'h0123456789ABCDEF;
defparam \ACC_Pos|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N48
cyclonev_lcell_comb \ACC_Pos|Mux5~2 (
// Equation(s):
// \ACC_Pos|Mux5~2_combout  = ( \ACC_Pos|Mux5~1_combout  & ( ((\ACC_Pos|Mux8~0_combout  & ((!\ACC_Pos|Mux8~1_combout ) # (\ACC_Pos|wMul3 [10])))) # (\ACC_Pos|Mux5~0_combout ) ) ) # ( !\ACC_Pos|Mux5~1_combout  & ( ((\ACC_Pos|Mux8~0_combout  & 
// (\ACC_Pos|Mux8~1_combout  & \ACC_Pos|wMul3 [10]))) # (\ACC_Pos|Mux5~0_combout ) ) )

	.dataa(!\ACC_Pos|Mux8~0_combout ),
	.datab(!\ACC_Pos|Mux8~1_combout ),
	.datac(!\ACC_Pos|Mux5~0_combout ),
	.datad(!\ACC_Pos|wMul3 [10]),
	.datae(gnd),
	.dataf(!\ACC_Pos|Mux5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Pos|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Mux5~2 .extended_lut = "off";
defparam \ACC_Pos|Mux5~2 .lut_mask = 64'h0F1F0F1F4F5F4F5F;
defparam \ACC_Pos|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N6
cyclonev_lcell_comb \ACC_Pos|Mux6~1 (
// Equation(s):
// \ACC_Pos|Mux6~1_combout  = ( \ACC_Pos|wMul4 [9] & ( \ACC_Pos|wMul5 [9] & ( (!\Controller|oEnMul1[1]~1_combout ) # ((!\Controller|oEnMul1[0]~0_combout  & (\ACC_Pos|wMul6 [9])) # (\Controller|oEnMul1[0]~0_combout  & ((\ACC_Pos|wMul7 [9])))) ) ) ) # ( 
// !\ACC_Pos|wMul4 [9] & ( \ACC_Pos|wMul5 [9] & ( (!\Controller|oEnMul1[0]~0_combout  & (\Controller|oEnMul1[1]~1_combout  & (\ACC_Pos|wMul6 [9]))) # (\Controller|oEnMul1[0]~0_combout  & ((!\Controller|oEnMul1[1]~1_combout ) # ((\ACC_Pos|wMul7 [9])))) ) ) ) 
// # ( \ACC_Pos|wMul4 [9] & ( !\ACC_Pos|wMul5 [9] & ( (!\Controller|oEnMul1[0]~0_combout  & ((!\Controller|oEnMul1[1]~1_combout ) # ((\ACC_Pos|wMul6 [9])))) # (\Controller|oEnMul1[0]~0_combout  & (\Controller|oEnMul1[1]~1_combout  & ((\ACC_Pos|wMul7 [9])))) 
// ) ) ) # ( !\ACC_Pos|wMul4 [9] & ( !\ACC_Pos|wMul5 [9] & ( (\Controller|oEnMul1[1]~1_combout  & ((!\Controller|oEnMul1[0]~0_combout  & (\ACC_Pos|wMul6 [9])) # (\Controller|oEnMul1[0]~0_combout  & ((\ACC_Pos|wMul7 [9]))))) ) ) )

	.dataa(!\Controller|oEnMul1[0]~0_combout ),
	.datab(!\Controller|oEnMul1[1]~1_combout ),
	.datac(!\ACC_Pos|wMul6 [9]),
	.datad(!\ACC_Pos|wMul7 [9]),
	.datae(!\ACC_Pos|wMul4 [9]),
	.dataf(!\ACC_Pos|wMul5 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Pos|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Mux6~1 .extended_lut = "off";
defparam \ACC_Pos|Mux6~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \ACC_Pos|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N36
cyclonev_lcell_comb \ACC_Pos|Mux6~0 (
// Equation(s):
// \ACC_Pos|Mux6~0_combout  = ( \ACC_Pos|wMul2 [9] & ( \ACC_Pos|wMul1 [9] & ( \ACC_Pos|Mux15~0_combout  ) ) ) # ( !\ACC_Pos|wMul2 [9] & ( \ACC_Pos|wMul1 [9] & ( (\ACC_Pos|Mux15~0_combout  & \ACC_Pos|Mux8~2_combout ) ) ) ) # ( \ACC_Pos|wMul2 [9] & ( 
// !\ACC_Pos|wMul1 [9] & ( (\ACC_Pos|Mux15~0_combout  & !\ACC_Pos|Mux8~2_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ACC_Pos|Mux15~0_combout ),
	.datac(!\ACC_Pos|Mux8~2_combout ),
	.datad(gnd),
	.datae(!\ACC_Pos|wMul2 [9]),
	.dataf(!\ACC_Pos|wMul1 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Pos|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Mux6~0 .extended_lut = "off";
defparam \ACC_Pos|Mux6~0 .lut_mask = 64'h0000303003033333;
defparam \ACC_Pos|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N51
cyclonev_lcell_comb \ACC_Pos|Mux6~2 (
// Equation(s):
// \ACC_Pos|Mux6~2_combout  = ( \ACC_Pos|wMul3 [9] & ( ((\ACC_Pos|Mux8~0_combout  & ((\ACC_Pos|Mux6~1_combout ) # (\ACC_Pos|Mux8~1_combout )))) # (\ACC_Pos|Mux6~0_combout ) ) ) # ( !\ACC_Pos|wMul3 [9] & ( ((\ACC_Pos|Mux8~0_combout  & 
// (!\ACC_Pos|Mux8~1_combout  & \ACC_Pos|Mux6~1_combout ))) # (\ACC_Pos|Mux6~0_combout ) ) )

	.dataa(!\ACC_Pos|Mux8~0_combout ),
	.datab(!\ACC_Pos|Mux8~1_combout ),
	.datac(!\ACC_Pos|Mux6~1_combout ),
	.datad(!\ACC_Pos|Mux6~0_combout ),
	.datae(gnd),
	.dataf(!\ACC_Pos|wMul3 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Pos|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Mux6~2 .extended_lut = "off";
defparam \ACC_Pos|Mux6~2 .lut_mask = 64'h04FF04FF15FF15FF;
defparam \ACC_Pos|Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N54
cyclonev_lcell_comb \ACC_Pos|Mux7~1 (
// Equation(s):
// \ACC_Pos|Mux7~1_combout  = ( \ACC_Pos|wMul6 [8] & ( \ACC_Pos|wMul4 [8] & ( (!\Controller|oEnMul1[0]~0_combout ) # ((!\Controller|oEnMul1[1]~1_combout  & (\ACC_Pos|wMul5 [8])) # (\Controller|oEnMul1[1]~1_combout  & ((\ACC_Pos|wMul7 [8])))) ) ) ) # ( 
// !\ACC_Pos|wMul6 [8] & ( \ACC_Pos|wMul4 [8] & ( (!\Controller|oEnMul1[0]~0_combout  & (!\Controller|oEnMul1[1]~1_combout )) # (\Controller|oEnMul1[0]~0_combout  & ((!\Controller|oEnMul1[1]~1_combout  & (\ACC_Pos|wMul5 [8])) # 
// (\Controller|oEnMul1[1]~1_combout  & ((\ACC_Pos|wMul7 [8]))))) ) ) ) # ( \ACC_Pos|wMul6 [8] & ( !\ACC_Pos|wMul4 [8] & ( (!\Controller|oEnMul1[0]~0_combout  & (\Controller|oEnMul1[1]~1_combout )) # (\Controller|oEnMul1[0]~0_combout  & 
// ((!\Controller|oEnMul1[1]~1_combout  & (\ACC_Pos|wMul5 [8])) # (\Controller|oEnMul1[1]~1_combout  & ((\ACC_Pos|wMul7 [8]))))) ) ) ) # ( !\ACC_Pos|wMul6 [8] & ( !\ACC_Pos|wMul4 [8] & ( (\Controller|oEnMul1[0]~0_combout  & 
// ((!\Controller|oEnMul1[1]~1_combout  & (\ACC_Pos|wMul5 [8])) # (\Controller|oEnMul1[1]~1_combout  & ((\ACC_Pos|wMul7 [8]))))) ) ) )

	.dataa(!\Controller|oEnMul1[0]~0_combout ),
	.datab(!\Controller|oEnMul1[1]~1_combout ),
	.datac(!\ACC_Pos|wMul5 [8]),
	.datad(!\ACC_Pos|wMul7 [8]),
	.datae(!\ACC_Pos|wMul6 [8]),
	.dataf(!\ACC_Pos|wMul4 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Pos|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Mux7~1 .extended_lut = "off";
defparam \ACC_Pos|Mux7~1 .lut_mask = 64'h041526378C9DAEBF;
defparam \ACC_Pos|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y10_N6
cyclonev_lcell_comb \ACC_Pos|Mux7~0 (
// Equation(s):
// \ACC_Pos|Mux7~0_combout  = ( \ACC_Pos|wMul2 [8] & ( \ACC_Pos|wMul1 [8] & ( \ACC_Pos|Mux15~0_combout  ) ) ) # ( !\ACC_Pos|wMul2 [8] & ( \ACC_Pos|wMul1 [8] & ( (\ACC_Pos|Mux15~0_combout  & \ACC_Pos|Mux8~2_combout ) ) ) ) # ( \ACC_Pos|wMul2 [8] & ( 
// !\ACC_Pos|wMul1 [8] & ( (\ACC_Pos|Mux15~0_combout  & !\ACC_Pos|Mux8~2_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ACC_Pos|Mux15~0_combout ),
	.datac(!\ACC_Pos|Mux8~2_combout ),
	.datad(gnd),
	.datae(!\ACC_Pos|wMul2 [8]),
	.dataf(!\ACC_Pos|wMul1 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Pos|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Mux7~0 .extended_lut = "off";
defparam \ACC_Pos|Mux7~0 .lut_mask = 64'h0000303003033333;
defparam \ACC_Pos|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N18
cyclonev_lcell_comb \ACC_Pos|Mux7~2 (
// Equation(s):
// \ACC_Pos|Mux7~2_combout  = ( \ACC_Pos|Mux7~0_combout  ) # ( !\ACC_Pos|Mux7~0_combout  & ( (\ACC_Pos|Mux8~0_combout  & ((!\ACC_Pos|Mux8~1_combout  & (\ACC_Pos|Mux7~1_combout )) # (\ACC_Pos|Mux8~1_combout  & ((\ACC_Pos|wMul3 [8]))))) ) )

	.dataa(!\ACC_Pos|Mux8~0_combout ),
	.datab(!\ACC_Pos|Mux8~1_combout ),
	.datac(!\ACC_Pos|Mux7~1_combout ),
	.datad(!\ACC_Pos|wMul3 [8]),
	.datae(gnd),
	.dataf(!\ACC_Pos|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Pos|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Mux7~2 .extended_lut = "off";
defparam \ACC_Pos|Mux7~2 .lut_mask = 64'h04150415FFFFFFFF;
defparam \ACC_Pos|Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y10_N33
cyclonev_lcell_comb \ACC_Pos|Mux8~3 (
// Equation(s):
// \ACC_Pos|Mux8~3_combout  = ( \ACC_Pos|wMul1 [7] & ( (\ACC_Pos|Mux15~0_combout  & ((\ACC_Pos|wMul2 [7]) # (\ACC_Pos|Mux8~2_combout ))) ) ) # ( !\ACC_Pos|wMul1 [7] & ( (!\ACC_Pos|Mux8~2_combout  & (\ACC_Pos|Mux15~0_combout  & \ACC_Pos|wMul2 [7])) ) )

	.dataa(!\ACC_Pos|Mux8~2_combout ),
	.datab(!\ACC_Pos|Mux15~0_combout ),
	.datac(gnd),
	.datad(!\ACC_Pos|wMul2 [7]),
	.datae(gnd),
	.dataf(!\ACC_Pos|wMul1 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Pos|Mux8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Mux8~3 .extended_lut = "off";
defparam \ACC_Pos|Mux8~3 .lut_mask = 64'h0022002211331133;
defparam \ACC_Pos|Mux8~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y10_N12
cyclonev_lcell_comb \ACC_Pos|Mux8~4 (
// Equation(s):
// \ACC_Pos|Mux8~4_combout  = ( \ACC_Pos|wMul6 [7] & ( \ACC_Pos|wMul5 [7] & ( (!\Controller|oEnMul1[0]~0_combout  & (((\ACC_Pos|wMul4 [7]) # (\Controller|oEnMul1[1]~1_combout )))) # (\Controller|oEnMul1[0]~0_combout  & (((!\Controller|oEnMul1[1]~1_combout )) 
// # (\ACC_Pos|wMul7 [7]))) ) ) ) # ( !\ACC_Pos|wMul6 [7] & ( \ACC_Pos|wMul5 [7] & ( (!\Controller|oEnMul1[0]~0_combout  & (((!\Controller|oEnMul1[1]~1_combout  & \ACC_Pos|wMul4 [7])))) # (\Controller|oEnMul1[0]~0_combout  & 
// (((!\Controller|oEnMul1[1]~1_combout )) # (\ACC_Pos|wMul7 [7]))) ) ) ) # ( \ACC_Pos|wMul6 [7] & ( !\ACC_Pos|wMul5 [7] & ( (!\Controller|oEnMul1[0]~0_combout  & (((\ACC_Pos|wMul4 [7]) # (\Controller|oEnMul1[1]~1_combout )))) # 
// (\Controller|oEnMul1[0]~0_combout  & (\ACC_Pos|wMul7 [7] & (\Controller|oEnMul1[1]~1_combout ))) ) ) ) # ( !\ACC_Pos|wMul6 [7] & ( !\ACC_Pos|wMul5 [7] & ( (!\Controller|oEnMul1[0]~0_combout  & (((!\Controller|oEnMul1[1]~1_combout  & \ACC_Pos|wMul4 [7])))) 
// # (\Controller|oEnMul1[0]~0_combout  & (\ACC_Pos|wMul7 [7] & (\Controller|oEnMul1[1]~1_combout ))) ) ) )

	.dataa(!\Controller|oEnMul1[0]~0_combout ),
	.datab(!\ACC_Pos|wMul7 [7]),
	.datac(!\Controller|oEnMul1[1]~1_combout ),
	.datad(!\ACC_Pos|wMul4 [7]),
	.datae(!\ACC_Pos|wMul6 [7]),
	.dataf(!\ACC_Pos|wMul5 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Pos|Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Mux8~4 .extended_lut = "off";
defparam \ACC_Pos|Mux8~4 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \ACC_Pos|Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y10_N54
cyclonev_lcell_comb \ACC_Pos|Mux8~5 (
// Equation(s):
// \ACC_Pos|Mux8~5_combout  = ( \ACC_Pos|Mux8~4_combout  & ( ((\ACC_Pos|Mux8~0_combout  & ((!\ACC_Pos|Mux8~1_combout ) # (\ACC_Pos|wMul3 [7])))) # (\ACC_Pos|Mux8~3_combout ) ) ) # ( !\ACC_Pos|Mux8~4_combout  & ( ((\ACC_Pos|Mux8~0_combout  & 
// (\ACC_Pos|Mux8~1_combout  & \ACC_Pos|wMul3 [7]))) # (\ACC_Pos|Mux8~3_combout ) ) )

	.dataa(!\ACC_Pos|Mux8~0_combout ),
	.datab(!\ACC_Pos|Mux8~1_combout ),
	.datac(!\ACC_Pos|Mux8~3_combout ),
	.datad(!\ACC_Pos|wMul3 [7]),
	.datae(gnd),
	.dataf(!\ACC_Pos|Mux8~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Pos|Mux8~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Mux8~5 .extended_lut = "off";
defparam \ACC_Pos|Mux8~5 .lut_mask = 64'h0F1F0F1F4F5F4F5F;
defparam \ACC_Pos|Mux8~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y10_N36
cyclonev_lcell_comb \ACC_Pos|Mux9~0 (
// Equation(s):
// \ACC_Pos|Mux9~0_combout  = ( \ACC_Pos|wMul2 [6] & ( (\ACC_Pos|Mux15~0_combout  & ((!\ACC_Pos|Mux8~2_combout ) # (\ACC_Pos|wMul1 [6]))) ) ) # ( !\ACC_Pos|wMul2 [6] & ( (\ACC_Pos|Mux8~2_combout  & (\ACC_Pos|Mux15~0_combout  & \ACC_Pos|wMul1 [6])) ) )

	.dataa(!\ACC_Pos|Mux8~2_combout ),
	.datab(!\ACC_Pos|Mux15~0_combout ),
	.datac(!\ACC_Pos|wMul1 [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ACC_Pos|wMul2 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Pos|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Mux9~0 .extended_lut = "off";
defparam \ACC_Pos|Mux9~0 .lut_mask = 64'h0101010123232323;
defparam \ACC_Pos|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y10_N42
cyclonev_lcell_comb \ACC_Pos|Mux9~1 (
// Equation(s):
// \ACC_Pos|Mux9~1_combout  = ( \ACC_Pos|wMul4 [6] & ( \ACC_Pos|wMul5 [6] & ( (!\Controller|oEnMul1[1]~1_combout ) # ((!\Controller|oEnMul1[0]~0_combout  & ((\ACC_Pos|wMul6 [6]))) # (\Controller|oEnMul1[0]~0_combout  & (\ACC_Pos|wMul7 [6]))) ) ) ) # ( 
// !\ACC_Pos|wMul4 [6] & ( \ACC_Pos|wMul5 [6] & ( (!\Controller|oEnMul1[0]~0_combout  & (((\Controller|oEnMul1[1]~1_combout  & \ACC_Pos|wMul6 [6])))) # (\Controller|oEnMul1[0]~0_combout  & (((!\Controller|oEnMul1[1]~1_combout )) # (\ACC_Pos|wMul7 [6]))) ) ) 
// ) # ( \ACC_Pos|wMul4 [6] & ( !\ACC_Pos|wMul5 [6] & ( (!\Controller|oEnMul1[0]~0_combout  & (((!\Controller|oEnMul1[1]~1_combout ) # (\ACC_Pos|wMul6 [6])))) # (\Controller|oEnMul1[0]~0_combout  & (\ACC_Pos|wMul7 [6] & (\Controller|oEnMul1[1]~1_combout ))) 
// ) ) ) # ( !\ACC_Pos|wMul4 [6] & ( !\ACC_Pos|wMul5 [6] & ( (\Controller|oEnMul1[1]~1_combout  & ((!\Controller|oEnMul1[0]~0_combout  & ((\ACC_Pos|wMul6 [6]))) # (\Controller|oEnMul1[0]~0_combout  & (\ACC_Pos|wMul7 [6])))) ) ) )

	.dataa(!\Controller|oEnMul1[0]~0_combout ),
	.datab(!\ACC_Pos|wMul7 [6]),
	.datac(!\Controller|oEnMul1[1]~1_combout ),
	.datad(!\ACC_Pos|wMul6 [6]),
	.datae(!\ACC_Pos|wMul4 [6]),
	.dataf(!\ACC_Pos|wMul5 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Pos|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Mux9~1 .extended_lut = "off";
defparam \ACC_Pos|Mux9~1 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \ACC_Pos|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y10_N57
cyclonev_lcell_comb \ACC_Pos|Mux9~2 (
// Equation(s):
// \ACC_Pos|Mux9~2_combout  = ( \ACC_Pos|Mux9~1_combout  & ( ((\ACC_Pos|Mux8~0_combout  & ((!\ACC_Pos|Mux8~1_combout ) # (\ACC_Pos|wMul3 [6])))) # (\ACC_Pos|Mux9~0_combout ) ) ) # ( !\ACC_Pos|Mux9~1_combout  & ( ((\ACC_Pos|Mux8~0_combout  & 
// (\ACC_Pos|Mux8~1_combout  & \ACC_Pos|wMul3 [6]))) # (\ACC_Pos|Mux9~0_combout ) ) )

	.dataa(!\ACC_Pos|Mux8~0_combout ),
	.datab(!\ACC_Pos|Mux8~1_combout ),
	.datac(!\ACC_Pos|wMul3 [6]),
	.datad(!\ACC_Pos|Mux9~0_combout ),
	.datae(gnd),
	.dataf(!\ACC_Pos|Mux9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Pos|Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Mux9~2 .extended_lut = "off";
defparam \ACC_Pos|Mux9~2 .lut_mask = 64'h01FF01FF45FF45FF;
defparam \ACC_Pos|Mux9~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y10_N27
cyclonev_lcell_comb \ACC_Pos|Mux10~0 (
// Equation(s):
// \ACC_Pos|Mux10~0_combout  = ( \ACC_Pos|Mux15~0_combout  & ( \ACC_Pos|wMul1 [5] & ( (\ACC_Pos|wMul2 [5]) # (\ACC_Pos|Mux8~2_combout ) ) ) ) # ( \ACC_Pos|Mux15~0_combout  & ( !\ACC_Pos|wMul1 [5] & ( (!\ACC_Pos|Mux8~2_combout  & \ACC_Pos|wMul2 [5]) ) ) )

	.dataa(!\ACC_Pos|Mux8~2_combout ),
	.datab(gnd),
	.datac(!\ACC_Pos|wMul2 [5]),
	.datad(gnd),
	.datae(!\ACC_Pos|Mux15~0_combout ),
	.dataf(!\ACC_Pos|wMul1 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Pos|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Mux10~0 .extended_lut = "off";
defparam \ACC_Pos|Mux10~0 .lut_mask = 64'h00000A0A00005F5F;
defparam \ACC_Pos|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y10_N48
cyclonev_lcell_comb \ACC_Pos|Mux10~1 (
// Equation(s):
// \ACC_Pos|Mux10~1_combout  = ( \ACC_Pos|wMul6 [5] & ( \ACC_Pos|wMul5 [5] & ( (!\Controller|oEnMul1[0]~0_combout  & (((\ACC_Pos|wMul4 [5])) # (\Controller|oEnMul1[1]~1_combout ))) # (\Controller|oEnMul1[0]~0_combout  & ((!\Controller|oEnMul1[1]~1_combout ) 
// # ((\ACC_Pos|wMul7 [5])))) ) ) ) # ( !\ACC_Pos|wMul6 [5] & ( \ACC_Pos|wMul5 [5] & ( (!\Controller|oEnMul1[0]~0_combout  & (!\Controller|oEnMul1[1]~1_combout  & (\ACC_Pos|wMul4 [5]))) # (\Controller|oEnMul1[0]~0_combout  & 
// ((!\Controller|oEnMul1[1]~1_combout ) # ((\ACC_Pos|wMul7 [5])))) ) ) ) # ( \ACC_Pos|wMul6 [5] & ( !\ACC_Pos|wMul5 [5] & ( (!\Controller|oEnMul1[0]~0_combout  & (((\ACC_Pos|wMul4 [5])) # (\Controller|oEnMul1[1]~1_combout ))) # 
// (\Controller|oEnMul1[0]~0_combout  & (\Controller|oEnMul1[1]~1_combout  & ((\ACC_Pos|wMul7 [5])))) ) ) ) # ( !\ACC_Pos|wMul6 [5] & ( !\ACC_Pos|wMul5 [5] & ( (!\Controller|oEnMul1[0]~0_combout  & (!\Controller|oEnMul1[1]~1_combout  & (\ACC_Pos|wMul4 [5]))) 
// # (\Controller|oEnMul1[0]~0_combout  & (\Controller|oEnMul1[1]~1_combout  & ((\ACC_Pos|wMul7 [5])))) ) ) )

	.dataa(!\Controller|oEnMul1[0]~0_combout ),
	.datab(!\Controller|oEnMul1[1]~1_combout ),
	.datac(!\ACC_Pos|wMul4 [5]),
	.datad(!\ACC_Pos|wMul7 [5]),
	.datae(!\ACC_Pos|wMul6 [5]),
	.dataf(!\ACC_Pos|wMul5 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Pos|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Mux10~1 .extended_lut = "off";
defparam \ACC_Pos|Mux10~1 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \ACC_Pos|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y10_N0
cyclonev_lcell_comb \ACC_Pos|Mux10~2 (
// Equation(s):
// \ACC_Pos|Mux10~2_combout  = ( \ACC_Pos|Mux10~1_combout  & ( ((\ACC_Pos|Mux8~0_combout  & ((!\ACC_Pos|Mux8~1_combout ) # (\ACC_Pos|wMul3 [5])))) # (\ACC_Pos|Mux10~0_combout ) ) ) # ( !\ACC_Pos|Mux10~1_combout  & ( ((\ACC_Pos|Mux8~0_combout  & 
// (\ACC_Pos|Mux8~1_combout  & \ACC_Pos|wMul3 [5]))) # (\ACC_Pos|Mux10~0_combout ) ) )

	.dataa(!\ACC_Pos|Mux8~0_combout ),
	.datab(!\ACC_Pos|Mux8~1_combout ),
	.datac(!\ACC_Pos|Mux10~0_combout ),
	.datad(!\ACC_Pos|wMul3 [5]),
	.datae(gnd),
	.dataf(!\ACC_Pos|Mux10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Pos|Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Mux10~2 .extended_lut = "off";
defparam \ACC_Pos|Mux10~2 .lut_mask = 64'h0F1F0F1F4F5F4F5F;
defparam \ACC_Pos|Mux10~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N3
cyclonev_lcell_comb \ACC_Pos|Mux11~0 (
// Equation(s):
// \ACC_Pos|Mux11~0_combout  = ( \ACC_Pos|wMul2 [4] & ( (\ACC_Pos|Mux15~0_combout  & ((!\ACC_Pos|Mux8~2_combout ) # (\ACC_Pos|wMul1 [4]))) ) ) # ( !\ACC_Pos|wMul2 [4] & ( (\ACC_Pos|Mux15~0_combout  & (\ACC_Pos|Mux8~2_combout  & \ACC_Pos|wMul1 [4])) ) )

	.dataa(!\ACC_Pos|Mux15~0_combout ),
	.datab(gnd),
	.datac(!\ACC_Pos|Mux8~2_combout ),
	.datad(!\ACC_Pos|wMul1 [4]),
	.datae(gnd),
	.dataf(!\ACC_Pos|wMul2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Pos|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Mux11~0 .extended_lut = "off";
defparam \ACC_Pos|Mux11~0 .lut_mask = 64'h0005000550555055;
defparam \ACC_Pos|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N18
cyclonev_lcell_comb \ACC_Pos|Mux11~1 (
// Equation(s):
// \ACC_Pos|Mux11~1_combout  = ( \ACC_Pos|wMul6 [4] & ( \ACC_Pos|wMul5 [4] & ( (!\Controller|oEnMul1[1]~1_combout  & (((\Controller|oEnMul1[0]~0_combout )) # (\ACC_Pos|wMul4 [4]))) # (\Controller|oEnMul1[1]~1_combout  & (((!\Controller|oEnMul1[0]~0_combout ) 
// # (\ACC_Pos|wMul7 [4])))) ) ) ) # ( !\ACC_Pos|wMul6 [4] & ( \ACC_Pos|wMul5 [4] & ( (!\Controller|oEnMul1[1]~1_combout  & (((\Controller|oEnMul1[0]~0_combout )) # (\ACC_Pos|wMul4 [4]))) # (\Controller|oEnMul1[1]~1_combout  & 
// (((\Controller|oEnMul1[0]~0_combout  & \ACC_Pos|wMul7 [4])))) ) ) ) # ( \ACC_Pos|wMul6 [4] & ( !\ACC_Pos|wMul5 [4] & ( (!\Controller|oEnMul1[1]~1_combout  & (\ACC_Pos|wMul4 [4] & (!\Controller|oEnMul1[0]~0_combout ))) # (\Controller|oEnMul1[1]~1_combout  
// & (((!\Controller|oEnMul1[0]~0_combout ) # (\ACC_Pos|wMul7 [4])))) ) ) ) # ( !\ACC_Pos|wMul6 [4] & ( !\ACC_Pos|wMul5 [4] & ( (!\Controller|oEnMul1[1]~1_combout  & (\ACC_Pos|wMul4 [4] & (!\Controller|oEnMul1[0]~0_combout ))) # 
// (\Controller|oEnMul1[1]~1_combout  & (((\Controller|oEnMul1[0]~0_combout  & \ACC_Pos|wMul7 [4])))) ) ) )

	.dataa(!\Controller|oEnMul1[1]~1_combout ),
	.datab(!\ACC_Pos|wMul4 [4]),
	.datac(!\Controller|oEnMul1[0]~0_combout ),
	.datad(!\ACC_Pos|wMul7 [4]),
	.datae(!\ACC_Pos|wMul6 [4]),
	.dataf(!\ACC_Pos|wMul5 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Pos|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Mux11~1 .extended_lut = "off";
defparam \ACC_Pos|Mux11~1 .lut_mask = 64'h202570752A2F7A7F;
defparam \ACC_Pos|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N27
cyclonev_lcell_comb \ACC_Pos|Mux11~2 (
// Equation(s):
// \ACC_Pos|Mux11~2_combout  = ( \ACC_Pos|Mux11~1_combout  & ( ((\ACC_Pos|Mux8~0_combout  & ((!\ACC_Pos|Mux8~1_combout ) # (\ACC_Pos|wMul3 [4])))) # (\ACC_Pos|Mux11~0_combout ) ) ) # ( !\ACC_Pos|Mux11~1_combout  & ( ((\ACC_Pos|Mux8~1_combout  & 
// (\ACC_Pos|Mux8~0_combout  & \ACC_Pos|wMul3 [4]))) # (\ACC_Pos|Mux11~0_combout ) ) )

	.dataa(!\ACC_Pos|Mux8~1_combout ),
	.datab(!\ACC_Pos|Mux8~0_combout ),
	.datac(!\ACC_Pos|wMul3 [4]),
	.datad(!\ACC_Pos|Mux11~0_combout ),
	.datae(gnd),
	.dataf(!\ACC_Pos|Mux11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Pos|Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Mux11~2 .extended_lut = "off";
defparam \ACC_Pos|Mux11~2 .lut_mask = 64'h01FF01FF23FF23FF;
defparam \ACC_Pos|Mux11~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N42
cyclonev_lcell_comb \ACC_Pos|Mux12~0 (
// Equation(s):
// \ACC_Pos|Mux12~0_combout  = ( \ACC_Pos|wMul1 [3] & ( (\ACC_Pos|Mux15~0_combout  & ((\ACC_Pos|wMul2 [3]) # (\ACC_Pos|Mux8~2_combout ))) ) ) # ( !\ACC_Pos|wMul1 [3] & ( (!\ACC_Pos|Mux8~2_combout  & (\ACC_Pos|Mux15~0_combout  & \ACC_Pos|wMul2 [3])) ) )

	.dataa(!\ACC_Pos|Mux8~2_combout ),
	.datab(!\ACC_Pos|Mux15~0_combout ),
	.datac(gnd),
	.datad(!\ACC_Pos|wMul2 [3]),
	.datae(gnd),
	.dataf(!\ACC_Pos|wMul1 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Pos|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Mux12~0 .extended_lut = "off";
defparam \ACC_Pos|Mux12~0 .lut_mask = 64'h0022002211331133;
defparam \ACC_Pos|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N48
cyclonev_lcell_comb \ACC_Pos|Mux12~1 (
// Equation(s):
// \ACC_Pos|Mux12~1_combout  = ( \ACC_Pos|wMul7 [3] & ( \ACC_Pos|wMul5 [3] & ( ((!\Controller|oEnMul1[1]~1_combout  & ((\ACC_Pos|wMul4 [3]))) # (\Controller|oEnMul1[1]~1_combout  & (\ACC_Pos|wMul6 [3]))) # (\Controller|oEnMul1[0]~0_combout ) ) ) ) # ( 
// !\ACC_Pos|wMul7 [3] & ( \ACC_Pos|wMul5 [3] & ( (!\Controller|oEnMul1[1]~1_combout  & (((\ACC_Pos|wMul4 [3])) # (\Controller|oEnMul1[0]~0_combout ))) # (\Controller|oEnMul1[1]~1_combout  & (!\Controller|oEnMul1[0]~0_combout  & (\ACC_Pos|wMul6 [3]))) ) ) ) 
// # ( \ACC_Pos|wMul7 [3] & ( !\ACC_Pos|wMul5 [3] & ( (!\Controller|oEnMul1[1]~1_combout  & (!\Controller|oEnMul1[0]~0_combout  & ((\ACC_Pos|wMul4 [3])))) # (\Controller|oEnMul1[1]~1_combout  & (((\ACC_Pos|wMul6 [3])) # (\Controller|oEnMul1[0]~0_combout ))) 
// ) ) ) # ( !\ACC_Pos|wMul7 [3] & ( !\ACC_Pos|wMul5 [3] & ( (!\Controller|oEnMul1[0]~0_combout  & ((!\Controller|oEnMul1[1]~1_combout  & ((\ACC_Pos|wMul4 [3]))) # (\Controller|oEnMul1[1]~1_combout  & (\ACC_Pos|wMul6 [3])))) ) ) )

	.dataa(!\Controller|oEnMul1[1]~1_combout ),
	.datab(!\Controller|oEnMul1[0]~0_combout ),
	.datac(!\ACC_Pos|wMul6 [3]),
	.datad(!\ACC_Pos|wMul4 [3]),
	.datae(!\ACC_Pos|wMul7 [3]),
	.dataf(!\ACC_Pos|wMul5 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Pos|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Mux12~1 .extended_lut = "off";
defparam \ACC_Pos|Mux12~1 .lut_mask = 64'h048C159D26AE37BF;
defparam \ACC_Pos|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N57
cyclonev_lcell_comb \ACC_Pos|Mux12~2 (
// Equation(s):
// \ACC_Pos|Mux12~2_combout  = ( \ACC_Pos|Mux12~1_combout  & ( ((\ACC_Pos|Mux8~0_combout  & ((!\ACC_Pos|Mux8~1_combout ) # (\ACC_Pos|wMul3 [3])))) # (\ACC_Pos|Mux12~0_combout ) ) ) # ( !\ACC_Pos|Mux12~1_combout  & ( ((\ACC_Pos|Mux8~0_combout  & 
// (\ACC_Pos|Mux8~1_combout  & \ACC_Pos|wMul3 [3]))) # (\ACC_Pos|Mux12~0_combout ) ) )

	.dataa(!\ACC_Pos|Mux8~0_combout ),
	.datab(!\ACC_Pos|Mux8~1_combout ),
	.datac(!\ACC_Pos|wMul3 [3]),
	.datad(!\ACC_Pos|Mux12~0_combout ),
	.datae(gnd),
	.dataf(!\ACC_Pos|Mux12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Pos|Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Mux12~2 .extended_lut = "off";
defparam \ACC_Pos|Mux12~2 .lut_mask = 64'h01FF01FF45FF45FF;
defparam \ACC_Pos|Mux12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N0
cyclonev_lcell_comb \ACC_Pos|Mux13~1 (
// Equation(s):
// \ACC_Pos|Mux13~1_combout  = ( \ACC_Pos|wMul6 [2] & ( \ACC_Pos|wMul5 [2] & ( (!\Controller|oEnMul1[0]~0_combout  & (((\ACC_Pos|wMul4 [2])) # (\Controller|oEnMul1[1]~1_combout ))) # (\Controller|oEnMul1[0]~0_combout  & ((!\Controller|oEnMul1[1]~1_combout ) 
// # ((\ACC_Pos|wMul7 [2])))) ) ) ) # ( !\ACC_Pos|wMul6 [2] & ( \ACC_Pos|wMul5 [2] & ( (!\Controller|oEnMul1[0]~0_combout  & (!\Controller|oEnMul1[1]~1_combout  & ((\ACC_Pos|wMul4 [2])))) # (\Controller|oEnMul1[0]~0_combout  & 
// ((!\Controller|oEnMul1[1]~1_combout ) # ((\ACC_Pos|wMul7 [2])))) ) ) ) # ( \ACC_Pos|wMul6 [2] & ( !\ACC_Pos|wMul5 [2] & ( (!\Controller|oEnMul1[0]~0_combout  & (((\ACC_Pos|wMul4 [2])) # (\Controller|oEnMul1[1]~1_combout ))) # 
// (\Controller|oEnMul1[0]~0_combout  & (\Controller|oEnMul1[1]~1_combout  & (\ACC_Pos|wMul7 [2]))) ) ) ) # ( !\ACC_Pos|wMul6 [2] & ( !\ACC_Pos|wMul5 [2] & ( (!\Controller|oEnMul1[0]~0_combout  & (!\Controller|oEnMul1[1]~1_combout  & ((\ACC_Pos|wMul4 [2])))) 
// # (\Controller|oEnMul1[0]~0_combout  & (\Controller|oEnMul1[1]~1_combout  & (\ACC_Pos|wMul7 [2]))) ) ) )

	.dataa(!\Controller|oEnMul1[0]~0_combout ),
	.datab(!\Controller|oEnMul1[1]~1_combout ),
	.datac(!\ACC_Pos|wMul7 [2]),
	.datad(!\ACC_Pos|wMul4 [2]),
	.datae(!\ACC_Pos|wMul6 [2]),
	.dataf(!\ACC_Pos|wMul5 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Pos|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Mux13~1 .extended_lut = "off";
defparam \ACC_Pos|Mux13~1 .lut_mask = 64'h018923AB45CD67EF;
defparam \ACC_Pos|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N9
cyclonev_lcell_comb \ACC_Pos|Mux13~0 (
// Equation(s):
// \ACC_Pos|Mux13~0_combout  = ( \ACC_Pos|wMul1 [2] & ( \ACC_Pos|wMul2 [2] & ( \ACC_Pos|Mux15~0_combout  ) ) ) # ( !\ACC_Pos|wMul1 [2] & ( \ACC_Pos|wMul2 [2] & ( (\ACC_Pos|Mux15~0_combout  & !\ACC_Pos|Mux8~2_combout ) ) ) ) # ( \ACC_Pos|wMul1 [2] & ( 
// !\ACC_Pos|wMul2 [2] & ( (\ACC_Pos|Mux15~0_combout  & \ACC_Pos|Mux8~2_combout ) ) ) )

	.dataa(!\ACC_Pos|Mux15~0_combout ),
	.datab(!\ACC_Pos|Mux8~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ACC_Pos|wMul1 [2]),
	.dataf(!\ACC_Pos|wMul2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Pos|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Mux13~0 .extended_lut = "off";
defparam \ACC_Pos|Mux13~0 .lut_mask = 64'h0000111144445555;
defparam \ACC_Pos|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N54
cyclonev_lcell_comb \ACC_Pos|Mux13~2 (
// Equation(s):
// \ACC_Pos|Mux13~2_combout  = ( \ACC_Pos|Mux13~0_combout  ) # ( !\ACC_Pos|Mux13~0_combout  & ( (\ACC_Pos|Mux8~0_combout  & ((!\ACC_Pos|Mux8~1_combout  & ((\ACC_Pos|Mux13~1_combout ))) # (\ACC_Pos|Mux8~1_combout  & (\ACC_Pos|wMul3 [2])))) ) )

	.dataa(!\ACC_Pos|Mux8~0_combout ),
	.datab(!\ACC_Pos|Mux8~1_combout ),
	.datac(!\ACC_Pos|wMul3 [2]),
	.datad(!\ACC_Pos|Mux13~1_combout ),
	.datae(gnd),
	.dataf(!\ACC_Pos|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Pos|Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Mux13~2 .extended_lut = "off";
defparam \ACC_Pos|Mux13~2 .lut_mask = 64'h01450145FFFFFFFF;
defparam \ACC_Pos|Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N36
cyclonev_lcell_comb \ACC_Pos|Mux14~0 (
// Equation(s):
// \ACC_Pos|Mux14~0_combout  = ( \ACC_Pos|wMul1 [1] & ( \ACC_Pos|wMul2 [1] & ( \ACC_Pos|Mux15~0_combout  ) ) ) # ( !\ACC_Pos|wMul1 [1] & ( \ACC_Pos|wMul2 [1] & ( (!\ACC_Pos|Mux8~2_combout  & \ACC_Pos|Mux15~0_combout ) ) ) ) # ( \ACC_Pos|wMul1 [1] & ( 
// !\ACC_Pos|wMul2 [1] & ( (\ACC_Pos|Mux8~2_combout  & \ACC_Pos|Mux15~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ACC_Pos|Mux8~2_combout ),
	.datac(!\ACC_Pos|Mux15~0_combout ),
	.datad(gnd),
	.datae(!\ACC_Pos|wMul1 [1]),
	.dataf(!\ACC_Pos|wMul2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Pos|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Mux14~0 .extended_lut = "off";
defparam \ACC_Pos|Mux14~0 .lut_mask = 64'h000003030C0C0F0F;
defparam \ACC_Pos|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N12
cyclonev_lcell_comb \ACC_Pos|Mux14~1 (
// Equation(s):
// \ACC_Pos|Mux14~1_combout  = ( \ACC_Pos|wMul6 [1] & ( \ACC_Pos|wMul5 [1] & ( (!\Controller|oEnMul1[0]~0_combout  & (((\ACC_Pos|wMul4 [1]) # (\Controller|oEnMul1[1]~1_combout )))) # (\Controller|oEnMul1[0]~0_combout  & (((!\Controller|oEnMul1[1]~1_combout 
// )) # (\ACC_Pos|wMul7 [1]))) ) ) ) # ( !\ACC_Pos|wMul6 [1] & ( \ACC_Pos|wMul5 [1] & ( (!\Controller|oEnMul1[0]~0_combout  & (((!\Controller|oEnMul1[1]~1_combout  & \ACC_Pos|wMul4 [1])))) # (\Controller|oEnMul1[0]~0_combout  & 
// (((!\Controller|oEnMul1[1]~1_combout )) # (\ACC_Pos|wMul7 [1]))) ) ) ) # ( \ACC_Pos|wMul6 [1] & ( !\ACC_Pos|wMul5 [1] & ( (!\Controller|oEnMul1[0]~0_combout  & (((\ACC_Pos|wMul4 [1]) # (\Controller|oEnMul1[1]~1_combout )))) # 
// (\Controller|oEnMul1[0]~0_combout  & (\ACC_Pos|wMul7 [1] & (\Controller|oEnMul1[1]~1_combout ))) ) ) ) # ( !\ACC_Pos|wMul6 [1] & ( !\ACC_Pos|wMul5 [1] & ( (!\Controller|oEnMul1[0]~0_combout  & (((!\Controller|oEnMul1[1]~1_combout  & \ACC_Pos|wMul4 [1])))) 
// # (\Controller|oEnMul1[0]~0_combout  & (\ACC_Pos|wMul7 [1] & (\Controller|oEnMul1[1]~1_combout ))) ) ) )

	.dataa(!\Controller|oEnMul1[0]~0_combout ),
	.datab(!\ACC_Pos|wMul7 [1]),
	.datac(!\Controller|oEnMul1[1]~1_combout ),
	.datad(!\ACC_Pos|wMul4 [1]),
	.datae(!\ACC_Pos|wMul6 [1]),
	.dataf(!\ACC_Pos|wMul5 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Pos|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Mux14~1 .extended_lut = "off";
defparam \ACC_Pos|Mux14~1 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \ACC_Pos|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N51
cyclonev_lcell_comb \ACC_Pos|Mux14~2 (
// Equation(s):
// \ACC_Pos|Mux14~2_combout  = ( \ACC_Pos|Mux14~1_combout  & ( ((\ACC_Pos|Mux8~0_combout  & ((!\ACC_Pos|Mux8~1_combout ) # (\ACC_Pos|wMul3 [1])))) # (\ACC_Pos|Mux14~0_combout ) ) ) # ( !\ACC_Pos|Mux14~1_combout  & ( ((\ACC_Pos|Mux8~1_combout  & 
// (\ACC_Pos|Mux8~0_combout  & \ACC_Pos|wMul3 [1]))) # (\ACC_Pos|Mux14~0_combout ) ) )

	.dataa(!\ACC_Pos|Mux8~1_combout ),
	.datab(!\ACC_Pos|Mux8~0_combout ),
	.datac(!\ACC_Pos|wMul3 [1]),
	.datad(!\ACC_Pos|Mux14~0_combout ),
	.datae(gnd),
	.dataf(!\ACC_Pos|Mux14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Pos|Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Mux14~2 .extended_lut = "off";
defparam \ACC_Pos|Mux14~2 .lut_mask = 64'h01FF01FF23FF23FF;
defparam \ACC_Pos|Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N54
cyclonev_lcell_comb \ACC_Pos|Mux15~1 (
// Equation(s):
// \ACC_Pos|Mux15~1_combout  = ( \ACC_Pos|wMul1 [0] & ( \ACC_Pos|wMul2 [0] & ( \ACC_Pos|Mux15~0_combout  ) ) ) # ( !\ACC_Pos|wMul1 [0] & ( \ACC_Pos|wMul2 [0] & ( (!\ACC_Pos|Mux8~2_combout  & \ACC_Pos|Mux15~0_combout ) ) ) ) # ( \ACC_Pos|wMul1 [0] & ( 
// !\ACC_Pos|wMul2 [0] & ( (\ACC_Pos|Mux8~2_combout  & \ACC_Pos|Mux15~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ACC_Pos|Mux8~2_combout ),
	.datac(!\ACC_Pos|Mux15~0_combout ),
	.datad(gnd),
	.datae(!\ACC_Pos|wMul1 [0]),
	.dataf(!\ACC_Pos|wMul2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Pos|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Mux15~1 .extended_lut = "off";
defparam \ACC_Pos|Mux15~1 .lut_mask = 64'h000003030C0C0F0F;
defparam \ACC_Pos|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N42
cyclonev_lcell_comb \ACC_Pos|Mux15~2 (
// Equation(s):
// \ACC_Pos|Mux15~2_combout  = ( \ACC_Pos|wMul6 [0] & ( \ACC_Pos|wMul5 [0] & ( (!\Controller|oEnMul1[0]~0_combout  & (((\Controller|oEnMul1[1]~1_combout )) # (\ACC_Pos|wMul4 [0]))) # (\Controller|oEnMul1[0]~0_combout  & (((!\Controller|oEnMul1[1]~1_combout ) 
// # (\ACC_Pos|wMul7 [0])))) ) ) ) # ( !\ACC_Pos|wMul6 [0] & ( \ACC_Pos|wMul5 [0] & ( (!\Controller|oEnMul1[0]~0_combout  & (\ACC_Pos|wMul4 [0] & (!\Controller|oEnMul1[1]~1_combout ))) # (\Controller|oEnMul1[0]~0_combout  & 
// (((!\Controller|oEnMul1[1]~1_combout ) # (\ACC_Pos|wMul7 [0])))) ) ) ) # ( \ACC_Pos|wMul6 [0] & ( !\ACC_Pos|wMul5 [0] & ( (!\Controller|oEnMul1[0]~0_combout  & (((\Controller|oEnMul1[1]~1_combout )) # (\ACC_Pos|wMul4 [0]))) # 
// (\Controller|oEnMul1[0]~0_combout  & (((\Controller|oEnMul1[1]~1_combout  & \ACC_Pos|wMul7 [0])))) ) ) ) # ( !\ACC_Pos|wMul6 [0] & ( !\ACC_Pos|wMul5 [0] & ( (!\Controller|oEnMul1[0]~0_combout  & (\ACC_Pos|wMul4 [0] & (!\Controller|oEnMul1[1]~1_combout ))) 
// # (\Controller|oEnMul1[0]~0_combout  & (((\Controller|oEnMul1[1]~1_combout  & \ACC_Pos|wMul7 [0])))) ) ) )

	.dataa(!\Controller|oEnMul1[0]~0_combout ),
	.datab(!\ACC_Pos|wMul4 [0]),
	.datac(!\Controller|oEnMul1[1]~1_combout ),
	.datad(!\ACC_Pos|wMul7 [0]),
	.datae(!\ACC_Pos|wMul6 [0]),
	.dataf(!\ACC_Pos|wMul5 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Pos|Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Mux15~2 .extended_lut = "off";
defparam \ACC_Pos|Mux15~2 .lut_mask = 64'h20252A2F70757A7F;
defparam \ACC_Pos|Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N24
cyclonev_lcell_comb \ACC_Pos|Mux15~3 (
// Equation(s):
// \ACC_Pos|Mux15~3_combout  = ( \ACC_Pos|Mux15~2_combout  & ( ((\ACC_Pos|Mux8~0_combout  & ((!\ACC_Pos|Mux8~1_combout ) # (\ACC_Pos|wMul3 [0])))) # (\ACC_Pos|Mux15~1_combout ) ) ) # ( !\ACC_Pos|Mux15~2_combout  & ( ((\ACC_Pos|Mux8~1_combout  & 
// (\ACC_Pos|Mux8~0_combout  & \ACC_Pos|wMul3 [0]))) # (\ACC_Pos|Mux15~1_combout ) ) )

	.dataa(!\ACC_Pos|Mux8~1_combout ),
	.datab(!\ACC_Pos|Mux8~0_combout ),
	.datac(!\ACC_Pos|wMul3 [0]),
	.datad(!\ACC_Pos|Mux15~1_combout ),
	.datae(gnd),
	.dataf(!\ACC_Pos|Mux15~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ACC_Pos|Mux15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Mux15~3 .extended_lut = "off";
defparam \ACC_Pos|Mux15~3 .lut_mask = 64'h01FF01FF23FF23FF;
defparam \ACC_Pos|Mux15~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N0
cyclonev_lcell_comb \ACC_Pos|Add0~5 (
// Equation(s):
// \ACC_Pos|Add0~5_sumout  = SUM(( \ACC_Pos|Mux15~3_combout  ) + ( (!\ACC_Pos|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Pos|rAccOut [0])) ) + ( !VCC ))
// \ACC_Pos|Add0~6  = CARRY(( \ACC_Pos|Mux15~3_combout  ) + ( (!\ACC_Pos|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Pos|rAccOut [0])) ) + ( !VCC ))

	.dataa(!\ACC_Pos|Equal0~0_combout ),
	.datab(!\iRsn~input_o ),
	.datac(!\ACC_Pos|rAccOut [0]),
	.datad(!\ACC_Pos|Mux15~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\ACC_Pos|Add0~5_sumout ),
	.cout(\ACC_Pos|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Add0~5 .extended_lut = "off";
defparam \ACC_Pos|Add0~5 .lut_mask = 64'h0000FDFD000000FF;
defparam \ACC_Pos|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y10_N2
dffeas \ACC_Pos|rAccOut[0] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\ACC_Pos|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ACC_Pos|rAccOut[13]~0_combout ),
	.sload(gnd),
	.ena(\ACC_Pos|rAccOut[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACC_Pos|rAccOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC_Pos|rAccOut[0] .is_wysiwyg = "true";
defparam \ACC_Pos|rAccOut[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N3
cyclonev_lcell_comb \ACC_Pos|Add0~9 (
// Equation(s):
// \ACC_Pos|Add0~9_sumout  = SUM(( \ACC_Pos|Mux14~2_combout  ) + ( (!\ACC_Pos|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Pos|rAccOut [1])) ) + ( \ACC_Pos|Add0~6  ))
// \ACC_Pos|Add0~10  = CARRY(( \ACC_Pos|Mux14~2_combout  ) + ( (!\ACC_Pos|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Pos|rAccOut [1])) ) + ( \ACC_Pos|Add0~6  ))

	.dataa(!\ACC_Pos|Equal0~0_combout ),
	.datab(!\iRsn~input_o ),
	.datac(!\ACC_Pos|rAccOut [1]),
	.datad(!\ACC_Pos|Mux14~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ACC_Pos|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ACC_Pos|Add0~9_sumout ),
	.cout(\ACC_Pos|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Add0~9 .extended_lut = "off";
defparam \ACC_Pos|Add0~9 .lut_mask = 64'h0000FDFD000000FF;
defparam \ACC_Pos|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y10_N5
dffeas \ACC_Pos|rAccOut[1] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\ACC_Pos|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ACC_Pos|rAccOut[13]~0_combout ),
	.sload(gnd),
	.ena(\ACC_Pos|rAccOut[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACC_Pos|rAccOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC_Pos|rAccOut[1] .is_wysiwyg = "true";
defparam \ACC_Pos|rAccOut[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N6
cyclonev_lcell_comb \ACC_Pos|Add0~13 (
// Equation(s):
// \ACC_Pos|Add0~13_sumout  = SUM(( \ACC_Pos|Mux13~2_combout  ) + ( (!\ACC_Pos|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Pos|rAccOut [2])) ) + ( \ACC_Pos|Add0~10  ))
// \ACC_Pos|Add0~14  = CARRY(( \ACC_Pos|Mux13~2_combout  ) + ( (!\ACC_Pos|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Pos|rAccOut [2])) ) + ( \ACC_Pos|Add0~10  ))

	.dataa(!\ACC_Pos|Equal0~0_combout ),
	.datab(!\iRsn~input_o ),
	.datac(gnd),
	.datad(!\ACC_Pos|Mux13~2_combout ),
	.datae(gnd),
	.dataf(!\ACC_Pos|rAccOut [2]),
	.datag(gnd),
	.cin(\ACC_Pos|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ACC_Pos|Add0~13_sumout ),
	.cout(\ACC_Pos|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Add0~13 .extended_lut = "off";
defparam \ACC_Pos|Add0~13 .lut_mask = 64'h0000FFDD000000FF;
defparam \ACC_Pos|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y10_N8
dffeas \ACC_Pos|rAccOut[2] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\ACC_Pos|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ACC_Pos|rAccOut[13]~0_combout ),
	.sload(gnd),
	.ena(\ACC_Pos|rAccOut[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACC_Pos|rAccOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC_Pos|rAccOut[2] .is_wysiwyg = "true";
defparam \ACC_Pos|rAccOut[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N9
cyclonev_lcell_comb \ACC_Pos|Add0~17 (
// Equation(s):
// \ACC_Pos|Add0~17_sumout  = SUM(( \ACC_Pos|Mux12~2_combout  ) + ( (!\ACC_Pos|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Pos|rAccOut [3])) ) + ( \ACC_Pos|Add0~14  ))
// \ACC_Pos|Add0~18  = CARRY(( \ACC_Pos|Mux12~2_combout  ) + ( (!\ACC_Pos|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Pos|rAccOut [3])) ) + ( \ACC_Pos|Add0~14  ))

	.dataa(!\ACC_Pos|Equal0~0_combout ),
	.datab(!\iRsn~input_o ),
	.datac(!\ACC_Pos|rAccOut [3]),
	.datad(!\ACC_Pos|Mux12~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ACC_Pos|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ACC_Pos|Add0~17_sumout ),
	.cout(\ACC_Pos|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Add0~17 .extended_lut = "off";
defparam \ACC_Pos|Add0~17 .lut_mask = 64'h0000FDFD000000FF;
defparam \ACC_Pos|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y10_N11
dffeas \ACC_Pos|rAccOut[3] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\ACC_Pos|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ACC_Pos|rAccOut[13]~0_combout ),
	.sload(gnd),
	.ena(\ACC_Pos|rAccOut[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACC_Pos|rAccOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC_Pos|rAccOut[3] .is_wysiwyg = "true";
defparam \ACC_Pos|rAccOut[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N12
cyclonev_lcell_comb \ACC_Pos|Add0~21 (
// Equation(s):
// \ACC_Pos|Add0~21_sumout  = SUM(( \ACC_Pos|Mux11~2_combout  ) + ( (!\ACC_Pos|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Pos|rAccOut [4])) ) + ( \ACC_Pos|Add0~18  ))
// \ACC_Pos|Add0~22  = CARRY(( \ACC_Pos|Mux11~2_combout  ) + ( (!\ACC_Pos|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Pos|rAccOut [4])) ) + ( \ACC_Pos|Add0~18  ))

	.dataa(!\ACC_Pos|Equal0~0_combout ),
	.datab(!\iRsn~input_o ),
	.datac(gnd),
	.datad(!\ACC_Pos|Mux11~2_combout ),
	.datae(gnd),
	.dataf(!\ACC_Pos|rAccOut [4]),
	.datag(gnd),
	.cin(\ACC_Pos|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ACC_Pos|Add0~21_sumout ),
	.cout(\ACC_Pos|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Add0~21 .extended_lut = "off";
defparam \ACC_Pos|Add0~21 .lut_mask = 64'h0000FFDD000000FF;
defparam \ACC_Pos|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y10_N14
dffeas \ACC_Pos|rAccOut[4] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\ACC_Pos|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ACC_Pos|rAccOut[13]~0_combout ),
	.sload(gnd),
	.ena(\ACC_Pos|rAccOut[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACC_Pos|rAccOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC_Pos|rAccOut[4] .is_wysiwyg = "true";
defparam \ACC_Pos|rAccOut[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N15
cyclonev_lcell_comb \ACC_Pos|Add0~25 (
// Equation(s):
// \ACC_Pos|Add0~25_sumout  = SUM(( \ACC_Pos|Mux10~2_combout  ) + ( (!\ACC_Pos|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Pos|rAccOut [5])) ) + ( \ACC_Pos|Add0~22  ))
// \ACC_Pos|Add0~26  = CARRY(( \ACC_Pos|Mux10~2_combout  ) + ( (!\ACC_Pos|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Pos|rAccOut [5])) ) + ( \ACC_Pos|Add0~22  ))

	.dataa(!\ACC_Pos|Equal0~0_combout ),
	.datab(!\iRsn~input_o ),
	.datac(!\ACC_Pos|rAccOut [5]),
	.datad(!\ACC_Pos|Mux10~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ACC_Pos|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ACC_Pos|Add0~25_sumout ),
	.cout(\ACC_Pos|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Add0~25 .extended_lut = "off";
defparam \ACC_Pos|Add0~25 .lut_mask = 64'h0000FDFD000000FF;
defparam \ACC_Pos|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y10_N17
dffeas \ACC_Pos|rAccOut[5] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\ACC_Pos|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ACC_Pos|rAccOut[13]~0_combout ),
	.sload(gnd),
	.ena(\ACC_Pos|rAccOut[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACC_Pos|rAccOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC_Pos|rAccOut[5] .is_wysiwyg = "true";
defparam \ACC_Pos|rAccOut[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N18
cyclonev_lcell_comb \ACC_Pos|Add0~29 (
// Equation(s):
// \ACC_Pos|Add0~29_sumout  = SUM(( \ACC_Pos|Mux9~2_combout  ) + ( (!\ACC_Pos|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Pos|rAccOut [6])) ) + ( \ACC_Pos|Add0~26  ))
// \ACC_Pos|Add0~30  = CARRY(( \ACC_Pos|Mux9~2_combout  ) + ( (!\ACC_Pos|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Pos|rAccOut [6])) ) + ( \ACC_Pos|Add0~26  ))

	.dataa(!\ACC_Pos|Equal0~0_combout ),
	.datab(!\iRsn~input_o ),
	.datac(!\ACC_Pos|rAccOut [6]),
	.datad(!\ACC_Pos|Mux9~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ACC_Pos|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ACC_Pos|Add0~29_sumout ),
	.cout(\ACC_Pos|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Add0~29 .extended_lut = "off";
defparam \ACC_Pos|Add0~29 .lut_mask = 64'h0000FDFD000000FF;
defparam \ACC_Pos|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y10_N20
dffeas \ACC_Pos|rAccOut[6] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\ACC_Pos|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ACC_Pos|rAccOut[13]~0_combout ),
	.sload(gnd),
	.ena(\ACC_Pos|rAccOut[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACC_Pos|rAccOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC_Pos|rAccOut[6] .is_wysiwyg = "true";
defparam \ACC_Pos|rAccOut[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N21
cyclonev_lcell_comb \ACC_Pos|Add0~33 (
// Equation(s):
// \ACC_Pos|Add0~33_sumout  = SUM(( (!\ACC_Pos|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Pos|rAccOut [7])) ) + ( \ACC_Pos|Mux8~5_combout  ) + ( \ACC_Pos|Add0~30  ))
// \ACC_Pos|Add0~34  = CARRY(( (!\ACC_Pos|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Pos|rAccOut [7])) ) + ( \ACC_Pos|Mux8~5_combout  ) + ( \ACC_Pos|Add0~30  ))

	.dataa(!\ACC_Pos|Equal0~0_combout ),
	.datab(!\iRsn~input_o ),
	.datac(!\ACC_Pos|Mux8~5_combout ),
	.datad(!\ACC_Pos|rAccOut [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ACC_Pos|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ACC_Pos|Add0~33_sumout ),
	.cout(\ACC_Pos|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Add0~33 .extended_lut = "off";
defparam \ACC_Pos|Add0~33 .lut_mask = 64'h0000F0F000000022;
defparam \ACC_Pos|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y10_N23
dffeas \ACC_Pos|rAccOut[7] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\ACC_Pos|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ACC_Pos|rAccOut[13]~0_combout ),
	.sload(gnd),
	.ena(\ACC_Pos|rAccOut[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACC_Pos|rAccOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC_Pos|rAccOut[7] .is_wysiwyg = "true";
defparam \ACC_Pos|rAccOut[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N24
cyclonev_lcell_comb \ACC_Pos|Add0~37 (
// Equation(s):
// \ACC_Pos|Add0~37_sumout  = SUM(( \ACC_Pos|Mux7~2_combout  ) + ( (!\ACC_Pos|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Pos|rAccOut [8])) ) + ( \ACC_Pos|Add0~34  ))
// \ACC_Pos|Add0~38  = CARRY(( \ACC_Pos|Mux7~2_combout  ) + ( (!\ACC_Pos|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Pos|rAccOut [8])) ) + ( \ACC_Pos|Add0~34  ))

	.dataa(!\ACC_Pos|Equal0~0_combout ),
	.datab(!\iRsn~input_o ),
	.datac(!\ACC_Pos|rAccOut [8]),
	.datad(!\ACC_Pos|Mux7~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ACC_Pos|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ACC_Pos|Add0~37_sumout ),
	.cout(\ACC_Pos|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Add0~37 .extended_lut = "off";
defparam \ACC_Pos|Add0~37 .lut_mask = 64'h0000FDFD000000FF;
defparam \ACC_Pos|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y10_N26
dffeas \ACC_Pos|rAccOut[8] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\ACC_Pos|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ACC_Pos|rAccOut[13]~0_combout ),
	.sload(gnd),
	.ena(\ACC_Pos|rAccOut[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACC_Pos|rAccOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC_Pos|rAccOut[8] .is_wysiwyg = "true";
defparam \ACC_Pos|rAccOut[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N27
cyclonev_lcell_comb \ACC_Pos|Add0~41 (
// Equation(s):
// \ACC_Pos|Add0~41_sumout  = SUM(( \ACC_Pos|Mux6~2_combout  ) + ( (!\ACC_Pos|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Pos|rAccOut [9])) ) + ( \ACC_Pos|Add0~38  ))
// \ACC_Pos|Add0~42  = CARRY(( \ACC_Pos|Mux6~2_combout  ) + ( (!\ACC_Pos|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Pos|rAccOut [9])) ) + ( \ACC_Pos|Add0~38  ))

	.dataa(!\ACC_Pos|Equal0~0_combout ),
	.datab(!\iRsn~input_o ),
	.datac(!\ACC_Pos|rAccOut [9]),
	.datad(!\ACC_Pos|Mux6~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ACC_Pos|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ACC_Pos|Add0~41_sumout ),
	.cout(\ACC_Pos|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Add0~41 .extended_lut = "off";
defparam \ACC_Pos|Add0~41 .lut_mask = 64'h0000FDFD000000FF;
defparam \ACC_Pos|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y10_N29
dffeas \ACC_Pos|rAccOut[9] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\ACC_Pos|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ACC_Pos|rAccOut[13]~0_combout ),
	.sload(gnd),
	.ena(\ACC_Pos|rAccOut[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACC_Pos|rAccOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC_Pos|rAccOut[9] .is_wysiwyg = "true";
defparam \ACC_Pos|rAccOut[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N30
cyclonev_lcell_comb \ACC_Pos|Add0~45 (
// Equation(s):
// \ACC_Pos|Add0~45_sumout  = SUM(( \ACC_Pos|Mux5~2_combout  ) + ( (!\ACC_Pos|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Pos|rAccOut [10])) ) + ( \ACC_Pos|Add0~42  ))
// \ACC_Pos|Add0~46  = CARRY(( \ACC_Pos|Mux5~2_combout  ) + ( (!\ACC_Pos|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Pos|rAccOut [10])) ) + ( \ACC_Pos|Add0~42  ))

	.dataa(!\ACC_Pos|Equal0~0_combout ),
	.datab(!\iRsn~input_o ),
	.datac(gnd),
	.datad(!\ACC_Pos|Mux5~2_combout ),
	.datae(gnd),
	.dataf(!\ACC_Pos|rAccOut [10]),
	.datag(gnd),
	.cin(\ACC_Pos|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ACC_Pos|Add0~45_sumout ),
	.cout(\ACC_Pos|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Add0~45 .extended_lut = "off";
defparam \ACC_Pos|Add0~45 .lut_mask = 64'h0000FFDD000000FF;
defparam \ACC_Pos|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y10_N32
dffeas \ACC_Pos|rAccOut[10] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\ACC_Pos|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ACC_Pos|rAccOut[13]~0_combout ),
	.sload(gnd),
	.ena(\ACC_Pos|rAccOut[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACC_Pos|rAccOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC_Pos|rAccOut[10] .is_wysiwyg = "true";
defparam \ACC_Pos|rAccOut[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N33
cyclonev_lcell_comb \ACC_Pos|Add0~49 (
// Equation(s):
// \ACC_Pos|Add0~49_sumout  = SUM(( \ACC_Pos|Mux4~2_combout  ) + ( (!\ACC_Pos|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Pos|rAccOut [11])) ) + ( \ACC_Pos|Add0~46  ))
// \ACC_Pos|Add0~50  = CARRY(( \ACC_Pos|Mux4~2_combout  ) + ( (!\ACC_Pos|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Pos|rAccOut [11])) ) + ( \ACC_Pos|Add0~46  ))

	.dataa(!\ACC_Pos|Equal0~0_combout ),
	.datab(!\iRsn~input_o ),
	.datac(gnd),
	.datad(!\ACC_Pos|Mux4~2_combout ),
	.datae(gnd),
	.dataf(!\ACC_Pos|rAccOut [11]),
	.datag(gnd),
	.cin(\ACC_Pos|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ACC_Pos|Add0~49_sumout ),
	.cout(\ACC_Pos|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Add0~49 .extended_lut = "off";
defparam \ACC_Pos|Add0~49 .lut_mask = 64'h0000FFDD000000FF;
defparam \ACC_Pos|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y10_N35
dffeas \ACC_Pos|rAccOut[11] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\ACC_Pos|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ACC_Pos|rAccOut[13]~0_combout ),
	.sload(gnd),
	.ena(\ACC_Pos|rAccOut[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACC_Pos|rAccOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC_Pos|rAccOut[11] .is_wysiwyg = "true";
defparam \ACC_Pos|rAccOut[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N36
cyclonev_lcell_comb \ACC_Pos|Add0~53 (
// Equation(s):
// \ACC_Pos|Add0~53_sumout  = SUM(( \ACC_Pos|Mux3~2_combout  ) + ( (!\ACC_Pos|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Pos|rAccOut [12])) ) + ( \ACC_Pos|Add0~50  ))
// \ACC_Pos|Add0~54  = CARRY(( \ACC_Pos|Mux3~2_combout  ) + ( (!\ACC_Pos|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Pos|rAccOut [12])) ) + ( \ACC_Pos|Add0~50  ))

	.dataa(!\ACC_Pos|Equal0~0_combout ),
	.datab(!\iRsn~input_o ),
	.datac(!\ACC_Pos|rAccOut [12]),
	.datad(!\ACC_Pos|Mux3~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ACC_Pos|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ACC_Pos|Add0~53_sumout ),
	.cout(\ACC_Pos|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Add0~53 .extended_lut = "off";
defparam \ACC_Pos|Add0~53 .lut_mask = 64'h0000FDFD000000FF;
defparam \ACC_Pos|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y10_N38
dffeas \ACC_Pos|rAccOut[12] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\ACC_Pos|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ACC_Pos|rAccOut[13]~0_combout ),
	.sload(gnd),
	.ena(\ACC_Pos|rAccOut[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACC_Pos|rAccOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC_Pos|rAccOut[12] .is_wysiwyg = "true";
defparam \ACC_Pos|rAccOut[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N39
cyclonev_lcell_comb \ACC_Pos|Add0~57 (
// Equation(s):
// \ACC_Pos|Add0~57_sumout  = SUM(( \ACC_Pos|Mux2~2_combout  ) + ( (!\ACC_Pos|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Pos|rAccOut [13])) ) + ( \ACC_Pos|Add0~54  ))
// \ACC_Pos|Add0~58  = CARRY(( \ACC_Pos|Mux2~2_combout  ) + ( (!\ACC_Pos|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Pos|rAccOut [13])) ) + ( \ACC_Pos|Add0~54  ))

	.dataa(!\ACC_Pos|Equal0~0_combout ),
	.datab(!\iRsn~input_o ),
	.datac(!\ACC_Pos|rAccOut [13]),
	.datad(!\ACC_Pos|Mux2~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ACC_Pos|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ACC_Pos|Add0~57_sumout ),
	.cout(\ACC_Pos|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Add0~57 .extended_lut = "off";
defparam \ACC_Pos|Add0~57 .lut_mask = 64'h0000FDFD000000FF;
defparam \ACC_Pos|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y10_N41
dffeas \ACC_Pos|rAccOut[13] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\ACC_Pos|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ACC_Pos|rAccOut[13]~0_combout ),
	.sload(gnd),
	.ena(\ACC_Pos|rAccOut[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACC_Pos|rAccOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC_Pos|rAccOut[13] .is_wysiwyg = "true";
defparam \ACC_Pos|rAccOut[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N42
cyclonev_lcell_comb \ACC_Pos|Add0~61 (
// Equation(s):
// \ACC_Pos|Add0~61_sumout  = SUM(( \ACC_Pos|Mux1~2_combout  ) + ( (!\ACC_Pos|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Pos|rAccOut [14])) ) + ( \ACC_Pos|Add0~58  ))
// \ACC_Pos|Add0~62  = CARRY(( \ACC_Pos|Mux1~2_combout  ) + ( (!\ACC_Pos|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Pos|rAccOut [14])) ) + ( \ACC_Pos|Add0~58  ))

	.dataa(!\ACC_Pos|Equal0~0_combout ),
	.datab(!\iRsn~input_o ),
	.datac(gnd),
	.datad(!\ACC_Pos|Mux1~2_combout ),
	.datae(gnd),
	.dataf(!\ACC_Pos|rAccOut [14]),
	.datag(gnd),
	.cin(\ACC_Pos|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ACC_Pos|Add0~61_sumout ),
	.cout(\ACC_Pos|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Add0~61 .extended_lut = "off";
defparam \ACC_Pos|Add0~61 .lut_mask = 64'h0000FFDD000000FF;
defparam \ACC_Pos|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y10_N44
dffeas \ACC_Pos|rAccOut[14] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\ACC_Pos|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ACC_Pos|rAccOut[13]~0_combout ),
	.sload(gnd),
	.ena(\ACC_Pos|rAccOut[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACC_Pos|rAccOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC_Pos|rAccOut[14] .is_wysiwyg = "true";
defparam \ACC_Pos|rAccOut[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N45
cyclonev_lcell_comb \ACC_Pos|Add0~1 (
// Equation(s):
// \ACC_Pos|Add0~1_sumout  = SUM(( (!\ACC_Pos|Equal0~0_combout  & (\iRsn~input_o  & \ACC_Pos|rAccOut [15])) ) + ( \ACC_Pos|Mux0~2_combout  ) + ( \ACC_Pos|Add0~62  ))

	.dataa(!\ACC_Pos|Equal0~0_combout ),
	.datab(!\iRsn~input_o ),
	.datac(!\ACC_Pos|Mux0~2_combout ),
	.datad(!\ACC_Pos|rAccOut [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ACC_Pos|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ACC_Pos|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ACC_Pos|Add0~1 .extended_lut = "off";
defparam \ACC_Pos|Add0~1 .lut_mask = 64'h0000F0F000000022;
defparam \ACC_Pos|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y10_N47
dffeas \ACC_Pos|rAccOut[15] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\ACC_Pos|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ACC_Pos|rAccOut[13]~0_combout ),
	.sload(gnd),
	.ena(\ACC_Pos|rAccOut[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACC_Pos|rAccOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC_Pos|rAccOut[15] .is_wysiwyg = "true";
defparam \ACC_Pos|rAccOut[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N0
cyclonev_lcell_comb \Sum|wAccSum[0]~5 (
// Equation(s):
// \Sum|wAccSum[0]~5_sumout  = SUM(( !\ACC_Neg|rAccOut [0] $ (!\ACC_Pos|rAccOut [0]) ) + ( !VCC ) + ( !VCC ))
// \Sum|wAccSum[0]~6  = CARRY(( !\ACC_Neg|rAccOut [0] $ (!\ACC_Pos|rAccOut [0]) ) + ( !VCC ) + ( !VCC ))
// \Sum|wAccSum[0]~7  = SHARE((!\ACC_Neg|rAccOut [0]) # (\ACC_Pos|rAccOut [0]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ACC_Neg|rAccOut [0]),
	.datad(!\ACC_Pos|rAccOut [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Sum|wAccSum[0]~5_sumout ),
	.cout(\Sum|wAccSum[0]~6 ),
	.shareout(\Sum|wAccSum[0]~7 ));
// synopsys translate_off
defparam \Sum|wAccSum[0]~5 .extended_lut = "off";
defparam \Sum|wAccSum[0]~5 .lut_mask = 64'h0000F0FF00000FF0;
defparam \Sum|wAccSum[0]~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N3
cyclonev_lcell_comb \Sum|wAccSum[1]~9 (
// Equation(s):
// \Sum|wAccSum[1]~9_sumout  = SUM(( !\ACC_Neg|rAccOut [1] $ (\ACC_Pos|rAccOut [1]) ) + ( \Sum|wAccSum[0]~7  ) + ( \Sum|wAccSum[0]~6  ))
// \Sum|wAccSum[1]~10  = CARRY(( !\ACC_Neg|rAccOut [1] $ (\ACC_Pos|rAccOut [1]) ) + ( \Sum|wAccSum[0]~7  ) + ( \Sum|wAccSum[0]~6  ))
// \Sum|wAccSum[1]~11  = SHARE((!\ACC_Neg|rAccOut [1] & \ACC_Pos|rAccOut [1]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ACC_Neg|rAccOut [1]),
	.datad(!\ACC_Pos|rAccOut [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sum|wAccSum[0]~6 ),
	.sharein(\Sum|wAccSum[0]~7 ),
	.combout(),
	.sumout(\Sum|wAccSum[1]~9_sumout ),
	.cout(\Sum|wAccSum[1]~10 ),
	.shareout(\Sum|wAccSum[1]~11 ));
// synopsys translate_off
defparam \Sum|wAccSum[1]~9 .extended_lut = "off";
defparam \Sum|wAccSum[1]~9 .lut_mask = 64'h000000F00000F00F;
defparam \Sum|wAccSum[1]~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N6
cyclonev_lcell_comb \Sum|wAccSum[2]~13 (
// Equation(s):
// \Sum|wAccSum[2]~13_sumout  = SUM(( !\ACC_Neg|rAccOut [2] $ (\ACC_Pos|rAccOut [2]) ) + ( \Sum|wAccSum[1]~11  ) + ( \Sum|wAccSum[1]~10  ))
// \Sum|wAccSum[2]~14  = CARRY(( !\ACC_Neg|rAccOut [2] $ (\ACC_Pos|rAccOut [2]) ) + ( \Sum|wAccSum[1]~11  ) + ( \Sum|wAccSum[1]~10  ))
// \Sum|wAccSum[2]~15  = SHARE((!\ACC_Neg|rAccOut [2] & \ACC_Pos|rAccOut [2]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ACC_Neg|rAccOut [2]),
	.datad(!\ACC_Pos|rAccOut [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sum|wAccSum[1]~10 ),
	.sharein(\Sum|wAccSum[1]~11 ),
	.combout(),
	.sumout(\Sum|wAccSum[2]~13_sumout ),
	.cout(\Sum|wAccSum[2]~14 ),
	.shareout(\Sum|wAccSum[2]~15 ));
// synopsys translate_off
defparam \Sum|wAccSum[2]~13 .extended_lut = "off";
defparam \Sum|wAccSum[2]~13 .lut_mask = 64'h000000F00000F00F;
defparam \Sum|wAccSum[2]~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N9
cyclonev_lcell_comb \Sum|wAccSum[3]~17 (
// Equation(s):
// \Sum|wAccSum[3]~17_sumout  = SUM(( !\ACC_Pos|rAccOut [3] $ (\ACC_Neg|rAccOut [3]) ) + ( \Sum|wAccSum[2]~15  ) + ( \Sum|wAccSum[2]~14  ))
// \Sum|wAccSum[3]~18  = CARRY(( !\ACC_Pos|rAccOut [3] $ (\ACC_Neg|rAccOut [3]) ) + ( \Sum|wAccSum[2]~15  ) + ( \Sum|wAccSum[2]~14  ))
// \Sum|wAccSum[3]~19  = SHARE((\ACC_Pos|rAccOut [3] & !\ACC_Neg|rAccOut [3]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ACC_Pos|rAccOut [3]),
	.datad(!\ACC_Neg|rAccOut [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sum|wAccSum[2]~14 ),
	.sharein(\Sum|wAccSum[2]~15 ),
	.combout(),
	.sumout(\Sum|wAccSum[3]~17_sumout ),
	.cout(\Sum|wAccSum[3]~18 ),
	.shareout(\Sum|wAccSum[3]~19 ));
// synopsys translate_off
defparam \Sum|wAccSum[3]~17 .extended_lut = "off";
defparam \Sum|wAccSum[3]~17 .lut_mask = 64'h00000F000000F00F;
defparam \Sum|wAccSum[3]~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N12
cyclonev_lcell_comb \Sum|wAccSum[4]~21 (
// Equation(s):
// \Sum|wAccSum[4]~21_sumout  = SUM(( !\ACC_Neg|rAccOut [4] $ (\ACC_Pos|rAccOut [4]) ) + ( \Sum|wAccSum[3]~19  ) + ( \Sum|wAccSum[3]~18  ))
// \Sum|wAccSum[4]~22  = CARRY(( !\ACC_Neg|rAccOut [4] $ (\ACC_Pos|rAccOut [4]) ) + ( \Sum|wAccSum[3]~19  ) + ( \Sum|wAccSum[3]~18  ))
// \Sum|wAccSum[4]~23  = SHARE((!\ACC_Neg|rAccOut [4] & \ACC_Pos|rAccOut [4]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ACC_Neg|rAccOut [4]),
	.datad(!\ACC_Pos|rAccOut [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sum|wAccSum[3]~18 ),
	.sharein(\Sum|wAccSum[3]~19 ),
	.combout(),
	.sumout(\Sum|wAccSum[4]~21_sumout ),
	.cout(\Sum|wAccSum[4]~22 ),
	.shareout(\Sum|wAccSum[4]~23 ));
// synopsys translate_off
defparam \Sum|wAccSum[4]~21 .extended_lut = "off";
defparam \Sum|wAccSum[4]~21 .lut_mask = 64'h000000F00000F00F;
defparam \Sum|wAccSum[4]~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N15
cyclonev_lcell_comb \Sum|wAccSum[5]~25 (
// Equation(s):
// \Sum|wAccSum[5]~25_sumout  = SUM(( !\ACC_Neg|rAccOut [5] $ (\ACC_Pos|rAccOut [5]) ) + ( \Sum|wAccSum[4]~23  ) + ( \Sum|wAccSum[4]~22  ))
// \Sum|wAccSum[5]~26  = CARRY(( !\ACC_Neg|rAccOut [5] $ (\ACC_Pos|rAccOut [5]) ) + ( \Sum|wAccSum[4]~23  ) + ( \Sum|wAccSum[4]~22  ))
// \Sum|wAccSum[5]~27  = SHARE((!\ACC_Neg|rAccOut [5] & \ACC_Pos|rAccOut [5]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ACC_Neg|rAccOut [5]),
	.datad(!\ACC_Pos|rAccOut [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sum|wAccSum[4]~22 ),
	.sharein(\Sum|wAccSum[4]~23 ),
	.combout(),
	.sumout(\Sum|wAccSum[5]~25_sumout ),
	.cout(\Sum|wAccSum[5]~26 ),
	.shareout(\Sum|wAccSum[5]~27 ));
// synopsys translate_off
defparam \Sum|wAccSum[5]~25 .extended_lut = "off";
defparam \Sum|wAccSum[5]~25 .lut_mask = 64'h000000F00000F00F;
defparam \Sum|wAccSum[5]~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N18
cyclonev_lcell_comb \Sum|wAccSum[6]~29 (
// Equation(s):
// \Sum|wAccSum[6]~29_sumout  = SUM(( !\ACC_Neg|rAccOut [6] $ (\ACC_Pos|rAccOut [6]) ) + ( \Sum|wAccSum[5]~27  ) + ( \Sum|wAccSum[5]~26  ))
// \Sum|wAccSum[6]~30  = CARRY(( !\ACC_Neg|rAccOut [6] $ (\ACC_Pos|rAccOut [6]) ) + ( \Sum|wAccSum[5]~27  ) + ( \Sum|wAccSum[5]~26  ))
// \Sum|wAccSum[6]~31  = SHARE((!\ACC_Neg|rAccOut [6] & \ACC_Pos|rAccOut [6]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ACC_Neg|rAccOut [6]),
	.datad(!\ACC_Pos|rAccOut [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sum|wAccSum[5]~26 ),
	.sharein(\Sum|wAccSum[5]~27 ),
	.combout(),
	.sumout(\Sum|wAccSum[6]~29_sumout ),
	.cout(\Sum|wAccSum[6]~30 ),
	.shareout(\Sum|wAccSum[6]~31 ));
// synopsys translate_off
defparam \Sum|wAccSum[6]~29 .extended_lut = "off";
defparam \Sum|wAccSum[6]~29 .lut_mask = 64'h000000F00000F00F;
defparam \Sum|wAccSum[6]~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N21
cyclonev_lcell_comb \Sum|wAccSum[7]~33 (
// Equation(s):
// \Sum|wAccSum[7]~33_sumout  = SUM(( !\ACC_Pos|rAccOut [7] $ (\ACC_Neg|rAccOut [7]) ) + ( \Sum|wAccSum[6]~31  ) + ( \Sum|wAccSum[6]~30  ))
// \Sum|wAccSum[7]~34  = CARRY(( !\ACC_Pos|rAccOut [7] $ (\ACC_Neg|rAccOut [7]) ) + ( \Sum|wAccSum[6]~31  ) + ( \Sum|wAccSum[6]~30  ))
// \Sum|wAccSum[7]~35  = SHARE((\ACC_Pos|rAccOut [7] & !\ACC_Neg|rAccOut [7]))

	.dataa(gnd),
	.datab(!\ACC_Pos|rAccOut [7]),
	.datac(!\ACC_Neg|rAccOut [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sum|wAccSum[6]~30 ),
	.sharein(\Sum|wAccSum[6]~31 ),
	.combout(),
	.sumout(\Sum|wAccSum[7]~33_sumout ),
	.cout(\Sum|wAccSum[7]~34 ),
	.shareout(\Sum|wAccSum[7]~35 ));
// synopsys translate_off
defparam \Sum|wAccSum[7]~33 .extended_lut = "off";
defparam \Sum|wAccSum[7]~33 .lut_mask = 64'h000030300000C3C3;
defparam \Sum|wAccSum[7]~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N24
cyclonev_lcell_comb \Sum|wAccSum[8]~37 (
// Equation(s):
// \Sum|wAccSum[8]~37_sumout  = SUM(( !\ACC_Neg|rAccOut [8] $ (\ACC_Pos|rAccOut [8]) ) + ( \Sum|wAccSum[7]~35  ) + ( \Sum|wAccSum[7]~34  ))
// \Sum|wAccSum[8]~38  = CARRY(( !\ACC_Neg|rAccOut [8] $ (\ACC_Pos|rAccOut [8]) ) + ( \Sum|wAccSum[7]~35  ) + ( \Sum|wAccSum[7]~34  ))
// \Sum|wAccSum[8]~39  = SHARE((!\ACC_Neg|rAccOut [8] & \ACC_Pos|rAccOut [8]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ACC_Neg|rAccOut [8]),
	.datad(!\ACC_Pos|rAccOut [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sum|wAccSum[7]~34 ),
	.sharein(\Sum|wAccSum[7]~35 ),
	.combout(),
	.sumout(\Sum|wAccSum[8]~37_sumout ),
	.cout(\Sum|wAccSum[8]~38 ),
	.shareout(\Sum|wAccSum[8]~39 ));
// synopsys translate_off
defparam \Sum|wAccSum[8]~37 .extended_lut = "off";
defparam \Sum|wAccSum[8]~37 .lut_mask = 64'h000000F00000F00F;
defparam \Sum|wAccSum[8]~37 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N27
cyclonev_lcell_comb \Sum|wAccSum[9]~41 (
// Equation(s):
// \Sum|wAccSum[9]~41_sumout  = SUM(( !\ACC_Pos|rAccOut [9] $ (\ACC_Neg|rAccOut [9]) ) + ( \Sum|wAccSum[8]~39  ) + ( \Sum|wAccSum[8]~38  ))
// \Sum|wAccSum[9]~42  = CARRY(( !\ACC_Pos|rAccOut [9] $ (\ACC_Neg|rAccOut [9]) ) + ( \Sum|wAccSum[8]~39  ) + ( \Sum|wAccSum[8]~38  ))
// \Sum|wAccSum[9]~43  = SHARE((\ACC_Pos|rAccOut [9] & !\ACC_Neg|rAccOut [9]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ACC_Pos|rAccOut [9]),
	.datad(!\ACC_Neg|rAccOut [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sum|wAccSum[8]~38 ),
	.sharein(\Sum|wAccSum[8]~39 ),
	.combout(),
	.sumout(\Sum|wAccSum[9]~41_sumout ),
	.cout(\Sum|wAccSum[9]~42 ),
	.shareout(\Sum|wAccSum[9]~43 ));
// synopsys translate_off
defparam \Sum|wAccSum[9]~41 .extended_lut = "off";
defparam \Sum|wAccSum[9]~41 .lut_mask = 64'h00000F000000F00F;
defparam \Sum|wAccSum[9]~41 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N30
cyclonev_lcell_comb \Sum|wAccSum[10]~45 (
// Equation(s):
// \Sum|wAccSum[10]~45_sumout  = SUM(( !\ACC_Pos|rAccOut [10] $ (\ACC_Neg|rAccOut [10]) ) + ( \Sum|wAccSum[9]~43  ) + ( \Sum|wAccSum[9]~42  ))
// \Sum|wAccSum[10]~46  = CARRY(( !\ACC_Pos|rAccOut [10] $ (\ACC_Neg|rAccOut [10]) ) + ( \Sum|wAccSum[9]~43  ) + ( \Sum|wAccSum[9]~42  ))
// \Sum|wAccSum[10]~47  = SHARE((\ACC_Pos|rAccOut [10] & !\ACC_Neg|rAccOut [10]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ACC_Pos|rAccOut [10]),
	.datad(!\ACC_Neg|rAccOut [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sum|wAccSum[9]~42 ),
	.sharein(\Sum|wAccSum[9]~43 ),
	.combout(),
	.sumout(\Sum|wAccSum[10]~45_sumout ),
	.cout(\Sum|wAccSum[10]~46 ),
	.shareout(\Sum|wAccSum[10]~47 ));
// synopsys translate_off
defparam \Sum|wAccSum[10]~45 .extended_lut = "off";
defparam \Sum|wAccSum[10]~45 .lut_mask = 64'h00000F000000F00F;
defparam \Sum|wAccSum[10]~45 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N33
cyclonev_lcell_comb \Sum|wAccSum[11]~49 (
// Equation(s):
// \Sum|wAccSum[11]~49_sumout  = SUM(( !\ACC_Neg|rAccOut [11] $ (\ACC_Pos|rAccOut [11]) ) + ( \Sum|wAccSum[10]~47  ) + ( \Sum|wAccSum[10]~46  ))
// \Sum|wAccSum[11]~50  = CARRY(( !\ACC_Neg|rAccOut [11] $ (\ACC_Pos|rAccOut [11]) ) + ( \Sum|wAccSum[10]~47  ) + ( \Sum|wAccSum[10]~46  ))
// \Sum|wAccSum[11]~51  = SHARE((!\ACC_Neg|rAccOut [11] & \ACC_Pos|rAccOut [11]))

	.dataa(!\ACC_Neg|rAccOut [11]),
	.datab(gnd),
	.datac(!\ACC_Pos|rAccOut [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sum|wAccSum[10]~46 ),
	.sharein(\Sum|wAccSum[10]~47 ),
	.combout(),
	.sumout(\Sum|wAccSum[11]~49_sumout ),
	.cout(\Sum|wAccSum[11]~50 ),
	.shareout(\Sum|wAccSum[11]~51 ));
// synopsys translate_off
defparam \Sum|wAccSum[11]~49 .extended_lut = "off";
defparam \Sum|wAccSum[11]~49 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Sum|wAccSum[11]~49 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N36
cyclonev_lcell_comb \Sum|wAccSum[12]~53 (
// Equation(s):
// \Sum|wAccSum[12]~53_sumout  = SUM(( !\ACC_Neg|rAccOut [12] $ (\ACC_Pos|rAccOut [12]) ) + ( \Sum|wAccSum[11]~51  ) + ( \Sum|wAccSum[11]~50  ))
// \Sum|wAccSum[12]~54  = CARRY(( !\ACC_Neg|rAccOut [12] $ (\ACC_Pos|rAccOut [12]) ) + ( \Sum|wAccSum[11]~51  ) + ( \Sum|wAccSum[11]~50  ))
// \Sum|wAccSum[12]~55  = SHARE((!\ACC_Neg|rAccOut [12] & \ACC_Pos|rAccOut [12]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ACC_Neg|rAccOut [12]),
	.datad(!\ACC_Pos|rAccOut [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sum|wAccSum[11]~50 ),
	.sharein(\Sum|wAccSum[11]~51 ),
	.combout(),
	.sumout(\Sum|wAccSum[12]~53_sumout ),
	.cout(\Sum|wAccSum[12]~54 ),
	.shareout(\Sum|wAccSum[12]~55 ));
// synopsys translate_off
defparam \Sum|wAccSum[12]~53 .extended_lut = "off";
defparam \Sum|wAccSum[12]~53 .lut_mask = 64'h000000F00000F00F;
defparam \Sum|wAccSum[12]~53 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N39
cyclonev_lcell_comb \Sum|wAccSum[13]~57 (
// Equation(s):
// \Sum|wAccSum[13]~57_sumout  = SUM(( !\ACC_Neg|rAccOut [13] $ (\ACC_Pos|rAccOut [13]) ) + ( \Sum|wAccSum[12]~55  ) + ( \Sum|wAccSum[12]~54  ))
// \Sum|wAccSum[13]~58  = CARRY(( !\ACC_Neg|rAccOut [13] $ (\ACC_Pos|rAccOut [13]) ) + ( \Sum|wAccSum[12]~55  ) + ( \Sum|wAccSum[12]~54  ))
// \Sum|wAccSum[13]~59  = SHARE((!\ACC_Neg|rAccOut [13] & \ACC_Pos|rAccOut [13]))

	.dataa(!\ACC_Neg|rAccOut [13]),
	.datab(gnd),
	.datac(!\ACC_Pos|rAccOut [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sum|wAccSum[12]~54 ),
	.sharein(\Sum|wAccSum[12]~55 ),
	.combout(),
	.sumout(\Sum|wAccSum[13]~57_sumout ),
	.cout(\Sum|wAccSum[13]~58 ),
	.shareout(\Sum|wAccSum[13]~59 ));
// synopsys translate_off
defparam \Sum|wAccSum[13]~57 .extended_lut = "off";
defparam \Sum|wAccSum[13]~57 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Sum|wAccSum[13]~57 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N42
cyclonev_lcell_comb \Sum|wAccSum[14]~61 (
// Equation(s):
// \Sum|wAccSum[14]~61_sumout  = SUM(( !\ACC_Neg|rAccOut [14] $ (\ACC_Pos|rAccOut [14]) ) + ( \Sum|wAccSum[13]~59  ) + ( \Sum|wAccSum[13]~58  ))
// \Sum|wAccSum[14]~62  = CARRY(( !\ACC_Neg|rAccOut [14] $ (\ACC_Pos|rAccOut [14]) ) + ( \Sum|wAccSum[13]~59  ) + ( \Sum|wAccSum[13]~58  ))
// \Sum|wAccSum[14]~63  = SHARE((!\ACC_Neg|rAccOut [14] & \ACC_Pos|rAccOut [14]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ACC_Neg|rAccOut [14]),
	.datad(!\ACC_Pos|rAccOut [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sum|wAccSum[13]~58 ),
	.sharein(\Sum|wAccSum[13]~59 ),
	.combout(),
	.sumout(\Sum|wAccSum[14]~61_sumout ),
	.cout(\Sum|wAccSum[14]~62 ),
	.shareout(\Sum|wAccSum[14]~63 ));
// synopsys translate_off
defparam \Sum|wAccSum[14]~61 .extended_lut = "off";
defparam \Sum|wAccSum[14]~61 .lut_mask = 64'h000000F00000F00F;
defparam \Sum|wAccSum[14]~61 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N45
cyclonev_lcell_comb \Sum|wAccSum[15]~1 (
// Equation(s):
// \Sum|wAccSum[15]~1_sumout  = SUM(( !\ACC_Neg|rAccOut [15] $ (\ACC_Pos|rAccOut [15]) ) + ( \Sum|wAccSum[14]~63  ) + ( \Sum|wAccSum[14]~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ACC_Neg|rAccOut [15]),
	.datad(!\ACC_Pos|rAccOut [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sum|wAccSum[14]~62 ),
	.sharein(\Sum|wAccSum[14]~63 ),
	.combout(),
	.sumout(\Sum|wAccSum[15]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sum|wAccSum[15]~1 .extended_lut = "off";
defparam \Sum|wAccSum[15]~1 .lut_mask = 64'h000000000000F00F;
defparam \Sum|wAccSum[15]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N30
cyclonev_lcell_comb \Sum|Add1~1 (
// Equation(s):
// \Sum|Add1~1_sumout  = SUM(( \Sum|wAccSum[15]~1_sumout  ) + ( VCC ) + ( !VCC ))
// \Sum|Add1~2  = CARRY(( \Sum|wAccSum[15]~1_sumout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sum|wAccSum[15]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Sum|Add1~1_sumout ),
	.cout(\Sum|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Sum|Add1~1 .extended_lut = "off";
defparam \Sum|Add1~1 .lut_mask = 64'h0000000000000F0F;
defparam \Sum|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N33
cyclonev_lcell_comb \Sum|Add1~5 (
// Equation(s):
// \Sum|Add1~5_sumout  = SUM(( GND ) + ( GND ) + ( \Sum|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sum|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sum|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sum|Add1~5 .extended_lut = "off";
defparam \Sum|Add1~5 .lut_mask = 64'h0000FFFF00000000;
defparam \Sum|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N48
cyclonev_lcell_comb \Sum|oFirOut~0 (
// Equation(s):
// \Sum|oFirOut~0_combout  = ( \Sum|Add1~5_sumout  & ( \Sum|wAccSum[0]~5_sumout  ) ) # ( !\Sum|Add1~5_sumout  & ( (\Sum|wAccSum[0]~5_sumout  & ((!\Sum|wAccSum[15]~1_sumout ) # (\Sum|Add1~1_sumout ))) ) )

	.dataa(!\Sum|wAccSum[15]~1_sumout ),
	.datab(!\Sum|Add1~1_sumout ),
	.datac(!\Sum|wAccSum[0]~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sum|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sum|oFirOut~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sum|oFirOut~0 .extended_lut = "off";
defparam \Sum|oFirOut~0 .lut_mask = 64'h0B0B0B0B0F0F0F0F;
defparam \Sum|oFirOut~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N49
dffeas \Sum|oFirOut[0] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Sum|oFirOut~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sum|oFirOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sum|oFirOut[0] .is_wysiwyg = "true";
defparam \Sum|oFirOut[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N42
cyclonev_lcell_comb \Sum|oFirOut~2 (
// Equation(s):
// \Sum|oFirOut~2_combout  = ( \Sum|Add1~5_sumout  & ( \Sum|wAccSum[1]~9_sumout  ) ) # ( !\Sum|Add1~5_sumout  & ( (\Sum|wAccSum[1]~9_sumout  & ((!\Sum|wAccSum[15]~1_sumout ) # (\Sum|Add1~1_sumout ))) ) )

	.dataa(!\Sum|wAccSum[15]~1_sumout ),
	.datab(!\Sum|Add1~1_sumout ),
	.datac(!\Sum|wAccSum[1]~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sum|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sum|oFirOut~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sum|oFirOut~2 .extended_lut = "off";
defparam \Sum|oFirOut~2 .lut_mask = 64'h0B0B0B0B0F0F0F0F;
defparam \Sum|oFirOut~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N43
dffeas \Sum|oFirOut[1] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Sum|oFirOut~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sum|oFirOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sum|oFirOut[1] .is_wysiwyg = "true";
defparam \Sum|oFirOut[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N24
cyclonev_lcell_comb \Sum|oFirOut~3 (
// Equation(s):
// \Sum|oFirOut~3_combout  = ( \Sum|Add1~5_sumout  & ( \Sum|wAccSum[2]~13_sumout  ) ) # ( !\Sum|Add1~5_sumout  & ( (\Sum|wAccSum[2]~13_sumout  & ((!\Sum|wAccSum[15]~1_sumout ) # (\Sum|Add1~1_sumout ))) ) )

	.dataa(!\Sum|wAccSum[15]~1_sumout ),
	.datab(!\Sum|Add1~1_sumout ),
	.datac(!\Sum|wAccSum[2]~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sum|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sum|oFirOut~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sum|oFirOut~3 .extended_lut = "off";
defparam \Sum|oFirOut~3 .lut_mask = 64'h0B0B0B0B0F0F0F0F;
defparam \Sum|oFirOut~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N25
dffeas \Sum|oFirOut[2] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Sum|oFirOut~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sum|oFirOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sum|oFirOut[2] .is_wysiwyg = "true";
defparam \Sum|oFirOut[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N45
cyclonev_lcell_comb \Sum|oFirOut~4 (
// Equation(s):
// \Sum|oFirOut~4_combout  = ( \Sum|Add1~5_sumout  & ( \Sum|wAccSum[3]~17_sumout  ) ) # ( !\Sum|Add1~5_sumout  & ( (\Sum|wAccSum[3]~17_sumout  & ((!\Sum|wAccSum[15]~1_sumout ) # (\Sum|Add1~1_sumout ))) ) )

	.dataa(!\Sum|wAccSum[15]~1_sumout ),
	.datab(!\Sum|Add1~1_sumout ),
	.datac(!\Sum|wAccSum[3]~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sum|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sum|oFirOut~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sum|oFirOut~4 .extended_lut = "off";
defparam \Sum|oFirOut~4 .lut_mask = 64'h0B0B0B0B0F0F0F0F;
defparam \Sum|oFirOut~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N46
dffeas \Sum|oFirOut[3] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Sum|oFirOut~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sum|oFirOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sum|oFirOut[3] .is_wysiwyg = "true";
defparam \Sum|oFirOut[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N9
cyclonev_lcell_comb \Sum|oFirOut~5 (
// Equation(s):
// \Sum|oFirOut~5_combout  = ( \Sum|wAccSum[15]~1_sumout  & ( (\Sum|wAccSum[4]~21_sumout  & ((\Sum|Add1~1_sumout ) # (\Sum|Add1~5_sumout ))) ) ) # ( !\Sum|wAccSum[15]~1_sumout  & ( \Sum|wAccSum[4]~21_sumout  ) )

	.dataa(!\Sum|Add1~5_sumout ),
	.datab(!\Sum|Add1~1_sumout ),
	.datac(!\Sum|wAccSum[4]~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sum|wAccSum[15]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sum|oFirOut~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sum|oFirOut~5 .extended_lut = "off";
defparam \Sum|oFirOut~5 .lut_mask = 64'h0F0F0F0F07070707;
defparam \Sum|oFirOut~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N10
dffeas \Sum|oFirOut[4] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Sum|oFirOut~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sum|oFirOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Sum|oFirOut[4] .is_wysiwyg = "true";
defparam \Sum|oFirOut[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N3
cyclonev_lcell_comb \Sum|oFirOut~6 (
// Equation(s):
// \Sum|oFirOut~6_combout  = ( \Sum|wAccSum[15]~1_sumout  & ( (\Sum|wAccSum[5]~25_sumout  & ((\Sum|Add1~1_sumout ) # (\Sum|Add1~5_sumout ))) ) ) # ( !\Sum|wAccSum[15]~1_sumout  & ( \Sum|wAccSum[5]~25_sumout  ) )

	.dataa(!\Sum|Add1~5_sumout ),
	.datab(!\Sum|Add1~1_sumout ),
	.datac(gnd),
	.datad(!\Sum|wAccSum[5]~25_sumout ),
	.datae(gnd),
	.dataf(!\Sum|wAccSum[15]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sum|oFirOut~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sum|oFirOut~6 .extended_lut = "off";
defparam \Sum|oFirOut~6 .lut_mask = 64'h00FF00FF00770077;
defparam \Sum|oFirOut~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N5
dffeas \Sum|oFirOut[5] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Sum|oFirOut~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sum|oFirOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Sum|oFirOut[5] .is_wysiwyg = "true";
defparam \Sum|oFirOut[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N15
cyclonev_lcell_comb \Sum|oFirOut~7 (
// Equation(s):
// \Sum|oFirOut~7_combout  = ( \Sum|wAccSum[15]~1_sumout  & ( (\Sum|wAccSum[6]~29_sumout  & ((\Sum|Add1~1_sumout ) # (\Sum|Add1~5_sumout ))) ) ) # ( !\Sum|wAccSum[15]~1_sumout  & ( \Sum|wAccSum[6]~29_sumout  ) )

	.dataa(!\Sum|Add1~5_sumout ),
	.datab(!\Sum|Add1~1_sumout ),
	.datac(!\Sum|wAccSum[6]~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sum|wAccSum[15]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sum|oFirOut~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sum|oFirOut~7 .extended_lut = "off";
defparam \Sum|oFirOut~7 .lut_mask = 64'h0F0F0F0F07070707;
defparam \Sum|oFirOut~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N17
dffeas \Sum|oFirOut[6] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Sum|oFirOut~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sum|oFirOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Sum|oFirOut[6] .is_wysiwyg = "true";
defparam \Sum|oFirOut[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N27
cyclonev_lcell_comb \Sum|oFirOut~8 (
// Equation(s):
// \Sum|oFirOut~8_combout  = ( \Sum|Add1~5_sumout  & ( \Sum|wAccSum[7]~33_sumout  ) ) # ( !\Sum|Add1~5_sumout  & ( (\Sum|wAccSum[7]~33_sumout  & ((!\Sum|wAccSum[15]~1_sumout ) # (\Sum|Add1~1_sumout ))) ) )

	.dataa(!\Sum|wAccSum[15]~1_sumout ),
	.datab(!\Sum|Add1~1_sumout ),
	.datac(gnd),
	.datad(!\Sum|wAccSum[7]~33_sumout ),
	.datae(gnd),
	.dataf(!\Sum|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sum|oFirOut~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sum|oFirOut~8 .extended_lut = "off";
defparam \Sum|oFirOut~8 .lut_mask = 64'h00BB00BB00FF00FF;
defparam \Sum|oFirOut~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N28
dffeas \Sum|oFirOut[7] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Sum|oFirOut~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sum|oFirOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Sum|oFirOut[7] .is_wysiwyg = "true";
defparam \Sum|oFirOut[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N21
cyclonev_lcell_comb \Sum|oFirOut~9 (
// Equation(s):
// \Sum|oFirOut~9_combout  = ( \Sum|Add1~5_sumout  & ( \Sum|wAccSum[8]~37_sumout  ) ) # ( !\Sum|Add1~5_sumout  & ( (\Sum|wAccSum[8]~37_sumout  & ((!\Sum|wAccSum[15]~1_sumout ) # (\Sum|Add1~1_sumout ))) ) )

	.dataa(!\Sum|wAccSum[15]~1_sumout ),
	.datab(!\Sum|Add1~1_sumout ),
	.datac(!\Sum|wAccSum[8]~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sum|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sum|oFirOut~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sum|oFirOut~9 .extended_lut = "off";
defparam \Sum|oFirOut~9 .lut_mask = 64'h0B0B0B0B0F0F0F0F;
defparam \Sum|oFirOut~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N22
dffeas \Sum|oFirOut[8] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Sum|oFirOut~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sum|oFirOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Sum|oFirOut[8] .is_wysiwyg = "true";
defparam \Sum|oFirOut[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N12
cyclonev_lcell_comb \Sum|oFirOut~10 (
// Equation(s):
// \Sum|oFirOut~10_combout  = ( \Sum|wAccSum[15]~1_sumout  & ( (\Sum|wAccSum[9]~41_sumout  & ((\Sum|Add1~1_sumout ) # (\Sum|Add1~5_sumout ))) ) ) # ( !\Sum|wAccSum[15]~1_sumout  & ( \Sum|wAccSum[9]~41_sumout  ) )

	.dataa(!\Sum|Add1~5_sumout ),
	.datab(!\Sum|Add1~1_sumout ),
	.datac(!\Sum|wAccSum[9]~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sum|wAccSum[15]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sum|oFirOut~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sum|oFirOut~10 .extended_lut = "off";
defparam \Sum|oFirOut~10 .lut_mask = 64'h0F0F0F0F07070707;
defparam \Sum|oFirOut~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N13
dffeas \Sum|oFirOut[9] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Sum|oFirOut~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sum|oFirOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Sum|oFirOut[9] .is_wysiwyg = "true";
defparam \Sum|oFirOut[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N39
cyclonev_lcell_comb \Sum|oFirOut~11 (
// Equation(s):
// \Sum|oFirOut~11_combout  = ( \Sum|Add1~5_sumout  & ( \Sum|wAccSum[10]~45_sumout  ) ) # ( !\Sum|Add1~5_sumout  & ( (\Sum|wAccSum[10]~45_sumout  & ((!\Sum|wAccSum[15]~1_sumout ) # (\Sum|Add1~1_sumout ))) ) )

	.dataa(!\Sum|wAccSum[15]~1_sumout ),
	.datab(gnd),
	.datac(!\Sum|Add1~1_sumout ),
	.datad(!\Sum|wAccSum[10]~45_sumout ),
	.datae(gnd),
	.dataf(!\Sum|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sum|oFirOut~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sum|oFirOut~11 .extended_lut = "off";
defparam \Sum|oFirOut~11 .lut_mask = 64'h00AF00AF00FF00FF;
defparam \Sum|oFirOut~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N40
dffeas \Sum|oFirOut[10] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Sum|oFirOut~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sum|oFirOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Sum|oFirOut[10] .is_wysiwyg = "true";
defparam \Sum|oFirOut[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N0
cyclonev_lcell_comb \Sum|oFirOut~12 (
// Equation(s):
// \Sum|oFirOut~12_combout  = ( \Sum|wAccSum[15]~1_sumout  & ( (\Sum|wAccSum[11]~49_sumout  & ((\Sum|Add1~1_sumout ) # (\Sum|Add1~5_sumout ))) ) ) # ( !\Sum|wAccSum[15]~1_sumout  & ( \Sum|wAccSum[11]~49_sumout  ) )

	.dataa(!\Sum|Add1~5_sumout ),
	.datab(!\Sum|Add1~1_sumout ),
	.datac(!\Sum|wAccSum[11]~49_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sum|wAccSum[15]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sum|oFirOut~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sum|oFirOut~12 .extended_lut = "off";
defparam \Sum|oFirOut~12 .lut_mask = 64'h0F0F0F0F07070707;
defparam \Sum|oFirOut~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N1
dffeas \Sum|oFirOut[11] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Sum|oFirOut~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sum|oFirOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Sum|oFirOut[11] .is_wysiwyg = "true";
defparam \Sum|oFirOut[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N6
cyclonev_lcell_comb \Sum|oFirOut~13 (
// Equation(s):
// \Sum|oFirOut~13_combout  = ( \Sum|wAccSum[15]~1_sumout  & ( (\Sum|wAccSum[12]~53_sumout  & ((\Sum|Add1~1_sumout ) # (\Sum|Add1~5_sumout ))) ) ) # ( !\Sum|wAccSum[15]~1_sumout  & ( \Sum|wAccSum[12]~53_sumout  ) )

	.dataa(!\Sum|Add1~5_sumout ),
	.datab(!\Sum|Add1~1_sumout ),
	.datac(gnd),
	.datad(!\Sum|wAccSum[12]~53_sumout ),
	.datae(gnd),
	.dataf(!\Sum|wAccSum[15]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sum|oFirOut~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sum|oFirOut~13 .extended_lut = "off";
defparam \Sum|oFirOut~13 .lut_mask = 64'h00FF00FF00770077;
defparam \Sum|oFirOut~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N8
dffeas \Sum|oFirOut[12] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Sum|oFirOut~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sum|oFirOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Sum|oFirOut[12] .is_wysiwyg = "true";
defparam \Sum|oFirOut[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N18
cyclonev_lcell_comb \Sum|oFirOut~14 (
// Equation(s):
// \Sum|oFirOut~14_combout  = ( \Sum|wAccSum[13]~57_sumout  & ( (!\Sum|wAccSum[15]~1_sumout ) # ((\Sum|Add1~5_sumout ) # (\Sum|Add1~1_sumout )) ) )

	.dataa(!\Sum|wAccSum[15]~1_sumout ),
	.datab(!\Sum|Add1~1_sumout ),
	.datac(!\Sum|Add1~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sum|wAccSum[13]~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sum|oFirOut~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sum|oFirOut~14 .extended_lut = "off";
defparam \Sum|oFirOut~14 .lut_mask = 64'h00000000BFBFBFBF;
defparam \Sum|oFirOut~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N20
dffeas \Sum|oFirOut[13] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Sum|oFirOut~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sum|oFirOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Sum|oFirOut[13] .is_wysiwyg = "true";
defparam \Sum|oFirOut[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N51
cyclonev_lcell_comb \Sum|oFirOut~15 (
// Equation(s):
// \Sum|oFirOut~15_combout  = ( \Sum|Add1~5_sumout  & ( \Sum|wAccSum[14]~61_sumout  ) ) # ( !\Sum|Add1~5_sumout  & ( (\Sum|wAccSum[14]~61_sumout  & ((!\Sum|wAccSum[15]~1_sumout ) # (\Sum|Add1~1_sumout ))) ) )

	.dataa(!\Sum|wAccSum[15]~1_sumout ),
	.datab(!\Sum|Add1~1_sumout ),
	.datac(!\Sum|wAccSum[14]~61_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sum|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sum|oFirOut~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sum|oFirOut~15 .extended_lut = "off";
defparam \Sum|oFirOut~15 .lut_mask = 64'h0B0B0B0B0F0F0F0F;
defparam \Sum|oFirOut~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N53
dffeas \Sum|oFirOut[14] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Sum|oFirOut~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sum|oFirOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Sum|oFirOut[14] .is_wysiwyg = "true";
defparam \Sum|oFirOut[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N54
cyclonev_lcell_comb \Sum|oFirOut[15]~feeder (
// Equation(s):
// \Sum|oFirOut[15]~feeder_combout  = ( \Sum|wAccSum[15]~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sum|wAccSum[15]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sum|oFirOut[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sum|oFirOut[15]~feeder .extended_lut = "off";
defparam \Sum|oFirOut[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Sum|oFirOut[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N55
dffeas \Sum|oFirOut[15] (
	.clk(\iClk_12M~inputCLKENA0_outclk ),
	.d(\Sum|oFirOut[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\iRsn~input_o ),
	.sload(gnd),
	.ena(\Sum|oFirOut[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sum|oFirOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Sum|oFirOut[15] .is_wysiwyg = "true";
defparam \Sum|oFirOut[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X72_Y81_N1
cyclonev_io_ibuf \iAddrRam_pos[3]~input (
	.i(iAddrRam_pos[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\iAddrRam_pos[3]~input_o ));
// synopsys translate_off
defparam \iAddrRam_pos[3]~input .bus_hold = "false";
defparam \iAddrRam_pos[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \iAddrRam_neg[3]~input (
	.i(iAddrRam_neg[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\iAddrRam_neg[3]~input_o ));
// synopsys translate_off
defparam \iAddrRam_neg[3]~input .bus_hold = "false";
defparam \iAddrRam_neg[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y71_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
