Fitter Route Stage Report for Lab5
Wed Mar  9 23:59:25 2022
Quartus Prime Version 18.1.1 Build 263 12/14/2018 SJ Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Delay Chain Summary
  3. Routing Usage Summary
  4. Route Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                                   ;
+------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+
; Name ; Pin Type ; Input Delay Chain 0 ; Output Delay Chain ; OE Delay Chain ; IO_12_LANE Input Data Delay Chain ; IO_12_LANE Input Strobe Delay Chain ;
+------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+
; A    ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; s1   ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; s2   ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; s0   ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; P    ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; set  ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; rst  ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; CLK  ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; T    ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
+------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+


+-------------------------------------------------------+
; Routing Usage Summary                                 ;
+------------------------------+------------------------+
; Routing Resource Type        ; Usage                  ;
+------------------------------+------------------------+
; Block interconnects          ; 21 / 664,374 ( < 1 % ) ;
; C27 interconnects            ; 2 / 12,769 ( < 1 % )   ;
; C4 interconnects             ; 16 / 514,392 ( < 1 % ) ;
; Direct links                 ; 12 / 664,374 ( < 1 % ) ;
; Global clocks                ; 1 / 32 ( 3 % )         ;
; Periphery clocks             ; 0 / 410 ( 0 % )        ;
; R3 interconnects             ; 5 / 246,936 ( < 1 % )  ;
; R32 interconnects            ; 0 / 28,257 ( 0 % )     ;
; R32/C27 interconnect drivers ; 2 / 74,920 ( < 1 % )   ;
; R6 interconnects             ; 2 / 527,108 ( < 1 % )  ;
; Regional clock lefts         ; 0 / 8 ( 0 % )          ;
; Regional clock out bottoms   ; 0 / 8 ( 0 % )          ;
; Regional clock out tops      ; 0 / 8 ( 0 % )          ;
; Regional clock rights        ; 0 / 8 ( 0 % )          ;
; Regional clocks              ; 0 / 8 ( 0 % )          ;
; Spine buffers                ; 1 / 220 ( < 1 % )      ;
; Spine clocks                 ; 1 / 330 ( < 1 % )      ;
; Spine feedthroughs           ; 0 / 224 ( 0 % )        ;
+------------------------------+------------------------+


+----------------+
; Route Messages ;
+----------------+
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 18.1.1 Build 263 12/14/2018 SJ Pro Edition
    Info: Processing started: Wed Mar  9 23:58:02 2022
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off Lab5 -c Lab5
Info: qfit2_default_script.tcl version: #1
Info: Project  = Lab5
Info: Revision = Lab5
Info (170193): Fitter routing operations beginning
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Warning (335091): The Timing Analyzer found 1 latches that cannot be analyzed as synchronous elements. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Synthesis report.
Info (11888): Total time spent on timing analysis during Routing is 0.01 seconds.
Info (16607): Fitter routing operations ending: elapsed time is 00:00:17


