dat_mem.v,verilog,xil_defaultlib,../../../../CPU_SOC.gen/sources_1/ip/dat_mem/sim/dat_mem.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
