AR register_file behavioral D:/TUC_PROJECT/TUC_Computer_Architecture/Lab4/register_file.vhd sub00/vhpl37 1554511393
EN mux2to1 NULL D:/TUC_PROJECT/TUC_Computer_Architecture/Lab4/MUX2TO1.vhd sub00/vhpl24 1554511380
EN and32bit NULL D:/TUC_PROJECT/TUC_Computer_Architecture/Lab4/AND32BIT.vhd sub00/vhpl04 1554511360
EN subtraction32bit NULL D:/TUC_PROJECT/TUC_Computer_Architecture/Lab4/Subtraction32BIT.vhd sub00/vhpl02 1554511358
AR shiftbox behavioral D:/TUC_PROJECT/TUC_Computer_Architecture/Lab4/shiftBox.vhd sub00/vhpl39 1554511395
AR branch_box behavioral D:/TUC_PROJECT/TUC_Computer_Architecture/Lab4/BRANCH_BOX.vhd sub00/vhpl49 1554511405
EN sllogic NULL D:/TUC_PROJECT/TUC_Computer_Architecture/Lab4/SLLOGIC.vhd sub00/vhpl12 1554511368
EN alustage NULL D:/TUC_PROJECT/TUC_Computer_Architecture/Lab4/ALUSTAGE.vhd sub00/vhpl42 1554511398
EN addition32bit NULL D:/TUC_PROJECT/TUC_Computer_Architecture/Lab4/Addition32BIT.vhd sub00/vhpl00 1554511356
AR srlogic behavioral D:/TUC_PROJECT/TUC_Computer_Architecture/Lab4/SRLOGIC.vhd sub00/vhpl11 1554511367
AR multiplexer32to1 mux D:/TUC_PROJECT/TUC_Computer_Architecture/Lab4/multiplexer32to1.vhd sub00/vhpl21 1554511377
AR and32bit behavioral D:/TUC_PROJECT/TUC_Computer_Architecture/Lab4/AND32BIT.vhd sub00/vhpl05 1554511361
AR regist behavior D:/TUC_PROJECT/TUC_Computer_Architecture/Lab4/regist.vhd sub00/vhpl23 1554511379
AR decstage behavioral D:/TUC_PROJECT/TUC_Computer_Architecture/Lab4/DECSTAGE.vhd sub00/vhpl41 1554511397
AR mux2to1 behavioral D:/TUC_PROJECT/TUC_Computer_Architecture/Lab4/MUX2TO1.vhd sub00/vhpl25 1554511381
EN decoder5x32 NULL D:/TUC_PROJECT/TUC_Computer_Architecture/Lab4/decoder5x32.vhd sub00/vhpl18 1554511374
EN multiplexer32to1 NULL D:/TUC_PROJECT/TUC_Computer_Architecture/Lab4/multiplexer32to1.vhd sub00/vhpl20 1554511376
AR mux10to5 behavioral D:/TUC_PROJECT/TUC_Computer_Architecture/Lab4/MUX10to5.vhd sub00/vhpl33 1554511389
EN srlogic NULL D:/TUC_PROJECT/TUC_Computer_Architecture/Lab4/SRLOGIC.vhd sub00/vhpl10 1554511366
AR or32bit behavioral D:/TUC_PROJECT/TUC_Computer_Architecture/Lab4/OR32BIT.vhd sub00/vhpl07 1554511363
AR extender behavioral D:/TUC_PROJECT/TUC_Computer_Architecture/Lab4/Extender.vhd sub00/vhpl31 1554511387
AR rotr behavioral D:/TUC_PROJECT/TUC_Computer_Architecture/Lab4/ROTR.vhd sub00/vhpl17 1554511373
AR ifstage behavioral D:/TUC_PROJECT/TUC_Computer_Architecture/Lab4/IFSTAGE.vhd sub00/vhpl45 1554511401
EN decstage NULL D:/TUC_PROJECT/TUC_Computer_Architecture/Lab4/DECSTAGE.vhd sub00/vhpl40 1554511396
EN pc NULL D:/TUC_PROJECT/TUC_Computer_Architecture/Lab4/PC.vhd sub00/vhpl26 1554511382
AR decoder5x32 behavioral D:/TUC_PROJECT/TUC_Computer_Architecture/Lab4/decoder5x32.vhd sub00/vhpl19 1554511375
AR ram syn D:/TUC_PROJECT/TUC_Computer_Architecture/Lab4/RAM.vhd sub00/vhpl47 1554511403
EN srarith32bit NULL D:/TUC_PROJECT/TUC_Computer_Architecture/Lab4/SRARITH32BIT.vhd sub00/vhpl08 1554511364
EN ifstage NULL D:/TUC_PROJECT/TUC_Computer_Architecture/Lab4/IFSTAGE.vhd sub00/vhpl44 1554511400
EN mux10to5 NULL D:/TUC_PROJECT/TUC_Computer_Architecture/Lab4/MUX10to5.vhd sub00/vhpl32 1554511388
AR rotl behavioral D:/TUC_PROJECT/TUC_Computer_Architecture/Lab4/ROTL.vhd sub00/vhpl15 1554511371
EN register_file NULL D:/TUC_PROJECT/TUC_Computer_Architecture/Lab4/register_file.vhd sub00/vhpl36 1554511392
AR addition32bit behavioral D:/TUC_PROJECT/TUC_Computer_Architecture/Lab4/Addition32BIT.vhd sub00/vhpl01 1554511357
AR srarith32bit behavioral D:/TUC_PROJECT/TUC_Computer_Architecture/Lab4/SRARITH32BIT.vhd sub00/vhpl09 1554511365
EN shiftbox NULL D:/TUC_PROJECT/TUC_Computer_Architecture/Lab4/shiftBox.vhd sub00/vhpl38 1554511394
AR sllogic behavioral D:/TUC_PROJECT/TUC_Computer_Architecture/Lab4/SLLOGIC.vhd sub00/vhpl13 1554511369
AR alustage behavioral D:/TUC_PROJECT/TUC_Computer_Architecture/Lab4/ALUSTAGE.vhd sub00/vhpl43 1554511399
EN mux64to32 NULL D:/TUC_PROJECT/TUC_Computer_Architecture/Lab4/MUX64to32.vhd sub00/vhpl34 1554511390
EN control NULL D:/TUC_PROJECT/TUC_Computer_Architecture/Lab4/CONTROL.vhd sub00/vhpl50 1554511406
EN rotl NULL D:/TUC_PROJECT/TUC_Computer_Architecture/Lab4/ROTL.vhd sub00/vhpl14 1554511370
AR alu behavioral D:/TUC_PROJECT/TUC_Computer_Architecture/Lab4/ALU.vhd sub00/vhpl29 1554511385
AR mux64to32 behavioral D:/TUC_PROJECT/TUC_Computer_Architecture/Lab4/MUX64to32.vhd sub00/vhpl35 1554511391
EN or32bit NULL D:/TUC_PROJECT/TUC_Computer_Architecture/Lab4/OR32BIT.vhd sub00/vhpl06 1554511362
EN extender NULL D:/TUC_PROJECT/TUC_Computer_Architecture/Lab4/Extender.vhd sub00/vhpl30 1554511386
EN rotr NULL D:/TUC_PROJECT/TUC_Computer_Architecture/Lab4/ROTR.vhd sub00/vhpl16 1554511372
EN regist NULL D:/TUC_PROJECT/TUC_Computer_Architecture/Lab4/regist.vhd sub00/vhpl22 1554511378
EN ram NULL D:/TUC_PROJECT/TUC_Computer_Architecture/Lab4/RAM.vhd sub00/vhpl46 1554511402
AR subtraction32bit behavioral D:/TUC_PROJECT/TUC_Computer_Architecture/Lab4/Subtraction32BIT.vhd sub00/vhpl03 1554511359
AR pc behavioral D:/TUC_PROJECT/TUC_Computer_Architecture/Lab4/PC.vhd sub00/vhpl27 1554511383
EN branch_box NULL D:/TUC_PROJECT/TUC_Computer_Architecture/Lab4/BRANCH_BOX.vhd sub00/vhpl48 1554511404
EN alu NULL D:/TUC_PROJECT/TUC_Computer_Architecture/Lab4/ALU.vhd sub00/vhpl28 1554511384
