Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Mar 18 10:33:54 2020
| Host         : DESKTOP-SJO1R2H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: mic_capture/sclk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: nolabel_line48/CLOCKOUT_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: nolabel_line49/clock_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pulse_reset/slowclk/clock_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 306 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.960        0.000                      0                  241        0.162        0.000                      0                  241        4.500        0.000                       0                   141  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.960        0.000                      0                  241        0.162        0.000                      0                  241        4.500        0.000                       0                   141  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.960ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.960ns  (required time - arrival time)
  Source:                 COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_led1/led_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.329ns  (logic 1.265ns (23.737%)  route 4.064ns (76.263%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.547     5.068    CLOCK_IBUF_BUFG
    SLICE_X40Y65         FDRE                                         r  COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  COUNT_reg[23]/Q
                         net (fo=2, routed)           1.009     6.532    mode_led1/COUNT_reg[6]
    SLICE_X41Y63         LUT4 (Prop_lut4_I0_O)        0.124     6.656 f  mode_led1/max_read[11]_i_7/O
                         net (fo=1, routed)           0.403     7.060    mode_led1/max_read[11]_i_7_n_0
    SLICE_X41Y63         LUT5 (Prop_lut5_I4_O)        0.124     7.184 f  mode_led1/max_read[11]_i_3/O
                         net (fo=2, routed)           0.584     7.767    convert/COUNT_reg[22]
    SLICE_X41Y62         LUT2 (Prop_lut2_I1_O)        0.124     7.891 r  convert/max_read[11]_i_1/O
                         net (fo=29, routed)          0.662     8.553    max_mic_read/COUNT_reg[3]
    SLICE_X39Y62         LUT4 (Prop_lut4_I2_O)        0.118     8.671 f  max_mic_read/led[14]_i_3/O
                         net (fo=12, routed)          0.763     9.435    max_mic_read/led[14]_i_3_n_0
    SLICE_X42Y61         LUT5 (Prop_lut5_I4_O)        0.319     9.754 r  max_mic_read/led[6]_i_1/O
                         net (fo=1, routed)           0.644    10.397    mode_led1/SR[6]
    SLICE_X41Y62         FDRE                                         r  mode_led1/led_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.433    14.774    mode_led1/CLOCK_IBUF_BUFG
    SLICE_X41Y62         FDRE                                         r  mode_led1/led_reg[6]/C
                         clock pessimism              0.272    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X41Y62         FDRE (Setup_fdre_C_R)       -0.653    14.358    mode_led1/led_reg[6]
  -------------------------------------------------------------------
                         required time                         14.358    
                         arrival time                         -10.397    
  -------------------------------------------------------------------
                         slack                                  3.960    

Slack (MET) :             3.977ns  (required time - arrival time)
  Source:                 COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_led1/led_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.334ns  (logic 1.264ns (23.696%)  route 4.070ns (76.304%))
  Logic Levels:           5  (LUT2=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.547     5.068    CLOCK_IBUF_BUFG
    SLICE_X40Y65         FDRE                                         r  COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  COUNT_reg[23]/Q
                         net (fo=2, routed)           1.009     6.532    mode_led1/COUNT_reg[6]
    SLICE_X41Y63         LUT4 (Prop_lut4_I0_O)        0.124     6.656 f  mode_led1/max_read[11]_i_7/O
                         net (fo=1, routed)           0.403     7.060    mode_led1/max_read[11]_i_7_n_0
    SLICE_X41Y63         LUT5 (Prop_lut5_I4_O)        0.124     7.184 f  mode_led1/max_read[11]_i_3/O
                         net (fo=2, routed)           0.584     7.767    convert/COUNT_reg[22]
    SLICE_X41Y62         LUT2 (Prop_lut2_I1_O)        0.124     7.891 r  convert/max_read[11]_i_1/O
                         net (fo=29, routed)          0.662     8.553    max_mic_read/COUNT_reg[3]
    SLICE_X39Y62         LUT4 (Prop_lut4_I2_O)        0.118     8.671 f  max_mic_read/led[14]_i_3/O
                         net (fo=12, routed)          0.911     9.582    max_mic_read/led[14]_i_3_n_0
    SLICE_X42Y59         LUT4 (Prop_lut4_I3_O)        0.318     9.900 r  max_mic_read/led[5]_i_1/O
                         net (fo=1, routed)           0.502    10.402    mode_led1/SR[5]
    SLICE_X41Y59         FDRE                                         r  mode_led1/led_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.435    14.776    mode_led1/CLOCK_IBUF_BUFG
    SLICE_X41Y59         FDRE                                         r  mode_led1/led_reg[5]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X41Y59         FDRE (Setup_fdre_C_R)       -0.633    14.380    mode_led1/led_reg[5]
  -------------------------------------------------------------------
                         required time                         14.380    
                         arrival time                         -10.402    
  -------------------------------------------------------------------
                         slack                                  3.977    

Slack (MET) :             3.981ns  (required time - arrival time)
  Source:                 COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_led1/led_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.219ns  (logic 1.264ns (24.220%)  route 3.955ns (75.780%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.547     5.068    CLOCK_IBUF_BUFG
    SLICE_X40Y65         FDRE                                         r  COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  COUNT_reg[23]/Q
                         net (fo=2, routed)           1.009     6.532    mode_led1/COUNT_reg[6]
    SLICE_X41Y63         LUT4 (Prop_lut4_I0_O)        0.124     6.656 f  mode_led1/max_read[11]_i_7/O
                         net (fo=1, routed)           0.403     7.060    mode_led1/max_read[11]_i_7_n_0
    SLICE_X41Y63         LUT5 (Prop_lut5_I4_O)        0.124     7.184 f  mode_led1/max_read[11]_i_3/O
                         net (fo=2, routed)           0.584     7.767    convert/COUNT_reg[22]
    SLICE_X41Y62         LUT2 (Prop_lut2_I1_O)        0.124     7.891 r  convert/max_read[11]_i_1/O
                         net (fo=29, routed)          0.662     8.553    max_mic_read/COUNT_reg[3]
    SLICE_X39Y62         LUT4 (Prop_lut4_I2_O)        0.118     8.671 f  max_mic_read/led[14]_i_3/O
                         net (fo=12, routed)          0.752     9.424    max_mic_read/led[14]_i_3_n_0
    SLICE_X42Y61         LUT5 (Prop_lut5_I4_O)        0.318     9.742 r  max_mic_read/led[0]_i_1/O
                         net (fo=1, routed)           0.545    10.287    mode_led1/SR[0]
    SLICE_X38Y61         FDRE                                         r  mode_led1/led_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.432    14.773    mode_led1/CLOCK_IBUF_BUFG
    SLICE_X38Y61         FDRE                                         r  mode_led1/led_reg[0]/C
                         clock pessimism              0.258    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X38Y61         FDRE (Setup_fdre_C_R)       -0.728    14.268    mode_led1/led_reg[0]
  -------------------------------------------------------------------
                         required time                         14.268    
                         arrival time                         -10.287    
  -------------------------------------------------------------------
                         slack                                  3.981    

Slack (MET) :             3.984ns  (required time - arrival time)
  Source:                 COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_led1/led_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.330ns  (logic 1.266ns (23.753%)  route 4.064ns (76.247%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.547     5.068    CLOCK_IBUF_BUFG
    SLICE_X40Y65         FDRE                                         r  COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  COUNT_reg[23]/Q
                         net (fo=2, routed)           1.009     6.532    mode_led1/COUNT_reg[6]
    SLICE_X41Y63         LUT4 (Prop_lut4_I0_O)        0.124     6.656 f  mode_led1/max_read[11]_i_7/O
                         net (fo=1, routed)           0.403     7.060    mode_led1/max_read[11]_i_7_n_0
    SLICE_X41Y63         LUT5 (Prop_lut5_I4_O)        0.124     7.184 f  mode_led1/max_read[11]_i_3/O
                         net (fo=2, routed)           0.584     7.767    convert/COUNT_reg[22]
    SLICE_X41Y62         LUT2 (Prop_lut2_I1_O)        0.124     7.891 r  convert/max_read[11]_i_1/O
                         net (fo=29, routed)          0.662     8.553    max_mic_read/COUNT_reg[3]
    SLICE_X39Y62         LUT4 (Prop_lut4_I2_O)        0.118     8.671 f  max_mic_read/led[14]_i_3/O
                         net (fo=12, routed)          0.765     9.436    max_mic_read/led[14]_i_3_n_0
    SLICE_X44Y61         LUT5 (Prop_lut5_I4_O)        0.320     9.756 r  max_mic_read/led[10]_i_1/O
                         net (fo=1, routed)           0.641    10.398    mode_led1/SR[10]
    SLICE_X43Y59         FDRE                                         r  mode_led1/led_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.435    14.776    mode_led1/CLOCK_IBUF_BUFG
    SLICE_X43Y59         FDRE                                         r  mode_led1/led_reg[10]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X43Y59         FDRE (Setup_fdre_C_R)       -0.631    14.382    mode_led1/led_reg[10]
  -------------------------------------------------------------------
                         required time                         14.382    
                         arrival time                         -10.398    
  -------------------------------------------------------------------
                         slack                                  3.984    

Slack (MET) :             4.009ns  (required time - arrival time)
  Source:                 COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_led1/led_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.193ns  (logic 1.266ns (24.378%)  route 3.927ns (75.622%))
  Logic Levels:           5  (LUT2=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.547     5.068    CLOCK_IBUF_BUFG
    SLICE_X40Y65         FDRE                                         r  COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  COUNT_reg[23]/Q
                         net (fo=2, routed)           1.009     6.532    mode_led1/COUNT_reg[6]
    SLICE_X41Y63         LUT4 (Prop_lut4_I0_O)        0.124     6.656 f  mode_led1/max_read[11]_i_7/O
                         net (fo=1, routed)           0.403     7.060    mode_led1/max_read[11]_i_7_n_0
    SLICE_X41Y63         LUT5 (Prop_lut5_I4_O)        0.124     7.184 f  mode_led1/max_read[11]_i_3/O
                         net (fo=2, routed)           0.584     7.767    convert/COUNT_reg[22]
    SLICE_X41Y62         LUT2 (Prop_lut2_I1_O)        0.124     7.891 r  convert/max_read[11]_i_1/O
                         net (fo=29, routed)          0.662     8.553    max_mic_read/COUNT_reg[3]
    SLICE_X39Y62         LUT4 (Prop_lut4_I2_O)        0.118     8.671 f  max_mic_read/led[14]_i_3/O
                         net (fo=12, routed)          0.749     9.421    max_mic_read/led[14]_i_3_n_0
    SLICE_X41Y60         LUT4 (Prop_lut4_I2_O)        0.320     9.741 r  max_mic_read/led[1]_i_1/O
                         net (fo=1, routed)           0.520    10.261    mode_led1/SR[1]
    SLICE_X38Y60         FDRE                                         r  mode_led1/led_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.433    14.774    mode_led1/CLOCK_IBUF_BUFG
    SLICE_X38Y60         FDRE                                         r  mode_led1/led_reg[1]/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X38Y60         FDRE (Setup_fdre_C_R)       -0.726    14.271    mode_led1/led_reg[1]
  -------------------------------------------------------------------
                         required time                         14.271    
                         arrival time                         -10.261    
  -------------------------------------------------------------------
                         slack                                  4.009    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_led1/led_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.369ns  (logic 1.272ns (23.693%)  route 4.097ns (76.307%))
  Logic Levels:           5  (LUT2=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.547     5.068    CLOCK_IBUF_BUFG
    SLICE_X40Y65         FDRE                                         r  COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  COUNT_reg[23]/Q
                         net (fo=2, routed)           1.009     6.532    mode_led1/COUNT_reg[6]
    SLICE_X41Y63         LUT4 (Prop_lut4_I0_O)        0.124     6.656 f  mode_led1/max_read[11]_i_7/O
                         net (fo=1, routed)           0.403     7.060    mode_led1/max_read[11]_i_7_n_0
    SLICE_X41Y63         LUT5 (Prop_lut5_I4_O)        0.124     7.184 f  mode_led1/max_read[11]_i_3/O
                         net (fo=2, routed)           0.584     7.767    convert/COUNT_reg[22]
    SLICE_X41Y62         LUT2 (Prop_lut2_I1_O)        0.124     7.891 r  convert/max_read[11]_i_1/O
                         net (fo=29, routed)          0.662     8.553    max_mic_read/COUNT_reg[3]
    SLICE_X39Y62         LUT4 (Prop_lut4_I2_O)        0.118     8.671 f  max_mic_read/led[14]_i_3/O
                         net (fo=12, routed)          0.911     9.582    max_mic_read/led[14]_i_3_n_0
    SLICE_X42Y59         LUT4 (Prop_lut4_I3_O)        0.326     9.908 r  max_mic_read/led[9]_i_1/O
                         net (fo=1, routed)           0.529    10.437    mode_led1/SR[9]
    SLICE_X42Y59         FDRE                                         r  mode_led1/led_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.435    14.776    mode_led1/CLOCK_IBUF_BUFG
    SLICE_X42Y59         FDRE                                         r  mode_led1/led_reg[9]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X42Y59         FDRE (Setup_fdre_C_R)       -0.524    14.489    mode_led1/led_reg[9]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                         -10.437    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.125ns  (required time - arrival time)
  Source:                 COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_led1/led_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.184ns  (logic 1.265ns (24.403%)  route 3.919ns (75.597%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.547     5.068    CLOCK_IBUF_BUFG
    SLICE_X40Y65         FDRE                                         r  COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  COUNT_reg[23]/Q
                         net (fo=2, routed)           1.009     6.532    mode_led1/COUNT_reg[6]
    SLICE_X41Y63         LUT4 (Prop_lut4_I0_O)        0.124     6.656 f  mode_led1/max_read[11]_i_7/O
                         net (fo=1, routed)           0.403     7.060    mode_led1/max_read[11]_i_7_n_0
    SLICE_X41Y63         LUT5 (Prop_lut5_I4_O)        0.124     7.184 f  mode_led1/max_read[11]_i_3/O
                         net (fo=2, routed)           0.584     7.767    convert/COUNT_reg[22]
    SLICE_X41Y62         LUT2 (Prop_lut2_I1_O)        0.124     7.891 r  convert/max_read[11]_i_1/O
                         net (fo=29, routed)          0.662     8.553    max_mic_read/COUNT_reg[3]
    SLICE_X39Y62         LUT4 (Prop_lut4_I2_O)        0.118     8.671 f  max_mic_read/led[14]_i_3/O
                         net (fo=12, routed)          0.614     9.285    max_mic_read/led[14]_i_3_n_0
    SLICE_X42Y61         LUT5 (Prop_lut5_I1_O)        0.319     9.604 r  max_mic_read/led[8]_i_1/O
                         net (fo=1, routed)           0.648    10.252    mode_led1/SR[8]
    SLICE_X41Y60         FDRE                                         r  mode_led1/led_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.435    14.776    mode_led1/CLOCK_IBUF_BUFG
    SLICE_X41Y60         FDRE                                         r  mode_led1/led_reg[8]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X41Y60         FDRE (Setup_fdre_C_R)       -0.636    14.377    mode_led1/led_reg[8]
  -------------------------------------------------------------------
                         required time                         14.377    
                         arrival time                         -10.252    
  -------------------------------------------------------------------
                         slack                                  4.125    

Slack (MET) :             4.148ns  (required time - arrival time)
  Source:                 COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_led1/led_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.370ns  (logic 1.332ns (24.807%)  route 4.038ns (75.193%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.547     5.068    CLOCK_IBUF_BUFG
    SLICE_X40Y65         FDRE                                         r  COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  COUNT_reg[23]/Q
                         net (fo=2, routed)           1.009     6.532    mode_led1/COUNT_reg[6]
    SLICE_X41Y63         LUT4 (Prop_lut4_I0_O)        0.124     6.656 f  mode_led1/max_read[11]_i_7/O
                         net (fo=1, routed)           0.403     7.060    mode_led1/max_read[11]_i_7_n_0
    SLICE_X41Y63         LUT5 (Prop_lut5_I4_O)        0.124     7.184 f  mode_led1/max_read[11]_i_3/O
                         net (fo=2, routed)           0.584     7.767    convert/COUNT_reg[22]
    SLICE_X41Y62         LUT2 (Prop_lut2_I1_O)        0.124     7.891 r  convert/max_read[11]_i_1/O
                         net (fo=29, routed)          0.902     8.793    max_mic_read/COUNT_reg[3]
    SLICE_X43Y60         LUT4 (Prop_lut4_I0_O)        0.150     8.943 r  max_mic_read/led[15]_i_2/O
                         net (fo=2, routed)           0.661     9.604    max_mic_read/E[6]
    SLICE_X43Y60         LUT5 (Prop_lut5_I0_O)        0.354     9.958 r  max_mic_read/led[14]_i_2/O
                         net (fo=1, routed)           0.480    10.437    mode_led1/E[5]
    SLICE_X44Y61         FDRE                                         r  mode_led1/led_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.435    14.776    mode_led1/CLOCK_IBUF_BUFG
    SLICE_X44Y61         FDRE                                         r  mode_led1/led_reg[14]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X44Y61         FDRE (Setup_fdre_C_CE)      -0.413    14.586    mode_led1/led_reg[14]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -10.437    
  -------------------------------------------------------------------
                         slack                                  4.148    

Slack (MET) :             4.197ns  (required time - arrival time)
  Source:                 COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_led1/led_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.318ns  (logic 1.272ns (23.920%)  route 4.046ns (76.080%))
  Logic Levels:           5  (LUT2=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.547     5.068    CLOCK_IBUF_BUFG
    SLICE_X40Y65         FDRE                                         r  COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  COUNT_reg[23]/Q
                         net (fo=2, routed)           1.009     6.532    mode_led1/COUNT_reg[6]
    SLICE_X41Y63         LUT4 (Prop_lut4_I0_O)        0.124     6.656 f  mode_led1/max_read[11]_i_7/O
                         net (fo=1, routed)           0.403     7.060    mode_led1/max_read[11]_i_7_n_0
    SLICE_X41Y63         LUT5 (Prop_lut5_I4_O)        0.124     7.184 f  mode_led1/max_read[11]_i_3/O
                         net (fo=2, routed)           0.584     7.767    convert/COUNT_reg[22]
    SLICE_X41Y62         LUT2 (Prop_lut2_I1_O)        0.124     7.891 r  convert/max_read[11]_i_1/O
                         net (fo=29, routed)          0.662     8.553    max_mic_read/COUNT_reg[3]
    SLICE_X39Y62         LUT4 (Prop_lut4_I2_O)        0.118     8.671 f  max_mic_read/led[14]_i_3/O
                         net (fo=12, routed)          0.749     9.421    max_mic_read/led[14]_i_3_n_0
    SLICE_X41Y60         LUT4 (Prop_lut4_I2_O)        0.326     9.747 r  max_mic_read/led[13]_i_1/O
                         net (fo=1, routed)           0.639    10.386    mode_led1/SR[13]
    SLICE_X43Y61         FDRE                                         r  mode_led1/led_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.434    14.775    mode_led1/CLOCK_IBUF_BUFG
    SLICE_X43Y61         FDRE                                         r  mode_led1/led_reg[13]/C
                         clock pessimism              0.272    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X43Y61         FDRE (Setup_fdre_C_R)       -0.429    14.583    mode_led1/led_reg[13]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                         -10.386    
  -------------------------------------------------------------------
                         slack                                  4.197    

Slack (MET) :             4.209ns  (required time - arrival time)
  Source:                 COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_led1/led_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.210ns  (logic 1.272ns (24.412%)  route 3.938ns (75.588%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.547     5.068    CLOCK_IBUF_BUFG
    SLICE_X40Y65         FDRE                                         r  COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  COUNT_reg[23]/Q
                         net (fo=2, routed)           1.009     6.532    mode_led1/COUNT_reg[6]
    SLICE_X41Y63         LUT4 (Prop_lut4_I0_O)        0.124     6.656 f  mode_led1/max_read[11]_i_7/O
                         net (fo=1, routed)           0.403     7.060    mode_led1/max_read[11]_i_7_n_0
    SLICE_X41Y63         LUT5 (Prop_lut5_I4_O)        0.124     7.184 f  mode_led1/max_read[11]_i_3/O
                         net (fo=2, routed)           0.584     7.767    convert/COUNT_reg[22]
    SLICE_X41Y62         LUT2 (Prop_lut2_I1_O)        0.124     7.891 r  convert/max_read[11]_i_1/O
                         net (fo=29, routed)          0.662     8.553    max_mic_read/COUNT_reg[3]
    SLICE_X39Y62         LUT4 (Prop_lut4_I2_O)        0.118     8.671 f  max_mic_read/led[14]_i_3/O
                         net (fo=12, routed)          0.752     9.424    max_mic_read/led[14]_i_3_n_0
    SLICE_X42Y61         LUT5 (Prop_lut5_I4_O)        0.326     9.750 r  max_mic_read/led[12]_i_1/O
                         net (fo=1, routed)           0.529    10.278    mode_led1/SR[12]
    SLICE_X42Y61         FDRE                                         r  mode_led1/led_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.434    14.775    mode_led1/CLOCK_IBUF_BUFG
    SLICE_X42Y61         FDRE                                         r  mode_led1/led_reg[12]/C
                         clock pessimism              0.272    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X42Y61         FDRE (Setup_fdre_C_R)       -0.524    14.488    mode_led1/led_reg[12]
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                         -10.278    
  -------------------------------------------------------------------
                         slack                                  4.209    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 convert/temp_max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            convert/max_read_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.522%)  route 0.108ns (43.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.557     1.440    convert/CLOCK_IBUF_BUFG
    SLICE_X43Y64         FDRE                                         r  convert/temp_max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  convert/temp_max_reg[3]/Q
                         net (fo=3, routed)           0.108     1.690    convert/D[3]
    SLICE_X41Y63         FDRE                                         r  convert/max_read_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.826     1.953    convert/CLOCK_IBUF_BUFG
    SLICE_X41Y63         FDRE                                         r  convert/max_read_reg[3]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X41Y63         FDRE (Hold_fdre_C_D)         0.072     1.527    convert/max_read_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 convert/temp_max_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            convert/max_read_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.557     1.440    convert/CLOCK_IBUF_BUFG
    SLICE_X43Y64         FDRE                                         r  convert/temp_max_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  convert/temp_max_reg[2]/Q
                         net (fo=3, routed)           0.111     1.693    convert/D[2]
    SLICE_X41Y63         FDRE                                         r  convert/max_read_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.826     1.953    convert/CLOCK_IBUF_BUFG
    SLICE_X41Y63         FDRE                                         r  convert/max_read_reg[2]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X41Y63         FDRE (Hold_fdre_C_D)         0.070     1.525    convert/max_read_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 convert/temp_max_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            convert/max_read_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.556     1.439    convert/CLOCK_IBUF_BUFG
    SLICE_X41Y66         FDRE                                         r  convert/temp_max_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  convert/temp_max_reg[10]/Q
                         net (fo=3, routed)           0.126     1.707    convert/D[10]
    SLICE_X41Y64         FDRE                                         r  convert/max_read_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.826     1.953    convert/CLOCK_IBUF_BUFG
    SLICE_X41Y64         FDRE                                         r  convert/max_read_reg[10]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X41Y64         FDRE (Hold_fdre_C_D)         0.070     1.525    convert/max_read_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 convert/temp_max_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            convert/max_read_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (60.064%)  route 0.109ns (39.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.557     1.440    convert/CLOCK_IBUF_BUFG
    SLICE_X42Y64         FDRE                                         r  convert/temp_max_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  convert/temp_max_reg[7]/Q
                         net (fo=3, routed)           0.109     1.713    convert/D[7]
    SLICE_X41Y64         FDRE                                         r  convert/max_read_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.826     1.953    convert/CLOCK_IBUF_BUFG
    SLICE_X41Y64         FDRE                                         r  convert/max_read_reg[7]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X41Y64         FDRE (Hold_fdre_C_D)         0.070     1.525    convert/max_read_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 mode_display1/an_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_display1/seg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.716%)  route 0.181ns (49.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.560     1.443    mode_display1/CLOCK_IBUF_BUFG
    SLICE_X45Y60         FDSE                                         r  mode_display1/an_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDSE (Prop_fdse_C_Q)         0.141     1.584 r  mode_display1/an_reg[0]/Q
                         net (fo=10, routed)          0.181     1.765    mode_display1/an_OBUF[0]
    SLICE_X46Y59         LUT6 (Prop_lut6_I3_O)        0.045     1.810 r  mode_display1/seg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.810    mode_display1/p_0_out[3]
    SLICE_X46Y59         FDRE                                         r  mode_display1/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.831     1.958    mode_display1/CLOCK_IBUF_BUFG
    SLICE_X46Y59         FDRE                                         r  mode_display1/seg_reg[3]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X46Y59         FDRE (Hold_fdre_C_D)         0.121     1.581    mode_display1/seg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 convert/temp_max_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            convert/max_read_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.373%)  route 0.177ns (55.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.556     1.439    convert/CLOCK_IBUF_BUFG
    SLICE_X41Y66         FDRE                                         r  convert/temp_max_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  convert/temp_max_reg[8]/Q
                         net (fo=3, routed)           0.177     1.757    convert/D[8]
    SLICE_X41Y64         FDRE                                         r  convert/max_read_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.826     1.953    convert/CLOCK_IBUF_BUFG
    SLICE_X41Y64         FDRE                                         r  convert/max_read_reg[8]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X41Y64         FDRE (Hold_fdre_C_D)         0.072     1.527    convert/max_read_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 convert/temp_max_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            convert/max_read_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.020%)  route 0.179ns (55.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.556     1.439    convert/CLOCK_IBUF_BUFG
    SLICE_X41Y66         FDRE                                         r  convert/temp_max_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  convert/temp_max_reg[11]/Q
                         net (fo=3, routed)           0.179     1.760    convert/D[11]
    SLICE_X41Y65         FDRE                                         r  convert/max_read_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.825     1.952    convert/CLOCK_IBUF_BUFG
    SLICE_X41Y65         FDRE                                         r  convert/max_read_reg[11]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X41Y65         FDRE (Hold_fdre_C_D)         0.070     1.524    convert/max_read_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 convert/temp_max_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            convert/max_read_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.686%)  route 0.182ns (56.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.556     1.439    convert/CLOCK_IBUF_BUFG
    SLICE_X41Y66         FDRE                                         r  convert/temp_max_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  convert/temp_max_reg[9]/Q
                         net (fo=3, routed)           0.182     1.762    convert/D[9]
    SLICE_X41Y65         FDRE                                         r  convert/max_read_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.825     1.952    convert/CLOCK_IBUF_BUFG
    SLICE_X41Y65         FDRE                                         r  convert/max_read_reg[9]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X41Y65         FDRE (Hold_fdre_C_D)         0.066     1.520    convert/max_read_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 convert/temp_max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            convert/max_read_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (50.037%)  route 0.164ns (49.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.557     1.440    convert/CLOCK_IBUF_BUFG
    SLICE_X42Y64         FDRE                                         r  convert/temp_max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  convert/temp_max_reg[6]/Q
                         net (fo=3, routed)           0.164     1.768    convert/D[6]
    SLICE_X41Y63         FDRE                                         r  convert/max_read_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.826     1.953    convert/CLOCK_IBUF_BUFG
    SLICE_X41Y63         FDRE                                         r  convert/max_read_reg[6]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X41Y63         FDRE (Hold_fdre_C_D)         0.071     1.526    convert/max_read_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 convert/temp_max_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            convert/max_read_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.386%)  route 0.168ns (50.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.557     1.440    convert/CLOCK_IBUF_BUFG
    SLICE_X42Y64         FDRE                                         r  convert/temp_max_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  convert/temp_max_reg[4]/Q
                         net (fo=3, routed)           0.168     1.772    convert/D[4]
    SLICE_X41Y63         FDRE                                         r  convert/max_read_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.826     1.953    convert/CLOCK_IBUF_BUFG
    SLICE_X41Y63         FDRE                                         r  convert/max_read_reg[4]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X41Y63         FDRE (Hold_fdre_C_D)         0.075     1.530    convert/max_read_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y60   COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y62   COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y62   COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y63   COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y63   COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y63   COUNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y63   COUNT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y64   COUNT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y65   COUNT_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y79   mic_capture/count2_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y79   mic_capture/count2_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y79   mic_capture/count2_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y79   mic_capture/count2_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y80   nolabel_line48/COUNTER_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y80   nolabel_line48/COUNTER_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y80   nolabel_line48/COUNTER_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y80   nolabel_line48/COUNTER_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y62   COUNT_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y62   COUNT_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y65   COUNT_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y66   COUNT_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y65   convert/max_read_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y77   mic_capture/count2_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y77   mic_capture/count2_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y77   mic_capture/count2_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y77   mic_capture/count2_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y77   mic_capture/count2_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y77   mic_capture/count2_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y77   mic_capture/sclk_reg/C



