Hritam Dutta , Frank Hannig , Holger Ruckdeschel , Jürgen Teich, Efficient control generation for mapping nested loop programs onto processor arrays, Journal of Systems Architecture: the EUROMICRO Journal, v.53 n.5-6, p.300-309, May, 2007
Alban Douillet , Hongbo Rong , Guang R. Gao, Multi-dimensional kernel generation for loop nest software pipelining, Proceedings of the 12th international conference on Parallel Processing, August 28-September 01, 2006, Dresden, Germany
Steven Derrien , Patrice Quinton, Hardware Acceleration of HMMER on FPGAs, Journal of Signal Processing Systems, v.58 n.1, p.53-67, January   2010
Alain Darte , Rob Schreiber , Gilles Villard, Lattice-based memory allocation, Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, October 30-November 01, 2003, San Jose, California, USA
Alban Douillet , Guang R. Gao, Register pressure in software-pipelined loop nests: fast computation and impact on architecture design, Proceedings of the 18th international conference on Languages and Compilers for Parallel Computing, p.17-31, October 20-22, 2005, Hawthorne, NY
Hritam Dutta , Frank Hannig , Jürgen Teich, Controller synthesis for mapping partitioned programs on array architectures, Proceedings of the 19th international conference on Architecture of Computing Systems, March 13-16, 2006, Frankfurt, Germany
Clémentin Tayou Djamegni, Complexity of matrix product on modular linear systolic arrays for algorithms with affine schedules, Journal of Parallel and Distributed Computing, v.66 n.3, p.323-333, March 2006
Robert Schreiber , Shail Aditya , Scott Mahlke , Vinod Kathail , B. Ramakrishna Rau , Darren Cronquist , Mukund Sivaraman, PICO-NPA: High-Level Synthesis of Nonprogrammable Hardware Accelerators, Journal of VLSI Signal Processing Systems, v.31 n.2, p.127-142, June 2002
Robert Schreiber , Shail Aditya , Scott Mahlke , Vinod Kathail , B. Ramakrishna Rau , Darren Cronquist , Mukund Sivaraman, PICO-NPA: High-Level Synthesis of Nonprogrammable Hardware Accelerators, Journal of VLSI Signal Processing Systems, v.31 n.2, p.127-142, June 2002
Hongbo Rong , Zhizhong Tang , R. Govindarajan , Alban Douillet , Guang R. Gao, Single-dimension software pipelining for multidimensional loops, ACM Transactions on Architecture and Code Optimization (TACO), v.4 n.1, p.7-es, March 2007
Hongbo Rong , Zhizhong Tang , R. Govindarajan , Alban Douillet , Guang R. Gao, Single-Dimension Software Pipelining for Multi-Dimensional Loops, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, p.163, March 20-24, 2004, Palo Alto, California
Alessandro Cilardo , Luca Gallo, Improving Multibank Memory Access Parallelism with Lattice-Based Partitioning, ACM Transactions on Architecture and Code Optimization (TACO), v.11 n.4, p.1-25, January 2015
Alain Darte , Robert Schreiber , Gilles Villard, Lattice-Based Memory Allocation, IEEE Transactions on Computers, v.54 n.10, p.1242-1257, October 2005
