
AVRASM ver. 2.2.7  main.asm Sat Jul 01 18:14:26 2023

[builtin](2): Including file '/home/sergeyyarkov/.mchp_packs/Microchip/ATtiny_DFP/3.0.151/avrasm/inc\tn2313Adef.inc'
main.asm(15): Including file 'definitions.asm'
main.asm(16): Including file 'macros.asm'
main.asm(312): Including file 'div16u.asm'
div16u.asm(22): warning: Register r16 already defined by the .DEF directive
main.asm(312): 'div16u.asm' included form here
div16u.asm(23): warning: Register r17 already defined by the .DEF directive
main.asm(312): 'div16u.asm' included form here
div16u.asm(24): warning: Register r16 already defined by the .DEF directive
main.asm(312): 'div16u.asm' included form here
div16u.asm(25): warning: Register r17 already defined by the .DEF directive
main.asm(312): 'div16u.asm' included form here
div16u.asm(27): warning: Register r19 already defined by the .DEF directive
main.asm(312): 'div16u.asm' included form here
div16u.asm(28): warning: Register r20 already defined by the .DEF directive
main.asm(312): 'div16u.asm' included form here
main.asm(313): Including file 'div8u.asm'
div8u.asm(18): warning: Register r15 already defined by the .DEF directive
main.asm(313): 'div8u.asm' included form here
div8u.asm(19): warning: Register r16 already defined by the .DEF directive
main.asm(313): 'div8u.asm' included form here
div8u.asm(20): warning: Register r16 already defined by the .DEF directive
main.asm(313): 'div8u.asm' included form here
div8u.asm(21): warning: Register r17 already defined by the .DEF directive
main.asm(313): 'div8u.asm' included form here
div8u.asm(22): warning: Register r18 already defined by the .DEF directive
main.asm(313): 'div8u.asm' included form here
main.asm(314): Including file 'mpy16u.asm'
mpy16u.asm(19): warning: Register r16 already defined by the .DEF directive
main.asm(314): 'mpy16u.asm' included form here
mpy16u.asm(20): warning: Register r17 already defined by the .DEF directive
main.asm(314): 'mpy16u.asm' included form here
mpy16u.asm(21): warning: Register r18 already defined by the .DEF directive
main.asm(314): 'mpy16u.asm' included form here
mpy16u.asm(22): warning: Register r19 already defined by the .DEF directive
main.asm(314): 'mpy16u.asm' included form here
mpy16u.asm(23): warning: Register r18 already defined by the .DEF directive
main.asm(314): 'mpy16u.asm' included form here
mpy16u.asm(24): warning: Register r19 already defined by the .DEF directive
main.asm(314): 'mpy16u.asm' included form here
mpy16u.asm(25): warning: Register r20 already defined by the .DEF directive
main.asm(314): 'mpy16u.asm' included form here
mpy16u.asm(26): warning: Register r21 already defined by the .DEF directive
main.asm(314): 'mpy16u.asm' included form here
main.asm(481): warning: Register r16 already defined by the .DEF directive
main.asm(482): warning: Register r17 already defined by the .DEF directive
[builtin](2): Including file '/home/sergeyyarkov/.mchp_packs/Microchip/ATtiny_DFP/3.0.151/avrasm/inc\tn2313Adef.inc'
main.asm(15): Including file 'definitions.asm'
main.asm(16): Including file 'macros.asm'
main.asm(312): Including file 'div16u.asm'
main.asm(313): Including file 'div8u.asm'
main.asm(314): Including file 'mpy16u.asm'
                                 
                                 ;
                                 
                                 ;***** Created: 2011-02-09 12:04 ******* Source: ATtiny2313A.xml *********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "tn2313Adef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATtiny2313A
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATtiny2313A
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _TN2313ADEF_INC_
                                 #define _TN2313ADEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATtiny2313A
                                 #pragma AVRPART ADMIN PART_NAME ATtiny2313A
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x91
                                 .equ	SIGNATURE_002	= 0x0a
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2
                                 #pragma AVRPART CORE NEW_INSTRUCTIONS lpm rd,z+
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	OCR0B	= 0x3c
                                 .equ	GIMSK	= 0x3b
                                 .equ	EIFR	= 0x3a
                                 .equ	TIMSK	= 0x39
                                 .equ	TIFR	= 0x38
                                 .equ	SPMCSR	= 0x37
                                 .equ	OCR0A	= 0x36
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	TCCR0B	= 0x33
                                 .equ	TCNT0	= 0x32
                                 .equ	OSCCAL	= 0x31
                                 .equ	TCCR0A	= 0x30
                                 .equ	TCCR1A	= 0x2f
                                 .equ	TCCR1B	= 0x2e
                                 .equ	TCNT1L	= 0x2c
                                 .equ	TCNT1H	= 0x2d
                                 .equ	OCR1AL	= 0x2a
                                 .equ	OCR1AH	= 0x2b
                                 .equ	OCR1BL	= 0x28
                                 .equ	OCR1BH	= 0x29
                                 .equ	CLKPR	= 0x26
                                 .equ	ICR1L	= 0x24
                                 .equ	ICR1H	= 0x25
                                 .equ	GTCCR	= 0x23
                                 .equ	TCCR1C	= 0x22
                                 .equ	WDTCR	= 0x21
                                 .equ	PCMSK0	= 0x20
                                 .equ	EEAR	= 0x1e
                                 .equ	EEDR	= 0x1d
                                 .equ	EECR	= 0x1c
                                 .equ	PORTA	= 0x1b
                                 .equ	DDRA	= 0x1a
                                 .equ	PINA	= 0x19
                                 .equ	PORTB	= 0x18
                                 .equ	DDRB	= 0x17
                                 .equ	PINB	= 0x16
                                 .equ	GPIOR2	= 0x15
                                 .equ	GPIOR1	= 0x14
                                 .equ	GPIOR0	= 0x13
                                 .equ	PORTD	= 0x12
                                 .equ	DDRD	= 0x11
                                 .equ	PIND	= 0x10
                                 .equ	USIDR	= 0x0f
                                 .equ	USISR	= 0x0e
                                 .equ	USICR	= 0x0d
                                 .equ	UDR	= 0x0c
                                 .equ	UCSRA	= 0x0b
                                 .equ	UCSRB	= 0x0a
                                 .equ	UBRRL	= 0x09
                                 .equ	ACSR	= 0x08
                                 .equ	BODCR	= 0x07
                                 .equ	PRR	= 0x06
                                 .equ	PCMSK2	= 0x05
                                 .equ	PCMSK1	= 0x04
                                 .equ	UCSRC	= 0x03
                                 .equ	UBRRH	= 0x02
                                 .equ	DIDR	= 0x01
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	OCIE0A	= 0	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	TOIE0	= 1	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	OCF0A	= 0	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	TOV0	= 1	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0_0	= 0	; 
                                 .equ	OCR0_1	= 1	; 
                                 .equ	OCR0_2	= 2	; 
                                 .equ	OCR0_3	= 3	; 
                                 .equ	OCR0_4	= 4	; 
                                 .equ	OCR0_5	= 5	; 
                                 .equ	OCR0_6	= 6	; 
                                 .equ	OCR0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Match Output B Mode
                                 .equ	COM0B1	= 5	; Compare Match Output B Mode
                                 .equ	COM0A0	= 6	; Compare Match Output A Mode
                                 .equ	COM0A1	= 7	; Compare Match Output A Mode
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	TCCR0	= TCCR0B	; For compatibility
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare B
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	ICIE1	= 3	; Timer/Counter1 Input Capture Interrupt Enable
                                 .equ	TICIE	= ICIE1	; For compatibility
                                 .equ	OCIE1B	= 5	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	OCIE1A	= 6	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	TOIE1	= 7	; Timer/Counter1 Overflow Interrupt Enable
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	ICF1	= 3	; Input Capture Flag 1
                                 .equ	OCF1B	= 5	; Output Compare Flag 1B
                                 .equ	OCF1A	= 6	; Output Compare Flag 1A
                                 .equ	TOV1	= 7	; Timer/Counter1 Overflow Flag
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Pulse Width Modulator Select Bit 0
                                 .equ	PWM10	= WGM10	; For compatibility
                                 .equ	WGM11	= 1	; Pulse Width Modulator Select Bit 1
                                 .equ	PWM11	= WGM11	; For compatibility
                                 .equ	COM1B0	= 4	; Comparet Ouput Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Clock Select bit 0
                                 .equ	CS11	= 1	; Clock Select 1 bit 1
                                 .equ	CS12	= 2	; Clock Select1 bit 2
                                 .equ	WGM12	= 3	; Waveform Generation Mode Bit 2
                                 .equ	CTC1	= WGM12	; For compatibility
                                 .equ	WGM13	= 4	; Waveform Generation Mode Bit 3
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; Force Output Compare for Channel B
                                 .equ	FOC1A	= 7	; Force Output Compare for Channel A
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCR - Watchdog Timer Control Register
                                 .equ	WDTCSR	= WDTCR	; For compatibility
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDTOE	= WDCE	; For compatibility
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** USART ************************
                                 ; UDR - USART I/O Data Register
                                 .equ	UDR0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSRA - USART Control and Status Register A
                                 .equ	USR	= UCSRA	; For compatibility
                                 .equ	MPCM	= 0	; Multi-processor Communication Mode
                                 .equ	U2X	= 1	; Double the USART Transmission Speed
                                 .equ	UPE	= 2	; USART Parity Error
                                 .equ	PE	= UPE	; For compatibility
                                 .equ	DOR	= 3	; Data overRun
                                 .equ	FE	= 4	; Framing Error
                                 .equ	UDRE	= 5	; USART Data Register Empty
                                 .equ	TXC	= 6	; USART Transmitt Complete
                                 .equ	RXC	= 7	; USART Receive Complete
                                 
                                 ; UCSRB - USART Control and Status Register B
                                 .equ	UCR	= UCSRB	; For compatibility
                                 .equ	TXB8	= 0	; Transmit Data Bit 8
                                 .equ	RXB8	= 1	; Receive Data Bit 8
                                 .equ	UCSZ2	= 2	; Character Size
                                 .equ	CHR9	= UCSZ2	; For compatibility
                                 .equ	TXEN	= 3	; Transmitter Enable
                                 .equ	RXEN	= 4	; Receiver Enable
                                 .equ	UDRIE	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSRC - USART Control and Status Register C
                                 .equ	UCPOL	= 0	; Clock Polarity
                                 .equ	UCSZ0	= 1	; Character Size Bit 0
                                 .equ	UCSZ1	= 2	; Character Size Bit 1
                                 .equ	USBS	= 3	; Stop Bit Select
                                 .equ	UPM0	= 4	; Parity Mode Bit 0
                                 .equ	UPM1	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL0 	= 6	; USART Mode Select 0
                                 .equ 	UMSEL1 	= 7 ; USART Mode Select 1
                                 .equ 	UCPHA  	= 1 ; USART MSPIM Clock Phase
                                 .equ 	UDORD  	= 2 ; USART MSPIM Data Order 
                                 
                                 .equ	UBRR	= UBRRL	; For compatibility
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; 
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Data Register, Port D
                                 .equ	PORTD0	= 0	; 
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; 
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; 
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; 
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; 
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; 
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; 
                                 .equ	PD6	= 6	; For compatibility
                                 
                                 ; DDRD - Data Direction Register, Port D
                                 .equ	DDD0	= 0	; 
                                 .equ	DDD1	= 1	; 
                                 .equ	DDD2	= 2	; 
                                 .equ	DDD3	= 3	; 
                                 .equ	DDD4	= 4	; 
                                 .equ	DDD5	= 5	; 
                                 .equ	DDD6	= 6	; 
                                 
                                 ; PIND - Input Pins, Port D
                                 .equ	PIND0	= 0	; 
                                 .equ	PIND1	= 1	; 
                                 .equ	PIND2	= 2	; 
                                 .equ	PIND3	= 3	; 
                                 .equ	PIND4	= 4	; 
                                 .equ	PIND5	= 5	; 
                                 .equ	PIND6	= 6	; 
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEAR - EEPROM Read/Write Access
                                 .equ	EEARL	= EEAR	; For compatibility
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access bit 6
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEWE	= EEPE	; For compatibility
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EEMWE	= EEMPE	; For compatibility
                                 .equ	EERIE	= 3	; EEProm Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; 
                                 .equ	EEPM1	= 5	; 
                                 
                                 
                                 ; ***** PORTA ************************
                                 ; PORTA - Port A Data Register
                                 .equ	PORTA0	= 0	; Port A Data Register bit 0
                                 .equ	PA0	= 0	; For compatibility
                                 .equ	PORTA1	= 1	; Port A Data Register bit 1
                                 .equ	PA1	= 1	; For compatibility
                                 .equ	PORTA2	= 2	; Port A Data Register bit 2
                                 .equ	PA2	= 2	; For compatibility
                                 
                                 ; DDRA - Port A Data Direction Register
                                 .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
                                 .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
                                 .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
                                 
                                 ; PINA - Port A Input Pins
                                 .equ	PINA0	= 0	; Input Pins, Port A bit 0
                                 .equ	PINA1	= 1	; Input Pins, Port A bit 1
                                 .equ	PINA2	= 2	; Input Pins, Port A bit 2
                                 
                                 
                                 ; ***** USI **************************
                                 ; USIDR - USI Data Register
                                 .equ	USIDR0	= 0	; USI Data Register bit 0
                                 .equ	USIDR1	= 1	; USI Data Register bit 1
                                 .equ	USIDR2	= 2	; USI Data Register bit 2
                                 .equ	USIDR3	= 3	; USI Data Register bit 3
                                 .equ	USIDR4	= 4	; USI Data Register bit 4
                                 .equ	USIDR5	= 5	; USI Data Register bit 5
                                 .equ	USIDR6	= 6	; USI Data Register bit 6
                                 .equ	USIDR7	= 7	; USI Data Register bit 7
                                 
                                 ; USISR - USI Status Register
                                 .equ	USICNT0	= 0	; USI Counter Value Bit 0
                                 .equ	USICNT1	= 1	; USI Counter Value Bit 1
                                 .equ	USICNT2	= 2	; USI Counter Value Bit 2
                                 .equ	USICNT3	= 3	; USI Counter Value Bit 3
                                 .equ	USIDC	= 4	; Data Output Collision
                                 .equ	USIPF	= 5	; Stop Condition Flag
                                 .equ	USIOIF	= 6	; Counter Overflow Interrupt Flag
                                 .equ	USISIF	= 7	; Start Condition Interrupt Flag
                                 
                                 ; USICR - USI Control Register
                                 .equ	USITC	= 0	; Toggle Clock Port Pin
                                 .equ	USICLK	= 1	; Clock Strobe
                                 .equ	USICS0	= 2	; USI Clock Source Select Bit 0
                                 .equ	USICS1	= 3	; USI Clock Source Select Bit 1
                                 .equ	USIWM0	= 4	; USI Wire Mode Bit 0
                                 .equ	USIWM1	= 5	; USI Wire Mode Bit 1
                                 .equ	USIOIE	= 6	; Counter Overflow Interrupt Enable
                                 .equ	USISIE	= 7	; Start Condition Interrupt Enable
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; GIMSK - General Interrupt Mask Register
                                 .equ  PCIE1 = 3 ;
                                 .equ  PCIE2 = 4 ;
                                 .equ	PCIE0	= 5	; 
                                 .equ	INT0	= 6	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 7	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - Extended Interrupt Flag Register
                                 .equ	GIFR	= EIFR	; For compatibility
                                 .equ	PCIF0	= 5	; 
                                 .equ  PCIF2	= 4   ;
                                 .equ  PCIF1   = 3   ;
                                 .equ	INTF0	= 6	; External Interrupt Flag 0
                                 .equ	INTF1	= 7	; External Interrupt Flag 1
                                 
                                 ; PCMSK2 - Pin Change Interrupt Mask Register 2
                                 .equ	PCINT11	= 0	; Pin Change Interrupt Mask 11
                                 .equ	PCINT12	= 1	; Pin Change Interrupt Mask 12
                                 .equ	PCINT13	= 2	; Pin Change Interrupt Mask 13
                                 .equ	PCINT14	= 3	; Pin Change Interrupt Mask 14
                                 .equ	PCINT15	= 4	; Pin Change Interrupt Mask 15
                                 .equ	PCINT16	= 5	; Pin Change Interrupt Mask 16
                                 .equ	PCINT17	= 6	; Pin Change Interrupt Mask 17
                                 
                                 ; PCMSK1 - Pin Change Interrupt Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Interrupt Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Interrupt Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Interrupt Mask 10
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status register
                                 .equ	SPMEN	= 0	; Store Program Memory Enable
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	RFLB	= 3	; Read Fuse and Lock Bits
                                 .equ	CTPB	= 4	; Clear Temporary Page Buffer
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	ISC00	= 0	; Interrupt Sense Control 0 bit 0
                                 .equ	ISC01	= 1	; Interrupt Sense Control 0 bit 1
                                 .equ	ISC10	= 2	; Interrupt Sense Control 1 bit 0
                                 .equ	ISC11	= 3	; Interrupt Sense Control 1 bit 1
                                 .equ	SM0	= 4	; Sleep Mode Select Bit 0
                                 .equ	SM	= SM0	; For compatibility
                                 .equ	SE	= 5	; Sleep Enable
                                 .equ	SM1	= 6	; Sleep Mode Select Bit 1
                                 .equ	PUD	= 7	; Pull-up Disable
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; MCUSR - MCU Status register
                                 .equ	PORF	= 0	; Power-On Reset Flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; OSCCAL - Oscillator Calibration Register
                                 .equ	CAL0	= 0	; Oscillatro Calibration Value Bit 0
                                 .equ	CAL1	= 1	; Oscillatro Calibration Value Bit 1
                                 .equ	CAL2	= 2	; Oscillatro Calibration Value Bit 2
                                 .equ	CAL3	= 3	; Oscillatro Calibration Value Bit 3
                                 .equ	CAL4	= 4	; Oscillatro Calibration Value Bit 4
                                 .equ	CAL5	= 5	; Oscillatro Calibration Value Bit 5
                                 .equ	CAL6	= 6	; Oscillatro Calibration Value Bit 6
                                 
                                 ; GTCCR - General Timer Counter Control Register
                                 .equ	SFIOR	= GTCCR	; For compatibility
                                 .equ	PSR10	= 0	; 
                                 
                                 ; PCMSK - Pin-Change Mask register
                                 .equ	PCINT0	= 0	; Pin-Change Interrupt 0
                                 .equ	PCINT1	= 1	; Pin-Change Interrupt 1
                                 .equ	PCINT2	= 2	; Pin-Change Interrupt 2
                                 .equ	PCINT3	= 3	; Pin-Change Interrupt 3
                                 .equ	PCINT4	= 4	; Pin-Change Interrupt 4
                                 .equ	PCINT5	= 5	; Pin-Change Interrupt 5
                                 .equ	PCINT6	= 6	; Pin-Change Interrupt 6
                                 .equ	PCINT7	= 7	; Pin-Change Interrupt 7
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; General Purpose I/O Register 2 bit 0
                                 .equ	GPIOR21	= 1	; General Purpose I/O Register 2 bit 1
                                 .equ	GPIOR22	= 2	; General Purpose I/O Register 2 bit 2
                                 .equ	GPIOR23	= 3	; General Purpose I/O Register 2 bit 3
                                 .equ	GPIOR24	= 4	; General Purpose I/O Register 2 bit 4
                                 .equ	GPIOR25	= 5	; General Purpose I/O Register 2 bit 5
                                 .equ	GPIOR26	= 6	; General Purpose I/O Register 2 bit 6
                                 .equ	GPIOR27	= 7	; General Purpose I/O Register 2 bit 7
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; General Purpose I/O Register 1 bit 0
                                 .equ	GPIOR11	= 1	; General Purpose I/O Register 1 bit 1
                                 .equ	GPIOR12	= 2	; General Purpose I/O Register 1 bit 2
                                 .equ	GPIOR13	= 3	; General Purpose I/O Register 1 bit 3
                                 .equ	GPIOR14	= 4	; General Purpose I/O Register 1 bit 4
                                 .equ	GPIOR15	= 5	; General Purpose I/O Register 1 bit 5
                                 .equ	GPIOR16	= 6	; General Purpose I/O Register 1 bit 6
                                 .equ	GPIOR17	= 7	; General Purpose I/O Register 1 bit 7
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; General Purpose I/O Register 0 bit 0
                                 .equ	GPIOR01	= 1	; General Purpose I/O Register 0 bit 1
                                 .equ	GPIOR02	= 2	; General Purpose I/O Register 0 bit 2
                                 .equ	GPIOR03	= 3	; General Purpose I/O Register 0 bit 3
                                 .equ	GPIOR04	= 4	; General Purpose I/O Register 0 bit 4
                                 .equ	GPIOR05	= 5	; General Purpose I/O Register 0 bit 5
                                 .equ	GPIOR06	= 6	; General Purpose I/O Register 0 bit 6
                                 .equ	GPIOR07	= 7	; General Purpose I/O Register 0 bit 7
                                 
                                 ; PRR - Power reduction register
                                 .equ	PRUSART	= 0	; 
                                 .equ	PRUSI	= 1	; 
                                 .equ	PRTIM0	= 2	; 
                                 .equ	PRTIM1	= 3	; 
                                 
                                 ; BODCR - BOD control register
                                 .equ	BPDSE	= 0	; 
                                 .equ	BPDS	= 1	; 
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lockbit
                                 .equ	LB2	= 1	; Lockbit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	SELFPRGEN	= 0	; Self Programming Enable
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x03ff	; Note: Word address
                                 .equ	IOEND	= 0x003f
                                 .equ	SRAM_START	= 0x0060
                                 .equ	SRAM_SIZE	= 128
                                 .equ	RAMEND	= 0x00df
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x007f
                                 .equ	EEPROMEND	= 0x007f
                                 .equ	EEADRBITS	= 7
                                 #pragma AVRPART MEMORY PROG_FLASH 2048
                                 #pragma AVRPART MEMORY EEPROM 128
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 128
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x0
                                 .equ	NRWW_STOP_ADDR	= 0x3ff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x0
                                 .equ	PAGESIZE	= 16
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0001	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0002	; External Interrupt Request 1
                                 .equ	ICP1addr	= 0x0003	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0004	; Timer/Counter1 Compare Match A
                                 .equ	OC1addr	= 0x0004	; For compatibility
                                 .equ	OVF1addr	= 0x0005	; Timer/Counter1 Overflow
                                 .equ	OVF0addr	= 0x0006	; Timer/Counter0 Overflow
                                 .equ	URXCaddr	= 0x0007	; USART, Rx Complete
                                 .equ	URXC0addr	= 0x0007	; For compatibility
                                 .equ	UDREaddr	= 0x0008	; USART Data Register Empty
                                 .equ	UDRE0addr	= 0x0008	; For compatibility
                                 .equ	UTXCaddr	= 0x0009	; USART, Tx Complete
                                 .equ	UTXC0addr	= 0x0009	; For compatibility
                                 .equ	ACIaddr	= 0x000a	; Analog Comparator
                                 .equ	PCIBaddr	= 0x000b	; Pin Change Interrupt Request B
                                 .equ	PCIaddr	= 0x000b	; For compatibility
                                 .equ	OC1Baddr	= 0x000c	; 
                                 .equ	OC0Aaddr	= 0x000d	; 
                                 .equ	OC0Baddr	= 0x000e	; 
                                 .equ	USI_STARTaddr	= 0x000f	; USI Start Condition
                                 .equ	USI_OVFaddr	= 0x0010	; USI Overflow
                                 .equ	ERDYaddr	= 0x0011	; 
                                 .equ	WDTaddr	= 0x0012	; Watchdog Timer Overflow
                                 .equ	PCIAaddr	= 0x0013	; Pin Change Interrupt Request A
                                 .equ	PCIDaddr	= 0x0014	; Pin Change Interrupt Request D
                                 
                                 .equ	INT_VECTORS_SIZE	= 21	; size in words
                                 
                                 #endif  /* _TN2313ADEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ; Project name: thermostat
                                 ; Description: Electronic thermostat on AVR Microcontroller
                                 ; Source code: https://github.com/sergeyyarkov/attiny2313a_thermostat
                                 ; Device: ATtiny2313A
                                 ; Device Datasheet: http://ww1.microchip.com/downloads/en/DeviceDoc/doc8246.pdf
                                 ; Assembler: AVR macro assembler 2.2.7
                                 ; Clock frequency: 8 MHz External Crystal Oscillator
                                 ; Fuses: lfuse: 0xCF, hfuse: 0xDF, efuse: 0xFF, lock: 0xFF
                                 ;
                                 ; Written by Sergey Yarkov 01.07.2023
                                 
                                 .LIST
                                 
                                 .INCLUDE "definitions.asm"
                                 
                                  
                                 .DEF TEMP_REG_A                 = r16
                                 .DEF TEMP_REG_B                 = r17
                                 .DEF DELAY_16_r			= r19
                                 .DEF DELAY_8_r			= r20
                                 .DEF DELAY_24_r			= r21
                                 .DEF DISP_NUM_L                 = r24		; LSB     
                                 .DEF DISP_NUM_H                 = r25		; MSB     
                                 .DEF EEP_A_r			= r3
                                 .DEF EEP_D_r			= r4
                                 .DEF REPROGRAM_STEP_r		= r6
                                 
                                 .EQU DIGIT_1_PIN                = PD2		;    1
                                 .EQU DIGIT_2_PIN                = PD3		;    2
                                 .EQU DIGIT_3_PIN                = PD4		;    3
                                 .EQU DIGIT_4_PIN                = PD5		;    4
                                 
                                 .EQU LED_PGM_PIN		= PD6		;     ,      
                                 .EQU LED_PGM_PORT		= PORTD
                                     
                                 .EQU OW_LINE			= PB1		;   1-Wire
                                 .EQU OW_DDR			= DDRB
                                 .EQU OW_PIN			= PINB
                                 .DEF OW_CMD_r			= r8
                                 .DEF OWFR			= r23		;    1-Wire 
                                 .EQU OWPRF                      = 0		; 1-Wire  
                                 .EQU OWSB                       = 1		;    
                                 
                                 ; ****   *****************************************
                                 .EQU DS18B20_CMD_CONVERTTEMP    = 0x44
                                 .EQU DS18B20_CMD_RSCRATCHPAD    = 0xbe
                                 .EQU DS18B20_CMD_WSCRATCHPAD    = 0x4e
                                 .EQU DS18B20_CMD_CPYSCRATCHPAD  = 0x48
                                 .EQU DS18B20_CMD_RECEEPROM      = 0xb8
                                 .EQU DS18B20_CMD_RPWRSUPPLY     = 0xb4
                                 .EQU DS18B20_CMD_SEARCHROM      = 0xf0
                                 .EQU DS18B20_CMD_READROM        = 0x33
                                 .EQU DS18B20_CMD_MATCHROM       = 0x55
                                 .EQU DS18B20_CMD_SKIPROM        = 0xcc
                                 .EQU DS18B20_CMD_ALARMSEARCH    = 0xec
                                 
                                 .EQU USI_LATCH_PIN              = PB0		; ST_CP  74HC595
                                 .EQU USI_DO_PIN                 = PB6		; DS  74HC595
                                 .EQU USI_CLK_PIN                = PB7		; SH_CP  74HC595
                                 
                                 .EQU SW_PORT                    = PORTB
                                 .EQU SW_PIN                     = PINB
                                 .EQU SW_PLUS_PIN                = PB2		;  ""
                                 .EQU SW_MINUS_PIN               = PB3		;  ""
                                 .EQU SW_SET_PIN                 = PB4		;  ""
                                     
                                 .EQU BUZZER_PIN			= PB5		; 
                                 .EQU BUZZER_PORT		= PORTB
                                  
                                 .EQU RELAY_PIN			= PD0		; 
                                 .EQU RELAY_PORT			= PORTD
                                     
                                 .EQU UART_TX_PIN		= PD1
                                     
                                 
                                 .EQU MCU_STATE_DEFAULT          = 0x00		;        
                                 .EQU MCU_STATE_PROGRAM          = 0x01		;     EEPROM
                                 .EQU MCU_STATE_ERROR            = 0x02		;  ,     
                                     
                                 .EQU MIN_HYST			= 1		;      - 0.1
                                 .EQU MAX_HYST			= 200		;      - 20
                                     
                                 .EQU MIN_TEMP_H			= 0xfe
                                 .EQU MIN_TEMP_L			= 0x0c		;  -50  
                                 .EQU MAX_TEMP_H			= 0x04		;  120  
                                 .EQU MAX_TEMP_L			= 0xb0		
                                     
                                 ; ****   ***********************************
                                 
                                 .EQU DEFAULT_TEMP		= 300			    ; 30 
                                 .EQU DEFAULT_HYST		= 5			    ; 0.5  
                                     
                                 .EQU HEAT_MODE			= 1
                                 .EQU COOLING_MODE		= 0
                                 .EQU DEFAULT_MODE		= HEAT_MODE
                                 
                                     
                                 .EQU DEFAULT_SETTING_TEMP_L	= LOW(DEFAULT_TEMP)	
                                 .EQU DEFAULT_SETTING_TEMP_H	= HIGH(DEFAULT_TEMP)
                                 .EQU DEFAULT_SETTING_HYST	= DEFAULT_HYST
                                 .EQU DEFAULT_SETTING_MODE	= DEFAULT_MODE
                                     
                                 .EQU EEP_SETTING_TEMP_H		= 0x00
                                 .EQU EEP_SETTING_TEMP_L		= 0x01
                                 .EQU EEP_SETTING_HYST		= 0x02
                                 .EQU EEP_SETTING_MODE		= 0x03
                                 .INCLUDE "macros.asm"
                                 
                                     ldi     @0, @2
                                     out     @1, @0
                                 .ENDMACRO
                                 
                                 .MACRO display_load
                                 
                                     ldi	    DISP_NUM_L,    LOW(@0)
                                     ldi	    DISP_NUM_H,    HIGH(@0)
                                 .ENDMACRO
                                 
                                 .MACRO ow_pull
                                     sbi     OW_DDR, OW_LINE
                                 .ENDMACRO
                                 
                                 .MACRO ow_release
                                     cbi     OW_DDR, OW_LINE
                                 .ENDMACRO
                                     
                                 .MACRO relay_on
                                     sbi	    RELAY_PORT, RELAY_PIN
                                 .ENDMACRO
                                     
                                 .MACRO relay_off
                                     cbi	    RELAY_PORT, RELAY_PIN
                                 .ENDMACRO
                                     
                                 ; @0 -  
                                 ; @1 -  
                                 .MACRO com16
                                     com	    @0
                                     com	    @1
                                     subi    @0, low(-1)
                                     sbci    @1, high(-1)
                                 .ENDMACRO
                                         
                                 .MACRO DELAY16
                                     ldi    DELAY_16_r, HIGH(@0*F_CPU/4-2)
                                     ldi    DELAY_8_r, LOW(@0*F_CPU/4-2)
                                     rcall  DELAY_LOOP_16
                                 .ENDMACRO
                                     
                                 .MACRO DELAY24
                                     ldi    DELAY_24_r, BYTE3(@0*F_CPU/5-3)
                                     ldi    DELAY_16_r, HIGH(@0*F_CPU/5-3)
                                     ldi    DELAY_8_r, LOW(@0*F_CPU/5-3)
                                     rcall  DELAY_LOOP_24
                                 
                                 //<editor-fold defaultstate="collapsed" desc=" ">
                                 ; ****   ********************************************
                                 .DSEG
                                 .ORG SRAM_START
                                 
000060                           MCU_STATE:      .BYTE 1                     ;   
000061                           SRAM_TEMP_1:    .BYTE 2                     ;   16-   
000063                           DIGITS:         .BYTE 4                     ; ,   ,    
000067                           CURRENT_DIGIT:  .BYTE 1                     ;   ,   
000068                           TEMP_L:		.BYTE 1			    ;   
000069                           TEMP_H:		.BYTE 1			    ;   
00006a                           TEMP_F:		.BYTE 1			    ;  
00006b                           SETTING_TEMP_H:	.BYTE 1			    ;   ( )
00006c                           SETTING_TEMP_L:	.BYTE 1			    ;   ( )
00006d                           SETTING_HYST:	.BYTE 1			    ; :   
00006e                           SETTING_MODE:	.BYTE 1			    ;  : '1' - ; '0' - ''
00006f                           DEVICE_FAMILY_CODE: .BYTE 1		    ;   0x10  DS18B20
000070                           PROGRAM_STEPS:	.BYTE 1			    ;  ""   (0 - ; 1 -  T; 2 - )
000071                           SW_DATA:	.BYTE 1
                                 ;//</editor-fold>
                                 
                                 
                                 //<editor-fold defaultstate="collapsed" desc=" ">
                                 ; ****   **********************************************
                                 .CSEG
                                 
                                 //<editor-fold defaultstate="collapsed" desc="">
                                 .ORG 0x00     
000000 c071                          rjmp 	RESET_vect
                                  
                                 .ORG 0x04
000004 9518                          reti
                                     
                                 .ORG 0x000B
00000b c002                          rjmp	PCINT0_vect
                                 
                                 .ORG 0x000D   
00000d c012                          rjmp	TIMER0_COMPA_vect
                                   
                                 //</editor-fold>
                                     
                                 //<editor-fold defaultstate="collapsed" desc=":   ">
                                 PCINT0_vect:
00000e 930f                          push    r16
00000f 931f                          push    r17
000010 b70f                          in	    r16, SREG
000011 b316                          in	    r17, SW_PIN
                                     
                                     ;         
000012 701c                          andi    r17, (1<<SW_PLUS_PIN) | (1<<SW_MINUS_PIN)
000013 f441                          brne    _PCINT0_vect_end
                                     
000014 9110 0060                     lds	    r17, MCU_STATE
000016 3010                          cpi	    r17, MCU_STATE_DEFAULT
000017 f009                          breq    _INTO_PROGRAM_STATE
000018 c003                          rjmp    _PCINT0_vect_end
                                 _INTO_PROGRAM_STATE:
000019 e011                          ldi	    r17, MCU_STATE_PROGRAM
00001a 9310 0060                     sts	    MCU_STATE, r17
                                     
                                 _PCINT0_vect_end:
00001c bf0f                          out	    SREG, r16
00001d 911f                          pop	    r17
00001e 910f                          pop	    r16
00001f 9518                          reti
                                 //</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc=":  ">
                                 ; ****   ************************************
                                 TIMER0_COMPA_vect:
000020 930f                          push    r16
000021 931f                          push    r17
000022 932f                          push    r18
000023 933f                          push    r19
000024 934f                          push    r20
000025 935f                          push    r21
000026 b75f                          in r21, SREG
                                     
000027 9140 0067                     lds       r20,  CURRENT_DIGIT
000029 3045                          cpi       r20,  5
00002a f40c                          brge      _CLR_CURRENT_DIGIT          ;     >= 5
00002b c003                          rjmp      _indicate_1
                                 
                                 _CLR_CURRENT_DIGIT:                   ;      
00002c 2744                          clr     r20
00002d 9340 0067                     sts     CURRENT_DIGIT, r20
                                 
                                 _indicate_1:
00002f 3040                          cpi       r20, 0
000030 f481                          brne      _indicate_2
                                 
000031 9893                          cbi       PORTD, DIGIT_2_PIN
000032 9894                          cbi       PORTD, DIGIT_3_PIN
000033 9895                          cbi       PORTD, DIGIT_4_PIN
000034 f00e                          brts      PC+2
000035 c002                          rjmp      PC+3
000036 e00b                          ldi	      TEMP_REG_A, 11 ; // -
000037 c002                          rjmp      PC+3
000038 9100 0065                     lds	      TEMP_REG_A, DIGITS+2
00003a 2300                          tst	      TEMP_REG_A
00003b f011                          breq      PC+3
00003c 9a92                          sbi       PORTD, DIGIT_1_PIN
00003d c001                          rjmp      PC+2
00003e 9892                          cbi       PORTD, DIGIT_1_PIN
00003f d356                          rcall     DISPLAY_DECODER
000040 d202                          rcall     USI_TRANSMIT
                                 
                                 _indicate_2:
000041 3041                          cpi       r20, 1
000042 f481                          brne      _indicate_3
                                 
000043 9892                          cbi       PORTD, DIGIT_1_PIN
000044 9894                          cbi       PORTD, DIGIT_3_PIN
000045 9895                          cbi       PORTD, DIGIT_4_PIN
000046 9100 0064                     lds       TEMP_REG_A, DIGITS+1
000048 9130 0065                     lds	      r19, DIGITS+2
00004a 2b03                          or	      TEMP_REG_A, r19
00004b f011                          breq      PC+3
00004c 9a93                          sbi	      PORTD, DIGIT_2_PIN
00004d c001                          rjmp      PC+2
00004e 9893                          cbi       PORTD, DIGIT_2_PIN
00004f 9100 0064                     lds       TEMP_REG_A, DIGITS+1
000051 d344                          rcall     DISPLAY_DECODER
000052 d1f0                          rcall     USI_TRANSMIT
                                     
                                 _indicate_3:
000053 3042                          cpi       r20, 2
000054 f441                          brne      _indicate_4
                                     
000055 9892                          cbi       PORTD, DIGIT_1_PIN
000056 9893                          cbi       PORTD, DIGIT_2_PIN
000057 9895                          cbi       PORTD, DIGIT_4_PIN
000058 9a94                          sbi       PORTD, DIGIT_3_PIN
000059 9100 0063                     lds       TEMP_REG_A, DIGITS
00005b d33a                          rcall     DISPLAY_DECODER
00005c d1e6                          rcall     USI_TRANSMIT
                                 
                                 _indicate_4:
00005d 3043                          cpi       r20, 3
00005e f441                          brne      _indicate_exit
                                 
00005f 9892                          cbi       PORTD, DIGIT_1_PIN
000060 9893                          cbi       PORTD, DIGIT_2_PIN
000061 9894                          cbi       PORTD, DIGIT_3_PIN
000062 9a95                          sbi       PORTD, DIGIT_4_PIN
000063 9100 0066                     lds       TEMP_REG_A, DIGITS+3
000065 d330                          rcall     DISPLAY_DECODER
000066 d1dc                          rcall     USI_TRANSMIT
                                 
                                 _indicate_exit:
000067 9543                          inc       r20
000068 9340 0067                     sts       CURRENT_DIGIT, r20
                                     
00006a bf5f                          out SREG, r21
                                     
00006b 915f                          pop	r21
00006c 914f                          pop r20
00006d 913f                          pop r19
00006e 912f                          pop r18
00006f 911f                          pop r17
000070 910f                          pop r16
000071 9518                          reti
                                 ;//</editor-fold>
                                 
                                 ; ****   *******************************************
                                 RESET_vect:
000072 ed0f                          ldi       TEMP_REG_A, LOW(RAMEND)
000073 bf0d                          out       SPL, TEMP_REG_A
                                 
                                 //<editor-fold defaultstate="collapsed" desc="  (   )">
                                 ; ****    **********************************
                                 MCU_INIT:
                                     ; ****   *************************************
000074 e70f
000075 bb01                          outi      r16, DDRD, (1<<LED_PGM_PIN) | (1<<DIGIT_1_PIN) | (1<<DIGIT_2_PIN) | (1<<DIGIT_3_PIN) | (1<<DIGIT_4_PIN) | (1<<UART_TX_PIN) | (1<<RELAY_PIN)
000076 ee01
000077 bb07                          outi      r16, DDRB, (1<<USI_CLK_PIN) | (1<<USI_DO_PIN) | (1<<USI_LATCH_PIN) | (0<<SW_PLUS_PIN) | (0<<SW_MINUS_PIN) | (0<<SW_SET_PIN) | (1<<BUZZER_PIN)
000078 e10c
000079 bb08                          outi      r16, PORTB, (1<<SW_PLUS_PIN) | (1<<SW_MINUS_PIN) | (1<<SW_SET_PIN)
                                 
                                     ; ****   0 (8 ) *************************
00007a e002
00007b bf00                          outi      r16, TCCR0A, (1<<WGM01)             ;  CTC Compare A
00007c e005
00007d bf03                          outi      r16, TCCR0B, (1<<CS02) | (1<<CS00)  ; 1024 
00007e e203
00007f bf06                          outi      r16, OCR0A, 35                     ;   . (~60Hz)
                                     
                                     ; ****      ******************
000080 e200
000081 bf0b                          outi      r16, GIMSK, (1<<PCIE0)
000082 e10c
000083 bd00                          outi      r16, PCMSK0, (1<<PCINT2) | (1<<PCINT3) | (1<<PCINT4)          ;  
                                   
                                     ; ****  USART **************************************
000084 e303
000085 b909                          outi      r16, UBRRL, LOW(51)		    ; 9600 
000086 e000
000087 b902                          outi      r16, UBRRH, HIGH(51)		    ; 9600 
000088 e008
000089 b90a                          outi      r16, UCSRB, (1<<TXEN)		    ;  
00008a e006
00008b b903                          outi      r16, UCSRC, (1<<UCSZ1) | (1<<UCSZ0)   ;  , 8  , 1  
                                     
                                     ; ****     ******************************
00008c 2411                          clr     r1
00008d 9210 0067                     sts     CURRENT_DIGIT,  r1
                                 
00008f e000                          ldi     r16, 0x00
000090 9300 0060                     sts     MCU_STATE,      r16	    ;       
                                     
                                     ;     
000092 e004                          ldi	    r16, EEP_FIRST_TIME_RUN
000093 2e30                          mov	    EEP_A_r, r16
000094 d0ea                          rcall   EEP_RD_BYTE
000095 2d04                          mov	    r16, EEP_D_r
000096 3100                          cpi	    r16, 0x10				; 0x10 -           
000097 f011                          breq    _INIT_PARAMS
                                 _FIRST_TIME_RUN:				;        EEPROM    
000098 d09c                          rcall   INIT_DEFAULT_PARAMS
000099 c014                          rjmp    _CONTINUE_INIT 
                                 _INIT_PARAMS:					;    EEPROM     
00009a e000                          ldi	    r16, EEP_SETTING_TEMP_H
00009b 2e30                          mov	    EEP_A_r, r16
00009c d0e2                          rcall   EEP_RD_BYTE
00009d 9240 006b                     sts	    SETTING_TEMP_H, EEP_D_r
                                     
00009f e001                          ldi	    r16, EEP_SETTING_TEMP_L
0000a0 2e30                          mov	    EEP_A_r, r16
0000a1 d0dd                          rcall   EEP_RD_BYTE
0000a2 9240 006c                     sts	    SETTING_TEMP_L, EEP_D_r
                                     
0000a4 e002                          ldi	    r16, EEP_SETTING_HYST
0000a5 2e30                          mov	    EEP_A_r, r16
0000a6 d0d8                          rcall   EEP_RD_BYTE
0000a7 9240 006d                     sts	    SETTING_HYST, EEP_D_r
                                     
0000a9 e003                          ldi	    r16, EEP_SETTING_MODE
0000aa 2e30                          mov	    EEP_A_r, r16
0000ab d0d3                          rcall   EEP_RD_BYTE
0000ac 9240 006e                     sts	    SETTING_MODE, EEP_D_r
                                     
                                 _CONTINUE_INIT:
0000ae 2700                          clr	    r16
0000af 9300 0068                     sts	    TEMP_L, r16
0000b1 9300 0069                     sts	    TEMP_H, r16
0000b3 ef00                          ldi	    r16, 0xf0
0000b4 9300 006a                     sts	    TEMP_F, r16
                                     
0000b6 ef0f                          ser	    r16
0000b7 9300 0071                     sts	    SW_DATA, r16
                                         
0000b9 2466                          clr	    REPROGRAM_STEP_r
                                     
                                     ; ****  ************************************************
                                     
0000ba d128                          rcall   RD_F_CODE		;      
                                     
0000bb 9100 006f                     lds	    r16, DEVICE_FAMILY_CODE
0000bd 3208                          cpi	    r16, 0x28		;    DS18B20 = 0x28
0000be f409                          brne    ERR_FAMILY_CODE
0000bf c005                          rjmp    START_PROGRAM
                                     
                                 ERR_FAMILY_CODE:
0000c0 e012                          ldi	    r17, MCU_STATE_ERROR
0000c1 9310 0060                     sts	    MCU_STATE, r17
0000c3 d2f9                          rcall   BEEP_LONG
0000c4 c001                          rjmp    PC+2
                                 START_PROGRAM:
0000c5 d2f0                          rcall   BEEP_SHORT
0000c6 e080
0000c7 e090                          display_load 0
                                 //</editor-fold>
                                     
                                 //<editor-fold defaultstate="collapsed" desc=" ">
                                 ; ****   **********************************************
                                 LOOP:
0000c8 9100 0060                     lds         r16, MCU_STATE		    ;    
                                 _STATE_DEFAULT:
0000ca 3000                          cpi		r16, MCU_STATE_DEFAULT
0000cb f451                          brne	_STATE_PROGRAM
                                   
0000cc 9120 006a                     lds		r18, TEMP_F
0000ce 9320 0066                     sts		DIGITS+3, r18
                                     
0000d0 d103                          rcall	TEMP_UPD		    ;    
0000d1 d2aa                          rcall       DISPLAY_UPD_DIGITS
0000d2 d0b4                          rcall	TEMP_COMPARSION		    ;  
0000d3 e011
0000d4 bf19                          outi	r17, TIMSK, (1<<OCIE0A)	    ; . 
0000d5 d041                          rcall	TEMP_SEND_UART		    ;    UART
                                 _STATE_PROGRAM:
0000d6 3001                          cpi		r16, MCU_STATE_PROGRAM
0000d7 f409                          brne	_STATE_ERROR
0000d8 d1a6                          rcall	REPROGRAM_SETTINGS
                                 _STATE_ERROR:
0000d9 3002                          cpi		r16, MCU_STATE_ERROR
0000da f769                          brne	LOOP
0000db e01b                          ldi		r17, 11
0000dc 9310 0063                     sts		DIGITS, r17
0000de 9310 0064                     sts		DIGITS+1, r17
0000e0 9310 0065                     sts		DIGITS+2, r17
0000e2 9310 0066                     sts		DIGITS+3, r17
0000e4 e011
0000e5 bf19                          outi	r17, TIMSK, (1<<OCIE0A)
0000e6 cfe1                          rjmp      LOOP
                                 //</editor-fold>
                                 
                                 ; ****  **********************************************
                                 .INCLUDE "div16u.asm"
                                 
                                 ;*
                                 ;* "div16u" - 16/16 Bit Unsigned Division
                                 ;*
                                 ;* This subroutine divides the two 16-bit numbers 
                                 ;* "dd8uH:dd8uL" (dividend) and "dv16uH:dv16uL" (divisor). 
                                 ;* The result is placed in "dres16uH:dres16uL" and the remainder in
                                 ;* "drem16uH:drem16uL".
                                 ;*  
                                 ;* Number of words	:19
                                 ;* Number of cycles	:235/251 (Min/Max)
                                 ;* Low registers used	:2 (drem16uL,drem16uH)
                                 ;* High registers used  :5 (dres16uL/dd16uL,dres16uH/dd16uH,dv16uL,dv16uH,
                                 ;*			    dcnt16u)
                                 ;*
                                 ;***************************************************************************
                                 
                                 ;***** Subroutine Register Variables
                                 
                                 .def	drem16uL=r14
                                 .def	drem16uH=r15
                                 .def	dres16uL=r16
                                 .def	dres16uH=r17
                                 .def	dd16uL	=r16
                                 .def	dd16uH	=r17
                                 .def	dv16uL	=r18
                                 .def	dv16uH	=r19
                                 .def	dcnt16u	=r20
                                 
                                 ;***** Code
                                 
                                 div16u:
0000e7 24ee                          clr			drem16uL								; clear remainder Low byte
0000e8 18ff                          sub			drem16uH,drem16uH				; clear remainder High byte and carry
0000e9 e141                          ldi			dcnt16u,17							; init loop counter
                                 d16u_1:	
0000ea 1f00                          rol			dd16uL									; shift left dividend
0000eb 1f11                          rol			dd16uH
0000ec 954a                          dec			dcnt16u									; decrement counter
0000ed f409                          brne		d16u_2									; if done
0000ee 9508                          ret															; return
                                 d16u_2:	
0000ef 1cee                          rol			drem16uL								; shift dividend into remainder
0000f0 1cff                          rol			drem16uH
0000f1 1ae2                          sub			drem16uL,dv16uL					; remainder = remainder - divisor
0000f2 0af3                          sbc			drem16uH,dv16uH
0000f3 f420                          brcc		d16u_3									; if result negative
0000f4 0ee2                          add			drem16uL,dv16uL					; restore remainder
0000f5 1ef3                          adc			drem16uH,dv16uH
0000f6 9488                          clc															; clear carry to be shifted into result
0000f7 cff2                          rjmp		d16u_1									; else
                                 d16u_3:	
0000f8 9408                          sec															; set carry to be shifted into result
                                 .INCLUDE "div8u.asm"
0000f9 cff0                      
                                 ;*
                                 ;* "div8u" - 8/8 Bit Unsigned Division
                                 ;*
                                 ;* This subroutine divides the two register variables "dd8u" (dividend) and 
                                 ;* "dv8u" (divisor). The result is placed in "dres8u" and the remainder in
                                 ;* "drem8u".
                                 ;*  
                                 ;* Number of words	:14
                                 ;* Number of cycles	:97
                                 ;* Low registers used	:1 (drem8u)
                                 ;* High registers used  :3 (dres8u/dd8u,dv8u,dcnt8u)
                                 ;*
                                 ;***************************************************************************
                                 
                                 ;***** Subroutine Register Variables
                                 
                                 .def	drem8u	=r15		;remainder
                                 .def	dres8u	=r16		;result
                                 .def	dd8u	=r16		;dividend
                                 .def	dv8u	=r17		;divisor
                                 .def	dcnt8u	=r18		;loop counter
                                 
                                 ;***** Code
                                 
0000fa 18ff                      div8u:	sub	drem8u,drem8u	;clear remainder and carry
0000fb e029                      	ldi	dcnt8u,9	;init loop counter
0000fc 1f00                      d8u_1:	rol	dd8u		;shift left dividend
0000fd 952a                      	dec	dcnt8u		;decrement counter
0000fe f409                      	brne	d8u_2		;if done
0000ff 9508                      	ret			;    return
000100 1cff                      d8u_2:	rol	drem8u		;shift dividend into remainder
000101 1af1                      	sub	drem8u,dv8u	;remainder = remainder - divisor
000102 f418                      	brcc	d8u_3		;if result negative
000103 0ef1                      	add	drem8u,dv8u	;    restore remainder
000104 9488                      	clc			;    clear carry to be shifted into result
000105 cff6                      	rjmp	d8u_1		;else
000106 9408                      d8u_3:	sec			;    set carry to be shifted into result
                                 .INCLUDE "mpy16u.asm"
000107 cff4                      
                                 ;*
                                 ;* "mpy16u" - 16x16 Bit Unsigned Multiplication
                                 ;*
                                 ;* This subroutine multiplies the two 16-bit register variables 
                                 ;* mp16uH:mp16uL and mc16uH:mc16uL.
                                 ;* The result is placed in m16u3:m16u2:m16u1:m16u0.
                                 ;*  
                                 ;* Number of words	:14 + return
                                 ;* Number of cycles	:153 + return
                                 ;* Low registers used	:None
                                 ;* High registers used  :7 (mp16uL,mp16uH,mc16uL/m16u0,mc16uH/m16u1,m16u2,
                                 ;*                          m16u3,mcnt16u)	
                                 ;*
                                 ;***************************************************************************
                                 
                                 ;***** Subroutine Register Variables
                                 
                                 .def	mc16uL	=r16		;multiplicand low byte
                                 .def	mc16uH	=r17		;multiplicand high byte
                                 .def	mp16uL	=r18		;multiplier low byte
                                 .def	mp16uH	=r19		;multiplier high byte
                                 .def	m16u0	=r18		;result byte 0 (LSB)
                                 .def	m16u1	=r19		;result byte 1
                                 .def	m16u2	=r20		;result byte 2
                                 .def	m16u3	=r21		;result byte 3 (MSB)
                                 .def	mcnt16u	=r22		;loop counter
                                 
                                 ;***** Code
                                 
000108 2755                      mpy16u:	clr	m16u3		;clear 2 highest bytes of result
000109 2744                      	clr	m16u2
00010a e160                      	ldi	mcnt16u,16	;init loop counter
00010b 9536                      	lsr	mp16uH
00010c 9527                      	ror	mp16uL
                                 
00010d f410                      m16u_1:	brcc	noad8		;if bit 0 of multiplier set
00010e 0f40                      	add	m16u2,mc16uL	;add multiplicand Low to byte 2 of res
00010f 1f51                      	adc	m16u3,mc16uH	;add multiplicand high to byte 3 of res
000110 9557                      noad8:	ror	m16u3		;shift right result byte 3
000111 9547                      	ror	m16u2		;rotate right result byte 2
000112 9537                      	ror	m16u1		;rotate result byte 1 and multiplier High
000113 9527                      	ror	m16u0		;rotate result byte 0 and multiplier Low
000114 956a                      	dec	mcnt16u		;decrement loop counter
000115 f7b9                      	brne	m16u_1		;if not done, loop more
000116 9508                          
                                 //<editor-fold defaultstate="collapsed" desc=":    UART">
                                 TEMP_SEND_UART:
000117 930f                          push    r16
000118 931f                          push    r17
                                     
                                     ;  
000119 9100 0068                     lds	    r16, TEMP_L
00011b 2e50                          mov	    r5, r16
00011c d014                          rcall   UART_WR_BYTE
                                     
                                     ;  
00011d 9100 006a                     lds	    r16, TEMP_F
00011f 2e50                          mov	    r5, r16
000120 d010                          rcall   UART_WR_BYTE
                                     
                                     ;  
000121 b300                          in	    r16, PIND
000122 7001                          andi    r16, (1<<RELAY_PIN)
000123 2e50                          mov	    r5, r16
000124 d00c                          rcall   UART_WR_BYTE
                                     
000125 e004                          ldi	    r16, 0x04 ; EOT (End Of Transmission)
000126 2e50                          mov	    r5, r16
000127 d009                          rcall   UART_WR_BYTE
                                     
000128 2700                          clr	    r16
000129 2e50                          mov	    r5, r16
00012a e01c                          ldi	    r17, 12
                                 _TEMP_SEND_UART_L:
00012b d005                          rcall   UART_WR_BYTE
00012c 951a                          dec	    r17
00012d f7e9                          brne    _TEMP_SEND_UART_L
                                     
00012e 911f                          pop	    r17
00012f 910f                          pop	    r16
000130 9508                          ret
                                 //</editor-fold>
                                  
                                 //<editor-fold defaultstate="collapsed" desc=":    UART   r5">
                                 UART_WR_BYTE:
000131 9b5d                          sbis    UCSRA, UDRE
000132 cffe                          rjmp    UART_WR_BYTE
000133 b85c                          out	    UDR, r5
000134 9508                          ret
                                 //</editor-fold>
                                     
                                 //<editor-fold defaultstate="collapsed" desc=":   ">
                                 INIT_DEFAULT_PARAMS:
000135 e001                          ldi	    r16, DEFAULT_SETTING_TEMP_H
000136 9300 006b                     sts	    SETTING_TEMP_H, r16			;  HIGH
000138 2e40                          mov	    EEP_D_r, r16
000139 e000                          ldi	    r16, EEP_SETTING_TEMP_H
00013a 2e30                          mov	    EEP_A_r, r16
00013b d036                          rcall   EEP_WR_BYTE
                                     
00013c e20c                          ldi	    r16, DEFAULT_SETTING_TEMP_L
00013d 9300 006c                     sts	    SETTING_TEMP_L, r16			;  LOW
00013f 2e40                          mov	    EEP_D_r, r16
000140 e001                          ldi	    r16, EEP_SETTING_TEMP_L
000141 2e30                          mov	    EEP_A_r, r16
000142 d02f                          rcall   EEP_WR_BYTE
                                 
000143 e005                          ldi	    r16, DEFAULT_SETTING_HYST
000144 9300 006d                     sts	    SETTING_HYST, r16			; 
000146 2e40                          mov	    EEP_D_r, r16
000147 e002                          ldi	    r16, EEP_SETTING_HYST
000148 2e30                          mov	    EEP_A_r, r16
000149 d028                          rcall   EEP_WR_BYTE
                                 
00014a e001                          ldi	    r16, DEFAULT_SETTING_MODE
00014b 9300 006e                     sts	    SETTING_MODE, r16			; 
00014d 2e40                          mov	    EEP_D_r, r16
00014e e003                          ldi	    r16, EEP_SETTING_MODE
00014f 2e30                          mov	    EEP_A_r, r16
000150 d021                          rcall   EEP_WR_BYTE
                                     
000151 e100                          ldi	    r16, 0x10
000152 2e40                          mov	    EEP_D_r, r16
000153 e004                          ldi	    r16, EEP_FIRST_TIME_RUN
000154 2e30                          mov	    EEP_A_r, r16
000155 d01c                          rcall   EEP_WR_BYTE
000156 9508                          ret
                                 //</editor-fold>
                                     
                                 //<editor-fold defaultstate="collapsed" desc=":      EEPROM">
                                 WRITE_PARAMS_TO_EEP:
000157 930f                          push    r16
000158 9100 006b                     lds	    r16, SETTING_TEMP_H			;  HIGH
00015a 2e40                          mov	    EEP_D_r, r16
00015b e000                          ldi	    r16, EEP_SETTING_TEMP_H
00015c 2e30                          mov	    EEP_A_r, r16
00015d d014                          rcall   EEP_WR_BYTE
                                     
00015e 9100 006c                     lds	    r16, SETTING_TEMP_L			;  LOW
000160 2e40                          mov	    EEP_D_r, r16
000161 e001                          ldi	    r16, EEP_SETTING_TEMP_L
000162 2e30                          mov	    EEP_A_r, r16
000163 d00e                          rcall   EEP_WR_BYTE
                                     
000164 9100 006d                     lds	    r16, SETTING_HYST			; 
000166 2e40                          mov	    EEP_D_r, r16
000167 e002                          ldi	    r16, EEP_SETTING_HYST
000168 2e30                          mov	    EEP_A_r, r16
000169 d008                          rcall   EEP_WR_BYTE
                                     
00016a 9100 006e                     lds	    r16, SETTING_MODE			; 
00016c 2e40                          mov	    EEP_D_r, r16
00016d e003                          ldi	    r16, EEP_SETTING_MODE
00016e 2e30                          mov	    EEP_A_r, r16
00016f d002                          rcall   EEP_WR_BYTE
000170 910f                          pop	    r16
000171 9508                          ret//</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc=":      EEPROM">
                                 EEP_WR_BYTE:
000172 94f8                          cli
000173 930f                          push    r16
                                 _EEP_WR_BYTE_LP:
                                     ;    
000174 99e1                          sbic    EECR, EEPE
000175 cffe                          rjmp    _EEP_WR_BYTE_LP
                                     
                                     ;   - 
000176 e000                          ldi	    r16, (0<<EEPM1) | (0<<EEPM0)
000177 bb0c                          out	    EECR, r16
                                     
                                     ;    
000178 ba3e                          out	    EEARL, EEP_A_r
                                     
                                     ;  
000179 ba4d                          out	    EEDR, EEP_D_r
                                     
                                     ; 
00017a 9ae2                          sbi	    EECR, EEMPE
00017b 9ae1                          sbi	    EECR, EEPE
00017c 910f                          pop	    r16
00017d 9478                          sei
00017e 9508                          ret
                                  
                                 EEP_RD_BYTE:
00017f 94f8                          cli
                                 _EEP_RD_BYTE_LP:
                                     ;    
000180 99e1                          sbic    EECR, EEPE
000181 cffe                          rjmp    _EEP_RD_BYTE_LP
                                     
                                     ;    
000182 ba3e                          out	    EEARL, EEP_A_r
                                     
                                     ; 
000183 9ae0                          sbi	    EECR, EERE
000184 b24d                          in	    EEP_D_r, EEDR
000185 9478                          sei
000186 9508                          ret//</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc=":    ">
                                 TEMP_COMPARSION:
000187 930f                          push    r16
000188 931f                          push    r17
000189 932f                          push    r18
00018a 933f                          push    r19
00018b 934f                          push    r20
00018c 935f                          push    r21
00018d 937f                          push    r23
                                  
                                     .DEF    temp_r_l = r16
                                     .DEF    temp_r_h = r17
                                     
                                     .DEF    min_r_trhd_l = r11
                                     .DEF    min_r_trhd_h = r10
                                     
                                     .DEF    max_r_trhd_l = r13
                                     .DEF    max_r_trhd_h = r12
                                     ;    10
00018e 9100 0068                     lds	    mc16uL, TEMP_L		    // r16
000190 9110 0069                     lds	    mc16uH, TEMP_H		    // r17
000192 e02a                          ldi	    mp16uL, LOW(10)
000193 e030                          ldi	    mp16uH, HIGH(10)
000194 df73                          rcall   mpy16u
000195 2f02                          mov	    temp_r_l, m16u0			    ; L
000196 2f13                          mov	    temp_r_h, m16u1			    ; H
                                     ;   
000197 9120 006a                     lds	    r18, TEMP_F
000199 2733                          clr	    r19
00019a 0f02                          add	    temp_r_l, r18
00019b 1f13                          adc	    temp_r_h, r19
                                     
                                     ;     
00019c 9140 006c                     lds	    r20, SETTING_TEMP_L
00019e 9150 006b                     lds	    r21, SETTING_TEMP_H
0001a0 9160 006d                     lds	    r22, SETTING_HYST
0001a2 934f                          push    r20
0001a3 935f                          push    r21
0001a4 2777                          clr	    r23
0001a5 1b46                          sub	    r20, r22
0001a6 0b57                          sbc	    r21, r23
0001a7 2eb4                          mov	    min_r_trhd_l, r20
0001a8 2ea5                          mov	    min_r_trhd_h, r21
0001a9 915f                          pop	    r21
0001aa 914f                          pop	    r20
0001ab 2777                          clr	    r23
0001ac 0f46                          add	    r20, r22
0001ad 1f57                          adc	    r21, r23
0001ae 2ed4                          mov	    max_r_trhd_l, r20
0001af 2ec5                          mov	    max_r_trhd_h, r21
                                     
                                     ;   
0001b0 f00e                          brts    _NEGATE_TEMP
0001b1 c004                          rjmp    _COMPARE
                                 
                                 _NEGATE_TEMP:
0001b2 9500                          com	    temp_r_l
0001b3 9510                          com	    temp_r_h
0001b4 5f0f                          subi    temp_r_l, low(-1)
0001b5 4f1f                          sbci    temp_r_h, high(-1)
                                     
                                 _COMPARE:
                                     ;   
0001b6 16b0                          cp	    min_r_trhd_l, temp_r_l
0001b7 06a1                          cpc	    min_r_trhd_h, temp_r_h
0001b8 f424                          brge    _MIN_THRESHOLD		    ; TEMP <= MIN
                                     ;   
0001b9 150d                          cp	    temp_r_l, max_r_trhd_l
0001ba 051c                          cpc	    temp_r_h, max_r_trhd_h
0001bb f44c                          brge    _MAX_THRESHOLD		    ; TEMP >= TOP
0001bc c00f                          rjmp    _COMPARSION_EXIT
                                 _MIN_THRESHOLD:
                                     ;   
0001bd 9140 006e                     lds	    r20, SETTING_MODE
0001bf 2344                          tst	    r20
0001c0 f411                          brne    PC+3
0001c1 9890                          relay_off
0001c2 c001                          rjmp    PC+2
0001c3 9a90                          relay_on
0001c4 c007                          rjmp    _COMPARSION_EXIT
                                 _MAX_THRESHOLD:
0001c5 9140 006e                     lds	    r20, SETTING_MODE
0001c7 2344                          tst	    r20
0001c8 f411                          brne    PC+3
0001c9 9a90                          relay_on
0001ca c001                          rjmp    PC+2
0001cb 9890                          relay_off
                                 _COMPARSION_EXIT:
0001cc 917f                          pop	    r23
0001cd 915f                          pop	    r21
0001ce 914f                          pop	    r20
0001cf 913f                          pop	    r19
0001d0 912f                          pop	    r18
0001d1 911f                          pop	    r17
0001d2 910f                          pop	    r16
0001d3 9508                          ret
                                 //</editor-fold>
                                     
                                 //<editor-fold defaultstate="collapsed" desc=":    ">
                                 TEMP_UPD:
0001d4 931f                          push    r17
0001d5 d061                          rcall   TEMP_CONV
0001d6 e152
0001d7 e535
0001d8 eb4d
0001d9 d1fe                          DELAY24 751000
0001da d012                          rcall   TEMP_RD
                                     
                                     ;    
0001db 9110 0068                     lds	    r17, TEMP_L
0001dd 2f81                          mov	    DISP_NUM_L, r17
0001de 9110 0069                     lds	    r17, TEMP_H
0001e0 2f91                          mov	    DISP_NUM_H, r17
0001e1 911f                          pop	    r17
0001e2 9508                          ret
                                 //</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc=":    ">
                                 RD_F_CODE:
0001e3 930f                          push	r16
                                     
0001e4 d149                          rcall	OW_PRESENCE
0001e5 e303                          ldi		r16, DS18B20_CMD_READROM
0001e6 2e80                          mov		OW_CMD_r, r16
0001e7 d15b                          rcall	OW_SEND_BYTE
                                         
0001e8 e6af                          ldi		XL, LOW(DEVICE_FAMILY_CODE)
0001e9 e0b0                          ldi		XH, HIGH(DEVICE_FAMILY_CODE)
0001ea d177                          rcall	OW_RD_BYTE
                                     
0001eb 910f                          pop		r16
0001ec 9508                          ret//</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc=":    ">
                                 TEMP_RD:
0001ed 930f                          push	r16
0001ee 931f                          push	r17
0001ef 932f                          push	r18
0001f0 933f                          push	r19
0001f1 934f                          push	r20
                                     
0001f2 d13b                          rcall	OW_PRESENCE
0001f3 ff70                          sbrs	OWFR, OWPRF
0001f4 c03c                          rjmp	_TEMP_RD_EXIT
                                     
0001f5 ec0c                          ldi		r16, DS18B20_CMD_SKIPROM
0001f6 2e80                          mov		OW_CMD_r, r16
0001f7 d14b                          rcall	OW_SEND_BYTE
                                     
0001f8 eb0e                          ldi		r16, DS18B20_CMD_RSCRATCHPAD
0001f9 2e80                          mov		OW_CMD_r, r16
0001fa d148                          rcall	OW_SEND_BYTE
                                     
0001fb e6a8                          ldi		XL, LOW(TEMP_L)
0001fc e0b0                          ldi		XH, HIGH(TEMP_L)
0001fd d164                          rcall	OW_RD_BYTE
                                     
0001fe e6a9                          ldi		XL, LOW(TEMP_H)
0001ff e0b0                          ldi		XH, HIGH(TEMP_H)
000200 d161                          rcall	OW_RD_BYTE
                                     
000201 9110 0068                     lds		r17, TEMP_L
000203 9120 0069                     lds		r18, TEMP_H
                                     
000205 932f                          push	r18
000206 7f28                          cbr		r18, (1<<0) | (1<<1) | (1<<2)	;      (    TEMP_H)
000207 3f28                          cpi		r18, 0xf8			;     
000208 f011                          breq	_TEMP_RD_TO_UNSIGNED		;       
000209 94e8                          clt
00020a c007                          rjmp	_TEMP_RD_CONTINUE		;         (  16)
                                 
                                 _TEMP_RD_TO_UNSIGNED:
00020b 912f                          pop	    r18
00020c 9468                          set
00020d 9510                          com	    r17
00020e 9520                          com	    r18
00020f 5f1f                          subi    r17, low(-1)
000210 4f2f                          sbci    r18, high(-1)
                                 ;    ldi	    r19, 1
                                 ;    add	    r17, r19
                                 ;    ldi	    r19, 0
                                 ;    adc	    r18, r19
000211 c001                          rjmp    PC+2
                                     
                                 _TEMP_RD_CONTINUE:			    ;  =    / 16 (  4)
000212 912f                          pop		r18
000213 9526                          lsr r18
000214 9517                          ror r17
000215 9526                          lsr r18
000216 9517                          ror r17
000217 9526                          lsr r18
000218 9517                          ror r17
000219 9526                          lsr r18
00021a 9517                          ror r17
                                 _TEMP_RD_END: 
00021b 9130 0068                     lds	    r19, TEMP_L
00021d f40e                          brtc    PC+2
00021e 9531                          neg	    r19				    ;      
                                     
                                     ;       : 
                                     ; ((n<<3) + (n<<1))>>4  (n*10)/16
00021f 2f43                          mov	    r20, r19
000220 703f                          andi    r19, 0x0f
000221 2f43                          mov	    r20, r19
000222 0f33                          lsl	    r19
000223 0f33                          lsl	    r19
000224 0f33                          lsl	    r19
                                     
000225 0f44                          lsl	    r20
                                     
000226 0f34                          add	    r19, r20
                                     
000227 9536                          lsr	    r19
000228 9536                          lsr	    r19
000229 9536                          lsr	    r19
00022a 9536                          lsr	    r19
                                     
                                     ;  
00022b 9310 0068                     sts		TEMP_L, r17
00022d 9320 0069                     sts		TEMP_H, r18
00022f 9330 006a                     sts		TEMP_F, r19
                                     
                                 _TEMP_RD_EXIT:
000231 914f                          pop		r20
000232 913f                          pop		r19
000233 912f                          pop		r18
000234 911f                          pop		r17
000235 910f                          pop		r16
000236 9508                          ret
                                 ;    
                                 TEMP_CONV:
000237 930f                          push	r16
                                     
000238 d0f5                          rcall	OW_PRESENCE
000239 ff70                          sbrs	OWFR, OWPRF
00023a c006                          rjmp	_TEMP_CONV_EXIT
                                     
00023b ec0c                          ldi		r16, DS18B20_CMD_SKIPROM
00023c 2e80                          mov		OW_CMD_r, r16
00023d d105                          rcall	OW_SEND_BYTE
                                     
00023e e404                          ldi		r16, DS18B20_CMD_CONVERTTEMP
00023f 2e80                          mov		OW_CMD_r, r16
000240 d102                          rcall	OW_SEND_BYTE
                                     
                                 _TEMP_CONV_EXIT:
000241 910f                          pop		r16
000242 9508                          ret
                                 //</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc=":     ">
                                 ; ****      *************************
                                 USI_TRANSMIT:
000243 930f                          push      r16
000244 920f                          push      r0
000245 b80f                          out       USIDR, r0            ;        r0.     USIDR.
                                 
                                   ; Enable USI Overflow Interrupt Flag (will be 0 if transfer is not compeleted)
000246 e400                          ldi       TEMP_REG_A, (1<<USIOIF)      
000247 b90e                          out       USISR, TEMP_REG_A
                                   
                                   ; Load settings of USI into temp register
                                   ; This will setup USI to Three-wire mode, Software clock strobe (USITC) 
                                   ; with External, positive edge and toggle USCK
                                   ;
                                   ; USIWM0 <--------------> USI Wire Mode
                                   ; USICS1 <--------------> USI Clock Source Select
                                   ; USICLK <--------------> USI Clock Strobe
                                   ; USITC  <--------------> USI Toggle Clock (Enable clock generation)      
000248 e10b                          ldi       TEMP_REG_A, (1<<USIWM0) | (1<<USICS1) | (1<<USICLK) | (1<<USITC)
                                   
                                 _USI_TRANSMIT_LOOP:             ; Execute loop when USIOIF is 0
000249 b90d                          out       USICR, TEMP_REG_A   ; Load settings from temp register into USI Control Register
00024a 9b76                          sbis      USISR, USIOIF       ; If transfer is comleted then move out of loop
00024b cffd                          rjmp      _USI_TRANSMIT_LOOP
                                 
                                   ; Send pulse into LATCH pin. 
                                   ; This will copy byte from 74hc595 shift register into 74hc595 storage register
00024c 9ac0                          sbi      PORTB, USI_LATCH_PIN
00024d 98c0                          cbi      PORTB, USI_LATCH_PIN
00024e 900f                          pop	     r0
00024f 910f                          pop      r16
000250 9508                          ret
                                 //</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc=":    SET">
                                 BUTTON_PROCESS:
000251 930f                          push    r16
                                 _SW_CHECK_ON_0:
000252 9bb4                          sbis    SW_PIN, SW_SET_PIN
000253 c001                          rjmp    _SW_SET_0
000254 c01c                          rjmp    _SW_CHECK_ON_1
                                 _SW_SET_0:
000255 9100 0071                     lds	    r16, SW_DATA
000257 2300                          tst	    r16
000258 f409                          brne    _SW_SET_FROM_0_TO_1
000259 c017                          rjmp    _SW_CHECK_ON_1
                                 _SW_SET_FROM_0_TO_1:
00025a 2700                          clr	    r16
00025b 9300 0071                     sts	    SW_DATA, r16
00025d d166                          rcall   DEBOUNCE_SW
00025e 9463                          inc	    REPROGRAM_STEP_r
00025f 2d16                          mov	    r17, REPROGRAM_STEP_r
000260 3014                          cpi	    r17, 4
000261 f414                          brge    _SAVE_SETTINGS
000262 d153                          rcall   BEEP_SHORT
000263 c00d                          rjmp    _SW_CHECK_ON_1
                                 _SAVE_SETTINGS:
000264 e010
000265 bf19                          outi    r17, TIMSK, (0<<OCIE0A)
000266 9892                          cbi     PORTD, DIGIT_1_PIN
000267 9893                          cbi     PORTD, DIGIT_2_PIN
000268 9894                          cbi     PORTD, DIGIT_3_PIN
000269 9895                          cbi     PORTD, DIGIT_4_PIN
00026a 2466                          clr	    REPROGRAM_STEP_r
00026b deeb                          rcall   WRITE_PARAMS_TO_EEP
00026c d150                          rcall   BEEP_LONG
00026d 9896                          cbi	    PORTD, LED_PGM_PIN
00026e e010                          ldi	    r17, MCU_STATE_DEFAULT
00026f 9310 0060                     sts	    MCU_STATE, r17
                                 _SW_CHECK_ON_1:
000271 99b4                          sbic    SW_PIN, SW_SET_PIN
000272 c001                          rjmp    _SW_SET_1
000273 c009                          rjmp    _BUTTON_PROCESS_END
                                 _SW_SET_1:
000274 9100 0071                     lds	    r16, SW_DATA
000276 2300                          tst	    r16
000277 f009                          breq    _SW_SET_FROM_1_TO_0
000278 c004                          rjmp    _BUTTON_PROCESS_END
                                 _SW_SET_FROM_1_TO_0:
000279 ef0f                          ser	    r16
00027a 9300 0071                     sts	    SW_DATA, r16
00027c d147                          rcall   DEBOUNCE_SW
                                 _BUTTON_PROCESS_END: 
00027d 910f                          pop	    r16
00027e 9508                          ret//</editor-fold>
                                     
                                 //<editor-fold defaultstate="collapsed" desc=":  ">
                                 REPROGRAM_SETTINGS:
00027f 930f                          push    r16
000280 931f                          push    r17
000281 932f                          push    r18
000282 933f                          push    r19
000283 934f                          push    r20
                                     
000284 2d06                          mov	    r16, REPROGRAM_STEP_r
000285 2300                          tst	    r16
000286 f009                          breq    _INTO
000287 c004                          rjmp    _REPROGRAM_SETTINGS_LOOP
                                 _INTO:
000288 9890                          relay_off
000289 9a96                          sbi	    PORTD, LED_PGM_PIN
00028a d12b                          rcall   BEEP_SHORT
00028b 9463                          inc	    REPROGRAM_STEP_r
                                 _REPROGRAM_SETTINGS_LOOP:
00028c dfc4                          rcall   BUTTON_PROCESS
                                 _CHECK_STEP:
00028d 3001                          cpi	    r16, 1
00028e f029                          breq    _STEP_1
00028f 3002                          cpi	    r16, 2
000290 f151                          breq    _STEP_2
000291 3003                          cpi	    r16, 3
000292 f139                          breq    _S3_JMP
000293 c094                          rjmp    _REPROGRAM_SETTINGS_END
                                       
                                 //<editor-fold defaultstate="collapsed" desc=":  1">
                                 _STEP_1:				    ;     
000294 d0e7                          rcall       DISPLAY_UPD_DIGITS
                                 _S1_CHECK_PLUS:
000295 9bb2                          sbis    SW_PIN, SW_PLUS_PIN
000296 c004                          rjmp    _INCREASE_HYST
000297 c000                          rjmp    _S1_CHECK_MINUS
                                 _S1_CHECK_MINUS:
000298 9bb3                          sbis    SW_PIN, SW_MINUS_PIN
000299 c00a                          rjmp    _DECREASE_HYST
00029a c011                          rjmp    _SHOW_HYST
                                 _INCREASE_HYST:
00029b d128                          rcall   DEBOUNCE_SW
00029c 9110 006d                     lds	    r17, SETTING_HYST
00029e 3c18                          cpi	    r17, MAX_HYST
00029f f009                          breq    PC+2
0002a0 9513                          inc	    r17
0002a1 9310 006d                     sts	    SETTING_HYST, r17
0002a3 c008                          rjmp    _SHOW_HYST
                                 _DECREASE_HYST:
0002a4 d11f                          rcall   DEBOUNCE_SW
0002a5 9110 006d                     lds	    r17, SETTING_HYST
0002a7 3011                          cpi	    r17, MIN_HYST
0002a8 f009                          breq    PC+2
0002a9 951a                          dec	    r17
0002aa 9310 006d                     sts	    SETTING_HYST, r17
                                 _SHOW_HYST:
0002ac 94e8                          clt
0002ad 930f                          push    dd8u
0002ae 931f                          push    dv8u
0002af 9100 006d                     lds	    dd8u, SETTING_HYST
0002b1 e01a                          ldi	    dv8u, 10
0002b2 de47                          rcall   div8u
0002b3 2f80                          mov	    DISP_NUM_L, dres8u
0002b4 2799                          clr	    DISP_NUM_H			    ;  8        
0002b5 92f0 0066                     sts	    DIGITS+3,	drem8u
0002b7 911f                          pop	    dv8u
0002b8 910f                          pop	    dd8u
0002b9 c06e                          rjmp    _REPROGRAM_SETTINGS_END
                                 //</editor-fold>
                                    
                                 _S3_JMP:			    ;    _STEP_3
0002ba c047                          rjmp    _STEP_3
                                     
                                 //<editor-fold defaultstate="collapsed" desc=":  2">
                                 _STEP_2:
0002bb d0c0                          rcall       DISPLAY_UPD_DIGITS
                                 _S2_CHECK_PLUS:
0002bc 9bb2                          sbis    SW_PIN, SW_PLUS_PIN
0002bd c004                          rjmp    _INCREASE_TEMP
0002be c000                          rjmp    _S2_CHECK_MINUS
                                 _S2_CHECK_MINUS:
0002bf 9bb3                          sbis    SW_PIN, SW_MINUS_PIN
0002c0 c013                          rjmp    _DECREASE_TEMP
0002c1 c021                          rjmp    _SHOW_TEMP
                                 _INCREASE_TEMP:
0002c2 d101                          rcall   DEBOUNCE_SW
0002c3 9110 006c                     lds	    r17, SETTING_TEMP_L
0002c5 9120 006b                     lds	    r18, SETTING_TEMP_H
0002c7 3b10                          cpi	    r17, MAX_TEMP_L
0002c8 e034                          ldi	    r19, MAX_TEMP_H
0002c9 0723                          cpc	    r18, r19
0002ca f031                          breq    PC+7
0002cb e03a                          ldi	    r19, 10
0002cc 0f13                          add	    r17, r19
0002cd 2733                          clr	    r19
0002ce 1f23                          adc	    r18, r19
0002cf 9310 006c                     sts	    SETTING_TEMP_L, r17
0002d1 9320 006b                     sts	    SETTING_TEMP_H, r18
0002d3 c00f                          rjmp    _SHOW_TEMP
                                 _DECREASE_TEMP:
0002d4 d0ef                          rcall   DEBOUNCE_SW
0002d5 9110 006c                     lds	    r17, SETTING_TEMP_L
0002d7 9120 006b                     lds	    r18, SETTING_TEMP_H
0002d9 301c                          cpi	    r17, MIN_TEMP_L
0002da ef3e                          ldi	    r19, MIN_TEMP_H
0002db 0723                          cpc	    r18, r19
0002dc f011                          breq    PC+3
                                 __DECREASE:
0002dd 501a                          subi    r17, 10
0002de 4020                          sbci    r18, 0
0002df 9310 006c                     sts	    SETTING_TEMP_L, r17
0002e1 9320 006b                     sts	    SETTING_TEMP_H, r18
                                 _SHOW_TEMP:
0002e3 930f                          push    dd16uL
0002e4 931f                          push    dd16uH
0002e5 932f                          push    dv16uL
0002e6 933f                          push    dv16uH
                                     
0002e7 9100 006c                     lds	    dd16uL, SETTING_TEMP_L
0002e9 9110 006b                     lds	    dd16uH, SETTING_TEMP_H
0002eb 2f21                          mov	    r18, dd16uH
0002ec 7820                          andi    r18, (1<<7)
0002ed f411                          brne    _NEGATE_SET_TEMP
0002ee 94e8                          clt
0002ef c005                          rjmp    _DIVIDE_SET_TEMP
                                 _NEGATE_SET_TEMP:
0002f0 9468                          set
0002f1 9500
0002f2 9510
0002f3 5f0f
0002f4 4f1f                          com16   dd16uL, dd16uH
                                     
                                 _DIVIDE_SET_TEMP:
0002f5 e02a                          ldi	    dv16uL, LOW(10)
0002f6 e030                          ldi	    dv16uH, HIGH(10)
0002f7 ddef                          rcall   div16u
0002f8 2f80                          mov	    DISP_NUM_L, dres16uL
0002f9 2f91                          mov	    DISP_NUM_H, dres16uH
                                     
0002fa e00a                          ldi	    r16, 10
0002fb 9300 0066                     sts	    DIGITS+3, r16		;  
                                     
0002fd 913f                          pop	    dv16uH
0002fe 912f                          pop	    dv16uL
0002ff 911f                          pop	    dd16uH
000300 910f                          pop	    dd16uL
000301 c026                          rjmp    _REPROGRAM_SETTINGS_END
                                 //</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc=":  3">
                                 _STEP_3:
000302 94e8                          clt
                                 _S3_CHECK_PLUS:
000303 9bb2                          sbis    SW_PIN, SW_PLUS_PIN
000304 c004                          rjmp    _SET_HEAT_MODE
000305 c000                          rjmp    _S3_CHECK_MINUS
                                 _S3_CHECK_MINUS:
000306 9bb3                          sbis    SW_PIN, SW_MINUS_PIN
000307 c006                          rjmp    _SET_COOLING_MODE
000308 c009                          rjmp    _SHOW_MODE
                                 _SET_HEAT_MODE:
000309 d0ba                          rcall   DEBOUNCE_SW
00030a e011                          ldi	    r17, HEAT_MODE
00030b 9310 006e                     sts	    SETTING_MODE, r17
00030d c004                          rjmp    _SHOW_MODE
                                 _SET_COOLING_MODE:
00030e d0b5                          rcall   DEBOUNCE_SW
00030f e010                          ldi	    r17, COOLING_MODE
000310 9310 006e                     sts	    SETTING_MODE, r17
                                 _SHOW_MODE:
000312 2711                          clr	    r17
000313 2f81                          mov	    DISP_NUM_L, r17
000314 2f91                          mov	    DISP_NUM_H, r17
000315 e01e                          ldi	    r17, 14
000316 9310 0063                     sts	    DIGITS, r17
000318 9310 0064                     sts	    DIGITS+1, r17
00031a 9310 0065                     sts	    DIGITS+2, r17
00031c 9120 006e                     lds	    r18, SETTING_MODE
00031e 2322                          tst	    r18
00031f f009                          breq    _SHOW_COOLING
000320 c004                          rjmp    _SHOW_HEATING
                                 
                                 _SHOW_COOLING:
000321 e01c                          ldi	    r17, 12
000322 9310 0066                     sts	    DIGITS+3, r17
000324 c003                          rjmp    _REPROGRAM_SETTINGS_END
                                 _SHOW_HEATING:
000325 e01d                          ldi	    r17, 13
000326 9310 0066                     sts	    DIGITS+3, r17
                                 //</editor-fold>
                                 
                                 _REPROGRAM_SETTINGS_END:
000328 914f                          pop	    r20
000329 913f                          pop	    r19
00032a 912f                          pop	    r18
00032b 911f                          pop	    r17
00032c 910f                          pop	    r16
00032d 9508                          ret
                                 //</editor-fold>
                                     
                                 //<editor-fold defaultstate="collapsed" desc="  1-Wire">
                                 //<editor-fold defaultstate="collapsed" desc="1-Wire:  ">
                                 ; ****    ******************************
                                 OW_PRESENCE:
00032e 94f8                          cli
00032f 9ab9                          ow_pull
000330 e033
000331 eb4e
000332 d0a1                          DELAY16	480
000333 98b9                          ow_release
000334 e030
000335 e84a
000336 d09d                          DELAY16	70
000337 d005                          rcall	OW_CHECK_PRESENCE
000338 e033
000339 e342
00033a d099                          DELAY16	410
00033b 9478                          sei
00033c 9508                          ret
                                 //</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc="1-Wire:   ">
                                 ; ****    *******************************
                                 ;     ,    OWPRF     
                                 ;
                                 OW_CHECK_PRESENCE:
00033d 9bb1                          sbis    OW_PIN, OW_LINE
00033e 6071                          sbr	    OWFR, (1<<OWPRF)
00033f c002                          rjmp    _EXIT
000340 99b1                          sbic    OW_PIN, OW_LINE
000341 7f7e                          cbr	    OWFR, (1<<OWPRF)
                                 _EXIT:
000342 9508                          ret
                                 //</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc="1-Wire:  ">
                                 OW_SEND_BYTE:
000343 94f8                          cli
000344 930f                          push    r16
000345 931f                          push    r17    
000346 2d08                          mov	    r16, OW_CMD_r
000347 e018                          ldi	    r17, 8
                                 _OW_SEND_BYTE_LOOP:
000348 9506                          lsr	    r16
000349 f408                          brcc    _OW_SEND_0
00034a f048                          brcs    _OW_SEND_1
                                 _OW_SEND_0:
00034b 9ab9                          ow_pull
00034c e030
00034d e746
00034e d085                          DELAY16 60
00034f 98b9                          ow_release
000350 e030
000351 e142
000352 d081                          DELAY16 10
000353 c008                          rjmp    _OW_SEND_BYTE_END
                                 _OW_SEND_1:
000354 9ab9                          ow_pull
000355 e030
000356 e04a
000357 d07c                          DELAY16 6
000358 98b9                          ow_release
000359 e030
00035a e74e
00035b d078                          DELAY16 64
                                 _OW_SEND_BYTE_END:
00035c 951a                          dec	    r17
00035d f751                          brne    _OW_SEND_BYTE_LOOP
00035e 911f                          pop	    r17
00035f 910f                          pop	    r16
000360 9478                          sei
000361 9508                          ret
                                 //</editor-fold>
                                         
                                 //<editor-fold defaultstate="collapsed" desc="1-Wire:  ">
                                 OW_RD_BYTE:
000362 94f8                          cli
000363 930f                          push    r16
000364 931f                          push    r17
000365 2700                          clr	    r16
000366 e018                          ldi	    r17, 8
                                 _OW_RD_BYTE_LP:
000367 9506                          lsr	    r16
000368 9ab9                          ow_pull
000369 e030
00036a e04a
00036b d068                          DELAY16	6
00036c 98b9                          ow_release
00036d e030
00036e e140
00036f d064                          DELAY16	9
000370 99b1                          sbic    OW_PIN, OW_LINE
000371 6800                          sbr	    r16, (1<<7)
000372 e030
000373 e64c
000374 d05f                          DELAY16	55
000375 951a                          dec	    r17
000376 f781                          brne    _OW_RD_BYTE_LP
000377 930c                          st	    X, r16
000378 911f                          pop	    r17
000379 910f                          pop	    r16
00037a 9478                          sei
00037b 9508                          ret
                                 //</editor-fold>
                                 //</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc=":    SRAM  ">
                                 ; ****    16-   *********************
                                 ; :         SRAM
                                 ;                
                                 DISPLAY_UPD_DIGITS:
00037c 930f                          push  r16
00037d 935f                          push  r21 
00037e e053                          ldi   r21,    3                     
                                     
                                   ;   (     )
00037f e6a3                          ldi   XL, LOW(DIGITS)
000380 e0b0                          ldi   XH, HIGH(DIGITS)
                                 
                                     .equ  dividend      = SRAM_TEMP_1   ;    
                                     .equ  divisor       = 10            ;   
                                 
                                   ;        SRAM 
000381 9380 0061                     sts   dividend,     DISP_NUM_L
000383 9390 0062                     sts   dividend+1,   DISP_NUM_H
                                 
                                   ;       
                                 DIV_LOOP:
                                     ;   
000385 9100 0061                     lds   dd16uL, dividend
000387 9110 0062                     lds   dd16uH, dividend+1
000389 e02a                          ldi   dv16uL, LOW(divisor)
00038a e030                          ldi   dv16uH, HIGH(divisor)
                                     
00038b dd5b                          rcall div16u                      ; 
                                 
00038c 92ed                          st   X+,    drem16uL              ;         
                                 
                                     ;  
00038d 9300 0061                     sts  dividend,   dres16uL
00038f 9310 0062                     sts  dividend+1, dres16uH
                                 
000391 955a                          dec   r21                         ;   
000392 f791                          brne  DIV_LOOP                    ;      0
000393 915f                          pop   r21
000394 910f                          pop	  r16
000395 9508                          ret
                                 //</editor-fold>
                                 
                                    //<editor-fold defaultstate="collapsed" desc=":    ">
                                 ; ****      R0 ***********************
                                 DISPLAY_DECODER:
000396 930f                          push     r16
000397 931f                          push     r17
                                     
000398 ebea                          ldi	     ZL, LOW(2*DISPLAY_SYMBOLS)
000399 e0f7                          ldi	     ZH, HIGH(2*DISPLAY_SYMBOLS)
                                 
00039a 2711                          clr      TEMP_REG_B
00039b 0fe0                          add      ZL, TEMP_REG_A
00039c 1ff1                          adc      ZH, TEMP_REG_B
                                 
00039d 9004                          lpm      r0, Z
                                     
00039e 9100 0067                     lds	      r16, CURRENT_DIGIT
0003a0 3002                          cpi	      r16, 2
0003a1 f009                          breq      _DOT_ON
0003a2 c010                          rjmp      _DISPLAY_DECODER_EXIT
                                 _DOT_ON:
0003a3 2d00                          mov	      r16, r0
0003a4 770f                          cbr	      r16, (1<<7)
0003a5 2e00                          mov	      r0, r16
                                     
0003a6 2d06                          mov	      r16, REPROGRAM_STEP_r
0003a7 3002                          cpi	      r16, 2
0003a8 f42c                          brge      _DOT_OFF
0003a9 9100 0060                     lds	      r16, MCU_STATE
0003ab 3002                          cpi	      r16, MCU_STATE_ERROR
0003ac f029                          breq      _ERR_DOT_OFF
0003ad c005                          rjmp      _DISPLAY_DECODER_EXIT
                                 _DOT_OFF:
0003ae 2d00                          mov	      r16, r0
0003af 6800                          sbr	      r16, (1<<7)
0003b0 2e00                          mov	      r0, r16
0003b1 c001                          rjmp      _DISPLAY_DECODER_EXIT
                                     
                                 _ERR_DOT_OFF:
0003b2 cffb                          rjmp      _DOT_OFF
                                     
                                 _DISPLAY_DECODER_EXIT:
0003b3 911f                          pop      r17
0003b4 910f                          pop      r16
0003b5 9508                          ret
                                 //</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc=":  ">
                                 BEEP_SHORT:
0003b6 9ac5                          sbi	    BUZZER_PORT, BUZZER_PIN
0003b7 e053
0003b8 ea39
0003b9 e74d
0003ba d01d                          DELAY24 150000
0003bb 98c5                          cbi	    BUZZER_PORT, BUZZER_PIN
0003bc 9508                          ret
                                 //</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc=":  ">
                                 BEEP_LONG:
0003bd 9ac5                          sbi	    BUZZER_PORT, BUZZER_PIN
0003be e05c
0003bf e334
0003c0 ef4d
0003c1 d016                          DELAY24 500000
0003c2 98c5                          cbi	    BUZZER_PORT, BUZZER_PIN
0003c3 9508                          ret
                                 //</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc=":   ">
                                 DEBOUNCE_SW:
0003c4 930f                          push    r16
0003c5 931f                          push    r17
0003c6 932f                          push    r18
                                 
0003c7 e02a                          ldi	    r18, 10
                                 _loop_2:
0003c8 ef1f                          ldi     r17, 255
                                 _loop_0:
0003c9 ef0f                          ldi     r16, 255
                                 _dec_0:
0003ca 950a                          dec     r16
0003cb f7f1                          brne    _dec_0
                                 _loop_1:
0003cc 951a                          dec     r17
0003cd f7d9                          brne    _loop_0
                                 _loop_3:
0003ce 952a                          dec	    r18
0003cf f7c1                          brne    _loop_2
                                 
0003d0 912f                          pop	    r18
0003d1 911f                          pop	    r17
0003d2 910f                          pop	    r16
0003d3 9508                          ret//</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc=":  (16  )">
                                 DELAY_LOOP_16:
0003d4 5041                          subi DELAY_8_r, 1
0003d5 4030                          sbci DELAY_16_r, 0
0003d6 f7e8                          brcc DELAY_LOOP_16
0003d7 9508                          ret
                                 //</editor-fold>
                                     
                                 //<editor-fold defaultstate="collapsed" desc=":  (24  )">
                                 DELAY_LOOP_24:
0003d8 5041                          subi DELAY_8_r, 1
0003d9 4030                          sbci DELAY_16_r, 0
0003da 4050                          sbci DELAY_24_r, 0
0003db f7e0                          brcc DELAY_LOOP_24
0003dc 9508                          ret
                                 //</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc="  ">
                                 DISPLAY_SYMBOLS:
                                       ; HGFEDCBA    HGFEDCBA
0003dd f9c0                          .DB 0b11000000, 0b11111001          ; 0, 1
0003de b0a4                          .DB 0b10100100, 0b10110000          ; 2, 3
0003df 9299                          .DB 0b10011001, 0b10010010          ; 4, 5
0003e0 f882                          .DB 0b10000010, 0b11111000          ; 6, 7
0003e1 9080                          .DB 0b10000000, 0b10010000          ; 8, 9
0003e2 bf9c                          .DB 0b10011100, 0b10111111          ; , -
0003e3 89c6                          .DB 0b11000110, 0b10001001		; C, H
                                 //</editor-fold>
                                 
                                 //</editor-fold>
                                 
                                 //<editor-fold defaultstate="collapsed" desc=" EEPROM">
                                 ; ****  EEPROM ********************************************
                                 .ESEG
                                  
                                 .ORG 0x30
000030 41
000031 56
000032 52
000033 20
000034 54
000035 68
000036 65
000037 72
000038 6d
000039 6f
00003a 73
00003b 74
00003c 61
00003d 74
00003e 2e
00003f 20
000040 57
000041 72
000042 69
000043 74
000044 74
000045 65
000046 6e
000047 20
000048 62
000049 79
00004a 20
00004b 53
00004c 65
00004d 72
00004e 67
00004f 65
000050 79
000051 20
000052 59
000053 61
000054 72
000055 6b
000056 6f
000057 76                        INFO:       .DB "AVR Thermostat. Written by Sergey Yarkov"
                                 ;</editor-fold>


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATtiny2313A" register use summary:
x  :   2 y  :   0 z  :   1 r0 :   8 r1 :   2 r2 :   0 r3 :  16 r4 :  16 
r5 :   6 r6 :   7 r7 :   0 r8 :   6 r9 :   0 r10:   2 r11:   2 r12:   2 
r13:   2 r14:   5 r15:  11 r16: 222 r17: 121 r18:  53 r19:  59 r20:  53 
r21:  24 r22:   5 r23:  10 r24:   6 r25:   6 r26:   4 r27:   4 r28:   0 
r29:   0 r30:   2 r31:   2 
Registers used: 29 out of 35 (82.9%)

"ATtiny2313A" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   6 add   :   8 adiw  :   0 and   :   0 
andi  :   4 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   6 brcs  :   1 break :   0 breq  :  17 brge  :   5 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  :  23 brpl  :   0 brsh  :   0 brtc  :   1 brts  :   2 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 cbi   :  29 cbr   :   3 clc   :   2 
clh   :   0 cli   :   5 cln   :   0 clr   :  18 cls   :   0 clt   :   4 
clv   :   0 clz   :   0 com   :   6 cp    :   2 cpc   :   4 cpi   :  23 
cpse  :   0 dec   :  11 eor   :   0 icall :   0 ijmp  :   0 in    :   5 
inc   :   4 ld    :   0 ldd   :   0 ldi   : 118 lds   :  46 lpm   :   2 
lsl   :   4 lsr   :  11 mov   :  58 movw  :   0 neg   :   1 nop   :   0 
or    :   1 ori   :   0 out   :  26 pop   :  56 push  :  55 rcall :  82 
ret   :  28 reti  :   3 rjmp  :  66 rol   :   6 ror   :   9 sbc   :   2 
sbci  :   7 sbi   :  17 sbic  :   5 sbis  :  10 sbiw  :   0 sbr   :   3 
sbrc  :   0 sbrs  :   2 sec   :   2 seh   :   0 sei   :   5 sen   :   0 
ser   :   2 ses   :   0 set   :   2 sev   :   0 sez   :   0 sleep :   0 
spm   :   0 st    :   2 std   :   0 sts   :  48 sub   :   5 subi  :   6 
swap  :   0 tst   :   7 wdr   :   0 
Instructions used: 56 out of 105 (53.3%)

"ATtiny2313A" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0007c8   1958     14   1972    2048  96.3%
[.dseg] 0x000060 0x000072      0     18     18     128  14.1%
[.eseg] 0x000030 0x000058      0     40     40     128  31.3%

Assembly complete, 0 errors, 21 warnings
