gpasm-1.7.0_beta1 (Jan 22 2015)_divulong.asm      2015-1-22  23:36:59          PAGE  1


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

                      00001 ;--------------------------------------------------------
                      00002 ; File Created by SN-SDCC : ANSI-C Compiler
                      00003 ; Version 0.0.4 (Jan 22 2015) (Linux)
                      00004 ; This file was generated Thu Jan 22 23:36:59 2015
                      00005 ;--------------------------------------------------------
                      00006 ; MC3X port for the RISC core
                      00007 ;--------------------------------------------------------
                      00008 ;       .file   "../libsdcc/_divulong.c"
                      00009         list    p=33p78
                      00010         radix dec
                      00011         include "mc33p78.inc"
                      00001 
                      00002 ;mc33p78 header file
                      00003 ;define must write at first row
                      00004 
  000001B0            00005 INDF    EQU     0X01B0       
  000001B0            00006 INDF0   EQU     0X01B0
  000001B1            00007 INDF1   EQU     0X01B1
  000001B2            00008 INDF2   EQU     0X01B2
  000001B3            00009 HIBYTE  EQU     0X01B3
  000001B4            00010 FSR     EQU     0X01B4
  000001B4            00011 FSR0    EQU     0X01B4
  000001B5            00012 FSR1    EQU     0X1B5
  000001B6            00013 PCL     EQU     0X1B6
  000001B7            00014 PFLAG   EQU    0X1B7
  000001B7            00015 STATUS  EQU     0X1B7
  000001B8            00016 MCR     EQU     0X1B8
  000001B9            00017 INDF3   EQU    0X1B9   
  000001BA            00018 INTE    EQU     0X1BA
  000001BB            00019 INTF    EQU     0X1BB
  000001BC            00020 OSCM    EQU     0X1BC
                      00021 ;IOP0    EQU     0X1C0
                      00022 ;OEP0    EQU     0X1C1
                      00023 ;PUP0    EQU     0X1C2
                      00024 ;IOP1    EQU     0X1C4
                      00025 ;OEP1    EQU     0X1C5
                      00026 ;PUP1    EQU     0X1C6
  000001C8            00027 IOP1    EQU     0X1C8
  000001C9            00028 OEP1    EQU     0X1C9
  000001CA            00029 PUP1    EQU     0X1CA
                      00030 
  000001CE            00031 DKWP1    EQU     0X1CE
                      00032 
  000001D0            00033 IOP2    EQU     0X1D0
  000001D1            00034 OEP2    EQU     0X1D1
  000001D2            00035 PUP2    EQU     0X1D2
                      00036 ;T0DATA  EQU     0X1D3
                      00037 ;T1CR    EQU     0X1D4
                      00038 ;T1CNT   EQU     0X1D5
  000001D6            00039 DKWP2   EQU     0X1D6
  000001D7            00040 KBCR    EQU     0X1D7
  000001D8            00041 T0CR    EQU     0X1D8
  000001D9            00042 T0LOADH EQU     0X1D9
  000001DA            00043 T0LOADL  EQU     0X1DA
  000001DB            00044 T0LATFL   EQU     0X1DB
  000001DC            00045 T0LATFH EQU     0X1DC
                      00046 
  000001DD            00047 T0LATRL  EQU     0X1DD
  000001DE            00048 T0LATRH  EQU     0X1DE
                      00049 
  000001E0            00050 T1CR    EQU     0X1E0
  000001E1            00051 T1DATA  EQU     0X1E1
  000001E2            00052 T1LOAD  EQU     0X1E2
                      00053 
  000001E4            00054 OPCR0   EQU     0X1E4
  000001E5            00055 OPCR1   EQU     0X1E5
  000001E6            00056 DKW0    EQU     0X1E6
  000001E7            00057 DKW1    EQU     0X1E7
                      00058 
                      00059 ;pflag bit 
                      00060 #define         Z       PFLAG,2
                      00061 #define         DC      PFLAG,1
                      00062 #define         C       PFLAG,0 
                      00063 
                      00064 ;MCR
                      00065 #define         GIE     MCR,7
                      00066 #DEFINE         TO      MCR,5
                      00067 #DEFINE         PD      MCR,4
                      00068 #DEFINE         MINT11  MCR,3
                      00069 
                      00070 
                      00071 ;INTE
                      00072 #define         KBIE    INTE,7
                      00073 #DEFINE         INT1IE  INTE,3
                      00074 #DEFINE         INT0IE  INTE,2
                      00075 #DEFINE         T1IE    INTE,1
                      00076 #define         T0IE    INTE,0
                      00077 
                      00078 ;INTF
                      00079 #DEFINE         KBIF    INTF,7
                      00080 #DEFINE         T0RF    INTF,6
                      00081 #DEFINE         INT1IF  INTF,3
                      00082 #DEFINE         INT0IF  INTF,2
                      00083 #DEFINE         T1IF    INTF,1
                      00084 #DEFINE         T0IF    INTF,0
                      00085 
                      00086 ;DKW0
                      00087 #DEFINE         DKWE    DKW0,7
                      00088 #DEFINE         IROS    DKW0,6
                      00089 #DEFINE         IROT    DKW0,5         
                      00090 #DEFINE         WSEL0   DKW0,4
                      00091 #DEFINE         WSEL1   DKW0,3
                      00092 #DEFINE         RSEL    DKW0,2
                      00093 #DEFINE         ISEL1   DKW0,1
                      00094 #define         ISEL0   DKW0,0 
                      00095 
                      00096 #define                                 HFEN            OSCM,0
                      00097 #define                                 LFEN            OSCM,1
                      00098 #define                                 CLKS            OSCM,2
                      00099 #define                                 STBH            OSCM,4
                      00100 #DEFINE                                 STBL            OSCM,5
                      00101 
                      00102 ;T0CR
                      00103 #DEFINE         TC0EN   T0CR,7
                      00104 ;#DEFINE  
                      00105 
                      00106 ;T1CR
                      00107 #DEFINE         TC1EN   T1CR,7
                      00108          
                      00109     
                      00110 
                      00111 
                      00012 ;--------------------------------------------------------
                      00013 ; external declarations
                      00014 ;--------------------------------------------------------
                      00015 
                      00016         extern STK06
                      00017         extern STK05
                      00018         extern STK04
                      00019         extern STK03
                      00020         extern STK02
                      00021         extern STK01
                      00022         extern STK00
                      00023 ;--------------------------------------------------------
                      00024 ; global declarations
                      00025 ;--------------------------------------------------------
                      00026         global  __divulong
                      00027 
                      00028 ;--------------------------------------------------------
                      00029 ; global definitions
                      00030 ;--------------------------------------------------------
                      00031 ;--------------------------------------------------------
                      00032 ; absolute symbol definitions
                      00033 ;--------------------------------------------------------
                      00034 ;--------------------------------------------------------
                      00035 ; compiler-defined variables
                      00036 ;--------------------------------------------------------
                      00037 UDL__divulong_0 udata
0000                  00038 r0x1003 res     1
0000                  00039 r0x1002 res     1
0001                  00040 r0x1001 res     1
0001                  00041 r0x1000 res     1
0002                  00042 r0x1007 res     1
0002                  00043 r0x1006 res     1
0003                  00044 r0x1005 res     1
0003                  00045 r0x1004 res     1
0004                  00046 r0x1008 res     1
0004                  00047 r0x1009 res     1
0005                  00048 r0x100A res     1
0005                  00049 r0x100B res     1
0006                  00050 r0x100C res     1
0006                  00051 r0x100D res     1
0007                  00052 r0x100E res     1
0007                  00053 r0x100F res     1
                      00054 ;--------------------------------------------------------
                      00055 ; initialized data
                      00056 ;--------------------------------------------------------
                      00057 ;--------------------------------------------------------
                      00058 ; overlayable items in internal ram 
                      00059 ;--------------------------------------------------------
                      00060 ;       udata_ovr
                      00061 ;--------------------------------------------------------
                      00062 ; code
                      00063 ;--------------------------------------------------------
                      00064 code__divulong  code
                      00065 ;***
                      00066 ;  pBlock Stats: dbName = C
                      00067 ;***
                      00068 ;entry:  __divulong     ;Function start
                      00069 ; 2 exit points
                      00070 ;has an exit
                      00071 ;23 compiler assigned registers:
                      00072 ;   r0x1000
                      00073 ;   STK00
                      00074 ;   r0x1001
                      00075 ;   STK01
                      00076 ;   r0x1002
                      00077 ;   STK02
                      00078 ;   r0x1003
                      00079 ;   STK03
                      00080 ;   r0x1004
                      00081 ;   STK04
                      00082 ;   r0x1005
                      00083 ;   STK05
                      00084 ;   r0x1006
                      00085 ;   STK06
                      00086 ;   r0x1007
                      00087 ;   r0x1008
                      00088 ;   r0x1009
                      00089 ;   r0x100A
                      00090 ;   r0x100B
                      00091 ;   r0x100C
                      00092 ;   r0x100D
                      00093 ;   r0x100E
                      00094 ;   r0x100F
                      00095 ;; Starting pCode block
                      00096 ;;[ICODE] ../libsdcc/_divulong.c:30:  _entry($12) :
                      00097 ;;[ICODE] ../libsdcc/_divulong.c:30:    proc __divulong [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int function ( unsigned-long-int fixed, unsigned-long-int fixed) fixed}
0000                  00098 __divulong      ;Function start
                      00099 ; 2 exit points
                      00100 ;;[ICODE] ../libsdcc/_divulong.c:30: iTemp0 [k2 lr3:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_a_1_1}[r0x1000 r0x1001 r0x1002 r0x1003 ] = recv __divulong [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int function ( unsigned-long-int fixed, unsigned-long-int fixed) fixed}
                      00101 ;       .line   30; "../libsdcc/_divulong.c"    _divulong (unsigned long a, unsigned long b)
0000   5600           00102         MOVRA   r0x1000
0001   5800           00103         MOVAR   STK00
0002   5600           00104         MOVRA   r0x1001
0003   5800           00105         MOVAR   STK01
0004   5600           00106         MOVRA   r0x1002
0005   5800           00107         MOVAR   STK02
0006   5600           00108         MOVRA   r0x1003
                      00109 ;;[ICODE] ../libsdcc/_divulong.c:30: iTemp1 [k4 lr4:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ] = recv __divulong [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int function ( unsigned-long-int fixed, unsigned-long-int fixed) fixed}
0007   5800           00110         MOVAR   STK03
0008   5600           00111         MOVRA   r0x1004
0009   5800           00112         MOVAR   STK04
000A   5600           00113         MOVRA   r0x1005
000B   5800           00114         MOVAR   STK05
000C   5600           00115         MOVRA   r0x1006
000D   5800           00116         MOVAR   STK06
000E   5600           00117         MOVRA   r0x1007
                      00118 ;;[ICODE] ../libsdcc/_divulong.c:32:    iTemp2 [k6 lr5:34 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_result_1_2}[r0x1008 r0x1009 r0x100A r0x100B ] := 0x0 {unsigned-long-int literal}
                      00119 ;       .line   32; "../libsdcc/_divulong.c"    unsigned long result = 0;
000F   7600           00120         CLRR    r0x1008
0010   7600           00121         CLRR    r0x1009
0011   7600           00122         CLRR    r0x100A
0012   7600           00123         CLRR    r0x100B
                      00124 ;;[ICODE] ../libsdcc/_divulong.c:33:    iTemp3 [k8 lr6:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_mask_1_2}[r0x100C r0x100D r0x100E r0x100F ] := 0x1 {unsigned-long-int literal}
                      00125 ;       .line   33; "../libsdcc/_divulong.c"    unsigned long mask = 0x01;
0013   3C01           00126         MOVAI   0x01
0014   5600           00127         MOVRA   r0x100C
0015   7600           00128         CLRR    r0x100D
0016   7600           00129         CLRR    r0x100E
0017   7600           00130         CLRR    r0x100F
                      00131 ;;[ICODE] ../libsdcc/_divulong.c:36:    if iTemp1 [k4 lr4:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ] != 0 goto _whilecontinue_0($3)
                      00132 ;       .line   36; "../libsdcc/_divulong.c"    if (!b) return (unsigned long)-1;
0018   5800           00133         MOVAR   r0x1007
0019   5C00           00134         ORAR    r0x1006
001A   5C00           00135         ORAR    r0x1005
001B   5C00           00136         ORAR    r0x1004
001C   E5B7           00137         JBSET   STATUS,2
001D   A000           00138         GOTO    _00107_DS_
                      00139 ;;[ICODE] ../libsdcc/_divulong.c:36:    ret 0xffffffff {unsigned-long-int literal}
001E   3CFF           00140         MOVAI   0xff
001F   5600           00141         MOVRA   STK02
0020   3CFF           00142         MOVAI   0xff
0021   5600           00143         MOVRA   STK01
0022   3CFF           00144         MOVAI   0xff
0023   5600           00145         MOVRA   STK00
0024   3CFF           00146         MOVAI   0xff
0025   A000           00147         GOTO    _00115_DS_
                      00148 ;;[ICODE] ../libsdcc/_divulong.c:40:  _whilecontinue_0($3) :
                      00149 ;;[ICODE] ../libsdcc/_divulong.c:40:    iTemp4 [k10 lr11:12 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register} = iTemp1 [k4 lr4:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ] & 0x80000000 {unsigned-long-int literal}
0026                  00150 _00107_DS_
                      00151 ;       .line   40; "../libsdcc/_divulong.c"    while (!(b & (1UL << (8*sizeof(unsigned long)-1)))) {
0026   FE00           00152         JBCLR   r0x1004,7
0027   A000           00153         GOTO    _00112_DS_
                      00154 ;;[ICODE] ../libsdcc/_divulong.c:40:    if iTemp4 [k10 lr11:12 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register} != 0 goto _whilecontinue_1($8)
                      00155 ;;[ICODE] ../libsdcc/_divulong.c:41:    iTemp1 [k4 lr4:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ] = iTemp1 [k4 lr4:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ] << 0x1 {const-unsigned-char literal}
                      00156 ;       .line   41; "../libsdcc/_divulong.c"    b <<= 1;
0028   D1B7           00157         BCLR    STATUS,0
0029   5200           00158         RLR     r0x1007
002A   5200           00159         RLR     r0x1006
002B   5200           00160         RLR     r0x1005
002C   5200           00161         RLR     r0x1004
                      00162 ;;[ICODE] ../libsdcc/_divulong.c:42:    iTemp3 [k8 lr6:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_mask_1_2}[r0x100C r0x100D r0x100E r0x100F ] = iTemp3 [k8 lr6:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_mask_1_2}[r0x100C r0x100D r0x100E r0x100F ] << 0x1 {const-unsigned-char literal}
                      00163 ;       .line   42; "../libsdcc/_divulong.c"    mask <<= 1;
002D   D1B7           00164         BCLR    STATUS,0
002E   5200           00165         RLR     r0x100C
002F   5200           00166         RLR     r0x100D
0030   5200           00167         RLR     r0x100E
0031   5200           00168         RLR     r0x100F
                      00169 ;;[ICODE] ../libsdcc/_divulong.c:42:     goto _whilecontinue_0($3)
0032   A000           00170         GOTO    _00107_DS_
                      00171 ;;[ICODE] ../libsdcc/_divulong.c:47:  _whilecontinue_1($8) :
                      00172 ;;[ICODE] ../libsdcc/_divulong.c:47:    if iTemp3 [k8 lr6:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_mask_1_2}[r0x100C r0x100D r0x100E r0x100F ] == 0 goto _whilebreak_1($10)
0033                  00173 _00112_DS_
                      00174 ;       .line   47; "../libsdcc/_divulong.c"    while (mask) {
0033   5800           00175         MOVAR   r0x100C
0034   5C00           00176         ORAR    r0x100D
0035   5C00           00177         ORAR    r0x100E
0036   5C00           00178         ORAR    r0x100F
0037   F5B7           00179         JBCLR   STATUS,2
0038   A000           00180         GOTO    _00114_DS_
                      00181 ;;[ICODE] ../libsdcc/_divulong.c:48:    iTemp7 [k13 lr21:22 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} = iTemp0 [k2 lr3:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_a_1_1}[r0x1000 r0x1001 r0x1002 r0x1003 ] < iTemp1 [k4 lr4:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ]
                      00182 ;       .line   48; "../libsdcc/_divulong.c"    if (a >= b) {
0039   5800           00183         MOVAR   r0x1004
003A   4800           00184         RSUBAR  r0x1000
003B   E5B7           00185         JBSET   STATUS,2
003C   A000           00186         GOTO    _00129_DS_
003D   5800           00187         MOVAR   r0x1005
003E   4800           00188         RSUBAR  r0x1001
003F   E5B7           00189         JBSET   STATUS,2
0040   A000           00190         GOTO    _00129_DS_
0041   5800           00191         MOVAR   r0x1006
0042   4800           00192         RSUBAR  r0x1002
0043   E5B7           00193         JBSET   STATUS,2
0044   A000           00194         GOTO    _00129_DS_
0045   5800           00195         MOVAR   r0x1007
0046   4800           00196         RSUBAR  r0x1003
0047                  00197 _00129_DS_
0047   E1B7           00198         JBSET   STATUS,0
0048   A000           00199         GOTO    _00111_DS_
                      00200 ;;genSkipc:3246: created from rifx:0xbfdf6930
                      00201 ;;[ICODE] ../libsdcc/_divulong.c:48:    if iTemp7 [k13 lr21:22 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} != 0 goto _iffalse_1($7)
                      00202 ;;[ICODE] ../libsdcc/_divulong.c:49:    iTemp2 [k6 lr5:34 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_result_1_2}[r0x1008 r0x1009 r0x100A r0x100B ] = iTemp2 [k6 lr5:34 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_result_1_2}[r0x1008 r0x1009 r0x100A r0x100B ] + iTemp3 [k8 lr6:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_mask_1_2}[r0x100C r0x100D r0x100E r0x100F ]
                      00203 ;       .line   49; "../libsdcc/_divulong.c"    result += mask;
0049   5800           00204         MOVAR   r0x100C
004A   7E00           00205         ADDRA   r0x1008
004B   5800           00206         MOVAR   r0x100D
004C   F1B7           00207         JBCLR   STATUS,0
004D   6000           00208         JZAR    r0x100D
004E   7E00           00209         ADDRA   r0x1009
004F   5800           00210         MOVAR   r0x100E
0050   F1B7           00211         JBCLR   STATUS,0
0051   6000           00212         JZAR    r0x100E
0052   7E00           00213         ADDRA   r0x100A
0053   5800           00214         MOVAR   r0x100F
0054   F1B7           00215         JBCLR   STATUS,0
0055   6000           00216         JZAR    r0x100F
0056   7E00           00217         ADDRA   r0x100B
                      00218 ;;[ICODE] ../libsdcc/_divulong.c:50:    iTemp0 [k2 lr3:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_a_1_1}[r0x1000 r0x1001 r0x1002 r0x1003 ] = iTemp0 [k2 lr3:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_a_1_1}[r0x1000 r0x1001 r0x1002 r0x1003 ] - iTemp1 [k4 lr4:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ]
                      00219 ;       .line   50; "../libsdcc/_divulong.c"    a -= b;
0057   5800           00220         MOVAR   r0x1007
0058   4A00           00221         RSUBRA  r0x1003
0059   5800           00222         MOVAR   r0x1006
005A   E1B7           00223         JBSET   STATUS,0
005B   6000           00224         JZAR    r0x1006
005C   4A00           00225         RSUBRA  r0x1002
005D   5800           00226         MOVAR   r0x1005
005E   E1B7           00227         JBSET   STATUS,0
005F   6000           00228         JZAR    r0x1005
0060   4A00           00229         RSUBRA  r0x1001
0061   5800           00230         MOVAR   r0x1004
0062   E1B7           00231         JBSET   STATUS,0
0063   6000           00232         JZAR    r0x1004
0064   4A00           00233         RSUBRA  r0x1000
                      00234 ;;[ICODE] ../libsdcc/_divulong.c:50:  _iffalse_1($7) :
                      00235 ;;[ICODE] ../libsdcc/_divulong.c:52:    iTemp1 [k4 lr4:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ] = iTemp1 [k4 lr4:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ] >> 0x1 {const-unsigned-char literal}
                      00236 ;;shiftRight_Left2ResultLit:5278: shCount=1, size=4, sign=0, same=1, offr=0
0065                  00237 _00111_DS_
                      00238 ;       .line   52; "../libsdcc/_divulong.c"    b >>= 1;
0065   D1B7           00239         BCLR    STATUS,0
0066   4E00           00240         RRR     r0x1004
0067   4E00           00241         RRR     r0x1005
0068   4E00           00242         RRR     r0x1006
0069   4E00           00243         RRR     r0x1007
                      00244 ;;[ICODE] ../libsdcc/_divulong.c:53:    iTemp3 [k8 lr6:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_mask_1_2}[r0x100C r0x100D r0x100E r0x100F ] = iTemp3 [k8 lr6:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_mask_1_2}[r0x100C r0x100D r0x100E r0x100F ] >> 0x1 {const-unsigned-char literal}
                      00245 ;;shiftRight_Left2ResultLit:5278: shCount=1, size=4, sign=0, same=1, offr=0
                      00246 ;       .line   53; "../libsdcc/_divulong.c"    mask >>= 1;
006A   D1B7           00247         BCLR    STATUS,0
006B   4E00           00248         RRR     r0x100F
006C   4E00           00249         RRR     r0x100E
006D   4E00           00250         RRR     r0x100D
006E   4E00           00251         RRR     r0x100C
                      00252 ;;[ICODE] ../libsdcc/_divulong.c:53:     goto _whilecontinue_1($8)
006F   A000           00253         GOTO    _00112_DS_
                      00254 ;;[ICODE] ../libsdcc/_divulong.c:53:  _whilebreak_1($10) :
                      00255 ;;[ICODE] ../libsdcc/_divulong.c:56:    ret iTemp2 [k6 lr5:34 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_result_1_2}[r0x1008 r0x1009 r0x100A r0x100B ]
0070                  00256 _00114_DS_
                      00257 ;       .line   56; "../libsdcc/_divulong.c"    return result;
0070   5800           00258         MOVAR   r0x1008
0071   5600           00259         MOVRA   STK02
0072   5800           00260         MOVAR   r0x1009
0073   5600           00261         MOVRA   STK01
0074   5800           00262         MOVAR   r0x100A
0075   5600           00263         MOVRA   STK00
0076   5800           00264         MOVAR   r0x100B
                      00265 ;;[ICODE] ../libsdcc/_divulong.c:56:  _return($11) :
                      00266 ;;[ICODE] ../libsdcc/_divulong.c:56:    eproc __divulong [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int function ( unsigned-long-int fixed, unsigned-long-int fixed) fixed}
0077                  00267 _00115_DS_
0077   000C           00268         RETURN  
                      00269 ; exit point of __divulong
                      00270 
                      00271 
                      00272 ;       code size estimation:
                      00273 ;         120+    0 =   120 instructions (  240 byte)
                      00274 
                      00275         end
gpasm-1.7.0_beta1 (Jan 22 2015)_divulong.asm      2015-1-22  23:36:59          PAGE  2


SYMBOL TABLE
  LABEL                             VALUE

DKW0                              000001E6
DKW1                              000001E7
DKWP1                             000001CE
DKWP2                             000001D6
FSR                               000001B4
FSR0                              000001B4
FSR1                              000001B5
HIBYTE                            000001B3
INDF                              000001B0
INDF0                             000001B0
INDF1                             000001B1
INDF2                             000001B2
INDF3                             000001B9
INTE                              000001BA
INTF                              000001BB
IOP1                              000001C8
IOP2                              000001D0
KBCR                              000001D7
MCR                               000001B8
OEP1                              000001C9
OEP2                              000001D1
OPCR0                             000001E4
OPCR1                             000001E5
OSCM                              000001BC
PCL                               000001B6
PFLAG                             000001B7
PUP1                              000001CA
PUP2                              000001D2
STATUS                            000001B7
STK00                             00000000
STK01                             00000000
STK02                             00000000
STK03                             00000000
STK04                             00000000
STK05                             00000000
STK06                             00000000
T0CR                              000001D8
T0LATFH                           000001DC
T0LATFL                           000001DB
T0LATRH                           000001DE
T0LATRL                           000001DD
T0LOADH                           000001D9
T0LOADL                           000001DA
T1CR                              000001E0
T1DATA                            000001E1
T1LOAD                            000001E2
_00107_DS_                        00000026
_00111_DS_                        00000065
_00112_DS_                        00000033
_00114_DS_                        00000070
_00115_DS_                        00000077
_00129_DS_                        00000047
__33P78                           00000001
__divulong                        00000000
r0x1000                           00000003
r0x1001                           00000002
r0x1002                           00000001
r0x1003                           00000000
r0x1004                           00000007
r0x1005                           00000006
r0x1006                           00000005
r0x1007                           00000004
r0x1008                           00000008
r0x1009                           00000009
r0x100A                           0000000A
r0x100B                           0000000B
r0x100C                           0000000C
r0x100D                           0000000D
r0x100E                           0000000E
r0x100F                           0000000F
C                                 PFLAG,0
CLKS                              OSCM,2
DC                                PFLAG,1
DKWE                              DKW0,7
GIE                               MCR,7
HFEN                              OSCM,0
INT0IE                            INTE,2
INT0IF                            INTF,2
INT1IE                            INTE,3
INT1IF                            INTF,3
IROS                              DKW0,6
IROT                              DKW0,5
ISEL0                             DKW0,0
ISEL1                             DKW0,1
KBIE                              INTE,7
KBIF                              INTF,7
LFEN                              OSCM,1
MINT11                            MCR,3
PD                                MCR,4
RSEL                              DKW0,2
STBH                              OSCM,4
STBL                              OSCM,5
T0IE                              INTE,0
T0IF                              INTF,0
T0RF                              INTF,6
T1IE                              INTE,1
T1IF                              INTF,1
TC0EN                             T0CR,7
TC1EN                             T1CR,7
TO                                MCR,5
WSEL0                             DKW0,4
WSEL1                             DKW0,3
Z                                 PFLAG,2

Errors   :     0
Warnings :     0 reported,     0 suppressed
Messages :     0 reported,     0 suppressed

