INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generic values...
WARNING:sim:192 - Xco Parameter changed from (coefficient_file,C:/Documents and
   Settings/DCP6/rom64x8sin.coe) to (coefficient_file,C:\Documents and
   Settings\DCP6\rom64x8sin.coe) during Recustomization.
Finished resolving generic values.
Generating IP...
WARNING:sim:89 - A core named <rom64x8sin> already exists in the output
   directory. Output products for this core may be overwritten.
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Partition Report
XST: Design Summary
Generating Implementation files.
Generating NGC file.
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'rom64x8sin'...
Generating metadata file...
Generating ISE project...
XCO file found: rom64x8sin.xco
XMDF file found: rom64x8sin_xmdf.tcl
Adding C:/Documents and Settings/DCP6/ipcore_dir/tmp/_cg/dist_mem_gen_readme.txt
-view all -origin_type imported
Adding C:/Documents and Settings/DCP6/ipcore_dir/tmp/_cg/rom64x8sin.asy -view
all -origin_type imported
Adding C:/Documents and Settings/DCP6/ipcore_dir/tmp/_cg/rom64x8sin.ngc -view
all -origin_type created
Checking file "C:/Documents and Settings/DCP6/ipcore_dir/tmp/_cg/rom64x8sin.ngc"
for project device match ...
File "C:/Documents and Settings/DCP6/ipcore_dir/tmp/_cg/rom64x8sin.ngc" device
information matches project device.
Adding C:/Documents and Settings/DCP6/ipcore_dir/tmp/_cg/rom64x8sin.sym -view
all -origin_type imported
Adding C:/Documents and Settings/DCP6/ipcore_dir/tmp/_cg/rom64x8sin.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file "C:/Documents and
   Settings/DCP6/ipcore_dir/tmp/_cg/rom64x8sin.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding C:/Documents and Settings/DCP6/ipcore_dir/tmp/_cg/rom64x8sin.veo -view
all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/rom64x8sin"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'rom64x8sin'.
