
---------- Begin Simulation Statistics ----------
host_inst_rate                                 304566                       # Simulator instruction rate (inst/s)
host_mem_usage                                 307252                       # Number of bytes of host memory used
host_seconds                                    65.67                       # Real time elapsed on the host
host_tick_rate                              521200804                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.034226                       # Number of seconds simulated
sim_ticks                                 34225959500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5451478                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 35611.091345                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 30983.447000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                5007393                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    15814351500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.081461                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               444085                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            120186                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  10035507500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.059415                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          323899                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1474218                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 63471.598332                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 62807.313402                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1254728                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   13931381118                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.148886                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              219490                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            78489                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   8855893997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.095645                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         141001                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs         3500                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 49416.177431                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  16.557392                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           15251                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs         3500                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    753646122                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6925696                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 44826.481736                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 40635.408684                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6262121                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     29745732618                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.095813                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                663575                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             198675                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  18891401497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.067127                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           464900                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996325                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.001578                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.237067                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -1.615511                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6925696                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 44826.481736                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 40635.408684                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6262121                       # number of overall hits
system.cpu.dcache.overall_miss_latency    29745732618                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.095813                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               663575                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            198675                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  18891401497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.067127                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          464900                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 384489                       # number of replacements
system.cpu.dcache.sampled_refs                 385513                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1019.429395                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6383090                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501890180000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   145160                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13247450                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14371.147850                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11413.930856                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13206077                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      594577500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.003123                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                41373                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              1195                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    458577500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.003033                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           40177                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 328.689258                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13247450                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14371.147850                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11413.930856                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13206077                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       594577500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.003123                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 41373                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               1195                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    458577500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.003033                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            40177                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.435650                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            223.052709                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13247450                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14371.147850                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11413.930856                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13206077                       # number of overall hits
system.cpu.icache.overall_miss_latency      594577500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.003123                       # miss rate for overall accesses
system.cpu.icache.overall_misses                41373                       # number of overall misses
system.cpu.icache.overall_mshr_hits              1195                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    458577500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.003033                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           40177                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  39947                       # number of replacements
system.cpu.icache.sampled_refs                  40178                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                223.052709                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13206077                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 127389.062536                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      6243592733                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 49012                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    64166                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     61604.239186                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 45956.561530                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         2975                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           3769625000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.953636                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      61191                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                       1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      2812082000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.953620                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 61190                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     361525                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       62604.244584                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  46813.267731                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         242008                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             7482271500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.330591                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       119517                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                         8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        5594560000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.330566                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  119508                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   81377                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    61237.173894                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 45539.949863                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          4983297500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     81377                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     3705904500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                81377                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   145160                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       145160                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.981707                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      425691                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        62265.624654                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   46523.160190                       # average overall mshr miss latency
system.l2.demand_hits                          244983                       # number of demand (read+write) hits
system.l2.demand_miss_latency             11251896500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.424505                       # miss rate for demand accesses
system.l2.demand_misses                        180708                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                          9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         8406642000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.424482                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   180698                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.416362                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.259887                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   6821.671075                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4257.991637                       # Average occupied blocks per context
system.l2.overall_accesses                     425691                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       62265.624654                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  63777.087341                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         244983                       # number of overall hits
system.l2.overall_miss_latency            11251896500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.424505                       # miss rate for overall accesses
system.l2.overall_misses                       180708                       # number of overall misses
system.l2.overall_mshr_hits                         9                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       14650234733                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.539617                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  229710                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.377112                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         18483                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher         2313                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        51398                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            49012                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit           73                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         170450                       # number of replacements
system.l2.sampled_refs                         181655                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      11079.662711                       # Cycle average of tags in use
system.l2.total_refs                           359987                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            66106                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2977476                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2924876                       # DTB hits
system.switch_cpus.dtb.data_misses              52600                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2262604                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2211989                       # DTB read hits
system.switch_cpus.dtb.read_misses              50615                       # DTB read misses
system.switch_cpus.dtb.write_accesses          714872                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              712887                       # DTB write hits
system.switch_cpus.dtb.write_misses              1985                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10052614                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10052602                       # ITB hits
system.switch_cpus.itb.fetch_misses                12                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 44931600                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2978102                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2373752                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      3212907                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect           15                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       284185                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      3216455                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        3801725                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS         176340                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1305010                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       324033                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     17048915                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.624145                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.526095                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     12838345     75.30%     75.30% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2051112     12.03%     87.33% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       789099      4.63%     91.96% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       409142      2.40%     94.36% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       283444      1.66%     96.02% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       142592      0.84%     96.86% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       132785      0.78%     97.64% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        78363      0.46%     98.10% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       324033      1.90%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     17048915                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10640987                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2359224                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3120555                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       283985                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10640987                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts     13369274                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.352031                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.352031                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      4658789                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          207                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       399266                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     28353895                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7141113                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      5160187                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1998839                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          642                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        88825                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4656541                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4501056                       # DTB hits
system.switch_cpus_1.dtb.data_misses           155485                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3741745                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3591041                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           150704                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        914796                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            910015                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            4781                       # DTB write misses
system.switch_cpus_1.fetch.Branches           3801725                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3194846                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8648916                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        76429                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             29575049                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        526354                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.161636                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3194846                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2550092                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.257426                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     19047754                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.552679                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.773697                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       13593749     71.37%     71.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         475998      2.50%     73.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         268057      1.41%     75.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         425376      2.23%     77.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        1307277      6.86%     84.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         253309      1.33%     85.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         256341      1.35%     87.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         488066      2.56%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1979581     10.39%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     19047754                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               4472564                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1994057                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop             1552707                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.648152                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4657531                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           914796                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        12918862                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14641163                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.730484                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         9437023                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.622490                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14863311                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       329541                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       2898638                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5777578                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       399528                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1877316                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     24790402                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3742735                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       397137                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     15244741                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       126174                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         6069                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1998839                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       165233                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       241217                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       112936                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses         1007                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        16074                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3418341                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores      1115982                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        16074                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        59494                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       270047                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.425164                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.425164                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu     10254222     65.56%     65.56% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult        48475      0.31%     65.87% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     65.87% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       231479      1.48%     67.35% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         7222      0.05%     67.39% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt       205528      1.31%     68.71% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult        19764      0.13%     68.83% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv        64811      0.41%     69.25% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     69.25% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      3869172     24.74%     93.98% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       941206      6.02%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15641879                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       146011                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.009335                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        25366     17.37%     17.37% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     17.37% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     17.37% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd            0      0.00%     17.37% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     17.37% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt          491      0.34%     17.71% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult           12      0.01%     17.72% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv        70466     48.26%     65.98% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     65.98% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        44698     30.61%     96.59% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         4978      3.41%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     19047754                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.821193                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.358940                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     11995092     62.97%     62.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2964892     15.57%     78.54% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1652914      8.68%     87.22% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1114123      5.85%     93.07% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       814206      4.27%     97.34% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       304133      1.60%     98.94% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       175550      0.92%     99.86% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        16751      0.09%     99.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        10093      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     19047754                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.665037                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         23237695                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15641879                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined     13072579                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        31284                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     11655124                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3194911                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3194846                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              65                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads      2470554                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       823533                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5777578                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1877316                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               23520318                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      3891455                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8004544                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       327306                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7455096                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       409563                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        11573                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     35296647                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     27371812                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     20330104                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      4931582                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1998839                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       770781                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     12325497                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      1941728                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 97317                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
