Reading OpenROAD database at '/home/thanh/NCO/runs/RUN_2025-03-05_08-05-37/42-openroad-repairantennas/1-diodeinsertion/counter.odb'…
Reading library file at '/home/thanh/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading library file at '/home/thanh/NCO/ram256x16/ram256x16_TT_1p8V_25C.lib'…
Reading macro library file at '/home/thanh/NCO/ram256x16/ram256x16_TT_1p8V_25C.lib'…
[WARNING STA-1140] /home/thanh/NCO/ram256x16/ram256x16_TT_1p8V_25C.lib line 1, library ram256x16_TT_1p8V_25C_lib already exists.
Reading design constraints file at '/home/thanh/NCO/counter.sdc'…
[INFO ORD-0030] Using 12 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       30
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   counter
Die area:                 ( 0 0 ) ( 550000 750000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     3030
Number of terminals:      70
Number of snets:          2
Number of nets:           262

[WARNING DRT-0418] Term mem_i0/addr0[3] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/addr0[4] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/addr0[7] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/clk1 has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[0] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[1] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[3] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[5] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[7] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[8] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[10] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[12] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[14] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[15] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/din0[0] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/din0[2] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/din0[5] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/din0[8] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/din0[10] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/din0[11] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/din0[13] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/din0[14] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/addr0[1] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/addr0[2] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/addr0[5] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/addr0[7] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/addr1[5] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/addr1[6] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/addr1[7] has no pins on routing grid
[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 60.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 18221.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 7544.
[INFO DRT-0033] via shape region query size = 3280.
[INFO DRT-0033] met2 shape region query size = 1982.
[INFO DRT-0033] via2 shape region query size = 2624.
[INFO DRT-0033] met3 shape region query size = 2104.
[INFO DRT-0033] via3 shape region query size = 2624.
[INFO DRT-0033] met4 shape region query size = 952.
[INFO DRT-0033] via4 shape region query size = 48.
[INFO DRT-0033] met5 shape region query size = 72.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 245 pins.
[INFO DRT-0081]   Complete 52 unique inst patterns.
[INFO DRT-0084]   Complete 244 groups.
#scanned instances     = 3030
#unique  instances     = 60
#stdCellGenAp          = 1302
#stdCellValidPlanarAp  = 32
#stdCellValidViaAp     = 856
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 467
#instTermValidViaApCnt = 0
#macroGenAp            = 230
#macroValidPlanarAp    = 198
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:01, memory = 146.60 (MB), peak = 146.60 (MB)

[INFO DRT-0157] Number of guides:     2248

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 79 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 108 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 547.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 545.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 346.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 173.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 82.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 975 vertical wires in 2 frboxes and 718 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 24 vertical wires in 2 frboxes and 123 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 166.27 (MB), peak = 170.78 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 166.27 (MB), peak = 170.78 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 216.41 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 231.54 (MB).
    Completing 30% with 15 violations.
    elapsed time = 00:00:00, memory = 216.26 (MB).
    Completing 40% with 15 violations.
    elapsed time = 00:00:00, memory = 238.92 (MB).
    Completing 50% with 15 violations.
    elapsed time = 00:00:00, memory = 234.53 (MB).
    Completing 60% with 28 violations.
    elapsed time = 00:00:00, memory = 243.36 (MB).
    Completing 70% with 28 violations.
    elapsed time = 00:00:00, memory = 249.03 (MB).
    Completing 80% with 47 violations.
    elapsed time = 00:00:00, memory = 253.86 (MB).
    Completing 90% with 47 violations.
    elapsed time = 00:00:00, memory = 261.46 (MB).
    Completing 100% with 53 violations.
    elapsed time = 00:00:00, memory = 255.54 (MB).
[INFO DRT-0199]   Number of violations = 56.
Viol/Layer         li1   met1   met2   met3   met4
Metal Spacing        1      4      1      7      1
Recheck              0      3      0      0      0
Short                0     32      3      0      4
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:01, memory = 605.57 (MB), peak = 605.57 (MB)
Total wire length = 31131 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 14850 um.
Total wire length on LAYER met2 = 12634 um.
Total wire length on LAYER met3 = 3052 um.
Total wire length on LAYER met4 = 593 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1868.
Up-via summary (total 1868):

-----------------------
 FR_MASTERSLICE       0
            li1     797
           met1     786
           met2     199
           met3      86
           met4       0
-----------------------
                   1868


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 56 violations.
    elapsed time = 00:00:00, memory = 616.39 (MB).
    Completing 20% with 56 violations.
    elapsed time = 00:00:00, memory = 617.42 (MB).
    Completing 30% with 45 violations.
    elapsed time = 00:00:00, memory = 618.19 (MB).
    Completing 40% with 45 violations.
    elapsed time = 00:00:00, memory = 618.19 (MB).
    Completing 50% with 45 violations.
    elapsed time = 00:00:00, memory = 618.19 (MB).
    Completing 60% with 41 violations.
    elapsed time = 00:00:00, memory = 627.85 (MB).
    Completing 70% with 41 violations.
    elapsed time = 00:00:00, memory = 628.36 (MB).
    Completing 80% with 31 violations.
    elapsed time = 00:00:00, memory = 628.36 (MB).
    Completing 90% with 31 violations.
    elapsed time = 00:00:00, memory = 635.45 (MB).
    Completing 100% with 21 violations.
    elapsed time = 00:00:01, memory = 628.41 (MB).
[INFO DRT-0199]   Number of violations = 21.
Viol/Layer        met1
Metal Spacing        2
Short               19
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:01, memory = 631.71 (MB), peak = 635.45 (MB)
Total wire length = 31059 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 14835 um.
Total wire length on LAYER met2 = 12663 um.
Total wire length on LAYER met3 = 3016 um.
Total wire length on LAYER met4 = 544 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1869.
Up-via summary (total 1869):

-----------------------
 FR_MASTERSLICE       0
            li1     797
           met1     790
           met2     197
           met3      85
           met4       0
-----------------------
                   1869


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 21 violations.
    elapsed time = 00:00:00, memory = 631.71 (MB).
    Completing 20% with 21 violations.
    elapsed time = 00:00:00, memory = 631.96 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:00, memory = 631.96 (MB).
    Completing 40% with 10 violations.
    elapsed time = 00:00:00, memory = 631.96 (MB).
    Completing 50% with 10 violations.
    elapsed time = 00:00:00, memory = 631.96 (MB).
    Completing 60% with 10 violations.
    elapsed time = 00:00:00, memory = 631.96 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:00, memory = 631.96 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:00, memory = 633.72 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:00, memory = 633.72 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:00, memory = 633.72 (MB).
[INFO DRT-0199]   Number of violations = 5.
Viol/Layer        met1
Metal Spacing        2
Short                3
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:00, memory = 633.72 (MB), peak = 640.86 (MB)
Total wire length = 31082 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 14871 um.
Total wire length on LAYER met2 = 12652 um.
Total wire length on LAYER met3 = 3014 um.
Total wire length on LAYER met4 = 542 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1853.
Up-via summary (total 1853):

-----------------------
 FR_MASTERSLICE       0
            li1     797
           met1     779
           met2     195
           met3      82
           met4       0
-----------------------
                   1853


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:00, memory = 633.72 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:00, memory = 633.72 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 633.72 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 633.72 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 633.72 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 633.72 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 633.72 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:00, memory = 633.72 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:00, memory = 634.24 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 634.50 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:00, memory = 634.50 (MB), peak = 640.86 (MB)
Total wire length = 31076 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 14859 um.
Total wire length on LAYER met2 = 12658 um.
Total wire length on LAYER met3 = 3015 um.
Total wire length on LAYER met4 = 542 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1863.
Up-via summary (total 1863):

-----------------------
 FR_MASTERSLICE       0
            li1     797
           met1     789
           met2     195
           met3      82
           met4       0
-----------------------
                   1863


[INFO DRT-0198] Complete detail routing.
Total wire length = 31076 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 14859 um.
Total wire length on LAYER met2 = 12658 um.
Total wire length on LAYER met3 = 3015 um.
Total wire length on LAYER met4 = 542 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1863.
Up-via summary (total 1863):

-----------------------
 FR_MASTERSLICE       0
            li1     797
           met1     789
           met2     195
           met3      82
           met4       0
-----------------------
                   1863


[INFO DRT-0267] cpu time = 00:00:33, elapsed time = 00:00:03, memory = 634.50 (MB), peak = 640.86 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
mem_i.* matched with mem_i1_89
mem_i.* matched with mem_i0
mem_i.* matched with mem_i1
mem_i.* matched with mem_i0_88
Updating metrics…
Cell type report:                       Count       Area
  Macro                                     2  247030.69
  Fill cell                               962    3610.96
  Tap cell                               1530    1914.34
  Antenna cell                            355     888.35
  Clock buffer                              6     132.63
  Timing Repair Buffer                     87     437.92
  Inverter                                 26      97.59
  Clock inverter                            2      26.28
  Sequential cell                          25     655.63
  Multi-Input combinational cell           35     302.79
  Total                                  3030  255097.17
Writing OpenROAD database to '/home/thanh/NCO/runs/RUN_2025-03-05_08-05-37/44-openroad-detailedrouting/counter.odb'…
Writing netlist to '/home/thanh/NCO/runs/RUN_2025-03-05_08-05-37/44-openroad-detailedrouting/counter.nl.v'…
Writing powered netlist to '/home/thanh/NCO/runs/RUN_2025-03-05_08-05-37/44-openroad-detailedrouting/counter.pnl.v'…
Writing layout to '/home/thanh/NCO/runs/RUN_2025-03-05_08-05-37/44-openroad-detailedrouting/counter.def'…
Writing timing constraints to '/home/thanh/NCO/runs/RUN_2025-03-05_08-05-37/44-openroad-detailedrouting/counter.sdc'…
