// Licensed under the Apache-2.0 license.
//
// generated by registers_generator with caliptra-ss repo at fb99e5f5aadf5685badae3ea453e72b55be9328c
//
#[allow(unused_imports)]
use tock_registers::interfaces::{Readable, Writeable};
pub trait AxicdmaPeripheral {
    fn set_dma_ram(&mut self, _ram: std::rc::Rc<std::cell::RefCell<caliptra_emu_bus::Ram>>) {}
    fn set_dma_rom_sram(&mut self, _ram: std::rc::Rc<std::cell::RefCell<caliptra_emu_bus::Ram>>) {}
    fn register_event_channels(
        &mut self,
        _events_to_caliptra: std::sync::mpsc::Sender<caliptra_emu_bus::Event>,
        _events_from_caliptra: std::sync::mpsc::Receiver<caliptra_emu_bus::Event>,
        _events_to_mcu: std::sync::mpsc::Sender<caliptra_emu_bus::Event>,
        _events_from_mcu: std::sync::mpsc::Receiver<caliptra_emu_bus::Event>,
    ) {
    }
    fn poll(&mut self) {}
    fn warm_reset(&mut self) {}
    fn update_reset(&mut self) {}
    fn read_axicdma_control(
        &mut self,
    ) -> caliptra_emu_bus::ReadWriteRegister<
        u32,
        registers_generated::axicdma::bits::AxicdmaControl::Register,
    > {
        caliptra_emu_bus::ReadWriteRegister::new(0)
    }
    fn write_axicdma_control(
        &mut self,
        _val: caliptra_emu_bus::ReadWriteRegister<
            u32,
            registers_generated::axicdma::bits::AxicdmaControl::Register,
        >,
    ) {
    }
    fn read_axicdma_status(
        &mut self,
    ) -> caliptra_emu_bus::ReadWriteRegister<
        u32,
        registers_generated::axicdma::bits::AxicdmaStatus::Register,
    > {
        caliptra_emu_bus::ReadWriteRegister::new(0)
    }
    fn write_axicdma_status(
        &mut self,
        _val: caliptra_emu_bus::ReadWriteRegister<
            u32,
            registers_generated::axicdma::bits::AxicdmaStatus::Register,
        >,
    ) {
    }
    fn read_axicdma_src_addr(&mut self) -> caliptra_emu_types::RvData {
        0
    }
    fn write_axicdma_src_addr(&mut self, _val: caliptra_emu_types::RvData) {}
    fn read_axicdma_src_addr_msb(&mut self) -> caliptra_emu_types::RvData {
        0
    }
    fn write_axicdma_src_addr_msb(&mut self, _val: caliptra_emu_types::RvData) {}
    fn read_axicdma_dst_addr(&mut self) -> caliptra_emu_types::RvData {
        0
    }
    fn write_axicdma_dst_addr(&mut self, _val: caliptra_emu_types::RvData) {}
    fn read_axicdma_dst_addr_msb(&mut self) -> caliptra_emu_types::RvData {
        0
    }
    fn write_axicdma_dst_addr_msb(&mut self, _val: caliptra_emu_types::RvData) {}
    fn read_axicdma_bytes_to_transfer(
        &mut self,
    ) -> caliptra_emu_bus::ReadWriteRegister<
        u32,
        registers_generated::axicdma::bits::AxicdmaBytesToTransfer::Register,
    > {
        caliptra_emu_bus::ReadWriteRegister::new(0)
    }
    fn write_axicdma_bytes_to_transfer(
        &mut self,
        _val: caliptra_emu_bus::ReadWriteRegister<
            u32,
            registers_generated::axicdma::bits::AxicdmaBytesToTransfer::Register,
        >,
    ) {
    }
}
pub struct AxicdmaBus {
    pub periph: Box<dyn AxicdmaPeripheral>,
}
impl caliptra_emu_bus::Bus for AxicdmaBus {
    fn read(
        &mut self,
        size: caliptra_emu_types::RvSize,
        addr: caliptra_emu_types::RvAddr,
    ) -> Result<caliptra_emu_types::RvData, caliptra_emu_bus::BusError> {
        if addr & 0x3 != 0 || size != caliptra_emu_types::RvSize::Word {
            return Err(caliptra_emu_bus::BusError::LoadAddrMisaligned);
        }
        match addr {
            0..4 => Ok(caliptra_emu_types::RvData::from(
                self.periph.read_axicdma_control().reg.get(),
            )),
            4..8 => Ok(caliptra_emu_types::RvData::from(
                self.periph.read_axicdma_status().reg.get(),
            )),
            0x18..0x1c => Ok(self.periph.read_axicdma_src_addr()),
            0x1c..0x20 => Ok(self.periph.read_axicdma_src_addr_msb()),
            0x20..0x24 => Ok(self.periph.read_axicdma_dst_addr()),
            0x24..0x28 => Ok(self.periph.read_axicdma_dst_addr_msb()),
            0x28..0x2c => Ok(caliptra_emu_types::RvData::from(
                self.periph.read_axicdma_bytes_to_transfer().reg.get(),
            )),
            _ => Err(caliptra_emu_bus::BusError::LoadAccessFault),
        }
    }
    fn write(
        &mut self,
        size: caliptra_emu_types::RvSize,
        addr: caliptra_emu_types::RvAddr,
        val: caliptra_emu_types::RvData,
    ) -> Result<(), caliptra_emu_bus::BusError> {
        if addr & 0x3 != 0 || size != caliptra_emu_types::RvSize::Word {
            return Err(caliptra_emu_bus::BusError::StoreAddrMisaligned);
        }
        match addr {
            0..4 => {
                self.periph
                    .write_axicdma_control(caliptra_emu_bus::ReadWriteRegister::new(val));
                Ok(())
            }
            4..8 => {
                self.periph
                    .write_axicdma_status(caliptra_emu_bus::ReadWriteRegister::new(val));
                Ok(())
            }
            0x18..0x1c => {
                self.periph.write_axicdma_src_addr(val);
                Ok(())
            }
            0x1c..0x20 => {
                self.periph.write_axicdma_src_addr_msb(val);
                Ok(())
            }
            0x20..0x24 => {
                self.periph.write_axicdma_dst_addr(val);
                Ok(())
            }
            0x24..0x28 => {
                self.periph.write_axicdma_dst_addr_msb(val);
                Ok(())
            }
            0x28..0x2c => {
                self.periph
                    .write_axicdma_bytes_to_transfer(caliptra_emu_bus::ReadWriteRegister::new(val));
                Ok(())
            }
            _ => Err(caliptra_emu_bus::BusError::StoreAccessFault),
        }
    }
    fn poll(&mut self) {
        self.periph.poll();
    }
    fn warm_reset(&mut self) {
        self.periph.warm_reset();
    }
    fn update_reset(&mut self) {
        self.periph.update_reset();
    }
}
