<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::RISCV Namespace Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="namespacellvm_1_1RISCV.html">RISCV</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">llvm::RISCV Namespace Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1RISCV_1_1CPUInfo.html">CPUInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1RISCV_1_1RISCVMaskedPseudoInfo.html">RISCVMaskedPseudoInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1RISCV_1_1VLEPseudo.html">VLEPseudo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1RISCV_1_1VLSEGPseudo.html">VLSEGPseudo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1RISCV_1_1VLX__VSXPseudo.html">VLX_VSXPseudo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1RISCV_1_1VLXSEGPseudo.html">VLXSEGPseudo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1RISCV_1_1VSEPseudo.html">VSEPseudo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1RISCV_1_1VSSEGPseudo.html">VSSEGPseudo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1RISCV_1_1VSXSEGPseudo.html">VSXSEGPseudo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:aaa2070c4034bc7a1f1ca0cb519379372"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCV.html#aaa2070c4034bc7a1f1ca0cb519379372">CPUKind</a> : unsigned </td></tr>
<tr class="separator:aaa2070c4034bc7a1f1ca0cb519379372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31a39f52d66a5973e6b2a499fc567149"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149">Fixups</a> { <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a1ebb3c0abab31295b4d2eb846560a7bb">fixup_riscv_hi20</a> = FirstTargetFixupKind, 
<a class="el" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a8a2e61994b3021df5ad535363254b705">fixup_riscv_lo12_i</a>, 
<a class="el" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149ab67201b0aad523fe1a9cdcfa3996cd8a">fixup_riscv_lo12_s</a>, 
<a class="el" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149ad37e08bb2772b97fd5c82cc64b92b8c9">fixup_riscv_pcrel_hi20</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a25f04a3aac7dcd8105cd6199add50589">fixup_riscv_pcrel_lo12_i</a>, 
<a class="el" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a352fb7bc558f75c5d77993daf797ea1c">fixup_riscv_pcrel_lo12_s</a>, 
<a class="el" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a4ff796b91dfd8a1d885eed8bf90d7cf7">fixup_riscv_got_hi20</a>, 
<a class="el" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a2f31aaf6d6645f72b9b48260e7297112">fixup_riscv_tprel_hi20</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a649d0d8789e34184b131eec00e540e39">fixup_riscv_tprel_lo12_i</a>, 
<a class="el" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a0c02afb112894ac62bc5f4d4ce99f0ee">fixup_riscv_tprel_lo12_s</a>, 
<a class="el" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a8a4b86f25fcb0c3c748f0e70066b9f7a">fixup_riscv_tprel_add</a>, 
<a class="el" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a13b9024d713be1b06a31431a40316038">fixup_riscv_tls_got_hi20</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a1dcfb88aadd66136c03e2620a6ff91dd">fixup_riscv_tls_gd_hi20</a>, 
<a class="el" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149af5d53b8db9782487831bb12e66c9061c">fixup_riscv_jal</a>, 
<a class="el" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149ad266f94de8002bb828840b8f22972ea8">fixup_riscv_branch</a>, 
<a class="el" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a9f4ce31fb99c4613c6f173ce268f9725">fixup_riscv_rvc_jump</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149ad0ebbd5ab44960cdc83796e80006aaaa">fixup_riscv_rvc_branch</a>, 
<a class="el" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a88ebf98dfcb9792c5ff93e1aaeae2795">fixup_riscv_call</a>, 
<a class="el" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a173779bb566468845e601a108fdd0ad4">fixup_riscv_call_plt</a>, 
<a class="el" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a3a04590e7d054034a15f0c7c64180129">fixup_riscv_relax</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a63305955ac569a08596601f41364158c">fixup_riscv_align</a>, 
<a class="el" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a180115a41e3e6e49c8d07c8cce89c814">fixup_riscv_set_8</a>, 
<a class="el" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a2d30b8b036043c85012ffdc4ebb51e85">fixup_riscv_add_8</a>, 
<a class="el" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a18cbe5e66afff972197923f534b1b4ee">fixup_riscv_sub_8</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a70932ae12477dbfa0d0b7ae2ee5471f9">fixup_riscv_set_16</a>, 
<a class="el" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a0d4dc4de3d6efc81eb9a466b8370e5f4">fixup_riscv_add_16</a>, 
<a class="el" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a140199ee56267fe30ab746bf20a3f2f9">fixup_riscv_sub_16</a>, 
<a class="el" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a4afa68417d1095001d58c046152cb162">fixup_riscv_set_32</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a8d36b194f21b25c206543c9b53523ffd">fixup_riscv_add_32</a>, 
<a class="el" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149af2ecca7e32326c4f88526a7a97b29ab0">fixup_riscv_sub_32</a>, 
<a class="el" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a8e34f8b0e392a0a37b0c9ce63a7d9025">fixup_riscv_add_64</a>, 
<a class="el" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a58047ada561d6827f66db1b92de1e8c4">fixup_riscv_sub_64</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a81d9103405a4da355ac400ec51fd5052">fixup_riscv_set_6b</a>, 
<a class="el" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a076fe8d215348fe6746af59533034c15">fixup_riscv_sub_6b</a>, 
<a class="el" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a012738aab307f8753a834e12a5551890">fixup_riscv_invalid</a>, 
<a class="el" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a8a051219a274fe1213d1b7c3512d3a31">NumTargetFixupKinds</a> = fixup_riscv_invalid - FirstTargetFixupKind
<br />
 }</td></tr>
<tr class="separator:a31a39f52d66a5973e6b2a499fc567149"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ad203fde1c84efcd4ea83f86342bdd859"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCV.html#ad203fde1c84efcd4ea83f86342bdd859">checkCPUKind</a> (<a class="el" href="namespacellvm_1_1RISCV.html#aaa2070c4034bc7a1f1ca0cb519379372">CPUKind</a> Kind, bool IsRV64)</td></tr>
<tr class="separator:ad203fde1c84efcd4ea83f86342bdd859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7291f45ed53e891bcc7fbb534e99cc7"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCV.html#ac7291f45ed53e891bcc7fbb534e99cc7">checkTuneCPUKind</a> (<a class="el" href="namespacellvm_1_1RISCV.html#aaa2070c4034bc7a1f1ca0cb519379372">CPUKind</a> Kind, bool IsRV64)</td></tr>
<tr class="separator:ac7291f45ed53e891bcc7fbb534e99cc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3161383ed9d0b004900e3645b2dc354"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm_1_1RISCV.html#aaa2070c4034bc7a1f1ca0cb519379372">CPUKind</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCV.html#af3161383ed9d0b004900e3645b2dc354">parseCPUKind</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> CPU)</td></tr>
<tr class="separator:af3161383ed9d0b004900e3645b2dc354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3b189088be90e2d1795c79ee5e71936"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm_1_1RISCV.html#aaa2070c4034bc7a1f1ca0cb519379372">CPUKind</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCV.html#ab3b189088be90e2d1795c79ee5e71936">parseTuneCPUKind</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> CPU, bool IsRV64)</td></tr>
<tr class="separator:ab3b189088be90e2d1795c79ee5e71936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1a88282ee75c6ad620fe96960537028"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCV.html#aa1a88282ee75c6ad620fe96960537028">getMArchFromMcpu</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> CPU)</td></tr>
<tr class="separator:aa1a88282ee75c6ad620fe96960537028"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd8d3d290c7ac7666992f0627e1dcd54"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCV.html#afd8d3d290c7ac7666992f0627e1dcd54">fillValidCPUArchList</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> &gt; &amp;Values, bool IsRV64)</td></tr>
<tr class="memdesc:afd8d3d290c7ac7666992f0627e1dcd54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Provide a list of valid CPU names.  <a href="namespacellvm_1_1RISCV.html#afd8d3d290c7ac7666992f0627e1dcd54">More...</a><br /></td></tr>
<tr class="separator:afd8d3d290c7ac7666992f0627e1dcd54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20e7f16bbf306ee55f72ae32f116fc5f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCV.html#a20e7f16bbf306ee55f72ae32f116fc5f">fillValidTuneCPUArchList</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> &gt; &amp;Values, bool IsRV64)</td></tr>
<tr class="separator:a20e7f16bbf306ee55f72ae32f116fc5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af993e78cea1ef47e914292dbd88a6624"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCV.html#af993e78cea1ef47e914292dbd88a6624">getCPUFeaturesExceptStdExt</a> (<a class="el" href="namespacellvm_1_1RISCV.html#aaa2070c4034bc7a1f1ca0cb519379372">CPUKind</a> Kind, std::vector&lt; <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> &gt; &amp;Features)</td></tr>
<tr class="separator:af993e78cea1ef47e914292dbd88a6624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf3e6f05d9999d2e965b5c91e4718f2e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCV.html#aaf3e6f05d9999d2e965b5c91e4718f2e">isX18ReservedByDefault</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Triple.html">Triple</a> &amp;TT)</td></tr>
<tr class="separator:aaf3e6f05d9999d2e965b5c91e4718f2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaa537d3be44e44a119396b1863de3b8"><td class="memItemLeft" align="right" valign="top">static std::pair&lt; <a class="el" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>, <a class="el" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCV.html#afaa537d3be44e44a119396b1863de3b8">getRelocPairForSize</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Size)</td></tr>
<tr class="separator:afaa537d3be44e44a119396b1863de3b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d2804abd6f70b42903e97766ce54ee3"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCV.html#a9d2804abd6f70b42903e97766ce54ee3">isSEXT_W</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a9d2804abd6f70b42903e97766ce54ee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa6c51f690f0a95e771c11095b02823c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCV.html#afa6c51f690f0a95e771c11095b02823c">isZEXT_W</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:afa6c51f690f0a95e771c11095b02823c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc53a23e88a83f8d90e5621ecfe053ef"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCV.html#acc53a23e88a83f8d90e5621ecfe053ef">isZEXT_B</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:acc53a23e88a83f8d90e5621ecfe053ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad821f506ad146f3ed222dbdeb8c3ca06"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCV.html#ad821f506ad146f3ed222dbdeb8c3ca06">isRVVSpill</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:ad821f506ad146f3ed222dbdeb8c3ca06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac52462418d5d0479433a71035f2a2266"><td class="memItemLeft" align="right" valign="top">std::optional&lt; std::pair&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCV.html#ac52462418d5d0479433a71035f2a2266">isRVVSpillForZvlsseg</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode)</td></tr>
<tr class="separator:ac52462418d5d0479433a71035f2a2266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab168f2f439a9450cdc1525d381d4d6ea"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCV.html#ab168f2f439a9450cdc1525d381d4d6ea">isFaultFirstLoad</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:ab168f2f439a9450cdc1525d381d4d6ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58f11d94b76de44eca2fcb192ce3b16c"><td class="memItemLeft" align="right" valign="top">int16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCV.html#a58f11d94b76de44eca2fcb192ce3b16c">getNamedOperandIdx</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode, <a class="el" href="classuint16__t.html">uint16_t</a> NamedIndex)</td></tr>
<tr class="separator:a58f11d94b76de44eca2fcb192ce3b16c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cfc09d31eaed5d0ca0725d09e044b47"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCV.html#a1cfc09d31eaed5d0ca0725d09e044b47">hasEqualFRM</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI1, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI2)</td></tr>
<tr class="separator:a1cfc09d31eaed5d0ca0725d09e044b47"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ad53ed145f88b1e1c966ff68df9029e7f"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCV.html#ad53ed145f88b1e1c966ff68df9029e7f">RVVBitsPerBlock</a> = 64</td></tr>
<tr class="separator:ad53ed145f88b1e1c966ff68df9029e7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae746649c43bf0f652d04addefd39a55e"><td class="memItemLeft" align="right" valign="top">static constexpr int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCV.html#ae746649c43bf0f652d04addefd39a55e">VLMaxSentinel</a> = -1LL</td></tr>
<tr class="separator:ae746649c43bf0f652d04addefd39a55e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50ef78502df206457f77d2151fdbaa45"><td class="memItemLeft" align="right" valign="top">constexpr <a class="el" href="structllvm_1_1RISCV_1_1CPUInfo.html">CPUInfo</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCV.html#a50ef78502df206457f77d2151fdbaa45">RISCVCPUInfo</a> []</td></tr>
<tr class="separator:a50ef78502df206457f77d2151fdbaa45"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="aaa2070c4034bc7a1f1ca0cb519379372"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa2070c4034bc7a1f1ca0cb519379372">&#9670;&nbsp;</a></span>CPUKind</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacellvm_1_1RISCV.html#aaa2070c4034bc7a1f1ca0cb519379372">llvm::RISCV::CPUKind</a> : <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVTargetParser_8h_source.html#l00029">29</a> of file <a class="el" href="RISCVTargetParser_8h_source.html">RISCVTargetParser.h</a>.</p>

</div>
</div>
<a id="a31a39f52d66a5973e6b2a499fc567149"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31a39f52d66a5973e6b2a499fc567149">&#9670;&nbsp;</a></span>Fixups</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149">llvm::RISCV::Fixups</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149a1ebb3c0abab31295b4d2eb846560a7bb"></a>fixup_riscv_hi20&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149a8a2e61994b3021df5ad535363254b705"></a>fixup_riscv_lo12_i&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149ab67201b0aad523fe1a9cdcfa3996cd8a"></a>fixup_riscv_lo12_s&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149ad37e08bb2772b97fd5c82cc64b92b8c9"></a>fixup_riscv_pcrel_hi20&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149a25f04a3aac7dcd8105cd6199add50589"></a>fixup_riscv_pcrel_lo12_i&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149a352fb7bc558f75c5d77993daf797ea1c"></a>fixup_riscv_pcrel_lo12_s&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149a4ff796b91dfd8a1d885eed8bf90d7cf7"></a>fixup_riscv_got_hi20&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149a2f31aaf6d6645f72b9b48260e7297112"></a>fixup_riscv_tprel_hi20&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149a649d0d8789e34184b131eec00e540e39"></a>fixup_riscv_tprel_lo12_i&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149a0c02afb112894ac62bc5f4d4ce99f0ee"></a>fixup_riscv_tprel_lo12_s&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149a8a4b86f25fcb0c3c748f0e70066b9f7a"></a>fixup_riscv_tprel_add&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149a13b9024d713be1b06a31431a40316038"></a>fixup_riscv_tls_got_hi20&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149a1dcfb88aadd66136c03e2620a6ff91dd"></a>fixup_riscv_tls_gd_hi20&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149af5d53b8db9782487831bb12e66c9061c"></a>fixup_riscv_jal&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149ad266f94de8002bb828840b8f22972ea8"></a>fixup_riscv_branch&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149a9f4ce31fb99c4613c6f173ce268f9725"></a>fixup_riscv_rvc_jump&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149ad0ebbd5ab44960cdc83796e80006aaaa"></a>fixup_riscv_rvc_branch&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149a88ebf98dfcb9792c5ff93e1aaeae2795"></a>fixup_riscv_call&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149a173779bb566468845e601a108fdd0ad4"></a>fixup_riscv_call_plt&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149a3a04590e7d054034a15f0c7c64180129"></a>fixup_riscv_relax&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149a63305955ac569a08596601f41364158c"></a>fixup_riscv_align&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149a180115a41e3e6e49c8d07c8cce89c814"></a>fixup_riscv_set_8&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149a2d30b8b036043c85012ffdc4ebb51e85"></a>fixup_riscv_add_8&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149a18cbe5e66afff972197923f534b1b4ee"></a>fixup_riscv_sub_8&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149a70932ae12477dbfa0d0b7ae2ee5471f9"></a>fixup_riscv_set_16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149a0d4dc4de3d6efc81eb9a466b8370e5f4"></a>fixup_riscv_add_16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149a140199ee56267fe30ab746bf20a3f2f9"></a>fixup_riscv_sub_16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149a4afa68417d1095001d58c046152cb162"></a>fixup_riscv_set_32&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149a8d36b194f21b25c206543c9b53523ffd"></a>fixup_riscv_add_32&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149af2ecca7e32326c4f88526a7a97b29ab0"></a>fixup_riscv_sub_32&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149a8e34f8b0e392a0a37b0c9ce63a7d9025"></a>fixup_riscv_add_64&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149a58047ada561d6827f66db1b92de1e8c4"></a>fixup_riscv_sub_64&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149a81d9103405a4da355ac400ec51fd5052"></a>fixup_riscv_set_6b&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149a076fe8d215348fe6746af59533034c15"></a>fixup_riscv_sub_6b&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149a012738aab307f8753a834e12a5551890"></a>fixup_riscv_invalid&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149a8a051219a274fe1213d1b7c3512d3a31"></a>NumTargetFixupKinds&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="RISCVFixupKinds_8h_source.html#l00018">18</a> of file <a class="el" href="RISCVFixupKinds_8h_source.html">RISCVFixupKinds.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ad203fde1c84efcd4ea83f86342bdd859"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad203fde1c84efcd4ea83f86342bdd859">&#9670;&nbsp;</a></span>checkCPUKind()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::RISCV::checkCPUKind </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1RISCV.html#aaa2070c4034bc7a1f1ca0cb519379372">CPUKind</a>&#160;</td>
          <td class="paramname"><em>Kind</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsRV64</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVTargetParser_8cpp_source.html#l00036">36</a> of file <a class="el" href="RISCVTargetParser_8cpp_source.html">RISCVTargetParser.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86Disassembler_8cpp_source.html#l01015">is64Bit()</a>, and <a class="el" href="RISCVTargetParser_8cpp_source.html#l00030">RISCVCPUInfo</a>.</p>

</div>
</div>
<a id="ac7291f45ed53e891bcc7fbb534e99cc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7291f45ed53e891bcc7fbb534e99cc7">&#9670;&nbsp;</a></span>checkTuneCPUKind()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::RISCV::checkTuneCPUKind </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1RISCV.html#aaa2070c4034bc7a1f1ca0cb519379372">CPUKind</a>&#160;</td>
          <td class="paramname"><em>Kind</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsRV64</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVTargetParser_8cpp_source.html#l00042">42</a> of file <a class="el" href="RISCVTargetParser_8cpp_source.html">RISCVTargetParser.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86Disassembler_8cpp_source.html#l01015">is64Bit()</a>, and <a class="el" href="RISCVTargetParser_8cpp_source.html#l00030">RISCVCPUInfo</a>.</p>

</div>
</div>
<a id="afd8d3d290c7ac7666992f0627e1dcd54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd8d3d290c7ac7666992f0627e1dcd54">&#9670;&nbsp;</a></span>fillValidCPUArchList()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::RISCV::fillValidCPUArchList </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Values</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsRV64</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Provide a list of valid CPU names. </p>
<p>If <code>Only64Bit</code> is true, the list will only contain 64-bit capable CPUs. </p>

<p class="definition">Definition at line <a class="el" href="RISCVTargetParser_8cpp_source.html#l00072">72</a> of file <a class="el" href="RISCVTargetParser_8cpp_source.html">RISCVTargetParser.cpp</a>.</p>

<p class="reference">References <a class="el" href="SmallVector_8h_source.html#l00941">llvm::SmallVectorImpl&lt; T &gt;::emplace_back()</a>, <a class="el" href="README-SSE_8txt_source.html#l00411">P</a>, <a class="el" href="X86TargetParser_8cpp_source.html#l00308">Processors</a>, and <a class="el" href="RISCVTargetParser_8cpp_source.html#l00030">RISCVCPUInfo</a>.</p>

</div>
</div>
<a id="a20e7f16bbf306ee55f72ae32f116fc5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20e7f16bbf306ee55f72ae32f116fc5f">&#9670;&nbsp;</a></span>fillValidTuneCPUArchList()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::RISCV::fillValidTuneCPUArchList </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Values</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsRV64</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVTargetParser_8cpp_source.html#l00079">79</a> of file <a class="el" href="RISCVTargetParser_8cpp_source.html">RISCVTargetParser.cpp</a>.</p>

<p class="reference">References <a class="el" href="SmallVector_8h_source.html#l00941">llvm::SmallVectorImpl&lt; T &gt;::emplace_back()</a>, and <a class="el" href="RISCVTargetParser_8cpp_source.html#l00030">RISCVCPUInfo</a>.</p>

</div>
</div>
<a id="af993e78cea1ef47e914292dbd88a6624"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af993e78cea1ef47e914292dbd88a6624">&#9670;&nbsp;</a></span>getCPUFeaturesExceptStdExt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::RISCV::getCPUFeaturesExceptStdExt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1RISCV.html#aaa2070c4034bc7a1f1ca0cb519379372">CPUKind</a>&#160;</td>
          <td class="paramname"><em>Kind</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Features</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVTargetParser_8cpp_source.html#l00089">89</a> of file <a class="el" href="RISCVTargetParser_8cpp_source.html">RISCVTargetParser.cpp</a>.</p>

<p class="reference">References <a class="el" href="CSEInfo_8cpp_source.html#l00027">Info</a>, and <a class="el" href="RISCVTargetParser_8cpp_source.html#l00030">RISCVCPUInfo</a>.</p>

</div>
</div>
<a id="aa1a88282ee75c6ad620fe96960537028"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1a88282ee75c6ad620fe96960537028">&#9670;&nbsp;</a></span>getMArchFromMcpu()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a> llvm::RISCV::getMArchFromMcpu </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td>
          <td class="paramname"><em>CPU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVTargetParser_8cpp_source.html#l00067">67</a> of file <a class="el" href="RISCVTargetParser_8cpp_source.html">RISCVTargetParser.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVTargetParser_8cpp_source.html#l00052">parseCPUKind()</a>, and <a class="el" href="RISCVTargetParser_8cpp_source.html#l00030">RISCVCPUInfo</a>.</p>

</div>
</div>
<a id="a58f11d94b76de44eca2fcb192ce3b16c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58f11d94b76de44eca2fcb192ce3b16c">&#9670;&nbsp;</a></span>getNamedOperandIdx()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int16_t llvm::RISCV::getNamedOperandIdx </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>NamedIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="RISCVInstrInfo_8cpp_source.html#l01269">llvm::RISCVInstrInfo::finalizeInsInstrs()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l02839">hasEqualFRM()</a>, and <a class="el" href="RISCVInstrInfo_8cpp_source.html#l01332">llvm::RISCVInstrInfo::hasReassociableSibling()</a>.</p>

</div>
</div>
<a id="afaa537d3be44e44a119396b1863de3b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afaa537d3be44e44a119396b1863de3b8">&#9670;&nbsp;</a></span>getRelocPairForSize()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static std::pair&lt;<a class="el" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>, <a class="el" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>&gt; llvm::RISCV::getRelocPairForSize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Size</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVFixupKinds_8h_source.html#l00114">114</a> of file <a class="el" href="RISCVFixupKinds_8h_source.html">RISCVFixupKinds.h</a>.</p>

<p class="reference">References <a class="el" href="RISCVFixupKinds_8h_source.html#l00083">fixup_riscv_add_16</a>, <a class="el" href="RISCVFixupKinds_8h_source.html#l00091">fixup_riscv_add_32</a>, <a class="el" href="RISCVFixupKinds_8h_source.html#l00097">fixup_riscv_add_64</a>, <a class="el" href="RISCVFixupKinds_8h_source.html#l00075">fixup_riscv_add_8</a>, <a class="el" href="RISCVFixupKinds_8h_source.html#l00086">fixup_riscv_sub_16</a>, <a class="el" href="RISCVFixupKinds_8h_source.html#l00094">fixup_riscv_sub_32</a>, <a class="el" href="RISCVFixupKinds_8h_source.html#l00100">fixup_riscv_sub_64</a>, <a class="el" href="RISCVFixupKinds_8h_source.html#l00078">fixup_riscv_sub_8</a>, and <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVELFStreamer_8cpp_source.html#l00236">RISCVELFStreamer::emitValueImpl()</a>, and <a class="el" href="RISCVAsmBackend_8cpp_source.html#l00206">llvm::RISCVAsmBackend::relaxDwarfLineAddr()</a>.</p>

</div>
</div>
<a id="a1cfc09d31eaed5d0ca0725d09e044b47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cfc09d31eaed5d0ca0725d09e044b47">&#9670;&nbsp;</a></span>hasEqualFRM()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::RISCV::hasEqualFRM </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInstrInfo_8cpp_source.html#l02839">2839</a> of file <a class="el" href="RISCVInstrInfo_8cpp_source.html">RISCVInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8h_source.html#l00556">llvm::MachineOperand::getImm()</a>, <a class="el" href="namespacellvm_1_1RISCV.html#a58f11d94b76de44eca2fcb192ce3b16c">getNamedOperandIdx()</a>, <a class="el" href="MachineInstr_8h_source.html#l00516">llvm::MachineInstr::getOpcode()</a>, and <a class="el" href="MachineInstr_8h_source.html#l00526">llvm::MachineInstr::getOperand()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVInstrInfo_8cpp_source.html#l01431">canCombineFPFusedMultiply()</a>, and <a class="el" href="RISCVInstrInfo_8cpp_source.html#l01332">llvm::RISCVInstrInfo::hasReassociableSibling()</a>.</p>

</div>
</div>
<a id="ab168f2f439a9450cdc1525d381d4d6ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab168f2f439a9450cdc1525d381d4d6ea">&#9670;&nbsp;</a></span>isFaultFirstLoad()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::RISCV::isFaultFirstLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInstrInfo_8cpp_source.html#l02834">2834</a> of file <a class="el" href="RISCVInstrInfo_8cpp_source.html">RISCVInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVMCInstLower_8cpp_source.html#l00135">lowerRISCVVMachineInstrToMCInst()</a>.</p>

</div>
</div>
<a id="ad821f506ad146f3ed222dbdeb8c3ca06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad821f506ad146f3ed222dbdeb8c3ca06">&#9670;&nbsp;</a></span>isRVVSpill()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::RISCV::isRVVSpill </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInstrInfo_8cpp_source.html#l02783">2783</a> of file <a class="el" href="RISCVInstrInfo_8cpp_source.html">RISCVInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVInstrInfo_8cpp_source.html#l02794">isRVVSpillForZvlsseg()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l02755">isRVVWholeLoadStore()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00383">llvm::RISCVRegisterInfo::eliminateFrameIndex()</a>, and <a class="el" href="RISCVFrameLowering_8cpp_source.html#l00973">getScavSlotsNumForRVV()</a>.</p>

</div>
</div>
<a id="ac52462418d5d0479433a71035f2a2266"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac52462418d5d0479433a71035f2a2266">&#9670;&nbsp;</a></span>isRVVSpillForZvlsseg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::optional&lt; std::pair&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt; &gt; llvm::RISCV::isRVVSpillForZvlsseg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInstrInfo_8cpp_source.html#l02794">2794</a> of file <a class="el" href="RISCVInstrInfo_8cpp_source.html">RISCVInstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVInstrInfo_8cpp_source.html#l02783">isRVVSpill()</a>, <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00321">llvm::RISCVRegisterInfo::lowerVRELOAD()</a>, and <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00252">llvm::RISCVRegisterInfo::lowerVSPILL()</a>.</p>

</div>
</div>
<a id="a9d2804abd6f70b42903e97766ce54ee3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d2804abd6f70b42903e97766ce54ee3">&#9670;&nbsp;</a></span>isSEXT_W()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::RISCV::isSEXT_W </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInstrInfo_8cpp_source.html#l02738">2738</a> of file <a class="el" href="RISCVInstrInfo_8cpp_source.html">RISCVInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00629">llvm::RISCVInstrInfo::foldMemoryOperandImpl()</a>.</p>

</div>
</div>
<a id="aaf3e6f05d9999d2e965b5c91e4718f2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf3e6f05d9999d2e965b5c91e4718f2e">&#9670;&nbsp;</a></span>isX18ReservedByDefault()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::RISCV::isX18ReservedByDefault </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Triple.html">Triple</a> &amp;&#160;</td>
          <td class="paramname"><em>TT</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVTargetParser_8cpp_source.html#l00104">104</a> of file <a class="el" href="RISCVTargetParser_8cpp_source.html">RISCVTargetParser.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64Subtarget_8cpp_source.html#l00288">llvm::AArch64Subtarget::AArch64Subtarget()</a>, and <a class="el" href="RISCVSubtarget_8cpp_source.html#l00076">llvm::RISCVSubtarget::RISCVSubtarget()</a>.</p>

</div>
</div>
<a id="acc53a23e88a83f8d90e5621ecfe053ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc53a23e88a83f8d90e5621ecfe053ef">&#9670;&nbsp;</a></span>isZEXT_B()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::RISCV::isZEXT_B </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInstrInfo_8cpp_source.html#l02750">2750</a> of file <a class="el" href="RISCVInstrInfo_8cpp_source.html">RISCVInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00629">llvm::RISCVInstrInfo::foldMemoryOperandImpl()</a>.</p>

</div>
</div>
<a id="afa6c51f690f0a95e771c11095b02823c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa6c51f690f0a95e771c11095b02823c">&#9670;&nbsp;</a></span>isZEXT_W()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::RISCV::isZEXT_W </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInstrInfo_8cpp_source.html#l02744">2744</a> of file <a class="el" href="RISCVInstrInfo_8cpp_source.html">RISCVInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00629">llvm::RISCVInstrInfo::foldMemoryOperandImpl()</a>.</p>

</div>
</div>
<a id="af3161383ed9d0b004900e3645b2dc354"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3161383ed9d0b004900e3645b2dc354">&#9670;&nbsp;</a></span>parseCPUKind()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm_1_1RISCV.html#aaa2070c4034bc7a1f1ca0cb519379372">CPUKind</a> llvm::RISCV::parseCPUKind </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td>
          <td class="paramname"><em>CPU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVTargetParser_8cpp_source.html#l00052">52</a> of file <a class="el" href="RISCVTargetParser_8cpp_source.html">RISCVTargetParser.cpp</a>.</p>

<p class="reference">References <a class="el" href="StringSwitch_8h_source.html#l00182">llvm::StringSwitch&lt; T, R &gt;::Default()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVTargetParser_8cpp_source.html#l00067">getMArchFromMcpu()</a>.</p>

</div>
</div>
<a id="ab3b189088be90e2d1795c79ee5e71936"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3b189088be90e2d1795c79ee5e71936">&#9670;&nbsp;</a></span>parseTuneCPUKind()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm_1_1RISCV.html#aaa2070c4034bc7a1f1ca0cb519379372">CPUKind</a> llvm::RISCV::parseTuneCPUKind </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td>
          <td class="paramname"><em>CPU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsRV64</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVTargetParser_8cpp_source.html#l00059">59</a> of file <a class="el" href="RISCVTargetParser_8cpp_source.html">RISCVTargetParser.cpp</a>.</p>

<p class="reference">References <a class="el" href="StringSwitch_8h_source.html#l00182">llvm::StringSwitch&lt; T, R &gt;::Default()</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a50ef78502df206457f77d2151fdbaa45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50ef78502df206457f77d2151fdbaa45">&#9670;&nbsp;</a></span>RISCVCPUInfo</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structllvm_1_1RISCV_1_1CPUInfo.html">CPUInfo</a> llvm::RISCV::RISCVCPUInfo[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line"><span class="preprocessor">#define PROC(ENUM, NAME, DEFAULT_MARCH)                              </span></div>
<div class="line"> </div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="RISCVTargetParser_8cpp_source.html#l00030">30</a> of file <a class="el" href="RISCVTargetParser_8cpp_source.html">RISCVTargetParser.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVTargetParser_8cpp_source.html#l00036">checkCPUKind()</a>, <a class="el" href="RISCVTargetParser_8cpp_source.html#l00042">checkTuneCPUKind()</a>, <a class="el" href="RISCVTargetParser_8cpp_source.html#l00072">fillValidCPUArchList()</a>, <a class="el" href="RISCVTargetParser_8cpp_source.html#l00079">fillValidTuneCPUArchList()</a>, <a class="el" href="RISCVTargetParser_8cpp_source.html#l00089">getCPUFeaturesExceptStdExt()</a>, and <a class="el" href="RISCVTargetParser_8cpp_source.html#l00067">getMArchFromMcpu()</a>.</p>

</div>
</div>
<a id="ad53ed145f88b1e1c966ff68df9029e7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad53ed145f88b1e1c966ff68df9029e7f">&#9670;&nbsp;</a></span>RVVBitsPerBlock</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::RISCV::RVVBitsPerBlock = 64</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVTargetParser_8h_source.html#l00027">27</a> of file <a class="el" href="RISCVTargetParser_8h_source.html">RISCVTargetParser.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVISelLowering_8h_source.html#l00597">llvm::RISCVTargetLowering::computeVLMAX()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l01844">getContainerForFixedLengthVector()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l02834">getLMUL1VT()</a>, <a class="el" href="RISCVTargetTransformInfo_8cpp_source.html#l00209">llvm::RISCVTTIImpl::getMaxVScale()</a>, <a class="el" href="RISCVTargetTransformInfo_8cpp_source.html#l00224">llvm::RISCVTTIImpl::getRegisterBitWidth()</a>, <a class="el" href="RISCVTargetTransformInfo_8cpp_source.html#l01455">llvm::RISCVTTIImpl::getRegUsageForType()</a>, <a class="el" href="RISCVTargetMachine_8cpp_source.html#l00116">llvm::RISCVTargetMachine::getSubtargetImpl()</a>, <a class="el" href="RISCVTargetTransformInfo_8cpp_source.html#l00215">llvm::RISCVTTIImpl::getVScaleForTuning()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l13997">llvm::RISCVTargetLowering::isVScaleKnownToBeAPowerOfTwo()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l03761">llvm::RISCVTargetLowering::LowerOperation()</a>, and <a class="el" href="RISCVISelLowering_8cpp_source.html#l00074">llvm::RISCVTargetLowering::RISCVTargetLowering()</a>.</p>

</div>
</div>
<a id="ae746649c43bf0f652d04addefd39a55e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae746649c43bf0f652d04addefd39a55e">&#9670;&nbsp;</a></span>VLMaxSentinel</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr int64_t llvm::RISCV::VLMaxSentinel = -1LL</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInstrInfo_8h_source.html#l00263">263</a> of file <a class="el" href="RISCVInstrInfo_8h_source.html">RISCVInstrInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00686">if()</a>, and <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l02508">llvm::RISCVDAGToDAGISel::selectVLOp()</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 12:11:28 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
