Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Dec  5 02:14:04 2018
| Host         : DESKTOP-3VDLSPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file HDMI_VGA_wrapper_timing_summary_routed.rpt -pb HDMI_VGA_wrapper_timing_summary_routed.pb -rpx HDMI_VGA_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : HDMI_VGA_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 31 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.704        0.000                      0                   41        0.062        0.000                      0                   41        2.000        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
i_CLK                              {0.000 5.000}      10.000          100.000         
  clk_out1_HDMI_VGA_clk_wiz_0_0    {0.000 19.863}     39.725          25.173          
  clkfbout_HDMI_VGA_clk_wiz_0_0    {0.000 20.000}     40.000          25.000          
sys_clk_pin                        {0.000 4.000}      23.000          43.478          
  clk_out1_HDMI_VGA_clk_wiz_0_0_1  {0.000 45.684}     91.368          10.945          
  clkfbout_HDMI_VGA_clk_wiz_0_0_1  {0.000 46.000}     92.000          10.870          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_CLK                                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_HDMI_VGA_clk_wiz_0_0         36.457        0.000                      0                   41        0.226        0.000                      0                   41       19.363        0.000                       0                    33  
  clkfbout_HDMI_VGA_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_HDMI_VGA_clk_wiz_0_0_1       88.115        0.000                      0                   41        0.226        0.000                      0                   41       45.184        0.000                       0                    33  
  clkfbout_HDMI_VGA_clk_wiz_0_0_1                                                                                                                                                    8.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_HDMI_VGA_clk_wiz_0_0_1  clk_out1_HDMI_VGA_clk_wiz_0_0          0.704        0.000                      0                   41        0.062        0.000                      0                   41  
clk_out1_HDMI_VGA_clk_wiz_0_0    clk_out1_HDMI_VGA_clk_wiz_0_0_1        0.704        0.000                      0                   41        0.062        0.000                      0                   41  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_CLK
  To Clock:  i_CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_HDMI_VGA_clk_wiz_0_0
  To Clock:  clk_out1_HDMI_VGA_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       36.457ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.457ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@39.725ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.875ns  (logic 0.766ns (26.645%)  route 2.109ns (73.355%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 38.438 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.756    -0.637    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.119 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/Q
                         net (fo=5, routed)           0.717     0.599    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[9]
    SLICE_X42Y40         LUT4 (Prop_lut4_I1_O)        0.124     0.723 f  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2/O
                         net (fo=4, routed)           0.800     1.523    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124     1.647 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1/O
                         net (fo=10, routed)          0.592     2.238    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1_n_0
    SLICE_X40Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     39.725    39.725 r  
    H16                                               0.000    39.725 r  i_CLK (IN)
                         net (fo=0)                   0.000    39.725    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.112 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.274    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.169 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.768    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.859 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.578    38.438    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[4]/C
                         clock pessimism              0.626    39.063    
                         clock uncertainty           -0.164    38.900    
    SLICE_X40Y41         FDRE (Setup_fdre_C_CE)      -0.205    38.695    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[4]
  -------------------------------------------------------------------
                         required time                         38.695    
                         arrival time                          -2.238    
  -------------------------------------------------------------------
                         slack                                 36.457    

Slack (MET) :             36.457ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@39.725ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.875ns  (logic 0.766ns (26.645%)  route 2.109ns (73.355%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 38.438 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.756    -0.637    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.119 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/Q
                         net (fo=5, routed)           0.717     0.599    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[9]
    SLICE_X42Y40         LUT4 (Prop_lut4_I1_O)        0.124     0.723 f  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2/O
                         net (fo=4, routed)           0.800     1.523    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124     1.647 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1/O
                         net (fo=10, routed)          0.592     2.238    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1_n_0
    SLICE_X40Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     39.725    39.725 r  
    H16                                               0.000    39.725 r  i_CLK (IN)
                         net (fo=0)                   0.000    39.725    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.112 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.274    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.169 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.768    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.859 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.578    38.438    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[8]/C
                         clock pessimism              0.626    39.063    
                         clock uncertainty           -0.164    38.900    
    SLICE_X40Y41         FDRE (Setup_fdre_C_CE)      -0.205    38.695    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[8]
  -------------------------------------------------------------------
                         required time                         38.695    
                         arrival time                          -2.238    
  -------------------------------------------------------------------
                         slack                                 36.457    

Slack (MET) :             36.460ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@39.725ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 0.704ns (26.565%)  route 1.946ns (73.435%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 38.437 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.755    -0.638    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/Q
                         net (fo=9, routed)           1.004     0.823    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[6]
    SLICE_X42Y39         LUT6 (Prop_lut6_I2_O)        0.124     0.947 r  HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC_i_2/O
                         net (fo=1, routed)           0.410     1.356    HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC_i_2_n_0
    SLICE_X40Y40         LUT5 (Prop_lut5_I0_O)        0.124     1.480 r  HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC_i_1/O
                         net (fo=1, routed)           0.532     2.012    HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC0
    SLICE_X40Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     39.725    39.725 r  
    H16                                               0.000    39.725 r  i_CLK (IN)
                         net (fo=0)                   0.000    39.725    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.112 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.274    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.169 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.768    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.859 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.577    38.437    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC_reg/C
                         clock pessimism              0.629    39.065    
                         clock uncertainty           -0.164    38.902    
    SLICE_X40Y40         FDRE (Setup_fdre_C_R)       -0.429    38.473    HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC_reg
  -------------------------------------------------------------------
                         required time                         38.473    
                         arrival time                          -2.012    
  -------------------------------------------------------------------
                         slack                                 36.460    

Slack (MET) :             36.624ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@39.725ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.443ns  (logic 0.704ns (28.819%)  route 1.739ns (71.181%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 38.436 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.756    -0.637    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.181 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/Q
                         net (fo=11, routed)          0.725     0.545    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[0]
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.124     0.669 f  HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_i_3/O
                         net (fo=1, routed)           0.667     1.336    HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_i_3_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I1_O)        0.124     1.460 r  HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_i_1/O
                         net (fo=1, routed)           0.347     1.806    HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC0
    SLICE_X39Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     39.725    39.725 r  
    H16                                               0.000    39.725 r  i_CLK (IN)
                         net (fo=0)                   0.000    39.725    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.112 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.274    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.169 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.768    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.859 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.576    38.436    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_reg/C
                         clock pessimism              0.588    39.023    
                         clock uncertainty           -0.164    38.860    
    SLICE_X39Y40         FDRE (Setup_fdre_C_R)       -0.429    38.431    HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_reg
  -------------------------------------------------------------------
                         required time                         38.431    
                         arrival time                          -1.806    
  -------------------------------------------------------------------
                         slack                                 36.624    

Slack (MET) :             36.646ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@39.725ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.686ns  (logic 0.766ns (28.523%)  route 1.920ns (71.477%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 38.438 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.756    -0.637    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.119 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/Q
                         net (fo=5, routed)           0.717     0.599    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[9]
    SLICE_X42Y40         LUT4 (Prop_lut4_I1_O)        0.124     0.723 f  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2/O
                         net (fo=4, routed)           0.800     1.523    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124     1.647 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1/O
                         net (fo=10, routed)          0.402     2.049    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1_n_0
    SLICE_X41Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     39.725    39.725 r  
    H16                                               0.000    39.725 r  i_CLK (IN)
                         net (fo=0)                   0.000    39.725    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.112 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.274    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.169 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.768    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.859 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.578    38.438    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/C
                         clock pessimism              0.626    39.063    
                         clock uncertainty           -0.164    38.900    
    SLICE_X41Y41         FDRE (Setup_fdre_C_CE)      -0.205    38.695    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]
  -------------------------------------------------------------------
                         required time                         38.695    
                         arrival time                          -2.049    
  -------------------------------------------------------------------
                         slack                                 36.646    

Slack (MET) :             36.646ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@39.725ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.686ns  (logic 0.766ns (28.523%)  route 1.920ns (71.477%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 38.438 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.756    -0.637    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.119 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/Q
                         net (fo=5, routed)           0.717     0.599    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[9]
    SLICE_X42Y40         LUT4 (Prop_lut4_I1_O)        0.124     0.723 f  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2/O
                         net (fo=4, routed)           0.800     1.523    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124     1.647 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1/O
                         net (fo=10, routed)          0.402     2.049    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1_n_0
    SLICE_X41Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     39.725    39.725 r  
    H16                                               0.000    39.725 r  i_CLK (IN)
                         net (fo=0)                   0.000    39.725    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.112 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.274    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.169 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.768    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.859 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.578    38.438    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[7]/C
                         clock pessimism              0.626    39.063    
                         clock uncertainty           -0.164    38.900    
    SLICE_X41Y41         FDRE (Setup_fdre_C_CE)      -0.205    38.695    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[7]
  -------------------------------------------------------------------
                         required time                         38.695    
                         arrival time                          -2.049    
  -------------------------------------------------------------------
                         slack                                 36.646    

Slack (MET) :             36.646ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@39.725ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.686ns  (logic 0.766ns (28.523%)  route 1.920ns (71.477%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 38.438 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.756    -0.637    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.119 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/Q
                         net (fo=5, routed)           0.717     0.599    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[9]
    SLICE_X42Y40         LUT4 (Prop_lut4_I1_O)        0.124     0.723 f  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2/O
                         net (fo=4, routed)           0.800     1.523    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124     1.647 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1/O
                         net (fo=10, routed)          0.402     2.049    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1_n_0
    SLICE_X41Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     39.725    39.725 r  
    H16                                               0.000    39.725 r  i_CLK (IN)
                         net (fo=0)                   0.000    39.725    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.112 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.274    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.169 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.768    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.859 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.578    38.438    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[9]/C
                         clock pessimism              0.626    39.063    
                         clock uncertainty           -0.164    38.900    
    SLICE_X41Y41         FDRE (Setup_fdre_C_CE)      -0.205    38.695    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[9]
  -------------------------------------------------------------------
                         required time                         38.695    
                         arrival time                          -2.049    
  -------------------------------------------------------------------
                         slack                                 36.646    

Slack (MET) :             36.698ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@39.725ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.634ns  (logic 0.766ns (29.084%)  route 1.868ns (70.916%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 38.438 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.756    -0.637    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.119 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/Q
                         net (fo=5, routed)           0.717     0.599    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[9]
    SLICE_X42Y40         LUT4 (Prop_lut4_I1_O)        0.124     0.723 f  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2/O
                         net (fo=4, routed)           0.800     1.523    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124     1.647 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1/O
                         net (fo=10, routed)          0.350     1.997    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1_n_0
    SLICE_X40Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     39.725    39.725 r  
    H16                                               0.000    39.725 r  i_CLK (IN)
                         net (fo=0)                   0.000    39.725    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.112 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.274    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.169 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.768    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.859 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.578    38.438    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/C
                         clock pessimism              0.626    39.063    
                         clock uncertainty           -0.164    38.900    
    SLICE_X40Y42         FDRE (Setup_fdre_C_CE)      -0.205    38.695    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]
  -------------------------------------------------------------------
                         required time                         38.695    
                         arrival time                          -1.997    
  -------------------------------------------------------------------
                         slack                                 36.698    

Slack (MET) :             36.698ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@39.725ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.634ns  (logic 0.766ns (29.084%)  route 1.868ns (70.916%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 38.438 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.756    -0.637    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.119 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/Q
                         net (fo=5, routed)           0.717     0.599    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[9]
    SLICE_X42Y40         LUT4 (Prop_lut4_I1_O)        0.124     0.723 f  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2/O
                         net (fo=4, routed)           0.800     1.523    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124     1.647 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1/O
                         net (fo=10, routed)          0.350     1.997    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1_n_0
    SLICE_X41Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     39.725    39.725 r  
    H16                                               0.000    39.725 r  i_CLK (IN)
                         net (fo=0)                   0.000    39.725    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.112 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.274    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.169 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.768    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.859 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.578    38.438    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[1]/C
                         clock pessimism              0.626    39.063    
                         clock uncertainty           -0.164    38.900    
    SLICE_X41Y42         FDRE (Setup_fdre_C_CE)      -0.205    38.695    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[1]
  -------------------------------------------------------------------
                         required time                         38.695    
                         arrival time                          -1.997    
  -------------------------------------------------------------------
                         slack                                 36.698    

Slack (MET) :             36.698ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@39.725ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.634ns  (logic 0.766ns (29.084%)  route 1.868ns (70.916%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 38.438 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.756    -0.637    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.119 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/Q
                         net (fo=5, routed)           0.717     0.599    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[9]
    SLICE_X42Y40         LUT4 (Prop_lut4_I1_O)        0.124     0.723 f  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2/O
                         net (fo=4, routed)           0.800     1.523    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124     1.647 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1/O
                         net (fo=10, routed)          0.350     1.997    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1_n_0
    SLICE_X41Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     39.725    39.725 r  
    H16                                               0.000    39.725 r  i_CLK (IN)
                         net (fo=0)                   0.000    39.725    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.112 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.274    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.169 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.768    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.859 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.578    38.438    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]/C
                         clock pessimism              0.626    39.063    
                         clock uncertainty           -0.164    38.900    
    SLICE_X41Y42         FDRE (Setup_fdre_C_CE)      -0.205    38.695    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]
  -------------------------------------------------------------------
                         required time                         38.695    
                         arrival time                          -1.997    
  -------------------------------------------------------------------
                         slack                                 36.698    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.445%)  route 0.176ns (48.555%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.502    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/Q
                         net (fo=9, routed)           0.176    -0.185    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[6]
    SLICE_X42Y40         LUT4 (Prop_lut4_I1_O)        0.045    -0.140 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[7]
    SLICE_X42Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.735    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[7]/C
                         clock pessimism              0.249    -0.486    
    SLICE_X42Y40         FDRE (Hold_fdre_C_D)         0.120    -0.366    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[7]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.882%)  route 0.180ns (49.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.502    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/Q
                         net (fo=9, routed)           0.180    -0.181    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[6]
    SLICE_X42Y40         LUT6 (Prop_lut6_I0_O)        0.045    -0.136 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[0]
    SLICE_X42Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.735    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/C
                         clock pessimism              0.249    -0.486    
    SLICE_X42Y40         FDRE (Hold_fdre_C_D)         0.121    -0.365    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.918%)  route 0.165ns (47.082%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.502    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/Q
                         net (fo=8, routed)           0.165    -0.195    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[5]
    SLICE_X41Y41         LUT3 (Prop_lut3_I2_O)        0.045    -0.150 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[6]_i_1_n_0
    SLICE_X41Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.735    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/C
                         clock pessimism              0.249    -0.486    
    SLICE_X41Y41         FDRE (Hold_fdre_C_D)         0.092    -0.394    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.801%)  route 0.166ns (47.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.502    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/Q
                         net (fo=11, routed)          0.166    -0.194    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[0]
    SLICE_X41Y42         LUT6 (Prop_lut6_I2_O)        0.045    -0.149 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[3]_i_1_n_0
    SLICE_X41Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.735    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[3]/C
                         clock pessimism              0.246    -0.489    
    SLICE_X41Y42         FDRE (Hold_fdre_C_D)         0.092    -0.397    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[3]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.686%)  route 0.174ns (48.314%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.502    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/Q
                         net (fo=8, routed)           0.174    -0.187    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[5]
    SLICE_X40Y41         LUT5 (Prop_lut5_I1_O)        0.045    -0.142 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[8]_i_1_n_0
    SLICE_X40Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.735    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[8]/C
                         clock pessimism              0.249    -0.486    
    SLICE_X40Y41         FDRE (Hold_fdre_C_D)         0.091    -0.395    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[8]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.209ns (57.023%)  route 0.158ns (42.977%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.502    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/Q
                         net (fo=11, routed)          0.158    -0.180    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[0]
    SLICE_X40Y39         LUT4 (Prop_lut4_I3_O)        0.045    -0.135 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.135    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[3]_i_1_n_0
    SLICE_X40Y39         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.861    -0.736    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y39         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/C
                         clock pessimism              0.249    -0.487    
    SLICE_X40Y39         FDRE (Hold_fdre_C_D)         0.092    -0.395    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.868%)  route 0.159ns (43.132%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.502    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/Q
                         net (fo=11, routed)          0.159    -0.179    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[0]
    SLICE_X40Y39         LUT3 (Prop_lut3_I2_O)        0.045    -0.134 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.134    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[2]
    SLICE_X40Y39         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.861    -0.736    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y39         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[2]/C
                         clock pessimism              0.249    -0.487    
    SLICE_X40Y39         FDRE (Hold_fdre_C_D)         0.091    -0.396    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[2]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.492%)  route 0.182ns (49.508%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.592    -0.503    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y39         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/Q
                         net (fo=5, routed)           0.182    -0.179    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[3]
    SLICE_X41Y39         LUT5 (Prop_lut5_I4_O)        0.045    -0.134 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.134    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[4]
    SLICE_X41Y39         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.861    -0.736    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y39         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[4]/C
                         clock pessimism              0.246    -0.490    
    SLICE_X41Y39         FDRE (Hold_fdre_C_D)         0.092    -0.398    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[4]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.290%)  route 0.216ns (53.710%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.502    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[3]/Q
                         net (fo=8, routed)           0.216    -0.145    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[3]
    SLICE_X40Y42         LUT6 (Prop_lut6_I3_O)        0.045    -0.100 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.100    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[0]_i_1_n_0
    SLICE_X40Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.735    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/C
                         clock pessimism              0.246    -0.489    
    SLICE_X40Y42         FDRE (Hold_fdre_C_D)         0.091    -0.398    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.209ns (49.321%)  route 0.215ns (50.679%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.502    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[8]/Q
                         net (fo=7, routed)           0.215    -0.123    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[8]
    SLICE_X42Y41         LUT6 (Prop_lut6_I4_O)        0.045    -0.078 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.078    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[8]
    SLICE_X42Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.735    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[8]/C
                         clock pessimism              0.233    -0.502    
    SLICE_X42Y41         FDRE (Hold_fdre_C_D)         0.120    -0.382    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[8]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.304    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_HDMI_VGA_clk_wiz_0_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y16   HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X43Y40     HDMI_VGA_i/VGA_controller_0/inst/o_BLUE_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X43Y40     HDMI_VGA_i/VGA_controller_0/inst/o_BLUE_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X43Y39     HDMI_VGA_i/VGA_controller_0/inst/o_BLUE_reg[0]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X43Y38     HDMI_VGA_i/VGA_controller_0/inst/o_RED_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X43Y39     HDMI_VGA_i/VGA_controller_0/inst/o_RED_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X43Y40     HDMI_VGA_i/VGA_controller_0/inst/o_RED_reg[3]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X43Y38     HDMI_VGA_i/VGA_controller_0/inst/o_RED_reg[3]_lopt_replica_3/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X43Y38     HDMI_VGA_i/VGA_controller_0/inst/o_RED_reg[3]_lopt_replica_4/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X43Y39     HDMI_VGA_i/VGA_controller_0/inst/o_BLUE_reg[0]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X43Y38     HDMI_VGA_i/VGA_controller_0/inst/o_RED_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X43Y38     HDMI_VGA_i/VGA_controller_0/inst/o_RED_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X43Y39     HDMI_VGA_i/VGA_controller_0/inst/o_RED_reg[3]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X43Y38     HDMI_VGA_i/VGA_controller_0/inst/o_RED_reg[3]_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X43Y38     HDMI_VGA_i/VGA_controller_0/inst/o_RED_reg[3]_lopt_replica_3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X43Y38     HDMI_VGA_i/VGA_controller_0/inst/o_RED_reg[3]_lopt_replica_4/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X43Y38     HDMI_VGA_i/VGA_controller_0/inst/o_RED_reg[3]_lopt_replica_4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X43Y38     HDMI_VGA_i/VGA_controller_0/inst/o_RED_reg[3]_lopt_replica_5/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X43Y38     HDMI_VGA_i/VGA_controller_0/inst/o_RED_reg[3]_lopt_replica_5/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X43Y40     HDMI_VGA_i/VGA_controller_0/inst/o_BLUE_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X43Y40     HDMI_VGA_i/VGA_controller_0/inst/o_BLUE_reg[0]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X43Y39     HDMI_VGA_i/VGA_controller_0/inst/o_BLUE_reg[0]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X43Y38     HDMI_VGA_i/VGA_controller_0/inst/o_RED_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X43Y39     HDMI_VGA_i/VGA_controller_0/inst/o_RED_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X43Y40     HDMI_VGA_i/VGA_controller_0/inst/o_RED_reg[3]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X43Y38     HDMI_VGA_i/VGA_controller_0/inst/o_RED_reg[3]_lopt_replica_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X43Y38     HDMI_VGA_i/VGA_controller_0/inst/o_RED_reg[3]_lopt_replica_4/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X43Y38     HDMI_VGA_i/VGA_controller_0/inst/o_RED_reg[3]_lopt_replica_5/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X42Y40     HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_HDMI_VGA_clk_wiz_0_0
  To Clock:  clkfbout_HDMI_VGA_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_HDMI_VGA_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   HDMI_VGA_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         23.000
Sources:            { i_CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         23.000      21.751     MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       23.000      77.000     MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         19.000      17.000     MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         19.000      17.000     MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_HDMI_VGA_clk_wiz_0_0_1
  To Clock:  clk_out1_HDMI_VGA_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       88.115ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       45.184ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             88.115ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            91.368ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@91.368ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.875ns  (logic 0.766ns (26.645%)  route 2.109ns (73.355%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 90.080 - 91.368 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.756    -0.637    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.119 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/Q
                         net (fo=5, routed)           0.717     0.599    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[9]
    SLICE_X42Y40         LUT4 (Prop_lut4_I1_O)        0.124     0.723 f  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2/O
                         net (fo=4, routed)           0.800     1.523    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124     1.647 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1/O
                         net (fo=10, routed)          0.592     2.238    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1_n_0
    SLICE_X40Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     91.368    91.368 r  
    H16                                               0.000    91.368 r  i_CLK (IN)
                         net (fo=0)                   0.000    91.368    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    92.755 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    93.916    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    86.812 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    88.411    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    88.502 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.578    90.080    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[4]/C
                         clock pessimism              0.626    90.706    
                         clock uncertainty           -0.148    90.558    
    SLICE_X40Y41         FDRE (Setup_fdre_C_CE)      -0.205    90.353    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[4]
  -------------------------------------------------------------------
                         required time                         90.353    
                         arrival time                          -2.238    
  -------------------------------------------------------------------
                         slack                                 88.115    

Slack (MET) :             88.115ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            91.368ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@91.368ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.875ns  (logic 0.766ns (26.645%)  route 2.109ns (73.355%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 90.080 - 91.368 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.756    -0.637    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.119 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/Q
                         net (fo=5, routed)           0.717     0.599    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[9]
    SLICE_X42Y40         LUT4 (Prop_lut4_I1_O)        0.124     0.723 f  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2/O
                         net (fo=4, routed)           0.800     1.523    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124     1.647 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1/O
                         net (fo=10, routed)          0.592     2.238    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1_n_0
    SLICE_X40Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     91.368    91.368 r  
    H16                                               0.000    91.368 r  i_CLK (IN)
                         net (fo=0)                   0.000    91.368    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    92.755 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    93.916    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    86.812 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    88.411    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    88.502 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.578    90.080    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[8]/C
                         clock pessimism              0.626    90.706    
                         clock uncertainty           -0.148    90.558    
    SLICE_X40Y41         FDRE (Setup_fdre_C_CE)      -0.205    90.353    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[8]
  -------------------------------------------------------------------
                         required time                         90.353    
                         arrival time                          -2.238    
  -------------------------------------------------------------------
                         slack                                 88.115    

Slack (MET) :             88.119ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            91.368ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@91.368ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 0.704ns (26.565%)  route 1.946ns (73.435%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 90.079 - 91.368 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.755    -0.638    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/Q
                         net (fo=9, routed)           1.004     0.823    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[6]
    SLICE_X42Y39         LUT6 (Prop_lut6_I2_O)        0.124     0.947 r  HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC_i_2/O
                         net (fo=1, routed)           0.410     1.356    HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC_i_2_n_0
    SLICE_X40Y40         LUT5 (Prop_lut5_I0_O)        0.124     1.480 r  HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC_i_1/O
                         net (fo=1, routed)           0.532     2.012    HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC0
    SLICE_X40Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     91.368    91.368 r  
    H16                                               0.000    91.368 r  i_CLK (IN)
                         net (fo=0)                   0.000    91.368    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    92.755 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    93.916    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    86.812 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    88.411    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    88.502 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.577    90.079    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC_reg/C
                         clock pessimism              0.629    90.708    
                         clock uncertainty           -0.148    90.560    
    SLICE_X40Y40         FDRE (Setup_fdre_C_R)       -0.429    90.131    HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC_reg
  -------------------------------------------------------------------
                         required time                         90.131    
                         arrival time                          -2.012    
  -------------------------------------------------------------------
                         slack                                 88.119    

Slack (MET) :             88.283ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            91.368ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@91.368ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.443ns  (logic 0.704ns (28.819%)  route 1.739ns (71.181%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 90.078 - 91.368 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.756    -0.637    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.181 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/Q
                         net (fo=11, routed)          0.725     0.545    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[0]
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.124     0.669 f  HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_i_3/O
                         net (fo=1, routed)           0.667     1.336    HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_i_3_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I1_O)        0.124     1.460 r  HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_i_1/O
                         net (fo=1, routed)           0.347     1.806    HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC0
    SLICE_X39Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     91.368    91.368 r  
    H16                                               0.000    91.368 r  i_CLK (IN)
                         net (fo=0)                   0.000    91.368    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    92.755 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    93.916    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    86.812 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    88.411    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    88.502 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.576    90.078    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_reg/C
                         clock pessimism              0.588    90.666    
                         clock uncertainty           -0.148    90.518    
    SLICE_X39Y40         FDRE (Setup_fdre_C_R)       -0.429    90.089    HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_reg
  -------------------------------------------------------------------
                         required time                         90.089    
                         arrival time                          -1.806    
  -------------------------------------------------------------------
                         slack                                 88.283    

Slack (MET) :             88.304ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            91.368ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@91.368ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.686ns  (logic 0.766ns (28.523%)  route 1.920ns (71.477%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 90.080 - 91.368 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.756    -0.637    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.119 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/Q
                         net (fo=5, routed)           0.717     0.599    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[9]
    SLICE_X42Y40         LUT4 (Prop_lut4_I1_O)        0.124     0.723 f  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2/O
                         net (fo=4, routed)           0.800     1.523    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124     1.647 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1/O
                         net (fo=10, routed)          0.402     2.049    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1_n_0
    SLICE_X41Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     91.368    91.368 r  
    H16                                               0.000    91.368 r  i_CLK (IN)
                         net (fo=0)                   0.000    91.368    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    92.755 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    93.916    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    86.812 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    88.411    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    88.502 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.578    90.080    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/C
                         clock pessimism              0.626    90.706    
                         clock uncertainty           -0.148    90.558    
    SLICE_X41Y41         FDRE (Setup_fdre_C_CE)      -0.205    90.353    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]
  -------------------------------------------------------------------
                         required time                         90.353    
                         arrival time                          -2.049    
  -------------------------------------------------------------------
                         slack                                 88.304    

Slack (MET) :             88.304ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            91.368ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@91.368ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.686ns  (logic 0.766ns (28.523%)  route 1.920ns (71.477%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 90.080 - 91.368 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.756    -0.637    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.119 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/Q
                         net (fo=5, routed)           0.717     0.599    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[9]
    SLICE_X42Y40         LUT4 (Prop_lut4_I1_O)        0.124     0.723 f  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2/O
                         net (fo=4, routed)           0.800     1.523    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124     1.647 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1/O
                         net (fo=10, routed)          0.402     2.049    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1_n_0
    SLICE_X41Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     91.368    91.368 r  
    H16                                               0.000    91.368 r  i_CLK (IN)
                         net (fo=0)                   0.000    91.368    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    92.755 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    93.916    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    86.812 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    88.411    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    88.502 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.578    90.080    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[7]/C
                         clock pessimism              0.626    90.706    
                         clock uncertainty           -0.148    90.558    
    SLICE_X41Y41         FDRE (Setup_fdre_C_CE)      -0.205    90.353    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[7]
  -------------------------------------------------------------------
                         required time                         90.353    
                         arrival time                          -2.049    
  -------------------------------------------------------------------
                         slack                                 88.304    

Slack (MET) :             88.304ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            91.368ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@91.368ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.686ns  (logic 0.766ns (28.523%)  route 1.920ns (71.477%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 90.080 - 91.368 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.756    -0.637    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.119 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/Q
                         net (fo=5, routed)           0.717     0.599    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[9]
    SLICE_X42Y40         LUT4 (Prop_lut4_I1_O)        0.124     0.723 f  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2/O
                         net (fo=4, routed)           0.800     1.523    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124     1.647 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1/O
                         net (fo=10, routed)          0.402     2.049    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1_n_0
    SLICE_X41Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     91.368    91.368 r  
    H16                                               0.000    91.368 r  i_CLK (IN)
                         net (fo=0)                   0.000    91.368    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    92.755 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    93.916    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    86.812 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    88.411    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    88.502 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.578    90.080    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[9]/C
                         clock pessimism              0.626    90.706    
                         clock uncertainty           -0.148    90.558    
    SLICE_X41Y41         FDRE (Setup_fdre_C_CE)      -0.205    90.353    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[9]
  -------------------------------------------------------------------
                         required time                         90.353    
                         arrival time                          -2.049    
  -------------------------------------------------------------------
                         slack                                 88.304    

Slack (MET) :             88.356ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            91.368ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@91.368ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.634ns  (logic 0.766ns (29.084%)  route 1.868ns (70.916%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 90.080 - 91.368 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.756    -0.637    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.119 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/Q
                         net (fo=5, routed)           0.717     0.599    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[9]
    SLICE_X42Y40         LUT4 (Prop_lut4_I1_O)        0.124     0.723 f  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2/O
                         net (fo=4, routed)           0.800     1.523    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124     1.647 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1/O
                         net (fo=10, routed)          0.350     1.997    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1_n_0
    SLICE_X40Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     91.368    91.368 r  
    H16                                               0.000    91.368 r  i_CLK (IN)
                         net (fo=0)                   0.000    91.368    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    92.755 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    93.916    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    86.812 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    88.411    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    88.502 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.578    90.080    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/C
                         clock pessimism              0.626    90.706    
                         clock uncertainty           -0.148    90.558    
    SLICE_X40Y42         FDRE (Setup_fdre_C_CE)      -0.205    90.353    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]
  -------------------------------------------------------------------
                         required time                         90.353    
                         arrival time                          -1.997    
  -------------------------------------------------------------------
                         slack                                 88.356    

Slack (MET) :             88.356ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            91.368ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@91.368ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.634ns  (logic 0.766ns (29.084%)  route 1.868ns (70.916%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 90.080 - 91.368 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.756    -0.637    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.119 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/Q
                         net (fo=5, routed)           0.717     0.599    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[9]
    SLICE_X42Y40         LUT4 (Prop_lut4_I1_O)        0.124     0.723 f  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2/O
                         net (fo=4, routed)           0.800     1.523    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124     1.647 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1/O
                         net (fo=10, routed)          0.350     1.997    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1_n_0
    SLICE_X41Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     91.368    91.368 r  
    H16                                               0.000    91.368 r  i_CLK (IN)
                         net (fo=0)                   0.000    91.368    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    92.755 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    93.916    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    86.812 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    88.411    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    88.502 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.578    90.080    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[1]/C
                         clock pessimism              0.626    90.706    
                         clock uncertainty           -0.148    90.558    
    SLICE_X41Y42         FDRE (Setup_fdre_C_CE)      -0.205    90.353    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[1]
  -------------------------------------------------------------------
                         required time                         90.353    
                         arrival time                          -1.997    
  -------------------------------------------------------------------
                         slack                                 88.356    

Slack (MET) :             88.356ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            91.368ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@91.368ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.634ns  (logic 0.766ns (29.084%)  route 1.868ns (70.916%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 90.080 - 91.368 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.756    -0.637    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.119 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/Q
                         net (fo=5, routed)           0.717     0.599    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[9]
    SLICE_X42Y40         LUT4 (Prop_lut4_I1_O)        0.124     0.723 f  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2/O
                         net (fo=4, routed)           0.800     1.523    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124     1.647 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1/O
                         net (fo=10, routed)          0.350     1.997    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1_n_0
    SLICE_X41Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     91.368    91.368 r  
    H16                                               0.000    91.368 r  i_CLK (IN)
                         net (fo=0)                   0.000    91.368    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    92.755 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    93.916    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    86.812 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    88.411    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    88.502 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.578    90.080    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]/C
                         clock pessimism              0.626    90.706    
                         clock uncertainty           -0.148    90.558    
    SLICE_X41Y42         FDRE (Setup_fdre_C_CE)      -0.205    90.353    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]
  -------------------------------------------------------------------
                         required time                         90.353    
                         arrival time                          -1.997    
  -------------------------------------------------------------------
                         slack                                 88.356    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.445%)  route 0.176ns (48.555%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.502    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/Q
                         net (fo=9, routed)           0.176    -0.185    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[6]
    SLICE_X42Y40         LUT4 (Prop_lut4_I1_O)        0.045    -0.140 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[7]
    SLICE_X42Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.735    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[7]/C
                         clock pessimism              0.249    -0.486    
    SLICE_X42Y40         FDRE (Hold_fdre_C_D)         0.120    -0.366    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[7]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.882%)  route 0.180ns (49.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.502    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/Q
                         net (fo=9, routed)           0.180    -0.181    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[6]
    SLICE_X42Y40         LUT6 (Prop_lut6_I0_O)        0.045    -0.136 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[0]
    SLICE_X42Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.735    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/C
                         clock pessimism              0.249    -0.486    
    SLICE_X42Y40         FDRE (Hold_fdre_C_D)         0.121    -0.365    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.918%)  route 0.165ns (47.082%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.502    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/Q
                         net (fo=8, routed)           0.165    -0.195    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[5]
    SLICE_X41Y41         LUT3 (Prop_lut3_I2_O)        0.045    -0.150 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[6]_i_1_n_0
    SLICE_X41Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.735    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/C
                         clock pessimism              0.249    -0.486    
    SLICE_X41Y41         FDRE (Hold_fdre_C_D)         0.092    -0.394    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.801%)  route 0.166ns (47.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.502    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/Q
                         net (fo=11, routed)          0.166    -0.194    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[0]
    SLICE_X41Y42         LUT6 (Prop_lut6_I2_O)        0.045    -0.149 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[3]_i_1_n_0
    SLICE_X41Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.735    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[3]/C
                         clock pessimism              0.246    -0.489    
    SLICE_X41Y42         FDRE (Hold_fdre_C_D)         0.092    -0.397    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[3]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.686%)  route 0.174ns (48.314%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.502    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/Q
                         net (fo=8, routed)           0.174    -0.187    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[5]
    SLICE_X40Y41         LUT5 (Prop_lut5_I1_O)        0.045    -0.142 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[8]_i_1_n_0
    SLICE_X40Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.735    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[8]/C
                         clock pessimism              0.249    -0.486    
    SLICE_X40Y41         FDRE (Hold_fdre_C_D)         0.091    -0.395    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[8]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.209ns (57.023%)  route 0.158ns (42.977%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.502    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/Q
                         net (fo=11, routed)          0.158    -0.180    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[0]
    SLICE_X40Y39         LUT4 (Prop_lut4_I3_O)        0.045    -0.135 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.135    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[3]_i_1_n_0
    SLICE_X40Y39         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.861    -0.736    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y39         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/C
                         clock pessimism              0.249    -0.487    
    SLICE_X40Y39         FDRE (Hold_fdre_C_D)         0.092    -0.395    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.868%)  route 0.159ns (43.132%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.502    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/Q
                         net (fo=11, routed)          0.159    -0.179    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[0]
    SLICE_X40Y39         LUT3 (Prop_lut3_I2_O)        0.045    -0.134 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.134    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[2]
    SLICE_X40Y39         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.861    -0.736    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y39         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[2]/C
                         clock pessimism              0.249    -0.487    
    SLICE_X40Y39         FDRE (Hold_fdre_C_D)         0.091    -0.396    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[2]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.492%)  route 0.182ns (49.508%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.592    -0.503    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y39         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/Q
                         net (fo=5, routed)           0.182    -0.179    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[3]
    SLICE_X41Y39         LUT5 (Prop_lut5_I4_O)        0.045    -0.134 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.134    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[4]
    SLICE_X41Y39         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.861    -0.736    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y39         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[4]/C
                         clock pessimism              0.246    -0.490    
    SLICE_X41Y39         FDRE (Hold_fdre_C_D)         0.092    -0.398    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[4]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.290%)  route 0.216ns (53.710%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.502    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[3]/Q
                         net (fo=8, routed)           0.216    -0.145    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[3]
    SLICE_X40Y42         LUT6 (Prop_lut6_I3_O)        0.045    -0.100 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.100    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[0]_i_1_n_0
    SLICE_X40Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.735    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/C
                         clock pessimism              0.246    -0.489    
    SLICE_X40Y42         FDRE (Hold_fdre_C_D)         0.091    -0.398    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.209ns (49.321%)  route 0.215ns (50.679%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.502    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[8]/Q
                         net (fo=7, routed)           0.215    -0.123    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[8]
    SLICE_X42Y41         LUT6 (Prop_lut6_I4_O)        0.045    -0.078 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.078    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[8]
    SLICE_X42Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.735    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[8]/C
                         clock pessimism              0.233    -0.502    
    SLICE_X42Y41         FDRE (Hold_fdre_C_D)         0.120    -0.382    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[8]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.304    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_HDMI_VGA_clk_wiz_0_0_1
Waveform(ns):       { 0.000 45.684 }
Period(ns):         91.368
Sources:            { HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         91.368      89.213     BUFGCTRL_X0Y16   HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         91.368      90.119     MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         91.368      90.368     SLICE_X43Y40     HDMI_VGA_i/VGA_controller_0/inst/o_BLUE_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         91.368      90.368     SLICE_X43Y40     HDMI_VGA_i/VGA_controller_0/inst/o_BLUE_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         91.368      90.368     SLICE_X43Y39     HDMI_VGA_i/VGA_controller_0/inst/o_BLUE_reg[0]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         91.368      90.368     SLICE_X43Y38     HDMI_VGA_i/VGA_controller_0/inst/o_RED_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         91.368      90.368     SLICE_X43Y39     HDMI_VGA_i/VGA_controller_0/inst/o_RED_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         91.368      90.368     SLICE_X43Y40     HDMI_VGA_i/VGA_controller_0/inst/o_RED_reg[3]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         91.368      90.368     SLICE_X43Y38     HDMI_VGA_i/VGA_controller_0/inst/o_RED_reg[3]_lopt_replica_3/C
Min Period        n/a     FDRE/C              n/a            1.000         91.368      90.368     SLICE_X43Y38     HDMI_VGA_i/VGA_controller_0/inst/o_RED_reg[3]_lopt_replica_4/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       91.368      121.992    MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         45.684      45.184     SLICE_X43Y40     HDMI_VGA_i/VGA_controller_0/inst/o_BLUE_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         45.684      45.184     SLICE_X43Y40     HDMI_VGA_i/VGA_controller_0/inst/o_BLUE_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         45.684      45.184     SLICE_X43Y40     HDMI_VGA_i/VGA_controller_0/inst/o_BLUE_reg[0]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         45.684      45.184     SLICE_X43Y40     HDMI_VGA_i/VGA_controller_0/inst/o_BLUE_reg[0]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         45.684      45.184     SLICE_X43Y39     HDMI_VGA_i/VGA_controller_0/inst/o_BLUE_reg[0]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         45.684      45.184     SLICE_X43Y38     HDMI_VGA_i/VGA_controller_0/inst/o_RED_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         45.684      45.184     SLICE_X43Y39     HDMI_VGA_i/VGA_controller_0/inst/o_RED_reg[3]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         45.684      45.184     SLICE_X43Y40     HDMI_VGA_i/VGA_controller_0/inst/o_RED_reg[3]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         45.684      45.184     SLICE_X43Y40     HDMI_VGA_i/VGA_controller_0/inst/o_RED_reg[3]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         45.684      45.184     SLICE_X43Y38     HDMI_VGA_i/VGA_controller_0/inst/o_RED_reg[3]_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         45.684      45.184     SLICE_X43Y40     HDMI_VGA_i/VGA_controller_0/inst/o_BLUE_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         45.684      45.184     SLICE_X43Y40     HDMI_VGA_i/VGA_controller_0/inst/o_BLUE_reg[0]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         45.684      45.184     SLICE_X43Y38     HDMI_VGA_i/VGA_controller_0/inst/o_RED_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         45.684      45.184     SLICE_X43Y40     HDMI_VGA_i/VGA_controller_0/inst/o_RED_reg[3]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         45.684      45.184     SLICE_X43Y38     HDMI_VGA_i/VGA_controller_0/inst/o_RED_reg[3]_lopt_replica_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         45.684      45.184     SLICE_X43Y38     HDMI_VGA_i/VGA_controller_0/inst/o_RED_reg[3]_lopt_replica_4/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         45.684      45.184     SLICE_X43Y38     HDMI_VGA_i/VGA_controller_0/inst/o_RED_reg[3]_lopt_replica_5/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         45.684      45.184     SLICE_X42Y40     HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         45.684      45.184     SLICE_X41Y40     HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         45.684      45.184     SLICE_X41Y40     HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_HDMI_VGA_clk_wiz_0_0_1
  To Clock:  clkfbout_HDMI_VGA_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_HDMI_VGA_clk_wiz_0_0_1
Waveform(ns):       { 0.000 46.000 }
Period(ns):         92.000
Sources:            { HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         92.000      89.845     BUFGCTRL_X0Y17   HDMI_VGA_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         92.000      90.751     MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         92.000      90.751     MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       92.000      8.000      MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       92.000      121.360    MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_HDMI_VGA_clk_wiz_0_0_1
  To Clock:  clk_out1_HDMI_VGA_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.704ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.704ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.973ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@278.076ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@274.103ns)
  Data Path Delay:        2.875ns  (logic 0.766ns (26.645%)  route 2.109ns (73.355%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 276.788 - 278.076 ) 
    Source Clock Delay      (SCD):    -0.637ns = ( 273.466 - 274.103 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    274.103   274.103 r  
    H16                                               0.000   274.103 r  i_CLK (IN)
                         net (fo=0)                   0.000   274.103    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   275.560 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   276.845    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   269.849 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   271.609    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   271.710 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.756   273.466    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518   273.984 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/Q
                         net (fo=5, routed)           0.717   274.702    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[9]
    SLICE_X42Y40         LUT4 (Prop_lut4_I1_O)        0.124   274.826 f  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2/O
                         net (fo=4, routed)           0.800   275.626    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124   275.750 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1/O
                         net (fo=10, routed)          0.592   276.341    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1_n_0
    SLICE_X40Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    278.076   278.076 r  
    H16                                               0.000   278.076 r  i_CLK (IN)
                         net (fo=0)                   0.000   278.076    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   279.462 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   280.624    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   273.520 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   275.119    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   275.210 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.578   276.788    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[4]/C
                         clock pessimism              0.626   277.414    
                         clock uncertainty           -0.164   277.250    
    SLICE_X40Y41         FDRE (Setup_fdre_C_CE)      -0.205   277.045    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[4]
  -------------------------------------------------------------------
                         required time                        277.045    
                         arrival time                        -276.341    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.704ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.973ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@278.076ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@274.103ns)
  Data Path Delay:        2.875ns  (logic 0.766ns (26.645%)  route 2.109ns (73.355%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 276.788 - 278.076 ) 
    Source Clock Delay      (SCD):    -0.637ns = ( 273.466 - 274.103 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    274.103   274.103 r  
    H16                                               0.000   274.103 r  i_CLK (IN)
                         net (fo=0)                   0.000   274.103    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   275.560 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   276.845    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   269.849 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   271.609    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   271.710 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.756   273.466    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518   273.984 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/Q
                         net (fo=5, routed)           0.717   274.702    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[9]
    SLICE_X42Y40         LUT4 (Prop_lut4_I1_O)        0.124   274.826 f  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2/O
                         net (fo=4, routed)           0.800   275.626    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124   275.750 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1/O
                         net (fo=10, routed)          0.592   276.341    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1_n_0
    SLICE_X40Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    278.076   278.076 r  
    H16                                               0.000   278.076 r  i_CLK (IN)
                         net (fo=0)                   0.000   278.076    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   279.462 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   280.624    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   273.520 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   275.119    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   275.210 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.578   276.788    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[8]/C
                         clock pessimism              0.626   277.414    
                         clock uncertainty           -0.164   277.250    
    SLICE_X40Y41         FDRE (Setup_fdre_C_CE)      -0.205   277.045    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[8]
  -------------------------------------------------------------------
                         required time                        277.045    
                         arrival time                        -276.341    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.973ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@278.076ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@274.103ns)
  Data Path Delay:        2.650ns  (logic 0.704ns (26.565%)  route 1.946ns (73.435%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 276.787 - 278.076 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 273.465 - 274.103 ) 
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    274.103   274.103 r  
    H16                                               0.000   274.103 r  i_CLK (IN)
                         net (fo=0)                   0.000   274.103    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   275.560 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   276.845    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   269.849 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   271.609    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   271.710 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.755   273.465    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.456   273.921 f  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/Q
                         net (fo=9, routed)           1.004   274.926    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[6]
    SLICE_X42Y39         LUT6 (Prop_lut6_I2_O)        0.124   275.050 r  HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC_i_2/O
                         net (fo=1, routed)           0.410   275.460    HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC_i_2_n_0
    SLICE_X40Y40         LUT5 (Prop_lut5_I0_O)        0.124   275.583 r  HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC_i_1/O
                         net (fo=1, routed)           0.532   276.115    HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC0
    SLICE_X40Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    278.076   278.076 r  
    H16                                               0.000   278.076 r  i_CLK (IN)
                         net (fo=0)                   0.000   278.076    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   279.462 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   280.624    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   273.520 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   275.119    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   275.210 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.577   276.787    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC_reg/C
                         clock pessimism              0.629   277.416    
                         clock uncertainty           -0.164   277.252    
    SLICE_X40Y40         FDRE (Setup_fdre_C_R)       -0.429   276.823    HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC_reg
  -------------------------------------------------------------------
                         required time                        276.823    
                         arrival time                        -276.115    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.973ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@278.076ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@274.103ns)
  Data Path Delay:        2.443ns  (logic 0.704ns (28.819%)  route 1.739ns (71.181%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 276.786 - 278.076 ) 
    Source Clock Delay      (SCD):    -0.637ns = ( 273.466 - 274.103 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    274.103   274.103 r  
    H16                                               0.000   274.103 r  i_CLK (IN)
                         net (fo=0)                   0.000   274.103    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   275.560 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   276.845    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   269.849 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   271.609    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   271.710 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.756   273.466    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.456   273.922 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/Q
                         net (fo=11, routed)          0.725   274.648    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[0]
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.124   274.772 f  HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_i_3/O
                         net (fo=1, routed)           0.667   275.439    HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_i_3_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I1_O)        0.124   275.563 r  HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_i_1/O
                         net (fo=1, routed)           0.347   275.909    HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC0
    SLICE_X39Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    278.076   278.076 r  
    H16                                               0.000   278.076 r  i_CLK (IN)
                         net (fo=0)                   0.000   278.076    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   279.462 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   280.624    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   273.520 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   275.119    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   275.210 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.576   276.786    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_reg/C
                         clock pessimism              0.588   277.374    
                         clock uncertainty           -0.164   277.210    
    SLICE_X39Y40         FDRE (Setup_fdre_C_R)       -0.429   276.781    HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_reg
  -------------------------------------------------------------------
                         required time                        276.781    
                         arrival time                        -275.909    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.973ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@278.076ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@274.103ns)
  Data Path Delay:        2.686ns  (logic 0.766ns (28.523%)  route 1.920ns (71.477%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 276.788 - 278.076 ) 
    Source Clock Delay      (SCD):    -0.637ns = ( 273.466 - 274.103 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    274.103   274.103 r  
    H16                                               0.000   274.103 r  i_CLK (IN)
                         net (fo=0)                   0.000   274.103    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   275.560 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   276.845    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   269.849 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   271.609    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   271.710 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.756   273.466    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518   273.984 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/Q
                         net (fo=5, routed)           0.717   274.702    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[9]
    SLICE_X42Y40         LUT4 (Prop_lut4_I1_O)        0.124   274.826 f  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2/O
                         net (fo=4, routed)           0.800   275.626    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124   275.750 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1/O
                         net (fo=10, routed)          0.402   276.152    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1_n_0
    SLICE_X41Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    278.076   278.076 r  
    H16                                               0.000   278.076 r  i_CLK (IN)
                         net (fo=0)                   0.000   278.076    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   279.462 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   280.624    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   273.520 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   275.119    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   275.210 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.578   276.788    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/C
                         clock pessimism              0.626   277.414    
                         clock uncertainty           -0.164   277.250    
    SLICE_X41Y41         FDRE (Setup_fdre_C_CE)      -0.205   277.045    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]
  -------------------------------------------------------------------
                         required time                        277.045    
                         arrival time                        -276.152    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.973ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@278.076ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@274.103ns)
  Data Path Delay:        2.686ns  (logic 0.766ns (28.523%)  route 1.920ns (71.477%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 276.788 - 278.076 ) 
    Source Clock Delay      (SCD):    -0.637ns = ( 273.466 - 274.103 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    274.103   274.103 r  
    H16                                               0.000   274.103 r  i_CLK (IN)
                         net (fo=0)                   0.000   274.103    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   275.560 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   276.845    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   269.849 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   271.609    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   271.710 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.756   273.466    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518   273.984 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/Q
                         net (fo=5, routed)           0.717   274.702    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[9]
    SLICE_X42Y40         LUT4 (Prop_lut4_I1_O)        0.124   274.826 f  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2/O
                         net (fo=4, routed)           0.800   275.626    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124   275.750 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1/O
                         net (fo=10, routed)          0.402   276.152    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1_n_0
    SLICE_X41Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    278.076   278.076 r  
    H16                                               0.000   278.076 r  i_CLK (IN)
                         net (fo=0)                   0.000   278.076    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   279.462 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   280.624    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   273.520 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   275.119    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   275.210 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.578   276.788    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[7]/C
                         clock pessimism              0.626   277.414    
                         clock uncertainty           -0.164   277.250    
    SLICE_X41Y41         FDRE (Setup_fdre_C_CE)      -0.205   277.045    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[7]
  -------------------------------------------------------------------
                         required time                        277.045    
                         arrival time                        -276.152    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.973ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@278.076ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@274.103ns)
  Data Path Delay:        2.686ns  (logic 0.766ns (28.523%)  route 1.920ns (71.477%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 276.788 - 278.076 ) 
    Source Clock Delay      (SCD):    -0.637ns = ( 273.466 - 274.103 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    274.103   274.103 r  
    H16                                               0.000   274.103 r  i_CLK (IN)
                         net (fo=0)                   0.000   274.103    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   275.560 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   276.845    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   269.849 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   271.609    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   271.710 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.756   273.466    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518   273.984 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/Q
                         net (fo=5, routed)           0.717   274.702    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[9]
    SLICE_X42Y40         LUT4 (Prop_lut4_I1_O)        0.124   274.826 f  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2/O
                         net (fo=4, routed)           0.800   275.626    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124   275.750 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1/O
                         net (fo=10, routed)          0.402   276.152    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1_n_0
    SLICE_X41Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    278.076   278.076 r  
    H16                                               0.000   278.076 r  i_CLK (IN)
                         net (fo=0)                   0.000   278.076    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   279.462 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   280.624    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   273.520 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   275.119    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   275.210 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.578   276.788    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[9]/C
                         clock pessimism              0.626   277.414    
                         clock uncertainty           -0.164   277.250    
    SLICE_X41Y41         FDRE (Setup_fdre_C_CE)      -0.205   277.045    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[9]
  -------------------------------------------------------------------
                         required time                        277.045    
                         arrival time                        -276.152    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.945ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.973ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@278.076ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@274.103ns)
  Data Path Delay:        2.634ns  (logic 0.766ns (29.084%)  route 1.868ns (70.916%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 276.788 - 278.076 ) 
    Source Clock Delay      (SCD):    -0.637ns = ( 273.466 - 274.103 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    274.103   274.103 r  
    H16                                               0.000   274.103 r  i_CLK (IN)
                         net (fo=0)                   0.000   274.103    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   275.560 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   276.845    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   269.849 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   271.609    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   271.710 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.756   273.466    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518   273.984 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/Q
                         net (fo=5, routed)           0.717   274.702    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[9]
    SLICE_X42Y40         LUT4 (Prop_lut4_I1_O)        0.124   274.826 f  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2/O
                         net (fo=4, routed)           0.800   275.626    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124   275.750 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1/O
                         net (fo=10, routed)          0.350   276.100    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1_n_0
    SLICE_X40Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    278.076   278.076 r  
    H16                                               0.000   278.076 r  i_CLK (IN)
                         net (fo=0)                   0.000   278.076    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   279.462 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   280.624    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   273.520 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   275.119    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   275.210 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.578   276.788    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/C
                         clock pessimism              0.626   277.414    
                         clock uncertainty           -0.164   277.250    
    SLICE_X40Y42         FDRE (Setup_fdre_C_CE)      -0.205   277.045    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]
  -------------------------------------------------------------------
                         required time                        277.045    
                         arrival time                        -276.100    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.945ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.973ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@278.076ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@274.103ns)
  Data Path Delay:        2.634ns  (logic 0.766ns (29.084%)  route 1.868ns (70.916%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 276.788 - 278.076 ) 
    Source Clock Delay      (SCD):    -0.637ns = ( 273.466 - 274.103 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    274.103   274.103 r  
    H16                                               0.000   274.103 r  i_CLK (IN)
                         net (fo=0)                   0.000   274.103    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   275.560 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   276.845    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   269.849 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   271.609    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   271.710 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.756   273.466    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518   273.984 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/Q
                         net (fo=5, routed)           0.717   274.702    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[9]
    SLICE_X42Y40         LUT4 (Prop_lut4_I1_O)        0.124   274.826 f  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2/O
                         net (fo=4, routed)           0.800   275.626    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124   275.750 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1/O
                         net (fo=10, routed)          0.350   276.100    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1_n_0
    SLICE_X41Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    278.076   278.076 r  
    H16                                               0.000   278.076 r  i_CLK (IN)
                         net (fo=0)                   0.000   278.076    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   279.462 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   280.624    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   273.520 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   275.119    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   275.210 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.578   276.788    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[1]/C
                         clock pessimism              0.626   277.414    
                         clock uncertainty           -0.164   277.250    
    SLICE_X41Y42         FDRE (Setup_fdre_C_CE)      -0.205   277.045    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[1]
  -------------------------------------------------------------------
                         required time                        277.045    
                         arrival time                        -276.100    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.945ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.973ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@278.076ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@274.103ns)
  Data Path Delay:        2.634ns  (logic 0.766ns (29.084%)  route 1.868ns (70.916%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 276.788 - 278.076 ) 
    Source Clock Delay      (SCD):    -0.637ns = ( 273.466 - 274.103 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    274.103   274.103 r  
    H16                                               0.000   274.103 r  i_CLK (IN)
                         net (fo=0)                   0.000   274.103    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   275.560 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   276.845    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   269.849 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   271.609    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   271.710 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.756   273.466    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518   273.984 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/Q
                         net (fo=5, routed)           0.717   274.702    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[9]
    SLICE_X42Y40         LUT4 (Prop_lut4_I1_O)        0.124   274.826 f  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2/O
                         net (fo=4, routed)           0.800   275.626    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124   275.750 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1/O
                         net (fo=10, routed)          0.350   276.100    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1_n_0
    SLICE_X41Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    278.076   278.076 r  
    H16                                               0.000   278.076 r  i_CLK (IN)
                         net (fo=0)                   0.000   278.076    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   279.462 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   280.624    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   273.520 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   275.119    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   275.210 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.578   276.788    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]/C
                         clock pessimism              0.626   277.414    
                         clock uncertainty           -0.164   277.250    
    SLICE_X41Y42         FDRE (Setup_fdre_C_CE)      -0.205   277.045    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]
  -------------------------------------------------------------------
                         required time                        277.045    
                         arrival time                        -276.100    
  -------------------------------------------------------------------
                         slack                                  0.945    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.445%)  route 0.176ns (48.555%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.502    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/Q
                         net (fo=9, routed)           0.176    -0.185    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[6]
    SLICE_X42Y40         LUT4 (Prop_lut4_I1_O)        0.045    -0.140 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[7]
    SLICE_X42Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.735    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[7]/C
                         clock pessimism              0.249    -0.486    
                         clock uncertainty            0.164    -0.322    
    SLICE_X42Y40         FDRE (Hold_fdre_C_D)         0.120    -0.202    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[7]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.882%)  route 0.180ns (49.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.502    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/Q
                         net (fo=9, routed)           0.180    -0.181    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[6]
    SLICE_X42Y40         LUT6 (Prop_lut6_I0_O)        0.045    -0.136 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[0]
    SLICE_X42Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.735    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/C
                         clock pessimism              0.249    -0.486    
                         clock uncertainty            0.164    -0.322    
    SLICE_X42Y40         FDRE (Hold_fdre_C_D)         0.121    -0.201    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.918%)  route 0.165ns (47.082%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.502    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/Q
                         net (fo=8, routed)           0.165    -0.195    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[5]
    SLICE_X41Y41         LUT3 (Prop_lut3_I2_O)        0.045    -0.150 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[6]_i_1_n_0
    SLICE_X41Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.735    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/C
                         clock pessimism              0.249    -0.486    
                         clock uncertainty            0.164    -0.322    
    SLICE_X41Y41         FDRE (Hold_fdre_C_D)         0.092    -0.230    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.801%)  route 0.166ns (47.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.502    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/Q
                         net (fo=11, routed)          0.166    -0.194    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[0]
    SLICE_X41Y42         LUT6 (Prop_lut6_I2_O)        0.045    -0.149 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[3]_i_1_n_0
    SLICE_X41Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.735    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[3]/C
                         clock pessimism              0.246    -0.489    
                         clock uncertainty            0.164    -0.325    
    SLICE_X41Y42         FDRE (Hold_fdre_C_D)         0.092    -0.233    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[3]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.686%)  route 0.174ns (48.314%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.502    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/Q
                         net (fo=8, routed)           0.174    -0.187    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[5]
    SLICE_X40Y41         LUT5 (Prop_lut5_I1_O)        0.045    -0.142 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[8]_i_1_n_0
    SLICE_X40Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.735    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[8]/C
                         clock pessimism              0.249    -0.486    
                         clock uncertainty            0.164    -0.322    
    SLICE_X40Y41         FDRE (Hold_fdre_C_D)         0.091    -0.231    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[8]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.209ns (57.023%)  route 0.158ns (42.977%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.502    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/Q
                         net (fo=11, routed)          0.158    -0.180    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[0]
    SLICE_X40Y39         LUT4 (Prop_lut4_I3_O)        0.045    -0.135 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.135    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[3]_i_1_n_0
    SLICE_X40Y39         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.861    -0.736    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y39         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/C
                         clock pessimism              0.249    -0.487    
                         clock uncertainty            0.164    -0.323    
    SLICE_X40Y39         FDRE (Hold_fdre_C_D)         0.092    -0.231    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.868%)  route 0.159ns (43.132%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.502    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/Q
                         net (fo=11, routed)          0.159    -0.179    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[0]
    SLICE_X40Y39         LUT3 (Prop_lut3_I2_O)        0.045    -0.134 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.134    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[2]
    SLICE_X40Y39         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.861    -0.736    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y39         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[2]/C
                         clock pessimism              0.249    -0.487    
                         clock uncertainty            0.164    -0.323    
    SLICE_X40Y39         FDRE (Hold_fdre_C_D)         0.091    -0.232    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[2]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.492%)  route 0.182ns (49.508%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.592    -0.503    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y39         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/Q
                         net (fo=5, routed)           0.182    -0.179    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[3]
    SLICE_X41Y39         LUT5 (Prop_lut5_I4_O)        0.045    -0.134 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.134    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[4]
    SLICE_X41Y39         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.861    -0.736    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y39         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[4]/C
                         clock pessimism              0.246    -0.490    
                         clock uncertainty            0.164    -0.326    
    SLICE_X41Y39         FDRE (Hold_fdre_C_D)         0.092    -0.234    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[4]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.290%)  route 0.216ns (53.710%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.502    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[3]/Q
                         net (fo=8, routed)           0.216    -0.145    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[3]
    SLICE_X40Y42         LUT6 (Prop_lut6_I3_O)        0.045    -0.100 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.100    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[0]_i_1_n_0
    SLICE_X40Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.735    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/C
                         clock pessimism              0.246    -0.489    
                         clock uncertainty            0.164    -0.325    
    SLICE_X40Y42         FDRE (Hold_fdre_C_D)         0.091    -0.234    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.209ns (49.321%)  route 0.215ns (50.679%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.502    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[8]/Q
                         net (fo=7, routed)           0.215    -0.123    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[8]
    SLICE_X42Y41         LUT6 (Prop_lut6_I4_O)        0.045    -0.078 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.078    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[8]
    SLICE_X42Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.735    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[8]/C
                         clock pessimism              0.233    -0.502    
                         clock uncertainty            0.164    -0.338    
    SLICE_X42Y41         FDRE (Hold_fdre_C_D)         0.120    -0.218    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[8]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.140    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_HDMI_VGA_clk_wiz_0_0
  To Clock:  clk_out1_HDMI_VGA_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.704ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.704ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.972ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@639.574ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@635.601ns)
  Data Path Delay:        2.875ns  (logic 0.766ns (26.645%)  route 2.109ns (73.355%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 638.286 - 639.574 ) 
    Source Clock Delay      (SCD):    -0.637ns = ( 634.965 - 635.601 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    635.601   635.601 r  
    H16                                               0.000   635.601 r  i_CLK (IN)
                         net (fo=0)                   0.000   635.601    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   637.059 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   638.344    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   631.348 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   633.108    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   633.209 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.756   634.965    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518   635.483 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/Q
                         net (fo=5, routed)           0.717   636.200    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[9]
    SLICE_X42Y40         LUT4 (Prop_lut4_I1_O)        0.124   636.324 f  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2/O
                         net (fo=4, routed)           0.800   637.124    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124   637.248 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1/O
                         net (fo=10, routed)          0.592   637.839    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1_n_0
    SLICE_X40Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    639.574   639.574 r  
    H16                                               0.000   639.574 r  i_CLK (IN)
                         net (fo=0)                   0.000   639.574    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   640.961 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   642.123    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   635.018 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   636.617    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   636.708 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.578   638.286    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[4]/C
                         clock pessimism              0.626   638.912    
                         clock uncertainty           -0.164   638.748    
    SLICE_X40Y41         FDRE (Setup_fdre_C_CE)      -0.205   638.543    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[4]
  -------------------------------------------------------------------
                         required time                        638.543    
                         arrival time                        -637.839    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.704ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.972ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@639.574ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@635.601ns)
  Data Path Delay:        2.875ns  (logic 0.766ns (26.645%)  route 2.109ns (73.355%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 638.286 - 639.574 ) 
    Source Clock Delay      (SCD):    -0.637ns = ( 634.965 - 635.601 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    635.601   635.601 r  
    H16                                               0.000   635.601 r  i_CLK (IN)
                         net (fo=0)                   0.000   635.601    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   637.059 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   638.344    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   631.348 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   633.108    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   633.209 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.756   634.965    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518   635.483 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/Q
                         net (fo=5, routed)           0.717   636.200    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[9]
    SLICE_X42Y40         LUT4 (Prop_lut4_I1_O)        0.124   636.324 f  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2/O
                         net (fo=4, routed)           0.800   637.124    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124   637.248 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1/O
                         net (fo=10, routed)          0.592   637.839    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1_n_0
    SLICE_X40Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    639.574   639.574 r  
    H16                                               0.000   639.574 r  i_CLK (IN)
                         net (fo=0)                   0.000   639.574    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   640.961 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   642.123    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   635.018 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   636.617    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   636.708 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.578   638.286    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[8]/C
                         clock pessimism              0.626   638.912    
                         clock uncertainty           -0.164   638.748    
    SLICE_X40Y41         FDRE (Setup_fdre_C_CE)      -0.205   638.543    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[8]
  -------------------------------------------------------------------
                         required time                        638.543    
                         arrival time                        -637.839    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.972ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@639.574ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@635.601ns)
  Data Path Delay:        2.650ns  (logic 0.704ns (26.565%)  route 1.946ns (73.435%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 638.285 - 639.574 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 634.964 - 635.601 ) 
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    635.601   635.601 r  
    H16                                               0.000   635.601 r  i_CLK (IN)
                         net (fo=0)                   0.000   635.601    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   637.059 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   638.344    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   631.348 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   633.108    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   633.209 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.755   634.964    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.456   635.420 f  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/Q
                         net (fo=9, routed)           1.004   636.424    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[6]
    SLICE_X42Y39         LUT6 (Prop_lut6_I2_O)        0.124   636.548 r  HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC_i_2/O
                         net (fo=1, routed)           0.410   636.958    HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC_i_2_n_0
    SLICE_X40Y40         LUT5 (Prop_lut5_I0_O)        0.124   637.082 r  HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC_i_1/O
                         net (fo=1, routed)           0.532   637.614    HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC0
    SLICE_X40Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    639.574   639.574 r  
    H16                                               0.000   639.574 r  i_CLK (IN)
                         net (fo=0)                   0.000   639.574    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   640.961 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   642.123    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   635.018 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   636.617    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   636.708 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.577   638.285    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC_reg/C
                         clock pessimism              0.629   638.914    
                         clock uncertainty           -0.164   638.750    
    SLICE_X40Y40         FDRE (Setup_fdre_C_R)       -0.429   638.321    HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC_reg
  -------------------------------------------------------------------
                         required time                        638.321    
                         arrival time                        -637.614    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.972ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@639.574ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@635.601ns)
  Data Path Delay:        2.443ns  (logic 0.704ns (28.819%)  route 1.739ns (71.181%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 638.284 - 639.574 ) 
    Source Clock Delay      (SCD):    -0.637ns = ( 634.965 - 635.601 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    635.601   635.601 r  
    H16                                               0.000   635.601 r  i_CLK (IN)
                         net (fo=0)                   0.000   635.601    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   637.059 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   638.344    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   631.348 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   633.108    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   633.209 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.756   634.965    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.456   635.421 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/Q
                         net (fo=11, routed)          0.725   636.146    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[0]
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.124   636.270 f  HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_i_3/O
                         net (fo=1, routed)           0.667   636.937    HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_i_3_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I1_O)        0.124   637.061 r  HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_i_1/O
                         net (fo=1, routed)           0.347   637.407    HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC0
    SLICE_X39Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    639.574   639.574 r  
    H16                                               0.000   639.574 r  i_CLK (IN)
                         net (fo=0)                   0.000   639.574    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   640.961 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   642.123    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   635.018 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   636.617    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   636.708 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.576   638.284    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_reg/C
                         clock pessimism              0.588   638.872    
                         clock uncertainty           -0.164   638.708    
    SLICE_X39Y40         FDRE (Setup_fdre_C_R)       -0.429   638.279    HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_reg
  -------------------------------------------------------------------
                         required time                        638.279    
                         arrival time                        -637.407    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.972ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@639.574ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@635.601ns)
  Data Path Delay:        2.686ns  (logic 0.766ns (28.523%)  route 1.920ns (71.477%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 638.286 - 639.574 ) 
    Source Clock Delay      (SCD):    -0.637ns = ( 634.965 - 635.601 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    635.601   635.601 r  
    H16                                               0.000   635.601 r  i_CLK (IN)
                         net (fo=0)                   0.000   635.601    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   637.059 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   638.344    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   631.348 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   633.108    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   633.209 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.756   634.965    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518   635.483 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/Q
                         net (fo=5, routed)           0.717   636.200    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[9]
    SLICE_X42Y40         LUT4 (Prop_lut4_I1_O)        0.124   636.324 f  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2/O
                         net (fo=4, routed)           0.800   637.124    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124   637.248 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1/O
                         net (fo=10, routed)          0.402   637.650    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1_n_0
    SLICE_X41Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    639.574   639.574 r  
    H16                                               0.000   639.574 r  i_CLK (IN)
                         net (fo=0)                   0.000   639.574    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   640.961 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   642.123    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   635.018 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   636.617    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   636.708 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.578   638.286    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/C
                         clock pessimism              0.626   638.912    
                         clock uncertainty           -0.164   638.748    
    SLICE_X41Y41         FDRE (Setup_fdre_C_CE)      -0.205   638.543    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]
  -------------------------------------------------------------------
                         required time                        638.543    
                         arrival time                        -637.650    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.972ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@639.574ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@635.601ns)
  Data Path Delay:        2.686ns  (logic 0.766ns (28.523%)  route 1.920ns (71.477%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 638.286 - 639.574 ) 
    Source Clock Delay      (SCD):    -0.637ns = ( 634.965 - 635.601 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    635.601   635.601 r  
    H16                                               0.000   635.601 r  i_CLK (IN)
                         net (fo=0)                   0.000   635.601    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   637.059 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   638.344    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   631.348 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   633.108    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   633.209 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.756   634.965    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518   635.483 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/Q
                         net (fo=5, routed)           0.717   636.200    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[9]
    SLICE_X42Y40         LUT4 (Prop_lut4_I1_O)        0.124   636.324 f  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2/O
                         net (fo=4, routed)           0.800   637.124    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124   637.248 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1/O
                         net (fo=10, routed)          0.402   637.650    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1_n_0
    SLICE_X41Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    639.574   639.574 r  
    H16                                               0.000   639.574 r  i_CLK (IN)
                         net (fo=0)                   0.000   639.574    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   640.961 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   642.123    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   635.018 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   636.617    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   636.708 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.578   638.286    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[7]/C
                         clock pessimism              0.626   638.912    
                         clock uncertainty           -0.164   638.748    
    SLICE_X41Y41         FDRE (Setup_fdre_C_CE)      -0.205   638.543    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[7]
  -------------------------------------------------------------------
                         required time                        638.543    
                         arrival time                        -637.650    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.972ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@639.574ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@635.601ns)
  Data Path Delay:        2.686ns  (logic 0.766ns (28.523%)  route 1.920ns (71.477%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 638.286 - 639.574 ) 
    Source Clock Delay      (SCD):    -0.637ns = ( 634.965 - 635.601 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    635.601   635.601 r  
    H16                                               0.000   635.601 r  i_CLK (IN)
                         net (fo=0)                   0.000   635.601    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   637.059 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   638.344    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   631.348 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   633.108    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   633.209 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.756   634.965    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518   635.483 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/Q
                         net (fo=5, routed)           0.717   636.200    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[9]
    SLICE_X42Y40         LUT4 (Prop_lut4_I1_O)        0.124   636.324 f  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2/O
                         net (fo=4, routed)           0.800   637.124    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124   637.248 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1/O
                         net (fo=10, routed)          0.402   637.650    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1_n_0
    SLICE_X41Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    639.574   639.574 r  
    H16                                               0.000   639.574 r  i_CLK (IN)
                         net (fo=0)                   0.000   639.574    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   640.961 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   642.123    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   635.018 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   636.617    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   636.708 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.578   638.286    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[9]/C
                         clock pessimism              0.626   638.912    
                         clock uncertainty           -0.164   638.748    
    SLICE_X41Y41         FDRE (Setup_fdre_C_CE)      -0.205   638.543    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[9]
  -------------------------------------------------------------------
                         required time                        638.543    
                         arrival time                        -637.650    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.945ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.972ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@639.574ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@635.601ns)
  Data Path Delay:        2.634ns  (logic 0.766ns (29.084%)  route 1.868ns (70.916%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 638.286 - 639.574 ) 
    Source Clock Delay      (SCD):    -0.637ns = ( 634.965 - 635.601 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    635.601   635.601 r  
    H16                                               0.000   635.601 r  i_CLK (IN)
                         net (fo=0)                   0.000   635.601    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   637.059 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   638.344    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   631.348 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   633.108    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   633.209 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.756   634.965    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518   635.483 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/Q
                         net (fo=5, routed)           0.717   636.200    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[9]
    SLICE_X42Y40         LUT4 (Prop_lut4_I1_O)        0.124   636.324 f  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2/O
                         net (fo=4, routed)           0.800   637.124    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124   637.248 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1/O
                         net (fo=10, routed)          0.350   637.598    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1_n_0
    SLICE_X40Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    639.574   639.574 r  
    H16                                               0.000   639.574 r  i_CLK (IN)
                         net (fo=0)                   0.000   639.574    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   640.961 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   642.123    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   635.018 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   636.617    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   636.708 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.578   638.286    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/C
                         clock pessimism              0.626   638.912    
                         clock uncertainty           -0.164   638.748    
    SLICE_X40Y42         FDRE (Setup_fdre_C_CE)      -0.205   638.543    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]
  -------------------------------------------------------------------
                         required time                        638.543    
                         arrival time                        -637.598    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.945ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.972ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@639.574ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@635.601ns)
  Data Path Delay:        2.634ns  (logic 0.766ns (29.084%)  route 1.868ns (70.916%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 638.286 - 639.574 ) 
    Source Clock Delay      (SCD):    -0.637ns = ( 634.965 - 635.601 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    635.601   635.601 r  
    H16                                               0.000   635.601 r  i_CLK (IN)
                         net (fo=0)                   0.000   635.601    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   637.059 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   638.344    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   631.348 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   633.108    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   633.209 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.756   634.965    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518   635.483 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/Q
                         net (fo=5, routed)           0.717   636.200    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[9]
    SLICE_X42Y40         LUT4 (Prop_lut4_I1_O)        0.124   636.324 f  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2/O
                         net (fo=4, routed)           0.800   637.124    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124   637.248 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1/O
                         net (fo=10, routed)          0.350   637.598    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1_n_0
    SLICE_X41Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    639.574   639.574 r  
    H16                                               0.000   639.574 r  i_CLK (IN)
                         net (fo=0)                   0.000   639.574    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   640.961 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   642.123    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   635.018 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   636.617    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   636.708 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.578   638.286    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[1]/C
                         clock pessimism              0.626   638.912    
                         clock uncertainty           -0.164   638.748    
    SLICE_X41Y42         FDRE (Setup_fdre_C_CE)      -0.205   638.543    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[1]
  -------------------------------------------------------------------
                         required time                        638.543    
                         arrival time                        -637.598    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.945ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.972ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@639.574ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@635.601ns)
  Data Path Delay:        2.634ns  (logic 0.766ns (29.084%)  route 1.868ns (70.916%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 638.286 - 639.574 ) 
    Source Clock Delay      (SCD):    -0.637ns = ( 634.965 - 635.601 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    635.601   635.601 r  
    H16                                               0.000   635.601 r  i_CLK (IN)
                         net (fo=0)                   0.000   635.601    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   637.059 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   638.344    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   631.348 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   633.108    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   633.209 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.756   634.965    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518   635.483 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/Q
                         net (fo=5, routed)           0.717   636.200    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[9]
    SLICE_X42Y40         LUT4 (Prop_lut4_I1_O)        0.124   636.324 f  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2/O
                         net (fo=4, routed)           0.800   637.124    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124   637.248 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1/O
                         net (fo=10, routed)          0.350   637.598    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1_n_0
    SLICE_X41Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    639.574   639.574 r  
    H16                                               0.000   639.574 r  i_CLK (IN)
                         net (fo=0)                   0.000   639.574    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   640.961 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   642.123    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   635.018 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   636.617    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   636.708 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.578   638.286    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]/C
                         clock pessimism              0.626   638.912    
                         clock uncertainty           -0.164   638.748    
    SLICE_X41Y42         FDRE (Setup_fdre_C_CE)      -0.205   638.543    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]
  -------------------------------------------------------------------
                         required time                        638.543    
                         arrival time                        -637.598    
  -------------------------------------------------------------------
                         slack                                  0.945    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.445%)  route 0.176ns (48.555%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.502    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/Q
                         net (fo=9, routed)           0.176    -0.185    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[6]
    SLICE_X42Y40         LUT4 (Prop_lut4_I1_O)        0.045    -0.140 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[7]
    SLICE_X42Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.735    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[7]/C
                         clock pessimism              0.249    -0.486    
                         clock uncertainty            0.164    -0.322    
    SLICE_X42Y40         FDRE (Hold_fdre_C_D)         0.120    -0.202    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[7]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.882%)  route 0.180ns (49.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.502    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/Q
                         net (fo=9, routed)           0.180    -0.181    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[6]
    SLICE_X42Y40         LUT6 (Prop_lut6_I0_O)        0.045    -0.136 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[0]
    SLICE_X42Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.735    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/C
                         clock pessimism              0.249    -0.486    
                         clock uncertainty            0.164    -0.322    
    SLICE_X42Y40         FDRE (Hold_fdre_C_D)         0.121    -0.201    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.918%)  route 0.165ns (47.082%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.502    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/Q
                         net (fo=8, routed)           0.165    -0.195    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[5]
    SLICE_X41Y41         LUT3 (Prop_lut3_I2_O)        0.045    -0.150 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[6]_i_1_n_0
    SLICE_X41Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.735    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/C
                         clock pessimism              0.249    -0.486    
                         clock uncertainty            0.164    -0.322    
    SLICE_X41Y41         FDRE (Hold_fdre_C_D)         0.092    -0.230    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.801%)  route 0.166ns (47.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.502    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/Q
                         net (fo=11, routed)          0.166    -0.194    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[0]
    SLICE_X41Y42         LUT6 (Prop_lut6_I2_O)        0.045    -0.149 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[3]_i_1_n_0
    SLICE_X41Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.735    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[3]/C
                         clock pessimism              0.246    -0.489    
                         clock uncertainty            0.164    -0.325    
    SLICE_X41Y42         FDRE (Hold_fdre_C_D)         0.092    -0.233    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[3]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.686%)  route 0.174ns (48.314%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.502    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/Q
                         net (fo=8, routed)           0.174    -0.187    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[5]
    SLICE_X40Y41         LUT5 (Prop_lut5_I1_O)        0.045    -0.142 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[8]_i_1_n_0
    SLICE_X40Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.735    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[8]/C
                         clock pessimism              0.249    -0.486    
                         clock uncertainty            0.164    -0.322    
    SLICE_X40Y41         FDRE (Hold_fdre_C_D)         0.091    -0.231    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[8]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.209ns (57.023%)  route 0.158ns (42.977%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.502    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/Q
                         net (fo=11, routed)          0.158    -0.180    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[0]
    SLICE_X40Y39         LUT4 (Prop_lut4_I3_O)        0.045    -0.135 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.135    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[3]_i_1_n_0
    SLICE_X40Y39         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.861    -0.736    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y39         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/C
                         clock pessimism              0.249    -0.487    
                         clock uncertainty            0.164    -0.323    
    SLICE_X40Y39         FDRE (Hold_fdre_C_D)         0.092    -0.231    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.868%)  route 0.159ns (43.132%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.502    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/Q
                         net (fo=11, routed)          0.159    -0.179    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[0]
    SLICE_X40Y39         LUT3 (Prop_lut3_I2_O)        0.045    -0.134 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.134    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[2]
    SLICE_X40Y39         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.861    -0.736    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y39         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[2]/C
                         clock pessimism              0.249    -0.487    
                         clock uncertainty            0.164    -0.323    
    SLICE_X40Y39         FDRE (Hold_fdre_C_D)         0.091    -0.232    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[2]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.492%)  route 0.182ns (49.508%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.592    -0.503    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y39         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/Q
                         net (fo=5, routed)           0.182    -0.179    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[3]
    SLICE_X41Y39         LUT5 (Prop_lut5_I4_O)        0.045    -0.134 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.134    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[4]
    SLICE_X41Y39         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.861    -0.736    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y39         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[4]/C
                         clock pessimism              0.246    -0.490    
                         clock uncertainty            0.164    -0.326    
    SLICE_X41Y39         FDRE (Hold_fdre_C_D)         0.092    -0.234    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[4]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.290%)  route 0.216ns (53.710%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.502    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[3]/Q
                         net (fo=8, routed)           0.216    -0.145    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[3]
    SLICE_X40Y42         LUT6 (Prop_lut6_I3_O)        0.045    -0.100 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.100    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[0]_i_1_n_0
    SLICE_X40Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.735    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/C
                         clock pessimism              0.246    -0.489    
                         clock uncertainty            0.164    -0.325    
    SLICE_X40Y42         FDRE (Hold_fdre_C_D)         0.091    -0.234    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.209ns (49.321%)  route 0.215ns (50.679%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.502    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[8]/Q
                         net (fo=7, routed)           0.215    -0.123    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[8]
    SLICE_X42Y41         LUT6 (Prop_lut6_I4_O)        0.045    -0.078 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.078    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[8]
    SLICE_X42Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.735    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[8]/C
                         clock pessimism              0.233    -0.502    
                         clock uncertainty            0.164    -0.338    
    SLICE_X42Y41         FDRE (Hold_fdre_C_D)         0.120    -0.218    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[8]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.140    





