
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/ip'.
Command: synth_design -top top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28777 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1359.078 ; gain = 88.910 ; free physical = 7776 ; free virtual = 58539
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/jacoboffersen/Repos/lab4_1/src/top.vhd:19]
INFO: [Synth 8-3491] module 'led_matrix' declared at '/home/jacoboffersen/Repos/lab4_1/src/led_matrix.vhd:9' bound to instance 'led_matrix0' of component 'led_matrix' [/home/jacoboffersen/Repos/lab4_1/src/top.vhd:46]
INFO: [Synth 8-638] synthesizing module 'led_matrix' [/home/jacoboffersen/Repos/lab4_1/src/led_matrix.vhd:21]
INFO: [Synth 8-3491] module 'LED_RAM_wrapper' declared at '/home/jacoboffersen/Repos/lab4_1/lab4_1.srcs/sources_1/bd/LED_RAM/hdl/LED_RAM_wrapper.v:12' bound to instance 'LED_RAM_wrapper0' of component 'LED_RAM_wrapper' [/home/jacoboffersen/Repos/lab4_1/src/led_matrix.vhd:70]
INFO: [Synth 8-6157] synthesizing module 'LED_RAM_wrapper' [/home/jacoboffersen/Repos/lab4_1/lab4_1.srcs/sources_1/bd/LED_RAM/hdl/LED_RAM_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'LED_RAM' [/home/jacoboffersen/Repos/lab4_1/lab4_1.srcs/sources_1/bd/LED_RAM/synth/LED_RAM.v:13]
INFO: [Synth 8-6157] synthesizing module 'LED_RAM_axi_bram_ctrl_0_0' [/home/jacoboffersen/Repos/lab4_1/lab4_1.runs/synth_1/.Xil/Vivado-28772-jacoboffersen/realtime/LED_RAM_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'LED_RAM_axi_bram_ctrl_0_0' (1#1) [/home/jacoboffersen/Repos/lab4_1/lab4_1.runs/synth_1/.Xil/Vivado-28772-jacoboffersen/realtime/LED_RAM_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'LED_RAM_axi_smc_0' [/home/jacoboffersen/Repos/lab4_1/lab4_1.runs/synth_1/.Xil/Vivado-28772-jacoboffersen/realtime/LED_RAM_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'LED_RAM_axi_smc_0' (2#1) [/home/jacoboffersen/Repos/lab4_1/lab4_1.runs/synth_1/.Xil/Vivado-28772-jacoboffersen/realtime/LED_RAM_axi_smc_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_smc' of module 'LED_RAM_axi_smc_0' requires 73 connections, but only 71 given [/home/jacoboffersen/Repos/lab4_1/lab4_1.srcs/sources_1/bd/LED_RAM/synth/LED_RAM.v:229]
INFO: [Synth 8-6157] synthesizing module 'LED_RAM_blk_mem_gen_0_0' [/home/jacoboffersen/Repos/lab4_1/lab4_1.runs/synth_1/.Xil/Vivado-28772-jacoboffersen/realtime/LED_RAM_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'LED_RAM_blk_mem_gen_0_0' (3#1) [/home/jacoboffersen/Repos/lab4_1/lab4_1.runs/synth_1/.Xil/Vivado-28772-jacoboffersen/realtime/LED_RAM_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'LED_RAM_processing_system7_0_0' [/home/jacoboffersen/Repos/lab4_1/lab4_1.runs/synth_1/.Xil/Vivado-28772-jacoboffersen/realtime/LED_RAM_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'LED_RAM_processing_system7_0_0' (4#1) [/home/jacoboffersen/Repos/lab4_1/lab4_1.runs/synth_1/.Xil/Vivado-28772-jacoboffersen/realtime/LED_RAM_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'LED_RAM_processing_system7_0_0' requires 66 connections, but only 63 given [/home/jacoboffersen/Repos/lab4_1/lab4_1.srcs/sources_1/bd/LED_RAM/synth/LED_RAM.v:318]
INFO: [Synth 8-6157] synthesizing module 'LED_RAM_rst_ps7_0_100M_0' [/home/jacoboffersen/Repos/lab4_1/lab4_1.runs/synth_1/.Xil/Vivado-28772-jacoboffersen/realtime/LED_RAM_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'LED_RAM_rst_ps7_0_100M_0' (5#1) [/home/jacoboffersen/Repos/lab4_1/lab4_1.runs/synth_1/.Xil/Vivado-28772-jacoboffersen/realtime/LED_RAM_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M' of module 'LED_RAM_rst_ps7_0_100M_0' requires 10 connections, but only 6 given [/home/jacoboffersen/Repos/lab4_1/lab4_1.srcs/sources_1/bd/LED_RAM/synth/LED_RAM.v:382]
INFO: [Synth 8-6155] done synthesizing module 'LED_RAM' (6#1) [/home/jacoboffersen/Repos/lab4_1/lab4_1.srcs/sources_1/bd/LED_RAM/synth/LED_RAM.v:13]
INFO: [Synth 8-6155] done synthesizing module 'LED_RAM_wrapper' (7#1) [/home/jacoboffersen/Repos/lab4_1/lab4_1.srcs/sources_1/bd/LED_RAM/hdl/LED_RAM_wrapper.v:12]
INFO: [Synth 8-3491] module 'pwm_control' declared at '/home/jacoboffersen/Repos/lab4_1/src/pwm_control.vhd:34' bound to instance 'pwm_control0' of component 'pwm_control' [/home/jacoboffersen/Repos/lab4_1/src/led_matrix.vhd:79]
INFO: [Synth 8-638] synthesizing module 'pwm_control' [/home/jacoboffersen/Repos/lab4_1/src/pwm_control.vhd:44]
INFO: [Synth 8-3491] module 'pwm_row' declared at '/home/jacoboffersen/Repos/lab4_1/src/row.vhd:34' bound to instance 'pwm_row0' of component 'pwm_row' [/home/jacoboffersen/Repos/lab4_1/src/pwm_control.vhd:60]
INFO: [Synth 8-638] synthesizing module 'pwm_row' [/home/jacoboffersen/Repos/lab4_1/src/row.vhd:44]
INFO: [Synth 8-3491] module 'pwm_generator' declared at '/home/jacoboffersen/Repos/lab4_1/src/pwm_generator.vhd:35' bound to instance 'pwm_generator_red' of component 'pwm_generator' [/home/jacoboffersen/Repos/lab4_1/src/row.vhd:56]
INFO: [Synth 8-638] synthesizing module 'pwm_generator' [/home/jacoboffersen/Repos/lab4_1/src/pwm_generator.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'pwm_generator' (8#1) [/home/jacoboffersen/Repos/lab4_1/src/pwm_generator.vhd:43]
INFO: [Synth 8-3491] module 'pwm_generator' declared at '/home/jacoboffersen/Repos/lab4_1/src/pwm_generator.vhd:35' bound to instance 'pwm_generator_blue' of component 'pwm_generator' [/home/jacoboffersen/Repos/lab4_1/src/row.vhd:63]
INFO: [Synth 8-3491] module 'pwm_generator' declared at '/home/jacoboffersen/Repos/lab4_1/src/pwm_generator.vhd:35' bound to instance 'pwm_generator_green' of component 'pwm_generator' [/home/jacoboffersen/Repos/lab4_1/src/row.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'pwm_row' (9#1) [/home/jacoboffersen/Repos/lab4_1/src/row.vhd:44]
INFO: [Synth 8-3491] module 'pwm_row' declared at '/home/jacoboffersen/Repos/lab4_1/src/row.vhd:34' bound to instance 'pwm_row0' of component 'pwm_row' [/home/jacoboffersen/Repos/lab4_1/src/pwm_control.vhd:60]
INFO: [Synth 8-3491] module 'pwm_row' declared at '/home/jacoboffersen/Repos/lab4_1/src/row.vhd:34' bound to instance 'pwm_row0' of component 'pwm_row' [/home/jacoboffersen/Repos/lab4_1/src/pwm_control.vhd:60]
INFO: [Synth 8-3491] module 'pwm_row' declared at '/home/jacoboffersen/Repos/lab4_1/src/row.vhd:34' bound to instance 'pwm_row0' of component 'pwm_row' [/home/jacoboffersen/Repos/lab4_1/src/pwm_control.vhd:60]
INFO: [Synth 8-3491] module 'pwm_row' declared at '/home/jacoboffersen/Repos/lab4_1/src/row.vhd:34' bound to instance 'pwm_row0' of component 'pwm_row' [/home/jacoboffersen/Repos/lab4_1/src/pwm_control.vhd:60]
INFO: [Synth 8-3491] module 'pwm_row' declared at '/home/jacoboffersen/Repos/lab4_1/src/row.vhd:34' bound to instance 'pwm_row0' of component 'pwm_row' [/home/jacoboffersen/Repos/lab4_1/src/pwm_control.vhd:60]
INFO: [Synth 8-3491] module 'pwm_row' declared at '/home/jacoboffersen/Repos/lab4_1/src/row.vhd:34' bound to instance 'pwm_row0' of component 'pwm_row' [/home/jacoboffersen/Repos/lab4_1/src/pwm_control.vhd:60]
INFO: [Synth 8-3491] module 'pwm_row' declared at '/home/jacoboffersen/Repos/lab4_1/src/row.vhd:34' bound to instance 'pwm_row0' of component 'pwm_row' [/home/jacoboffersen/Repos/lab4_1/src/pwm_control.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'pwm_control' (10#1) [/home/jacoboffersen/Repos/lab4_1/src/pwm_control.vhd:44]
INFO: [Synth 8-226] default block is never used [/home/jacoboffersen/Repos/lab4_1/src/led_matrix.vhd:100]
WARNING: [Synth 8-6014] Unused sequential element addr_reg was removed.  [/home/jacoboffersen/Repos/lab4_1/src/led_matrix.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'led_matrix' (11#1) [/home/jacoboffersen/Repos/lab4_1/src/led_matrix.vhd:21]
WARNING: [Synth 8-6014] Unused sequential element counter_p_reg was removed.  [/home/jacoboffersen/Repos/lab4_1/src/top.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'top' (12#1) [/home/jacoboffersen/Repos/lab4_1/src/top.vhd:19]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1403.703 ; gain = 133.535 ; free physical = 7786 ; free virtual = 58549
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin LED_RAM_wrapper0:BRAM_PORTB_0_din[31] to constant 0 [/home/jacoboffersen/Repos/lab4_1/src/led_matrix.vhd:70]
WARNING: [Synth 8-3295] tying undriven pin LED_RAM_wrapper0:BRAM_PORTB_0_din[30] to constant 0 [/home/jacoboffersen/Repos/lab4_1/src/led_matrix.vhd:70]
WARNING: [Synth 8-3295] tying undriven pin LED_RAM_wrapper0:BRAM_PORTB_0_din[29] to constant 0 [/home/jacoboffersen/Repos/lab4_1/src/led_matrix.vhd:70]
WARNING: [Synth 8-3295] tying undriven pin LED_RAM_wrapper0:BRAM_PORTB_0_din[28] to constant 0 [/home/jacoboffersen/Repos/lab4_1/src/led_matrix.vhd:70]
WARNING: [Synth 8-3295] tying undriven pin LED_RAM_wrapper0:BRAM_PORTB_0_din[27] to constant 0 [/home/jacoboffersen/Repos/lab4_1/src/led_matrix.vhd:70]
WARNING: [Synth 8-3295] tying undriven pin LED_RAM_wrapper0:BRAM_PORTB_0_din[26] to constant 0 [/home/jacoboffersen/Repos/lab4_1/src/led_matrix.vhd:70]
WARNING: [Synth 8-3295] tying undriven pin LED_RAM_wrapper0:BRAM_PORTB_0_din[25] to constant 0 [/home/jacoboffersen/Repos/lab4_1/src/led_matrix.vhd:70]
WARNING: [Synth 8-3295] tying undriven pin LED_RAM_wrapper0:BRAM_PORTB_0_din[24] to constant 0 [/home/jacoboffersen/Repos/lab4_1/src/led_matrix.vhd:70]
WARNING: [Synth 8-3295] tying undriven pin LED_RAM_wrapper0:BRAM_PORTB_0_din[23] to constant 0 [/home/jacoboffersen/Repos/lab4_1/src/led_matrix.vhd:70]
WARNING: [Synth 8-3295] tying undriven pin LED_RAM_wrapper0:BRAM_PORTB_0_din[22] to constant 0 [/home/jacoboffersen/Repos/lab4_1/src/led_matrix.vhd:70]
WARNING: [Synth 8-3295] tying undriven pin LED_RAM_wrapper0:BRAM_PORTB_0_din[21] to constant 0 [/home/jacoboffersen/Repos/lab4_1/src/led_matrix.vhd:70]
WARNING: [Synth 8-3295] tying undriven pin LED_RAM_wrapper0:BRAM_PORTB_0_din[20] to constant 0 [/home/jacoboffersen/Repos/lab4_1/src/led_matrix.vhd:70]
WARNING: [Synth 8-3295] tying undriven pin LED_RAM_wrapper0:BRAM_PORTB_0_din[19] to constant 0 [/home/jacoboffersen/Repos/lab4_1/src/led_matrix.vhd:70]
WARNING: [Synth 8-3295] tying undriven pin LED_RAM_wrapper0:BRAM_PORTB_0_din[18] to constant 0 [/home/jacoboffersen/Repos/lab4_1/src/led_matrix.vhd:70]
WARNING: [Synth 8-3295] tying undriven pin LED_RAM_wrapper0:BRAM_PORTB_0_din[17] to constant 0 [/home/jacoboffersen/Repos/lab4_1/src/led_matrix.vhd:70]
WARNING: [Synth 8-3295] tying undriven pin LED_RAM_wrapper0:BRAM_PORTB_0_din[16] to constant 0 [/home/jacoboffersen/Repos/lab4_1/src/led_matrix.vhd:70]
WARNING: [Synth 8-3295] tying undriven pin LED_RAM_wrapper0:BRAM_PORTB_0_din[15] to constant 0 [/home/jacoboffersen/Repos/lab4_1/src/led_matrix.vhd:70]
WARNING: [Synth 8-3295] tying undriven pin LED_RAM_wrapper0:BRAM_PORTB_0_din[14] to constant 0 [/home/jacoboffersen/Repos/lab4_1/src/led_matrix.vhd:70]
WARNING: [Synth 8-3295] tying undriven pin LED_RAM_wrapper0:BRAM_PORTB_0_din[13] to constant 0 [/home/jacoboffersen/Repos/lab4_1/src/led_matrix.vhd:70]
WARNING: [Synth 8-3295] tying undriven pin LED_RAM_wrapper0:BRAM_PORTB_0_din[12] to constant 0 [/home/jacoboffersen/Repos/lab4_1/src/led_matrix.vhd:70]
WARNING: [Synth 8-3295] tying undriven pin LED_RAM_wrapper0:BRAM_PORTB_0_din[11] to constant 0 [/home/jacoboffersen/Repos/lab4_1/src/led_matrix.vhd:70]
WARNING: [Synth 8-3295] tying undriven pin LED_RAM_wrapper0:BRAM_PORTB_0_din[10] to constant 0 [/home/jacoboffersen/Repos/lab4_1/src/led_matrix.vhd:70]
WARNING: [Synth 8-3295] tying undriven pin LED_RAM_wrapper0:BRAM_PORTB_0_din[9] to constant 0 [/home/jacoboffersen/Repos/lab4_1/src/led_matrix.vhd:70]
WARNING: [Synth 8-3295] tying undriven pin LED_RAM_wrapper0:BRAM_PORTB_0_din[8] to constant 0 [/home/jacoboffersen/Repos/lab4_1/src/led_matrix.vhd:70]
WARNING: [Synth 8-3295] tying undriven pin LED_RAM_wrapper0:BRAM_PORTB_0_din[7] to constant 0 [/home/jacoboffersen/Repos/lab4_1/src/led_matrix.vhd:70]
WARNING: [Synth 8-3295] tying undriven pin LED_RAM_wrapper0:BRAM_PORTB_0_din[6] to constant 0 [/home/jacoboffersen/Repos/lab4_1/src/led_matrix.vhd:70]
WARNING: [Synth 8-3295] tying undriven pin LED_RAM_wrapper0:BRAM_PORTB_0_din[5] to constant 0 [/home/jacoboffersen/Repos/lab4_1/src/led_matrix.vhd:70]
WARNING: [Synth 8-3295] tying undriven pin LED_RAM_wrapper0:BRAM_PORTB_0_din[4] to constant 0 [/home/jacoboffersen/Repos/lab4_1/src/led_matrix.vhd:70]
WARNING: [Synth 8-3295] tying undriven pin LED_RAM_wrapper0:BRAM_PORTB_0_din[3] to constant 0 [/home/jacoboffersen/Repos/lab4_1/src/led_matrix.vhd:70]
WARNING: [Synth 8-3295] tying undriven pin LED_RAM_wrapper0:BRAM_PORTB_0_din[2] to constant 0 [/home/jacoboffersen/Repos/lab4_1/src/led_matrix.vhd:70]
WARNING: [Synth 8-3295] tying undriven pin LED_RAM_wrapper0:BRAM_PORTB_0_din[1] to constant 0 [/home/jacoboffersen/Repos/lab4_1/src/led_matrix.vhd:70]
WARNING: [Synth 8-3295] tying undriven pin LED_RAM_wrapper0:BRAM_PORTB_0_din[0] to constant 0 [/home/jacoboffersen/Repos/lab4_1/src/led_matrix.vhd:70]
WARNING: [Synth 8-3295] tying undriven pin LED_RAM_wrapper0:BRAM_PORTB_0_rst to constant 0 [/home/jacoboffersen/Repos/lab4_1/src/led_matrix.vhd:70]
WARNING: [Synth 8-3295] tying undriven pin LED_RAM_wrapper0:BRAM_PORTB_0_we[3] to constant 0 [/home/jacoboffersen/Repos/lab4_1/src/led_matrix.vhd:70]
WARNING: [Synth 8-3295] tying undriven pin LED_RAM_wrapper0:BRAM_PORTB_0_we[2] to constant 0 [/home/jacoboffersen/Repos/lab4_1/src/led_matrix.vhd:70]
WARNING: [Synth 8-3295] tying undriven pin LED_RAM_wrapper0:BRAM_PORTB_0_we[1] to constant 0 [/home/jacoboffersen/Repos/lab4_1/src/led_matrix.vhd:70]
WARNING: [Synth 8-3295] tying undriven pin LED_RAM_wrapper0:BRAM_PORTB_0_we[0] to constant 0 [/home/jacoboffersen/Repos/lab4_1/src/led_matrix.vhd:70]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1403.703 ; gain = 133.535 ; free physical = 7787 ; free virtual = 58550
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1403.703 ; gain = 133.535 ; free physical = 7787 ; free virtual = 58550
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jacoboffersen/Repos/lab4_1/lab4_1.srcs/sources_1/bd/LED_RAM/ip/LED_RAM_processing_system7_0_0/LED_RAM_processing_system7_0_0/LED_RAM_processing_system7_0_0_in_context.xdc] for cell 'led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0'
Finished Parsing XDC File [/home/jacoboffersen/Repos/lab4_1/lab4_1.srcs/sources_1/bd/LED_RAM/ip/LED_RAM_processing_system7_0_0/LED_RAM_processing_system7_0_0/LED_RAM_processing_system7_0_0_in_context.xdc] for cell 'led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0'
Parsing XDC File [/home/jacoboffersen/Repos/lab4_1/lab4_1.srcs/sources_1/bd/LED_RAM/ip/LED_RAM_blk_mem_gen_0_0/LED_RAM_blk_mem_gen_0_0/LED_RAM_blk_mem_gen_0_0_in_context.xdc] for cell 'led_matrix0/LED_RAM_wrapper0/LED_RAM_i/blk_mem_gen_0'
Finished Parsing XDC File [/home/jacoboffersen/Repos/lab4_1/lab4_1.srcs/sources_1/bd/LED_RAM/ip/LED_RAM_blk_mem_gen_0_0/LED_RAM_blk_mem_gen_0_0/LED_RAM_blk_mem_gen_0_0_in_context.xdc] for cell 'led_matrix0/LED_RAM_wrapper0/LED_RAM_i/blk_mem_gen_0'
Parsing XDC File [/home/jacoboffersen/Repos/lab4_1/lab4_1.srcs/sources_1/bd/LED_RAM/ip/LED_RAM_axi_bram_ctrl_0_0/LED_RAM_axi_bram_ctrl_0_0/LED_RAM_axi_bram_ctrl_0_0_in_context.xdc] for cell 'led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_bram_ctrl_0'
Finished Parsing XDC File [/home/jacoboffersen/Repos/lab4_1/lab4_1.srcs/sources_1/bd/LED_RAM/ip/LED_RAM_axi_bram_ctrl_0_0/LED_RAM_axi_bram_ctrl_0_0/LED_RAM_axi_bram_ctrl_0_0_in_context.xdc] for cell 'led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_bram_ctrl_0'
Parsing XDC File [/home/jacoboffersen/Repos/lab4_1/lab4_1.srcs/sources_1/bd/LED_RAM/ip/LED_RAM_axi_smc_0/LED_RAM_axi_smc_0/LED_RAM_axi_smc_0_in_context.xdc] for cell 'led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc'
Finished Parsing XDC File [/home/jacoboffersen/Repos/lab4_1/lab4_1.srcs/sources_1/bd/LED_RAM/ip/LED_RAM_axi_smc_0/LED_RAM_axi_smc_0/LED_RAM_axi_smc_0_in_context.xdc] for cell 'led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc'
Parsing XDC File [/home/jacoboffersen/Repos/lab4_1/lab4_1.srcs/sources_1/bd/LED_RAM/ip/LED_RAM_rst_ps7_0_100M_0/LED_RAM_rst_ps7_0_100M_0/LED_RAM_rst_ps7_0_100M_0_in_context.xdc] for cell 'led_matrix0/LED_RAM_wrapper0/LED_RAM_i/rst_ps7_0_100M'
Finished Parsing XDC File [/home/jacoboffersen/Repos/lab4_1/lab4_1.srcs/sources_1/bd/LED_RAM/ip/LED_RAM_rst_ps7_0_100M_0/LED_RAM_rst_ps7_0_100M_0/LED_RAM_rst_ps7_0_100M_0_in_context.xdc] for cell 'led_matrix0/LED_RAM_wrapper0/LED_RAM_i/rst_ps7_0_100M'
Parsing XDC File [/home/jacoboffersen/Repos/lab4_1/src/RGB_Matrix_constrains.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/home/jacoboffersen/Repos/lab4_1/src/RGB_Matrix_constrains.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/home/jacoboffersen/Repos/lab4_1/src/RGB_Matrix_constrains.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [/home/jacoboffersen/Repos/lab4_1/src/RGB_Matrix_constrains.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [/home/jacoboffersen/Repos/lab4_1/src/RGB_Matrix_constrains.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [/home/jacoboffersen/Repos/lab4_1/src/RGB_Matrix_constrains.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [/home/jacoboffersen/Repos/lab4_1/src/RGB_Matrix_constrains.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [/home/jacoboffersen/Repos/lab4_1/src/RGB_Matrix_constrains.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [/home/jacoboffersen/Repos/lab4_1/src/RGB_Matrix_constrains.xdc:17]
Finished Parsing XDC File [/home/jacoboffersen/Repos/lab4_1/src/RGB_Matrix_constrains.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/jacoboffersen/Repos/lab4_1/src/RGB_Matrix_constrains.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jacoboffersen/Repos/lab4_1/src/RGB_Matrix_constrains.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/jacoboffersen/Repos/lab4_1/lab4_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/jacoboffersen/Repos/lab4_1/lab4_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1768.305 ; gain = 0.000 ; free physical = 7533 ; free virtual = 58296
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'led_matrix0/LED_RAM_wrapper0/LED_RAM_i/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1768.305 ; gain = 498.137 ; free physical = 7616 ; free virtual = 58379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1768.305 ; gain = 498.137 ; free physical = 7616 ; free virtual = 58379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for led_matrix0/LED_RAM_wrapper0/LED_RAM_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for led_matrix0/LED_RAM_wrapper0/LED_RAM_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for led_matrix0/LED_RAM_wrapper0/LED_RAM_i/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1768.305 ; gain = 498.137 ; free physical = 7616 ; free virtual = 58379
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "mem_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BRAM_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element rows_s_reg was removed.  [/home/jacoboffersen/Repos/lab4_1/src/led_matrix.vhd:140]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'led_matrix'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                               00 |                               11
               shift_row |                               01 |                               00
                     get |                               10 |                               01
                  wait_s |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'led_matrix'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1768.305 ; gain = 498.137 ; free physical = 7608 ; free virtual = 58372
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 9     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module led_matrix 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 9     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'addr_s_reg[3:0]' into 'addr_s_reg[3:0]' [/home/jacoboffersen/Repos/lab4_1/src/led_matrix.vhd:139]
INFO: [Synth 8-4471] merging register 'addr_s_reg[3:0]' into 'addr_s_reg[3:0]' [/home/jacoboffersen/Repos/lab4_1/src/led_matrix.vhd:139]
WARNING: [Synth 8-6014] Unused sequential element addr_s_reg was removed.  [/home/jacoboffersen/Repos/lab4_1/src/led_matrix.vhd:139]
WARNING: [Synth 8-6014] Unused sequential element addr_s_reg was removed.  [/home/jacoboffersen/Repos/lab4_1/src/led_matrix.vhd:139]
INFO: [Synth 8-3886] merging instance 'led_matrix0/BRAM_addr_reg[0]' (FDE) to 'led_matrix0/BRAM_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_matrix0/BRAM_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'led_reg[0]' (FDRE) to 'led_reg[2]'
INFO: [Synth 8-3886] merging instance 'led_reg[1]' (FDRE) to 'led_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_reg[2] )
WARNING: [Synth 8-3332] Sequential element (led_matrix0/BRAM_addr_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (led_reg[2]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 1768.305 ; gain = 498.137 ; free physical = 7587 ; free virtual = 58353
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/FCLK_CLK0' to pin 'led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_bram_ctrl_0/bram_clk_a' to pin 'led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_bram_ctrl_0/bbstub_bram_clk_a/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 1768.305 ; gain = 498.137 ; free physical = 7462 ; free virtual = 58228
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 1768.305 ; gain = 498.137 ; free physical = 7459 ; free virtual = 58225
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 1768.305 ; gain = 498.137 ; free physical = 7459 ; free virtual = 58225
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1768.305 ; gain = 498.137 ; free physical = 7458 ; free virtual = 58224
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1768.305 ; gain = 498.137 ; free physical = 7458 ; free virtual = 58224
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1768.305 ; gain = 498.137 ; free physical = 7458 ; free virtual = 58224
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1768.305 ; gain = 498.137 ; free physical = 7458 ; free virtual = 58224
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1768.305 ; gain = 498.137 ; free physical = 7458 ; free virtual = 58224
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1768.305 ; gain = 498.137 ; free physical = 7458 ; free virtual = 58224
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |LED_RAM_axi_bram_ctrl_0_0      |         1|
|2     |LED_RAM_axi_smc_0              |         1|
|3     |LED_RAM_blk_mem_gen_0_0        |         1|
|4     |LED_RAM_processing_system7_0_0 |         1|
|5     |LED_RAM_rst_ps7_0_100M_0       |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |LED_RAM_axi_bram_ctrl_0_0      |     1|
|2     |LED_RAM_axi_smc_0              |     1|
|3     |LED_RAM_blk_mem_gen_0_0        |     1|
|4     |LED_RAM_processing_system7_0_0 |     1|
|5     |LED_RAM_rst_ps7_0_100M_0       |     1|
|6     |BUFG                           |     2|
|7     |CARRY4                         |    35|
|8     |LUT1                           |     5|
|9     |LUT2                           |    63|
|10    |LUT3                           |    13|
|11    |LUT4                           |   209|
|12    |LUT5                           |     6|
|13    |LUT6                           |    14|
|14    |FDRE                           |   642|
|15    |FDSE                           |     4|
|16    |IBUF                           |     1|
|17    |OBUF                           |    36|
+------+-------------------------------+------+

Report Instance Areas: 
+------+----------------------------+-----------------+------+
|      |Instance                    |Module           |Cells |
+------+----------------------------+-----------------+------+
|1     |top                         |                 |  1568|
|2     |  led_matrix0               |led_matrix       |  1406|
|3     |    LED_RAM_wrapper0        |LED_RAM_wrapper  |   538|
|4     |      LED_RAM_i             |LED_RAM          |   538|
|5     |    pwm_control0            |pwm_control      |   216|
|6     |      \GEN_PWM[0].pwm_row0  |pwm_row          |    27|
|7     |        pwm_generator_blue  |pwm_generator_27 |     9|
|8     |        pwm_generator_green |pwm_generator_28 |     9|
|9     |        pwm_generator_red   |pwm_generator_29 |     9|
|10    |      \GEN_PWM[1].pwm_row0  |pwm_row_0        |    27|
|11    |        pwm_generator_blue  |pwm_generator_24 |     9|
|12    |        pwm_generator_green |pwm_generator_25 |     9|
|13    |        pwm_generator_red   |pwm_generator_26 |     9|
|14    |      \GEN_PWM[2].pwm_row0  |pwm_row_1        |    27|
|15    |        pwm_generator_blue  |pwm_generator_21 |     9|
|16    |        pwm_generator_green |pwm_generator_22 |     9|
|17    |        pwm_generator_red   |pwm_generator_23 |     9|
|18    |      \GEN_PWM[3].pwm_row0  |pwm_row_2        |    27|
|19    |        pwm_generator_blue  |pwm_generator_18 |     9|
|20    |        pwm_generator_green |pwm_generator_19 |     9|
|21    |        pwm_generator_red   |pwm_generator_20 |     9|
|22    |      \GEN_PWM[4].pwm_row0  |pwm_row_3        |    27|
|23    |        pwm_generator_blue  |pwm_generator_15 |     9|
|24    |        pwm_generator_green |pwm_generator_16 |     9|
|25    |        pwm_generator_red   |pwm_generator_17 |     9|
|26    |      \GEN_PWM[5].pwm_row0  |pwm_row_4        |    27|
|27    |        pwm_generator_blue  |pwm_generator_12 |     9|
|28    |        pwm_generator_green |pwm_generator_13 |     9|
|29    |        pwm_generator_red   |pwm_generator_14 |     9|
|30    |      \GEN_PWM[6].pwm_row0  |pwm_row_5        |    27|
|31    |        pwm_generator_blue  |pwm_generator_9  |     9|
|32    |        pwm_generator_green |pwm_generator_10 |     9|
|33    |        pwm_generator_red   |pwm_generator_11 |     9|
|34    |      \GEN_PWM[7].pwm_row0  |pwm_row_6        |    27|
|35    |        pwm_generator_blue  |pwm_generator    |     9|
|36    |        pwm_generator_green |pwm_generator_7  |     9|
|37    |        pwm_generator_red   |pwm_generator_8  |     9|
+------+----------------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1768.305 ; gain = 498.137 ; free physical = 7458 ; free virtual = 58224
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1768.305 ; gain = 133.535 ; free physical = 7516 ; free virtual = 58282
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1768.305 ; gain = 498.137 ; free physical = 7516 ; free virtual = 58282
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
68 Infos, 57 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 1768.305 ; gain = 509.680 ; free physical = 7511 ; free virtual = 58277
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/jacoboffersen/Repos/lab4_1/lab4_1.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1792.316 ; gain = 0.000 ; free physical = 7510 ; free virtual = 58276
INFO: [Common 17-206] Exiting Vivado at Wed Mar 27 14:57:14 2019...
