Warning: duplicate option '-nosplit' overrides previous value. (CMD-018)
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 25
        -transition_time
        -capacitance
Design : mkdut
Version: U-2022.12
Date   : Tue Nov 11 11:59:55 2025
****************************************

Operating Conditions: ss0p75v25c   Library: saed32lvt_ss0p75v25c
Wire Load Model Mode: enclosed

  Startpoint: preCom_F/data0_reg_reg_2_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: clk_gate_tempMaxi_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO2_00000024_1   8000                  saed32lvt_ss0p75v25c
  mkdut              16000                 saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  preCom_F/data0_reg_reg_2_/CLK (DFFX1_LVT)                        0.000     0.000      0.000 r
  preCom_F/data0_reg_reg_2_/Q (DFFX1_LVT)                          0.048     0.193      0.193 f
  preCom_F/D_OUT[2] (net)                       5        3.066               0.000      0.193 f
  preCom_F/D_OUT[2] (FIFO2_00000024_1)                                       0.000      0.193 f
  preCom_F_D_OUT[2] (net)                                3.066               0.000      0.193 f
  U1506/A (INVX1_LVT)                                              0.048     0.000      0.193 f
  U1506/Y (INVX1_LVT)                                              0.044     0.052      0.245 r
  n877 (net)                                    3        1.820               0.000      0.245 r
  U927/A2 (OR2X1_LVT)                                              0.044     0.000      0.245 r
  U927/Y (OR2X1_LVT)                                               0.030     0.063      0.308 r
  n719 (net)                                    1        0.582               0.000      0.308 r
  U1508/A4 (AO22X1_LVT)                                            0.030     0.000      0.308 r
  U1508/Y (AO22X1_LVT)                                             0.038     0.076      0.384 r
  n722 (net)                                    1        0.569               0.000      0.384 r
  U894/A2 (NAND3X0_LVT)                                            0.038     0.000      0.384 r
  U894/Y (NAND3X0_LVT)                                             0.054     0.051      0.436 f
  n726 (net)                                    1        0.586               0.000      0.436 f
  U1511/A1 (AND2X1_LVT)                                            0.054     0.000      0.436 f
  U1511/Y (AND2X1_LVT)                                             0.030     0.080      0.516 f
  n727 (net)                                    1        0.666               0.000      0.516 f
  U847/A3 (NOR3X0_LVT)                                             0.030     0.000      0.516 f
  U847/Y (NOR3X0_LVT)                                              0.030     0.118      0.633 r
  n730 (net)                                    1        0.669               0.000      0.633 r
  U1512/A4 (NOR4X1_LVT)                                            0.030     0.000      0.633 r
  U1512/Y (NOR4X1_LVT)                                             0.029     0.100      0.734 f
  n744 (net)                                    1        0.563               0.000      0.734 f
  U900/A2 (OA21X1_LVT)                                             0.029     0.000      0.734 f
  U900/Y (OA21X1_LVT)                                              0.040     0.091      0.824 f
  n746 (net)                                    1        0.698               0.000      0.824 f
  U897/A2 (NOR2X0_LVT)                                             0.040     0.000      0.824 f
  U897/Y (NOR2X0_LVT)                                              0.028     0.101      0.925 r
  n748 (net)                                    1        0.679               0.000      0.925 r
  U896/A3 (NOR3X0_LVT)                                             0.028     0.000      0.925 r
  U896/Y (NOR3X0_LVT)                                              0.027     0.089      1.015 f
  n762 (net)                                    1        0.563               0.000      1.015 f
  U931/A2 (OA21X1_LVT)                                             0.027     0.000      1.015 f
  U931/Y (OA21X1_LVT)                                              0.040     0.090      1.104 f
  n764 (net)                                    1        0.666               0.000      1.104 f
  U899/A3 (NOR3X0_LVT)                                             0.040     0.000      1.104 f
  U899/Y (NOR3X0_LVT)                                              0.030     0.121      1.225 r
  n767 (net)                                    1        0.670               0.000      1.225 r
  U898/A3 (OR3X1_LVT)                                              0.030     0.000      1.225 r
  U898/Y (OR3X1_LVT)                                               0.036     0.069      1.294 r
  n774 (net)                                    1        0.569               0.000      1.294 r
  U895/A3 (AOI22X1_LVT)                                            0.036     0.000      1.294 r
  U895/Y (AOI22X1_LVT)                                             0.031     0.101      1.394 f
  n788 (net)                                    2        1.257               0.000      1.394 f
  U864/A2 (OA21X1_LVT)                                             0.031     0.000      1.394 f
  U864/Y (OA21X1_LVT)                                              0.043     0.097      1.491 f
  n954 (net)                                    2        1.146               0.000      1.491 f
  U1647/A1 (NAND2X0_LVT)                                           0.043     0.000      1.491 f
  U1647/Y (NAND2X0_LVT)                                            0.077     0.063      1.554 r
  N217 (net)                                    1        0.682               0.000      1.554 r
  clk_gate_tempMaxi_reg/EN (SNPS_CLOCK_GATE_HIGH_mkdut_8)                    0.000      1.554 r
  clk_gate_tempMaxi_reg/EN (net)                         0.682               0.000      1.554 r
  clk_gate_tempMaxi_reg/latch/D (LATCHX1_LVT)                      0.077     0.000      1.554 r
  data arrival time                                                                     1.554

  clock CLK' (rise edge)                                                     1.400      1.400
  clock network delay (ideal)                                                0.000      1.400
  clock uncertainty                                                         -1.000      0.400
  clk_gate_tempMaxi_reg/latch/CLK (LATCHX1_LVT)                              0.000      0.400 r
  time borrowed from endpoint                                                1.154      1.554
  data required time                                                                    1.554
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.554
  data arrival time                                                                    -1.554
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   1.400   
  library setup time                                                        -0.080   
  ----------------------------------------------------------------------------------
  max time borrow                                                            1.320   
  ----------------------------------------------------------------------------------
  actual time borrow                                                         1.154   
  clock uncertainty                                                         -1.000   
  ----------------------------------------------------------------------------------
  time given to startpoint                                                   0.154   
  ----------------------------------------------------------------------------------


  Startpoint: inp_F/data0_reg_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: inp_F/clk_gate_data0_reg_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO2_00000009_1   8000                  saed32lvt_ss0p75v25c
  mkdut              16000                 saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  inp_F/data0_reg_reg_0_/CLK (DFFX1_LVT)                           0.000     0.000      0.000 r
  inp_F/data0_reg_reg_0_/Q (DFFX1_LVT)                             0.039     0.185      0.185 f
  inp_F/D_OUT[0] (net)                          3        1.814               0.000      0.185 f
  inp_F/D_OUT[0] (FIFO2_00000009_1)                                          0.000      0.185 f
  inp_F_D_OUT[0] (net)                                   1.814               0.000      0.185 f
  U1171/A1 (OR4X1_LVT)                                             0.039     0.000      0.185 f
  U1171/Y (OR4X1_LVT)                                              0.021     0.214      0.399 f
  n444 (net)                                    1        0.542               0.000      0.399 f
  U1172/A1 (OR3X1_LVT)                                             0.021     0.000      0.399 f
  U1172/Y (OR3X1_LVT)                                              0.039     0.109      0.508 f
  n445 (net)                                    1        0.636               0.000      0.508 f
  U727/A4 (OR4X1_LVT)                                              0.039     0.000      0.508 f
  U727/Y (OR4X1_LVT)                                               0.025     0.159      0.667 f
  n446 (net)                                    2        1.192               0.000      0.667 f
  U1173/A1 (NOR2X2_LVT)                                            0.025     0.000      0.667 f
  U1173/Y (NOR2X2_LVT)                                             0.044     0.124      0.791 r
  preMem_F_D_IN[0] (net)                        6        3.667               0.000      0.791 r
  U1177/A2 (OR3X1_LVT)                                             0.044     0.000      0.791 r
  U1177/Y (OR3X1_LVT)                                              0.046     0.090      0.881 r
  n452 (net)                                    2        1.351               0.000      0.881 r
  U1178/A4 (NOR4X1_LVT)                                            0.046     0.000      0.881 r
  U1178/Y (NOR4X1_LVT)                                             0.038     0.117      0.999 f
  n512 (net)                                    3        1.845               0.000      0.999 f
  U1183/A1 (OR2X2_LVT)                                             0.038     0.000      0.999 f
  U1183/Y (OR2X2_LVT)                                              0.048     0.109      1.108 f
  n1004 (net)                                   9        4.655               0.000      1.108 f
  U1564/A2 (NAND2X0_LVT)                                           0.048     0.000      1.108 f
  U1564/Y (NAND2X0_LVT)                                            0.074     0.077      1.185 r
  n967 (net)                                    2        1.022               0.000      1.185 r
  U1661/A2 (NAND2X0_LVT)                                           0.074     0.000      1.185 r
  U1661/Y (NAND2X0_LVT)                                            0.057     0.059      1.244 f
  inp_F_DEQ (net)                               2        1.259               0.000      1.244 f
  inp_F/DEQ (FIFO2_00000009_1)                                               0.000      1.244 f
  inp_F/DEQ (net)                                        1.259               0.000      1.244 f
  inp_F/U7/A (INVX1_LVT)                                           0.057     0.000      1.244 f
  inp_F/U7/Y (INVX1_LVT)                                           0.057     0.065      1.309 r
  inp_F/n10 (net)                               5        2.687               0.000      1.309 r
  inp_F/U9/A1 (OR2X1_LVT)                                          0.057     0.000      1.309 r
  inp_F/U9/Y (OR2X1_LVT)                                           0.040     0.081      1.390 r
  inp_F/n5 (net)                                2        1.359               0.000      1.390 r
  inp_F/U10/A4 (AO22X1_LVT)                                        0.040     0.000      1.390 r
  inp_F/U10/Y (AO22X1_LVT)                                         0.103     0.127      1.516 r
  inp_F/n7 (net)                               10        5.751               0.000      1.516 r
  inp_F/U11/A (INVX1_LVT)                                          0.103     0.000      1.516 r
  inp_F/U11/Y (INVX1_LVT)                                          0.047     0.023      1.539 f
  inp_F/n17 (net)                               1        0.655               0.000      1.539 f
  inp_F/clk_gate_data0_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_FIFO2_00000009_1_0)    0.000    1.539 f
  inp_F/clk_gate_data0_reg_reg/EN (net)                  0.655               0.000      1.539 f
  inp_F/clk_gate_data0_reg_reg/latch/D (LATCHX1_LVT)               0.047     0.000      1.539 f
  data arrival time                                                                     1.539

  clock CLK' (rise edge)                                                     1.400      1.400
  clock network delay (ideal)                                                0.000      1.400
  clock uncertainty                                                         -1.000      0.400
  inp_F/clk_gate_data0_reg_reg/latch/CLK (LATCHX1_LVT)                       0.000      0.400 r
  time borrowed from endpoint                                                1.139      1.539
  data required time                                                                    1.539
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.539
  data arrival time                                                                    -1.539
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   1.400   
  library setup time                                                        -0.096   
  ----------------------------------------------------------------------------------
  max time borrow                                                            1.304   
  ----------------------------------------------------------------------------------
  actual time borrow                                                         1.139   
  clock uncertainty                                                         -1.000   
  ----------------------------------------------------------------------------------
  time given to startpoint                                                   0.139   
  ----------------------------------------------------------------------------------


  Startpoint: preCom_F/empty_reg_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: preTrace_F/clk_gate_data0_reg_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkdut              16000                 saed32lvt_ss0p75v25c
  FIFO2_00000016_1   8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  preCom_F/empty_reg_reg/CLK (DFFX1_LVT)                           0.000     0.000      0.000 r
  preCom_F/empty_reg_reg/Q (DFFX1_LVT)                             0.049     0.194      0.194 f
  preCom_F/EMPTY_N (net)                        4        3.188               0.000      0.194 f
  preCom_F/EMPTY_N (FIFO2_00000024_1)                                        0.000      0.194 f
  preCom_F_EMPTY_N (net)                                 3.188               0.000      0.194 f
  U840/A (INVX2_LVT)                                               0.049     0.000      0.194 f
  U840/Y (INVX2_LVT)                                               0.032     0.040      0.234 r
  n289 (net)                                    2        1.320               0.000      0.234 r
  U974/A1 (OR2X1_LVT)                                              0.032     0.000      0.234 r
  U974/Y (OR2X1_LVT)                                               0.038     0.070      0.304 r
  n292 (net)                                    2        1.250               0.000      0.304 r
  U975/A2 (NOR2X2_LVT)                                             0.038     0.000      0.304 r
  U975/Y (NOR2X2_LVT)                                              0.039     0.104      0.408 f
  preTrace_F_D_IN[0] (net)                      6        3.665               0.000      0.408 f
  U978/A4 (NOR4X1_LVT)                                             0.039     0.000      0.408 f
  U978/Y (NOR4X1_LVT)                                              0.049     0.153      0.561 r
  n957 (net)                                    3        2.206               0.000      0.561 r
  U709/A2 (OR2X1_LVT)                                              0.049     0.000      0.561 r
  U709/Y (OR2X1_LVT)                                               0.068     0.092      0.653 r
  n670 (net)                                    6        3.627               0.000      0.653 r
  U836/A3 (NOR3X0_LVT)                                             0.068     0.000      0.653 r
  U836/Y (NOR3X0_LVT)                                              0.036     0.115      0.768 f
  n431 (net)                                    3        1.831               0.000      0.768 f
  U710/A1 (OR2X1_LVT)                                              0.036     0.000      0.768 f
  U710/Y (OR2X1_LVT)                                               0.043     0.098      0.866 f
  n429 (net)                                    4        2.600               0.000      0.866 f
  U722/A3 (OR3X2_LVT)                                              0.043     0.000      0.866 f
  U722/Y (OR3X2_LVT)                                               0.059     0.120      0.986 f
  n656 (net)                                    6        3.876               0.000      0.986 f
  U1004/A2 (OR2X2_LVT)                                             0.059     0.000      0.986 f
  U1004/Y (OR2X2_LVT)                                              0.058     0.116      1.102 f
  n999 (net)                                   11        7.612               0.000      1.102 f
  U712/A2 (NAND2X2_LVT)                                            0.058     0.000      1.102 f
  U712/Y (NAND2X2_LVT)                                             0.068     0.153      1.255 r
  preTrace_F_ENQ (net)                         13        7.766               0.000      1.255 r
  preTrace_F/ENQ (FIFO2_00000016_1)                                          0.000      1.255 r
  preTrace_F/ENQ (net)                                   7.766               0.000      1.255 r
  preTrace_F/U24/A1 (NOR2X0_LVT)                                   0.068     0.000      1.255 r
  preTrace_F/U24/Y (NOR2X0_LVT)                                    0.025     0.099      1.354 f
  preTrace_F/n6 (net)                           1        0.501               0.000      1.354 f
  preTrace_F/U25/A3 (AO21X2_LVT)                                   0.025     0.000      1.354 f
  preTrace_F/U25/Y (AO21X2_LVT)                                    0.086     0.112      1.466 f
  preTrace_F/n26 (net)                         18       10.344               0.000      1.466 f
  preTrace_F/U5/A (INVX2_LVT)                                      0.086     0.000      1.466 f
  preTrace_F/U5/Y (INVX2_LVT)                                      0.056     0.067      1.533 r
  preTrace_F/n39 (net)                          6        3.281               0.000      1.533 r
  preTrace_F/clk_gate_data0_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_FIFO2_00000016_1_0)    0.000    1.533 r
  preTrace_F/clk_gate_data0_reg_reg/EN (net)             3.281               0.000      1.533 r
  preTrace_F/clk_gate_data0_reg_reg/latch/D (LATCHX1_LVT)          0.056     0.000      1.533 r
  data arrival time                                                                     1.533

  clock CLK' (rise edge)                                                     1.400      1.400
  clock network delay (ideal)                                                0.000      1.400
  clock uncertainty                                                         -1.000      0.400
  preTrace_F/clk_gate_data0_reg_reg/latch/CLK (LATCHX1_LVT)                  0.000      0.400 r
  time borrowed from endpoint                                                1.133      1.533
  data required time                                                                    1.533
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.533
  data arrival time                                                                    -1.533
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   1.400   
  library setup time                                                        -0.076   
  ----------------------------------------------------------------------------------
  max time borrow                                                            1.324   
  ----------------------------------------------------------------------------------
  actual time borrow                                                         1.133   
  clock uncertainty                                                         -1.000   
  ----------------------------------------------------------------------------------
  time given to startpoint                                                   0.133   
  ----------------------------------------------------------------------------------


  Startpoint: inp_F/data0_reg_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: preMem_F/clk_gate_data0_reg_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO2_00000009_1   8000                  saed32lvt_ss0p75v25c
  mkdut              16000                 saed32lvt_ss0p75v25c
  FIFO2_00000017_1   8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  inp_F/data0_reg_reg_0_/CLK (DFFX1_LVT)                           0.000     0.000      0.000 r
  inp_F/data0_reg_reg_0_/Q (DFFX1_LVT)                             0.039     0.185      0.185 f
  inp_F/D_OUT[0] (net)                          3        1.814               0.000      0.185 f
  inp_F/D_OUT[0] (FIFO2_00000009_1)                                          0.000      0.185 f
  inp_F_D_OUT[0] (net)                                   1.814               0.000      0.185 f
  U1171/A1 (OR4X1_LVT)                                             0.039     0.000      0.185 f
  U1171/Y (OR4X1_LVT)                                              0.021     0.214      0.399 f
  n444 (net)                                    1        0.542               0.000      0.399 f
  U1172/A1 (OR3X1_LVT)                                             0.021     0.000      0.399 f
  U1172/Y (OR3X1_LVT)                                              0.039     0.109      0.508 f
  n445 (net)                                    1        0.636               0.000      0.508 f
  U727/A4 (OR4X1_LVT)                                              0.039     0.000      0.508 f
  U727/Y (OR4X1_LVT)                                               0.025     0.159      0.667 f
  n446 (net)                                    2        1.192               0.000      0.667 f
  U1173/A1 (NOR2X2_LVT)                                            0.025     0.000      0.667 f
  U1173/Y (NOR2X2_LVT)                                             0.044     0.124      0.791 r
  preMem_F_D_IN[0] (net)                        6        3.667               0.000      0.791 r
  U1177/A2 (OR3X1_LVT)                                             0.044     0.000      0.791 r
  U1177/Y (OR3X1_LVT)                                              0.046     0.090      0.881 r
  n452 (net)                                    2        1.351               0.000      0.881 r
  U776/A3 (NOR3X0_LVT)                                             0.046     0.000      0.881 r
  U776/Y (NOR3X0_LVT)                                              0.040     0.111      0.992 f
  n953 (net)                                    4        2.503               0.000      0.992 f
  U1179/A3 (OR4X4_LVT)                                             0.040     0.000      0.992 f
  U1179/Y (OR4X4_LVT)                                              0.030     0.191      1.183 f
  n873 (net)                                    5        3.044               0.000      1.183 f
  U1180/A2 (OR2X2_LVT)                                             0.030     0.000      1.183 f
  U1180/Y (OR2X2_LVT)                                              0.060     0.106      1.289 f
  preMem_F_ENQ (net)                           15        8.390               0.000      1.289 f
  preMem_F/ENQ (FIFO2_00000017_1)                                            0.000      1.289 f
  preMem_F/ENQ (net)                                     8.390               0.000      1.289 f
  preMem_F/U5/A (INVX2_LVT)                                        0.060     0.000      1.289 f
  preMem_F/U5/Y (INVX2_LVT)                                        0.035     0.043      1.332 r
  preMem_F/n12 (net)                            2        1.079               0.000      1.332 r
  preMem_F/U6/A1 (OR2X1_LVT)                                       0.035     0.000      1.332 r
  preMem_F/U6/Y (OR2X1_LVT)                                        0.038     0.071      1.404 r
  preMem_F/n18 (net)                            2        1.254               0.000      1.404 r
  preMem_F/U13/A2 (NAND2X0_LVT)                                    0.038     0.000      1.404 r
  preMem_F/U13/Y (NAND2X0_LVT)                                     0.070     0.061      1.465 f
  preMem_F/net1561 (net)                        2        2.066               0.000      1.465 f
  preMem_F/clk_gate_data0_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_FIFO2_00000017_1_0)    0.000    1.465 f
  preMem_F/clk_gate_data0_reg_reg/EN (net)               2.066               0.000      1.465 f
  preMem_F/clk_gate_data0_reg_reg/latch/D (LATCHX1_LVT)            0.070     0.000      1.465 f
  data arrival time                                                                     1.465

  clock CLK' (rise edge)                                                     1.400      1.400
  clock network delay (ideal)                                                0.000      1.400
  clock uncertainty                                                         -1.000      0.400
  preMem_F/clk_gate_data0_reg_reg/latch/CLK (LATCHX1_LVT)                    0.000      0.400 r
  time borrowed from endpoint                                                1.065      1.465
  data required time                                                                    1.465
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.465
  data arrival time                                                                    -1.465
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   1.400   
  library setup time                                                        -0.111   
  ----------------------------------------------------------------------------------
  max time borrow                                                            1.289   
  ----------------------------------------------------------------------------------
  actual time borrow                                                         1.065   
  clock uncertainty                                                         -1.000   
  ----------------------------------------------------------------------------------
  time given to startpoint                                                   0.065   
  ----------------------------------------------------------------------------------


  Startpoint: preCom_F/empty_reg_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: preCom_F/clk_gate_data0_reg_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkdut              16000                 saed32lvt_ss0p75v25c
  FIFO2_00000024_1   8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  preCom_F/empty_reg_reg/CLK (DFFX1_LVT)                           0.000     0.000      0.000 r
  preCom_F/empty_reg_reg/Q (DFFX1_LVT)                             0.065     0.202      0.202 r
  preCom_F/EMPTY_N (net)                        4        3.269               0.000      0.202 r
  preCom_F/EMPTY_N (FIFO2_00000024_1)                                        0.000      0.202 r
  preCom_F_EMPTY_N (net)                                 3.269               0.000      0.202 r
  U840/A (INVX2_LVT)                                               0.065     0.000      0.202 r
  U840/Y (INVX2_LVT)                                               0.034     0.022      0.224 f
  n289 (net)                                    2        1.313               0.000      0.224 f
  U974/A1 (OR2X1_LVT)                                              0.034     0.000      0.224 f
  U974/Y (OR2X1_LVT)                                               0.033     0.087      0.311 f
  n292 (net)                                    2        1.234               0.000      0.311 f
  U975/A2 (NOR2X2_LVT)                                             0.033     0.000      0.311 f
  U975/Y (NOR2X2_LVT)                                              0.045     0.117      0.428 r
  preTrace_F_D_IN[0] (net)                      6        3.686               0.000      0.428 r
  U978/A4 (NOR4X1_LVT)                                             0.045     0.000      0.428 r
  U978/Y (NOR4X1_LVT)                                              0.040     0.119      0.547 f
  n957 (net)                                    3        2.161               0.000      0.547 f
  U709/A2 (OR2X1_LVT)                                              0.040     0.000      0.547 f
  U709/Y (OR2X1_LVT)                                               0.050     0.093      0.640 f
  n670 (net)                                    6        3.557               0.000      0.640 f
  U836/A3 (NOR3X0_LVT)                                             0.050     0.000      0.640 f
  U836/Y (NOR3X0_LVT)                                              0.043     0.135      0.775 r
  n431 (net)                                    3        1.822               0.000      0.775 r
  U710/A1 (OR2X1_LVT)                                              0.043     0.000      0.775 r
  U710/Y (OR2X1_LVT)                                               0.056     0.087      0.862 r
  n429 (net)                                    4        2.650               0.000      0.862 r
  U1146/A2 (NOR2X0_LVT)                                            0.056     0.000      0.862 r
  U1146/Y (NOR2X0_LVT)                                             0.026     0.091      0.953 f
  n430 (net)                                    1        0.692               0.000      0.953 f
  U1147/A2 (OR2X1_LVT)                                             0.026     0.000      0.953 f
  U1147/Y (OR2X1_LVT)                                              0.038     0.076      1.029 f
  n498 (net)                                    3        1.944               0.000      1.029 f
  U1253/A3 (OR3X1_LVT)                                             0.038     0.000      1.029 f
  U1253/Y (OR3X1_LVT)                                              0.048     0.101      1.130 f
  preCom_F_DEQ (net)                            3        1.928               0.000      1.130 f
  preCom_F/DEQ (FIFO2_00000024_1)                                            0.000      1.130 f
  preCom_F/DEQ (net)                                     1.928               0.000      1.130 f
  preCom_F/U70/A (INVX1_LVT)                                       0.048     0.000      1.130 f
  preCom_F/U70/Y (INVX1_LVT)                                       0.043     0.052      1.182 r
  preCom_F/n80 (net)                            3        1.758               0.000      1.182 r
  preCom_F/U71/A2 (OR2X1_LVT)                                      0.043     0.000      1.182 r
  preCom_F/U71/Y (OR2X1_LVT)                                       0.041     0.071      1.253 r
  preCom_F/n31 (net)                            1        1.438               0.000      1.253 r
  preCom_F/U72/A (INVX2_LVT)                                       0.041     0.000      1.253 r
  preCom_F/U72/Y (INVX2_LVT)                                       0.031     0.028      1.281 f
  preCom_F/n40 (net)                            2        3.252               0.000      1.281 f
  preCom_F/U74/A2 (OA21X1_LVT)                                     0.031     0.000      1.281 f
  preCom_F/U74/Y (OA21X1_LVT)                                      0.045     0.100      1.381 f
  preCom_F/n32 (net)                            1        1.410               0.000      1.381 f
  preCom_F/U75/A (INVX2_LVT)                                       0.045     0.000      1.381 f
  preCom_F/U75/Y (INVX2_LVT)                                       0.045     0.052      1.432 r
  preCom_F/n57 (net)                            2        4.177               0.000      1.432 r
  preCom_F/U5/A (INVX4_LVT)                                        0.045     0.000      1.432 r
  preCom_F/U5/Y (INVX4_LVT)                                        0.032     0.028      1.460 f
  preCom_F/n135 (net)                          13        6.504               0.000      1.460 f
  preCom_F/clk_gate_data0_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_FIFO2_00000024_1_0)    0.000    1.460 f
  preCom_F/clk_gate_data0_reg_reg/EN (net)               6.504               0.000      1.460 f
  preCom_F/clk_gate_data0_reg_reg/latch/D (LATCHX1_LVT)            0.032     0.000      1.460 f
  data arrival time                                                                     1.460

  clock CLK' (rise edge)                                                     1.400      1.400
  clock network delay (ideal)                                                0.000      1.400
  clock uncertainty                                                         -1.000      0.400
  preCom_F/clk_gate_data0_reg_reg/latch/CLK (LATCHX1_LVT)                    0.000      0.400 r
  time borrowed from endpoint                                                1.060      1.460
  data required time                                                                    1.460
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.460
  data arrival time                                                                    -1.460
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   1.400   
  library setup time                                                        -0.086   
  ----------------------------------------------------------------------------------
  max time borrow                                                            1.314   
  ----------------------------------------------------------------------------------
  actual time borrow                                                         1.060   
  clock uncertainty                                                         -1.000   
  ----------------------------------------------------------------------------------
  time given to startpoint                                                   0.060   
  ----------------------------------------------------------------------------------


  Startpoint: preCom_F/data0_reg_reg_15_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: clk_gate_tempMaxj_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO2_00000024_1   8000                  saed32lvt_ss0p75v25c
  mkdut              16000                 saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  preCom_F/data0_reg_reg_15_/CLK (DFFX1_LVT)                       0.000     0.000      0.000 r
  preCom_F/data0_reg_reg_15_/Q (DFFX1_LVT)                         0.043     0.188      0.188 f
  preCom_F/D_OUT[15] (net)                      4        2.319               0.000      0.188 f
  preCom_F/D_OUT[15] (FIFO2_00000024_1)                                      0.000      0.188 f
  preCom_F_D_OUT[15] (net)                               2.319               0.000      0.188 f
  U1091/A2 (AO22X1_LVT)                                            0.043     0.000      0.188 f
  U1091/Y (AO22X1_LVT)                                             0.036     0.113      0.301 f
  n355 (net)                                    1        0.692               0.000      0.301 f
  U1092/A2 (OR2X1_LVT)                                             0.036     0.000      0.301 f
  U1092/Y (OR2X1_LVT)                                              0.034     0.076      0.377 f
  n387 (net)                                    2        1.393               0.000      0.377 f
  U1121/A2 (OR2X1_LVT)                                             0.034     0.000      0.377 f
  U1121/Y (OR2X1_LVT)                                              0.028     0.067      0.444 f
  n390 (net)                                    1        0.492               0.000      0.444 f
  U1122/A2 (AOI21X1_LVT)                                           0.028     0.000      0.444 f
  U1122/Y (AOI21X1_LVT)                                            0.030     0.135      0.579 r
  n392 (net)                                    1        0.670               0.000      0.579 r
  U1123/A3 (OR3X1_LVT)                                             0.030     0.000      0.579 r
  U1123/Y (OR3X1_LVT)                                              0.036     0.068      0.648 r
  n395 (net)                                    1        0.547               0.000      0.648 r
  U866/A3 (AOI21X1_LVT)                                            0.036     0.000      0.648 r
  U866/Y (AOI21X1_LVT)                                             0.024     0.081      0.728 f
  n411 (net)                                    1        0.563               0.000      0.728 f
  U865/A2 (OA21X1_LVT)                                             0.024     0.000      0.728 f
  U865/Y (OA21X1_LVT)                                              0.040     0.089      0.817 f
  n413 (net)                                    1        0.666               0.000      0.817 f
  U835/A3 (NOR3X0_LVT)                                             0.040     0.000      0.817 f
  U835/Y (NOR3X0_LVT)                                              0.030     0.121      0.938 r
  n416 (net)                                    1        0.669               0.000      0.938 r
  U1133/A4 (NOR4X1_LVT)                                            0.030     0.000      0.938 r
  U1133/Y (NOR4X1_LVT)                                             0.029     0.100      1.038 f
  n423 (net)                                    1        0.563               0.000      1.038 f
  U940/A2 (OA21X1_LVT)                                             0.029     0.000      1.038 f
  U940/Y (OA21X1_LVT)                                              0.060     0.117      1.155 f
  n669 (net)                                    6        3.568               0.000      1.155 f
  U1139/A2 (OA21X2_LVT)                                            0.060     0.000      1.155 f
  U1139/Y (OA21X2_LVT)                                             0.084     0.163      1.318 f
  n955 (net)                                   20       10.394               0.000      1.318 f
  U1648/A2 (NAND2X0_LVT)                                           0.084     0.000      1.318 f
  U1648/Y (NAND2X0_LVT)                                            0.070     0.092      1.410 r
  N255 (net)                                    1        0.682               0.000      1.410 r
  clk_gate_tempMaxj_reg/EN (SNPS_CLOCK_GATE_HIGH_mkdut_9)                    0.000      1.410 r
  clk_gate_tempMaxj_reg/EN (net)                         0.682               0.000      1.410 r
  clk_gate_tempMaxj_reg/latch/D (LATCHX1_LVT)                      0.070     0.000      1.410 r
  data arrival time                                                                     1.410

  clock CLK' (rise edge)                                                     1.400      1.400
  clock network delay (ideal)                                                0.000      1.400
  clock uncertainty                                                         -1.000      0.400
  clk_gate_tempMaxj_reg/latch/CLK (LATCHX1_LVT)                              0.000      0.400 r
  time borrowed from endpoint                                                1.010      1.410
  data required time                                                                    1.410
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.410
  data arrival time                                                                    -1.410
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   1.400   
  library setup time                                                        -0.079   
  ----------------------------------------------------------------------------------
  max time borrow                                                            1.321   
  ----------------------------------------------------------------------------------
  actual time borrow                                                         1.010   
  clock uncertainty                                                         -1.000   
  ----------------------------------------------------------------------------------
  time given to startpoint                                                   0.010   
  ----------------------------------------------------------------------------------


  Startpoint: preCom_F/empty_reg_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: preMax_F/clk_gate_data0_reg_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkdut              16000                 saed32lvt_ss0p75v25c
  FIFO2_00000026_1_1 8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  preCom_F/empty_reg_reg/CLK (DFFX1_LVT)                           0.000     0.000      0.000 r
  preCom_F/empty_reg_reg/Q (DFFX1_LVT)                             0.049     0.194      0.194 f
  preCom_F/EMPTY_N (net)                        4        3.188               0.000      0.194 f
  preCom_F/EMPTY_N (FIFO2_00000024_1)                                        0.000      0.194 f
  preCom_F_EMPTY_N (net)                                 3.188               0.000      0.194 f
  U840/A (INVX2_LVT)                                               0.049     0.000      0.194 f
  U840/Y (INVX2_LVT)                                               0.032     0.040      0.234 r
  n289 (net)                                    2        1.320               0.000      0.234 r
  U974/A1 (OR2X1_LVT)                                              0.032     0.000      0.234 r
  U974/Y (OR2X1_LVT)                                               0.038     0.070      0.304 r
  n292 (net)                                    2        1.250               0.000      0.304 r
  U975/A2 (NOR2X2_LVT)                                             0.038     0.000      0.304 r
  U975/Y (NOR2X2_LVT)                                              0.039     0.104      0.408 f
  preTrace_F_D_IN[0] (net)                      6        3.665               0.000      0.408 f
  U978/A4 (NOR4X1_LVT)                                             0.039     0.000      0.408 f
  U978/Y (NOR4X1_LVT)                                              0.049     0.153      0.561 r
  n957 (net)                                    3        2.206               0.000      0.561 r
  U709/A2 (OR2X1_LVT)                                              0.049     0.000      0.561 r
  U709/Y (OR2X1_LVT)                                               0.068     0.092      0.653 r
  n670 (net)                                    6        3.627               0.000      0.653 r
  U836/A3 (NOR3X0_LVT)                                             0.068     0.000      0.653 r
  U836/Y (NOR3X0_LVT)                                              0.036     0.115      0.768 f
  n431 (net)                                    3        1.831               0.000      0.768 f
  U710/A1 (OR2X1_LVT)                                              0.036     0.000      0.768 f
  U710/Y (OR2X1_LVT)                                               0.043     0.098      0.866 f
  n429 (net)                                    4        2.600               0.000      0.866 f
  U722/A3 (OR3X2_LVT)                                              0.043     0.000      0.866 f
  U722/Y (OR3X2_LVT)                                               0.059     0.120      0.986 f
  n656 (net)                                    6        3.876               0.000      0.986 f
  U1004/A2 (OR2X2_LVT)                                             0.059     0.000      0.986 f
  U1004/Y (OR2X2_LVT)                                              0.058     0.116      1.102 f
  n999 (net)                                   11        7.612               0.000      1.102 f
  U721/A (INVX2_LVT)                                               0.058     0.000      1.102 f
  U721/Y (INVX2_LVT)                                               0.036     0.044      1.146 r
  n439 (net)                                    2        1.412               0.000      1.146 r
  U1148/A2 (OR2X2_LVT)                                             0.036     0.000      1.146 r
  U1148/Y (OR2X2_LVT)                                              0.078     0.099      1.245 r
  preMax_F_ENQ (net)                           13        8.529               0.000      1.245 r
  preMax_F/ENQ (FIFO2_00000026_1_1)                                          0.000      1.245 r
  preMax_F/ENQ (net)                                     8.529               0.000      1.245 r
  preMax_F/U13/A3 (OAI22X1_LVT)                                    0.078     0.000      1.245 r
  preMax_F/U13/Y (OAI22X1_LVT)                                     0.030     0.111      1.357 f
  preMax_F/n8 (net)                             1        1.410               0.000      1.357 f
  preMax_F/U14/A (INVX2_LVT)                                       0.030     0.000      1.357 f
  preMax_F/U14/Y (INVX2_LVT)                                       0.034     0.038      1.395 r
  preMax_F/n25 (net)                            4        3.024               0.000      1.395 r
  preMax_F/clk_gate_data0_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_FIFO2_00000026_1_2)    0.000    1.395 r
  preMax_F/clk_gate_data0_reg_reg/EN (net)               3.024               0.000      1.395 r
  preMax_F/clk_gate_data0_reg_reg/latch/D (LATCHX1_LVT)            0.034     0.000      1.395 r
  data arrival time                                                                     1.395

  clock CLK' (rise edge)                                                     1.400      1.400
  clock network delay (ideal)                                                0.000      1.400
  clock uncertainty                                                         -1.000      0.400
  preMax_F/clk_gate_data0_reg_reg/latch/CLK (LATCHX1_LVT)                    0.000      0.400 r
  time borrowed from endpoint                                                0.995      1.395
  data required time                                                                    1.395
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.395
  data arrival time                                                                    -1.395
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   1.400   
  library setup time                                                        -0.074   
  ----------------------------------------------------------------------------------
  max time borrow                                                            1.326   
  ----------------------------------------------------------------------------------
  actual time borrow                                                         0.995   
  clock uncertainty                                                         -1.000   
  ----------------------------------------------------------------------------------
  time given to startpoint                                                  -0.005   
  ----------------------------------------------------------------------------------


  Startpoint: inp_F/data0_reg_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: preMem_F/clk_gate_data1_reg_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO2_00000009_1   8000                  saed32lvt_ss0p75v25c
  mkdut              16000                 saed32lvt_ss0p75v25c
  FIFO2_00000017_1   8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  inp_F/data0_reg_reg_0_/CLK (DFFX1_LVT)                           0.000     0.000      0.000 r
  inp_F/data0_reg_reg_0_/Q (DFFX1_LVT)                             0.039     0.185      0.185 f
  inp_F/D_OUT[0] (net)                          3        1.814               0.000      0.185 f
  inp_F/D_OUT[0] (FIFO2_00000009_1)                                          0.000      0.185 f
  inp_F_D_OUT[0] (net)                                   1.814               0.000      0.185 f
  U1171/A1 (OR4X1_LVT)                                             0.039     0.000      0.185 f
  U1171/Y (OR4X1_LVT)                                              0.021     0.214      0.399 f
  n444 (net)                                    1        0.542               0.000      0.399 f
  U1172/A1 (OR3X1_LVT)                                             0.021     0.000      0.399 f
  U1172/Y (OR3X1_LVT)                                              0.039     0.109      0.508 f
  n445 (net)                                    1        0.636               0.000      0.508 f
  U727/A4 (OR4X1_LVT)                                              0.039     0.000      0.508 f
  U727/Y (OR4X1_LVT)                                               0.025     0.159      0.667 f
  n446 (net)                                    2        1.192               0.000      0.667 f
  U1173/A1 (NOR2X2_LVT)                                            0.025     0.000      0.667 f
  U1173/Y (NOR2X2_LVT)                                             0.044     0.124      0.791 r
  preMem_F_D_IN[0] (net)                        6        3.667               0.000      0.791 r
  U1177/A2 (OR3X1_LVT)                                             0.044     0.000      0.791 r
  U1177/Y (OR3X1_LVT)                                              0.046     0.090      0.881 r
  n452 (net)                                    2        1.351               0.000      0.881 r
  U776/A3 (NOR3X0_LVT)                                             0.046     0.000      0.881 r
  U776/Y (NOR3X0_LVT)                                              0.040     0.111      0.992 f
  n953 (net)                                    4        2.503               0.000      0.992 f
  U1179/A3 (OR4X4_LVT)                                             0.040     0.000      0.992 f
  U1179/Y (OR4X4_LVT)                                              0.030     0.191      1.183 f
  n873 (net)                                    5        3.044               0.000      1.183 f
  U1180/A2 (OR2X2_LVT)                                             0.030     0.000      1.183 f
  U1180/Y (OR2X2_LVT)                                              0.060     0.106      1.289 f
  preMem_F_ENQ (net)                           15        8.390               0.000      1.289 f
  preMem_F/ENQ (FIFO2_00000017_1)                                            0.000      1.289 f
  preMem_F/ENQ (net)                                     8.390               0.000      1.289 f
  preMem_F/U18/A2 (AND2X1_LVT)                                     0.060     0.000      1.289 f
  preMem_F/U18/Y (AND2X1_LVT)                                      0.035     0.094      1.383 f
  preMem_F/d1di (net)                           2        1.207               0.000      1.383 f
  preMem_F/clk_gate_data1_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_FIFO2_00000017_1_1)    0.000    1.383 f
  preMem_F/clk_gate_data1_reg_reg/EN (net)               1.207               0.000      1.383 f
  preMem_F/clk_gate_data1_reg_reg/latch/D (LATCHX1_LVT)            0.035     0.000      1.383 f
  data arrival time                                                                     1.383

  clock CLK' (rise edge)                                                     1.400      1.400
  clock network delay (ideal)                                                0.000      1.400
  clock uncertainty                                                         -1.000      0.400
  preMem_F/clk_gate_data1_reg_reg/latch/CLK (LATCHX1_LVT)                    0.000      0.400 r
  time borrowed from endpoint                                                0.983      1.383
  data required time                                                                    1.383
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.383
  data arrival time                                                                    -1.383
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   1.400   
  library setup time                                                        -0.087   
  ----------------------------------------------------------------------------------
  max time borrow                                                            1.313   
  ----------------------------------------------------------------------------------
  actual time borrow                                                         0.983   
  clock uncertainty                                                         -1.000   
  ----------------------------------------------------------------------------------
  time given to startpoint                                                  -0.017   
  ----------------------------------------------------------------------------------


  Startpoint: preCom_F/empty_reg_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: clk_gate_iCounter_Comp_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkdut              16000                 saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  preCom_F/empty_reg_reg/CLK (DFFX1_LVT)                           0.000     0.000      0.000 r
  preCom_F/empty_reg_reg/Q (DFFX1_LVT)                             0.049     0.194      0.194 f
  preCom_F/EMPTY_N (net)                        4        3.188               0.000      0.194 f
  preCom_F/EMPTY_N (FIFO2_00000024_1)                                        0.000      0.194 f
  preCom_F_EMPTY_N (net)                                 3.188               0.000      0.194 f
  U840/A (INVX2_LVT)                                               0.049     0.000      0.194 f
  U840/Y (INVX2_LVT)                                               0.032     0.040      0.234 r
  n289 (net)                                    2        1.320               0.000      0.234 r
  U974/A1 (OR2X1_LVT)                                              0.032     0.000      0.234 r
  U974/Y (OR2X1_LVT)                                               0.038     0.070      0.304 r
  n292 (net)                                    2        1.250               0.000      0.304 r
  U975/A2 (NOR2X2_LVT)                                             0.038     0.000      0.304 r
  U975/Y (NOR2X2_LVT)                                              0.039     0.104      0.408 f
  preTrace_F_D_IN[0] (net)                      6        3.665               0.000      0.408 f
  U978/A4 (NOR4X1_LVT)                                             0.039     0.000      0.408 f
  U978/Y (NOR4X1_LVT)                                              0.049     0.153      0.561 r
  n957 (net)                                    3        2.206               0.000      0.561 r
  U709/A2 (OR2X1_LVT)                                              0.049     0.000      0.561 r
  U709/Y (OR2X1_LVT)                                               0.068     0.092      0.653 r
  n670 (net)                                    6        3.627               0.000      0.653 r
  U836/A3 (NOR3X0_LVT)                                             0.068     0.000      0.653 r
  U836/Y (NOR3X0_LVT)                                              0.036     0.115      0.768 f
  n431 (net)                                    3        1.831               0.000      0.768 f
  U710/A1 (OR2X1_LVT)                                              0.036     0.000      0.768 f
  U710/Y (OR2X1_LVT)                                               0.043     0.098      0.866 f
  n429 (net)                                    4        2.600               0.000      0.866 f
  U722/A3 (OR3X2_LVT)                                              0.043     0.000      0.866 f
  U722/Y (OR3X2_LVT)                                               0.059     0.120      0.986 f
  n656 (net)                                    6        3.876               0.000      0.986 f
  U1004/A2 (OR2X2_LVT)                                             0.059     0.000      0.986 f
  U1004/Y (OR2X2_LVT)                                              0.058     0.116      1.102 f
  n999 (net)                                   11        7.612               0.000      1.102 f
  U721/A (INVX2_LVT)                                               0.058     0.000      1.102 f
  U721/Y (INVX2_LVT)                                               0.036     0.044      1.146 r
  n439 (net)                                    2        1.412               0.000      1.146 r
  U1148/A2 (OR2X2_LVT)                                             0.036     0.000      1.146 r
  U1148/Y (OR2X2_LVT)                                              0.078     0.099      1.245 r
  preMax_F_ENQ (net)                           13        8.529               0.000      1.245 r
  U1149/A2 (OR2X1_LVT)                                             0.078     0.000      1.245 r
  U1149/Y (OR2X1_LVT)                                              0.044     0.084      1.330 r
  N183 (net)                                    3        1.664               0.000      1.330 r
  clk_gate_iCounter_Comp_reg/EN (SNPS_CLOCK_GATE_HIGH_mkdut_3)               0.000      1.330 r
  clk_gate_iCounter_Comp_reg/EN (net)                    1.664               0.000      1.330 r
  clk_gate_iCounter_Comp_reg/latch/D (LATCHX1_LVT)                 0.044     0.000      1.330 r
  data arrival time                                                                     1.330

  clock CLK' (rise edge)                                                     1.400      1.400
  clock network delay (ideal)                                                0.000      1.400
  clock uncertainty                                                         -1.000      0.400
  clk_gate_iCounter_Comp_reg/latch/CLK (LATCHX1_LVT)                         0.000      0.400 r
  time borrowed from endpoint                                                0.930      1.330
  data required time                                                                    1.330
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.330
  data arrival time                                                                    -1.330
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   1.400   
  library setup time                                                        -0.075   
  ----------------------------------------------------------------------------------
  max time borrow                                                            1.325   
  ----------------------------------------------------------------------------------
  actual time borrow                                                         0.930   
  clock uncertainty                                                         -1.000   
  ----------------------------------------------------------------------------------
  time given to startpoint                                                  -0.070   
  ----------------------------------------------------------------------------------


  Startpoint: preCom_F/empty_reg_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: preTrace_F/clk_gate_data1_reg_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkdut              16000                 saed32lvt_ss0p75v25c
  FIFO2_00000016_1   8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  preCom_F/empty_reg_reg/CLK (DFFX1_LVT)                           0.000     0.000      0.000 r
  preCom_F/empty_reg_reg/Q (DFFX1_LVT)                             0.049     0.194      0.194 f
  preCom_F/EMPTY_N (net)                        4        3.188               0.000      0.194 f
  preCom_F/EMPTY_N (FIFO2_00000024_1)                                        0.000      0.194 f
  preCom_F_EMPTY_N (net)                                 3.188               0.000      0.194 f
  U840/A (INVX2_LVT)                                               0.049     0.000      0.194 f
  U840/Y (INVX2_LVT)                                               0.032     0.040      0.234 r
  n289 (net)                                    2        1.320               0.000      0.234 r
  U974/A1 (OR2X1_LVT)                                              0.032     0.000      0.234 r
  U974/Y (OR2X1_LVT)                                               0.038     0.070      0.304 r
  n292 (net)                                    2        1.250               0.000      0.304 r
  U975/A2 (NOR2X2_LVT)                                             0.038     0.000      0.304 r
  U975/Y (NOR2X2_LVT)                                              0.039     0.104      0.408 f
  preTrace_F_D_IN[0] (net)                      6        3.665               0.000      0.408 f
  U978/A4 (NOR4X1_LVT)                                             0.039     0.000      0.408 f
  U978/Y (NOR4X1_LVT)                                              0.049     0.153      0.561 r
  n957 (net)                                    3        2.206               0.000      0.561 r
  U709/A2 (OR2X1_LVT)                                              0.049     0.000      0.561 r
  U709/Y (OR2X1_LVT)                                               0.068     0.092      0.653 r
  n670 (net)                                    6        3.627               0.000      0.653 r
  U836/A3 (NOR3X0_LVT)                                             0.068     0.000      0.653 r
  U836/Y (NOR3X0_LVT)                                              0.036     0.115      0.768 f
  n431 (net)                                    3        1.831               0.000      0.768 f
  U710/A1 (OR2X1_LVT)                                              0.036     0.000      0.768 f
  U710/Y (OR2X1_LVT)                                               0.043     0.098      0.866 f
  n429 (net)                                    4        2.600               0.000      0.866 f
  U722/A3 (OR3X2_LVT)                                              0.043     0.000      0.866 f
  U722/Y (OR3X2_LVT)                                               0.059     0.120      0.986 f
  n656 (net)                                    6        3.876               0.000      0.986 f
  U1004/A2 (OR2X2_LVT)                                             0.059     0.000      0.986 f
  U1004/Y (OR2X2_LVT)                                              0.058     0.116      1.102 f
  n999 (net)                                   11        7.612               0.000      1.102 f
  U712/A2 (NAND2X2_LVT)                                            0.058     0.000      1.102 f
  U712/Y (NAND2X2_LVT)                                             0.068     0.153      1.255 r
  preTrace_F_ENQ (net)                         13        7.766               0.000      1.255 r
  preTrace_F/ENQ (FIFO2_00000016_1)                                          0.000      1.255 r
  preTrace_F/ENQ (net)                                   7.766               0.000      1.255 r
  preTrace_F/U33/A1 (AND2X1_LVT)                                   0.068     0.000      1.255 r
  preTrace_F/U33/Y (AND2X1_LVT)                                    0.033     0.069      1.324 r
  preTrace_F/d1di (net)                         1        0.677               0.000      1.324 r
  preTrace_F/clk_gate_data1_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_FIFO2_00000016_1_1)    0.000    1.324 r
  preTrace_F/clk_gate_data1_reg_reg/EN (net)             0.677               0.000      1.324 r
  preTrace_F/clk_gate_data1_reg_reg/latch/D (LATCHX1_LVT)          0.033     0.000      1.324 r
  data arrival time                                                                     1.324

  clock CLK' (rise edge)                                                     1.400      1.400
  clock network delay (ideal)                                                0.000      1.400
  clock uncertainty                                                         -1.000      0.400
  preTrace_F/clk_gate_data1_reg_reg/latch/CLK (LATCHX1_LVT)                  0.000      0.400 r
  time borrowed from endpoint                                                0.924      1.324
  data required time                                                                    1.324
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.324
  data arrival time                                                                    -1.324
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   1.400   
  library setup time                                                        -0.074   
  ----------------------------------------------------------------------------------
  max time borrow                                                            1.326   
  ----------------------------------------------------------------------------------
  actual time borrow                                                         0.924   
  clock uncertainty                                                         -1.000   
  ----------------------------------------------------------------------------------
  time given to startpoint                                                  -0.076   
  ----------------------------------------------------------------------------------


  Startpoint: preCom_F/empty_reg_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: preMax_F/clk_gate_data1_reg_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkdut              16000                 saed32lvt_ss0p75v25c
  FIFO2_00000026_1_1 8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  preCom_F/empty_reg_reg/CLK (DFFX1_LVT)                           0.000     0.000      0.000 r
  preCom_F/empty_reg_reg/Q (DFFX1_LVT)                             0.049     0.194      0.194 f
  preCom_F/EMPTY_N (net)                        4        3.188               0.000      0.194 f
  preCom_F/EMPTY_N (FIFO2_00000024_1)                                        0.000      0.194 f
  preCom_F_EMPTY_N (net)                                 3.188               0.000      0.194 f
  U840/A (INVX2_LVT)                                               0.049     0.000      0.194 f
  U840/Y (INVX2_LVT)                                               0.032     0.040      0.234 r
  n289 (net)                                    2        1.320               0.000      0.234 r
  U974/A1 (OR2X1_LVT)                                              0.032     0.000      0.234 r
  U974/Y (OR2X1_LVT)                                               0.038     0.070      0.304 r
  n292 (net)                                    2        1.250               0.000      0.304 r
  U975/A2 (NOR2X2_LVT)                                             0.038     0.000      0.304 r
  U975/Y (NOR2X2_LVT)                                              0.039     0.104      0.408 f
  preTrace_F_D_IN[0] (net)                      6        3.665               0.000      0.408 f
  U978/A4 (NOR4X1_LVT)                                             0.039     0.000      0.408 f
  U978/Y (NOR4X1_LVT)                                              0.049     0.153      0.561 r
  n957 (net)                                    3        2.206               0.000      0.561 r
  U709/A2 (OR2X1_LVT)                                              0.049     0.000      0.561 r
  U709/Y (OR2X1_LVT)                                               0.068     0.092      0.653 r
  n670 (net)                                    6        3.627               0.000      0.653 r
  U836/A3 (NOR3X0_LVT)                                             0.068     0.000      0.653 r
  U836/Y (NOR3X0_LVT)                                              0.036     0.115      0.768 f
  n431 (net)                                    3        1.831               0.000      0.768 f
  U710/A1 (OR2X1_LVT)                                              0.036     0.000      0.768 f
  U710/Y (OR2X1_LVT)                                               0.043     0.098      0.866 f
  n429 (net)                                    4        2.600               0.000      0.866 f
  U722/A3 (OR3X2_LVT)                                              0.043     0.000      0.866 f
  U722/Y (OR3X2_LVT)                                               0.059     0.120      0.986 f
  n656 (net)                                    6        3.876               0.000      0.986 f
  U1004/A2 (OR2X2_LVT)                                             0.059     0.000      0.986 f
  U1004/Y (OR2X2_LVT)                                              0.058     0.116      1.102 f
  n999 (net)                                   11        7.612               0.000      1.102 f
  U721/A (INVX2_LVT)                                               0.058     0.000      1.102 f
  U721/Y (INVX2_LVT)                                               0.036     0.044      1.146 r
  n439 (net)                                    2        1.412               0.000      1.146 r
  U1148/A2 (OR2X2_LVT)                                             0.036     0.000      1.146 r
  U1148/Y (OR2X2_LVT)                                              0.078     0.099      1.245 r
  preMax_F_ENQ (net)                           13        8.529               0.000      1.245 r
  preMax_F/ENQ (FIFO2_00000026_1_1)                                          0.000      1.245 r
  preMax_F/ENQ (net)                                     8.529               0.000      1.245 r
  preMax_F/U57/A1 (AND2X1_LVT)                                     0.078     0.000      1.245 r
  preMax_F/U57/Y (AND2X1_LVT)                                      0.034     0.070      1.315 r
  preMax_F/d1di (net)                           1        0.677               0.000      1.315 r
  preMax_F/clk_gate_data1_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_FIFO2_00000026_1_3)    0.000    1.315 r
  preMax_F/clk_gate_data1_reg_reg/EN (net)               0.677               0.000      1.315 r
  preMax_F/clk_gate_data1_reg_reg/latch/D (LATCHX1_LVT)            0.034     0.000      1.315 r
  data arrival time                                                                     1.315

  clock CLK' (rise edge)                                                     1.400      1.400
  clock network delay (ideal)                                                0.000      1.400
  clock uncertainty                                                         -1.000      0.400
  preMax_F/clk_gate_data1_reg_reg/latch/CLK (LATCHX1_LVT)                    0.000      0.400 r
  time borrowed from endpoint                                                0.915      1.315
  data required time                                                                    1.315
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.315
  data arrival time                                                                    -1.315
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   1.400   
  library setup time                                                        -0.074   
  ----------------------------------------------------------------------------------
  max time borrow                                                            1.326   
  ----------------------------------------------------------------------------------
  actual time borrow                                                         0.915   
  clock uncertainty                                                         -1.000   
  ----------------------------------------------------------------------------------
  time given to startpoint                                                  -0.085   
  ----------------------------------------------------------------------------------


  Startpoint: inp_F/data0_reg_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: clk_gate_iCounter_stage1_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO2_00000009_1   8000                  saed32lvt_ss0p75v25c
  mkdut              16000                 saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  inp_F/data0_reg_reg_0_/CLK (DFFX1_LVT)                           0.000     0.000      0.000 r
  inp_F/data0_reg_reg_0_/Q (DFFX1_LVT)                             0.039     0.185      0.185 f
  inp_F/D_OUT[0] (net)                          3        1.814               0.000      0.185 f
  inp_F/D_OUT[0] (FIFO2_00000009_1)                                          0.000      0.185 f
  inp_F_D_OUT[0] (net)                                   1.814               0.000      0.185 f
  U1171/A1 (OR4X1_LVT)                                             0.039     0.000      0.185 f
  U1171/Y (OR4X1_LVT)                                              0.021     0.214      0.399 f
  n444 (net)                                    1        0.542               0.000      0.399 f
  U1172/A1 (OR3X1_LVT)                                             0.021     0.000      0.399 f
  U1172/Y (OR3X1_LVT)                                              0.039     0.109      0.508 f
  n445 (net)                                    1        0.636               0.000      0.508 f
  U727/A4 (OR4X1_LVT)                                              0.039     0.000      0.508 f
  U727/Y (OR4X1_LVT)                                               0.025     0.159      0.667 f
  n446 (net)                                    2        1.192               0.000      0.667 f
  U1173/A1 (NOR2X2_LVT)                                            0.025     0.000      0.667 f
  U1173/Y (NOR2X2_LVT)                                             0.044     0.124      0.791 r
  preMem_F_D_IN[0] (net)                        6        3.667               0.000      0.791 r
  U1177/A2 (OR3X1_LVT)                                             0.044     0.000      0.791 r
  U1177/Y (OR3X1_LVT)                                              0.046     0.090      0.881 r
  n452 (net)                                    2        1.351               0.000      0.881 r
  U776/A3 (NOR3X0_LVT)                                             0.046     0.000      0.881 r
  U776/Y (NOR3X0_LVT)                                              0.040     0.111      0.992 f
  n953 (net)                                    4        2.503               0.000      0.992 f
  U1271/A1 (AND2X1_LVT)                                            0.040     0.000      0.992 f
  U1271/Y (AND2X1_LVT)                                             0.035     0.076      1.069 f
  n541 (net)                                    2        1.196               0.000      1.069 f
  U1272/A3 (OR3X1_LVT)                                             0.035     0.000      1.069 f
  U1272/Y (OR3X1_LVT)                                              0.057     0.110      1.178 f
  n996 (net)                                    6        3.188               0.000      1.178 f
  U1273/A2 (OR2X1_LVT)                                             0.057     0.000      1.178 f
  U1273/Y (OR2X1_LVT)                                              0.030     0.079      1.257 f
  n1068 (net)                                   1        0.660               0.000      1.257 f
  clk_gate_iCounter_stage1_reg/EN (SNPS_CLOCK_GATE_HIGH_mkdut_4)             0.000      1.257 f
  clk_gate_iCounter_stage1_reg/EN (net)                  0.660               0.000      1.257 f
  clk_gate_iCounter_stage1_reg/latch/D (LATCHX1_LVT)               0.030     0.000      1.257 f
  data arrival time                                                                     1.257

  clock CLK' (rise edge)                                                     1.400      1.400
  clock network delay (ideal)                                                0.000      1.400
  clock uncertainty                                                         -1.000      0.400
  clk_gate_iCounter_stage1_reg/latch/CLK (LATCHX1_LVT)                       0.000      0.400 r
  time borrowed from endpoint                                                0.857      1.257
  data required time                                                                    1.257
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.257
  data arrival time                                                                    -1.257
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   1.400   
  library setup time                                                        -0.084   
  ----------------------------------------------------------------------------------
  max time borrow                                                            1.316   
  ----------------------------------------------------------------------------------
  actual time borrow                                                         0.857   
  clock uncertainty                                                         -1.000   
  ----------------------------------------------------------------------------------
  time given to startpoint                                                  -0.143   
  ----------------------------------------------------------------------------------


  Startpoint: preCom_F/empty_reg_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: clk_gate_jCounter_Comp_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkdut              16000                 saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  preCom_F/empty_reg_reg/CLK (DFFX1_LVT)                           0.000     0.000      0.000 r
  preCom_F/empty_reg_reg/Q (DFFX1_LVT)                             0.049     0.194      0.194 f
  preCom_F/EMPTY_N (net)                        4        3.188               0.000      0.194 f
  preCom_F/EMPTY_N (FIFO2_00000024_1)                                        0.000      0.194 f
  preCom_F_EMPTY_N (net)                                 3.188               0.000      0.194 f
  U840/A (INVX2_LVT)                                               0.049     0.000      0.194 f
  U840/Y (INVX2_LVT)                                               0.032     0.040      0.234 r
  n289 (net)                                    2        1.320               0.000      0.234 r
  U974/A1 (OR2X1_LVT)                                              0.032     0.000      0.234 r
  U974/Y (OR2X1_LVT)                                               0.038     0.070      0.304 r
  n292 (net)                                    2        1.250               0.000      0.304 r
  U975/A2 (NOR2X2_LVT)                                             0.038     0.000      0.304 r
  U975/Y (NOR2X2_LVT)                                              0.039     0.104      0.408 f
  preTrace_F_D_IN[0] (net)                      6        3.665               0.000      0.408 f
  U978/A4 (NOR4X1_LVT)                                             0.039     0.000      0.408 f
  U978/Y (NOR4X1_LVT)                                              0.049     0.153      0.561 r
  n957 (net)                                    3        2.206               0.000      0.561 r
  U709/A2 (OR2X1_LVT)                                              0.049     0.000      0.561 r
  U709/Y (OR2X1_LVT)                                               0.068     0.092      0.653 r
  n670 (net)                                    6        3.627               0.000      0.653 r
  U836/A3 (NOR3X0_LVT)                                             0.068     0.000      0.653 r
  U836/Y (NOR3X0_LVT)                                              0.036     0.115      0.768 f
  n431 (net)                                    3        1.831               0.000      0.768 f
  U710/A1 (OR2X1_LVT)                                              0.036     0.000      0.768 f
  U710/Y (OR2X1_LVT)                                               0.043     0.098      0.866 f
  n429 (net)                                    4        2.600               0.000      0.866 f
  U722/A3 (OR3X2_LVT)                                              0.043     0.000      0.866 f
  U722/Y (OR3X2_LVT)                                               0.059     0.120      0.986 f
  n656 (net)                                    6        3.876               0.000      0.986 f
  U1025/A (INVX1_LVT)                                              0.059     0.000      0.986 f
  U1025/Y (INVX1_LVT)                                              0.042     0.053      1.039 r
  n499 (net)                                    2        1.304               0.000      1.039 r
  U1026/A2 (OR2X1_LVT)                                             0.042     0.000      1.039 r
  U1026/Y (OR2X1_LVT)                                              0.043     0.073      1.112 r
  N199 (net)                                    3        1.664               0.000      1.112 r
  clk_gate_jCounter_Comp_reg/EN (SNPS_CLOCK_GATE_HIGH_mkdut_5)               0.000      1.112 r
  clk_gate_jCounter_Comp_reg/EN (net)                    1.664               0.000      1.112 r
  clk_gate_jCounter_Comp_reg/latch/D (LATCHX1_LVT)                 0.043     0.000      1.112 r
  data arrival time                                                                     1.112

  clock CLK' (rise edge)                                                     1.400      1.400
  clock network delay (ideal)                                                0.000      1.400
  clock uncertainty                                                         -1.000      0.400
  clk_gate_jCounter_Comp_reg/latch/CLK (LATCHX1_LVT)                         0.000      0.400 r
  time borrowed from endpoint                                                0.712      1.112
  data required time                                                                    1.112
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.112
  data arrival time                                                                    -1.112
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   1.400   
  library setup time                                                        -0.075   
  ----------------------------------------------------------------------------------
  max time borrow                                                            1.325   
  ----------------------------------------------------------------------------------
  actual time borrow                                                         0.712   
  clock uncertainty                                                         -1.000   
  ----------------------------------------------------------------------------------
  time given to startpoint                                                  -0.288   
  ----------------------------------------------------------------------------------


  Startpoint: preCom_F/empty_reg_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: clk_gate_timeS_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkdut              16000                 saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  preCom_F/empty_reg_reg/CLK (DFFX1_LVT)                           0.000     0.000      0.000 r
  preCom_F/empty_reg_reg/Q (DFFX1_LVT)                             0.049     0.194      0.194 f
  preCom_F/EMPTY_N (net)                        4        3.188               0.000      0.194 f
  preCom_F/EMPTY_N (FIFO2_00000024_1)                                        0.000      0.194 f
  preCom_F_EMPTY_N (net)                                 3.188               0.000      0.194 f
  U840/A (INVX2_LVT)                                               0.049     0.000      0.194 f
  U840/Y (INVX2_LVT)                                               0.032     0.040      0.234 r
  n289 (net)                                    2        1.320               0.000      0.234 r
  U974/A1 (OR2X1_LVT)                                              0.032     0.000      0.234 r
  U974/Y (OR2X1_LVT)                                               0.038     0.070      0.304 r
  n292 (net)                                    2        1.250               0.000      0.304 r
  U975/A2 (NOR2X2_LVT)                                             0.038     0.000      0.304 r
  U975/Y (NOR2X2_LVT)                                              0.039     0.104      0.408 f
  preTrace_F_D_IN[0] (net)                      6        3.665               0.000      0.408 f
  U978/A4 (NOR4X1_LVT)                                             0.039     0.000      0.408 f
  U978/Y (NOR4X1_LVT)                                              0.049     0.153      0.561 r
  n957 (net)                                    3        2.206               0.000      0.561 r
  U709/A2 (OR2X1_LVT)                                              0.049     0.000      0.561 r
  U709/Y (OR2X1_LVT)                                               0.068     0.092      0.653 r
  n670 (net)                                    6        3.627               0.000      0.653 r
  U836/A3 (NOR3X0_LVT)                                             0.068     0.000      0.653 r
  U836/Y (NOR3X0_LVT)                                              0.036     0.115      0.768 f
  n431 (net)                                    3        1.831               0.000      0.768 f
  U710/A1 (OR2X1_LVT)                                              0.036     0.000      0.768 f
  U710/Y (OR2X1_LVT)                                               0.043     0.098      0.866 f
  n429 (net)                                    4        2.600               0.000      0.866 f
  U1044/A3 (NOR3X0_LVT)                                            0.043     0.000      0.866 f
  U1044/Y (NOR3X0_LVT)                                             0.044     0.133      0.999 r
  n829 (net)                                    3        1.921               0.000      0.999 r
  U1045/A2 (OR2X1_LVT)                                             0.044     0.000      0.999 r
  U1045/Y (OR2X1_LVT)                                              0.066     0.089      1.088 r
  N293 (net)                                    6        3.445               0.000      1.088 r
  clk_gate_timeS_reg/EN (SNPS_CLOCK_GATE_HIGH_mkdut_10)                      0.000      1.088 r
  clk_gate_timeS_reg/EN (net)                            3.445               0.000      1.088 r
  clk_gate_timeS_reg/latch/D (LATCHX1_LVT)                         0.066     0.000      1.088 r
  data arrival time                                                                     1.088

  clock CLK' (rise edge)                                                     1.400      1.400
  clock network delay (ideal)                                                0.000      1.400
  clock uncertainty                                                         -1.000      0.400
  clk_gate_timeS_reg/latch/CLK (LATCHX1_LVT)                                 0.000      0.400 r
  time borrowed from endpoint                                                0.688      1.088
  data required time                                                                    1.088
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.088
  data arrival time                                                                    -1.088
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   1.400   
  library setup time                                                        -0.077   
  ----------------------------------------------------------------------------------
  max time borrow                                                            1.323   
  ----------------------------------------------------------------------------------
  actual time borrow                                                         0.688   
  clock uncertainty                                                         -1.000   
  ----------------------------------------------------------------------------------
  time given to startpoint                                                  -0.312   
  ----------------------------------------------------------------------------------


  Startpoint: inp_F/data0_reg_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: clk_gate_jCounter_stage1_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO2_00000009_1   8000                  saed32lvt_ss0p75v25c
  mkdut              16000                 saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  inp_F/data0_reg_reg_0_/CLK (DFFX1_LVT)                           0.000     0.000      0.000 r
  inp_F/data0_reg_reg_0_/Q (DFFX1_LVT)                             0.039     0.185      0.185 f
  inp_F/D_OUT[0] (net)                          3        1.814               0.000      0.185 f
  inp_F/D_OUT[0] (FIFO2_00000009_1)                                          0.000      0.185 f
  inp_F_D_OUT[0] (net)                                   1.814               0.000      0.185 f
  U1171/A1 (OR4X1_LVT)                                             0.039     0.000      0.185 f
  U1171/Y (OR4X1_LVT)                                              0.021     0.214      0.399 f
  n444 (net)                                    1        0.542               0.000      0.399 f
  U1172/A1 (OR3X1_LVT)                                             0.021     0.000      0.399 f
  U1172/Y (OR3X1_LVT)                                              0.039     0.109      0.508 f
  n445 (net)                                    1        0.636               0.000      0.508 f
  U727/A4 (OR4X1_LVT)                                              0.039     0.000      0.508 f
  U727/Y (OR4X1_LVT)                                               0.025     0.159      0.667 f
  n446 (net)                                    2        1.192               0.000      0.667 f
  U1173/A1 (NOR2X2_LVT)                                            0.025     0.000      0.667 f
  U1173/Y (NOR2X2_LVT)                                             0.044     0.124      0.791 r
  preMem_F_D_IN[0] (net)                        6        3.667               0.000      0.791 r
  U1177/A2 (OR3X1_LVT)                                             0.044     0.000      0.791 r
  U1177/Y (OR3X1_LVT)                                              0.046     0.090      0.881 r
  n452 (net)                                    2        1.351               0.000      0.881 r
  U776/A3 (NOR3X0_LVT)                                             0.046     0.000      0.881 r
  U776/Y (NOR3X0_LVT)                                              0.040     0.111      0.992 f
  n953 (net)                                    4        2.503               0.000      0.992 f
  U1646/A2 (OR2X1_LVT)                                             0.040     0.000      0.992 f
  U1646/Y (OR2X1_LVT)                                              0.030     0.072      1.064 f
  N205 (net)                                    1        0.660               0.000      1.064 f
  clk_gate_jCounter_stage1_reg/EN (SNPS_CLOCK_GATE_HIGH_mkdut_6)             0.000      1.064 f
  clk_gate_jCounter_stage1_reg/EN (net)                  0.660               0.000      1.064 f
  clk_gate_jCounter_stage1_reg/latch/D (LATCHX1_LVT)               0.030     0.000      1.064 f
  data arrival time                                                                     1.064

  clock CLK' (rise edge)                                                     1.400      1.400
  clock network delay (ideal)                                                0.000      1.400
  clock uncertainty                                                         -1.000      0.400
  clk_gate_jCounter_stage1_reg/latch/CLK (LATCHX1_LVT)                       0.000      0.400 r
  time borrowed from endpoint                                                0.664      1.064
  data required time                                                                    1.064
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.064
  data arrival time                                                                    -1.064
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   1.400   
  library setup time                                                        -0.084   
  ----------------------------------------------------------------------------------
  max time borrow                                                            1.316   
  ----------------------------------------------------------------------------------
  actual time borrow                                                         0.664   
  clock uncertainty                                                         -1.000   
  ----------------------------------------------------------------------------------
  time given to startpoint                                                  -0.336   
  ----------------------------------------------------------------------------------


  Startpoint: countTime_reg_6_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: clk_gate_countTime_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkdut              16000                 saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  countTime_reg_6_/CLK (DFFX1_LVT)                                 0.000     0.000      0.000 r
  countTime_reg_6_/Q (DFFX1_LVT)                                   0.063     0.205      0.205 f
  traceWrite_mav[16] (net)                      9        5.017               0.000      0.205 f
  U937/A1 (OR4X1_LVT)                                              0.063     0.000      0.205 f
  U937/Y (OR4X1_LVT)                                               0.022     0.229      0.434 f
  n311 (net)                                    1        0.636               0.000      0.434 f
  U788/A4 (OR4X1_LVT)                                              0.022     0.000      0.434 f
  U788/Y (OR4X1_LVT)                                               0.034     0.162      0.596 f
  n576 (net)                                    4        2.363               0.000      0.596 f
  U1189/A2 (OAI21X2_LVT)                                           0.034     0.000      0.596 f
  U1189/Y (OAI21X2_LVT)                                            0.042     0.154      0.750 r
  n575 (net)                                    3        1.778               0.000      0.750 r
  U1346/A3 (AND3X1_LVT)                                            0.042     0.000      0.750 r
  U1346/Y (AND3X1_LVT)                                             0.036     0.084      0.835 r
  n578 (net)                                    1        0.595               0.000      0.835 r
  U1349/A1 (NOR2X0_LVT)                                            0.036     0.000      0.835 r
  U1349/Y (NOR2X0_LVT)                                             0.030     0.094      0.928 f
  n580 (net)                                    2        1.241               0.000      0.928 f
  U1350/A1 (NAND2X0_LVT)                                           0.030     0.000      0.928 f
  U1350/Y (NAND2X0_LVT)                                            0.157     0.112      1.041 r
  N166 (net)                                    6        3.151               0.000      1.041 r
  clk_gate_countTime_reg/EN (SNPS_CLOCK_GATE_HIGH_mkdut_2)                   0.000      1.041 r
  clk_gate_countTime_reg/EN (net)                        3.151               0.000      1.041 r
  clk_gate_countTime_reg/latch/D (LATCHX1_LVT)                     0.157     0.000      1.041 r
  data arrival time                                                                     1.041

  clock CLK' (rise edge)                                                     1.400      1.400
  clock network delay (ideal)                                                0.000      1.400
  clock uncertainty                                                         -1.000      0.400
  clk_gate_countTime_reg/latch/CLK (LATCHX1_LVT)                             0.000      0.400 r
  time borrowed from endpoint                                                0.641      1.041
  data required time                                                                    1.041
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.041
  data arrival time                                                                    -1.041
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   1.400   
  library setup time                                                        -0.100   
  ----------------------------------------------------------------------------------
  max time borrow                                                            1.300   
  ----------------------------------------------------------------------------------
  actual time borrow                                                         0.641   
  clock uncertainty                                                         -1.000   
  ----------------------------------------------------------------------------------
  time given to startpoint                                                  -0.359   
  ----------------------------------------------------------------------------------


  Startpoint: preTrace_F/data0_reg_reg_15_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: clk_gate_backTrackReg_1_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO2_00000016_1   8000                  saed32lvt_ss0p75v25c
  mkdut              16000                 saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  preTrace_F/data0_reg_reg_15_/CLK (DFFX1_LVT)                     0.000     0.000      0.000 r
  preTrace_F/data0_reg_reg_15_/Q (DFFX1_LVT)                       0.038     0.183      0.183 f
  preTrace_F/D_OUT[15] (net)                    4        1.646               0.000      0.183 f
  preTrace_F/D_OUT[15] (FIFO2_00000016_1)                                    0.000      0.183 f
  traceStore_mav[14] (net)                               1.646               0.000      0.183 f
  U1018/A1 (OR4X1_LVT)                                             0.038     0.000      0.183 f
  U1018/Y (OR4X1_LVT)                                              0.022     0.214      0.397 f
  n317 (net)                                    1        0.618               0.000      0.397 f
  U1020/A1 (OR2X1_LVT)                                             0.022     0.000      0.397 f
  U1020/Y (OR2X1_LVT)                                              0.029     0.074      0.471 f
  n318 (net)                                    1        0.666               0.000      0.471 f
  U1021/A3 (NOR3X0_LVT)                                            0.029     0.000      0.471 f
  U1021/Y (NOR3X0_LVT)                                             0.037     0.123      0.594 r
  n470 (net)                                    2        1.266               0.000      0.594 r
  U715/A2 (NOR2X0_LVT)                                             0.037     0.000      0.594 r
  U715/Y (NOR2X0_LVT)                                              0.050     0.106      0.700 f
  n651 (net)                                    7        4.056               0.000      0.700 f
  U1022/A2 (OR2X2_LVT)                                             0.050     0.000      0.700 f
  U1022/Y (OR2X2_LVT)                                              0.049     0.102      0.803 f
  n1160 (net)                                   9        5.110               0.000      0.803 f
  U1699/A1 (OR2X1_LVT)                                             0.049     0.000      0.803 f
  U1699/Y (OR2X1_LVT)                                              0.029     0.091      0.894 f
  N156 (net)                                    1        0.660               0.000      0.894 f
  clk_gate_backTrackReg_1_reg/EN (SNPS_CLOCK_GATE_HIGH_mkdut_1)              0.000      0.894 f
  clk_gate_backTrackReg_1_reg/EN (net)                   0.660               0.000      0.894 f
  clk_gate_backTrackReg_1_reg/latch/D (LATCHX1_LVT)                0.029     0.000      0.894 f
  data arrival time                                                                     0.894

  clock CLK' (rise edge)                                                     1.400      1.400
  clock network delay (ideal)                                                0.000      1.400
  clock uncertainty                                                         -1.000      0.400
  clk_gate_backTrackReg_1_reg/latch/CLK (LATCHX1_LVT)                        0.000      0.400 r
  time borrowed from endpoint                                                0.494      0.894
  data required time                                                                    0.894
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.894
  data arrival time                                                                    -0.894
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   1.400   
  library setup time                                                        -0.084   
  ----------------------------------------------------------------------------------
  max time borrow                                                            1.316   
  ----------------------------------------------------------------------------------
  actual time borrow                                                         0.494   
  clock uncertainty                                                         -1.000   
  ----------------------------------------------------------------------------------
  time given to startpoint                                                  -0.506   
  ----------------------------------------------------------------------------------


  Startpoint: fpadder/result_fifo_rv_reg_32_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: metadata_fifo/clk_gate_data0_reg_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkdut              16000                 saed32lvt_ss0p75v25c
  mkFPadder32        8000                  saed32lvt_ss0p75v25c
  FIFO2_00000004_1   ForQA                 saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fpadder/result_fifo_rv_reg_32_/CLK (DFFX1_LVT)                   0.000     0.000      0.000 r
  fpadder/result_fifo_rv_reg_32_/Q (DFFX1_LVT)                     0.035     0.180      0.180 f
  fpadder/result_fifo_rv[32] (net)              2        1.214               0.000      0.180 f
  fpadder/U178/A1 (OR2X2_LVT)                                      0.035     0.000      0.180 f
  fpadder/U178/Y (OR2X2_LVT)                                       0.041     0.099      0.279 f
  fpadder/n1082 (net)                           1        2.693               0.000      0.279 f
  fpadder/U445/A (INVX4_LVT)                                       0.041     0.000      0.279 f
  fpadder/U445/Y (INVX4_LVT)                                       0.052     0.054      0.333 r
  fpadder/n1516 (net)                          10       11.744               0.000      0.333 r
  fpadder/U1405/A2 (OR2X1_LVT)                                     0.052     0.000      0.333 r
  fpadder/U1405/Y (OR2X1_LVT)                                      0.037     0.072      0.404 r
  fpadder/RDY_get (net)                         2        1.155               0.000      0.404 r
  fpadder/RDY_get (mkFPadder32)                                              0.000      0.404 r
  fpadder_RDY_get (net)                                  1.155               0.000      0.404 r
  U1662/A1 (AND3X1_LVT)                                            0.037     0.000      0.404 r
  U1662/Y (AND3X1_LVT)                                             0.103     0.124      0.528 r
  preCom_F_ENQ (net)                           10        5.997               0.000      0.528 r
  metadata_fifo/DEQ (FIFO2_00000004_1)                                       0.000      0.528 r
  metadata_fifo/DEQ (net)                                5.997               0.000      0.528 r
  metadata_fifo/U5/A (INVX1_LVT)                                   0.103     0.000      0.528 r
  metadata_fifo/U5/Y (INVX1_LVT)                                   0.062     0.045      0.573 f
  metadata_fifo/n6 (net)                        3        2.417               0.000      0.573 f
  metadata_fifo/U6/A1 (NOR2X2_LVT)                                 0.062     0.000      0.573 f
  metadata_fifo/U6/Y (NOR2X2_LVT)                                  0.054     0.154      0.727 r
  metadata_fifo/n11 (net)                       6        5.283               0.000      0.727 r
  metadata_fifo/U11/A5 (AO221X1_LVT)                               0.054     0.000      0.727 r
  metadata_fifo/U11/Y (AO221X1_LVT)                                0.050     0.099      0.827 r
  metadata_fifo/n20 (net)                       1        0.916               0.000      0.827 r
  metadata_fifo/clk_gate_data0_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_FIFO2_00000004_1_0)    0.000    0.827 r
  metadata_fifo/clk_gate_data0_reg_reg/EN (net)          0.916               0.000      0.827 r
  metadata_fifo/clk_gate_data0_reg_reg/latch/D (LATCHX1_LVT)       0.050     0.000      0.827 r
  data arrival time                                                                     0.827

  clock CLK' (rise edge)                                                     1.400      1.400
  clock network delay (ideal)                                                0.000      1.400
  clock uncertainty                                                         -1.000      0.400
  metadata_fifo/clk_gate_data0_reg_reg/latch/CLK (LATCHX1_LVT)               0.000      0.400 r
  time borrowed from endpoint                                                0.427      0.827
  data required time                                                                    0.827
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.827
  data arrival time                                                                    -0.827
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   1.400   
  library setup time                                                        -0.076   
  ----------------------------------------------------------------------------------
  max time borrow                                                            1.324   
  ----------------------------------------------------------------------------------
  actual time borrow                                                         0.427   
  clock uncertainty                                                         -1.000   
  ----------------------------------------------------------------------------------
  time given to startpoint                                                  -0.573   
  ----------------------------------------------------------------------------------


  Startpoint: preTrace_F/data0_reg_reg_15_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: clk_gate_backTrackReg_0_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO2_00000016_1   8000                  saed32lvt_ss0p75v25c
  mkdut              16000                 saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  preTrace_F/data0_reg_reg_15_/CLK (DFFX1_LVT)                     0.000     0.000      0.000 r
  preTrace_F/data0_reg_reg_15_/Q (DFFX1_LVT)                       0.038     0.183      0.183 f
  preTrace_F/D_OUT[15] (net)                    4        1.646               0.000      0.183 f
  preTrace_F/D_OUT[15] (FIFO2_00000016_1)                                    0.000      0.183 f
  traceStore_mav[14] (net)                               1.646               0.000      0.183 f
  U1018/A1 (OR4X1_LVT)                                             0.038     0.000      0.183 f
  U1018/Y (OR4X1_LVT)                                              0.022     0.214      0.397 f
  n317 (net)                                    1        0.618               0.000      0.397 f
  U1020/A1 (OR2X1_LVT)                                             0.022     0.000      0.397 f
  U1020/Y (OR2X1_LVT)                                              0.029     0.074      0.471 f
  n318 (net)                                    1        0.666               0.000      0.471 f
  U1021/A3 (NOR3X0_LVT)                                            0.029     0.000      0.471 f
  U1021/Y (NOR3X0_LVT)                                             0.037     0.123      0.594 r
  n470 (net)                                    2        1.266               0.000      0.594 r
  U1219/A2 (AND2X1_LVT)                                            0.037     0.000      0.594 r
  U1219/Y (AND2X1_LVT)                                             0.038     0.071      0.665 r
  n507 (net)                                    2        1.322               0.000      0.665 r
  U1258/A2 (OR2X1_LVT)                                             0.038     0.000      0.665 r
  U1258/Y (OR2X1_LVT)                                              0.051     0.074      0.740 r
  n1017 (net)                                   3        2.021               0.000      0.740 r
  U1259/A2 (OR2X1_LVT)                                             0.051     0.000      0.740 r
  U1259/Y (OR2X1_LVT)                                              0.030     0.067      0.806 r
  n1033 (net)                                   1        0.682               0.000      0.806 r
  clk_gate_backTrackReg_0_reg/EN (SNPS_CLOCK_GATE_HIGH_mkdut_0)              0.000      0.806 r
  clk_gate_backTrackReg_0_reg/EN (net)                   0.682               0.000      0.806 r
  clk_gate_backTrackReg_0_reg/latch/D (LATCHX1_LVT)                0.030     0.000      0.806 r
  data arrival time                                                                     0.806

  clock CLK' (rise edge)                                                     1.400      1.400
  clock network delay (ideal)                                                0.000      1.400
  clock uncertainty                                                         -1.000      0.400
  clk_gate_backTrackReg_0_reg/latch/CLK (LATCHX1_LVT)                        0.000      0.400 r
  time borrowed from endpoint                                                0.406      0.806
  data required time                                                                    0.806
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.806
  data arrival time                                                                    -0.806
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   1.400   
  library setup time                                                        -0.073   
  ----------------------------------------------------------------------------------
  max time borrow                                                            1.327   
  ----------------------------------------------------------------------------------
  actual time borrow                                                         0.406   
  clock uncertainty                                                         -1.000   
  ----------------------------------------------------------------------------------
  time given to startpoint                                                  -0.594   
  ----------------------------------------------------------------------------------


  Startpoint: preTrace_F/data0_reg_reg_15_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: clk_gate_timeTotal_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO2_00000016_1   8000                  saed32lvt_ss0p75v25c
  mkdut              16000                 saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  preTrace_F/data0_reg_reg_15_/CLK (DFFX1_LVT)                     0.000     0.000      0.000 r
  preTrace_F/data0_reg_reg_15_/Q (DFFX1_LVT)                       0.038     0.183      0.183 f
  preTrace_F/D_OUT[15] (net)                    4        1.646               0.000      0.183 f
  preTrace_F/D_OUT[15] (FIFO2_00000016_1)                                    0.000      0.183 f
  traceStore_mav[14] (net)                               1.646               0.000      0.183 f
  U1018/A1 (OR4X1_LVT)                                             0.038     0.000      0.183 f
  U1018/Y (OR4X1_LVT)                                              0.022     0.214      0.397 f
  n317 (net)                                    1        0.618               0.000      0.397 f
  U1020/A1 (OR2X1_LVT)                                             0.022     0.000      0.397 f
  U1020/Y (OR2X1_LVT)                                              0.029     0.074      0.471 f
  n318 (net)                                    1        0.666               0.000      0.471 f
  U1021/A3 (NOR3X0_LVT)                                            0.029     0.000      0.471 f
  U1021/Y (NOR3X0_LVT)                                             0.037     0.123      0.594 r
  n470 (net)                                    2        1.266               0.000      0.594 r
  U715/A2 (NOR2X0_LVT)                                             0.037     0.000      0.594 r
  U715/Y (NOR2X0_LVT)                                              0.050     0.106      0.700 f
  n651 (net)                                    7        4.056               0.000      0.700 f
  U1022/A2 (OR2X2_LVT)                                             0.050     0.000      0.700 f
  U1022/Y (OR2X2_LVT)                                              0.049     0.102      0.803 f
  n1160 (net)                                   9        5.110               0.000      0.803 f
  clk_gate_timeTotal_reg/EN (SNPS_CLOCK_GATE_HIGH_mkdut_11)                  0.000      0.803 f
  clk_gate_timeTotal_reg/EN (net)                        5.110               0.000      0.803 f
  clk_gate_timeTotal_reg/latch/D (LATCHX1_LVT)                     0.049     0.000      0.803 f
  data arrival time                                                                     0.803

  clock CLK' (rise edge)                                                     1.400      1.400
  clock network delay (ideal)                                                0.000      1.400
  clock uncertainty                                                         -1.000      0.400
  clk_gate_timeTotal_reg/latch/CLK (LATCHX1_LVT)                             0.000      0.400 r
  time borrowed from endpoint                                                0.403      0.803
  data required time                                                                    0.803
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.803
  data arrival time                                                                    -0.803
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   1.400   
  library setup time                                                        -0.098   
  ----------------------------------------------------------------------------------
  max time borrow                                                            1.302   
  ----------------------------------------------------------------------------------
  actual time borrow                                                         0.403   
  clock uncertainty                                                         -1.000   
  ----------------------------------------------------------------------------------
  time given to startpoint                                                  -0.597   
  ----------------------------------------------------------------------------------


  Startpoint: fpadder/result_fifo_rv_reg_32_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: fpadder/s1_to_s2_fifo/clk_gate_data0_reg_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkdut              16000                 saed32lvt_ss0p75v25c
  mkFPadder32        8000                  saed32lvt_ss0p75v25c
  FIFO2_00000026_1_0 8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fpadder/result_fifo_rv_reg_32_/CLK (DFFX1_LVT)                   0.000     0.000      0.000 r
  fpadder/result_fifo_rv_reg_32_/Q (DFFX1_LVT)                     0.035     0.180      0.180 f
  fpadder/result_fifo_rv[32] (net)              2        1.214               0.000      0.180 f
  fpadder/U178/A1 (OR2X2_LVT)                                      0.035     0.000      0.180 f
  fpadder/U178/Y (OR2X2_LVT)                                       0.041     0.099      0.279 f
  fpadder/n1082 (net)                           1        2.693               0.000      0.279 f
  fpadder/U445/A (INVX4_LVT)                                       0.041     0.000      0.279 f
  fpadder/U445/Y (INVX4_LVT)                                       0.052     0.054      0.333 r
  fpadder/n1516 (net)                          10       11.744               0.000      0.333 r
  fpadder/U177/A (INVX8_LVT)                                       0.052     0.000      0.333 r
  fpadder/U177/Y (INVX8_LVT)                                       0.041     0.036      0.369 f
  fpadder/n1532 (net)                          34       19.981               0.000      0.369 f
  fpadder/s1_to_s2_fifo/DEQ_BAR (FIFO2_00000026_1_0)                         0.000      0.369 f
  fpadder/s1_to_s2_fifo/DEQ_BAR (net)                   19.981               0.000      0.369 f
  fpadder/s1_to_s2_fifo/U59/A2 (OR2X2_LVT)                         0.041     0.000      0.369 f
  fpadder/s1_to_s2_fifo/U59/Y (OR2X2_LVT)                          0.081     0.127      0.495 f
  fpadder/s1_to_s2_fifo/n74 (net)              19       13.835               0.000      0.495 f
  fpadder/s1_to_s2_fifo/U60/A (INVX4_LVT)                          0.081     0.000      0.495 f
  fpadder/s1_to_s2_fifo/U60/Y (INVX4_LVT)                          0.064     0.075      0.570 r
  fpadder/s1_to_s2_fifo/n111 (net)             22       11.678               0.000      0.570 r
  fpadder/s1_to_s2_fifo/U62/A2 (OA21X1_LVT)                        0.064     0.000      0.570 r
  fpadder/s1_to_s2_fifo/U62/Y (OA21X1_LVT)                         0.048     0.095      0.665 r
  fpadder/s1_to_s2_fifo/n171 (net)              2        1.459               0.000      0.665 r
  fpadder/s1_to_s2_fifo/clk_gate_data0_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_FIFO2_00000026_1_0)    0.000    0.665 r
  fpadder/s1_to_s2_fifo/clk_gate_data0_reg_reg/EN (net)    1.459             0.000      0.665 r
  fpadder/s1_to_s2_fifo/clk_gate_data0_reg_reg/latch/D (LATCHX1_LVT)    0.048    0.000    0.665 r
  data arrival time                                                                     0.665

  clock CLK' (rise edge)                                                     1.400      1.400
  clock network delay (ideal)                                                0.000      1.400
  clock uncertainty                                                         -1.000      0.400
  fpadder/s1_to_s2_fifo/clk_gate_data0_reg_reg/latch/CLK (LATCHX1_LVT)       0.000      0.400 r
  time borrowed from endpoint                                                0.265      0.665
  data required time                                                                    0.665
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.665
  data arrival time                                                                    -0.665
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   1.400   
  library setup time                                                        -0.075   
  ----------------------------------------------------------------------------------
  max time borrow                                                            1.325   
  ----------------------------------------------------------------------------------
  actual time borrow                                                         0.265   
  clock uncertainty                                                         -1.000   
  ----------------------------------------------------------------------------------
  time given to startpoint                                                  -0.735   
  ----------------------------------------------------------------------------------


  Startpoint: metadata_fifo/full_reg_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: preAdd_F/clk_gate_data0_reg_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkdut              16000                 saed32lvt_ss0p75v25c
  FIFO2_00000044_1   8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  metadata_fifo/full_reg_reg/CLK (DFFX1_LVT)                       0.000     0.000      0.000 r
  metadata_fifo/full_reg_reg/Q (DFFX1_LVT)                         0.054     0.193      0.193 r
  metadata_fifo/FULL_N (net)                    4        2.286               0.000      0.193 r
  metadata_fifo/FULL_N (FIFO2_00000004_1)                                    0.000      0.193 r
  metadata_fifo_FULL_N (net)                             2.286               0.000      0.193 r
  U809/A3 (AND3X2_LVT)                                             0.054     0.000      0.193 r
  U809/Y (AND3X2_LVT)                                              0.100     0.147      0.341 r
  preAdd_F_DEQ (net)                           16        9.475               0.000      0.341 r
  preAdd_F/DEQ (FIFO2_00000044_1)                                            0.000      0.341 r
  preAdd_F/DEQ (net)                                     9.475               0.000      0.341 r
  preAdd_F/U18/A (INVX1_LVT)                                       0.100     0.000      0.341 r
  preAdd_F/U18/Y (INVX1_LVT)                                       0.055     0.035      0.376 f
  preAdd_F/n18 (net)                            3        1.574               0.000      0.376 f
  preAdd_F/U19/A2 (OA21X1_LVT)                                     0.055     0.000      0.376 f
  preAdd_F/U19/Y (OA21X1_LVT)                                      0.040     0.101      0.477 f
  preAdd_F/n17 (net)                            1        0.687               0.000      0.477 f
  preAdd_F/U20/A2 (OR2X1_LVT)                                      0.040     0.000      0.477 f
  preAdd_F/U20/Y (OR2X1_LVT)                                       0.037     0.082      0.559 f
  preAdd_F/n29 (net)                            2        1.866               0.000      0.559 f
  preAdd_F/U21/A2 (NAND2X0_LVT)                                    0.037     0.000      0.559 f
  preAdd_F/U21/Y (NAND2X0_LVT)                                     0.118     0.097      0.656 r
  preAdd_F/net1924 (net)                        2        2.116               0.000      0.656 r
  preAdd_F/clk_gate_data0_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_FIFO2_00000044_1_0)    0.000    0.656 r
  preAdd_F/clk_gate_data0_reg_reg/EN (net)               2.116               0.000      0.656 r
  preAdd_F/clk_gate_data0_reg_reg/latch/D (LATCHX1_LVT)            0.118     0.000      0.656 r
  data arrival time                                                                     0.656

  clock CLK' (rise edge)                                                     1.400      1.400
  clock network delay (ideal)                                                0.000      1.400
  clock uncertainty                                                         -1.000      0.400
  preAdd_F/clk_gate_data0_reg_reg/latch/CLK (LATCHX1_LVT)                    0.000      0.400 r
  time borrowed from endpoint                                                0.256      0.656
  data required time                                                                    0.656
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.656
  data arrival time                                                                    -0.656
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   1.400   
  library setup time                                                        -0.093   
  ----------------------------------------------------------------------------------
  max time borrow                                                            1.307   
  ----------------------------------------------------------------------------------
  actual time borrow                                                         0.256   
  clock uncertainty                                                         -1.000   
  ----------------------------------------------------------------------------------
  time given to startpoint                                                  -0.744   
  ----------------------------------------------------------------------------------


  Startpoint: preCom_F/empty_reg_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: clk_gate_valOut_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkdut              16000                 saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  preCom_F/empty_reg_reg/CLK (DFFX1_LVT)                           0.000     0.000      0.000 r
  preCom_F/empty_reg_reg/Q (DFFX1_LVT)                             0.049     0.194      0.194 f
  preCom_F/EMPTY_N (net)                        4        3.188               0.000      0.194 f
  preCom_F/EMPTY_N (FIFO2_00000024_1)                                        0.000      0.194 f
  preCom_F_EMPTY_N (net)                                 3.188               0.000      0.194 f
  U840/A (INVX2_LVT)                                               0.049     0.000      0.194 f
  U840/Y (INVX2_LVT)                                               0.032     0.040      0.234 r
  n289 (net)                                    2        1.320               0.000      0.234 r
  U974/A1 (OR2X1_LVT)                                              0.032     0.000      0.234 r
  U974/Y (OR2X1_LVT)                                               0.038     0.070      0.304 r
  n292 (net)                                    2        1.250               0.000      0.304 r
  U975/A2 (NOR2X2_LVT)                                             0.038     0.000      0.304 r
  U975/Y (NOR2X2_LVT)                                              0.039     0.104      0.408 f
  preTrace_F_D_IN[0] (net)                      6        3.665               0.000      0.408 f
  U978/A4 (NOR4X1_LVT)                                             0.039     0.000      0.408 f
  U978/Y (NOR4X1_LVT)                                              0.049     0.153      0.561 r
  n957 (net)                                    3        2.206               0.000      0.561 r
  U1649/A2 (OR2X1_LVT)                                             0.049     0.000      0.561 r
  U1649/Y (OR2X1_LVT)                                              0.036     0.066      0.627 r
  N318 (net)                                    1        0.682               0.000      0.627 r
  clk_gate_valOut_reg/EN (SNPS_CLOCK_GATE_HIGH_mkdut_12)                     0.000      0.627 r
  clk_gate_valOut_reg/EN (net)                           0.682               0.000      0.627 r
  clk_gate_valOut_reg/latch/D (LATCHX1_LVT)                        0.036     0.000      0.627 r
  data arrival time                                                                     0.627

  clock CLK' (rise edge)                                                     1.400      1.400
  clock network delay (ideal)                                                0.000      1.400
  clock uncertainty                                                         -1.000      0.400
  clk_gate_valOut_reg/latch/CLK (LATCHX1_LVT)                                0.000      0.400 r
  time borrowed from endpoint                                                0.227      0.627
  data required time                                                                    0.627
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.627
  data arrival time                                                                    -0.627
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   1.400   
  library setup time                                                        -0.074   
  ----------------------------------------------------------------------------------
  max time borrow                                                            1.326   
  ----------------------------------------------------------------------------------
  actual time borrow                                                         0.227   
  clock uncertainty                                                         -1.000   
  ----------------------------------------------------------------------------------
  time given to startpoint                                                  -0.773   
  ----------------------------------------------------------------------------------


  Startpoint: fpadder/result_fifo_rv_reg_32_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: preCom_F/clk_gate_data1_reg_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkdut              16000                 saed32lvt_ss0p75v25c
  mkFPadder32        8000                  saed32lvt_ss0p75v25c
  FIFO2_00000024_1   8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fpadder/result_fifo_rv_reg_32_/CLK (DFFX1_LVT)                   0.000     0.000      0.000 r
  fpadder/result_fifo_rv_reg_32_/Q (DFFX1_LVT)                     0.035     0.180      0.180 f
  fpadder/result_fifo_rv[32] (net)              2        1.214               0.000      0.180 f
  fpadder/U178/A1 (OR2X2_LVT)                                      0.035     0.000      0.180 f
  fpadder/U178/Y (OR2X2_LVT)                                       0.041     0.099      0.279 f
  fpadder/n1082 (net)                           1        2.693               0.000      0.279 f
  fpadder/U445/A (INVX4_LVT)                                       0.041     0.000      0.279 f
  fpadder/U445/Y (INVX4_LVT)                                       0.052     0.054      0.333 r
  fpadder/n1516 (net)                          10       11.744               0.000      0.333 r
  fpadder/U1405/A2 (OR2X1_LVT)                                     0.052     0.000      0.333 r
  fpadder/U1405/Y (OR2X1_LVT)                                      0.037     0.072      0.404 r
  fpadder/RDY_get (net)                         2        1.155               0.000      0.404 r
  fpadder/RDY_get (mkFPadder32)                                              0.000      0.404 r
  fpadder_RDY_get (net)                                  1.155               0.000      0.404 r
  U1662/A1 (AND3X1_LVT)                                            0.037     0.000      0.404 r
  U1662/Y (AND3X1_LVT)                                             0.103     0.124      0.528 r
  preCom_F_ENQ (net)                           10        5.997               0.000      0.528 r
  preCom_F/ENQ (FIFO2_00000024_1)                                            0.000      0.528 r
  preCom_F/ENQ (net)                                     5.997               0.000      0.528 r
  preCom_F/U90/A2 (AND2X1_LVT)                                     0.103     0.000      0.528 r
  preCom_F/U90/Y (AND2X1_LVT)                                      0.041     0.086      0.614 r
  preCom_F/d1di (net)                           2        1.269               0.000      0.614 r
  preCom_F/clk_gate_data1_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_FIFO2_00000024_1_1)    0.000    0.614 r
  preCom_F/clk_gate_data1_reg_reg/EN (net)               1.269               0.000      0.614 r
  preCom_F/clk_gate_data1_reg_reg/latch/D (LATCHX1_LVT)            0.041     0.000      0.614 r
  data arrival time                                                                     0.614

  clock CLK' (rise edge)                                                     1.400      1.400
  clock network delay (ideal)                                                0.000      1.400
  clock uncertainty                                                         -1.000      0.400
  preCom_F/clk_gate_data1_reg_reg/latch/CLK (LATCHX1_LVT)                    0.000      0.400 r
  time borrowed from endpoint                                                0.214      0.614
  data required time                                                                    0.614
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.614
  data arrival time                                                                    -0.614
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   1.400   
  library setup time                                                        -0.075   
  ----------------------------------------------------------------------------------
  max time borrow                                                            1.325   
  ----------------------------------------------------------------------------------
  actual time borrow                                                         0.214   
  clock uncertainty                                                         -1.000   
  ----------------------------------------------------------------------------------
  time given to startpoint                                                  -0.786   
  ----------------------------------------------------------------------------------


  Startpoint: preMem_F/data0_reg_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: preAdd_F/clk_gate_data1_reg_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO2_00000017_1   8000                  saed32lvt_ss0p75v25c
  mkdut              16000                 saed32lvt_ss0p75v25c
  FIFO2_00000044_1   8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  preMem_F/data0_reg_reg_0_/CLK (DFFX1_LVT)                        0.000     0.000      0.000 r
  preMem_F/data0_reg_reg_0_/Q (DFFX1_LVT)                          0.047     0.192      0.192 f
  preMem_F/D_OUT[0] (net)                       6        2.876               0.000      0.192 f
  preMem_F/D_OUT[0] (FIFO2_00000017_1)                                       0.000      0.192 f
  getMemAddr_mv[0] (net)                                 2.876               0.000      0.192 f
  U1223/A1 (OR2X1_LVT)                                             0.047     0.000      0.192 f
  U1223/Y (OR2X1_LVT)                                              0.029     0.088      0.280 f
  n473 (net)                                    1        0.528               0.000      0.280 f
  U1224/A2 (AND2X1_LVT)                                            0.029     0.000      0.280 f
  U1224/Y (AND2X1_LVT)                                             0.039     0.081      0.361 f
  n1008 (net)                                   3        1.906               0.000      0.361 f
  U1225/A1 (OR2X2_LVT)                                             0.039     0.000      0.361 f
  U1225/Y (OR2X2_LVT)                                              0.046     0.108      0.469 f
  preMem_F_DEQ (net)                            7        4.179               0.000      0.469 f
  preAdd_F/ENQ (FIFO2_00000044_1)                                            0.000      0.469 f
  preAdd_F/ENQ (net)                                     4.179               0.000      0.469 f
  preAdd_F/U26/A2 (AND2X1_LVT)                                     0.046     0.000      0.469 f
  preAdd_F/U26/Y (AND2X1_LVT)                                      0.034     0.085      0.554 f
  preAdd_F/d1di (net)                           2        1.207               0.000      0.554 f
  preAdd_F/clk_gate_data1_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_FIFO2_00000044_1_1)    0.000    0.554 f
  preAdd_F/clk_gate_data1_reg_reg/EN (net)               1.207               0.000      0.554 f
  preAdd_F/clk_gate_data1_reg_reg/latch/D (LATCHX1_LVT)            0.034     0.000      0.554 f
  data arrival time                                                                     0.554

  clock CLK' (rise edge)                                                     1.400      1.400
  clock network delay (ideal)                                                0.000      1.400
  clock uncertainty                                                         -1.000      0.400
  preAdd_F/clk_gate_data1_reg_reg/latch/CLK (LATCHX1_LVT)                    0.000      0.400 r
  time borrowed from endpoint                                                0.154      0.554
  data required time                                                                    0.554
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.554
  data arrival time                                                                    -0.554
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   1.400   
  library setup time                                                        -0.087   
  ----------------------------------------------------------------------------------
  max time borrow                                                            1.313   
  ----------------------------------------------------------------------------------
  actual time borrow                                                         0.154   
  clock uncertainty                                                         -1.000   
  ----------------------------------------------------------------------------------
  time given to startpoint                                                  -0.846   
  ----------------------------------------------------------------------------------


  Startpoint: preAdd_F/data0_reg_reg_57_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: fpadder/s1_to_s2_fifo/data0_reg_reg_19_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: f2f
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO2_00000044_1   8000                  saed32lvt_ss0p75v25c
  mkdut              16000                 saed32lvt_ss0p75v25c
  mkFPadder32        8000                  saed32lvt_ss0p75v25c
  FIFO2_00000026_1_0 8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  preAdd_F/data0_reg_reg_57_/CLK (DFFX2_LVT)                       0.000     0.000      0.000 r
  preAdd_F/data0_reg_reg_57_/QN (DFFX2_LVT)                        0.055     0.154      0.154 r
  preAdd_F/n15 (net)                            1        1.438               0.000      0.154 r
  preAdd_F/U13/A (INVX2_LVT)                                       0.055     0.000      0.154 r
  preAdd_F/U13/Y (INVX2_LVT)                                       0.035     0.028      0.181 f
  preAdd_F/D_OUT[57] (net)                      3        2.508               0.000      0.181 f
  preAdd_F/D_OUT[57] (FIFO2_00000044_1)                                      0.000      0.181 f
  preAdd_F_D_OUT[57] (net)                               2.508               0.000      0.181 f
  fpadder/put_a[24] (mkFPadder32)                                            0.000      0.181 f
  fpadder/put_a[24] (net)                                2.508               0.000      0.181 f
  fpadder/U510/A (INVX2_LVT)                                       0.035     0.000      0.181 f
  fpadder/U510/Y (INVX2_LVT)                                       0.022     0.030      0.211 r
  fpadder/n435 (net)                            1        0.607               0.000      0.211 r
  fpadder/U1036/A1 (AND2X1_LVT)                                    0.022     0.000      0.211 r
  fpadder/U1036/Y (AND2X1_LVT)                                     0.043     0.067      0.278 r
  fpadder/n506 (net)                            3        1.715               0.000      0.278 r
  fpadder/U749/A1 (OR2X2_LVT)                                      0.043     0.000      0.278 r
  fpadder/U749/Y (OR2X2_LVT)                                       0.041     0.081      0.358 r
  fpadder/n436 (net)                            2        2.581               0.000      0.358 r
  fpadder/U944/A1 (XOR2X2_LVT)                                     0.041     0.000      0.358 r
  fpadder/U944/Y (XOR2X2_LVT)                                      0.062     0.147      0.506 f
  fpadder/n500 (net)                            4        3.318               0.000      0.506 f
  fpadder/U1071/A (INVX2_LVT)                                      0.062     0.000      0.506 f
  fpadder/U1071/Y (INVX2_LVT)                                      0.037     0.045      0.551 r
  fpadder/n558 (net)                            2        1.263               0.000      0.551 r
  fpadder/U1072/A2 (OR2X2_LVT)                                     0.037     0.000      0.551 r
  fpadder/U1072/Y (OR2X2_LVT)                                      0.045     0.077      0.628 r
  fpadder/n576 (net)                            2        3.253               0.000      0.628 r
  fpadder/U1073/A (INVX4_LVT)                                      0.045     0.000      0.628 r
  fpadder/U1073/Y (INVX4_LVT)                                      0.043     0.040      0.667 f
  fpadder/n654 (net)                           15       12.967               0.000      0.667 f
  fpadder/U1145/A1 (AO21X1_LVT)                                    0.043     0.000      0.667 f
  fpadder/U1145/Y (AO21X1_LVT)                                     0.042     0.112      0.779 f
  fpadder/n628 (net)                            2        1.304               0.000      0.779 f
  fpadder/U629/A3 (OR3X1_LVT)                                      0.042     0.000      0.779 f
  fpadder/U629/Y (OR3X1_LVT)                                       0.037     0.086      0.866 f
  fpadder/n822 (net)                            1        0.455               0.000      0.866 f
  fpadder/U835/A2 (NAND2X0_LVT)                                    0.037     0.000      0.866 f
  fpadder/U835/Y (NAND2X0_LVT)                                     0.056     0.060      0.926 r
  fpadder/n272 (net)                            1        0.564               0.000      0.926 r
  fpadder/U833/A2 (NAND3X0_LVT)                                    0.056     0.000      0.926 r
  fpadder/U833/Y (NAND3X0_LVT)                                     0.060     0.058      0.984 f
  fpadder/n270 (net)                            1        0.651               0.000      0.984 f
  fpadder/U832/A3 (OR3X1_LVT)                                      0.060     0.000      0.984 f
  fpadder/U832/Y (OR3X1_LVT)                                       0.038     0.094      1.077 f
  fpadder/n269 (net)                            1        0.556               0.000      1.077 f
  fpadder/U828/A3 (AOI22X1_LVT)                                    0.038     0.000      1.077 f
  fpadder/U828/Y (AOI22X1_LVT)                                     0.036     0.109      1.186 r
  fpadder/n365 (net)                            2        1.285               0.000      1.186 r
  fpadder/U680/A2 (OR2X2_LVT)                                      0.036     0.000      1.186 r
  fpadder/U680/Y (OR2X2_LVT)                                       0.032     0.065      1.252 r
  fpadder/n312 (net)                            2        1.163               0.000      1.252 r
  fpadder/U842/A1 (AOI21X1_LVT)                                    0.032     0.000      1.252 r
  fpadder/U842/Y (AOI21X1_LVT)                                     0.032     0.108      1.360 f
  fpadder/n280 (net)                            3        1.632               0.000      1.360 f
  fpadder/U840/A2 (OA21X1_LVT)                                     0.032     0.000      1.360 f
  fpadder/U840/Y (OA21X1_LVT)                                      0.039     0.090      1.450 f
  fpadder/n840 (net)                            1        0.558               0.000      1.450 f
  fpadder/U1209/A2 (OA21X1_LVT)                                    0.039     0.000      1.450 f
  fpadder/U1209/Y (OA21X1_LVT)                                     0.054     0.114      1.564 f
  fpadder/n1253 (net)                           1        2.693               0.000      1.564 f
  fpadder/U1499/A (INVX4_LVT)                                      0.054     0.000      1.564 f
  fpadder/U1499/Y (INVX4_LVT)                                      0.042     0.051      1.615 r
  fpadder/n1367 (net)                          13        7.072               0.000      1.615 r
  fpadder/U983/A1 (AO21X1_LVT)                                     0.042     0.000      1.615 r
  fpadder/U983/Y (AO21X1_LVT)                                      0.046     0.093      1.709 r
  fpadder/n1273 (net)                           1        1.290               0.000      1.709 r
  fpadder/U1510/A1 (XOR2X2_LVT)                                    0.046     0.000      1.709 r
  fpadder/U1510/Y (XOR2X2_LVT)                                     0.052     0.132      1.840 f
  fpadder/n1544 (net)                           2        1.074               0.000      1.840 f
  fpadder/s1_to_s2_fifo/D_IN[19] (FIFO2_00000026_1_0)                        0.000      1.840 f
  fpadder/s1_to_s2_fifo/D_IN[19] (net)                   1.074               0.000      1.840 f
  fpadder/s1_to_s2_fifo/U75/A1 (AO21X1_LVT)                        0.052     0.000      1.840 f
  fpadder/s1_to_s2_fifo/U75/Y (AO21X1_LVT)                         0.037     0.110      1.950 f
  fpadder/s1_to_s2_fifo/N37 (net)               1        0.544               0.000      1.950 f
  fpadder/s1_to_s2_fifo/data0_reg_reg_19_/D (DFFX1_LVT)            0.037     0.000      1.950 f
  data arrival time                                                                     1.950

  clock CLK (rise edge)                                                      2.800      2.800
  clock network delay (ideal)                                                0.000      2.800
  clock uncertainty                                                         -1.000      1.800
  fpadder/s1_to_s2_fifo/data0_reg_reg_19_/CLK (DFFX1_LVT)                    0.000      1.800 r
  library setup time                                                        -0.088      1.712
  data required time                                                                    1.712
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.712
  data arrival time                                                                    -1.950
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.238


  Startpoint: preAdd_F/data0_reg_reg_57_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: fpadder/s1_to_s2_fifo/data0_reg_reg_17_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: f2f
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO2_00000044_1   8000                  saed32lvt_ss0p75v25c
  mkdut              16000                 saed32lvt_ss0p75v25c
  mkFPadder32        8000                  saed32lvt_ss0p75v25c
  FIFO2_00000026_1_0 8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  preAdd_F/data0_reg_reg_57_/CLK (DFFX2_LVT)                       0.000     0.000      0.000 r
  preAdd_F/data0_reg_reg_57_/QN (DFFX2_LVT)                        0.055     0.154      0.154 r
  preAdd_F/n15 (net)                            1        1.438               0.000      0.154 r
  preAdd_F/U13/A (INVX2_LVT)                                       0.055     0.000      0.154 r
  preAdd_F/U13/Y (INVX2_LVT)                                       0.035     0.028      0.181 f
  preAdd_F/D_OUT[57] (net)                      3        2.508               0.000      0.181 f
  preAdd_F/D_OUT[57] (FIFO2_00000044_1)                                      0.000      0.181 f
  preAdd_F_D_OUT[57] (net)                               2.508               0.000      0.181 f
  fpadder/put_a[24] (mkFPadder32)                                            0.000      0.181 f
  fpadder/put_a[24] (net)                                2.508               0.000      0.181 f
  fpadder/U510/A (INVX2_LVT)                                       0.035     0.000      0.181 f
  fpadder/U510/Y (INVX2_LVT)                                       0.022     0.030      0.211 r
  fpadder/n435 (net)                            1        0.607               0.000      0.211 r
  fpadder/U1036/A1 (AND2X1_LVT)                                    0.022     0.000      0.211 r
  fpadder/U1036/Y (AND2X1_LVT)                                     0.043     0.067      0.278 r
  fpadder/n506 (net)                            3        1.715               0.000      0.278 r
  fpadder/U749/A1 (OR2X2_LVT)                                      0.043     0.000      0.278 r
  fpadder/U749/Y (OR2X2_LVT)                                       0.041     0.081      0.358 r
  fpadder/n436 (net)                            2        2.581               0.000      0.358 r
  fpadder/U944/A1 (XOR2X2_LVT)                                     0.041     0.000      0.358 r
  fpadder/U944/Y (XOR2X2_LVT)                                      0.062     0.147      0.506 f
  fpadder/n500 (net)                            4        3.318               0.000      0.506 f
  fpadder/U1071/A (INVX2_LVT)                                      0.062     0.000      0.506 f
  fpadder/U1071/Y (INVX2_LVT)                                      0.037     0.045      0.551 r
  fpadder/n558 (net)                            2        1.263               0.000      0.551 r
  fpadder/U1072/A2 (OR2X2_LVT)                                     0.037     0.000      0.551 r
  fpadder/U1072/Y (OR2X2_LVT)                                      0.045     0.077      0.628 r
  fpadder/n576 (net)                            2        3.253               0.000      0.628 r
  fpadder/U1073/A (INVX4_LVT)                                      0.045     0.000      0.628 r
  fpadder/U1073/Y (INVX4_LVT)                                      0.043     0.040      0.667 f
  fpadder/n654 (net)                           15       12.967               0.000      0.667 f
  fpadder/U1145/A1 (AO21X1_LVT)                                    0.043     0.000      0.667 f
  fpadder/U1145/Y (AO21X1_LVT)                                     0.042     0.112      0.779 f
  fpadder/n628 (net)                            2        1.304               0.000      0.779 f
  fpadder/U629/A3 (OR3X1_LVT)                                      0.042     0.000      0.779 f
  fpadder/U629/Y (OR3X1_LVT)                                       0.037     0.086      0.866 f
  fpadder/n822 (net)                            1        0.455               0.000      0.866 f
  fpadder/U835/A2 (NAND2X0_LVT)                                    0.037     0.000      0.866 f
  fpadder/U835/Y (NAND2X0_LVT)                                     0.056     0.060      0.926 r
  fpadder/n272 (net)                            1        0.564               0.000      0.926 r
  fpadder/U833/A2 (NAND3X0_LVT)                                    0.056     0.000      0.926 r
  fpadder/U833/Y (NAND3X0_LVT)                                     0.060     0.058      0.984 f
  fpadder/n270 (net)                            1        0.651               0.000      0.984 f
  fpadder/U832/A3 (OR3X1_LVT)                                      0.060     0.000      0.984 f
  fpadder/U832/Y (OR3X1_LVT)                                       0.038     0.094      1.077 f
  fpadder/n269 (net)                            1        0.556               0.000      1.077 f
  fpadder/U828/A3 (AOI22X1_LVT)                                    0.038     0.000      1.077 f
  fpadder/U828/Y (AOI22X1_LVT)                                     0.036     0.109      1.186 r
  fpadder/n365 (net)                            2        1.285               0.000      1.186 r
  fpadder/U680/A2 (OR2X2_LVT)                                      0.036     0.000      1.186 r
  fpadder/U680/Y (OR2X2_LVT)                                       0.032     0.065      1.252 r
  fpadder/n312 (net)                            2        1.163               0.000      1.252 r
  fpadder/U842/A1 (AOI21X1_LVT)                                    0.032     0.000      1.252 r
  fpadder/U842/Y (AOI21X1_LVT)                                     0.032     0.108      1.360 f
  fpadder/n280 (net)                            3        1.632               0.000      1.360 f
  fpadder/U840/A2 (OA21X1_LVT)                                     0.032     0.000      1.360 f
  fpadder/U840/Y (OA21X1_LVT)                                      0.039     0.090      1.450 f
  fpadder/n840 (net)                            1        0.558               0.000      1.450 f
  fpadder/U1209/A2 (OA21X1_LVT)                                    0.039     0.000      1.450 f
  fpadder/U1209/Y (OA21X1_LVT)                                     0.054     0.114      1.564 f
  fpadder/n1253 (net)                           1        2.693               0.000      1.564 f
  fpadder/U1499/A (INVX4_LVT)                                      0.054     0.000      1.564 f
  fpadder/U1499/Y (INVX4_LVT)                                      0.042     0.051      1.615 r
  fpadder/n1367 (net)                          13        7.072               0.000      1.615 r
  fpadder/U1033/A1 (AO21X1_LVT)                                    0.042     0.000      1.615 r
  fpadder/U1033/Y (AO21X1_LVT)                                     0.046     0.093      1.709 r
  fpadder/n1288 (net)                           1        1.290               0.000      1.709 r
  fpadder/U1521/A1 (XOR2X2_LVT)                                    0.046     0.000      1.709 r
  fpadder/U1521/Y (XOR2X2_LVT)                                     0.052     0.132      1.840 f
  fpadder/n1536 (net)                           2        1.074               0.000      1.840 f
  fpadder/s1_to_s2_fifo/D_IN[17] (FIFO2_00000026_1_0)                        0.000      1.840 f
  fpadder/s1_to_s2_fifo/D_IN[17] (net)                   1.074               0.000      1.840 f
  fpadder/s1_to_s2_fifo/U73/A1 (AO21X1_LVT)                        0.052     0.000      1.840 f
  fpadder/s1_to_s2_fifo/U73/Y (AO21X1_LVT)                         0.037     0.110      1.950 f
  fpadder/s1_to_s2_fifo/N39 (net)               1        0.544               0.000      1.950 f
  fpadder/s1_to_s2_fifo/data0_reg_reg_17_/D (DFFX1_LVT)            0.037     0.000      1.950 f
  data arrival time                                                                     1.950

  clock CLK (rise edge)                                                      2.800      2.800
  clock network delay (ideal)                                                0.000      2.800
  clock uncertainty                                                         -1.000      1.800
  fpadder/s1_to_s2_fifo/data0_reg_reg_17_/CLK (DFFX1_LVT)                    0.000      1.800 r
  library setup time                                                        -0.088      1.712
  data required time                                                                    1.712
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.712
  data arrival time                                                                    -1.950
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.238


  Startpoint: preAdd_F/data0_reg_reg_57_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: fpadder/s1_to_s2_fifo/data0_reg_reg_13_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: f2f
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO2_00000044_1   8000                  saed32lvt_ss0p75v25c
  mkdut              16000                 saed32lvt_ss0p75v25c
  mkFPadder32        8000                  saed32lvt_ss0p75v25c
  FIFO2_00000026_1_0 8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  preAdd_F/data0_reg_reg_57_/CLK (DFFX2_LVT)                       0.000     0.000      0.000 r
  preAdd_F/data0_reg_reg_57_/QN (DFFX2_LVT)                        0.055     0.154      0.154 r
  preAdd_F/n15 (net)                            1        1.438               0.000      0.154 r
  preAdd_F/U13/A (INVX2_LVT)                                       0.055     0.000      0.154 r
  preAdd_F/U13/Y (INVX2_LVT)                                       0.035     0.028      0.181 f
  preAdd_F/D_OUT[57] (net)                      3        2.508               0.000      0.181 f
  preAdd_F/D_OUT[57] (FIFO2_00000044_1)                                      0.000      0.181 f
  preAdd_F_D_OUT[57] (net)                               2.508               0.000      0.181 f
  fpadder/put_a[24] (mkFPadder32)                                            0.000      0.181 f
  fpadder/put_a[24] (net)                                2.508               0.000      0.181 f
  fpadder/U510/A (INVX2_LVT)                                       0.035     0.000      0.181 f
  fpadder/U510/Y (INVX2_LVT)                                       0.022     0.030      0.211 r
  fpadder/n435 (net)                            1        0.607               0.000      0.211 r
  fpadder/U1036/A1 (AND2X1_LVT)                                    0.022     0.000      0.211 r
  fpadder/U1036/Y (AND2X1_LVT)                                     0.043     0.067      0.278 r
  fpadder/n506 (net)                            3        1.715               0.000      0.278 r
  fpadder/U749/A1 (OR2X2_LVT)                                      0.043     0.000      0.278 r
  fpadder/U749/Y (OR2X2_LVT)                                       0.041     0.081      0.358 r
  fpadder/n436 (net)                            2        2.581               0.000      0.358 r
  fpadder/U944/A1 (XOR2X2_LVT)                                     0.041     0.000      0.358 r
  fpadder/U944/Y (XOR2X2_LVT)                                      0.062     0.147      0.506 f
  fpadder/n500 (net)                            4        3.318               0.000      0.506 f
  fpadder/U1071/A (INVX2_LVT)                                      0.062     0.000      0.506 f
  fpadder/U1071/Y (INVX2_LVT)                                      0.037     0.045      0.551 r
  fpadder/n558 (net)                            2        1.263               0.000      0.551 r
  fpadder/U1072/A2 (OR2X2_LVT)                                     0.037     0.000      0.551 r
  fpadder/U1072/Y (OR2X2_LVT)                                      0.045     0.077      0.628 r
  fpadder/n576 (net)                            2        3.253               0.000      0.628 r
  fpadder/U1073/A (INVX4_LVT)                                      0.045     0.000      0.628 r
  fpadder/U1073/Y (INVX4_LVT)                                      0.043     0.040      0.667 f
  fpadder/n654 (net)                           15       12.967               0.000      0.667 f
  fpadder/U1145/A1 (AO21X1_LVT)                                    0.043     0.000      0.667 f
  fpadder/U1145/Y (AO21X1_LVT)                                     0.042     0.112      0.779 f
  fpadder/n628 (net)                            2        1.304               0.000      0.779 f
  fpadder/U629/A3 (OR3X1_LVT)                                      0.042     0.000      0.779 f
  fpadder/U629/Y (OR3X1_LVT)                                       0.037     0.086      0.866 f
  fpadder/n822 (net)                            1        0.455               0.000      0.866 f
  fpadder/U835/A2 (NAND2X0_LVT)                                    0.037     0.000      0.866 f
  fpadder/U835/Y (NAND2X0_LVT)                                     0.056     0.060      0.926 r
  fpadder/n272 (net)                            1        0.564               0.000      0.926 r
  fpadder/U833/A2 (NAND3X0_LVT)                                    0.056     0.000      0.926 r
  fpadder/U833/Y (NAND3X0_LVT)                                     0.060     0.058      0.984 f
  fpadder/n270 (net)                            1        0.651               0.000      0.984 f
  fpadder/U832/A3 (OR3X1_LVT)                                      0.060     0.000      0.984 f
  fpadder/U832/Y (OR3X1_LVT)                                       0.038     0.094      1.077 f
  fpadder/n269 (net)                            1        0.556               0.000      1.077 f
  fpadder/U828/A3 (AOI22X1_LVT)                                    0.038     0.000      1.077 f
  fpadder/U828/Y (AOI22X1_LVT)                                     0.036     0.109      1.186 r
  fpadder/n365 (net)                            2        1.285               0.000      1.186 r
  fpadder/U680/A2 (OR2X2_LVT)                                      0.036     0.000      1.186 r
  fpadder/U680/Y (OR2X2_LVT)                                       0.032     0.065      1.252 r
  fpadder/n312 (net)                            2        1.163               0.000      1.252 r
  fpadder/U842/A1 (AOI21X1_LVT)                                    0.032     0.000      1.252 r
  fpadder/U842/Y (AOI21X1_LVT)                                     0.032     0.108      1.360 f
  fpadder/n280 (net)                            3        1.632               0.000      1.360 f
  fpadder/U840/A2 (OA21X1_LVT)                                     0.032     0.000      1.360 f
  fpadder/U840/Y (OA21X1_LVT)                                      0.039     0.090      1.450 f
  fpadder/n840 (net)                            1        0.558               0.000      1.450 f
  fpadder/U1209/A2 (OA21X1_LVT)                                    0.039     0.000      1.450 f
  fpadder/U1209/Y (OA21X1_LVT)                                     0.054     0.114      1.564 f
  fpadder/n1253 (net)                           1        2.693               0.000      1.564 f
  fpadder/U1499/A (INVX4_LVT)                                      0.054     0.000      1.564 f
  fpadder/U1499/Y (INVX4_LVT)                                      0.042     0.051      1.615 r
  fpadder/n1367 (net)                          13        7.072               0.000      1.615 r
  fpadder/U984/A1 (AO21X1_LVT)                                     0.042     0.000      1.615 r
  fpadder/U984/Y (AO21X1_LVT)                                      0.046     0.093      1.709 r
  fpadder/n1371 (net)                           1        1.290               0.000      1.709 r
  fpadder/U1555/A1 (XOR2X2_LVT)                                    0.046     0.000      1.709 r
  fpadder/U1555/Y (XOR2X2_LVT)                                     0.052     0.132      1.840 f
  fpadder/n1534 (net)                           2        1.074               0.000      1.840 f
  fpadder/s1_to_s2_fifo/D_IN[13] (FIFO2_00000026_1_0)                        0.000      1.840 f
  fpadder/s1_to_s2_fifo/D_IN[13] (net)                   1.074               0.000      1.840 f
  fpadder/s1_to_s2_fifo/U69/A1 (AO21X1_LVT)                        0.052     0.000      1.840 f
  fpadder/s1_to_s2_fifo/U69/Y (AO21X1_LVT)                         0.037     0.110      1.950 f
  fpadder/s1_to_s2_fifo/N43 (net)               1        0.544               0.000      1.950 f
  fpadder/s1_to_s2_fifo/data0_reg_reg_13_/D (DFFX1_LVT)            0.037     0.000      1.950 f
  data arrival time                                                                     1.950

  clock CLK (rise edge)                                                      2.800      2.800
  clock network delay (ideal)                                                0.000      2.800
  clock uncertainty                                                         -1.000      1.800
  fpadder/s1_to_s2_fifo/data0_reg_reg_13_/CLK (DFFX1_LVT)                    0.000      1.800 r
  library setup time                                                        -0.088      1.712
  data required time                                                                    1.712
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.712
  data arrival time                                                                    -1.950
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.238


  Startpoint: preAdd_F/data0_reg_reg_57_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: fpadder/s1_to_s2_fifo/data0_reg_reg_16_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: f2f
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO2_00000044_1   8000                  saed32lvt_ss0p75v25c
  mkdut              16000                 saed32lvt_ss0p75v25c
  mkFPadder32        8000                  saed32lvt_ss0p75v25c
  FIFO2_00000026_1_0 8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  preAdd_F/data0_reg_reg_57_/CLK (DFFX2_LVT)                       0.000     0.000      0.000 r
  preAdd_F/data0_reg_reg_57_/QN (DFFX2_LVT)                        0.055     0.154      0.154 r
  preAdd_F/n15 (net)                            1        1.438               0.000      0.154 r
  preAdd_F/U13/A (INVX2_LVT)                                       0.055     0.000      0.154 r
  preAdd_F/U13/Y (INVX2_LVT)                                       0.035     0.028      0.181 f
  preAdd_F/D_OUT[57] (net)                      3        2.508               0.000      0.181 f
  preAdd_F/D_OUT[57] (FIFO2_00000044_1)                                      0.000      0.181 f
  preAdd_F_D_OUT[57] (net)                               2.508               0.000      0.181 f
  fpadder/put_a[24] (mkFPadder32)                                            0.000      0.181 f
  fpadder/put_a[24] (net)                                2.508               0.000      0.181 f
  fpadder/U510/A (INVX2_LVT)                                       0.035     0.000      0.181 f
  fpadder/U510/Y (INVX2_LVT)                                       0.022     0.030      0.211 r
  fpadder/n435 (net)                            1        0.607               0.000      0.211 r
  fpadder/U1036/A1 (AND2X1_LVT)                                    0.022     0.000      0.211 r
  fpadder/U1036/Y (AND2X1_LVT)                                     0.043     0.067      0.278 r
  fpadder/n506 (net)                            3        1.715               0.000      0.278 r
  fpadder/U749/A1 (OR2X2_LVT)                                      0.043     0.000      0.278 r
  fpadder/U749/Y (OR2X2_LVT)                                       0.041     0.081      0.358 r
  fpadder/n436 (net)                            2        2.581               0.000      0.358 r
  fpadder/U944/A1 (XOR2X2_LVT)                                     0.041     0.000      0.358 r
  fpadder/U944/Y (XOR2X2_LVT)                                      0.062     0.147      0.506 f
  fpadder/n500 (net)                            4        3.318               0.000      0.506 f
  fpadder/U1071/A (INVX2_LVT)                                      0.062     0.000      0.506 f
  fpadder/U1071/Y (INVX2_LVT)                                      0.037     0.045      0.551 r
  fpadder/n558 (net)                            2        1.263               0.000      0.551 r
  fpadder/U1072/A2 (OR2X2_LVT)                                     0.037     0.000      0.551 r
  fpadder/U1072/Y (OR2X2_LVT)                                      0.045     0.077      0.628 r
  fpadder/n576 (net)                            2        3.253               0.000      0.628 r
  fpadder/U1073/A (INVX4_LVT)                                      0.045     0.000      0.628 r
  fpadder/U1073/Y (INVX4_LVT)                                      0.043     0.040      0.667 f
  fpadder/n654 (net)                           15       12.967               0.000      0.667 f
  fpadder/U1145/A1 (AO21X1_LVT)                                    0.043     0.000      0.667 f
  fpadder/U1145/Y (AO21X1_LVT)                                     0.042     0.112      0.779 f
  fpadder/n628 (net)                            2        1.304               0.000      0.779 f
  fpadder/U629/A3 (OR3X1_LVT)                                      0.042     0.000      0.779 f
  fpadder/U629/Y (OR3X1_LVT)                                       0.037     0.086      0.866 f
  fpadder/n822 (net)                            1        0.455               0.000      0.866 f
  fpadder/U835/A2 (NAND2X0_LVT)                                    0.037     0.000      0.866 f
  fpadder/U835/Y (NAND2X0_LVT)                                     0.056     0.060      0.926 r
  fpadder/n272 (net)                            1        0.564               0.000      0.926 r
  fpadder/U833/A2 (NAND3X0_LVT)                                    0.056     0.000      0.926 r
  fpadder/U833/Y (NAND3X0_LVT)                                     0.060     0.058      0.984 f
  fpadder/n270 (net)                            1        0.651               0.000      0.984 f
  fpadder/U832/A3 (OR3X1_LVT)                                      0.060     0.000      0.984 f
  fpadder/U832/Y (OR3X1_LVT)                                       0.038     0.094      1.077 f
  fpadder/n269 (net)                            1        0.556               0.000      1.077 f
  fpadder/U828/A3 (AOI22X1_LVT)                                    0.038     0.000      1.077 f
  fpadder/U828/Y (AOI22X1_LVT)                                     0.036     0.109      1.186 r
  fpadder/n365 (net)                            2        1.285               0.000      1.186 r
  fpadder/U680/A2 (OR2X2_LVT)                                      0.036     0.000      1.186 r
  fpadder/U680/Y (OR2X2_LVT)                                       0.032     0.065      1.252 r
  fpadder/n312 (net)                            2        1.163               0.000      1.252 r
  fpadder/U842/A1 (AOI21X1_LVT)                                    0.032     0.000      1.252 r
  fpadder/U842/Y (AOI21X1_LVT)                                     0.032     0.108      1.360 f
  fpadder/n280 (net)                            3        1.632               0.000      1.360 f
  fpadder/U840/A2 (OA21X1_LVT)                                     0.032     0.000      1.360 f
  fpadder/U840/Y (OA21X1_LVT)                                      0.039     0.090      1.450 f
  fpadder/n840 (net)                            1        0.558               0.000      1.450 f
  fpadder/U1209/A2 (OA21X1_LVT)                                    0.039     0.000      1.450 f
  fpadder/U1209/Y (OA21X1_LVT)                                     0.054     0.114      1.564 f
  fpadder/n1253 (net)                           1        2.693               0.000      1.564 f
  fpadder/U1499/A (INVX4_LVT)                                      0.054     0.000      1.564 f
  fpadder/U1499/Y (INVX4_LVT)                                      0.042     0.051      1.615 r
  fpadder/n1367 (net)                          13        7.072               0.000      1.615 r
  fpadder/U982/A1 (AO21X1_LVT)                                     0.042     0.000      1.615 r
  fpadder/U982/Y (AO21X1_LVT)                                      0.046     0.093      1.709 r
  fpadder/n1330 (net)                           1        1.290               0.000      1.709 r
  fpadder/U1539/A1 (XOR2X2_LVT)                                    0.046     0.000      1.709 r
  fpadder/U1539/Y (XOR2X2_LVT)                                     0.052     0.132      1.840 f
  fpadder/n1540 (net)                           2        1.074               0.000      1.840 f
  fpadder/s1_to_s2_fifo/D_IN[16] (FIFO2_00000026_1_0)                        0.000      1.840 f
  fpadder/s1_to_s2_fifo/D_IN[16] (net)                   1.074               0.000      1.840 f
  fpadder/s1_to_s2_fifo/U72/A1 (AO21X1_LVT)                        0.052     0.000      1.840 f
  fpadder/s1_to_s2_fifo/U72/Y (AO21X1_LVT)                         0.037     0.110      1.950 f
  fpadder/s1_to_s2_fifo/N40 (net)               1        0.544               0.000      1.950 f
  fpadder/s1_to_s2_fifo/data0_reg_reg_16_/D (DFFX1_LVT)            0.037     0.000      1.950 f
  data arrival time                                                                     1.950

  clock CLK (rise edge)                                                      2.800      2.800
  clock network delay (ideal)                                                0.000      2.800
  clock uncertainty                                                         -1.000      1.800
  fpadder/s1_to_s2_fifo/data0_reg_reg_16_/CLK (DFFX1_LVT)                    0.000      1.800 r
  library setup time                                                        -0.088      1.712
  data required time                                                                    1.712
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.712
  data arrival time                                                                    -1.950
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.238


  Startpoint: preAdd_F/data0_reg_reg_57_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: fpadder/s1_to_s2_fifo/data0_reg_reg_14_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: f2f
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO2_00000044_1   8000                  saed32lvt_ss0p75v25c
  mkdut              16000                 saed32lvt_ss0p75v25c
  mkFPadder32        8000                  saed32lvt_ss0p75v25c
  FIFO2_00000026_1_0 8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  preAdd_F/data0_reg_reg_57_/CLK (DFFX2_LVT)                       0.000     0.000      0.000 r
  preAdd_F/data0_reg_reg_57_/QN (DFFX2_LVT)                        0.055     0.154      0.154 r
  preAdd_F/n15 (net)                            1        1.438               0.000      0.154 r
  preAdd_F/U13/A (INVX2_LVT)                                       0.055     0.000      0.154 r
  preAdd_F/U13/Y (INVX2_LVT)                                       0.035     0.028      0.181 f
  preAdd_F/D_OUT[57] (net)                      3        2.508               0.000      0.181 f
  preAdd_F/D_OUT[57] (FIFO2_00000044_1)                                      0.000      0.181 f
  preAdd_F_D_OUT[57] (net)                               2.508               0.000      0.181 f
  fpadder/put_a[24] (mkFPadder32)                                            0.000      0.181 f
  fpadder/put_a[24] (net)                                2.508               0.000      0.181 f
  fpadder/U510/A (INVX2_LVT)                                       0.035     0.000      0.181 f
  fpadder/U510/Y (INVX2_LVT)                                       0.022     0.030      0.211 r
  fpadder/n435 (net)                            1        0.607               0.000      0.211 r
  fpadder/U1036/A1 (AND2X1_LVT)                                    0.022     0.000      0.211 r
  fpadder/U1036/Y (AND2X1_LVT)                                     0.043     0.067      0.278 r
  fpadder/n506 (net)                            3        1.715               0.000      0.278 r
  fpadder/U749/A1 (OR2X2_LVT)                                      0.043     0.000      0.278 r
  fpadder/U749/Y (OR2X2_LVT)                                       0.041     0.081      0.358 r
  fpadder/n436 (net)                            2        2.581               0.000      0.358 r
  fpadder/U944/A1 (XOR2X2_LVT)                                     0.041     0.000      0.358 r
  fpadder/U944/Y (XOR2X2_LVT)                                      0.062     0.147      0.506 f
  fpadder/n500 (net)                            4        3.318               0.000      0.506 f
  fpadder/U1071/A (INVX2_LVT)                                      0.062     0.000      0.506 f
  fpadder/U1071/Y (INVX2_LVT)                                      0.037     0.045      0.551 r
  fpadder/n558 (net)                            2        1.263               0.000      0.551 r
  fpadder/U1072/A2 (OR2X2_LVT)                                     0.037     0.000      0.551 r
  fpadder/U1072/Y (OR2X2_LVT)                                      0.045     0.077      0.628 r
  fpadder/n576 (net)                            2        3.253               0.000      0.628 r
  fpadder/U1073/A (INVX4_LVT)                                      0.045     0.000      0.628 r
  fpadder/U1073/Y (INVX4_LVT)                                      0.043     0.040      0.667 f
  fpadder/n654 (net)                           15       12.967               0.000      0.667 f
  fpadder/U1145/A1 (AO21X1_LVT)                                    0.043     0.000      0.667 f
  fpadder/U1145/Y (AO21X1_LVT)                                     0.042     0.112      0.779 f
  fpadder/n628 (net)                            2        1.304               0.000      0.779 f
  fpadder/U629/A3 (OR3X1_LVT)                                      0.042     0.000      0.779 f
  fpadder/U629/Y (OR3X1_LVT)                                       0.037     0.086      0.866 f
  fpadder/n822 (net)                            1        0.455               0.000      0.866 f
  fpadder/U835/A2 (NAND2X0_LVT)                                    0.037     0.000      0.866 f
  fpadder/U835/Y (NAND2X0_LVT)                                     0.056     0.060      0.926 r
  fpadder/n272 (net)                            1        0.564               0.000      0.926 r
  fpadder/U833/A2 (NAND3X0_LVT)                                    0.056     0.000      0.926 r
  fpadder/U833/Y (NAND3X0_LVT)                                     0.060     0.058      0.984 f
  fpadder/n270 (net)                            1        0.651               0.000      0.984 f
  fpadder/U832/A3 (OR3X1_LVT)                                      0.060     0.000      0.984 f
  fpadder/U832/Y (OR3X1_LVT)                                       0.038     0.094      1.077 f
  fpadder/n269 (net)                            1        0.556               0.000      1.077 f
  fpadder/U828/A3 (AOI22X1_LVT)                                    0.038     0.000      1.077 f
  fpadder/U828/Y (AOI22X1_LVT)                                     0.036     0.109      1.186 r
  fpadder/n365 (net)                            2        1.285               0.000      1.186 r
  fpadder/U680/A2 (OR2X2_LVT)                                      0.036     0.000      1.186 r
  fpadder/U680/Y (OR2X2_LVT)                                       0.032     0.065      1.252 r
  fpadder/n312 (net)                            2        1.163               0.000      1.252 r
  fpadder/U842/A1 (AOI21X1_LVT)                                    0.032     0.000      1.252 r
  fpadder/U842/Y (AOI21X1_LVT)                                     0.032     0.108      1.360 f
  fpadder/n280 (net)                            3        1.632               0.000      1.360 f
  fpadder/U840/A2 (OA21X1_LVT)                                     0.032     0.000      1.360 f
  fpadder/U840/Y (OA21X1_LVT)                                      0.039     0.090      1.450 f
  fpadder/n840 (net)                            1        0.558               0.000      1.450 f
  fpadder/U1209/A2 (OA21X1_LVT)                                    0.039     0.000      1.450 f
  fpadder/U1209/Y (OA21X1_LVT)                                     0.054     0.114      1.564 f
  fpadder/n1253 (net)                           1        2.693               0.000      1.564 f
  fpadder/U1499/A (INVX4_LVT)                                      0.054     0.000      1.564 f
  fpadder/U1499/Y (INVX4_LVT)                                      0.042     0.051      1.615 r
  fpadder/n1367 (net)                          13        7.072               0.000      1.615 r
  fpadder/U980/A1 (AO21X1_LVT)                                     0.042     0.000      1.615 r
  fpadder/U980/Y (AO21X1_LVT)                                      0.046     0.093      1.709 r
  fpadder/n1357 (net)                           1        1.290               0.000      1.709 r
  fpadder/U1550/A1 (XOR2X2_LVT)                                    0.046     0.000      1.709 r
  fpadder/U1550/Y (XOR2X2_LVT)                                     0.052     0.132      1.840 f
  fpadder/n1542 (net)                           2        1.074               0.000      1.840 f
  fpadder/s1_to_s2_fifo/D_IN[14] (FIFO2_00000026_1_0)                        0.000      1.840 f
  fpadder/s1_to_s2_fifo/D_IN[14] (net)                   1.074               0.000      1.840 f
  fpadder/s1_to_s2_fifo/U70/A1 (AO21X1_LVT)                        0.052     0.000      1.840 f
  fpadder/s1_to_s2_fifo/U70/Y (AO21X1_LVT)                         0.037     0.110      1.950 f
  fpadder/s1_to_s2_fifo/N42 (net)               1        0.544               0.000      1.950 f
  fpadder/s1_to_s2_fifo/data0_reg_reg_14_/D (DFFX1_LVT)            0.037     0.000      1.950 f
  data arrival time                                                                     1.950

  clock CLK (rise edge)                                                      2.800      2.800
  clock network delay (ideal)                                                0.000      2.800
  clock uncertainty                                                         -1.000      1.800
  fpadder/s1_to_s2_fifo/data0_reg_reg_14_/CLK (DFFX1_LVT)                    0.000      1.800 r
  library setup time                                                        -0.088      1.712
  data required time                                                                    1.712
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.712
  data arrival time                                                                    -1.950
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.238


  Startpoint: preAdd_F/data0_reg_reg_57_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: fpadder/s1_to_s2_fifo/data0_reg_reg_15_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: f2f
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO2_00000044_1   8000                  saed32lvt_ss0p75v25c
  mkdut              16000                 saed32lvt_ss0p75v25c
  mkFPadder32        8000                  saed32lvt_ss0p75v25c
  FIFO2_00000026_1_0 8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  preAdd_F/data0_reg_reg_57_/CLK (DFFX2_LVT)                       0.000     0.000      0.000 r
  preAdd_F/data0_reg_reg_57_/QN (DFFX2_LVT)                        0.055     0.154      0.154 r
  preAdd_F/n15 (net)                            1        1.438               0.000      0.154 r
  preAdd_F/U13/A (INVX2_LVT)                                       0.055     0.000      0.154 r
  preAdd_F/U13/Y (INVX2_LVT)                                       0.035     0.028      0.181 f
  preAdd_F/D_OUT[57] (net)                      3        2.508               0.000      0.181 f
  preAdd_F/D_OUT[57] (FIFO2_00000044_1)                                      0.000      0.181 f
  preAdd_F_D_OUT[57] (net)                               2.508               0.000      0.181 f
  fpadder/put_a[24] (mkFPadder32)                                            0.000      0.181 f
  fpadder/put_a[24] (net)                                2.508               0.000      0.181 f
  fpadder/U510/A (INVX2_LVT)                                       0.035     0.000      0.181 f
  fpadder/U510/Y (INVX2_LVT)                                       0.022     0.030      0.211 r
  fpadder/n435 (net)                            1        0.607               0.000      0.211 r
  fpadder/U1036/A1 (AND2X1_LVT)                                    0.022     0.000      0.211 r
  fpadder/U1036/Y (AND2X1_LVT)                                     0.043     0.067      0.278 r
  fpadder/n506 (net)                            3        1.715               0.000      0.278 r
  fpadder/U749/A1 (OR2X2_LVT)                                      0.043     0.000      0.278 r
  fpadder/U749/Y (OR2X2_LVT)                                       0.041     0.081      0.358 r
  fpadder/n436 (net)                            2        2.581               0.000      0.358 r
  fpadder/U944/A1 (XOR2X2_LVT)                                     0.041     0.000      0.358 r
  fpadder/U944/Y (XOR2X2_LVT)                                      0.062     0.147      0.506 f
  fpadder/n500 (net)                            4        3.318               0.000      0.506 f
  fpadder/U1071/A (INVX2_LVT)                                      0.062     0.000      0.506 f
  fpadder/U1071/Y (INVX2_LVT)                                      0.037     0.045      0.551 r
  fpadder/n558 (net)                            2        1.263               0.000      0.551 r
  fpadder/U1072/A2 (OR2X2_LVT)                                     0.037     0.000      0.551 r
  fpadder/U1072/Y (OR2X2_LVT)                                      0.045     0.077      0.628 r
  fpadder/n576 (net)                            2        3.253               0.000      0.628 r
  fpadder/U1073/A (INVX4_LVT)                                      0.045     0.000      0.628 r
  fpadder/U1073/Y (INVX4_LVT)                                      0.043     0.040      0.667 f
  fpadder/n654 (net)                           15       12.967               0.000      0.667 f
  fpadder/U1145/A1 (AO21X1_LVT)                                    0.043     0.000      0.667 f
  fpadder/U1145/Y (AO21X1_LVT)                                     0.042     0.112      0.779 f
  fpadder/n628 (net)                            2        1.304               0.000      0.779 f
  fpadder/U629/A3 (OR3X1_LVT)                                      0.042     0.000      0.779 f
  fpadder/U629/Y (OR3X1_LVT)                                       0.037     0.086      0.866 f
  fpadder/n822 (net)                            1        0.455               0.000      0.866 f
  fpadder/U835/A2 (NAND2X0_LVT)                                    0.037     0.000      0.866 f
  fpadder/U835/Y (NAND2X0_LVT)                                     0.056     0.060      0.926 r
  fpadder/n272 (net)                            1        0.564               0.000      0.926 r
  fpadder/U833/A2 (NAND3X0_LVT)                                    0.056     0.000      0.926 r
  fpadder/U833/Y (NAND3X0_LVT)                                     0.060     0.058      0.984 f
  fpadder/n270 (net)                            1        0.651               0.000      0.984 f
  fpadder/U832/A3 (OR3X1_LVT)                                      0.060     0.000      0.984 f
  fpadder/U832/Y (OR3X1_LVT)                                       0.038     0.094      1.077 f
  fpadder/n269 (net)                            1        0.556               0.000      1.077 f
  fpadder/U828/A3 (AOI22X1_LVT)                                    0.038     0.000      1.077 f
  fpadder/U828/Y (AOI22X1_LVT)                                     0.036     0.109      1.186 r
  fpadder/n365 (net)                            2        1.285               0.000      1.186 r
  fpadder/U680/A2 (OR2X2_LVT)                                      0.036     0.000      1.186 r
  fpadder/U680/Y (OR2X2_LVT)                                       0.032     0.065      1.252 r
  fpadder/n312 (net)                            2        1.163               0.000      1.252 r
  fpadder/U842/A1 (AOI21X1_LVT)                                    0.032     0.000      1.252 r
  fpadder/U842/Y (AOI21X1_LVT)                                     0.032     0.108      1.360 f
  fpadder/n280 (net)                            3        1.632               0.000      1.360 f
  fpadder/U840/A2 (OA21X1_LVT)                                     0.032     0.000      1.360 f
  fpadder/U840/Y (OA21X1_LVT)                                      0.039     0.090      1.450 f
  fpadder/n840 (net)                            1        0.558               0.000      1.450 f
  fpadder/U1209/A2 (OA21X1_LVT)                                    0.039     0.000      1.450 f
  fpadder/U1209/Y (OA21X1_LVT)                                     0.054     0.114      1.564 f
  fpadder/n1253 (net)                           1        2.693               0.000      1.564 f
  fpadder/U1499/A (INVX4_LVT)                                      0.054     0.000      1.564 f
  fpadder/U1499/Y (INVX4_LVT)                                      0.042     0.051      1.615 r
  fpadder/n1367 (net)                          13        7.072               0.000      1.615 r
  fpadder/U981/A1 (AO21X1_LVT)                                     0.042     0.000      1.615 r
  fpadder/U981/Y (AO21X1_LVT)                                      0.046     0.093      1.709 r
  fpadder/n1362 (net)                           1        1.290               0.000      1.709 r
  fpadder/U1552/A1 (XOR2X2_LVT)                                    0.046     0.000      1.709 r
  fpadder/U1552/Y (XOR2X2_LVT)                                     0.052     0.132      1.840 f
  fpadder/n1533 (net)                           2        1.074               0.000      1.840 f
  fpadder/s1_to_s2_fifo/D_IN[15] (FIFO2_00000026_1_0)                        0.000      1.840 f
  fpadder/s1_to_s2_fifo/D_IN[15] (net)                   1.074               0.000      1.840 f
  fpadder/s1_to_s2_fifo/U71/A1 (AO21X1_LVT)                        0.052     0.000      1.840 f
  fpadder/s1_to_s2_fifo/U71/Y (AO21X1_LVT)                         0.037     0.110      1.950 f
  fpadder/s1_to_s2_fifo/N41 (net)               1        0.544               0.000      1.950 f
  fpadder/s1_to_s2_fifo/data0_reg_reg_15_/D (DFFX1_LVT)            0.037     0.000      1.950 f
  data arrival time                                                                     1.950

  clock CLK (rise edge)                                                      2.800      2.800
  clock network delay (ideal)                                                0.000      2.800
  clock uncertainty                                                         -1.000      1.800
  fpadder/s1_to_s2_fifo/data0_reg_reg_15_/CLK (DFFX1_LVT)                    0.000      1.800 r
  library setup time                                                        -0.088      1.712
  data required time                                                                    1.712
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.712
  data arrival time                                                                    -1.950
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.238


  Startpoint: preAdd_F/data0_reg_reg_57_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: fpadder/s1_to_s2_fifo/data0_reg_reg_25_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: f2f
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO2_00000044_1   8000                  saed32lvt_ss0p75v25c
  mkdut              16000                 saed32lvt_ss0p75v25c
  mkFPadder32        8000                  saed32lvt_ss0p75v25c
  FIFO2_00000026_1_0 8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  preAdd_F/data0_reg_reg_57_/CLK (DFFX2_LVT)                       0.000     0.000      0.000 r
  preAdd_F/data0_reg_reg_57_/QN (DFFX2_LVT)                        0.055     0.154      0.154 r
  preAdd_F/n15 (net)                            1        1.438               0.000      0.154 r
  preAdd_F/U13/A (INVX2_LVT)                                       0.055     0.000      0.154 r
  preAdd_F/U13/Y (INVX2_LVT)                                       0.035     0.028      0.181 f
  preAdd_F/D_OUT[57] (net)                      3        2.508               0.000      0.181 f
  preAdd_F/D_OUT[57] (FIFO2_00000044_1)                                      0.000      0.181 f
  preAdd_F_D_OUT[57] (net)                               2.508               0.000      0.181 f
  fpadder/put_a[24] (mkFPadder32)                                            0.000      0.181 f
  fpadder/put_a[24] (net)                                2.508               0.000      0.181 f
  fpadder/U510/A (INVX2_LVT)                                       0.035     0.000      0.181 f
  fpadder/U510/Y (INVX2_LVT)                                       0.022     0.030      0.211 r
  fpadder/n435 (net)                            1        0.607               0.000      0.211 r
  fpadder/U1036/A1 (AND2X1_LVT)                                    0.022     0.000      0.211 r
  fpadder/U1036/Y (AND2X1_LVT)                                     0.043     0.067      0.278 r
  fpadder/n506 (net)                            3        1.715               0.000      0.278 r
  fpadder/U749/A1 (OR2X2_LVT)                                      0.043     0.000      0.278 r
  fpadder/U749/Y (OR2X2_LVT)                                       0.041     0.081      0.358 r
  fpadder/n436 (net)                            2        2.581               0.000      0.358 r
  fpadder/U944/A1 (XOR2X2_LVT)                                     0.041     0.000      0.358 r
  fpadder/U944/Y (XOR2X2_LVT)                                      0.062     0.147      0.506 f
  fpadder/n500 (net)                            4        3.318               0.000      0.506 f
  fpadder/U1071/A (INVX2_LVT)                                      0.062     0.000      0.506 f
  fpadder/U1071/Y (INVX2_LVT)                                      0.037     0.045      0.551 r
  fpadder/n558 (net)                            2        1.263               0.000      0.551 r
  fpadder/U1072/A2 (OR2X2_LVT)                                     0.037     0.000      0.551 r
  fpadder/U1072/Y (OR2X2_LVT)                                      0.045     0.077      0.628 r
  fpadder/n576 (net)                            2        3.253               0.000      0.628 r
  fpadder/U1073/A (INVX4_LVT)                                      0.045     0.000      0.628 r
  fpadder/U1073/Y (INVX4_LVT)                                      0.043     0.040      0.667 f
  fpadder/n654 (net)                           15       12.967               0.000      0.667 f
  fpadder/U1145/A1 (AO21X1_LVT)                                    0.043     0.000      0.667 f
  fpadder/U1145/Y (AO21X1_LVT)                                     0.042     0.112      0.779 f
  fpadder/n628 (net)                            2        1.304               0.000      0.779 f
  fpadder/U629/A3 (OR3X1_LVT)                                      0.042     0.000      0.779 f
  fpadder/U629/Y (OR3X1_LVT)                                       0.037     0.086      0.866 f
  fpadder/n822 (net)                            1        0.455               0.000      0.866 f
  fpadder/U835/A2 (NAND2X0_LVT)                                    0.037     0.000      0.866 f
  fpadder/U835/Y (NAND2X0_LVT)                                     0.056     0.060      0.926 r
  fpadder/n272 (net)                            1        0.564               0.000      0.926 r
  fpadder/U833/A2 (NAND3X0_LVT)                                    0.056     0.000      0.926 r
  fpadder/U833/Y (NAND3X0_LVT)                                     0.060     0.058      0.984 f
  fpadder/n270 (net)                            1        0.651               0.000      0.984 f
  fpadder/U832/A3 (OR3X1_LVT)                                      0.060     0.000      0.984 f
  fpadder/U832/Y (OR3X1_LVT)                                       0.038     0.094      1.077 f
  fpadder/n269 (net)                            1        0.556               0.000      1.077 f
  fpadder/U828/A3 (AOI22X1_LVT)                                    0.038     0.000      1.077 f
  fpadder/U828/Y (AOI22X1_LVT)                                     0.036     0.109      1.186 r
  fpadder/n365 (net)                            2        1.285               0.000      1.186 r
  fpadder/U680/A2 (OR2X2_LVT)                                      0.036     0.000      1.186 r
  fpadder/U680/Y (OR2X2_LVT)                                       0.032     0.065      1.252 r
  fpadder/n312 (net)                            2        1.163               0.000      1.252 r
  fpadder/U842/A1 (AOI21X1_LVT)                                    0.032     0.000      1.252 r
  fpadder/U842/Y (AOI21X1_LVT)                                     0.032     0.108      1.360 f
  fpadder/n280 (net)                            3        1.632               0.000      1.360 f
  fpadder/U840/A2 (OA21X1_LVT)                                     0.032     0.000      1.360 f
  fpadder/U840/Y (OA21X1_LVT)                                      0.039     0.090      1.450 f
  fpadder/n840 (net)                            1        0.558               0.000      1.450 f
  fpadder/U1209/A2 (OA21X1_LVT)                                    0.039     0.000      1.450 f
  fpadder/U1209/Y (OA21X1_LVT)                                     0.054     0.114      1.564 f
  fpadder/n1253 (net)                           1        2.693               0.000      1.564 f
  fpadder/U1499/A (INVX4_LVT)                                      0.054     0.000      1.564 f
  fpadder/U1499/Y (INVX4_LVT)                                      0.042     0.051      1.615 r
  fpadder/n1367 (net)                          13        7.072               0.000      1.615 r
  fpadder/U1505/A1 (AO21X1_LVT)                                    0.042     0.000      1.615 r
  fpadder/U1505/Y (AO21X1_LVT)                                     0.046     0.093      1.709 r
  fpadder/n1268 (net)                           1        1.290               0.000      1.709 r
  fpadder/U1507/A1 (XOR2X2_LVT)                                    0.046     0.000      1.709 r
  fpadder/U1507/Y (XOR2X2_LVT)                                     0.052     0.132      1.840 f
  fpadder/n1545 (net)                           2        1.074               0.000      1.840 f
  fpadder/s1_to_s2_fifo/D_IN[25] (FIFO2_00000026_1_0)                        0.000      1.840 f
  fpadder/s1_to_s2_fifo/D_IN[25] (net)                   1.074               0.000      1.840 f
  fpadder/s1_to_s2_fifo/U76/A1 (AO21X1_LVT)                        0.052     0.000      1.840 f
  fpadder/s1_to_s2_fifo/U76/Y (AO21X1_LVT)                         0.037     0.110      1.950 f
  fpadder/s1_to_s2_fifo/N31 (net)               1        0.544               0.000      1.950 f
  fpadder/s1_to_s2_fifo/data0_reg_reg_25_/D (DFFX1_LVT)            0.037     0.000      1.950 f
  data arrival time                                                                     1.950

  clock CLK (rise edge)                                                      2.800      2.800
  clock network delay (ideal)                                                0.000      2.800
  clock uncertainty                                                         -1.000      1.800
  fpadder/s1_to_s2_fifo/data0_reg_reg_25_/CLK (DFFX1_LVT)                    0.000      1.800 r
  library setup time                                                        -0.088      1.712
  data required time                                                                    1.712
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.712
  data arrival time                                                                    -1.950
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.238


  Startpoint: preAdd_F/data0_reg_reg_57_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: fpadder/s1_to_s2_fifo/data0_reg_reg_18_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: f2f
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO2_00000044_1   8000                  saed32lvt_ss0p75v25c
  mkdut              16000                 saed32lvt_ss0p75v25c
  mkFPadder32        8000                  saed32lvt_ss0p75v25c
  FIFO2_00000026_1_0 8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  preAdd_F/data0_reg_reg_57_/CLK (DFFX2_LVT)                       0.000     0.000      0.000 r
  preAdd_F/data0_reg_reg_57_/QN (DFFX2_LVT)                        0.055     0.154      0.154 r
  preAdd_F/n15 (net)                            1        1.438               0.000      0.154 r
  preAdd_F/U13/A (INVX2_LVT)                                       0.055     0.000      0.154 r
  preAdd_F/U13/Y (INVX2_LVT)                                       0.035     0.028      0.181 f
  preAdd_F/D_OUT[57] (net)                      3        2.508               0.000      0.181 f
  preAdd_F/D_OUT[57] (FIFO2_00000044_1)                                      0.000      0.181 f
  preAdd_F_D_OUT[57] (net)                               2.508               0.000      0.181 f
  fpadder/put_a[24] (mkFPadder32)                                            0.000      0.181 f
  fpadder/put_a[24] (net)                                2.508               0.000      0.181 f
  fpadder/U510/A (INVX2_LVT)                                       0.035     0.000      0.181 f
  fpadder/U510/Y (INVX2_LVT)                                       0.022     0.030      0.211 r
  fpadder/n435 (net)                            1        0.607               0.000      0.211 r
  fpadder/U1036/A1 (AND2X1_LVT)                                    0.022     0.000      0.211 r
  fpadder/U1036/Y (AND2X1_LVT)                                     0.043     0.067      0.278 r
  fpadder/n506 (net)                            3        1.715               0.000      0.278 r
  fpadder/U749/A1 (OR2X2_LVT)                                      0.043     0.000      0.278 r
  fpadder/U749/Y (OR2X2_LVT)                                       0.041     0.081      0.358 r
  fpadder/n436 (net)                            2        2.581               0.000      0.358 r
  fpadder/U944/A1 (XOR2X2_LVT)                                     0.041     0.000      0.358 r
  fpadder/U944/Y (XOR2X2_LVT)                                      0.062     0.147      0.506 f
  fpadder/n500 (net)                            4        3.318               0.000      0.506 f
  fpadder/U1071/A (INVX2_LVT)                                      0.062     0.000      0.506 f
  fpadder/U1071/Y (INVX2_LVT)                                      0.037     0.045      0.551 r
  fpadder/n558 (net)                            2        1.263               0.000      0.551 r
  fpadder/U1072/A2 (OR2X2_LVT)                                     0.037     0.000      0.551 r
  fpadder/U1072/Y (OR2X2_LVT)                                      0.045     0.077      0.628 r
  fpadder/n576 (net)                            2        3.253               0.000      0.628 r
  fpadder/U1073/A (INVX4_LVT)                                      0.045     0.000      0.628 r
  fpadder/U1073/Y (INVX4_LVT)                                      0.043     0.040      0.667 f
  fpadder/n654 (net)                           15       12.967               0.000      0.667 f
  fpadder/U1145/A1 (AO21X1_LVT)                                    0.043     0.000      0.667 f
  fpadder/U1145/Y (AO21X1_LVT)                                     0.042     0.112      0.779 f
  fpadder/n628 (net)                            2        1.304               0.000      0.779 f
  fpadder/U629/A3 (OR3X1_LVT)                                      0.042     0.000      0.779 f
  fpadder/U629/Y (OR3X1_LVT)                                       0.037     0.086      0.866 f
  fpadder/n822 (net)                            1        0.455               0.000      0.866 f
  fpadder/U835/A2 (NAND2X0_LVT)                                    0.037     0.000      0.866 f
  fpadder/U835/Y (NAND2X0_LVT)                                     0.056     0.060      0.926 r
  fpadder/n272 (net)                            1        0.564               0.000      0.926 r
  fpadder/U833/A2 (NAND3X0_LVT)                                    0.056     0.000      0.926 r
  fpadder/U833/Y (NAND3X0_LVT)                                     0.060     0.058      0.984 f
  fpadder/n270 (net)                            1        0.651               0.000      0.984 f
  fpadder/U832/A3 (OR3X1_LVT)                                      0.060     0.000      0.984 f
  fpadder/U832/Y (OR3X1_LVT)                                       0.038     0.094      1.077 f
  fpadder/n269 (net)                            1        0.556               0.000      1.077 f
  fpadder/U828/A3 (AOI22X1_LVT)                                    0.038     0.000      1.077 f
  fpadder/U828/Y (AOI22X1_LVT)                                     0.036     0.109      1.186 r
  fpadder/n365 (net)                            2        1.285               0.000      1.186 r
  fpadder/U680/A2 (OR2X2_LVT)                                      0.036     0.000      1.186 r
  fpadder/U680/Y (OR2X2_LVT)                                       0.032     0.065      1.252 r
  fpadder/n312 (net)                            2        1.163               0.000      1.252 r
  fpadder/U842/A1 (AOI21X1_LVT)                                    0.032     0.000      1.252 r
  fpadder/U842/Y (AOI21X1_LVT)                                     0.032     0.108      1.360 f
  fpadder/n280 (net)                            3        1.632               0.000      1.360 f
  fpadder/U840/A2 (OA21X1_LVT)                                     0.032     0.000      1.360 f
  fpadder/U840/Y (OA21X1_LVT)                                      0.039     0.090      1.450 f
  fpadder/n840 (net)                            1        0.558               0.000      1.450 f
  fpadder/U1209/A2 (OA21X1_LVT)                                    0.039     0.000      1.450 f
  fpadder/U1209/Y (OA21X1_LVT)                                     0.054     0.114      1.564 f
  fpadder/n1253 (net)                           1        2.693               0.000      1.564 f
  fpadder/U1499/A (INVX4_LVT)                                      0.054     0.000      1.564 f
  fpadder/U1499/Y (INVX4_LVT)                                      0.042     0.051      1.615 r
  fpadder/n1367 (net)                          13        7.072               0.000      1.615 r
  fpadder/U979/A1 (AO21X1_LVT)                                     0.042     0.000      1.615 r
  fpadder/U979/Y (AO21X1_LVT)                                      0.046     0.093      1.709 r
  fpadder/n1322 (net)                           1        1.290               0.000      1.709 r
  fpadder/U1535/A1 (XOR2X2_LVT)                                    0.046     0.000      1.709 r
  fpadder/U1535/Y (XOR2X2_LVT)                                     0.052     0.132      1.840 f
  fpadder/n1537 (net)                           2        1.074               0.000      1.840 f
  fpadder/s1_to_s2_fifo/D_IN[18] (FIFO2_00000026_1_0)                        0.000      1.840 f
  fpadder/s1_to_s2_fifo/D_IN[18] (net)                   1.074               0.000      1.840 f
  fpadder/s1_to_s2_fifo/U74/A1 (AO21X1_LVT)                        0.052     0.000      1.840 f
  fpadder/s1_to_s2_fifo/U74/Y (AO21X1_LVT)                         0.037     0.110      1.950 f
  fpadder/s1_to_s2_fifo/N38 (net)               1        0.544               0.000      1.950 f
  fpadder/s1_to_s2_fifo/data0_reg_reg_18_/D (DFFX1_LVT)            0.037     0.000      1.950 f
  data arrival time                                                                     1.950

  clock CLK (rise edge)                                                      2.800      2.800
  clock network delay (ideal)                                                0.000      2.800
  clock uncertainty                                                         -1.000      1.800
  fpadder/s1_to_s2_fifo/data0_reg_reg_18_/CLK (DFFX1_LVT)                    0.000      1.800 r
  library setup time                                                        -0.088      1.712
  data required time                                                                    1.712
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.712
  data arrival time                                                                    -1.950
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.238


  Startpoint: preAdd_F/data0_reg_reg_57_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: fpadder/s1_to_s2_fifo/data0_reg_reg_23_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: f2f
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO2_00000044_1   8000                  saed32lvt_ss0p75v25c
  mkdut              16000                 saed32lvt_ss0p75v25c
  mkFPadder32        8000                  saed32lvt_ss0p75v25c
  FIFO2_00000026_1_0 8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  preAdd_F/data0_reg_reg_57_/CLK (DFFX2_LVT)                       0.000     0.000      0.000 r
  preAdd_F/data0_reg_reg_57_/QN (DFFX2_LVT)                        0.055     0.154      0.154 r
  preAdd_F/n15 (net)                            1        1.438               0.000      0.154 r
  preAdd_F/U13/A (INVX2_LVT)                                       0.055     0.000      0.154 r
  preAdd_F/U13/Y (INVX2_LVT)                                       0.035     0.028      0.181 f
  preAdd_F/D_OUT[57] (net)                      3        2.508               0.000      0.181 f
  preAdd_F/D_OUT[57] (FIFO2_00000044_1)                                      0.000      0.181 f
  preAdd_F_D_OUT[57] (net)                               2.508               0.000      0.181 f
  fpadder/put_a[24] (mkFPadder32)                                            0.000      0.181 f
  fpadder/put_a[24] (net)                                2.508               0.000      0.181 f
  fpadder/U510/A (INVX2_LVT)                                       0.035     0.000      0.181 f
  fpadder/U510/Y (INVX2_LVT)                                       0.022     0.030      0.211 r
  fpadder/n435 (net)                            1        0.607               0.000      0.211 r
  fpadder/U1036/A1 (AND2X1_LVT)                                    0.022     0.000      0.211 r
  fpadder/U1036/Y (AND2X1_LVT)                                     0.043     0.067      0.278 r
  fpadder/n506 (net)                            3        1.715               0.000      0.278 r
  fpadder/U749/A1 (OR2X2_LVT)                                      0.043     0.000      0.278 r
  fpadder/U749/Y (OR2X2_LVT)                                       0.041     0.081      0.358 r
  fpadder/n436 (net)                            2        2.581               0.000      0.358 r
  fpadder/U944/A1 (XOR2X2_LVT)                                     0.041     0.000      0.358 r
  fpadder/U944/Y (XOR2X2_LVT)                                      0.062     0.147      0.506 f
  fpadder/n500 (net)                            4        3.318               0.000      0.506 f
  fpadder/U1071/A (INVX2_LVT)                                      0.062     0.000      0.506 f
  fpadder/U1071/Y (INVX2_LVT)                                      0.037     0.045      0.551 r
  fpadder/n558 (net)                            2        1.263               0.000      0.551 r
  fpadder/U1072/A2 (OR2X2_LVT)                                     0.037     0.000      0.551 r
  fpadder/U1072/Y (OR2X2_LVT)                                      0.045     0.077      0.628 r
  fpadder/n576 (net)                            2        3.253               0.000      0.628 r
  fpadder/U1073/A (INVX4_LVT)                                      0.045     0.000      0.628 r
  fpadder/U1073/Y (INVX4_LVT)                                      0.043     0.040      0.667 f
  fpadder/n654 (net)                           15       12.967               0.000      0.667 f
  fpadder/U1145/A1 (AO21X1_LVT)                                    0.043     0.000      0.667 f
  fpadder/U1145/Y (AO21X1_LVT)                                     0.042     0.112      0.779 f
  fpadder/n628 (net)                            2        1.304               0.000      0.779 f
  fpadder/U629/A3 (OR3X1_LVT)                                      0.042     0.000      0.779 f
  fpadder/U629/Y (OR3X1_LVT)                                       0.037     0.086      0.866 f
  fpadder/n822 (net)                            1        0.455               0.000      0.866 f
  fpadder/U835/A2 (NAND2X0_LVT)                                    0.037     0.000      0.866 f
  fpadder/U835/Y (NAND2X0_LVT)                                     0.056     0.060      0.926 r
  fpadder/n272 (net)                            1        0.564               0.000      0.926 r
  fpadder/U833/A2 (NAND3X0_LVT)                                    0.056     0.000      0.926 r
  fpadder/U833/Y (NAND3X0_LVT)                                     0.060     0.058      0.984 f
  fpadder/n270 (net)                            1        0.651               0.000      0.984 f
  fpadder/U832/A3 (OR3X1_LVT)                                      0.060     0.000      0.984 f
  fpadder/U832/Y (OR3X1_LVT)                                       0.038     0.094      1.077 f
  fpadder/n269 (net)                            1        0.556               0.000      1.077 f
  fpadder/U828/A3 (AOI22X1_LVT)                                    0.038     0.000      1.077 f
  fpadder/U828/Y (AOI22X1_LVT)                                     0.036     0.109      1.186 r
  fpadder/n365 (net)                            2        1.285               0.000      1.186 r
  fpadder/U680/A2 (OR2X2_LVT)                                      0.036     0.000      1.186 r
  fpadder/U680/Y (OR2X2_LVT)                                       0.032     0.065      1.252 r
  fpadder/n312 (net)                            2        1.163               0.000      1.252 r
  fpadder/U842/A1 (AOI21X1_LVT)                                    0.032     0.000      1.252 r
  fpadder/U842/Y (AOI21X1_LVT)                                     0.032     0.108      1.360 f
  fpadder/n280 (net)                            3        1.632               0.000      1.360 f
  fpadder/U840/A2 (OA21X1_LVT)                                     0.032     0.000      1.360 f
  fpadder/U840/Y (OA21X1_LVT)                                      0.039     0.090      1.450 f
  fpadder/n840 (net)                            1        0.558               0.000      1.450 f
  fpadder/U1209/A2 (OA21X1_LVT)                                    0.039     0.000      1.450 f
  fpadder/U1209/Y (OA21X1_LVT)                                     0.054     0.114      1.564 f
  fpadder/n1253 (net)                           1        2.693               0.000      1.564 f
  fpadder/U1499/A (INVX4_LVT)                                      0.054     0.000      1.564 f
  fpadder/U1499/Y (INVX4_LVT)                                      0.042     0.051      1.615 r
  fpadder/n1367 (net)                          13        7.072               0.000      1.615 r
  fpadder/U1544/A1 (AO21X1_LVT)                                    0.042     0.000      1.615 r
  fpadder/U1544/Y (AO21X1_LVT)                                     0.046     0.093      1.709 r
  fpadder/n1349 (net)                           1        1.290               0.000      1.709 r
  fpadder/U1546/A1 (XOR2X2_LVT)                                    0.046     0.000      1.709 r
  fpadder/U1546/Y (XOR2X2_LVT)                                     0.052     0.132      1.840 f
  fpadder/n1543 (net)                           2        1.074               0.000      1.840 f
  fpadder/s1_to_s2_fifo/D_IN[23] (FIFO2_00000026_1_0)                        0.000      1.840 f
  fpadder/s1_to_s2_fifo/D_IN[23] (net)                   1.074               0.000      1.840 f
  fpadder/s1_to_s2_fifo/U82/A1 (AO21X1_LVT)                        0.052     0.000      1.840 f
  fpadder/s1_to_s2_fifo/U82/Y (AO21X1_LVT)                         0.036     0.110      1.950 f
  fpadder/s1_to_s2_fifo/N33 (net)               1        0.544               0.000      1.950 f
  fpadder/s1_to_s2_fifo/data0_reg_reg_23_/D (DFFX1_LVT)            0.036     0.000      1.950 f
  data arrival time                                                                     1.950

  clock CLK (rise edge)                                                      2.800      2.800
  clock network delay (ideal)                                                0.000      2.800
  clock uncertainty                                                         -1.000      1.800
  fpadder/s1_to_s2_fifo/data0_reg_reg_23_/CLK (DFFX1_LVT)                    0.000      1.800 r
  library setup time                                                        -0.088      1.712
  data required time                                                                    1.712
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.712
  data arrival time                                                                    -1.950
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.238


  Startpoint: preAdd_F/data0_reg_reg_57_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: fpadder/s1_to_s2_fifo/data0_reg_reg_21_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: f2f
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO2_00000044_1   8000                  saed32lvt_ss0p75v25c
  mkdut              16000                 saed32lvt_ss0p75v25c
  mkFPadder32        8000                  saed32lvt_ss0p75v25c
  FIFO2_00000026_1_0 8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  preAdd_F/data0_reg_reg_57_/CLK (DFFX2_LVT)                       0.000     0.000      0.000 r
  preAdd_F/data0_reg_reg_57_/QN (DFFX2_LVT)                        0.055     0.154      0.154 r
  preAdd_F/n15 (net)                            1        1.438               0.000      0.154 r
  preAdd_F/U13/A (INVX2_LVT)                                       0.055     0.000      0.154 r
  preAdd_F/U13/Y (INVX2_LVT)                                       0.035     0.028      0.181 f
  preAdd_F/D_OUT[57] (net)                      3        2.508               0.000      0.181 f
  preAdd_F/D_OUT[57] (FIFO2_00000044_1)                                      0.000      0.181 f
  preAdd_F_D_OUT[57] (net)                               2.508               0.000      0.181 f
  fpadder/put_a[24] (mkFPadder32)                                            0.000      0.181 f
  fpadder/put_a[24] (net)                                2.508               0.000      0.181 f
  fpadder/U510/A (INVX2_LVT)                                       0.035     0.000      0.181 f
  fpadder/U510/Y (INVX2_LVT)                                       0.022     0.030      0.211 r
  fpadder/n435 (net)                            1        0.607               0.000      0.211 r
  fpadder/U1036/A1 (AND2X1_LVT)                                    0.022     0.000      0.211 r
  fpadder/U1036/Y (AND2X1_LVT)                                     0.043     0.067      0.278 r
  fpadder/n506 (net)                            3        1.715               0.000      0.278 r
  fpadder/U749/A1 (OR2X2_LVT)                                      0.043     0.000      0.278 r
  fpadder/U749/Y (OR2X2_LVT)                                       0.041     0.081      0.358 r
  fpadder/n436 (net)                            2        2.581               0.000      0.358 r
  fpadder/U944/A1 (XOR2X2_LVT)                                     0.041     0.000      0.358 r
  fpadder/U944/Y (XOR2X2_LVT)                                      0.062     0.147      0.506 f
  fpadder/n500 (net)                            4        3.318               0.000      0.506 f
  fpadder/U1071/A (INVX2_LVT)                                      0.062     0.000      0.506 f
  fpadder/U1071/Y (INVX2_LVT)                                      0.037     0.045      0.551 r
  fpadder/n558 (net)                            2        1.263               0.000      0.551 r
  fpadder/U1072/A2 (OR2X2_LVT)                                     0.037     0.000      0.551 r
  fpadder/U1072/Y (OR2X2_LVT)                                      0.045     0.077      0.628 r
  fpadder/n576 (net)                            2        3.253               0.000      0.628 r
  fpadder/U1073/A (INVX4_LVT)                                      0.045     0.000      0.628 r
  fpadder/U1073/Y (INVX4_LVT)                                      0.043     0.040      0.667 f
  fpadder/n654 (net)                           15       12.967               0.000      0.667 f
  fpadder/U1145/A1 (AO21X1_LVT)                                    0.043     0.000      0.667 f
  fpadder/U1145/Y (AO21X1_LVT)                                     0.042     0.112      0.779 f
  fpadder/n628 (net)                            2        1.304               0.000      0.779 f
  fpadder/U629/A3 (OR3X1_LVT)                                      0.042     0.000      0.779 f
  fpadder/U629/Y (OR3X1_LVT)                                       0.037     0.086      0.866 f
  fpadder/n822 (net)                            1        0.455               0.000      0.866 f
  fpadder/U835/A2 (NAND2X0_LVT)                                    0.037     0.000      0.866 f
  fpadder/U835/Y (NAND2X0_LVT)                                     0.056     0.060      0.926 r
  fpadder/n272 (net)                            1        0.564               0.000      0.926 r
  fpadder/U833/A2 (NAND3X0_LVT)                                    0.056     0.000      0.926 r
  fpadder/U833/Y (NAND3X0_LVT)                                     0.060     0.058      0.984 f
  fpadder/n270 (net)                            1        0.651               0.000      0.984 f
  fpadder/U832/A3 (OR3X1_LVT)                                      0.060     0.000      0.984 f
  fpadder/U832/Y (OR3X1_LVT)                                       0.038     0.094      1.077 f
  fpadder/n269 (net)                            1        0.556               0.000      1.077 f
  fpadder/U828/A3 (AOI22X1_LVT)                                    0.038     0.000      1.077 f
  fpadder/U828/Y (AOI22X1_LVT)                                     0.036     0.109      1.186 r
  fpadder/n365 (net)                            2        1.285               0.000      1.186 r
  fpadder/U680/A2 (OR2X2_LVT)                                      0.036     0.000      1.186 r
  fpadder/U680/Y (OR2X2_LVT)                                       0.032     0.065      1.252 r
  fpadder/n312 (net)                            2        1.163               0.000      1.252 r
  fpadder/U842/A1 (AOI21X1_LVT)                                    0.032     0.000      1.252 r
  fpadder/U842/Y (AOI21X1_LVT)                                     0.032     0.108      1.360 f
  fpadder/n280 (net)                            3        1.632               0.000      1.360 f
  fpadder/U840/A2 (OA21X1_LVT)                                     0.032     0.000      1.360 f
  fpadder/U840/Y (OA21X1_LVT)                                      0.039     0.090      1.450 f
  fpadder/n840 (net)                            1        0.558               0.000      1.450 f
  fpadder/U1209/A2 (OA21X1_LVT)                                    0.039     0.000      1.450 f
  fpadder/U1209/Y (OA21X1_LVT)                                     0.054     0.114      1.564 f
  fpadder/n1253 (net)                           1        2.693               0.000      1.564 f
  fpadder/U1499/A (INVX4_LVT)                                      0.054     0.000      1.564 f
  fpadder/U1499/Y (INVX4_LVT)                                      0.042     0.051      1.615 r
  fpadder/n1367 (net)                          13        7.072               0.000      1.615 r
  fpadder/U1512/A1 (AO21X1_LVT)                                    0.042     0.000      1.615 r
  fpadder/U1512/Y (AO21X1_LVT)                                     0.046     0.093      1.709 r
  fpadder/n1278 (net)                           1        1.290               0.000      1.709 r
  fpadder/U1514/A1 (XOR2X2_LVT)                                    0.046     0.000      1.709 r
  fpadder/U1514/Y (XOR2X2_LVT)                                     0.052     0.132      1.840 f
  fpadder/n1535 (net)                           2        1.074               0.000      1.840 f
  fpadder/s1_to_s2_fifo/D_IN[21] (FIFO2_00000026_1_0)                        0.000      1.840 f
  fpadder/s1_to_s2_fifo/D_IN[21] (net)                   1.074               0.000      1.840 f
  fpadder/s1_to_s2_fifo/U80/A1 (AO21X1_LVT)                        0.052     0.000      1.840 f
  fpadder/s1_to_s2_fifo/U80/Y (AO21X1_LVT)                         0.036     0.110      1.950 f
  fpadder/s1_to_s2_fifo/N35 (net)               1        0.544               0.000      1.950 f
  fpadder/s1_to_s2_fifo/data0_reg_reg_21_/D (DFFX1_LVT)            0.036     0.000      1.950 f
  data arrival time                                                                     1.950

  clock CLK (rise edge)                                                      2.800      2.800
  clock network delay (ideal)                                                0.000      2.800
  clock uncertainty                                                         -1.000      1.800
  fpadder/s1_to_s2_fifo/data0_reg_reg_21_/CLK (DFFX1_LVT)                    0.000      1.800 r
  library setup time                                                        -0.088      1.712
  data required time                                                                    1.712
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.712
  data arrival time                                                                    -1.950
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.238


  Startpoint: preAdd_F/data0_reg_reg_57_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: fpadder/s1_to_s2_fifo/data0_reg_reg_20_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: f2f
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO2_00000044_1   8000                  saed32lvt_ss0p75v25c
  mkdut              16000                 saed32lvt_ss0p75v25c
  mkFPadder32        8000                  saed32lvt_ss0p75v25c
  FIFO2_00000026_1_0 8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  preAdd_F/data0_reg_reg_57_/CLK (DFFX2_LVT)                       0.000     0.000      0.000 r
  preAdd_F/data0_reg_reg_57_/QN (DFFX2_LVT)                        0.055     0.154      0.154 r
  preAdd_F/n15 (net)                            1        1.438               0.000      0.154 r
  preAdd_F/U13/A (INVX2_LVT)                                       0.055     0.000      0.154 r
  preAdd_F/U13/Y (INVX2_LVT)                                       0.035     0.028      0.181 f
  preAdd_F/D_OUT[57] (net)                      3        2.508               0.000      0.181 f
  preAdd_F/D_OUT[57] (FIFO2_00000044_1)                                      0.000      0.181 f
  preAdd_F_D_OUT[57] (net)                               2.508               0.000      0.181 f
  fpadder/put_a[24] (mkFPadder32)                                            0.000      0.181 f
  fpadder/put_a[24] (net)                                2.508               0.000      0.181 f
  fpadder/U510/A (INVX2_LVT)                                       0.035     0.000      0.181 f
  fpadder/U510/Y (INVX2_LVT)                                       0.022     0.030      0.211 r
  fpadder/n435 (net)                            1        0.607               0.000      0.211 r
  fpadder/U1036/A1 (AND2X1_LVT)                                    0.022     0.000      0.211 r
  fpadder/U1036/Y (AND2X1_LVT)                                     0.043     0.067      0.278 r
  fpadder/n506 (net)                            3        1.715               0.000      0.278 r
  fpadder/U749/A1 (OR2X2_LVT)                                      0.043     0.000      0.278 r
  fpadder/U749/Y (OR2X2_LVT)                                       0.041     0.081      0.358 r
  fpadder/n436 (net)                            2        2.581               0.000      0.358 r
  fpadder/U944/A1 (XOR2X2_LVT)                                     0.041     0.000      0.358 r
  fpadder/U944/Y (XOR2X2_LVT)                                      0.062     0.147      0.506 f
  fpadder/n500 (net)                            4        3.318               0.000      0.506 f
  fpadder/U1071/A (INVX2_LVT)                                      0.062     0.000      0.506 f
  fpadder/U1071/Y (INVX2_LVT)                                      0.037     0.045      0.551 r
  fpadder/n558 (net)                            2        1.263               0.000      0.551 r
  fpadder/U1072/A2 (OR2X2_LVT)                                     0.037     0.000      0.551 r
  fpadder/U1072/Y (OR2X2_LVT)                                      0.045     0.077      0.628 r
  fpadder/n576 (net)                            2        3.253               0.000      0.628 r
  fpadder/U1073/A (INVX4_LVT)                                      0.045     0.000      0.628 r
  fpadder/U1073/Y (INVX4_LVT)                                      0.043     0.040      0.667 f
  fpadder/n654 (net)                           15       12.967               0.000      0.667 f
  fpadder/U1145/A1 (AO21X1_LVT)                                    0.043     0.000      0.667 f
  fpadder/U1145/Y (AO21X1_LVT)                                     0.042     0.112      0.779 f
  fpadder/n628 (net)                            2        1.304               0.000      0.779 f
  fpadder/U629/A3 (OR3X1_LVT)                                      0.042     0.000      0.779 f
  fpadder/U629/Y (OR3X1_LVT)                                       0.037     0.086      0.866 f
  fpadder/n822 (net)                            1        0.455               0.000      0.866 f
  fpadder/U835/A2 (NAND2X0_LVT)                                    0.037     0.000      0.866 f
  fpadder/U835/Y (NAND2X0_LVT)                                     0.056     0.060      0.926 r
  fpadder/n272 (net)                            1        0.564               0.000      0.926 r
  fpadder/U833/A2 (NAND3X0_LVT)                                    0.056     0.000      0.926 r
  fpadder/U833/Y (NAND3X0_LVT)                                     0.060     0.058      0.984 f
  fpadder/n270 (net)                            1        0.651               0.000      0.984 f
  fpadder/U832/A3 (OR3X1_LVT)                                      0.060     0.000      0.984 f
  fpadder/U832/Y (OR3X1_LVT)                                       0.038     0.094      1.077 f
  fpadder/n269 (net)                            1        0.556               0.000      1.077 f
  fpadder/U828/A3 (AOI22X1_LVT)                                    0.038     0.000      1.077 f
  fpadder/U828/Y (AOI22X1_LVT)                                     0.036     0.109      1.186 r
  fpadder/n365 (net)                            2        1.285               0.000      1.186 r
  fpadder/U680/A2 (OR2X2_LVT)                                      0.036     0.000      1.186 r
  fpadder/U680/Y (OR2X2_LVT)                                       0.032     0.065      1.252 r
  fpadder/n312 (net)                            2        1.163               0.000      1.252 r
  fpadder/U842/A1 (AOI21X1_LVT)                                    0.032     0.000      1.252 r
  fpadder/U842/Y (AOI21X1_LVT)                                     0.032     0.108      1.360 f
  fpadder/n280 (net)                            3        1.632               0.000      1.360 f
  fpadder/U840/A2 (OA21X1_LVT)                                     0.032     0.000      1.360 f
  fpadder/U840/Y (OA21X1_LVT)                                      0.039     0.090      1.450 f
  fpadder/n840 (net)                            1        0.558               0.000      1.450 f
  fpadder/U1209/A2 (OA21X1_LVT)                                    0.039     0.000      1.450 f
  fpadder/U1209/Y (OA21X1_LVT)                                     0.054     0.114      1.564 f
  fpadder/n1253 (net)                           1        2.693               0.000      1.564 f
  fpadder/U1499/A (INVX4_LVT)                                      0.054     0.000      1.564 f
  fpadder/U1499/Y (INVX4_LVT)                                      0.042     0.051      1.615 r
  fpadder/n1367 (net)                          13        7.072               0.000      1.615 r
  fpadder/U1540/A1 (AO21X1_LVT)                                    0.042     0.000      1.615 r
  fpadder/U1540/Y (AO21X1_LVT)                                     0.046     0.093      1.709 r
  fpadder/n1339 (net)                           1        1.290               0.000      1.709 r
  fpadder/U1542/A1 (XOR2X2_LVT)                                    0.046     0.000      1.709 r
  fpadder/U1542/Y (XOR2X2_LVT)                                     0.052     0.132      1.840 f
  fpadder/n1541 (net)                           2        1.074               0.000      1.840 f
  fpadder/s1_to_s2_fifo/D_IN[20] (FIFO2_00000026_1_0)                        0.000      1.840 f
  fpadder/s1_to_s2_fifo/D_IN[20] (net)                   1.074               0.000      1.840 f
  fpadder/s1_to_s2_fifo/U79/A1 (AO21X1_LVT)                        0.052     0.000      1.840 f
  fpadder/s1_to_s2_fifo/U79/Y (AO21X1_LVT)                         0.036     0.110      1.950 f
  fpadder/s1_to_s2_fifo/N36 (net)               1        0.544               0.000      1.950 f
  fpadder/s1_to_s2_fifo/data0_reg_reg_20_/D (DFFX1_LVT)            0.036     0.000      1.950 f
  data arrival time                                                                     1.950

  clock CLK (rise edge)                                                      2.800      2.800
  clock network delay (ideal)                                                0.000      2.800
  clock uncertainty                                                         -1.000      1.800
  fpadder/s1_to_s2_fifo/data0_reg_reg_20_/CLK (DFFX1_LVT)                    0.000      1.800 r
  library setup time                                                        -0.088      1.712
  data required time                                                                    1.712
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.712
  data arrival time                                                                    -1.950
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.238


  Startpoint: preAdd_F/data0_reg_reg_57_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: fpadder/s1_to_s2_fifo/data0_reg_reg_22_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: f2f
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO2_00000044_1   8000                  saed32lvt_ss0p75v25c
  mkdut              16000                 saed32lvt_ss0p75v25c
  mkFPadder32        8000                  saed32lvt_ss0p75v25c
  FIFO2_00000026_1_0 8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  preAdd_F/data0_reg_reg_57_/CLK (DFFX2_LVT)                       0.000     0.000      0.000 r
  preAdd_F/data0_reg_reg_57_/QN (DFFX2_LVT)                        0.055     0.154      0.154 r
  preAdd_F/n15 (net)                            1        1.438               0.000      0.154 r
  preAdd_F/U13/A (INVX2_LVT)                                       0.055     0.000      0.154 r
  preAdd_F/U13/Y (INVX2_LVT)                                       0.035     0.028      0.181 f
  preAdd_F/D_OUT[57] (net)                      3        2.508               0.000      0.181 f
  preAdd_F/D_OUT[57] (FIFO2_00000044_1)                                      0.000      0.181 f
  preAdd_F_D_OUT[57] (net)                               2.508               0.000      0.181 f
  fpadder/put_a[24] (mkFPadder32)                                            0.000      0.181 f
  fpadder/put_a[24] (net)                                2.508               0.000      0.181 f
  fpadder/U510/A (INVX2_LVT)                                       0.035     0.000      0.181 f
  fpadder/U510/Y (INVX2_LVT)                                       0.022     0.030      0.211 r
  fpadder/n435 (net)                            1        0.607               0.000      0.211 r
  fpadder/U1036/A1 (AND2X1_LVT)                                    0.022     0.000      0.211 r
  fpadder/U1036/Y (AND2X1_LVT)                                     0.043     0.067      0.278 r
  fpadder/n506 (net)                            3        1.715               0.000      0.278 r
  fpadder/U749/A1 (OR2X2_LVT)                                      0.043     0.000      0.278 r
  fpadder/U749/Y (OR2X2_LVT)                                       0.041     0.081      0.358 r
  fpadder/n436 (net)                            2        2.581               0.000      0.358 r
  fpadder/U944/A1 (XOR2X2_LVT)                                     0.041     0.000      0.358 r
  fpadder/U944/Y (XOR2X2_LVT)                                      0.062     0.147      0.506 f
  fpadder/n500 (net)                            4        3.318               0.000      0.506 f
  fpadder/U1071/A (INVX2_LVT)                                      0.062     0.000      0.506 f
  fpadder/U1071/Y (INVX2_LVT)                                      0.037     0.045      0.551 r
  fpadder/n558 (net)                            2        1.263               0.000      0.551 r
  fpadder/U1072/A2 (OR2X2_LVT)                                     0.037     0.000      0.551 r
  fpadder/U1072/Y (OR2X2_LVT)                                      0.045     0.077      0.628 r
  fpadder/n576 (net)                            2        3.253               0.000      0.628 r
  fpadder/U1073/A (INVX4_LVT)                                      0.045     0.000      0.628 r
  fpadder/U1073/Y (INVX4_LVT)                                      0.043     0.040      0.667 f
  fpadder/n654 (net)                           15       12.967               0.000      0.667 f
  fpadder/U1145/A1 (AO21X1_LVT)                                    0.043     0.000      0.667 f
  fpadder/U1145/Y (AO21X1_LVT)                                     0.042     0.112      0.779 f
  fpadder/n628 (net)                            2        1.304               0.000      0.779 f
  fpadder/U629/A3 (OR3X1_LVT)                                      0.042     0.000      0.779 f
  fpadder/U629/Y (OR3X1_LVT)                                       0.037     0.086      0.866 f
  fpadder/n822 (net)                            1        0.455               0.000      0.866 f
  fpadder/U835/A2 (NAND2X0_LVT)                                    0.037     0.000      0.866 f
  fpadder/U835/Y (NAND2X0_LVT)                                     0.056     0.060      0.926 r
  fpadder/n272 (net)                            1        0.564               0.000      0.926 r
  fpadder/U833/A2 (NAND3X0_LVT)                                    0.056     0.000      0.926 r
  fpadder/U833/Y (NAND3X0_LVT)                                     0.060     0.058      0.984 f
  fpadder/n270 (net)                            1        0.651               0.000      0.984 f
  fpadder/U832/A3 (OR3X1_LVT)                                      0.060     0.000      0.984 f
  fpadder/U832/Y (OR3X1_LVT)                                       0.038     0.094      1.077 f
  fpadder/n269 (net)                            1        0.556               0.000      1.077 f
  fpadder/U828/A3 (AOI22X1_LVT)                                    0.038     0.000      1.077 f
  fpadder/U828/Y (AOI22X1_LVT)                                     0.036     0.109      1.186 r
  fpadder/n365 (net)                            2        1.285               0.000      1.186 r
  fpadder/U680/A2 (OR2X2_LVT)                                      0.036     0.000      1.186 r
  fpadder/U680/Y (OR2X2_LVT)                                       0.032     0.065      1.252 r
  fpadder/n312 (net)                            2        1.163               0.000      1.252 r
  fpadder/U842/A1 (AOI21X1_LVT)                                    0.032     0.000      1.252 r
  fpadder/U842/Y (AOI21X1_LVT)                                     0.032     0.108      1.360 f
  fpadder/n280 (net)                            3        1.632               0.000      1.360 f
  fpadder/U840/A2 (OA21X1_LVT)                                     0.032     0.000      1.360 f
  fpadder/U840/Y (OA21X1_LVT)                                      0.039     0.090      1.450 f
  fpadder/n840 (net)                            1        0.558               0.000      1.450 f
  fpadder/U1209/A2 (OA21X1_LVT)                                    0.039     0.000      1.450 f
  fpadder/U1209/Y (OA21X1_LVT)                                     0.054     0.114      1.564 f
  fpadder/n1253 (net)                           1        2.693               0.000      1.564 f
  fpadder/U1499/A (INVX4_LVT)                                      0.054     0.000      1.564 f
  fpadder/U1499/Y (INVX4_LVT)                                      0.042     0.051      1.615 r
  fpadder/n1367 (net)                          13        7.072               0.000      1.615 r
  fpadder/U1529/A1 (AO21X1_LVT)                                    0.042     0.000      1.615 r
  fpadder/U1529/Y (AO21X1_LVT)                                     0.046     0.093      1.709 r
  fpadder/n1309 (net)                           1        1.290               0.000      1.709 r
  fpadder/U1531/A1 (XOR2X2_LVT)                                    0.046     0.000      1.709 r
  fpadder/U1531/Y (XOR2X2_LVT)                                     0.052     0.132      1.840 f
  fpadder/n1539 (net)                           2        1.074               0.000      1.840 f
  fpadder/s1_to_s2_fifo/D_IN[22] (FIFO2_00000026_1_0)                        0.000      1.840 f
  fpadder/s1_to_s2_fifo/D_IN[22] (net)                   1.074               0.000      1.840 f
  fpadder/s1_to_s2_fifo/U81/A1 (AO21X1_LVT)                        0.052     0.000      1.840 f
  fpadder/s1_to_s2_fifo/U81/Y (AO21X1_LVT)                         0.036     0.110      1.950 f
  fpadder/s1_to_s2_fifo/N34 (net)               1        0.544               0.000      1.950 f
  fpadder/s1_to_s2_fifo/data0_reg_reg_22_/D (DFFX1_LVT)            0.036     0.000      1.950 f
  data arrival time                                                                     1.950

  clock CLK (rise edge)                                                      2.800      2.800
  clock network delay (ideal)                                                0.000      2.800
  clock uncertainty                                                         -1.000      1.800
  fpadder/s1_to_s2_fifo/data0_reg_reg_22_/CLK (DFFX1_LVT)                    0.000      1.800 r
  library setup time                                                        -0.088      1.712
  data required time                                                                    1.712
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.712
  data arrival time                                                                    -1.950
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.238


  Startpoint: preAdd_F/data0_reg_reg_57_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: fpadder/s1_to_s2_fifo/data0_reg_reg_24_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: f2f
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO2_00000044_1   8000                  saed32lvt_ss0p75v25c
  mkdut              16000                 saed32lvt_ss0p75v25c
  mkFPadder32        8000                  saed32lvt_ss0p75v25c
  FIFO2_00000026_1_0 8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  preAdd_F/data0_reg_reg_57_/CLK (DFFX2_LVT)                       0.000     0.000      0.000 r
  preAdd_F/data0_reg_reg_57_/QN (DFFX2_LVT)                        0.055     0.154      0.154 r
  preAdd_F/n15 (net)                            1        1.438               0.000      0.154 r
  preAdd_F/U13/A (INVX2_LVT)                                       0.055     0.000      0.154 r
  preAdd_F/U13/Y (INVX2_LVT)                                       0.035     0.028      0.181 f
  preAdd_F/D_OUT[57] (net)                      3        2.508               0.000      0.181 f
  preAdd_F/D_OUT[57] (FIFO2_00000044_1)                                      0.000      0.181 f
  preAdd_F_D_OUT[57] (net)                               2.508               0.000      0.181 f
  fpadder/put_a[24] (mkFPadder32)                                            0.000      0.181 f
  fpadder/put_a[24] (net)                                2.508               0.000      0.181 f
  fpadder/U510/A (INVX2_LVT)                                       0.035     0.000      0.181 f
  fpadder/U510/Y (INVX2_LVT)                                       0.022     0.030      0.211 r
  fpadder/n435 (net)                            1        0.607               0.000      0.211 r
  fpadder/U1036/A1 (AND2X1_LVT)                                    0.022     0.000      0.211 r
  fpadder/U1036/Y (AND2X1_LVT)                                     0.043     0.067      0.278 r
  fpadder/n506 (net)                            3        1.715               0.000      0.278 r
  fpadder/U749/A1 (OR2X2_LVT)                                      0.043     0.000      0.278 r
  fpadder/U749/Y (OR2X2_LVT)                                       0.041     0.081      0.358 r
  fpadder/n436 (net)                            2        2.581               0.000      0.358 r
  fpadder/U944/A1 (XOR2X2_LVT)                                     0.041     0.000      0.358 r
  fpadder/U944/Y (XOR2X2_LVT)                                      0.062     0.147      0.506 f
  fpadder/n500 (net)                            4        3.318               0.000      0.506 f
  fpadder/U1071/A (INVX2_LVT)                                      0.062     0.000      0.506 f
  fpadder/U1071/Y (INVX2_LVT)                                      0.037     0.045      0.551 r
  fpadder/n558 (net)                            2        1.263               0.000      0.551 r
  fpadder/U1072/A2 (OR2X2_LVT)                                     0.037     0.000      0.551 r
  fpadder/U1072/Y (OR2X2_LVT)                                      0.045     0.077      0.628 r
  fpadder/n576 (net)                            2        3.253               0.000      0.628 r
  fpadder/U1073/A (INVX4_LVT)                                      0.045     0.000      0.628 r
  fpadder/U1073/Y (INVX4_LVT)                                      0.043     0.040      0.667 f
  fpadder/n654 (net)                           15       12.967               0.000      0.667 f
  fpadder/U1145/A1 (AO21X1_LVT)                                    0.043     0.000      0.667 f
  fpadder/U1145/Y (AO21X1_LVT)                                     0.042     0.112      0.779 f
  fpadder/n628 (net)                            2        1.304               0.000      0.779 f
  fpadder/U629/A3 (OR3X1_LVT)                                      0.042     0.000      0.779 f
  fpadder/U629/Y (OR3X1_LVT)                                       0.037     0.086      0.866 f
  fpadder/n822 (net)                            1        0.455               0.000      0.866 f
  fpadder/U835/A2 (NAND2X0_LVT)                                    0.037     0.000      0.866 f
  fpadder/U835/Y (NAND2X0_LVT)                                     0.056     0.060      0.926 r
  fpadder/n272 (net)                            1        0.564               0.000      0.926 r
  fpadder/U833/A2 (NAND3X0_LVT)                                    0.056     0.000      0.926 r
  fpadder/U833/Y (NAND3X0_LVT)                                     0.060     0.058      0.984 f
  fpadder/n270 (net)                            1        0.651               0.000      0.984 f
  fpadder/U832/A3 (OR3X1_LVT)                                      0.060     0.000      0.984 f
  fpadder/U832/Y (OR3X1_LVT)                                       0.038     0.094      1.077 f
  fpadder/n269 (net)                            1        0.556               0.000      1.077 f
  fpadder/U828/A3 (AOI22X1_LVT)                                    0.038     0.000      1.077 f
  fpadder/U828/Y (AOI22X1_LVT)                                     0.036     0.109      1.186 r
  fpadder/n365 (net)                            2        1.285               0.000      1.186 r
  fpadder/U680/A2 (OR2X2_LVT)                                      0.036     0.000      1.186 r
  fpadder/U680/Y (OR2X2_LVT)                                       0.032     0.065      1.252 r
  fpadder/n312 (net)                            2        1.163               0.000      1.252 r
  fpadder/U842/A1 (AOI21X1_LVT)                                    0.032     0.000      1.252 r
  fpadder/U842/Y (AOI21X1_LVT)                                     0.032     0.108      1.360 f
  fpadder/n280 (net)                            3        1.632               0.000      1.360 f
  fpadder/U840/A2 (OA21X1_LVT)                                     0.032     0.000      1.360 f
  fpadder/U840/Y (OA21X1_LVT)                                      0.039     0.090      1.450 f
  fpadder/n840 (net)                            1        0.558               0.000      1.450 f
  fpadder/U1209/A2 (OA21X1_LVT)                                    0.039     0.000      1.450 f
  fpadder/U1209/Y (OA21X1_LVT)                                     0.054     0.114      1.564 f
  fpadder/n1253 (net)                           1        2.693               0.000      1.564 f
  fpadder/U1499/A (INVX4_LVT)                                      0.054     0.000      1.564 f
  fpadder/U1499/Y (INVX4_LVT)                                      0.042     0.051      1.615 r
  fpadder/n1367 (net)                          13        7.072               0.000      1.615 r
  fpadder/U1523/A1 (AO21X1_LVT)                                    0.042     0.000      1.615 r
  fpadder/U1523/Y (AO21X1_LVT)                                     0.046     0.093      1.709 r
  fpadder/n1296 (net)                           1        1.290               0.000      1.709 r
  fpadder/U1525/A1 (XOR2X2_LVT)                                    0.046     0.000      1.709 r
  fpadder/U1525/Y (XOR2X2_LVT)                                     0.052     0.132      1.840 f
  fpadder/n1538 (net)                           2        1.074               0.000      1.840 f
  fpadder/s1_to_s2_fifo/D_IN[24] (FIFO2_00000026_1_0)                        0.000      1.840 f
  fpadder/s1_to_s2_fifo/D_IN[24] (net)                   1.074               0.000      1.840 f
  fpadder/s1_to_s2_fifo/U83/A1 (AO21X1_LVT)                        0.052     0.000      1.840 f
  fpadder/s1_to_s2_fifo/U83/Y (AO21X1_LVT)                         0.036     0.110      1.950 f
  fpadder/s1_to_s2_fifo/N32 (net)               1        0.544               0.000      1.950 f
  fpadder/s1_to_s2_fifo/data0_reg_reg_24_/D (DFFX1_LVT)            0.036     0.000      1.950 f
  data arrival time                                                                     1.950

  clock CLK (rise edge)                                                      2.800      2.800
  clock network delay (ideal)                                                0.000      2.800
  clock uncertainty                                                         -1.000      1.800
  fpadder/s1_to_s2_fifo/data0_reg_reg_24_/CLK (DFFX1_LVT)                    0.000      1.800 r
  library setup time                                                        -0.088      1.712
  data required time                                                                    1.712
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.712
  data arrival time                                                                    -1.950
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.238


  Startpoint: preAdd_F/data0_reg_reg_57_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: fpadder/s1_to_s2_fifo/data0_reg_reg_27_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: f2f
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO2_00000044_1   8000                  saed32lvt_ss0p75v25c
  mkdut              16000                 saed32lvt_ss0p75v25c
  mkFPadder32        8000                  saed32lvt_ss0p75v25c
  FIFO2_00000026_1_0 8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  preAdd_F/data0_reg_reg_57_/CLK (DFFX2_LVT)                       0.000     0.000      0.000 r
  preAdd_F/data0_reg_reg_57_/QN (DFFX2_LVT)                        0.055     0.154      0.154 r
  preAdd_F/n15 (net)                            1        1.438               0.000      0.154 r
  preAdd_F/U13/A (INVX2_LVT)                                       0.055     0.000      0.154 r
  preAdd_F/U13/Y (INVX2_LVT)                                       0.035     0.028      0.181 f
  preAdd_F/D_OUT[57] (net)                      3        2.508               0.000      0.181 f
  preAdd_F/D_OUT[57] (FIFO2_00000044_1)                                      0.000      0.181 f
  preAdd_F_D_OUT[57] (net)                               2.508               0.000      0.181 f
  fpadder/put_a[24] (mkFPadder32)                                            0.000      0.181 f
  fpadder/put_a[24] (net)                                2.508               0.000      0.181 f
  fpadder/U510/A (INVX2_LVT)                                       0.035     0.000      0.181 f
  fpadder/U510/Y (INVX2_LVT)                                       0.022     0.030      0.211 r
  fpadder/n435 (net)                            1        0.607               0.000      0.211 r
  fpadder/U1036/A1 (AND2X1_LVT)                                    0.022     0.000      0.211 r
  fpadder/U1036/Y (AND2X1_LVT)                                     0.043     0.067      0.278 r
  fpadder/n506 (net)                            3        1.715               0.000      0.278 r
  fpadder/U749/A1 (OR2X2_LVT)                                      0.043     0.000      0.278 r
  fpadder/U749/Y (OR2X2_LVT)                                       0.041     0.081      0.358 r
  fpadder/n436 (net)                            2        2.581               0.000      0.358 r
  fpadder/U944/A1 (XOR2X2_LVT)                                     0.041     0.000      0.358 r
  fpadder/U944/Y (XOR2X2_LVT)                                      0.062     0.147      0.506 f
  fpadder/n500 (net)                            4        3.318               0.000      0.506 f
  fpadder/U1071/A (INVX2_LVT)                                      0.062     0.000      0.506 f
  fpadder/U1071/Y (INVX2_LVT)                                      0.037     0.045      0.551 r
  fpadder/n558 (net)                            2        1.263               0.000      0.551 r
  fpadder/U1072/A2 (OR2X2_LVT)                                     0.037     0.000      0.551 r
  fpadder/U1072/Y (OR2X2_LVT)                                      0.045     0.077      0.628 r
  fpadder/n576 (net)                            2        3.253               0.000      0.628 r
  fpadder/U1073/A (INVX4_LVT)                                      0.045     0.000      0.628 r
  fpadder/U1073/Y (INVX4_LVT)                                      0.043     0.040      0.667 f
  fpadder/n654 (net)                           15       12.967               0.000      0.667 f
  fpadder/U1145/A1 (AO21X1_LVT)                                    0.043     0.000      0.667 f
  fpadder/U1145/Y (AO21X1_LVT)                                     0.042     0.112      0.779 f
  fpadder/n628 (net)                            2        1.304               0.000      0.779 f
  fpadder/U629/A3 (OR3X1_LVT)                                      0.042     0.000      0.779 f
  fpadder/U629/Y (OR3X1_LVT)                                       0.037     0.086      0.866 f
  fpadder/n822 (net)                            1        0.455               0.000      0.866 f
  fpadder/U835/A2 (NAND2X0_LVT)                                    0.037     0.000      0.866 f
  fpadder/U835/Y (NAND2X0_LVT)                                     0.056     0.060      0.926 r
  fpadder/n272 (net)                            1        0.564               0.000      0.926 r
  fpadder/U833/A2 (NAND3X0_LVT)                                    0.056     0.000      0.926 r
  fpadder/U833/Y (NAND3X0_LVT)                                     0.060     0.058      0.984 f
  fpadder/n270 (net)                            1        0.651               0.000      0.984 f
  fpadder/U832/A3 (OR3X1_LVT)                                      0.060     0.000      0.984 f
  fpadder/U832/Y (OR3X1_LVT)                                       0.038     0.094      1.077 f
  fpadder/n269 (net)                            1        0.556               0.000      1.077 f
  fpadder/U828/A3 (AOI22X1_LVT)                                    0.038     0.000      1.077 f
  fpadder/U828/Y (AOI22X1_LVT)                                     0.036     0.109      1.186 r
  fpadder/n365 (net)                            2        1.285               0.000      1.186 r
  fpadder/U680/A2 (OR2X2_LVT)                                      0.036     0.000      1.186 r
  fpadder/U680/Y (OR2X2_LVT)                                       0.032     0.065      1.252 r
  fpadder/n312 (net)                            2        1.163               0.000      1.252 r
  fpadder/U842/A1 (AOI21X1_LVT)                                    0.032     0.000      1.252 r
  fpadder/U842/Y (AOI21X1_LVT)                                     0.032     0.108      1.360 f
  fpadder/n280 (net)                            3        1.632               0.000      1.360 f
  fpadder/U553/A1 (OA21X1_LVT)                                     0.032     0.000      1.360 f
  fpadder/U553/Y (OA21X1_LVT)                                      0.045     0.112      1.472 f
  fpadder/n131 (net)                            2        1.325               0.000      1.472 f
  fpadder/U51/A2 (OA21X1_LVT)                                      0.045     0.000      1.472 f
  fpadder/U51/Y (OA21X1_LVT)                                       0.043     0.103      1.575 f
  fpadder/n130 (net)                            2        1.142               0.000      1.575 f
  fpadder/U906/A2 (OA21X1_LVT)                                     0.043     0.000      1.575 f
  fpadder/U906/Y (OA21X1_LVT)                                      0.045     0.105      1.680 f
  fpadder/n1421 (net)                           2        1.446               0.000      1.680 f
  fpadder/U904/A1 (AO21X1_LVT)                                     0.045     0.000      1.680 f
  fpadder/U904/Y (AO21X1_LVT)                                      0.043     0.116      1.795 f
  fpadder/n1547 (net)                           3        1.537               0.000      1.795 f
  fpadder/U903/A2 (NAND2X0_LVT)                                    0.043     0.000      1.795 f
  fpadder/U903/Y (NAND2X0_LVT)                                     0.077     0.076      1.872 r
  fpadder/n1546 (net)                           2        1.091               0.000      1.872 r
  fpadder/s1_to_s2_fifo/D_IN[27] (FIFO2_00000026_1_0)                        0.000      1.872 r
  fpadder/s1_to_s2_fifo/D_IN[27] (net)                   1.091               0.000      1.872 r
  fpadder/s1_to_s2_fifo/U94/A1 (AO21X1_LVT)                        0.077     0.000      1.872 r
  fpadder/s1_to_s2_fifo/U94/Y (AO21X1_LVT)                         0.042     0.094      1.966 r
  fpadder/s1_to_s2_fifo/N29 (net)               1        0.551               0.000      1.966 r
  fpadder/s1_to_s2_fifo/data0_reg_reg_27_/D (DFFX1_LVT)            0.042     0.000      1.966 r
  data arrival time                                                                     1.966

  clock CLK (rise edge)                                                      2.800      2.800
  clock network delay (ideal)                                                0.000      2.800
  clock uncertainty                                                         -1.000      1.800
  fpadder/s1_to_s2_fifo/data0_reg_reg_27_/CLK (DFFX1_LVT)                    0.000      1.800 r
  library setup time                                                        -0.069      1.731
  data required time                                                                    1.731
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.731
  data arrival time                                                                    -1.966
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.235


  Startpoint: preAdd_F/data0_reg_reg_57_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: fpadder/s1_to_s2_fifo/data0_reg_reg_28_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: f2f
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO2_00000044_1   8000                  saed32lvt_ss0p75v25c
  mkdut              16000                 saed32lvt_ss0p75v25c
  mkFPadder32        8000                  saed32lvt_ss0p75v25c
  FIFO2_00000026_1_0 8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  preAdd_F/data0_reg_reg_57_/CLK (DFFX2_LVT)                       0.000     0.000      0.000 r
  preAdd_F/data0_reg_reg_57_/QN (DFFX2_LVT)                        0.055     0.154      0.154 r
  preAdd_F/n15 (net)                            1        1.438               0.000      0.154 r
  preAdd_F/U13/A (INVX2_LVT)                                       0.055     0.000      0.154 r
  preAdd_F/U13/Y (INVX2_LVT)                                       0.035     0.028      0.181 f
  preAdd_F/D_OUT[57] (net)                      3        2.508               0.000      0.181 f
  preAdd_F/D_OUT[57] (FIFO2_00000044_1)                                      0.000      0.181 f
  preAdd_F_D_OUT[57] (net)                               2.508               0.000      0.181 f
  fpadder/put_a[24] (mkFPadder32)                                            0.000      0.181 f
  fpadder/put_a[24] (net)                                2.508               0.000      0.181 f
  fpadder/U510/A (INVX2_LVT)                                       0.035     0.000      0.181 f
  fpadder/U510/Y (INVX2_LVT)                                       0.022     0.030      0.211 r
  fpadder/n435 (net)                            1        0.607               0.000      0.211 r
  fpadder/U1036/A1 (AND2X1_LVT)                                    0.022     0.000      0.211 r
  fpadder/U1036/Y (AND2X1_LVT)                                     0.043     0.067      0.278 r
  fpadder/n506 (net)                            3        1.715               0.000      0.278 r
  fpadder/U749/A1 (OR2X2_LVT)                                      0.043     0.000      0.278 r
  fpadder/U749/Y (OR2X2_LVT)                                       0.041     0.081      0.358 r
  fpadder/n436 (net)                            2        2.581               0.000      0.358 r
  fpadder/U944/A1 (XOR2X2_LVT)                                     0.041     0.000      0.358 r
  fpadder/U944/Y (XOR2X2_LVT)                                      0.062     0.147      0.506 f
  fpadder/n500 (net)                            4        3.318               0.000      0.506 f
  fpadder/U1071/A (INVX2_LVT)                                      0.062     0.000      0.506 f
  fpadder/U1071/Y (INVX2_LVT)                                      0.037     0.045      0.551 r
  fpadder/n558 (net)                            2        1.263               0.000      0.551 r
  fpadder/U1072/A2 (OR2X2_LVT)                                     0.037     0.000      0.551 r
  fpadder/U1072/Y (OR2X2_LVT)                                      0.045     0.077      0.628 r
  fpadder/n576 (net)                            2        3.253               0.000      0.628 r
  fpadder/U1073/A (INVX4_LVT)                                      0.045     0.000      0.628 r
  fpadder/U1073/Y (INVX4_LVT)                                      0.043     0.040      0.667 f
  fpadder/n654 (net)                           15       12.967               0.000      0.667 f
  fpadder/U1145/A1 (AO21X1_LVT)                                    0.043     0.000      0.667 f
  fpadder/U1145/Y (AO21X1_LVT)                                     0.042     0.112      0.779 f
  fpadder/n628 (net)                            2        1.304               0.000      0.779 f
  fpadder/U629/A3 (OR3X1_LVT)                                      0.042     0.000      0.779 f
  fpadder/U629/Y (OR3X1_LVT)                                       0.037     0.086      0.866 f
  fpadder/n822 (net)                            1        0.455               0.000      0.866 f
  fpadder/U835/A2 (NAND2X0_LVT)                                    0.037     0.000      0.866 f
  fpadder/U835/Y (NAND2X0_LVT)                                     0.056     0.060      0.926 r
  fpadder/n272 (net)                            1        0.564               0.000      0.926 r
  fpadder/U833/A2 (NAND3X0_LVT)                                    0.056     0.000      0.926 r
  fpadder/U833/Y (NAND3X0_LVT)                                     0.060     0.058      0.984 f
  fpadder/n270 (net)                            1        0.651               0.000      0.984 f
  fpadder/U832/A3 (OR3X1_LVT)                                      0.060     0.000      0.984 f
  fpadder/U832/Y (OR3X1_LVT)                                       0.038     0.094      1.077 f
  fpadder/n269 (net)                            1        0.556               0.000      1.077 f
  fpadder/U828/A3 (AOI22X1_LVT)                                    0.038     0.000      1.077 f
  fpadder/U828/Y (AOI22X1_LVT)                                     0.036     0.109      1.186 r
  fpadder/n365 (net)                            2        1.285               0.000      1.186 r
  fpadder/U680/A2 (OR2X2_LVT)                                      0.036     0.000      1.186 r
  fpadder/U680/Y (OR2X2_LVT)                                       0.032     0.065      1.252 r
  fpadder/n312 (net)                            2        1.163               0.000      1.252 r
  fpadder/U842/A1 (AOI21X1_LVT)                                    0.032     0.000      1.252 r
  fpadder/U842/Y (AOI21X1_LVT)                                     0.032     0.108      1.360 f
  fpadder/n280 (net)                            3        1.632               0.000      1.360 f
  fpadder/U553/A1 (OA21X1_LVT)                                     0.032     0.000      1.360 f
  fpadder/U553/Y (OA21X1_LVT)                                      0.045     0.112      1.472 f
  fpadder/n131 (net)                            2        1.325               0.000      1.472 f
  fpadder/U51/A2 (OA21X1_LVT)                                      0.045     0.000      1.472 f
  fpadder/U51/Y (OA21X1_LVT)                                       0.043     0.103      1.575 f
  fpadder/n130 (net)                            2        1.142               0.000      1.575 f
  fpadder/U906/A2 (OA21X1_LVT)                                     0.043     0.000      1.575 f
  fpadder/U906/Y (OA21X1_LVT)                                      0.045     0.105      1.680 f
  fpadder/n1421 (net)                           2        1.446               0.000      1.680 f
  fpadder/U904/A1 (AO21X1_LVT)                                     0.045     0.000      1.680 f
  fpadder/U904/Y (AO21X1_LVT)                                      0.043     0.116      1.795 f
  fpadder/n1547 (net)                           3        1.537               0.000      1.795 f
  fpadder/s1_to_s2_fifo/D_IN[28] (FIFO2_00000026_1_0)                        0.000      1.795 f
  fpadder/s1_to_s2_fifo/D_IN[28] (net)                   1.537               0.000      1.795 f
  fpadder/s1_to_s2_fifo/U85/A1 (NAND2X0_LVT)                       0.043     0.000      1.795 f
  fpadder/s1_to_s2_fifo/U85/Y (NAND2X0_LVT)                        0.074     0.060      1.855 r
  fpadder/s1_to_s2_fifo/n59 (net)               1        0.564               0.000      1.855 r
  fpadder/s1_to_s2_fifo/U87/A2 (NAND3X0_LVT)                       0.074     0.000      1.855 r
  fpadder/s1_to_s2_fifo/U87/Y (NAND3X0_LVT)                        0.057     0.059      1.914 f
  fpadder/s1_to_s2_fifo/N28 (net)               1        0.544               0.000      1.914 f
  fpadder/s1_to_s2_fifo/data0_reg_reg_28_/D (DFFX1_LVT)            0.057     0.000      1.914 f
  data arrival time                                                                     1.914

  clock CLK (rise edge)                                                      2.800      2.800
  clock network delay (ideal)                                                0.000      2.800
  clock uncertainty                                                         -1.000      1.800
  fpadder/s1_to_s2_fifo/data0_reg_reg_28_/CLK (DFFX1_LVT)                    0.000      1.800 r
  library setup time                                                        -0.100      1.700
  data required time                                                                    1.700
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.700
  data arrival time                                                                    -1.914
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.214


  Startpoint: preAdd_F/data0_reg_reg_57_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: fpadder/s1_to_s2_fifo/data0_reg_reg_12_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: f2f
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO2_00000044_1   8000                  saed32lvt_ss0p75v25c
  mkdut              16000                 saed32lvt_ss0p75v25c
  mkFPadder32        8000                  saed32lvt_ss0p75v25c
  FIFO2_00000026_1_0 8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  preAdd_F/data0_reg_reg_57_/CLK (DFFX2_LVT)                       0.000     0.000      0.000 r
  preAdd_F/data0_reg_reg_57_/QN (DFFX2_LVT)                        0.055     0.154      0.154 r
  preAdd_F/n15 (net)                            1        1.438               0.000      0.154 r
  preAdd_F/U13/A (INVX2_LVT)                                       0.055     0.000      0.154 r
  preAdd_F/U13/Y (INVX2_LVT)                                       0.035     0.028      0.181 f
  preAdd_F/D_OUT[57] (net)                      3        2.508               0.000      0.181 f
  preAdd_F/D_OUT[57] (FIFO2_00000044_1)                                      0.000      0.181 f
  preAdd_F_D_OUT[57] (net)                               2.508               0.000      0.181 f
  fpadder/put_a[24] (mkFPadder32)                                            0.000      0.181 f
  fpadder/put_a[24] (net)                                2.508               0.000      0.181 f
  fpadder/U510/A (INVX2_LVT)                                       0.035     0.000      0.181 f
  fpadder/U510/Y (INVX2_LVT)                                       0.022     0.030      0.211 r
  fpadder/n435 (net)                            1        0.607               0.000      0.211 r
  fpadder/U1036/A1 (AND2X1_LVT)                                    0.022     0.000      0.211 r
  fpadder/U1036/Y (AND2X1_LVT)                                     0.043     0.067      0.278 r
  fpadder/n506 (net)                            3        1.715               0.000      0.278 r
  fpadder/U749/A1 (OR2X2_LVT)                                      0.043     0.000      0.278 r
  fpadder/U749/Y (OR2X2_LVT)                                       0.041     0.081      0.358 r
  fpadder/n436 (net)                            2        2.581               0.000      0.358 r
  fpadder/U944/A1 (XOR2X2_LVT)                                     0.041     0.000      0.358 r
  fpadder/U944/Y (XOR2X2_LVT)                                      0.062     0.147      0.506 f
  fpadder/n500 (net)                            4        3.318               0.000      0.506 f
  fpadder/U1071/A (INVX2_LVT)                                      0.062     0.000      0.506 f
  fpadder/U1071/Y (INVX2_LVT)                                      0.037     0.045      0.551 r
  fpadder/n558 (net)                            2        1.263               0.000      0.551 r
  fpadder/U1072/A2 (OR2X2_LVT)                                     0.037     0.000      0.551 r
  fpadder/U1072/Y (OR2X2_LVT)                                      0.045     0.077      0.628 r
  fpadder/n576 (net)                            2        3.253               0.000      0.628 r
  fpadder/U1073/A (INVX4_LVT)                                      0.045     0.000      0.628 r
  fpadder/U1073/Y (INVX4_LVT)                                      0.043     0.040      0.667 f
  fpadder/n654 (net)                           15       12.967               0.000      0.667 f
  fpadder/U1145/A1 (AO21X1_LVT)                                    0.043     0.000      0.667 f
  fpadder/U1145/Y (AO21X1_LVT)                                     0.042     0.112      0.779 f
  fpadder/n628 (net)                            2        1.304               0.000      0.779 f
  fpadder/U629/A3 (OR3X1_LVT)                                      0.042     0.000      0.779 f
  fpadder/U629/Y (OR3X1_LVT)                                       0.037     0.086      0.866 f
  fpadder/n822 (net)                            1        0.455               0.000      0.866 f
  fpadder/U835/A2 (NAND2X0_LVT)                                    0.037     0.000      0.866 f
  fpadder/U835/Y (NAND2X0_LVT)                                     0.056     0.060      0.926 r
  fpadder/n272 (net)                            1        0.564               0.000      0.926 r
  fpadder/U833/A2 (NAND3X0_LVT)                                    0.056     0.000      0.926 r
  fpadder/U833/Y (NAND3X0_LVT)                                     0.060     0.058      0.984 f
  fpadder/n270 (net)                            1        0.651               0.000      0.984 f
  fpadder/U832/A3 (OR3X1_LVT)                                      0.060     0.000      0.984 f
  fpadder/U832/Y (OR3X1_LVT)                                       0.038     0.094      1.077 f
  fpadder/n269 (net)                            1        0.556               0.000      1.077 f
  fpadder/U828/A3 (AOI22X1_LVT)                                    0.038     0.000      1.077 f
  fpadder/U828/Y (AOI22X1_LVT)                                     0.036     0.109      1.186 r
  fpadder/n365 (net)                            2        1.285               0.000      1.186 r
  fpadder/U680/A2 (OR2X2_LVT)                                      0.036     0.000      1.186 r
  fpadder/U680/Y (OR2X2_LVT)                                       0.032     0.065      1.252 r
  fpadder/n312 (net)                            2        1.163               0.000      1.252 r
  fpadder/U842/A1 (AOI21X1_LVT)                                    0.032     0.000      1.252 r
  fpadder/U842/Y (AOI21X1_LVT)                                     0.032     0.108      1.360 f
  fpadder/n280 (net)                            3        1.632               0.000      1.360 f
  fpadder/U553/A1 (OA21X1_LVT)                                     0.032     0.000      1.360 f
  fpadder/U553/Y (OA21X1_LVT)                                      0.045     0.112      1.472 f
  fpadder/n131 (net)                            2        1.325               0.000      1.472 f
  fpadder/U51/A2 (OA21X1_LVT)                                      0.045     0.000      1.472 f
  fpadder/U51/Y (OA21X1_LVT)                                       0.043     0.103      1.575 f
  fpadder/n130 (net)                            2        1.142               0.000      1.575 f
  fpadder/U908/A (INVX0_LVT)                                       0.043     0.000      1.575 f
  fpadder/U908/Y (INVX0_LVT)                                       0.055     0.059      1.634 r
  fpadder/n346 (net)                            2        1.868               0.000      1.634 r
  fpadder/U1501/A1 (XOR2X2_LVT)                                    0.055     0.000      1.634 r
  fpadder/U1501/Y (XOR2X2_LVT)                                     0.052     0.134      1.768 f
  fpadder/n1521 (net)                           2        1.106               0.000      1.768 f
  fpadder/s1_to_s2_fifo/D_IN[12] (FIFO2_00000026_1_0)                        0.000      1.768 f
  fpadder/s1_to_s2_fifo/D_IN[12] (net)                   1.106               0.000      1.768 f
  fpadder/s1_to_s2_fifo/U126/A4 (AO22X1_LVT)                       0.052     0.000      1.768 f
  fpadder/s1_to_s2_fifo/U126/Y (AO22X1_LVT)                        0.039     0.085      1.853 f
  fpadder/s1_to_s2_fifo/n92 (net)               1        0.687               0.000      1.853 f
  fpadder/s1_to_s2_fifo/U33/A2 (OR2X1_LVT)                         0.039     0.000      1.853 f
  fpadder/s1_to_s2_fifo/U33/Y (OR2X1_LVT)                          0.028     0.070      1.923 f
  fpadder/s1_to_s2_fifo/N44 (net)               1        0.544               0.000      1.923 f
  fpadder/s1_to_s2_fifo/data0_reg_reg_12_/D (DFFX1_LVT)            0.028     0.000      1.923 f
  data arrival time                                                                     1.923

  clock CLK (rise edge)                                                      2.800      2.800
  clock network delay (ideal)                                                0.000      2.800
  clock uncertainty                                                         -1.000      1.800
  fpadder/s1_to_s2_fifo/data0_reg_reg_12_/CLK (DFFX1_LVT)                    0.000      1.800 r
  library setup time                                                        -0.082      1.718
  data required time                                                                    1.718
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.718
  data arrival time                                                                    -1.923
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.205


  Startpoint: preAdd_F/data0_reg_reg_25_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: fpadder/s1_to_s2_fifo/data0_reg_reg_11_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: f2f
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO2_00000044_1   8000                  saed32lvt_ss0p75v25c
  mkdut              16000                 saed32lvt_ss0p75v25c
  mkFPadder32        8000                  saed32lvt_ss0p75v25c
  FIFO2_00000026_1_0 8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  preAdd_F/data0_reg_reg_25_/CLK (DFFX2_LVT)                       0.000     0.000      0.000 r
  preAdd_F/data0_reg_reg_25_/QN (DFFX2_LVT)                        0.055     0.154      0.154 r
  preAdd_F/n40 (net)                            1        1.438               0.000      0.154 r
  preAdd_F/U15/A (INVX2_LVT)                                       0.055     0.000      0.154 r
  preAdd_F/U15/Y (INVX2_LVT)                                       0.035     0.028      0.181 f
  preAdd_F/D_OUT[25] (net)                      3        2.508               0.000      0.181 f
  preAdd_F/D_OUT[25] (FIFO2_00000044_1)                                      0.000      0.181 f
  preAdd_F_D_OUT[25] (net)                               2.508               0.000      0.181 f
  fpadder/put_b[24] (mkFPadder32)                                            0.000      0.181 f
  fpadder/put_b[24] (net)                                2.508               0.000      0.181 f
  fpadder/U50/A (INVX2_LVT)                                        0.035     0.000      0.181 f
  fpadder/U50/Y (INVX2_LVT)                                        0.022     0.030      0.211 r
  fpadder/n307 (net)                            1        0.607               0.000      0.211 r
  fpadder/U702/A1 (AND2X1_LVT)                                     0.022     0.000      0.211 r
  fpadder/U702/Y (AND2X1_LVT)                                      0.046     0.069      0.280 r
  fpadder/n443 (net)                            3        1.990               0.000      0.280 r
  fpadder/U170/A2 (OR2X1_LVT)                                      0.046     0.000      0.280 r
  fpadder/U170/Y (OR2X1_LVT)                                       0.038     0.071      0.351 r
  fpadder/n478 (net)                            2        1.272               0.000      0.351 r
  fpadder/U165/A (INVX1_LVT)                                       0.038     0.000      0.351 r
  fpadder/U165/Y (INVX1_LVT)                                       0.028     0.026      0.376 f
  fpadder/n306 (net)                            2        1.226               0.000      0.376 f
  fpadder/U164/A2 (OR2X1_LVT)                                      0.028     0.000      0.376 f
  fpadder/U164/Y (OR2X1_LVT)                                       0.037     0.076      0.453 f
  fpadder/n466 (net)                            2        1.782               0.000      0.453 f
  fpadder/U793/A1 (AO21X1_LVT)                                     0.037     0.000      0.453 f
  fpadder/U793/Y (AO21X1_LVT)                                      0.050     0.117      0.570 f
  fpadder/n233 (net)                            3        2.452               0.000      0.570 f
  fpadder/U549/A3 (NAND3X0_LVT)                                    0.050     0.000      0.570 f
  fpadder/U549/Y (NAND3X0_LVT)                                     0.054     0.063      0.633 r
  fpadder/n99 (net)                             1        0.527               0.000      0.633 r
  fpadder/U547/A3 (NAND3X0_LVT)                                    0.054     0.000      0.633 r
  fpadder/U547/Y (NAND3X0_LVT)                                     0.105     0.095      0.728 f
  fpadder/n991 (net)                            4        2.456               0.000      0.728 f
  fpadder/U48/A2 (OR2X1_LVT)                                       0.105     0.000      0.728 f
  fpadder/U48/Y (OR2X1_LVT)                                        0.041     0.103      0.832 f
  fpadder/n602 (net)                            2        1.226               0.000      0.832 f
  fpadder/U452/A1 (OR3X1_LVT)                                      0.041     0.000      0.832 f
  fpadder/U452/Y (OR3X1_LVT)                                       0.052     0.138      0.970 f
  fpadder/n1399 (net)                           4        2.391               0.000      0.970 f
  fpadder/U273/A (INVX0_LVT)                                       0.052     0.000      0.970 f
  fpadder/U273/Y (INVX0_LVT)                                       0.034     0.045      1.015 r
  fpadder/n614 (net)                            1        0.504               0.000      1.015 r
  fpadder/U631/A1 (AOI22X1_LVT)                                    0.034     0.000      1.015 r
  fpadder/U631/Y (AOI22X1_LVT)                                     0.026     0.112      1.126 f
  fpadder/n342 (net)                            1        0.581               0.000      1.126 f
  fpadder/U902/A1 (AND2X1_LVT)                                     0.026     0.000      1.126 f
  fpadder/U902/Y (AND2X1_LVT)                                      0.034     0.068      1.195 f
  fpadder/n1417 (net)                           2        1.212               0.000      1.195 f
  fpadder/U818/A2 (OR2X1_LVT)                                      0.034     0.000      1.195 f
  fpadder/U818/Y (OR2X1_LVT)                                       0.031     0.072      1.266 f
  fpadder/n1419 (net)                           2        0.944               0.000      1.266 f
  fpadder/U842/A2 (AOI21X1_LVT)                                    0.031     0.000      1.266 f
  fpadder/U842/Y (AOI21X1_LVT)                                     0.041     0.146      1.413 r
  fpadder/n280 (net)                            3        1.688               0.000      1.413 r
  fpadder/U553/A1 (OA21X1_LVT)                                     0.041     0.000      1.413 r
  fpadder/U553/Y (OA21X1_LVT)                                      0.045     0.094      1.506 r
  fpadder/n131 (net)                            2        1.361               0.000      1.506 r
  fpadder/U884/A (INVX1_LVT)                                       0.045     0.000      1.506 r
  fpadder/U884/Y (INVX1_LVT)                                       0.042     0.039      1.546 f
  fpadder/n1255 (net)                           4        2.965               0.000      1.546 f
  fpadder/U978/A1 (AOI21X1_LVT)                                    0.042     0.000      1.546 f
  fpadder/U978/Y (AOI21X1_LVT)                                     0.041     0.148      1.693 r
  fpadder/n742 (net)                            1        1.697               0.000      1.693 r
  fpadder/U1186/A1 (XNOR2X2_LVT)                                   0.041     0.000      1.693 r
  fpadder/U1186/Y (XNOR2X2_LVT)                                    0.045     0.108      1.801 f
  fpadder/n446 (net)                            2        1.074               0.000      1.801 f
  fpadder/s1_to_s2_fifo/D_IN[11] (FIFO2_00000026_1_0)                        0.000      1.801 f
  fpadder/s1_to_s2_fifo/D_IN[11] (net)                   1.074               0.000      1.801 f
  fpadder/s1_to_s2_fifo/U26/A1 (AO21X1_LVT)                        0.045     0.000      1.801 f
  fpadder/s1_to_s2_fifo/U26/Y (AO21X1_LVT)                         0.037     0.106      1.907 f
  fpadder/s1_to_s2_fifo/N45 (net)               1        0.544               0.000      1.907 f
  fpadder/s1_to_s2_fifo/data0_reg_reg_11_/D (DFFX1_LVT)            0.037     0.000      1.907 f
  data arrival time                                                                     1.907

  clock CLK (rise edge)                                                      2.800      2.800
  clock network delay (ideal)                                                0.000      2.800
  clock uncertainty                                                         -1.000      1.800
  fpadder/s1_to_s2_fifo/data0_reg_reg_11_/CLK (DFFX1_LVT)                    0.000      1.800 r
  library setup time                                                        -0.088      1.712
  data required time                                                                    1.712
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.712
  data arrival time                                                                    -1.907
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.195


  Startpoint: preAdd_F/data0_reg_reg_25_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: fpadder/s1_to_s2_fifo/data0_reg_reg_9_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: f2f
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO2_00000044_1   8000                  saed32lvt_ss0p75v25c
  mkdut              16000                 saed32lvt_ss0p75v25c
  mkFPadder32        8000                  saed32lvt_ss0p75v25c
  FIFO2_00000026_1_0 8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  preAdd_F/data0_reg_reg_25_/CLK (DFFX2_LVT)                       0.000     0.000      0.000 r
  preAdd_F/data0_reg_reg_25_/QN (DFFX2_LVT)                        0.055     0.154      0.154 r
  preAdd_F/n40 (net)                            1        1.438               0.000      0.154 r
  preAdd_F/U15/A (INVX2_LVT)                                       0.055     0.000      0.154 r
  preAdd_F/U15/Y (INVX2_LVT)                                       0.035     0.028      0.181 f
  preAdd_F/D_OUT[25] (net)                      3        2.508               0.000      0.181 f
  preAdd_F/D_OUT[25] (FIFO2_00000044_1)                                      0.000      0.181 f
  preAdd_F_D_OUT[25] (net)                               2.508               0.000      0.181 f
  fpadder/put_b[24] (mkFPadder32)                                            0.000      0.181 f
  fpadder/put_b[24] (net)                                2.508               0.000      0.181 f
  fpadder/U50/A (INVX2_LVT)                                        0.035     0.000      0.181 f
  fpadder/U50/Y (INVX2_LVT)                                        0.022     0.030      0.211 r
  fpadder/n307 (net)                            1        0.607               0.000      0.211 r
  fpadder/U702/A1 (AND2X1_LVT)                                     0.022     0.000      0.211 r
  fpadder/U702/Y (AND2X1_LVT)                                      0.046     0.069      0.280 r
  fpadder/n443 (net)                            3        1.990               0.000      0.280 r
  fpadder/U170/A2 (OR2X1_LVT)                                      0.046     0.000      0.280 r
  fpadder/U170/Y (OR2X1_LVT)                                       0.038     0.071      0.351 r
  fpadder/n478 (net)                            2        1.272               0.000      0.351 r
  fpadder/U165/A (INVX1_LVT)                                       0.038     0.000      0.351 r
  fpadder/U165/Y (INVX1_LVT)                                       0.028     0.026      0.376 f
  fpadder/n306 (net)                            2        1.226               0.000      0.376 f
  fpadder/U164/A2 (OR2X1_LVT)                                      0.028     0.000      0.376 f
  fpadder/U164/Y (OR2X1_LVT)                                       0.037     0.076      0.453 f
  fpadder/n466 (net)                            2        1.782               0.000      0.453 f
  fpadder/U793/A1 (AO21X1_LVT)                                     0.037     0.000      0.453 f
  fpadder/U793/Y (AO21X1_LVT)                                      0.050     0.117      0.570 f
  fpadder/n233 (net)                            3        2.452               0.000      0.570 f
  fpadder/U549/A3 (NAND3X0_LVT)                                    0.050     0.000      0.570 f
  fpadder/U549/Y (NAND3X0_LVT)                                     0.054     0.063      0.633 r
  fpadder/n99 (net)                             1        0.527               0.000      0.633 r
  fpadder/U547/A3 (NAND3X0_LVT)                                    0.054     0.000      0.633 r
  fpadder/U547/Y (NAND3X0_LVT)                                     0.105     0.095      0.728 f
  fpadder/n991 (net)                            4        2.456               0.000      0.728 f
  fpadder/U48/A2 (OR2X1_LVT)                                       0.105     0.000      0.728 f
  fpadder/U48/Y (OR2X1_LVT)                                        0.041     0.103      0.832 f
  fpadder/n602 (net)                            2        1.226               0.000      0.832 f
  fpadder/U452/A1 (OR3X1_LVT)                                      0.041     0.000      0.832 f
  fpadder/U452/Y (OR3X1_LVT)                                       0.052     0.138      0.970 f
  fpadder/n1399 (net)                           4        2.391               0.000      0.970 f
  fpadder/U273/A (INVX0_LVT)                                       0.052     0.000      0.970 f
  fpadder/U273/Y (INVX0_LVT)                                       0.034     0.045      1.015 r
  fpadder/n614 (net)                            1        0.504               0.000      1.015 r
  fpadder/U631/A1 (AOI22X1_LVT)                                    0.034     0.000      1.015 r
  fpadder/U631/Y (AOI22X1_LVT)                                     0.026     0.112      1.126 f
  fpadder/n342 (net)                            1        0.581               0.000      1.126 f
  fpadder/U902/A1 (AND2X1_LVT)                                     0.026     0.000      1.126 f
  fpadder/U902/Y (AND2X1_LVT)                                      0.034     0.068      1.195 f
  fpadder/n1417 (net)                           2        1.212               0.000      1.195 f
  fpadder/U818/A2 (OR2X1_LVT)                                      0.034     0.000      1.195 f
  fpadder/U818/Y (OR2X1_LVT)                                       0.031     0.072      1.266 f
  fpadder/n1419 (net)                           2        0.944               0.000      1.266 f
  fpadder/U842/A2 (AOI21X1_LVT)                                    0.031     0.000      1.266 f
  fpadder/U842/Y (AOI21X1_LVT)                                     0.041     0.146      1.413 r
  fpadder/n280 (net)                            3        1.688               0.000      1.413 r
  fpadder/U553/A1 (OA21X1_LVT)                                     0.041     0.000      1.413 r
  fpadder/U553/Y (OA21X1_LVT)                                      0.045     0.094      1.506 r
  fpadder/n131 (net)                            2        1.361               0.000      1.506 r
  fpadder/U884/A (INVX1_LVT)                                       0.045     0.000      1.506 r
  fpadder/U884/Y (INVX1_LVT)                                       0.042     0.039      1.546 f
  fpadder/n1255 (net)                           4        2.965               0.000      1.546 f
  fpadder/U1032/A1 (AOI21X1_LVT)                                   0.042     0.000      1.546 f
  fpadder/U1032/Y (AOI21X1_LVT)                                    0.041     0.148      1.693 r
  fpadder/n723 (net)                            1        1.697               0.000      1.693 r
  fpadder/U1175/A1 (XNOR2X2_LVT)                                   0.041     0.000      1.693 r
  fpadder/U1175/Y (XNOR2X2_LVT)                                    0.045     0.108      1.801 f
  fpadder/n448 (net)                            2        1.074               0.000      1.801 f
  fpadder/s1_to_s2_fifo/D_IN[9] (FIFO2_00000026_1_0)                         0.000      1.801 f
  fpadder/s1_to_s2_fifo/D_IN[9] (net)                    1.074               0.000      1.801 f
  fpadder/s1_to_s2_fifo/U22/A1 (AO21X1_LVT)                        0.045     0.000      1.801 f
  fpadder/s1_to_s2_fifo/U22/Y (AO21X1_LVT)                         0.037     0.105      1.907 f
  fpadder/s1_to_s2_fifo/N47 (net)               1        0.544               0.000      1.907 f
  fpadder/s1_to_s2_fifo/data0_reg_reg_9_/D (DFFX1_LVT)             0.037     0.000      1.907 f
  data arrival time                                                                     1.907

  clock CLK (rise edge)                                                      2.800      2.800
  clock network delay (ideal)                                                0.000      2.800
  clock uncertainty                                                         -1.000      1.800
  fpadder/s1_to_s2_fifo/data0_reg_reg_9_/CLK (DFFX1_LVT)                     0.000      1.800 r
  library setup time                                                        -0.088      1.712
  data required time                                                                    1.712
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.712
  data arrival time                                                                    -1.907
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.195


  Startpoint: preAdd_F/data0_reg_reg_25_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: fpadder/s1_to_s2_fifo/data0_reg_reg_10_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: f2f
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO2_00000044_1   8000                  saed32lvt_ss0p75v25c
  mkdut              16000                 saed32lvt_ss0p75v25c
  mkFPadder32        8000                  saed32lvt_ss0p75v25c
  FIFO2_00000026_1_0 8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  preAdd_F/data0_reg_reg_25_/CLK (DFFX2_LVT)                       0.000     0.000      0.000 r
  preAdd_F/data0_reg_reg_25_/QN (DFFX2_LVT)                        0.055     0.154      0.154 r
  preAdd_F/n40 (net)                            1        1.438               0.000      0.154 r
  preAdd_F/U15/A (INVX2_LVT)                                       0.055     0.000      0.154 r
  preAdd_F/U15/Y (INVX2_LVT)                                       0.035     0.028      0.181 f
  preAdd_F/D_OUT[25] (net)                      3        2.508               0.000      0.181 f
  preAdd_F/D_OUT[25] (FIFO2_00000044_1)                                      0.000      0.181 f
  preAdd_F_D_OUT[25] (net)                               2.508               0.000      0.181 f
  fpadder/put_b[24] (mkFPadder32)                                            0.000      0.181 f
  fpadder/put_b[24] (net)                                2.508               0.000      0.181 f
  fpadder/U50/A (INVX2_LVT)                                        0.035     0.000      0.181 f
  fpadder/U50/Y (INVX2_LVT)                                        0.022     0.030      0.211 r
  fpadder/n307 (net)                            1        0.607               0.000      0.211 r
  fpadder/U702/A1 (AND2X1_LVT)                                     0.022     0.000      0.211 r
  fpadder/U702/Y (AND2X1_LVT)                                      0.046     0.069      0.280 r
  fpadder/n443 (net)                            3        1.990               0.000      0.280 r
  fpadder/U170/A2 (OR2X1_LVT)                                      0.046     0.000      0.280 r
  fpadder/U170/Y (OR2X1_LVT)                                       0.038     0.071      0.351 r
  fpadder/n478 (net)                            2        1.272               0.000      0.351 r
  fpadder/U165/A (INVX1_LVT)                                       0.038     0.000      0.351 r
  fpadder/U165/Y (INVX1_LVT)                                       0.028     0.026      0.376 f
  fpadder/n306 (net)                            2        1.226               0.000      0.376 f
  fpadder/U164/A2 (OR2X1_LVT)                                      0.028     0.000      0.376 f
  fpadder/U164/Y (OR2X1_LVT)                                       0.037     0.076      0.453 f
  fpadder/n466 (net)                            2        1.782               0.000      0.453 f
  fpadder/U793/A1 (AO21X1_LVT)                                     0.037     0.000      0.453 f
  fpadder/U793/Y (AO21X1_LVT)                                      0.050     0.117      0.570 f
  fpadder/n233 (net)                            3        2.452               0.000      0.570 f
  fpadder/U549/A3 (NAND3X0_LVT)                                    0.050     0.000      0.570 f
  fpadder/U549/Y (NAND3X0_LVT)                                     0.054     0.063      0.633 r
  fpadder/n99 (net)                             1        0.527               0.000      0.633 r
  fpadder/U547/A3 (NAND3X0_LVT)                                    0.054     0.000      0.633 r
  fpadder/U547/Y (NAND3X0_LVT)                                     0.105     0.095      0.728 f
  fpadder/n991 (net)                            4        2.456               0.000      0.728 f
  fpadder/U48/A2 (OR2X1_LVT)                                       0.105     0.000      0.728 f
  fpadder/U48/Y (OR2X1_LVT)                                        0.041     0.103      0.832 f
  fpadder/n602 (net)                            2        1.226               0.000      0.832 f
  fpadder/U452/A1 (OR3X1_LVT)                                      0.041     0.000      0.832 f
  fpadder/U452/Y (OR3X1_LVT)                                       0.052     0.138      0.970 f
  fpadder/n1399 (net)                           4        2.391               0.000      0.970 f
  fpadder/U273/A (INVX0_LVT)                                       0.052     0.000      0.970 f
  fpadder/U273/Y (INVX0_LVT)                                       0.034     0.045      1.015 r
  fpadder/n614 (net)                            1        0.504               0.000      1.015 r
  fpadder/U631/A1 (AOI22X1_LVT)                                    0.034     0.000      1.015 r
  fpadder/U631/Y (AOI22X1_LVT)                                     0.026     0.112      1.126 f
  fpadder/n342 (net)                            1        0.581               0.000      1.126 f
  fpadder/U902/A1 (AND2X1_LVT)                                     0.026     0.000      1.126 f
  fpadder/U902/Y (AND2X1_LVT)                                      0.034     0.068      1.195 f
  fpadder/n1417 (net)                           2        1.212               0.000      1.195 f
  fpadder/U818/A2 (OR2X1_LVT)                                      0.034     0.000      1.195 f
  fpadder/U818/Y (OR2X1_LVT)                                       0.031     0.072      1.266 f
  fpadder/n1419 (net)                           2        0.944               0.000      1.266 f
  fpadder/U842/A2 (AOI21X1_LVT)                                    0.031     0.000      1.266 f
  fpadder/U842/Y (AOI21X1_LVT)                                     0.041     0.146      1.413 r
  fpadder/n280 (net)                            3        1.688               0.000      1.413 r
  fpadder/U553/A1 (OA21X1_LVT)                                     0.041     0.000      1.413 r
  fpadder/U553/Y (OA21X1_LVT)                                      0.045     0.094      1.506 r
  fpadder/n131 (net)                            2        1.361               0.000      1.506 r
  fpadder/U884/A (INVX1_LVT)                                       0.045     0.000      1.506 r
  fpadder/U884/Y (INVX1_LVT)                                       0.042     0.039      1.546 f
  fpadder/n1255 (net)                           4        2.965               0.000      1.546 f
  fpadder/U883/A1 (AOI21X1_LVT)                                    0.042     0.000      1.546 f
  fpadder/U883/Y (AOI21X1_LVT)                                     0.041     0.148      1.693 r
  fpadder/n716 (net)                            1        1.697               0.000      1.693 r
  fpadder/U1172/A1 (XNOR2X2_LVT)                                   0.041     0.000      1.693 r
  fpadder/U1172/Y (XNOR2X2_LVT)                                    0.045     0.108      1.801 f
  fpadder/n447 (net)                            2        1.074               0.000      1.801 f
  fpadder/s1_to_s2_fifo/D_IN[10] (FIFO2_00000026_1_0)                        0.000      1.801 f
  fpadder/s1_to_s2_fifo/D_IN[10] (net)                   1.074               0.000      1.801 f
  fpadder/s1_to_s2_fifo/U24/A1 (AO21X1_LVT)                        0.045     0.000      1.801 f
  fpadder/s1_to_s2_fifo/U24/Y (AO21X1_LVT)                         0.037     0.105      1.907 f
  fpadder/s1_to_s2_fifo/N46 (net)               1        0.544               0.000      1.907 f
  fpadder/s1_to_s2_fifo/data0_reg_reg_10_/D (DFFX1_LVT)            0.037     0.000      1.907 f
  data arrival time                                                                     1.907

  clock CLK (rise edge)                                                      2.800      2.800
  clock network delay (ideal)                                                0.000      2.800
  clock uncertainty                                                         -1.000      1.800
  fpadder/s1_to_s2_fifo/data0_reg_reg_10_/CLK (DFFX1_LVT)                    0.000      1.800 r
  library setup time                                                        -0.088      1.712
  data required time                                                                    1.712
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.712
  data arrival time                                                                    -1.907
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.195


  Startpoint: preAdd_F/data0_reg_reg_57_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: fpadder/s1_to_s2_fifo/data0_reg_reg_26_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: f2f
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO2_00000044_1   8000                  saed32lvt_ss0p75v25c
  mkdut              16000                 saed32lvt_ss0p75v25c
  mkFPadder32        8000                  saed32lvt_ss0p75v25c
  FIFO2_00000026_1_0 8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  preAdd_F/data0_reg_reg_57_/CLK (DFFX2_LVT)                       0.000     0.000      0.000 r
  preAdd_F/data0_reg_reg_57_/QN (DFFX2_LVT)                        0.055     0.154      0.154 r
  preAdd_F/n15 (net)                            1        1.438               0.000      0.154 r
  preAdd_F/U13/A (INVX2_LVT)                                       0.055     0.000      0.154 r
  preAdd_F/U13/Y (INVX2_LVT)                                       0.035     0.028      0.181 f
  preAdd_F/D_OUT[57] (net)                      3        2.508               0.000      0.181 f
  preAdd_F/D_OUT[57] (FIFO2_00000044_1)                                      0.000      0.181 f
  preAdd_F_D_OUT[57] (net)                               2.508               0.000      0.181 f
  fpadder/put_a[24] (mkFPadder32)                                            0.000      0.181 f
  fpadder/put_a[24] (net)                                2.508               0.000      0.181 f
  fpadder/U510/A (INVX2_LVT)                                       0.035     0.000      0.181 f
  fpadder/U510/Y (INVX2_LVT)                                       0.022     0.030      0.211 r
  fpadder/n435 (net)                            1        0.607               0.000      0.211 r
  fpadder/U1036/A1 (AND2X1_LVT)                                    0.022     0.000      0.211 r
  fpadder/U1036/Y (AND2X1_LVT)                                     0.043     0.067      0.278 r
  fpadder/n506 (net)                            3        1.715               0.000      0.278 r
  fpadder/U749/A1 (OR2X2_LVT)                                      0.043     0.000      0.278 r
  fpadder/U749/Y (OR2X2_LVT)                                       0.041     0.081      0.358 r
  fpadder/n436 (net)                            2        2.581               0.000      0.358 r
  fpadder/U944/A1 (XOR2X2_LVT)                                     0.041     0.000      0.358 r
  fpadder/U944/Y (XOR2X2_LVT)                                      0.062     0.147      0.506 f
  fpadder/n500 (net)                            4        3.318               0.000      0.506 f
  fpadder/U734/A2 (OR2X2_LVT)                                      0.062     0.000      0.506 f
  fpadder/U734/Y (OR2X2_LVT)                                       0.041     0.097      0.603 f
  fpadder/n484 (net)                            1        2.693               0.000      0.603 f
  fpadder/U1065/A (INVX4_LVT)                                      0.041     0.000      0.603 f
  fpadder/U1065/Y (INVX4_LVT)                                      0.044     0.049      0.652 r
  fpadder/n655 (net)                            8        9.281               0.000      0.652 r
  fpadder/U360/A (INVX8_LVT)                                       0.044     0.000      0.652 r
  fpadder/U360/Y (INVX8_LVT)                                       0.036     0.032      0.684 f
  fpadder/n47 (net)                            28       17.526               0.000      0.684 f
  fpadder/U1146/A2 (OAI22X1_LVT)                                   0.036     0.000      0.684 f
  fpadder/U1146/Y (OAI22X1_LVT)                                    0.028     0.131      0.815 r
  fpadder/n636 (net)                            1        0.605               0.000      0.815 r
  fpadder/U144/A1 (OR2X1_LVT)                                      0.028     0.000      0.815 r
  fpadder/U144/Y (OR2X1_LVT)                                       0.039     0.069      0.885 r
  fpadder/n771 (net)                            2        1.346               0.000      0.885 r
  fpadder/U471/A3 (AOI22X1_LVT)                                    0.039     0.000      0.885 r
  fpadder/U471/Y (AOI22X1_LVT)                                     0.026     0.096      0.980 f
  fpadder/n773 (net)                            1        0.510               0.000      0.980 f
  fpadder/U1195/A1 (AND3X1_LVT)                                    0.026     0.000      0.980 f
  fpadder/U1195/Y (AND3X1_LVT)                                     0.041     0.077      1.057 f
  fpadder/n774 (net)                            1        0.530               0.000      1.057 f
  fpadder/U649/A3 (AO21X1_LVT)                                     0.041     0.000      1.057 f
  fpadder/U649/Y (AO21X1_LVT)                                      0.041     0.073      1.130 f
  fpadder/n150 (net)                            2        1.143               0.000      1.130 f
  fpadder/U460/A2 (OR2X1_LVT)                                      0.041     0.000      1.130 f
  fpadder/U460/Y (OR2X1_LVT)                                       0.035     0.079      1.209 f
  fpadder/n1327 (net)                           3        1.482               0.000      1.209 f
  fpadder/U851/A1 (AOI21X1_LVT)                                    0.035     0.000      1.209 f
  fpadder/U851/Y (AOI21X1_LVT)                                     0.035     0.138      1.347 r
  fpadder/n1282 (net)                           2        1.150               0.000      1.347 r
  fpadder/U1218/A2 (OA21X1_LVT)                                    0.035     0.000      1.347 r
  fpadder/U1218/Y (OA21X1_LVT)                                     0.041     0.081      1.428 r
  fpadder/n857 (net)                            2        0.947               0.000      1.428 r
  fpadder/U601/A3 (OA21X1_LVT)                                     0.041     0.000      1.428 r
  fpadder/U601/Y (OA21X1_LVT)                                      0.056     0.090      1.518 r
  fpadder/n129 (net)                            4        2.263               0.000      1.518 r
  fpadder/U1232/A2 (OA21X1_LVT)                                    0.056     0.000      1.518 r
  fpadder/U1232/Y (OA21X1_LVT)                                     0.041     0.088      1.607 r
  fpadder/n883 (net)                            2        1.065               0.000      1.607 r
  fpadder/U906/A3 (OA21X1_LVT)                                     0.041     0.000      1.607 r
  fpadder/U906/Y (OA21X1_LVT)                                      0.047     0.083      1.689 r
  fpadder/n1421 (net)                           2        1.477               0.000      1.689 r
  fpadder/U1572/A3 (XOR3X2_LVT)                                    0.047     0.000      1.689 r
  fpadder/U1572/Y (XOR3X2_LVT)                                     0.074     0.087      1.776 f
  fpadder/n431 (net)                            2        1.074               0.000      1.776 f
  fpadder/s1_to_s2_fifo/D_IN[26] (FIFO2_00000026_1_0)                        0.000      1.776 f
  fpadder/s1_to_s2_fifo/D_IN[26] (net)                   1.074               0.000      1.776 f
  fpadder/s1_to_s2_fifo/U28/A1 (AO21X1_LVT)                        0.074     0.000      1.776 f
  fpadder/s1_to_s2_fifo/U28/Y (AO21X1_LVT)                         0.037     0.123      1.900 f
  fpadder/s1_to_s2_fifo/N30 (net)               1        0.544               0.000      1.900 f
  fpadder/s1_to_s2_fifo/data0_reg_reg_26_/D (DFFX1_LVT)            0.037     0.000      1.900 f
  data arrival time                                                                     1.900

  clock CLK (rise edge)                                                      2.800      2.800
  clock network delay (ideal)                                                0.000      2.800
  clock uncertainty                                                         -1.000      1.800
  fpadder/s1_to_s2_fifo/data0_reg_reg_26_/CLK (DFFX1_LVT)                    0.000      1.800 r
  library setup time                                                        -0.088      1.712
  data required time                                                                    1.712
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.712
  data arrival time                                                                    -1.900
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.188


  Startpoint: preAdd_F/data0_reg_reg_25_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: fpadder/s1_to_s2_fifo/data0_reg_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: f2f
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO2_00000044_1   8000                  saed32lvt_ss0p75v25c
  mkdut              16000                 saed32lvt_ss0p75v25c
  mkFPadder32        8000                  saed32lvt_ss0p75v25c
  FIFO2_00000026_1_0 8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  preAdd_F/data0_reg_reg_25_/CLK (DFFX2_LVT)                       0.000     0.000      0.000 r
  preAdd_F/data0_reg_reg_25_/QN (DFFX2_LVT)                        0.055     0.154      0.154 r
  preAdd_F/n40 (net)                            1        1.438               0.000      0.154 r
  preAdd_F/U15/A (INVX2_LVT)                                       0.055     0.000      0.154 r
  preAdd_F/U15/Y (INVX2_LVT)                                       0.035     0.028      0.181 f
  preAdd_F/D_OUT[25] (net)                      3        2.508               0.000      0.181 f
  preAdd_F/D_OUT[25] (FIFO2_00000044_1)                                      0.000      0.181 f
  preAdd_F_D_OUT[25] (net)                               2.508               0.000      0.181 f
  fpadder/put_b[24] (mkFPadder32)                                            0.000      0.181 f
  fpadder/put_b[24] (net)                                2.508               0.000      0.181 f
  fpadder/U50/A (INVX2_LVT)                                        0.035     0.000      0.181 f
  fpadder/U50/Y (INVX2_LVT)                                        0.022     0.030      0.211 r
  fpadder/n307 (net)                            1        0.607               0.000      0.211 r
  fpadder/U702/A1 (AND2X1_LVT)                                     0.022     0.000      0.211 r
  fpadder/U702/Y (AND2X1_LVT)                                      0.046     0.069      0.280 r
  fpadder/n443 (net)                            3        1.990               0.000      0.280 r
  fpadder/U170/A2 (OR2X1_LVT)                                      0.046     0.000      0.280 r
  fpadder/U170/Y (OR2X1_LVT)                                       0.038     0.071      0.351 r
  fpadder/n478 (net)                            2        1.272               0.000      0.351 r
  fpadder/U165/A (INVX1_LVT)                                       0.038     0.000      0.351 r
  fpadder/U165/Y (INVX1_LVT)                                       0.028     0.026      0.376 f
  fpadder/n306 (net)                            2        1.226               0.000      0.376 f
  fpadder/U164/A2 (OR2X1_LVT)                                      0.028     0.000      0.376 f
  fpadder/U164/Y (OR2X1_LVT)                                       0.037     0.076      0.453 f
  fpadder/n466 (net)                            2        1.782               0.000      0.453 f
  fpadder/U793/A1 (AO21X1_LVT)                                     0.037     0.000      0.453 f
  fpadder/U793/Y (AO21X1_LVT)                                      0.050     0.117      0.570 f
  fpadder/n233 (net)                            3        2.452               0.000      0.570 f
  fpadder/U549/A3 (NAND3X0_LVT)                                    0.050     0.000      0.570 f
  fpadder/U549/Y (NAND3X0_LVT)                                     0.054     0.063      0.633 r
  fpadder/n99 (net)                             1        0.527               0.000      0.633 r
  fpadder/U547/A3 (NAND3X0_LVT)                                    0.054     0.000      0.633 r
  fpadder/U547/Y (NAND3X0_LVT)                                     0.105     0.095      0.728 f
  fpadder/n991 (net)                            4        2.456               0.000      0.728 f
  fpadder/U47/A1 (OR3X1_LVT)                                       0.105     0.000      0.728 f
  fpadder/U47/Y (OR3X1_LVT)                                        0.063     0.188      0.917 f
  fpadder/n1042 (net)                           6        3.947               0.000      0.917 f
  fpadder/U1016/A1 (NOR2X0_LVT)                                    0.063     0.000      0.917 f
  fpadder/U1016/Y (NOR2X0_LVT)                                     0.027     0.127      1.044 r
  fpadder/n999 (net)                            1        0.590               0.000      1.044 r
  fpadder/U225/A1 (NOR2X0_LVT)                                     0.027     0.000      1.044 r
  fpadder/U225/Y (NOR2X0_LVT)                                      0.032     0.093      1.137 f
  fpadder/n1014 (net)                           3        1.644               0.000      1.137 f
  fpadder/U1298/A2 (AND2X1_LVT)                                    0.032     0.000      1.137 f
  fpadder/U1298/Y (AND2X1_LVT)                                     0.036     0.079      1.216 f
  fpadder/n1010 (net)                           3        1.516               0.000      1.216 f
  fpadder/U1299/A2 (NAND2X0_LVT)                                   0.036     0.000      1.216 f
  fpadder/U1299/Y (NAND2X0_LVT)                                    0.057     0.060      1.277 r
  fpadder/n1009 (net)                           1        0.590               0.000      1.277 r
  fpadder/U1300/A1 (NOR2X0_LVT)                                    0.057     0.000      1.277 r
  fpadder/U1300/Y (NOR2X0_LVT)                                     0.024     0.095      1.372 f
  fpadder/n1013 (net)                           1        0.495               0.000      1.372 f
  fpadder/U1303/A1 (AOI22X1_LVT)                                   0.024     0.000      1.372 f
  fpadder/U1303/Y (AOI22X1_LVT)                                    0.027     0.125      1.497 r
  fpadder/n1018 (net)                           1        0.464               0.000      1.497 r
  fpadder/U1305/A3 (AND4X1_LVT)                                    0.027     0.000      1.497 r
  fpadder/U1305/Y (AND4X1_LVT)                                     0.045     0.105      1.601 r
  fpadder/n1056 (net)                           1        0.607               0.000      1.601 r
  fpadder/U1326/A1 (AND2X1_LVT)                                    0.045     0.000      1.601 r
  fpadder/U1326/Y (AND2X1_LVT)                                     0.030     0.062      1.663 r
  fpadder/n1077 (net)                           1        0.557               0.000      1.663 r
  fpadder/U1337/A1 (NAND2X0_LVT)                                   0.030     0.000      1.663 r
  fpadder/U1337/Y (NAND2X0_LVT)                                    0.033     0.032      1.695 f
  fpadder/n1078 (net)                           1        0.526               0.000      1.695 f
  fpadder/U1338/A4 (OA22X1_LVT)                                    0.033     0.000      1.695 f
  fpadder/U1338/Y (OA22X1_LVT)                                     0.051     0.094      1.789 f
  fpadder/N48 (net)                             2        1.074               0.000      1.789 f
  fpadder/s1_to_s2_fifo/D_IN[1] (FIFO2_00000026_1_0)                         0.000      1.789 f
  fpadder/s1_to_s2_fifo/D_IN[1] (net)                    1.074               0.000      1.789 f
  fpadder/s1_to_s2_fifo/U90/A1 (AO21X1_LVT)                        0.051     0.000      1.789 f
  fpadder/s1_to_s2_fifo/U90/Y (AO21X1_LVT)                         0.037     0.109      1.898 f
  fpadder/s1_to_s2_fifo/N55 (net)               1        0.544               0.000      1.898 f
  fpadder/s1_to_s2_fifo/data0_reg_reg_1_/D (DFFX1_LVT)             0.037     0.000      1.898 f
  data arrival time                                                                     1.898

  clock CLK (rise edge)                                                      2.800      2.800
  clock network delay (ideal)                                                0.000      2.800
  clock uncertainty                                                         -1.000      1.800
  fpadder/s1_to_s2_fifo/data0_reg_reg_1_/CLK (DFFX1_LVT)                     0.000      1.800 r
  library setup time                                                        -0.088      1.712
  data required time                                                                    1.712
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.712
  data arrival time                                                                    -1.898
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.187


  Startpoint: preAdd_F/data0_reg_reg_57_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: fpadder/s1_to_s2_fifo/data1_reg_reg_27_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: f2f
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO2_00000044_1   8000                  saed32lvt_ss0p75v25c
  mkdut              16000                 saed32lvt_ss0p75v25c
  mkFPadder32        8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  preAdd_F/data0_reg_reg_57_/CLK (DFFX2_LVT)                       0.000     0.000      0.000 r
  preAdd_F/data0_reg_reg_57_/QN (DFFX2_LVT)                        0.055     0.154      0.154 r
  preAdd_F/n15 (net)                            1        1.438               0.000      0.154 r
  preAdd_F/U13/A (INVX2_LVT)                                       0.055     0.000      0.154 r
  preAdd_F/U13/Y (INVX2_LVT)                                       0.035     0.028      0.181 f
  preAdd_F/D_OUT[57] (net)                      3        2.508               0.000      0.181 f
  preAdd_F/D_OUT[57] (FIFO2_00000044_1)                                      0.000      0.181 f
  preAdd_F_D_OUT[57] (net)                               2.508               0.000      0.181 f
  fpadder/put_a[24] (mkFPadder32)                                            0.000      0.181 f
  fpadder/put_a[24] (net)                                2.508               0.000      0.181 f
  fpadder/U510/A (INVX2_LVT)                                       0.035     0.000      0.181 f
  fpadder/U510/Y (INVX2_LVT)                                       0.022     0.030      0.211 r
  fpadder/n435 (net)                            1        0.607               0.000      0.211 r
  fpadder/U1036/A1 (AND2X1_LVT)                                    0.022     0.000      0.211 r
  fpadder/U1036/Y (AND2X1_LVT)                                     0.043     0.067      0.278 r
  fpadder/n506 (net)                            3        1.715               0.000      0.278 r
  fpadder/U749/A1 (OR2X2_LVT)                                      0.043     0.000      0.278 r
  fpadder/U749/Y (OR2X2_LVT)                                       0.041     0.081      0.358 r
  fpadder/n436 (net)                            2        2.581               0.000      0.358 r
  fpadder/U944/A1 (XOR2X2_LVT)                                     0.041     0.000      0.358 r
  fpadder/U944/Y (XOR2X2_LVT)                                      0.062     0.147      0.506 f
  fpadder/n500 (net)                            4        3.318               0.000      0.506 f
  fpadder/U1071/A (INVX2_LVT)                                      0.062     0.000      0.506 f
  fpadder/U1071/Y (INVX2_LVT)                                      0.037     0.045      0.551 r
  fpadder/n558 (net)                            2        1.263               0.000      0.551 r
  fpadder/U1072/A2 (OR2X2_LVT)                                     0.037     0.000      0.551 r
  fpadder/U1072/Y (OR2X2_LVT)                                      0.045     0.077      0.628 r
  fpadder/n576 (net)                            2        3.253               0.000      0.628 r
  fpadder/U1073/A (INVX4_LVT)                                      0.045     0.000      0.628 r
  fpadder/U1073/Y (INVX4_LVT)                                      0.043     0.040      0.667 f
  fpadder/n654 (net)                           15       12.967               0.000      0.667 f
  fpadder/U1145/A1 (AO21X1_LVT)                                    0.043     0.000      0.667 f
  fpadder/U1145/Y (AO21X1_LVT)                                     0.042     0.112      0.779 f
  fpadder/n628 (net)                            2        1.304               0.000      0.779 f
  fpadder/U629/A3 (OR3X1_LVT)                                      0.042     0.000      0.779 f
  fpadder/U629/Y (OR3X1_LVT)                                       0.037     0.086      0.866 f
  fpadder/n822 (net)                            1        0.455               0.000      0.866 f
  fpadder/U835/A2 (NAND2X0_LVT)                                    0.037     0.000      0.866 f
  fpadder/U835/Y (NAND2X0_LVT)                                     0.056     0.060      0.926 r
  fpadder/n272 (net)                            1        0.564               0.000      0.926 r
  fpadder/U833/A2 (NAND3X0_LVT)                                    0.056     0.000      0.926 r
  fpadder/U833/Y (NAND3X0_LVT)                                     0.060     0.058      0.984 f
  fpadder/n270 (net)                            1        0.651               0.000      0.984 f
  fpadder/U832/A3 (OR3X1_LVT)                                      0.060     0.000      0.984 f
  fpadder/U832/Y (OR3X1_LVT)                                       0.038     0.094      1.077 f
  fpadder/n269 (net)                            1        0.556               0.000      1.077 f
  fpadder/U828/A3 (AOI22X1_LVT)                                    0.038     0.000      1.077 f
  fpadder/U828/Y (AOI22X1_LVT)                                     0.036     0.109      1.186 r
  fpadder/n365 (net)                            2        1.285               0.000      1.186 r
  fpadder/U680/A2 (OR2X2_LVT)                                      0.036     0.000      1.186 r
  fpadder/U680/Y (OR2X2_LVT)                                       0.032     0.065      1.252 r
  fpadder/n312 (net)                            2        1.163               0.000      1.252 r
  fpadder/U842/A1 (AOI21X1_LVT)                                    0.032     0.000      1.252 r
  fpadder/U842/Y (AOI21X1_LVT)                                     0.032     0.108      1.360 f
  fpadder/n280 (net)                            3        1.632               0.000      1.360 f
  fpadder/U553/A1 (OA21X1_LVT)                                     0.032     0.000      1.360 f
  fpadder/U553/Y (OA21X1_LVT)                                      0.045     0.112      1.472 f
  fpadder/n131 (net)                            2        1.325               0.000      1.472 f
  fpadder/U51/A2 (OA21X1_LVT)                                      0.045     0.000      1.472 f
  fpadder/U51/Y (OA21X1_LVT)                                       0.043     0.103      1.575 f
  fpadder/n130 (net)                            2        1.142               0.000      1.575 f
  fpadder/U906/A2 (OA21X1_LVT)                                     0.043     0.000      1.575 f
  fpadder/U906/Y (OA21X1_LVT)                                      0.045     0.105      1.680 f
  fpadder/n1421 (net)                           2        1.446               0.000      1.680 f
  fpadder/U904/A1 (AO21X1_LVT)                                     0.045     0.000      1.680 f
  fpadder/U904/Y (AO21X1_LVT)                                      0.043     0.116      1.795 f
  fpadder/n1547 (net)                           3        1.537               0.000      1.795 f
  fpadder/U903/A2 (NAND2X0_LVT)                                    0.043     0.000      1.795 f
  fpadder/U903/Y (NAND2X0_LVT)                                     0.077     0.076      1.872 r
  fpadder/n1546 (net)                           2        1.091               0.000      1.872 r
  fpadder/s1_to_s2_fifo/D_IN[27] (FIFO2_00000026_1_0)                        0.000      1.872 r
  fpadder/s1_to_s2_fifo/D_IN[27] (net)                   1.091               0.000      1.872 r
  fpadder/s1_to_s2_fifo/data1_reg_reg_27_/D (DFFX1_LVT)            0.077     0.000      1.872 r
  data arrival time                                                                     1.872

  clock CLK (rise edge)                                                      2.800      2.800
  clock network delay (ideal)                                                0.000      2.800
  clock uncertainty                                                         -1.000      1.800
  fpadder/s1_to_s2_fifo/data1_reg_reg_27_/CLK (DFFX1_LVT)                    0.000      1.800 r
  library setup time                                                        -0.080      1.720
  data required time                                                                    1.720
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.720
  data arrival time                                                                    -1.872
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.152


  Startpoint: preAdd_F/data0_reg_reg_57_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: fpadder/s1_to_s2_fifo/data1_reg_reg_18_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: f2f
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO2_00000044_1   8000                  saed32lvt_ss0p75v25c
  mkdut              16000                 saed32lvt_ss0p75v25c
  mkFPadder32        8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  preAdd_F/data0_reg_reg_57_/CLK (DFFX2_LVT)                       0.000     0.000      0.000 r
  preAdd_F/data0_reg_reg_57_/QN (DFFX2_LVT)                        0.055     0.154      0.154 r
  preAdd_F/n15 (net)                            1        1.438               0.000      0.154 r
  preAdd_F/U13/A (INVX2_LVT)                                       0.055     0.000      0.154 r
  preAdd_F/U13/Y (INVX2_LVT)                                       0.035     0.028      0.181 f
  preAdd_F/D_OUT[57] (net)                      3        2.508               0.000      0.181 f
  preAdd_F/D_OUT[57] (FIFO2_00000044_1)                                      0.000      0.181 f
  preAdd_F_D_OUT[57] (net)                               2.508               0.000      0.181 f
  fpadder/put_a[24] (mkFPadder32)                                            0.000      0.181 f
  fpadder/put_a[24] (net)                                2.508               0.000      0.181 f
  fpadder/U510/A (INVX2_LVT)                                       0.035     0.000      0.181 f
  fpadder/U510/Y (INVX2_LVT)                                       0.022     0.030      0.211 r
  fpadder/n435 (net)                            1        0.607               0.000      0.211 r
  fpadder/U1036/A1 (AND2X1_LVT)                                    0.022     0.000      0.211 r
  fpadder/U1036/Y (AND2X1_LVT)                                     0.043     0.067      0.278 r
  fpadder/n506 (net)                            3        1.715               0.000      0.278 r
  fpadder/U749/A1 (OR2X2_LVT)                                      0.043     0.000      0.278 r
  fpadder/U749/Y (OR2X2_LVT)                                       0.041     0.081      0.358 r
  fpadder/n436 (net)                            2        2.581               0.000      0.358 r
  fpadder/U944/A1 (XOR2X2_LVT)                                     0.041     0.000      0.358 r
  fpadder/U944/Y (XOR2X2_LVT)                                      0.062     0.147      0.506 f
  fpadder/n500 (net)                            4        3.318               0.000      0.506 f
  fpadder/U1069/A2 (OR2X2_LVT)                                     0.062     0.000      0.506 f
  fpadder/U1069/Y (OR2X2_LVT)                                      0.043     0.101      0.606 f
  fpadder/n542 (net)                            2        3.381               0.000      0.606 f
  fpadder/U1098/A (INVX4_LVT)                                      0.043     0.000      0.606 f
  fpadder/U1098/Y (INVX4_LVT)                                      0.047     0.051      0.658 r
  fpadder/n613 (net)                           14        9.883               0.000      0.658 r
  fpadder/U992/A1 (AOI22X1_LVT)                                    0.047     0.000      0.658 r
  fpadder/U992/Y (AOI22X1_LVT)                                     0.026     0.115      0.773 f
  fpadder/n407 (net)                            1        0.510               0.000      0.773 f
  fpadder/U713/A1 (AND3X1_LVT)                                     0.026     0.000      0.773 f
  fpadder/U713/Y (AND3X1_LVT)                                      0.046     0.083      0.856 f
  fpadder/n699 (net)                            2        1.137               0.000      0.856 f
  fpadder/U1166/A1 (AND2X1_LVT)                                    0.046     0.000      0.856 f
  fpadder/U1166/Y (AND2X1_LVT)                                     0.030     0.075      0.931 f
  fpadder/n700 (net)                            1        0.661               0.000      0.931 f
  fpadder/U1167/A3 (NOR3X0_LVT)                                    0.030     0.000      0.931 f
  fpadder/U1167/Y (NOR3X0_LVT)                                     0.029     0.116      1.048 r
  fpadder/n702 (net)                            1        0.558               0.000      1.048 r
  fpadder/U931/A3 (AO22X1_LVT)                                     0.029     0.000      1.048 r
  fpadder/U931/Y (AO22X1_LVT)                                      0.041     0.074      1.121 r
  fpadder/n378 (net)                            1        0.780               0.000      1.121 r
  fpadder/U617/A (INVX1_LVT)                                       0.041     0.000      1.121 r
  fpadder/U617/Y (INVX1_LVT)                                       0.024     0.020      1.141 f
  fpadder/n362 (net)                            1        0.510               0.000      1.141 f
  fpadder/U637/A1 (AND3X1_LVT)                                     0.024     0.000      1.141 f
  fpadder/U637/Y (AND3X1_LVT)                                      0.047     0.084      1.225 f
  fpadder/n712 (net)                            2        1.270               0.000      1.225 f
  fpadder/U615/A1 (AND2X1_LVT)                                     0.047     0.000      1.225 f
  fpadder/U615/Y (AND2X1_LVT)                                      0.034     0.080      1.305 f
  fpadder/n184 (net)                            2        1.153               0.000      1.305 f
  fpadder/U474/A1 (AOI21X1_LVT)                                    0.034     0.000      1.305 f
  fpadder/U474/Y (AOI21X1_LVT)                                     0.027     0.131      1.436 r
  fpadder/n381 (net)                            1        0.473               0.000      1.436 r
  fpadder/U934/A3 (OA21X1_LVT)                                     0.027     0.000      1.436 r
  fpadder/U934/Y (OA21X1_LVT)                                      0.041     0.073      1.508 r
  fpadder/n839 (net)                            2        0.947               0.000      1.508 r
  fpadder/U1209/A3 (OA21X1_LVT)                                    0.041     0.000      1.508 r
  fpadder/U1209/Y (OA21X1_LVT)                                     0.062     0.094      1.603 r
  fpadder/n1253 (net)                           1        2.738               0.000      1.603 r
  fpadder/U1499/A (INVX4_LVT)                                      0.062     0.000      1.603 r
  fpadder/U1499/Y (INVX4_LVT)                                      0.041     0.033      1.635 f
  fpadder/n1367 (net)                          13        6.959               0.000      1.635 f
  fpadder/U979/A1 (AO21X1_LVT)                                     0.041     0.000      1.635 f
  fpadder/U979/Y (AO21X1_LVT)                                      0.041     0.110      1.745 f
  fpadder/n1322 (net)                           1        1.251               0.000      1.745 f
  fpadder/U1535/A1 (XOR2X2_LVT)                                    0.041     0.000      1.745 f
  fpadder/U1535/Y (XOR2X2_LVT)                                     0.041     0.123      1.869 r
  fpadder/n1537 (net)                           2        1.091               0.000      1.869 r
  fpadder/s1_to_s2_fifo/D_IN[18] (FIFO2_00000026_1_0)                        0.000      1.869 r
  fpadder/s1_to_s2_fifo/D_IN[18] (net)                   1.091               0.000      1.869 r
  fpadder/s1_to_s2_fifo/data1_reg_reg_18_/D (DFFX1_LVT)            0.041     0.000      1.869 r
  data arrival time                                                                     1.869

  clock CLK (rise edge)                                                      2.800      2.800
  clock network delay (ideal)                                                0.000      2.800
  clock uncertainty                                                         -1.000      1.800
  fpadder/s1_to_s2_fifo/data1_reg_reg_18_/CLK (DFFX1_LVT)                    0.000      1.800 r
  library setup time                                                        -0.069      1.731
  data required time                                                                    1.731
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.731
  data arrival time                                                                    -1.869
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.138


  Startpoint: preAdd_F/data0_reg_reg_57_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: fpadder/s1_to_s2_fifo/data1_reg_reg_24_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: f2f
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO2_00000044_1   8000                  saed32lvt_ss0p75v25c
  mkdut              16000                 saed32lvt_ss0p75v25c
  mkFPadder32        8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  preAdd_F/data0_reg_reg_57_/CLK (DFFX2_LVT)                       0.000     0.000      0.000 r
  preAdd_F/data0_reg_reg_57_/QN (DFFX2_LVT)                        0.055     0.154      0.154 r
  preAdd_F/n15 (net)                            1        1.438               0.000      0.154 r
  preAdd_F/U13/A (INVX2_LVT)                                       0.055     0.000      0.154 r
  preAdd_F/U13/Y (INVX2_LVT)                                       0.035     0.028      0.181 f
  preAdd_F/D_OUT[57] (net)                      3        2.508               0.000      0.181 f
  preAdd_F/D_OUT[57] (FIFO2_00000044_1)                                      0.000      0.181 f
  preAdd_F_D_OUT[57] (net)                               2.508               0.000      0.181 f
  fpadder/put_a[24] (mkFPadder32)                                            0.000      0.181 f
  fpadder/put_a[24] (net)                                2.508               0.000      0.181 f
  fpadder/U510/A (INVX2_LVT)                                       0.035     0.000      0.181 f
  fpadder/U510/Y (INVX2_LVT)                                       0.022     0.030      0.211 r
  fpadder/n435 (net)                            1        0.607               0.000      0.211 r
  fpadder/U1036/A1 (AND2X1_LVT)                                    0.022     0.000      0.211 r
  fpadder/U1036/Y (AND2X1_LVT)                                     0.043     0.067      0.278 r
  fpadder/n506 (net)                            3        1.715               0.000      0.278 r
  fpadder/U749/A1 (OR2X2_LVT)                                      0.043     0.000      0.278 r
  fpadder/U749/Y (OR2X2_LVT)                                       0.041     0.081      0.358 r
  fpadder/n436 (net)                            2        2.581               0.000      0.358 r
  fpadder/U944/A1 (XOR2X2_LVT)                                     0.041     0.000      0.358 r
  fpadder/U944/Y (XOR2X2_LVT)                                      0.062     0.147      0.506 f
  fpadder/n500 (net)                            4        3.318               0.000      0.506 f
  fpadder/U1069/A2 (OR2X2_LVT)                                     0.062     0.000      0.506 f
  fpadder/U1069/Y (OR2X2_LVT)                                      0.043     0.101      0.606 f
  fpadder/n542 (net)                            2        3.381               0.000      0.606 f
  fpadder/U1098/A (INVX4_LVT)                                      0.043     0.000      0.606 f
  fpadder/U1098/Y (INVX4_LVT)                                      0.047     0.051      0.658 r
  fpadder/n613 (net)                           14        9.883               0.000      0.658 r
  fpadder/U992/A1 (AOI22X1_LVT)                                    0.047     0.000      0.658 r
  fpadder/U992/Y (AOI22X1_LVT)                                     0.026     0.115      0.773 f
  fpadder/n407 (net)                            1        0.510               0.000      0.773 f
  fpadder/U713/A1 (AND3X1_LVT)                                     0.026     0.000      0.773 f
  fpadder/U713/Y (AND3X1_LVT)                                      0.046     0.083      0.856 f
  fpadder/n699 (net)                            2        1.137               0.000      0.856 f
  fpadder/U1166/A1 (AND2X1_LVT)                                    0.046     0.000      0.856 f
  fpadder/U1166/Y (AND2X1_LVT)                                     0.030     0.075      0.931 f
  fpadder/n700 (net)                            1        0.661               0.000      0.931 f
  fpadder/U1167/A3 (NOR3X0_LVT)                                    0.030     0.000      0.931 f
  fpadder/U1167/Y (NOR3X0_LVT)                                     0.029     0.116      1.048 r
  fpadder/n702 (net)                            1        0.558               0.000      1.048 r
  fpadder/U931/A3 (AO22X1_LVT)                                     0.029     0.000      1.048 r
  fpadder/U931/Y (AO22X1_LVT)                                      0.041     0.074      1.121 r
  fpadder/n378 (net)                            1        0.780               0.000      1.121 r
  fpadder/U617/A (INVX1_LVT)                                       0.041     0.000      1.121 r
  fpadder/U617/Y (INVX1_LVT)                                       0.024     0.020      1.141 f
  fpadder/n362 (net)                            1        0.510               0.000      1.141 f
  fpadder/U637/A1 (AND3X1_LVT)                                     0.024     0.000      1.141 f
  fpadder/U637/Y (AND3X1_LVT)                                      0.047     0.084      1.225 f
  fpadder/n712 (net)                            2        1.270               0.000      1.225 f
  fpadder/U615/A1 (AND2X1_LVT)                                     0.047     0.000      1.225 f
  fpadder/U615/Y (AND2X1_LVT)                                      0.034     0.080      1.305 f
  fpadder/n184 (net)                            2        1.153               0.000      1.305 f
  fpadder/U474/A1 (AOI21X1_LVT)                                    0.034     0.000      1.305 f
  fpadder/U474/Y (AOI21X1_LVT)                                     0.027     0.131      1.436 r
  fpadder/n381 (net)                            1        0.473               0.000      1.436 r
  fpadder/U934/A3 (OA21X1_LVT)                                     0.027     0.000      1.436 r
  fpadder/U934/Y (OA21X1_LVT)                                      0.041     0.073      1.508 r
  fpadder/n839 (net)                            2        0.947               0.000      1.508 r
  fpadder/U1209/A3 (OA21X1_LVT)                                    0.041     0.000      1.508 r
  fpadder/U1209/Y (OA21X1_LVT)                                     0.062     0.094      1.603 r
  fpadder/n1253 (net)                           1        2.738               0.000      1.603 r
  fpadder/U1499/A (INVX4_LVT)                                      0.062     0.000      1.603 r
  fpadder/U1499/Y (INVX4_LVT)                                      0.041     0.033      1.635 f
  fpadder/n1367 (net)                          13        6.959               0.000      1.635 f
  fpadder/U1523/A1 (AO21X1_LVT)                                    0.041     0.000      1.635 f
  fpadder/U1523/Y (AO21X1_LVT)                                     0.041     0.110      1.745 f
  fpadder/n1296 (net)                           1        1.251               0.000      1.745 f
  fpadder/U1525/A1 (XOR2X2_LVT)                                    0.041     0.000      1.745 f
  fpadder/U1525/Y (XOR2X2_LVT)                                     0.041     0.123      1.869 r
  fpadder/n1538 (net)                           2        1.091               0.000      1.869 r
  fpadder/s1_to_s2_fifo/D_IN[24] (FIFO2_00000026_1_0)                        0.000      1.869 r
  fpadder/s1_to_s2_fifo/D_IN[24] (net)                   1.091               0.000      1.869 r
  fpadder/s1_to_s2_fifo/data1_reg_reg_24_/D (DFFX1_LVT)            0.041     0.000      1.869 r
  data arrival time                                                                     1.869

  clock CLK (rise edge)                                                      2.800      2.800
  clock network delay (ideal)                                                0.000      2.800
  clock uncertainty                                                         -1.000      1.800
  fpadder/s1_to_s2_fifo/data1_reg_reg_24_/CLK (DFFX1_LVT)                    0.000      1.800 r
  library setup time                                                        -0.069      1.731
  data required time                                                                    1.731
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.731
  data arrival time                                                                    -1.869
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.138


  Startpoint: preAdd_F/data0_reg_reg_57_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: fpadder/s1_to_s2_fifo/data1_reg_reg_22_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: f2f
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO2_00000044_1   8000                  saed32lvt_ss0p75v25c
  mkdut              16000                 saed32lvt_ss0p75v25c
  mkFPadder32        8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  preAdd_F/data0_reg_reg_57_/CLK (DFFX2_LVT)                       0.000     0.000      0.000 r
  preAdd_F/data0_reg_reg_57_/QN (DFFX2_LVT)                        0.055     0.154      0.154 r
  preAdd_F/n15 (net)                            1        1.438               0.000      0.154 r
  preAdd_F/U13/A (INVX2_LVT)                                       0.055     0.000      0.154 r
  preAdd_F/U13/Y (INVX2_LVT)                                       0.035     0.028      0.181 f
  preAdd_F/D_OUT[57] (net)                      3        2.508               0.000      0.181 f
  preAdd_F/D_OUT[57] (FIFO2_00000044_1)                                      0.000      0.181 f
  preAdd_F_D_OUT[57] (net)                               2.508               0.000      0.181 f
  fpadder/put_a[24] (mkFPadder32)                                            0.000      0.181 f
  fpadder/put_a[24] (net)                                2.508               0.000      0.181 f
  fpadder/U510/A (INVX2_LVT)                                       0.035     0.000      0.181 f
  fpadder/U510/Y (INVX2_LVT)                                       0.022     0.030      0.211 r
  fpadder/n435 (net)                            1        0.607               0.000      0.211 r
  fpadder/U1036/A1 (AND2X1_LVT)                                    0.022     0.000      0.211 r
  fpadder/U1036/Y (AND2X1_LVT)                                     0.043     0.067      0.278 r
  fpadder/n506 (net)                            3        1.715               0.000      0.278 r
  fpadder/U749/A1 (OR2X2_LVT)                                      0.043     0.000      0.278 r
  fpadder/U749/Y (OR2X2_LVT)                                       0.041     0.081      0.358 r
  fpadder/n436 (net)                            2        2.581               0.000      0.358 r
  fpadder/U944/A1 (XOR2X2_LVT)                                     0.041     0.000      0.358 r
  fpadder/U944/Y (XOR2X2_LVT)                                      0.062     0.147      0.506 f
  fpadder/n500 (net)                            4        3.318               0.000      0.506 f
  fpadder/U1069/A2 (OR2X2_LVT)                                     0.062     0.000      0.506 f
  fpadder/U1069/Y (OR2X2_LVT)                                      0.043     0.101      0.606 f
  fpadder/n542 (net)                            2        3.381               0.000      0.606 f
  fpadder/U1098/A (INVX4_LVT)                                      0.043     0.000      0.606 f
  fpadder/U1098/Y (INVX4_LVT)                                      0.047     0.051      0.658 r
  fpadder/n613 (net)                           14        9.883               0.000      0.658 r
  fpadder/U992/A1 (AOI22X1_LVT)                                    0.047     0.000      0.658 r
  fpadder/U992/Y (AOI22X1_LVT)                                     0.026     0.115      0.773 f
  fpadder/n407 (net)                            1        0.510               0.000      0.773 f
  fpadder/U713/A1 (AND3X1_LVT)                                     0.026     0.000      0.773 f
  fpadder/U713/Y (AND3X1_LVT)                                      0.046     0.083      0.856 f
  fpadder/n699 (net)                            2        1.137               0.000      0.856 f
  fpadder/U1166/A1 (AND2X1_LVT)                                    0.046     0.000      0.856 f
  fpadder/U1166/Y (AND2X1_LVT)                                     0.030     0.075      0.931 f
  fpadder/n700 (net)                            1        0.661               0.000      0.931 f
  fpadder/U1167/A3 (NOR3X0_LVT)                                    0.030     0.000      0.931 f
  fpadder/U1167/Y (NOR3X0_LVT)                                     0.029     0.116      1.048 r
  fpadder/n702 (net)                            1        0.558               0.000      1.048 r
  fpadder/U931/A3 (AO22X1_LVT)                                     0.029     0.000      1.048 r
  fpadder/U931/Y (AO22X1_LVT)                                      0.041     0.074      1.121 r
  fpadder/n378 (net)                            1        0.780               0.000      1.121 r
  fpadder/U617/A (INVX1_LVT)                                       0.041     0.000      1.121 r
  fpadder/U617/Y (INVX1_LVT)                                       0.024     0.020      1.141 f
  fpadder/n362 (net)                            1        0.510               0.000      1.141 f
  fpadder/U637/A1 (AND3X1_LVT)                                     0.024     0.000      1.141 f
  fpadder/U637/Y (AND3X1_LVT)                                      0.047     0.084      1.225 f
  fpadder/n712 (net)                            2        1.270               0.000      1.225 f
  fpadder/U615/A1 (AND2X1_LVT)                                     0.047     0.000      1.225 f
  fpadder/U615/Y (AND2X1_LVT)                                      0.034     0.080      1.305 f
  fpadder/n184 (net)                            2        1.153               0.000      1.305 f
  fpadder/U474/A1 (AOI21X1_LVT)                                    0.034     0.000      1.305 f
  fpadder/U474/Y (AOI21X1_LVT)                                     0.027     0.131      1.436 r
  fpadder/n381 (net)                            1        0.473               0.000      1.436 r
  fpadder/U934/A3 (OA21X1_LVT)                                     0.027     0.000      1.436 r
  fpadder/U934/Y (OA21X1_LVT)                                      0.041     0.073      1.508 r
  fpadder/n839 (net)                            2        0.947               0.000      1.508 r
  fpadder/U1209/A3 (OA21X1_LVT)                                    0.041     0.000      1.508 r
  fpadder/U1209/Y (OA21X1_LVT)                                     0.062     0.094      1.603 r
  fpadder/n1253 (net)                           1        2.738               0.000      1.603 r
  fpadder/U1499/A (INVX4_LVT)                                      0.062     0.000      1.603 r
  fpadder/U1499/Y (INVX4_LVT)                                      0.041     0.033      1.635 f
  fpadder/n1367 (net)                          13        6.959               0.000      1.635 f
  fpadder/U1529/A1 (AO21X1_LVT)                                    0.041     0.000      1.635 f
  fpadder/U1529/Y (AO21X1_LVT)                                     0.041     0.110      1.745 f
  fpadder/n1309 (net)                           1        1.251               0.000      1.745 f
  fpadder/U1531/A1 (XOR2X2_LVT)                                    0.041     0.000      1.745 f
  fpadder/U1531/Y (XOR2X2_LVT)                                     0.041     0.123      1.869 r
  fpadder/n1539 (net)                           2        1.091               0.000      1.869 r
  fpadder/s1_to_s2_fifo/D_IN[22] (FIFO2_00000026_1_0)                        0.000      1.869 r
  fpadder/s1_to_s2_fifo/D_IN[22] (net)                   1.091               0.000      1.869 r
  fpadder/s1_to_s2_fifo/data1_reg_reg_22_/D (DFFX1_LVT)            0.041     0.000      1.869 r
  data arrival time                                                                     1.869

  clock CLK (rise edge)                                                      2.800      2.800
  clock network delay (ideal)                                                0.000      2.800
  clock uncertainty                                                         -1.000      1.800
  fpadder/s1_to_s2_fifo/data1_reg_reg_22_/CLK (DFFX1_LVT)                    0.000      1.800 r
  library setup time                                                        -0.069      1.731
  data required time                                                                    1.731
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.731
  data arrival time                                                                    -1.869
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.138


1
